

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Sun Feb  1 18:45:39 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    62618|    62618|  0.626 ms|  0.626 ms|  62619|  62619|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_3  |    20992|    20992|        82|          -|          -|   256|        no|
        |- VITIS_LOOP_50_6  |     8832|     8832|       138|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 16 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 20 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [top.cpp:28]   --->   Operation 28 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%C_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C_DRAM"   --->   Operation 29 'read' 'C_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%A_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_DRAM"   --->   Operation 30 'read' 'A_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_loc27 = alloca i64 1"   --->   Operation 31 'alloca' 'p_loc27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 32 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%A_1_46 = alloca i64 1" [top.cpp:12]   --->   Operation 33 'alloca' 'A_1_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%A_1 = alloca i64 1" [top.cpp:12]   --->   Operation 34 'alloca' 'A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_2 = alloca i64 1" [top.cpp:12]   --->   Operation 35 'alloca' 'A_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%A_3 = alloca i64 1" [top.cpp:12]   --->   Operation 36 'alloca' 'A_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%C_1_47 = alloca i64 1" [top.cpp:13]   --->   Operation 37 'alloca' 'C_1_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%C_1 = alloca i64 1" [top.cpp:13]   --->   Operation 38 'alloca' 'C_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%C_2 = alloca i64 1" [top.cpp:13]   --->   Operation 39 'alloca' 'C_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%C_3 = alloca i64 1" [top.cpp:13]   --->   Operation 40 'alloca' 'C_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = alloca i64 1" [top.cpp:14]   --->   Operation 41 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = alloca i64 1" [top.cpp:14]   --->   Operation 42 'alloca' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_2 = alloca i64 1" [top.cpp:14]   --->   Operation 43 'alloca' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = alloca i64 1" [top.cpp:14]   --->   Operation 44 'alloca' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_4 = alloca i64 1" [top.cpp:14]   --->   Operation 45 'alloca' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5 = alloca i64 1" [top.cpp:14]   --->   Operation 46 'alloca' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6 = alloca i64 1" [top.cpp:14]   --->   Operation 47 'alloca' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_7 = alloca i64 1" [top.cpp:14]   --->   Operation 48 'alloca' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = alloca i64 1" [top.cpp:14]   --->   Operation 49 'alloca' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9 = alloca i64 1" [top.cpp:14]   --->   Operation 50 'alloca' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_10 = alloca i64 1" [top.cpp:14]   --->   Operation 51 'alloca' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_11 = alloca i64 1" [top.cpp:14]   --->   Operation 52 'alloca' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_12 = alloca i64 1" [top.cpp:14]   --->   Operation 53 'alloca' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_13 = alloca i64 1" [top.cpp:14]   --->   Operation 54 'alloca' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_14 = alloca i64 1" [top.cpp:14]   --->   Operation 55 'alloca' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_15 = alloca i64 1" [top.cpp:14]   --->   Operation 56 'alloca' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_16 = alloca i64 1" [top.cpp:14]   --->   Operation 57 'alloca' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_17 = alloca i64 1" [top.cpp:14]   --->   Operation 58 'alloca' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_18 = alloca i64 1" [top.cpp:14]   --->   Operation 59 'alloca' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_19 = alloca i64 1" [top.cpp:14]   --->   Operation 60 'alloca' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_20 = alloca i64 1" [top.cpp:14]   --->   Operation 61 'alloca' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_21 = alloca i64 1" [top.cpp:14]   --->   Operation 62 'alloca' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_22 = alloca i64 1" [top.cpp:14]   --->   Operation 63 'alloca' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_23 = alloca i64 1" [top.cpp:14]   --->   Operation 64 'alloca' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_24 = alloca i64 1" [top.cpp:14]   --->   Operation 65 'alloca' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_25 = alloca i64 1" [top.cpp:14]   --->   Operation 66 'alloca' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_26 = alloca i64 1" [top.cpp:14]   --->   Operation 67 'alloca' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_27 = alloca i64 1" [top.cpp:14]   --->   Operation 68 'alloca' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_28 = alloca i64 1" [top.cpp:14]   --->   Operation 69 'alloca' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_29 = alloca i64 1" [top.cpp:14]   --->   Operation 70 'alloca' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_30 = alloca i64 1" [top.cpp:14]   --->   Operation 71 'alloca' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_31 = alloca i64 1" [top.cpp:14]   --->   Operation 72 'alloca' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_32 = alloca i64 1" [top.cpp:14]   --->   Operation 73 'alloca' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_33 = alloca i64 1" [top.cpp:14]   --->   Operation 74 'alloca' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_34 = alloca i64 1" [top.cpp:14]   --->   Operation 75 'alloca' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_35 = alloca i64 1" [top.cpp:14]   --->   Operation 76 'alloca' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_36 = alloca i64 1" [top.cpp:14]   --->   Operation 77 'alloca' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_37 = alloca i64 1" [top.cpp:14]   --->   Operation 78 'alloca' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_38 = alloca i64 1" [top.cpp:14]   --->   Operation 79 'alloca' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_39 = alloca i64 1" [top.cpp:14]   --->   Operation 80 'alloca' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_40 = alloca i64 1" [top.cpp:14]   --->   Operation 81 'alloca' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_41 = alloca i64 1" [top.cpp:14]   --->   Operation 82 'alloca' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_42 = alloca i64 1" [top.cpp:14]   --->   Operation 83 'alloca' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_43 = alloca i64 1" [top.cpp:14]   --->   Operation 84 'alloca' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_44 = alloca i64 1" [top.cpp:14]   --->   Operation 85 'alloca' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_45 = alloca i64 1" [top.cpp:14]   --->   Operation 86 'alloca' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_46 = alloca i64 1" [top.cpp:14]   --->   Operation 87 'alloca' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_47 = alloca i64 1" [top.cpp:14]   --->   Operation 88 'alloca' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_48 = alloca i64 1" [top.cpp:14]   --->   Operation 89 'alloca' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_49 = alloca i64 1" [top.cpp:14]   --->   Operation 90 'alloca' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_50 = alloca i64 1" [top.cpp:14]   --->   Operation 91 'alloca' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_51 = alloca i64 1" [top.cpp:14]   --->   Operation 92 'alloca' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_52 = alloca i64 1" [top.cpp:14]   --->   Operation 93 'alloca' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_53 = alloca i64 1" [top.cpp:14]   --->   Operation 94 'alloca' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_54 = alloca i64 1" [top.cpp:14]   --->   Operation 95 'alloca' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_55 = alloca i64 1" [top.cpp:14]   --->   Operation 96 'alloca' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_56 = alloca i64 1" [top.cpp:14]   --->   Operation 97 'alloca' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_57 = alloca i64 1" [top.cpp:14]   --->   Operation 98 'alloca' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_58 = alloca i64 1" [top.cpp:14]   --->   Operation 99 'alloca' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_59 = alloca i64 1" [top.cpp:14]   --->   Operation 100 'alloca' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_60 = alloca i64 1" [top.cpp:14]   --->   Operation 101 'alloca' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_61 = alloca i64 1" [top.cpp:14]   --->   Operation 102 'alloca' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_62 = alloca i64 1" [top.cpp:14]   --->   Operation 103 'alloca' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_63 = alloca i64 1" [top.cpp:14]   --->   Operation 104 'alloca' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_64 = alloca i64 1" [top.cpp:14]   --->   Operation 105 'alloca' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_65 = alloca i64 1" [top.cpp:14]   --->   Operation 106 'alloca' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_66 = alloca i64 1" [top.cpp:14]   --->   Operation 107 'alloca' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_67 = alloca i64 1" [top.cpp:14]   --->   Operation 108 'alloca' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_68 = alloca i64 1" [top.cpp:14]   --->   Operation 109 'alloca' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_69 = alloca i64 1" [top.cpp:14]   --->   Operation 110 'alloca' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_70 = alloca i64 1" [top.cpp:14]   --->   Operation 111 'alloca' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_71 = alloca i64 1" [top.cpp:14]   --->   Operation 112 'alloca' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_72 = alloca i64 1" [top.cpp:14]   --->   Operation 113 'alloca' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_73 = alloca i64 1" [top.cpp:14]   --->   Operation 114 'alloca' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_74 = alloca i64 1" [top.cpp:14]   --->   Operation 115 'alloca' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_75 = alloca i64 1" [top.cpp:14]   --->   Operation 116 'alloca' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_76 = alloca i64 1" [top.cpp:14]   --->   Operation 117 'alloca' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_77 = alloca i64 1" [top.cpp:14]   --->   Operation 118 'alloca' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_78 = alloca i64 1" [top.cpp:14]   --->   Operation 119 'alloca' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_79 = alloca i64 1" [top.cpp:14]   --->   Operation 120 'alloca' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_80 = alloca i64 1" [top.cpp:14]   --->   Operation 121 'alloca' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_81 = alloca i64 1" [top.cpp:14]   --->   Operation 122 'alloca' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_82 = alloca i64 1" [top.cpp:14]   --->   Operation 123 'alloca' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_83 = alloca i64 1" [top.cpp:14]   --->   Operation 124 'alloca' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_84 = alloca i64 1" [top.cpp:14]   --->   Operation 125 'alloca' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_85 = alloca i64 1" [top.cpp:14]   --->   Operation 126 'alloca' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_86 = alloca i64 1" [top.cpp:14]   --->   Operation 127 'alloca' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_87 = alloca i64 1" [top.cpp:14]   --->   Operation 128 'alloca' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_88 = alloca i64 1" [top.cpp:14]   --->   Operation 129 'alloca' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_89 = alloca i64 1" [top.cpp:14]   --->   Operation 130 'alloca' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_90 = alloca i64 1" [top.cpp:14]   --->   Operation 131 'alloca' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_91 = alloca i64 1" [top.cpp:14]   --->   Operation 132 'alloca' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_92 = alloca i64 1" [top.cpp:14]   --->   Operation 133 'alloca' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_93 = alloca i64 1" [top.cpp:14]   --->   Operation 134 'alloca' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_94 = alloca i64 1" [top.cpp:14]   --->   Operation 135 'alloca' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_95 = alloca i64 1" [top.cpp:14]   --->   Operation 136 'alloca' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_96 = alloca i64 1" [top.cpp:14]   --->   Operation 137 'alloca' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_97 = alloca i64 1" [top.cpp:14]   --->   Operation 138 'alloca' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_98 = alloca i64 1" [top.cpp:14]   --->   Operation 139 'alloca' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_99 = alloca i64 1" [top.cpp:14]   --->   Operation 140 'alloca' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_100 = alloca i64 1" [top.cpp:14]   --->   Operation 141 'alloca' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_101 = alloca i64 1" [top.cpp:14]   --->   Operation 142 'alloca' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_102 = alloca i64 1" [top.cpp:14]   --->   Operation 143 'alloca' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_103 = alloca i64 1" [top.cpp:14]   --->   Operation 144 'alloca' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_104 = alloca i64 1" [top.cpp:14]   --->   Operation 145 'alloca' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_105 = alloca i64 1" [top.cpp:14]   --->   Operation 146 'alloca' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_106 = alloca i64 1" [top.cpp:14]   --->   Operation 147 'alloca' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_107 = alloca i64 1" [top.cpp:14]   --->   Operation 148 'alloca' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_108 = alloca i64 1" [top.cpp:14]   --->   Operation 149 'alloca' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_109 = alloca i64 1" [top.cpp:14]   --->   Operation 150 'alloca' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_110 = alloca i64 1" [top.cpp:14]   --->   Operation 151 'alloca' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_111 = alloca i64 1" [top.cpp:14]   --->   Operation 152 'alloca' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_112 = alloca i64 1" [top.cpp:14]   --->   Operation 153 'alloca' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_113 = alloca i64 1" [top.cpp:14]   --->   Operation 154 'alloca' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_114 = alloca i64 1" [top.cpp:14]   --->   Operation 155 'alloca' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_115 = alloca i64 1" [top.cpp:14]   --->   Operation 156 'alloca' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_116 = alloca i64 1" [top.cpp:14]   --->   Operation 157 'alloca' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_117 = alloca i64 1" [top.cpp:14]   --->   Operation 158 'alloca' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_118 = alloca i64 1" [top.cpp:14]   --->   Operation 159 'alloca' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_119 = alloca i64 1" [top.cpp:14]   --->   Operation 160 'alloca' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_120 = alloca i64 1" [top.cpp:14]   --->   Operation 161 'alloca' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_121 = alloca i64 1" [top.cpp:14]   --->   Operation 162 'alloca' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_122 = alloca i64 1" [top.cpp:14]   --->   Operation 163 'alloca' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_123 = alloca i64 1" [top.cpp:14]   --->   Operation 164 'alloca' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_124 = alloca i64 1" [top.cpp:14]   --->   Operation 165 'alloca' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_125 = alloca i64 1" [top.cpp:14]   --->   Operation 166 'alloca' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_126 = alloca i64 1" [top.cpp:14]   --->   Operation 167 'alloca' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_127 = alloca i64 1" [top.cpp:14]   --->   Operation 168 'alloca' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_DRAM_read, i32 2, i32 63" [top.cpp:20]   --->   Operation 169 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.48ns)   --->   "%store_ln28 = store i9 0, i9 %i_1" [top.cpp:28]   --->   Operation 170 'store' 'store_ln28' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i62 %trunc_ln" [top.cpp:20]   --->   Operation 171 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln20" [top.cpp:20]   --->   Operation 172 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 173 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 174 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 174 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 175 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 176 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 177 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 178 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 179 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 180 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 181 [2/2] (0.00ns)   --->   "%call_ln20 = call void @top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2, i32 %A, i62 %trunc_ln, i24 %A_1_46, i24 %A_1, i24 %A_2, i24 %A_3" [top.cpp:20]   --->   Operation 181 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [top.cpp:5]   --->   Operation 182 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 186 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/2] (0.00ns)   --->   "%call_ln20 = call void @top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2, i32 %A, i62 %trunc_ln, i24 %A_1_46, i24 %A_1, i24 %A_2, i24 %A_3" [top.cpp:20]   --->   Operation 192 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_32_4" [top.cpp:28]   --->   Operation 193 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.27>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%i = load i9 %i_1" [top.cpp:28]   --->   Operation 194 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.92ns)   --->   "%icmp_ln28 = icmp_eq  i9 %i, i9 256" [top.cpp:28]   --->   Operation 195 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (0.92ns)   --->   "%add_ln28 = add i9 %i, i9 1" [top.cpp:28]   --->   Operation 196 'add' 'add_ln28' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %VITIS_LOOP_32_4.split, void %VITIS_LOOP_54_7.preheader" [top.cpp:28]   --->   Operation 197 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i9 %i" [top.cpp:28]   --->   Operation 198 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i9 %i" [top.cpp:28]   --->   Operation 199 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_12 : Operation 200 [2/2] (1.35ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_32_4, i8 %trunc_ln28, i24 %A_1_46, i24 %A_1, i24 %A_2, i24 %A_3, i24 %p_loc" [top.cpp:28]   --->   Operation 200 'call' 'call_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %i, i32 1, i32 7" [top.cpp:28]   --->   Operation 201 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.48ns)   --->   "%store_ln28 = store i9 %add_ln28, i9 %i_1" [top.cpp:28]   --->   Operation 202 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.48>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [top.cpp:50]   --->   Operation 203 'alloca' 'j_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.48ns)   --->   "%store_ln50 = store i7 0, i7 %j_1" [top.cpp:50]   --->   Operation 204 'store' 'store_ln50' <Predicate = (icmp_ln28)> <Delay = 0.48>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln50 = br void %VITIS_LOOP_54_7" [top.cpp:50]   --->   Operation 205 'br' 'br_ln50' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 206 [1/2] (0.00ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_32_4, i8 %trunc_ln28, i24 %A_1_46, i24 %A_1, i24 %A_2, i24 %A_3, i24 %p_loc" [top.cpp:28]   --->   Operation 206 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 2.89>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 207 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i24 %p_loc_load" [top.cpp:39]   --->   Operation 208 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (1.10ns)   --->   "%add_ln39 = add i25 %sext_ln39, i25 16384" [top.cpp:39]   --->   Operation 209 'add' 'add_ln39' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln39, i32 24" [top.cpp:39]   --->   Operation 210 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%denom = trunc i25 %add_ln39" [top.cpp:39]   --->   Operation 211 'trunc' 'denom' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln39, i32 23" [top.cpp:39]   --->   Operation 212 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln39 = xor i1 %tmp_189, i1 1" [top.cpp:39]   --->   Operation 213 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%and_ln39 = and i1 %tmp_190, i1 %xor_ln39" [top.cpp:39]   --->   Operation 214 'and' 'and_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln39_1 = xor i1 %tmp_189, i1 %tmp_190" [top.cpp:39]   --->   Operation 215 'xor' 'xor_ln39_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%select_ln39 = select i1 %and_ln39, i24 8388607, i24 8388608" [top.cpp:39]   --->   Operation 216 'select' 'select_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 217 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_1 = select i1 %xor_ln39_1, i24 %select_ln39, i24 %denom" [top.cpp:39]   --->   Operation 217 'select' 'denom_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 218 [2/2] (1.35ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_42_5, i1 %trunc_ln28_1, i24 %tmp, i7 %lshr_ln2, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i24 %tmp_32, i24 %tmp_34, i24 %tmp_36, i24 %tmp_38, i24 %tmp_33, i24 %tmp_35, i24 %tmp_37, i24 %tmp_39, i24 %tmp_40, i24 %tmp_42, i24 %tmp_44, i24 %tmp_46, i24 %tmp_41, i24 %tmp_43, i24 %tmp_45, i24 %tmp_47, i24 %tmp_48, i24 %tmp_50, i24 %tmp_52, i24 %tmp_54, i24 %tmp_49, i24 %tmp_51, i24 %tmp_53, i24 %tmp_55, i24 %tmp_56, i24 %tmp_58, i24 %tmp_60, i24 %tmp_62, i24 %tmp_57, i24 %tmp_59, i24 %tmp_61, i24 %tmp_63, i24 %tmp_64, i24 %tmp_66, i24 %tmp_68, i24 %tmp_70, i24 %tmp_65, i24 %tmp_67, i24 %tmp_69, i24 %tmp_71, i24 %tmp_72, i24 %tmp_74, i24 %tmp_76, i24 %tmp_78, i24 %tmp_73, i24 %tmp_75, i24 %tmp_77, i24 %tmp_79, i24 %tmp_80, i24 %tmp_82, i24 %tmp_84, i24 %tmp_86, i24 %tmp_81, i24 %tmp_83, i24 %tmp_85, i24 %tmp_87, i24 %tmp_88, i24 %tmp_90, i24 %tmp_92, i24 %tmp_94, i24 %tmp_89, i24 %tmp_91, i24 %tmp_93, i24 %tmp_95, i24 %tmp_96, i24 %tmp_98, i24 %tmp_100, i24 %tmp_102, i24 %tmp_97, i24 %tmp_99, i24 %tmp_101, i24 %tmp_103, i24 %tmp_104, i24 %tmp_106, i24 %tmp_108, i24 %tmp_110, i24 %tmp_105, i24 %tmp_107, i24 %tmp_109, i24 %tmp_111, i24 %tmp_112, i24 %tmp_114, i24 %tmp_116, i24 %tmp_118, i24 %tmp_113, i24 %tmp_115, i24 %tmp_117, i24 %tmp_119, i24 %tmp_120, i24 %tmp_122, i24 %tmp_124, i24 %tmp_126, i24 %tmp_121, i24 %tmp_123, i24 %tmp_125, i24 %tmp_127, i8 %trunc_ln28, i24 %A_1_46, i24 %A_1, i24 %A_2, i24 %A_3, i24 %denom_1" [top.cpp:28]   --->   Operation 218 'call' 'call_ln28' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:28]   --->   Operation 219 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [top.cpp:28]   --->   Operation 220 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [1/2] (0.00ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_42_5, i1 %trunc_ln28_1, i24 %tmp, i7 %lshr_ln2, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i24 %tmp_32, i24 %tmp_34, i24 %tmp_36, i24 %tmp_38, i24 %tmp_33, i24 %tmp_35, i24 %tmp_37, i24 %tmp_39, i24 %tmp_40, i24 %tmp_42, i24 %tmp_44, i24 %tmp_46, i24 %tmp_41, i24 %tmp_43, i24 %tmp_45, i24 %tmp_47, i24 %tmp_48, i24 %tmp_50, i24 %tmp_52, i24 %tmp_54, i24 %tmp_49, i24 %tmp_51, i24 %tmp_53, i24 %tmp_55, i24 %tmp_56, i24 %tmp_58, i24 %tmp_60, i24 %tmp_62, i24 %tmp_57, i24 %tmp_59, i24 %tmp_61, i24 %tmp_63, i24 %tmp_64, i24 %tmp_66, i24 %tmp_68, i24 %tmp_70, i24 %tmp_65, i24 %tmp_67, i24 %tmp_69, i24 %tmp_71, i24 %tmp_72, i24 %tmp_74, i24 %tmp_76, i24 %tmp_78, i24 %tmp_73, i24 %tmp_75, i24 %tmp_77, i24 %tmp_79, i24 %tmp_80, i24 %tmp_82, i24 %tmp_84, i24 %tmp_86, i24 %tmp_81, i24 %tmp_83, i24 %tmp_85, i24 %tmp_87, i24 %tmp_88, i24 %tmp_90, i24 %tmp_92, i24 %tmp_94, i24 %tmp_89, i24 %tmp_91, i24 %tmp_93, i24 %tmp_95, i24 %tmp_96, i24 %tmp_98, i24 %tmp_100, i24 %tmp_102, i24 %tmp_97, i24 %tmp_99, i24 %tmp_101, i24 %tmp_103, i24 %tmp_104, i24 %tmp_106, i24 %tmp_108, i24 %tmp_110, i24 %tmp_105, i24 %tmp_107, i24 %tmp_109, i24 %tmp_111, i24 %tmp_112, i24 %tmp_114, i24 %tmp_116, i24 %tmp_118, i24 %tmp_113, i24 %tmp_115, i24 %tmp_117, i24 %tmp_119, i24 %tmp_120, i24 %tmp_122, i24 %tmp_124, i24 %tmp_126, i24 %tmp_121, i24 %tmp_123, i24 %tmp_125, i24 %tmp_127, i8 %trunc_ln28, i24 %A_1_46, i24 %A_1, i24 %A_2, i24 %A_3, i24 %denom_1" [top.cpp:28]   --->   Operation 221 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_32_4" [top.cpp:28]   --->   Operation 222 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 16 <SV = 12> <Delay = 1.38>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%j = load i7 %j_1" [top.cpp:50]   --->   Operation 223 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.89ns)   --->   "%icmp_ln50 = icmp_eq  i7 %j, i7 64" [top.cpp:50]   --->   Operation 224 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 225 [1/1] (0.89ns)   --->   "%add_ln50 = add i7 %j, i7 1" [top.cpp:50]   --->   Operation 225 'add' 'add_ln50' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %VITIS_LOOP_54_7.split, void %VITIS_LOOP_71_9" [top.cpp:50]   --->   Operation 226 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i7 %j" [top.cpp:50]   --->   Operation 227 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 228 [2/2] (0.00ns)   --->   "%call_ln50 = call void @top_kernel_Pipeline_VITIS_LOOP_54_7, i24 %tmp, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i24 %tmp_32, i24 %tmp_34, i24 %tmp_36, i24 %tmp_38, i24 %tmp_40, i24 %tmp_42, i24 %tmp_44, i24 %tmp_46, i24 %tmp_48, i24 %tmp_50, i24 %tmp_52, i24 %tmp_54, i24 %tmp_56, i24 %tmp_58, i24 %tmp_60, i24 %tmp_62, i24 %tmp_64, i24 %tmp_66, i24 %tmp_68, i24 %tmp_70, i24 %tmp_72, i24 %tmp_74, i24 %tmp_76, i24 %tmp_78, i24 %tmp_80, i24 %tmp_82, i24 %tmp_84, i24 %tmp_86, i24 %tmp_88, i24 %tmp_90, i24 %tmp_92, i24 %tmp_94, i24 %tmp_96, i24 %tmp_98, i24 %tmp_100, i24 %tmp_102, i24 %tmp_104, i24 %tmp_106, i24 %tmp_108, i24 %tmp_110, i24 %tmp_112, i24 %tmp_114, i24 %tmp_116, i24 %tmp_118, i24 %tmp_120, i24 %tmp_122, i24 %tmp_124, i24 %tmp_126, i6 %trunc_ln50, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i24 %tmp_33, i24 %tmp_35, i24 %tmp_37, i24 %tmp_39, i24 %tmp_41, i24 %tmp_43, i24 %tmp_45, i24 %tmp_47, i24 %tmp_49, i24 %tmp_51, i24 %tmp_53, i24 %tmp_55, i24 %tmp_57, i24 %tmp_59, i24 %tmp_61, i24 %tmp_63, i24 %tmp_65, i24 %tmp_67, i24 %tmp_69, i24 %tmp_71, i24 %tmp_73, i24 %tmp_75, i24 %tmp_77, i24 %tmp_79, i24 %tmp_81, i24 %tmp_83, i24 %tmp_85, i24 %tmp_87, i24 %tmp_89, i24 %tmp_91, i24 %tmp_93, i24 %tmp_95, i24 %tmp_97, i24 %tmp_99, i24 %tmp_101, i24 %tmp_103, i24 %tmp_105, i24 %tmp_107, i24 %tmp_109, i24 %tmp_111, i24 %tmp_113, i24 %tmp_115, i24 %tmp_117, i24 %tmp_119, i24 %tmp_121, i24 %tmp_123, i24 %tmp_125, i24 %tmp_127, i24 %p_loc27" [top.cpp:50]   --->   Operation 228 'call' 'call_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 229 [1/1] (0.48ns)   --->   "%store_ln50 = store i7 %add_ln50, i7 %j_1" [top.cpp:50]   --->   Operation 229 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.48>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %C_DRAM_read, i32 2, i32 63" [top.cpp:71]   --->   Operation 230 'partselect' 'trunc_ln3' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 231 [1/2] (0.00ns)   --->   "%call_ln50 = call void @top_kernel_Pipeline_VITIS_LOOP_54_7, i24 %tmp, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i24 %tmp_32, i24 %tmp_34, i24 %tmp_36, i24 %tmp_38, i24 %tmp_40, i24 %tmp_42, i24 %tmp_44, i24 %tmp_46, i24 %tmp_48, i24 %tmp_50, i24 %tmp_52, i24 %tmp_54, i24 %tmp_56, i24 %tmp_58, i24 %tmp_60, i24 %tmp_62, i24 %tmp_64, i24 %tmp_66, i24 %tmp_68, i24 %tmp_70, i24 %tmp_72, i24 %tmp_74, i24 %tmp_76, i24 %tmp_78, i24 %tmp_80, i24 %tmp_82, i24 %tmp_84, i24 %tmp_86, i24 %tmp_88, i24 %tmp_90, i24 %tmp_92, i24 %tmp_94, i24 %tmp_96, i24 %tmp_98, i24 %tmp_100, i24 %tmp_102, i24 %tmp_104, i24 %tmp_106, i24 %tmp_108, i24 %tmp_110, i24 %tmp_112, i24 %tmp_114, i24 %tmp_116, i24 %tmp_118, i24 %tmp_120, i24 %tmp_122, i24 %tmp_124, i24 %tmp_126, i6 %trunc_ln50, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i24 %tmp_33, i24 %tmp_35, i24 %tmp_37, i24 %tmp_39, i24 %tmp_41, i24 %tmp_43, i24 %tmp_45, i24 %tmp_47, i24 %tmp_49, i24 %tmp_51, i24 %tmp_53, i24 %tmp_55, i24 %tmp_57, i24 %tmp_59, i24 %tmp_61, i24 %tmp_63, i24 %tmp_65, i24 %tmp_67, i24 %tmp_69, i24 %tmp_71, i24 %tmp_73, i24 %tmp_75, i24 %tmp_77, i24 %tmp_79, i24 %tmp_81, i24 %tmp_83, i24 %tmp_85, i24 %tmp_87, i24 %tmp_89, i24 %tmp_91, i24 %tmp_93, i24 %tmp_95, i24 %tmp_97, i24 %tmp_99, i24 %tmp_101, i24 %tmp_103, i24 %tmp_105, i24 %tmp_107, i24 %tmp_109, i24 %tmp_111, i24 %tmp_113, i24 %tmp_115, i24 %tmp_117, i24 %tmp_119, i24 %tmp_121, i24 %tmp_123, i24 %tmp_125, i24 %tmp_127, i24 %p_loc27" [top.cpp:50]   --->   Operation 231 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 14> <Delay = 2.66>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%p_loc27_load = load i24 %p_loc27"   --->   Operation 232 'load' 'p_loc27_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %p_loc27_load, i14 0" [top.cpp:61]   --->   Operation 233 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_loc27_load, i32 23" [top.cpp:61]   --->   Operation 234 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (1.22ns)   --->   "%sub_ln61 = sub i38 0, i38 %shl_ln" [top.cpp:61]   --->   Operation 235 'sub' 'sub_ln61' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln61, i32 22, i32 37" [top.cpp:61]   --->   Operation 236 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i16 %tmp_s" [top.cpp:61]   --->   Operation 237 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (1.01ns)   --->   "%sub_ln61_1 = sub i17 0, i17 %zext_ln61" [top.cpp:61]   --->   Operation 238 'sub' 'sub_ln61_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %p_loc27_load, i32 8, i32 23" [top.cpp:61]   --->   Operation 239 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i16 %tmp_158" [top.cpp:61]   --->   Operation 240 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_191, i17 %sub_ln61_1, i17 %zext_ln61_1" [top.cpp:61]   --->   Operation 241 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 242 [2/2] (0.00ns)   --->   "%call_ln50 = call void @top_kernel_Pipeline_VITIS_LOOP_64_8, i6 %trunc_ln50, i24 %C_1_47, i24 %C_1, i24 %C_2, i24 %C_3, i24 %tmp, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i24 %tmp_32, i24 %tmp_34, i24 %tmp_36, i24 %tmp_38, i24 %tmp_40, i24 %tmp_42, i24 %tmp_44, i24 %tmp_46, i24 %tmp_48, i24 %tmp_50, i24 %tmp_52, i24 %tmp_54, i24 %tmp_56, i24 %tmp_58, i24 %tmp_60, i24 %tmp_62, i24 %tmp_64, i24 %tmp_66, i24 %tmp_68, i24 %tmp_70, i24 %tmp_72, i24 %tmp_74, i24 %tmp_76, i24 %tmp_78, i24 %tmp_80, i24 %tmp_82, i24 %tmp_84, i24 %tmp_86, i24 %tmp_88, i24 %tmp_90, i24 %tmp_92, i24 %tmp_94, i24 %tmp_96, i24 %tmp_98, i24 %tmp_100, i24 %tmp_102, i24 %tmp_104, i24 %tmp_106, i24 %tmp_108, i24 %tmp_110, i24 %tmp_112, i24 %tmp_114, i24 %tmp_116, i24 %tmp_118, i24 %tmp_120, i24 %tmp_122, i24 %tmp_124, i24 %tmp_126, i6 %trunc_ln50, i17 %scale, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i24 %tmp_33, i24 %tmp_35, i24 %tmp_37, i24 %tmp_39, i24 %tmp_41, i24 %tmp_43, i24 %tmp_45, i24 %tmp_47, i24 %tmp_49, i24 %tmp_51, i24 %tmp_53, i24 %tmp_55, i24 %tmp_57, i24 %tmp_59, i24 %tmp_61, i24 %tmp_63, i24 %tmp_65, i24 %tmp_67, i24 %tmp_69, i24 %tmp_71, i24 %tmp_73, i24 %tmp_75, i24 %tmp_77, i24 %tmp_79, i24 %tmp_81, i24 %tmp_83, i24 %tmp_85, i24 %tmp_87, i24 %tmp_89, i24 %tmp_91, i24 %tmp_93, i24 %tmp_95, i24 %tmp_97, i24 %tmp_99, i24 %tmp_101, i24 %tmp_103, i24 %tmp_105, i24 %tmp_107, i24 %tmp_109, i24 %tmp_111, i24 %tmp_113, i24 %tmp_115, i24 %tmp_117, i24 %tmp_119, i24 %tmp_121, i24 %tmp_123, i24 %tmp_125, i24 %tmp_127" [top.cpp:50]   --->   Operation 242 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 15> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:50]   --->   Operation 243 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [top.cpp:50]   --->   Operation 244 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 245 [1/2] (0.00ns)   --->   "%call_ln50 = call void @top_kernel_Pipeline_VITIS_LOOP_64_8, i6 %trunc_ln50, i24 %C_1_47, i24 %C_1, i24 %C_2, i24 %C_3, i24 %tmp, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i24 %tmp_32, i24 %tmp_34, i24 %tmp_36, i24 %tmp_38, i24 %tmp_40, i24 %tmp_42, i24 %tmp_44, i24 %tmp_46, i24 %tmp_48, i24 %tmp_50, i24 %tmp_52, i24 %tmp_54, i24 %tmp_56, i24 %tmp_58, i24 %tmp_60, i24 %tmp_62, i24 %tmp_64, i24 %tmp_66, i24 %tmp_68, i24 %tmp_70, i24 %tmp_72, i24 %tmp_74, i24 %tmp_76, i24 %tmp_78, i24 %tmp_80, i24 %tmp_82, i24 %tmp_84, i24 %tmp_86, i24 %tmp_88, i24 %tmp_90, i24 %tmp_92, i24 %tmp_94, i24 %tmp_96, i24 %tmp_98, i24 %tmp_100, i24 %tmp_102, i24 %tmp_104, i24 %tmp_106, i24 %tmp_108, i24 %tmp_110, i24 %tmp_112, i24 %tmp_114, i24 %tmp_116, i24 %tmp_118, i24 %tmp_120, i24 %tmp_122, i24 %tmp_124, i24 %tmp_126, i6 %trunc_ln50, i17 %scale, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i24 %tmp_33, i24 %tmp_35, i24 %tmp_37, i24 %tmp_39, i24 %tmp_41, i24 %tmp_43, i24 %tmp_45, i24 %tmp_47, i24 %tmp_49, i24 %tmp_51, i24 %tmp_53, i24 %tmp_55, i24 %tmp_57, i24 %tmp_59, i24 %tmp_61, i24 %tmp_63, i24 %tmp_65, i24 %tmp_67, i24 %tmp_69, i24 %tmp_71, i24 %tmp_73, i24 %tmp_75, i24 %tmp_77, i24 %tmp_79, i24 %tmp_81, i24 %tmp_83, i24 %tmp_85, i24 %tmp_87, i24 %tmp_89, i24 %tmp_91, i24 %tmp_93, i24 %tmp_95, i24 %tmp_97, i24 %tmp_99, i24 %tmp_101, i24 %tmp_103, i24 %tmp_105, i24 %tmp_107, i24 %tmp_109, i24 %tmp_111, i24 %tmp_113, i24 %tmp_115, i24 %tmp_117, i24 %tmp_119, i24 %tmp_121, i24 %tmp_123, i24 %tmp_125, i24 %tmp_127" [top.cpp:50]   --->   Operation 245 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln50 = br void %VITIS_LOOP_54_7" [top.cpp:50]   --->   Operation 246 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>

State 20 <SV = 13> <Delay = 7.30>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i62 %trunc_ln3" [top.cpp:71]   --->   Operation 247 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln71" [top.cpp:71]   --->   Operation 248 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (7.30ns)   --->   "%empty_48 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %C_addr, i64 16384" [top.cpp:71]   --->   Operation 249 'writereq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 14> <Delay = 0.00>
ST_21 : Operation 250 [2/2] (0.00ns)   --->   "%call_ln71 = call void @top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10, i32 %C, i62 %trunc_ln3, i24 %C_1_47, i24 %C_1, i24 %C_2, i24 %C_3" [top.cpp:71]   --->   Operation 250 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 15> <Delay = 0.00>
ST_22 : Operation 251 [1/2] (0.00ns)   --->   "%call_ln71 = call void @top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10, i32 %C, i62 %trunc_ln3, i24 %C_1_47, i24 %C_1, i24 %C_2, i24 %C_3" [top.cpp:71]   --->   Operation 251 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 16> <Delay = 7.30>
ST_23 : Operation 252 [5/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:77]   --->   Operation 252 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 17> <Delay = 7.30>
ST_24 : Operation 253 [4/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:77]   --->   Operation 253 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 18> <Delay = 7.30>
ST_25 : Operation 254 [3/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:77]   --->   Operation 254 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 19> <Delay = 7.30>
ST_26 : Operation 255 [2/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:77]   --->   Operation 255 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 20> <Delay = 7.30>
ST_27 : Operation 256 [1/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:77]   --->   Operation 256 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 257 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [top.cpp:77]   --->   Operation 257 'ret' 'ret_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('C_DRAM_read') on port 'C_DRAM' [6]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('A_addr', top.cpp:20) [158]  (0.000 ns)
	bus request operation ('empty', top.cpp:20) on port 'A' (top.cpp:20) [159]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:20) on port 'A' (top.cpp:20) [159]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:20) on port 'A' (top.cpp:20) [159]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:20) on port 'A' (top.cpp:20) [159]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:20) on port 'A' (top.cpp:20) [159]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:20) on port 'A' (top.cpp:20) [159]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:20) on port 'A' (top.cpp:20) [159]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:20) on port 'A' (top.cpp:20) [159]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 2.273ns
The critical path consists of the following:
	'load' operation 9 bit ('i', top.cpp:28) on local variable 'i', top.cpp:28 [164]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', top.cpp:28) [165]  (0.921 ns)
	'call' operation 0 bit ('call_ln28', top.cpp:28) to 'top_kernel_Pipeline_VITIS_LOOP_32_4' [173]  (1.352 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 2.897ns
The critical path consists of the following:
	'load' operation 24 bit ('p_loc_load') on local variable 'p_loc' [174]  (0.000 ns)
	'add' operation 25 bit ('add_ln39', top.cpp:39) [177]  (1.110 ns)
	'select' operation 24 bit ('denom', top.cpp:39) [185]  (0.435 ns)
	'call' operation 0 bit ('call_ln28', top.cpp:28) to 'top_kernel_Pipeline_VITIS_LOOP_42_5' [186]  (1.352 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 1.386ns
The critical path consists of the following:
	'load' operation 7 bit ('j', top.cpp:50) on local variable 'j', top.cpp:50 [194]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln50', top.cpp:50) [195]  (0.897 ns)
	'store' operation 0 bit ('store_ln50', top.cpp:50) of variable 'add_ln50', top.cpp:50 on local variable 'j', top.cpp:50 [214]  (0.489 ns)

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 2.667ns
The critical path consists of the following:
	'load' operation 24 bit ('p_loc27_load') on local variable 'p_loc27' [203]  (0.000 ns)
	'sub' operation 38 bit ('sub_ln61', top.cpp:61) [206]  (1.227 ns)
	'sub' operation 17 bit ('sub_ln61_1', top.cpp:61) [209]  (1.016 ns)
	'select' operation 17 bit ('scale', top.cpp:61) [212]  (0.425 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('C_addr', top.cpp:71) [219]  (0.000 ns)
	bus request operation ('empty_48', top.cpp:71) on port 'C' (top.cpp:71) [220]  (7.300 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_49', top.cpp:77) on port 'C' (top.cpp:77) [222]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_49', top.cpp:77) on port 'C' (top.cpp:77) [222]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_49', top.cpp:77) on port 'C' (top.cpp:77) [222]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_49', top.cpp:77) on port 'C' (top.cpp:77) [222]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_49', top.cpp:77) on port 'C' (top.cpp:77) [222]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
