<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>
      Performing Timing Simulation
    </title>
    <meta name="Approver" content="Technical Publications" />
    <meta name="Author" content="Technical Publications" />
    <meta name="CreateDate" content="2012-10-10" />
    <meta name="CreateTime" content="1349876211" />
    <meta name="DataType" content="Manuals" />
    <meta name="Description" content="UG" />
    <meta name="DocTitle" content="OrCAD Capture User Guide" />
    <meta name="DocType" content="User Guide" />
    <meta name="FileTitle"
    content="Performing Timing Simulation" />
    <meta name="Keywords" content="" />
    <meta name="FileType" content="Chapter" />
    <meta name="Keyword" content="cap_ug" />
    <meta name="Language" content="English" />
    <meta name="ModifiedDate" content="2012-10-10" />
    <meta name="ModifiedTime" content="1349876211" />
    <meta name="NextFile"
    content="Generating%2Ba%2Bpart%2Bfor%2BFPGA%2Bprojects.html" />
    <meta name="Group" content="" />
    <meta name="Platform" content="All," />
    <meta name="PrevFile"
    content="Performing%2BSynthesis%2Band%2BPlace-and-Route.html" />
    <meta name="Product"
    content="Allegro Design Entry CIS,OrCAD Capture," />
    <meta name="ProductFamily"
    content="Silicon-Package-Board Co-Design,Silicon-Package-Board Co-Design," />
    <meta name="ProductVersion" content="16.6" />
    <meta name="RightsManagement"
    content="Copyright 2011-2012 Cadence Design Systems Inc." />
    <meta name="Title"
    content="OrCAD Capture User Guide -- Performing Timing Simulation" />
    <meta name="Version" content="16.6" />
    <meta name="Renderer" content="WIKI" />
    <meta name="SpaceKey" content="capug166" />
    <link href="styles/site.css" rel="stylesheet"
    type="text/css" />
    <meta content="text/html; charset=UTF-8"
    http-equiv="Content-Type" />
  </head>
  <body style="margin-left: 5%;background-color: #FFFFFF;">
    <a xmlns:html="http://www.w3.org/1999/xhtml" id="pagetop"
    name="pagetop"></a> <a
    xmlns:html="http://www.w3.org/1999/xhtml" id="firstpage"
    name="firstpage"></a> <!-- Begin Buttons -->
     
    <table xmlns:html="http://www.w3.org/1999/xhtml" border="0"
    cellpadding="0" cellspacing="0" width="650">
      <tbody>
        <tr>
          <td colspan="10" height="36" width="650">
            <img height="34" src="../support/header_doc.gif"
            width="650" />
          </td>
        </tr>
        <tr>
          <td height="20" width="59">
            <a href="javascript:openLibrary()"><img
            alt="View Library" border="0" height="20"
            src="../support/nav2_library.gif" width="59" /></a>
          </td>
          <td height="20" width="73">
            <a href="cap_ugTOC.html"><img alt="Table of Contents"
            border="0" src="../support/nav2_toc.gif" /></a>
          </td>
          <td height="20" width="46">
            <img alt="Index" border="0"
            src="../support/nav2_index_b.gif" />
          </td>
          <td>
            <a
            href="Performing_Synthesis_and_Place-and-Route.html"><img
             alt="Previous" border="0"
            src="../support/nav2_previous.gif" /></a>
          </td>
          <td>
            <a href="Generating_a_part_for_FPGA_projects.html"><img
            alt="Next" border="0"
            src="../support/nav_next.gif" /></a>
          </td>
          <td height="20">
            <a href="cap_ug.pdf"><img alt="Open PDF to print book"
            border="0" height="20" src="../support/nav2_print.gif"
            width="114" /></a>
          </td>
          <td height="20" width="61">
            <img src="../support/nav2_black.gif" />
          </td>
          <td height="20" width="76">
            <a href="/feedback.htm"><img alt="Email Comments"
            border="0" height="20"
            src="../support/nav2_feedback.gif" width="76" /></a>
          </td>
          <td height="20" width="43">
            <a href="../cdsuser/help.html"><img
            alt="Help Using Documentation" border="0" height="20"
            src="../support/nav2_help.gif" width="43" /></a>
          </td>
          <td height="20" width="37">
            <a href="/exitsearch.htm"><img
            alt="Shut Down Cadence Documentation Server" border="0"
            height="20" src="../support/nav2_exit.gif"
            width="37" /></a>
          </td>
        </tr>
      </tbody>
    </table><!-- End Buttons -->
    <hr xmlns:html="http://www.w3.org/1999/xhtml" />
    <div id="main-header">
      <a xmlns="" id="PerformingTimingSimulation"
      name="PerformingTimingSimulation"></a> 
      <h1 xmlns="" style=" margin: 4px 0 4px;">
        <span>Performing Timing Simulation</span>
      </h1>
    </div>
    <div class="wiki-content group" id="main-content">
      <p>
        Timing simulation provides a method for you to check your
        design to be sure that the timing properties of the
        components in the target vendor do not change the
        functionality of your design. That is, timing simulation
        allows you to be sure that propagation delays and other
        factors (setup times, capacitance, hold times, and so on)
        are within the tolerance levels of your design such that
        they do not affect the design&#39;s logic.
      </p>
      <p>
        Timing data is generally included in your design during the
        place-and-route process and takes the form of a standard
        delay file (SDF) or an annotated VHDL netlist. These files
        are generated by your vendor&#39;s place-and-route tool.
      </p>
      <p>
        The Cadence FPGA flow uses NC VHDL as the simulation tool
        for timing simulation.
      </p>
      <p>
        &#160;
      </p>
      <div class="panelMacro">
        <table class="infoMacro">
          <colgroup>
            <col width="24" />
            <col />
          </colgroup>
          <tr>
            <td valign="top">
              <img align="absmiddle" alt="" border="0" height="16"
              src="images/icons/emoticons/information.png"
              width="16" />
            </td>
            <td>
              <p>
                For information specific to using the Capture tool
                suite with your particular vendor, refer to the
                technical documents located on the Cadence web
                site: <a class="external-link"
                href="http://www.cadence.com/orcad"
                rel="nofollow">http://www.cadence.com/orcad</a>.
              </p>
            </td>
          </tr>
        </table>
      </div>
      <h2
      id="PerformingTimingSimulation-Selectingtheconfigurationfortimingsimulation">
        Selecting the configuration for timing simulation
      </h2>
      <p>
        When you select the Postroute configuration for simulation,
        Capture creates a VHDL netlist of your design as it
        currently exists in the project manager and stores it in
        the Postroute folder. Capture includes any SDF file
        associated with the design in the Postroute folder, as
        well.
      </p>
      <p>
        To select the configuration for timing simulation:
      </p>
      <ol>
        <li>
          From the <em>PICFlow</em> menu, choose the
          <em>Simulate</em> command. Capture displays the Select
          Simulation Configuration dialog box.
        </li>
        <li>
          Select <em>Postroute</em> in the selection window. This
          indicates that you want to simulate the timing of your
          design using post-place-and-route, vendor-specific
          delays.
        </li>
        <li>
          Click <em>OK</em>. Capture generates a VHDL netlist of
          your design and stores it in the Postroute folder of the
          project manager, then displays the Place and Route
          Settings dialog box dialog box.
        </li>
        <li>
          Specify the paths for the place-and-route netlist and
          standard delay file created by your vendor
          place-and-route tool, then click <em>OK</em>. Capture
          displays the NC VHDL Simulation dialog box.
        </li>
        <li>
          Specify either interactive or batch mode for the NC VHDL
          session.
        </li>
        <li>
          Click the <em>Setup</em> button. Capture displays the NC
          VHDL Simulation Setup dialog box.
        </li>
        <li>
          Complete the dialog box as described in Starting NC VHDL.
        </li>
      </ol>
    </div>
    <hr xmlns:html="http://www.w3.org/1999/xhtml" />
    <hr xmlns:html="http://www.w3.org/1999/xhtml" align="left" />
    <div xmlns:html="http://www.w3.org/1999/xhtml"
    style="text-align: left;">
      <!-- Begin Buttons -->
      <table border="0" cellpadding="0" cellspacing="0"
      width="650">
        <tbody>
          <tr>
            <td colspan="10" height="36" width="650">
              <img height="34" src="../support/header_doc.gif"
              width="650" />
            </td>
          </tr>
          <tr>
            <td height="20" width="59">
              <a href="javascript:openLibrary()"><img
              alt="View Library" border="0" height="20"
              src="../support/nav2_library.gif" width="59" /></a>
            </td>
            <td height="20" width="73">
              <a href="cap_ugTOC.html"><img alt="Table of Contents"
              border="0" src="../support/nav2_toc.gif" /></a>
            </td>
            <td height="20" width="46">
              <img alt="Index" border="0"
              src="../support/nav2_index_b.gif" />
            </td>
            <td>
              <a
              href="Performing_Synthesis_and_Place-and-Route.html"><img
               alt="Previous" border="0"
              src="../support/nav2_previous.gif" /></a>
            </td>
            <td>
              <a
              href="Generating_a_part_for_FPGA_projects.html"><img
              alt="Next" border="0"
              src="../support/nav_next.gif" /></a>
            </td>
            <td height="20">
              <a href="cap_ug.pdf"><img
              alt="Open PDF to print book" border="0" height="20"
              src="../support/nav2_print.gif" width="114" /></a>
            </td>
            <td height="20" width="61">
              <img src="../support/nav2_black.gif" />
            </td>
            <td height="20" width="76">
              <a href="/feedback.htm"><img alt="Email Comments"
              border="0" height="20"
              src="../support/nav2_feedback.gif" width="76" /></a>
            </td>
            <td height="20" width="43">
              <a href="../cdsuser/help.html"><img
              alt="Help Using Documentation" border="0" height="20"
              src="../support/nav2_help.gif" width="43" /></a>
            </td>
            <td height="20" width="37">
              <a href="/exitsearch.htm"><img
              alt="Shut Down Cadence Documentation Server"
              border="0" height="20" src="../support/nav2_exit.gif"
              width="37" /></a>
            </td>
          </tr>
        </tbody>
      </table><!-- End Buttons -->
    </div><br xmlns:html="http://www.w3.org/1999/xhtml" />
     <font xmlns:html="http://www.w3.org/1999/xhtml" size="-1">For
    support, see <a href="http://support.cadence.com"
    target="_blank">Cadence Online Support</a> service.</font> <br
    xmlns:html="http://www.w3.org/1999/xhtml" />
     <br xmlns:html="http://www.w3.org/1999/xhtml" />
     <font xmlns:html="http://www.w3.org/1999/xhtml"
    size="-1"><i>Copyright &#169; 2012, <a
    href="http://www.cadence.com">Cadence Design Systems,
    Inc.</a></i></font> <br
    xmlns:html="http://www.w3.org/1999/xhtml" />
     <font xmlns:html="http://www.w3.org/1999/xhtml" size="-1">All
    rights reserved.</font> <br
    xmlns:html="http://www.w3.org/1999/xhtml" />
     <br xmlns:html="http://www.w3.org/1999/xhtml" />
  </body>
</html>
