// VERILOG_OUTPUT: a.v
def Kernel.f(int x) (int) {
  return x + 1;
}
def Kernel.ex()
 [ resource = "a", verilog="resource.v", file="copy", module="hello" ]
{
}

def Kernel.main()
{
 int *p;
 *p = 0;
 ex();
 *p = f(*p);
 ex();
}



//main();
//Kernel.setDump("/tmp/a");
Kernel.compile();
Kernel.writeHdl("a.v");
