
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../SPEC2017//607.cactuBSSN_s-4004B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000001 cycles: 3597813 heartbeat IPC: 2.77947 cumulative IPC: 2.77947 (Simulation time: 0 hr 4 min 54 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7195428 heartbeat IPC: 2.77962 cumulative IPC: 2.77954 (Simulation time: 0 hr 9 min 1 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10792652 heartbeat IPC: 2.77992 cumulative IPC: 2.77967 (Simulation time: 0 hr 13 min 3 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14390477 heartbeat IPC: 2.77946 cumulative IPC: 2.77962 (Simulation time: 0 hr 17 min 5 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 17986727 heartbeat IPC: 2.78067 cumulative IPC: 2.77983 (Simulation time: 0 hr 20 min 17 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 17986727 (Simulation time: 0 hr 20 min 17 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 29673943 heartbeat IPC: 0.855636 cumulative IPC: 0.855636 (Simulation time: 0 hr 23 min 43 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 41334619 heartbeat IPC: 0.857583 cumulative IPC: 0.856608 (Simulation time: 0 hr 27 min 5 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 53223753 heartbeat IPC: 0.841104 cumulative IPC: 0.851377 (Simulation time: 0 hr 30 min 30 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 64857180 heartbeat IPC: 0.859592 cumulative IPC: 0.853416 (Simulation time: 0 hr 33 min 51 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 76523168 heartbeat IPC: 0.857192 cumulative IPC: 0.854169 (Simulation time: 0 hr 37 min 39 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 88215876 heartbeat IPC: 0.855234 cumulative IPC: 0.854346 (Simulation time: 0 hr 41 min 26 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 99905333 heartbeat IPC: 0.855472 cumulative IPC: 0.854507 (Simulation time: 0 hr 44 min 54 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 111565268 heartbeat IPC: 0.857638 cumulative IPC: 0.854897 (Simulation time: 0 hr 48 min 22 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 123288786 heartbeat IPC: 0.852986 cumulative IPC: 0.854684 (Simulation time: 0 hr 51 min 37 sec) 
Heartbeat CPU 0 instructions: 150000002 cycles: 134999134 heartbeat IPC: 0.853946 cumulative IPC: 0.85461 (Simulation time: 0 hr 54 min 41 sec) 
Finished CPU 0 instructions: 100000000 cycles: 117012407 cumulative IPC: 0.85461 (Simulation time: 0 hr 54 min 41 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.85461 instructions: 100000000 cycles: 117012407

CPU 0 Average Load ROB stall cycles: 2.56843e+07
CPU 0 Fraction of times ROB stalled by Loads: 33.5835
CPU 0 Percentage of Load stall cycles in Total stall cycles: 4.18449e+08
Issued all: 61765329
Issued LT all: 48614939
rob_not_full_when_issued_lt_all: 33012384
Issued LT one: 42141367
rob_not_full_when_issued_lt_one: 27729727
HPCA_2009 critical_dynamic_instances_0: 1347582
HPCA_2009 unique_critical_ips_0: 2536
multiple_destinations_0: 0
load_to_same_dest_0: 0
low_issue_rate_0: 50159848
total_issue_rate_checked_count_0: 53172483
 Total stall cycles: 94046008
 Total load stall cycles: 393534668733368
Unique Load IPs: 2150
CPU 0 NUM of IPS identified critical: 0
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 0
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: -nan
average_stall_proportion_after: -nan
Critical IP stalls, total frequency: 0
Non-critical IP stalls, total frequency: 0
Total Freq all stalling IPs: 0
Critical_IP_Detector_Accuracy_70: 0.000394322
Critical_IP_Detector_Accuracy_80: 0.000394322
Critical_IP_Detector_Accuracy_90: 0.000394322
Critical_IP_Detector_Coverage_70: 1
Critical_IP_Detector_Coverage_80: 1
Critical_IP_Detector_Coverage_90: 1
stat_90_percent_critical_ip_stalls_freq: 36349
stat_90_percent_non_critical_ip_stalls_freq: 18446744073709515267
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 72.0229
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 2.57311e-11
Critical_IP_ROB_Stalls_Bucket_0: 0
Non-critical_IP_ROB_Stalls_Bucket_0: 2689008
Critical_IP_ROB_Stalls_Bucket_1: 0
Non-critical_IP_ROB_Stalls_Bucket_1: 1148004
Critical_IP_ROB_Stalls_Bucket_2: 0
Non-critical_IP_ROB_Stalls_Bucket_2: 331256
Critical_IP_ROB_Stalls_Bucket_3: 0
Non-critical_IP_ROB_Stalls_Bucket_3: 205501
Critical_IP_ROB_Stalls_Bucket_4: 0
Non-critical_IP_ROB_Stalls_Bucket_4: 111835
Critical_IP_ROB_Stalls_Bucket_5: 0
Non-critical_IP_ROB_Stalls_Bucket_5: 172690
Critical_IP_ROB_Stalls_Bucket_6: 0
Non-critical_IP_ROB_Stalls_Bucket_6: 487378
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 10256
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 2678752
Critical_ROB_Stalls_Percent_0_Bucket_1: 26092
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 1121912
Critical_ROB_Stalls_Percent_0_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 331256
Critical_ROB_Stalls_Percent_0_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 205501
Critical_ROB_Stalls_Percent_0_Bucket_4: 1
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 111834
Critical_ROB_Stalls_Percent_0_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 172690
Critical_ROB_Stalls_Percent_0_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 487378
Critical_ROB_Stalls_Percent_1_Bucket_0: 10256
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 2678752
Critical_ROB_Stalls_Percent_1_Bucket_1: 26092
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 1121912
Critical_ROB_Stalls_Percent_1_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 331256
Critical_ROB_Stalls_Percent_1_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 205501
Critical_ROB_Stalls_Percent_1_Bucket_4: 1
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 111834
Critical_ROB_Stalls_Percent_1_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 172690
Critical_ROB_Stalls_Percent_1_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 487378
Critical_ROB_Stalls_Percent_2_Bucket_0: 10256
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 2678752
Critical_ROB_Stalls_Percent_2_Bucket_1: 26092
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 1121912
Critical_ROB_Stalls_Percent_2_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 331256
Critical_ROB_Stalls_Percent_2_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 205501
Critical_ROB_Stalls_Percent_2_Bucket_4: 1
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 111834
Critical_ROB_Stalls_Percent_2_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 172690
Critical_ROB_Stalls_Percent_2_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 487378
Critical_ROB_Stalls_Percent_3_Bucket_0: 10256
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 2678752
Critical_ROB_Stalls_Percent_3_Bucket_1: 26092
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 1121912
Critical_ROB_Stalls_Percent_3_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 331256
Critical_ROB_Stalls_Percent_3_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 205501
Critical_ROB_Stalls_Percent_3_Bucket_4: 1
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 111834
Critical_ROB_Stalls_Percent_3_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 172690
Critical_ROB_Stalls_Percent_3_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 487378
Critical_ROB_Stalls_Percent_4_Bucket_0: 10256
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 2678752
Critical_ROB_Stalls_Percent_4_Bucket_1: 26092
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 1121912
Critical_ROB_Stalls_Percent_4_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 331256
Critical_ROB_Stalls_Percent_4_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 205501
Critical_ROB_Stalls_Percent_4_Bucket_4: 1
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 111834
Critical_ROB_Stalls_Percent_4_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 172690
Critical_ROB_Stalls_Percent_4_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 487378
Critical_ROB_Stalls_Percent_5_Bucket_0: 10256
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 2678752
Critical_ROB_Stalls_Percent_5_Bucket_1: 26092
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 1121912
Critical_ROB_Stalls_Percent_5_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 331256
Critical_ROB_Stalls_Percent_5_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 205501
Critical_ROB_Stalls_Percent_5_Bucket_4: 1
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 111834
Critical_ROB_Stalls_Percent_5_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 172690
Critical_ROB_Stalls_Percent_5_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 487378
Critical_ROB_Stalls_Percent_6_Bucket_0: 10256
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 2678752
Critical_ROB_Stalls_Percent_6_Bucket_1: 26092
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 1121912
Critical_ROB_Stalls_Percent_6_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 331256
Critical_ROB_Stalls_Percent_6_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 205501
Critical_ROB_Stalls_Percent_6_Bucket_4: 1
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 111834
Critical_ROB_Stalls_Percent_6_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 172690
Critical_ROB_Stalls_Percent_6_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 487378
Critical_ROB_Stalls_Percent_7_Bucket_0: 10256
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 2678752
Critical_ROB_Stalls_Percent_7_Bucket_1: 26092
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 1121912
Critical_ROB_Stalls_Percent_7_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 331256
Critical_ROB_Stalls_Percent_7_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 205501
Critical_ROB_Stalls_Percent_7_Bucket_4: 1
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 111834
Critical_ROB_Stalls_Percent_7_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 172690
Critical_ROB_Stalls_Percent_7_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 487378
Critical_ROB_Stalls_Percent_8_Bucket_0: 10256
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 2678752
Critical_ROB_Stalls_Percent_8_Bucket_1: 26092
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 1121912
Critical_ROB_Stalls_Percent_8_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 331256
Critical_ROB_Stalls_Percent_8_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 205501
Critical_ROB_Stalls_Percent_8_Bucket_4: 1
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 111834
Critical_ROB_Stalls_Percent_8_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 172690
Critical_ROB_Stalls_Percent_8_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 487378
Average ROB occupancy Load Stall Begin: 82.4436
Average ROB occupancy Load Stall End: 92.7525
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: -nan
Average ROB occupancy Critical Load Stall End: -nan
Min ROB occupancy Critical Load Stall Begin: 400
Max ROB occupancy Critical Load Stall Begin: 0
Min ROB occupancy Critical Load Stall End: 400
Max ROB occupancy Critical Load Stall End: 0
 ROB Load Stall Begin Bucket Count 0: 3139039
 ROB Load Stall End Bucket Count 0: 2689008
 ROB Critical Load Stall Begin Bucket Count 0: 0
 ROB Critical Load Stall End Bucket Count 0: 0
 ROB Load Stall Begin Bucket Count 1: 818884
 ROB Load Stall End Bucket Count 1: 1148004
 ROB Critical Load Stall Begin Bucket Count 1: 0
 ROB Critical Load Stall End Bucket Count 1: 0
 ROB Load Stall Begin Bucket Count 2: 298384
 ROB Load Stall End Bucket Count 2: 331256
 ROB Critical Load Stall Begin Bucket Count 2: 0
 ROB Critical Load Stall End Bucket Count 2: 0
 ROB Load Stall Begin Bucket Count 3: 165823
 ROB Load Stall End Bucket Count 3: 205501
 ROB Critical Load Stall Begin Bucket Count 3: 0
 ROB Critical Load Stall End Bucket Count 3: 0
 ROB Load Stall Begin Bucket Count 4: 100524
 ROB Load Stall End Bucket Count 4: 111835
 ROB Critical Load Stall Begin Bucket Count 4: 0
 ROB Critical Load Stall End Bucket Count 4: 0
 ROB Load Stall Begin Bucket Count 5: 220447
 ROB Load Stall End Bucket Count 5: 172690
 ROB Critical Load Stall Begin Bucket Count 5: 0
 ROB Critical Load Stall End Bucket Count 5: 0
 ROB Load Stall Begin Bucket Count 6: 402571
 ROB Load Stall End Bucket Count 6: 487378
 ROB Critical Load Stall Begin Bucket Count 6: 0
 ROB Critical Load Stall End Bucket Count 6: 0
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
ITLB TOTAL     ACCESS:   13997773  HIT:   13997773  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:   13997773  HIT:   13997773  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:   16994264	FORWARD:          0	MERGED:    2996491	TO_CACHE:   13997773

DTLB TOTAL     ACCESS:   28285139  HIT:   24418978  MISS:    3866161  HIT %:    86.3315  MISS %:    13.6685   MPKI: 38.6616
DTLB LOAD TRANSLATION ACCESS:   28285139  HIT:   24418978  MISS:    3866161  HIT %:    86.3315  MISS %:    13.6685   MPKI: 38.6616
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.96078 cycles
DTLB RQ	ACCESS:   39578114	FORWARD:          0	MERGED:   10865949	TO_CACHE:   28712165

STLB TOTAL     ACCESS:    3875307  HIT:    3871049  MISS:       4258  HIT %:    99.8901  MISS %:   0.109875   MPKI: 0.04258
STLB LOAD TRANSLATION ACCESS:    3866161  HIT:    3861903  MISS:       4258  HIT %:    99.8899  MISS %:   0.110135   MPKI: 0.04258
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:       9146  HIT:       9146  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 582.907 cycles
STLB RQ	ACCESS:    3875976	FORWARD:          0	MERGED:        669	TO_CACHE:    3875307

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   39381350  HIT:   32029438  MISS:    7351912  HIT %:    81.3315  MISS %:    18.6685   MPKI: 73.5191
L1D LOAD      ACCESS:   31359746  HIT:   24624074  MISS:    6735672  HIT %:    78.5213  MISS %:    21.4787   MPKI: 67.3567
L1D RFO       ACCESS:    8011810  HIT:    7405194  MISS:     606616  HIT %:    92.4285  MISS %:    7.57152   MPKI: 6.06616
L1D PREFETCH  ACCESS:       9794  HIT:        170  MISS:       9624  HIT %:    1.73576  MISS %:    98.2642   MPKI: 0.09624
L1D PREFETCH  REQUESTED:      19630  ISSUED:      19630  USEFUL:       6273  USELESS:       3351
L1D USEFUL LOAD PREFETCHES:       6273 PREFETCH ISSUED TO LOWER LEVEL:       9626  ACCURACY: 65.1673
L1D TIMELY PREFETCHES:       6273 LATE PREFETCHES: 2 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 9626 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 34.6903 cycles
L1D RQ	ACCESS:   38923077	FORWARD:          0	MERGED:    7370211	TO_CACHE:   31526792
L1D WQ	ACCESS:    8105846	FORWARD:      26074	MERGED:      54524	TO_CACHE:    8051322
L1D PQ	ACCESS:       9815	FORWARD:          0	MERGED:          0	TO_CACHE:       9815

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 21781
L1D ROI Sum of L1D PQ occupancy: 132387
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   15668936  HIT:   13068931  MISS:    2600005  HIT %:    83.4066  MISS %:    16.5934   MPKI: 26.0001
L1I LOAD      ACCESS:   15668936  HIT:   13068931  MISS:    2600005  HIT %:    83.4066  MISS %:    16.5934   MPKI: 26.0001
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 14.0731 cycles
L1I RQ	ACCESS:   23885109	FORWARD:          0	MERGED:    6890845	TO_CACHE:   16994264

BTB TOTAL     ACCESS:     563528  HIT:     527153  MISS:      36375  HIT %:    93.5451  MISS %:    6.45487   MPKI: 0.36375
BTB BRANCH_DIRECT_JUMP	ACCESS:     109049  HIT:     109044  MISS:          5
BTB BRANCH_INDIRECT	ACCESS:      18175  HIT:      18174  MISS:          1
BTB BRANCH_CONDITIONAL	ACCESS:     218208  HIT:     218196  MISS:         12
BTB BRANCH_DIRECT_CALL	ACCESS:     109048  HIT:     109043  MISS:          5
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:     109048  HIT:      72696  MISS:      36352
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:   10605987  HIT:   10072992  MISS:     532995  HIT %:    94.9746  MISS %:    5.02542   MPKI: 5.32995
L2C LOAD      ACCESS:    9334882  HIT:    8872181  MISS:     462701  HIT %:    95.0433  MISS %:    4.95669   MPKI: 4.62701
L2C DATA LOAD MPKI: 4.61863
L2C INSTRUCTION LOAD MPKI: 0.00838
L2C RFO       ACCESS:     606473  HIT:     547620  MISS:      58853  HIT %:    90.2959  MISS %:    9.70414   MPKI: 0.58853
L2C PREFETCH  ACCESS:       9626  HIT:       5680  MISS:       3946  HIT %:    59.0069  MISS %:    40.9931   MPKI: 0.03946
L2C DATA PREFETCH MPKI: 0.03946
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:     648607  HIT:     647322  MISS:       1285  HIT %:    99.8019  MISS %:   0.198117   MPKI: 0.01285
L2C LOAD TRANSLATION ACCESS:       6399  HIT:        189  MISS:       6210  HIT %:    2.95359  MISS %:    97.0464   MPKI: 0.0621
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       3618  USELESS:        326
L2C USEFUL LOAD PREFETCHES:       3618 PREFETCH ISSUED TO LOWER LEVEL:       3946  ACCURACY: 91.6878
L2C TIMELY PREFETCHES:       3618 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 190.823 cycles
L2C RQ	ACCESS:    9948689	FORWARD:          0	MERGED:          0	TO_CACHE:    9947754
L2C WQ	ACCESS:     648607	FORWARD:        935	MERGED:          0	TO_CACHE:     648607
L2C PQ	ACCESS:       9626	FORWARD:          0	MERGED:          0	TO_CACHE:       9626

L2C Instructions Evicting Data 746
L2C Translations Evicting Data 6159
L2C Data Evicting Data 517774
L2C Instructions Evicting Instructions 84
L2C Translations Evicting Instructions 6
L2C Data Evicting Instructions 740
L2C Instructions Evicting Translations 8
L2C Translations Evicting Translations 45
L2C Data Evicting Translations 6148
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       4258  HIT:       4258  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       4258  HIT:       4258  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       4258  HIT:       4258  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       4258  HIT:       4258  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       4258  HIT:       4258  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:       4258  HIT:       4258  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       4258  HIT:       2112  MISS:       2146  HIT %:    49.6008  MISS %:    50.3992   MPKI: 0.02146
PSCL2 LOAD TRANSLATION ACCESS:       4258  HIT:       2112  MISS:       2146  HIT %:    49.6008  MISS %:    50.3992   MPKI: 0.02146
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     590493  HIT:     317816  MISS:     272677  HIT %:    53.8221  MISS %:    46.1779   MPKI: 2.72677
LLC LOAD      ACCESS:     462701  HIT:     250722  MISS:     211979  HIT %:    54.1866  MISS %:    45.8134   MPKI: 2.11979
LLC RFO       ACCESS:      58853  HIT:          3  MISS:      58850  HIT %: 0.00509745  MISS %:    99.9949   MPKI: 0.5885
LLC PREFETCH  ACCESS:       3946  HIT:       3714  MISS:        232  HIT %:    94.1206  MISS %:    5.87937   MPKI: 0.00232
LLC WRITEBACK ACCESS:      58783  HIT:      57778  MISS:       1005  HIT %:    98.2903  MISS %:    1.70968   MPKI: 0.01005
LLC LOAD TRANSLATION ACCESS:       6210  HIT:       5599  MISS:        611  HIT %:     90.161  MISS %:    9.83897   MPKI: 0.00611
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        124  USELESS:        238
LLC USEFUL LOAD PREFETCHES:        124 PREFETCH ISSUED TO LOWER LEVEL:        232  ACCURACY: 53.4483
LLC TIMELY PREFETCHES:        124 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 313.298 cycles
LLC RQ	ACCESS:     527764	FORWARD:          0	MERGED:          0	TO_CACHE:     527764
LLC WQ	ACCESS:      58783	FORWARD:          0	MERGED:          0	TO_CACHE:      58783
LLC PQ	ACCESS:       3946	FORWARD:          0	MERGED:          0	TO_CACHE:       3946

LLC Dense regions hint to LLC: 0

RAW hits: 262947
Loads Generated: 39186024
Loads sent to L1D: 38923077
Stores Generated: 8106290
Stores sent to L1D: 8106279
Major fault: 0 Minor fault: 6506
Allocated PAGES: 6506

stream: 
stream:times selected: 21403
stream:pref_filled: 10976
stream:pref_useful: 3915
stream:pref_late: 33
stream:misses: 92
stream:misses_by_poll: 0

CS: 
CS:times selected: 9944
CS:pref_filled: 9392
CS:pref_useful: 6270
CS:pref_late: 0
CS:misses: 11927
CS:misses_by_poll: 65

CPLX: 
CPLX:times selected: 11264
CPLX:pref_filled: 488
CPLX:pref_useful: 151
CPLX:pref_late: 0
CPLX:misses: 2926
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 13
NL:pref_filled: 12
NL:pref_useful: 7
NL:pref_late: 0
NL:misses: 5
NL:misses_by_poll: 0

total selections: 42624
total_filled: 9624
total_useful: 6273
total_late: 35
total_polluted: 65
total_misses_after_warmup: 28137
conflicts: 39794
Degree Incremented Times: 0
Degree Decremented Times: 2814

L1 IP Table Write Accesses: 260311
L1 IP Table Read Accesses: 220517
L1 RST Write Accesses: 11011
L1 RST Read Accesses: 22022
L1 CSPT Write Accesses: 11011
L1 CSPT Read Accesses: 12610
L1 RR Filter Tag Write Accesses: 9815
L1 RR Filter Tag Read Accesses: 1064751
L1 IP Table Tag Write Accesses: 332201
L1 IP Table Tag Read Accesses: 332201
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 98769
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 39201
test: 1051

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     142633  ROW_BUFFER_MISS:     129039
 DBUS_CONGESTED:        136
 WQ ROW_BUFFER_HIT:      17936  ROW_BUFFER_MISS:      40812  FULL:          0

 AVG_CONGESTED_CYCLE: 5
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 91035953
0banks busy for write cycles: 26779
1banks busy for read cycles: 13374029
1banks busy for write cycles: 5031338
2banks busy for read cycles: 2525674
2banks busy for write cycles: 1194740
3banks busy for read cycles: 1366268
3banks busy for write cycles: 1012220
4banks busy for read cycles: 283041
4banks busy for write cycles: 273888
5banks busy for read cycles: 285338
5banks busy for write cycles: 170798
6banks busy for read cycles: 170691
6banks busy for write cycles: 146429
7banks busy for read cycles: 54249
7banks busy for write cycles: 57261
8banks busy for read cycles: 211
8banks busy for write cycles: 3501

CPU 0 Branch Prediction Accuracy: 99.9874% MPKI: 0.00112 Average ROB Occupancy at Mispredict: 38.1161
Branch types
NOT_BRANCH: 99108924 99.1089%
BRANCH_DIRECT_JUMP: 109049 0.109049%
BRANCH_INDIRECT: 18175 0.018175%
BRANCH_CONDITIONAL: 545463 0.545463%
BRANCH_DIRECT_CALL: 109048 0.109048%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 109048 0.109048%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 6506
