Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: mojo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mojo_top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : mojo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Verilog/Ambilight/ipcore_dir/clk_100_from_50.v" into library work
Parsing module <clk_100_from_50>.
Analyzing Verilog file "/home/ise/Verilog/dvi_demo/rtl/common/DRAM16XN.v" into library work
Parsing module <DRAM16XN>.
Analyzing Verilog file "/home/ise/Verilog/dvi_demo/rtl/rx/serdes_1_to_5_diff_data.v" into library work
Parsing module <serdes_1_to_5_diff_data>.
Analyzing Verilog file "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v" into library work
Parsing module <phsaligner>.
INFO:HDLCompiler:693 - "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v" Line 65. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v" Line 66. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v" Line 67. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v" Line 68. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v" Line 133. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v" Line 134. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v" Line 135. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v" Line 136. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v" Line 137. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v" Line 138. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v" Line 139. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v" Line 169. parameter declaration becomes local in phsaligner with formal parameter declaration list
Analyzing Verilog file "/home/ise/Verilog/dvi_demo/rtl/rx/chnlbond.v" into library work
Parsing module <chnlbond>.
Analyzing Verilog file "/home/ise/Verilog/dvi_demo/rtl/rx/decode.v" into library work
Parsing module <decode>.
Analyzing Verilog file "/home/ise/Verilog/dvi_demo/rtl/rx/dvi_decoder.v" into library work
Parsing module <dvi_decoder>.
Analyzing Verilog file "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" into library work
Parsing module <dvi_demo>.
Analyzing Verilog file "/home/ise/Verilog/Ambilight/WS2812b_driver.v" into library work
Parsing module <WS2812b_driver>.
Analyzing Verilog file "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" into library work
Parsing module <mojo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top>.

Elaborating module <clk_100_from_50>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="2X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/Ambilight/ipcore_dir/clk_100_from_50.v" Line 132: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <dvi_demo>.

Elaborating module <dvi_decoder>.

Elaborating module <IBUFDS(IOSTANDARD="TMDS_33",DIFF_TERM="FALSE")>.

Elaborating module <BUFIO2(DIVIDE_BYPASS="TRUE",DIVIDE=1)>.

Elaborating module <PLL_BASE(CLKIN_PERIOD=10,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <decode>.

Elaborating module <serdes_1_to_5_diff_data(DIFF_TERM="FALSE",BITSLIP_ENABLE="TRUE")>.
WARNING:HDLCompiler:413 - "/home/ise/Verilog/dvi_demo/rtl/rx/serdes_1_to_5_diff_data.v" Line 248: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Verilog/dvi_demo/rtl/rx/serdes_1_to_5_diff_data.v" Line 250: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Verilog/dvi_demo/rtl/rx/serdes_1_to_5_diff_data.v" Line 251: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <IBUFDS(DIFF_TERM="FALSE")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="STAY_AT_LIMIT",DELAY_SRC="IDATAIN",SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="WRAPAROUND",DELAY_SRC="IDATAIN",SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="MASTER",INTERFACE_TYPE="RETIMED")>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="SLAVE",INTERFACE_TYPE="RETIMED")>.

Elaborating module <phsaligner>.
WARNING:HDLCompiler:1308 - "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v" Line 174: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v" Line 221: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <chnlbond>.

Elaborating module <DRAM16XN(data_width=10)>.

Elaborating module <RAM16X1D>.
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/rx/dvi_decoder.v" Line 212: Assignment to de_g ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/rx/dvi_decoder.v" Line 234: Assignment to de_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" Line 109: Assignment to rx0_reset ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" Line 110: Assignment to rx0_pclk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" Line 111: Assignment to rx0_pclkx2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" Line 112: Assignment to rx0_pclkx10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" Line 113: Assignment to rx0_pllclk0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" Line 114: Assignment to rx0_pllclk1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" Line 115: Assignment to rx0_pllclk2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" Line 116: Assignment to rx0_plllckd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" Line 118: Assignment to rx0_serdesstrobe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" Line 121: Assignment to rx0_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" Line 123: Assignment to rx0_blue_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" Line 124: Assignment to rx0_green_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" Line 125: Assignment to rx0_red_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" Line 130: Assignment to rx0_psalgnerr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" Line 132: Assignment to rx0_sdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" Line 65: Assignment to red ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" Line 66: Assignment to green ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" Line 67: Assignment to blue ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" Line 68: Assignment to hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" Line 69: Assignment to vsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" Line 70: Assignment to tmds_clk ignored, since the identifier is never used

Elaborating module <WS2812b_driver>.
WARNING:HDLCompiler:413 - "/home/ise/Verilog/Ambilight/WS2812b_driver.v" Line 67: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Verilog/Ambilight/WS2812b_driver.v" Line 68: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/Ambilight/WS2812b_driver.v" Line 102: Assignment to data_request ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ise/Verilog/Ambilight/WS2812b_driver.v" Line 124: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Verilog/Ambilight/WS2812b_driver.v" Line 134: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Verilog/Ambilight/WS2812b_driver.v" Line 162: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/Ambilight/WS2812b_driver.v" Line 105: Assignment to green ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" Line 93: Assignment to leds_ready ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" Line 95: Size mismatch in connection of port <address>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" Line 95: Assignment to addr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" Line 99: Assignment to DO ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" Line 49: Net <avg_red[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" Line 50: Net <avg_green[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" Line 51: Net <avg_blue[7]> does not have a driver.
WARNING:Xst:2972 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" line 89. All outputs of instance <led_driver> of block <WS2812b_driver> are unconnected in block <mojo_top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v".
WARNING:Xst:647 - Input <button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" line 29: Output port <LOCKED> of the instance <instance_name> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" line 58: Output port <rx0_red> of the instance <hdmi_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" line 58: Output port <rx0_green> of the instance <hdmi_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" line 58: Output port <rx0_blue> of the instance <hdmi_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" line 58: Output port <rx0_hsync> of the instance <hdmi_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" line 58: Output port <rx0_vsync> of the instance <hdmi_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" line 58: Output port <tmds_clk> of the instance <hdmi_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" line 89: Output port <address> of the instance <led_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" line 89: Output port <new_address> of the instance <led_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/mojo-base-project-master/src/mojo_top.v" line 89: Output port <DO> of the instance <led_driver> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <avg_red> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avg_green> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avg_blue> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 40
    Found 1-bit tristate buffer for signal <avr_rx> created at line 41
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 42
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 42
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 42
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 42
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top> synthesized.

Synthesizing Unit <clk_100_from_50>.
    Related source file is "/home/ise/Verilog/Ambilight/ipcore_dir/clk_100_from_50.v".
    Summary:
	no macro.
Unit <clk_100_from_50> synthesized.

Synthesizing Unit <dvi_demo>.
    Related source file is "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v".
WARNING:Xst:647 - Input <clk100> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" line 96: Output port <sdout> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" line 96: Output port <reset> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" line 96: Output port <pclk> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" line 96: Output port <pclkx2> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" line 96: Output port <pclkx10> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" line 96: Output port <pllclk0> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" line 96: Output port <pllclk1> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" line 96: Output port <pllclk2> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" line 96: Output port <pll_lckd> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" line 96: Output port <serdesstrobe> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" line 96: Output port <de> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" line 96: Output port <blue_vld> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" line 96: Output port <green_vld> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" line 96: Output port <red_vld> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/dvi_demo.v" line 96: Output port <psalgnerr> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dvi_demo> synthesized.

Synthesizing Unit <dvi_decoder>.
    Related source file is "/home/ise/Verilog/dvi_demo/rtl/rx/dvi_decoder.v".
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/rx/dvi_decoder.v" line 194: Output port <c0> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/rx/dvi_decoder.v" line 194: Output port <c1> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/rx/dvi_decoder.v" line 194: Output port <de> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/rx/dvi_decoder.v" line 216: Output port <c0> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/rx/dvi_decoder.v" line 216: Output port <c1> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/rx/dvi_decoder.v" line 216: Output port <de> of the instance <dec_r> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dvi_decoder> synthesized.

Synthesizing Unit <decode>.
    Related source file is "/home/ise/Verilog/dvi_demo/rtl/rx/decode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <raw5bit_q>.
    Found 10-bit register for signal <rawword>.
    Found 1-bit register for signal <bitslip_q>.
    Found 1-bit register for signal <bitslipx2>.
    Found 1-bit register for signal <c0>.
    Found 1-bit register for signal <c1>.
    Found 1-bit register for signal <de>.
    Found 8-bit register for signal <dout>.
    Found 10-bit register for signal <sdout>.
    Found 1-bit register for signal <flipgearx2>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <decode> synthesized.

Synthesizing Unit <serdes_1_to_5_diff_data>.
    Related source file is "/home/ise/Verilog/dvi_demo/rtl/rx/serdes_1_to_5_diff_data.v".
        DIFF_TERM = "FALSE"
        SIM_TAP_DELAY = 49
        BITSLIP_ENABLE = "TRUE"
    Found 9-bit register for signal <counter>.
    Found 5-bit register for signal <pdcounter>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <cal_data_master>.
    Found 1-bit register for signal <cal_data_sint>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <ce_data_inta>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <rst_data>.
    Found 1-bit register for signal <busy_data_d>.
    Found 1-bit register for signal <incdec_data_d>.
    Found 1-bit register for signal <valid_data_d>.
    Found 1-bit register for signal <ce_data>.
    Found 1-bit register for signal <inc_data_int>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 36                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_19_o_add_2_OUT> created at line 122.
    Found 5-bit adder for signal <pdcounter[4]_GND_19_o_add_54_OUT> created at line 224.
    Found 5-bit adder for signal <pdcounter[4]_PWR_13_o_add_57_OUT> created at line 227.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_5_diff_data> synthesized.

Synthesizing Unit <phsaligner>.
    Related source file is "/home/ise/Verilog/dvi_demo/rtl/rx/phsaligner.v".
        OPENEYE_CNT_WD = 3
        CTKNCNTWD = 7
        SRCHTIMERWD = 12
    Found 1-bit register for signal <ctkn_srh_rst>.
    Found 1-bit register for signal <ctkn_cnt_rst>.
    Found 3-bit register for signal <bitslip_cnt>.
    Found 6-bit register for signal <cstate>.
    Found 1-bit register for signal <psaligned>.
    Found 1-bit register for signal <bitslip>.
    Found 1-bit register for signal <flipgear>.
    Found 1-bit register for signal <blnkprd_cnt>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 12-bit register for signal <ctkn_srh_timer>.
    Found 1-bit register for signal <ctkn_srh_tout>.
    Found 7-bit register for signal <ctkn_counter>.
    Found 1-bit register for signal <ctkn_cnt_tout>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found finite state machine <FSM_1> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Power Up State     | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <ctkn_srh_timer[11]_GND_27_o_add_6_OUT> created at line 98.
    Found 7-bit adder for signal <ctkn_counter[6]_GND_27_o_add_12_OUT> created at line 122.
    Found 3-bit adder for signal <bitslip_cnt[2]_GND_27_o_add_32_OUT> created at line 245.
    Found 1-bit adder for signal <blnkprd_cnt[0]_PWR_20_o_add_33_OUT<0>> created at line 255.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <phsaligner> synthesized.

Synthesizing Unit <chnlbond>.
    Related source file is "/home/ise/Verilog/dvi_demo/rtl/rx/chnlbond.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
INFO:Xst:3210 - "/home/ise/Verilog/dvi_demo/rtl/rx/chnlbond.v" line 86: Output port <O_DATA_OUT> of the instance <cbfifo_i> is unconnected or connected to loadless signal.
    Register <we> equivalent to <rawdata_vld_q> has been removed
    Found 4-bit register for signal <wa>.
    Found 10-bit register for signal <sdata>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 1-bit register for signal <skip_line>.
    Found 1-bit register for signal <iamrdy>.
    Found 1-bit register for signal <rawdata_vld_q>.
    Found 1-bit register for signal <rawdata_vld_rising>.
    Found 1-bit register for signal <ra_en>.
    Found 4-bit register for signal <ra>.
    Found 4-bit adder for signal <wa[3]_GND_29_o_add_2_OUT> created at line 79.
    Found 4-bit adder for signal <ra[3]_GND_29_o_add_17_OUT> created at line 167.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <chnlbond> synthesized.

Synthesizing Unit <DRAM16XN>.
    Related source file is "/home/ise/Verilog/dvi_demo/rtl/common/DRAM16XN.v".
        data_width = 10
    Summary:
	no macro.
Unit <DRAM16XN> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 1-bit adder                                           : 3
 12-bit adder                                          : 3
 3-bit adder                                           : 3
 4-bit adder                                           : 6
 5-bit adder                                           : 3
 7-bit adder                                           : 3
 9-bit adder                                           : 3
# Registers                                            : 147
 1-bit register                                        : 111
 10-bit register                                       : 9
 12-bit register                                       : 3
 3-bit register                                        : 3
 4-bit register                                        : 6
 5-bit register                                        : 6
 7-bit register                                        : 3
 8-bit register                                        : 3
 9-bit register                                        : 3
# Multiplexers                                         : 51
 1-bit 2-to-1 multiplexer                              : 33
 5-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 6
# Xors                                                 : 45
 1-bit xor2                                            : 45

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <chnlbond>.
The following registers are absorbed into counter <wa>: 1 register on signal <wa>.
The following registers are absorbed into counter <ra>: 1 register on signal <ra>.
Unit <chnlbond> synthesized (advanced).

Synthesizing (advanced) Unit <phsaligner>.
The following registers are absorbed into counter <ctkn_srh_timer>: 1 register on signal <ctkn_srh_timer>.
The following registers are absorbed into counter <ctkn_counter>: 1 register on signal <ctkn_counter>.
Unit <phsaligner> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_5_diff_data>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <serdes_1_to_5_diff_data> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 1-bit adder                                           : 3
 3-bit adder                                           : 3
 5-bit adder                                           : 3
# Counters                                             : 15
 12-bit up counter                                     : 3
 4-bit up counter                                      : 6
 7-bit up counter                                      : 3
 9-bit up counter                                      : 3
# Registers                                            : 264
 Flip-Flops                                            : 264
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 33
 5-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 6
# Xors                                                 : 45
 1-bit xor2                                            : 45

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi_module/dvi_rx0/dec_b/des_0/FSM_0> on signal <state[1:4]> with user encoding.
Optimizing FSM <hdmi_module/dvi_rx0/dec_g/des_0/FSM_0> on signal <state[1:4]> with user encoding.
Optimizing FSM <hdmi_module/dvi_rx0/dec_r/des_0/FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0001  | 0001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi_module/dvi_rx0/dec_b/phsalgn_0/FSM_1> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <hdmi_module/dvi_rx0/dec_g/phsalgn_0/FSM_1> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <hdmi_module/dvi_rx0/dec_r/phsalgn_0/FSM_1> on signal <cstate[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
INFO:Xst:1901 - Instance PLL_ISERDES in unit PLL_ISERDES of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <mojo_top> ...

Optimizing unit <DRAM16XN> ...

Optimizing unit <dvi_decoder> ...

Optimizing unit <decode> ...

Optimizing unit <serdes_1_to_5_diff_data> ...

Optimizing unit <phsaligner> ...

Optimizing unit <chnlbond> ...
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/dout_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/dout_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/dout_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/dout_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/dout_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/dout_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/dout_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/dout_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/sdout_9> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/sdout_8> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/sdout_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/sdout_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/sdout_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/sdout_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/sdout_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/sdout_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/sdout_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/sdout_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/de> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/c1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/c0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/dout_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/dout_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/dout_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/dout_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/dout_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/dout_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/dout_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/dout_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/sdout_9> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/sdout_8> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/sdout_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/sdout_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/sdout_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/sdout_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/sdout_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/sdout_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/sdout_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/sdout_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/de> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/c1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/c0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/dout_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/dout_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/dout_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/dout_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/dout_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/dout_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/dout_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/dout_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/sdout_9> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/sdout_8> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/sdout_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/sdout_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/sdout_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/sdout_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/sdout_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/sdout_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/sdout_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/sdout_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/de> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/c1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/c0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_b/cbnd/sdata_9> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_g/cbnd/sdata_9> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <hdmi_module/dvi_rx0/dec_r/cbnd/sdata_9> of sequential type is unconnected in block <mojo_top>.
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/des_0/enable> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/des_0/enable> <hdmi_module/dvi_rx0/dec_r/des_0/enable> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/cbnd/rawdata_vld_q> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/cbnd/rawdata_vld_q> <hdmi_module/dvi_rx0/dec_r/cbnd/rawdata_vld_q> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/cbnd/wa_0> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/cbnd/wa_0> <hdmi_module/dvi_rx0/dec_r/cbnd/wa_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/cbnd/wa_1> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/cbnd/wa_1> <hdmi_module/dvi_rx0/dec_r/cbnd/wa_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/cbnd/wa_2> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/cbnd/wa_2> <hdmi_module/dvi_rx0/dec_r/cbnd/wa_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/cbnd/wa_3> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/cbnd/wa_3> <hdmi_module/dvi_rx0/dec_r/cbnd/wa_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_r/toggle> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/toggle> <hdmi_module/dvi_rx0/dec_b/toggle> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/cbnd/rawdata_vld_rising> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/cbnd/rawdata_vld_rising> <hdmi_module/dvi_rx0/dec_r/cbnd/rawdata_vld_rising> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/des_0/counter_0> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/des_0/counter_0> <hdmi_module/dvi_rx0/dec_r/des_0/counter_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/des_0/counter_1> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/des_0/counter_1> <hdmi_module/dvi_rx0/dec_r/des_0/counter_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/des_0/counter_2> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/des_0/counter_2> <hdmi_module/dvi_rx0/dec_r/des_0/counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/des_0/counter_3> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/des_0/counter_3> <hdmi_module/dvi_rx0/dec_r/des_0/counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/des_0/counter_4> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/des_0/counter_4> <hdmi_module/dvi_rx0/dec_r/des_0/counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/des_0/counter_5> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/des_0/counter_5> <hdmi_module/dvi_rx0/dec_r/des_0/counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/des_0/counter_6> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/des_0/counter_6> <hdmi_module/dvi_rx0/dec_r/des_0/counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/des_0/counter_7> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/des_0/counter_7> <hdmi_module/dvi_rx0/dec_r/des_0/counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_module/dvi_rx0/dec_b/des_0/counter_8> in Unit <mojo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_module/dvi_rx0/dec_g/des_0/counter_8> <hdmi_module/dvi_rx0/dec_r/des_0/counter_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mojo_top, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 299
 Flip-Flops                                            : 299

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 386
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 33
#      LUT2                        : 31
#      LUT3                        : 39
#      LUT4                        : 46
#      LUT5                        : 48
#      LUT6                        : 87
#      MUXCY                       : 41
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 299
#      FD                          : 88
#      FDC                         : 68
#      FDCE                        : 12
#      FDE                         : 39
#      FDP                         : 9
#      FDPE                        : 3
#      FDR                         : 68
#      FDRE                        : 12
# RAMS                             : 30
#      RAM16X1D                    : 30
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 20
#      BUFIO2                      : 1
#      IBUFDS                      : 4
#      IBUFG                       : 1
#      OBUF                        : 8
#      OBUFT                       : 6
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 14
#      BUFPLL                      : 1
#      IODELAY2                    : 6
#      ISERDES2                    : 6
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             299  out of  11440     2%  
 Number of Slice LUTs:                  358  out of   5720     6%  
    Number used as Logic:               298  out of   5720     5%  
    Number used as Memory:               60  out of   1440     4%  
       Number used as RAM:               60

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    415
   Number with an unused Flip Flop:     116  out of    415    27%  
   Number with an unused LUT:            57  out of    415    13%  
   Number of fully used LUT-FF pairs:   242  out of    415    58%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  23  out of    102    22%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------+-------+
Clock Signal                           | Clock buffer(FF name)  | Load  |
---------------------------------------+------------------------+-------+
hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT2| BUFG                   | 119   |
hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT1| BUFG                   | 210   |
---------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.950ns (Maximum Frequency: 253.187MHz)
   Minimum input arrival time before clock: 3.652ns
   Maximum output required time after clock: 3.820ns
   Maximum combinational path delay: 3.222ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT2'
  Clock period: 3.950ns (frequency: 253.187MHz)
  Total number of paths / destination ports: 1123 / 119
-------------------------------------------------------------------------
Delay:               3.950ns (Levels of Logic = 2)
  Source:            hdmi_module/dvi_rx0/dec_b/des_0/state_FSM_FFd2 (FF)
  Destination:       hdmi_module/dvi_rx0/dec_b/des_0/pdcounter_4 (FF)
  Source Clock:      hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT2 rising
  Destination Clock: hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_module/dvi_rx0/dec_b/des_0/state_FSM_FFd2 to hdmi_module/dvi_rx0/dec_b/des_0/pdcounter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.447   1.229  hdmi_module/dvi_rx0/dec_b/des_0/state_FSM_FFd2 (hdmi_module/dvi_rx0/dec_b/des_0/state_FSM_FFd2)
     LUT4:I0->O            9   0.203   0.830  hdmi_module/dvi_rx0/dec_b/des_0/GND_19_o_busy_data_d_OR_63_o1 (hdmi_module/dvi_rx0/dec_b/des_0/GND_19_o_busy_data_d_OR_63_o)
     LUT6:I5->O            5   0.205   0.714  hdmi_module/dvi_rx0/dec_b/des_0/_n0278_inv1 (hdmi_module/dvi_rx0/dec_b/des_0/_n0278_inv1)
     FDCE:CE                   0.322          hdmi_module/dvi_rx0/dec_b/des_0/pdcounter_0
    ----------------------------------------
    Total                      3.950ns (1.177ns logic, 2.773ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT1'
  Clock period: 3.171ns (frequency: 315.351MHz)
  Total number of paths / destination ports: 1310 / 539
-------------------------------------------------------------------------
Delay:               3.171ns (Levels of Logic = 1)
  Source:            hdmi_module/dvi_rx0/dec_b/cbnd/wa_0 (FF)
  Destination:       hdmi_module/dvi_rx0/dec_b/cbnd/wa_0 (FF)
  Source Clock:      hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT1 rising
  Destination Clock: hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT1 rising

  Data Path: hdmi_module/dvi_rx0/dec_b/cbnd/wa_0 to hdmi_module/dvi_rx0/dec_b/cbnd/wa_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             94   0.447   1.837  hdmi_module/dvi_rx0/dec_b/cbnd/wa_0 (hdmi_module/dvi_rx0/dec_b/cbnd/wa_0)
     INV:I->O              1   0.206   0.579  hdmi_module/dvi_rx0/dec_b/cbnd/Mcount_wa_xor<0>11_INV_0 (hdmi_module/dvi_rx0/dec_b/cbnd/Result<0>1)
     FDR:D                     0.102          hdmi_module/dvi_rx0/dec_b/cbnd/wa_0
    ----------------------------------------
    Total                      3.171ns (0.755ns logic, 2.416ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 110 / 104
-------------------------------------------------------------------------
Offset:              3.652ns (Levels of Logic = 1)
  Source:            hdmi_module/dvi_rx0/ioclk_buf:LOCK (PAD)
  Destination:       hdmi_module/dvi_rx0/dec_r/toggle (FF)
  Destination Clock: hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_module/dvi_rx0/ioclk_buf:LOCK to hdmi_module/dvi_rx0/dec_r/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           25   0.000   1.192  hdmi_module/dvi_rx0/ioclk_buf (hdmi_module/dvi_rx0/bufpll_lock)
     INV:I->O             92   0.206   1.824  hdmi_module/dvi_rx0/reset1_INV_0 (hdmi_module/dvi_rx0/reset)
     FDC:CLR                   0.430          hdmi_module/dvi_rx0/dec_r/toggle
    ----------------------------------------
    Total                      3.652ns (0.636ns logic, 3.016ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 45 / 45
-------------------------------------------------------------------------
Offset:              3.652ns (Levels of Logic = 1)
  Source:            hdmi_module/dvi_rx0/ioclk_buf:LOCK (PAD)
  Destination:       hdmi_module/dvi_rx0/dec_b/phsalgn_0/cstate_FSM_FFd1 (FF)
  Destination Clock: hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT1 rising

  Data Path: hdmi_module/dvi_rx0/ioclk_buf:LOCK to hdmi_module/dvi_rx0/dec_b/phsalgn_0/cstate_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           25   0.000   1.192  hdmi_module/dvi_rx0/ioclk_buf (hdmi_module/dvi_rx0/bufpll_lock)
     INV:I->O             92   0.206   1.824  hdmi_module/dvi_rx0/reset1_INV_0 (hdmi_module/dvi_rx0/reset)
     FDC:CLR                   0.430          hdmi_module/dvi_rx0/dec_b/phsalgn_0/bitslip_cnt_0
    ----------------------------------------
    Total                      3.652ns (0.636ns logic, 3.016ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.820ns (Levels of Logic = 1)
  Source:            hdmi_module/dvi_rx0/dec_r/cbnd/iamrdy (FF)
  Destination:       led<6> (PAD)
  Source Clock:      hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT1 rising

  Data Path: hdmi_module/dvi_rx0/dec_r/cbnd/iamrdy to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   0.802  hdmi_module/dvi_rx0/dec_r/cbnd/iamrdy (hdmi_module/dvi_rx0/dec_r/cbnd/iamrdy)
     OBUF:I->O                 2.571          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      3.820ns (3.018ns logic, 0.802ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.097ns (Levels of Logic = 0)
  Source:            hdmi_module/dvi_rx0/dec_b/des_0/inc_data_int (FF)
  Destination:       hdmi_module/dvi_rx0/dec_b/des_0/iodelay_s:INC (PAD)
  Source Clock:      hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_module/dvi_rx0/dec_b/des_0/inc_data_int to hdmi_module/dvi_rx0/dec_b/des_0/iodelay_s:INC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  hdmi_module/dvi_rx0/dec_b/des_0/inc_data_int (hdmi_module/dvi_rx0/dec_b/des_0/inc_data_int)
    IODELAY2:INC               0.000          hdmi_module/dvi_rx0/dec_b/des_0/iodelay_m
    ----------------------------------------
    Total                      1.097ns (0.447ns logic, 0.650ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 50 / 43
-------------------------------------------------------------------------
Delay:               3.222ns (Levels of Logic = 1)
  Source:            hdmi_module/dvi_rx0/ioclk_buf:LOCK (PAD)
  Destination:       hdmi_module/dvi_rx0/dec_b/des_0/iserdes_s:RST (PAD)

  Data Path: hdmi_module/dvi_rx0/ioclk_buf:LOCK to hdmi_module/dvi_rx0/dec_b/des_0/iserdes_s:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           25   0.000   1.192  hdmi_module/dvi_rx0/ioclk_buf (hdmi_module/dvi_rx0/bufpll_lock)
     INV:I->O             92   0.206   1.824  hdmi_module/dvi_rx0/reset1_INV_0 (hdmi_module/dvi_rx0/reset)
    ISERDES2:RST               0.000          hdmi_module/dvi_rx0/dec_b/des_0/iserdes_m
    ----------------------------------------
    Total                      3.222ns (0.206ns logic, 3.016ns route)
                                       (6.4% logic, 93.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT1
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT1|    3.171|         |         |         |
hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT2|    2.634|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT2
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT1|    1.507|         |         |         |
hdmi_module/dvi_rx0/PLL_ISERDES/CLKOUT2|    3.950|         |         |         |
---------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 10.21 secs
 
--> 


Total memory usage is 387192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  121 (   0 filtered)
Number of infos    :   51 (   0 filtered)

