{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588575119882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588575119901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 14:51:59 2020 " "Processing started: Mon May 04 14:51:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588575119901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575119901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575119901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588575123024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588575123024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_wishbone_simulation.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_wishbone_simulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_wishbone_simulation " "Found entity 1: rom_wishbone_simulation" {  } { { "rom_wishbone_simulation.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/rom_wishbone_simulation.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575137784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575137784 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNum rom_wishbone_simulation.v 38 ram_wishbone.v(7) " "Verilog HDL macro warning at ram_wishbone.v(7): overriding existing definition for macro \"DataMemNum\", which was defined in \"rom_wishbone_simulation.v\", line 38" {  } { { "ram_wishbone.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/ram_wishbone.v" 7 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1588575137821 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNumLog2 rom_wishbone_simulation.v 39 ram_wishbone.v(8) " "Verilog HDL macro warning at ram_wishbone.v(8): overriding existing definition for macro \"DataMemNumLog2\", which was defined in \"rom_wishbone_simulation.v\", line 39" {  } { { "ram_wishbone.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/ram_wishbone.v" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1588575137824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wishbone " "Found entity 1: ram_wishbone" {  } { { "ram_wishbone.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/ram_wishbone.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575137840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575137840 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNum rom_wishbone_simulation.v 38 bootloader.v(39) " "Verilog HDL macro warning at bootloader.v(39): overriding existing definition for macro \"DataMemNum\", which was defined in \"rom_wishbone_simulation.v\", line 38" {  } { { "bootloader.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/bootloader.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1588575137862 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNumLog2 rom_wishbone_simulation.v 39 bootloader.v(40) " "Verilog HDL macro warning at bootloader.v(40): overriding existing definition for macro \"DataMemNumLog2\", which was defined in \"rom_wishbone_simulation.v\", line 39" {  } { { "bootloader.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/bootloader.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1588575137864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bootloader.v 1 1 " "Found 1 design units, including 1 entities, in source file bootloader.v" { { "Info" "ISGN_ENTITY_NAME" "1 bootloader " "Found entity 1: bootloader" {  } { { "bootloader.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/bootloader.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575137884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575137884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/wb2sdrc.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/wb2sdrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2sdrc " "Found entity 1: wb2sdrc" {  } { { "sdram_controller/wb2sdrc.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/wb2sdrc.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575137919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575137919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "sdram_controller/sync_fifo.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sync_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575137957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575137957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(739) " "Verilog HDL warning at sdrc_xfr_ctl.v(739): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v" 739 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588575137986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(740) " "Verilog HDL warning at sdrc_xfr_ctl.v(740): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v" 740 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588575137989 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(754) " "Verilog HDL warning at sdrc_xfr_ctl.v(754): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v" 754 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588575137989 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(755) " "Verilog HDL warning at sdrc_xfr_ctl.v(755): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v" 755 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588575137989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_xfr_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_xfr_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_xfr_ctl " "Found entity 1: sdrc_xfr_ctl" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_top " "Found entity 1: sdrc_top" {  } { { "sdram_controller/sdrc_top.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sdrc_top.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_req_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_req_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_req_gen " "Found entity 1: sdrc_req_gen" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sdrc_req_gen.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_define.v 0 0 " "Found 0 design units, including 0 entities, in source file sdram_controller/sdrc_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_core " "Found entity 1: sdrc_core" {  } { { "sdram_controller/sdrc_core.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_bs_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bs_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bs_convert " "Found entity 1: sdrc_bs_convert" {  } { { "sdram_controller/sdrc_bs_convert.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sdrc_bs_convert.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138205 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(269) " "Verilog HDL warning at sdrc_bank_fsm.v(269): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v" 269 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588575138234 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(271) " "Verilog HDL warning at sdrc_bank_fsm.v(271): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v" 271 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588575138236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(295) " "Verilog HDL warning at sdrc_bank_fsm.v(295): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v" 295 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588575138236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(297) " "Verilog HDL warning at sdrc_bank_fsm.v(297): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v" 297 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588575138237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_bank_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bank_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_fsm " "Found entity 1: sdrc_bank_fsm" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_bank_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bank_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_ctl " "Found entity 1: sdrc_bank_ctl" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/sdrc_bank_ctl.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "sdram_controller/async_fifo.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/sdram_controller/async_fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_soc " "Found entity 1: wishbone_soc" {  } { { "wishbone_soc.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wishbone_soc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_wishbone " "Found entity 1: rom_wishbone" {  } { { "rom_wishbone.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/rom_wishbone.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_bus_addr_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_bus_addr_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 phy_bus_addr_conv " "Found entity 1: phy_bus_addr_conv" {  } { { "phy_bus_addr_conv.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/phy_bus_addr_conv.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138466 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNum rom_wishbone_simulation.v 38 config_string_and_timer.v(39) " "Verilog HDL macro warning at config_string_and_timer.v(39): overriding existing definition for macro \"DataMemNum\", which was defined in \"rom_wishbone_simulation.v\", line 38" {  } { { "config_string_and_timer.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/config_string_and_timer.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1588575138490 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNumLog2 rom_wishbone_simulation.v 39 config_string_and_timer.v(40) " "Verilog HDL macro warning at config_string_and_timer.v(40): overriding existing definition for macro \"DataMemNumLog2\", which was defined in \"rom_wishbone_simulation.v\", line 39" {  } { { "config_string_and_timer.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/config_string_and_timer.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1588575138492 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "config_string_rom/config_string_rom.v config_string_and_timer.v(98) " "Verilog HDL File I/O error at config_string_and_timer.v(98): can't open Verilog Design File \"config_string_rom/config_string_rom.v\"" {  } { { "config_string_and_timer.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/config_string_and_timer.v" 98 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588575138499 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "config_string_and_timer config_string_and_timer.v(44) " "Ignored design unit \"config_string_and_timer\" at config_string_and_timer.v(44) due to previous errors" {  } { { "config_string_and_timer.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/config_string_and_timer.v" 44 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1588575138499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_string_and_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file config_string_and_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "uart/uart_wb.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/uart/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart/uart_transmitter.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/uart/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart/uart_top.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/uart/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "uart/uart_tfifo.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/uart/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "uart/uart_sync_flops.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/uart/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "uart/uart_rfifo.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/uart/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "uart/uart_regs.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/uart/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart/uart_receiver.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/uart/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file uart/uart_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_debug_if.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_debug_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug_if " "Found entity 1: uart_debug_if" {  } { { "uart/uart_debug_if.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/uart/uart_debug_if.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575138973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file uart/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575138997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "uart/raminfr.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/uart/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/async.v 4 4 " "Found 4 design units, including 4 entities, in source file uart/async.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "uart/async.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/uart/async.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139134 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_receiver " "Found entity 2: async_receiver" {  } { { "uart/async.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/uart/async.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139134 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "uart/async.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/uart/async.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139134 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "uart/async.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/uart/async.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_top.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_top " "Found entity 1: wb_conmax_top" {  } { { "wb_conmax/wb_conmax_top.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_top.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_slave_if " "Found entity 1: wb_conmax_slave_if" {  } { { "wb_conmax/wb_conmax_slave_if.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_slave_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139239 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(146) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(146)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139268 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(147) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(147)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139271 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(148) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(148)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139271 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(149) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(149)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 149 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139271 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(150) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(150)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139271 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(151) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(151)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 151 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139271 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(152) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(152)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139271 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(153) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(153)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 153 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139271 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(154) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(154)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 154 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139271 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(155) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(155)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 155 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139271 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(156) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(156)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139271 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(157) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(157)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 157 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139271 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(158) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(158)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 158 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139271 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(159) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(159)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 159 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139271 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(160) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(160)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 160 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139271 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(161) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(161)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 161 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_rf " "Found entity 1: wb_conmax_rf" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_pri_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_pri_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_enc " "Found entity 1: wb_conmax_pri_enc" {  } { { "wb_conmax/wb_conmax_pri_enc.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_pri_enc.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_pri_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_pri_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_dec " "Found entity 1: wb_conmax_pri_dec" {  } { { "wb_conmax/wb_conmax_pri_dec.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_pri_dec.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_msel.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_msel.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_msel " "Found entity 1: wb_conmax_msel" {  } { { "wb_conmax/wb_conmax_msel.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_msel.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_master_if " "Found entity 1: wb_conmax_master_if" {  } { { "wb_conmax/wb_conmax_master_if.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_master_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file wb_conmax/wb_conmax_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_arb " "Found entity 1: wb_conmax_arb" {  } { { "wb_conmax/wb_conmax_arb.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wb_conmax/wb_conmax_arb.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/wishbone_bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/wishbone_bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_bus_if " "Found entity 1: wishbone_bus_if" {  } { { "cpu/wishbone_bus_if.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/wishbone_bus_if.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "cpu/regfile.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/regfile.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "cpu/pc_reg.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/pc_reg.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/openriscv.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/openriscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 openriscv " "Found entity 1: openriscv" {  } { { "cpu/openriscv.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/openriscv.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mmu_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mmu_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmu_conv " "Found entity 1: mmu_conv" {  } { { "cpu/mmu_conv.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/mmu_conv.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "cpu/mem_wb.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/mem_wb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "cpu/mem.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575139962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575139962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/llbit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/llbit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LLbit_reg " "Found entity 1: LLbit_reg" {  } { { "cpu/llbit_reg.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/llbit_reg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575140015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "cpu/if_id.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/if_id.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575140067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/id_ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575140120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/id.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "cpu/id.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/id.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575140175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/ex_mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575140228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ex.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "cpu/ex.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575140281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/div.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "cpu/div.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/div.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575140335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "cpu/ctrl.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/ctrl.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575140411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/csr.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "cpu/csr.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/cpu/csr.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575140467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_rom " "Found entity 1: ip_rom" {  } { { "ip_rom.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/ip_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575140515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_ram " "Found entity 1: ip_ram" {  } { { "ip_ram.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/ip_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575140564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll " "Found entity 1: ip_pll" {  } { { "ip_pll.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/ip_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575140613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file led_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_wishbone " "Found entity 1: led_wishbone" {  } { { "led_wishbone.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/led_wishbone.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575140665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140665 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wishbone_uart_lite.v(56) " "Verilog HDL information at wishbone_uart_lite.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "wishbone_uart_lite.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wishbone_uart_lite.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588575140690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_uart_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_uart_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_uart_lite " "Found entity 1: wishbone_uart_lite" {  } { { "wishbone_uart_lite.v" "" { Text "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/wishbone_uart_lite.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588575140719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140719 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/output_files/wishbone_cycy10_soc.map.smsg " "Generated suppressed messages file C:/Users/HP/Desktop/undergraduate-heqing2020-master/wishbone_cyc10_os/output_files/wishbone_cycy10_soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575140995 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588575141502 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 04 14:52:21 2020 " "Processing ended: Mon May 04 14:52:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588575141502 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588575141502 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588575141502 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588575141502 ""}
