### Hi there ðŸ‘‹

<!--
**shariethernet/shariethernet** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.-->

What I do: RTL Design, FPGA System Design, ML accelerators, EDA-CAD and High-Level HDLs (TL-Verilog language and ecosystem w/ @RedwoodEDA) 

About me/Contact: [Linkedin/Email](https://linktr.ee/shrihari)




