

================================================================
== Synthesis Summary Report of 'cordiccart2pol'
================================================================
+ General Information: 
    * Date:           Wed Nov 16 04:18:21 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        1116cordic
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |                      Modules                     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |                      & Loops                     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ cordiccart2pol                                  |     -|  0.04|      261|  2.610e+03|         -|      262|     -|        no|  2 (~0%)|  10 (4%)|  1216 (1%)|  2273 (4%)|    -|
    | + cordiccart2pol_Pipeline_cordiccart2pol_label0  |     -|  0.04|      242|  2.420e+03|         -|      242|     -|        no|  2 (~0%)|  10 (4%)|  1108 (1%)|  1765 (3%)|    -|
    |  o cordiccart2pol_label0                         |    II|  7.30|      240|  2.400e+03|        16|       15|    16|       yes|        -|        -|          -|          -|    -|
    +--------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| r         | ap_none | 32       |
| theta     | ap_none | 32       |
| x         | ap_none | 32       |
| y         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| x        | in        | float    |
| y        | in        | float    |
| r        | out       | float*   |
| theta    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| x        | x            | port    |
| y        | y            | port    |
| r        | r            | port    |
| r        | r_ap_vld     | port    |
| theta    | theta        | port    |
| theta    | theta_ap_vld | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                             | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+--------------------------------------------------+-----+--------+------------+------+---------+---------+
| + cordiccart2pol                                 | 10  |        |            |      |         |         |
|   fdiv_32ns_32ns_32_16_no_dsp_1_U16              | -   |        | div        | fdiv | fabric  | 15      |
|  + cordiccart2pol_Pipeline_cordiccart2pol_label0 | 10  |        |            |      |         |         |
|    add_ln38_fu_208_p2                            | -   |        | add_ln38   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3              | 3   |        | mul        | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3              | 3   |        | mul8       | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1         | 2   |        | currentx   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4              | 3   |        | mul1       | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4              | 3   |        | mul2       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2             | 2   |        | currenty_1 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3              | 3   |        | mul3       | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1         | 2   |        | theta1_1   | fadd | fulldsp | 4       |
+--------------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------------------+------+------+--------+----------+---------+------+---------+
| Name                                             | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------------------------------------------+------+------+--------+----------+---------+------+---------+
| + cordiccart2pol                                 | 2    | 0    |        |          |         |      |         |
|  + cordiccart2pol_Pipeline_cordiccart2pol_label0 | 2    | 0    |        |          |         |      |         |
|    Kvalues_U                                     | 1    | -    | pragma | Kvalues  | ram_1p  | bram | 1       |
|    angles_U                                      | 1    | -    | pragma | angles   | ram_1p  | bram | 1       |
+--------------------------------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+----------------------------------------+------------------------------------------------------------------+
| Type         | Options                                | Location                                                         |
+--------------+----------------------------------------+------------------------------------------------------------------+
| bind_storage | variable=angles type=ram_1p impl=bram  | 1116cordic/solution2/directives.tcl:8 in cordiccart2pol, angles  |
| bind_storage | variable=Kvalues type=ram_1p impl=bram | 1116cordic/solution2/directives.tcl:7 in cordiccart2pol, Kvalues |
+--------------+----------------------------------------+------------------------------------------------------------------+


