{"Source Block": ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v@110:128@HdlStmProcess", "    endcase\n  end\n\n  // pn registers\n\n  always @(posedge clk) begin\n    if (dac_data_sync == 1'b1) begin\n      dac_pn15_data <= {DW+1{1'd1}};\n      dac_pn7_data <= {DW+1{1'd1}};\n    end else begin\n      dac_pn15_data <= pn15;\n      dac_pn7_data <= pn7;\n    end\n  end\n\n  // dds\n\n    ad_dds #(\n    .DISABLE (DATAPATH_DISABLE),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[117, "      dac_pn15_data <= {DW+1{1'd1}};\n"], [118, "      dac_pn7_data <= {DW+1{1'd1}};\n"]], "Add": [[118, "      dac_pn15_data <= pn15_reset;\n"], [118, "      dac_pn7_data <= pn7_reset;\n"]]}}