synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Mon Jun 23 15:39:45 2025


Command Line:  synthesis -f aula14_fsm_divisor_impl1_lattice.synproj -gui -msgset D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/promote.xml 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = divRDA_FSM.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/impl1 (searchpath added)
-p D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor (searchpath added)
VHDL library = work
VHDL design file = D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/divisor_fsm_RDA.vhd
NGD file = aula14_fsm_divisor_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/impl1". VHDL-1504
Analyzing VHDL file d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divisor_fsm_rda.vhd. VHDL-1481
INFO - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divisor_fsm_rda.vhd(28): analyzing entity divrda_fsm. VHDL-1012
INFO - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divisor_fsm_rda.vhd(40): analyzing architecture behavioral. VHDL-1010
unit divRDA_FSM is not yet analyzed. VHDL-1485
unit divRDA_FSM is not yet analyzed. VHDL-1485
d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divisor_fsm_rda.vhd(28): executing divRDA_FSM(Behavioral)

WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divisor_fsm_rda.vhd(75): i should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divisor_fsm_rda.vhd(83): rega should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divisor_fsm_rda.vhd(85): i should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divisor_fsm_rda.vhd(85): rega should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divisor_fsm_rda.vhd(91): i should be on the sensitivity list of the process. VHDL-1251
INFO - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divisor_fsm_rda.vhd(97): others clause is never selected. VHDL-1172
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divisor_fsm_rda.vhd(99): incomplete sensitivity list specified, assuming completeness. VHDL-1613
INFO - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divisor_fsm_rda.vhd(144): others clause is never selected. VHDL-1172
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divisor_fsm_rda.vhd(38): replacing existing netlist divRDA_FSM(Behavioral). VHDL-1205
Top module name (VHDL): divRDA_FSM
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = divRDA_FSM.
WARNING - synthesis: Initial value found on net proximo_estado[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net proximo_estado[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net proximo_estado[0] will be ignored due to unrecognized driver type



WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divisor_fsm_rda.vhd(146): Register regM_i8 is stuck at Zero. VDB-5013
GSR instance connected to net n594.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in divRDA_FSM_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file aula14_fsm_divisor_impl1.ngd.

################### Begin Area Report (divRDA_FSM)######################
Number of register bits => 33 of 44439 (0 % )
CCU2C => 6
FD1P3AX => 13
FD1P3IX => 17
FD1S3AX => 3
GSR => 1
IB => 19
LUT4 => 48
OB => 17
PFUMX => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 33
Clock Enable Nets
Number of Clock Enables: 6
Top 6 highest fanout Clock Enables:
  Net : clk_c_enable_28, loads : 19
  Net : clk_c_enable_30, loads : 10
  Net : clk_c_enable_27, loads : 9
  Net : clk_c_enable_4, loads : 1
  Net : clk_c_enable_3, loads : 1
  Net : clk_c_enable_29, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : estado_atual_2, loads : 34
  Net : estado_atual_1, loads : 31
  Net : estado_atual_0, loads : 23
  Net : clk_c_enable_28, loads : 19
  Net : n600, loads : 15
  Net : clk_c_enable_30, loads : 10
  Net : clk_c_enable_27, loads : 9
  Net : i_0, loads : 6
  Net : proximo_estado_2_N_21_2, loads : 6
  Net : i_1, loads : 5
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|  175.654 MHz|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 109.734  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.797  secs
--------------------------------------------------------------
