AArch64 MP-TTD+DMB.ST+DMB.LD
EL0=P1
{
0:X2=TTD(x); 0:X1=(valid:1,oa:PA(x));
0:X8=y; 1:X8=y;
1:X3=x; 
[TTD(x)]=(valid:0,oa:PA(x));
}
P0          | P1;
STR X1,[X2] | LDR W7,[X8]    ;
DMB ST      | DMB LD         ;
MOV W7,#1   | L0: LDR W4,[X3];
STR W7,[X8] |                ;
exists(1:X7=1 /\
  Fault(P1:L0,x,MMU:Translation))
