INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project14-2-1/Project14-2-1.srcs/sources_1/new/Syn_DoublePortRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Syn_DoublePortRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project14-2-1/Project14-2-1.srcs/sources_1/new/DoublePortRAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DoublePortRAM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project14-2-1/Project14-2-1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
