INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO WORKSPACE/testing/image_rotate/image_rotate.srcs/sources_1/new/image_rotate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_rotate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO WORKSPACE/testing/image_rotate/image_rotate.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO WORKSPACE/testing/image_rotate/image_rotate.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO WORKSPACE/testing/image_rotate/image_rotate.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO WORKSPACE/testing/image_rotate/image_rotate.gen/sources_1/ip/bram_out_1/sim/bram_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO WORKSPACE/testing/image_rotate/image_rotate.gen/sources_1/ip/bram_in_3/sim/bram_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_in
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO WORKSPACE/testing/image_rotate/image_rotate.srcs/sim_1/new/image_rotate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_rotate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO WORKSPACE/testing/image_rotate/image_rotate.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-3195] cannot open include file './uart_tx.v' [F:/VIVADO WORKSPACE/testing/image_rotate/image_rotate.srcs/sim_1/new/uart_tb.v:26]
ERROR: [VRFC 10-3195] cannot open include file './uart_rx.v' [F:/VIVADO WORKSPACE/testing/image_rotate/image_rotate.srcs/sim_1/new/uart_tb.v:27]
INFO: [VRFC 10-311] analyzing module uart_tb
ERROR: [VRFC 10-9406] system call 'bits' is not allowed in this dialect; use SystemVerilog mode instead [F:/VIVADO WORKSPACE/testing/image_rotate/image_rotate.srcs/sim_1/new/uart_tb.v:93]
ERROR: [VRFC 10-9406] system call 'bits' is not allowed in this dialect; use SystemVerilog mode instead [F:/VIVADO WORKSPACE/testing/image_rotate/image_rotate.srcs/sim_1/new/uart_tb.v:107]
ERROR: [VRFC 10-8530] module 'uart_tb' is ignored due to previous errors [F:/VIVADO WORKSPACE/testing/image_rotate/image_rotate.srcs/sim_1/new/uart_tb.v:30]
