// Seed: 225918464
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1'b0;
  wire  id_25;
  uwire id_26 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output wand id_2,
    output uwire id_3,
    input tri1 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input wand id_7
    , id_31,
    input tri id_8,
    input wor id_9,
    input tri0 id_10,
    input supply1 id_11,
    output wor id_12,
    output wor id_13,
    input wor id_14,
    input supply1 id_15,
    input wire id_16,
    input wor id_17
    , id_32,
    output supply0 id_18,
    output wand id_19,
    input wor id_20,
    output tri id_21,
    input uwire id_22,
    output supply0 id_23,
    input supply0 id_24,
    output supply1 id_25,
    input supply0 id_26,
    output tri1 id_27,
    input supply1 id_28,
    inout tri1 id_29
);
  wire module_1;
  module_0(
      id_32,
      id_32,
      id_31,
      id_32,
      id_32,
      id_32,
      id_32,
      id_32,
      id_31,
      id_32,
      id_31,
      id_31,
      id_31,
      id_32,
      id_31,
      id_32,
      id_32,
      id_32,
      id_32,
      id_32,
      id_32,
      id_32,
      id_31,
      id_31
  );
  uwire   id_33 = 1'b0;
  supply1 id_34 = 1;
endmodule
