<h1 id="id-2020-07-18Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ul><li><h2 id="id-2020-07-18Progress:-SymphonyRelease-Candidate-1(RC1)DeliveryStatus:https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16158006/Symphony+Release-Candidate-1+RC1+Delivery+Status"><strong><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16158006/Symphony+Release-Candidate-1+RC1+Delivery+Status" data-linked-resource-id="16158006" data-linked-resource-version="30" data-linked-resource-type="page">Symphony Release-Candidate-1 (RC1) Delivery Status:</a></strong></h2></li><li><strong>Symphony Exclusive Verification:</strong><br/><ul><li>Worked with Syed and John to clarify and reduce the rules and restriction for exclusives to reduce the deliver schedule.<ul><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
 </li><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li></ul></li><li>Found 5 bugs last week.</li><li>Updating test plan &amp; test bench as learning new rules and restriction... for details (<a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=15238254" rel="nofollow">click here</a>)</li></ul></li><li><strong>Symphony Splitting Verification:</strong><ul><li>Design team updated few more conditions in splitting table after discovering from bugs... Details (<a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=14190720" rel="nofollow">here</a>).</li><li>Worked with Allan on adding pre-map parameters to access via TCL APIs.<ul><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li></ul></li><li>Goal is achieve following targeted configurations to achieve maximum splitting table coverage.</li><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16158704/splitting_configs.jpg?api=v2"></span></li></ul></li><li><strong>Sync-up Symphony DV TCL configuration scripts with Maestro:</strong><ul><li>Working with Ben and Nastassia to add and document test cases... Details in following JIRAs.<ul><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16158628/Symphony+TCL+scripts+mapping+between+Maestro+and+DV" data-linked-resource-id="16158628" data-linked-resource-version="13" data-linked-resource-type="page">Symphony TCL scripts mapping between Maestro and DV:</a></li></ul></li><li>Working with Ben and Neil to streamline the Maestro build process for Symphony DV. <ul><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li></ul></li></ul></li><li><strong>Buffered Writes:</strong><ul><li>Visual bring-up was done sometime back now started adding early response support in scoreboard for unicast.</li><li>For multicast early response need information from Architect.<ul><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li></ul></li></ul></li><li><strong>Interrupts Structure Verification:</strong><ul><li>Working with designers to on 2-tree infrastructure (2-bit interrupts comes to the rtl_top)... in progress with lower priority.</li></ul></li><li><strong>Multi-VC performance Simulations:</strong><ul><li>Ran multiple performance related simulation to help design them to find and fix issue. Still didn't meet the expected performance. EricT will be looking into it.</li><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li></ul></li></ul><ul><li><h2 id="id-2020-07-18Progress:-BUGs/TasksfromLastWeek:"><u><strong>BUGs / Tasks from Last Week:</strong></u></h2><ul><li>Dashboard – <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161405/Symphony+RTL+Bugs+Statistics" data-linked-resource-id="16161405" data-linked-resource-version="23" data-linked-resource-type="page">Symphony RTL Bugs Statistics:</a> </li><li>Symphony <strong>RTL tasks</strong> statistics in last week: <strong>Created=9, Resolved=7 (Currently Open = <a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=13908" rel="nofollow">3</a><a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=13908" rel="nofollow">2</a>) </strong></li><li>Symphony<strong> </strong><span class="legacy-color-text-default"><strong>RTL bugs </strong>s</span>tatistics in last week: <strong>Created=22, </strong><strong>Resolved=18 (Currently Open = <a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=12921" rel="nofollow">39</a>)</strong><br/><ul><li><span class="legacy-color-text-blue4"><strong>Label and status distribution of last week created bugs,</strong></span></li><li><strong><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-content-image-border" height="400" width="450" src="https://arterisip.atlassian.net/wiki/download/attachments/16158704/bugs_last_week.jpg?api=v2"></span> </strong></li><li><span class="legacy-color-text-blue4"><strong>Label distribution of currently open bugs.</strong></span></li><li><strong><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-content-image-border" height="250" width="432" src="https://arterisip.atlassian.net/wiki/download/attachments/16158704/bugs_currently_open.jpg?api=v2"></span></strong></li></ul></li><li>Symphony Design &amp; Verification JIRA <strong>dashboard – <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12403" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12403</a></strong><ul><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-content-image-border" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16158704/DnV_Dashboard.jpg?api=v2"></span></li></ul></li><li>Dependency bugs statistics in last week (from Symphony prospective):<ul><li><strong>Dashboard – <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12409" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12409#</a></strong></li><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-content-image-border" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16158704/Dependencies.jpg?api=v2"></span></li></ul></li></ul></li></ul><p><br/></p><ul><li><h2 id="id-2020-07-18Progress:-DVMatrixUpdate–SymphonySystemLevelVerificationScope(CoverageMatrix)"><strong><u>DV Matrix Update – <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171636/Symphony+System+Level+Verification+Scope+Coverage+Matrix" data-linked-resource-id="16171636" data-linked-resource-version="33" data-linked-resource-type="page">Symphony System Level Verification Scope (Coverage Matrix)</a></u></strong></h2><ul><li>Prameters Coverage : <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_parmCvg.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/index_parmCvg.html</a><ul><li>No changes from last week. <strong><br/></strong></li></ul></li></ul></li></ul><ul><li><h2 id="id-2020-07-18Progress:-Regressions,GRID&amp;Licenses:"><span class="legacy-color-text-default"><u><strong>Regressions, GRID &amp; Licenses:</strong></u></span></h2><ul><li>Licenses utilization was not good last week.</li><li>Symphony nightly regression details at <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/</a><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image confluence-content-image-border" src="https://arterisip.atlassian.net/wiki/download/attachments/16158704/Regression_Stats.jpg?api=v2"></span></p></li><li><p><br/></p><span class="legacy-color-text-default"><u><strong><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-content-image-border" height="250" width="473" src="https://arterisip.atlassian.net/wiki/download/attachments/16158704/sim_license_utilization.jpg?api=v2"></span></strong></u></span><p><br/></p></li></ul></li><li><h2 id="id-2020-07-18Progress:-SymphonyBlocker&amp;CriticalJIRAsonall(Design,DV,Maestro,Architecture&amp;IT)"><strong><u>Symphony Blocker &amp; Critical JIRAs on all (Design, DV, Maestro, Architecture &amp; IT)</u></strong></h2><ul><li><a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12405" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12405</a></li><li><strong><u><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16158704/blockers.jpg?api=v2"></span></u></strong></li></ul></li></ul><ul><li><h2 id="id-2020-07-18Progress:-ITIssues:"><u><span class="legacy-color-text-blue1"><strong>IT Issues:</strong></span></u></h2></li></ul><p style="margin-left: 60.0px;">All Symphony related IT issue are not track in JIRA – 
    

            

        
     <div class="jim-error-message jim-error-message-table">
        <table class="aui">
            <tbody>
                                <tr></tr>

                <tr>
                                        <th>type</th>
                                        <th>key</th>
                                        <th>summary</th>
                                        <th>assignee</th>
                                        <th>reporter</th>
                                        <th>priority</th>
                                        <th>status</th>
                                        <th>resolution</th>
                                        <th>created</th>
                                        <th>updated</th>
                                        <th>due</th>
                                    </tr>

                <tr>
                    <td colspan="11">
                        <div class="aui-message aui-message-warning">
                            <p class="message">
                                <span class="icon-in-pdf"></span>
                                Unable to locate Jira server for this macro. It may be due to Application Link configuration.
                            </p>
                                                    </div>
                    </td>
                </tr>
            </tbody>
        </table>
    </div>
</p><ul><li><h2 id="id-2020-07-18Progress:-Hiring:"><span class="legacy-color-text-default"><u><strong>Hiring:</strong></u></span></h2><ol><li><span class="legacy-color-text-default">Rama (candidate for full-time DV with UPF experience) interviewed by Hardy, Chien &amp; Saad... waiting for Chien feedback before planning for 2nd round this week.</span></li></ol></li></ul><ul><li><h2 id="id-2020-07-18Progress:-BugsStatisticsTable:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics Table : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2></li></ul><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16158704/bugs_table.jpg?api=v2"></span></p><ul><li><h2 id="id-2020-07-18Progress:-RegressionTriagingTable:"><u style="font-size: 20.0px;"><strong>Regression Triaging Table:</strong></u></h2></li></ul><div class="table-wrap"><table class="confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Sr. <br/>No.</strong></p></th><th class="confluenceTh"><p><strong>Env</strong></p></th><th class="confluenceTh"><p><strong>Cfg / Test/ Summary</strong></p></th><th class="confluenceTh"><p><strong>JIRA</strong></p></th><th class="confluenceTh"><p><strong>Assignee</strong></p></th><th class="confluenceTh"><p><strong>Test failed <br/>count</strong></p></th><th class="confluenceTh"><p><strong>Category</strong></p></th><th class="confluenceTh"><p><strong>Comments</strong></p></th></tr><tr><th class="confluenceTh"><p><strong>1</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>[split] write addr, data mismatch : narrow, wrap, 4x4_*_AXI4_*_AXI4_*_5jun20<br/>[split] wrap narrow initiator to incr target : 4x4_*_AXI4_*_AXI4_*_7may20</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3027" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3027<br/>https://arterisip.atlassian.net/browse/SYM-3102</a></p></td><td class="confluenceTd"><p>Andrew<br/>Devang</p></td><td class="confluenceTd"><p>83</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Observed in regression, Valid for more than one config<br/>Blocked by 3093</p></td></tr><tr><th class="confluenceTh"><p><strong>2</strong></p></th><td class="confluenceTd"><p><strong>top_apb_apb</strong></p></td><td class="confluenceTd"><p>PEND_TRANS source ffffffff : 4x4_*_APB_*_APB_*_20jun20_1_2n3_1</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3004" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3004</a></p></td><td class="confluenceTd"><p>Hardy</p></td><td class="confluenceTd"><p>42</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Observed in regression, Valid for more than one config</p></td></tr><tr><th class="confluenceTh"><p><strong>3</strong></p></th><td class="confluenceTd"><p><strong>top_axi_apb</strong></p></td><td class="confluenceTd"><p>PEND_TRANS : 4x4_*_AXI4_*_APB_*_30may20</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3090" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3090</a></p></td><td class="confluenceTd"><p>Jason</p></td><td class="confluenceTd"><p>23</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Observed in regression, Valid for more than one config</p></td></tr><tr><th class="confluenceTh"><p><strong>4</strong></p></th><td class="confluenceTd"><p><strong>top_axi_apb</strong></p></td><td class="confluenceTd"><p>read response not found: 4x4__AXI_APB__4jun20: fixed, narrow</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3168" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3168</a></p></td><td class="confluenceTd"><p>Hardy</p></td><td class="confluenceTd"><p>22</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>By inspection</p></td></tr><tr><th class="confluenceTh"><p><strong>5</strong></p></th><td class="confluenceTd"><p><strong>top_axi_apb</strong></p></td><td class="confluenceTd"><p>SB issue - missing read response : fixed, narrow, 4x4_*_AXI4_*_APB_*_4jun20</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3100" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3100</a></p></td><td class="confluenceTd"><p>Urvish</p></td><td class="confluenceTd"><p>22</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Observed in regression, Valid for more than one config</p></td></tr><tr><th class="confluenceTh"><p><strong>6</strong></p></th><td class="confluenceTd"><p><strong>top_axi_apb</strong></p></td><td class="confluenceTd"><p>write data miscompare: 4x4__AXI_APB__7jun20_1_2n3_1: fixed,narrow<br/>write data mismatch : narrow, fixed burst, 4x4_*_AXI4_*_APB_*_1jun20</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3166" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3166<br/>https://arterisip.atlassian.net/browse/SYM-3165</a></p></td><td class="confluenceTd"><p>Santosh<br/>Urvish</p></td><td class="confluenceTd"><p>22</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Observed in regression, Valid for more than one config</p></td></tr><tr><th class="confluenceTh"><p><strong>7</strong></p></th><td class="confluenceTd"><p><strong>top_axi_apb</strong></p></td><td class="confluenceTd"><p>write data miscompare: 4x4__AXI_APB__30may20, single/narrow, splitting table row 1</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3157" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3157</a></p></td><td class="confluenceTd"><p>Santosh</p></td><td class="confluenceTd"><p>14</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Observed in regression, Valid for more than one config</p></td></tr><tr><th class="confluenceTh"><p><strong>8</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>[split] aXburst mismatch : Row-10 from splitting table, narrow, fixed burst, 4x4_*_AXI4_*_AXI4_*_13jun20_1_2n3_1</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3142" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3142</a></p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p>14</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Observed in regression, Valid for more than one config</p></td></tr><tr><th class="confluenceTh"><p><strong>9</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>Time out axi4_ar_ready waiting for 1'b1 : 4x4_multi_vc</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3182" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3182</a></p></td><td class="confluenceTd"><p>Jason</p></td><td class="confluenceTd"><p>13</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Observed in regression</p></td></tr><tr><th class="confluenceTh"><p><strong>10</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>write data mismatch : wrap burst, maestro_1x8_enflame_3_unicast</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-2939" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-2939</a></p></td><td class="confluenceTd"><p>Jason</p></td><td class="confluenceTd"><p>11</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Observed in regression, Valid for more than one config</p></td></tr><tr><th class="confluenceTh"><p><strong>11</strong></p></th><td class="confluenceTd"><p><strong>top_axi_apb</strong></p></td><td class="confluenceTd"><p>Got response on id not requested : At init, before wlast is asserted, RTL generates response, 4x4_*_AXI4_*_APB_*_13jun20_1_2n3_1</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3141" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3141</a></p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Observed in regression, Valid for more than one config</p></td></tr><tr><th class="confluenceTh"><p><strong>12</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>Size of data != len+1 : top_axi_atu2x2_clkadp_pma</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-2963" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-2963</a></p></td><td class="confluenceTd"><p>Bill</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Observed in regression, Valid for more than one config</p></td></tr><tr><th class="confluenceTh"><p><strong>13</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>RDI tests - Time out vif.master_cb.axi4_ar_ready waiting for 1'b1 : 4x4_*_AXI4_*_AXI4_*_18jun20_1_1_2</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3099" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3099</a></p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Observed in regression, Valid for more than one config</p></td></tr><tr><th class="confluenceTh"><p><strong>14</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>read resp address not found : Initiator gets response before read transaction completes at target, 4x4_AXI4_dw_adapter_hs2hpn2w_request_hp2hsw2n_response</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3033" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3033</a></p></td><td class="confluenceTd"><p>Jason</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Observed in regression</p></td></tr><tr><th class="confluenceTh"><p><strong>15</strong></p></th><td class="confluenceTd"><p><strong>top_axi_apb</strong></p></td><td class="confluenceTd"><p>read rsp not found: 4x4__AXI_APB__13jun20_1_2n3_1: incr_narrow</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3162" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3162</a></p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Observed in regression, Valid for more than one config</p></td></tr><tr><th class="confluenceTh"><p><strong>16</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>axi_pmon_2x3 :  No field named 'pmon_probe_13_0'</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3044" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3044</a></p></td><td class="confluenceTd"><p>Kavish</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Observed in regression</p></td></tr><tr><th class="confluenceTh"><p><strong>17</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>top_axi_atu2x2_clkadp_pma : false global timeout</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3012" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3012</a></p></td><td class="confluenceTd"><p>Bill</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Observed in regression</p></td></tr><tr><th class="confluenceTh"><p><strong>18</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>Time out axi4_ar_ready waiting for 1'b1 : 4x4_pipe_width_clock_rate_adapters</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3192" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3192</a></p></td><td class="confluenceTd"><p>Jason</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Observed in regression, Valid for more than one config</p></td></tr><tr><th class="confluenceTh"><p><strong>19</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>axi_axi_firewall_1x2 : Read resp issue at initiator</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-2472" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-2472</a></p></td><td class="confluenceTd"><p>Santosh</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Observed in regression</p></td></tr><tr><th class="confluenceTh"><p><strong>20</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>4x4_*_AXI4_*_AXI4_*_exclusive : sb error - compare failed for swdata_beats</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3191" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3191</a></p></td><td class="confluenceTd"><p>Prayank</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Observed in regression</p></td></tr><tr><th class="confluenceTh"><p><strong>21</strong></p></th><td class="confluenceTd"><p><strong>top_apb_apb</strong></p></td><td class="confluenceTd"><p>[data_width] Data mismatch 4x4_*_APB_*_APB_*5jun20 (checkin test)</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3195" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3195</a></p></td><td class="confluenceTd"><p>Devang</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>By inspection</p></td></tr><tr><th class="confluenceTh"><p><strong>22</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>[split] incr target splitting does not detect oversized transaction</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3158" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3158</a></p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>By inspection</p></td></tr><tr><th class="confluenceTh"><p><strong>23</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>[split] Size of data != len+1 : Row-2 Splitting behavior, equation B, narrow mismatch, wrap, 4x4_AXI4_*_AXI4_*_hp</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3140" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3140</a></p></td><td class="confluenceTd"><p>Jason</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>By inspection</p></td></tr><tr><th class="confluenceTh"><p><strong>24</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>[split] Size of data != len : Row-2 Splitting behavior, equation A, narrow mismatch, wrap, 4x4_AXI4_*_AXI4_*_hp</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3107" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3107</a></p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>By inspection</p></td></tr><tr><th class="confluenceTh"><p><strong>25</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>[split] PEND_TRANS : Row-15 splitting behavior, wrap, 4x4_*_AXI4_*_AXI4_*_5jun20</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3185" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3185</a></p></td><td class="confluenceTd"><p>Bob</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>By inspection</p></td></tr><tr><th class="confluenceTh"><p><strong>26</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>Time out vif.master_cb.axi4_ar_ready waiting for 1'b1 : 4x4_*_AXI4_*_AXI4_*_exclusive</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3136" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3136</a></p></td><td class="confluenceTd"><p>Prayank</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>By inspection</p></td></tr><tr><th class="confluenceTh"><p><strong>27</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>4x4_*_AXI4_*_AXI4_*_exclusive: Read data size != arlen+1</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3146" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3146</a></p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>By inspection</p></td></tr><tr><th class="confluenceTh"><p><strong>28</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>[split] Size of data != len+1, Row-1 Splitting behavior, equation A, narrow mismatch group, incr, 4x4_AXI4_*_AXI4_*_hp</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3121" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3121</a></p></td><td class="confluenceTd"><p>Jason</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>By inspection</p></td></tr><tr><th class="confluenceTh"><p><strong>29</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>Exclusive transfer :  unexpected early arrival of read data on initiator</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3137" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3137</a></p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>By inspection</p></td></tr><tr><th class="confluenceTh"><p><strong>30</strong></p></th><td class="confluenceTd"><p><strong>top_axi_apb</strong></p></td><td class="confluenceTd"><p>PEND_TRANS source 0: 4x4__AXI_APB__7may20: fixed rd, narrow</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3167" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3167</a></p></td><td class="confluenceTd"><p>Santosh</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>By inspection</p></td></tr><tr><th class="confluenceTh"><p><strong>31</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>[split] Read addr mismatch : Row-1 Splitting behavior, equation A, narrow mismatch, incr, 4x4_AXI4_*_AXI4_*_hp</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3123" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3123</a></p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>By inspection</p></td></tr><tr><th class="confluenceTh"><p><strong>32</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>AXI-AXI : Target dropping some low-order data bytes that are expected by SB.</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3050" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3050</a></p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>By inspection</p></td></tr><tr><th class="confluenceTh"><p><strong>33</strong></p></th><td class="confluenceTd"><p><strong>top_axi_apb</strong></p></td><td class="confluenceTd"><p>GLBL_TIMEOUT: wrap rd narrow: 4x4__AXI_APB__1jun20</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3190" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3190</a></p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>By inspection</p></td></tr><tr><th class="confluenceTh"><p><strong>34</strong></p></th><td class="confluenceTd"><p><strong>top_axi_apb</strong></p></td><td class="confluenceTd"><p>read data size: incr rd narrow: 4x4__AXI_APB__1jun20</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3189" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3189</a></p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>By inspection</p></td></tr><tr><th class="confluenceTh"><p><strong>35</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>Randomize failed for master m_item : 4x4_*_AXI4_*_AXI4_*_28jun20_1_1_2</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3058" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3058</a></p></td><td class="confluenceTd"><p>Urvish</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Regr is not having it</p></td></tr><tr><th class="confluenceTh"><p><strong>36</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>Got response on id not requested : At init, before wlast is asserted, RTL generates response, narrow, incr, 4x4_AXI4_*_AXI4_*_hp</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3131" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3131</a></p></td><td class="confluenceTd"><p>Jason</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Regr is not having it</p></td></tr><tr><th class="confluenceTh"><p><strong>37</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>read address miscompare : 4x4_AXI4_*_AXI4_*_hp</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-2674" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-2674</a></p></td><td class="confluenceTd"><p>Prayank</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Regr is not having it</p></td></tr><tr><th class="confluenceTh"><p><strong>38</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>To add the support for exclusive ID collision cases<br/>Error : Incorrect EX-BRESP at init-2 EX-AWID=0xd AWADDR=0x268 BRESP=0x1 ex_overlap[4][2][0xd]=1</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-2967" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-2967</a></p></td><td class="confluenceTd"><p>Prayank</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Regr is not having it</p></td></tr><tr><th class="confluenceTh"><p><strong>39</strong></p></th><td class="confluenceTd"><p><strong>top_axi_axi</strong></p></td><td class="confluenceTd"><p>No read req for id found : 4x4_pipe_width_clock_rate_adapters</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3179" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3179</a></p></td><td class="confluenceTd"><p>Bob</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Regr is not having it</p></td></tr><tr><th class="confluenceTh"><p><strong>40</strong></p></th><td class="confluenceTd"><p><strong>top_axi_apb</strong></p></td><td class="confluenceTd"><p>maestro_4x4_32_AXI4_2048_64_AXI4_256_40_AXI4_128_32_AXI4_64_32_32_APB_32_36_APB_64_32_APB_64_64_APB_64_40_28jun20_1_1_2<br/>ATUT_APB: Incorrect Multi VC Params</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-3089" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-3089<br/>https://arterisip.atlassian.net/browse/MAES-1324</a></p></td><td class="confluenceTd"><p>Saad<br/>Mokhtar</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>RTL config</p></td><td class="confluenceTd"><p>Regr is not having it</p></td></tr><tr><th class="confluenceTh"><p><strong>41</strong></p></th><td class="confluenceTd"><p><strong>top_axi_apb</strong></p></td><td class="confluenceTd"><p>GLBL TIMEOUT</p></td><td class="confluenceTd"><p>Should pass in latest database after pamTargNarrow related fix</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>20</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr></tbody></table></div><p style="margin-left: 60.0px;"><br/></p><ul><li><strong style="font-size: 20.0px;"><u>Travel / Vacation</u></strong>:<ul><li>Andrew: Sept 4th and Sept 8th 2020.</li></ul></li></ul><p style="list-style-type: none;margin-left: 60.0px;"><br/></p>