{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610880109798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610880109799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 04:41:49 2021 " "Processing started: Sun Jan 17 04:41:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610880109799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880109799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj3 -c proj3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj3 -c proj3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880109799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1610880110254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1610880110254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stateprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file stateprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 stateProcessor " "Found entity 1: stateProcessor" {  } { { "stateProcessor.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/stateProcessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610880118881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statedecider.v 1 1 " "Found 1 design units, including 1 entities, in source file statedecider.v" { { "Info" "ISGN_ENTITY_NAME" "1 stateDecider " "Found entity 1: stateDecider" {  } { { "stateDecider.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/stateDecider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610880118882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/sevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610880118883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj3.v 1 1 " "Found 1 design units, including 1 entities, in source file proj3.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj3 " "Found entity 1: proj3" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610880118885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610880118887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj3mem.v 1 1 " "Found 1 design units, including 1 entities, in source file proj3mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj3Mem " "Found entity 1: proj3Mem" {  } { { "proj3Mem.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3Mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610880118888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj3 " "Elaborating entity \"proj3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610880118928 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 proj3.v(5) " "Output port \"HEX1\" at proj3.v(5) has no driver" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610880118930 "|proj3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 proj3.v(5) " "Output port \"HEX2\" at proj3.v(5) has no driver" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610880118930 "|proj3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 proj3.v(5) " "Output port \"HEX3\" at proj3.v(5) has no driver" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610880118930 "|proj3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 proj3.v(5) " "Output port \"HEX4\" at proj3.v(5) has no driver" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610880118930 "|proj3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 proj3.v(5) " "Output port \"HEX5\" at proj3.v(5) has no driver" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610880118930 "|proj3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:cd0 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:cd0\"" {  } { { "proj3.v" "cd0" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610880118942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:cd1 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:cd1\"" {  } { { "proj3.v" "cd1" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610880118943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:cd2 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:cd2\"" {  } { { "proj3.v" "cd2" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610880118944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateDecider stateDecider:sd0 " "Elaborating entity \"stateDecider\" for hierarchy \"stateDecider:sd0\"" {  } { { "proj3.v" "sd0" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610880118945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:ss0 " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:ss0\"" {  } { { "proj3.v" "ss0" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610880118946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateProcessor stateProcessor:sp0 " "Elaborating entity \"stateProcessor\" for hierarchy \"stateProcessor:sp0\"" {  } { { "proj3.v" "sp0" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610880118947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 stateprocessor.v(18) " "Verilog HDL assignment warning at stateprocessor.v(18): truncated value with size 32 to match size of target (2)" {  } { { "stateprocessor.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/stateprocessor.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610880118948 "|proj3|stateProcessor:sp0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "leds stateprocessor.v(26) " "Verilog HDL Always Construct warning at stateprocessor.v(26): inferring latch(es) for variable \"leds\", which holds its previous value in one or more paths through the always construct" {  } { { "stateprocessor.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/stateprocessor.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1610880118948 "|proj3|stateProcessor:sp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\] stateprocessor.v(32) " "Inferred latch for \"leds\[0\]\" at stateprocessor.v(32)" {  } { { "stateprocessor.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/stateprocessor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118948 "|proj3|stateProcessor:sp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\] stateprocessor.v(32) " "Inferred latch for \"leds\[1\]\" at stateprocessor.v(32)" {  } { { "stateprocessor.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/stateprocessor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118948 "|proj3|stateProcessor:sp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\] stateprocessor.v(32) " "Inferred latch for \"leds\[2\]\" at stateprocessor.v(32)" {  } { { "stateprocessor.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/stateprocessor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118948 "|proj3|stateProcessor:sp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\] stateprocessor.v(32) " "Inferred latch for \"leds\[3\]\" at stateprocessor.v(32)" {  } { { "stateprocessor.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/stateprocessor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118948 "|proj3|stateProcessor:sp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\] stateprocessor.v(32) " "Inferred latch for \"leds\[4\]\" at stateprocessor.v(32)" {  } { { "stateprocessor.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/stateprocessor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118948 "|proj3|stateProcessor:sp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\] stateprocessor.v(32) " "Inferred latch for \"leds\[5\]\" at stateprocessor.v(32)" {  } { { "stateprocessor.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/stateprocessor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118948 "|proj3|stateProcessor:sp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\] stateprocessor.v(32) " "Inferred latch for \"leds\[6\]\" at stateprocessor.v(32)" {  } { { "stateprocessor.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/stateprocessor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118948 "|proj3|stateProcessor:sp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\] stateprocessor.v(32) " "Inferred latch for \"leds\[7\]\" at stateprocessor.v(32)" {  } { { "stateprocessor.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/stateprocessor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118949 "|proj3|stateProcessor:sp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[8\] stateprocessor.v(32) " "Inferred latch for \"leds\[8\]\" at stateprocessor.v(32)" {  } { { "stateprocessor.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/stateprocessor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118949 "|proj3|stateProcessor:sp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[9\] stateprocessor.v(32) " "Inferred latch for \"leds\[9\]\" at stateprocessor.v(32)" {  } { { "stateprocessor.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/stateprocessor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880118949 "|proj3|stateProcessor:sp0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj3Mem proj3Mem:m0 " "Elaborating entity \"proj3Mem\" for hierarchy \"proj3Mem:m0\"" {  } { { "proj3.v" "m0" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610880118957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proj3Mem:m0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proj3Mem:m0\|altsyncram:altsyncram_component\"" {  } { { "proj3Mem.v" "altsyncram_component" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3Mem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610880118994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj3Mem:m0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"proj3Mem:m0\|altsyncram:altsyncram_component\"" {  } { { "proj3Mem.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3Mem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610880118995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj3Mem:m0\|altsyncram:altsyncram_component " "Instantiated megafunction \"proj3Mem:m0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610880118995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610880118995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610880118995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proj3Mem.mif " "Parameter \"init_file\" = \"proj3Mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610880118995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610880118995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610880118995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610880118995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610880118995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610880118995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610880118995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610880118995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610880118995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610880118995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610880118995 ""}  } { { "proj3Mem.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3Mem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610880118995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ab91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ab91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ab91 " "Found entity 1: altsyncram_ab91" {  } { { "db/altsyncram_ab91.tdf" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/db/altsyncram_ab91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610880119049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880119049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ab91 proj3Mem:m0\|altsyncram:altsyncram_component\|altsyncram_ab91:auto_generated " "Elaborating entity \"altsyncram_ab91\" for hierarchy \"proj3Mem:m0\|altsyncram:altsyncram_component\|altsyncram_ab91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/games/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610880119049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addressfinder.v 1 1 " "Using design file addressfinder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 addressFinder " "Found entity 1: addressFinder" {  } { { "addressfinder.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/addressfinder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610880119172 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1610880119172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressFinder addressFinder:af0 " "Elaborating entity \"addressFinder\" for hierarchy \"addressFinder:af0\"" {  } { { "proj3.v" "af0" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610880119172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 addressfinder.v(12) " "Verilog HDL assignment warning at addressfinder.v(12): truncated value with size 32 to match size of target (3)" {  } { { "addressfinder.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/addressfinder.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610880119173 "|proj3|addressFinder:af0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610880119708 "|proj3|LEDR[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1610880119708 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1610880119770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1610880120265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610880120265 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610880120442 "|proj3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610880120442 "|proj3|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610880120442 "|proj3|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610880120442 "|proj3|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610880120442 "|proj3|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "proj3.v" "" { Text "E:/SpookyHax/Digital Logic Class/Project 3/proj3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610880120442 "|proj3|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1610880120442 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "270 " "Implemented 270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1610880120442 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1610880120442 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1610880120442 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1610880120442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1610880120442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610880120464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 04:42:00 2021 " "Processing ended: Sun Jan 17 04:42:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610880120464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610880120464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610880120464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610880120464 ""}
