Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/42-openroad-repairantennas/1-diodeinsertion/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2. 
[INFO] Setting signal max routing layer to: TopMetal2 and clock max routing layer to TopMetal2. 
+ global_route -congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: Metal2
[INFO GRT-0021] Max routing layer: TopMetal2
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.4100
[INFO GRT-0088] Layer TopMetal2 Track-Pitch = 4.0000  line-2-Via Pitch: 3.9500
[INFO GRT-0003] Macros: 0
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[INFO GRT-0004] Blockages: 0
[INFO GRT-0019] Found 4 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 9

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
Metal1     Horizontal          0             0          0.00%
Metal2     Vertical         1885          1120          40.58%
Metal3     Horizontal       2035          1232          39.46%
Metal4     Vertical         1885          1032          45.25%
Metal5     Horizontal       1450           621          57.17%
TopMetal1    Vertical          185           144          22.16%
TopMetal2    Horizontal        147           126          14.29%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 1225
[INFO GRT-0198] Via related Steiner nodes: 20
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1522
[INFO GRT-0112] Final usage 3D: 5326

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
Metal1               0             0            0.00%             0 /  0 /  0
Metal2            1120           366           32.68%             0 /  0 /  0
Metal3            1232           328           26.62%             0 /  0 /  0
Metal4            1032            46            4.46%             0 /  0 /  0
Metal5             621            20            3.22%             0 /  0 /  0
TopMetal1            144             0            0.00%             0 /  0 /  0
TopMetal2            126             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             4275           760           17.78%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 8145 um
[INFO GRT-0014] Routed nets: 216
[INFO ORD-0030] Using 12 thread(s).
+ detailed_route -bottom_routing_layer Metal2 -top_routing_layer TopMetal2 -droute_end_iter 64 -or_seed 42 -verbose 1 -output_drc /home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/44-openroad-detailedrouting/drt-run-0/DigitalSine.drc
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Cont
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2

Units:                1000
Number of layers:     15
Number of macros:     84
Number of vias:       77
Number of viarulegen: 6

[INFO DRT-0150] Reading design.

Design:                   DigitalSine
Die area:                 ( 0 0 ) ( 68885 87605 )
Number of track patterns: 14
Number of DEF vias:       0
Number of components:     215
Number of terminals:      24
Number of snets:          2
Number of nets:           216

[INFO DRT-0167] List of default vias:
  Layer Via2
    default via: Via2_YX
  Layer Via3
    default via: Via3_XY
  Layer Via4
    default via: Via4_YX
  Layer TopVia1
    default via: TopVia1EWNS
  Layer TopVia2
    default via: TopVia2EWNS
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 78.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete GatPoly.
[INFO DRT-0024]   Complete Cont.
[INFO DRT-0024]   Complete Metal1.
[INFO DRT-0024]   Complete Via1.
[INFO DRT-0024]   Complete Metal2.
[INFO DRT-0024]   Complete Via2.
[INFO DRT-0024]   Complete Metal3.
[INFO DRT-0024]   Complete Via3.
[INFO DRT-0024]   Complete Metal4.
[INFO DRT-0024]   Complete Via4.
[INFO DRT-0024]   Complete Metal5.
[INFO DRT-0024]   Complete TopVia1.
[INFO DRT-0024]   Complete TopMetal1.
[INFO DRT-0024]   Complete TopVia2.
[INFO DRT-0024]   Complete TopMetal2.
[INFO DRT-0033] GatPoly shape region query size = 0.
[INFO DRT-0033] Cont shape region query size = 0.
[INFO DRT-0033] Metal1 shape region query size = 4446.
[INFO DRT-0033] Via1 shape region query size = 80.
[INFO DRT-0033] Metal2 shape region query size = 50.
[INFO DRT-0033] Via2 shape region query size = 80.
[INFO DRT-0033] Metal3 shape region query size = 36.
[INFO DRT-0033] Via3 shape region query size = 80.
[INFO DRT-0033] Metal4 shape region query size = 46.
[INFO DRT-0033] Via4 shape region query size = 1568.
[INFO DRT-0033] Metal5 shape region query size = 30.
[INFO DRT-0033] TopVia1 shape region query size = 0.
[INFO DRT-0033] TopMetal1 shape region query size = 0.
[INFO DRT-0033] TopVia2 shape region query size = 0.
[INFO DRT-0033] TopMetal2 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 413 pins.
[INFO DRT-0081]   Complete 78 unique inst patterns.
[INFO DRT-0084]   Complete 68 groups.
#scanned instances     = 215
#unique  instances     = 78
#stdCellGenAp          = 3593
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2857
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 668
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:03, memory = 174.30 (MB), peak = 174.30 (MB)

[INFO DRT-0157] Number of guides:     1630

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 10 STEP 6300 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 13 STEP 6300 ;
[INFO DRT-0028]   Complete GatPoly.
[INFO DRT-0028]   Complete Cont.
[INFO DRT-0028]   Complete Metal1.
[INFO DRT-0028]   Complete Via1.
[INFO DRT-0028]   Complete Metal2.
[INFO DRT-0028]   Complete Via2.
[INFO DRT-0028]   Complete Metal3.
[INFO DRT-0028]   Complete Via3.
[INFO DRT-0028]   Complete Metal4.
[INFO DRT-0028]   Complete Via4.
[INFO DRT-0028]   Complete Metal5.
[INFO DRT-0028]   Complete TopVia1.
[INFO DRT-0028]   Complete TopMetal1.
[INFO DRT-0028]   Complete TopVia2.
[INFO DRT-0028]   Complete TopMetal2.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete GatPoly (guide).
[INFO DRT-0035]   Complete Cont (guide).
[INFO DRT-0035]   Complete Metal1 (guide).
[INFO DRT-0035]   Complete Via1 (guide).
[INFO DRT-0035]   Complete Metal2 (guide).
[INFO DRT-0035]   Complete Via2 (guide).
[INFO DRT-0035]   Complete Metal3 (guide).
[INFO DRT-0035]   Complete Via3 (guide).
[INFO DRT-0035]   Complete Metal4 (guide).
[INFO DRT-0035]   Complete Via4 (guide).
[INFO DRT-0035]   Complete Metal5 (guide).
[INFO DRT-0035]   Complete TopVia1 (guide).
[INFO DRT-0035]   Complete TopMetal1 (guide).
[INFO DRT-0035]   Complete TopVia2 (guide).
[INFO DRT-0035]   Complete TopMetal2 (guide).
[INFO DRT-0036] GatPoly guide region query size = 0.
[INFO DRT-0036] Cont guide region query size = 0.
[INFO DRT-0036] Metal1 guide region query size = 584.
[INFO DRT-0036] Via1 guide region query size = 0.
[INFO DRT-0036] Metal2 guide region query size = 516.
[INFO DRT-0036] Via2 guide region query size = 0.
[INFO DRT-0036] Metal3 guide region query size = 254.
[INFO DRT-0036] Via3 guide region query size = 0.
[INFO DRT-0036] Metal4 guide region query size = 21.
[INFO DRT-0036] Via4 guide region query size = 0.
[INFO DRT-0036] Metal5 guide region query size = 6.
[INFO DRT-0036] TopVia1 guide region query size = 0.
[INFO DRT-0036] TopMetal1 guide region query size = 0.
[INFO DRT-0036] TopVia2 guide region query size = 0.
[INFO DRT-0036] TopMetal2 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 174.42 (MB), peak = 174.42 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 537 vertical wires in 1 frboxes and 844 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 212 vertical wires in 1 frboxes and 130 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 176.80 (MB), peak = 176.80 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 176.80 (MB), peak = 176.80 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 177.24 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:07, memory = 196.66 (MB).
    Completing 70% with 86 violations.
    elapsed time = 00:00:07, memory = 196.66 (MB).
    Completing 100% with 101 violations.
    elapsed time = 00:00:08, memory = 201.28 (MB).
[INFO DRT-0199]   Number of violations = 128.
Viol/Layer      Metal1   Via1 Metal2 Metal3
Metal Spacing        1      0     50      3
Recheck              4      0     16      7
Short                2      2     39      4
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:09, memory = 600.78 (MB), peak = 600.78 (MB)
Total wire length = 5269 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 2554 um.
Total wire length on LAYER Metal3 = 2151 um.
Total wire length on LAYER Metal4 = 433 um.
Total wire length on LAYER Metal5 = 129 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1387.
Up-via summary (total 1387):

------------------
   GatPoly       0
    Metal1     673
    Metal2     620
    Metal3      80
    Metal4      14
    Metal5       0
 TopMetal1       0
------------------
          1387


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 128 violations.
    elapsed time = 00:00:00, memory = 600.91 (MB).
    Completing 30% with 128 violations.
    elapsed time = 00:00:00, memory = 600.91 (MB).
    Completing 50% with 119 violations.
    elapsed time = 00:00:03, memory = 600.91 (MB).
    Completing 60% with 102 violations.
    elapsed time = 00:00:03, memory = 600.91 (MB).
    Completing 80% with 102 violations.
    elapsed time = 00:00:03, memory = 600.91 (MB).
    Completing 100% with 80 violations.
    elapsed time = 00:00:07, memory = 600.91 (MB).
[INFO DRT-0199]   Number of violations = 80.
Viol/Layer      Metal2 Metal3
Metal Spacing       39      0
Short               36      5
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:08, memory = 603.91 (MB), peak = 603.91 (MB)
Total wire length = 5230 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 2514 um.
Total wire length on LAYER Metal3 = 2165 um.
Total wire length on LAYER Metal4 = 427 um.
Total wire length on LAYER Metal5 = 122 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1366.
Up-via summary (total 1366):

------------------
   GatPoly       0
    Metal1     675
    Metal2     598
    Metal3      82
    Metal4      11
    Metal5       0
 TopMetal1       0
------------------
          1366


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 80 violations.
    elapsed time = 00:00:00, memory = 603.91 (MB).
    Completing 20% with 80 violations.
    elapsed time = 00:00:00, memory = 603.91 (MB).
    Completing 30% with 80 violations.
    elapsed time = 00:00:00, memory = 603.91 (MB).
    Completing 40% with 80 violations.
    elapsed time = 00:00:00, memory = 603.91 (MB).
    Completing 50% with 80 violations.
    elapsed time = 00:00:00, memory = 603.91 (MB).
    Completing 60% with 80 violations.
    elapsed time = 00:00:00, memory = 611.03 (MB).
    Completing 70% with 81 violations.
    elapsed time = 00:00:00, memory = 611.03 (MB).
    Completing 80% with 81 violations.
    elapsed time = 00:00:01, memory = 611.03 (MB).
    Completing 100% with 50 violations.
    elapsed time = 00:00:04, memory = 611.03 (MB).
[INFO DRT-0199]   Number of violations = 50.
Viol/Layer      Metal2 Metal3
Metal Spacing       27      0
Short               21      2
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:04, memory = 611.03 (MB), peak = 611.03 (MB)
Total wire length = 5190 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 2460 um.
Total wire length on LAYER Metal3 = 2139 um.
Total wire length on LAYER Metal4 = 435 um.
Total wire length on LAYER Metal5 = 155 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1391.
Up-via summary (total 1391):

------------------
   GatPoly       0
    Metal1     676
    Metal2     600
    Metal3      94
    Metal4      21
    Metal5       0
 TopMetal1       0
------------------
          1391


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 20% with 50 violations.
    elapsed time = 00:00:00, memory = 634.41 (MB).
    Completing 50% with 49 violations.
    elapsed time = 00:00:01, memory = 637.88 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:01, memory = 637.88 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:02, memory = 651.38 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer      Metal2
Metal Spacing        6
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:02, memory = 651.38 (MB), peak = 666.91 (MB)
Total wire length = 5196 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 2354 um.
Total wire length on LAYER Metal3 = 2168 um.
Total wire length on LAYER Metal4 = 499 um.
Total wire length on LAYER Metal5 = 174 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1442.
Up-via summary (total 1442):

------------------
   GatPoly       0
    Metal1     676
    Metal2     628
    Metal3     114
    Metal4      24
    Metal5       0
 TopMetal1       0
------------------
          1442


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 880.63 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 937.76 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:02, memory = 977.26 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:02, memory = 986.50 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:05, memory = 1105.25 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:05, memory = 1177.21 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:07, memory = 1296.59 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:07, memory = 1252.99 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:09, memory = 1122.70 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:12, memory = 991.87 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:42, elapsed time = 00:00:12, memory = 991.87 (MB), peak = 1296.59 (MB)
Total wire length = 5196 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 2355 um.
Total wire length on LAYER Metal3 = 2167 um.
Total wire length on LAYER Metal4 = 499 um.
Total wire length on LAYER Metal5 = 174 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1440.
Up-via summary (total 1440):

------------------
   GatPoly       0
    Metal1     676
    Metal2     626
    Metal3     114
    Metal4      24
    Metal5       0
 TopMetal1       0
------------------
          1440


[INFO DRT-0198] Complete detail routing.
Total wire length = 5196 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 2355 um.
Total wire length on LAYER Metal3 = 2167 um.
Total wire length on LAYER Metal4 = 499 um.
Total wire length on LAYER Metal5 = 174 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1440.
Up-via summary (total 1440):

------------------
   GatPoly       0
    Metal1     676
    Metal2     626
    Metal3     114
    Metal4      24
    Metal5       0
 TopMetal1       0
------------------
          1440


[INFO DRT-0267] cpu time = 00:02:39, elapsed time = 00:00:37, memory = 991.87 (MB), peak = 1296.59 (MB)

[INFO DRT-0180] Post processing.
+ check_antennas 
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Clock buffer                              3      70.76
  Timing Repair Buffer                     46     658.63
  Inverter                                 16      96.16
  Clock inverter                            1       5.44
  Sequential cell                           9     446.34
  Multi-Input combinational cell          140    1391.64
  Total                                   215    2668.98
Writing OpenROAD database to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/44-openroad-detailedrouting/DigitalSine.odb'…
Writing netlist to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/44-openroad-detailedrouting/DigitalSine.nl.v'…
Writing powered netlist to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/44-openroad-detailedrouting/DigitalSine.pnl.v'…
Writing layout to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/44-openroad-detailedrouting/DigitalSine.def'…
Writing timing constraints to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/44-openroad-detailedrouting/DigitalSine.sdc'…
