open_component mul.comp
export_design -format ip_catalog -rtl verilog -version 1.0 -ipname mul 
exit
