vendor_name = ModelSim
source_file = 1, D:/fpga  GONGCHENG/Verilog/phase_test2/par/ipcore/pll_clk.qip
source_file = 1, D:/fpga  GONGCHENG/Verilog/phase_test2/par/ipcore/pll_clk.v
source_file = 1, D:/fpga  GONGCHENG/Verilog/phase_test2/par/phase_test2.v
source_file = 1, D:/fpga  GONGCHENG/Verilog/phase_test2/par/db/phase_test2.cbx.xml
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/fpga  GONGCHENG/Verilog/phase_test2/par/db/pll_clk_altpll.v
design_name = phase_test2
instance = comp, \locked~output\, locked~output, phase_test2, 1
instance = comp, \o_phase_ok~output\, o_phase_ok~output, phase_test2, 1
instance = comp, \o_phase_fup_flag~output\, o_phase_fup_flag~output, phase_test2, 1
instance = comp, \uart_txd~output\, uart_txd~output, phase_test2, 1
instance = comp, \sys_rst_n~input\, sys_rst_n~input, phase_test2, 1
instance = comp, \sys_rst_n~inputclkctrl\, sys_rst_n~inputclkctrl, phase_test2, 1
instance = comp, \sys_clk~input\, sys_clk~input, phase_test2, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|pll1\, u_pll_clk|altpll_component|auto_generated|pll1, phase_test2, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder\, u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder, phase_test2, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|pll_lock_sync\, u_pll_clk|altpll_component|auto_generated|pll_lock_sync, phase_test2, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|locked\, u_pll_clk|altpll_component|auto_generated|locked, phase_test2, 1
instance = comp, \sys_clk~inputclkctrl\, sys_clk~inputclkctrl, phase_test2, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_sig2~0\, u_phase_diff_detect|r_sig2~0, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_sig2\, u_phase_diff_detect|r_sig2, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_rstn~feeder\, u_phase_diff_detect|r_rstn~feeder, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_rstn\, u_phase_diff_detect|r_rstn, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_start2~0\, u_phase_diff_detect|r_start2~0, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_start2\, u_phase_diff_detect|r_start2, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_detect_avail~0\, u_phase_diff_detect|r_detect_avail~0, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[0]~8\, u_phase_diff_detect|r_data[0]~8, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[0]\, u_phase_diff_detect|r_data[0], phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[1]~10\, u_phase_diff_detect|r_data[1]~10, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[1]\, u_phase_diff_detect|r_data[1], phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[2]~12\, u_phase_diff_detect|r_data[2]~12, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[2]\, u_phase_diff_detect|r_data[2], phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[3]~14\, u_phase_diff_detect|r_data[3]~14, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[3]\, u_phase_diff_detect|r_data[3], phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[4]~16\, u_phase_diff_detect|r_data[4]~16, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[4]\, u_phase_diff_detect|r_data[4], phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[5]~18\, u_phase_diff_detect|r_data[5]~18, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[5]\, u_phase_diff_detect|r_data[5], phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[6]~20\, u_phase_diff_detect|r_data[6]~20, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[6]\, u_phase_diff_detect|r_data[6], phase_test2, 1
instance = comp, \u_phase_diff_detect|always5~1\, u_phase_diff_detect|always5~1, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[7]~22\, u_phase_diff_detect|r_data[7]~22, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_data[7]\, u_phase_diff_detect|r_data[7], phase_test2, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_sig1~0\, u_phase_diff_detect|r_sig1~0, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_sig1\, u_phase_diff_detect|r_sig1, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_start1~0\, u_phase_diff_detect|r_start1~0, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_start1\, u_phase_diff_detect|r_start1, phase_test2, 1
instance = comp, \u_phase_diff_detect|always5~0\, u_phase_diff_detect|always5~0, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_detect_avail~1\, u_phase_diff_detect|r_detect_avail~1, phase_test2, 1
instance = comp, \u_phase_diff_detect|r_detect_avail\, u_phase_diff_detect|r_detect_avail, phase_test2, 1
instance = comp, \u_phase_diff_detect|clk_ref_prv\, u_phase_diff_detect|clk_ref_prv, phase_test2, 1
instance = comp, \u_phase_diff_detect|clk_fb_prv\, u_phase_diff_detect|clk_fb_prv, phase_test2, 1
instance = comp, \u_phase_diff_detect|have_flag~1\, u_phase_diff_detect|have_flag~1, phase_test2, 1
instance = comp, \u_phase_diff_detect|have_flag~2\, u_phase_diff_detect|have_flag~2, phase_test2, 1
instance = comp, \u_phase_diff_detect|flag_ok\, u_phase_diff_detect|flag_ok, phase_test2, 1
instance = comp, \u_phase_diff_detect|have_flag~0\, u_phase_diff_detect|have_flag~0, phase_test2, 1
instance = comp, \u_phase_diff_detect|have_flag~feeder\, u_phase_diff_detect|have_flag~feeder, phase_test2, 1
instance = comp, \u_phase_diff_detect|have_flag\, u_phase_diff_detect|have_flag, phase_test2, 1
instance = comp, \key~input\, key~input, phase_test2, 1
instance = comp, \u_uart_send|uart_en_d0\, u_uart_send|uart_en_d0, phase_test2, 1
instance = comp, \u_uart_send|uart_en_d1~feeder\, u_uart_send|uart_en_d1~feeder, phase_test2, 1
instance = comp, \u_uart_send|uart_en_d1\, u_uart_send|uart_en_d1, phase_test2, 1
instance = comp, \u_uart_send|tx_data~2\, u_uart_send|tx_data~2, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[0]~16\, u_uart_send|clk_cnt[0]~16, phase_test2, 1
instance = comp, \u_uart_send|tx_flag~0\, u_uart_send|tx_flag~0, phase_test2, 1
instance = comp, \u_uart_send|tx_flag\, u_uart_send|tx_flag, phase_test2, 1
instance = comp, \u_uart_send|LessThan0~0\, u_uart_send|LessThan0~0, phase_test2, 1
instance = comp, \u_uart_send|LessThan0~1\, u_uart_send|LessThan0~1, phase_test2, 1
instance = comp, \u_uart_send|LessThan0~2\, u_uart_send|LessThan0~2, phase_test2, 1
instance = comp, \u_uart_send|tx_cnt[3]~3\, u_uart_send|tx_cnt[3]~3, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[0]\, u_uart_send|clk_cnt[0], phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[1]~18\, u_uart_send|clk_cnt[1]~18, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[1]\, u_uart_send|clk_cnt[1], phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[2]~20\, u_uart_send|clk_cnt[2]~20, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[2]\, u_uart_send|clk_cnt[2], phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[3]~22\, u_uart_send|clk_cnt[3]~22, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[3]\, u_uart_send|clk_cnt[3], phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[4]~24\, u_uart_send|clk_cnt[4]~24, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[4]\, u_uart_send|clk_cnt[4], phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[5]~26\, u_uart_send|clk_cnt[5]~26, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[5]\, u_uart_send|clk_cnt[5], phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[6]~28\, u_uart_send|clk_cnt[6]~28, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[6]\, u_uart_send|clk_cnt[6], phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[7]~30\, u_uart_send|clk_cnt[7]~30, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[7]\, u_uart_send|clk_cnt[7], phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[8]~32\, u_uart_send|clk_cnt[8]~32, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[8]\, u_uart_send|clk_cnt[8], phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[9]~34\, u_uart_send|clk_cnt[9]~34, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[9]\, u_uart_send|clk_cnt[9], phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[10]~36\, u_uart_send|clk_cnt[10]~36, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[10]\, u_uart_send|clk_cnt[10], phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[11]~38\, u_uart_send|clk_cnt[11]~38, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[11]\, u_uart_send|clk_cnt[11], phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[12]~40\, u_uart_send|clk_cnt[12]~40, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[12]\, u_uart_send|clk_cnt[12], phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[13]~42\, u_uart_send|clk_cnt[13]~42, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[13]\, u_uart_send|clk_cnt[13], phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[14]~44\, u_uart_send|clk_cnt[14]~44, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[14]\, u_uart_send|clk_cnt[14], phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[15]~46\, u_uart_send|clk_cnt[15]~46, phase_test2, 1
instance = comp, \u_uart_send|clk_cnt[15]\, u_uart_send|clk_cnt[15], phase_test2, 1
instance = comp, \u_uart_send|tx_cnt[3]~0\, u_uart_send|tx_cnt[3]~0, phase_test2, 1
instance = comp, \u_uart_send|tx_cnt[3]~1\, u_uart_send|tx_cnt[3]~1, phase_test2, 1
instance = comp, \u_uart_send|tx_cnt~2\, u_uart_send|tx_cnt~2, phase_test2, 1
instance = comp, \u_uart_send|tx_cnt[0]\, u_uart_send|tx_cnt[0], phase_test2, 1
instance = comp, \u_uart_send|tx_cnt~4\, u_uart_send|tx_cnt~4, phase_test2, 1
instance = comp, \u_uart_send|tx_cnt[1]\, u_uart_send|tx_cnt[1], phase_test2, 1
instance = comp, \u_uart_send|always1~1\, u_uart_send|always1~1, phase_test2, 1
instance = comp, \u_uart_send|always1~2\, u_uart_send|always1~2, phase_test2, 1
instance = comp, \u_uart_send|always1~3\, u_uart_send|always1~3, phase_test2, 1
instance = comp, \u_uart_send|tx_cnt~6\, u_uart_send|tx_cnt~6, phase_test2, 1
instance = comp, \u_uart_send|tx_cnt[2]\, u_uart_send|tx_cnt[2], phase_test2, 1
instance = comp, \u_uart_send|Add1~0\, u_uart_send|Add1~0, phase_test2, 1
instance = comp, \u_uart_send|tx_cnt~5\, u_uart_send|tx_cnt~5, phase_test2, 1
instance = comp, \u_uart_send|tx_cnt[3]\, u_uart_send|tx_cnt[3], phase_test2, 1
instance = comp, \u_uart_send|always1~0\, u_uart_send|always1~0, phase_test2, 1
instance = comp, \u_uart_send|always1~4\, u_uart_send|always1~4, phase_test2, 1
instance = comp, \u_uart_send|tx_data[4]~1\, u_uart_send|tx_data[4]~1, phase_test2, 1
instance = comp, \u_uart_send|tx_data[5]\, u_uart_send|tx_data[5], phase_test2, 1
instance = comp, \u_uart_send|tx_data~5\, u_uart_send|tx_data~5, phase_test2, 1
instance = comp, \u_uart_send|tx_data[6]\, u_uart_send|tx_data[6], phase_test2, 1
instance = comp, \u_uart_send|tx_data~3\, u_uart_send|tx_data~3, phase_test2, 1
instance = comp, \u_uart_send|tx_data[4]\, u_uart_send|tx_data[4], phase_test2, 1
instance = comp, \u_uart_send|tx_data~4\, u_uart_send|tx_data~4, phase_test2, 1
instance = comp, \u_uart_send|tx_data[3]\, u_uart_send|tx_data[3], phase_test2, 1
instance = comp, \u_uart_send|Mux0~1\, u_uart_send|Mux0~1, phase_test2, 1
instance = comp, \u_uart_send|Mux0~2\, u_uart_send|Mux0~2, phase_test2, 1
instance = comp, \u_uart_send|tx_data~8\, u_uart_send|tx_data~8, phase_test2, 1
instance = comp, \u_uart_send|tx_data[1]\, u_uart_send|tx_data[1], phase_test2, 1
instance = comp, \u_uart_send|tx_data~6\, u_uart_send|tx_data~6, phase_test2, 1
instance = comp, \u_uart_send|tx_data[2]\, u_uart_send|tx_data[2], phase_test2, 1
instance = comp, \u_uart_send|tx_data~7\, u_uart_send|tx_data~7, phase_test2, 1
instance = comp, \u_uart_send|tx_data[0]\, u_uart_send|tx_data[0], phase_test2, 1
instance = comp, \u_uart_send|Mux0~3\, u_uart_send|Mux0~3, phase_test2, 1
instance = comp, \u_uart_send|Mux0~4\, u_uart_send|Mux0~4, phase_test2, 1
instance = comp, \u_uart_send|Mux0~5\, u_uart_send|Mux0~5, phase_test2, 1
instance = comp, \u_uart_send|tx_data~0\, u_uart_send|tx_data~0, phase_test2, 1
instance = comp, \u_uart_send|tx_data[7]\, u_uart_send|tx_data[7], phase_test2, 1
instance = comp, \u_uart_send|Mux0~0\, u_uart_send|Mux0~0, phase_test2, 1
instance = comp, \u_uart_send|Mux0~6\, u_uart_send|Mux0~6, phase_test2, 1
instance = comp, \u_uart_send|uart_txd~0\, u_uart_send|uart_txd~0, phase_test2, 1
instance = comp, \u_uart_send|uart_txd\, u_uart_send|uart_txd, phase_test2, 1
