[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Thu Dec  1 00:26:23 2022
[*]
[dumpfile] "/home/ieykamp/Olin/CompArch/olin-cafe-f22/labs/03_risc-v-cpu/rv32i_system.fst"
[dumpfile_mtime] "Thu Dec  1 00:22:30 2022"
[dumpfile_size] 13212
[savefile] "/home/ieykamp/Olin/CompArch/olin-cafe-f22/labs/03_risc-v-cpu/tests/rv32i_system.gtkw"
[timestart] 0
[size] 1846 1016
[pos] -1 -1
*-16.828230 155900 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] test_rv32i_system.
[treeopen] test_rv32i_system.UUT.
[treeopen] test_rv32i_system.UUT.CORE.
[treeopen] test_rv32i_system.UUT.CORE.REGISTER_FILE.
[treeopen] test_rv32i_system.UUT.MMU.
[sst_width] 459
[signals_width] 466
[sst_expanded] 1
[sst_vpaned_height] 355
@28
test_rv32i_system.UUT.CORE.rst
test_rv32i_system.UUT.CORE.clk
test_rv32i_system.UUT.CORE.PC_ena
@22
test_rv32i_system.UUT.CORE.PC[31:0]
test_rv32i_system.UUT.CORE.instruction[31:0]
@2024
^2 /home/ieykamp/Olin/CompArch/olin-cafe-f22/labs/03_risc-v-cpu/gtkwave_filters/instruction_types.txt
test_rv32i_system.UUT.CORE.instruction_type[2:0]
@2025
^1 /home/ieykamp/Olin/CompArch/olin-cafe-f22/labs/03_risc-v-cpu/gtkwave_filters/controller_fsm_filter.txt
test_rv32i_system.UUT.CORE.cpu_controller[5:0]
@28
test_rv32i_system.UUT.CORE.reg_write
@22
test_rv32i_system.UUT.CORE.rfile_wr_data[31:0]
test_rv32i_system.UUT.CORE.rd[4:0]
test_rv32i_system.UUT.CORE.rs2_value[31:0]
@28
test_rv32i_system.UUT.CORE.imm_control[1:0]
@200
-r_x24
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x24.q[31:0]
@200
-r_x28
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x28.q[31:0]
@200
-r_x01
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.d[31:0]
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
@28
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.ena
@200
-r_x18 = s2
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x18.d[31:0]
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x18.q[31:0]
@28
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x18.ena
@200
-R_ALU
@28
test_rv32i_system.UUT.CORE.alu_result_store_ena
@22
test_rv32i_system.UUT.CORE.alu_result[31:0]
test_rv32i_system.UUT.CORE.alu_result_temp[31:0]
test_rv32i_system.UUT.CORE.alu_src_a[31:0]
test_rv32i_system.UUT.CORE.alu_src_b[31:0]
@200
-R_READ_REGISTERS
@28
test_rv32i_system.UUT.CORE.alu_src_store_ena
@200
-R_READ_REGISTERS
@22
test_rv32i_system.UUT.CORE.reg_data1[31:0]
test_rv32i_system.UUT.CORE.reg_data2[31:0]
test_rv32i_system.UUT.CORE.rs1[4:0]
test_rv32i_system.UUT.CORE.rs2[4:0]
test_rv32i_system.UUT.CORE.immediate_extended[31:0]
@200
-r_x02
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x02.q[31:0]
@200
-r_x03
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x03.q[31:0]
@200
-r_x04
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x04.q[31:0]
@200
-r_x05
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x05.q[31:0]
@200
-r_x06
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x06.q[31:0]
@200
-r_x07
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x07.q[31:0]
@200
-r_x08
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x08.q[31:0]
@200
-r_x09
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x09.q[31:0]
[pattern_trace] 1
[pattern_trace] 0
