#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c6451033b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c645104f30 .scope module, "testbench" "testbench" 3 81;
 .timescale 0 0;
v000001c6451d52e0_0 .net "DataAdr", 31 0, v000001c6451d12f0_0;  1 drivers
v000001c6451d6be0_0 .net "MemWrite", 0 0, L_000001c6451d6500;  1 drivers
v000001c6451d6960_0 .net "WriteData", 31 0, L_000001c6451d6c80;  1 drivers
v000001c6451d57e0_0 .var "clk", 0 0;
v000001c6451d5c40_0 .var "reset", 0 0;
E_000001c6450fe790 .event negedge, v000001c6450f5f30_0;
S_000001c6451cd5f0 .scope module, "dut" "top" 3 90, 3 119 0, S_000001c645104f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000001c6451d5d80_0 .net "DataAdr", 31 0, v000001c6451d12f0_0;  alias, 1 drivers
v000001c6451d5ce0_0 .net "Instr", 31 0, L_000001c6450fa470;  1 drivers
v000001c6451d6b40_0 .net "MemWrite", 0 0, L_000001c6451d6500;  alias, 1 drivers
v000001c6451d59c0_0 .net "PC", 31 0, v000001c6451d1d90_0;  1 drivers
v000001c6451d5a60_0 .net "ReadData", 31 0, L_000001c6450fb040;  1 drivers
v000001c6451d5b00_0 .net "WriteData", 31 0, L_000001c6451d6c80;  alias, 1 drivers
v000001c6451d6780_0 .net "clk", 0 0, v000001c6451d57e0_0;  1 drivers
v000001c6451d6320_0 .net "reset", 0 0, v000001c6451d5c40_0;  1 drivers
S_000001c6451cd780 .scope module, "dmem" "dmem" 3 129, 3 342 0, S_000001c6451cd5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001c6450fb040 .functor BUFZ 32, L_000001c645231900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c6450f4630 .array "RAM", 0 63, 31 0;
v000001c6450f5a30_0 .net *"_ivl_0", 31 0, L_000001c645231900;  1 drivers
v000001c6450f5c10_0 .net *"_ivl_3", 29 0, L_000001c645230820;  1 drivers
v000001c6450f4810_0 .net "a", 31 0, v000001c6451d12f0_0;  alias, 1 drivers
v000001c6450f5f30_0 .net "clk", 0 0, v000001c6451d57e0_0;  alias, 1 drivers
v000001c6450f5fd0_0 .net "rd", 31 0, L_000001c6450fb040;  alias, 1 drivers
v000001c6450f4a90_0 .net "wd", 31 0, L_000001c6451d6c80;  alias, 1 drivers
v000001c6450f4950_0 .net "we", 0 0, L_000001c6451d6500;  alias, 1 drivers
E_000001c6450fec10 .event posedge, v000001c6450f5f30_0;
L_000001c645231900 .array/port v000001c6450f4630, L_000001c645230820;
L_000001c645230820 .part v000001c6451d12f0_0, 2, 30;
S_000001c6450c5f10 .scope module, "imem" "imem" 3 128, 3 331 0, S_000001c6451cd5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001c6450fa470 .functor BUFZ 32, L_000001c6452315e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c6450f6390 .array "RAM", 0 63, 31 0;
v000001c6450f6070_0 .net *"_ivl_0", 31 0, L_000001c6452315e0;  1 drivers
v000001c6450f6250_0 .net *"_ivl_3", 29 0, L_000001c645231360;  1 drivers
v000001c6450f6430_0 .net "a", 31 0, v000001c6451d1d90_0;  alias, 1 drivers
v000001c6450e9c60_0 .net "rd", 31 0, L_000001c6450fa470;  alias, 1 drivers
L_000001c6452315e0 .array/port v000001c6450f6390, L_000001c645231360;
L_000001c645231360 .part v000001c6451d1d90_0, 2, 30;
S_000001c6450c60a0 .scope module, "rvsingle" "riscvsingle" 3 126, 3 132 0, S_000001c6451cd5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v000001c6451d4bd0_0 .net "ALUControl", 2 0, v000001c64515d280_0;  1 drivers
v000001c6451d4130_0 .net "ALUResult", 31 0, v000001c6451d12f0_0;  alias, 1 drivers
v000001c6451d4d10_0 .net "ALUSrc", 0 0, L_000001c6451d5ec0;  1 drivers
v000001c6451d41d0_0 .net "ImmSrc", 1 0, L_000001c6451d5e20;  1 drivers
v000001c6451d43b0_0 .net "Instr", 31 0, L_000001c6450fa470;  alias, 1 drivers
v000001c6451d4ef0_0 .net "Jump", 0 0, L_000001c6451d5880;  1 drivers
v000001c6451d4f90_0 .net "MemWrite", 0 0, L_000001c6451d6500;  alias, 1 drivers
v000001c6451d5600_0 .net "PC", 31 0, v000001c6451d1d90_0;  alias, 1 drivers
v000001c6451d63c0_0 .net "PCSrc", 0 0, L_000001c6450fa780;  1 drivers
v000001c6451d6460_0 .net "ReadData", 31 0, L_000001c6450fb040;  alias, 1 drivers
v000001c6451d60a0_0 .net "RegWrite", 0 0, L_000001c6451d51a0;  1 drivers
v000001c6451d5560_0 .net "ResultSrc", 1 0, L_000001c6451d5f60;  1 drivers
v000001c6451d5100_0 .net "WriteData", 31 0, L_000001c6451d6c80;  alias, 1 drivers
v000001c6451d6640_0 .net "Zero", 0 0, L_000001c645230c80;  1 drivers
v000001c6451d6d20_0 .net "clk", 0 0, v000001c6451d57e0_0;  alias, 1 drivers
v000001c6451d5240_0 .net "reset", 0 0, v000001c6451d5c40_0;  alias, 1 drivers
L_000001c6451d6000 .part L_000001c6450fa470, 0, 7;
L_000001c6451d5ba0 .part L_000001c6450fa470, 12, 3;
L_000001c6451d65a0 .part L_000001c6450fa470, 30, 1;
S_000001c6450cfa50 .scope module, "c" "controller" 3 143, 3 154 0, S_000001c6450c60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
L_000001c6450fab70 .functor AND 1, L_000001c6451d5920, L_000001c645230c80, C4<1>, C4<1>;
L_000001c6450fa780 .functor OR 1, L_000001c6450fab70, L_000001c6451d5880, C4<0>, C4<0>;
v000001c64515cf60_0 .net "ALUControl", 2 0, v000001c64515d280_0;  alias, 1 drivers
v000001c64515cd80_0 .net "ALUOp", 1 0, L_000001c6451d5380;  1 drivers
v000001c64515d320_0 .net "ALUSrc", 0 0, L_000001c6451d5ec0;  alias, 1 drivers
v000001c64515c4c0_0 .net "Branch", 0 0, L_000001c6451d5920;  1 drivers
v000001c64515c880_0 .net "ImmSrc", 1 0, L_000001c6451d5e20;  alias, 1 drivers
v000001c64515c380_0 .net "Jump", 0 0, L_000001c6451d5880;  alias, 1 drivers
v000001c64515c420_0 .net "MemWrite", 0 0, L_000001c6451d6500;  alias, 1 drivers
v000001c64515c740_0 .net "PCSrc", 0 0, L_000001c6450fa780;  alias, 1 drivers
v000001c64515ce20_0 .net "RegWrite", 0 0, L_000001c6451d51a0;  alias, 1 drivers
v000001c64515cb00_0 .net "ResultSrc", 1 0, L_000001c6451d5f60;  alias, 1 drivers
v000001c64515d000_0 .net "Zero", 0 0, L_000001c645230c80;  alias, 1 drivers
v000001c64515d0a0_0 .net *"_ivl_2", 0 0, L_000001c6450fab70;  1 drivers
v000001c64515be80_0 .net "funct3", 2 0, L_000001c6451d5ba0;  1 drivers
v000001c64515c600_0 .net "funct7b5", 0 0, L_000001c6451d65a0;  1 drivers
v000001c64515c7e0_0 .net "op", 6 0, L_000001c6451d6000;  1 drivers
L_000001c6451d6e60 .part L_000001c6451d6000, 5, 1;
S_000001c6450cfbe0 .scope module, "ad" "aludec" 3 170, 3 201 0, S_000001c6450cfa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_000001c6450faa90 .functor AND 1, L_000001c6451d65a0, L_000001c6451d6e60, C4<1>, C4<1>;
v000001c64515d280_0 .var "ALUControl", 2 0;
v000001c64515d3c0_0 .net "ALUOp", 1 0, L_000001c6451d5380;  alias, 1 drivers
v000001c64515c1a0_0 .net "RtypeSub", 0 0, L_000001c6450faa90;  1 drivers
v000001c64515c060_0 .net "funct3", 2 0, L_000001c6451d5ba0;  alias, 1 drivers
v000001c64515bfc0_0 .net "funct7b5", 0 0, L_000001c6451d65a0;  alias, 1 drivers
v000001c64515c920_0 .net "opb5", 0 0, L_000001c6451d6e60;  1 drivers
E_000001c6450fe890 .event anyedge, v000001c64515d3c0_0, v000001c64515c060_0, v000001c64515c1a0_0;
S_000001c6450cf520 .scope module, "md" "maindec" 3 168, 3 175 0, S_000001c6450cfa50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v000001c64515c6a0_0 .net "ALUOp", 1 0, L_000001c6451d5380;  alias, 1 drivers
v000001c64515c100_0 .net "ALUSrc", 0 0, L_000001c6451d5ec0;  alias, 1 drivers
v000001c64515ca60_0 .net "Branch", 0 0, L_000001c6451d5920;  alias, 1 drivers
v000001c64515c9c0_0 .net "ImmSrc", 1 0, L_000001c6451d5e20;  alias, 1 drivers
v000001c64515cec0_0 .net "Jump", 0 0, L_000001c6451d5880;  alias, 1 drivers
v000001c64515cc40_0 .net "MemWrite", 0 0, L_000001c6451d6500;  alias, 1 drivers
v000001c64515c240_0 .net "RegWrite", 0 0, L_000001c6451d51a0;  alias, 1 drivers
v000001c64515cba0_0 .net "ResultSrc", 1 0, L_000001c6451d5f60;  alias, 1 drivers
v000001c64515b980_0 .net *"_ivl_10", 10 0, v000001c64515c2e0_0;  1 drivers
v000001c64515c2e0_0 .var "controls", 10 0;
v000001c64515c560_0 .net "op", 6 0, L_000001c6451d6000;  alias, 1 drivers
E_000001c6450fe990 .event anyedge, v000001c64515c560_0;
L_000001c6451d51a0 .part v000001c64515c2e0_0, 10, 1;
L_000001c6451d5e20 .part v000001c64515c2e0_0, 8, 2;
L_000001c6451d5ec0 .part v000001c64515c2e0_0, 7, 1;
L_000001c6451d6500 .part v000001c64515c2e0_0, 6, 1;
L_000001c6451d5f60 .part v000001c64515c2e0_0, 4, 2;
L_000001c6451d5920 .part v000001c64515c2e0_0, 3, 1;
L_000001c6451d5380 .part v000001c64515c2e0_0, 1, 2;
L_000001c6451d5880 .part v000001c64515c2e0_0, 0, 1;
S_000001c6450cf6b0 .scope module, "dp" "datapath" 3 147, 3 227 0, S_000001c6450c60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
v000001c6451d3190_0 .net "ALUControl", 2 0, v000001c64515d280_0;  alias, 1 drivers
v000001c6451d3a50_0 .net "ALUResult", 31 0, v000001c6451d12f0_0;  alias, 1 drivers
v000001c6451d46d0_0 .net "ALUSrc", 0 0, L_000001c6451d5ec0;  alias, 1 drivers
v000001c6451d4630_0 .net "ImmExt", 31 0, v000001c6451d1750_0;  1 drivers
v000001c6451d32d0_0 .net "ImmSrc", 1 0, L_000001c6451d5e20;  alias, 1 drivers
v000001c6451d3e10_0 .net "Instr", 31 0, L_000001c6450fa470;  alias, 1 drivers
v000001c6451d3eb0_0 .net "PC", 31 0, v000001c6451d1d90_0;  alias, 1 drivers
v000001c6451d4810_0 .net "PCNext", 31 0, L_000001c6451d61e0;  1 drivers
v000001c6451d4450_0 .net "PCPlus4", 31 0, L_000001c6451d6dc0;  1 drivers
v000001c6451d3ff0_0 .net "PCSrc", 0 0, L_000001c6450fa780;  alias, 1 drivers
v000001c6451d3b90_0 .net "PCTarget", 31 0, L_000001c6451d6140;  1 drivers
v000001c6451d4090_0 .net "ReadData", 31 0, L_000001c6450fb040;  alias, 1 drivers
v000001c6451d3730_0 .net "RegWrite", 0 0, L_000001c6451d51a0;  alias, 1 drivers
v000001c6451d48b0_0 .net "Result", 31 0, L_000001c645230500;  1 drivers
v000001c6451d3cd0_0 .net "ResultSrc", 1 0, L_000001c6451d5f60;  alias, 1 drivers
v000001c6451d4e50_0 .net "SrcA", 31 0, L_000001c6451d6a00;  1 drivers
v000001c6451d4c70_0 .net "SrcB", 31 0, L_000001c645230aa0;  1 drivers
v000001c6451d3410_0 .net "WriteData", 31 0, L_000001c6451d6c80;  alias, 1 drivers
v000001c6451d4950_0 .net "Zero", 0 0, L_000001c645230c80;  alias, 1 drivers
v000001c6451d3d70_0 .net "clk", 0 0, v000001c6451d57e0_0;  alias, 1 drivers
v000001c6451d4b30_0 .net "reset", 0 0, v000001c6451d5c40_0;  alias, 1 drivers
L_000001c6451d6f00 .part L_000001c6450fa470, 15, 5;
L_000001c6451d6fa0 .part L_000001c6450fa470, 20, 5;
L_000001c6451d5740 .part L_000001c6450fa470, 7, 5;
L_000001c645230a00 .part L_000001c6450fa470, 7, 25;
S_000001c6450b4bd0 .scope module, "alu" "alu" 3 257, 3 354 0, S_000001c6450cf6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000001c6450fa7f0 .functor NOT 32, L_000001c645230aa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c6450facc0 .functor NOT 1, L_000001c645231860, C4<0>, C4<0>, C4<0>;
L_000001c6450fad30 .functor NOT 1, L_000001c645231540, C4<0>, C4<0>, C4<0>;
L_000001c6450fa8d0 .functor AND 1, L_000001c6450facc0, L_000001c6450fad30, C4<1>, C4<1>;
L_000001c6450fa860 .functor NOT 1, L_000001c645231180, C4<0>, C4<0>, C4<0>;
L_000001c6450fae10 .functor AND 1, L_000001c6450fa860, L_000001c645230be0, C4<1>, C4<1>;
L_000001c6450fa940 .functor OR 1, L_000001c6450fa8d0, L_000001c6450fae10, C4<0>, C4<0>;
L_000001c6450fa390 .functor XOR 1, L_000001c6452314a0, L_000001c645230960, C4<0>, C4<0>;
L_000001c6450fafd0 .functor XOR 1, L_000001c6450fa390, L_000001c645230460, C4<0>, C4<0>;
L_000001c6450fa9b0 .functor NOT 1, L_000001c6450fafd0, C4<0>, C4<0>, C4<0>;
L_000001c6450fabe0 .functor XOR 1, L_000001c645231c20, L_000001c6452310e0, C4<0>, C4<0>;
L_000001c6450fa240 .functor AND 1, L_000001c6450fa9b0, L_000001c6450fabe0, C4<1>, C4<1>;
L_000001c6450faef0 .functor AND 1, L_000001c6450fa240, L_000001c6450fa940, C4<1>, C4<1>;
v000001c64515d140_0 .net *"_ivl_1", 0 0, L_000001c645230b40;  1 drivers
v000001c64515d1e0_0 .net *"_ivl_10", 31 0, L_000001c6452306e0;  1 drivers
L_000001c6451d7350 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c64515d460_0 .net *"_ivl_13", 30 0, L_000001c6451d7350;  1 drivers
v000001c64515bc00_0 .net *"_ivl_17", 0 0, L_000001c645231860;  1 drivers
v000001c64515d500_0 .net *"_ivl_18", 0 0, L_000001c6450facc0;  1 drivers
v000001c64515bca0_0 .net *"_ivl_2", 31 0, L_000001c6450fa7f0;  1 drivers
v000001c64515d5a0_0 .net *"_ivl_21", 0 0, L_000001c645231540;  1 drivers
v000001c64515d640_0 .net *"_ivl_22", 0 0, L_000001c6450fad30;  1 drivers
v000001c64515b7a0_0 .net *"_ivl_24", 0 0, L_000001c6450fa8d0;  1 drivers
v000001c64515bd40_0 .net *"_ivl_27", 0 0, L_000001c645231180;  1 drivers
v000001c64515b840_0 .net *"_ivl_28", 0 0, L_000001c6450fa860;  1 drivers
v000001c64515b8e0_0 .net *"_ivl_31", 0 0, L_000001c645230be0;  1 drivers
v000001c64515ba20_0 .net *"_ivl_32", 0 0, L_000001c6450fae10;  1 drivers
L_000001c6451d7398 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c64515bb60_0 .net/2u *"_ivl_36", 31 0, L_000001c6451d7398;  1 drivers
v000001c64515bac0_0 .net *"_ivl_41", 0 0, L_000001c6452314a0;  1 drivers
v000001c64515bde0_0 .net *"_ivl_43", 0 0, L_000001c645230960;  1 drivers
v000001c64515bf20_0 .net *"_ivl_44", 0 0, L_000001c6450fa390;  1 drivers
v000001c6451d03f0_0 .net *"_ivl_47", 0 0, L_000001c645230460;  1 drivers
v000001c6451d1070_0 .net *"_ivl_48", 0 0, L_000001c6450fafd0;  1 drivers
v000001c6451d0210_0 .net *"_ivl_50", 0 0, L_000001c6450fa9b0;  1 drivers
v000001c6451d11b0_0 .net *"_ivl_53", 0 0, L_000001c645231c20;  1 drivers
v000001c6451d1930_0 .net *"_ivl_55", 0 0, L_000001c6452310e0;  1 drivers
v000001c6451d1610_0 .net *"_ivl_56", 0 0, L_000001c6450fabe0;  1 drivers
v000001c6451d1cf0_0 .net *"_ivl_58", 0 0, L_000001c6450fa240;  1 drivers
v000001c6451d1b10_0 .net *"_ivl_6", 31 0, L_000001c645231040;  1 drivers
v000001c6451d0490_0 .net *"_ivl_9", 0 0, L_000001c645230780;  1 drivers
v000001c6451d16b0_0 .net "a", 31 0, L_000001c6451d6a00;  alias, 1 drivers
v000001c6451d1390_0 .net "alucontrol", 2 0, v000001c64515d280_0;  alias, 1 drivers
v000001c6451d1f70_0 .net "b", 31 0, L_000001c645230aa0;  alias, 1 drivers
v000001c6451d05d0_0 .net "condinvb", 31 0, L_000001c645230fa0;  1 drivers
v000001c6451d14d0_0 .net "isAddSub", 0 0, L_000001c6450fa940;  1 drivers
v000001c6451d12f0_0 .var "result", 31 0;
v000001c6451d17f0_0 .net "sum", 31 0, L_000001c645231400;  1 drivers
v000001c6451d1570_0 .net "v", 0 0, L_000001c6450faef0;  1 drivers
v000001c6451d0ad0_0 .net "zero", 0 0, L_000001c645230c80;  alias, 1 drivers
E_000001c6450ff150/0 .event anyedge, v000001c64515d280_0, v000001c6451d17f0_0, v000001c6451d16b0_0, v000001c6451d1f70_0;
E_000001c6450ff150/1 .event anyedge, v000001c6451d17f0_0, v000001c6451d1570_0, v000001c6451d1f70_0;
E_000001c6450ff150 .event/or E_000001c6450ff150/0, E_000001c6450ff150/1;
L_000001c645230b40 .part v000001c64515d280_0, 0, 1;
L_000001c645230fa0 .functor MUXZ 32, L_000001c645230aa0, L_000001c6450fa7f0, L_000001c645230b40, C4<>;
L_000001c645231040 .arith/sum 32, L_000001c6451d6a00, L_000001c645230fa0;
L_000001c645230780 .part v000001c64515d280_0, 0, 1;
L_000001c6452306e0 .concat [ 1 31 0 0], L_000001c645230780, L_000001c6451d7350;
L_000001c645231400 .arith/sum 32, L_000001c645231040, L_000001c6452306e0;
L_000001c645231860 .part v000001c64515d280_0, 2, 1;
L_000001c645231540 .part v000001c64515d280_0, 1, 1;
L_000001c645231180 .part v000001c64515d280_0, 1, 1;
L_000001c645230be0 .part v000001c64515d280_0, 0, 1;
L_000001c645230c80 .cmp/eq 32, v000001c6451d12f0_0, L_000001c6451d7398;
L_000001c6452314a0 .part v000001c64515d280_0, 0, 1;
L_000001c645230960 .part L_000001c6451d6a00, 31, 1;
L_000001c645230460 .part L_000001c645230aa0, 31, 1;
L_000001c645231c20 .part L_000001c6451d6a00, 31, 1;
L_000001c6452310e0 .part L_000001c645231400, 31, 1;
S_000001c6450d2fa0 .scope module, "ext" "extend" 3 253, 3 287 0, S_000001c6450cf6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v000001c6451d1750_0 .var "immext", 31 0;
v000001c6451d0710_0 .net "immsrc", 1 0, L_000001c6451d5e20;  alias, 1 drivers
v000001c6451d1bb0_0 .net "instr", 31 7, L_000001c645230a00;  1 drivers
E_000001c6450feb90/0 .event anyedge, v000001c64515c9c0_0, v000001c6451d1bb0_0, v000001c6451d1bb0_0, v000001c6451d1bb0_0;
E_000001c6450feb90/1 .event anyedge, v000001c6451d1bb0_0, v000001c6451d1bb0_0, v000001c6451d1bb0_0, v000001c6451d1bb0_0;
E_000001c6450feb90/2 .event anyedge, v000001c6451d1bb0_0, v000001c6451d1bb0_0, v000001c6451d1bb0_0;
E_000001c6450feb90 .event/or E_000001c6450feb90/0, E_000001c6450feb90/1, E_000001c6450feb90/2;
S_000001c6450d3130 .scope module, "pcadd4" "adder" 3 246, 3 281 0, S_000001c6450cf6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001c6451d08f0_0 .net "a", 31 0, v000001c6451d1d90_0;  alias, 1 drivers
L_000001c6451d70c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c6451d1430_0 .net "b", 31 0, L_000001c6451d70c8;  1 drivers
v000001c6451d1890_0 .net "y", 31 0, L_000001c6451d6dc0;  alias, 1 drivers
L_000001c6451d6dc0 .arith/sum 32, v000001c6451d1d90_0, L_000001c6451d70c8;
S_000001c6450ce010 .scope module, "pcaddbranch" "adder" 3 247, 3 281 0, S_000001c6450cf6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001c6451d19d0_0 .net "a", 31 0, v000001c6451d1d90_0;  alias, 1 drivers
v000001c6451d1a70_0 .net "b", 31 0, v000001c6451d1750_0;  alias, 1 drivers
v000001c6451d0670_0 .net "y", 31 0, L_000001c6451d6140;  alias, 1 drivers
L_000001c6451d6140 .arith/sum 32, v000001c6451d1d90_0, v000001c6451d1750_0;
S_000001c6450ce1a0 .scope module, "pcmux" "mux2" 3 248, 3 315 0, S_000001c6450cf6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001c6450fed10 .param/l "WIDTH" 0 3 315, +C4<00000000000000000000000000100000>;
v000001c6451d1e30_0 .net "d0", 31 0, L_000001c6451d6dc0;  alias, 1 drivers
v000001c6451d1110_0 .net "d1", 31 0, L_000001c6451d6140;  alias, 1 drivers
v000001c6451d0170_0 .net "s", 0 0, L_000001c6450fa780;  alias, 1 drivers
v000001c6451d1c50_0 .net "y", 31 0, L_000001c6451d61e0;  alias, 1 drivers
L_000001c6451d61e0 .functor MUXZ 32, L_000001c6451d6dc0, L_000001c6451d6140, L_000001c6450fa780, C4<>;
S_000001c6450c92c0 .scope module, "pcreg" "flopr" 3 245, 3 305 0, S_000001c6450cf6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001c6450fed50 .param/l "WIDTH" 0 3 305, +C4<00000000000000000000000000100000>;
v000001c6451d07b0_0 .net "clk", 0 0, v000001c6451d57e0_0;  alias, 1 drivers
v000001c6451d02b0_0 .net "d", 31 0, L_000001c6451d61e0;  alias, 1 drivers
v000001c6451d1d90_0 .var "q", 31 0;
v000001c6451d0990_0 .net "reset", 0 0, v000001c6451d5c40_0;  alias, 1 drivers
E_000001c6450fef90 .event posedge, v000001c6451d0990_0, v000001c6450f5f30_0;
S_000001c6450c9450 .scope module, "resultmux" "mux3" 3 258, 3 323 0, S_000001c6450cf6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001c6450fed90 .param/l "WIDTH" 0 3 323, +C4<00000000000000000000000000100000>;
v000001c6451d1ed0_0 .net *"_ivl_1", 0 0, L_000001c645230d20;  1 drivers
v000001c6451d0b70_0 .net *"_ivl_3", 0 0, L_000001c645230dc0;  1 drivers
v000001c6451d00d0_0 .net *"_ivl_4", 31 0, L_000001c645231ae0;  1 drivers
v000001c6451d0350_0 .net "d0", 31 0, v000001c6451d12f0_0;  alias, 1 drivers
v000001c6451d0850_0 .net "d1", 31 0, L_000001c6450fb040;  alias, 1 drivers
v000001c6451d0d50_0 .net "d2", 31 0, L_000001c6451d6dc0;  alias, 1 drivers
v000001c6451d0a30_0 .net "s", 1 0, L_000001c6451d5f60;  alias, 1 drivers
v000001c6451d0df0_0 .net "y", 31 0, L_000001c645230500;  alias, 1 drivers
L_000001c645230d20 .part L_000001c6451d5f60, 1, 1;
L_000001c645230dc0 .part L_000001c6451d5f60, 0, 1;
L_000001c645231ae0 .functor MUXZ 32, v000001c6451d12f0_0, L_000001c6450fb040, L_000001c645230dc0, C4<>;
L_000001c645230500 .functor MUXZ 32, L_000001c645231ae0, L_000001c6451d6dc0, L_000001c645230d20, C4<>;
S_000001c6451d20e0 .scope module, "rf" "regfile" 3 251, 3 261 0, S_000001c6450cf6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001c6451d0530_0 .net *"_ivl_0", 31 0, L_000001c6451d6280;  1 drivers
v000001c6451d1250_0 .net *"_ivl_10", 6 0, L_000001c6451d5420;  1 drivers
L_000001c6451d71a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c6451d0c10_0 .net *"_ivl_13", 1 0, L_000001c6451d71a0;  1 drivers
L_000001c6451d71e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c6451d0cb0_0 .net/2u *"_ivl_14", 31 0, L_000001c6451d71e8;  1 drivers
v000001c6451d0e90_0 .net *"_ivl_18", 31 0, L_000001c6451d54c0;  1 drivers
L_000001c6451d7230 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c6451d0f30_0 .net *"_ivl_21", 26 0, L_000001c6451d7230;  1 drivers
L_000001c6451d7278 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c6451d0fd0_0 .net/2u *"_ivl_22", 31 0, L_000001c6451d7278;  1 drivers
v000001c6451d3550_0 .net *"_ivl_24", 0 0, L_000001c6451d68c0;  1 drivers
v000001c6451d49f0_0 .net *"_ivl_26", 31 0, L_000001c6451d6aa0;  1 drivers
v000001c6451d30f0_0 .net *"_ivl_28", 6 0, L_000001c6451d56a0;  1 drivers
L_000001c6451d7110 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c6451d35f0_0 .net *"_ivl_3", 26 0, L_000001c6451d7110;  1 drivers
L_000001c6451d72c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c6451d4770_0 .net *"_ivl_31", 1 0, L_000001c6451d72c0;  1 drivers
L_000001c6451d7308 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c6451d3af0_0 .net/2u *"_ivl_32", 31 0, L_000001c6451d7308;  1 drivers
L_000001c6451d7158 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c6451d34b0_0 .net/2u *"_ivl_4", 31 0, L_000001c6451d7158;  1 drivers
v000001c6451d3870_0 .net *"_ivl_6", 0 0, L_000001c6451d66e0;  1 drivers
v000001c6451d4590_0 .net *"_ivl_8", 31 0, L_000001c6451d6820;  1 drivers
v000001c6451d37d0_0 .net "a1", 4 0, L_000001c6451d6f00;  1 drivers
v000001c6451d4270_0 .net "a2", 4 0, L_000001c6451d6fa0;  1 drivers
v000001c6451d3910_0 .net "a3", 4 0, L_000001c6451d5740;  1 drivers
v000001c6451d4a90_0 .net "clk", 0 0, v000001c6451d57e0_0;  alias, 1 drivers
v000001c6451d3f50_0 .net "rd1", 31 0, L_000001c6451d6a00;  alias, 1 drivers
v000001c6451d3230_0 .net "rd2", 31 0, L_000001c6451d6c80;  alias, 1 drivers
v000001c6451d3c30 .array "rf", 0 31, 31 0;
v000001c6451d3370_0 .net "wd3", 31 0, L_000001c645230500;  alias, 1 drivers
v000001c6451d4310_0 .net "we3", 0 0, L_000001c6451d51a0;  alias, 1 drivers
L_000001c6451d6280 .concat [ 5 27 0 0], L_000001c6451d6f00, L_000001c6451d7110;
L_000001c6451d66e0 .cmp/ne 32, L_000001c6451d6280, L_000001c6451d7158;
L_000001c6451d6820 .array/port v000001c6451d3c30, L_000001c6451d5420;
L_000001c6451d5420 .concat [ 5 2 0 0], L_000001c6451d6f00, L_000001c6451d71a0;
L_000001c6451d6a00 .functor MUXZ 32, L_000001c6451d71e8, L_000001c6451d6820, L_000001c6451d66e0, C4<>;
L_000001c6451d54c0 .concat [ 5 27 0 0], L_000001c6451d6fa0, L_000001c6451d7230;
L_000001c6451d68c0 .cmp/ne 32, L_000001c6451d54c0, L_000001c6451d7278;
L_000001c6451d6aa0 .array/port v000001c6451d3c30, L_000001c6451d56a0;
L_000001c6451d56a0 .concat [ 5 2 0 0], L_000001c6451d6fa0, L_000001c6451d72c0;
L_000001c6451d6c80 .functor MUXZ 32, L_000001c6451d7308, L_000001c6451d6aa0, L_000001c6451d68c0, C4<>;
S_000001c6451d2a40 .scope module, "srcbmux" "mux2" 3 256, 3 315 0, S_000001c6450cf6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001c6450ff1d0 .param/l "WIDTH" 0 3 315, +C4<00000000000000000000000000100000>;
v000001c6451d39b0_0 .net "d0", 31 0, L_000001c6451d6c80;  alias, 1 drivers
v000001c6451d4db0_0 .net "d1", 31 0, v000001c6451d1750_0;  alias, 1 drivers
v000001c6451d44f0_0 .net "s", 0 0, L_000001c6451d5ec0;  alias, 1 drivers
v000001c6451d3690_0 .net "y", 31 0, L_000001c645230aa0;  alias, 1 drivers
L_000001c645230aa0 .functor MUXZ 32, L_000001c6451d6c80, v000001c6451d1750_0, L_000001c6451d5ec0, C4<>;
    .scope S_000001c6450cf520;
T_0 ;
Ewait_0 .event/or E_000001c6450fe990, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001c64515c560_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v000001c64515c2e0_0, 0, 11;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v000001c64515c2e0_0, 0, 11;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v000001c64515c2e0_0, 0, 11;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v000001c64515c2e0_0, 0, 11;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v000001c64515c2e0_0, 0, 11;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v000001c64515c2e0_0, 0, 11;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v000001c64515c2e0_0, 0, 11;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c6450cfbe0;
T_1 ;
Ewait_1 .event/or E_000001c6450fe890, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001c64515d3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v000001c64515c060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001c64515d280_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v000001c64515c1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c64515d280_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c64515d280_0, 0, 3;
T_1.11 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001c64515d280_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001c64515d280_0, 0, 3;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c64515d280_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c64515d280_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c64515d280_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c6450c92c0;
T_2 ;
    %wait E_000001c6450fef90;
    %load/vec4 v000001c6451d0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c6451d1d90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c6451d02b0_0;
    %assign/vec4 v000001c6451d1d90_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c6451d20e0;
T_3 ;
    %wait E_000001c6450fec10;
    %load/vec4 v000001c6451d4310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001c6451d3370_0;
    %load/vec4 v000001c6451d3910_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c6451d3c30, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c6450d2fa0;
T_4 ;
Ewait_2 .event/or E_000001c6450feb90, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001c6451d0710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001c6451d1750_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001c6451d1bb0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001c6451d1bb0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c6451d1750_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001c6451d1bb0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001c6451d1bb0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c6451d1bb0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c6451d1750_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001c6451d1bb0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001c6451d1bb0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c6451d1bb0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c6451d1bb0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c6451d1750_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001c6451d1bb0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v000001c6451d1bb0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c6451d1bb0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c6451d1bb0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c6451d1750_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c6450b4bd0;
T_5 ;
Ewait_3 .event/or E_000001c6450ff150, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001c6451d1390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001c6451d12f0_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v000001c6451d17f0_0;
    %store/vec4 v000001c6451d12f0_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v000001c6451d17f0_0;
    %store/vec4 v000001c6451d12f0_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v000001c6451d16b0_0;
    %load/vec4 v000001c6451d1f70_0;
    %and;
    %store/vec4 v000001c6451d12f0_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v000001c6451d16b0_0;
    %load/vec4 v000001c6451d1f70_0;
    %or;
    %store/vec4 v000001c6451d12f0_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v000001c6451d16b0_0;
    %load/vec4 v000001c6451d1f70_0;
    %xor;
    %store/vec4 v000001c6451d12f0_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v000001c6451d17f0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v000001c6451d1570_0;
    %pad/u 32;
    %xor;
    %store/vec4 v000001c6451d12f0_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v000001c6451d16b0_0;
    %load/vec4 v000001c6451d1f70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c6451d12f0_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v000001c6451d16b0_0;
    %load/vec4 v000001c6451d1f70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001c6451d12f0_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c6450c5f10;
T_6 ;
    %vpi_call/w 3 337 "$readmemh", "riscvtest.txt", v000001c6450f6390 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001c6451cd780;
T_7 ;
    %wait E_000001c6450fec10;
    %load/vec4 v000001c6450f4950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c6450f4a90_0;
    %load/vec4 v000001c6450f4810_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c6450f4630, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c645104f30;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c6451d5c40_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c6451d5c40_0, 0;
    %end;
    .thread T_8;
    .scope S_000001c645104f30;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c6451d57e0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c6451d57e0_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c645104f30;
T_10 ;
    %wait E_000001c6450fe790;
    %load/vec4 v000001c6451d6be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001c6451d52e0_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001c6451d6960_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call/w 3 109 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 110 "$stop" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001c6451d52e0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call/w 3 112 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 113 "$stop" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "riscvsingle.sv";
