library ieee;
use ieee.std_logic_1164.all;
use work.gates.all;

entity Compuertas is
port (
			a0, b0, a1, b1, a2, b2, a3, b3: in std_logic; 
			F : out std_logic);
end Compuertas;


architecture flujo of Compuertas  is
begin
	F <= (a0 or b0) and (a1 or b1) and (a2 or b2) and (a3 or b3);
end flujo;


