
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../SPEC2017//641.leela_s-1083B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000000 cycles: 3152508 heartbeat IPC: 3.17208 cumulative IPC: 3.17208 (Simulation time: 0 hr 4 min 54 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6314155 heartbeat IPC: 3.16291 cumulative IPC: 3.16749 (Simulation time: 0 hr 9 min 27 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9486931 heartbeat IPC: 3.15181 cumulative IPC: 3.16225 (Simulation time: 0 hr 14 min 3 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 12644799 heartbeat IPC: 3.16669 cumulative IPC: 3.16336 (Simulation time: 0 hr 18 min 21 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 15801731 heartbeat IPC: 3.16763 cumulative IPC: 3.16421 (Simulation time: 0 hr 21 min 52 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 15801731 (Simulation time: 0 hr 21 min 52 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 42389514 heartbeat IPC: 0.376113 cumulative IPC: 0.376113 (Simulation time: 0 hr 25 min 33 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 69205768 heartbeat IPC: 0.372908 cumulative IPC: 0.374503 (Simulation time: 0 hr 29 min 26 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 95674745 heartbeat IPC: 0.377801 cumulative IPC: 0.375596 (Simulation time: 0 hr 33 min 16 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 122845353 heartbeat IPC: 0.368045 cumulative IPC: 0.373679 (Simulation time: 0 hr 37 min 2 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 149696651 heartbeat IPC: 0.372421 cumulative IPC: 0.373427 (Simulation time: 0 hr 40 min 25 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 176026126 heartbeat IPC: 0.379802 cumulative IPC: 0.374475 (Simulation time: 0 hr 43 min 37 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 202266540 heartbeat IPC: 0.381092 cumulative IPC: 0.375406 (Simulation time: 0 hr 46 min 47 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 228910651 heartbeat IPC: 0.375317 cumulative IPC: 0.375395 (Simulation time: 0 hr 49 min 58 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 255619814 heartbeat IPC: 0.374403 cumulative IPC: 0.375284 (Simulation time: 0 hr 53 min 5 sec) 
Heartbeat CPU 0 instructions: 150000000 cycles: 282079283 heartbeat IPC: 0.377937 cumulative IPC: 0.375548 (Simulation time: 0 hr 56 min 17 sec) 
Finished CPU 0 instructions: 100000002 cycles: 266277555 cumulative IPC: 0.375548 (Simulation time: 0 hr 56 min 17 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.375548 instructions: 100000002 cycles: 266277555

CPU 0 Average Load ROB stall cycles: 5.58324e+07
CPU 0 Fraction of times ROB stalled by Loads: 37.4673
CPU 0 Percentage of Load stall cycles in Total stall cycles: 8.09829e+08
Issued all: 55099082
Issued LT all: 43632636
rob_not_full_when_issued_lt_all: 40840661
Issued LT one: 33025499
rob_not_full_when_issued_lt_one: 30422554
 Total stall cycles: 215774859
 Total load stall cycles: 1747408040485905
Unique Load IPs: 1213
CPU 0 NUM of IPS identified critical: 2
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 0
gt_90_percent_before_Mac: 1
gt_75_percent_before_Mac: 1
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.0338248
average_stall_proportion_after: 0.0334201
Critical_IP_Detector_Accuracy_70: 0
Critical_IP_Detector_Accuracy_80: 0
Critical_IP_Detector_Accuracy_90: 0
Critical_IP_Detector_Coverage_70: 0
Critical_IP_Detector_Coverage_80: 0
Critical_IP_Detector_Coverage_90: 0
stat_90_percent_critical_ip_stalls_freq: 242482
stat_90_percent_non_critical_ip_stalls_freq: 18446744073709309134
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 6.13137
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 2.02246e-11
Critical_IP_ROB_Stalls_Bucket_0: 1483
Non-critical_IP_ROB_Stalls_Bucket_0: 10002399
Critical_IP_ROB_Stalls_Bucket_1: 403
Non-critical_IP_ROB_Stalls_Bucket_1: 888008
Critical_IP_ROB_Stalls_Bucket_2: 127
Non-critical_IP_ROB_Stalls_Bucket_2: 447056
Critical_IP_ROB_Stalls_Bucket_3: 64
Non-critical_IP_ROB_Stalls_Bucket_3: 160600
Critical_IP_ROB_Stalls_Bucket_4: 47
Non-critical_IP_ROB_Stalls_Bucket_4: 46933
Critical_IP_ROB_Stalls_Bucket_5: 23
Non-critical_IP_ROB_Stalls_Bucket_5: 19603
Critical_IP_ROB_Stalls_Bucket_6: 56
Non-critical_IP_ROB_Stalls_Bucket_6: 159491
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 240129
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 9763753
Critical_ROB_Stalls_Percent_0_Bucket_1: 2169
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 886242
Critical_ROB_Stalls_Percent_0_Bucket_2: 127
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 447056
Critical_ROB_Stalls_Percent_0_Bucket_3: 49
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 160615
Critical_ROB_Stalls_Percent_0_Bucket_4: 7
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 46973
Critical_ROB_Stalls_Percent_0_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 19626
Critical_ROB_Stalls_Percent_0_Bucket_6: 1
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 159546
Critical_ROB_Stalls_Percent_1_Bucket_0: 240129
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 9763753
Critical_ROB_Stalls_Percent_1_Bucket_1: 2169
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 886242
Critical_ROB_Stalls_Percent_1_Bucket_2: 127
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 447056
Critical_ROB_Stalls_Percent_1_Bucket_3: 49
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 160615
Critical_ROB_Stalls_Percent_1_Bucket_4: 7
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 46973
Critical_ROB_Stalls_Percent_1_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 19626
Critical_ROB_Stalls_Percent_1_Bucket_6: 1
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 159546
Critical_ROB_Stalls_Percent_2_Bucket_0: 240129
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 9763753
Critical_ROB_Stalls_Percent_2_Bucket_1: 2169
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 886242
Critical_ROB_Stalls_Percent_2_Bucket_2: 127
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 447056
Critical_ROB_Stalls_Percent_2_Bucket_3: 49
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 160615
Critical_ROB_Stalls_Percent_2_Bucket_4: 7
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 46973
Critical_ROB_Stalls_Percent_2_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 19626
Critical_ROB_Stalls_Percent_2_Bucket_6: 1
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 159546
Critical_ROB_Stalls_Percent_3_Bucket_0: 240129
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 9763753
Critical_ROB_Stalls_Percent_3_Bucket_1: 2169
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 886242
Critical_ROB_Stalls_Percent_3_Bucket_2: 127
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 447056
Critical_ROB_Stalls_Percent_3_Bucket_3: 49
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 160615
Critical_ROB_Stalls_Percent_3_Bucket_4: 7
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 46973
Critical_ROB_Stalls_Percent_3_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 19626
Critical_ROB_Stalls_Percent_3_Bucket_6: 1
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 159546
Critical_ROB_Stalls_Percent_4_Bucket_0: 240129
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 9763753
Critical_ROB_Stalls_Percent_4_Bucket_1: 2169
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 886242
Critical_ROB_Stalls_Percent_4_Bucket_2: 127
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 447056
Critical_ROB_Stalls_Percent_4_Bucket_3: 49
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 160615
Critical_ROB_Stalls_Percent_4_Bucket_4: 7
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 46973
Critical_ROB_Stalls_Percent_4_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 19626
Critical_ROB_Stalls_Percent_4_Bucket_6: 1
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 159546
Critical_ROB_Stalls_Percent_5_Bucket_0: 240129
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 9763753
Critical_ROB_Stalls_Percent_5_Bucket_1: 2169
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 886242
Critical_ROB_Stalls_Percent_5_Bucket_2: 127
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 447056
Critical_ROB_Stalls_Percent_5_Bucket_3: 49
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 160615
Critical_ROB_Stalls_Percent_5_Bucket_4: 7
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 46973
Critical_ROB_Stalls_Percent_5_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 19626
Critical_ROB_Stalls_Percent_5_Bucket_6: 1
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 159546
Critical_ROB_Stalls_Percent_6_Bucket_0: 240129
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 9763753
Critical_ROB_Stalls_Percent_6_Bucket_1: 2169
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 886242
Critical_ROB_Stalls_Percent_6_Bucket_2: 127
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 447056
Critical_ROB_Stalls_Percent_6_Bucket_3: 49
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 160615
Critical_ROB_Stalls_Percent_6_Bucket_4: 7
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 46973
Critical_ROB_Stalls_Percent_6_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 19626
Critical_ROB_Stalls_Percent_6_Bucket_6: 1
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 159546
Critical_ROB_Stalls_Percent_7_Bucket_0: 240129
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 9763753
Critical_ROB_Stalls_Percent_7_Bucket_1: 2169
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 886242
Critical_ROB_Stalls_Percent_7_Bucket_2: 127
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 447056
Critical_ROB_Stalls_Percent_7_Bucket_3: 49
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 160615
Critical_ROB_Stalls_Percent_7_Bucket_4: 7
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 46973
Critical_ROB_Stalls_Percent_7_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 19626
Critical_ROB_Stalls_Percent_7_Bucket_6: 1
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 159546
Critical_ROB_Stalls_Percent_8_Bucket_0: 240129
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 9763753
Critical_ROB_Stalls_Percent_8_Bucket_1: 2169
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 886242
Critical_ROB_Stalls_Percent_8_Bucket_2: 127
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 447056
Critical_ROB_Stalls_Percent_8_Bucket_3: 49
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 160615
Critical_ROB_Stalls_Percent_8_Bucket_4: 7
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 46973
Critical_ROB_Stalls_Percent_8_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 19626
Critical_ROB_Stalls_Percent_8_Bucket_6: 1
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 159546
Average ROB occupancy Load Stall Begin: 28.239
Average ROB occupancy Load Stall End: 31.9423
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 45.7333
Average ROB occupancy Critical Load Stall End: 58.7412
Min ROB occupancy Critical Load Stall Begin: 3
Max ROB occupancy Critical Load Stall Begin: 352
Min ROB occupancy Critical Load Stall End: 3
Max ROB occupancy Critical Load Stall End: 352
 ROB Load Stall Begin Bucket Count 0: 10319904
 ROB Load Stall End Bucket Count 0: 10003882
 ROB Critical Load Stall Begin Bucket Count 0: 211
 ROB Critical Load Stall End Bucket Count 0: 179
 ROB Load Stall Begin Bucket Count 1: 639022
 ROB Load Stall End Bucket Count 1: 888411
 ROB Critical Load Stall Begin Bucket Count 1: 10
 ROB Critical Load Stall End Bucket Count 1: 41
 ROB Load Stall Begin Bucket Count 2: 409981
 ROB Load Stall End Bucket Count 2: 447183
 ROB Critical Load Stall Begin Bucket Count 2: 16
 ROB Critical Load Stall End Bucket Count 2: 17
 ROB Load Stall Begin Bucket Count 3: 140372
 ROB Load Stall End Bucket Count 3: 160664
 ROB Critical Load Stall Begin Bucket Count 3: 6
 ROB Critical Load Stall End Bucket Count 3: 5
 ROB Load Stall Begin Bucket Count 4: 41652
 ROB Load Stall End Bucket Count 4: 46980
 ROB Critical Load Stall Begin Bucket Count 4: 6
 ROB Critical Load Stall End Bucket Count 4: 6
 ROB Load Stall Begin Bucket Count 5: 17444
 ROB Load Stall End Bucket Count 5: 19626
 ROB Critical Load Stall Begin Bucket Count 5: 2
 ROB Critical Load Stall End Bucket Count 5: 2
 ROB Load Stall Begin Bucket Count 6: 157918
 ROB Load Stall End Bucket Count 6: 159547
 ROB Critical Load Stall Begin Bucket Count 6: 4
 ROB Critical Load Stall End Bucket Count 6: 5
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 22
CIC Tag Read Accesses: 301731543
CIC Read Accesses: 0
CIC Tag Write Accesses: 1773
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:   16940542  HIT:   16940542  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:   16940542  HIT:   16940542  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:   19290358	FORWARD:          0	MERGED:    2349816	TO_CACHE:   16940542

DTLB TOTAL     ACCESS:   27924880  HIT:   27880712  MISS:      44168  HIT %:    99.8418  MISS %:   0.158167   MPKI: 0.44168
DTLB LOAD TRANSLATION ACCESS:   27924880  HIT:   27880712  MISS:      44168  HIT %:    99.8418  MISS %:   0.158167   MPKI: 0.44168
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.47328 cycles
DTLB RQ	ACCESS:   31734657	FORWARD:          0	MERGED:    3808803	TO_CACHE:   27925854

STLB TOTAL     ACCESS:      45440  HIT:      45318  MISS:        122  HIT %:    99.7315  MISS %:   0.268486   MPKI: 0.00122
STLB LOAD TRANSLATION ACCESS:      44168  HIT:      44046  MISS:        122  HIT %:    99.7238  MISS %:   0.276218   MPKI: 0.00122
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:       1272  HIT:       1272  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 170.352 cycles
STLB RQ	ACCESS:      45617	FORWARD:          0	MERGED:        177	TO_CACHE:      45440

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   31691958  HIT:   31427301  MISS:     264657  HIT %:    99.1649  MISS %:   0.835092   MPKI: 2.64657
L1D LOAD      ACCESS:   20313109  HIT:   20080146  MISS:     232963  HIT %:    98.8531  MISS %:    1.14686   MPKI: 2.32963
L1D RFO       ACCESS:   11377653  HIT:   11346421  MISS:      31232  HIT %:    99.7255  MISS %:   0.274503   MPKI: 0.31232
L1D PREFETCH  ACCESS:       1196  HIT:        734  MISS:        462  HIT %:    61.3712  MISS %:    38.6288   MPKI: 0.00462
L1D PREFETCH  REQUESTED:       2909  ISSUED:       2909  USEFUL:        212  USELESS:        359
L1D USEFUL LOAD PREFETCHES:        212 PREFETCH ISSUED TO LOWER LEVEL:        514  ACCURACY: 41.2451
L1D TIMELY PREFETCHES:        212 LATE PREFETCHES: 52 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 514 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 52636.6 cycles
L1D RQ	ACCESS:   26089750	FORWARD:          0	MERGED:    4595784	TO_CACHE:   20317878
L1D WQ	ACCESS:   11615694	FORWARD:    1176099	MERGED:     198915	TO_CACHE:   11416779
L1D PQ	ACCESS:       1460	FORWARD:          0	MERGED:          0	TO_CACHE:       1449

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 545705
L1D ROI Sum of L1D PQ occupancy: 18888
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   19287999  HIT:   19281702  MISS:       6297  HIT %:    99.9674  MISS %:  0.0326472   MPKI: 0.06297
L1I LOAD      ACCESS:   19287999  HIT:   19281702  MISS:       6297  HIT %:    99.9674  MISS %:  0.0326472   MPKI: 0.06297
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 14.0191 cycles
L1I RQ	ACCESS:   27770405	FORWARD:          0	MERGED:    8480047	TO_CACHE:   19290358

BTB TOTAL     ACCESS:   15851744  HIT:   14674603  MISS:    1177141  HIT %:    92.5741  MISS %:    7.42594   MPKI: 11.7714
BTB BRANCH_DIRECT_JUMP	ACCESS:     546600  HIT:     546518  MISS:         82
BTB BRANCH_INDIRECT	ACCESS:        776  HIT:        703  MISS:         73
BTB BRANCH_CONDITIONAL	ACCESS:    9399016  HIT:    9398045  MISS:        971
BTB BRANCH_DIRECT_CALL	ACCESS:    2952676  HIT:    2952278  MISS:        398
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:    2952676  HIT:    1777059  MISS:    1175617
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:     329170  HIT:     326126  MISS:       3044  HIT %:    99.0752  MISS %:    0.92475   MPKI: 0.03044
L2C LOAD      ACCESS:     239207  HIT:     236914  MISS:       2293  HIT %:    99.0414  MISS %:   0.958584   MPKI: 0.02293
L2C DATA LOAD MPKI: 0.02289
L2C INSTRUCTION LOAD MPKI: 4e-05
L2C RFO       ACCESS:      31227  HIT:      30578  MISS:        649  HIT %:    97.9217  MISS %:    2.07833   MPKI: 0.00649
L2C PREFETCH  ACCESS:        514  HIT:        476  MISS:         38  HIT %:     92.607  MISS %:      7.393   MPKI: 0.00038
L2C DATA PREFETCH MPKI: 0.00038
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:      58100  HIT:      58081  MISS:         19  HIT %:    99.9673  MISS %:  0.0327022   MPKI: 0.00019
L2C LOAD TRANSLATION ACCESS:        122  HIT:         77  MISS:         45  HIT %:    63.1148  MISS %:    36.8852   MPKI: 0.00045
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1351  USELESS:        819
L2C USEFUL LOAD PREFETCHES:       1351 PREFETCH ISSUED TO LOWER LEVEL:         38  ACCURACY: 3555.26
L2C TIMELY PREFETCHES:       1351 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 100.253 cycles
L2C RQ	ACCESS:     270562	FORWARD:          0	MERGED:          0	TO_CACHE:     270556
L2C WQ	ACCESS:      58100	FORWARD:          6	MERGED:          0	TO_CACHE:      58100
L2C PQ	ACCESS:        514	FORWARD:          0	MERGED:          0	TO_CACHE:        514

L2C Instructions Evicting Data 3
L2C Translations Evicting Data 28
L2C Data Evicting Data 2283
L2C Instructions Evicting Instructions 1
L2C Translations Evicting Instructions 3
L2C Data Evicting Instructions 72
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 35
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:        122  HIT:        122  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:        122  HIT:        122  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:        122  HIT:        122  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:        122  HIT:        122  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:        122  HIT:        122  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:        122  HIT:        122  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:        122  HIT:        122  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:        122  HIT:        122  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:       3340  HIT:       1508  MISS:       1832  HIT %:    45.1497  MISS %:    54.8503   MPKI: 0.01832
LLC LOAD      ACCESS:       2293  HIT:       1162  MISS:       1131  HIT %:     50.676  MISS %:     49.324   MPKI: 0.01131
LLC RFO       ACCESS:        649  HIT:          7  MISS:        642  HIT %:    1.07858  MISS %:    98.9214   MPKI: 0.00642
LLC PREFETCH  ACCESS:         38  HIT:         13  MISS:         25  HIT %:    34.2105  MISS %:    65.7895   MPKI: 0.00025
LLC WRITEBACK ACCESS:        315  HIT:        313  MISS:          2  HIT %:    99.3651  MISS %:   0.634921   MPKI: 2e-05
LLC LOAD TRANSLATION ACCESS:         45  HIT:         13  MISS:         32  HIT %:    28.8889  MISS %:    71.1111   MPKI: 0.00032
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        378  USELESS:         16
LLC USEFUL LOAD PREFETCHES:        378 PREFETCH ISSUED TO LOWER LEVEL:         25  ACCURACY: 1512
LLC TIMELY PREFETCHES:        378 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 116.847 cycles
LLC RQ	ACCESS:       2987	FORWARD:          0	MERGED:          0	TO_CACHE:       2987
LLC WQ	ACCESS:        315	FORWARD:          0	MERGED:          0	TO_CACHE:        315
LLC PQ	ACCESS:         38	FORWARD:          0	MERGED:          0	TO_CACHE:         38

LLC Dense regions hint to LLC: 0

RAW hits: 794474
Loads Generated: 26884224
Loads sent to L1D: 26089750
Stores Generated: 11615691
Stores sent to L1D: 11615694
Major fault: 0 Minor fault: 639
Allocated PAGES: 639

stream: 
stream:times selected: 1249836
stream:pref_filled: 36807
stream:pref_useful: 18603
stream:pref_late: 188
stream:misses: 3202
stream:misses_by_poll: 0

CS: 
CS:times selected: 85583
CS:pref_filled: 26156
CS:pref_useful: 23241
CS:pref_late: 24
CS:misses: 1095
CS:misses_by_poll: 0

CPLX: 
CPLX:times selected: 1162930
CPLX:pref_filled: 7854
CPLX:pref_useful: 2885
CPLX:pref_late: 13
CPLX:misses: 21578
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 16185
NL:pref_filled: 642
NL:pref_useful: 98
NL:pref_late: 0
NL:misses: 367
NL:misses_by_poll: 0

total selections: 2514534
total_filled: 462
total_useful: 212
total_late: 229
total_polluted: 0
total_misses_after_warmup: 526
conflicts: 2
Degree Incremented Times: 1923
Degree Decremented Times: 20760

L1 IP Table Write Accesses: 1378
L1 IP Table Read Accesses: 1376
L1 RST Write Accesses: 1368
L1 RST Read Accesses: 2736
L1 CSPT Write Accesses: 1368
L1 CSPT Read Accesses: 2704
L1 RR Filter Tag Write Accesses: 1460
L1 RR Filter Tag Read Accesses: 52408
L1 IP Table Tag Write Accesses: 1380
L1 IP Table Tag Read Accesses: 1380
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 12684
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 1678
test: 160556

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        988  ROW_BUFFER_MISS:        842
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 266110209
0banks busy for write cycles: 0
1banks busy for read cycles: 164438
1banks busy for write cycles: 0
2banks busy for read cycles: 1398
2banks busy for write cycles: 0
3banks busy for read cycles: 233
3banks busy for write cycles: 0
4banks busy for read cycles: 175
4banks busy for write cycles: 0
5banks busy for read cycles: 292
5banks busy for write cycles: 0
6banks busy for read cycles: 366
6banks busy for write cycles: 0
7banks busy for read cycles: 148
7banks busy for write cycles: 0
8banks busy for read cycles: 297
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 93.2052% MPKI: 11.3866 Average ROB Occupancy at Mispredict: 22.5782
Branch types
NOT_BRANCH: 83241771 83.2418%
BRANCH_DIRECT_JUMP: 546600 0.5466%
BRANCH_INDIRECT: 776 0.000776%
BRANCH_CONDITIONAL: 10305170 10.3052%
BRANCH_DIRECT_CALL: 2952676 2.95268%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 2952676 2.95268%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 639
