{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.376224,
	"cts__clock__skew__setup__pre_repair": 0.392992,
	"cts__clock__skew__hold__pre_repair": 0.392992,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0649761,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.0918183,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 16,
	"cts__power__internal__total__pre_repair": 0.529485,
	"cts__power__switching__total__pre_repair": 0.232411,
	"cts__power__leakage__total__pre_repair": 7.58562e-06,
	"cts__power__total__pre_repair": 0.761904,
	"cts__design__io__pre_repair": 47,
	"cts__design__die__area__pre_repair": 1.27216e+06,
	"cts__design__core__area__pre_repair": 1.26047e+06,
	"cts__design__instance__count__pre_repair": 64529,
	"cts__design__instance__area__pre_repair": 702957,
	"cts__design__instance__count__stdcell__pre_repair": 64529,
	"cts__design__instance__area__stdcell__pre_repair": 702957,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.557696,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.557696,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.376224,
	"cts__clock__skew__setup__post_repair": 0.392992,
	"cts__clock__skew__hold__post_repair": 0.392992,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0649761,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.0918183,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 16,
	"cts__power__internal__total__post_repair": 0.529485,
	"cts__power__switching__total__post_repair": 0.232411,
	"cts__power__leakage__total__post_repair": 7.58562e-06,
	"cts__power__total__post_repair": 0.761904,
	"cts__design__io__post_repair": 47,
	"cts__design__die__area__post_repair": 1.27216e+06,
	"cts__design__core__area__post_repair": 1.26047e+06,
	"cts__design__instance__count__post_repair": 64529,
	"cts__design__instance__area__post_repair": 702957,
	"cts__design__instance__count__stdcell__post_repair": 64529,
	"cts__design__instance__area__stdcell__post_repair": 702957,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.557696,
	"cts__design__instance__utilization__stdcell__post_repair": 0.557696,
	"cts__design__instance__displacement__total": 1720.42,
	"cts__design__instance__displacement__mean": 0.026,
	"cts__design__instance__displacement__max": 14.34,
	"cts__route__wirelength__estimated": 1.29404e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 15,
	"cts__design__instance__displacement__total": 73.358,
	"cts__design__instance__displacement__mean": 0.001,
	"cts__design__instance__displacement__max": 8.16,
	"cts__route__wirelength__estimated": 1.29412e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.348335,
	"cts__clock__skew__setup": 0.399331,
	"cts__clock__skew__hold": 0.399331,
	"cts__timing__drv__max_slew_limit": 0.0638987,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.0918183,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.52982,
	"cts__power__switching__total": 0.234054,
	"cts__power__leakage__total": 7.58715e-06,
	"cts__power__total": 0.763882,
	"cts__design__io": 47,
	"cts__design__die__area": 1.27216e+06,
	"cts__design__core__area": 1.26047e+06,
	"cts__design__instance__count": 64544,
	"cts__design__instance__area": 703149,
	"cts__design__instance__count__stdcell": 64544,
	"cts__design__instance__area__stdcell": 703149,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.557848,
	"cts__design__instance__utilization__stdcell": 0.557848
}