# Low Latency API
This is a SystemVerilog module for use with the two-wire Bliss-Box low latency API, primarily for MiSTer. Information about the file's use can be found at the top of the code.

More information can be found [at Bliss-Box's homepage](https://bliss-box.net/integration/).