verilog work "netgen/par/P6_timesim.v"
vhdl work "TEST.vhd"
