// Mem file initialization records.
//
// SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
// Vivado v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// Created on Monday October 07, 2024 - 08:28:23 pm, from:
//
//     Map file     - C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bmm
//     Data file(s) - c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'axi_test_1_microblaze_0.axi_test_1_microblaze_0_local_memory_lmb_bram_8K_14_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
