<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p41" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_41{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t2_41{left:829px;bottom:48px;}
#t3_41{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.59px;}
#t4_41{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t5_41{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t6_41{left:96px;bottom:1017px;letter-spacing:0.14px;word-spacing:-0.52px;}
#t7_41{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t8_41{left:96px;bottom:965px;}
#t9_41{left:124px;bottom:965px;letter-spacing:0.11px;word-spacing:-0.46px;}
#ta_41{left:124px;bottom:944px;letter-spacing:0.12px;word-spacing:-0.74px;}
#tb_41{left:124px;bottom:922px;letter-spacing:0.15px;}
#tc_41{left:96px;bottom:895px;}
#td_41{left:124px;bottom:895px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_41{left:124px;bottom:873px;letter-spacing:0.09px;word-spacing:-0.4px;}
#tf_41{left:124px;bottom:852px;letter-spacing:0.14px;word-spacing:-0.52px;}
#tg_41{left:124px;bottom:830px;letter-spacing:0.1px;word-spacing:-0.31px;}
#th_41{left:96px;bottom:795px;letter-spacing:0.14px;word-spacing:-0.5px;}
#ti_41{left:96px;bottom:774px;letter-spacing:0.13px;word-spacing:-0.42px;}
#tj_41{left:96px;bottom:753px;letter-spacing:0.12px;word-spacing:-1.08px;}
#tk_41{left:96px;bottom:731px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tl_41{left:96px;bottom:710px;letter-spacing:0.12px;word-spacing:-0.43px;}
#tm_41{left:96px;bottom:688px;letter-spacing:0.12px;word-spacing:-0.54px;}
#tn_41{left:96px;bottom:667px;letter-spacing:0.13px;word-spacing:-0.7px;}
#to_41{left:96px;bottom:646px;letter-spacing:0.09px;word-spacing:-0.33px;}
#tp_41{left:96px;bottom:606px;letter-spacing:0.18px;}
#tq_41{left:147px;bottom:606px;letter-spacing:0.15px;word-spacing:0.04px;}
#tr_41{left:96px;bottom:571px;letter-spacing:0.13px;word-spacing:-0.93px;}
#ts_41{left:96px;bottom:549px;letter-spacing:0.12px;}
#tt_41{left:96px;bottom:519px;}
#tu_41{left:124px;bottom:519px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tv_41{left:124px;bottom:497px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tw_41{left:124px;bottom:476px;letter-spacing:0.14px;word-spacing:-0.55px;}
#tx_41{left:124px;bottom:455px;letter-spacing:0.14px;word-spacing:-0.48px;}
#ty_41{left:96px;bottom:427px;}
#tz_41{left:124px;bottom:427px;letter-spacing:0.13px;word-spacing:-0.53px;}
#t10_41{left:124px;bottom:406px;letter-spacing:0.11px;word-spacing:-0.37px;}
#t11_41{left:124px;bottom:384px;letter-spacing:0.12px;}
#t12_41{left:96px;bottom:357px;}
#t13_41{left:124px;bottom:357px;letter-spacing:0.12px;word-spacing:-0.36px;}
#t14_41{left:124px;bottom:335px;letter-spacing:0.13px;word-spacing:-0.81px;}
#t15_41{left:124px;bottom:314px;letter-spacing:0.13px;word-spacing:-0.55px;}
#t16_41{left:124px;bottom:293px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t17_41{left:124px;bottom:271px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t18_41{left:96px;bottom:236px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t19_41{left:96px;bottom:215px;letter-spacing:0.13px;word-spacing:-0.8px;}
#t1a_41{left:96px;bottom:193px;letter-spacing:0.13px;word-spacing:-0.63px;}
#t1b_41{left:96px;bottom:172px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t1c_41{left:96px;bottom:150px;letter-spacing:0.12px;word-spacing:-0.49px;}
#t1d_41{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_41{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_41{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_41{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s4_41{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_41{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts41" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg41Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg41" style="-webkit-user-select: none;"><object width="935" height="1210" data="41/41.svg" type="image/svg+xml" id="pdf41" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_41" class="t s1_41">Overview of the AMD64 Architecture </span><span id="t2_41" class="t s1_41">5 </span>
<span id="t3_41" class="t s1_41">24592—Rev. 3.23—October 2020 </span><span id="t4_41" class="t s1_41">AMD64 Technology </span>
<span id="t5_41" class="t s2_41">SSE and MMX instructions are designed to accelerate these applications. The instructions use a form </span>
<span id="t6_41" class="t s2_41">of vector (or packed) parallel processing known as single-instruction, multiple data (SIMD) </span>
<span id="t7_41" class="t s2_41">processing. This vector technology has the following characteristics: </span>
<span id="t8_41" class="t s3_41">• </span><span id="t9_41" class="t s2_41">A single register can hold multiple independent pieces of data. For example, a single YMM </span>
<span id="ta_41" class="t s2_41">register can hold 32 8-bit integer data elements, or eight 32-bit single-precision floating-point data </span>
<span id="tb_41" class="t s2_41">elements. </span>
<span id="tc_41" class="t s3_41">• </span><span id="td_41" class="t s2_41">The vector instructions can operate on all data elements in a register, independently and </span>
<span id="te_41" class="t s2_41">simultaneously. For example, a PADDB instruction operating on byte elements of two vector </span>
<span id="tf_41" class="t s2_41">operands in 128-bit XMM registers performs 16 simultaneous additions and returns 16 </span>
<span id="tg_41" class="t s2_41">independent results in a single operation. </span>
<span id="th_41" class="t s2_41">SSE and MMX instructions take SIMD vector technology a step further by including special </span>
<span id="ti_41" class="t s2_41">instructions that perform operations commonly found in media applications. For example, a graphics </span>
<span id="tj_41" class="t s2_41">application that adds the brightness values of two pixels must prevent the add operation from wrapping </span>
<span id="tk_41" class="t s2_41">around to a small value if the result overflows the destination register, because an overflow result can </span>
<span id="tl_41" class="t s2_41">produce unexpected effects such as a dark pixel where a bright one is expected. These instructions </span>
<span id="tm_41" class="t s2_41">include saturating-arithmetic instructions to simplify this type of operation. A result that otherwise </span>
<span id="tn_41" class="t s2_41">would wrap around due to overflow or underflow is instead forced to saturate at the largest or smallest </span>
<span id="to_41" class="t s2_41">value that can be represented in the destination register. </span>
<span id="tp_41" class="t s4_41">1.1.5 </span><span id="tq_41" class="t s4_41">Floating-Point Instructions </span>
<span id="tr_41" class="t s2_41">The AMD64 architecture provides three floating-point instruction subsets, using three distinct register </span>
<span id="ts_41" class="t s2_41">sets: </span>
<span id="tt_41" class="t s3_41">• </span><span id="tu_41" class="t s2_41">SSE instructions support 32-bit single-precision and 64-bit double-precision floating-point </span>
<span id="tv_41" class="t s2_41">operations, in addition to integer operations. Operations on both vector data and scalar data are </span>
<span id="tw_41" class="t s2_41">supported, with a dedicated floating-point exception-reporting mechanism. These floating-point </span>
<span id="tx_41" class="t s2_41">operations comply with the IEEE-754 standard. </span>
<span id="ty_41" class="t s3_41">• </span><span id="tz_41" class="t s2_41">MMX Instructions support single-precision floating-point operations. Operations on both vector </span>
<span id="t10_41" class="t s2_41">data and scalar data are supported, but these instructions do not support floating-point exception </span>
<span id="t11_41" class="t s2_41">reporting. </span>
<span id="t12_41" class="t s3_41">• </span><span id="t13_41" class="t s2_41">x87 Floating-Point Instructions support single-precision, double-precision, and 80-bit extended- </span>
<span id="t14_41" class="t s2_41">precision floating-point operations. Only scalar data are supported, with a dedicated floating-point </span>
<span id="t15_41" class="t s2_41">exception-reporting mechanism. The x87 floating-point instructions contain special instructions </span>
<span id="t16_41" class="t s2_41">for performing trigonometric and logarithmic transcendental operations. The single-precision and </span>
<span id="t17_41" class="t s2_41">double-precision floating-point operations comply with the IEEE-754 standard. </span>
<span id="t18_41" class="t s2_41">Maximum floating-point performance can be achieved using the 256-bit media instructions. One of </span>
<span id="t19_41" class="t s2_41">these vector instructions can support up to eight single-precision (or four double-precision) operations </span>
<span id="t1a_41" class="t s2_41">in parallel. A total of 16 256-bit YMM registers, available in 64-bit mode, speeds up applications by </span>
<span id="t1b_41" class="t s2_41">providing more registers to hold intermediate results, thus reducing the need to store these results in </span>
<span id="t1c_41" class="t s2_41">memory. Fewer loads and stores results in better performance. </span>
<span id="t1d_41" class="t s5_41">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
