<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-raid.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-raid.h</h1><a href="cvmx-raid_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2010  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 <span class="comment"></span>
<a name="l00040"></a>00040 <span class="comment">/**</span>
<a name="l00041"></a>00041 <span class="comment"> * @file</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * Interface to RAID block. This is not available on all chips.</span>
<a name="l00044"></a>00044 <span class="comment"> *</span>
<a name="l00045"></a>00045 <span class="comment"> * &lt;hr&gt;$Revision: 106514 $&lt;hr&gt;</span>
<a name="l00046"></a>00046 <span class="comment"> */</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="preprocessor">#ifndef __CVMX_RAID_H__</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_RAID_H__</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span>
<a name="l00051"></a>00051 <span class="preprocessor">#ifdef CVMX_BUILD_FOR_LINUX_KERNEL</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">#include &lt;asm/octeon/cvmx-rad-defs.h&gt;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &lt;asm/octeon/cvmx-fpa.h&gt;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#endif</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#include &quot;<a class="code" href="cvmx-fpa_8h.html" title="Interface to the hardware Free Pool Allocator.">cvmx-fpa.h</a>&quot;</span>
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 <span class="preprocessor">#ifdef  __cplusplus</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="comment">/* *INDENT-OFF* */</span>
<a name="l00059"></a>00059 <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00060"></a>00060 <span class="comment">/* *INDENT-ON* */</span>
<a name="l00061"></a>00061 <span class="preprocessor">#endif</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00063"></a>00063 <span class="comment">/**</span>
<a name="l00064"></a>00064 <span class="comment"> * This structure defines the type of command words the RAID block</span>
<a name="l00065"></a>00065 <span class="comment"> * will accept.</span>
<a name="l00066"></a>00066 <span class="comment"> */</span>
<a name="l00067"></a><a class="code" href="unioncvmx__raid__word__t.html">00067</a> <span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00068"></a><a class="code" href="unioncvmx__raid__word__t.html#ad102e835f990deabb6ba28083dbb62f3">00068</a>     uint64_t <a class="code" href="unioncvmx__rad__reg__read__idx.html#a3b5b2718a1696b9de7d8aecdd445d7cf">u64</a>;
<a name="l00069"></a>00069     <span class="keyword">struct </span>{
<a name="l00070"></a>00070         uint64_t reserved_37_63:27;<span class="comment"></span>
<a name="l00071"></a><a class="code" href="unioncvmx__raid__word__t.html#a49e6d6118688e5e28c5b131cb4e0e481">00071</a> <span class="comment">                        /**&lt; Must be zero */</span>
<a name="l00072"></a><a class="code" href="unioncvmx__raid__word__t.html#a9dd50149bbc3df8bb0323e2be70c1ed8">00072</a>         uint64_t q_cmp:1;       <span class="comment">/**&lt; Indicates whether the Q pipe is in normal mode (CWORD[Q_CMP]=0) or in non-zero</span>
<a name="l00073"></a>00073 <span class="comment">                                                byte detect mode (CWORD[Q_CMP]=1).</span>
<a name="l00074"></a>00074 <span class="comment">                                                In non-zero byte detect mode, the Q OWORD[PTR] result is the non-zero detect</span>
<a name="l00075"></a>00075 <span class="comment">                                                result, which indicates the position of the first non-zero byte in the pipe result bytes.</span>
<a name="l00076"></a>00076 <span class="comment">                                                CWORD[Q_CMP] must not be set when CWORD[QOUT]=0, and must not be set</span>
<a name="l00077"></a>00077 <span class="comment">                                                when CWORD[Q_XOR] is set. */</span>
<a name="l00078"></a><a class="code" href="unioncvmx__raid__word__t.html#a7ec481b1dc0a7597beddc36795a143b7">00078</a>         uint64_t p_cmp:1;       <span class="comment">/**&lt; Indicates whether the P pipe is in normal mode (CWORD[P_CMP]=0) or in non-zero</span>
<a name="l00079"></a>00079 <span class="comment">                                                byte detect mode (CWORD[P_CMP]=1).</span>
<a name="l00080"></a>00080 <span class="comment">                                                In non-zero byte detect mode, the P OWORD[PTR] result is the non-zero detect</span>
<a name="l00081"></a>00081 <span class="comment">                                                result, which indicates the position of the first non-zero byte in the pipe result bytes.</span>
<a name="l00082"></a>00082 <span class="comment">                                                CWORD[P_CMP] must not be set when CWORD[POUT]=0, and must not be set</span>
<a name="l00083"></a>00083 <span class="comment">                                                when CWORD[P_XOR] is set. */</span>
<a name="l00084"></a><a class="code" href="unioncvmx__raid__word__t.html#ac349b58001cf3786ab727ce8e8017af8">00084</a>         uint64_t q_xor:1;       <span class="comment">/**&lt; Indicates whether the Q output buffer bytes are the normal Q pipe result or the</span>
<a name="l00085"></a>00085 <span class="comment">                                                normal Q pipe result exclusive-OR&apos;ed with the P pipe result.</span>
<a name="l00086"></a>00086 <span class="comment">                                                When CWORD[Q_XOR]=0 (and CWORD[Q_CMP]=0), the Q output buffer bytes are</span>
<a name="l00087"></a>00087 <span class="comment">                                                the normal Q pipe result, which does not include the P pipe result in any way.</span>
<a name="l00088"></a>00088 <span class="comment">                                                When CWORD[Q_XOR]=1, the Q output buffer bytes are the normal Q pipe result</span>
<a name="l00089"></a>00089 <span class="comment">                                                exclusive-OR&apos;ed with the P pipe result, as if the P pipe result were another Q IWORD</span>
<a name="l00090"></a>00090 <span class="comment">                                                for the Q pipe with QMULT=1.</span>
<a name="l00091"></a>00091 <span class="comment">                                                CWORD[Q_XOR] must not be set unless both CWORD[POUT,QOUT] are set, and</span>
<a name="l00092"></a>00092 <span class="comment">                                                must not be set when CWORD[Q_CMP] is set. */</span>
<a name="l00093"></a><a class="code" href="unioncvmx__raid__word__t.html#af2ad961dd0204db8f1ef044120e9bbc6">00093</a>         uint64_t p_xor:1;       <span class="comment">/**&lt; Indicates whether the P output buffer bytes are the normal P pipe result or the</span>
<a name="l00094"></a>00094 <span class="comment">                                                normal P pipe result exclusive-OR&apos;ed with the Q pipe result.</span>
<a name="l00095"></a>00095 <span class="comment">                                                When CWORD[P_XOR]=0 (and CWORD[P_CMP]=0), the P output buffer bytes are</span>
<a name="l00096"></a>00096 <span class="comment">                                                the normal P pipe result, which does not include the Q pipe result in any way.</span>
<a name="l00097"></a>00097 <span class="comment">                                                When CWORD[P_XOR]=1, the P output buffer bytes are the normal P pipe result</span>
<a name="l00098"></a>00098 <span class="comment">                                                exclusive-OR&apos;ed with the Q pipe result, as if the Q pipe result were another P</span>
<a name="l00099"></a>00099 <span class="comment">                                                IWORD for the P pipe.</span>
<a name="l00100"></a>00100 <span class="comment">                                                CWORD[P_XOR] must not be set unless both CWORD[POUT,QOUT] are set, and</span>
<a name="l00101"></a>00101 <span class="comment">                                                must not be set when CWORD[P_CMP] is set. */</span>
<a name="l00102"></a><a class="code" href="unioncvmx__raid__word__t.html#a8775f7e3cde1203a05d475ffacea8b3e">00102</a>         uint64_t wqe:1;         <span class="comment">/**&lt; Indicates whether RAD submits a work queue entry or writes an L2/DRAM byte to</span>
<a name="l00103"></a>00103 <span class="comment">                                                zero after completing the instruction.</span>
<a name="l00104"></a>00104 <span class="comment">                                                When CWORD[WQE] is set and RESP[PTR]!=0, RAD adds the work queue entry</span>
<a name="l00105"></a>00105 <span class="comment">                                                indicated by RESP[PTR] to the selected POW input queue after completing the</span>
<a name="l00106"></a>00106 <span class="comment">                                                instruction.</span>
<a name="l00107"></a>00107 <span class="comment">                                                When CWORD[WQE] is clear and RESP[PTR]!=0, RAD writes the L2/DRAM byte</span>
<a name="l00108"></a>00108 <span class="comment">                                                indicated by RESP[PTR] to zero after completing the instruction. */</span>
<a name="l00109"></a><a class="code" href="unioncvmx__raid__word__t.html#a2e46554a960dd2e119758feea85c781c">00109</a>         uint64_t qout:1;        <span class="comment">/**&lt; Indicates whether the Q pipe is used by this instruction.</span>
<a name="l00110"></a>00110 <span class="comment">                                                If CWORD[QOUT] is set, IWORD[QEN] must be set for at least one IWORD.</span>
<a name="l00111"></a>00111 <span class="comment">                                                At least one of CWORD[QOUT,POUT] must be set. */</span>
<a name="l00112"></a><a class="code" href="unioncvmx__raid__word__t.html#a767a43f65c1934c449a067bfe99a6195">00112</a>         uint64_t pout:1;        <span class="comment">/**&lt; Indicates whether the P pipe is used by this instruction.</span>
<a name="l00113"></a>00113 <span class="comment">                                                If CWORD[POUT] is set, IWORD[PEN] must be set for at least one IWORD.</span>
<a name="l00114"></a>00114 <span class="comment">                                                At least one of CWORD[QOUT,POUT] must be set. */</span>
<a name="l00115"></a><a class="code" href="unioncvmx__raid__word__t.html#abc4dc1991313f5c206712e7d99a687ab">00115</a>         uint64_t iword:6;       <span class="comment">/**&lt; Indicates the number of input buffers used.</span>
<a name="l00116"></a>00116 <span class="comment">                                                1 &lt;= CWORD[IWORD] &lt;= 32. */</span>
<a name="l00117"></a><a class="code" href="unioncvmx__raid__word__t.html#a822084709d4fea54035db87cb7856ee2">00117</a>         uint64_t size:24;       <span class="comment">/**&lt; Indicates the size in bytes of all input buffers. When CWORD[Q_CMP,P_CMP]=0,</span>
<a name="l00118"></a>00118 <span class="comment">                                                also indicates the size of the Q/P output buffers.</span>
<a name="l00119"></a>00119 <span class="comment">                                                CWORD[SIZE] must be a multiple of 8B (i.e. &lt;2:0&gt; must be zero). */</span>
<a name="l00120"></a>00120     } cword;
<a name="l00121"></a>00121     <span class="keyword">struct </span>{
<a name="l00122"></a>00122         uint64_t reserved_58_63:6;<span class="comment"></span>
<a name="l00123"></a><a class="code" href="unioncvmx__raid__word__t.html#a5619042f4fa42d6f9c1920769de8be65">00123</a> <span class="comment">                        /**&lt; Must be zero */</span>
<a name="l00124"></a><a class="code" href="unioncvmx__raid__word__t.html#aedf53285cb71f0fc28b5dbb9678ef409">00124</a>         uint64_t fw:1;          <span class="comment">/**&lt; When set, indicates that RAD can modify any byte in any (128B) cache line touched</span>
<a name="l00125"></a>00125 <span class="comment">                                                by L2/DRAM addresses OWORD[PTR] through OWORD[PTR]+CWORD[SIZE]�1.</span>
<a name="l00126"></a>00126 <span class="comment">                                                Setting OWORD[FW] can improve hardware performance, as some DRAM loads can</span>
<a name="l00127"></a>00127 <span class="comment">                                                be avoided on L2 cache misses. The Q OWORD[FW] must not be set when</span>
<a name="l00128"></a>00128 <span class="comment">                                                CWORD[Q_CMP] is set, and the P OWORD[FW] must not be set when</span>
<a name="l00129"></a>00129 <span class="comment">                                                CWORD[P_CMP] is set. */</span>
<a name="l00130"></a><a class="code" href="unioncvmx__raid__word__t.html#a4308d852ec23af868102913dc1e25608">00130</a>         uint64_t nc:1;          <span class="comment">/**&lt; When set, indicates that RAD should not allocate L2 cache space for the P/Q data on</span>
<a name="l00131"></a>00131 <span class="comment">                                                L2 cache misses.</span>
<a name="l00132"></a>00132 <span class="comment">                                                OWORD[NC] should typically be clear, though setting OWORD[NC] can improve</span>
<a name="l00133"></a>00133 <span class="comment">                                                performance in some circumstances, as the L2 cache will not be polluted by P/Q data.</span>
<a name="l00134"></a>00134 <span class="comment">                                                The Q OWORD[NC] must not be set when CWORD[Q_CMP] is set, and the P</span>
<a name="l00135"></a>00135 <span class="comment">                                                OWORD[NC] must not be set when CWORD[P_CMP] is set. */</span>
<a name="l00136"></a>00136         uint64_t reserved_42_55:14;<span class="comment"></span>
<a name="l00137"></a><a class="code" href="unioncvmx__raid__word__t.html#a5a8f8d5abcd0f053b83abf06e8a73d24">00137</a> <span class="comment">                        /**&lt; Must be zero */</span>
<a name="l00138"></a><a class="code" href="unioncvmx__raid__word__t.html#aecd103fbf6c58b27ecde3619fd26ac85">00138</a>         uint64_t addr:42;       <span class="comment">/**&lt; When CWORD[P_CMP,Q_CMP]=0, OWORD[PTR] indicates the starting address of</span>
<a name="l00139"></a>00139 <span class="comment">                                                the L2/DRAM buffer that will receive the P/Q data. In the non-compare mode, the</span>
<a name="l00140"></a>00140 <span class="comment">                                                output buffer receives all of the output buffer bytes.</span>
<a name="l00141"></a>00141 <span class="comment">                                                When CWORD[P_CMP,Q_CMP]=1, the corresponding P/Q pipe is in compare mode,</span>
<a name="l00142"></a>00142 <span class="comment">                                                and the only output of the pipe is the non-zero detect result. In this case,</span>
<a name="l00143"></a>00143 <span class="comment">                                                OWORD[PTR] indicates the 8-byte location of the non-zero detect result. */</span>
<a name="l00144"></a>00144     } oword;
<a name="l00145"></a>00145     <span class="keyword">struct </span>{
<a name="l00146"></a>00146         uint64_t reserved_57_63:7;<span class="comment"></span>
<a name="l00147"></a><a class="code" href="unioncvmx__raid__word__t.html#ac4da809dc20741b08cec3326e40416a3">00147</a> <span class="comment">                        /**&lt; Must be zero */</span>
<a name="l00148"></a>00148         uint64_t nc:1;          <span class="comment">/**&lt; When set, indicates that RAD should not allocate L2 cache space for this input buffer</span>
<a name="l00149"></a>00149 <span class="comment">                                                data on L2 cache misses.</span>
<a name="l00150"></a>00150 <span class="comment">                                                Setting IWORD[NC] may improve performance in some circumstances, as the L2</span>
<a name="l00151"></a>00151 <span class="comment">                                                cache may not be polluted with input buffer data. */</span>
<a name="l00152"></a>00152         uint64_t reserved_50_55:6;<span class="comment"></span>
<a name="l00153"></a><a class="code" href="unioncvmx__raid__word__t.html#aac6be17c9a7c4acb0d2ac37612db8678">00153</a> <span class="comment">                        /**&lt; Must be zero */</span>
<a name="l00154"></a><a class="code" href="unioncvmx__raid__word__t.html#ad4534f8c8c3815c682a56698d05ca79e">00154</a>         uint64_t qen:1;         <span class="comment">/**&lt; Indicates that this input buffer data should participate in the Q pipe result.</span>
<a name="l00155"></a>00155 <span class="comment">                                                The Q pipe hardware multiplies each participating input byte by IWORD[QMULT]</span>
<a name="l00156"></a>00156 <span class="comment">                                                before accumulating them by exclusive-OR&apos;ing.</span>
<a name="l00157"></a>00157 <span class="comment">                                                IWORD[QEN] must not be set when CWORD[QOUT] is not set.</span>
<a name="l00158"></a>00158 <span class="comment">                                                If CWORD[QOUT] is set, IWORD[QEN] must be set for at least one IWORD. */</span>
<a name="l00159"></a><a class="code" href="unioncvmx__raid__word__t.html#a96bffede664e25e23568db4cdccabe10">00159</a>         uint64_t pen:1;         <span class="comment">/**&lt; Indicates that this input buffer data should participate in the P pipe result.</span>
<a name="l00160"></a>00160 <span class="comment">                                                The P pipe hardware accumulates each participating input byte by bit-wise</span>
<a name="l00161"></a>00161 <span class="comment">                                                exclusive-OR&apos;ing it.</span>
<a name="l00162"></a>00162 <span class="comment">                                                IWORD[PEN] must not be set when CWORD[POUT] is not set.</span>
<a name="l00163"></a>00163 <span class="comment">                                                If CWORD[POUT] is set, IWORD[PEN] must be set for at least one IWORD. */</span>
<a name="l00164"></a><a class="code" href="unioncvmx__raid__word__t.html#a3a12e8898525698a64674de095515927">00164</a>         uint64_t qmult:8;       <span class="comment">/**&lt; The Q pipe multiplier for the input buffer. Section 26.1 above describes the GF(28)</span>
<a name="l00165"></a>00165 <span class="comment">                                                multiplication algorithm.</span>
<a name="l00166"></a>00166 <span class="comment">                                                IWORD[QMULT] must be zero when IWORD[QEN] is not set.</span>
<a name="l00167"></a>00167 <span class="comment">                                                IWORD[QMULT] must not be zero when IWORD[QEN] is set.</span>
<a name="l00168"></a>00168 <span class="comment">                                                When IWORD[QMULT] is 1, the multiplication simplifies to the identity function,</span>
<a name="l00169"></a>00169 <span class="comment">                                                and the Q pipe performs the same XOR function as the P pipe. */</span>
<a name="l00170"></a>00170         uint64_t addr:40;       <span class="comment">/**&lt; The starting address of the input buffer in L2/DRAM.</span>
<a name="l00171"></a>00171 <span class="comment">                                                IWORD[PTR] must be naturally-aligned on an 8 byte boundary (i.e. &lt;2:0&gt; must be</span>
<a name="l00172"></a>00172 <span class="comment">                                                zero). */</span>
<a name="l00173"></a>00173     } iword;
<a name="l00174"></a>00174     <span class="keyword">struct </span>{
<a name="l00175"></a>00175         uint64_t reserved_57_63:7;<span class="comment"></span>
<a name="l00176"></a>00176 <span class="comment">                        /**&lt; Must be zero */</span>
<a name="l00177"></a>00177         uint64_t nc:1;          <span class="comment">/**&lt; When set, indicates that RAD should not allocate L2 cache space for this input buffer</span>
<a name="l00178"></a>00178 <span class="comment">                                                data on L2 cache misses.</span>
<a name="l00179"></a>00179 <span class="comment">                                                Setting IWORD[NC] may improve performance in some circumstances, as the L2</span>
<a name="l00180"></a>00180 <span class="comment">                                                cache may not be polluted with input buffer data. */</span>
<a name="l00181"></a>00181         uint64_t qen:1;         <span class="comment">/**&lt; Indicates that this input buffer data should participate in the Q pipe result.</span>
<a name="l00182"></a>00182 <span class="comment">                                                The Q pipe hardware multiplies each participating input byte by IWORD[QMULT]</span>
<a name="l00183"></a>00183 <span class="comment">                                                before accumulating them by exclusive-OR&apos;ing.</span>
<a name="l00184"></a>00184 <span class="comment">                                                IWORD[QEN] must not be set when CWORD[QOUT] is not set.</span>
<a name="l00185"></a>00185 <span class="comment">                                                If CWORD[QOUT] is set, IWORD[QEN] must be set for at least one IWORD. */</span>
<a name="l00186"></a>00186         uint64_t pen:1;         <span class="comment">/**&lt; Indicates that this input buffer data should participate in the P pipe result.</span>
<a name="l00187"></a>00187 <span class="comment">                                                The P pipe hardware accumulates each participating input byte by bit-wise</span>
<a name="l00188"></a>00188 <span class="comment">                                                exclusive-OR&apos;ing it.</span>
<a name="l00189"></a>00189 <span class="comment">                                                IWORD[PEN] must not be set when CWORD[POUT] is not set.</span>
<a name="l00190"></a>00190 <span class="comment">                                                If CWORD[POUT] is set, IWORD[PEN] must be set for at least one IWORD. */</span>
<a name="l00191"></a>00191         uint64_t qmult:8;       <span class="comment">/**&lt; The Q pipe multiplier for the input buffer. Section 26.1 above describes the GF(28)</span>
<a name="l00192"></a>00192 <span class="comment">                                                multiplication algorithm.</span>
<a name="l00193"></a>00193 <span class="comment">                                                IWORD[QMULT] must be zero when IWORD[QEN] is not set.</span>
<a name="l00194"></a>00194 <span class="comment">                                                IWORD[QMULT] must not be zero when IWORD[QEN] is set.</span>
<a name="l00195"></a>00195 <span class="comment">                                                When IWORD[QMULT] is 1, the multiplication simplifies to the identity function,</span>
<a name="l00196"></a>00196 <span class="comment">                                                and the Q pipe performs the same XOR function as the P pipe. */</span>
<a name="l00197"></a>00197         uint64_t reserved_43_46:4;<span class="comment"></span>
<a name="l00198"></a><a class="code" href="unioncvmx__raid__word__t.html#aaaa4fce04e555a4c08a5b675a32d087d">00198</a> <span class="comment">                        /**&lt; Must be zero */</span>
<a name="l00199"></a>00199         uint64_t addr:42;       <span class="comment">/**&lt; The starting address of the input buffer in L2/DRAM.</span>
<a name="l00200"></a>00200 <span class="comment">                                                IWORD[PTR] must be naturally-aligned on an 8 byte boundary (i.e. &lt;2:0&gt; must be</span>
<a name="l00201"></a>00201 <span class="comment">                                                zero). */</span>
<a name="l00202"></a>00202     } iword_78xx;
<a name="l00203"></a>00203     <span class="keyword">struct </span>{
<a name="l00204"></a><a class="code" href="unioncvmx__raid__word__t.html#a1b66b8a534ab2cdc0f3dd93bccacda01">00204</a>         uint64_t reserved_40_63:22;
<a name="l00205"></a>00205         uint64_t addr:42;
<a name="l00206"></a>00206     } respword;
<a name="l00207"></a>00207 } <a class="code" href="unioncvmx__raid__word__t.html" title="This structure defines the type of command words the RAID block will accept.">cvmx_raid_word_t</a>;
<a name="l00208"></a>00208 
<a name="l00209"></a><a class="code" href="structcvmx__raid__config__t.html">00209</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00210"></a>00210 {
<a name="l00211"></a><a class="code" href="structcvmx__raid__config__t.html#a8407b93667b51a0ebb1156e5f3d750df">00211</a>     <a class="code" href="structcvmx__fpa__pool__config.html" title="Structure to store FPA pool configuration parameters.">cvmx_fpa_pool_config_t</a> command_queue_pool;
<a name="l00212"></a>00212 }<a class="code" href="structcvmx__raid__config__t.html">cvmx_raid_config_t</a>;
<a name="l00213"></a>00213 
<a name="l00214"></a>00214 <span class="keyword">extern</span> <a class="code" href="cvmx-platform_8h.html#a845de1642e5d22d87bd00b994bdcd82e">CVMX_SHARED</a> <a class="code" href="structcvmx__raid__config__t.html">cvmx_raid_config_t</a> <a class="code" href="cvmx-raid_8c.html#a100e148e1ad040ee4b2f6702e37bf1a5">raid_config</a>;
<a name="l00215"></a>00215 
<a name="l00216"></a><a class="code" href="cvmx-raid_8h.html#a35d8ce383249c2da37f19dff8e1677b8">00216</a> <span class="keyword">static</span> <span class="keyword">inline</span> int64_t <a class="code" href="cvmx-raid_8h.html#a35d8ce383249c2da37f19dff8e1677b8">cvmx_fpa_get_raid_pool</a>(<span class="keywordtype">void</span>)
<a name="l00217"></a>00217 {
<a name="l00218"></a>00218     <span class="keywordflow">return</span> (raid_config.command_queue_pool.pool_num);
<a name="l00219"></a>00219 }
<a name="l00220"></a>00220 
<a name="l00221"></a><a class="code" href="cvmx-raid_8h.html#af9be5b7367bc330d25946b478b8339b1">00221</a> <span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-raid_8h.html#af9be5b7367bc330d25946b478b8339b1">cvmx_fpa_get_raid_pool_block_size</a>(<span class="keywordtype">void</span>)
<a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">return</span> (raid_config.command_queue_pool.buffer_size);
<a name="l00224"></a>00224 }
<a name="l00225"></a>00225 <span class="comment"></span>
<a name="l00226"></a>00226 <span class="comment">/**</span>
<a name="l00227"></a>00227 <span class="comment"> * Sets the internal FPA pool data structure for raid comamnd queue.</span>
<a name="l00228"></a>00228 <span class="comment"> * @param pool  fpa pool number to use</span>
<a name="l00229"></a>00229 <span class="comment"> * @param buffer_size   buffer size of pool</span>
<a name="l00230"></a>00230 <span class="comment"> * @param buffer_count  number of buufers to allocate to pool</span>
<a name="l00231"></a>00231 <span class="comment"> */</span>
<a name="l00232"></a>00232 <span class="keywordtype">void</span> <a class="code" href="cvmx-raid_8c.html#a522ea6c3791757da22a6a8f2a9f94899" title="Sets the internal FPA pool data structure for raid comamnd queue.">cvmx_raid_set_cmd_que_pool_config</a>(int64_t pool, uint64_t buffer_size,
<a name="l00233"></a>00233                   uint64_t buffer_count);
<a name="l00234"></a>00234 <span class="comment"></span>
<a name="l00235"></a>00235 <span class="comment">/**</span>
<a name="l00236"></a>00236 <span class="comment"> * Gets the internal FPA pool data structure for raid comamnd queue.</span>
<a name="l00237"></a>00237 <span class="comment"> * @param cmd_que_pool  Pointer to cmd que pool where data gets copied</span>
<a name="l00238"></a>00238 <span class="comment"> */</span>
<a name="l00239"></a>00239 <span class="keywordtype">void</span> <a class="code" href="cvmx-raid_8c.html#a27f18427a597358bf0e940d39fa375b5" title="Gets the internal FPA pool data structure for raid comamnd queue.">cvmx_raid_get_cmd_que_pool_config</a>(<a class="code" href="structcvmx__fpa__pool__config.html" title="Structure to store FPA pool configuration parameters.">cvmx_fpa_pool_config_t</a>* cmd_que_pool);
<a name="l00240"></a>00240 <span class="comment"></span>
<a name="l00241"></a>00241 <span class="comment">/**</span>
<a name="l00242"></a>00242 <span class="comment"> * Initialize the RAID block</span>
<a name="l00243"></a>00243 <span class="comment"> *</span>
<a name="l00244"></a>00244 <span class="comment"> * @param polynomial Coefficients for the RAID polynomial</span>
<a name="l00245"></a>00245 <span class="comment"> *</span>
<a name="l00246"></a>00246 <span class="comment"> * @return Zero on success, negative on failure</span>
<a name="l00247"></a>00247 <span class="comment"> */</span>
<a name="l00248"></a>00248 <span class="keywordtype">int</span> <a class="code" href="cvmx-raid_8c.html#a613691426910a962088fec3dffbc26a4" title="Initialize the RAID block.">cvmx_raid_initialize</a>(<a class="code" href="unioncvmx__rad__reg__polynomial.html" title="cvmx_rad_reg_polynomial">cvmx_rad_reg_polynomial_t</a> polynomial);
<a name="l00249"></a>00249 <span class="comment"></span>
<a name="l00250"></a>00250 <span class="comment">/**</span>
<a name="l00251"></a>00251 <span class="comment"> * Shutdown the RAID block. RAID must be idle when</span>
<a name="l00252"></a>00252 <span class="comment"> * this function is called.</span>
<a name="l00253"></a>00253 <span class="comment"> *</span>
<a name="l00254"></a>00254 <span class="comment"> * @return Zero on success, negative on failure</span>
<a name="l00255"></a>00255 <span class="comment"> */</span>
<a name="l00256"></a>00256 <span class="keywordtype">int</span> <a class="code" href="cvmx-raid_8c.html#a575a2ffbb5cb72dbc163ee7a2ff9cc9f" title="Shutdown the RAID block.">cvmx_raid_shutdown</a>(<span class="keywordtype">void</span>);
<a name="l00257"></a>00257 <span class="comment"></span>
<a name="l00258"></a>00258 <span class="comment">/**</span>
<a name="l00259"></a>00259 <span class="comment"> * Submit a command to the RAID block</span>
<a name="l00260"></a>00260 <span class="comment"> *</span>
<a name="l00261"></a>00261 <span class="comment"> * @param num_words Number of command words to submit</span>
<a name="l00262"></a>00262 <span class="comment"> * @param words     Command words</span>
<a name="l00263"></a>00263 <span class="comment"> *</span>
<a name="l00264"></a>00264 <span class="comment"> * @return Zero on success, negative on failure</span>
<a name="l00265"></a>00265 <span class="comment"> */</span>
<a name="l00266"></a>00266 <span class="keywordtype">int</span> <a class="code" href="cvmx-raid_8c.html#a225e37766346da1f3fafce9ca43f48b4" title="Submit a command to the RAID block.">cvmx_raid_submit</a>(<span class="keywordtype">int</span> num_words, <a class="code" href="unioncvmx__raid__word__t.html" title="This structure defines the type of command words the RAID block will accept.">cvmx_raid_word_t</a> words[]);
<a name="l00267"></a>00267 
<a name="l00268"></a>00268 <span class="keywordtype">void</span> <a class="code" href="cvmx-raid_8c.html#ae178b639fe29b111d3ca6201ffdc8b7f">cvmx_raid_config_control_word</a>(<a class="code" href="unioncvmx__raid__word__t.html" title="This structure defines the type of command words the RAID block will accept.">cvmx_raid_word_t</a> *word, <span class="keywordtype">int</span> number_input_blocks, <span class="keywordtype">int</span> block_length, <span class="keywordtype">int</span> qout, <span class="keywordtype">int</span> pout, <span class="keywordtype">int</span> qcmp, <span class="keywordtype">int</span> pcmp, <span class="keywordtype">int</span> qxor, <span class="keywordtype">int</span> pxor, <span class="keywordtype">int</span> wqe);
<a name="l00269"></a>00269 <span class="keywordtype">void</span> <a class="code" href="cvmx-raid_8c.html#a9582a07bb1a83b877929431508448721">cvmx_raid_config_input_word</a>(<a class="code" href="unioncvmx__raid__word__t.html" title="This structure defines the type of command words the RAID block will accept.">cvmx_raid_word_t</a> *word, <span class="keywordtype">int</span> qen, uint64_t qmult, <span class="keywordtype">int</span> pen, uint64_t input_ptr);
<a name="l00270"></a>00270 <span class="keywordtype">void</span> <a class="code" href="cvmx-raid_8c.html#a2e9024e2f0e386dbf55febb0139ef275">cvmx_raid_config_output_word</a>(<a class="code" href="unioncvmx__raid__word__t.html" title="This structure defines the type of command words the RAID block will accept.">cvmx_raid_word_t</a> *word, <span class="keywordtype">int</span> no_cache, uint64_t output_ptr);
<a name="l00271"></a>00271 <span class="keywordtype">void</span> <a class="code" href="cvmx-raid_8c.html#a04333f2306c341eb386e21a6684585ce">cvmx_raid_config_resp_word</a>(<a class="code" href="unioncvmx__raid__word__t.html" title="This structure defines the type of command words the RAID block will accept.">cvmx_raid_word_t</a> *word, uint64_t resp_ptr);
<a name="l00272"></a>00272 
<a name="l00273"></a>00273 <span class="preprocessor">#ifdef  __cplusplus</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="comment">/* *INDENT-OFF* */</span>
<a name="l00275"></a>00275 }
<a name="l00276"></a>00276 <span class="comment">/* *INDENT-ON* */</span>
<a name="l00277"></a>00277 <span class="preprocessor">#endif</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#endif // __CVMX_CMD_QUEUE_H__</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
