--------------------------------------------------------------------------------
Release 10.1 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -ise /home/jules/code/tube/tube.ise
-intstyle ise -v 3 -s 5 -xml bbc2 bbc2.ncd -o bbc2.twr bbc2.pcf -ucf bbc2.ucf

Design file:              bbc2.ncd
Physical constraint file: bbc2.pcf
Device,package,speed:     xc2s200,fg256,-5 (PRODUCTION 1.27 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_system_clk = PERIOD TIMEGRP "system_clk" 20 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdramburst1_int_clk0 = PERIOD TIMEGRP 
"sdramburst1_int_clk0" TS_system_clk         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdramburst1_int_clkdv = PERIOD TIMEGRP 
"sdramburst1_int_clkdv"         TS_system_clk * 1.5 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdramburst1_int_clk0_1 = PERIOD TIMEGRP 
"sdramburst1_int_clk0_1"         TS_system_clk HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdramburst1_int_clkdv_1 = PERIOD TIMEGRP 
"sdramburst1_int_clkdv_1"         TS_system_clk * 1.5 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdramburst1_int_clk0_0 = PERIOD TIMEGRP 
"sdramburst1_int_clk0_0"         TS_system_clk HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdramburst1_int_clkdv_0 = PERIOD TIMEGRP 
"sdramburst1_int_clkdv_0"         TS_system_clk * 1.5 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdramburst1_int_clk0_2 = PERIOD TIMEGRP 
"sdramburst1_int_clk0_2"         TS_system_clk HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdramburst1_int_clkdv_2 = PERIOD TIMEGRP 
"sdramburst1_int_clkdv_2"         TS_system_clk * 1.5 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdramburst1_int_clk0_3 = PERIOD TIMEGRP 
"sdramburst1_int_clk0_3"         TS_system_clk HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdramburst1_int_clkdv_3 = PERIOD TIMEGRP 
"sdramburst1_int_clkdv_3"         TS_system_clk * 1.5 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdramburst1_int_clk0_4 = PERIOD TIMEGRP 
"sdramburst1_int_clk0_4"         TS_system_clk HIGH 50%;

 3518 paths analyzed, 366 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  11.895ns.
--------------------------------------------------------------------------------
Slack:                  8.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timecounter_1 (FF)
  Destination:          timecounter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.895ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1x rising at 0.000ns
  Destination Clock:    clk1x rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: timecounter_1 to timecounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R16C34.S0.YQ     Tcko                  1.292   timecounter<0>
                                                       timecounter_1
    CLB_R3C34.S1.F2      net (fanout=2)        2.721   timecounter<1>
    CLB_R3C34.S1.COUT    Topcyf                1.487   pagenum_cmp_eq0000
                                                       pagenum_cmp_eq0000_wg_lut<6>
                                                       pagenum_cmp_eq0000_wg_cy<6>
                                                       pagenum_cmp_eq0000_wg_cy<7>
    CLB_R3C36.S1.G1      net (fanout=7)        1.689   pagenum_cmp_eq0000
    CLB_R3C36.S1.Y       Tilo                  0.653   pagenum_or0000
                                                       timecounter_or00001
    CLB_R16C34.S0.SR     net (fanout=16)       3.270   timecounter_or0000
    CLB_R16C34.S0.CLK    Tsrck                 0.783   timecounter<0>
                                                       timecounter_1
    -------------------------------------------------  ---------------------------
    Total                                     11.895ns (4.215ns logic, 7.680ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  8.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timecounter_1 (FF)
  Destination:          timecounter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.895ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1x rising at 0.000ns
  Destination Clock:    clk1x rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: timecounter_1 to timecounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R16C34.S0.YQ     Tcko                  1.292   timecounter<0>
                                                       timecounter_1
    CLB_R3C34.S1.F2      net (fanout=2)        2.721   timecounter<1>
    CLB_R3C34.S1.COUT    Topcyf                1.487   pagenum_cmp_eq0000
                                                       pagenum_cmp_eq0000_wg_lut<6>
                                                       pagenum_cmp_eq0000_wg_cy<6>
                                                       pagenum_cmp_eq0000_wg_cy<7>
    CLB_R3C36.S1.G1      net (fanout=7)        1.689   pagenum_cmp_eq0000
    CLB_R3C36.S1.Y       Tilo                  0.653   pagenum_or0000
                                                       timecounter_or00001
    CLB_R16C34.S0.SR     net (fanout=16)       3.270   timecounter_or0000
    CLB_R16C34.S0.CLK    Tsrck                 0.783   timecounter<0>
                                                       timecounter_0
    -------------------------------------------------  ---------------------------
    Total                                     11.895ns (4.215ns logic, 7.680ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  8.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timecounter_1 (FF)
  Destination:          timecounter_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.780ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1x rising at 0.000ns
  Destination Clock:    clk1x rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: timecounter_1 to timecounter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R16C34.S0.YQ     Tcko                  1.292   timecounter<0>
                                                       timecounter_1
    CLB_R3C34.S1.F2      net (fanout=2)        2.721   timecounter<1>
    CLB_R3C34.S1.COUT    Topcyf                1.487   pagenum_cmp_eq0000
                                                       pagenum_cmp_eq0000_wg_lut<6>
                                                       pagenum_cmp_eq0000_wg_cy<6>
                                                       pagenum_cmp_eq0000_wg_cy<7>
    CLB_R3C36.S1.G1      net (fanout=7)        1.689   pagenum_cmp_eq0000
    CLB_R3C36.S1.Y       Tilo                  0.653   pagenum_or0000
                                                       timecounter_or00001
    CLB_R14C34.S0.SR     net (fanout=16)       3.155   timecounter_or0000
    CLB_R14C34.S0.CLK    Tsrck                 0.783   timecounter<4>
                                                       timecounter_5
    -------------------------------------------------  ---------------------------
    Total                                     11.780ns (4.215ns logic, 7.565ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdramburst1_int_clkdv_4 = PERIOD TIMEGRP 
"sdramburst1_int_clkdv_4"         TS_system_clk * 1.5 HIGH 50%;

 62451 paths analyzed, 1003 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  28.380ns.
--------------------------------------------------------------------------------
Slack:                  1.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga1/char_vpos_1_1 (FF)
  Destination:          vga1/alt_next (FF)
  Requirement:          30.000ns
  Data Path Delay:      28.380ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clkdv rising at 0.000ns
  Destination Clock:    clkdv rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga1/char_vpos_1_1 to vga1/alt_next
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R17C18.S1.YQ     Tcko                  1.292   vga1/char_vpos_1_2
                                                       vga1/char_vpos_1_1
    CLB_R15C22.S1.F2     net (fanout=7)        3.996   vga1/char_vpos_1_1
    CLB_R15C22.S1.X      Tilo                  0.653   vga1/Msub_alt_next_addsub0000_xor<2>146_SW0/O
                                                       vga1/Msub_alt_next_addsub0000_xor<2>146_SW0
    CLB_R15C22.S1.G1     net (fanout=1)        1.025   vga1/Msub_alt_next_addsub0000_xor<2>146_SW0/O
    CLB_R15C22.S1.Y      Tilo                  0.653   vga1/Msub_alt_next_addsub0000_xor<2>146_SW0/O
                                                       vga1/Msub_alt_next_addsub0000_xor<2>146
    CLB_R14C22.S1.G3     net (fanout=2)        0.782   vga1/Msub_alt_next_addsub0000_xor<2>146
    CLB_R14C22.S1.Y      Tilo                  0.653   vga1/Msub_alt_next_addsub0000_xor<2>128
                                                       vga1/Msub_alt_next_addsub0000_xor<2>192
    CLB_R15C22.S0.F1     net (fanout=1)        1.008   vga1/alt_next_addsub0000<2>
    CLB_R15C22.S0.Y      Topy                  1.937   vga1/Mmult_alt_next_mult0000_Madd_2
                                                       vga1/Mmult_alt_next_mult0000_Madd_lut<2>
                                                       vga1/Mmult_alt_next_mult0000_Madd_cy<2>
                                                       vga1/Mmult_alt_next_mult0000_Madd_xor<3>
    CLB_R15C24.S0.G4     net (fanout=1)        0.921   vga1/Mmult_alt_next_mult0000_Madd_3
    CLB_R15C24.S0.Y      Topgy                 1.035   vga1/alt_next_mult0000<2>
                                                       vga1/Mmult_alt_next_mult0000_Madd1_lut<3>_INV_0
                                                       vga1/Mmult_alt_next_mult0000_Madd1_xor<3>
    CLB_R16C25.S1.G3     net (fanout=3)        0.950   vga1/Madd__COND_15_Madd6
    CLB_R16C25.S1.Y      Tilo                  0.653   vga1/N84
                                                       vga1/Madd__COND_15_Madd_xor<4>111
    CLB_R20C27.S1.G1     net (fanout=18)       2.190   vga1/N289
    CLB_R20C27.S1.Y      Tif6y                 1.105   vga1/Mmux__varindex0001_10_f61
                                                       vga1/Mmux__varindex0001_133
                                                       vga1/Mmux__varindex0001_11_f5_1
                                                       vga1/Mmux__varindex0001_10_f6_0
    CLB_R16C28.S0.G4     net (fanout=1)        1.502   vga1/Mmux__varindex0001_10_f61
    CLB_R16C28.S0.X      Tif5x                 1.028   vga1/Mmux__varindex0001_5_f5
                                                       vga1/Mmux__varindex0001_7
                                                       vga1/Mmux__varindex0001_5_f5
    CLB_R16C25.S0.F1     net (fanout=2)        1.420   vga1/Mmux__varindex0001_5_f5
    CLB_R16C25.S0.X      Tilo                  0.653   vga1/alt_next_mux0000297_SW0/O
                                                       vga1/alt_next_mux0000297_SW0
    CLB_R16C25.S0.G1     net (fanout=1)        1.000   vga1/alt_next_mux0000297_SW0/O
    CLB_R16C25.S0.Y      Tilo                  0.653   vga1/alt_next_mux0000297_SW0/O
                                                       vga1/alt_next_mux0000305
    CLB_R19C18.S1.G2     net (fanout=1)        1.919   vga1/alt_next_mux0000305
    CLB_R19C18.S1.CLK    Tick                  1.352   vga1/alt_next
                                                       vga1/alt_next_mux0000385
                                                       vga1/alt_next
    -------------------------------------------------  ---------------------------
    Total                                     28.380ns (11.667ns logic, 16.713ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  1.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga1/char_vpos_1_1 (FF)
  Destination:          vga1/alt_next (FF)
  Requirement:          30.000ns
  Data Path Delay:      28.370ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clkdv rising at 0.000ns
  Destination Clock:    clkdv rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga1/char_vpos_1_1 to vga1/alt_next
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R17C18.S1.YQ     Tcko                  1.292   vga1/char_vpos_1_2
                                                       vga1/char_vpos_1_1
    CLB_R15C22.S1.F2     net (fanout=7)        3.996   vga1/char_vpos_1_1
    CLB_R15C22.S1.X      Tilo                  0.653   vga1/Msub_alt_next_addsub0000_xor<2>146_SW0/O
                                                       vga1/Msub_alt_next_addsub0000_xor<2>146_SW0
    CLB_R15C22.S1.G1     net (fanout=1)        1.025   vga1/Msub_alt_next_addsub0000_xor<2>146_SW0/O
    CLB_R15C22.S1.Y      Tilo                  0.653   vga1/Msub_alt_next_addsub0000_xor<2>146_SW0/O
                                                       vga1/Msub_alt_next_addsub0000_xor<2>146
    CLB_R14C22.S1.G3     net (fanout=2)        0.782   vga1/Msub_alt_next_addsub0000_xor<2>146
    CLB_R14C22.S1.Y      Tilo                  0.653   vga1/Msub_alt_next_addsub0000_xor<2>128
                                                       vga1/Msub_alt_next_addsub0000_xor<2>192
    CLB_R15C22.S0.F1     net (fanout=1)        1.008   vga1/alt_next_addsub0000<2>
    CLB_R15C22.S0.Y      Topy                  1.937   vga1/Mmult_alt_next_mult0000_Madd_2
                                                       vga1/Mmult_alt_next_mult0000_Madd_lut<2>
                                                       vga1/Mmult_alt_next_mult0000_Madd_cy<2>
                                                       vga1/Mmult_alt_next_mult0000_Madd_xor<3>
    CLB_R15C24.S0.G4     net (fanout=1)        0.921   vga1/Mmult_alt_next_mult0000_Madd_3
    CLB_R15C24.S0.Y      Topgy                 1.035   vga1/alt_next_mult0000<2>
                                                       vga1/Mmult_alt_next_mult0000_Madd1_lut<3>_INV_0
                                                       vga1/Mmult_alt_next_mult0000_Madd1_xor<3>
    CLB_R16C25.S1.G3     net (fanout=3)        0.950   vga1/Madd__COND_15_Madd6
    CLB_R16C25.S1.Y      Tilo                  0.653   vga1/N84
                                                       vga1/Madd__COND_15_Madd_xor<4>111
    CLB_R20C27.S1.F1     net (fanout=18)       2.192   vga1/N289
    CLB_R20C27.S1.Y      Tif6y                 1.093   vga1/Mmux__varindex0001_10_f61
                                                       vga1/Mmux__varindex0001_123
                                                       vga1/Mmux__varindex0001_11_f5_1
                                                       vga1/Mmux__varindex0001_10_f6_0
    CLB_R16C28.S0.G4     net (fanout=1)        1.502   vga1/Mmux__varindex0001_10_f61
    CLB_R16C28.S0.X      Tif5x                 1.028   vga1/Mmux__varindex0001_5_f5
                                                       vga1/Mmux__varindex0001_7
                                                       vga1/Mmux__varindex0001_5_f5
    CLB_R16C25.S0.F1     net (fanout=2)        1.420   vga1/Mmux__varindex0001_5_f5
    CLB_R16C25.S0.X      Tilo                  0.653   vga1/alt_next_mux0000297_SW0/O
                                                       vga1/alt_next_mux0000297_SW0
    CLB_R16C25.S0.G1     net (fanout=1)        1.000   vga1/alt_next_mux0000297_SW0/O
    CLB_R16C25.S0.Y      Tilo                  0.653   vga1/alt_next_mux0000297_SW0/O
                                                       vga1/alt_next_mux0000305
    CLB_R19C18.S1.G2     net (fanout=1)        1.919   vga1/alt_next_mux0000305
    CLB_R19C18.S1.CLK    Tick                  1.352   vga1/alt_next
                                                       vga1/alt_next_mux0000385
                                                       vga1/alt_next
    -------------------------------------------------  ---------------------------
    Total                                     28.370ns (11.655ns logic, 16.715ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  1.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga1/char_vpos_1_1 (FF)
  Destination:          vga1/alt_next (FF)
  Requirement:          30.000ns
  Data Path Delay:      28.309ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clkdv rising at 0.000ns
  Destination Clock:    clkdv rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga1/char_vpos_1_1 to vga1/alt_next
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R17C18.S1.YQ     Tcko                  1.292   vga1/char_vpos_1_2
                                                       vga1/char_vpos_1_1
    CLB_R15C22.S1.F2     net (fanout=7)        3.996   vga1/char_vpos_1_1
    CLB_R15C22.S1.X      Tilo                  0.653   vga1/Msub_alt_next_addsub0000_xor<2>146_SW0/O
                                                       vga1/Msub_alt_next_addsub0000_xor<2>146_SW0
    CLB_R15C22.S1.G1     net (fanout=1)        1.025   vga1/Msub_alt_next_addsub0000_xor<2>146_SW0/O
    CLB_R15C22.S1.Y      Tilo                  0.653   vga1/Msub_alt_next_addsub0000_xor<2>146_SW0/O
                                                       vga1/Msub_alt_next_addsub0000_xor<2>146
    CLB_R14C22.S1.G3     net (fanout=2)        0.782   vga1/Msub_alt_next_addsub0000_xor<2>146
    CLB_R14C22.S1.Y      Tilo                  0.653   vga1/Msub_alt_next_addsub0000_xor<2>128
                                                       vga1/Msub_alt_next_addsub0000_xor<2>192
    CLB_R15C22.S0.F1     net (fanout=1)        1.008   vga1/alt_next_addsub0000<2>
    CLB_R15C22.S0.Y      Topy                  1.937   vga1/Mmult_alt_next_mult0000_Madd_2
                                                       vga1/Mmult_alt_next_mult0000_Madd_lut<2>
                                                       vga1/Mmult_alt_next_mult0000_Madd_cy<2>
                                                       vga1/Mmult_alt_next_mult0000_Madd_xor<3>
    CLB_R15C24.S0.G4     net (fanout=1)        0.921   vga1/Mmult_alt_next_mult0000_Madd_3
    CLB_R15C24.S0.Y      Topgy                 1.035   vga1/alt_next_mult0000<2>
                                                       vga1/Mmult_alt_next_mult0000_Madd1_lut<3>_INV_0
                                                       vga1/Mmult_alt_next_mult0000_Madd1_xor<3>
    CLB_R16C25.S1.G3     net (fanout=3)        0.950   vga1/Madd__COND_15_Madd6
    CLB_R16C25.S1.Y      Tilo                  0.653   vga1/N84
                                                       vga1/Madd__COND_15_Madd_xor<4>111
    CLB_R20C27.S0.F1     net (fanout=18)       2.032   vga1/N289
    CLB_R20C27.S0.F5     Tif5                  0.816   vga1/Mmux__varindex0001_12_f51
                                                       vga1/Mmux__varindex0001_134
                                                       vga1/Mmux__varindex0001_12_f5_0
    CLB_R20C27.S1.F5IN   net (fanout=1)        0.000   vga1/Mmux__varindex0001_12_f51
    CLB_R20C27.S1.Y      Tf5iny                0.376   vga1/Mmux__varindex0001_10_f61
                                                       vga1/Mmux__varindex0001_10_f6_0
    CLB_R16C28.S0.G4     net (fanout=1)        1.502   vga1/Mmux__varindex0001_10_f61
    CLB_R16C28.S0.X      Tif5x                 1.028   vga1/Mmux__varindex0001_5_f5
                                                       vga1/Mmux__varindex0001_7
                                                       vga1/Mmux__varindex0001_5_f5
    CLB_R16C25.S0.F1     net (fanout=2)        1.420   vga1/Mmux__varindex0001_5_f5
    CLB_R16C25.S0.X      Tilo                  0.653   vga1/alt_next_mux0000297_SW0/O
                                                       vga1/alt_next_mux0000297_SW0
    CLB_R16C25.S0.G1     net (fanout=1)        1.000   vga1/alt_next_mux0000297_SW0/O
    CLB_R16C25.S0.Y      Tilo                  0.653   vga1/alt_next_mux0000297_SW0/O
                                                       vga1/alt_next_mux0000305
    CLB_R19C18.S1.G2     net (fanout=1)        1.919   vga1/alt_next_mux0000305
    CLB_R19C18.S1.CLK    Tick                  1.352   vga1/alt_next
                                                       vga1/alt_next_mux0000385
                                                       vga1/alt_next
    -------------------------------------------------  ---------------------------
    Total                                     28.309ns (11.754ns logic, 16.555ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_system_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_system_clk                  |     20.000ns|          N/A|     18.920ns|            0|            0|            0|        65969|
| TS_sdramburst1_int_clk0       |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_sdramburst1_int_clkdv      |     30.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_sdramburst1_int_clk0_1     |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_sdramburst1_int_clkdv_1    |     30.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_sdramburst1_int_clk0_0     |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_sdramburst1_int_clkdv_0    |     30.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_sdramburst1_int_clk0_2     |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_sdramburst1_int_clkdv_2    |     30.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_sdramburst1_int_clk0_3     |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_sdramburst1_int_clkdv_3    |     30.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_sdramburst1_int_clk0_4     |     20.000ns|     11.895ns|          N/A|            0|            0|         3518|            0|
| TS_sdramburst1_int_clkdv_4    |     30.000ns|     28.380ns|          N/A|            0|            0|        62451|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock system_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
system_clk     |   28.380|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 65969 paths, 0 nets, and 4485 connections

Design statistics:
   Minimum period:  28.380ns{1}   (Maximum frequency:  35.236MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 24 13:21:39 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 76 MB



