# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:18 on Jul 18,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 16:05:18 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:18 on Jul 18,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 16:05:18 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:18 on Jul 18,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 16:05:18 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:18 on Jul 18,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 16:05:18 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:18 on Jul 18,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 16:05:18 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:18 on Jul 18,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 16:05:18 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:18 on Jul 18,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 16:05:19 on Jul 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Jul 18,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v 
# -- Compiling module lpm_add_sub_32
# 
# Top level modules:
# 	lpm_add_sub_32
# End time: 16:05:19 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Jul 18,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 16:05:19 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Jul 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 16:05:19 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Jul 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 16:05:19 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Jul 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 16:05:19 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Jul 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 16:05:19 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Jul 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 16:05:19 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Jul 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 16:05:19 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Jul 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 16:05:19 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Jul 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 16:05:20 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Jul 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 16:05:20 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Jul 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 16:05:20 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Jul 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 16:05:20 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Jul 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 16:05:20 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Jul 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 16:05:20 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Jul 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 16:05:20 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Jul 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 16:05:20 on Jul 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 16:05:21 on Jul 18,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.lpm_add_sub_32
# Loading lpm_ver.lpm_add_sub
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading work.phase_adj
# Loading work.phase_shift_calculation
# Loading work.divide_32_signed
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.mult_64
# Loading lpm_ver.lpm_mult
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(124): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlft8dnvrw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8dnvrw
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/synch
# 
# add wave -position end -color green -divider "Freq_In"
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[0]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[1]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq_add}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq_add}
# 
# 
# add wave -position end -color "Green Yellow" -divider "Phase_Adj"
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_start
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/desired_phase
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/delay_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/work_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_ready
# 
# add wave -position end -color cyan -divider "Output_Data"
# add wave -position end -color cyan -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[1]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[1]}
# 
# add wave -position end -color cyan -divider "Devider"
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/denominator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/numerator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/conveer_state}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/w_t}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/d_t}
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000 ns} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(124): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# run 25us
# Start
# ____________
# ____________
# Finish
# ** Note: $stop    : D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(216)
#    Time: 22385 ns  Iteration: 0  Instance: /dds_slave_tb
# Break in Module dds_slave_tb at D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv line 216
# wave zoom range 0ns 25us
# 0 ps
# 25 us
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:13 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 19:05:13 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:13 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 19:05:13 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:13 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 19:05:13 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:13 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 19:05:13 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:13 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 19:05:13 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:14 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 19:05:14 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:14 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 19:05:14 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:14 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v 
# -- Compiling module lpm_add_sub_32
# 
# Top level modules:
# 	lpm_add_sub_32
# End time: 19:05:14 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:14 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 19:05:14 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:14 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 19:05:14 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:14 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 19:05:14 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:14 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 19:05:14 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:14 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 19:05:14 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:14 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 19:05:14 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:14 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 19:05:14 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:14 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 19:05:14 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:15 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 19:05:15 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:15 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 19:05:15 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:15 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 19:05:15 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:15 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 19:05:15 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:15 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 19:05:15 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:15 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 19:05:15 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:15 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 19:05:15 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:15 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 19:05:15 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 19:05:17 on Jul 19,2022, Elapsed time: 26:59:56
# Errors: 0, Warnings: 48
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 19:05:18 on Jul 19,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.lpm_add_sub_32
# Loading lpm_ver.lpm_add_sub
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading work.phase_adj
# Loading work.phase_shift_calculation
# Loading work.divide_32_signed
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.mult_64
# Loading lpm_ver.lpm_mult
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(124): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlft23t4er".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft23t4er
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/synch
# 
# add wave -position end -color green -divider "Freq_In"
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[0]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[1]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq_add}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq_add}
# 
# 
# add wave -position end -color "Green Yellow" -divider "Phase_Adj"
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_start
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/desired_phase
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/delay_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/work_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_ready
# 
# add wave -position end -color cyan -divider "Output_Data"
# add wave -position end -color cyan -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[1]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[1]}
# 
# add wave -position end -color cyan -divider "Devider"
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/denominator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/numerator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/conveer_state}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/w_t}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/d_t}
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000 ns} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(124): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# run 25us
# Start
# ____________
# ____________
# Finish
# ** Note: $stop    : D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(216)
#    Time: 21285 ns  Iteration: 0  Instance: /dds_slave_tb
# Break in Module dds_slave_tb at D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv line 216
# wave zoom range 0ns 25us
# 0 ps
# 25 us
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:43 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 19:30:43 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:43 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 19:30:43 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:43 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 19:30:43 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:43 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 19:30:43 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:43 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 19:30:43 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:43 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 19:30:43 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:43 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 19:30:43 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:43 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v 
# -- Compiling module lpm_add_sub_32
# 
# Top level modules:
# 	lpm_add_sub_32
# End time: 19:30:43 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:43 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 19:30:44 on Jul 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 19:30:44 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 19:30:44 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 19:30:44 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 19:30:44 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 19:30:44 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 19:30:44 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 19:30:44 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 19:30:44 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 19:30:44 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 19:30:44 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:45 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 19:30:45 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:45 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 19:30:45 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:45 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 19:30:45 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:45 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 19:30:45 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:45 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 19:30:45 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 19:30:48 on Jul 19,2022, Elapsed time: 0:25:30
# Errors: 0, Warnings: 48
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 19:30:48 on Jul 19,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.lpm_add_sub_32
# Loading lpm_ver.lpm_add_sub
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading work.phase_adj
# Loading work.phase_shift_calculation
# Loading work.divide_32_signed
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.mult_64
# Loading lpm_ver.lpm_mult
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(124): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftxw6zqy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxw6zqy
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/synch
# 
# add wave -position end -color green -divider "Freq_In"
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[0]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[1]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq_add}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq_add}
# 
# 
# add wave -position end -color "Green Yellow" -divider "Phase_Adj"
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_start
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/desired_phase
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/delay_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/work_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_ready
# 
# add wave -position end -color cyan -divider "Output_Data"
# add wave -position end -color cyan -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[1]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[1]}
# 
# add wave -position end -color cyan -divider "Devider"
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/denominator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/numerator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/conveer_state}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/w_t}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/d_t}
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000 ns} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(124): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# run 25us
# Start
# ____________
# wave zoom range 0ns 25us
# 0 ps
# 25 us
run 10us
run 10us
# ____________
# Finish
# ** Note: $stop    : D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(251)
#    Time: 42545 ns  Iteration: 0  Instance: /dds_slave_tb
# Break in Module dds_slave_tb at D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv line 251
run 10us
# Start
# ____________
run 10us
run 10us
run 10us
run 10us
# ____________
# Finish
# ** Note: $stop    : D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(251)
#    Time: 85070 ns  Iteration: 0  Instance: /dds_slave_tb
# Break in Module dds_slave_tb at D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv line 251
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:34 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 19:34:34 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:34 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 19:34:34 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:34 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 19:34:34 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:34 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 19:34:34 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:34 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 19:34:34 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:34 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 19:34:34 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:34 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 19:34:34 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:34 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v 
# -- Compiling module lpm_add_sub_32
# 
# Top level modules:
# 	lpm_add_sub_32
# End time: 19:34:34 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:34 on Jul 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 19:34:34 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:34 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 19:34:34 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:34 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 19:34:34 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:34 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 19:34:34 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:34 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 19:34:35 on Jul 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:35 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 19:34:35 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:35 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 19:34:35 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:35 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 19:34:35 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:35 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 19:34:35 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:35 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 19:34:35 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:35 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 19:34:35 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:35 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 19:34:35 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:35 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 19:34:35 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:35 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 19:34:35 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:35 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 19:34:35 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:36 on Jul 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 19:34:36 on Jul 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 19:34:38 on Jul 19,2022, Elapsed time: 0:03:50
# Errors: 0, Warnings: 48
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 19:34:38 on Jul 19,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.lpm_add_sub_32
# Loading lpm_ver.lpm_add_sub
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading work.phase_adj
# Loading work.phase_shift_calculation
# Loading work.divide_32_signed
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.mult_64
# Loading lpm_ver.lpm_mult
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(124): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftg3w0xd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg3w0xd
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/synch
# 
# add wave -position end -color green -divider "Freq_In"
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[0]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[1]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq_add}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq_add}
# 
# 
# add wave -position end -color "Green Yellow" -divider "Phase_Adj"
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_start
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/desired_phase
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/delay_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/work_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_ready
# 
# add wave -position end -color cyan -divider "Output_Data"
# add wave -position end -color cyan -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[1]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[1]}
# 
# add wave -position end -color cyan -divider "Devider"
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/denominator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/numerator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/conveer_state}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/w_t}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/d_t}
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000 ns} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(124): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# run 25us
# Start
# ____________
# wave zoom range 0ns 25us
# 0 ps
# 25 us
run 10us

run 10us
# ____________
# Finish
# ** Note: $stop    : D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(251)
#    Time: 42895 ns  Iteration: 0  Instance: /dds_slave_tb
# Break in Module dds_slave_tb at D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv line 251
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:06 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 10:39:06 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:06 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 10:39:06 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:06 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 10:39:06 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:06 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 10:39:06 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:06 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 10:39:06 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:06 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 10:39:07 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:07 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 10:39:07 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:07 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v 
# -- Compiling module lpm_add_sub_32
# 
# Top level modules:
# 	lpm_add_sub_32
# End time: 10:39:07 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:07 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 10:39:07 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:07 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 10:39:07 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:07 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 10:39:07 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:07 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 10:39:07 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:07 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 10:39:07 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:07 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 10:39:07 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:07 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 10:39:07 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:07 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 10:39:07 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:08 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 10:39:08 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:08 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 10:39:08 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:08 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 10:39:08 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:08 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 10:39:08 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:08 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 10:39:08 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:08 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 10:39:08 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:08 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 10:39:08 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:08 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 10:39:08 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 10:39:18 on Jul 20,2022, Elapsed time: 15:04:40
# Errors: 0, Warnings: 48
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 10:39:18 on Jul 20,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.lpm_add_sub_32
# Loading lpm_ver.lpm_add_sub
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading work.phase_adj
# Loading work.phase_shift_calculation
# Loading work.divide_32_signed
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.mult_64
# Loading lpm_ver.lpm_mult
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(124): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftn40ibt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn40ibt
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/synch
# 
# add wave -position end -color green -divider "Freq_In"
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[0]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[1]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq_add}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq_add}
# 
# 
# add wave -position end -color "Green Yellow" -divider "Phase_Adj"
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_start
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/desired_phase
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/delay_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/work_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_ready
# 
# add wave -position end -color cyan -divider "Output_Data"
# add wave -position end -color cyan -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[1]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[1]}
# 
# add wave -position end -color cyan -divider "Devider"
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/denominator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/numerator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/conveer_state}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/w_t}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/d_t}
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000 ns} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(124): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# run 25us
# Start
# ____________
# wave zoom range 0ns 25us
# 0 ps
# 25 us
run 1 ms
z
# wrong # args: should be "zip option ?args ...?"
c
# ambiguous command name "c": calcDefaultSignalModeValue can_set_tcl canvas capacity_image case cat catch cd cdbg cdbg_mode cdbg_wait_for_starting cdump cgroup_image chan change changeViewMode check checkVCDMap check_svver_available check_viewer checkbutton checkicon_image checkpoint checkpointDone checkpointError ciid class class_image cleanupGui clipboard clock clock_image close closedFolder clp cm cmdSplit code column2tok compare compareOptionsRule compareSetDefaults compile compileDialog concat config config_every_button config_image configbody configure connect_to_kernel console cont context contextOf continue contract controlbarValidateRunLengthFromInput convertVlogExtId count_image cov_opt_exclusive cover_save_create_ucdb coverage createArgsForFrames createFrames createSourceInfo create_rpc_server

do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:12 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 10:42:12 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:12 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 10:42:12 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:12 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 10:42:12 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:12 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 10:42:12 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:13 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 10:42:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:13 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 10:42:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:13 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 10:42:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:13 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v 
# -- Compiling module lpm_add_sub_32
# 
# Top level modules:
# 	lpm_add_sub_32
# End time: 10:42:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:13 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 10:42:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:13 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 10:42:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:13 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 10:42:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:13 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 10:42:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:13 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 10:42:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:13 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 10:42:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:13 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 10:42:14 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:14 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 10:42:14 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:14 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 10:42:14 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:14 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 10:42:14 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:14 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 10:42:14 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:14 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 10:42:14 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:14 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 10:42:14 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:14 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 10:42:14 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:14 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 10:42:14 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:14 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 10:42:14 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 10:42:16 on Jul 20,2022, Elapsed time: 0:02:58
# Errors: 2, Warnings: 48
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 10:42:16 on Jul 20,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.lpm_add_sub_32
# Loading lpm_ver.lpm_add_sub
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading work.phase_adj
# Loading work.phase_shift_calculation
# Loading work.divide_32_signed
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.mult_64
# Loading lpm_ver.lpm_mult
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(124): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlft3270t2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3270t2
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/synch
# 
# add wave -position end -color green -divider "Freq_In"
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[0]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[1]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq_add}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq_add}
# 
# 
# add wave -position end -color "Green Yellow" -divider "Phase_Adj"
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_start
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/desired_phase
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/delay_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/work_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_ready
# 
# add wave -position end -color cyan -divider "Output_Data"
# add wave -position end -color cyan -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[1]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[1]}
# 
# add wave -position end -color cyan -divider "Devider"
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/denominator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/numerator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/conveer_state}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/w_t}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/d_t}
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000 ns} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(124): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# run 25us
# Start
# ____________
# wave zoom range 0ns 1000us
# 0 ps
# 1 ms
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:14 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 10:43:14 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:14 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 10:43:14 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:14 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 10:43:15 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:15 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 10:43:15 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:15 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 10:43:15 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:15 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 10:43:15 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:15 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 10:43:15 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:15 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v 
# -- Compiling module lpm_add_sub_32
# 
# Top level modules:
# 	lpm_add_sub_32
# End time: 10:43:15 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:15 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 10:43:15 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:15 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 10:43:15 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:15 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 10:43:15 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:15 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 10:43:15 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:15 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 10:43:15 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:15 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 10:43:15 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:15 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 10:43:16 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:16 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 10:43:16 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:16 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 10:43:16 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:16 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 10:43:16 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:16 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 10:43:16 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:16 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 10:43:16 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:16 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 10:43:16 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:16 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 10:43:16 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:16 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 10:43:16 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:16 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 10:43:16 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 10:43:18 on Jul 20,2022, Elapsed time: 0:01:02
# Errors: 0, Warnings: 48
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 10:43:18 on Jul 20,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.lpm_add_sub_32
# Loading lpm_ver.lpm_add_sub
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading work.phase_adj
# Loading work.phase_shift_calculation
# Loading work.divide_32_signed
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.mult_64
# Loading lpm_ver.lpm_mult
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(124): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftv4cnwq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv4cnwq
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/synch
# 
# add wave -position end -color green -divider "Freq_In"
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[0]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[1]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq_add}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq_add}
# 
# 
# add wave -position end -color "Green Yellow" -divider "Phase_Adj"
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_start
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/desired_phase
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/delay_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/work_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_ready
# 
# add wave -position end -color cyan -divider "Output_Data"
# add wave -position end -color cyan -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[1]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[1]}
# 
# add wave -position end -color cyan -divider "Devider"
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/denominator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/numerator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/conveer_state}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/w_t}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/d_t}
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000 ns} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(124): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(132).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# run 1000us
# Start
# ____________
# wave zoom range 0ns 1000us
# 0 ps
# 1 ms
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:24 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 10:49:24 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:24 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 10:49:24 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:24 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 10:49:24 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:24 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 10:49:24 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:24 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 10:49:24 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:24 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 10:49:24 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:24 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 10:49:24 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:24 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v 
# -- Compiling module lpm_add_sub_32
# 
# Top level modules:
# 	lpm_add_sub_32
# End time: 10:49:24 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:24 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 10:49:24 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:24 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 10:49:24 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:25 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 10:49:25 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:25 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 10:49:25 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:25 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 10:49:25 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:25 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 10:49:25 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:25 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 10:49:25 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:25 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 10:49:25 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:25 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 10:49:25 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:25 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 10:49:25 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:25 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 10:49:25 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:25 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 10:49:25 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:26 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 10:49:26 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:26 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 10:49:26 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:26 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 10:49:26 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:26 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 10:49:26 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 10:49:28 on Jul 20,2022, Elapsed time: 0:06:10
# Errors: 0, Warnings: 48
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 10:49:28 on Jul 20,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.lpm_add_sub_32
# Loading lpm_ver.lpm_add_sub
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading work.phase_adj
# Loading work.phase_shift_calculation
# Loading work.divide_32_signed
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.mult_64
# Loading lpm_ver.lpm_mult
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(126): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftz3r1yt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz3r1yt
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/synch
# 
# add wave -position end -color green -divider "Freq_In"
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[0]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[1]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq_add}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq_add}
# 
# 
# add wave -position end -color "Green Yellow" -divider "Phase_Adj"
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_start
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/desired_phase
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/delay_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/work_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_ready
# 
# add wave -position end -color cyan -divider "Output_Data"
# add wave -position end -color cyan -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[1]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[1]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/phase_diff}
# 
# add wave -position end -color cyan -divider "Devider"
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/denominator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/numerator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/conveer_state}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/w_t}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/d_t}
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000 ns} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(126): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# run 1000us
# Start
# ____________
# wave zoom range 0ns 1000us
# 0 ps
# 1 ms
add wave -position end  sim:/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/freq_add
add wave -position end  sim:/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/freq_add
# invalid command name "0"
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:56 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 13:27:56 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:56 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 13:27:56 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:56 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 13:27:56 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:56 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 13:27:56 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:56 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 13:27:56 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:56 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 13:27:56 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:57 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 13:27:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:57 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v 
# -- Compiling module lpm_add_sub_32
# 
# Top level modules:
# 	lpm_add_sub_32
# End time: 13:27:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:57 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 13:27:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:57 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 13:27:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:57 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 13:27:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:57 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 13:27:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:57 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 13:27:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:57 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 13:27:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:57 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 13:27:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:57 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 13:27:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:58 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 13:27:58 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:58 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 13:27:58 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:58 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 13:27:58 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:58 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 13:27:58 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:58 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 13:27:58 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:58 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 13:27:58 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:58 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 13:27:58 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:58 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 13:27:58 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 13:28:00 on Jul 20,2022, Elapsed time: 2:38:32
# Errors: 1, Warnings: 48
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 13:28:01 on Jul 20,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.lpm_add_sub_32
# Loading lpm_ver.lpm_add_sub
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading work.phase_adj
# Loading work.phase_shift_calculation
# Loading work.divide_32_signed
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.mult_64
# Loading lpm_ver.lpm_mult
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(126): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftt1gm0i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt1gm0i
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/synch
# 
# add wave -position end -color green -divider "Freq_In"
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[0]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[1]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq_add}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq_add}
# 
# 
# add wave -position end -color "Green Yellow" -divider "Phase_Adj"
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_start
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/desired_phase
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/delay_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/work_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_ready
# 
# add wave -position end -color cyan -divider "Output_Data"
# add wave -position end -color cyan -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[1]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[1]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/phase_diff}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/freq_add}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/freq_add}
# 
# add wave -position end  -divider "Devider"
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/denominator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/numerator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/conveer_state}
# add wave -position end  -radix hexadecimal {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/w_t}
# add wave -position end  -radix hexadecimal {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/d_t}
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000 ns} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(85): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(126): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# run 1000us
# Start
# ____________
# wave zoom range 0ns 1000us
# 0 ps
# 1 ms
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:30 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 14:18:30 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:30 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 14:18:30 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:30 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 14:18:30 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:30 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 14:18:30 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:30 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 14:18:30 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:31 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 14:18:31 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:31 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 14:18:31 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:31 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v 
# -- Compiling module lpm_add_sub_32
# 
# Top level modules:
# 	lpm_add_sub_32
# End time: 14:18:31 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:31 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 14:18:31 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:31 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 14:18:31 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:31 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 14:18:31 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:31 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 14:18:31 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:31 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 14:18:31 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:31 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 14:18:31 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:31 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 14:18:31 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:32 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 14:18:32 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:32 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 14:18:32 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:32 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 14:18:32 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:32 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 14:18:32 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:32 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 14:18:32 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:32 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 14:18:32 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:32 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 14:18:32 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:32 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:18:32 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:32 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:18:32 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 14:18:34 on Jul 20,2022, Elapsed time: 0:50:33
# Errors: 0, Warnings: 48
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 14:18:34 on Jul 20,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.lpm_add_sub_32
# Loading lpm_ver.lpm_add_sub
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading work.phase_adj
# Loading work.phase_shift_calculation
# Loading work.divide_32_signed
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.mult_64
# Loading lpm_ver.lpm_mult
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(126): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlft1h7ife".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1h7ife
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/synch
# 
# add wave -position end -color green -divider "Freq_In"
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[0]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[1]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq_add}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq_add}
# 
# 
# add wave -position end -color "Green Yellow" -divider "Phase_Adj"
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_start
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/desired_phase
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/delay_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/work_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_ready
# 
# add wave -position end -color cyan -divider "Output_Data"
# add wave -position end -color cyan -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[1]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[1]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/phase_diff}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/freq_add}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/freq_add}
# 
# add wave -position end  -divider "Devider"
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/denominator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/numerator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/conveer_state}
# add wave -position end  -radix hexadecimal {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/w_t}
# add wave -position end  -radix hexadecimal {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/d_t}
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000 ns} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(126): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# run 1000us
# Start
# ____________
# wave zoom range 0ns 1000us
# 0 ps
# 1 ms
do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 14:35:17 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 14:35:18 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 14:35:18 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 14:35:18 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 14:35:18 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 14:35:18 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 14:35:18 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/lpm_add_sub_32.v 
# -- Compiling module lpm_add_sub_32
# 
# Top level modules:
# 	lpm_add_sub_32
# End time: 14:35:18 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 14:35:18 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 14:35:18 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 14:35:18 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 14:35:18 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 14:35:19 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 14:35:19 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 14:35:19 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 14:35:19 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 14:35:19 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 14:35:19 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 14:35:19 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 14:35:19 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 14:35:19 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 14:35:19 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:35:20 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:20 on Jul 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 14:35:20 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_slave_tb
# End time: 14:35:21 on Jul 20,2022, Elapsed time: 0:16:47
# Errors: 0, Warnings: 48
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_slave_tb 
# Start time: 14:35:21 on Jul 20,2022
# Loading sv_std.std
# Loading work.dds_slave_tb
# Loading work.dds_slave
# Loading work.dds_slave_core
# Loading work.lpm_add_sub_32
# Loading lpm_ver.lpm_add_sub
# Loading work.dds_sin_mem
# Loading altera_mf_ver.altsyncram
# Loading work.phase_adj
# Loading work.phase_shift_calculation
# Loading work.divide_32_signed
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.mult_64
# Loading lpm_ver.lpm_mult
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(126): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_slave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftq8d76q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq8d76q
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/reset
# add wave -position end -color green -radix hexadecimal  sim:/dds_slave_tb/synch
# 
# add wave -position end -color green -divider "Freq_In"
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[0]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/freq[1]}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/freq_add}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq}
# add wave -position end -color green -radix hexadecimal  {/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/freq_add}
# 
# 
# add wave -position end -color "Green Yellow" -divider "Phase_Adj"
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_start
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/desired_phase
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/delay_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/work_time
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/dds_slave_tb/ph_adj_ready
# 
# add wave -position end -color cyan -divider "Output_Data"
# add wave -position end -color cyan -radix hexadecimal  sim:/dds_slave_tb/dac_signal
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 32767.0 -min -32767.0 {/dds_slave_tb/phase[1]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[0]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dac_signal[1]}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/phase_diff}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/freq_add}
# add wave -noupdate -color cyan -format Analog-Step -height 74 -max 4294967296 -min 0 {/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/freq_add}
# 
# add wave -position end  -divider "Devider"
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/denominator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/numerator}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain}
# add wave -position end  {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/conveer_state}
# add wave -position end  -radix hexadecimal {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/w_t}
# add wave -position end  -radix hexadecimal {/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/d_t}
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000 ns} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# 
# do restart.do
# update
# restart -f
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3015) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core/dds_sin_mem_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v
# ** Warning: (vsim-3017) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3722) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65): [TFMPC] - Missing connection for port 'phase_shift'.
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v(62): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/divide_signed_32_0/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[0]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/mult_gen[1]/mult_64_0/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[0]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[0]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(44): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/dds_core/las_result', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/dds_core File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(87): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/remain', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(86): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst/quotient', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv(112).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst/phase_adj_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(53): Variable '/dds_slave_tb/dds_gen[1]/dds_inst/phadj_active', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb/dds_gen[1]/dds_inst File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# ** Warning: (vsim-3839) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(126): Variable '/dds_slave_tb/ph_adj_ready', driven via a port connection, is multiply driven. See D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv(134).
#    Time: 0 ps  Iteration: 0  Instance: /dds_slave_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv
# run 1000us
# Start
# ____________
# Break key hit
# Break in Module lpm_mult at /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v line 3211
# End time: 14:35:31 on Jul 20,2022, Elapsed time: 0:00:10
# Errors: 0, Warnings: 46
