$date
	Sat Feb 14 18:45:23 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module light_controller_tb $end
$var wire 2 ! set_light_color [1:0] $end
$var reg 1 " car_has_arrived $end
$var reg 1 # clk $end
$var reg 2 $ current_light_state [1:0] $end
$var reg 1 % street_light_controller $end
$scope module LOGIC $end
$var wire 1 " car_has_arrived $end
$var wire 1 # clk $end
$var wire 2 & current_light_state [1:0] $end
$var wire 1 % street_light_controller $end
$var reg 9 ' go_time [8:0] $end
$var reg 2 ( set_light_color [1:0] $end
$var reg 4 ) yield_time [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
bx (
b0 '
b0 &
0%
b0 $
0#
0"
bx !
$end
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
1%
#21
b11 !
b11 (
1#
#22
0#
#23
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
#29
1#
#30
b1 !
b1 (
0#
0%
b11 $
b11 &
1"
#31
1#
#32
0#
#33
1#
#34
0#
#35
1#
#36
0#
#37
1#
#38
0#
#39
1#
#40
0#
