//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\Users\dvirdc\Documents\fpga\sha256_processor\impl\gwsynthesis\sha256_processor.vg
<Physical Constraints File>: C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_constraints.cst
<Timing Constraints File>: C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_processor.sdc
<Tool Version>: V1.9.9.03 (64-bit)
<Part Number>: GW1NR-LV9QN88PC6/I5
<Device>: GW1NR-9
<Device Version>: C
<Created Time>: Mon Jun 16 15:14:52 2025


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:9716
<Numbers of Endpoints Analyzed>:7846
<Numbers of Falling Endpoints>:0
<Numbers of Setup Violated Endpoints>:668
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
  Clock Name   Type   Period   Frequency   Rise     Fall    Source   Master     Objects    
 ============ ====== ======== =========== ======= ======== ======== ======== ============= 
  clk          Base   20.000   50.000MHz   0.000   10.000                     clk_ibuf/I   

2.3 Max Frequency Summary
  NO.   Clock Name   Constraint    Actual Fmax   Level   Entity  
 ===== ============ ============= ============= ======= ======== 
  1     clk          50.000(MHz)   33.481(MHz)   12      TOP     

2.4 Total Negative Slack Summary
  Clock Name   Analysis Type   EndPoints TNS   Number of EndPoints  
 ============ =============== =============== ===================== 
  clk          setup           -4459.438       668                  
  clk          hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack              From Node                              To Node                   From Clock   To Clock   Relation   Clock Skew   Data Delay  
 ============= ============ ================================= ========================================= ============ ========== ========== ============ ============ 
  1             -9.868       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_2_5_s0/DI[0]   clk:[R]      clk:[R]    20.000     0.000        29.825      
  2             -9.862       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_0_5_s0/DI[0]   clk:[R]      clk:[R]    20.000     0.000        29.819      
  3             -9.833       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_0_7_s2/DI[0]   clk:[R]      clk:[R]    20.000     0.000        29.790      
  4             -9.798       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_1_6_s0/DI[0]   clk:[R]      clk:[R]    20.000     0.000        29.755      
  5             -9.792       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_2_6_s0/DI[0]   clk:[R]      clk:[R]    20.000     0.000        29.749      
  6             -9.622       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_0_3_s0/DI[2]   clk:[R]      clk:[R]    20.000     0.000        29.579      
  7             -9.578       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_3_5_s0/DI[0]   clk:[R]      clk:[R]    20.000     0.000        29.535      
  8             -9.578       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_1_5_s0/DI[0]   clk:[R]      clk:[R]    20.000     0.000        29.535      
  9             -9.544       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_3_7_s2/DI[0]   clk:[R]      clk:[R]    20.000     0.000        29.500      
  10            -9.544       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_2_7_s2/DI[0]   clk:[R]      clk:[R]    20.000     0.000        29.500      
  11            -9.525       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_3_6_s2/DI[3]   clk:[R]      clk:[R]    20.000     0.000        29.481      
  12            -9.499       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_1_7_s2/DI[0]   clk:[R]      clk:[R]    20.000     0.000        29.455      
  13            -9.490       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_3_6_s0/DI[0]   clk:[R]      clk:[R]    20.000     0.000        29.447      
  14            -9.490       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_0_6_s0/DI[0]   clk:[R]      clk:[R]    20.000     0.000        29.447      
  15            -9.476       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_3_6_s2/DI[0]   clk:[R]      clk:[R]    20.000     0.000        29.432      
  16            -9.452       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_3_3_s0/DI[2]   clk:[R]      clk:[R]    20.000     0.000        29.409      
  17            -9.414       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_3_6_s2/DI[1]   clk:[R]      clk:[R]    20.000     0.000        29.371      
  18            -9.371       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_1_6_s2/DI[1]   clk:[R]      clk:[R]    20.000     0.000        29.328      
  19            -9.354       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_0_6_s2/DI[3]   clk:[R]      clk:[R]    20.000     0.000        29.311      
  20            -9.348       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_1_6_s2/DI[3]   clk:[R]      clk:[R]    20.000     0.000        29.305      
  21            -9.326       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_1_3_s0/DI[2]   clk:[R]      clk:[R]    20.000     0.000        29.283      
  22            -9.280       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_0_7_s2/DI[1]   clk:[R]      clk:[R]    20.000     0.000        29.237      
  23            -9.252       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_1_7_s2/DI[3]   clk:[R]      clk:[R]    20.000     0.000        29.208      
  24            -9.232       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_2_6_s2/DI[1]   clk:[R]      clk:[R]    20.000     0.000        29.188      
  25            -9.232       top/processor/sha_core/t_2_s1/Q   top/processor/sha_core/w_w_0_6_s2/DI[1]   clk:[R]      clk:[R]    20.000     0.000        29.188      

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack               From Node                             To Node                 From Clock   To Clock   Relation   Clock Skew   Data Delay  
 ============= ============ ==================================== ==================================== ============ ========== ========== ============ ============ 
  1             0.576        top/uart_rx_inst/rx_d0_s0/Q          top/uart_rx_inst/rx_d1_s0/D          clk:[R]      clk:[R]    0.000      0.000        0.576       
  2             0.708        top/processor/total_bits_19_s0/Q     top/processor/total_bits_19_s0/D     clk:[R]      clk:[R]    0.000      0.000        0.708       
  3             0.708        top/processor/total_bits_39_s0/Q     top/processor/total_bits_39_s0/D     clk:[R]      clk:[R]    0.000      0.000        0.708       
  4             0.708        top/processor/total_bits_48_s0/Q     top/processor/total_bits_48_s0/D     clk:[R]      clk:[R]    0.000      0.000        0.708       
  5             0.708        top/processor/total_bits_61_s0/Q     top/processor/total_bits_61_s0/D     clk:[R]      clk:[R]    0.000      0.000        0.708       
  6             0.708        top/uart_tx_inst/cycle_cnt_15_s0/Q   top/uart_tx_inst/cycle_cnt_15_s0/D   clk:[R]      clk:[R]    0.000      0.000        0.708       
  7             0.708        top/uart_rx_inst/cycle_cnt_5_s0/Q    top/uart_rx_inst/cycle_cnt_5_s0/D    clk:[R]      clk:[R]    0.000      0.000        0.708       
  8             0.709        top/processor/total_bits_6_s0/Q      top/processor/total_bits_6_s0/D      clk:[R]      clk:[R]    0.000      0.000        0.709       
  9             0.709        top/processor/total_bits_13_s0/Q     top/processor/total_bits_13_s0/D     clk:[R]      clk:[R]    0.000      0.000        0.709       
  10            0.709        top/processor/total_bits_14_s0/Q     top/processor/total_bits_14_s0/D     clk:[R]      clk:[R]    0.000      0.000        0.709       
  11            0.709        top/processor/total_bits_27_s0/Q     top/processor/total_bits_27_s0/D     clk:[R]      clk:[R]    0.000      0.000        0.709       
  12            0.709        top/processor/total_bits_30_s0/Q     top/processor/total_bits_30_s0/D     clk:[R]      clk:[R]    0.000      0.000        0.709       
  13            0.709        top/processor/total_bits_32_s0/Q     top/processor/total_bits_32_s0/D     clk:[R]      clk:[R]    0.000      0.000        0.709       
  14            0.709        top/processor/total_bits_40_s0/Q     top/processor/total_bits_40_s0/D     clk:[R]      clk:[R]    0.000      0.000        0.709       
  15            0.709        top/processor/total_bits_42_s0/Q     top/processor/total_bits_42_s0/D     clk:[R]      clk:[R]    0.000      0.000        0.709       
  16            0.709        top/processor/total_bits_49_s0/Q     top/processor/total_bits_49_s0/D     clk:[R]      clk:[R]    0.000      0.000        0.709       
  17            0.709        top/processor/total_bits_53_s0/Q     top/processor/total_bits_53_s0/D     clk:[R]      clk:[R]    0.000      0.000        0.709       
  18            0.709        top/processor/total_bits_62_s0/Q     top/processor/total_bits_62_s0/D     clk:[R]      clk:[R]    0.000      0.000        0.709       
  19            0.709        top/uart_tx_inst/bit_cnt_2_s1/Q      top/uart_tx_inst/bit_cnt_2_s1/D      clk:[R]      clk:[R]    0.000      0.000        0.709       
  20            0.709        top/uart_tx_inst/cycle_cnt_3_s0/Q    top/uart_tx_inst/cycle_cnt_3_s0/D    clk:[R]      clk:[R]    0.000      0.000        0.709       
  21            0.709        top/uart_tx_inst/cycle_cnt_4_s0/Q    top/uart_tx_inst/cycle_cnt_4_s0/D    clk:[R]      clk:[R]    0.000      0.000        0.709       
  22            0.709        top/uart_tx_inst/cycle_cnt_6_s0/Q    top/uart_tx_inst/cycle_cnt_6_s0/D    clk:[R]      clk:[R]    0.000      0.000        0.709       
  23            0.709        top/uart_rx_inst/bit_cnt_2_s1/Q      top/uart_rx_inst/bit_cnt_2_s1/D      clk:[R]      clk:[R]    0.000      0.000        0.709       
  24            0.709        top/uart_rx_inst/cycle_cnt_0_s0/Q    top/uart_rx_inst/cycle_cnt_0_s0/D    clk:[R]      clk:[R]    0.000      0.000        0.709       
  25            0.709        top/uart_rx_inst/cycle_cnt_2_s0/Q    top/uart_rx_inst/cycle_cnt_2_s0/D    clk:[R]      clk:[R]    0.000      0.000        0.709       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
Nothing to report!
3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
Nothing to report!
3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type         Clock               Objects              
 ======== ======= ============== ================ ================= ======= ================================= 
  1        7.750   9.000          1.250            Low Pulse Width   clk     top/data_valid_s0                
  2        7.750   9.000          1.250            Low Pulse Width   clk     top/tx_data_valid_s0             
  3        7.750   9.000          1.250            Low Pulse Width   clk     top/send_index_3_s0              
  4        7.750   9.000          1.250            Low Pulse Width   clk     top/tx_data_0_s0                 
  5        7.750   9.000          1.250            Low Pulse Width   clk     top/uart_rx_inst/state_1_s0      
  6        7.750   9.000          1.250            Low Pulse Width   clk     top/uart_rx_inst/rx_bits_0_s0    
  7        7.750   9.000          1.250            Low Pulse Width   clk     top/processor/core_block_494_s0  
  8        7.750   9.000          1.250            Low Pulse Width   clk     top/processor/core_block_366_s0  
  9        7.750   9.000          1.250            Low Pulse Width   clk     top/processor/core_block_110_s0  
  10       7.750   9.000          1.250            Low Pulse Width   clk     top/processor/hash_state_112_s0  

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -9.868
Data Arrival Time : 32.157
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_2_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======= ====== ==== ======== ============== ============================================ 
  0.000    0.000                                       active clock edge time                      
  0.000    0.000                                       clk                                         
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                  
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                  
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK           
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q             
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1          
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F           
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0          
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F           
  11.353   2.795   tNET   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s9/I2  
  11.979   0.626   tINS   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s9/F   
  11.979   0.000   tNET   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s4/I0  
  12.128   0.149   tINS   FF   3        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s4/O   
  15.563   3.436   tNET   FF   1        R21C39[2][A]   top/processor/sha_core/n1377_s0/I2          
  16.189   0.626   tINS   FF   1        R21C39[2][A]   top/processor/sha_core/n1377_s0/F           
  16.994   0.804   tNET   FF   2        R20C41[0][A]   top/processor/sha_core/n1749_s/I0           
  18.039   1.045   tINS   FF   1        R20C41[0][A]   top/processor/sha_core/n1749_s/COUT         
  18.039   0.000   tNET   FF   2        R20C41[0][B]   top/processor/sha_core/n1748_s/CIN          
  18.602   0.563   tINS   FF   1        R20C41[0][B]   top/processor/sha_core/n1748_s/SUM          
  19.737   1.135   tNET   FF   2        R18C40[0][B]   top/processor/sha_core/n1748_s1/I0          
  20.782   1.045   tINS   FF   1        R18C40[0][B]   top/processor/sha_core/n1748_s1/COUT        
  20.782   0.000   tNET   FF   2        R18C40[1][A]   top/processor/sha_core/n1747_s1/CIN         
  20.839   0.057   tINS   FF   1        R18C40[1][A]   top/processor/sha_core/n1747_s1/COUT        
  20.839   0.000   tNET   FF   2        R18C40[1][B]   top/processor/sha_core/n1746_s1/CIN         
  20.896   0.057   tINS   FF   1        R18C40[1][B]   top/processor/sha_core/n1746_s1/COUT        
  20.896   0.000   tNET   FF   2        R18C40[2][A]   top/processor/sha_core/n1745_s1/CIN         
  20.953   0.057   tINS   FF   1        R18C40[2][A]   top/processor/sha_core/n1745_s1/COUT        
  20.953   0.000   tNET   FF   2        R18C40[2][B]   top/processor/sha_core/n1744_s1/CIN         
  21.010   0.057   tINS   FF   1        R18C40[2][B]   top/processor/sha_core/n1744_s1/COUT        
  21.010   0.000   tNET   FF   2        R18C41[0][A]   top/processor/sha_core/n1743_s1/CIN         
  21.067   0.057   tINS   FF   1        R18C41[0][A]   top/processor/sha_core/n1743_s1/COUT        
  21.067   0.000   tNET   FF   2        R18C41[0][B]   top/processor/sha_core/n1742_s1/CIN         
  21.124   0.057   tINS   FF   1        R18C41[0][B]   top/processor/sha_core/n1742_s1/COUT        
  21.124   0.000   tNET   FF   2        R18C41[1][A]   top/processor/sha_core/n1741_s1/CIN         
  21.181   0.057   tINS   FF   1        R18C41[1][A]   top/processor/sha_core/n1741_s1/COUT        
  21.181   0.000   tNET   FF   2        R18C41[1][B]   top/processor/sha_core/n1740_s1/CIN         
  21.238   0.057   tINS   FF   1        R18C41[1][B]   top/processor/sha_core/n1740_s1/COUT        
  21.238   0.000   tNET   FF   2        R18C41[2][A]   top/processor/sha_core/n1739_s1/CIN         
  21.295   0.057   tINS   FF   1        R18C41[2][A]   top/processor/sha_core/n1739_s1/COUT        
  21.295   0.000   tNET   FF   2        R18C41[2][B]   top/processor/sha_core/n1738_s1/CIN         
  21.352   0.057   tINS   FF   1        R18C41[2][B]   top/processor/sha_core/n1738_s1/COUT        
  21.352   0.000   tNET   FF   2        R18C42[0][A]   top/processor/sha_core/n1737_s1/CIN         
  21.409   0.057   tINS   FF   1        R18C42[0][A]   top/processor/sha_core/n1737_s1/COUT        
  21.409   0.000   tNET   FF   2        R18C42[0][B]   top/processor/sha_core/n1736_s1/CIN         
  21.466   0.057   tINS   FF   1        R18C42[0][B]   top/processor/sha_core/n1736_s1/COUT        
  21.466   0.000   tNET   FF   2        R18C42[1][A]   top/processor/sha_core/n1735_s1/CIN         
  21.523   0.057   tINS   FF   1        R18C42[1][A]   top/processor/sha_core/n1735_s1/COUT        
  21.523   0.000   tNET   FF   2        R18C42[1][B]   top/processor/sha_core/n1734_s1/CIN         
  21.580   0.057   tINS   FF   1        R18C42[1][B]   top/processor/sha_core/n1734_s1/COUT        
  21.580   0.000   tNET   FF   2        R18C42[2][A]   top/processor/sha_core/n1733_s1/CIN         
  21.637   0.057   tINS   FF   1        R18C42[2][A]   top/processor/sha_core/n1733_s1/COUT        
  21.637   0.000   tNET   FF   2        R18C42[2][B]   top/processor/sha_core/n1732_s1/CIN         
  21.694   0.057   tINS   FF   1        R18C42[2][B]   top/processor/sha_core/n1732_s1/COUT        
  21.694   0.000   tNET   FF   2        R18C43[0][A]   top/processor/sha_core/n1731_s1/CIN         
  21.751   0.057   tINS   FF   1        R18C43[0][A]   top/processor/sha_core/n1731_s1/COUT        
  21.751   0.000   tNET   FF   2        R18C43[0][B]   top/processor/sha_core/n1730_s1/CIN         
  21.808   0.057   tINS   FF   1        R18C43[0][B]   top/processor/sha_core/n1730_s1/COUT        
  21.808   0.000   tNET   FF   2        R18C43[1][A]   top/processor/sha_core/n1729_s1/CIN         
  22.371   0.563   tINS   FF   1        R18C43[1][A]   top/processor/sha_core/n1729_s1/SUM         
  26.591   4.220   tNET   FF   1        R8C13[2][B]    top/processor/sha_core/n6279_s0/I2          
  27.413   0.822   tINS   FF   20       R8C13[2][B]    top/processor/sha_core/n6279_s0/F           
  32.157   4.744   tNET   FF   1        R23C42         top/processor/sha_core/w_w_2_5_s0/DI[0]     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R23C42     top/processor/sha_core/w_w_2_5_s0/CLK  
  22.289   -0.043   tSu         1        R23C42     top/processor/sha_core/w_w_2_5_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 12
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.913 26.532%, 
                    route: 21.453 71.932%, 
                    tC2Q: 0.458 1.537%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path2						
Path Summary:
Slack             : -9.862
Data Arrival Time : 32.151
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_0_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======= ====== ==== ======== ============== ============================================ 
  0.000    0.000                                       active clock edge time                      
  0.000    0.000                                       clk                                         
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                  
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                  
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK           
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q             
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1          
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F           
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0          
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F           
  11.353   2.795   tNET   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s9/I2  
  11.979   0.626   tINS   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s9/F   
  11.979   0.000   tNET   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s4/I0  
  12.128   0.149   tINS   FF   3        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s4/O   
  15.563   3.436   tNET   FF   1        R21C39[2][A]   top/processor/sha_core/n1377_s0/I2          
  16.189   0.626   tINS   FF   1        R21C39[2][A]   top/processor/sha_core/n1377_s0/F           
  16.994   0.804   tNET   FF   2        R20C41[0][A]   top/processor/sha_core/n1749_s/I0           
  18.039   1.045   tINS   FF   1        R20C41[0][A]   top/processor/sha_core/n1749_s/COUT         
  18.039   0.000   tNET   FF   2        R20C41[0][B]   top/processor/sha_core/n1748_s/CIN          
  18.602   0.563   tINS   FF   1        R20C41[0][B]   top/processor/sha_core/n1748_s/SUM          
  19.737   1.135   tNET   FF   2        R18C40[0][B]   top/processor/sha_core/n1748_s1/I0          
  20.782   1.045   tINS   FF   1        R18C40[0][B]   top/processor/sha_core/n1748_s1/COUT        
  20.782   0.000   tNET   FF   2        R18C40[1][A]   top/processor/sha_core/n1747_s1/CIN         
  20.839   0.057   tINS   FF   1        R18C40[1][A]   top/processor/sha_core/n1747_s1/COUT        
  20.839   0.000   tNET   FF   2        R18C40[1][B]   top/processor/sha_core/n1746_s1/CIN         
  20.896   0.057   tINS   FF   1        R18C40[1][B]   top/processor/sha_core/n1746_s1/COUT        
  20.896   0.000   tNET   FF   2        R18C40[2][A]   top/processor/sha_core/n1745_s1/CIN         
  20.953   0.057   tINS   FF   1        R18C40[2][A]   top/processor/sha_core/n1745_s1/COUT        
  20.953   0.000   tNET   FF   2        R18C40[2][B]   top/processor/sha_core/n1744_s1/CIN         
  21.010   0.057   tINS   FF   1        R18C40[2][B]   top/processor/sha_core/n1744_s1/COUT        
  21.010   0.000   tNET   FF   2        R18C41[0][A]   top/processor/sha_core/n1743_s1/CIN         
  21.067   0.057   tINS   FF   1        R18C41[0][A]   top/processor/sha_core/n1743_s1/COUT        
  21.067   0.000   tNET   FF   2        R18C41[0][B]   top/processor/sha_core/n1742_s1/CIN         
  21.124   0.057   tINS   FF   1        R18C41[0][B]   top/processor/sha_core/n1742_s1/COUT        
  21.124   0.000   tNET   FF   2        R18C41[1][A]   top/processor/sha_core/n1741_s1/CIN         
  21.181   0.057   tINS   FF   1        R18C41[1][A]   top/processor/sha_core/n1741_s1/COUT        
  21.181   0.000   tNET   FF   2        R18C41[1][B]   top/processor/sha_core/n1740_s1/CIN         
  21.238   0.057   tINS   FF   1        R18C41[1][B]   top/processor/sha_core/n1740_s1/COUT        
  21.238   0.000   tNET   FF   2        R18C41[2][A]   top/processor/sha_core/n1739_s1/CIN         
  21.295   0.057   tINS   FF   1        R18C41[2][A]   top/processor/sha_core/n1739_s1/COUT        
  21.295   0.000   tNET   FF   2        R18C41[2][B]   top/processor/sha_core/n1738_s1/CIN         
  21.352   0.057   tINS   FF   1        R18C41[2][B]   top/processor/sha_core/n1738_s1/COUT        
  21.352   0.000   tNET   FF   2        R18C42[0][A]   top/processor/sha_core/n1737_s1/CIN         
  21.409   0.057   tINS   FF   1        R18C42[0][A]   top/processor/sha_core/n1737_s1/COUT        
  21.409   0.000   tNET   FF   2        R18C42[0][B]   top/processor/sha_core/n1736_s1/CIN         
  21.466   0.057   tINS   FF   1        R18C42[0][B]   top/processor/sha_core/n1736_s1/COUT        
  21.466   0.000   tNET   FF   2        R18C42[1][A]   top/processor/sha_core/n1735_s1/CIN         
  21.523   0.057   tINS   FF   1        R18C42[1][A]   top/processor/sha_core/n1735_s1/COUT        
  21.523   0.000   tNET   FF   2        R18C42[1][B]   top/processor/sha_core/n1734_s1/CIN         
  21.580   0.057   tINS   FF   1        R18C42[1][B]   top/processor/sha_core/n1734_s1/COUT        
  21.580   0.000   tNET   FF   2        R18C42[2][A]   top/processor/sha_core/n1733_s1/CIN         
  21.637   0.057   tINS   FF   1        R18C42[2][A]   top/processor/sha_core/n1733_s1/COUT        
  21.637   0.000   tNET   FF   2        R18C42[2][B]   top/processor/sha_core/n1732_s1/CIN         
  21.694   0.057   tINS   FF   1        R18C42[2][B]   top/processor/sha_core/n1732_s1/COUT        
  21.694   0.000   tNET   FF   2        R18C43[0][A]   top/processor/sha_core/n1731_s1/CIN         
  21.751   0.057   tINS   FF   1        R18C43[0][A]   top/processor/sha_core/n1731_s1/COUT        
  21.751   0.000   tNET   FF   2        R18C43[0][B]   top/processor/sha_core/n1730_s1/CIN         
  21.808   0.057   tINS   FF   1        R18C43[0][B]   top/processor/sha_core/n1730_s1/COUT        
  21.808   0.000   tNET   FF   2        R18C43[1][A]   top/processor/sha_core/n1729_s1/CIN         
  22.371   0.563   tINS   FF   1        R18C43[1][A]   top/processor/sha_core/n1729_s1/SUM         
  26.591   4.220   tNET   FF   1        R8C13[2][B]    top/processor/sha_core/n6279_s0/I2          
  27.413   0.822   tINS   FF   20       R8C13[2][B]    top/processor/sha_core/n6279_s0/F           
  32.151   4.737   tNET   FF   1        R23C43         top/processor/sha_core/w_w_0_5_s0/DI[0]     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R23C43     top/processor/sha_core/w_w_0_5_s0/CLK  
  22.289   -0.043   tSu         1        R23C43     top/processor/sha_core/w_w_0_5_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 12
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.913 26.537%, 
                    route: 21.447 71.926%, 
                    tC2Q: 0.458 1.537%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path3						
Path Summary:
Slack             : -9.833
Data Arrival Time : 32.122
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_0_7_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.373   0.057   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/COUT          
  19.373   0.000   tNET   FF   2        R20C44[2][B]   top/processor/sha_core/n1726_s/CIN           
  19.430   0.057   tINS   FF   1        R20C44[2][B]   top/processor/sha_core/n1726_s/COUT          
  19.430   0.000   tNET   FF   2        R20C45[0][A]   top/processor/sha_core/n1725_s/CIN           
  19.487   0.057   tINS   FF   1        R20C45[0][A]   top/processor/sha_core/n1725_s/COUT          
  19.487   0.000   tNET   FF   2        R20C45[0][B]   top/processor/sha_core/n1724_s/CIN           
  19.544   0.057   tINS   FF   1        R20C45[0][B]   top/processor/sha_core/n1724_s/COUT          
  19.544   0.000   tNET   FF   2        R20C45[1][A]   top/processor/sha_core/n1723_s/CIN           
  20.107   0.563   tINS   FF   1        R20C45[1][A]   top/processor/sha_core/n1723_s/SUM           
  21.396   1.289   tNET   FF   2        R18C44[1][A]   top/processor/sha_core/n1723_s1/I0           
  22.441   1.045   tINS   FF   1        R18C44[1][A]   top/processor/sha_core/n1723_s1/COUT         
  22.441   0.000   tNET   FF   2        R18C44[1][B]   top/processor/sha_core/n1722_s1/CIN          
  22.498   0.057   tINS   FF   1        R18C44[1][B]   top/processor/sha_core/n1722_s1/COUT         
  22.498   0.000   tNET   FF   2        R18C44[2][A]   top/processor/sha_core/n1721_s1/CIN          
  23.061   0.563   tINS   FF   1        R18C44[2][A]   top/processor/sha_core/n1721_s1/SUM          
  26.940   3.880   tNET   FF   1        R11C13[0][A]   top/processor/sha_core/n6271_s0/I2           
  28.039   1.099   tINS   FF   20       R11C13[0][A]   top/processor/sha_core/n6271_s0/F            
  32.122   4.083   tNET   FF   1        R5C42          top/processor/sha_core/w_w_0_7_s2/DI[0]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R5C42      top/processor/sha_core/w_w_0_7_s2/CLK  
  22.289   -0.043   tSu         1        R5C42      top/processor/sha_core/w_w_0_7_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 11
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 8.051 27.026%, 
                    route: 21.281 71.436%, 
                    tC2Q: 0.458 1.539%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path4						
Path Summary:
Slack             : -9.798
Data Arrival Time : 32.087
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_1_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.879   0.563   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/SUM           
  21.014   1.135   tNET   FF   2        R18C43[2][A]   top/processor/sha_core/n1727_s1/I0           
  22.059   1.045   tINS   FF   1        R18C43[2][A]   top/processor/sha_core/n1727_s1/COUT         
  22.059   0.000   tNET   FF   2        R18C43[2][B]   top/processor/sha_core/n1726_s1/CIN          
  22.116   0.057   tINS   FF   1        R18C43[2][B]   top/processor/sha_core/n1726_s1/COUT         
  22.116   0.000   tNET   FF   2        R18C44[0][A]   top/processor/sha_core/n1725_s1/CIN          
  22.679   0.563   tINS   FF   1        R18C44[0][A]   top/processor/sha_core/n1725_s1/SUM          
  26.899   4.220   tNET   FF   1        R8C14[0][B]    top/processor/sha_core/n6275_s0/I2           
  27.998   1.099   tINS   FF   20       R8C14[0][B]    top/processor/sha_core/n6275_s0/F            
  32.087   4.089   tNET   FF   1        R15C44         top/processor/sha_core/w_w_1_6_s0/DI[0]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R15C44     top/processor/sha_core/w_w_1_6_s0/CLK  
  22.289   -0.043   tSu         1        R15C44     top/processor/sha_core/w_w_1_6_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 10
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.823 26.291%, 
                    route: 21.474 72.168%, 
                    tC2Q: 0.458 1.540%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path5						
Path Summary:
Slack             : -9.792
Data Arrival Time : 32.081
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_2_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.879   0.563   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/SUM           
  21.014   1.135   tNET   FF   2        R18C43[2][A]   top/processor/sha_core/n1727_s1/I0           
  22.059   1.045   tINS   FF   1        R18C43[2][A]   top/processor/sha_core/n1727_s1/COUT         
  22.059   0.000   tNET   FF   2        R18C43[2][B]   top/processor/sha_core/n1726_s1/CIN          
  22.116   0.057   tINS   FF   1        R18C43[2][B]   top/processor/sha_core/n1726_s1/COUT         
  22.116   0.000   tNET   FF   2        R18C44[0][A]   top/processor/sha_core/n1725_s1/CIN          
  22.679   0.563   tINS   FF   1        R18C44[0][A]   top/processor/sha_core/n1725_s1/SUM          
  26.899   4.220   tNET   FF   1        R8C14[0][B]    top/processor/sha_core/n6275_s0/I2           
  27.998   1.099   tINS   FF   20       R8C14[0][B]    top/processor/sha_core/n6275_s0/F            
  32.081   4.083   tNET   FF   1        R15C43         top/processor/sha_core/w_w_2_6_s0/DI[0]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R15C43     top/processor/sha_core/w_w_2_6_s0/CLK  
  22.289   -0.043   tSu         1        R15C43     top/processor/sha_core/w_w_2_6_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 10
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.823 26.297%, 
                    route: 21.467 72.162%, 
                    tC2Q: 0.458 1.541%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path6						
Path Summary:
Slack             : -9.622
Data Arrival Time : 31.911
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_0_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======= ====== ==== ======== ============== ============================================ 
  0.000    0.000                                       active clock edge time                      
  0.000    0.000                                       clk                                         
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                  
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                  
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK           
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q             
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1          
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F           
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0          
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F           
  11.353   2.795   tNET   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s9/I2  
  11.979   0.626   tINS   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s9/F   
  11.979   0.000   tNET   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s4/I0  
  12.128   0.149   tINS   FF   3        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s4/O   
  15.563   3.436   tNET   FF   1        R21C39[2][A]   top/processor/sha_core/n1377_s0/I2          
  16.189   0.626   tINS   FF   1        R21C39[2][A]   top/processor/sha_core/n1377_s0/F           
  16.994   0.804   tNET   FF   2        R20C41[0][A]   top/processor/sha_core/n1749_s/I0           
  18.039   1.045   tINS   FF   1        R20C41[0][A]   top/processor/sha_core/n1749_s/COUT         
  18.039   0.000   tNET   FF   2        R20C41[0][B]   top/processor/sha_core/n1748_s/CIN          
  18.602   0.563   tINS   FF   1        R20C41[0][B]   top/processor/sha_core/n1748_s/SUM          
  19.737   1.135   tNET   FF   2        R18C40[0][B]   top/processor/sha_core/n1748_s1/I0          
  20.782   1.045   tINS   FF   1        R18C40[0][B]   top/processor/sha_core/n1748_s1/COUT        
  20.782   0.000   tNET   FF   2        R18C40[1][A]   top/processor/sha_core/n1747_s1/CIN         
  20.839   0.057   tINS   FF   1        R18C40[1][A]   top/processor/sha_core/n1747_s1/COUT        
  20.839   0.000   tNET   FF   2        R18C40[1][B]   top/processor/sha_core/n1746_s1/CIN         
  20.896   0.057   tINS   FF   1        R18C40[1][B]   top/processor/sha_core/n1746_s1/COUT        
  20.896   0.000   tNET   FF   2        R18C40[2][A]   top/processor/sha_core/n1745_s1/CIN         
  20.953   0.057   tINS   FF   1        R18C40[2][A]   top/processor/sha_core/n1745_s1/COUT        
  20.953   0.000   tNET   FF   2        R18C40[2][B]   top/processor/sha_core/n1744_s1/CIN         
  21.010   0.057   tINS   FF   1        R18C40[2][B]   top/processor/sha_core/n1744_s1/COUT        
  21.010   0.000   tNET   FF   2        R18C41[0][A]   top/processor/sha_core/n1743_s1/CIN         
  21.067   0.057   tINS   FF   1        R18C41[0][A]   top/processor/sha_core/n1743_s1/COUT        
  21.067   0.000   tNET   FF   2        R18C41[0][B]   top/processor/sha_core/n1742_s1/CIN         
  21.124   0.057   tINS   FF   1        R18C41[0][B]   top/processor/sha_core/n1742_s1/COUT        
  21.124   0.000   tNET   FF   2        R18C41[1][A]   top/processor/sha_core/n1741_s1/CIN         
  21.181   0.057   tINS   FF   1        R18C41[1][A]   top/processor/sha_core/n1741_s1/COUT        
  21.181   0.000   tNET   FF   2        R18C41[1][B]   top/processor/sha_core/n1740_s1/CIN         
  21.238   0.057   tINS   FF   1        R18C41[1][B]   top/processor/sha_core/n1740_s1/COUT        
  21.238   0.000   tNET   FF   2        R18C41[2][A]   top/processor/sha_core/n1739_s1/CIN         
  21.295   0.057   tINS   FF   1        R18C41[2][A]   top/processor/sha_core/n1739_s1/COUT        
  21.295   0.000   tNET   FF   2        R18C41[2][B]   top/processor/sha_core/n1738_s1/CIN         
  21.352   0.057   tINS   FF   1        R18C41[2][B]   top/processor/sha_core/n1738_s1/COUT        
  21.352   0.000   tNET   FF   2        R18C42[0][A]   top/processor/sha_core/n1737_s1/CIN         
  21.409   0.057   tINS   FF   1        R18C42[0][A]   top/processor/sha_core/n1737_s1/COUT        
  21.409   0.000   tNET   FF   2        R18C42[0][B]   top/processor/sha_core/n1736_s1/CIN         
  21.466   0.057   tINS   FF   1        R18C42[0][B]   top/processor/sha_core/n1736_s1/COUT        
  21.466   0.000   tNET   FF   2        R18C42[1][A]   top/processor/sha_core/n1735_s1/CIN         
  22.029   0.563   tINS   FF   1        R18C42[1][A]   top/processor/sha_core/n1735_s1/SUM         
  26.079   4.050   tNET   FF   1        R7C14[2][B]    top/processor/sha_core/n6285_s0/I2          
  27.178   1.099   tINS   FF   20       R7C14[2][B]    top/processor/sha_core/n6285_s0/F           
  31.911   4.733   tNET   FF   1        R24C44         top/processor/sha_core/w_w_0_3_s0/DI[2]     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R24C44     top/processor/sha_core/w_w_0_3_s0/CLK  
  22.289   -0.043   tSu         1        R24C44     top/processor/sha_core/w_w_0_3_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 11
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.848 26.532%, 
                    route: 21.273 71.918%, 
                    tC2Q: 0.458 1.550%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path7						
Path Summary:
Slack             : -9.578
Data Arrival Time : 31.867
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_3_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======= ====== ==== ======== ============== ============================================ 
  0.000    0.000                                       active clock edge time                      
  0.000    0.000                                       clk                                         
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                  
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                  
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK           
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q             
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1          
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F           
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0          
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F           
  11.353   2.795   tNET   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s9/I2  
  11.979   0.626   tINS   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s9/F   
  11.979   0.000   tNET   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s4/I0  
  12.128   0.149   tINS   FF   3        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s4/O   
  15.563   3.436   tNET   FF   1        R21C39[2][A]   top/processor/sha_core/n1377_s0/I2          
  16.189   0.626   tINS   FF   1        R21C39[2][A]   top/processor/sha_core/n1377_s0/F           
  16.994   0.804   tNET   FF   2        R20C41[0][A]   top/processor/sha_core/n1749_s/I0           
  18.039   1.045   tINS   FF   1        R20C41[0][A]   top/processor/sha_core/n1749_s/COUT         
  18.039   0.000   tNET   FF   2        R20C41[0][B]   top/processor/sha_core/n1748_s/CIN          
  18.602   0.563   tINS   FF   1        R20C41[0][B]   top/processor/sha_core/n1748_s/SUM          
  19.737   1.135   tNET   FF   2        R18C40[0][B]   top/processor/sha_core/n1748_s1/I0          
  20.782   1.045   tINS   FF   1        R18C40[0][B]   top/processor/sha_core/n1748_s1/COUT        
  20.782   0.000   tNET   FF   2        R18C40[1][A]   top/processor/sha_core/n1747_s1/CIN         
  20.839   0.057   tINS   FF   1        R18C40[1][A]   top/processor/sha_core/n1747_s1/COUT        
  20.839   0.000   tNET   FF   2        R18C40[1][B]   top/processor/sha_core/n1746_s1/CIN         
  20.896   0.057   tINS   FF   1        R18C40[1][B]   top/processor/sha_core/n1746_s1/COUT        
  20.896   0.000   tNET   FF   2        R18C40[2][A]   top/processor/sha_core/n1745_s1/CIN         
  20.953   0.057   tINS   FF   1        R18C40[2][A]   top/processor/sha_core/n1745_s1/COUT        
  20.953   0.000   tNET   FF   2        R18C40[2][B]   top/processor/sha_core/n1744_s1/CIN         
  21.010   0.057   tINS   FF   1        R18C40[2][B]   top/processor/sha_core/n1744_s1/COUT        
  21.010   0.000   tNET   FF   2        R18C41[0][A]   top/processor/sha_core/n1743_s1/CIN         
  21.067   0.057   tINS   FF   1        R18C41[0][A]   top/processor/sha_core/n1743_s1/COUT        
  21.067   0.000   tNET   FF   2        R18C41[0][B]   top/processor/sha_core/n1742_s1/CIN         
  21.124   0.057   tINS   FF   1        R18C41[0][B]   top/processor/sha_core/n1742_s1/COUT        
  21.124   0.000   tNET   FF   2        R18C41[1][A]   top/processor/sha_core/n1741_s1/CIN         
  21.181   0.057   tINS   FF   1        R18C41[1][A]   top/processor/sha_core/n1741_s1/COUT        
  21.181   0.000   tNET   FF   2        R18C41[1][B]   top/processor/sha_core/n1740_s1/CIN         
  21.238   0.057   tINS   FF   1        R18C41[1][B]   top/processor/sha_core/n1740_s1/COUT        
  21.238   0.000   tNET   FF   2        R18C41[2][A]   top/processor/sha_core/n1739_s1/CIN         
  21.295   0.057   tINS   FF   1        R18C41[2][A]   top/processor/sha_core/n1739_s1/COUT        
  21.295   0.000   tNET   FF   2        R18C41[2][B]   top/processor/sha_core/n1738_s1/CIN         
  21.352   0.057   tINS   FF   1        R18C41[2][B]   top/processor/sha_core/n1738_s1/COUT        
  21.352   0.000   tNET   FF   2        R18C42[0][A]   top/processor/sha_core/n1737_s1/CIN         
  21.409   0.057   tINS   FF   1        R18C42[0][A]   top/processor/sha_core/n1737_s1/COUT        
  21.409   0.000   tNET   FF   2        R18C42[0][B]   top/processor/sha_core/n1736_s1/CIN         
  21.466   0.057   tINS   FF   1        R18C42[0][B]   top/processor/sha_core/n1736_s1/COUT        
  21.466   0.000   tNET   FF   2        R18C42[1][A]   top/processor/sha_core/n1735_s1/CIN         
  21.523   0.057   tINS   FF   1        R18C42[1][A]   top/processor/sha_core/n1735_s1/COUT        
  21.523   0.000   tNET   FF   2        R18C42[1][B]   top/processor/sha_core/n1734_s1/CIN         
  21.580   0.057   tINS   FF   1        R18C42[1][B]   top/processor/sha_core/n1734_s1/COUT        
  21.580   0.000   tNET   FF   2        R18C42[2][A]   top/processor/sha_core/n1733_s1/CIN         
  21.637   0.057   tINS   FF   1        R18C42[2][A]   top/processor/sha_core/n1733_s1/COUT        
  21.637   0.000   tNET   FF   2        R18C42[2][B]   top/processor/sha_core/n1732_s1/CIN         
  21.694   0.057   tINS   FF   1        R18C42[2][B]   top/processor/sha_core/n1732_s1/COUT        
  21.694   0.000   tNET   FF   2        R18C43[0][A]   top/processor/sha_core/n1731_s1/CIN         
  21.751   0.057   tINS   FF   1        R18C43[0][A]   top/processor/sha_core/n1731_s1/COUT        
  21.751   0.000   tNET   FF   2        R18C43[0][B]   top/processor/sha_core/n1730_s1/CIN         
  21.808   0.057   tINS   FF   1        R18C43[0][B]   top/processor/sha_core/n1730_s1/COUT        
  21.808   0.000   tNET   FF   2        R18C43[1][A]   top/processor/sha_core/n1729_s1/CIN         
  22.371   0.563   tINS   FF   1        R18C43[1][A]   top/processor/sha_core/n1729_s1/SUM         
  26.591   4.220   tNET   FF   1        R8C13[2][B]    top/processor/sha_core/n6279_s0/I2          
  27.413   0.822   tINS   FF   20       R8C13[2][B]    top/processor/sha_core/n6279_s0/F           
  31.867   4.454   tNET   FF   1        R24C42         top/processor/sha_core/w_w_3_5_s0/DI[0]     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R24C42     top/processor/sha_core/w_w_3_5_s0/CLK  
  22.289   -0.043   tSu         1        R24C42     top/processor/sha_core/w_w_3_5_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 12
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.913 26.792%, 
                    route: 21.164 71.656%, 
                    tC2Q: 0.458 1.552%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path8						
Path Summary:
Slack             : -9.578
Data Arrival Time : 31.867
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_1_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======= ====== ==== ======== ============== ============================================ 
  0.000    0.000                                       active clock edge time                      
  0.000    0.000                                       clk                                         
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                  
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                  
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK           
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q             
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1          
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F           
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0          
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F           
  11.353   2.795   tNET   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s9/I2  
  11.979   0.626   tINS   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s9/F   
  11.979   0.000   tNET   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s4/I0  
  12.128   0.149   tINS   FF   3        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s4/O   
  15.563   3.436   tNET   FF   1        R21C39[2][A]   top/processor/sha_core/n1377_s0/I2          
  16.189   0.626   tINS   FF   1        R21C39[2][A]   top/processor/sha_core/n1377_s0/F           
  16.994   0.804   tNET   FF   2        R20C41[0][A]   top/processor/sha_core/n1749_s/I0           
  18.039   1.045   tINS   FF   1        R20C41[0][A]   top/processor/sha_core/n1749_s/COUT         
  18.039   0.000   tNET   FF   2        R20C41[0][B]   top/processor/sha_core/n1748_s/CIN          
  18.602   0.563   tINS   FF   1        R20C41[0][B]   top/processor/sha_core/n1748_s/SUM          
  19.737   1.135   tNET   FF   2        R18C40[0][B]   top/processor/sha_core/n1748_s1/I0          
  20.782   1.045   tINS   FF   1        R18C40[0][B]   top/processor/sha_core/n1748_s1/COUT        
  20.782   0.000   tNET   FF   2        R18C40[1][A]   top/processor/sha_core/n1747_s1/CIN         
  20.839   0.057   tINS   FF   1        R18C40[1][A]   top/processor/sha_core/n1747_s1/COUT        
  20.839   0.000   tNET   FF   2        R18C40[1][B]   top/processor/sha_core/n1746_s1/CIN         
  20.896   0.057   tINS   FF   1        R18C40[1][B]   top/processor/sha_core/n1746_s1/COUT        
  20.896   0.000   tNET   FF   2        R18C40[2][A]   top/processor/sha_core/n1745_s1/CIN         
  20.953   0.057   tINS   FF   1        R18C40[2][A]   top/processor/sha_core/n1745_s1/COUT        
  20.953   0.000   tNET   FF   2        R18C40[2][B]   top/processor/sha_core/n1744_s1/CIN         
  21.010   0.057   tINS   FF   1        R18C40[2][B]   top/processor/sha_core/n1744_s1/COUT        
  21.010   0.000   tNET   FF   2        R18C41[0][A]   top/processor/sha_core/n1743_s1/CIN         
  21.067   0.057   tINS   FF   1        R18C41[0][A]   top/processor/sha_core/n1743_s1/COUT        
  21.067   0.000   tNET   FF   2        R18C41[0][B]   top/processor/sha_core/n1742_s1/CIN         
  21.124   0.057   tINS   FF   1        R18C41[0][B]   top/processor/sha_core/n1742_s1/COUT        
  21.124   0.000   tNET   FF   2        R18C41[1][A]   top/processor/sha_core/n1741_s1/CIN         
  21.181   0.057   tINS   FF   1        R18C41[1][A]   top/processor/sha_core/n1741_s1/COUT        
  21.181   0.000   tNET   FF   2        R18C41[1][B]   top/processor/sha_core/n1740_s1/CIN         
  21.238   0.057   tINS   FF   1        R18C41[1][B]   top/processor/sha_core/n1740_s1/COUT        
  21.238   0.000   tNET   FF   2        R18C41[2][A]   top/processor/sha_core/n1739_s1/CIN         
  21.295   0.057   tINS   FF   1        R18C41[2][A]   top/processor/sha_core/n1739_s1/COUT        
  21.295   0.000   tNET   FF   2        R18C41[2][B]   top/processor/sha_core/n1738_s1/CIN         
  21.352   0.057   tINS   FF   1        R18C41[2][B]   top/processor/sha_core/n1738_s1/COUT        
  21.352   0.000   tNET   FF   2        R18C42[0][A]   top/processor/sha_core/n1737_s1/CIN         
  21.409   0.057   tINS   FF   1        R18C42[0][A]   top/processor/sha_core/n1737_s1/COUT        
  21.409   0.000   tNET   FF   2        R18C42[0][B]   top/processor/sha_core/n1736_s1/CIN         
  21.466   0.057   tINS   FF   1        R18C42[0][B]   top/processor/sha_core/n1736_s1/COUT        
  21.466   0.000   tNET   FF   2        R18C42[1][A]   top/processor/sha_core/n1735_s1/CIN         
  21.523   0.057   tINS   FF   1        R18C42[1][A]   top/processor/sha_core/n1735_s1/COUT        
  21.523   0.000   tNET   FF   2        R18C42[1][B]   top/processor/sha_core/n1734_s1/CIN         
  21.580   0.057   tINS   FF   1        R18C42[1][B]   top/processor/sha_core/n1734_s1/COUT        
  21.580   0.000   tNET   FF   2        R18C42[2][A]   top/processor/sha_core/n1733_s1/CIN         
  21.637   0.057   tINS   FF   1        R18C42[2][A]   top/processor/sha_core/n1733_s1/COUT        
  21.637   0.000   tNET   FF   2        R18C42[2][B]   top/processor/sha_core/n1732_s1/CIN         
  21.694   0.057   tINS   FF   1        R18C42[2][B]   top/processor/sha_core/n1732_s1/COUT        
  21.694   0.000   tNET   FF   2        R18C43[0][A]   top/processor/sha_core/n1731_s1/CIN         
  21.751   0.057   tINS   FF   1        R18C43[0][A]   top/processor/sha_core/n1731_s1/COUT        
  21.751   0.000   tNET   FF   2        R18C43[0][B]   top/processor/sha_core/n1730_s1/CIN         
  21.808   0.057   tINS   FF   1        R18C43[0][B]   top/processor/sha_core/n1730_s1/COUT        
  21.808   0.000   tNET   FF   2        R18C43[1][A]   top/processor/sha_core/n1729_s1/CIN         
  22.371   0.563   tINS   FF   1        R18C43[1][A]   top/processor/sha_core/n1729_s1/SUM         
  26.591   4.220   tNET   FF   1        R8C13[2][B]    top/processor/sha_core/n6279_s0/I2          
  27.413   0.822   tINS   FF   20       R8C13[2][B]    top/processor/sha_core/n6279_s0/F           
  31.867   4.454   tNET   FF   1        R24C43         top/processor/sha_core/w_w_1_5_s0/DI[0]     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R24C43     top/processor/sha_core/w_w_1_5_s0/CLK  
  22.289   -0.043   tSu         1        R24C43     top/processor/sha_core/w_w_1_5_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 12
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.913 26.792%, 
                    route: 21.164 71.656%, 
                    tC2Q: 0.458 1.552%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path9						
Path Summary:
Slack             : -9.544
Data Arrival Time : 31.832
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_3_7_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.373   0.057   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/COUT          
  19.373   0.000   tNET   FF   2        R20C44[2][B]   top/processor/sha_core/n1726_s/CIN           
  19.430   0.057   tINS   FF   1        R20C44[2][B]   top/processor/sha_core/n1726_s/COUT          
  19.430   0.000   tNET   FF   2        R20C45[0][A]   top/processor/sha_core/n1725_s/CIN           
  19.487   0.057   tINS   FF   1        R20C45[0][A]   top/processor/sha_core/n1725_s/COUT          
  19.487   0.000   tNET   FF   2        R20C45[0][B]   top/processor/sha_core/n1724_s/CIN           
  19.544   0.057   tINS   FF   1        R20C45[0][B]   top/processor/sha_core/n1724_s/COUT          
  19.544   0.000   tNET   FF   2        R20C45[1][A]   top/processor/sha_core/n1723_s/CIN           
  20.107   0.563   tINS   FF   1        R20C45[1][A]   top/processor/sha_core/n1723_s/SUM           
  21.396   1.289   tNET   FF   2        R18C44[1][A]   top/processor/sha_core/n1723_s1/I0           
  22.441   1.045   tINS   FF   1        R18C44[1][A]   top/processor/sha_core/n1723_s1/COUT         
  22.441   0.000   tNET   FF   2        R18C44[1][B]   top/processor/sha_core/n1722_s1/CIN          
  22.498   0.057   tINS   FF   1        R18C44[1][B]   top/processor/sha_core/n1722_s1/COUT         
  22.498   0.000   tNET   FF   2        R18C44[2][A]   top/processor/sha_core/n1721_s1/CIN          
  23.061   0.563   tINS   FF   1        R18C44[2][A]   top/processor/sha_core/n1721_s1/SUM          
  26.940   3.880   tNET   FF   1        R11C13[0][A]   top/processor/sha_core/n6271_s0/I2           
  28.039   1.099   tINS   FF   20       R11C13[0][A]   top/processor/sha_core/n6271_s0/F            
  31.832   3.793   tNET   FF   1        R6C41          top/processor/sha_core/w_w_3_7_s2/DI[0]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R6C41      top/processor/sha_core/w_w_3_7_s2/CLK  
  22.289   -0.043   tSu         1        R6C41      top/processor/sha_core/w_w_3_7_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 11
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 8.051 27.291%, 
                    route: 20.991 71.155%, 
                    tC2Q: 0.458 1.554%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path10						
Path Summary:
Slack             : -9.544
Data Arrival Time : 31.832
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_2_7_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.373   0.057   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/COUT          
  19.373   0.000   tNET   FF   2        R20C44[2][B]   top/processor/sha_core/n1726_s/CIN           
  19.430   0.057   tINS   FF   1        R20C44[2][B]   top/processor/sha_core/n1726_s/COUT          
  19.430   0.000   tNET   FF   2        R20C45[0][A]   top/processor/sha_core/n1725_s/CIN           
  19.487   0.057   tINS   FF   1        R20C45[0][A]   top/processor/sha_core/n1725_s/COUT          
  19.487   0.000   tNET   FF   2        R20C45[0][B]   top/processor/sha_core/n1724_s/CIN           
  19.544   0.057   tINS   FF   1        R20C45[0][B]   top/processor/sha_core/n1724_s/COUT          
  19.544   0.000   tNET   FF   2        R20C45[1][A]   top/processor/sha_core/n1723_s/CIN           
  20.107   0.563   tINS   FF   1        R20C45[1][A]   top/processor/sha_core/n1723_s/SUM           
  21.396   1.289   tNET   FF   2        R18C44[1][A]   top/processor/sha_core/n1723_s1/I0           
  22.441   1.045   tINS   FF   1        R18C44[1][A]   top/processor/sha_core/n1723_s1/COUT         
  22.441   0.000   tNET   FF   2        R18C44[1][B]   top/processor/sha_core/n1722_s1/CIN          
  22.498   0.057   tINS   FF   1        R18C44[1][B]   top/processor/sha_core/n1722_s1/COUT         
  22.498   0.000   tNET   FF   2        R18C44[2][A]   top/processor/sha_core/n1721_s1/CIN          
  23.061   0.563   tINS   FF   1        R18C44[2][A]   top/processor/sha_core/n1721_s1/SUM          
  26.940   3.880   tNET   FF   1        R11C13[0][A]   top/processor/sha_core/n6271_s0/I2           
  28.039   1.099   tINS   FF   20       R11C13[0][A]   top/processor/sha_core/n6271_s0/F            
  31.832   3.793   tNET   FF   1        R5C41          top/processor/sha_core/w_w_2_7_s2/DI[0]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R5C41      top/processor/sha_core/w_w_2_7_s2/CLK  
  22.289   -0.043   tSu         1        R5C41      top/processor/sha_core/w_w_2_7_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 11
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 8.051 27.291%, 
                    route: 20.991 71.155%, 
                    tC2Q: 0.458 1.554%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path11						
Path Summary:
Slack             : -9.525
Data Arrival Time : 31.813
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_3_6_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.373   0.057   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/COUT          
  19.373   0.000   tNET   FF   2        R20C44[2][B]   top/processor/sha_core/n1726_s/CIN           
  19.430   0.057   tINS   FF   1        R20C44[2][B]   top/processor/sha_core/n1726_s/COUT          
  19.430   0.000   tNET   FF   2        R20C45[0][A]   top/processor/sha_core/n1725_s/CIN           
  19.487   0.057   tINS   FF   1        R20C45[0][A]   top/processor/sha_core/n1725_s/COUT          
  19.487   0.000   tNET   FF   2        R20C45[0][B]   top/processor/sha_core/n1724_s/CIN           
  19.544   0.057   tINS   FF   1        R20C45[0][B]   top/processor/sha_core/n1724_s/COUT          
  19.544   0.000   tNET   FF   2        R20C45[1][A]   top/processor/sha_core/n1723_s/CIN           
  20.107   0.563   tINS   FF   1        R20C45[1][A]   top/processor/sha_core/n1723_s/SUM           
  21.396   1.289   tNET   FF   2        R18C44[1][A]   top/processor/sha_core/n1723_s1/I0           
  22.441   1.045   tINS   FF   1        R18C44[1][A]   top/processor/sha_core/n1723_s1/COUT         
  22.441   0.000   tNET   FF   2        R18C44[1][B]   top/processor/sha_core/n1722_s1/CIN          
  23.004   0.563   tINS   FF   1        R18C44[1][B]   top/processor/sha_core/n1722_s1/SUM          
  26.719   3.715   tNET   FF   1        R15C15[1][B]   top/processor/sha_core/n6272_s0/I2           
  27.541   0.822   tINS   FF   20       R15C15[1][B]   top/processor/sha_core/n6272_s0/F            
  31.813   4.273   tNET   FF   1        R5C45          top/processor/sha_core/w_w_3_6_s2/DI[3]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R5C45      top/processor/sha_core/w_w_3_6_s2/CLK  
  22.289   -0.043   tSu         1        R5C45      top/processor/sha_core/w_w_3_6_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 11
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.717 26.176%, 
                    route: 21.306 72.269%, 
                    tC2Q: 0.458 1.555%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path12						
Path Summary:
Slack             : -9.499
Data Arrival Time : 31.787
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_1_7_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.373   0.057   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/COUT          
  19.373   0.000   tNET   FF   2        R20C44[2][B]   top/processor/sha_core/n1726_s/CIN           
  19.430   0.057   tINS   FF   1        R20C44[2][B]   top/processor/sha_core/n1726_s/COUT          
  19.430   0.000   tNET   FF   2        R20C45[0][A]   top/processor/sha_core/n1725_s/CIN           
  19.487   0.057   tINS   FF   1        R20C45[0][A]   top/processor/sha_core/n1725_s/COUT          
  19.487   0.000   tNET   FF   2        R20C45[0][B]   top/processor/sha_core/n1724_s/CIN           
  19.544   0.057   tINS   FF   1        R20C45[0][B]   top/processor/sha_core/n1724_s/COUT          
  19.544   0.000   tNET   FF   2        R20C45[1][A]   top/processor/sha_core/n1723_s/CIN           
  20.107   0.563   tINS   FF   1        R20C45[1][A]   top/processor/sha_core/n1723_s/SUM           
  21.396   1.289   tNET   FF   2        R18C44[1][A]   top/processor/sha_core/n1723_s1/I0           
  22.441   1.045   tINS   FF   1        R18C44[1][A]   top/processor/sha_core/n1723_s1/COUT         
  22.441   0.000   tNET   FF   2        R18C44[1][B]   top/processor/sha_core/n1722_s1/CIN          
  22.498   0.057   tINS   FF   1        R18C44[1][B]   top/processor/sha_core/n1722_s1/COUT         
  22.498   0.000   tNET   FF   2        R18C44[2][A]   top/processor/sha_core/n1721_s1/CIN          
  23.061   0.563   tINS   FF   1        R18C44[2][A]   top/processor/sha_core/n1721_s1/SUM          
  26.940   3.880   tNET   FF   1        R11C13[0][A]   top/processor/sha_core/n6271_s0/I2           
  28.039   1.099   tINS   FF   20       R11C13[0][A]   top/processor/sha_core/n6271_s0/F            
  31.787   3.748   tNET   FF   1        R6C40          top/processor/sha_core/w_w_1_7_s2/DI[0]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R6C40      top/processor/sha_core/w_w_1_7_s2/CLK  
  22.289   -0.043   tSu         1        R6C40      top/processor/sha_core/w_w_1_7_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 11
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 8.051 27.333%, 
                    route: 20.946 71.111%, 
                    tC2Q: 0.458 1.556%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path13						
Path Summary:
Slack             : -9.490
Data Arrival Time : 31.779
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_3_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.879   0.563   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/SUM           
  21.014   1.135   tNET   FF   2        R18C43[2][A]   top/processor/sha_core/n1727_s1/I0           
  22.059   1.045   tINS   FF   1        R18C43[2][A]   top/processor/sha_core/n1727_s1/COUT         
  22.059   0.000   tNET   FF   2        R18C43[2][B]   top/processor/sha_core/n1726_s1/CIN          
  22.116   0.057   tINS   FF   1        R18C43[2][B]   top/processor/sha_core/n1726_s1/COUT         
  22.116   0.000   tNET   FF   2        R18C44[0][A]   top/processor/sha_core/n1725_s1/CIN          
  22.679   0.563   tINS   FF   1        R18C44[0][A]   top/processor/sha_core/n1725_s1/SUM          
  26.899   4.220   tNET   FF   1        R8C14[0][B]    top/processor/sha_core/n6275_s0/I2           
  27.998   1.099   tINS   FF   20       R8C14[0][B]    top/processor/sha_core/n6275_s0/F            
  31.779   3.781   tNET   FF   1        R15C42         top/processor/sha_core/w_w_3_6_s0/DI[0]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R15C42     top/processor/sha_core/w_w_3_6_s0/CLK  
  22.289   -0.043   tSu         1        R15C42     top/processor/sha_core/w_w_3_6_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 10
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.823 26.567%, 
                    route: 21.165 71.877%, 
                    tC2Q: 0.458 1.556%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path14						
Path Summary:
Slack             : -9.490
Data Arrival Time : 31.779
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_0_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.879   0.563   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/SUM           
  21.014   1.135   tNET   FF   2        R18C43[2][A]   top/processor/sha_core/n1727_s1/I0           
  22.059   1.045   tINS   FF   1        R18C43[2][A]   top/processor/sha_core/n1727_s1/COUT         
  22.059   0.000   tNET   FF   2        R18C43[2][B]   top/processor/sha_core/n1726_s1/CIN          
  22.116   0.057   tINS   FF   1        R18C43[2][B]   top/processor/sha_core/n1726_s1/COUT         
  22.116   0.000   tNET   FF   2        R18C44[0][A]   top/processor/sha_core/n1725_s1/CIN          
  22.679   0.563   tINS   FF   1        R18C44[0][A]   top/processor/sha_core/n1725_s1/SUM          
  26.899   4.220   tNET   FF   1        R8C14[0][B]    top/processor/sha_core/n6275_s0/I2           
  27.998   1.099   tINS   FF   20       R8C14[0][B]    top/processor/sha_core/n6275_s0/F            
  31.779   3.781   tNET   FF   1        R14C42         top/processor/sha_core/w_w_0_6_s0/DI[0]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R14C42     top/processor/sha_core/w_w_0_6_s0/CLK  
  22.289   -0.043   tSu         1        R14C42     top/processor/sha_core/w_w_0_6_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 10
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.823 26.567%, 
                    route: 21.165 71.877%, 
                    tC2Q: 0.458 1.556%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path15						
Path Summary:
Slack             : -9.476
Data Arrival Time : 31.764
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_3_6_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.879   0.563   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/SUM           
  21.014   1.135   tNET   FF   2        R18C43[2][A]   top/processor/sha_core/n1727_s1/I0           
  22.059   1.045   tINS   FF   1        R18C43[2][A]   top/processor/sha_core/n1727_s1/COUT         
  22.059   0.000   tNET   FF   2        R18C43[2][B]   top/processor/sha_core/n1726_s1/CIN          
  22.116   0.057   tINS   FF   1        R18C43[2][B]   top/processor/sha_core/n1726_s1/COUT         
  22.116   0.000   tNET   FF   2        R18C44[0][A]   top/processor/sha_core/n1725_s1/CIN          
  22.679   0.563   tINS   FF   1        R18C44[0][A]   top/processor/sha_core/n1725_s1/SUM          
  26.899   4.220   tNET   FF   1        R8C14[0][B]    top/processor/sha_core/n6275_s0/I2           
  27.998   1.099   tINS   FF   20       R8C14[0][B]    top/processor/sha_core/n6275_s0/F            
  31.764   3.766   tNET   FF   1        R5C45          top/processor/sha_core/w_w_3_6_s2/DI[0]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R5C45      top/processor/sha_core/w_w_3_6_s2/CLK  
  22.289   -0.043   tSu         1        R5C45      top/processor/sha_core/w_w_3_6_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 10
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.823 26.580%, 
                    route: 21.151 71.863%, 
                    tC2Q: 0.458 1.557%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path16						
Path Summary:
Slack             : -9.452
Data Arrival Time : 31.741
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_3_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======= ====== ==== ======== ============== ============================================ 
  0.000    0.000                                       active clock edge time                      
  0.000    0.000                                       clk                                         
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                  
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                  
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK           
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q             
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1          
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F           
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0          
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F           
  11.353   2.795   tNET   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s9/I2  
  11.979   0.626   tINS   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s9/F   
  11.979   0.000   tNET   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s4/I0  
  12.128   0.149   tINS   FF   3        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s4/O   
  15.563   3.436   tNET   FF   1        R21C39[2][A]   top/processor/sha_core/n1377_s0/I2          
  16.189   0.626   tINS   FF   1        R21C39[2][A]   top/processor/sha_core/n1377_s0/F           
  16.994   0.804   tNET   FF   2        R20C41[0][A]   top/processor/sha_core/n1749_s/I0           
  18.039   1.045   tINS   FF   1        R20C41[0][A]   top/processor/sha_core/n1749_s/COUT         
  18.039   0.000   tNET   FF   2        R20C41[0][B]   top/processor/sha_core/n1748_s/CIN          
  18.602   0.563   tINS   FF   1        R20C41[0][B]   top/processor/sha_core/n1748_s/SUM          
  19.737   1.135   tNET   FF   2        R18C40[0][B]   top/processor/sha_core/n1748_s1/I0          
  20.782   1.045   tINS   FF   1        R18C40[0][B]   top/processor/sha_core/n1748_s1/COUT        
  20.782   0.000   tNET   FF   2        R18C40[1][A]   top/processor/sha_core/n1747_s1/CIN         
  20.839   0.057   tINS   FF   1        R18C40[1][A]   top/processor/sha_core/n1747_s1/COUT        
  20.839   0.000   tNET   FF   2        R18C40[1][B]   top/processor/sha_core/n1746_s1/CIN         
  20.896   0.057   tINS   FF   1        R18C40[1][B]   top/processor/sha_core/n1746_s1/COUT        
  20.896   0.000   tNET   FF   2        R18C40[2][A]   top/processor/sha_core/n1745_s1/CIN         
  20.953   0.057   tINS   FF   1        R18C40[2][A]   top/processor/sha_core/n1745_s1/COUT        
  20.953   0.000   tNET   FF   2        R18C40[2][B]   top/processor/sha_core/n1744_s1/CIN         
  21.010   0.057   tINS   FF   1        R18C40[2][B]   top/processor/sha_core/n1744_s1/COUT        
  21.010   0.000   tNET   FF   2        R18C41[0][A]   top/processor/sha_core/n1743_s1/CIN         
  21.067   0.057   tINS   FF   1        R18C41[0][A]   top/processor/sha_core/n1743_s1/COUT        
  21.067   0.000   tNET   FF   2        R18C41[0][B]   top/processor/sha_core/n1742_s1/CIN         
  21.124   0.057   tINS   FF   1        R18C41[0][B]   top/processor/sha_core/n1742_s1/COUT        
  21.124   0.000   tNET   FF   2        R18C41[1][A]   top/processor/sha_core/n1741_s1/CIN         
  21.181   0.057   tINS   FF   1        R18C41[1][A]   top/processor/sha_core/n1741_s1/COUT        
  21.181   0.000   tNET   FF   2        R18C41[1][B]   top/processor/sha_core/n1740_s1/CIN         
  21.238   0.057   tINS   FF   1        R18C41[1][B]   top/processor/sha_core/n1740_s1/COUT        
  21.238   0.000   tNET   FF   2        R18C41[2][A]   top/processor/sha_core/n1739_s1/CIN         
  21.295   0.057   tINS   FF   1        R18C41[2][A]   top/processor/sha_core/n1739_s1/COUT        
  21.295   0.000   tNET   FF   2        R18C41[2][B]   top/processor/sha_core/n1738_s1/CIN         
  21.352   0.057   tINS   FF   1        R18C41[2][B]   top/processor/sha_core/n1738_s1/COUT        
  21.352   0.000   tNET   FF   2        R18C42[0][A]   top/processor/sha_core/n1737_s1/CIN         
  21.409   0.057   tINS   FF   1        R18C42[0][A]   top/processor/sha_core/n1737_s1/COUT        
  21.409   0.000   tNET   FF   2        R18C42[0][B]   top/processor/sha_core/n1736_s1/CIN         
  21.466   0.057   tINS   FF   1        R18C42[0][B]   top/processor/sha_core/n1736_s1/COUT        
  21.466   0.000   tNET   FF   2        R18C42[1][A]   top/processor/sha_core/n1735_s1/CIN         
  22.029   0.563   tINS   FF   1        R18C42[1][A]   top/processor/sha_core/n1735_s1/SUM         
  26.079   4.050   tNET   FF   1        R7C14[2][B]    top/processor/sha_core/n6285_s0/I2          
  27.178   1.099   tINS   FF   20       R7C14[2][B]    top/processor/sha_core/n6285_s0/F           
  31.741   4.563   tNET   FF   1        R24C45         top/processor/sha_core/w_w_3_3_s0/DI[2]     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R24C45     top/processor/sha_core/w_w_3_3_s0/CLK  
  22.289   -0.043   tSu         1        R24C45     top/processor/sha_core/w_w_3_3_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 11
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.848 26.686%, 
                    route: 21.103 71.756%, 
                    tC2Q: 0.458 1.558%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path17						
Path Summary:
Slack             : -9.414
Data Arrival Time : 31.703
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_3_6_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.879   0.563   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/SUM           
  21.014   1.135   tNET   FF   2        R18C43[2][A]   top/processor/sha_core/n1727_s1/I0           
  22.059   1.045   tINS   FF   1        R18C43[2][A]   top/processor/sha_core/n1727_s1/COUT         
  22.059   0.000   tNET   FF   2        R18C43[2][B]   top/processor/sha_core/n1726_s1/CIN          
  22.116   0.057   tINS   FF   1        R18C43[2][B]   top/processor/sha_core/n1726_s1/COUT         
  22.116   0.000   tNET   FF   2        R18C44[0][A]   top/processor/sha_core/n1725_s1/CIN          
  22.173   0.057   tINS   FF   1        R18C44[0][A]   top/processor/sha_core/n1725_s1/COUT         
  22.173   0.000   tNET   FF   2        R18C44[0][B]   top/processor/sha_core/n1724_s1/CIN          
  22.736   0.563   tINS   FF   1        R18C44[0][B]   top/processor/sha_core/n1724_s1/SUM          
  26.137   3.401   tNET   FF   1        R23C18[3][B]   top/processor/sha_core/n6274_s0/I2           
  27.236   1.099   tINS   FF   20       R23C18[3][B]   top/processor/sha_core/n6274_s0/F            
  31.703   4.467   tNET   FF   1        R5C45          top/processor/sha_core/w_w_3_6_s2/DI[1]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R5C45      top/processor/sha_core/w_w_3_6_s2/CLK  
  22.289   -0.043   tSu         1        R5C45      top/processor/sha_core/w_w_3_6_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 10
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.880 26.829%, 
                    route: 21.032 71.610%, 
                    tC2Q: 0.458 1.561%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path18						
Path Summary:
Slack             : -9.371
Data Arrival Time : 31.660
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_1_6_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.879   0.563   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/SUM           
  21.014   1.135   tNET   FF   2        R18C43[2][A]   top/processor/sha_core/n1727_s1/I0           
  22.059   1.045   tINS   FF   1        R18C43[2][A]   top/processor/sha_core/n1727_s1/COUT         
  22.059   0.000   tNET   FF   2        R18C43[2][B]   top/processor/sha_core/n1726_s1/CIN          
  22.116   0.057   tINS   FF   1        R18C43[2][B]   top/processor/sha_core/n1726_s1/COUT         
  22.116   0.000   tNET   FF   2        R18C44[0][A]   top/processor/sha_core/n1725_s1/CIN          
  22.173   0.057   tINS   FF   1        R18C44[0][A]   top/processor/sha_core/n1725_s1/COUT         
  22.173   0.000   tNET   FF   2        R18C44[0][B]   top/processor/sha_core/n1724_s1/CIN          
  22.736   0.563   tINS   FF   1        R18C44[0][B]   top/processor/sha_core/n1724_s1/SUM          
  26.137   3.401   tNET   FF   1        R23C18[3][B]   top/processor/sha_core/n6274_s0/I2           
  27.236   1.099   tINS   FF   20       R23C18[3][B]   top/processor/sha_core/n6274_s0/F            
  31.660   4.424   tNET   FF   1        R5C46          top/processor/sha_core/w_w_1_6_s2/DI[1]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R5C46      top/processor/sha_core/w_w_1_6_s2/CLK  
  22.289   -0.043   tSu         1        R5C46      top/processor/sha_core/w_w_1_6_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 10
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.880 26.869%, 
                    route: 20.990 71.569%, 
                    tC2Q: 0.458 1.563%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path19						
Path Summary:
Slack             : -9.354
Data Arrival Time : 31.643
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_0_6_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.373   0.057   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/COUT          
  19.373   0.000   tNET   FF   2        R20C44[2][B]   top/processor/sha_core/n1726_s/CIN           
  19.430   0.057   tINS   FF   1        R20C44[2][B]   top/processor/sha_core/n1726_s/COUT          
  19.430   0.000   tNET   FF   2        R20C45[0][A]   top/processor/sha_core/n1725_s/CIN           
  19.487   0.057   tINS   FF   1        R20C45[0][A]   top/processor/sha_core/n1725_s/COUT          
  19.487   0.000   tNET   FF   2        R20C45[0][B]   top/processor/sha_core/n1724_s/CIN           
  19.544   0.057   tINS   FF   1        R20C45[0][B]   top/processor/sha_core/n1724_s/COUT          
  19.544   0.000   tNET   FF   2        R20C45[1][A]   top/processor/sha_core/n1723_s/CIN           
  20.107   0.563   tINS   FF   1        R20C45[1][A]   top/processor/sha_core/n1723_s/SUM           
  21.396   1.289   tNET   FF   2        R18C44[1][A]   top/processor/sha_core/n1723_s1/I0           
  22.441   1.045   tINS   FF   1        R18C44[1][A]   top/processor/sha_core/n1723_s1/COUT         
  22.441   0.000   tNET   FF   2        R18C44[1][B]   top/processor/sha_core/n1722_s1/CIN          
  23.004   0.563   tINS   FF   1        R18C44[1][B]   top/processor/sha_core/n1722_s1/SUM          
  26.719   3.715   tNET   FF   1        R15C15[1][B]   top/processor/sha_core/n6272_s0/I2           
  27.541   0.822   tINS   FF   20       R15C15[1][B]   top/processor/sha_core/n6272_s0/F            
  31.643   4.102   tNET   FF   1        R6C45          top/processor/sha_core/w_w_0_6_s2/DI[3]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R6C45      top/processor/sha_core/w_w_0_6_s2/CLK  
  22.289   -0.043   tSu         1        R6C45      top/processor/sha_core/w_w_0_6_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 11
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.717 26.328%, 
                    route: 21.136 72.108%, 
                    tC2Q: 0.458 1.564%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path20						
Path Summary:
Slack             : -9.348
Data Arrival Time : 31.637
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_1_6_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.373   0.057   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/COUT          
  19.373   0.000   tNET   FF   2        R20C44[2][B]   top/processor/sha_core/n1726_s/CIN           
  19.430   0.057   tINS   FF   1        R20C44[2][B]   top/processor/sha_core/n1726_s/COUT          
  19.430   0.000   tNET   FF   2        R20C45[0][A]   top/processor/sha_core/n1725_s/CIN           
  19.487   0.057   tINS   FF   1        R20C45[0][A]   top/processor/sha_core/n1725_s/COUT          
  19.487   0.000   tNET   FF   2        R20C45[0][B]   top/processor/sha_core/n1724_s/CIN           
  19.544   0.057   tINS   FF   1        R20C45[0][B]   top/processor/sha_core/n1724_s/COUT          
  19.544   0.000   tNET   FF   2        R20C45[1][A]   top/processor/sha_core/n1723_s/CIN           
  20.107   0.563   tINS   FF   1        R20C45[1][A]   top/processor/sha_core/n1723_s/SUM           
  21.396   1.289   tNET   FF   2        R18C44[1][A]   top/processor/sha_core/n1723_s1/I0           
  22.441   1.045   tINS   FF   1        R18C44[1][A]   top/processor/sha_core/n1723_s1/COUT         
  22.441   0.000   tNET   FF   2        R18C44[1][B]   top/processor/sha_core/n1722_s1/CIN          
  23.004   0.563   tINS   FF   1        R18C44[1][B]   top/processor/sha_core/n1722_s1/SUM          
  26.719   3.715   tNET   FF   1        R15C15[1][B]   top/processor/sha_core/n6272_s0/I2           
  27.541   0.822   tINS   FF   20       R15C15[1][B]   top/processor/sha_core/n6272_s0/F            
  31.637   4.096   tNET   FF   1        R5C46          top/processor/sha_core/w_w_1_6_s2/DI[3]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R5C46      top/processor/sha_core/w_w_1_6_s2/CLK  
  22.289   -0.043   tSu         1        R5C46      top/processor/sha_core/w_w_1_6_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 11
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.717 26.333%, 
                    route: 21.130 72.103%, 
                    tC2Q: 0.458 1.564%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path21						
Path Summary:
Slack             : -9.326
Data Arrival Time : 31.615
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_1_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======= ====== ==== ======== ============== ============================================ 
  0.000    0.000                                       active clock edge time                      
  0.000    0.000                                       clk                                         
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                  
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                  
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK           
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q             
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1          
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F           
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0          
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F           
  11.353   2.795   tNET   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s9/I2  
  11.979   0.626   tINS   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s9/F   
  11.979   0.000   tNET   FF   1        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s4/I0  
  12.128   0.149   tINS   FF   3        R26C19[3][A]   top/processor/sha_core/w_DOL_30_G[0]_s4/O   
  15.563   3.436   tNET   FF   1        R21C39[2][A]   top/processor/sha_core/n1377_s0/I2          
  16.189   0.626   tINS   FF   1        R21C39[2][A]   top/processor/sha_core/n1377_s0/F           
  16.994   0.804   tNET   FF   2        R20C41[0][A]   top/processor/sha_core/n1749_s/I0           
  18.039   1.045   tINS   FF   1        R20C41[0][A]   top/processor/sha_core/n1749_s/COUT         
  18.039   0.000   tNET   FF   2        R20C41[0][B]   top/processor/sha_core/n1748_s/CIN          
  18.602   0.563   tINS   FF   1        R20C41[0][B]   top/processor/sha_core/n1748_s/SUM          
  19.737   1.135   tNET   FF   2        R18C40[0][B]   top/processor/sha_core/n1748_s1/I0          
  20.782   1.045   tINS   FF   1        R18C40[0][B]   top/processor/sha_core/n1748_s1/COUT        
  20.782   0.000   tNET   FF   2        R18C40[1][A]   top/processor/sha_core/n1747_s1/CIN         
  20.839   0.057   tINS   FF   1        R18C40[1][A]   top/processor/sha_core/n1747_s1/COUT        
  20.839   0.000   tNET   FF   2        R18C40[1][B]   top/processor/sha_core/n1746_s1/CIN         
  20.896   0.057   tINS   FF   1        R18C40[1][B]   top/processor/sha_core/n1746_s1/COUT        
  20.896   0.000   tNET   FF   2        R18C40[2][A]   top/processor/sha_core/n1745_s1/CIN         
  20.953   0.057   tINS   FF   1        R18C40[2][A]   top/processor/sha_core/n1745_s1/COUT        
  20.953   0.000   tNET   FF   2        R18C40[2][B]   top/processor/sha_core/n1744_s1/CIN         
  21.010   0.057   tINS   FF   1        R18C40[2][B]   top/processor/sha_core/n1744_s1/COUT        
  21.010   0.000   tNET   FF   2        R18C41[0][A]   top/processor/sha_core/n1743_s1/CIN         
  21.067   0.057   tINS   FF   1        R18C41[0][A]   top/processor/sha_core/n1743_s1/COUT        
  21.067   0.000   tNET   FF   2        R18C41[0][B]   top/processor/sha_core/n1742_s1/CIN         
  21.124   0.057   tINS   FF   1        R18C41[0][B]   top/processor/sha_core/n1742_s1/COUT        
  21.124   0.000   tNET   FF   2        R18C41[1][A]   top/processor/sha_core/n1741_s1/CIN         
  21.181   0.057   tINS   FF   1        R18C41[1][A]   top/processor/sha_core/n1741_s1/COUT        
  21.181   0.000   tNET   FF   2        R18C41[1][B]   top/processor/sha_core/n1740_s1/CIN         
  21.238   0.057   tINS   FF   1        R18C41[1][B]   top/processor/sha_core/n1740_s1/COUT        
  21.238   0.000   tNET   FF   2        R18C41[2][A]   top/processor/sha_core/n1739_s1/CIN         
  21.295   0.057   tINS   FF   1        R18C41[2][A]   top/processor/sha_core/n1739_s1/COUT        
  21.295   0.000   tNET   FF   2        R18C41[2][B]   top/processor/sha_core/n1738_s1/CIN         
  21.352   0.057   tINS   FF   1        R18C41[2][B]   top/processor/sha_core/n1738_s1/COUT        
  21.352   0.000   tNET   FF   2        R18C42[0][A]   top/processor/sha_core/n1737_s1/CIN         
  21.409   0.057   tINS   FF   1        R18C42[0][A]   top/processor/sha_core/n1737_s1/COUT        
  21.409   0.000   tNET   FF   2        R18C42[0][B]   top/processor/sha_core/n1736_s1/CIN         
  21.466   0.057   tINS   FF   1        R18C42[0][B]   top/processor/sha_core/n1736_s1/COUT        
  21.466   0.000   tNET   FF   2        R18C42[1][A]   top/processor/sha_core/n1735_s1/CIN         
  22.029   0.563   tINS   FF   1        R18C42[1][A]   top/processor/sha_core/n1735_s1/SUM         
  26.079   4.050   tNET   FF   1        R7C14[2][B]    top/processor/sha_core/n6285_s0/I2          
  27.178   1.099   tINS   FF   20       R7C14[2][B]    top/processor/sha_core/n6285_s0/F           
  31.615   4.437   tNET   FF   1        R23C44         top/processor/sha_core/w_w_1_3_s0/DI[2]     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R23C44     top/processor/sha_core/w_w_1_3_s0/CLK  
  22.289   -0.043   tSu         1        R23C44     top/processor/sha_core/w_w_1_3_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 11
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.848 26.800%, 
                    route: 20.977 71.634%, 
                    tC2Q: 0.458 1.565%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path22						
Path Summary:
Slack             : -9.280
Data Arrival Time : 31.569
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_0_7_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.373   0.057   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/COUT          
  19.373   0.000   tNET   FF   2        R20C44[2][B]   top/processor/sha_core/n1726_s/CIN           
  19.430   0.057   tINS   FF   1        R20C44[2][B]   top/processor/sha_core/n1726_s/COUT          
  19.430   0.000   tNET   FF   2        R20C45[0][A]   top/processor/sha_core/n1725_s/CIN           
  19.487   0.057   tINS   FF   1        R20C45[0][A]   top/processor/sha_core/n1725_s/COUT          
  19.487   0.000   tNET   FF   2        R20C45[0][B]   top/processor/sha_core/n1724_s/CIN           
  19.544   0.057   tINS   FF   1        R20C45[0][B]   top/processor/sha_core/n1724_s/COUT          
  19.544   0.000   tNET   FF   2        R20C45[1][A]   top/processor/sha_core/n1723_s/CIN           
  19.601   0.057   tINS   FF   1        R20C45[1][A]   top/processor/sha_core/n1723_s/COUT          
  19.601   0.000   tNET   FF   2        R20C45[1][B]   top/processor/sha_core/n1722_s/CIN           
  19.658   0.057   tINS   FF   1        R20C45[1][B]   top/processor/sha_core/n1722_s/COUT          
  19.658   0.000   tNET   FF   2        R20C45[2][A]   top/processor/sha_core/n1721_s/CIN           
  20.221   0.563   tINS   FF   1        R20C45[2][A]   top/processor/sha_core/n1721_s/SUM           
  21.526   1.305   tNET   FF   2        R18C44[2][A]   top/processor/sha_core/n1721_s1/I0           
  22.571   1.045   tINS   FF   1        R18C44[2][A]   top/processor/sha_core/n1721_s1/COUT         
  22.571   0.000   tNET   FF   2        R18C44[2][B]   top/processor/sha_core/n1720_s1/CIN          
  23.134   0.563   tINS   FF   1        R18C44[2][B]   top/processor/sha_core/n1720_s1/SUM          
  26.866   3.732   tNET   FF   1        R17C15[3][B]   top/processor/sha_core/n6270_s0/I2           
  27.492   0.626   tINS   FF   20       R17C15[3][B]   top/processor/sha_core/n6270_s0/F            
  31.569   4.077   tNET   FF   1        R5C42          top/processor/sha_core/w_w_0_7_s2/DI[1]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R5C42      top/processor/sha_core/w_w_0_7_s2/CLK  
  22.289   -0.043   tSu         1        R5C42      top/processor/sha_core/w_w_0_7_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 11
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.635 26.114%, 
                    route: 21.144 72.318%, 
                    tC2Q: 0.458 1.568%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path23						
Path Summary:
Slack             : -9.252
Data Arrival Time : 31.540
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_1_7_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.373   0.057   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/COUT          
  19.373   0.000   tNET   FF   2        R20C44[2][B]   top/processor/sha_core/n1726_s/CIN           
  19.430   0.057   tINS   FF   1        R20C44[2][B]   top/processor/sha_core/n1726_s/COUT          
  19.430   0.000   tNET   FF   2        R20C45[0][A]   top/processor/sha_core/n1725_s/CIN           
  19.487   0.057   tINS   FF   1        R20C45[0][A]   top/processor/sha_core/n1725_s/COUT          
  19.487   0.000   tNET   FF   2        R20C45[0][B]   top/processor/sha_core/n1724_s/CIN           
  19.544   0.057   tINS   FF   1        R20C45[0][B]   top/processor/sha_core/n1724_s/COUT          
  19.544   0.000   tNET   FF   2        R20C45[1][A]   top/processor/sha_core/n1723_s/CIN           
  19.601   0.057   tINS   FF   1        R20C45[1][A]   top/processor/sha_core/n1723_s/COUT          
  19.601   0.000   tNET   FF   2        R20C45[1][B]   top/processor/sha_core/n1722_s/CIN           
  19.658   0.057   tINS   FF   1        R20C45[1][B]   top/processor/sha_core/n1722_s/COUT          
  19.658   0.000   tNET   FF   2        R20C45[2][A]   top/processor/sha_core/n1721_s/CIN           
  20.221   0.563   tINS   FF   1        R20C45[2][A]   top/processor/sha_core/n1721_s/SUM           
  21.526   1.305   tNET   FF   2        R18C44[2][A]   top/processor/sha_core/n1721_s1/I0           
  22.571   1.045   tINS   FF   1        R18C44[2][A]   top/processor/sha_core/n1721_s1/COUT         
  22.571   0.000   tNET   FF   2        R18C44[2][B]   top/processor/sha_core/n1720_s1/CIN          
  22.628   0.057   tINS   FF   1        R18C44[2][B]   top/processor/sha_core/n1720_s1/COUT         
  22.628   0.000   tNET   FF   2        R18C45[0][A]   top/processor/sha_core/n1719_s1/CIN          
  22.685   0.057   tINS   FF   1        R18C45[0][A]   top/processor/sha_core/n1719_s1/COUT         
  22.685   0.000   tNET   FF   2        R18C45[0][B]   top/processor/sha_core/n1718_s1/CIN          
  23.248   0.563   tINS   FF   1        R18C45[0][B]   top/processor/sha_core/n1718_s1/SUM          
  26.984   3.736   tNET   FF   1        R12C17[3][B]   top/processor/sha_core/n6268_s0/I2           
  28.083   1.099   tINS   FF   20       R12C17[3][B]   top/processor/sha_core/n6268_s0/F            
  31.540   3.458   tNET   FF   1        R6C40          top/processor/sha_core/w_w_1_7_s2/DI[3]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R6C40      top/processor/sha_core/w_w_1_7_s2/CLK  
  22.289   -0.043   tSu         1        R6C40      top/processor/sha_core/w_w_1_7_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 11
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 8.222 28.150%, 
                    route: 20.528 70.281%, 
                    tC2Q: 0.458 1.569%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path24						
Path Summary:
Slack             : -9.232
Data Arrival Time : 31.520
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_2_6_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.879   0.563   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/SUM           
  21.014   1.135   tNET   FF   2        R18C43[2][A]   top/processor/sha_core/n1727_s1/I0           
  22.059   1.045   tINS   FF   1        R18C43[2][A]   top/processor/sha_core/n1727_s1/COUT         
  22.059   0.000   tNET   FF   2        R18C43[2][B]   top/processor/sha_core/n1726_s1/CIN          
  22.116   0.057   tINS   FF   1        R18C43[2][B]   top/processor/sha_core/n1726_s1/COUT         
  22.116   0.000   tNET   FF   2        R18C44[0][A]   top/processor/sha_core/n1725_s1/CIN          
  22.173   0.057   tINS   FF   1        R18C44[0][A]   top/processor/sha_core/n1725_s1/COUT         
  22.173   0.000   tNET   FF   2        R18C44[0][B]   top/processor/sha_core/n1724_s1/CIN          
  22.736   0.563   tINS   FF   1        R18C44[0][B]   top/processor/sha_core/n1724_s1/SUM          
  26.137   3.401   tNET   FF   1        R23C18[3][B]   top/processor/sha_core/n6274_s0/I2           
  27.236   1.099   tINS   FF   20       R23C18[3][B]   top/processor/sha_core/n6274_s0/F            
  31.520   4.285   tNET   FF   1        R6C46          top/processor/sha_core/w_w_2_6_s2/DI[1]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R6C46      top/processor/sha_core/w_w_2_6_s2/CLK  
  22.289   -0.043   tSu         1        R6C46      top/processor/sha_core/w_w_2_6_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 10
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.880 26.997%, 
                    route: 20.850 71.433%, 
                    tC2Q: 0.458 1.570%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

						Path25						
Path Summary:
Slack             : -9.232
Data Arrival Time : 31.520
Data Required Time: 22.289
From              : t_2_s1
To                : w_w_0_6_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======= ====== ==== ======== ============== ============================================= 
  0.000    0.000                                       active clock edge time                       
  0.000    0.000                                       clk                                          
  0.000    0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                                   
  2.088    2.088   tINS   RR   2657     IOR17[A]       clk_ibuf/O                                   
  2.332    0.244   tNET   RR   1        R8C41[0][B]    top/processor/sha_core/t_2_s1/CLK            
  2.790    0.458   tC2Q   RF   355      R8C41[0][B]    top/processor/sha_core/t_2_s1/Q              
  5.319    2.529   tNET   FF   1        R7C22[3][A]    top/processor/sha_core/n1286_s2/I1           
  6.141    0.822   tINS   FF   6        R7C22[3][A]    top/processor/sha_core/n1286_s2/F            
  7.931    1.790   tNET   FF   1        R12C24[3][A]   top/processor/sha_core/n1284_s3/I0           
  8.557    0.626   tINS   FF   64       R12C24[3][A]   top/processor/sha_core/n1284_s3/F            
  11.537   2.979   tNET   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/I2  
  12.359   0.822   tINS   FF   1        R26C18[3][B]   top/processor/sha_core/w_DOL_24_G[0]_s10/F   
  12.359   0.000   tNET   FF   1        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/I1   
  12.508   0.149   tINS   FF   2        R26C18[3][A]   top/processor/sha_core/w_DOL_24_G[0]_s4/O    
  15.284   2.776   tNET   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/I2           
  16.316   1.032   tINS   FF   1        R22C37[0][A]   top/processor/sha_core/n1398_s0/F            
  18.271   1.955   tNET   FF   2        R20C44[1][B]   top/processor/sha_core/n1728_s/I0            
  19.316   1.045   tINS   FF   1        R20C44[1][B]   top/processor/sha_core/n1728_s/COUT          
  19.316   0.000   tNET   FF   2        R20C44[2][A]   top/processor/sha_core/n1727_s/CIN           
  19.879   0.563   tINS   FF   1        R20C44[2][A]   top/processor/sha_core/n1727_s/SUM           
  21.014   1.135   tNET   FF   2        R18C43[2][A]   top/processor/sha_core/n1727_s1/I0           
  22.059   1.045   tINS   FF   1        R18C43[2][A]   top/processor/sha_core/n1727_s1/COUT         
  22.059   0.000   tNET   FF   2        R18C43[2][B]   top/processor/sha_core/n1726_s1/CIN          
  22.116   0.057   tINS   FF   1        R18C43[2][B]   top/processor/sha_core/n1726_s1/COUT         
  22.116   0.000   tNET   FF   2        R18C44[0][A]   top/processor/sha_core/n1725_s1/CIN          
  22.173   0.057   tINS   FF   1        R18C44[0][A]   top/processor/sha_core/n1725_s1/COUT         
  22.173   0.000   tNET   FF   2        R18C44[0][B]   top/processor/sha_core/n1724_s1/CIN          
  22.736   0.563   tINS   FF   1        R18C44[0][B]   top/processor/sha_core/n1724_s1/SUM          
  26.137   3.401   tNET   FF   1        R23C18[3][B]   top/processor/sha_core/n6274_s0/I2           
  27.236   1.099   tINS   FF   20       R23C18[3][B]   top/processor/sha_core/n6274_s0/F            
  31.520   4.285   tNET   FF   1        R6C45          top/processor/sha_core/w_w_0_6_s2/DI[1]      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                      NODE                   
 ======== ======== ====== ==== ======== ========== ======================================= 
  20.000   20.000                                   active clock edge time                 
  20.000   0.000                                    clk                                    
  20.000   0.000    tCL    RR   1        IOR17[A]   clk_ibuf/I                             
  22.088   2.088    tINS   RR   2657     IOR17[A]   clk_ibuf/O                             
  22.332   0.244    tNET   RR   1        R6C45      top/processor/sha_core/w_w_0_6_s2/CLK  
  22.289   -0.043   tSu         1        R6C45      top/processor/sha_core/w_w_0_6_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 20.000
Logic Level: 10
Arrival Clock Path delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)
Arrival Data Path Delay: (cell: 7.880 26.997%, 
                    route: 20.850 71.433%, 
                    tC2Q: 0.458 1.570%)
Required Clock Path Delay: (cell: 2.088 89.539%, 
                     route: 0.244 10.461%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.576
Data Arrival Time : 2.153
Data Required Time: 1.577
From              : rx_d0_s0
To                : rx_d1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                   NODE               
 ======= ======= ====== ==== ======== ============= =============================== 
  0.000   0.000                                      active clock edge time         
  0.000   0.000                                      clk                            
  0.000   0.000   tCL    RR   1        IOR17[A]      clk_ibuf/I                     
  1.392   1.392   tINS   RR   2657     IOR17[A]      clk_ibuf/O                     
  1.577   0.185   tNET   RR   1        R27C2[1][B]   top/uart_rx_inst/rx_d0_s0/CLK  
  1.910   0.333   tC2Q   RR   2        R27C2[1][B]   top/uart_rx_inst/rx_d0_s0/Q    
  2.153   0.243   tNET   RR   1        R27C2[1][A]   top/uart_rx_inst/rx_d1_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                   NODE               
 ======= ======= ====== ==== ======== ============= =============================== 
  0.000   0.000                                      active clock edge time         
  0.000   0.000                                      clk                            
  0.000   0.000   tCL    RR   1        IOR17[A]      clk_ibuf/I                     
  1.392   1.392   tINS   RR   2657     IOR17[A]      clk_ibuf/O                     
  1.577   0.185   tNET   RR   1        R27C2[1][A]   top/uart_rx_inst/rx_d1_s0/CLK  
  1.577   0.000   tHld        1        R27C2[1][A]   top/uart_rx_inst/rx_d1_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.243 42.123%, 
                    tC2Q: 0.333 57.877%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path2						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.284
Data Required Time: 1.577
From              : total_bits_19_s0
To                : total_bits_19_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R22C19[0][A]   top/processor/total_bits_19_s0/CLK  
  1.910   0.333   tC2Q   RR   3        R22C19[0][A]   top/processor/total_bits_19_s0/Q    
  1.912   0.002   tNET   RR   1        R22C19[0][A]   top/processor/n11422_s9/I1          
  2.284   0.372   tINS   RF   1        R22C19[0][A]   top/processor/n11422_s9/F           
  2.284   0.000   tNET   FF   1        R22C19[0][A]   top/processor/total_bits_19_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R22C19[0][A]   top/processor/total_bits_19_s0/CLK  
  1.577   0.000   tHld        1        R22C19[0][A]   top/processor/total_bits_19_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path3						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.284
Data Required Time: 1.577
From              : total_bits_39_s0
To                : total_bits_39_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R27C13[0][A]   top/processor/total_bits_39_s0/CLK  
  1.910   0.333   tC2Q   RR   3        R27C13[0][A]   top/processor/total_bits_39_s0/Q    
  1.912   0.002   tNET   RR   1        R27C13[0][A]   top/processor/n11402_s9/I2          
  2.284   0.372   tINS   RF   1        R27C13[0][A]   top/processor/n11402_s9/F           
  2.284   0.000   tNET   FF   1        R27C13[0][A]   top/processor/total_bits_39_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R27C13[0][A]   top/processor/total_bits_39_s0/CLK  
  1.577   0.000   tHld        1        R27C13[0][A]   top/processor/total_bits_39_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path4						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.284
Data Required Time: 1.577
From              : total_bits_48_s0
To                : total_bits_48_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R27C14[1][A]   top/processor/total_bits_48_s0/CLK  
  1.910   0.333   tC2Q   RR   3        R27C14[1][A]   top/processor/total_bits_48_s0/Q    
  1.912   0.002   tNET   RR   1        R27C14[1][A]   top/processor/n11393_s9/I1          
  2.284   0.372   tINS   RF   1        R27C14[1][A]   top/processor/n11393_s9/F           
  2.284   0.000   tNET   FF   1        R27C14[1][A]   top/processor/total_bits_48_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R27C14[1][A]   top/processor/total_bits_48_s0/CLK  
  1.577   0.000   tHld        1        R27C14[1][A]   top/processor/total_bits_48_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path5						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.284
Data Required Time: 1.577
From              : total_bits_61_s0
To                : total_bits_61_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R18C16[1][A]   top/processor/total_bits_61_s0/CLK  
  1.910   0.333   tC2Q   RR   3        R18C16[1][A]   top/processor/total_bits_61_s0/Q    
  1.912   0.002   tNET   RR   1        R18C16[1][A]   top/processor/n11380_s9/I1          
  2.284   0.372   tINS   RF   1        R18C16[1][A]   top/processor/n11380_s9/F           
  2.284   0.000   tNET   FF   1        R18C16[1][A]   top/processor/total_bits_61_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R18C16[1][A]   top/processor/total_bits_61_s0/CLK  
  1.577   0.000   tHld        1        R18C16[1][A]   top/processor/total_bits_61_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path6						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.284
Data Required Time: 1.577
From              : cycle_cnt_15_s0
To                : cycle_cnt_15_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                  
 ======= ======= ====== ==== ======== ============ ====================================== 
  0.000   0.000                                     active clock edge time                
  0.000   0.000                                     clk                                   
  0.000   0.000   tCL    RR   1        IOR17[A]     clk_ibuf/I                            
  1.392   1.392   tINS   RR   2657     IOR17[A]     clk_ibuf/O                            
  1.577   0.185   tNET   RR   1        R4C3[0][A]   top/uart_tx_inst/cycle_cnt_15_s0/CLK  
  1.910   0.333   tC2Q   RR   2        R4C3[0][A]   top/uart_tx_inst/cycle_cnt_15_s0/Q    
  1.912   0.002   tNET   RR   1        R4C3[0][A]   top/uart_tx_inst/n160_s2/I2           
  2.284   0.372   tINS   RF   1        R4C3[0][A]   top/uart_tx_inst/n160_s2/F            
  2.284   0.000   tNET   FF   1        R4C3[0][A]   top/uart_tx_inst/cycle_cnt_15_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                  
 ======= ======= ====== ==== ======== ============ ====================================== 
  0.000   0.000                                     active clock edge time                
  0.000   0.000                                     clk                                   
  0.000   0.000   tCL    RR   1        IOR17[A]     clk_ibuf/I                            
  1.392   1.392   tINS   RR   2657     IOR17[A]     clk_ibuf/O                            
  1.577   0.185   tNET   RR   1        R4C3[0][A]   top/uart_tx_inst/cycle_cnt_15_s0/CLK  
  1.577   0.000   tHld        1        R4C3[0][A]   top/uart_tx_inst/cycle_cnt_15_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path7						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.284
Data Required Time: 1.577
From              : cycle_cnt_5_s0
To                : cycle_cnt_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                  
 ======= ======= ====== ==== ======== ============= ===================================== 
  0.000   0.000                                      active clock edge time               
  0.000   0.000                                      clk                                  
  0.000   0.000   tCL    RR   1        IOR17[A]      clk_ibuf/I                           
  1.392   1.392   tINS   RR   2657     IOR17[A]      clk_ibuf/O                           
  1.577   0.185   tNET   RR   1        R25C2[0][A]   top/uart_rx_inst/cycle_cnt_5_s0/CLK  
  1.910   0.333   tC2Q   RR   4        R25C2[0][A]   top/uart_rx_inst/cycle_cnt_5_s0/Q    
  1.912   0.002   tNET   RR   1        R25C2[0][A]   top/uart_rx_inst/n163_s2/I2          
  2.284   0.372   tINS   RF   1        R25C2[0][A]   top/uart_rx_inst/n163_s2/F           
  2.284   0.000   tNET   FF   1        R25C2[0][A]   top/uart_rx_inst/cycle_cnt_5_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                  
 ======= ======= ====== ==== ======== ============= ===================================== 
  0.000   0.000                                      active clock edge time               
  0.000   0.000                                      clk                                  
  0.000   0.000   tCL    RR   1        IOR17[A]      clk_ibuf/I                           
  1.392   1.392   tINS   RR   2657     IOR17[A]      clk_ibuf/O                           
  1.577   0.185   tNET   RR   1        R25C2[0][A]   top/uart_rx_inst/cycle_cnt_5_s0/CLK  
  1.577   0.000   tHld        1        R25C2[0][A]   top/uart_rx_inst/cycle_cnt_5_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path8						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : total_bits_6_s0
To                : total_bits_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======= ====== ==== ======== ============== =================================== 
  0.000   0.000                                       active clock edge time             
  0.000   0.000                                       clk                                
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                         
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                         
  1.577   0.185   tNET   RR   1        R27C21[1][A]   top/processor/total_bits_6_s0/CLK  
  1.910   0.333   tC2Q   RR   3        R27C21[1][A]   top/processor/total_bits_6_s0/Q    
  1.913   0.004   tNET   RR   1        R27C21[1][A]   top/processor/n11435_s9/I1         
  2.285   0.372   tINS   RF   1        R27C21[1][A]   top/processor/n11435_s9/F          
  2.285   0.000   tNET   FF   1        R27C21[1][A]   top/processor/total_bits_6_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======= ====== ==== ======== ============== =================================== 
  0.000   0.000                                       active clock edge time             
  0.000   0.000                                       clk                                
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                         
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                         
  1.577   0.185   tNET   RR   1        R27C21[1][A]   top/processor/total_bits_6_s0/CLK  
  1.577   0.000   tHld        1        R27C21[1][A]   top/processor/total_bits_6_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path9						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : total_bits_13_s0
To                : total_bits_13_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R27C17[1][A]   top/processor/total_bits_13_s0/CLK  
  1.910   0.333   tC2Q   RR   4        R27C17[1][A]   top/processor/total_bits_13_s0/Q    
  1.913   0.004   tNET   RR   1        R27C17[1][A]   top/processor/n11428_s9/I2          
  2.285   0.372   tINS   RF   1        R27C17[1][A]   top/processor/n11428_s9/F           
  2.285   0.000   tNET   FF   1        R27C17[1][A]   top/processor/total_bits_13_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R27C17[1][A]   top/processor/total_bits_13_s0/CLK  
  1.577   0.000   tHld        1        R27C17[1][A]   top/processor/total_bits_13_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path10						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : total_bits_14_s0
To                : total_bits_14_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R27C19[0][A]   top/processor/total_bits_14_s0/CLK  
  1.910   0.333   tC2Q   RR   4        R27C19[0][A]   top/processor/total_bits_14_s0/Q    
  1.913   0.004   tNET   RR   1        R27C19[0][A]   top/processor/n11427_s9/I0          
  2.285   0.372   tINS   RF   1        R27C19[0][A]   top/processor/n11427_s9/F           
  2.285   0.000   tNET   FF   1        R27C19[0][A]   top/processor/total_bits_14_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R27C19[0][A]   top/processor/total_bits_14_s0/CLK  
  1.577   0.000   tHld        1        R27C19[0][A]   top/processor/total_bits_14_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path11						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : total_bits_27_s0
To                : total_bits_27_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R20C17[0][A]   top/processor/total_bits_27_s0/CLK  
  1.910   0.333   tC2Q   RR   5        R20C17[0][A]   top/processor/total_bits_27_s0/Q    
  1.913   0.004   tNET   RR   1        R20C17[0][A]   top/processor/n11414_s9/I0          
  2.285   0.372   tINS   RF   1        R20C17[0][A]   top/processor/n11414_s9/F           
  2.285   0.000   tNET   FF   1        R20C17[0][A]   top/processor/total_bits_27_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R20C17[0][A]   top/processor/total_bits_27_s0/CLK  
  1.577   0.000   tHld        1        R20C17[0][A]   top/processor/total_bits_27_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path12						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : total_bits_30_s0
To                : total_bits_30_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R27C16[1][A]   top/processor/total_bits_30_s0/CLK  
  1.910   0.333   tC2Q   RR   4        R27C16[1][A]   top/processor/total_bits_30_s0/Q    
  1.913   0.004   tNET   RR   1        R27C16[1][A]   top/processor/n11411_s9/I2          
  2.285   0.372   tINS   RF   1        R27C16[1][A]   top/processor/n11411_s9/F           
  2.285   0.000   tNET   FF   1        R27C16[1][A]   top/processor/total_bits_30_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R27C16[1][A]   top/processor/total_bits_30_s0/CLK  
  1.577   0.000   tHld        1        R27C16[1][A]   top/processor/total_bits_30_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path13						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : total_bits_32_s0
To                : total_bits_32_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R22C21[1][A]   top/processor/total_bits_32_s0/CLK  
  1.910   0.333   tC2Q   RR   5        R22C21[1][A]   top/processor/total_bits_32_s0/Q    
  1.913   0.004   tNET   RR   1        R22C21[1][A]   top/processor/n11409_s11/I0         
  2.285   0.372   tINS   RF   1        R22C21[1][A]   top/processor/n11409_s11/F          
  2.285   0.000   tNET   FF   1        R22C21[1][A]   top/processor/total_bits_32_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R22C21[1][A]   top/processor/total_bits_32_s0/CLK  
  1.577   0.000   tHld        1        R22C21[1][A]   top/processor/total_bits_32_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path14						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : total_bits_40_s0
To                : total_bits_40_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R26C16[1][A]   top/processor/total_bits_40_s0/CLK  
  1.910   0.333   tC2Q   RR   3        R26C16[1][A]   top/processor/total_bits_40_s0/Q    
  1.913   0.004   tNET   RR   1        R26C16[1][A]   top/processor/n11401_s9/I2          
  2.285   0.372   tINS   RF   1        R26C16[1][A]   top/processor/n11401_s9/F           
  2.285   0.000   tNET   FF   1        R26C16[1][A]   top/processor/total_bits_40_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R26C16[1][A]   top/processor/total_bits_40_s0/CLK  
  1.577   0.000   tHld        1        R26C16[1][A]   top/processor/total_bits_40_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path15						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : total_bits_42_s0
To                : total_bits_42_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R26C20[0][A]   top/processor/total_bits_42_s0/CLK  
  1.910   0.333   tC2Q   RR   4        R26C20[0][A]   top/processor/total_bits_42_s0/Q    
  1.913   0.004   tNET   RR   1        R26C20[0][A]   top/processor/n11399_s9/I2          
  2.285   0.372   tINS   RF   1        R26C20[0][A]   top/processor/n11399_s9/F           
  2.285   0.000   tNET   FF   1        R26C20[0][A]   top/processor/total_bits_42_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R26C20[0][A]   top/processor/total_bits_42_s0/CLK  
  1.577   0.000   tHld        1        R26C20[0][A]   top/processor/total_bits_42_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path16						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : total_bits_49_s0
To                : total_bits_49_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R25C13[1][A]   top/processor/total_bits_49_s0/CLK  
  1.910   0.333   tC2Q   RR   4        R25C13[1][A]   top/processor/total_bits_49_s0/Q    
  1.913   0.004   tNET   RR   1        R25C13[1][A]   top/processor/n11392_s9/I2          
  2.285   0.372   tINS   RF   1        R25C13[1][A]   top/processor/n11392_s9/F           
  2.285   0.000   tNET   FF   1        R25C13[1][A]   top/processor/total_bits_49_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R25C13[1][A]   top/processor/total_bits_49_s0/CLK  
  1.577   0.000   tHld        1        R25C13[1][A]   top/processor/total_bits_49_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path17						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : total_bits_53_s0
To                : total_bits_53_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R26C14[1][A]   top/processor/total_bits_53_s0/CLK  
  1.910   0.333   tC2Q   RR   4        R26C14[1][A]   top/processor/total_bits_53_s0/Q    
  1.913   0.004   tNET   RR   1        R26C14[1][A]   top/processor/n11388_s9/I2          
  2.285   0.372   tINS   RF   1        R26C14[1][A]   top/processor/n11388_s9/F           
  2.285   0.000   tNET   FF   1        R26C14[1][A]   top/processor/total_bits_53_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R26C14[1][A]   top/processor/total_bits_53_s0/CLK  
  1.577   0.000   tHld        1        R26C14[1][A]   top/processor/total_bits_53_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path18						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : total_bits_62_s0
To                : total_bits_62_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R20C18[0][A]   top/processor/total_bits_62_s0/CLK  
  1.910   0.333   tC2Q   RR   3        R20C18[0][A]   top/processor/total_bits_62_s0/Q    
  1.913   0.004   tNET   RR   1        R20C18[0][A]   top/processor/n11379_s9/I0          
  2.285   0.372   tINS   RF   1        R20C18[0][A]   top/processor/n11379_s9/F           
  2.285   0.000   tNET   FF   1        R20C18[0][A]   top/processor/total_bits_62_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOR17[A]       clk_ibuf/I                          
  1.392   1.392   tINS   RR   2657     IOR17[A]       clk_ibuf/O                          
  1.577   0.185   tNET   RR   1        R20C18[0][A]   top/processor/total_bits_62_s0/CLK  
  1.577   0.000   tHld        1        R20C18[0][A]   top/processor/total_bits_62_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path19						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : bit_cnt_2_s1
To                : bit_cnt_2_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                     NODE                 
 ======= ======= ====== ==== ======== ============ =================================== 
  0.000   0.000                                     active clock edge time             
  0.000   0.000                                     clk                                
  0.000   0.000   tCL    RR   1        IOR17[A]     clk_ibuf/I                         
  1.392   1.392   tINS   RR   2657     IOR17[A]     clk_ibuf/O                         
  1.577   0.185   tNET   RR   1        R6C2[1][A]   top/uart_tx_inst/bit_cnt_2_s1/CLK  
  1.910   0.333   tC2Q   RR   3        R6C2[1][A]   top/uart_tx_inst/bit_cnt_2_s1/Q    
  1.913   0.004   tNET   RR   1        R6C2[1][A]   top/uart_tx_inst/n116_s1/I2        
  2.285   0.372   tINS   RF   1        R6C2[1][A]   top/uart_tx_inst/n116_s1/F         
  2.285   0.000   tNET   FF   1        R6C2[1][A]   top/uart_tx_inst/bit_cnt_2_s1/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                     NODE                 
 ======= ======= ====== ==== ======== ============ =================================== 
  0.000   0.000                                     active clock edge time             
  0.000   0.000                                     clk                                
  0.000   0.000   tCL    RR   1        IOR17[A]     clk_ibuf/I                         
  1.392   1.392   tINS   RR   2657     IOR17[A]     clk_ibuf/O                         
  1.577   0.185   tNET   RR   1        R6C2[1][A]   top/uart_tx_inst/bit_cnt_2_s1/CLK  
  1.577   0.000   tHld        1        R6C2[1][A]   top/uart_tx_inst/bit_cnt_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path20						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : cycle_cnt_3_s0
To                : cycle_cnt_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                      NODE                  
 ======= ======= ====== ==== ======== ============ ===================================== 
  0.000   0.000                                     active clock edge time               
  0.000   0.000                                     clk                                  
  0.000   0.000   tCL    RR   1        IOR17[A]     clk_ibuf/I                           
  1.392   1.392   tINS   RR   2657     IOR17[A]     clk_ibuf/O                           
  1.577   0.185   tNET   RR   1        R4C2[0][A]   top/uart_tx_inst/cycle_cnt_3_s0/CLK  
  1.910   0.333   tC2Q   RR   4        R4C2[0][A]   top/uart_tx_inst/cycle_cnt_3_s0/Q    
  1.913   0.004   tNET   RR   1        R4C2[0][A]   top/uart_tx_inst/n172_s2/I2          
  2.285   0.372   tINS   RF   1        R4C2[0][A]   top/uart_tx_inst/n172_s2/F           
  2.285   0.000   tNET   FF   1        R4C2[0][A]   top/uart_tx_inst/cycle_cnt_3_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                      NODE                  
 ======= ======= ====== ==== ======== ============ ===================================== 
  0.000   0.000                                     active clock edge time               
  0.000   0.000                                     clk                                  
  0.000   0.000   tCL    RR   1        IOR17[A]     clk_ibuf/I                           
  1.392   1.392   tINS   RR   2657     IOR17[A]     clk_ibuf/O                           
  1.577   0.185   tNET   RR   1        R4C2[0][A]   top/uart_tx_inst/cycle_cnt_3_s0/CLK  
  1.577   0.000   tHld        1        R4C2[0][A]   top/uart_tx_inst/cycle_cnt_3_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path21						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : cycle_cnt_4_s0
To                : cycle_cnt_4_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                      NODE                  
 ======= ======= ====== ==== ======== ============ ===================================== 
  0.000   0.000                                     active clock edge time               
  0.000   0.000                                     clk                                  
  0.000   0.000   tCL    RR   1        IOR17[A]     clk_ibuf/I                           
  1.392   1.392   tINS   RR   2657     IOR17[A]     clk_ibuf/O                           
  1.577   0.185   tNET   RR   1        R4C2[1][A]   top/uart_tx_inst/cycle_cnt_4_s0/CLK  
  1.910   0.333   tC2Q   RR   3        R4C2[1][A]   top/uart_tx_inst/cycle_cnt_4_s0/Q    
  1.913   0.004   tNET   RR   1        R4C2[1][A]   top/uart_tx_inst/n171_s2/I1          
  2.285   0.372   tINS   RF   1        R4C2[1][A]   top/uart_tx_inst/n171_s2/F           
  2.285   0.000   tNET   FF   1        R4C2[1][A]   top/uart_tx_inst/cycle_cnt_4_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                      NODE                  
 ======= ======= ====== ==== ======== ============ ===================================== 
  0.000   0.000                                     active clock edge time               
  0.000   0.000                                     clk                                  
  0.000   0.000   tCL    RR   1        IOR17[A]     clk_ibuf/I                           
  1.392   1.392   tINS   RR   2657     IOR17[A]     clk_ibuf/O                           
  1.577   0.185   tNET   RR   1        R4C2[1][A]   top/uart_tx_inst/cycle_cnt_4_s0/CLK  
  1.577   0.000   tHld        1        R4C2[1][A]   top/uart_tx_inst/cycle_cnt_4_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path22						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : cycle_cnt_6_s0
To                : cycle_cnt_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                      NODE                  
 ======= ======= ====== ==== ======== ============ ===================================== 
  0.000   0.000                                     active clock edge time               
  0.000   0.000                                     clk                                  
  0.000   0.000   tCL    RR   1        IOR17[A]     clk_ibuf/I                           
  1.392   1.392   tINS   RR   2657     IOR17[A]     clk_ibuf/O                           
  1.577   0.185   tNET   RR   1        R5C4[0][A]   top/uart_tx_inst/cycle_cnt_6_s0/CLK  
  1.910   0.333   tC2Q   RR   4        R5C4[0][A]   top/uart_tx_inst/cycle_cnt_6_s0/Q    
  1.913   0.004   tNET   RR   1        R5C4[0][A]   top/uart_tx_inst/n169_s2/I2          
  2.285   0.372   tINS   RF   1        R5C4[0][A]   top/uart_tx_inst/n169_s2/F           
  2.285   0.000   tNET   FF   1        R5C4[0][A]   top/uart_tx_inst/cycle_cnt_6_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                      NODE                  
 ======= ======= ====== ==== ======== ============ ===================================== 
  0.000   0.000                                     active clock edge time               
  0.000   0.000                                     clk                                  
  0.000   0.000   tCL    RR   1        IOR17[A]     clk_ibuf/I                           
  1.392   1.392   tINS   RR   2657     IOR17[A]     clk_ibuf/O                           
  1.577   0.185   tNET   RR   1        R5C4[0][A]   top/uart_tx_inst/cycle_cnt_6_s0/CLK  
  1.577   0.000   tHld        1        R5C4[0][A]   top/uart_tx_inst/cycle_cnt_6_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path23						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : bit_cnt_2_s1
To                : bit_cnt_2_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======= ====== ==== ======== ============= =================================== 
  0.000   0.000                                      active clock edge time             
  0.000   0.000                                      clk                                
  0.000   0.000   tCL    RR   1        IOR17[A]      clk_ibuf/I                         
  1.392   1.392   tINS   RR   2657     IOR17[A]      clk_ibuf/O                         
  1.577   0.185   tNET   RR   1        R24C3[0][A]   top/uart_rx_inst/bit_cnt_2_s1/CLK  
  1.910   0.333   tC2Q   RR   4        R24C3[0][A]   top/uart_rx_inst/bit_cnt_2_s1/Q    
  1.913   0.004   tNET   RR   1        R24C3[0][A]   top/uart_rx_inst/n109_s1/I2        
  2.285   0.372   tINS   RF   1        R24C3[0][A]   top/uart_rx_inst/n109_s1/F         
  2.285   0.000   tNET   FF   1        R24C3[0][A]   top/uart_rx_inst/bit_cnt_2_s1/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======= ====== ==== ======== ============= =================================== 
  0.000   0.000                                      active clock edge time             
  0.000   0.000                                      clk                                
  0.000   0.000   tCL    RR   1        IOR17[A]      clk_ibuf/I                         
  1.392   1.392   tINS   RR   2657     IOR17[A]      clk_ibuf/O                         
  1.577   0.185   tNET   RR   1        R24C3[0][A]   top/uart_rx_inst/bit_cnt_2_s1/CLK  
  1.577   0.000   tHld        1        R24C3[0][A]   top/uart_rx_inst/bit_cnt_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path24						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : cycle_cnt_0_s0
To                : cycle_cnt_0_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                  
 ======= ======= ====== ==== ======== ============= ===================================== 
  0.000   0.000                                      active clock edge time               
  0.000   0.000                                      clk                                  
  0.000   0.000   tCL    RR   1        IOR17[A]      clk_ibuf/I                           
  1.392   1.392   tINS   RR   2657     IOR17[A]      clk_ibuf/O                           
  1.577   0.185   tNET   RR   1        R24C2[0][A]   top/uart_rx_inst/cycle_cnt_0_s0/CLK  
  1.910   0.333   tC2Q   RR   7        R24C2[0][A]   top/uart_rx_inst/cycle_cnt_0_s0/Q    
  1.913   0.004   tNET   RR   1        R24C2[0][A]   top/uart_rx_inst/n168_s3/I0          
  2.285   0.372   tINS   RF   1        R24C2[0][A]   top/uart_rx_inst/n168_s3/F           
  2.285   0.000   tNET   FF   1        R24C2[0][A]   top/uart_rx_inst/cycle_cnt_0_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                  
 ======= ======= ====== ==== ======== ============= ===================================== 
  0.000   0.000                                      active clock edge time               
  0.000   0.000                                      clk                                  
  0.000   0.000   tCL    RR   1        IOR17[A]      clk_ibuf/I                           
  1.392   1.392   tINS   RR   2657     IOR17[A]      clk_ibuf/O                           
  1.577   0.185   tNET   RR   1        R24C2[0][A]   top/uart_rx_inst/cycle_cnt_0_s0/CLK  
  1.577   0.000   tHld        1        R24C2[0][A]   top/uart_rx_inst/cycle_cnt_0_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

						Path25						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.285
Data Required Time: 1.577
From              : cycle_cnt_2_s0
To                : cycle_cnt_2_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                  
 ======= ======= ====== ==== ======== ============= ===================================== 
  0.000   0.000                                      active clock edge time               
  0.000   0.000                                      clk                                  
  0.000   0.000   tCL    RR   1        IOR17[A]      clk_ibuf/I                           
  1.392   1.392   tINS   RR   2657     IOR17[A]      clk_ibuf/O                           
  1.577   0.185   tNET   RR   1        R24C3[1][A]   top/uart_rx_inst/cycle_cnt_2_s0/CLK  
  1.910   0.333   tC2Q   RR   5        R24C3[1][A]   top/uart_rx_inst/cycle_cnt_2_s0/Q    
  1.913   0.004   tNET   RR   1        R24C3[1][A]   top/uart_rx_inst/n166_s2/I3          
  2.285   0.372   tINS   RF   1        R24C3[1][A]   top/uart_rx_inst/n166_s2/F           
  2.285   0.000   tNET   FF   1        R24C3[1][A]   top/uart_rx_inst/cycle_cnt_2_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                  
 ======= ======= ====== ==== ======== ============= ===================================== 
  0.000   0.000                                      active clock edge time               
  0.000   0.000                                      clk                                  
  0.000   0.000   tCL    RR   1        IOR17[A]      clk_ibuf/I                           
  1.392   1.392   tINS   RR   2657     IOR17[A]      clk_ibuf/O                           
  1.577   0.185   tNET   RR   1        R24C3[1][A]   top/uart_rx_inst/cycle_cnt_2_s0/CLK  
  1.577   0.000   tHld        1        R24C3[1][A]   top/uart_rx_inst/cycle_cnt_2_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.392 88.292%, 
                     route: 0.185 11.708%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
No recovery paths to report!
3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
No removal paths to report!
3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          7.750
Actual Width:   9.000
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk
Objects:        top/data_valid_s0

Late clock Path:
    AT     DELAY   TYPE   RF            NODE           
 ======== ======= ====== ==== ======================== 
  10.000   0.000               active clock edge time  
  10.000   0.000               clk                     
  10.000   0.000   tCL    FF   clk_ibuf/I              
  12.314   2.314   tINS   FF   clk_ibuf/O              
  12.576   0.262   tNET   FF   top/data_valid_s0/CLK   

Early clock Path:
    AT     DELAY   TYPE   RF            NODE           
 ======== ======= ====== ==== ======================== 
  20.000   0.000               active clock edge time  
  20.000   0.000               clk                     
  20.000   0.000   tCL    RR   clk_ibuf/I              
  21.392   1.392   tINS   RR   clk_ibuf/O              
  21.577   0.185   tNET   RR   top/data_valid_s0/CLK   

								MPW2
MPW Summary:
Slack:          7.750
Actual Width:   9.000
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk
Objects:        top/tx_data_valid_s0

Late clock Path:
    AT     DELAY   TYPE   RF             NODE            
 ======== ======= ====== ==== ========================== 
  10.000   0.000               active clock edge time    
  10.000   0.000               clk                       
  10.000   0.000   tCL    FF   clk_ibuf/I                
  12.314   2.314   tINS   FF   clk_ibuf/O                
  12.576   0.262   tNET   FF   top/tx_data_valid_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF             NODE            
 ======== ======= ====== ==== ========================== 
  20.000   0.000               active clock edge time    
  20.000   0.000               clk                       
  20.000   0.000   tCL    RR   clk_ibuf/I                
  21.392   1.392   tINS   RR   clk_ibuf/O                
  21.577   0.185   tNET   RR   top/tx_data_valid_s0/CLK  

								MPW3
MPW Summary:
Slack:          7.750
Actual Width:   9.000
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk
Objects:        top/send_index_3_s0

Late clock Path:
    AT     DELAY   TYPE   RF            NODE            
 ======== ======= ====== ==== ========================= 
  10.000   0.000               active clock edge time   
  10.000   0.000               clk                      
  10.000   0.000   tCL    FF   clk_ibuf/I               
  12.314   2.314   tINS   FF   clk_ibuf/O               
  12.576   0.262   tNET   FF   top/send_index_3_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF            NODE            
 ======== ======= ====== ==== ========================= 
  20.000   0.000               active clock edge time   
  20.000   0.000               clk                      
  20.000   0.000   tCL    RR   clk_ibuf/I               
  21.392   1.392   tINS   RR   clk_ibuf/O               
  21.577   0.185   tNET   RR   top/send_index_3_s0/CLK  

								MPW4
MPW Summary:
Slack:          7.750
Actual Width:   9.000
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk
Objects:        top/tx_data_0_s0

Late clock Path:
    AT     DELAY   TYPE   RF            NODE           
 ======== ======= ====== ==== ======================== 
  10.000   0.000               active clock edge time  
  10.000   0.000               clk                     
  10.000   0.000   tCL    FF   clk_ibuf/I              
  12.314   2.314   tINS   FF   clk_ibuf/O              
  12.576   0.262   tNET   FF   top/tx_data_0_s0/CLK    

Early clock Path:
    AT     DELAY   TYPE   RF            NODE           
 ======== ======= ====== ==== ======================== 
  20.000   0.000               active clock edge time  
  20.000   0.000               clk                     
  20.000   0.000   tCL    RR   clk_ibuf/I              
  21.392   1.392   tINS   RR   clk_ibuf/O              
  21.577   0.185   tNET   RR   top/tx_data_0_s0/CLK    

								MPW5
MPW Summary:
Slack:          7.750
Actual Width:   9.000
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk
Objects:        top/uart_rx_inst/state_1_s0

Late clock Path:
    AT     DELAY   TYPE   RF                NODE                
 ======== ======= ====== ==== ================================= 
  10.000   0.000               active clock edge time           
  10.000   0.000               clk                              
  10.000   0.000   tCL    FF   clk_ibuf/I                       
  12.314   2.314   tINS   FF   clk_ibuf/O                       
  12.576   0.262   tNET   FF   top/uart_rx_inst/state_1_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                NODE                
 ======== ======= ====== ==== ================================= 
  20.000   0.000               active clock edge time           
  20.000   0.000               clk                              
  20.000   0.000   tCL    RR   clk_ibuf/I                       
  21.392   1.392   tINS   RR   clk_ibuf/O                       
  21.577   0.185   tNET   RR   top/uart_rx_inst/state_1_s0/CLK  

								MPW6
MPW Summary:
Slack:          7.750
Actual Width:   9.000
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk
Objects:        top/uart_rx_inst/rx_bits_0_s0

Late clock Path:
    AT     DELAY   TYPE   RF                 NODE                 
 ======== ======= ====== ==== =================================== 
  10.000   0.000               active clock edge time             
  10.000   0.000               clk                                
  10.000   0.000   tCL    FF   clk_ibuf/I                         
  12.314   2.314   tINS   FF   clk_ibuf/O                         
  12.576   0.262   tNET   FF   top/uart_rx_inst/rx_bits_0_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                 NODE                 
 ======== ======= ====== ==== =================================== 
  20.000   0.000               active clock edge time             
  20.000   0.000               clk                                
  20.000   0.000   tCL    RR   clk_ibuf/I                         
  21.392   1.392   tINS   RR   clk_ibuf/O                         
  21.577   0.185   tNET   RR   top/uart_rx_inst/rx_bits_0_s0/CLK  

								MPW7
MPW Summary:
Slack:          7.750
Actual Width:   9.000
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk
Objects:        top/processor/core_block_494_s0

Late clock Path:
    AT     DELAY   TYPE   RF                  NODE                  
 ======== ======= ====== ==== ===================================== 
  10.000   0.000               active clock edge time               
  10.000   0.000               clk                                  
  10.000   0.000   tCL    FF   clk_ibuf/I                           
  12.314   2.314   tINS   FF   clk_ibuf/O                           
  12.576   0.262   tNET   FF   top/processor/core_block_494_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                  NODE                  
 ======== ======= ====== ==== ===================================== 
  20.000   0.000               active clock edge time               
  20.000   0.000               clk                                  
  20.000   0.000   tCL    RR   clk_ibuf/I                           
  21.392   1.392   tINS   RR   clk_ibuf/O                           
  21.577   0.185   tNET   RR   top/processor/core_block_494_s0/CLK  

								MPW8
MPW Summary:
Slack:          7.750
Actual Width:   9.000
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk
Objects:        top/processor/core_block_366_s0

Late clock Path:
    AT     DELAY   TYPE   RF                  NODE                  
 ======== ======= ====== ==== ===================================== 
  10.000   0.000               active clock edge time               
  10.000   0.000               clk                                  
  10.000   0.000   tCL    FF   clk_ibuf/I                           
  12.314   2.314   tINS   FF   clk_ibuf/O                           
  12.576   0.262   tNET   FF   top/processor/core_block_366_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                  NODE                  
 ======== ======= ====== ==== ===================================== 
  20.000   0.000               active clock edge time               
  20.000   0.000               clk                                  
  20.000   0.000   tCL    RR   clk_ibuf/I                           
  21.392   1.392   tINS   RR   clk_ibuf/O                           
  21.577   0.185   tNET   RR   top/processor/core_block_366_s0/CLK  

								MPW9
MPW Summary:
Slack:          7.750
Actual Width:   9.000
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk
Objects:        top/processor/core_block_110_s0

Late clock Path:
    AT     DELAY   TYPE   RF                  NODE                  
 ======== ======= ====== ==== ===================================== 
  10.000   0.000               active clock edge time               
  10.000   0.000               clk                                  
  10.000   0.000   tCL    FF   clk_ibuf/I                           
  12.314   2.314   tINS   FF   clk_ibuf/O                           
  12.576   0.262   tNET   FF   top/processor/core_block_110_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                  NODE                  
 ======== ======= ====== ==== ===================================== 
  20.000   0.000               active clock edge time               
  20.000   0.000               clk                                  
  20.000   0.000   tCL    RR   clk_ibuf/I                           
  21.392   1.392   tINS   RR   clk_ibuf/O                           
  21.577   0.185   tNET   RR   top/processor/core_block_110_s0/CLK  

								MPW10
MPW Summary:
Slack:          7.750
Actual Width:   9.000
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk
Objects:        top/processor/hash_state_112_s0

Late clock Path:
    AT     DELAY   TYPE   RF                  NODE                  
 ======== ======= ====== ==== ===================================== 
  10.000   0.000               active clock edge time               
  10.000   0.000               clk                                  
  10.000   0.000   tCL    FF   clk_ibuf/I                           
  12.314   2.314   tINS   FF   clk_ibuf/O                           
  12.576   0.262   tNET   FF   top/processor/hash_state_112_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                  NODE                  
 ======== ======= ====== ==== ===================================== 
  20.000   0.000               active clock edge time               
  20.000   0.000               clk                                  
  20.000   0.000   tCL    RR   clk_ibuf/I                           
  21.392   1.392   tINS   RR   clk_ibuf/O                           
  21.577   0.185   tNET   RR   top/processor/hash_state_112_s0/CLK  

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT    NET NAME    WORST SLACK   MAX DELAY  
 ======== ============ ============= =========== 
  2657     clk_d        -9.868        0.262      
  771      n9790_13     11.969        3.613      
  522      state[1]     6.908         3.471      
  392      t[0]         -9.688        4.624      
  359      t[1]         -9.859        4.647      
  355      t[2]         -9.868        4.499      
  347      t[3]         -9.625        4.342      
  347      state_0[1]   3.875         6.401      
  256      a_31_8       14.795        2.797      
  256      h0_31_8      12.491        3.479      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R16C25     0.931              
  R21C30     0.917              
  R20C26     0.903              
  R7C23      0.903              
  R17C28     0.903              
  R12C33     0.889              
  R13C25     0.889              
  R13C10     0.889              
  R22C24     0.889              
  R22C29     0.889              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

