###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 26 15:45:10 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin U2/\ALU_OUT_reg[5] /CK 
Endpoint:   U2/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  0.791
= Slack Time                   18.859
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.859 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.605 | 
     | U2/\ALU_OUT_reg[5] | RN ^       | SDFFRQX1M | 1.169 | 0.044 |   0.791 |   19.649 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.859 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.791 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.671 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.623 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -18.622 | 
     | U2/\ALU_OUT_reg[5] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -18.622 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U2/\ALU_OUT_reg[0] /CK 
Endpoint:   U2/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  0.791
= Slack Time                   18.859
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.859 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.605 | 
     | U2/\ALU_OUT_reg[0] | RN ^       | SDFFRQX1M | 1.169 | 0.044 |   0.791 |   19.649 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.859 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.791 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.672 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.623 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -18.622 | 
     | U2/\ALU_OUT_reg[0] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -18.622 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U2/\ALU_OUT_reg[1] /CK 
Endpoint:   U2/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  0.790
= Slack Time                   18.859
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.859 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.606 | 
     | U2/\ALU_OUT_reg[1] | RN ^       | SDFFRQX1M | 1.169 | 0.044 |   0.790 |   19.649 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.859 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.792 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.672 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.623 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -18.622 | 
     | U2/\ALU_OUT_reg[1] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -18.622 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U2/\ALU_OUT_reg[2] /CK 
Endpoint:   U2/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  0.785
= Slack Time                   18.864
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.864 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.611 | 
     | U2/\ALU_OUT_reg[2] | RN ^       | SDFFRQX1M | 1.169 | 0.038 |   0.785 |   19.649 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.864 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.797 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.677 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.628 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -18.628 | 
     | U2/\ALU_OUT_reg[2] | CK ^       | SDFFRQX1M                          | 0.048 | 0.000 |   0.236 |  -18.628 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U2/\ALU_OUT_reg[7] /CK 
Endpoint:   U2/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  0.785
= Slack Time                   18.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.865 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.611 | 
     | U2/\ALU_OUT_reg[7] | RN ^       | SDFFRQX1M | 1.169 | 0.038 |   0.785 |   19.649 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.865 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.797 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.678 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.629 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -18.628 | 
     | U2/\ALU_OUT_reg[7] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -18.628 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U2/\ALU_OUT_reg[4] /CK 
Endpoint:   U2/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  0.784
= Slack Time                   18.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.865 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.612 | 
     | U2/\ALU_OUT_reg[4] | RN ^       | SDFFRQX1M | 1.169 | 0.038 |   0.784 |   19.649 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.865 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.797 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.678 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.629 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -18.628 | 
     | U2/\ALU_OUT_reg[4] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -18.628 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U2/\ALU_OUT_reg[6] /CK 
Endpoint:   U2/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  0.785
= Slack Time                   18.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.865 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.612 | 
     | U2/\ALU_OUT_reg[6] | RN ^       | SDFFRQX1M | 1.169 | 0.038 |   0.785 |   19.649 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.865 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.797 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.678 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.629 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -18.628 | 
     | U2/\ALU_OUT_reg[6] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -18.628 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U2/\ALU_OUT_reg[9] /CK 
Endpoint:   U2/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  0.784
= Slack Time                   18.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.865 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.612 | 
     | U2/\ALU_OUT_reg[9] | RN ^       | SDFFRQX1M | 1.169 | 0.038 |   0.784 |   19.649 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.865 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.797 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.678 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.629 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -18.628 | 
     | U2/\ALU_OUT_reg[9] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -18.628 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U2/\ALU_OUT_reg[8] /CK 
Endpoint:   U2/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  0.784
= Slack Time                   18.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.865 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.612 | 
     | U2/\ALU_OUT_reg[8] | RN ^       | SDFFRQX1M | 1.169 | 0.038 |   0.784 |   19.649 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.865 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.798 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.678 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.629 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -18.629 | 
     | U2/\ALU_OUT_reg[8] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -18.629 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U2/\ALU_OUT_reg[3] /CK 
Endpoint:   U2/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  0.782
= Slack Time                   18.867
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.867 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.613 | 
     | U2/\ALU_OUT_reg[3] | RN ^       | SDFFRQX1M | 1.169 | 0.036 |   0.782 |   19.649 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.867 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.799 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.679 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.631 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -18.631 | 
     | U2/\ALU_OUT_reg[3] | CK ^       | SDFFRQX1M                          | 0.048 | 0.000 |   0.236 |  -18.631 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U2/\ALU_OUT_reg[15] /CK 
Endpoint:   U2/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.237
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  0.780
= Slack Time                   18.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.870 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.617 | 
     | U2/\ALU_OUT_reg[15] | RN ^       | SDFFRQX1M | 1.169 | 0.033 |   0.780 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.870 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.068 |  -18.802 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.683 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.634 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.237 |  -18.633 | 
     | U2/\ALU_OUT_reg[15] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.237 |  -18.633 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U2/\ALU_OUT_reg[13] /CK 
Endpoint:   U2/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.237
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.650
- Arrival Time                  0.780
= Slack Time                   18.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.870 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.617 | 
     | U2/\ALU_OUT_reg[13] | RN ^       | SDFFRQX1M | 1.169 | 0.033 |   0.780 |   19.650 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.870 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.802 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.683 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.634 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.237 |  -18.633 | 
     | U2/\ALU_OUT_reg[13] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.237 |  -18.633 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U2/\ALU_OUT_reg[14] /CK 
Endpoint:   U2/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.237
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.650
- Arrival Time                  0.780
= Slack Time                   18.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.870 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.617 | 
     | U2/\ALU_OUT_reg[14] | RN ^       | SDFFRQX1M | 1.169 | 0.033 |   0.780 |   19.650 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.870 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.802 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.683 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.634 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.237 |  -18.633 | 
     | U2/\ALU_OUT_reg[14] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.237 |  -18.633 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U2/\ALU_OUT_reg[11] /CK 
Endpoint:   U2/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.237
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.650
- Arrival Time                  0.779
= Slack Time                   18.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.870 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.617 | 
     | U2/\ALU_OUT_reg[11] | RN ^       | SDFFRQX1M | 1.169 | 0.033 |   0.779 |   19.650 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.870 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.803 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.683 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.634 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.237 |  -18.633 | 
     | U2/\ALU_OUT_reg[11] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.237 |  -18.633 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U2/\ALU_OUT_reg[10] /CK 
Endpoint:   U2/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  0.778
= Slack Time                   18.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.871 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.618 | 
     | U2/\ALU_OUT_reg[10] | RN ^       | SDFFRQX1M | 1.169 | 0.031 |   0.778 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.871 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.804 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.684 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.636 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -18.635 | 
     | U2/\ALU_OUT_reg[10] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -18.635 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U2/\ALU_OUT_reg[12] /CK 
Endpoint:   U2/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  0.778
= Slack Time                   18.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.871 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.618 | 
     | U2/\ALU_OUT_reg[12] | RN ^       | SDFFRQX1M | 1.169 | 0.031 |   0.778 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.871 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.804 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.684 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.636 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -18.635 | 
     | U2/\ALU_OUT_reg[12] | CK ^       | SDFFRQX1M                          | 0.048 | 0.000 |   0.236 |  -18.635 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U2/ALU_Valid_reg/CK 
Endpoint:   U2/ALU_Valid_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.237
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.657
- Arrival Time                  0.780
= Slack Time                   18.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |           |       |       |  Time   |   Time   | 
     |------------------+------------+-----------+-------+-------+---------+----------| 
     |                  | scan_rst ^ |           | 0.000 |       |   0.000 |   18.878 | 
     | M1/U1            | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   19.624 | 
     | U2/ALU_Valid_reg | RN ^       | SDFFRQX2M | 1.169 | 0.033 |   0.780 |   19.657 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                   |            |                                    |       |       |  Time   |   Time   | 
     |-------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M | ECK ^      |                                    | 0.096 |       |   0.000 |  -18.878 | 
     | ALU_CLK__L1_I0    | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -18.810 | 
     | ALU_CLK__L2_I0    | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -18.691 | 
     | ALU_CLK__L3_I0    | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -18.642 | 
     | U2                | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.237 |  -18.641 | 
     | U2/ALU_Valid_reg  | CK ^       | SDFFRQX2M                          | 0.048 | 0.001 |   0.237 |  -18.641 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U5/\Q_reg[0] /CK 
Endpoint:   U5/\Q_reg[0] /RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.610
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.083
- Arrival Time                  0.309
= Slack Time                   19.774
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | RST ^      |           | 0.000 |       |   0.000 |   19.774 | 
     | M0/U1        | A ^ -> Y ^ | MX2X2M    | 0.385 | 0.307 |   0.307 |   20.081 | 
     | U5/\Q_reg[0] | RN ^       | SDFFRQX2M | 0.385 | 0.002 |   0.309 |   20.083 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^  |            | 0.000 |       |   0.000 |  -19.774 | 
     | REF_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |  -19.752 | 
     | REF_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.028 | 0.027 |   0.049 |  -19.726 | 
     | M3/U1               | A ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   0.266 |  -19.509 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   0.429 |  -19.345 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   0.533 |  -19.241 | 
     | REF_CLK_scan__L3_I3 | A v -> Y ^ | CLKINVX40M | 0.064 | 0.075 |   0.608 |  -19.167 | 
     | U5/\Q_reg[0]        | CK ^       | SDFFRQX2M  | 0.064 | 0.003 |   0.611 |  -19.164 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U5/\Q_reg[1] /CK 
Endpoint:   U5/\Q_reg[1] /RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.646
- Setup                         0.325
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.121
- Arrival Time                  0.308
= Slack Time                   19.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | RST ^      |           | 0.000 |       |   0.000 |   19.813 | 
     | M0/U1        | A ^ -> Y ^ | MX2X2M    | 0.385 | 0.307 |   0.307 |   20.120 | 
     | U5/\Q_reg[1] | RN ^       | SDFFRQX1M | 0.385 | 0.001 |   0.308 |   20.121 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^  |            | 0.000 |       |   0.000 |  -19.813 | 
     | REF_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |  -19.791 | 
     | REF_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.028 | 0.027 |   0.049 |  -19.764 | 
     | M3/U1               | A ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   0.266 |  -19.547 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   0.429 |  -19.384 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   0.533 |  -19.280 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.108 |   0.641 |  -19.172 | 
     | U5/\Q_reg[1]        | CK ^       | SDFFRQX1M  | 0.121 | 0.005 |   0.646 |  -19.167 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U5/SYNC_RST_reg/CK 
Endpoint:   U5/SYNC_RST_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.647
- Setup                         0.325
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.122
- Arrival Time                  0.308
= Slack Time                   19.814
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |   19.814 | 
     | M0/U1           | A ^ -> Y ^ | MX2X2M    | 0.385 | 0.307 |   0.307 |   20.121 | 
     | U5/SYNC_RST_reg | RN ^       | SDFFRQX1M | 0.385 | 0.001 |   0.308 |   20.122 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^  |            | 0.000 |       |   0.000 |  -19.814 | 
     | REF_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |  -19.792 | 
     | REF_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.028 | 0.027 |   0.049 |  -19.765 | 
     | M3/U1               | A ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   0.266 |  -19.549 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   0.429 |  -19.385 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   0.533 |  -19.281 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.108 |   0.641 |  -19.173 | 
     | U5/SYNC_RST_reg     | CK ^       | SDFFRQX1M  | 0.121 | 0.006 |   0.647 |  -19.167 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0/\ALU_OUT_reg_reg[0] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[0] /SI (v) checked with  leading edge of 'dft_
clk'
Beginpoint: SI[2]                      (v) triggered by  leading edge of 'dft_
clk'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.451
- Setup                         0.517
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.735
- Arrival Time                 20.090
= Slack Time                   80.645
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time           20.087
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |         |           |       |       |  Time   |   Time   | 
     |------------------------+---------+-----------+-------+-------+---------+----------| 
     |                        | SI[2] v |           | 0.148 |       |  20.087 |  100.732 | 
     | U0/\ALU_OUT_reg_reg[0] | SI v    | SDFFRQX1M | 0.148 | 0.003 |  20.090 |  100.735 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.645 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -80.618 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -80.505 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -80.386 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -80.270 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -80.151 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -80.031 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -79.912 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -79.790 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -79.754 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -79.538 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -79.375 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -79.271 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.075 |   1.448 |  -79.197 | 
     | U0/\ALU_OUT_reg_reg[0] | CK ^       | SDFFRQX1M  | 0.064 | 0.003 |   1.451 |  -79.193 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U8/U0/\mem_reg[1][5] /CK 
Endpoint:   U8/U0/\mem_reg[1][5] /SI (v) checked with  leading edge of 'dft_clk'
Beginpoint: SI[0]                    (v) triggered by  leading edge of 'dft_clk'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.503
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.753
- Arrival Time                 20.038
= Slack Time                   80.715
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.038
     = Beginpoint Arrival Time           20.038
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |         |           |       |       |  Time   |   Time   | 
     |----------------------+---------+-----------+-------+-------+---------+----------| 
     |                      | SI[0] v |           | 0.078 |       |  20.038 |  100.752 | 
     | U8/U0/\mem_reg[1][5] | SI v    | SDFFRQX1M | 0.078 | 0.000 |  20.038 |  100.753 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.715 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -80.689 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -80.575 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -80.457 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -80.341 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -80.221 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -80.101 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -79.982 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -79.860 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -79.824 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -79.609 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -79.446 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -79.342 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -79.270 | 
     | U8/U0/\mem_reg[1][5] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -79.259 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U10/div_clk_reg/CK 
Endpoint:   U10/div_clk_reg/RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.237
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.651
- Arrival Time                  0.770
= Slack Time                   98.881
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.881 | 
     | M2/U1           | B ^ -> Y ^ | CLKMX2X4M | 1.120 | 0.759 |   0.759 |   99.639 | 
     | U10/div_clk_reg | RN ^       | SDFFSRX1M | 1.120 | 0.012 |   0.770 |   99.651 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |            |       |       |  Time   |   Time   | 
     |-----------------+------------+------------+-------+-------+---------+----------| 
     |                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.881 | 
     | scan_clk__L1_I0 | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.855 | 
     | scan_clk__L2_I0 | A v -> Y ^ | CLKINVX6M  | 0.029 | 0.030 |   0.056 |  -98.825 | 
     | M4/U1           | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.180 |   0.236 |  -98.645 | 
     | U10/div_clk_reg | CK ^       | SDFFSRX1M  | 0.108 | 0.001 |   0.237 |  -98.644 | 
     +--------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin du/\sync_bus_reg[5] /CK 
Endpoint:   du/\sync_bus_reg[5] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.398
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.856
- Arrival Time                  1.701
= Slack Time                   99.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   99.155 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.902 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.058 | 0.851 |   1.598 |  100.753 | 
     | du/\sync_bus_reg[5] | RN ^       | SDFFSRX1M | 1.062 | 0.103 |   1.701 |  100.856 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.155 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.129 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.015 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.897 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.781 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.662 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.541 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -98.423 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.301 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -98.180 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -98.135 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -97.964 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -97.840 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -97.758 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.052 | 0.055 |   1.452 |  -97.703 | 
     | du/\sync_bus_reg[5] | CK ^       | SDFFSRX1M  | 0.052 | 0.002 |   1.454 |  -97.701 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin du/\sync_bus_reg[2] /CK 
Endpoint:   du/\sync_bus_reg[2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.398
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.856
- Arrival Time                  1.699
= Slack Time                   99.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   99.157 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.903 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.058 | 0.851 |   1.598 |  100.754 | 
     | du/\sync_bus_reg[2] | RN ^       | SDFFSRX1M | 1.062 | 0.102 |   1.699 |  100.856 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.157 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.131 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.017 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.899 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.783 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.663 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.543 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -98.424 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.302 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -98.182 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -98.136 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -97.966 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -97.841 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -97.760 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.052 | 0.055 |   1.452 |  -97.705 | 
     | du/\sync_bus_reg[2] | CK ^       | SDFFSRX1M  | 0.052 | 0.002 |   1.454 |  -97.703 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin du/\sync_bus_reg[6] /CK 
Endpoint:   du/\sync_bus_reg[6] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.398
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.856
- Arrival Time                  1.699
= Slack Time                   99.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   99.157 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.903 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.058 | 0.851 |   1.598 |  100.754 | 
     | du/\sync_bus_reg[6] | RN ^       | SDFFSRX1M | 1.062 | 0.102 |   1.699 |  100.856 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.157 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.131 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.017 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.899 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.783 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.663 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.543 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.424 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.302 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -98.182 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -98.136 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -97.966 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -97.841 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -97.760 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.052 | 0.055 |   1.452 |  -97.705 | 
     | du/\sync_bus_reg[6] | CK ^       | SDFFSRX1M  | 0.052 | 0.002 |   1.454 |  -97.703 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U8/U0/\mem_reg[5][6] /CK 
Endpoint:   U8/U0/\mem_reg[5][6] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.452
- Setup                         0.387
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                  1.706
= Slack Time                   99.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.158 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.905 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.783 | 
     | U8/U0/\mem_reg[5][6] | RN ^       | SDFFRQX1M | 1.217 | 0.082 |   1.706 |  100.865 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.158 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.132 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.018 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.900 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.784 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.665 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.544 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.426 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.304 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.267 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.052 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.889 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.785 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.064 | 0.073 |   1.446 |  -97.712 | 
     | U8/U0/\mem_reg[5][6] | CK ^       | SDFFRQX1M  | 0.064 | 0.006 |   1.452 |  -97.707 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U8/U0/\mem_reg[5][7] /CK 
Endpoint:   U8/U0/\mem_reg[5][7] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.453
- Setup                         0.387
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  1.706
= Slack Time                   99.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.159 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.906 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.784 | 
     | U8/U0/\mem_reg[5][7] | RN ^       | SDFFRQX1M | 1.217 | 0.082 |   1.706 |  100.866 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.159 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.133 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.019 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.901 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.785 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.666 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.545 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.427 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.305 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.268 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.053 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.890 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.786 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.064 | 0.073 |   1.446 |  -97.713 | 
     | U8/U0/\mem_reg[5][7] | CK ^       | SDFFRQX1M  | 0.064 | 0.007 |   1.453 |  -97.707 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U8/U0/\mem_reg[5][2] /CK 
Endpoint:   U8/U0/\mem_reg[5][2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.453
- Setup                         0.387
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  1.706
= Slack Time                   99.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.160 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.906 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.784 | 
     | U8/U0/\mem_reg[5][2] | RN ^       | SDFFRQX1M | 1.217 | 0.082 |   1.706 |  100.866 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.160 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.134 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.020 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.902 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.786 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.666 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.546 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.427 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.305 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.269 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.054 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.891 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.787 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.064 | 0.073 |   1.446 |  -97.714 | 
     | U8/U0/\mem_reg[5][2] | CK ^       | SDFFRQX1M  | 0.064 | 0.007 |   1.453 |  -97.707 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U8/U0/\mem_reg[5][3] /CK 
Endpoint:   U8/U0/\mem_reg[5][3] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.453
- Setup                         0.387
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  1.706
= Slack Time                   99.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.160 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.907 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.784 | 
     | U8/U0/\mem_reg[5][3] | RN ^       | SDFFRQX1M | 1.217 | 0.082 |   1.706 |  100.866 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.160 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.134 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.020 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.902 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.786 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.666 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.546 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.428 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.305 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.269 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.054 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.891 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.787 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.064 | 0.073 |   1.446 |  -97.714 | 
     | U8/U0/\mem_reg[5][3] | CK ^       | SDFFRQX1M  | 0.064 | 0.007 |   1.453 |  -97.707 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U8/U0/\mem_reg[0][4] /CK 
Endpoint:   U8/U0/\mem_reg[0][4] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.452
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  1.701
= Slack Time                   99.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.165 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.912 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.790 | 
     | U8/U0/\mem_reg[0][4] | RN ^       | SDFFRQX1M | 1.213 | 0.077 |   1.701 |  100.866 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.165 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.139 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.025 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.907 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.791 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.671 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.551 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.433 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.310 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.274 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.059 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.896 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.792 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -97.720 | 
     | U8/U0/\mem_reg[0][4] | CK ^       | SDFFRQX1M  | 0.068 | 0.008 |   1.452 |  -97.713 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U8/U0/\mem_reg[0][7] /CK 
Endpoint:   U8/U0/\mem_reg[0][7] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.453
- Setup                         0.387
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  1.701
= Slack Time                   99.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.165 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.912 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.790 | 
     | U8/U0/\mem_reg[0][7] | RN ^       | SDFFRQX1M | 1.213 | 0.076 |   1.701 |  100.866 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.165 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.139 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.026 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.907 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.791 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.672 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.551 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.433 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.311 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.274 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.059 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.896 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.792 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.064 | 0.073 |   1.446 |  -97.719 | 
     | U8/U0/\mem_reg[0][7] | CK ^       | SDFFRQX1M  | 0.064 | 0.007 |   1.453 |  -97.713 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin du/\Q_reg[0] /CK 
Endpoint:   du/\Q_reg[0] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.450
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.869
- Arrival Time                  1.701
= Slack Time                   99.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | scan_rst ^ |           | 0.000 |       |   0.000 |   99.168 | 
     | M1/U1           | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.914 | 
     | FE_OFC1_RST_M_1 | A ^ -> Y ^ | CLKBUFX8M | 1.058 | 0.851 |   1.598 |  100.765 | 
     | du/\Q_reg[0]    | RN ^       | SDFFRQX1M | 1.062 | 0.104 |   1.701 |  100.869 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.168 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.142 | 
     | scan_clk__L2_I1    | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.028 | 
     | scan_clk__L3_I0    | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.910 | 
     | scan_clk__L4_I0    | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.794 | 
     | scan_clk__L5_I0    | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.674 | 
     | scan_clk__L6_I0    | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.554 | 
     | scan_clk__L7_I0    | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -98.435 | 
     | scan_clk__L8_I0    | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.313 | 
     | scan_clk__L9_I1    | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -98.193 | 
     | scan_clk__L10_I0   | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -98.147 | 
     | M6/U1              | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -97.977 | 
     | RX_CLK_scan__L1_I0 | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -97.852 | 
     | RX_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -97.771 | 
     | RX_CLK_scan__L3_I2 | A v -> Y ^ | CLKINVX24M | 0.048 | 0.052 |   1.449 |  -97.719 | 
     | du/\Q_reg[0]       | CK ^       | SDFFRQX1M  | 0.048 | 0.001 |   1.450 |  -97.718 | 
     +-----------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U8/U0/\mem_reg[0][6] /CK 
Endpoint:   U8/U0/\mem_reg[0][6] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.453
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  1.698
= Slack Time                   99.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.168 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.915 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.793 | 
     | U8/U0/\mem_reg[0][6] | RN ^       | SDFFRQX1M | 1.210 | 0.074 |   1.698 |  100.867 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.168 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.142 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.028 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.910 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.794 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.674 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.554 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.436 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.313 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.277 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.062 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.899 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.795 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.064 | 0.073 |   1.446 |  -97.722 | 
     | U8/U0/\mem_reg[0][6] | CK ^       | SDFFRQX1M  | 0.064 | 0.007 |   1.453 |  -97.715 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U8/U0/\mem_reg[0][2] /CK 
Endpoint:   U8/U0/\mem_reg[0][2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.453
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  1.698
= Slack Time                   99.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.169 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.916 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.794 | 
     | U8/U0/\mem_reg[0][2] | RN ^       | SDFFRQX1M | 1.210 | 0.074 |   1.698 |  100.867 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.169 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.143 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.030 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.911 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.795 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.676 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.555 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.437 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.315 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.278 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.063 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.900 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.796 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -97.725 | 
     | U8/U0/\mem_reg[0][2] | CK ^       | SDFFRQX1M  | 0.068 | 0.008 |   1.453 |  -97.716 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U8/U0/\mem_reg[1][6] /CK 
Endpoint:   U8/U0/\mem_reg[1][6] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  1.696
= Slack Time                   99.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.172 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.918 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.796 | 
     | U8/U0/\mem_reg[1][6] | RN ^       | SDFFRQX1M | 1.209 | 0.072 |   1.696 |  100.868 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.172 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.146 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.032 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.913 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.798 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.678 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.558 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.439 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.317 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.281 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.066 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.903 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.799 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -97.727 | 
     | U8/U0/\mem_reg[1][6] | CK ^       | SDFFRQX1M  | 0.068 | 0.009 |   1.454 |  -97.718 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin du/pulse_ff_reg/CK 
Endpoint:   du/pulse_ff_reg/RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.874
- Arrival Time                  1.701
= Slack Time                   99.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | scan_rst ^ |           | 0.000 |       |   0.000 |   99.173 | 
     | M1/U1           | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.920 | 
     | FE_OFC1_RST_M_1 | A ^ -> Y ^ | CLKBUFX8M | 1.058 | 0.851 |   1.598 |  100.771 | 
     | du/pulse_ff_reg | RN ^       | SDFFRQX1M | 1.062 | 0.103 |   1.701 |  100.874 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.173 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.147 | 
     | scan_clk__L2_I1    | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.034 | 
     | scan_clk__L3_I0    | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.915 | 
     | scan_clk__L4_I0    | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.799 | 
     | scan_clk__L5_I0    | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.680 | 
     | scan_clk__L6_I0    | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.559 | 
     | scan_clk__L7_I0    | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -98.441 | 
     | scan_clk__L8_I0    | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.319 | 
     | scan_clk__L9_I1    | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -98.199 | 
     | scan_clk__L10_I0   | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -98.153 | 
     | M6/U1              | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -97.982 | 
     | RX_CLK_scan__L1_I0 | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -97.858 | 
     | RX_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -97.777 | 
     | RX_CLK_scan__L3_I3 | A v -> Y ^ | CLKINVX24M | 0.052 | 0.055 |   1.452 |  -97.721 | 
     | du/pulse_ff_reg    | CK ^       | SDFFRQX1M  | 0.052 | 0.002 |   1.454 |  -97.720 | 
     +-----------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin du/enable_pulse_reg/CK 
Endpoint:   du/enable_pulse_reg/RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.874
- Arrival Time                  1.701
= Slack Time                   99.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   99.174 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.920 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.058 | 0.851 |   1.598 |  100.771 | 
     | du/enable_pulse_reg | RN ^       | SDFFRQX1M | 1.062 | 0.103 |   1.701 |  100.874 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.174 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.147 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.034 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.915 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.799 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.680 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.560 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -98.441 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.319 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -98.199 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -98.153 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -97.982 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -97.858 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -97.777 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.052 | 0.055 |   1.452 |  -97.722 | 
     | du/enable_pulse_reg | CK ^       | SDFFRQX1M  | 0.052 | 0.002 |   1.454 |  -97.720 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U8/U0/\mem_reg[0][3] /CK 
Endpoint:   U8/U0/\mem_reg[0][3] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.452
- Setup                         0.385
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  1.693
= Slack Time                   99.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.174 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.920 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.798 | 
     | U8/U0/\mem_reg[0][3] | RN ^       | SDFFRQX1M | 1.206 | 0.069 |   1.693 |  100.867 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.174 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.148 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.034 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.916 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.800 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.680 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.560 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.441 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.319 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.283 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.068 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.905 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.801 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -97.729 | 
     | U8/U0/\mem_reg[0][3] | CK ^       | SDFFRQX1M  | 0.068 | 0.008 |   1.452 |  -97.721 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin du/\sync_bus_reg[7] /CK 
Endpoint:   du/\sync_bus_reg[7] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.874
- Arrival Time                  1.699
= Slack Time                   99.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   99.175 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.922 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.058 | 0.851 |   1.598 |  100.773 | 
     | du/\sync_bus_reg[7] | RN ^       | SDFFRQX1M | 1.062 | 0.102 |   1.699 |  100.874 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.175 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.149 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.035 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.917 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.801 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.681 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.561 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.442 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.320 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -98.200 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -98.155 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -97.984 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -97.859 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -97.778 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.052 | 0.055 |   1.452 |  -97.723 | 
     | du/\sync_bus_reg[7] | CK ^       | SDFFRQX1M  | 0.052 | 0.002 |   1.454 |  -97.721 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin du/\sync_bus_reg[1] /CK 
Endpoint:   du/\sync_bus_reg[1] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.450
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.877
- Arrival Time                  1.701
= Slack Time                   99.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   99.176 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.923 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.058 | 0.851 |   1.598 |  100.774 | 
     | du/\sync_bus_reg[1] | RN ^       | SDFFRQX4M | 1.062 | 0.103 |   1.701 |  100.877 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.176 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.150 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.036 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.918 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.802 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.682 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.562 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -98.444 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.321 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -98.201 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -98.156 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -97.985 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -97.860 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -97.779 | 
     | RX_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX24M | 0.048 | 0.052 |   1.449 |  -97.727 | 
     | du/\sync_bus_reg[1] | CK ^       | SDFFRQX4M  | 0.048 | 0.001 |   1.450 |  -97.727 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U8/U0/\mem_reg[1][7] /CK 
Endpoint:   U8/U0/\mem_reg[1][7] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.385
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.869
- Arrival Time                  1.692
= Slack Time                   99.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.176 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.923 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.800 | 
     | U8/U0/\mem_reg[1][7] | RN ^       | SDFFRQX1M | 1.205 | 0.068 |   1.692 |  100.869 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.176 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.150 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.036 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.918 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.802 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.682 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.562 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.444 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.321 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.285 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.070 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.907 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.803 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -97.731 | 
     | U8/U0/\mem_reg[1][7] | CK ^       | SDFFRQX1M  | 0.068 | 0.009 |   1.454 |  -97.722 | 
     +-------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U8/U0/\mem_reg[0][1] /CK 
Endpoint:   U8/U0/\mem_reg[0][1] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  1.692
= Slack Time                   99.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.178 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.924 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.802 | 
     | U8/U0/\mem_reg[0][1] | RN ^       | SDFFRQX1M | 1.205 | 0.068 |   1.692 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.178 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.152 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.038 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.920 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.804 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.684 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.564 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -98.445 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.323 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.287 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.072 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.909 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.805 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -97.733 | 
     | U8/U0/\mem_reg[0][1] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -97.722 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U8/U0/\mem_reg[2][3] /CK 
Endpoint:   U8/U0/\mem_reg[2][3] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  1.692
= Slack Time                   99.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.178 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.925 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.802 | 
     | U8/U0/\mem_reg[2][3] | RN ^       | SDFFRQX1M | 1.205 | 0.068 |   1.692 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.178 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.152 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.038 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.920 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.804 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.684 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.564 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.445 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.323 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.287 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.072 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.909 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.805 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -97.733 | 
     | U8/U0/\mem_reg[2][3] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -97.722 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U8/U0/\mem_reg[2][4] /CK 
Endpoint:   U8/U0/\mem_reg[2][4] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  1.692
= Slack Time                   99.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.178 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.925 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.802 | 
     | U8/U0/\mem_reg[2][4] | RN ^       | SDFFRQX1M | 1.205 | 0.068 |   1.692 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.178 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.152 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.038 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.920 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.804 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.684 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.564 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.445 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.323 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.287 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.072 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.909 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.805 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -97.733 | 
     | U8/U0/\mem_reg[2][4] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -97.722 | 
     +-------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U8/U0/\mem_reg[3][4] /CK 
Endpoint:   U8/U0/\mem_reg[3][4] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  1.692
= Slack Time                   99.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.178 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.925 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.802 | 
     | U8/U0/\mem_reg[3][4] | RN ^       | SDFFRQX1M | 1.205 | 0.068 |   1.692 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.178 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.152 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.038 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.920 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.804 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.684 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.564 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.445 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.323 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.287 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.072 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.909 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.805 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -97.733 | 
     | U8/U0/\mem_reg[3][4] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -97.722 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U8/U0/\mem_reg[2][2] /CK 
Endpoint:   U8/U0/\mem_reg[2][2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.455
- Setup                         0.385
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  1.692
= Slack Time                   99.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.178 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.925 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.802 | 
     | U8/U0/\mem_reg[2][2] | RN ^       | SDFFRQX1M | 1.204 | 0.067 |   1.692 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.178 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.152 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.038 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.920 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.804 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.684 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.564 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.445 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.323 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.287 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.072 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.909 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.805 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -97.733 | 
     | U8/U0/\mem_reg[2][2] | CK ^       | SDFFRQX1M  | 0.067 | 0.010 |   1.455 |  -97.723 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U8/U0/\mem_reg[1][5] /CK 
Endpoint:   U8/U0/\mem_reg[1][5] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.385
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  1.692
= Slack Time                   99.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.178 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.925 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.802 | 
     | U8/U0/\mem_reg[1][5] | RN ^       | SDFFRQX1M | 1.204 | 0.068 |   1.692 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.178 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.152 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.038 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.920 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.804 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.684 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.564 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -98.446 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.323 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.287 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.072 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.909 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.805 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -97.733 | 
     | U8/U0/\mem_reg[1][5] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -97.723 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U8/U0/\mem_reg[3][1] /CK 
Endpoint:   U8/U0/\mem_reg[3][1] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  1.692
= Slack Time                   99.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.178 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.925 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.802 | 
     | U8/U0/\mem_reg[3][1] | RN ^       | SDFFRQX1M | 1.205 | 0.068 |   1.692 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.178 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.152 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.038 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.920 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.804 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.684 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.564 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.446 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.323 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.287 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.072 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.909 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.805 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -97.733 | 
     | U8/U0/\mem_reg[3][1] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -97.722 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U8/U0/\mem_reg[3][3] /CK 
Endpoint:   U8/U0/\mem_reg[3][3] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  1.692
= Slack Time                   99.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   99.178 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.167 | 0.747 |   0.747 |   99.925 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.174 | 0.878 |   1.624 |  100.802 | 
     | U8/U0/\mem_reg[3][3] | RN ^       | SDFFRQX1M | 1.205 | 0.068 |   1.692 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -99.178 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -99.152 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -99.038 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -98.920 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -98.804 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -98.684 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -98.564 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -98.446 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -98.323 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -98.287 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -98.072 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -97.909 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -97.805 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -97.733 | 
     | U8/U0/\mem_reg[3][3] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -97.722 | 
     +-------------------------------------------------------------------------------------+ 

