
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 61340
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3760.871 ; gain = 337.785 ; free physical = 173315 ; free virtual = 672505
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_stage_M' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_stage_M_v2_RAM_AUTO_1R1W' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_v2_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_stage_M_v2_RAM_AUTO_1R1W' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_v2_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_stage_M_Pipeline_VITIS_LOOP_25_1' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_VITIS_LOOP_25_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_flow_control_loop_pipe_sequential_init' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_flow_control_loop_pipe_sequential_init' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_stage_M_Pipeline_VITIS_LOOP_25_1' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_VITIS_LOOP_25_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/ip/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/xilinx/2022.1/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63898]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/xilinx/2022.1/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63898]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/ip/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/ip/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/ip/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_mul_mul_9ns_10ns_19_4_1' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_mul_mul_9ns_10ns_19_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_mul_mul_9ns_10ns_19_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_mul_mul_9ns_10ns_19_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_mul_mul_9ns_10ns_19_4_1' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_mul_mul_9ns_10ns_19_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_stage_M_Pipeline_VITIS_LOOP_42_2' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_VITIS_LOOP_42_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_mux_399_32_1_1' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_mux_399_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_mux_399_32_1_1' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_mux_399_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_stage_M_Pipeline_VITIS_LOOP_42_2' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_VITIS_LOOP_42_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_stage_M' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_stage_N' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_N.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_stage_N_v11_RAM_AUTO_1R1W' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_N_v11_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_stage_N_v11_RAM_AUTO_1R1W' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_N_v11_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_stage_N_Pipeline_VITIS_LOOP_57_1' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_N_Pipeline_VITIS_LOOP_57_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_stage_N_Pipeline_VITIS_LOOP_57_1' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_N_Pipeline_VITIS_LOOP_57_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_stage_N_Pipeline_l_S_n_0_k_l_n' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_N_Pipeline_l_S_n_0_k_l_n.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_stage_N_Pipeline_l_S_n_0_k_l_n' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_N_Pipeline_l_S_n_0_k_l_n.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_stage_N' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_N.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_fifo_w32_d390_A' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fifo_w32_d390_A.v:52]
INFO: [Synth 8-6157] synthesizing module 'kernel_atax_fifo_w32_d390_A_ram' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fifo_w32_d390_A.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_fifo_w32_d390_A_ram' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fifo_w32_d390_A.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax_fifo_w32_d390_A' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fifo_w32_d390_A.v:52]
INFO: [Synth 8-6155] done synthesizing module 'kernel_atax' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element v2_11_addr_reg_3028_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3196]
WARNING: [Synth 8-6014] Unused sequential element v2_11_addr_reg_3028_pp0_iter14_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3197]
WARNING: [Synth 8-6014] Unused sequential element v2_11_addr_reg_3028_pp0_iter15_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3198]
WARNING: [Synth 8-6014] Unused sequential element v2_11_addr_reg_3028_pp0_iter16_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3199]
WARNING: [Synth 8-6014] Unused sequential element v2_11_addr_reg_3028_pp0_iter17_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3200]
WARNING: [Synth 8-6014] Unused sequential element v2_11_addr_reg_3028_pp0_iter18_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3201]
WARNING: [Synth 8-6014] Unused sequential element v2_11_addr_reg_3028_pp0_iter19_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3202]
WARNING: [Synth 8-6014] Unused sequential element v2_11_addr_reg_3028_pp0_iter20_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3203]
WARNING: [Synth 8-6014] Unused sequential element v2_12_addr_reg_3039_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3204]
WARNING: [Synth 8-6014] Unused sequential element v2_12_addr_reg_3039_pp0_iter14_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3205]
WARNING: [Synth 8-6014] Unused sequential element v2_12_addr_reg_3039_pp0_iter15_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3206]
WARNING: [Synth 8-6014] Unused sequential element v2_12_addr_reg_3039_pp0_iter16_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3207]
WARNING: [Synth 8-6014] Unused sequential element v2_12_addr_reg_3039_pp0_iter17_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3208]
WARNING: [Synth 8-6014] Unused sequential element v2_12_addr_reg_3039_pp0_iter18_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3209]
WARNING: [Synth 8-6014] Unused sequential element v2_12_addr_reg_3039_pp0_iter19_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3210]
WARNING: [Synth 8-6014] Unused sequential element v2_12_addr_reg_3039_pp0_iter20_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3211]
WARNING: [Synth 8-6014] Unused sequential element v2_13_addr_reg_3050_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3212]
WARNING: [Synth 8-6014] Unused sequential element v2_13_addr_reg_3050_pp0_iter14_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3213]
WARNING: [Synth 8-6014] Unused sequential element v2_13_addr_reg_3050_pp0_iter15_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3214]
WARNING: [Synth 8-6014] Unused sequential element v2_13_addr_reg_3050_pp0_iter16_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3215]
WARNING: [Synth 8-6014] Unused sequential element v2_13_addr_reg_3050_pp0_iter17_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3216]
WARNING: [Synth 8-6014] Unused sequential element v2_13_addr_reg_3050_pp0_iter18_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3217]
WARNING: [Synth 8-6014] Unused sequential element v2_13_addr_reg_3050_pp0_iter19_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3218]
WARNING: [Synth 8-6014] Unused sequential element v2_13_addr_reg_3050_pp0_iter20_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3219]
WARNING: [Synth 8-6014] Unused sequential element v2_14_addr_reg_3061_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3220]
WARNING: [Synth 8-6014] Unused sequential element v2_14_addr_reg_3061_pp0_iter14_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3221]
WARNING: [Synth 8-6014] Unused sequential element v2_14_addr_reg_3061_pp0_iter15_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3222]
WARNING: [Synth 8-6014] Unused sequential element v2_14_addr_reg_3061_pp0_iter16_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3223]
WARNING: [Synth 8-6014] Unused sequential element v2_14_addr_reg_3061_pp0_iter17_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3224]
WARNING: [Synth 8-6014] Unused sequential element v2_14_addr_reg_3061_pp0_iter18_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3225]
WARNING: [Synth 8-6014] Unused sequential element v2_14_addr_reg_3061_pp0_iter19_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3226]
WARNING: [Synth 8-6014] Unused sequential element v2_14_addr_reg_3061_pp0_iter20_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3227]
WARNING: [Synth 8-6014] Unused sequential element v2_15_addr_reg_3072_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3228]
WARNING: [Synth 8-6014] Unused sequential element v2_15_addr_reg_3072_pp0_iter14_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3229]
WARNING: [Synth 8-6014] Unused sequential element v2_15_addr_reg_3072_pp0_iter15_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3230]
WARNING: [Synth 8-6014] Unused sequential element v2_15_addr_reg_3072_pp0_iter16_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3231]
WARNING: [Synth 8-6014] Unused sequential element v2_15_addr_reg_3072_pp0_iter17_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3232]
WARNING: [Synth 8-6014] Unused sequential element v2_15_addr_reg_3072_pp0_iter18_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3233]
WARNING: [Synth 8-6014] Unused sequential element v2_15_addr_reg_3072_pp0_iter19_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3234]
WARNING: [Synth 8-6014] Unused sequential element v2_15_addr_reg_3072_pp0_iter20_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3235]
WARNING: [Synth 8-6014] Unused sequential element v2_16_addr_reg_3083_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3236]
WARNING: [Synth 8-6014] Unused sequential element v2_16_addr_reg_3083_pp0_iter14_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3237]
WARNING: [Synth 8-6014] Unused sequential element v2_16_addr_reg_3083_pp0_iter15_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3238]
WARNING: [Synth 8-6014] Unused sequential element v2_16_addr_reg_3083_pp0_iter16_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3239]
WARNING: [Synth 8-6014] Unused sequential element v2_16_addr_reg_3083_pp0_iter17_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3240]
WARNING: [Synth 8-6014] Unused sequential element v2_16_addr_reg_3083_pp0_iter18_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3241]
WARNING: [Synth 8-6014] Unused sequential element v2_16_addr_reg_3083_pp0_iter19_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3242]
WARNING: [Synth 8-6014] Unused sequential element v2_16_addr_reg_3083_pp0_iter20_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3243]
WARNING: [Synth 8-6014] Unused sequential element v2_17_addr_reg_3094_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3244]
WARNING: [Synth 8-6014] Unused sequential element v2_17_addr_reg_3094_pp0_iter14_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3245]
WARNING: [Synth 8-6014] Unused sequential element v2_17_addr_reg_3094_pp0_iter15_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3246]
WARNING: [Synth 8-6014] Unused sequential element v2_17_addr_reg_3094_pp0_iter16_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3247]
WARNING: [Synth 8-6014] Unused sequential element v2_17_addr_reg_3094_pp0_iter17_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3248]
WARNING: [Synth 8-6014] Unused sequential element v2_17_addr_reg_3094_pp0_iter18_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3249]
WARNING: [Synth 8-6014] Unused sequential element v2_17_addr_reg_3094_pp0_iter19_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3250]
WARNING: [Synth 8-6014] Unused sequential element v2_17_addr_reg_3094_pp0_iter20_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3251]
WARNING: [Synth 8-6014] Unused sequential element v2_18_addr_reg_3105_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3252]
WARNING: [Synth 8-6014] Unused sequential element v2_18_addr_reg_3105_pp0_iter14_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3253]
WARNING: [Synth 8-6014] Unused sequential element v2_18_addr_reg_3105_pp0_iter15_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3254]
WARNING: [Synth 8-6014] Unused sequential element v2_18_addr_reg_3105_pp0_iter16_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3255]
WARNING: [Synth 8-6014] Unused sequential element v2_18_addr_reg_3105_pp0_iter17_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3256]
WARNING: [Synth 8-6014] Unused sequential element v2_18_addr_reg_3105_pp0_iter18_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3257]
WARNING: [Synth 8-6014] Unused sequential element v2_18_addr_reg_3105_pp0_iter19_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3258]
WARNING: [Synth 8-6014] Unused sequential element v2_18_addr_reg_3105_pp0_iter20_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3259]
WARNING: [Synth 8-6014] Unused sequential element v2_19_addr_reg_3116_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3260]
WARNING: [Synth 8-6014] Unused sequential element v2_19_addr_reg_3116_pp0_iter14_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3261]
WARNING: [Synth 8-6014] Unused sequential element v2_19_addr_reg_3116_pp0_iter15_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3262]
WARNING: [Synth 8-6014] Unused sequential element v2_19_addr_reg_3116_pp0_iter16_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3263]
WARNING: [Synth 8-6014] Unused sequential element v2_19_addr_reg_3116_pp0_iter17_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3264]
WARNING: [Synth 8-6014] Unused sequential element v2_19_addr_reg_3116_pp0_iter18_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3265]
WARNING: [Synth 8-6014] Unused sequential element v2_19_addr_reg_3116_pp0_iter19_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3266]
WARNING: [Synth 8-6014] Unused sequential element v2_19_addr_reg_3116_pp0_iter20_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3267]
WARNING: [Synth 8-6014] Unused sequential element v2_1_addr_reg_2918_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3268]
WARNING: [Synth 8-6014] Unused sequential element v2_1_addr_reg_2918_pp0_iter14_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3269]
WARNING: [Synth 8-6014] Unused sequential element v2_1_addr_reg_2918_pp0_iter15_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3270]
WARNING: [Synth 8-6014] Unused sequential element v2_1_addr_reg_2918_pp0_iter16_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3271]
WARNING: [Synth 8-6014] Unused sequential element v2_1_addr_reg_2918_pp0_iter17_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3272]
WARNING: [Synth 8-6014] Unused sequential element v2_1_addr_reg_2918_pp0_iter18_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3273]
WARNING: [Synth 8-6014] Unused sequential element v2_1_addr_reg_2918_pp0_iter19_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3274]
WARNING: [Synth 8-6014] Unused sequential element v2_1_addr_reg_2918_pp0_iter20_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3275]
WARNING: [Synth 8-6014] Unused sequential element v2_20_addr_reg_3127_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3276]
WARNING: [Synth 8-6014] Unused sequential element v2_20_addr_reg_3127_pp0_iter14_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3277]
WARNING: [Synth 8-6014] Unused sequential element v2_20_addr_reg_3127_pp0_iter15_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3278]
WARNING: [Synth 8-6014] Unused sequential element v2_20_addr_reg_3127_pp0_iter16_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3279]
WARNING: [Synth 8-6014] Unused sequential element v2_20_addr_reg_3127_pp0_iter17_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3280]
WARNING: [Synth 8-6014] Unused sequential element v2_20_addr_reg_3127_pp0_iter18_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3281]
WARNING: [Synth 8-6014] Unused sequential element v2_20_addr_reg_3127_pp0_iter19_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3282]
WARNING: [Synth 8-6014] Unused sequential element v2_20_addr_reg_3127_pp0_iter20_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3283]
WARNING: [Synth 8-6014] Unused sequential element v2_21_addr_reg_3138_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3284]
WARNING: [Synth 8-6014] Unused sequential element v2_21_addr_reg_3138_pp0_iter14_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3285]
WARNING: [Synth 8-6014] Unused sequential element v2_21_addr_reg_3138_pp0_iter15_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3286]
WARNING: [Synth 8-6014] Unused sequential element v2_21_addr_reg_3138_pp0_iter16_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3287]
WARNING: [Synth 8-6014] Unused sequential element v2_21_addr_reg_3138_pp0_iter17_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3288]
WARNING: [Synth 8-6014] Unused sequential element v2_21_addr_reg_3138_pp0_iter18_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3289]
WARNING: [Synth 8-6014] Unused sequential element v2_21_addr_reg_3138_pp0_iter19_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3290]
WARNING: [Synth 8-6014] Unused sequential element v2_21_addr_reg_3138_pp0_iter20_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3291]
WARNING: [Synth 8-6014] Unused sequential element v2_22_addr_reg_3149_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3292]
WARNING: [Synth 8-6014] Unused sequential element v2_22_addr_reg_3149_pp0_iter14_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3293]
WARNING: [Synth 8-6014] Unused sequential element v2_22_addr_reg_3149_pp0_iter15_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3294]
WARNING: [Synth 8-6014] Unused sequential element v2_22_addr_reg_3149_pp0_iter16_reg_reg was removed.  [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:3295]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port rst in module kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized94 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized94 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized94 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized94 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized94 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized96 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized96 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3938.758 ; gain = 515.672 ; free physical = 173240 ; free virtual = 672455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3956.559 ; gain = 533.473 ; free physical = 173210 ; free virtual = 672425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3956.559 ; gain = 533.473 ; free physical = 173210 ; free virtual = 672425
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4134.125 ; gain = 16.000 ; free physical = 172442 ; free virtual = 671666
INFO: [Netlist 29-17] Analyzing 17200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/kernel_atax_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/kernel_atax_ooc.xdc] for cell 'inst'
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4895.059 ; gain = 0.000 ; free physical = 171677 ; free virtual = 670946
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 320 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 240 instances
  FDE => FDRE: 80 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 4920.965 ; gain = 25.906 ; free physical = 171662 ; free virtual = 670938
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 172518 ; free virtual = 671823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 172518 ; free virtual = 671823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 172519 ; free virtual = 671824
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "kernel_atax_stage_M_v2_RAM_AUTO_1R1W:/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:01 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 172469 ; free virtual = 671798
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1:/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1:/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1:/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1:/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1:/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1:/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1:/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1:/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1:/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1:/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "inst/v2_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_1_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_2_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_3_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_4_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_5_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_6_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_7_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_8_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_9_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_10_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_11_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_12_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_13_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_14_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_15_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_16_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_17_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_18_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_19_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_20_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_21_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_22_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_23_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_24_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_25_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_26_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_27_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_28_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_29_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_30_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_31_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_32_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_33_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_34_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_35_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_36_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_37_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_38_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_1_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_2_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_3_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_4_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_5_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_6_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_7_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_8_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_9_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_10_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_11_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_12_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_13_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_14_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_15_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_16_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_17_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_18_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_19_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_20_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_21_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_22_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_23_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_24_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_25_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_26_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_27_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_28_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_29_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_30_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_31_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_32_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_33_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_34_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_35_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_36_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_37_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/v2_38_U/ram_reg" of size (depth=10 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst/v11_U/ram_reg") is too shallow (depth = 390) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/out_Ax_fifo_U/U_kernel_atax_fifo_w32_d390_A_ram/mem_reg") is too shallow (depth = 389) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U44/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U96/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U96/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U95/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U95/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U94/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U94/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U48/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U49/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U50/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U51/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U52/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U53/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U54/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U55/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U56/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U57/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U58/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U93/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U93/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U92/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U92/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U91/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U91/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U90/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U90/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U89/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U89/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U78/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U88/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U88/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U87/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U87/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'v7_18_reg_3100_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U97/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1916]
INFO: [Synth 8-4471] merging register 'v7_17_reg_3089_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U96/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1901]
INFO: [Synth 8-4471] merging register 'v7_16_reg_3078_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U95/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1886]
INFO: [Synth 8-4471] merging register 'v7_15_reg_3067_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U94/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1871]
INFO: [Synth 8-4471] merging register 'v7_14_reg_3056_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U93/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1856]
INFO: [Synth 8-4471] merging register 'v7_13_reg_3045_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U92/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1841]
INFO: [Synth 8-4471] merging register 'v7_12_reg_3034_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U91/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1826]
INFO: [Synth 8-4471] merging register 'v7_11_reg_3023_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U90/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1811]
INFO: [Synth 8-4471] merging register 'v7_10_reg_3012_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U89/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1796]
INFO: [Synth 8-4471] merging register 'v7_9_reg_3001_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U88/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1781]
INFO: [Synth 8-4471] merging register 'v7_8_reg_2990_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U87/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1766]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U78/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U58/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U57/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U56/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U55/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U54/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U53/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U52/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U51/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U50/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U49/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U48/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U44/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_6_max_dsp_1_U97/ce_r_reg )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U85/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U86/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U85/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U86/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U84/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U86/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U84/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U86/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U59/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U86/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U47/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U86/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U46/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U86/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U45/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U86/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U98/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U86/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U98/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U86/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'v7_7_reg_2979_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U86/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1751]
INFO: [Synth 8-4471] merging register 'v7_6_reg_2968_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U85/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1736]
INFO: [Synth 8-4471] merging register 'v7_5_reg_2957_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U84/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1721]
INFO: [Synth 8-4471] merging register 'v7_19_reg_3111_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U98/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1931]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U45/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U46/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U47/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U59/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_6_max_dsp_1_U86/ce_r_reg )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U82/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U83/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U82/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U83/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U81/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U83/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U81/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U83/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U80/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U83/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U80/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U83/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U79/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U83/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U79/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U83/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U43/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U83/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U42/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U83/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U41/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U83/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U40/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U83/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'v7_4_reg_2946_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U83/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1706]
INFO: [Synth 8-4471] merging register 'v7_3_reg_2935_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U82/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1691]
INFO: [Synth 8-4471] merging register 'v7_2_reg_2924_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U81/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1676]
INFO: [Synth 8-4471] merging register 'v7_1_reg_2913_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U80/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1661]
INFO: [Synth 8-4471] merging register 'v7_reg_2902_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U79/dout_r_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m.v:1646]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U40/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U41/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U42/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U43/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_6_max_dsp_1_U83/ce_r_reg )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U116/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U116/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U115/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U115/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U114/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U114/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U113/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U113/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U112/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U112/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U111/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U111/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U67/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U69/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U70/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U71/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U72/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U73/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U74/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U75/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_no_dsp_1_U76/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U110/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U110/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U109/ce_r_reg' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_6_max_dsp_1_U109/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_6_max_dsp_1_U117/din1_buf1_reg[31:0]' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2d58/hdl/verilog/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1.v:55]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U76/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U75/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U74/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U73/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U72/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U71/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U70/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U69/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U67/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_6_max_dsp_1_U117/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U64/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U65/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U66/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U77/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_6_max_dsp_1_U102/ce_r_reg )
DSP Report: Generating DSP mul_mul_9ns_10ns_19_4_1_U118/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((A:0x349)'*B2)'.
DSP Report: register mul_mul_9ns_10ns_19_4_1_U118/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_9ns_10ns_19_4_1_U118/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_9ns_10ns_19_4_1_U118/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_9ns_10ns_19_4_1_U118/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_9ns_10ns_19_4_1_U118/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_9ns_10ns_19_4_1_U118/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_9ns_10ns_19_4_1_U118/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_9ns_10ns_19_4_1_U118/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_9ns_10ns_19_4_1_U118/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_9ns_10ns_19_4_1_U118/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_4ns_9ns_9ns_13_4_1_U119/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x19a)')')'.
DSP Report: register mac_muladd_4ns_9ns_9ns_13_4_1_U119/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_4ns_9ns_9ns_13_4_1_U119/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_9ns_9ns_13_4_1_U119/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_4ns_9ns_9ns_13_4_1_U119/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_9ns_9ns_13_4_1_U119/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_9ns_9ns_13_4_1_U119/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_9ns_9ns_13_4_1_U119/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_4ns_9ns_9ns_13_4_1_U119/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_9ns_9ns_13_4_1_U119/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_4ns_9ns_9ns_13_4_1_U119/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_9ns_9ns_13_4_1_U119/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_4ns_9ns_9ns_13_4_1_U119/kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1_U/p_reg_reg.
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_reg[0]' (FD) to 'zext_ln33_reg_2854_reg[0]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_reg[1]' (FD) to 'zext_ln33_reg_2854_reg[1]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_reg[2]' (FD) to 'zext_ln33_reg_2854_reg[2]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_reg[3]' (FD) to 'zext_ln33_reg_2854_reg[3]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter13_reg_reg[0]' (FD) to 'v2_10_addr_reg_3017_reg[0]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter13_reg_reg[1]' (FD) to 'v2_10_addr_reg_3017_reg[1]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter13_reg_reg[2]' (FD) to 'v2_10_addr_reg_3017_reg[2]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter13_reg_reg[3]' (FD) to 'v2_10_addr_reg_3017_reg[3]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter14_reg_reg[0]' (FD) to 'v2_10_addr_reg_3017_pp0_iter14_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter14_reg_reg[1]' (FD) to 'v2_10_addr_reg_3017_pp0_iter14_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter14_reg_reg[2]' (FD) to 'v2_10_addr_reg_3017_pp0_iter14_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter14_reg_reg[3]' (FD) to 'v2_10_addr_reg_3017_pp0_iter14_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter15_reg_reg[0]' (FD) to 'v2_10_addr_reg_3017_pp0_iter15_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter15_reg_reg[1]' (FD) to 'v2_10_addr_reg_3017_pp0_iter15_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter15_reg_reg[2]' (FD) to 'v2_10_addr_reg_3017_pp0_iter15_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter15_reg_reg[3]' (FD) to 'v2_10_addr_reg_3017_pp0_iter15_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter16_reg_reg[0]' (FD) to 'v2_10_addr_reg_3017_pp0_iter16_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter16_reg_reg[1]' (FD) to 'v2_10_addr_reg_3017_pp0_iter16_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter16_reg_reg[2]' (FD) to 'v2_10_addr_reg_3017_pp0_iter16_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter16_reg_reg[3]' (FD) to 'v2_10_addr_reg_3017_pp0_iter16_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter17_reg_reg[0]' (FD) to 'v2_10_addr_reg_3017_pp0_iter17_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter17_reg_reg[1]' (FD) to 'v2_10_addr_reg_3017_pp0_iter17_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter17_reg_reg[2]' (FD) to 'v2_10_addr_reg_3017_pp0_iter17_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter17_reg_reg[3]' (FD) to 'v2_10_addr_reg_3017_pp0_iter17_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter18_reg_reg[0]' (FD) to 'v2_10_addr_reg_3017_pp0_iter18_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter18_reg_reg[1]' (FD) to 'v2_10_addr_reg_3017_pp0_iter18_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter18_reg_reg[2]' (FD) to 'v2_10_addr_reg_3017_pp0_iter18_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter18_reg_reg[3]' (FD) to 'v2_10_addr_reg_3017_pp0_iter18_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U60/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U61/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U62/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U63/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U68/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter19_reg_reg[0]' (FD) to 'v2_10_addr_reg_3017_pp0_iter19_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter19_reg_reg[1]' (FD) to 'v2_10_addr_reg_3017_pp0_iter19_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter19_reg_reg[2]' (FD) to 'v2_10_addr_reg_3017_pp0_iter19_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter19_reg_reg[3]' (FD) to 'v2_10_addr_reg_3017_pp0_iter19_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_6_max_dsp_1_U107/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter20_reg_reg[0]' (FD) to 'v2_10_addr_reg_3017_pp0_iter20_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter20_reg_reg[1]' (FD) to 'v2_10_addr_reg_3017_pp0_iter20_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter20_reg_reg[2]' (FD) to 'v2_10_addr_reg_3017_pp0_iter20_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'v2_28_addr_reg_2896_pp0_iter20_reg_reg[3]' (FD) to 'v2_10_addr_reg_3017_pp0_iter20_reg_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U329/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U309/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U308/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U307/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U306/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U305/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U304/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U303/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U302/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U301/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U300/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U299/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U298/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_6_max_dsp_1_U350/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U295/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U296/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U297/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U310/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_6_max_dsp_1_U338/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U289/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U290/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U291/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U293/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U294/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_6_max_dsp_1_U335/ce_r_reg )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U326/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U325/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U324/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U323/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U322/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U321/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U320/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U319/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U318/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U317/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_6_max_dsp_1_U370/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U314/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U315/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U316/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U327/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_6_max_dsp_1_U354/ce_r_reg )
DSP Report: Generating DSP mul_mul_9ns_10ns_19_4_1_U371/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((A:0x320)'*B2)'.
DSP Report: register mul_mul_9ns_10ns_19_4_1_U371/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_9ns_10ns_19_4_1_U371/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_9ns_10ns_19_4_1_U371/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_9ns_10ns_19_4_1_U371/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_9ns_10ns_19_4_1_U371/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_9ns_10ns_19_4_1_U371/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_9ns_10ns_19_4_1_U371/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_9ns_10ns_19_4_1_U371/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_9ns_10ns_19_4_1_U371/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_9ns_10ns_19_4_1_U371/kernel_atax_mul_mul_9ns_10ns_19_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_reg[0]' (FD) to 'zext_ln65_reg_3285_reg[0]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_reg[1]' (FD) to 'zext_ln65_reg_3285_reg[1]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_reg[2]' (FD) to 'zext_ln65_reg_3285_reg[2]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_reg[3]' (FD) to 'zext_ln65_reg_3285_reg[3]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter11_reg_reg[0]' (FD) to 'v23_0_addr_reg_3345_reg[0]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter11_reg_reg[1]' (FD) to 'v23_0_addr_reg_3345_reg[1]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter11_reg_reg[2]' (FD) to 'v23_0_addr_reg_3345_reg[2]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter11_reg_reg[3]' (FD) to 'v23_0_addr_reg_3345_reg[3]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter12_reg_reg[0]' (FD) to 'v23_0_addr_reg_3345_pp0_iter12_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter12_reg_reg[1]' (FD) to 'v23_0_addr_reg_3345_pp0_iter12_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter12_reg_reg[2]' (FD) to 'v23_0_addr_reg_3345_pp0_iter12_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter12_reg_reg[3]' (FD) to 'v23_0_addr_reg_3345_pp0_iter12_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter13_reg_reg[0]' (FD) to 'v23_0_addr_reg_3345_pp0_iter13_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter13_reg_reg[1]' (FD) to 'v23_0_addr_reg_3345_pp0_iter13_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter13_reg_reg[2]' (FD) to 'v23_0_addr_reg_3345_pp0_iter13_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter13_reg_reg[3]' (FD) to 'v23_0_addr_reg_3345_pp0_iter13_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter14_reg_reg[0]' (FD) to 'v23_0_addr_reg_3345_pp0_iter14_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter14_reg_reg[1]' (FD) to 'v23_0_addr_reg_3345_pp0_iter14_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter14_reg_reg[2]' (FD) to 'v23_0_addr_reg_3345_pp0_iter14_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter14_reg_reg[3]' (FD) to 'v23_0_addr_reg_3345_pp0_iter14_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter15_reg_reg[0]' (FD) to 'v23_0_addr_reg_3345_pp0_iter15_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter15_reg_reg[1]' (FD) to 'v23_0_addr_reg_3345_pp0_iter15_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter15_reg_reg[2]' (FD) to 'v23_0_addr_reg_3345_pp0_iter15_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter15_reg_reg[3]' (FD) to 'v23_0_addr_reg_3345_pp0_iter15_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter16_reg_reg[0]' (FD) to 'v23_0_addr_reg_3345_pp0_iter16_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter16_reg_reg[1]' (FD) to 'v23_0_addr_reg_3345_pp0_iter16_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter16_reg_reg[2]' (FD) to 'v23_0_addr_reg_3345_pp0_iter16_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter16_reg_reg[3]' (FD) to 'v23_0_addr_reg_3345_pp0_iter16_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U292/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U311/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U312/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U313/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_no_dsp_1_U328/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter17_reg_reg[0]' (FD) to 'v23_0_addr_reg_3345_pp0_iter17_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter17_reg_reg[1]' (FD) to 'v23_0_addr_reg_3345_pp0_iter17_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter17_reg_reg[2]' (FD) to 'v23_0_addr_reg_3345_pp0_iter17_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter17_reg_reg[3]' (FD) to 'v23_0_addr_reg_3345_pp0_iter17_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_6_max_dsp_1_U369/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter18_reg_reg[0]' (FD) to 'v23_0_addr_reg_3345_pp0_iter18_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter18_reg_reg[1]' (FD) to 'v23_0_addr_reg_3345_pp0_iter18_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter18_reg_reg[2]' (FD) to 'v23_0_addr_reg_3345_pp0_iter18_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'v23_39_addr_reg_3334_pp0_iter18_reg_reg[3]' (FD) to 'v23_0_addr_reg_3345_pp0_iter18_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:06 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 161437 ; free virtual = 661085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:23 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 160799 ; free virtual = 660539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:30 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 160737 ; free virtual = 660484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_0/stage_N_U0/v11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/stage_N_U0/v11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:02:57 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 157608 ; free virtual = 657438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:35 ; elapsed = 00:03:11 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 157440 ; free virtual = 657371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:36 ; elapsed = 00:03:11 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 157432 ; free virtual = 657363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:46 ; elapsed = 00:03:22 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 157252 ; free virtual = 657201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:47 ; elapsed = 00:03:23 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 157246 ; free virtual = 657195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:49 ; elapsed = 00:03:25 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 157160 ; free virtual = 657109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:50 ; elapsed = 00:03:26 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 156593 ; free virtual = 656542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_8831                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8832              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8828              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8786                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8787              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8783              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8741                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8742              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8738              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8696                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8697              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8693              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8651                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8652              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8648              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8606                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8607              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8603              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8561                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8562              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8558              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8516                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8517              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8513              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8471                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8472              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8468              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8426                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8427              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8423              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8381                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8382              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8378              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8336                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8337              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8333              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8291                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8292              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8288              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8246                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8247              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8243              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8201                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8202              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8198              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8156                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8157              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8153              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8111                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8112              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8108              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8066                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8067              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8063              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8021                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_8022              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_8018              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7976                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7977              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7973              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7931                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7932              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7928              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7886                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7887              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7883              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7841                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7842              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7838              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7796                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7797              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7793              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7751                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7752              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7748              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7706                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7707              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7703              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7661                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7662              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7658              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7616                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7617              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7613              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7571                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7572              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7568              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7526                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7527              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7523              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7481                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7482              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7478              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7436                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7437              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7433              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7391                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7392              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7388              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7346                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7347              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7343              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7301                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7302              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7298              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7256                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7257              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7253              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7211                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7212              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7208              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7166                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7167              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7163              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7121                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_7122              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_7118              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1_DSP48_1 | (C+(A'*B)')'         | 4      | 9      | 9      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|kernel_atax_stage_M_Pipeline_l_S_m_0_r_l_m__GB5   | ((A'*B)')'           | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper_1863                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1864              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1860              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1818                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1819              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1815              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1773                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1774              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1770              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1728                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1729              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1725              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1683                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1684              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1680              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1638                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1639              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1635              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1593                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1594              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1590              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1548                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1549              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1545              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1503                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1504              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1500              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1458                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1459              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1455              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1413                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1414              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1410              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1368                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1369              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1365              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1323                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1324              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1320              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1278                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1279              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1275              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1233                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1234              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1230              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1188                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1189              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1185              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1143                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1144              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1140              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1098                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1099              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1095              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1053                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1054              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1050              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1008                              | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_1009              | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_1005              | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_963                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_964               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_960               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_918                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_919               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_915               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_873                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_874               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_870               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_828                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_829               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_825               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_783                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_784               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_780               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_738                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_739               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_735               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_693                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_694               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_690               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_648                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_649               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_645               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_603                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_604               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_600               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_558                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_559               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_555               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_513                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_514               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_510               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_468                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_469               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_465               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_423                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_424               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_420               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_378                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_379               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_375               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_333                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_334               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_330               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_288                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_289               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_285               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_243                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_244               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_240               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_198                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_199               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_195               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_153                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_154               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_150               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_108                               | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_109               | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1_105               | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                                   | ((A*B)')'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0                   | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1                   | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kernel_atax_stage_N_Pipeline_l_S_n_0_k_l_n__GB5   | ((A'*B)')'           | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    14|
|2     |DSP48E1         |   240|
|3     |DSP_ALU         |     3|
|4     |DSP_A_B_DATA    |     3|
|5     |DSP_C_DATA      |     3|
|7     |DSP_MULTIPLIER  |     3|
|8     |DSP_M_DATA      |     3|
|9     |DSP_OUTPUT      |     3|
|10    |DSP_PREADD      |     3|
|11    |DSP_PREADD_DATA |     3|
|12    |LUT1            |   247|
|13    |LUT2            |  5537|
|14    |LUT3            |  6486|
|15    |LUT4            |  8078|
|16    |LUT5            |  4404|
|17    |LUT6            | 15119|
|18    |MUXCY           |  9840|
|19    |MUXF7           |   320|
|20    |MUXF8           |   144|
|21    |RAM16X1D        |  1248|
|22    |RAMB18E2        |     2|
|24    |SRL16E          |   982|
|25    |SRLC32E         |     2|
|26    |XORCY           |  5520|
|27    |FDE             |    80|
|28    |FDRE            | 44466|
|29    |FDSE            |     2|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:50 ; elapsed = 00:03:26 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 156161 ; free virtual = 656110
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4307 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:02:55 . Memory (MB): peak = 4920.965 ; gain = 533.473 ; free physical = 168107 ; free virtual = 668059
Synthesis Optimization Complete : Time (s): cpu = 00:02:54 ; elapsed = 00:03:33 . Memory (MB): peak = 4920.965 ; gain = 1497.879 ; free physical = 168114 ; free virtual = 668050
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4920.965 ; gain = 0.000 ; free physical = 167919 ; free virtual = 667855
INFO: [Netlist 29-17] Analyzing 17409 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/stage_N_U0/v11_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5238.133 ; gain = 0.000 ; free physical = 167731 ; free virtual = 667704
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3251 instances were transformed.
  (CARRY4) => CARRY8: 1680 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 240 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  FDE => FDRE: 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1248 instances

Synth Design complete, checksum: efa2864d
INFO: [Common 17-83] Releasing license: Synthesis
534 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:34 ; elapsed = 00:04:15 . Memory (MB): peak = 5238.133 ; gain = 2221.383 ; free physical = 168045 ; free virtual = 668020
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 5310.168 ; gain = 72.035 ; free physical = 167985 ; free virtual = 667969
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5444.219 ; gain = 134.051 ; free physical = 167870 ; free virtual = 667925
write_vhdl: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5444.219 ; gain = 0.000 ; free physical = 167614 ; free virtual = 667804
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = bf94b1c7e983946c
INFO: [Coretcl 2-1174] Renamed 14221 cell refs.
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 5452.223 ; gain = 8.000 ; free physical = 167358 ; free virtual = 667563
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5452.223 ; gain = 0.000 ; free physical = 167506 ; free virtual = 667869
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 5452.223 ; gain = 0.000 ; free physical = 167387 ; free virtual = 667841
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 16:08:02 2023...
