# do FreqDivider_Demo.do
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:41:51 on Mar 05,2017
# vlog -work work FreqDivider_Demo.vo 
# -- Compiling module FreqDivider
# 
# Top level modules:
# 	FreqDivider
# End time: 21:41:51 on Mar 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:41:51 on Mar 05,2017
# vlog -work work FreqDivider.vwf.vt 
# -- Compiling module FreqDivider_vlg_vec_tst
# 
# Top level modules:
# 	FreqDivider_vlg_vec_tst
# End time: 21:41:51 on Mar 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.FreqDivider_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 21:41:52 on Mar 05,2017
# Loading work.FreqDivider_vlg_vec_tst
# Loading work.FreqDivider
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Note: $finish    : FreqDivider.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /FreqDivider_vlg_vec_tst
# End time: 21:41:52 on Mar 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
