Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Sep 26 17:57:42 2025
| Host         : DESKTOP-S15BKKL running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/case_1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 5.221ns (57.610%)  route 3.842ns (42.390%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.164    10.036    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 5.221ns (58.217%)  route 3.747ns (41.783%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.070     9.941    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/P[12]
    DSP48_X1Y2           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/ap_clk
    DSP48_X1Y2           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 5.221ns (57.677%)  route 3.831ns (42.323%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.154    10.025    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 5.221ns (58.129%)  route 3.761ns (41.871%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.084     9.955    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 5.221ns (58.129%)  route 3.761ns (41.871%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.084     9.955    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 5.221ns (58.217%)  route 3.747ns (41.783%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.070     9.941    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 5.221ns (58.263%)  route 3.740ns (41.737%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.063     9.934    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 5.221ns (58.263%)  route 3.740ns (41.737%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.063     9.934    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 5.221ns (58.399%)  route 3.719ns (41.601%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.042     9.913    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 5.221ns (58.461%)  route 3.710ns (41.539%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.033     9.904    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  0.623    




