Source Block: hdl/projects/fmcjesdadc1/a5soc/system_top.v@230:240@HdlIdDef
  reg               dma1_wr = 'd0;
  reg     [ 63:0]   dma1_wdata = 'd0;

  // internal clocks and resets

  wire              sys_resetn;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals

Diff Content:
- 235   wire              sys_resetn;

Clone Blocks:
Clone Blocks 1:
hdl/projects/fmcjesdadc1/a5soc/system_top.v@233:243
  // internal clocks and resets

  wire              sys_resetn;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals

  wire              spi_mosi;
  wire              spi_miso;

Clone Blocks 2:
hdl/projects/fmcjesdadc1/a5soc/system_top.v@231:241
  reg     [ 63:0]   dma1_wdata = 'd0;

  // internal clocks and resets

  wire              sys_resetn;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals


