Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jul 14 14:16:47 2025
| Host         : DESKTOP-V5UHSH2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   642 |
|    Minimum number of control sets                        |   642 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   656 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   642 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |    44 |
| >= 6 to < 8        |    34 |
| >= 8 to < 10       |   377 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     4 |
| >= 16              |   148 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2316 |          684 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             710 |          280 |
| Yes          | No                    | No                     |            8467 |         3031 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1799 |          598 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                                                                Enable Signal                                                                                               |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                           |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                           |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                           |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/localWgRepeatCnt0                                                                                                                                                                    | design_1_i/hw0_0/inst/localWgSampleCnt[7]_i_2_n_0                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                           |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/hw0_0/inst/rf2TxData_reg_i_1_n_0                |                                                                                                                                                                                                            |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/hw0_0/inst/hostS2RxIn_f_reg_i_2_n_0             |                                                                                                                                                                                                            |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/hw0_0/inst/hostS1RxIn_f_reg_i_2_n_0             |                                                                                                                                                                                                            |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                           |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0            |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                     |                1 |              1 |         1.00 |
| ~design_1_i/hw0_0/inst/bmem_reg_n_0_[13][7]                 |                                                                                                                                                                                                            |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/hw0_0/inst/chDelay_reg_i_2_n_0                  |                                                                                                                                                                                                            |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                   |                1 |              2 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0            |                                                                                                                                                                                                            |                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2RxProc/rxPackTime[9]_i_1__0_n_0                                                                                                                                                | design_1_i/hw0_0/inst/hostS2RxProc/rxData0                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  | design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                     | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1RxProc/rxPackTime[9]_i_1__1_n_0                                                                                                                                                | design_1_i/hw0_0/inst/hostS1RxProc/rxData0                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rxSysData1/rxPackTime[9]_i_1_n_0                                                                                                                                                     | design_1_i/hw0_0/inst/rxSysData1/rxData0                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0            | design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                          | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                             |                1 |              4 |         4.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0            |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rxSysData1/sel                                                                                                                                                                       | design_1_i/hw0_0/inst/rxSysData1/rxinHTimeCnt[3]_i_1_n_0                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2RxProc/sel                                                                                                                                                                     | design_1_i/hw0_0/inst/hostS2RxProc/rxinHTimeCnt[3]_i_1__1_n_0                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2TxProc/clk4mLCnt[4]_i_1__0_n_0                                                                                                                                                 | design_1_i/hw0_0/inst/hostS1TxProc/SR[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2TxProc/clk4mHCnt[4]_i_2__0_n_0                                                                                                                                                 | design_1_i/hw0_0/inst/hostS1TxProc/SR[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2TxProc/dataGateHTime                                                                                                                                                           | design_1_i/hw0_0/inst/hostS1TxProc/SR[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/txSysData1/clk4mLCnt[4]_i_1_n_0                                                                                                                                                      | design_1_i/hw0_0/inst/txSysData1/txload_f2_out                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/txSysData1/dataGateHTime                                                                                                                                                             | design_1_i/hw0_0/inst/txSysData1/txload_f2_out                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/txSysData1/clk4mHCnt[4]_i_2_n_0                                                                                                                                                      | design_1_i/hw0_0/inst/txSysData1/txload_f2_out                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1TxProc/dataGateHTime                                                                                                                                                               | design_1_i/hw0_0/inst/s1TxProc/clk4mHCnt                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1TxProc/clk4mHCnt[4]_i_2__2_n_0                                                                                                                                                     | design_1_i/hw0_0/inst/s1TxProc/clk4mHCnt                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1TxProc/clk4mLCnt[4]_i_1__2_n_0                                                                                                                                                     | design_1_i/hw0_0/inst/s1TxProc/clk4mHCnt                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostPreDataGate_f                                                                                                                                                                    | design_1_i/hw0_0/inst/hostS1TxData3[11]_i_1_n_0                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostPreDataGateTimeCnt[4]_i_1_n_0                                                                                                                                                    | design_1_i/hw0_0/inst/hostPreDataGate_f                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1RxProc/sel                                                                                                                                                                     | design_1_i/hw0_0/inst/hostS1RxProc/rxinHTimeCnt[3]_i_1__0_n_0                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1TxProc/clk4mHCnt[4]_i_1__1_n_0                                                                                                                                                 | design_1_i/hw0_0/inst/hostS1TxProc/SR[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1TxProc/clk4mLCnt[4]_i_1__1_n_0                                                                                                                                                 | design_1_i/hw0_0/inst/hostS1TxProc/SR[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1TxProc/dataGateHTime                                                                                                                                                           | design_1_i/hw0_0/inst/hostS1TxProc/SR[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1RxProc/sel                                                                                                                                                                         | design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1][0]                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_1__2_n_0                                                                                                                                                   |                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         |                                                                                                                                                                                                            | design_1_i/hw0_0/inst/s1WgTrigGate_f_reg_n_0                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         |                                                                                                                                                                                                            | design_1_i/hw0_0/inst/hostS1TxProc/txSync4mTimeCnt[5]_i_1__0_n_0                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1RxProc/rx4mTimeCnt[5]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1RxProc/rxPackTime[9]_i_1__1_n_0                                                                                                                                                |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rxSysData1/rxPackTime[9]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         |                                                                                                                                                                                                            | design_1_i/hw0_0/inst/hostS2TxProc/txSync4mTimeCnt[5]_i_1_n_0                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2RxProc/rx4mTimeCnt[5]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         |                                                                                                                                                                                                            | design_1_i/hw0_0/inst/txSysData1/p_0_out_n_0                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2RxProc/rxPackTime[9]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         |                                                                                                                                                                                                            | design_1_i/hw0_0/inst/s1TxProc/txSync4mTimeCnt[5]_i_1__1_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rxSysData1/rx4mTimeCnt[5]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                      |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                     |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1RxProc/rxClkHTime[7]_i_1__1_n_0                                                                                                                                                |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[40][5]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rxSysData1/rxClkHTime[7]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1RxProc/rxPackTime[6]_i_1__2_n_0                                                                                                                                                    | design_1_i/hw0_0/inst/s1RxProc/rxData0                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1RxProc/rxClkHTime[7]_i_1__2_n_0                                                                                                                                                    |                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2RxProc/rxClkHTime[7]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                     |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/localWgRepeatCnt0                                                                                                                                                                    |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[10][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[10][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[11][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[11][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[12][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[12][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[13][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[13][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[14][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[14][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[11][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[0][23]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[10][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[11][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[12][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[12][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[13][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[14][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[14][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[0][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[0][31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[0][7]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[24][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[28][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[25][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[28][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[29][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[29][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[29][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[17][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[24][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[27][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[2][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[2][31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[19][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[2][23]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[19][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[2][7]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[30][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[18][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[18][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[30][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[30][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[21][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[16][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[22][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[24][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[25][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[22][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[1][7]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[16][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[20][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[20][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[15][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[21][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[23][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[27][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[27][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[28][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[1][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[25][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[28][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[21][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[26][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[18][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[26][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[20][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[17][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[15][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[19][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[26][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[18][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[20][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[15][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[16][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[1][23]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[22][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[22][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[24][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[26][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[16][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[23][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[36][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[42][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[44][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[45][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[45][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[45][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[46][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[40][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[32][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[34][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[32][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[38][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[3][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[30][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[44][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[36][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[46][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[40][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[31][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[33][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[41][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[46][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[46][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[32][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[35][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[37][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[37][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[39][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[31][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[37][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[36][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[41][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[3][23]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[39][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[42][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[42][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[43][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[43][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[35][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[44][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[44][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[31][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[31][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[32][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[34][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[33][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[34][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[38][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[39][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[40][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[33][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[40][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[42][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[36][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[3][7]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[34][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[43][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[38][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[38][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[35][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[41][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[63][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[50][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[52][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[48][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[48][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[4][23]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[52][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[47][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[56][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[58][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[4][31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[49][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[51][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[52][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[57][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[59][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[5][7]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[55][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[60][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[63][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[48][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[49][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[51][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[51][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[54][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[55][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[56][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[56][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[4][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[54][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[57][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[58][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[59][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[5][23]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[61][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[61][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[50][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[50][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[53][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[53][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[47][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[4][7]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[50][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[52][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[54][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[58][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[59][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[5][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[56][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[53][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[49][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[57][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[61][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[48][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[55][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[47][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[60][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[60][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[60][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[54][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[58][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[6][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[76][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[69][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[73][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[77][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[78][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[69][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[78][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[76][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[78][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[72][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[71][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[68][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[68][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[71][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[64][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[65][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[63][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[69][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[70][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[65][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[68][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[73][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[73][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[75][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[77][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[72][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[74][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[79][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[70][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[6][23]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[75][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[71][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[77][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[78][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[79][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[74][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[79][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[67][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[68][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[76][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[65][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[66][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[64][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[72][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[74][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[74][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[67][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[64][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[66][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[76][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[66][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[67][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[70][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[72][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[6][7]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[75][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[6][31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[66][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[70][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[64][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[80][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[86][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[8][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[8][31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[88][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[84][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[90][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[91][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[82][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[87][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[80][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[81][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[82][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[80][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[83][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[84][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[84][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[86][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[86][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[87][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[82][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[85][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[88][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[89][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[90][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[82][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[85][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[90][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[91][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[92][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[92][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[8][23]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[91][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[93][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[93][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[83][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[81][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[87][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[93][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[7][31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[89][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[92][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[7][7]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[84][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[7][23]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[81][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[8][7]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[92][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[88][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[94][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[94][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[86][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[80][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[83][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[7][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[85][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[88][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[89][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[90][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[94][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[96][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[97][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[97][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[95][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[96][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[9][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[96][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[94][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[9][7]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[95][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[9][23]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[95][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[96][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[97][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[97][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/p_5_out[26]                                                                                                                                                                          |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/p_5_out__0[7]                                                                                                                                                                        |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/p_5_out__0[21]                                                                                                                                                                       |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/p_5_out[8]                                                                                                                                                                           |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/p_5_out[2]                                                                                                                                                                           |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/p_5_out__0[31]                                                                                                                                                                       |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/p_5_out[17]                                                                                                                                                                          |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/p_5_out__0[15]                                                                                                                                                                       |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1TxProc/txload_cnt_reg[7]                                                                                                                                                           | design_1_i/hw0_0/inst/s1TxProc/txload_f_reg_inv_n_0                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/txSysData1/sel                                                                                                                                                                       | design_1_i/hw0_0/inst/txSysData1/txSysData1_load_w                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2TxProc/txload_cnt_reg[7]                                                                                                                                                       | design_1_i/hw0_0/inst/hostS2TxProc/txload_f_reg_inv_n_0                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/localWgSampleCnt[7]_i_2_n_0                                                                                                                                                          | design_1_i/hw0_0/inst/localWgSampleCnt                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1TxProc/txload_cnt_reg[7]                                                                                                                                                       | design_1_i/hw0_0/inst/hostS1TxProc/txload_f_reg_inv_n_0                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1SyncPreDataGate_f_reg_n_0                                                                                                                                                          | design_1_i/hw0_0/inst/s1TxProc/clk4mHCnt                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1RxPackHTimeCnt_reg[7]                                                                                                                                                              | design_1_i/hw0_0/inst/s1RxProc/p_13_in                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              8 |         2.67 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[23][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[10][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                6 |             10 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1TxProc/txBitCnt                                                                                                                                                                | design_1_i/hw0_0/inst/hostS1TxProc/SR[0]                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                             |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1RxProc/s1RxPackHTimeCnt_reg[0]_0                                                                                                                                                   |                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1VideoGateDelayTimeCnt                                                                                                                                                              |                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1RxProc/E[0]                                                                                                                                                                        |                                                                                                                                                                                          |                2 |             13 |         6.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1VideoGateDelayTimeCnt[14]_i_2_n_0                                                                                                                                                  | design_1_i/hw0_0/inst/s1VideoGateDelayTimeCnt                                                                                                                                            |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1RxProc/s1SyncRespDelayTimeCnt_reg_12_sn_1                                                                                                                                          |                                                                                                                                                                                          |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostVideoGateDelayTimeCnt                                                                                                                                                            | design_1_i/hw0_0/inst/hostVideoGateDelayTimeCnt[19]_i_1_n_0                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1TxProc/txEnd_f_reg_1                                                                                                                                                           | design_1_i/hw0_0/inst/hostS1TxProc/hostS1TxEnd_ff_reg                                                                                                                                    |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2RxProc/hostS2RxPack_w                                                                                                                                                          | design_1_i/hw0_0/inst/hostS2RxProc/hostS2RxGateTimeCnt                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1RxProc/p_13_in                                                                                                                                                                     | design_1_i/hw0_0/inst/s1RxProc/s1SyncPreDataGate_f15_out                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2TxProc/txd4[0]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1RxProc/rxchk[15]_i_1__2_n_0                                                                                                                                                        |                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1RxProc/s1RxPackHTimeCnt_reg_0_sn_1                                                                                                                                                 |                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostVideoGatePulseWidth[19]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1TxProc/txd4[0]_i_1__2_n_0                                                                                                                                                          |                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1TxProc/txload_f_reg_inv_n_0                                                                                                                                                        |                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/txSysData1/txd4[0]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                            |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rxSysData1/rxchk[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1RxProc/hostS1RxCnt                                                                                                                                                             | design_1_i/hw0_0/inst/rmem[6][15]__0_i_1_n_0                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1RxProc/hostS1RxGateDelayTimeCnt_reg_9_sn_1                                                                                                                                     |                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[6][15]__0_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1RxProc/rxPack_f_reg_0                                                                                                                                                          | design_1_i/hw0_0/inst/hostS1RxProc/hostS1RxGateTimeCnt                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1RxProc/rxchk[15]_i_1__1_n_0                                                                                                                                                    |                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2RxProc/hostS2RxGateDelayTimeCnt_reg_15_sn_1                                                                                                                                    |                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1RxGateHTimeCnt[0]_i_2_n_0                                                                                                                                                      | design_1_i/hw0_0/inst/clear__0                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2RxProc/rxchk[15]_i_1__0_n_0                                                                                                                                                    |                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostPreDataGate_f_reg_n_0                                                                                                                                                            | design_1_i/hw0_0/inst/hostS1TxProc/SR[0]                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2RxGateHTimeCnt[0]_i_2_n_0                                                                                                                                                      | design_1_i/hw0_0/inst/hostS2RxGateHTimeCnt[0]_i_1_n_0                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         |                                                                                                                                                                                                            | design_1_i/hw0_0/inst/txSysPreDataTimeCnt0                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/wgTimeClk[0]_i_1_n_0                                                                                                                                                                 | design_1_i/hw0_0/inst/s1WgTrigGate_f_reg_n_0                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hw0_0/inst/mem[17][7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1TxProc/txd4[0]_i_1__1_n_0                                                                                                                                                      |                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1VideoGateDelayTime[19]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                          |                9 |             20 |         2.22 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostWgTrigGateDelayTime[19]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                          |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostVideoGateDelayTime[19]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                          |               13 |             20 |         1.54 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostWgTrigGateWidthTimeCnt                                                                                                                                                           | design_1_i/hw0_0/inst/hostVideoGateWidthTimeCnt[0]_i_1_n_0                                                                                                                               |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostWgTrigGateWidthTimeCnt                                                                                                                                                           | design_1_i/hw0_0/inst/hostVideoGatePulseWidth[19]_i_1_n_0                                                                                                                                |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1WgTrigGateDelayTime[19]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                          |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         |                                                                                                                                                                                                            | design_1_i/hw0_0/inst/s1VideoGate_f1                                                                                                                                                     |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         |                                                                                                                                                                                                            | design_1_i/hw0_0/inst/s1WgTrigGateWidthTimeCnt0                                                                                                                                          |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/wgRfoutTimeCnt[0]_i_2_n_0                                                                                                                                                            | design_1_i/hw0_0/inst/wgRfoutTimeCnt                                                                                                                                                     |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                8 |             21 |         2.62 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/wgActTimeCnt1                                                                                                                                                                        | design_1_i/hw0_0/inst/p_1_out[2]                                                                                                                                                         |                6 |             22 |         3.67 |
|  design_1_i/hw0_0/inst/hostWgPreDataGate_f_reg_i_2_n_0      |                                                                                                                                                                                                            |                                                                                                                                                                                          |                8 |             23 |         2.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                               |                9 |             23 |         2.56 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/localWgSampleAddr1                                                                                                                                                                   |                                                                                                                                                                                          |                7 |             23 |         3.29 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                    |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/wgActTimeCnt[0]_i_2_n_0                                                                                                                                                              | design_1_i/hw0_0/inst/wgActTimeCnt                                                                                                                                                       |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/wgActWaitTimeCnt[0]_i_2_n_0                                                                                                                                                          | design_1_i/hw0_0/inst/hostInhibit_f                                                                                                                                                      |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1CommDeltaTime                                                                                                                                                                      |                                                                                                                                                                                          |               13 |             24 |         1.85 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s2CommTime[23]_i_2_n_0                                                                                                                                                               | design_1_i/hw0_0/inst/s2CommTime[23]_i_1_n_0                                                                                                                                             |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[4][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |               14 |             24 |         1.71 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s2CommDeltaTime[23]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                          |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s2CommDelayTime[0]_i_2_n_0                                                                                                                                                           | design_1_i/hw0_0/inst/s2CommDelayTime[0]_i_1_n_0                                                                                                                                         |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[5][23]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |               12 |             24 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/localWgPriTime0                                                                                                                                                                      | design_1_i/hw0_0/inst/localWgPriTime[27]_i_1_n_0                                                                                                                                         |               12 |             24 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1CommDelayTime[0]_i_2_n_0                                                                                                                                                           | design_1_i/hw0_0/inst/s1CommDelayTime[0]_i_1_n_0                                                                                                                                         |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1CommTime[23]_i_2_n_0                                                                                                                                                               | design_1_i/hw0_0/inst/s1CommTime[23]_i_1_n_0                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[12][23]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                         |               10 |             26 |         2.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                         |                7 |             27 |         3.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                         |               10 |             27 |         2.70 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                         |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                         |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         |                                                                                                                                                                                                            | design_1_i/hw0_0/inst/clear                                                                                                                                                              |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                         |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/wgRfoutEndTime[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                          |                9 |             29 |         3.22 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/spEmuWgPriTime[27]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                          |                6 |             30 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                            |                9 |             30 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/wgTrigEndTime[16]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                          |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               20 |             31 |         1.55 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[56][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[51][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[49][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[61][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[55][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[59][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[58][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[60][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[48][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[54][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[53][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[63][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/sel                                                                                                                                                                                  | design_1_i/hw0_0/inst/rmem[40][5]_i_1_n_0                                                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                             |               32 |             32 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                        | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                   | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       |                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                   |               16 |             32 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[38][31]_i_2_n_0                                                                                                                                                                 | design_1_i/hw0_0/inst/rmem[38][31]_i_1_n_0                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[32][31]__0_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         |                                                                                                                                                                                                            | design_1_i/hw0_0/inst/rmem[37][31]_i_1_n_0                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[39][31]_i_2_n_0                                                                                                                                                                 | design_1_i/hw0_0/inst/rmem[39][31]_i_1_n_0                                                                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[62][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_1[0]                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         |                                                                                                                                                                                                            | design_1_i/hw0_0/inst/spEmuPreDataGateTimeCnt                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[50][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[52][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[57][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                                                          |                6 |             33 |         5.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1RxProc/rxData0                                                                                                                                                                     |                                                                                                                                                                                          |                8 |             36 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/localWgPriTime0                                                                                                                                                                      |                                                                                                                                                                                          |               15 |             38 |         2.53 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2TxProc/txload_f_reg_inv_n_0                                                                                                                                                    |                                                                                                                                                                                          |               14 |             40 |         2.86 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1TxProc/txload_f_reg_inv_n_0                                                                                                                                                    |                                                                                                                                                                                          |               13 |             40 |         3.08 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostPreDataGate_f                                                                                                                                                                    |                                                                                                                                                                                          |               11 |             46 |         4.18 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      |                                                                                                                                                                                          |               16 |             47 |         2.94 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1CommTime1[23]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                          |               12 |             48 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[37][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                          |               14 |             64 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/txSysData1/txSysData1_load_w                                                                                                                                                         |                                                                                                                                                                                          |               27 |             64 |         2.37 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rxSysData1/rxData0                                                                                                                                                                   |                                                                                                                                                                                          |               22 |             64 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/s1TxProc/txbuf13[15]_i_1__2_n_0                                                                                                                                                      |                                                                                                                                                                                          |               23 |             64 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1RxProc/rxData0                                                                                                                                                                 |                                                                                                                                                                                          |               21 |             64 |         3.05 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2RxProc/rxData0                                                                                                                                                                 |                                                                                                                                                                                          |               21 |             64 |         3.05 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                                                          |               10 |             75 |         7.50 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  |                                                                                                                                                                                                            |                                                                                                                                                                                          |               32 |             80 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               37 |             91 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/txSysPreDataTimeCnt0                                                                                                                                                                 |                                                                                                                                                                                          |               30 |             96 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                          |               12 |             96 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS1TxProc/txbuf13[15]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                          |               23 |            112 |         4.87 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/hostS2TxProc/txbuf13[15]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                          |               23 |            112 |         4.87 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[8][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |               35 |            113 |         3.23 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rmem[3][31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                          |               33 |            113 |         3.42 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         |                                                                                                                                                                                                            |                                                                                                                                                                                          |               59 |            123 |         2.08 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/rxSysData1/E[0]                                                                                                                                                                      |                                                                                                                                                                                          |               34 |            128 |         3.76 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                           |                                                                                                                                                                                          |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               75 |            155 |         2.07 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/txSysData1/txbuf13[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               47 |            160 |         3.40 |
|  design_1_i/hw0_0/inst/s1TxProc/txBitClk_f_reg_n_0_BUFG     |                                                                                                                                                                                                            |                                                                                                                                                                                          |               31 |            178 |         5.74 |
|  design_1_i/hw0_0/inst/hostS1TxProc/txBitClk_f_reg_n_0_BUFG |                                                                                                                                                                                                            |                                                                                                                                                                                          |               32 |            178 |         5.56 |
|  design_1_i/hw0_0/inst/hostS2TxProc/txBitClk_f_reg_n_0_BUFG |                                                                                                                                                                                                            |                                                                                                                                                                                          |               35 |            178 |         5.09 |
|  design_1_i/hw0_0/inst/txSysData1/txSysData1_clk_w_BUFG     |                                                                                                                                                                                                            |                                                                                                                                                                                          |               66 |            182 |         2.76 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               87 |            221 |         2.54 |
|  design_1_i/hw0_0/inst/rxSysData1/rxSysData1_clk_w_BUFG     |                                                                                                                                                                                                            |                                                                                                                                                                                          |               69 |            257 |         3.72 |
|  design_1_i/hw0_0/inst/hostS2RxProc/rxClk4m_f_reg_n_0_BUFG  |                                                                                                                                                                                                            |                                                                                                                                                                                          |               63 |            257 |         4.08 |
|  design_1_i/hw0_0/inst/s1RxProc/s1RxClk4m_w_BUFG            |                                                                                                                                                                                                            |                                                                                                                                                                                          |               64 |            257 |         4.02 |
|  design_1_i/hw0_0/inst/hostS1RxProc/hostS1RxClk4m_w_BUFG    |                                                                                                                                                                                                            |                                                                                                                                                                                          |               68 |            257 |         3.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            |                                                                                                                                                                                          |              153 |            363 |         2.37 |
|  design_1_i/clk_wiz_1/inst/clk_out2                         | design_1_i/hw0_0/inst/memSaveBuf10                                                                                                                                                                         |                                                                                                                                                                                          |              807 |           2712 |         3.36 |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


