--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml controlador.twx controlador.ncd -o controlador.twr
controlador.pcf -ucf controlador.ucf

Design file:              controlador.ncd
Physical constraint file: controlador.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
b           |    0.739(R)|    0.612(R)|clk_BUFGP         |   0.000|
g           |    1.039(R)|    0.373(R)|clk_BUFGP         |   0.000|
r           |    1.155(R)|    0.280(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
colores<0>  |    9.073(R)|clk_BUFGP         |   0.000|
colores<1>  |    9.574(R)|clk_BUFGP         |   0.000|
colores<2>  |   10.002(R)|clk_BUFGP         |   0.000|
hsync       |    9.746(R)|clk_BUFGP         |   0.000|
p_tick      |    9.518(R)|clk_BUFGP         |   0.000|
pixel_x<0>  |    8.564(R)|clk_BUFGP         |   0.000|
pixel_x<1>  |    8.809(R)|clk_BUFGP         |   0.000|
pixel_x<2>  |    9.940(R)|clk_BUFGP         |   0.000|
pixel_x<3>  |    7.986(R)|clk_BUFGP         |   0.000|
pixel_x<4>  |    9.347(R)|clk_BUFGP         |   0.000|
pixel_x<5>  |    8.143(R)|clk_BUFGP         |   0.000|
pixel_x<6>  |    8.532(R)|clk_BUFGP         |   0.000|
pixel_x<7>  |    8.497(R)|clk_BUFGP         |   0.000|
pixel_x<8>  |    8.531(R)|clk_BUFGP         |   0.000|
pixel_x<9>  |    9.324(R)|clk_BUFGP         |   0.000|
pixel_y<0>  |    7.759(R)|clk_BUFGP         |   0.000|
pixel_y<1>  |    7.250(R)|clk_BUFGP         |   0.000|
pixel_y<2>  |    8.093(R)|clk_BUFGP         |   0.000|
pixel_y<3>  |    7.824(R)|clk_BUFGP         |   0.000|
pixel_y<4>  |    7.796(R)|clk_BUFGP         |   0.000|
pixel_y<5>  |    7.235(R)|clk_BUFGP         |   0.000|
pixel_y<6>  |    8.470(R)|clk_BUFGP         |   0.000|
pixel_y<7>  |    8.478(R)|clk_BUFGP         |   0.000|
pixel_y<8>  |    8.776(R)|clk_BUFGP         |   0.000|
pixel_y<9>  |    8.360(R)|clk_BUFGP         |   0.000|
text_on<0>  |   10.958(R)|clk_BUFGP         |   0.000|
video_on    |   12.145(R)|clk_BUFGP         |   0.000|
vsync       |   11.024(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.941|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Aug 25 14:36:20 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 180 MB



