# VLSI2

#RAM CELL

module ram(  
input clk,  
input [5:0] addr,  
input [7:0] data_in,  
input write_en,  
output [7:0] data_out  
);  
reg [5:0]read_addr;  
reg [7:0]ram[63:0];  
always @ (posedge clk)  
begin  
if (write_en==1)  
ram[addr]=data_in;  
read_addr=addr;  
end  
assign data_out=ram[read_addr];  
endmodule
