0.6
2018.3
Dec  6 2018
23:39:36
/home/sam-admin/git/Training/HLS_Assignments/A6/codes/Assignment6/solution1/sim/verilog/a6.autotb.v,1680624681,systemVerilog,,,,apatb_a6_top,/tools/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Assignments/A6/codes/Assignment6/solution1/sim/verilog/a6.v,1680624613,systemVerilog,,,,a6,/tools/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
