
---------- Begin Simulation Statistics ----------
host_inst_rate                                 362027                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402748                       # Number of bytes of host memory used
host_seconds                                    55.24                       # Real time elapsed on the host
host_tick_rate                              326682721                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.018047                       # Number of seconds simulated
sim_ticks                                 18047459500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3336101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 24158.212085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 20929.384478                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3244553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     2211636000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.027442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                91548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              7473                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1759638000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.025202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           84075                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2822830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 26783.555155                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 23873.867691                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2818397                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     118731500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.001570                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                4433                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              789                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     86972500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.001291                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           3643                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 77113.013699                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  69.704308                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             146                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     11258500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6158931                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 24279.466769                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 21051.671265                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6062950                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      2330367500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.015584                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 95981                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               8262                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1846610500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.014242                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            87718                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.980764                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1004.302164                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6158931                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 24279.466769                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 21051.671265                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6062950                       # number of overall hits
system.cpu.dcache.overall_miss_latency     2330367500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.015584                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                95981                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              8262                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1846610500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.014242                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           87718                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  85972                       # number of replacements
system.cpu.dcache.sampled_refs                  86996                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1004.302164                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6063996                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           502102454000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     3600                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       1                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           1                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12258709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        48000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 57428.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12258697                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         576000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   12                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       402000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               7                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        23500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1532337.125000                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        23500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12258709                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        48000                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 57428.571429                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12258697                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          576000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    12                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       402000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                7                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012631                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.467179                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12258709                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        48000                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 57428.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12258697                       # number of overall hits
system.cpu.icache.overall_miss_latency         576000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   12                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       402000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      8                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.467179                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12258697                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 84678.916013                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      9858573439                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                116423                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     79968.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 69833.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2905                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency              1279500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.005478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         16                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency         1047500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.005135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    15                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      84083                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       80642.064373                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  65327.256271                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          72370                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              944560500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.139303                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        11713                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       111                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         757861500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.137971                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   11601                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     723                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    73125.864454                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 57397.648686                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            52870000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       723                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       41498500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  723                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     3600                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         3600                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.593051                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       87004                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        80641.145878                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   65333.075069                       # average overall mshr miss latency
system.l2.demand_hits                           75275                       # number of demand (read+write) hits
system.l2.demand_miss_latency               945840000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.134810                       # miss rate for demand accesses
system.l2.demand_misses                         11729                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        111                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          758909000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.133511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    11616                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.869271                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.016486                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  14242.143579                       # Average occupied blocks per context
system.l2.occ_blocks::1                    270.108471                       # Average occupied blocks per context
system.l2.overall_accesses                      87004                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       80641.145878                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  82923.815705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          75275                       # number of overall hits
system.l2.overall_miss_latency              945840000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.134810                       # miss rate for overall accesses
system.l2.overall_misses                        11729                       # number of overall misses
system.l2.overall_mshr_hits                       111                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       10617482439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.471645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  128039                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.194240                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         22614                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         3911                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted              57                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       121569                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           117246                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          355                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         111710                       # number of replacements
system.l2.sampled_refs                         127753                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      14512.252050                       # Cycle average of tags in use
system.l2.total_refs                            75764                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             2534                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2972120                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2969257                       # DTB hits
system.switch_cpus.dtb.data_misses               2863                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1546660                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1543848                       # DTB read hits
system.switch_cpus.dtb.read_misses               2812                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1425460                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1425409                       # DTB write hits
system.switch_cpus.dtb.write_misses                51                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10002866                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10002865                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27498330                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2972120                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2087369                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2150950                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       163038                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2180010                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2338496                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1623752                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        91163                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      7897493                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.316685                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.768694                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3316136     41.99%     41.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2846127     36.04%     78.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       168196      2.13%     80.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        74013      0.94%     81.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       757674      9.59%     90.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       634622      8.04%     98.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         6094      0.08%     98.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         3468      0.04%     98.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        91163      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      7897493                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10398508                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1606582                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3004003                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       163035                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10398508                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2980482                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.859659                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.859659                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       101765                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          441                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       154568                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     14604533                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      4516797                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3275531                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       502817                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:UnblockCycles         3399                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3573383                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3566644                       # DTB hits
system.switch_cpus_1.dtb.data_misses             6739                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1927837                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1921349                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             6488                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1645546                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1645295                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             251                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2338496                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2255842                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             5575856                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        43532                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             14852663                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        179335                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.272026                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2255842                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2087369                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.727739                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      8400310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.768109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.701196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        5080296     60.48%     60.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         798932      9.51%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         173508      2.07%     72.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          56387      0.67%     72.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         565401      6.73%     79.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         658596      7.84%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          29988      0.36%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         494574      5.89%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         542628      6.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      8400310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                196278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2005687                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              887184                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.394772                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3573383                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1645546                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8775828                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11914087                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.766263                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6724592                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.385909                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11923243                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       176595                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles          7891                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2016007                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       400489                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1721737                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     13473923                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1927837                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       154919                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11990278                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           83                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       502817                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles          152                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked          778                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       128393                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses        10669                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        13148                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       409424                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       324315                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        13148                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        28771                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       147824                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.163252                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.163252                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8533482     70.26%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1942802     16.00%     86.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1668914     13.74%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12145198                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         4855                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000400                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         4850     99.90%     99.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     99.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     99.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     99.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     99.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     99.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     99.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     99.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     99.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead            5      0.10%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      8400310                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.445804                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.313434                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2275843     27.09%     27.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2558288     30.45%     57.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2344626     27.91%     85.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       192090      2.29%     87.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       862131     10.26%     98.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       135937      1.62%     99.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        26665      0.32%     99.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4651      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8           79      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      8400310                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.412793                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12586739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12145198                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2295245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         1924                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       814421                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2255843                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2255842                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       615710                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       552949                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2016007                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1721737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                8596588                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        80906                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6978824                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents          296                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4570081                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        18891                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         4186                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19105401                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14389621                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9392517                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3224564                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       502817                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles        21941                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      2413680                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts        45421                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  2253                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
