<stg><name>hwfreqscale_simple_adder</name>


<trans_list>

<trans id="27" from="1" to="2">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="2" to="3">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="2" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %input2_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %input2) nounwind

]]></node>
<StgValue><ssdm name="input2_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="2" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %input1_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %input1) nounwind

]]></node>
<StgValue><ssdm name="input1_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %input2_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %input2) nounwind

]]></node>
<StgValue><ssdm name="input2_read"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %input1_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %input1) nounwind

]]></node>
<StgValue><ssdm name="input1_read"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %output_assign = add i32 %input2_read, %input1_read

]]></node>
<StgValue><ssdm name="output_assign"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="2" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  call void @_ssdm_op_Write.ap_none.i32P(i32* %output_r, i32 %output_assign) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  call void @_ssdm_op_Write.ap_none.i32P(i32* %frequency_value, i32 42) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input1) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input2) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_r) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %frequency_value) nounwind, !map !16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([25 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [18 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecWire(i32 %input1, [8 x i8]* @p_str3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecIFCore(i32 %input1, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [18 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecWire(i32 %input2, [8 x i8]* @p_str3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecIFCore(i32 %input2, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [18 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecWire(i32* %output_r, [8 x i8]* @p_str3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecWire(i32* %frequency_value, [8 x i8]* @p_str3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  call void @_ssdm_op_Write.ap_none.i32P(i32* %output_r, i32 %output_assign) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_r, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [18 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  call void @_ssdm_op_Write.ap_none.i32P(i32* %frequency_value, i32 42) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0">
<![CDATA[
:18  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="29" name="input1" dir="0" iftype="0">
<core>AXI4LiteS</core><StgValue><ssdm name="input1"/></StgValue>
</port>
<port id="30" name="input2" dir="0" iftype="0">
<core>AXI4LiteS</core><StgValue><ssdm name="input2"/></StgValue>
</port>
<port id="31" name="output_r" dir="1" iftype="0">
<core>AXI4LiteS</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
<port id="32" name="frequency_value" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="frequency_value"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="34" from="_ssdm_op_Read.ap_none.i32" to="input2_read" fromId="33" toId="4">
</dataflow>
<dataflow id="35" from="input2" to="input2_read" fromId="30" toId="4">
</dataflow>
<dataflow id="36" from="_ssdm_op_Read.ap_none.i32" to="input1_read" fromId="33" toId="5">
</dataflow>
<dataflow id="37" from="input1" to="input1_read" fromId="29" toId="5">
</dataflow>
<dataflow id="38" from="_ssdm_op_Read.ap_none.i32" to="input2_read" fromId="33" toId="6">
</dataflow>
<dataflow id="39" from="input2" to="input2_read" fromId="30" toId="6">
</dataflow>
<dataflow id="40" from="_ssdm_op_Read.ap_none.i32" to="input1_read" fromId="33" toId="7">
</dataflow>
<dataflow id="41" from="input1" to="input1_read" fromId="29" toId="7">
</dataflow>
<dataflow id="42" from="input2_read" to="output_assign" fromId="6" toId="8">
</dataflow>
<dataflow id="43" from="input1_read" to="output_assign" fromId="7" toId="8">
</dataflow>
<dataflow id="45" from="_ssdm_op_Write.ap_none.i32P" to="stg_9" fromId="44" toId="9">
</dataflow>
<dataflow id="46" from="output_r" to="stg_9" fromId="31" toId="9">
</dataflow>
<dataflow id="47" from="output_assign" to="stg_9" fromId="8" toId="9">
</dataflow>
<dataflow id="48" from="_ssdm_op_Write.ap_none.i32P" to="stg_10" fromId="44" toId="10">
</dataflow>
<dataflow id="49" from="frequency_value" to="stg_10" fromId="32" toId="10">
</dataflow>
<dataflow id="51" from="stg_50" to="stg_10" fromId="50" toId="10">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecBitsMap" to="stg_11" fromId="52" toId="11">
</dataflow>
<dataflow id="54" from="input1" to="stg_11" fromId="29" toId="11">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecBitsMap" to="stg_12" fromId="52" toId="12">
</dataflow>
<dataflow id="56" from="input2" to="stg_12" fromId="30" toId="12">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecBitsMap" to="stg_13" fromId="52" toId="13">
</dataflow>
<dataflow id="58" from="output_r" to="stg_13" fromId="31" toId="13">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecBitsMap" to="stg_14" fromId="52" toId="14">
</dataflow>
<dataflow id="60" from="frequency_value" to="stg_14" fromId="32" toId="14">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecTopModule" to="stg_15" fromId="61" toId="15">
</dataflow>
<dataflow id="64" from="str" to="stg_15" fromId="63" toId="15">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecIFCore" to="stg_16" fromId="65" toId="16">
</dataflow>
<dataflow id="68" from="stg_67" to="stg_16" fromId="67" toId="16">
</dataflow>
<dataflow id="70" from="p_str" to="stg_16" fromId="69" toId="16">
</dataflow>
<dataflow id="72" from="p_str1" to="stg_16" fromId="71" toId="16">
</dataflow>
<dataflow id="73" from="p_str" to="stg_16" fromId="69" toId="16">
</dataflow>
<dataflow id="74" from="p_str" to="stg_16" fromId="69" toId="16">
</dataflow>
<dataflow id="75" from="p_str" to="stg_16" fromId="69" toId="16">
</dataflow>
<dataflow id="77" from="p_str2" to="stg_16" fromId="76" toId="16">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecWire" to="stg_17" fromId="78" toId="17">
</dataflow>
<dataflow id="80" from="input1" to="stg_17" fromId="29" toId="17">
</dataflow>
<dataflow id="82" from="p_str3" to="stg_17" fromId="81" toId="17">
</dataflow>
<dataflow id="84" from="stg_83" to="stg_17" fromId="83" toId="17">
</dataflow>
<dataflow id="85" from="stg_83" to="stg_17" fromId="83" toId="17">
</dataflow>
<dataflow id="86" from="stg_67" to="stg_17" fromId="67" toId="17">
</dataflow>
<dataflow id="87" from="p_str" to="stg_17" fromId="69" toId="17">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecIFCore" to="stg_18" fromId="65" toId="18">
</dataflow>
<dataflow id="89" from="input1" to="stg_18" fromId="29" toId="18">
</dataflow>
<dataflow id="90" from="p_str" to="stg_18" fromId="69" toId="18">
</dataflow>
<dataflow id="91" from="p_str1" to="stg_18" fromId="71" toId="18">
</dataflow>
<dataflow id="92" from="p_str" to="stg_18" fromId="69" toId="18">
</dataflow>
<dataflow id="93" from="p_str" to="stg_18" fromId="69" toId="18">
</dataflow>
<dataflow id="94" from="p_str" to="stg_18" fromId="69" toId="18">
</dataflow>
<dataflow id="95" from="p_str2" to="stg_18" fromId="76" toId="18">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecWire" to="stg_19" fromId="78" toId="19">
</dataflow>
<dataflow id="97" from="input2" to="stg_19" fromId="30" toId="19">
</dataflow>
<dataflow id="98" from="p_str3" to="stg_19" fromId="81" toId="19">
</dataflow>
<dataflow id="99" from="stg_83" to="stg_19" fromId="83" toId="19">
</dataflow>
<dataflow id="100" from="stg_83" to="stg_19" fromId="83" toId="19">
</dataflow>
<dataflow id="101" from="stg_67" to="stg_19" fromId="67" toId="19">
</dataflow>
<dataflow id="102" from="p_str" to="stg_19" fromId="69" toId="19">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecIFCore" to="stg_20" fromId="65" toId="20">
</dataflow>
<dataflow id="104" from="input2" to="stg_20" fromId="30" toId="20">
</dataflow>
<dataflow id="105" from="p_str" to="stg_20" fromId="69" toId="20">
</dataflow>
<dataflow id="106" from="p_str1" to="stg_20" fromId="71" toId="20">
</dataflow>
<dataflow id="107" from="p_str" to="stg_20" fromId="69" toId="20">
</dataflow>
<dataflow id="108" from="p_str" to="stg_20" fromId="69" toId="20">
</dataflow>
<dataflow id="109" from="p_str" to="stg_20" fromId="69" toId="20">
</dataflow>
<dataflow id="110" from="p_str2" to="stg_20" fromId="76" toId="20">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecWire" to="stg_21" fromId="78" toId="21">
</dataflow>
<dataflow id="112" from="output_r" to="stg_21" fromId="31" toId="21">
</dataflow>
<dataflow id="113" from="p_str3" to="stg_21" fromId="81" toId="21">
</dataflow>
<dataflow id="114" from="stg_83" to="stg_21" fromId="83" toId="21">
</dataflow>
<dataflow id="115" from="stg_83" to="stg_21" fromId="83" toId="21">
</dataflow>
<dataflow id="116" from="stg_67" to="stg_21" fromId="67" toId="21">
</dataflow>
<dataflow id="117" from="p_str" to="stg_21" fromId="69" toId="21">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecWire" to="stg_22" fromId="78" toId="22">
</dataflow>
<dataflow id="119" from="frequency_value" to="stg_22" fromId="32" toId="22">
</dataflow>
<dataflow id="120" from="p_str3" to="stg_22" fromId="81" toId="22">
</dataflow>
<dataflow id="121" from="stg_83" to="stg_22" fromId="83" toId="22">
</dataflow>
<dataflow id="122" from="stg_83" to="stg_22" fromId="83" toId="22">
</dataflow>
<dataflow id="123" from="stg_67" to="stg_22" fromId="67" toId="22">
</dataflow>
<dataflow id="124" from="p_str" to="stg_22" fromId="69" toId="22">
</dataflow>
<dataflow id="125" from="_ssdm_op_Write.ap_none.i32P" to="stg_23" fromId="44" toId="23">
</dataflow>
<dataflow id="126" from="output_r" to="stg_23" fromId="31" toId="23">
</dataflow>
<dataflow id="127" from="output_assign" to="stg_23" fromId="8" toId="23">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecIFCore" to="stg_24" fromId="65" toId="24">
</dataflow>
<dataflow id="129" from="output_r" to="stg_24" fromId="31" toId="24">
</dataflow>
<dataflow id="130" from="p_str" to="stg_24" fromId="69" toId="24">
</dataflow>
<dataflow id="131" from="p_str1" to="stg_24" fromId="71" toId="24">
</dataflow>
<dataflow id="132" from="p_str" to="stg_24" fromId="69" toId="24">
</dataflow>
<dataflow id="133" from="p_str" to="stg_24" fromId="69" toId="24">
</dataflow>
<dataflow id="134" from="p_str" to="stg_24" fromId="69" toId="24">
</dataflow>
<dataflow id="135" from="p_str2" to="stg_24" fromId="76" toId="24">
</dataflow>
<dataflow id="136" from="_ssdm_op_Write.ap_none.i32P" to="stg_25" fromId="44" toId="25">
</dataflow>
<dataflow id="137" from="frequency_value" to="stg_25" fromId="32" toId="25">
</dataflow>
<dataflow id="138" from="stg_50" to="stg_25" fromId="50" toId="25">
</dataflow>
</dataflows>


</stg>
