<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p64" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_64{left:628px;bottom:1140px;letter-spacing:-0.12px;}
#t2_64{left:654px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t3_64{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_64{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_64{left:124px;bottom:1083px;letter-spacing:0.11px;}
#t6_64{left:178px;bottom:1083px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t7_64{left:138px;bottom:1046px;letter-spacing:0.1px;}
#t8_64{left:138px;bottom:1028px;letter-spacing:0.11px;word-spacing:-0.16px;}
#t9_64{left:325px;bottom:1028px;letter-spacing:0.17px;}
#ta_64{left:356px;bottom:1028px;letter-spacing:0.1px;word-spacing:-0.16px;}
#tb_64{left:578px;bottom:1028px;letter-spacing:0.13px;}
#tc_64{left:621px;bottom:1025px;letter-spacing:0.2px;}
#td_64{left:637px;bottom:1028px;letter-spacing:0.09px;word-spacing:-0.14px;}
#te_64{left:138px;bottom:1007px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tf_64{left:138px;bottom:970px;letter-spacing:0.09px;}
#tg_64{left:138px;bottom:952px;letter-spacing:0.09px;word-spacing:-0.12px;}
#th_64{left:138px;bottom:933px;letter-spacing:0.09px;word-spacing:-0.16px;}
#ti_64{left:138px;bottom:915px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tj_64{left:138px;bottom:897px;letter-spacing:0.09px;word-spacing:-0.09px;}
#tk_64{left:138px;bottom:878px;letter-spacing:0.1px;}
#tl_64{left:138px;bottom:860px;letter-spacing:0.08px;word-spacing:0.01px;}
#tm_64{left:138px;bottom:842px;letter-spacing:0.1px;word-spacing:0.02px;}
#tn_64{left:138px;bottom:823px;letter-spacing:0.09px;word-spacing:0.03px;}
#to_64{left:124px;bottom:790px;letter-spacing:0.12px;}
#tp_64{left:178px;bottom:790px;letter-spacing:0.11px;word-spacing:0.01px;}
#tq_64{left:138px;bottom:753px;letter-spacing:0.1px;}
#tr_64{left:138px;bottom:735px;letter-spacing:0.1px;word-spacing:0.01px;}
#ts_64{left:138px;bottom:717px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tt_64{left:138px;bottom:698px;letter-spacing:0.12px;}
#tu_64{left:138px;bottom:662px;letter-spacing:0.08px;word-spacing:0.02px;}
#tv_64{left:138px;bottom:643px;letter-spacing:0.1px;word-spacing:0.02px;}
#tw_64{left:138px;bottom:621px;letter-spacing:-0.23px;}
#tx_64{left:161px;bottom:628px;}
#ty_64{left:171px;bottom:621px;letter-spacing:0.09px;word-spacing:0.02px;}
#tz_64{left:137px;bottom:602px;letter-spacing:0.11px;}
#t10_64{left:137px;bottom:584px;letter-spacing:0.11px;word-spacing:-0.34px;}
#t11_64{left:137px;bottom:566px;letter-spacing:0.11px;word-spacing:0.02px;}
#t12_64{left:137px;bottom:529px;letter-spacing:0.1px;word-spacing:0.01px;}
#t13_64{left:137px;bottom:511px;letter-spacing:0.1px;}
#t14_64{left:137px;bottom:492px;letter-spacing:0.08px;word-spacing:0.01px;}
#t15_64{left:137px;bottom:474px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t16_64{left:124px;bottom:440px;letter-spacing:0.13px;}
#t17_64{left:178px;bottom:440px;letter-spacing:0.11px;word-spacing:0.04px;}
#t18_64{left:137px;bottom:404px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t19_64{left:137px;bottom:385px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1a_64{left:124px;bottom:352px;letter-spacing:0.12px;}
#t1b_64{left:191px;bottom:352px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1c_64{left:303px;bottom:317px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1d_64{left:412px;bottom:317px;letter-spacing:-0.17px;}
#t1e_64{left:303px;bottom:300px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1f_64{left:412px;bottom:300px;letter-spacing:-0.17px;}
#t1g_64{left:303px;bottom:283px;letter-spacing:-0.15px;}
#t1h_64{left:303px;bottom:267px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1i_64{left:412px;bottom:267px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1j_64{left:138px;bottom:230px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1k_64{left:138px;bottom:211px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1l_64{left:138px;bottom:193px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1m_64{left:138px;bottom:175px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1n_64{left:110px;bottom:138px;letter-spacing:-0.13px;}
#t1o_64{left:137px;bottom:138px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_64{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_64{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_64{font-size:15px;font-family:Helvetica-Bold_7mg;color:#000;}
.s4_64{font-size:15px;font-family:Times-Roman_au;color:#000;}
.s5_64{font-size:15px;font-family:Helvetica-Oblique_aw;color:#030;}
.s6_64{font-size:12px;font-family:Times-Italic_ay;color:#030;}
.s7_64{font-size:12px;font-family:Times-Roman_au;color:#000;}
.s8_64{font-size:14px;font-family:Courier_az;color:#000;}
.s9_64{font-size:14px;font-family:Times-Roman_au;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts64" type="text/css" >

@font-face {
	font-family: Courier_az;
	src: url("fonts/Courier_az.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_aw;
	src: url("fonts/Helvetica-Oblique_aw.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_ay;
	src: url("fonts/Times-Italic_ay.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg64Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg64" style="-webkit-user-select: none;"><object width="935" height="1210" data="64/64.svg" type="image/svg+xml" id="pdf64" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_64" class="t s1_64">5.3 </span><span id="t2_64" class="t s1_64">Jump and Branch Instructions </span>
<span id="t3_64" class="t s2_64">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span><span id="t4_64" class="t s2_64">64 </span>
<span id="t5_64" class="t s3_64">5.3.2.2 </span><span id="t6_64" class="t s3_64">Exceptions and Delay and Forbidden Slots </span>
<span id="t7_64" class="t s4_64">If an exception or interrupt prevents the completion of an instruction in a delay slot or forbidden slot, the hardware </span>
<span id="t8_64" class="t s4_64">reports an Exception PC (CP0 </span><span id="t9_64" class="t s5_64">EPC</span><span id="ta_64" class="t s4_64">) of the branch, with a status bit set (</span><span id="tb_64" class="t s5_64">Status </span>
<span id="tc_64" class="t s6_64">BD </span>
<span id="td_64" class="t s4_64">) to indicate that the exception was </span>
<span id="te_64" class="t s4_64">for the instruction in the delay slot of the branch. </span>
<span id="tf_64" class="t s4_64">By convention, if an exception or interrupt prevents the completion of an instruction in a branch delay or forbidden </span>
<span id="tg_64" class="t s4_64">slot, the branch instruction is re-executed and branch instructions must be restartable to permit this. In particular, pro- </span>
<span id="th_64" class="t s4_64">cedure calls must be restartable. To insure that a procedure call is restartable, procedure calls that have a delay slot or </span>
<span id="ti_64" class="t s4_64">forbidden slot (branch/jump-and-link instructions) should not use the register in which the return link is stored (usu- </span>
<span id="tj_64" class="t s4_64">ally GPR 31) as a source register. This applies to all branch/jump-and-link instructions that have both a slot (delay or </span>
<span id="tk_64" class="t s4_64">forbidden) and source registers, both for conditions (e.g., BGEZAL or BGEZALC) or for jump targets (JALR). This </span>
<span id="tl_64" class="t s4_64">does not apply to branch/jump-and-link instructions that do not have source registers (e.g., BAL, JAL, BALC). Nor </span>
<span id="tm_64" class="t s4_64">does it apply to the Release 6 unconditional compact jump-and-link (JIALC) instruction, which has a source register </span>
<span id="tn_64" class="t s4_64">but has neither a delay slot nor a forbidden slot. </span>
<span id="to_64" class="t s3_64">5.3.2.3 </span><span id="tp_64" class="t s3_64">Delay Slots and Forbidden Slots Performance Considerations </span>
<span id="tq_64" class="t s4_64">Delay slots and forbidden slots are dynamic, not static; that is, a branch instruction immediately following another </span>
<span id="tr_64" class="t s4_64">branch instruction is not necessarily in a delay or forbidden slot. Nevertheless, although adjacent control transfer </span>
<span id="ts_64" class="t s4_64">instructions are allowed in some situations, the hardware implementation often imposes a performance penalty on </span>
<span id="tt_64" class="t s4_64">them. </span>
<span id="tu_64" class="t s4_64">To optimize code, software should avoid generating code with adjacent CTIs, at least in the specific cases known to </span>
<span id="tv_64" class="t s4_64">cause performance problems, namely, two adjacent CTIs within the same 64-bit aligned block of instruction mem- </span>
<span id="tw_64" class="t s4_64">ory. </span>
<span id="tx_64" class="t s7_64">3 </span>
<span id="ty_64" class="t s4_64">Also, compilers should avoid placing data (that may look like a CTI if speculatively decoded as an instruction) </span>
<span id="tz_64" class="t s4_64">in the same 64-bit aligned block of instruction memory as an actual CTI. This constraint applies to processors with </span>
<span id="t10_64" class="t s4_64">hardware branch prediction that assumes the presence of only 1 CTI in a 64-bit aligned block of memory to minimize </span>
<span id="t11_64" class="t s4_64">storage requirements. </span>
<span id="t12_64" class="t s4_64">Keep in mind that implementations may have performance constraints that expand on the simple rules mentioned </span>
<span id="t13_64" class="t s4_64">here. For example, an implementation may have a performance problem if there are two frequently executed taken </span>
<span id="t14_64" class="t s4_64">branches within the same 16-byte aligned block of instruction memory. However, these problems are beyond the </span>
<span id="t15_64" class="t s4_64">scope of this document. </span>
<span id="t16_64" class="t s3_64">5.3.2.4 </span><span id="t17_64" class="t s3_64">Examples of Delay Slots and Forbidden Slots </span>
<span id="t18_64" class="t s4_64">The examples in this section describe legacy and new Release 6 compact branch and jump handling. The reader may </span>
<span id="t19_64" class="t s4_64">interchange branch and jump in the examples, where applicable. </span>
<span id="t1a_64" class="t s3_64">5.3.2.4.1 </span><span id="t1b_64" class="t s3_64">Statically Adjacent Branches (Generic Handling) </span>
<span id="t1c_64" class="t s8_64">Address A: </span><span id="t1d_64" class="t s8_64">Branch1 </span>
<span id="t1e_64" class="t s8_64">Address A+4: </span><span id="t1f_64" class="t s8_64">Branch2 </span>
<span id="t1g_64" class="t s8_64">... </span>
<span id="t1h_64" class="t s8_64">Address AA: </span><span id="t1i_64" class="t s8_64">Branch3 to A+4 </span>
<span id="t1j_64" class="t s4_64">In this example, Branch2 is statically adjacent to and below Branch1. However, Branch2 is not necessarily in </span>
<span id="t1k_64" class="t s4_64">Branch1’s delay or forbidden slot. If Branch2 is reached by a non-adjacent branch from Branch3, this has defined </span>
<span id="t1l_64" class="t s4_64">behavior, and a Reserved Instruction exception must not be signalled. Branch2 is only in Branch1’s delay or forbid- </span>
<span id="t1m_64" class="t s4_64">den slot if Branch1 is actually executed, and the semantics of Branch1 are such that the delay/forbidden slot </span>
<span id="t1n_64" class="t s9_64">3. </span><span id="t1o_64" class="t s9_64">Note: This rule is not the same as “no adjacent branches”, or “no branches in delay slots”. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
