INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15774/lab4/lab4.gen/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15774/lab4/lab4.gen/sources_1/ip/instruction_mem/sim/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15774/lab4/lab4.srcs/sources_1/new/lab4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module immediate_Generator
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15774/lab4/lab4.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
