// Seed: 1485392393
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(1 or posedge 1) begin : LABEL_0
    {id_1} += -1;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd87,
    parameter id_2 = 32'd61,
    parameter id_9 = 32'd2
) (
    input wand _id_0,
    input tri0 id_1,
    output supply0 _id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wand id_5,
    output wor id_6,
    output tri1 id_7,
    input wand id_8,
    input tri _id_9,
    input wor id_10,
    input tri0 id_11,
    output tri0 id_12,
    output wand id_13
);
  logic [id_0 : id_9] id_15[id_2 : 1];
  ;
  wire  id_16;
  uwire id_17 = 1 - -1;
  module_0 modCall_1 (
      id_17,
      id_15,
      id_15
  );
endmodule
