Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jul 22 10:03:52 2022
| Host         : L-C5H16J3 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 110
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 4          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 13         |
| TIMING-16 | Warning  | Large setup violation                           | 93         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X36Y22 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X38Y24 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X37Y25 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X37Y23 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X34Y23 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X34Y25 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X33Y24 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X36Y24 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4] in site SLICE_X35Y24 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5] in site SLICE_X35Y22 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X29Y22 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X28Y22 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X28Y20 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/idx_reg[1]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/out_buffer_reg[2][2][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/idx_reg[0]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/out_buffer_reg[1][0][-2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/idx_reg[0]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/out_buffer_reg[1][0][-16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/idx_reg[0]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/out_buffer_reg[2][2][-19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/idx_reg[0]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/builder_reg[1][0][-3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.069 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/idx_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/builder_reg[1][1][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/idx_reg[0]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/out_buffer_reg[1][0][-1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/idx_reg[0]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/builder_reg[1][1][-22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/idx_reg[0]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/out_buffer_reg[2][2][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/idx_reg[1]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/out_buffer_reg[2][2][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/idx_reg[1]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/out_buffer_reg[2][2][-1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/idx_reg[1]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/builder_reg[2][2][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/idx_reg[1]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/out_buffer_reg[2][2][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/idx_reg[0]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/out_buffer_reg[1][0][-3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.198 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/idx_reg[1]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/builder_reg[2][2][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/idx_reg[0]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/out_buffer_reg[1][0][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/idx_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/out_buffer_reg[1][1][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.270 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/idx_reg[0]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/out_buffer_reg[1][1][-22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.318 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/idx_reg[0]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/out_buffer_reg[1][1][-20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.359 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/idx_reg[1]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/builder_reg[2][2][-20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.416 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/idx_reg[1]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/builder_reg[2][2][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.467 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/idx_reg[0]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_img_inst/out_buffer_reg[1][1][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.495 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/idx_reg[1]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/builder_reg[2][2][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.515 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/idx_reg[1]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/builder_reg[2][2][-15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.632 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/idx_reg[1]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/out_buffer_reg[2][2][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.646 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/idx_reg[1]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/builder_reg[2][2][-11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.823 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/idx_reg[1]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/out_buffer_reg[2][2][-15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -147.365 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -159.634 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -159.688 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -159.710 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -159.756 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -159.797 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -159.805 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -159.821 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -159.847 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -159.878 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -159.881 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -159.893 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -159.907 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -159.920 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -159.923 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -159.931 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -159.938 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -159.942 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -159.946 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -159.949 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -159.949 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -159.952 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -159.954 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -159.958 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -159.979 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -159.985 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -159.995 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -160.012 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -160.045 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -160.072 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -160.182 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -160.198 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -2.170 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/idx_reg[1]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/out_buffer_reg[2][2][-11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -2.371 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/idx_reg[1]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/out_buffer_reg[2][2][-20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -23.730 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -23.965 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -23.972 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -23.978 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -24.163 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -24.209 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -24.230 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -24.231 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -24.284 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -24.313 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -24.488 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -24.489 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -24.498 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -24.636 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -24.641 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -24.678 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -24.684 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -24.725 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -24.796 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -24.850 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -24.855 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -24.885 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -24.886 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -25.457 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -25.569 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -25.625 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -25.715 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -25.716 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -25.751 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -26.025 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -26.365 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[-23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -4.887 ns between design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C (clocked by clk_fpga_0) and design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


