/*
This file contains some code duplicated or slightly adjusted from LLVM,
mostly overriding specific virtual functions to inject our own code.

The alternative to using a file like this is modifying LLVM source
more aggressively directly.
*/
#include "../lib/Target/RISCV/RISCVISelDAGToDAG.h"
// #include "../lib/Target/RISCV/RISCVMacroFusion.h"
#include "../lib/Target/RISCV/RISCVTargetMachine.h"
#include "PatternGen.hpp"
#include "llvm/Analysis/CGSCCPassManager.h"
#include "llvm/Analysis/LoopAnalysisManager.h"
#include "llvm/Analysis/TargetLibraryInfo.h"
#include "llvm/Analysis/TargetTransformInfo.h"
#include "llvm/CodeGen/CommandFlags.h"
#include "llvm/CodeGen/FunctionLoweringInfo.h"
#include "llvm/CodeGen/GlobalISel/IRTranslator.h"
#include "llvm/CodeGen/GlobalISel/InstructionSelect.h"
#include "llvm/CodeGen/GlobalISel/Legalizer.h"
#include "llvm/CodeGen/GlobalISel/PatternGen.h"
#include "llvm/CodeGen/GlobalISel/RegBankSelect.h"
#include "llvm/CodeGen/ISDOpcodes.h"
#include "llvm/CodeGen/LinkAllAsmWriterComponents.h"
#include "llvm/CodeGen/LinkAllCodegenComponents.h"
#include "llvm/CodeGen/MIRParser/MIRParser.h"
#include "llvm/CodeGen/MachineFunctionPass.h"
#include "llvm/CodeGen/MachineModuleInfo.h"
#include "llvm/CodeGen/MachineScheduler.h"
#include "llvm/CodeGen/Register.h"
#include "llvm/CodeGen/SelectionDAG.h"
#include "llvm/CodeGen/SelectionDAGISel.h"
#include "llvm/CodeGen/SelectionDAGNodes.h"
#include "llvm/CodeGen/TargetLowering.h"
#include "llvm/CodeGen/TargetPassConfig.h"
#include "llvm/CodeGen/TargetSubtargetInfo.h"
#include "llvm/IR/Attributes.h"
#include "llvm/IR/BasicBlock.h"
#include "llvm/IR/Constants.h"
#include "llvm/IR/DebugInfoMetadata.h"
#include "llvm/IR/DebugLoc.h"
#include "llvm/IR/DerivedTypes.h"
#include "llvm/IR/DiagnosticInfo.h"
#include "llvm/IR/DiagnosticPrinter.h"
#include "llvm/IR/Function.h"
#include "llvm/IR/IRBuilder.h"
#include "llvm/IR/InstrTypes.h"
#include "llvm/IR/Instruction.h"
#include "llvm/IR/LegacyPassManager.h"
#include "llvm/IR/Type.h"
#include "llvm/IR/Verifier.h"
#include "llvm/InitializePasses.h"
#include "llvm/MC/TargetRegistry.h"
#include "llvm/Pass.h"
#include "llvm/Passes/PassBuilder.h"
#include "llvm/Support/CodeGen.h"
#include "llvm/Support/CommandLine.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/TargetSelect.h"
#include "llvm/Support/Timer.h"
#include "llvm/Support/raw_ostream.h"
#include "llvm/Target/TargetLoweringObjectFile.h"
#include "llvm/Target/TargetMachine.h"
#include "llvm/Transforms/IPO.h"
#include <cctype>
#include <ostream>
#define DEBUG_TYPE "isel"

using namespace llvm;
static codegen::RegisterCodeGenFlags CGF;

class RISCVDAGToPatterns : public RISCVDAGToDAGISel {
public:
  RISCVDAGToPatterns(RISCVTargetMachine &TM, CodeGenOptLevel OptLevel)
      : RISCVDAGToDAGISel(TM, OptLevel) {}
  void PreprocessISelDAG() {
    RISCVDAGToDAGISel::PreprocessISelDAG();
    // PrintPattern(*CurDAG);
    CurDAG->clear();
  }
};

/// addPassesToX helper drives creation and initialization of TargetPassConfig.
static TargetPassConfig *
addPassesToGenerateCode(LLVMTargetMachine &TM, PassManagerBase &PM,
                        bool DisableVerify,
                        MachineModuleInfoWrapperPass &MMIWP) {
  // Targets may override createPassConfig to provide a target-specific
  // subclass.
  TargetPassConfig *PassConfig = TM.createPassConfig(PM);
  // Set PassConfig options provided by TargetMachine.
  PassConfig->setDisableVerify(DisableVerify);
  PM.add(PassConfig);
  PM.add(&MMIWP);

  if (PassConfig->addISelPasses())
    return nullptr;
  PassConfig->addMachinePasses();
  PassConfig->setInitialized();
  return PassConfig;
}

namespace {
class RISCVPatternPassConfig : public TargetPassConfig {
public:
  RISCVPatternPassConfig(RISCVTargetMachine &TM, PassManagerBase &PM)
      : TargetPassConfig(TM, PM) {}

  RISCVTargetMachine &getRISCVTargetMachine() const {
    return getTM<RISCVTargetMachine>();
  }

  ScheduleDAGInstrs *
  createMachineScheduler(MachineSchedContext *C) const override {
    const RISCVSubtarget &ST = C->MF->getSubtarget<RISCVSubtarget>();
    // if (ST.hasMacroFusion()) {
    //   ScheduleDAGMILive *DAG = createGenericSchedLive(C);
    //   DAG->addMutation(createRISCVMacroFusionDAGMutation());
    //   return DAG;
    // }
    // return nullptr;
    ScheduleDAGMILive *DAG = nullptr;
    const auto &MacroFusions = ST.getMacroFusions();
    if (!MacroFusions.empty()) {
      DAG = DAG ? DAG : createGenericSchedLive(C);
      DAG->addMutation(createMacroFusionDAGMutation(MacroFusions));
    }
    return DAG;
  }

  ScheduleDAGInstrs *
  createPostMachineScheduler(MachineSchedContext *C) const override {
    const RISCVSubtarget &ST = C->MF->getSubtarget<RISCVSubtarget>();
    // if (ST.hasMacroFusion()) {
    //   ScheduleDAGMI *DAG = createGenericSchedPostRA(C);
    //   DAG->addMutation(createRISCVMacroFusionDAGMutation());
    //   return DAG;
    // }
    // return nullptr;
    const auto &MacroFusions = ST.getMacroFusions();
    if (!MacroFusions.empty()) {
      ScheduleDAGMI *DAG = createGenericSchedPostRA(C);
      DAG->addMutation(createMacroFusionDAGMutation(MacroFusions));
      return DAG;
    }
    return nullptr;
  }

  void addIRPasses() override;
  bool addPreISel() override;
  bool addInstSelector() override;
  bool addIRTranslator() override;
  bool addLegalizeMachineIR() override;
  bool addRegBankSelect() override;
  bool addGlobalInstructionSelect() override;
  void addPreEmitPass() override;
  void addPreEmitPass2() override;
  void addPreSched2() override;
  void addMachineSSAOptimization() override;
  void addPreRegAlloc() override;
  void addPostRegAlloc() override;

private:
  bool EnableGlobalMerge = true;
  bool EnableRedundantCopyElimination = true;
  bool EnableMachineCombiner = true;
};
} // namespace

void RISCVPatternPassConfig::addIRPasses() {
  addPass(createAtomicExpandPass());

  if (getOptLevel() != CodeGenOptLevel::None)
    addPass(createRISCVGatherScatterLoweringPass());

  if (getOptLevel() != CodeGenOptLevel::None)
    addPass(createRISCVCodeGenPreparePass());

  TargetPassConfig::addIRPasses();
}

bool RISCVPatternPassConfig::addPreISel() {
  if (TM->getOptLevel() != CodeGenOptLevel::None) {
    // Add a barrier before instruction selection so that we will not get
    // deleted block address after enabling default outlining. See D99707 for
    // more details.
    addPass(createBarrierNoopPass());
    // addPass(createHardwareLoopsPass());
  }

  if (EnableGlobalMerge) {
    addPass(createGlobalMergePass(TM, /* MaxOffset */ 2047,
                                  /* OnlyOptimizeForSize */ false,
                                  /* MergeExternalByDefault */ true));
  }

  return false;
}

FunctionPass *createRISCVPatternsISelDag(RISCVTargetMachine &TM,
                                         CodeGenOptLevel OptLevel) {
  return new RISCVDAGToPatterns(TM, OptLevel);
}

bool RISCVPatternPassConfig::addInstSelector() {
  addPass(createRISCVPatternsISelDag(getRISCVTargetMachine(), getOptLevel()));

  return false;
}

bool RISCVPatternPassConfig::addIRTranslator() {
  addPass(new IRTranslator(getOptLevel()));
  return false;
}

bool RISCVPatternPassConfig::addLegalizeMachineIR() {
  addPass(new Legalizer());
  return false;
}

bool RISCVPatternPassConfig::addRegBankSelect() {
  addPass(new RegBankSelect());
  return false;
}

bool RISCVPatternPassConfig::addGlobalInstructionSelect() {
  addPass(new PatternGen());
  addPass(new InstructionSelect(getOptLevel()));
  return false;
}

void RISCVPatternPassConfig::addPreSched2() {}

void RISCVPatternPassConfig::addPreEmitPass() {
  addPass(&BranchRelaxationPassID);
  addPass(createRISCVMakeCompressibleOptPass());
}

void RISCVPatternPassConfig::addPreEmitPass2() {
  addPass(createRISCVExpandPseudoPass());
  // Schedule the expansion of AMOs at the last possible moment, avoiding the
  // possibility for other passes to break the requirements for forward
  // progress in the LR/SC block.
  addPass(createRISCVExpandAtomicPseudoPass());
  if (TM->getOptLevel() != CodeGenOptLevel::None) {
    ; // addPass(createRISCVExpandCoreVHwlpPseudoPass());
  }
}

void RISCVPatternPassConfig::addMachineSSAOptimization() {
  TargetPassConfig::addMachineSSAOptimization();
  if (EnableMachineCombiner)
    addPass(&MachineCombinerID);

  // if (TM->getTargetTriple().getArch() == Triple::riscv64)
  //     addPass(createRISCVSExtWRemovalPass());
}

void RISCVPatternPassConfig::addPreRegAlloc() {
  addPass(createRISCVPreRAExpandPseudoPass());
  if (TM->getOptLevel() != CodeGenOptLevel::None)
    addPass(createRISCVMergeBaseOffsetOptPass());
  addPass(createRISCVInsertVSETVLIPass());
  // addPass(createRISCVCoreVHwlpBlocksPass());
}

void RISCVPatternPassConfig::addPostRegAlloc() {
  if (TM->getOptLevel() != CodeGenOptLevel::None &&
      EnableRedundantCopyElimination)
    addPass(createRISCVRedundantCopyEliminationPass());
}

class RISCVPatternTargetMachine : public RISCVTargetMachine {
public:
  bool addPassesToEmitFile(PassManagerBase &PM, raw_pwrite_stream &Out,
                           raw_pwrite_stream *DwoOut, CodeGenFileType FileType,
                           bool DisableVerify,
                           MachineModuleInfoWrapperPass *MMIWP) override {
    // Add common CodeGen passes.
    if (!MMIWP)
      MMIWP = new MachineModuleInfoWrapperPass(this);
    TargetPassConfig *PassConfig =
        addPassesToGenerateCode(*this, PM, DisableVerify, *MMIWP);
    if (!PassConfig)
      return true;

    if (TargetPassConfig::willCompleteCodeGenPipeline()) {
      if (addAsmPrinter(PM, Out, DwoOut, FileType,
                        MMIWP->getMMI().getContext()))
        return true;
    } else {
      // MIR printing is redundant with -filetype=null.
      if (FileType != CodeGenFileType::Null)
        PM.add(createPrintMIRPass(Out));
    }

    PM.add(createFreeMachineFunctionPass());
    return false;
  }

  TargetPassConfig *createPassConfig(PassManagerBase &PM) override {
    return new RISCVPatternPassConfig(*this, PM);
  }

public:
  RISCVPatternTargetMachine(const Target &T, const Triple &TT, StringRef CPU,
                            StringRef FS, const TargetOptions &Options,
                            std::optional<Reloc::Model> RM,
                            std::optional<CodeModel::Model> CM,
                            CodeGenOptLevel OL, bool JIT)
      : RISCVTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, JIT) {}
};

/*namespace {

void addOptPasses(
  llvm::legacy::PassManagerBase &passes,
  llvm::legacy::FunctionPassManager &fnPasses,
  llvm::TargetMachine *machine
) {
  llvm::PassManagerBuilder builder;
  builder.OptLevel = 3;
  builder.SizeLevel = 0;
  builder.Inliner = nullptr; //llvm::createFunctionInliningPass(3, 0, false);
  builder.LoopVectorize = true;
  builder.SLPVectorize = true;

  builder.populateFunctionPassManager(fnPasses);
  builder.populateModulePassManager(passes);
}

void addLinkPasses(llvm::legacy::PassManagerBase &passes) {
  llvm::PassManagerBuilder builder;
  builder.VerifyInput = true;
  builder.Inliner = nullptr;//llvm::createFunctionInliningPass(3, 0, false);
}

}

//
https://stackoverflow.com/questions/53738883/run-default-optimization-pipeline-using-modern-llvm
void optimizeModule(llvm::TargetMachine* machine, llvm::Module* module)
{
    module->setTargetTriple(machine->getTargetTriple().str());
    module->setDataLayout(machine->createDataLayout());

    llvm::legacy::PassManager passes;
    passes.add(new
llvm::TargetLibraryInfoWrapperPass(machine->getTargetTriple()));
    passes.add(llvm::createTargetTransformInfoWrapperPass(machine->getTargetIRAnalysis()));

    llvm::legacy::FunctionPassManager fnPasses(module);
    fnPasses.add(llvm::createTargetTransformInfoWrapperPass(machine->getTargetIRAnalysis()));

    addOptPasses(passes, fnPasses, machine);
    addLinkPasses(passes);

    fnPasses.doInitialization();
    for (llvm::Function& func : *module)
    {
        fnPasses.run(func);
    }
    fnPasses.doFinalization();

    passes.add(llvm::createVerifierPass());
    passes.run(*module);
}*/

void optimizeModule(llvm::TargetMachine *machine, llvm::Module *module,
                    llvm::CodeGenOptLevel optLevel) {
  module->setTargetTriple(machine->getTargetTriple().str());
  module->setDataLayout(machine->createDataLayout());

  // Create the analysis managers.
  LoopAnalysisManager LAM;
  FunctionAnalysisManager FAM;
  CGSCCAnalysisManager CGAM;
  ModuleAnalysisManager MAM;
  PipelineTuningOptions PTO;
  PTO.SLPVectorization = static_cast<int>(optLevel) > 1;

  // Create the new pass manager builder.
  // Take a look at the PassBuilder constructor parameters for more
  // customization, e.g. specifying a TargetMachine or various debugging
  // options.
  PassBuilder PB(machine, PTO);

  // Register all the basic analyses with the managers.
  PB.registerModuleAnalyses(MAM);
  PB.registerCGSCCAnalyses(CGAM);
  PB.registerFunctionAnalyses(FAM);
  PB.registerLoopAnalyses(LAM);
  PB.crossRegisterProxies(LAM, FAM, CGAM, MAM);

  // Create the pass manager.
  // This one corresponds to a typical -O2 optimization pipeline.
  ModulePassManager MPM =
      PB.buildPerModuleDefaultPipeline(llvm::OptimizationLevel::O3);

  // Optimize the IR!
  MPM.run(*module, MAM);
}

static void set_options()
{
    const char* args[] = {"", "--slp-threshold=-3", "--global-isel", "--global-isel-abort=1"};
    cl::ParseCommandLineOptions(sizeof(args) / sizeof(args[0]), args);
}

// Adapted from LLVM llc
int RunOptPipeline(llvm::Module *M, bool is64Bit, std::string mattr,
                   llvm::CodeGenOptLevel optLevel, std::ostream &irOut) {
  set_options();

  InitializeAllTargets();
  InitializeAllTargetMCs();
  InitializeAllAsmPrinters();
  InitializeAllAsmParsers();

  PassRegistry *Registry = PassRegistry::getPassRegistry();
  initializeCore(*Registry);
  initializeCodeGen(*Registry);
  initializeLoopStrengthReducePass(*Registry);
  initializeLowerIntrinsicsPass(*Registry);
  initializeUnreachableBlockElimLegacyPassPass(*Registry);
  initializeConstantHoistingLegacyPassPass(*Registry);
  initializeScalarOpts(*Registry);
  initializeVectorization(*Registry);
  initializeScalarizeMaskedMemIntrinLegacyPassPass(*Registry);
  initializeExpandReductionsPass(*Registry);
  initializeExpandVectorPredicationPass(*Registry);
  // initializeHardwareLoopsPass(*Registry);
  initializeTransformUtils(*Registry);
  initializeReplaceWithVeclibLegacyPass(*Registry);
  initializeTLSVariableHoistLegacyPassPass(*Registry);

  // Load the module to be compiled...
  // SMDiagnostic Err;
  Triple TheTriple((is64Bit ? "riscv64" : "riscv32"), "unknown", "linux", "gnu");
  codegen::InitTargetOptionsFromCodeGenFlags(TheTriple);
  std::string CPUStr = codegen::getCPUStr(),
              FeaturesStr = codegen::getFeaturesStr() + mattr;

  TargetOptions Options;
  Options = codegen::InitTargetOptionsFromCodeGenFlags(TheTriple);

  std::optional<Reloc::Model> RM = codegen::getExplicitRelocModel();
  std::optional<CodeModel::Model> CM = codegen::getExplicitCodeModel();

  M->setTargetTriple(is64Bit ? "riscv64-unknown-linux-gnu" : "riscv32-unknown-linux-gnu");

  std::string error;
  const class Target *TheTarget =
      llvm::TargetRegistry::lookupTarget(codegen::getMArch(), TheTriple, error);

  TargetMachine *Target = new RISCVPatternTargetMachine(
      *TheTarget, TheTriple, CPUStr, FeaturesStr, Options, RM, CM,
      llvm::CodeGenOptLevel::Aggressive, false);
  // TheTarget->createTargetMachine(TheTriple.getTriple(), CPUStr, FeaturesStr,
  // Options, RM, CM,
  //                                llvm::CodeGenOpt::Aggressive);
  // llvm::DebugFlag = true;
  M->setDataLayout(Target->createDataLayout().getStringRepresentation());
  // llvm::outs() << *M << "\n";
  optimizeModule(Target, M, optLevel);
  {
    std::string moduleStr;
    {
      llvm::raw_string_ostream strStream(moduleStr);
      strStream << *M;
    }
    irOut << moduleStr;
  }
  // llvm::outs() << *M << "\n";
  //  llvm::DebugFlag = false;

  return 0;
}

// Adapted from LLVM llc
int RunPatternGenPipeline(llvm::Module *M, bool is64Bit, std::string mattr) {
  set_options();


  // Load the module to be compiled...
  // SMDiagnostic Err;
  Triple TheTriple((is64Bit ? "riscv64" : "riscv32"), "unknown", "linux", "gnu");
  codegen::InitTargetOptionsFromCodeGenFlags(TheTriple);
  std::string CPUStr = codegen::getCPUStr(),
              FeaturesStr = codegen::getFeaturesStr() + mattr;

  TargetOptions Options;
  Options = codegen::InitTargetOptionsFromCodeGenFlags(TheTriple);

  std::optional<Reloc::Model> RM = codegen::getExplicitRelocModel();
  std::optional<CodeModel::Model> CM = codegen::getExplicitCodeModel();

  M->setTargetTriple(is64Bit ? "riscv64-unknown-linux-gnu" : "riscv32-unknown-linux-gnu");

  std::string error;
  const class Target *TheTarget =
      llvm::TargetRegistry::lookupTarget(codegen::getMArch(), TheTriple, error);

  TargetMachine *Target = new RISCVPatternTargetMachine(
      *TheTarget, TheTriple, CPUStr, FeaturesStr, Options, RM, CM,
      llvm::CodeGenOptLevel::Aggressive, false);
  // TheTarget->createTargetMachine(TheTriple.getTriple(), CPUStr, FeaturesStr,
  // Options, RM, CM,
  //                                llvm::CodeGenOpt::Aggressive);
  // llvm::DebugFlag = true;
  M->setDataLayout(Target->createDataLayout().getStringRepresentation());
  // llvm::outs() << *M << "\n";
  // llvm::DebugFlag = false;

  static_assert(sizeof(RISCVTargetMachine) ==
                sizeof(RISCVPatternTargetMachine));
  Target = static_cast<RISCVPatternTargetMachine *>(Target);

  legacy::PassManager PM;
  TargetLibraryInfoImpl TLII(Triple(M->getTargetTriple()));
  PM.add(new TargetLibraryInfoWrapperPass(TLII));

  codegen::setFunctionAttributes(CPUStr, FeaturesStr, *M);

  LLVMTargetMachine &LLVMTM = static_cast<LLVMTargetMachine &>(*Target);
  MachineModuleInfoWrapperPass *MMIWP =
      new MachineModuleInfoWrapperPass(&LLVMTM);

  bool NoVerify = false;

  static llvm::raw_null_ostream nullStream{};
  if (Target->addPassesToEmitFile(PM, nullStream, nullptr,
                                  codegen::getFileType(), NoVerify, MMIWP)) {
    return -1;
  }

  const_cast<TargetLoweringObjectFile *>(LLVMTM.getObjFileLowering())
      ->Initialize(MMIWP->getMMI().getContext(), *Target);

  PM.run(*M);

  return 0;
}

