#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jun 21 14:44:34 2023
# Process ID: 23760
# Current directory: C:/COMP4601/ch4/matrix_vector_proj/solution7/impl/verilog
# Command line: vivado.exe -notrace -mode batch -source run_vivadosyn.tcl
# Log file: C:/COMP4601/ch4/matrix_vector_proj/solution7/impl/verilog/vivado.log
# Journal file: C:/COMP4601/ch4/matrix_vector_proj/solution7/impl/verilog\vivado.jou
#-----------------------------------------------------------
source run_vivadosyn.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/COMP4601/ch4/matrix_vector_proj/solution7/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Wrote  : <C:\COMP4601\ch4\matrix_vector_proj\solution7\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Wrote  : <C:\COMP4601\ch4\matrix_vector_proj\solution7\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/COMP4601/ch4/matrix_vector_proj/solution7/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/COMP4601/ch4/matrix_vector_proj/solution7/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/COMP4601/ch4/matrix_vector_proj/solution7/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1016.504 ; gain = 0.000
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/COMP4601/ch4/matrix_vector_proj/solution7/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/COMP4601/ch4/matrix_vector_proj/solution7/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/COMP4601/ch4/matrix_vector_proj/solution7/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/COMP4601/ch4/matrix_vector_proj/solution7/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/COMP4601/ch4/matrix_vector_proj/solution7/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/COMP4601/ch4/matrix_vector_proj/solution7/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Wed Jun 21 14:45:02 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/COMP4601/ch4/matrix_vector_proj/solution7/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Jun 21 14:45:02 2023] Launched synth_1...
Run output will be captured here: C:/COMP4601/ch4/matrix_vector_proj/solution7/impl/verilog/project.runs/synth_1/runme.log
[Wed Jun 21 14:45:02 2023] Waiting for synth_1 to finish...
[Wed Jun 21 14:45:18 2023] synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'bd_0_hls_inst_0_synth_1'
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1016.504 ; gain = 0.000
ERROR: [Common 17-69] Command failed: Run 'synth_1' has not been launched. Unable to open
INFO: [Common 17-206] Exiting Vivado at Wed Jun 21 14:45:18 2023...
