Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Fri Sep 15 18:14:06 2017
| Host         : PC-ITE196 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file dp_oladd_top_control_sets_placed.rpt
| Design       : dp_oladd_top
| Device       : xc7k325t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             540 |          165 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                          Enable Signal                          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                 | rst_IBUF         |               15 |             35 |
|  clk_IBUF_BUFG | ctrl_unit/rad_g2.shift_reg_vld/reg_gen[2].reg_x/reg_q_reg[0][0] | rst_IBUF         |               55 |            180 |
|  clk_IBUF_BUFG | vld_i_IBUF                                                      | rst_IBUF         |              110 |            360 |
+----------------+-----------------------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                     3 |
+--------+-----------------------+


