{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669383684437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669383684437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 21:41:24 2022 " "Processing started: Fri Nov 25 21:41:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669383684437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383684437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyCPU -c MyCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyCPU -c MyCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383684437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669383684601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669383684601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.bdf" "" { Schematic "C:/Users/365/Documents/FPGA/MyCPU/RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669383689050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ins_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ins_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_decode " "Found entity 1: ins_decode" {  } { { "src/ins_decode.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/ins_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669383689051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_group.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group " "Found entity 1: reg_group" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669383689052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "src/ir.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/ir.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669383689052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/psw.v 1 1 " "Found 1 design units, including 1 entities, in source file src/psw.v" { { "Info" "ISGN_ENTITY_NAME" "1 psw " "Found entity 1: psw" {  } { { "src/psw.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/psw.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669383689053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "src/pc.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/pc.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669383689054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Found entity 1: sm" {  } { { "src/sm.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/sm.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669383689054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple.v 1 1 " "Found 1 design units, including 1 entities, in source file src/simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple " "Found entity 1: simple" {  } { { "src/simple.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669383689055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "src/shift.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/shift.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669383689056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Found entity 1: mux3_1" {  } { { "src/mux3_1.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669383689056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/con_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file src/con_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_signal " "Found entity 1: con_signal" {  } { { "src/con_signal.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/con_signal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669383689057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mycpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MyCPU " "Found entity 1: MyCPU" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/365/Documents/FPGA/MyCPU/MyCPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669383689058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_RAM " "Found entity 1: LPM_RAM" {  } { { "LPM_RAM.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/LPM_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669383689058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyCPU " "Elaborating entity \"MyCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669383689073 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk psw inst13 " "Port \"clk\" of type psw and instance \"inst13\" is missing source signal" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/365/Documents/FPGA/MyCPU/MyCPU.bdf" { { 440 1104 1232 584 "inst13" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1669383689074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple simple:inst " "Elaborating entity \"simple\" for hierarchy \"simple:inst\"" {  } { { "MyCPU.bdf" "inst" { Schematic "C:/Users/365/Documents/FPGA/MyCPU/MyCPU.bdf" { { 472 920 1072 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669383689074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_signal con_signal:inst8 " "Elaborating entity \"con_signal\" for hierarchy \"con_signal:inst8\"" {  } { { "MyCPU.bdf" "inst8" { Schematic "C:/Users/365/Documents/FPGA/MyCPU/MyCPU.bdf" { { -224 1040 1216 144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669383689075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_decode ins_decode:inst5 " "Elaborating entity \"ins_decode\" for hierarchy \"ins_decode:inst5\"" {  } { { "MyCPU.bdf" "inst5" { Schematic "C:/Users/365/Documents/FPGA/MyCPU/MyCPU.bdf" { { -208 696 848 96 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669383689075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst4 " "Elaborating entity \"ir\" for hierarchy \"ir:inst4\"" {  } { { "MyCPU.bdf" "inst4" { Schematic "C:/Users/365/Documents/FPGA/MyCPU/MyCPU.bdf" { { 176 920 1072 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669383689076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:inst1 " "Elaborating entity \"shift\" for hierarchy \"shift:inst1\"" {  } { { "MyCPU.bdf" "inst1" { Schematic "C:/Users/365/Documents/FPGA/MyCPU/MyCPU.bdf" { { 312 920 1072 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669383689077 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shift.v(29) " "Verilog HDL Case Statement warning at shift.v(29): incomplete case statement has no default case item" {  } { { "src/shift.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/shift.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1669383689077 "|shift"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w shift.v(28) " "Verilog HDL Always Construct warning at shift.v(28): inferring latch(es) for variable \"w\", which holds its previous value in one or more paths through the always construct" {  } { { "src/shift.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/shift.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669383689077 "|shift"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cf shift.v(28) " "Verilog HDL Always Construct warning at shift.v(28): inferring latch(es) for variable \"cf\", which holds its previous value in one or more paths through the always construct" {  } { { "src/shift.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/shift.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669383689077 "|shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cf shift.v(28) " "Inferred latch for \"cf\" at shift.v(28)" {  } { { "src/shift.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/shift.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689077 "|shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\] shift.v(28) " "Inferred latch for \"w\[0\]\" at shift.v(28)" {  } { { "src/shift.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/shift.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689077 "|shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\] shift.v(28) " "Inferred latch for \"w\[1\]\" at shift.v(28)" {  } { { "src/shift.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/shift.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689077 "|shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\] shift.v(28) " "Inferred latch for \"w\[2\]\" at shift.v(28)" {  } { { "src/shift.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/shift.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689077 "|shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\] shift.v(28) " "Inferred latch for \"w\[3\]\" at shift.v(28)" {  } { { "src/shift.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/shift.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689077 "|shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\] shift.v(28) " "Inferred latch for \"w\[4\]\" at shift.v(28)" {  } { { "src/shift.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/shift.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689077 "|shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\] shift.v(28) " "Inferred latch for \"w\[5\]\" at shift.v(28)" {  } { { "src/shift.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/shift.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689077 "|shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\] shift.v(28) " "Inferred latch for \"w\[6\]\" at shift.v(28)" {  } { { "src/shift.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/shift.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689077 "|shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\] shift.v(28) " "Inferred latch for \"w\[7\]\" at shift.v(28)" {  } { { "src/shift.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/shift.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689077 "|shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst11 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst11\"" {  } { { "MyCPU.bdf" "inst11" { Schematic "C:/Users/365/Documents/FPGA/MyCPU/MyCPU.bdf" { { 336 584 808 464 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669383689078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM RAM:inst11\|LPM_RAM:inst " "Elaborating entity \"LPM_RAM\" for hierarchy \"RAM:inst11\|LPM_RAM:inst\"" {  } { { "RAM.bdf" "inst" { Schematic "C:/Users/365/Documents/FPGA/MyCPU/RAM.bdf" { { 336 408 624 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669383689085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst11\|LPM_RAM:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst11\|LPM_RAM:inst\|altsyncram:altsyncram_component\"" {  } { { "LPM_RAM.v" "altsyncram_component" { Text "C:/Users/365/Documents/FPGA/MyCPU/LPM_RAM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669383689121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst11\|LPM_RAM:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst11\|LPM_RAM:inst\|altsyncram:altsyncram_component\"" {  } { { "LPM_RAM.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/LPM_RAM.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669383689130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst11\|LPM_RAM:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst11\|LPM_RAM:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669383689130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669383689130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rw.mif " "Parameter \"init_file\" = \"rw.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669383689130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669383689130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669383689130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669383689130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669383689130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669383689130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669383689130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669383689130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669383689130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669383689130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669383689130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669383689130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669383689130 ""}  } { { "LPM_RAM.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/LPM_RAM.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669383689130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_obh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_obh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_obh1 " "Found entity 1: altsyncram_obh1" {  } { { "db/altsyncram_obh1.tdf" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/db/altsyncram_obh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669383689157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_obh1 RAM:inst11\|LPM_RAM:inst\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated " "Elaborating entity \"altsyncram_obh1\" for hierarchy \"RAM:inst11\|LPM_RAM:inst\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669383689157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 mux3_1:inst3 " "Elaborating entity \"mux3_1\" for hierarchy \"mux3_1:inst3\"" {  } { { "MyCPU.bdf" "inst3" { Schematic "C:/Users/365/Documents/FPGA/MyCPU/MyCPU.bdf" { { 480 560 728 592 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669383689165 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux3_1.v(28) " "Verilog HDL Case Statement warning at mux3_1.v(28): incomplete case statement has no default case item" {  } { { "src/mux3_1.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1669383689165 "|mux3_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y mux3_1.v(27) " "Verilog HDL Always Construct warning at mux3_1.v(27): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "src/mux3_1.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669383689165 "|mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] mux3_1.v(27) " "Inferred latch for \"y\[0\]\" at mux3_1.v(27)" {  } { { "src/mux3_1.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689165 "|mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] mux3_1.v(27) " "Inferred latch for \"y\[1\]\" at mux3_1.v(27)" {  } { { "src/mux3_1.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689165 "|mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] mux3_1.v(27) " "Inferred latch for \"y\[2\]\" at mux3_1.v(27)" {  } { { "src/mux3_1.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689165 "|mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] mux3_1.v(27) " "Inferred latch for \"y\[3\]\" at mux3_1.v(27)" {  } { { "src/mux3_1.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689165 "|mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] mux3_1.v(27) " "Inferred latch for \"y\[4\]\" at mux3_1.v(27)" {  } { { "src/mux3_1.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689165 "|mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] mux3_1.v(27) " "Inferred latch for \"y\[5\]\" at mux3_1.v(27)" {  } { { "src/mux3_1.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689166 "|mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] mux3_1.v(27) " "Inferred latch for \"y\[6\]\" at mux3_1.v(27)" {  } { { "src/mux3_1.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689166 "|mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] mux3_1.v(27) " "Inferred latch for \"y\[7\]\" at mux3_1.v(27)" {  } { { "src/mux3_1.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/mux3_1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689166 "|mux3_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst9 " "Elaborating entity \"pc\" for hierarchy \"pc:inst9\"" {  } { { "MyCPU.bdf" "inst9" { Schematic "C:/Users/365/Documents/FPGA/MyCPU/MyCPU.bdf" { { 648 560 720 760 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669383689166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_group reg_group:inst2 " "Elaborating entity \"reg_group\" for hierarchy \"reg_group:inst2\"" {  } { { "MyCPU.bdf" "inst2" { Schematic "C:/Users/365/Documents/FPGA/MyCPU/MyCPU.bdf" { { 640 912 1072 784 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669383689167 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a reg_group.v(42) " "Verilog HDL Always Construct warning at reg_group.v(42): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b reg_group.v(43) " "Verilog HDL Always Construct warning at reg_group.v(43): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c reg_group.v(44) " "Verilog HDL Always Construct warning at reg_group.v(44): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "reg_group.v(41) " "Verilog HDL Case Statement warning at reg_group.v(41): incomplete case statement has no default case item" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a reg_group.v(47) " "Verilog HDL Always Construct warning at reg_group.v(47): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b reg_group.v(48) " "Verilog HDL Always Construct warning at reg_group.v(48): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c reg_group.v(49) " "Verilog HDL Always Construct warning at reg_group.v(49): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "reg_group.v(46) " "Verilog HDL Case Statement warning at reg_group.v(46): incomplete case statement has no default case item" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s reg_group.v(39) " "Verilog HDL Always Construct warning at reg_group.v(39): inferring latch(es) for variable \"s\", which holds its previous value in one or more paths through the always construct" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d reg_group.v(39) " "Verilog HDL Always Construct warning at reg_group.v(39): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] reg_group.v(39) " "Inferred latch for \"d\[0\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] reg_group.v(39) " "Inferred latch for \"d\[1\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] reg_group.v(39) " "Inferred latch for \"d\[2\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] reg_group.v(39) " "Inferred latch for \"d\[3\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] reg_group.v(39) " "Inferred latch for \"d\[4\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] reg_group.v(39) " "Inferred latch for \"d\[5\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] reg_group.v(39) " "Inferred latch for \"d\[6\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] reg_group.v(39) " "Inferred latch for \"d\[7\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] reg_group.v(39) " "Inferred latch for \"s\[0\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] reg_group.v(39) " "Inferred latch for \"s\[1\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] reg_group.v(39) " "Inferred latch for \"s\[2\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] reg_group.v(39) " "Inferred latch for \"s\[3\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] reg_group.v(39) " "Inferred latch for \"s\[4\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] reg_group.v(39) " "Inferred latch for \"s\[5\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] reg_group.v(39) " "Inferred latch for \"s\[6\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] reg_group.v(39) " "Inferred latch for \"s\[7\]\" at reg_group.v(39)" {  } { { "src/reg_group.v" "" { Text "C:/Users/365/Documents/FPGA/MyCPU/src/reg_group.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689168 "|reg_group"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw psw:inst13 " "Elaborating entity \"psw\" for hierarchy \"psw:inst13\"" {  } { { "MyCPU.bdf" "inst13" { Schematic "C:/Users/365/Documents/FPGA/MyCPU/MyCPU.bdf" { { 440 1104 1232 584 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669383689169 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "we " "Node \"we\" is missing source" {  } { { "MyCPU.bdf" "we" { Schematic "C:/Users/365/Documents/FPGA/MyCPU/MyCPU.bdf" { { 664 848 912 688 "we" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1669383689196 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669383689235 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 25 21:41:29 2022 " "Processing ended: Fri Nov 25 21:41:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669383689235 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669383689235 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669383689235 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689235 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669383689782 ""}
