# Common Verilog building blocks

TODO:
- saturated addition of two incoming, equally wide bitwidth signals
- FIFO
- (saturated?) fixed point multiplication
