// Seed: 722335246
module module_0 (
    output supply1 id_0,
    output tri0 id_1
    , id_9,
    output tri1 id_2,
    output wor id_3,
    input wor id_4,
    output wire id_5,
    input tri0 id_6,
    input tri id_7
);
  assign id_2 = (1'h0 - id_4);
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wor id_4
);
  tri0 id_6;
  assign id_6 = 1 * id_0;
  module_0(
      id_3, id_4, id_3, id_3, id_0, id_3, id_1, id_0
  );
endmodule
