Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 28 01:23:24 2025
| Host         : Jaskin-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.110        0.000                      0                 1954        0.119        0.000                      0                 1954        4.020        0.000                       0                   836  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.110        0.000                      0                 1927        0.119        0.000                      0                 1927        4.020        0.000                       0                   836  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.978        0.000                      0                   27        0.468        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 2.141ns (24.458%)  route 6.613ns (75.542%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.650     2.944    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.478     3.422 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/Q
                         net (fo=19, routed)          0.880     4.302    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/Q[3]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.324     4.626 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_7__3/O
                         net (fo=11, routed)          1.188     5.814    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[3]
    SLICE_X41Y94         LUT5 (Prop_lut5_I0_O)        0.331     6.145 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_61/O
                         net (fo=1, routed)           0.667     6.812    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_61_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_26/O
                         net (fo=11, routed)          0.616     7.551    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[1]_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_34/O
                         net (fo=34, routed)          0.904     8.580    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_34_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I4_O)        0.124     8.704 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_15/O
                         net (fo=1, routed)           1.042     9.745    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_15_n_0
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124     9.869 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.648    10.517    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_5_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I0_O)        0.152    10.669 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.669    11.338    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.360    11.698 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.698    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/next_state[2]
    SLICE_X39Y95         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.479    12.658    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/s00_axi_aclk
    SLICE_X39Y95         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y95         FDCE (Setup_fdce_C_D)        0.075    12.808    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 1.877ns (22.365%)  route 6.516ns (77.635%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.650     2.944    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.478     3.422 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/Q
                         net (fo=19, routed)          0.880     4.302    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/Q[3]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.324     4.626 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_7__3/O
                         net (fo=11, routed)          1.188     5.814    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[3]
    SLICE_X41Y94         LUT5 (Prop_lut5_I0_O)        0.331     6.145 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_61/O
                         net (fo=1, routed)           0.667     6.812    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_61_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_26/O
                         net (fo=11, routed)          0.616     7.551    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[1]_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_34/O
                         net (fo=34, routed)          0.842     8.517    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_34_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I4_O)        0.124     8.641 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[1]_i_14/O
                         net (fo=1, routed)           0.952     9.593    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[1]_i_14_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.717 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[1]_i_4__0/O
                         net (fo=1, routed)           0.655    10.373    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124    10.497 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.716    11.213    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I3_O)        0.124    11.337 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.337    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/next_state[1]
    SLICE_X39Y94         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.479    12.658    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/s00_axi_aclk
    SLICE_X39Y94         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y94         FDCE (Setup_fdce_C_D)        0.029    12.762    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.274ns  (logic 1.877ns (22.686%)  route 6.397ns (77.314%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.650     2.944    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.478     3.422 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/Q
                         net (fo=19, routed)          0.880     4.302    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/Q[3]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.324     4.626 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_7__3/O
                         net (fo=11, routed)          1.188     5.814    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[3]
    SLICE_X41Y94         LUT5 (Prop_lut5_I0_O)        0.331     6.145 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_61/O
                         net (fo=1, routed)           0.667     6.812    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_61_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_26/O
                         net (fo=11, routed)          0.616     7.551    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[1]_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_34/O
                         net (fo=34, routed)          0.848     8.523    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_34_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_37/O
                         net (fo=1, routed)           0.799     9.446    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_37_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.570 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_14/O
                         net (fo=1, routed)           0.717    10.288    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_14_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I4_O)        0.124    10.412 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.682    11.094    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_4_n_0
    SLICE_X39Y95         LUT4 (Prop_lut4_I3_O)        0.124    11.218 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.218    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/next_state[0]
    SLICE_X39Y95         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.479    12.658    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/s00_axi_aclk
    SLICE_X39Y95         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y95         FDCE (Setup_fdce_C_D)        0.029    12.762    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 1.753ns (24.159%)  route 5.503ns (75.841%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.650     2.944    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.478     3.422 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/Q
                         net (fo=19, routed)          0.880     4.302    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/Q[3]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.324     4.626 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_7__3/O
                         net (fo=11, routed)          1.188     5.814    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[3]
    SLICE_X41Y94         LUT5 (Prop_lut5_I0_O)        0.331     6.145 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_61/O
                         net (fo=1, routed)           0.667     6.812    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_61_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_26/O
                         net (fo=11, routed)          1.173     8.108    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[2]_i_2__0_3
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.232 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[2]_i_5__0/O
                         net (fo=1, routed)           0.498     8.731    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[2]_i_5__0_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.855 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[2]_i_2__0/O
                         net (fo=4, routed)           0.592     9.447    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[2]_i_2__0_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.571 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[0]_i_2__1/O
                         net (fo=1, routed)           0.505    10.076    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[0]_i_2__1_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I3_O)        0.124    10.200 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.200    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[0]_i_1_n_0
    SLICE_X44Y98         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.479    12.658    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/s00_axi_aclk
    SLICE_X44Y98         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X44Y98         FDCE (Setup_fdce_C_D)        0.029    12.762    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 1.753ns (24.224%)  route 5.483ns (75.775%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.650     2.944    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.478     3.422 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/Q
                         net (fo=19, routed)          0.880     4.302    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/Q[3]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.324     4.626 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_7__3/O
                         net (fo=11, routed)          1.188     5.814    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[3]
    SLICE_X41Y94         LUT5 (Prop_lut5_I0_O)        0.331     6.145 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_61/O
                         net (fo=1, routed)           0.667     6.812    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_61_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_26/O
                         net (fo=11, routed)          1.045     7.981    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state[2]_i_5_2
    SLICE_X42Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.105 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state[2]_i_12/O
                         net (fo=1, routed)           0.584     8.689    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state[2]_i_12_n_0
    SLICE_X44Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.813 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state[2]_i_5/O
                         net (fo=4, routed)           0.534     9.347    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state[2]_i_5_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.471 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state[0]_i_2/O
                         net (fo=1, routed)           0.585    10.056    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state[0]_i_2_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I0_O)        0.124    10.180 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.180    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state[0]_i_1_n_0
    SLICE_X44Y95         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.478    12.657    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/s00_axi_aclk
    SLICE_X44Y95         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[0]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X44Y95         FDCE (Setup_fdce_C_D)        0.029    12.761    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 1.779ns (25.279%)  route 5.259ns (74.721%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.650     2.944    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.478     3.422 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/Q
                         net (fo=19, routed)          0.880     4.302    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/Q[3]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.324     4.626 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_7__3/O
                         net (fo=11, routed)          1.188     5.814    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[3]
    SLICE_X41Y94         LUT5 (Prop_lut5_I0_O)        0.331     6.145 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_61/O
                         net (fo=1, routed)           0.667     6.812    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_61_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_26/O
                         net (fo=11, routed)          0.836     7.772    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state[2]_i_4__0_2
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.896 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state[2]_i_6__1/O
                         net (fo=1, routed)           0.402     8.298    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state[2]_i_6__1_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124     8.422 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state[2]_i_4__0/O
                         net (fo=4, routed)           0.692     9.114    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state[2]_i_4__0_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.238 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state[0]_i_2__0/O
                         net (fo=1, routed)           0.593     9.832    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state[0]_i_2__0_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I2_O)        0.150     9.982 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.982    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state[0]_i_1_n_0
    SLICE_X40Y93         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.479    12.658    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/s00_axi_aclk
    SLICE_X40Y93         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state_reg[0]/C
                         clock pessimism              0.262    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X40Y93         FDCE (Setup_fdce_C_D)        0.047    12.813    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 1.692ns (26.587%)  route 4.672ns (73.413%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.891     3.185    <hidden>
    SLICE_X31Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  <hidden>
                         net (fo=8, routed)           1.023     4.664    <hidden>
    SLICE_X31Y106        LUT6 (Prop_lut6_I2_O)        0.124     4.788 r  <hidden>
                         net (fo=6, routed)           0.845     5.633    <hidden>
    SLICE_X32Y105        LUT5 (Prop_lut5_I3_O)        0.153     5.786 r  <hidden>
                         net (fo=1, routed)           0.428     6.214    <hidden>
    SLICE_X32Y106        LUT6 (Prop_lut6_I5_O)        0.331     6.545 r  <hidden>
                         net (fo=1, routed)           0.000     6.545    <hidden>
    SLICE_X32Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.925 r  <hidden>
                         net (fo=1, routed)           0.753     7.679    <hidden>
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  <hidden>
                         net (fo=3, routed)           0.541     8.344    <hidden>
    SLICE_X31Y103        LUT5 (Prop_lut5_I0_O)        0.124     8.468 r  <hidden>
                         net (fo=9, routed)           1.081     9.549    <hidden>
    SLICE_X32Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.653    12.832    <hidden>
    SLICE_X32Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X32Y106        FDRE (Setup_fdre_C_R)       -0.524    12.401    <hidden>
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 1.753ns (25.419%)  route 5.143ns (74.581%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.650     2.944    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.478     3.422 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/Q
                         net (fo=19, routed)          0.880     4.302    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/Q[3]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.324     4.626 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_7__3/O
                         net (fo=11, routed)          1.188     5.814    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[3]
    SLICE_X41Y94         LUT5 (Prop_lut5_I0_O)        0.331     6.145 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_61/O
                         net (fo=1, routed)           0.667     6.812    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_61_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_26/O
                         net (fo=11, routed)          1.173     8.108    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[2]_i_2__0_3
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.232 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[2]_i_5__0/O
                         net (fo=1, routed)           0.498     8.731    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[2]_i_5__0_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.855 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[2]_i_2__0/O
                         net (fo=4, routed)           0.463     9.317    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[2]_i_2__0_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.441 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[2]_i_4__2/O
                         net (fo=2, routed)           0.275     9.716    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state0
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.124     9.840 r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.840    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state[2]_i_1_n_0
    SLICE_X45Y97         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.479    12.658    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/s00_axi_aclk
    SLICE_X45Y97         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state_reg[2]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X45Y97         FDCE (Setup_fdce_C_D)        0.031    12.764    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 1.692ns (26.587%)  route 4.672ns (73.413%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.891     3.185    <hidden>
    SLICE_X31Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  <hidden>
                         net (fo=8, routed)           1.023     4.664    <hidden>
    SLICE_X31Y106        LUT6 (Prop_lut6_I2_O)        0.124     4.788 r  <hidden>
                         net (fo=6, routed)           0.845     5.633    <hidden>
    SLICE_X32Y105        LUT5 (Prop_lut5_I3_O)        0.153     5.786 r  <hidden>
                         net (fo=1, routed)           0.428     6.214    <hidden>
    SLICE_X32Y106        LUT6 (Prop_lut6_I5_O)        0.331     6.545 r  <hidden>
                         net (fo=1, routed)           0.000     6.545    <hidden>
    SLICE_X32Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.925 r  <hidden>
                         net (fo=1, routed)           0.753     7.679    <hidden>
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  <hidden>
                         net (fo=3, routed)           0.541     8.344    <hidden>
    SLICE_X31Y103        LUT5 (Prop_lut5_I0_O)        0.124     8.468 r  <hidden>
                         net (fo=9, routed)           1.081     9.549    <hidden>
    SLICE_X33Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.653    12.832    <hidden>
    SLICE_X33Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X33Y106        FDRE (Setup_fdre_C_R)       -0.429    12.496    <hidden>
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.692ns (27.210%)  route 4.526ns (72.790%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.891     3.185    <hidden>
    SLICE_X31Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  <hidden>
                         net (fo=8, routed)           1.023     4.664    <hidden>
    SLICE_X31Y106        LUT6 (Prop_lut6_I2_O)        0.124     4.788 r  <hidden>
                         net (fo=6, routed)           0.845     5.633    <hidden>
    SLICE_X32Y105        LUT5 (Prop_lut5_I3_O)        0.153     5.786 r  <hidden>
                         net (fo=1, routed)           0.428     6.214    <hidden>
    SLICE_X32Y106        LUT6 (Prop_lut6_I5_O)        0.331     6.545 r  <hidden>
                         net (fo=1, routed)           0.000     6.545    <hidden>
    SLICE_X32Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.925 r  <hidden>
                         net (fo=1, routed)           0.753     7.679    <hidden>
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  <hidden>
                         net (fo=3, routed)           0.541     8.344    <hidden>
    SLICE_X31Y103        LUT5 (Prop_lut5_I0_O)        0.124     8.468 r  <hidden>
                         net (fo=9, routed)           0.935     9.403    <hidden>
    SLICE_X32Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.653    12.832    <hidden>
    SLICE_X32Y105        FDRE                                         r  <hidden>
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X32Y105        FDRE (Setup_fdre_C_R)       -0.524    12.401    <hidden>
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  2.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.890%)  route 0.178ns (58.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.641     0.977    <hidden>
    SLICE_X35Y100        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.128     1.105 r  <hidden>
                         net (fo=1, routed)           0.178     1.283    <hidden>
    SLICE_X32Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.826     1.192    <hidden>
    SLICE_X32Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.007     1.164    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.641     0.977    <hidden>
    SLICE_X35Y100        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.141     1.118 r  <hidden>
                         net (fo=1, routed)           0.056     1.174    <hidden>
    SLICE_X35Y100        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.912     1.278    <hidden>
    SLICE_X35Y100        FDCE                                         r  <hidden>
                         clock pessimism             -0.301     0.977    
    SLICE_X35Y100        FDCE (Hold_fdce_C_D)         0.075     1.052    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.640     0.976    <hidden>
    SLICE_X35Y103        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDCE (Prop_fdce_C_Q)         0.141     1.117 r  <hidden>
                         net (fo=1, routed)           0.056     1.173    <hidden>
    SLICE_X35Y103        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.911     1.277    <hidden>
    SLICE_X35Y103        FDCE                                         r  <hidden>
                         clock pessimism             -0.301     0.976    
    SLICE_X35Y103        FDCE (Hold_fdce_C_D)         0.075     1.051    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.641     0.977    <hidden>
    SLICE_X35Y101        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDCE (Prop_fdce_C_Q)         0.141     1.118 r  <hidden>
                         net (fo=1, routed)           0.056     1.174    <hidden>
    SLICE_X35Y101        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.912     1.278    <hidden>
    SLICE_X35Y101        FDCE                                         r  <hidden>
                         clock pessimism             -0.301     0.977    
    SLICE_X35Y101        FDCE (Hold_fdce_C_D)         0.075     1.052    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.555     0.891    <hidden>
    SLICE_X35Y87         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  <hidden>
                         net (fo=1, routed)           0.056     1.087    <hidden>
    SLICE_X35Y87         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.821     1.187    <hidden>
    SLICE_X35Y87         FDCE                                         r  <hidden>
                         clock pessimism             -0.296     0.891    
    SLICE_X35Y87         FDCE (Hold_fdce_C_D)         0.075     0.966    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.559     0.895    <hidden>
    SLICE_X35Y99         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  <hidden>
                         net (fo=1, routed)           0.056     1.091    <hidden>
    SLICE_X35Y99         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.826     1.192    <hidden>
    SLICE_X35Y99         FDCE                                         r  <hidden>
                         clock pessimism             -0.297     0.895    
    SLICE_X35Y99         FDCE (Hold_fdce_C_D)         0.075     0.970    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.557     0.893    <hidden>
    SLICE_X33Y90         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  <hidden>
                         net (fo=1, routed)           0.056     1.089    <hidden>
    SLICE_X33Y90         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.824     1.190    <hidden>
    SLICE_X33Y90         FDCE                                         r  <hidden>
                         clock pessimism             -0.297     0.893    
    SLICE_X33Y90         FDCE (Hold_fdce_C_D)         0.075     0.968    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.553     0.889    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y87         FDRE                                         r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.085    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X39Y87         FDRE                                         r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.820     1.186    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y87         FDRE                                         r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.889    
    SLICE_X39Y87         FDRE (Hold_fdre_C_D)         0.075     0.964    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.572     0.908    <hidden>
    SLICE_X27Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  <hidden>
                         net (fo=1, routed)           0.080     1.129    <hidden>
    SLICE_X26Y92         LUT3 (Prop_lut3_I0_O)        0.049     1.178 r  <hidden>
                         net (fo=1, routed)           0.000     1.178    <hidden>
    SLICE_X26Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.842     1.208    <hidden>
    SLICE_X26Y92         FDRE                                         r  <hidden>
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y92         FDRE (Hold_fdre_C_D)         0.131     1.052    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.570     0.906    <hidden>
    SLICE_X27Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  <hidden>
                         net (fo=1, routed)           0.087     1.134    <hidden>
    SLICE_X26Y87         LUT3 (Prop_lut3_I0_O)        0.045     1.179 r  <hidden>
                         net (fo=1, routed)           0.000     1.179    <hidden>
    SLICE_X26Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.839     1.205    <hidden>
    SLICE_X26Y87         FDRE                                         r  <hidden>
                         clock pessimism             -0.286     0.919    
    SLICE_X26Y87         FDRE (Hold_fdre_C_D)         0.120     1.039    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X32Y97    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y97    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y98    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y90    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y89    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y88    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y88    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y88    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y88    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y101   top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y101   top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y87    top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y87    top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X32Y97    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X32Y97    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X32Y97    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X32Y97    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X32Y98    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X32Y98    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y101   top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y101   top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y87    top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y87    top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X32Y97    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X32Y97    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X32Y97    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X32Y97    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X32Y98    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X32Y98    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.518ns (21.547%)  route 1.886ns (78.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.652     2.946    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          1.886     5.350    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/Q[0]
    SLICE_X43Y93         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.479    12.658    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/s00_axi_aclk
    SLICE_X43Y93         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X43Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.518ns (22.784%)  route 1.756ns (77.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.652     2.946    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          1.756     5.220    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/Q[0]
    SLICE_X40Y92         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.478    12.657    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/s00_axi_aclk
    SLICE_X40Y92         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[0]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X40Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.518ns (22.784%)  route 1.756ns (77.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.652     2.946    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          1.756     5.220    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/Q[0]
    SLICE_X40Y92         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.478    12.657    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/s00_axi_aclk
    SLICE_X40Y92         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[2]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X40Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.518ns (22.784%)  route 1.756ns (77.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.652     2.946    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          1.756     5.220    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/Q[0]
    SLICE_X40Y92         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.478    12.657    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/s00_axi_aclk
    SLICE_X40Y92         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[3]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X40Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.518ns (22.784%)  route 1.756ns (77.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.652     2.946    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          1.756     5.220    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/Q[0]
    SLICE_X40Y92         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.478    12.657    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/s00_axi_aclk
    SLICE_X40Y92         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[7]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X40Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.159ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.518ns (22.865%)  route 1.747ns (77.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.652     2.946    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          1.747     5.211    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/Q[0]
    SLICE_X42Y92         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.478    12.657    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X42Y92         FDCE (Recov_fdce_C_CLR)     -0.361    12.371    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  7.159    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.518ns (22.865%)  route 1.747ns (77.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.652     2.946    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          1.747     5.211    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/Q[0]
    SLICE_X42Y92         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.478    12.657    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[1]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X42Y92         FDCE (Recov_fdce_C_CLR)     -0.319    12.413    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.518ns (24.405%)  route 1.604ns (75.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.652     2.946    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          1.604     5.068    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/Q[0]
    SLICE_X44Y92         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.477    12.656    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/s00_axi_aclk
    SLICE_X44Y92         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X44Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.326    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                  7.257    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.518ns (25.070%)  route 1.548ns (74.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.652     2.946    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          1.548     5.012    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/Q[0]
    SLICE_X44Y98         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.479    12.658    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/s00_axi_aclk
    SLICE_X44Y98         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X44Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.354ns  (required time - arrival time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.518ns (25.545%)  route 1.510ns (74.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.652     2.946    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          1.510     4.974    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/Q[0]
    SLICE_X40Y93         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.479    12.658    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/s00_axi_aclk
    SLICE_X40Y93         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X40Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -4.974    
  -------------------------------------------------------------------
                         slack                                  7.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.871%)  route 0.228ns (58.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.556     0.892    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          0.228     1.283    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_26_1[0]
    SLICE_X39Y95         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.824     1.190    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/s00_axi_aclk
    SLICE_X39Y95         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X39Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.871%)  route 0.228ns (58.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.556     0.892    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          0.228     1.283    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_26_1[0]
    SLICE_X39Y95         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.824     1.190    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/s00_axi_aclk
    SLICE_X39Y95         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X39Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_1/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.445%)  route 0.358ns (68.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.556     0.892    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          0.358     1.413    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_1/Q[0]
    SLICE_X42Y96         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_1/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.824     1.190    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_1/s00_axi_aclk
    SLICE_X42Y96         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_1/state_reg[0]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X42Y96         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.164ns (28.227%)  route 0.417ns (71.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.556     0.892    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          0.417     1.473    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/Q[0]
    SLICE_X40Y95         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.824     1.190    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/s00_axi_aclk
    SLICE_X40Y95         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[1]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X40Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.164ns (28.227%)  route 0.417ns (71.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.556     0.892    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          0.417     1.473    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/Q[0]
    SLICE_X40Y95         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.824     1.190    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/s00_axi_aclk
    SLICE_X40Y95         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[2]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X40Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.164ns (27.844%)  route 0.425ns (72.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.556     0.892    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          0.425     1.481    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/Q[0]
    SLICE_X39Y93         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.824     1.190    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/s00_axi_aclk
    SLICE_X39Y93         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state_reg[1]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X39Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_4/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.164ns (25.529%)  route 0.478ns (74.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.556     0.892    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          0.478     1.534    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_26_1[0]
    SLICE_X39Y94         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.824     1.190    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/s00_axi_aclk
    SLICE_X39Y94         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X39Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.164ns (24.709%)  route 0.500ns (75.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.556     0.892    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          0.500     1.555    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/Q[0]
    SLICE_X45Y96         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.824     1.190    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/s00_axi_aclk
    SLICE_X45Y96         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[2]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X45Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.164ns (23.649%)  route 0.529ns (76.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.556     0.892    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          0.529     1.585    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/Q[0]
    SLICE_X40Y94         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.824     1.190    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/s00_axi_aclk
    SLICE_X40Y94         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[0]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X40Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.164ns (22.668%)  route 0.559ns (77.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.556     0.892    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=28, routed)          0.559     1.615    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/Q[0]
    SLICE_X44Y95         FDCE                                         f  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.824     1.190    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/s00_axi_aclk
    SLICE_X44Y95         FDCE                                         r  top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[0]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X44Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    top_i/Wordle_Matcher_HDL_0/U0/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.781    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.592ns  (logic 0.124ns (7.791%)  route 1.468ns (92.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.468     1.468    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     1.592 r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.592    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y88         FDRE                                         r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.476     2.655    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y88         FDRE                                         r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.045ns (7.346%)  route 0.568ns (92.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.568     0.568    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.613 r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.613    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y88         FDRE                                         r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.822     1.188    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y88         FDRE                                         r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.557ns  (logic 0.609ns (23.818%)  route 1.948ns (76.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.416     5.011    <hidden>
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.153     5.164 f  <hidden>
                         net (fo=3, routed)           0.532     5.696    <hidden>
    SLICE_X34Y89         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.478     2.657    <hidden>
    SLICE_X34Y89         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.557ns  (logic 0.609ns (23.818%)  route 1.948ns (76.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.416     5.011    <hidden>
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.153     5.164 f  <hidden>
                         net (fo=3, routed)           0.532     5.696    <hidden>
    SLICE_X34Y89         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.478     2.657    <hidden>
    SLICE_X34Y89         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.557ns  (logic 0.609ns (23.818%)  route 1.948ns (76.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.416     5.011    <hidden>
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.153     5.164 f  <hidden>
                         net (fo=3, routed)           0.532     5.696    <hidden>
    SLICE_X34Y89         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.478     2.657    <hidden>
    SLICE_X34Y89         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.533ns  (logic 0.580ns (22.897%)  route 1.953ns (77.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.566     5.161    <hidden>
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.285 f  <hidden>
                         net (fo=3, routed)           0.387     5.672    <hidden>
    SLICE_X35Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.476     2.655    <hidden>
    SLICE_X35Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.533ns  (logic 0.580ns (22.897%)  route 1.953ns (77.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.566     5.161    <hidden>
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.285 f  <hidden>
                         net (fo=3, routed)           0.387     5.672    <hidden>
    SLICE_X35Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.476     2.655    <hidden>
    SLICE_X35Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.533ns  (logic 0.580ns (22.897%)  route 1.953ns (77.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.566     5.161    <hidden>
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.285 f  <hidden>
                         net (fo=3, routed)           0.387     5.672    <hidden>
    SLICE_X35Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.476     2.655    <hidden>
    SLICE_X35Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.363%)  route 1.903ns (76.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.416     5.011    <hidden>
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.135 f  <hidden>
                         net (fo=3, routed)           0.487     5.622    <hidden>
    SLICE_X33Y90         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.477     2.656    <hidden>
    SLICE_X33Y90         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.363%)  route 1.903ns (76.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.416     5.011    <hidden>
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.135 f  <hidden>
                         net (fo=3, routed)           0.487     5.622    <hidden>
    SLICE_X33Y90         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.477     2.656    <hidden>
    SLICE_X33Y90         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.363%)  route 1.903ns (76.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.416     5.011    <hidden>
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.135 f  <hidden>
                         net (fo=3, routed)           0.487     5.622    <hidden>
    SLICE_X33Y90         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.477     2.656    <hidden>
    SLICE_X33Y90         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.081ns  (logic 0.609ns (29.264%)  route 1.472ns (70.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.836     4.431    <hidden>
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.153     4.584 f  <hidden>
                         net (fo=3, routed)           0.636     5.220    <hidden>
    SLICE_X35Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         1.655     2.834    <hidden>
    SLICE_X35Y100        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.190ns (30.103%)  route 0.441ns (69.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.231     1.347    <hidden>
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.049     1.396 f  <hidden>
                         net (fo=3, routed)           0.210     1.606    <hidden>
    SLICE_X34Y101        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.912     1.278    <hidden>
    SLICE_X34Y101        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.190ns (30.103%)  route 0.441ns (69.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.231     1.347    <hidden>
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.049     1.396 f  <hidden>
                         net (fo=3, routed)           0.210     1.606    <hidden>
    SLICE_X34Y101        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.912     1.278    <hidden>
    SLICE_X34Y101        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.190ns (30.103%)  route 0.441ns (69.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.231     1.347    <hidden>
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.049     1.396 f  <hidden>
                         net (fo=3, routed)           0.210     1.606    <hidden>
    SLICE_X34Y101        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.912     1.278    <hidden>
    SLICE_X34Y101        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.110%)  route 0.476ns (71.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.300     1.416    <hidden>
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.461 f  <hidden>
                         net (fo=3, routed)           0.175     1.637    <hidden>
    SLICE_X35Y101        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.912     1.278    <hidden>
    SLICE_X35Y101        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.110%)  route 0.476ns (71.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.300     1.416    <hidden>
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.461 f  <hidden>
                         net (fo=3, routed)           0.175     1.637    <hidden>
    SLICE_X35Y101        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.912     1.278    <hidden>
    SLICE_X35Y101        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.110%)  route 0.476ns (71.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.300     1.416    <hidden>
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.461 f  <hidden>
                         net (fo=3, routed)           0.175     1.637    <hidden>
    SLICE_X35Y101        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.912     1.278    <hidden>
    SLICE_X35Y101        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.040%)  route 0.477ns (71.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.301     1.417    <hidden>
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.462 f  <hidden>
                         net (fo=3, routed)           0.176     1.638    <hidden>
    SLICE_X35Y103        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.911     1.277    <hidden>
    SLICE_X35Y103        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.040%)  route 0.477ns (71.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.301     1.417    <hidden>
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.462 f  <hidden>
                         net (fo=3, routed)           0.176     1.638    <hidden>
    SLICE_X35Y103        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.911     1.277    <hidden>
    SLICE_X35Y103        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.040%)  route 0.477ns (71.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.301     1.417    <hidden>
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.462 f  <hidden>
                         net (fo=3, routed)           0.176     1.638    <hidden>
    SLICE_X35Y103        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.911     1.277    <hidden>
    SLICE_X35Y103        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.183ns (27.415%)  route 0.485ns (72.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.300     1.416    <hidden>
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.042     1.458 f  <hidden>
                         net (fo=3, routed)           0.184     1.643    <hidden>
    SLICE_X35Y99         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=836, routed)         0.826     1.192    <hidden>
    SLICE_X35Y99         FDCE                                         r  <hidden>





