[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=project
[Library]
project=.\project\project.lib
[$LibMap$]
project=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VERILOG
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[Files]
/project.v=-1
/wave.asdb=-1
[Files.Data]
.\src\project.v=Verilog Source Code
.\src\wave.asdb=Accelerated Waveform File
[HierarchyViewer]
HierarchyInformation=
ShowHide=ShowTopLevel
Selected=
