// Seed: 3610369098
module module_0 (
    output id_0,
    output reg id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input reg id_7
);
  initial begin
    repeat (1) @({1, id_2});
    id_1 <= id_7;
  end
endmodule
