module jkflop(
input j,
input clk,
input k,
output reg q,
output reg q2
);
always@(posedge clk)
begin
if(j&&k == 0)
begin
q<=1'b0;
q2<=1'b0;
end
else if(j==1)
begin
q<=1'b1;
q2<=1'b0;
end
else if(k==1)
begin
q<=1'b0;
q2<=1'b1;
end
end
endmodule
