// Seed: 4273154655
module module_0;
  id_1(
      1, id_2[1], 1 == 1
  );
  wire id_3, id_4, id_5, id_6, id_7;
  assign id_7 = id_3;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input wand id_2,
    output wire id_3,
    input tri0 id_4,
    input tri id_5,
    output wand id_6,
    input tri0 id_7,
    output supply0 id_8,
    output tri1 id_9,
    output tri id_10,
    output wor id_11,
    output tri1 id_12,
    output supply1 id_13
);
  integer id_15;
  module_0 modCall_1 ();
  wire id_16;
  assign (strong1, strong0) id_6 = 1;
endmodule
