# iscas89_hl_verilog
Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
