Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 15 20:32:41 2024
| Host         : DESKTOP-2TI4DL6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/myDCMotor_0/inst/clk_div/clk_out_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.070     -126.635                     16                 5141        0.019        0.000                      0                 5141        9.020        0.000                       0                  2066  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -8.070     -126.635                     16                 5034        0.019        0.000                      0                 5034        9.020        0.000                       0                  2066  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.728        0.000                      0                  107        1.473        0.000                      0                  107  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           16  Failing Endpoints,  Worst Slack       -8.070ns,  Total Violation     -126.635ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.070ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.816ns  (logic 12.585ns (45.243%)  route 15.231ns (54.757%))
  Logic Levels:           43  (CARRY4=24 LUT3=5 LUT4=5 LUT5=6 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.902     4.360    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y83         LUT3 (Prop_lut3_I0_O)        0.150     4.510 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.155    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I3_O)        0.332     5.487 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.487    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.019 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.019    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.560 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/O[3]
                         net (fo=2, routed)           0.708     7.268    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_4
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.331     7.599 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161/O
                         net (fo=2, routed)           0.813     8.412    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161_n_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.744 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165/O
                         net (fo=1, routed)           0.000     8.744    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.276 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.276    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.390    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/O[1]
                         net (fo=2, routed)           0.975    10.699    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_6
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.332    11.031 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39/O
                         net (fo=2, routed)           0.690    11.721    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39_n_0
    SLICE_X39Y93         LUT4 (Prop_lut4_I3_O)        0.327    12.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.449 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.449    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.563 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.563    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.791    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24/O[1]
                         net (fo=25, routed)          0.691    13.816    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24_n_6
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.303    14.119 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208/O
                         net (fo=2, routed)           0.656    14.774    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I0_O)        0.124    14.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131/O
                         net (fo=2, routed)           0.453    15.352    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I0_O)        0.124    15.476 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135/O
                         net (fo=1, routed)           0.000    15.476    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.009 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.009    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.324 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.761    17.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.391 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.391    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.792 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.072    18.865    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124    18.989 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_14/O
                         net (fo=19, routed)          0.914    19.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[9]
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.124    20.026 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84/O
                         net (fo=1, routed)           0.722    20.749    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.275 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.275    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.389 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.389    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.001    21.503    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.742 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14/O[2]
                         net (fo=3, routed)           0.593    22.336    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14_n_5
    SLICE_X42Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.638 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.702    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.560    24.023    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    24.147 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.147    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.679    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/O[1]
                         net (fo=8, routed)           0.841    25.854    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_6
    SLICE_X46Y102        LUT3 (Prop_lut3_I2_O)        0.327    26.181 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140/O
                         net (fo=2, routed)           0.490    26.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140_n_0
    SLICE_X46Y102        LUT4 (Prop_lut4_I3_O)        0.328    26.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144/O
                         net (fo=1, routed)           0.000    26.999    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    27.642 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[3]
                         net (fo=3, routed)           0.591    28.233    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_4
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.307    28.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52/O
                         net (fo=1, routed)           0.485    29.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.551 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.551    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.967    30.632    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.756 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[11]_i_1/O
                         net (fo=1, routed)           0.000    30.756    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[11]_i_1_n_0
    SLICE_X49Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.651    22.830    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[11]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X49Y106        FDRE (Setup_fdre_C_D)        0.029    22.686    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[11]
  -------------------------------------------------------------------
                         required time                         22.686    
                         arrival time                         -30.756    
  -------------------------------------------------------------------
                         slack                                 -8.070    

Slack (VIOLATED) :        -8.066ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.814ns  (logic 12.585ns (45.247%)  route 15.229ns (54.753%))
  Logic Levels:           43  (CARRY4=24 LUT3=5 LUT4=5 LUT5=6 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.902     4.360    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y83         LUT3 (Prop_lut3_I0_O)        0.150     4.510 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.155    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I3_O)        0.332     5.487 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.487    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.019 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.019    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.560 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/O[3]
                         net (fo=2, routed)           0.708     7.268    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_4
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.331     7.599 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161/O
                         net (fo=2, routed)           0.813     8.412    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161_n_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.744 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165/O
                         net (fo=1, routed)           0.000     8.744    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.276 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.276    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.390    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/O[1]
                         net (fo=2, routed)           0.975    10.699    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_6
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.332    11.031 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39/O
                         net (fo=2, routed)           0.690    11.721    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39_n_0
    SLICE_X39Y93         LUT4 (Prop_lut4_I3_O)        0.327    12.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.449 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.449    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.563 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.563    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.791    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24/O[1]
                         net (fo=25, routed)          0.691    13.816    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24_n_6
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.303    14.119 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208/O
                         net (fo=2, routed)           0.656    14.774    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I0_O)        0.124    14.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131/O
                         net (fo=2, routed)           0.453    15.352    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I0_O)        0.124    15.476 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135/O
                         net (fo=1, routed)           0.000    15.476    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.009 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.009    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.324 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.761    17.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.391 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.391    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.792 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.072    18.865    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124    18.989 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_14/O
                         net (fo=19, routed)          0.914    19.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[9]
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.124    20.026 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84/O
                         net (fo=1, routed)           0.722    20.749    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.275 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.275    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.389 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.389    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.001    21.503    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.742 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14/O[2]
                         net (fo=3, routed)           0.593    22.336    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14_n_5
    SLICE_X42Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.638 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.702    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.560    24.023    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    24.147 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.147    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.679    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/O[1]
                         net (fo=8, routed)           0.841    25.854    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_6
    SLICE_X46Y102        LUT3 (Prop_lut3_I2_O)        0.327    26.181 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140/O
                         net (fo=2, routed)           0.490    26.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140_n_0
    SLICE_X46Y102        LUT4 (Prop_lut4_I3_O)        0.328    26.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144/O
                         net (fo=1, routed)           0.000    26.999    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    27.642 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[3]
                         net (fo=3, routed)           0.591    28.233    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_4
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.307    28.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52/O
                         net (fo=1, routed)           0.485    29.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.551 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.551    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.965    30.630    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X49Y105        LUT5 (Prop_lut5_I1_O)        0.124    30.754 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_1/O
                         net (fo=1, routed)           0.000    30.754    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_1_n_0
    SLICE_X49Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.651    22.830    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X49Y105        FDRE (Setup_fdre_C_D)        0.031    22.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -30.754    
  -------------------------------------------------------------------
                         slack                                 -8.066    

Slack (VIOLATED) :        -8.000ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.746ns  (logic 12.585ns (45.359%)  route 15.161ns (54.641%))
  Logic Levels:           43  (CARRY4=24 LUT3=5 LUT4=5 LUT5=6 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.902     4.360    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y83         LUT3 (Prop_lut3_I0_O)        0.150     4.510 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.155    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I3_O)        0.332     5.487 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.487    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.019 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.019    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.560 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/O[3]
                         net (fo=2, routed)           0.708     7.268    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_4
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.331     7.599 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161/O
                         net (fo=2, routed)           0.813     8.412    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161_n_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.744 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165/O
                         net (fo=1, routed)           0.000     8.744    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.276 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.276    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.390    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/O[1]
                         net (fo=2, routed)           0.975    10.699    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_6
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.332    11.031 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39/O
                         net (fo=2, routed)           0.690    11.721    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39_n_0
    SLICE_X39Y93         LUT4 (Prop_lut4_I3_O)        0.327    12.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.449 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.449    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.563 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.563    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.791    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24/O[1]
                         net (fo=25, routed)          0.691    13.816    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24_n_6
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.303    14.119 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208/O
                         net (fo=2, routed)           0.656    14.774    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I0_O)        0.124    14.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131/O
                         net (fo=2, routed)           0.453    15.352    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I0_O)        0.124    15.476 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135/O
                         net (fo=1, routed)           0.000    15.476    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.009 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.009    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.324 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.761    17.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.391 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.391    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.792 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.072    18.865    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124    18.989 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_14/O
                         net (fo=19, routed)          0.914    19.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[9]
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.124    20.026 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84/O
                         net (fo=1, routed)           0.722    20.749    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.275 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.275    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.389 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.389    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.001    21.503    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.742 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14/O[2]
                         net (fo=3, routed)           0.593    22.336    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14_n_5
    SLICE_X42Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.638 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.702    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.560    24.023    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    24.147 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.147    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.679    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/O[1]
                         net (fo=8, routed)           0.841    25.854    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_6
    SLICE_X46Y102        LUT3 (Prop_lut3_I2_O)        0.327    26.181 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140/O
                         net (fo=2, routed)           0.490    26.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140_n_0
    SLICE_X46Y102        LUT4 (Prop_lut4_I3_O)        0.328    26.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144/O
                         net (fo=1, routed)           0.000    26.999    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    27.642 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[3]
                         net (fo=3, routed)           0.591    28.233    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_4
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.307    28.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52/O
                         net (fo=1, routed)           0.485    29.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.551 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.551    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.897    30.562    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.686 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[4]_i_1/O
                         net (fo=1, routed)           0.000    30.686    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[4]_i_1_n_0
    SLICE_X48Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.651    22.830    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[4]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)        0.029    22.686    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[4]
  -------------------------------------------------------------------
                         required time                         22.686    
                         arrival time                         -30.686    
  -------------------------------------------------------------------
                         slack                                 -8.000    

Slack (VIOLATED) :        -7.995ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.743ns  (logic 12.585ns (45.364%)  route 15.158ns (54.636%))
  Logic Levels:           43  (CARRY4=24 LUT3=5 LUT4=5 LUT5=6 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.902     4.360    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y83         LUT3 (Prop_lut3_I0_O)        0.150     4.510 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.155    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I3_O)        0.332     5.487 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.487    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.019 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.019    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.560 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/O[3]
                         net (fo=2, routed)           0.708     7.268    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_4
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.331     7.599 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161/O
                         net (fo=2, routed)           0.813     8.412    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161_n_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.744 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165/O
                         net (fo=1, routed)           0.000     8.744    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.276 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.276    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.390    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/O[1]
                         net (fo=2, routed)           0.975    10.699    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_6
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.332    11.031 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39/O
                         net (fo=2, routed)           0.690    11.721    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39_n_0
    SLICE_X39Y93         LUT4 (Prop_lut4_I3_O)        0.327    12.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.449 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.449    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.563 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.563    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.791    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24/O[1]
                         net (fo=25, routed)          0.691    13.816    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24_n_6
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.303    14.119 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208/O
                         net (fo=2, routed)           0.656    14.774    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I0_O)        0.124    14.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131/O
                         net (fo=2, routed)           0.453    15.352    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I0_O)        0.124    15.476 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135/O
                         net (fo=1, routed)           0.000    15.476    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.009 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.009    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.324 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.761    17.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.391 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.391    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.792 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.072    18.865    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124    18.989 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_14/O
                         net (fo=19, routed)          0.914    19.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[9]
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.124    20.026 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84/O
                         net (fo=1, routed)           0.722    20.749    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.275 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.275    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.389 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.389    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.001    21.503    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.742 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14/O[2]
                         net (fo=3, routed)           0.593    22.336    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14_n_5
    SLICE_X42Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.638 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.702    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.560    24.023    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    24.147 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.147    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.679    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/O[1]
                         net (fo=8, routed)           0.841    25.854    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_6
    SLICE_X46Y102        LUT3 (Prop_lut3_I2_O)        0.327    26.181 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140/O
                         net (fo=2, routed)           0.490    26.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140_n_0
    SLICE_X46Y102        LUT4 (Prop_lut4_I3_O)        0.328    26.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144/O
                         net (fo=1, routed)           0.000    26.999    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    27.642 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[3]
                         net (fo=3, routed)           0.591    28.233    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_4
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.307    28.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52/O
                         net (fo=1, routed)           0.485    29.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.551 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.551    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.894    30.559    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.683 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[5]_i_1/O
                         net (fo=1, routed)           0.000    30.683    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[5]_i_1_n_0
    SLICE_X48Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.651    22.830    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[5]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)        0.031    22.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[5]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -30.683    
  -------------------------------------------------------------------
                         slack                                 -7.995    

Slack (VIOLATED) :        -7.981ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.727ns  (logic 12.585ns (45.390%)  route 15.142ns (54.610%))
  Logic Levels:           43  (CARRY4=24 LUT3=5 LUT4=5 LUT5=6 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.902     4.360    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y83         LUT3 (Prop_lut3_I0_O)        0.150     4.510 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.155    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I3_O)        0.332     5.487 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.487    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.019 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.019    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.560 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/O[3]
                         net (fo=2, routed)           0.708     7.268    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_4
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.331     7.599 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161/O
                         net (fo=2, routed)           0.813     8.412    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161_n_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.744 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165/O
                         net (fo=1, routed)           0.000     8.744    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.276 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.276    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.390    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/O[1]
                         net (fo=2, routed)           0.975    10.699    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_6
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.332    11.031 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39/O
                         net (fo=2, routed)           0.690    11.721    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39_n_0
    SLICE_X39Y93         LUT4 (Prop_lut4_I3_O)        0.327    12.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.449 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.449    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.563 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.563    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.791    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24/O[1]
                         net (fo=25, routed)          0.691    13.816    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24_n_6
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.303    14.119 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208/O
                         net (fo=2, routed)           0.656    14.774    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I0_O)        0.124    14.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131/O
                         net (fo=2, routed)           0.453    15.352    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I0_O)        0.124    15.476 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135/O
                         net (fo=1, routed)           0.000    15.476    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.009 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.009    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.324 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.761    17.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.391 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.391    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.792 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.072    18.865    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124    18.989 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_14/O
                         net (fo=19, routed)          0.914    19.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[9]
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.124    20.026 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84/O
                         net (fo=1, routed)           0.722    20.749    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.275 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.275    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.389 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.389    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.001    21.503    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.742 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14/O[2]
                         net (fo=3, routed)           0.593    22.336    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14_n_5
    SLICE_X42Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.638 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.702    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.560    24.023    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    24.147 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.147    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.679    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/O[1]
                         net (fo=8, routed)           0.841    25.854    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_6
    SLICE_X46Y102        LUT3 (Prop_lut3_I2_O)        0.327    26.181 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140/O
                         net (fo=2, routed)           0.490    26.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140_n_0
    SLICE_X46Y102        LUT4 (Prop_lut4_I3_O)        0.328    26.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144/O
                         net (fo=1, routed)           0.000    26.999    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    27.642 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[3]
                         net (fo=3, routed)           0.591    28.233    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_4
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.307    28.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52/O
                         net (fo=1, routed)           0.485    29.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.551 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.551    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.878    30.543    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X49Y105        LUT5 (Prop_lut5_I1_O)        0.124    30.667 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_1/O
                         net (fo=1, routed)           0.000    30.667    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_1_n_0
    SLICE_X49Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.651    22.830    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X49Y105        FDRE (Setup_fdre_C_D)        0.029    22.686    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]
  -------------------------------------------------------------------
                         required time                         22.686    
                         arrival time                         -30.667    
  -------------------------------------------------------------------
                         slack                                 -7.981    

Slack (VIOLATED) :        -7.946ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.695ns  (logic 12.585ns (45.442%)  route 15.110ns (54.558%))
  Logic Levels:           43  (CARRY4=24 LUT3=5 LUT4=5 LUT5=6 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.902     4.360    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y83         LUT3 (Prop_lut3_I0_O)        0.150     4.510 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.155    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I3_O)        0.332     5.487 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.487    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.019 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.019    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.560 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/O[3]
                         net (fo=2, routed)           0.708     7.268    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_4
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.331     7.599 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161/O
                         net (fo=2, routed)           0.813     8.412    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161_n_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.744 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165/O
                         net (fo=1, routed)           0.000     8.744    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.276 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.276    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.390    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/O[1]
                         net (fo=2, routed)           0.975    10.699    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_6
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.332    11.031 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39/O
                         net (fo=2, routed)           0.690    11.721    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39_n_0
    SLICE_X39Y93         LUT4 (Prop_lut4_I3_O)        0.327    12.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.449 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.449    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.563 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.563    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.791    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24/O[1]
                         net (fo=25, routed)          0.691    13.816    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24_n_6
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.303    14.119 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208/O
                         net (fo=2, routed)           0.656    14.774    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I0_O)        0.124    14.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131/O
                         net (fo=2, routed)           0.453    15.352    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I0_O)        0.124    15.476 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135/O
                         net (fo=1, routed)           0.000    15.476    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.009 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.009    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.324 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.761    17.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.391 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.391    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.792 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.072    18.865    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124    18.989 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_14/O
                         net (fo=19, routed)          0.914    19.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[9]
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.124    20.026 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84/O
                         net (fo=1, routed)           0.722    20.749    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.275 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.275    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.389 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.389    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.001    21.503    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.742 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14/O[2]
                         net (fo=3, routed)           0.593    22.336    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14_n_5
    SLICE_X42Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.638 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.702    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.560    24.023    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    24.147 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.147    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.679    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/O[1]
                         net (fo=8, routed)           0.841    25.854    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_6
    SLICE_X46Y102        LUT3 (Prop_lut3_I2_O)        0.327    26.181 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140/O
                         net (fo=2, routed)           0.490    26.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140_n_0
    SLICE_X46Y102        LUT4 (Prop_lut4_I3_O)        0.328    26.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144/O
                         net (fo=1, routed)           0.000    26.999    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    27.642 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[3]
                         net (fo=3, routed)           0.591    28.233    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_4
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.307    28.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52/O
                         net (fo=1, routed)           0.485    29.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.551 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.551    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.846    30.511    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.635 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[7]_i_1/O
                         net (fo=1, routed)           0.000    30.635    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[7]_i_1_n_0
    SLICE_X48Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.651    22.830    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[7]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)        0.032    22.689    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[7]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                         -30.635    
  -------------------------------------------------------------------
                         slack                                 -7.946    

Slack (VIOLATED) :        -7.943ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.691ns  (logic 12.585ns (45.447%)  route 15.106ns (54.553%))
  Logic Levels:           43  (CARRY4=24 LUT3=5 LUT4=5 LUT5=6 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.902     4.360    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y83         LUT3 (Prop_lut3_I0_O)        0.150     4.510 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.155    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I3_O)        0.332     5.487 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.487    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.019 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.019    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.560 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/O[3]
                         net (fo=2, routed)           0.708     7.268    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_4
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.331     7.599 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161/O
                         net (fo=2, routed)           0.813     8.412    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161_n_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.744 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165/O
                         net (fo=1, routed)           0.000     8.744    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.276 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.276    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.390    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/O[1]
                         net (fo=2, routed)           0.975    10.699    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_6
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.332    11.031 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39/O
                         net (fo=2, routed)           0.690    11.721    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39_n_0
    SLICE_X39Y93         LUT4 (Prop_lut4_I3_O)        0.327    12.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.449 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.449    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.563 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.563    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.791    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24/O[1]
                         net (fo=25, routed)          0.691    13.816    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24_n_6
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.303    14.119 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208/O
                         net (fo=2, routed)           0.656    14.774    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I0_O)        0.124    14.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131/O
                         net (fo=2, routed)           0.453    15.352    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I0_O)        0.124    15.476 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135/O
                         net (fo=1, routed)           0.000    15.476    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.009 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.009    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.324 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.761    17.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.391 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.391    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.792 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.072    18.865    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124    18.989 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_14/O
                         net (fo=19, routed)          0.914    19.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[9]
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.124    20.026 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84/O
                         net (fo=1, routed)           0.722    20.749    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.275 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.275    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.389 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.389    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.001    21.503    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.742 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14/O[2]
                         net (fo=3, routed)           0.593    22.336    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14_n_5
    SLICE_X42Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.638 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.702    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.560    24.023    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    24.147 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.147    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.679    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/O[1]
                         net (fo=8, routed)           0.841    25.854    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_6
    SLICE_X46Y102        LUT3 (Prop_lut3_I2_O)        0.327    26.181 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140/O
                         net (fo=2, routed)           0.490    26.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140_n_0
    SLICE_X46Y102        LUT4 (Prop_lut4_I3_O)        0.328    26.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144/O
                         net (fo=1, routed)           0.000    26.999    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    27.642 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[3]
                         net (fo=3, routed)           0.591    28.233    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_4
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.307    28.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52/O
                         net (fo=1, routed)           0.485    29.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.551 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.551    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.842    30.507    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.631 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_1/O
                         net (fo=1, routed)           0.000    30.631    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_1_n_0
    SLICE_X48Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.651    22.830    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)        0.031    22.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -30.631    
  -------------------------------------------------------------------
                         slack                                 -7.943    

Slack (VIOLATED) :        -7.917ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.668ns  (logic 12.585ns (45.487%)  route 15.083ns (54.513%))
  Logic Levels:           43  (CARRY4=24 LUT3=5 LUT4=5 LUT5=6 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 22.831 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.902     4.360    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y83         LUT3 (Prop_lut3_I0_O)        0.150     4.510 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.155    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I3_O)        0.332     5.487 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.487    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.019 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.019    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.560 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/O[3]
                         net (fo=2, routed)           0.708     7.268    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_4
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.331     7.599 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161/O
                         net (fo=2, routed)           0.813     8.412    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161_n_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.744 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165/O
                         net (fo=1, routed)           0.000     8.744    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.276 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.276    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.390    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/O[1]
                         net (fo=2, routed)           0.975    10.699    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_6
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.332    11.031 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39/O
                         net (fo=2, routed)           0.690    11.721    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39_n_0
    SLICE_X39Y93         LUT4 (Prop_lut4_I3_O)        0.327    12.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.449 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.449    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.563 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.563    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.791    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24/O[1]
                         net (fo=25, routed)          0.691    13.816    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24_n_6
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.303    14.119 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208/O
                         net (fo=2, routed)           0.656    14.774    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I0_O)        0.124    14.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131/O
                         net (fo=2, routed)           0.453    15.352    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I0_O)        0.124    15.476 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135/O
                         net (fo=1, routed)           0.000    15.476    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.009 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.009    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.324 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.761    17.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.391 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.391    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.792 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.072    18.865    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124    18.989 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_14/O
                         net (fo=19, routed)          0.914    19.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[9]
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.124    20.026 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84/O
                         net (fo=1, routed)           0.722    20.749    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.275 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.275    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.389 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.389    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.001    21.503    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.742 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14/O[2]
                         net (fo=3, routed)           0.593    22.336    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14_n_5
    SLICE_X42Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.638 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.702    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.560    24.023    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    24.147 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.147    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.679    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/O[1]
                         net (fo=8, routed)           0.841    25.854    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_6
    SLICE_X46Y102        LUT3 (Prop_lut3_I2_O)        0.327    26.181 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140/O
                         net (fo=2, routed)           0.490    26.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140_n_0
    SLICE_X46Y102        LUT4 (Prop_lut4_I3_O)        0.328    26.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144/O
                         net (fo=1, routed)           0.000    26.999    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    27.642 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[3]
                         net (fo=3, routed)           0.591    28.233    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_4
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.307    28.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52/O
                         net (fo=1, routed)           0.485    29.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.551 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.551    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.818    30.484    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X47Y104        LUT5 (Prop_lut5_I1_O)        0.124    30.608 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[0]_i_1/O
                         net (fo=1, routed)           0.000    30.608    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[0]_i_1_n_0
    SLICE_X47Y104        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.652    22.831    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[0]/C
                         clock pessimism              0.129    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X47Y104        FDRE (Setup_fdre_C_D)        0.032    22.690    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[0]
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                         -30.608    
  -------------------------------------------------------------------
                         slack                                 -7.917    

Slack (VIOLATED) :        -7.913ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.663ns  (logic 12.585ns (45.495%)  route 15.078ns (54.505%))
  Logic Levels:           43  (CARRY4=24 LUT3=5 LUT4=5 LUT5=6 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 22.831 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.902     4.360    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y83         LUT3 (Prop_lut3_I0_O)        0.150     4.510 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.155    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I3_O)        0.332     5.487 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.487    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.019 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.019    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.560 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/O[3]
                         net (fo=2, routed)           0.708     7.268    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_4
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.331     7.599 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161/O
                         net (fo=2, routed)           0.813     8.412    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161_n_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.744 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165/O
                         net (fo=1, routed)           0.000     8.744    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.276 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.276    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.390    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/O[1]
                         net (fo=2, routed)           0.975    10.699    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_6
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.332    11.031 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39/O
                         net (fo=2, routed)           0.690    11.721    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39_n_0
    SLICE_X39Y93         LUT4 (Prop_lut4_I3_O)        0.327    12.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.449 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.449    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.563 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.563    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.791    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24/O[1]
                         net (fo=25, routed)          0.691    13.816    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24_n_6
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.303    14.119 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208/O
                         net (fo=2, routed)           0.656    14.774    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I0_O)        0.124    14.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131/O
                         net (fo=2, routed)           0.453    15.352    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I0_O)        0.124    15.476 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135/O
                         net (fo=1, routed)           0.000    15.476    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.009 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.009    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.324 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.761    17.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.391 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.391    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.792 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.072    18.865    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124    18.989 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_14/O
                         net (fo=19, routed)          0.914    19.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[9]
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.124    20.026 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84/O
                         net (fo=1, routed)           0.722    20.749    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.275 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.275    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.389 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.389    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.001    21.503    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.742 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14/O[2]
                         net (fo=3, routed)           0.593    22.336    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14_n_5
    SLICE_X42Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.638 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.702    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.560    24.023    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    24.147 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.147    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.679    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/O[1]
                         net (fo=8, routed)           0.841    25.854    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_6
    SLICE_X46Y102        LUT3 (Prop_lut3_I2_O)        0.327    26.181 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140/O
                         net (fo=2, routed)           0.490    26.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140_n_0
    SLICE_X46Y102        LUT4 (Prop_lut4_I3_O)        0.328    26.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144/O
                         net (fo=1, routed)           0.000    26.999    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    27.642 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[3]
                         net (fo=3, routed)           0.591    28.233    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_4
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.307    28.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52/O
                         net (fo=1, routed)           0.485    29.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.551 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.551    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.813    30.479    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X47Y104        LUT5 (Prop_lut5_I1_O)        0.124    30.603 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[9]_i_1/O
                         net (fo=1, routed)           0.000    30.603    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[9]_i_1_n_0
    SLICE_X47Y104        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.652    22.831    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[9]/C
                         clock pessimism              0.129    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X47Y104        FDRE (Setup_fdre_C_D)        0.031    22.689    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[9]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                         -30.603    
  -------------------------------------------------------------------
                         slack                                 -7.913    

Slack (VIOLATED) :        -7.900ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.648ns  (logic 12.585ns (45.518%)  route 15.063ns (54.482%))
  Logic Levels:           43  (CARRY4=24 LUT3=5 LUT4=5 LUT5=6 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.902     4.360    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y83         LUT3 (Prop_lut3_I0_O)        0.150     4.510 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.155    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I3_O)        0.332     5.487 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.487    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.019 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.019    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.560 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/O[3]
                         net (fo=2, routed)           0.708     7.268    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_4
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.331     7.599 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161/O
                         net (fo=2, routed)           0.813     8.412    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_161_n_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.744 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165/O
                         net (fo=1, routed)           0.000     8.744    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_165_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.276 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.276    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.390    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/O[1]
                         net (fo=2, routed)           0.975    10.699    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_6
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.332    11.031 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39/O
                         net (fo=2, routed)           0.690    11.721    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_39_n_0
    SLICE_X39Y93         LUT4 (Prop_lut4_I3_O)        0.327    12.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_43_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.449 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.449    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.563 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.563    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.791    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24/O[1]
                         net (fo=25, routed)          0.691    13.816    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_24_n_6
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.303    14.119 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208/O
                         net (fo=2, routed)           0.656    14.774    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_208_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I0_O)        0.124    14.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131/O
                         net (fo=2, routed)           0.453    15.352    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_131_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I0_O)        0.124    15.476 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135/O
                         net (fo=1, routed)           0.000    15.476    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_135_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.009 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.009    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.324 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.761    17.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.391 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.391    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.792 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.072    18.865    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124    18.989 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_14/O
                         net (fo=19, routed)          0.914    19.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[9]
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.124    20.026 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84/O
                         net (fo=1, routed)           0.722    20.749    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_84_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.275 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.275    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.389 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.389    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.001    21.503    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_15_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.742 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14/O[2]
                         net (fo=3, routed)           0.593    22.336    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_14_n_5
    SLICE_X42Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.638 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.702    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.560    24.023    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    24.147 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.147    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.679 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.679    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.013 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/O[1]
                         net (fo=8, routed)           0.841    25.854    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_6
    SLICE_X46Y102        LUT3 (Prop_lut3_I2_O)        0.327    26.181 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140/O
                         net (fo=2, routed)           0.490    26.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_140_n_0
    SLICE_X46Y102        LUT4 (Prop_lut4_I3_O)        0.328    26.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144/O
                         net (fo=1, routed)           0.000    26.999    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_144_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    27.642 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[3]
                         net (fo=3, routed)           0.591    28.233    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_4
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.307    28.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52/O
                         net (fo=1, routed)           0.485    29.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_52_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.551 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.551    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.799    30.464    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.588 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[12]_i_1/O
                         net (fo=1, routed)           0.000    30.588    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[12]_i_1_n_0
    SLICE_X49Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.651    22.830    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[12]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X49Y106        FDRE (Setup_fdre_C_D)        0.031    22.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[12]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -30.588    
  -------------------------------------------------------------------
                         slack                                 -7.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.272ns (55.681%)  route 0.217ns (44.319%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/Q
                         net (fo=1, routed)           0.053     1.076    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_2
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.099     1.175 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__1/O
                         net (fo=3, routed)           0.163     1.338    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_i
    SLICE_X34Y100        LUT4 (Prop_lut4_I1_O)        0.045     1.383 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1_i_1/O
                         net (fo=1, routed)           0.000     1.383    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0_n_14
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.121     1.364    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.272ns (55.453%)  route 0.219ns (44.547%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/Q
                         net (fo=1, routed)           0.053     1.076    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_2
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.099     1.175 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__1/O
                         net (fo=3, routed)           0.165     1.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_i
    SLICE_X34Y100        LUT4 (Prop_lut4_I1_O)        0.045     1.385 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq0_i_1/O
                         net (fo=1, routed)           0.000     1.385    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0_n_3
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.120     1.363    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/stable_distance_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.525%)  route 0.235ns (62.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.638     0.974    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[9]/Q
                         net (fo=2, routed)           0.235     1.350    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[9]
    SLICE_X51Y104        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/stable_distance_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.906     1.272    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y104        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/stable_distance_reg[9]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y104        FDRE (Hold_fdre_C_D)         0.076     1.309    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/stable_distance_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/stable_distance_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.402%)  route 0.246ns (63.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.637     0.973    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]/Q
                         net (fo=2, routed)           0.246     1.360    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]
    SLICE_X51Y104        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/stable_distance_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.906     1.272    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y104        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/stable_distance_reg[6]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y104        FDRE (Hold_fdre_C_D)         0.075     1.308    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/stable_distance_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.248ns (51.992%)  route 0.229ns (48.008%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.553     0.889    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y89         FDRE                                         r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg2_reg[25]/Q
                         net (fo=1, routed)           0.229     1.259    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[25]
    SLICE_X50Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.304 r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata[25]_i_2/O
                         net (fo=1, routed)           0.000     1.304    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata[25]_i_2_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I0_O)      0.062     1.366 r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.366    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X50Y89         FDRE                                         r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.818     1.184    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y89         FDRE                                         r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDRE (Hold_fdre_C_D)         0.134     1.283    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.381%)  route 0.219ns (59.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.219     1.261    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y102        FDRE (Hold_fdre_C_CE)       -0.070     1.173    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/stable_distance_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.805%)  route 0.264ns (65.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.637     0.973    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[11]/Q
                         net (fo=2, routed)           0.264     1.378    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[11]
    SLICE_X51Y104        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/stable_distance_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.906     1.272    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y104        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/stable_distance_reg[11]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y104        FDRE (Hold_fdre_C_D)         0.047     1.280    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/stable_distance_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.128     1.122 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.235    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y104        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y104        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.289     1.007    
    SLICE_X30Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.137    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.226ns (61.031%)  route 0.144ns (38.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.144     1.267    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.098     1.365 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.365    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.573%)  route 0.208ns (58.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.208     1.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X33Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y101        FDRE (Hold_fdre_C_CE)       -0.093     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X32Y83    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y82    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y83    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y83    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y79    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X35Y79    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y79    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y79    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X35Y79    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.642ns (8.925%)  route 6.552ns (91.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.843     3.137    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.378     7.033    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.157 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         3.174    10.331    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X51Y67         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.458    22.637    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X51Y67         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[13]/C
                         clock pessimism              0.129    22.766    
                         clock uncertainty           -0.302    22.464    
    SLICE_X51Y67         FDCE (Recov_fdce_C_CLR)     -0.405    22.059    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[13]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                 11.728    

Slack (MET) :             11.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.642ns (8.925%)  route 6.552ns (91.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.843     3.137    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.378     7.033    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.157 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         3.174    10.331    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X51Y67         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.458    22.637    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X51Y67         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[19]/C
                         clock pessimism              0.129    22.766    
                         clock uncertainty           -0.302    22.464    
    SLICE_X51Y67         FDCE (Recov_fdce_C_CLR)     -0.405    22.059    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[19]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                 11.728    

Slack (MET) :             11.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.642ns (8.925%)  route 6.552ns (91.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.843     3.137    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.378     7.033    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.157 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         3.174    10.331    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X51Y67         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.458    22.637    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X51Y67         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[20]/C
                         clock pessimism              0.129    22.766    
                         clock uncertainty           -0.302    22.464    
    SLICE_X51Y67         FDCE (Recov_fdce_C_CLR)     -0.405    22.059    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[20]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                 11.728    

Slack (MET) :             11.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.642ns (8.925%)  route 6.552ns (91.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.843     3.137    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.378     7.033    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.157 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         3.174    10.331    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X51Y67         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.458    22.637    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X51Y67         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[26]/C
                         clock pessimism              0.129    22.766    
                         clock uncertainty           -0.302    22.464    
    SLICE_X51Y67         FDCE (Recov_fdce_C_CLR)     -0.405    22.059    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[26]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                 11.728    

Slack (MET) :             11.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.642ns (8.925%)  route 6.552ns (91.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.843     3.137    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.378     7.033    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.157 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         3.174    10.331    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X51Y67         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.458    22.637    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X51Y67         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[30]/C
                         clock pessimism              0.129    22.766    
                         clock uncertainty           -0.302    22.464    
    SLICE_X51Y67         FDCE (Recov_fdce_C_CLR)     -0.405    22.059    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[30]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                 11.728    

Slack (MET) :             11.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.642ns (8.925%)  route 6.552ns (91.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.843     3.137    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.378     7.033    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.157 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         3.174    10.331    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X51Y67         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.458    22.637    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X51Y67         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[4]/C
                         clock pessimism              0.129    22.766    
                         clock uncertainty           -0.302    22.464    
    SLICE_X51Y67         FDCE (Recov_fdce_C_CLR)     -0.405    22.059    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[4]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                 11.728    

Slack (MET) :             11.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.642ns (8.925%)  route 6.552ns (91.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.843     3.137    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.378     7.033    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.157 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         3.174    10.331    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X51Y67         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.458    22.637    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X51Y67         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[6]/C
                         clock pessimism              0.129    22.766    
                         clock uncertainty           -0.302    22.464    
    SLICE_X51Y67         FDCE (Recov_fdce_C_CLR)     -0.405    22.059    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[6]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                 11.728    

Slack (MET) :             11.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.642ns (8.925%)  route 6.552ns (91.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.843     3.137    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.378     7.033    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.157 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         3.174    10.331    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X51Y67         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.458    22.637    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X51Y67         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[8]/C
                         clock pessimism              0.129    22.766    
                         clock uncertainty           -0.302    22.464    
    SLICE_X51Y67         FDCE (Recov_fdce_C_CLR)     -0.405    22.059    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[8]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                 11.728    

Slack (MET) :             11.744ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 0.642ns (8.947%)  route 6.534ns (91.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 22.635 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.843     3.137    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.378     7.033    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.157 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         3.156    10.313    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X53Y68         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.456    22.635    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X53Y68         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[21]/C
                         clock pessimism              0.129    22.764    
                         clock uncertainty           -0.302    22.462    
    SLICE_X53Y68         FDCE (Recov_fdce_C_CLR)     -0.405    22.057    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[21]
  -------------------------------------------------------------------
                         required time                         22.057    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                 11.744    

Slack (MET) :             11.744ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 0.642ns (8.947%)  route 6.534ns (91.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 22.635 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.843     3.137    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.378     7.033    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.157 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         3.156    10.313    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X53Y68         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        1.456    22.635    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X53Y68         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[22]/C
                         clock pessimism              0.129    22.764    
                         clock uncertainty           -0.302    22.462    
    SLICE_X53Y68         FDCE (Recov_fdce_C_CLR)     -0.405    22.057    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[22]
  -------------------------------------------------------------------
                         required time                         22.057    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                 11.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/clk_div/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.209ns (13.495%)  route 1.340ns (86.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.639     0.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.903     2.042    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X43Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=307, routed)         0.437     2.524    design_1_i/myDCMotor_0/inst/clk_div/clk_out_reg_0
    SLICE_X39Y78         FDCE                                         f  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.812     1.178    design_1_i/myDCMotor_0/inst/clk_div/s00_axi_aclk
    SLICE_X39Y78         FDCE                                         r  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[12]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X39Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.051    design_1_i/myDCMotor_0/inst/clk_div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/clk_div/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.209ns (13.444%)  route 1.346ns (86.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.639     0.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.903     2.042    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X43Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=307, routed)         0.443     2.530    design_1_i/myDCMotor_0/inst/clk_div/clk_out_reg_0
    SLICE_X39Y77         FDCE                                         f  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.811     1.177    design_1_i/myDCMotor_0/inst/clk_div/s00_axi_aclk
    SLICE_X39Y77         FDCE                                         r  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[10]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.050    design_1_i/myDCMotor_0/inst/clk_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/clk_div/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.209ns (13.444%)  route 1.346ns (86.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.639     0.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.903     2.042    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X43Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=307, routed)         0.443     2.530    design_1_i/myDCMotor_0/inst/clk_div/clk_out_reg_0
    SLICE_X39Y77         FDCE                                         f  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.811     1.177    design_1_i/myDCMotor_0/inst/clk_div/s00_axi_aclk
    SLICE_X39Y77         FDCE                                         r  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[11]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.050    design_1_i/myDCMotor_0/inst/clk_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/clk_div/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.209ns (13.444%)  route 1.346ns (86.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.639     0.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.903     2.042    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X43Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=307, routed)         0.443     2.530    design_1_i/myDCMotor_0/inst/clk_div/clk_out_reg_0
    SLICE_X39Y77         FDCE                                         f  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.811     1.177    design_1_i/myDCMotor_0/inst/clk_div/s00_axi_aclk
    SLICE_X39Y77         FDCE                                         r  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[8]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.050    design_1_i/myDCMotor_0/inst/clk_div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/clk_div/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.209ns (13.444%)  route 1.346ns (86.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.639     0.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.903     2.042    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X43Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=307, routed)         0.443     2.530    design_1_i/myDCMotor_0/inst/clk_div/clk_out_reg_0
    SLICE_X39Y77         FDCE                                         f  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.811     1.177    design_1_i/myDCMotor_0/inst/clk_div/s00_axi_aclk
    SLICE_X39Y77         FDCE                                         r  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[9]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.050    design_1_i/myDCMotor_0/inst/clk_div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.524ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.208ns (13.475%)  route 1.336ns (86.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.639     0.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.790     1.929    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.044     1.973 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.546     2.519    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X51Y89         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.818     1.184    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X51Y89         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[21]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y89         FDCE (Remov_fdce_C_CLR)     -0.154     0.995    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.524ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.208ns (13.475%)  route 1.336ns (86.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.639     0.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.790     1.929    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.044     1.973 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.546     2.519    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X51Y89         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.818     1.184    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X51Y89         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[22]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y89         FDCE (Remov_fdce_C_CLR)     -0.154     0.995    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.524ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.208ns (13.475%)  route 1.336ns (86.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.639     0.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.790     1.929    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.044     1.973 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.546     2.519    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X51Y89         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.818     1.184    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X51Y89         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[23]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y89         FDCE (Remov_fdce_C_CLR)     -0.154     0.995    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.524ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.208ns (13.475%)  route 1.336ns (86.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.639     0.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.790     1.929    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.044     1.973 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.546     2.519    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X51Y89         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.818     1.184    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X51Y89         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[24]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y89         FDCE (Remov_fdce_C_CLR)     -0.154     0.995    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.588ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.208ns (12.936%)  route 1.400ns (87.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.639     0.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.790     1.929    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.044     1.973 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.610     2.583    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X51Y88         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2066, routed)        0.818     1.184    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X51Y88         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[19]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDCE (Remov_fdce_C_CLR)     -0.154     0.995    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  1.588    





