// Seed: 104129323
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input supply0 id_2
);
  logic [-1 'b0 ==  -1 : 1] id_4 = 1;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    input uwire id_2,
    input supply1 id_3
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output supply0 id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = id_1 - 1;
endmodule
