
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP5 for linux64 - Apr 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
#
# OKSTATE Main Synopsys Flow
# Updated Sep 27, 2015 jes
#
# Verilog files
set my_verilog_files [list basic_components.v tadders.v cla16.v array8x8.v mult.v]
basic_components.v tadders.v cla16.v array8x8.v mult.v
# VHDL files
# set my_vhdl_files [list top.vhd]
# Set toplevel
set my_toplevel mult_alone
mult_alone
# Set number of significant digits
set report_default_significant_digits 6
6
# V(HDL) Unconnectoed Pins Output
set verilogout_show_unconnected_pins "true"
true
set vhdlout_show_unconnected_pins "true"
true
#
# Due to parameterized Verilog must use analyze/elaborate and not 
# read_verilog/vhdl (change to pull in Verilog and/or VHDL)
#
define_design_lib WORK -path ./WORK
1
analyze -f verilog -lib WORK $my_verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/basic_components.v
Compiling source file ./hdl/tadders.v
Compiling source file ./hdl/cla16.v
Compiling source file ./hdl/array8x8.v
Compiling source file ./hdl/mult.v
Presto compilation completed successfully.
Loading db file '/programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/programs/synopsys/syn/current/libraries/syn/dw_foundation.sldb'
1
#
# Added if you had any VHDL
# analyze -f vhdl -lib WORK $my_vhdl_files
#
elaborate $my_toplevel -lib WORK 
Loading db file '/programs/synopsys/syn/current/libraries/syn/gtech.db'
Loading db file '/programs/synopsys/syn/current/libraries/syn/standard.sldb'
  Loading link library 'sky130_osu_sc_12T_ms_tt_1P80_25C.ccs'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (mult_alone)
Elaborated 1 design.
Current design is now 'mult_alone'.
Information: Building the design 'mult'. (HDL-193)
Presto compilation completed successfully. (mult)
Information: Building the design 'cla16'. (HDL-193)
Presto compilation completed successfully. (cla16)
Information: Building the design 'dffr_17'. (HDL-193)

Inferred memory devices in process
	in routine dffr_17 line 37 in file
		'./hdl/basic_components.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dffr_17)
Information: Building the design 'half_adder'. (HDL-193)
Presto compilation completed successfully. (half_adder)
Information: Building the design 'full_adder'. (HDL-193)
Presto compilation completed successfully. (full_adder)
Information: Building the design 'rfa'. (HDL-193)
Presto compilation completed successfully. (rfa)
Information: Building the design 'bclg4'. (HDL-193)
Presto compilation completed successfully. (bclg4)
1
# Set the current_design 
current_design $my_toplevel
Current design is 'mult_alone'.
{mult_alone}
link

  Linking design 'mult_alone'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  sky130_osu_sc_12T_ms_tt_1P80_25C.ccs (library) /programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.db
  dw_foundation.sldb (library) /programs/synopsys/syn/current/libraries/syn/dw_foundation.sldb

1
# Reset all constraints 
reset_design
1
# Set Frequency in [MHz] or [ps]
set my_clock_pin clk
clk
set my_uncertainty 1
1
set my_clk_freq_MHz 100
100
set my_period [expr 1000 / $my_clk_freq_MHz]
10
# Create clock object 
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
    echo "Found clock!"
    set my_clk $my_clock_pin
    create_clock -period $my_period $my_clk
    set_clock_uncertainty $my_uncertainty [get_clocks $my_clk]
} else {
    echo "Did not find clock! Design is probably combinational!"
    set my_clk vclk
    create_clock -period $my_period -name $my_clk
}
Found clock!
1
# Partitioning - flatten or hierarchically synthesize
#ungroup -flatten -simple_names { dp* }
#ungroup -flatten -simple_names { c* }
ungroup -all -flatten -simple_names
Information: Updating graph... (UID-83)
1
# Set input pins except clock
set all_in_ex_clk [remove_from_collection [all_inputs] [get_ports $my_clk]]
{a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] reset}
# Specifies delays be propagated through the clock network
# set_propagated_clock [get_clocks $my_clk]
# Setting constraints on input ports 
set_driving_cell  -lib_cell sky130_osu_sc_12T_ms__dff_1 -pin Q $all_in_ex_clk
1
# Set input/output delay
set_input_delay 0.0 -max -clock $my_clk $all_in_ex_clk
1
set_output_delay 0.0 -max -clock $my_clk [all_outputs]
1
# Setting load constraint on output ports 
set_load [expr [load_of sky130_osu_sc_12T_ms_tt_1P80_25C.ccs/sky130_osu_sc_12T_ms__dff_1/D] * 1] [all_outputs]
1
# Set the wire load model 
set_wire_load_mode "top"
1
# Attempt Area Recovery - if looking for minimal area
# set_max_area 2000
# Set fanout
set_max_fanout 6 $all_in_ex_clk
1
# Fix hold time violations
set_fix_hold [all_clocks]
1
# Deal with constants and buffers to isolate ports
set_fix_multiple_port_nets -all -buffer_constants
1
# setting up the group paths to find out the required timings
#group_path -name OUTPUTS -to [all_outputs]
#group_path -name INPUTS -from [all_inputs] 
#group_path -name COMBO -from [all_inputs] -to [all_outputs]
# Save Unmapped Design
set filename [format "%s%s%s"  "unmapped/" $my_toplevel ".ddc"]
unmapped/mult_alone.ddc
write_file -format ddc -hierarchy -o $filename
Writing ddc file 'unmapped/mult_alone.ddc'.
1
# Compile statements - either compile or compile_ultra
# compile -scan -incr -map_effort high
compile_ultra -no_seq_output_inversion -no_boundary_optimization
Information: Auto ungrouping of the design is disabled because the '-no_boundary_optimization' is used. (OPT-1316)
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Analyzing: "/programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.5 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.5 |     *     |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'mult_alone'

LNC WARNING: Found output_to_output lib arc on sky130_osu_sc_12T_ms__addh_l.
Loaded alib file './alib-52/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mult_alone'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'sky130_osu_sc_12T_ms__tielo' in the library 'sky130_osu_sc_12T_ms_tt_1P80_25C.ccs' is not characterized for internal power. (PWR-536)
Information: The library cell 'sky130_osu_sc_12T_ms__tiehi' in the library 'sky130_osu_sc_12T_ms_tt_1P80_25C.ccs' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:02    4197.3      0.00       0.0      46.0                             15.1633      0.00  
    0:00:02    4197.3      0.00       0.0      46.0                             15.1633      0.00  

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:02    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:02    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:02    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:02    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:02    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:02    4144.6      0.00       0.0      46.0                             15.0039      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:03    4144.6      0.00       0.0      46.0                             15.0039      0.00  
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                             15.4556      0.00  
Loading db file '/programs/pdk/sky130_osu_sc_t12/12T_ms/lib/sky130_osu_sc_12T_ms_tt_1P80_25C.ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# Eliminate need for assign statements (yuck!)
set verilogout_no_tri true
true
set verilogout_equation false
false
# setting to generate output files
set write_v    1        ;# generates structual netlist
1
set write_sdc  1	;# generates synopsys design constraint file for p&r
1
set write_ddc  1	;# compiler file in ddc format
1
set write_sdf  1	;# sdf file for backannotated timing sim
1
set write_pow  1 	;# genrates estimated power report
1
set write_rep  1	;# generates estimated area and timing report
1
set write_cst  1        ;# generate report of constraints
1
set write_hier 1        ;# generate hierarchy report
1
# Report Constraint Violators
set filename [format "%s%s%s"  "reports/" $my_toplevel "_constraint_all_violators.rpt"]
reports/mult_alone_constraint_all_violators.rpt
redirect $filename {report_constraint -all_violators}
# Check design
redirect reports/check_design.rpt { check_design }
# Report Final Netlist (Hierarchical)
set filename [format "%s%s%s"  "mapped/" $my_toplevel ".vh"]
mapped/mult_alone.vh
write_file -f verilog -hierarchy -output $filename
Writing verilog file '/home/jstine/ecen4303/ecen4303F23/SoC_sky130/synth/mapped/mult_alone.vh'.
1
set filename [format "%s%s%s"  "mapped/" $my_toplevel ".sdc"]
mapped/mult_alone.sdc
write_sdc $filename
1
set filename [format "%s%s%s"  "mapped/" $my_toplevel ".ddc"]
mapped/mult_alone.ddc
write_file -format ddc -hierarchy -o $filename
Writing ddc file 'mapped/mult_alone.ddc'.
1
set filename [format "%s%s%s"  "mapped/" $my_toplevel ".sdf"]
mapped/mult_alone.sdf
write_sdf $filename
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/jstine/ecen4303/ecen4303F23/SoC_sky130/synth/mapped/mult_alone.sdf'. (WT-3)
1
# Report Timing
set filename [format "%s%s%s"  "reports/" $my_toplevel "_reportpath.rep"]
reports/mult_alone_reportpath.rep
redirect $filename { report_path_group }
set filename [format "%s%s%s"  "reports/" $my_toplevel "_report_clock.rep"]
reports/mult_alone_report_clock.rep
redirect $filename { report_clock }
set filename [format "%s%s%s" "reports/" $my_toplevel "_timing.rep"]
reports/mult_alone_timing.rep
redirect $filename { report_timing -capacitance -transition_time -nets -nworst 1 }
set filename [format "%s%s%s" "reports/" $my_toplevel "_min_timing.rep"]
reports/mult_alone_min_timing.rep
redirect $filename { report_timing -delay min }
set filename [format "%s%s%s" "reports/" $my_toplevel "_area.rep"]
reports/mult_alone_area.rep
redirect $filename { report_area -hierarchy -nosplit -physical -designware}
set filename [format "%s%s%s" "reports/" $my_toplevel "_cell.rep"]
reports/mult_alone_cell.rep
redirect $filename { report_cell [get_cells -hier *] }
set filename [format "%s%s%s" "reports/" $my_toplevel "_power.rep"]
reports/mult_alone_power.rep
redirect $filename { report_power }
set filename [format "%s%s%s" "reports/" $my_toplevel "_constraint.rep"]
reports/mult_alone_constraint.rep
redirect $filename { report_constraint }
set filename [format "%s%s%s" "reports/" $my_toplevel "_hier.rep"]
reports/mult_alone_hier.rep
redirect $filename { report_hierarchy }
# Quit
quit

Memory usage for this session 110 Mbytes.
Memory usage for this session including child processes 110 Mbytes.
CPU usage for this session 69 seconds ( 0.02 hours ).
Elapsed time for this session 71 seconds ( 0.02 hours ).

Thank you...
