Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 22 16:21:43 2017
| Host         : pc-klas4-8.esat.kuleuven.be running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_control_sets -verbose -file hweval_montgomery_control_sets_placed.rpt
| Design       : hweval_montgomery
| Device       : xc7z010
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1546 |          456 |
| Yes          | No                    | No                     |            2730 |          617 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1384 |          403 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                  |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                 | montgomery_instance/dut/count_reg[0]_0          |                5 |              9 |
|  clk_IBUF_BUFG | montgomery_instance/i[9]_i_1_n_0                | montgomery_instance/dut/count_reg[0]_0          |                4 |             10 |
|  clk_IBUF_BUFG |                                                 |                                                 |                6 |             11 |
|  clk_IBUF_BUFG | montgomery_instance/dut/b                       | montgomery_instance/dut/count_reg[0]_0          |              102 |            344 |
|  clk_IBUF_BUFG | montgomery_instance/in_b_a[511]_i_1_n_0         |                                                 |              163 |            512 |
|  clk_IBUF_BUFG | montgomery_instance/dut/E[0]                    | montgomery_instance/dut/count_reg[0]_0          |              146 |            514 |
|  clk_IBUF_BUFG | montgomery_instance/dut/reg_result[515]_i_2_n_0 | montgomery_instance/dut/reg_result[515]_i_1_n_0 |              151 |            516 |
|  clk_IBUF_BUFG | montgomery_instance/dut/in_a_reg                |                                                 |              146 |            682 |
|  clk_IBUF_BUFG | montgomery_instance/a[511]_i_1_n_0              |                                                 |              308 |           1536 |
|  clk_IBUF_BUFG |                                                 | p_0_in                                          |              451 |           1537 |
+----------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+


