// Seed: 2559503918
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri  id_0,
    input wire id_1
);
  always
  `define pp_3 0
  wire id_4;
  wand id_5, id_6, id_7;
  assign id_6 = id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [7:0] id_8, id_9;
  uwire id_10;
  assign id_9[(1)] = {id_9{id_8}};
  wor id_11, id_12 = id_5 ? id_10 : id_5, id_13;
  wire id_14;
endmodule
module module_2 (
    output tri0 id_0,
    output supply0 id_1,
    output wand id_2,
    output uwire id_3,
    output supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    input wor id_7,
    input tri0 id_8
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  tri  id_10;
  wire id_11;
  wire id_12;
  nor primCall (id_0, id_5, id_6, id_7, id_8);
  id_13 :
  assert property (@(posedge 1) id_10) return 1;
  assign id_1 = 1;
endmodule
