<profile>
    <ReportVersion>
        <Version>2023.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7l</ProductFamily>
        <Part>xc7a75tl-ftg256-2L</Part>
        <TopModelName>calculate_matrix</TopModelName>
        <TargetClockPeriod>20.00</TargetClockPeriod>
        <ClockUncertainty>5.40</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.516</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>3</Worst-caseLatency>
            <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
            <Interval-min>4</Interval-min>
            <Interval-max>4</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLS_src/matrix_operations.cpp:3</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>4</DSP>
            <FF>36</FF>
            <LUT>405</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>210</BRAM_18K>
            <DSP>180</DSP>
            <FF>94400</FF>
            <LUT>47200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>calculate_matrix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>calculate_matrix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>calculate_matrix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>calculate_matrix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>calculate_matrix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>calculate_matrix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_0</name>
            <Object>a_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_1</name>
            <Object>a_0_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_0</name>
            <Object>a_1_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_1</name>
            <Object>a_1_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_0</name>
            <Object>b_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_1</name>
            <Object>b_0_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_0</name>
            <Object>b_1_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_1</name>
            <Object>b_1_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_0_0</name>
            <Object>c_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_0_1</name>
            <Object>c_0_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_1_0</name>
            <Object>c_1_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_1_1</name>
            <Object>c_1_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_0_0</name>
            <Object>result_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_0_0_ap_vld</name>
            <Object>result_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_0_1</name>
            <Object>result_0_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_0_1_ap_vld</name>
            <Object>result_0_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_1_0</name>
            <Object>result_1_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_1_0_ap_vld</name>
            <Object>result_1_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_1_1</name>
            <Object>result_1_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_1_1_ap_vld</name>
            <Object>result_1_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>calculate_matrix</ModuleName>
            <BindInstances>mul_8ns_8ns_16_1_1_U1 mac_muladd_8ns_8ns_16ns_16_4_1_U5 mac_muladd_8ns_8ns_16ns_16_4_1_U5 intermediate_1_fu_212_p2 mac_muladd_8ns_8ns_16ns_16_4_1_U6 mul_8ns_8ns_16_1_1_U2 mac_muladd_8ns_8ns_16ns_16_4_1_U7 mul_8ns_8ns_16_1_1_U3 mac_muladd_8ns_8ns_16ns_16_4_1_U8 mul_8ns_8ns_16_1_1_U4 mac_muladd_8ns_8ns_16ns_16_4_1_U6 intermediate_9_fu_236_p2 mac_muladd_8ns_8ns_16ns_16_4_1_U7 intermediate_11_fu_260_p2 mac_muladd_8ns_8ns_16ns_16_4_1_U8 intermediate_7_fu_284_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>calculate_matrix</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>6.516</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS_src/matrix_operations.cpp:3</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>180</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>36</FF>
                    <AVAIL_FF>94400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>405</LUT>
                    <AVAIL_LUT>47200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>210</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U1" SOURCE="HLS_src/matrix_operations.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="intermediate"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_16_4_1_U5" SOURCE="HLS_src/matrix_operations.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_16_4_1_U5" SOURCE="HLS_src/matrix_operations.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="intermediate_1_fu_212_p2" SOURCE="HLS_src/matrix_operations.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="intermediate_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_16_4_1_U6" SOURCE="HLS_src/matrix_operations.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="intermediate_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U2" SOURCE="HLS_src/matrix_operations.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_16_4_1_U7" SOURCE="HLS_src/matrix_operations.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="intermediate_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U3" SOURCE="HLS_src/matrix_operations.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_16_4_1_U8" SOURCE="HLS_src/matrix_operations.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="intermediate_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U4" SOURCE="HLS_src/matrix_operations.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_16_4_1_U6" SOURCE="HLS_src/matrix_operations.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="intermediate_9_fu_236_p2" SOURCE="HLS_src/matrix_operations.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="intermediate_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_16_4_1_U7" SOURCE="HLS_src/matrix_operations.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="intermediate_11_fu_260_p2" SOURCE="HLS_src/matrix_operations.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="intermediate_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_16_4_1_U8" SOURCE="HLS_src/matrix_operations.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="intermediate_7_fu_284_p2" SOURCE="HLS_src/matrix_operations.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="intermediate_7"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="a" index="0" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="a_0_0" name="a_0_0" usage="data" direction="in"/>
                <hwRef type="port" interface="a_0_1" name="a_0_1" usage="data" direction="in"/>
                <hwRef type="port" interface="a_1_0" name="a_1_0" usage="data" direction="in"/>
                <hwRef type="port" interface="a_1_1" name="a_1_1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b" index="1" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="b_0_0" name="b_0_0" usage="data" direction="in"/>
                <hwRef type="port" interface="b_0_1" name="b_0_1" usage="data" direction="in"/>
                <hwRef type="port" interface="b_1_0" name="b_1_0" usage="data" direction="in"/>
                <hwRef type="port" interface="b_1_1" name="b_1_1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="c" index="2" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="c_0_0" name="c_0_0" usage="data" direction="in"/>
                <hwRef type="port" interface="c_0_1" name="c_0_1" usage="data" direction="in"/>
                <hwRef type="port" interface="c_1_0" name="c_1_0" usage="data" direction="in"/>
                <hwRef type="port" interface="c_1_1" name="c_1_1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="result" index="3" direction="out" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="result_0_0" name="result_0_0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_0_0_ap_vld" name="result_0_0_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="result_0_1" name="result_0_1" usage="data" direction="out"/>
                <hwRef type="port" interface="result_0_1_ap_vld" name="result_0_1_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="result_1_0" name="result_1_0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_1_0_ap_vld" name="result_1_0_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="result_1_1" name="result_1_1" usage="data" direction="out"/>
                <hwRef type="port" interface="result_1_1_ap_vld" name="result_1_1_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="a_0_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="a_0_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_0_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_0_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="a_0_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_0_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_1_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="a_1_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_1_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_1_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="a_1_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_1_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_0_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="b_0_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_0_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_0_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="b_0_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_0_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_1_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="b_1_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_1_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_1_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="b_1_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_1_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c_0_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="c_0_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c_0_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c_0_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="c_0_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>c_0_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c_1_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="c_1_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c_1_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c_1_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="c_1_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>c_1_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_0_0" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="result_0_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_0_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="result"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_0_1" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="result_0_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_0_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="result"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_1_0" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="result_1_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_1_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="result"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_1_1" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="result_1_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_1_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="result"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="a_0_0">ap_none, in, 8</column>
                    <column name="a_0_1">ap_none, in, 8</column>
                    <column name="a_1_0">ap_none, in, 8</column>
                    <column name="a_1_1">ap_none, in, 8</column>
                    <column name="b_0_0">ap_none, in, 8</column>
                    <column name="b_0_1">ap_none, in, 8</column>
                    <column name="b_1_0">ap_none, in, 8</column>
                    <column name="b_1_1">ap_none, in, 8</column>
                    <column name="c_0_0">ap_none, in, 16</column>
                    <column name="c_0_1">ap_none, in, 16</column>
                    <column name="c_1_0">ap_none, in, 16</column>
                    <column name="c_1_1">ap_none, in, 16</column>
                    <column name="result_0_0">ap_vld, out, 8</column>
                    <column name="result_0_1">ap_vld, out, 8</column>
                    <column name="result_1_0">ap_vld, out, 8</column>
                    <column name="result_1_1">ap_vld, out, 8</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a">in, unsigned char*</column>
                    <column name="b">in, unsigned char*</column>
                    <column name="c">in, unsigned short*</column>
                    <column name="result">out, unsigned char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="a">a_0_0, port</column>
                    <column name="a">a_0_1, port</column>
                    <column name="a">a_1_0, port</column>
                    <column name="a">a_1_1, port</column>
                    <column name="b">b_0_0, port</column>
                    <column name="b">b_0_1, port</column>
                    <column name="b">b_1_0, port</column>
                    <column name="b">b_1_1, port</column>
                    <column name="c">c_0_0, port</column>
                    <column name="c">c_0_1, port</column>
                    <column name="c">c_1_0, port</column>
                    <column name="c">c_1_1, port</column>
                    <column name="result">result_0_0, port</column>
                    <column name="result">result_0_0_ap_vld, port</column>
                    <column name="result">result_0_1, port</column>
                    <column name="result">result_0_1_ap_vld, port</column>
                    <column name="result">result_1_0, port</column>
                    <column name="result">result_1_0_ap_vld, port</column>
                    <column name="result">result_1_1, port</column>
                    <column name="result">result_1_1_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="HLS/Unroll_and_Array_Partition/directives.tcl:11" status="valid" parentFunction="calculate_matrix" variable="a" isDirective="1" options="complete dim=0 variable=a"/>
        <Pragma type="array_partition" location="HLS/Unroll_and_Array_Partition/directives.tcl:12" status="valid" parentFunction="calculate_matrix" variable="b" isDirective="1" options="complete dim=0 variable=b"/>
        <Pragma type="array_partition" location="HLS/Unroll_and_Array_Partition/directives.tcl:13" status="valid" parentFunction="calculate_matrix" variable="c" isDirective="1" options="complete dim=0 variable=c"/>
        <Pragma type="array_partition" location="HLS/Unroll_and_Array_Partition/directives.tcl:14" status="valid" parentFunction="calculate_matrix" variable="result" isDirective="1" options="complete dim=0 variable=result"/>
        <Pragma type="unroll" location="HLS/Unroll_and_Array_Partition/directives.tcl:8" status="valid" parentFunction="calculate_matrix" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="HLS/Unroll_and_Array_Partition/directives.tcl:9" status="valid" parentFunction="calculate_matrix" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="HLS/Unroll_and_Array_Partition/directives.tcl:10" status="valid" parentFunction="calculate_matrix" variable="" isDirective="1" options=""/>
    </PragmaReport>
</profile>

