/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allenum.h 1.774.10.4 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allenum.h
 * Purpose:	Enumerated types for fields, memories, registers
 * Supports:	bcm5675_a0
 *		bcm56504_a0
 *		bcm56504_b0
 *		bcm56304_b0
 *		bcm56314_a0
 *		bcm56102_a0
 *		bcm56112_a0
 *		bcm56800_a0
 *		bcm56218_a0
 *		bcm56514_a0
 *		bcm56624_a0
 *		bcm56624_b0
 *		bcm56680_a0
 *		bcm56680_b0
 *		bcm56224_a0
 *		bcm56224_b0
 *		bcm56820_a0
 *		bcm56725_a0
 *		bcm53314_a0
 *		bcm53324_a0
 *		bcm56634_a0
 *		bcm56634_b0
 *		bcm56524_a0
 *		bcm56524_b0
 *		bcm56685_a0
 *		bcm56685_b0
 *		bcm56334_a0
 *		bcm56334_b0
 *		bcm88230_a0
 *		bcm88230_b0
 *		bcm88230_c0
 *		bcm56840_a0
 *		bcm56840_b0
 *		bcm56142_a0
 *		bcm88640_a0
 *		bcm88650_a0
 *		bcm88650_b0
 *		bcm88660_a0
 *		bcm88732_a0
 *		bcm56440_a0
 *		bcm56440_b0
 *		bcm88030_a0
 *		bcm56640_a0
 *		bcm88750_a0
 *		bcm88750_b0
 *		bcm88754_a0
 *		bcm56850_a0
 *		bcm56450_a0
 *		bcm56340_a0
 *		bcm56150_a0
 */

#ifndef _SOC_ALLENUM_H
#define _SOC_ALLENUM_H


#ifndef EXTERN
# ifdef __cplusplus
#  define EXTERN extern "C"
# else
#  define EXTERN extern
# endif
#endif

/****************************************************************
 *
 * BCM Chip Support options.
 *
 * If NO_BCM_<chip> is defined, do not define BCM_<chip>.  This
 * avoids adding support for the chip.  NO_BCM_<chip> can be added
 * to Make.local.
 ****************************************************************/

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5675_A0)
#  define BCM_5675_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56504_A0)
#  define BCM_56504_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56504_B0)
#  define BCM_56504_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56304_B0)
#  define BCM_56304_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56314_A0)
#  define BCM_56314_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56102_A0)
#  define BCM_56102_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56112_A0)
#  define BCM_56112_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56800_A0)
#  define BCM_56800_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56580_A0)
#  define BCM_56800_A0
#  define BCM_56580_A0
# endif

#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56700_A0)
#  define BCM_56800_A0
#  define BCM_56700_A0
# endif

#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56218_A0)
#  define BCM_56218_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56514_A0)
#  define BCM_56514_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56624_A0)
#  define BCM_56624_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56624_B0)
#  define BCM_56624_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56680_A0)
#  define BCM_56680_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56680_B0)
#  define BCM_56680_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56224_A0)
#  define BCM_56224_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56224_B0)
#  define BCM_56224_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56820_A0)
#  define BCM_56820_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56725_A0)
#  define BCM_56725_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_53314_A0)
#  define BCM_53314_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_53324_A0)
#  define BCM_53324_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56634_A0)
#  define BCM_56634_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56634_B0)
#  define BCM_56634_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56524_A0)
#  define BCM_56524_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56524_B0)
#  define BCM_56524_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56685_A0)
#  define BCM_56685_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56685_B0)
#  define BCM_56685_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56334_A0)
#  define BCM_56334_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56334_B0)
#  define BCM_56334_B0
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88230_A0)
#  define BCM_88230_A0
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88230_B0)
#  define BCM_88230_B0
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88230_C0)
#  define BCM_88230_C0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56840_A0)
#  define BCM_56840_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56840_B0)
#  define BCM_56840_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56142_A0)
#  define BCM_56142_A0
# endif
#endif

#ifdef BCM_PETRA_SUPPORT
# if !defined(NO_BCM_88640_A0)
#  define BCM_88640_A0
# endif
#endif

#ifdef BCM_PETRA_SUPPORT
# if !defined(NO_BCM_88650_A0)
#  define BCM_88650_A0
# endif
#endif

#ifdef BCM_PETRA_SUPPORT
# if !defined(NO_BCM_88650_B0)
#  define BCM_88650_B0
# endif
#endif

#ifdef BCM_PETRA_SUPPORT
# if !defined(NO_BCM_88660_A0)
#  define BCM_88660_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_88732_A0)
#  define BCM_88732_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56440_A0)
#  define BCM_56440_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56440_B0)
#  define BCM_56440_B0
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88030_A0)
#  define BCM_88030_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56640_A0)
#  define BCM_56640_A0
# endif
#endif

#ifdef BCM_DFE_SUPPORT
# if !defined(NO_BCM_88750_A0)
#  define BCM_88750_A0
# endif
#endif

#ifdef BCM_DFE_SUPPORT
# if !defined(NO_BCM_88750_B0)
#  define BCM_88750_B0
# endif
#endif

#ifdef BCM_DFE_SUPPORT
# if !defined(NO_BCM_88754_A0)
#  define BCM_88754_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56850_A0)
#  define BCM_56850_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56450_A0)
#  define BCM_56450_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56340_A0)
#  define BCM_56340_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56150_A0)
#  define BCM_56150_A0
# endif
#endif

typedef int soc_reg_t;

#define INVALIDr -1
#define A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr 0
#define A9JTAG_M0_IDM_IDM_RESET_STATUSr 1
#define A9JTAG_M0_IDM_IO_CONTROL_DIRECTr 2
#define A9JTAG_M0_IDM_IO_STATUSr 3
#define A9JTAG_M0_IDM_RESET_CONTROLr 4
#define A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr 5
#define A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr 6
#define A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr 7
#define A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr 8
#define A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr 9
#define A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr 10
#define A9JTAG_S0_IDM_IDM_INTERRUPT_STATUSr 11
#define A9JTAG_S0_IDM_IDM_RESET_READ_IDr 12
#define A9JTAG_S0_IDM_IDM_RESET_STATUSr 13
#define A9JTAG_S0_IDM_IDM_RESET_WRITE_IDr 14
#define A9JTAG_S0_IDM_RESET_CONTROLr 15
#define ACCEPTABLEFRAMETYPEr 16
#define ACCEPTABLEFRAMETYPETABLE_0r 17
#define ACCEPTABLEFRAMETYPETABLE_1r 18
#define ACL_GENERAL_CONFIGURATIONr 19
#define ACL_RECEIVEDr 20
#define ACL_TCAM_ACCESSENABLERr 21
#define ACTIONPROFILE1r 22
#define ACTIONPROFILE2r 23
#define ACTIONPROFILE3r 24
#define ACTIONPROFILEACCEPTABLEFRAMETYPESr 25
#define ACTIONPROFILEDANOTFOUNDMAPr 26
#define ACTIONPROFILEGENERALr 27
#define ACTIONPROFILEMCRPFr 28
#define ACTIONPROFILEPBPSADROPMAPr 29
#define ACTIONPROFILESADROPMAPr 30
#define ACTIONPROFILESAMEINTERFACEr 31
#define ACTIONPROFILESANOTFOUNDMAPr 32
#define ACTIONPROFILEUCRPFr 33
#define ACTION_CONTROL_TMr 34
#define ACTIVATETIMERr 35
#define ACTIVEPUSHQUEUEIDr 36
#define ACTIVEQUEUECOUNTr 37
#define AC_OPERATINGCONDITIONS1r 38
#define AC_OPERATINGCONDITIONS2r 39
#define AC_OPERATINGCONDITIONS3r 40
#define AC_OPERATINGCONDITIONS4r 41
#define ADVASTATISTICSENr 42
#define AGER_CONFIG0r 43
#define AGER_CONFIG1r 44
#define AGER_EVENT_STATUSr 45
#define AGER_EVENT_THRESHr 46
#define AGER_STATUSr 47
#define AGER_THRESH_0r 48
#define AGER_THRESH_1r 49
#define AGER_THRESH_2r 50
#define AGER_THRESH_3r 51
#define AGER_THRESH_4r 52
#define AGER_THRESH_5r 53
#define AGER_THRESH_6r 54
#define AGER_THRESH_7r 55
#define AGER_THRESH_8r 56
#define AGER_THRESH_9r 57
#define AGER_THRESH_10r 58
#define AGER_THRESH_11r 59
#define AGER_THRESH_12r 60
#define AGER_THRESH_13r 61
#define AGER_THRESH_14r 62
#define AGER_THRESH_15r 63
#define AGINGCTRMEMDEBUGr 64
#define AGINGEXPMEMDEBUGr 65
#define AGING_CTR_ECC_CONTROL_EXTr 66
#define AGING_CTR_ECC_CONTROL_INTr 67
#define AGING_CTR_MEM_DEBUGr 68
#define AGING_DFT_CNT_EXTr 69
#define AGING_DFT_CNT_INTr 70
#define AGING_ERROR_EXTr 71
#define AGING_ERROR_INTr 72
#define AGING_ERROR_MASK_EXTr 73
#define AGING_ERROR_MASK_INTr 74
#define AGING_EXP_ECC_CONTROL_EXTr 75
#define AGING_EXP_ECC_CONTROL_INTr 76
#define AGING_EXP_MEM_DEBUGr 77
#define AGING_LMT_ECC_CONTROL_EXTr 78
#define AGING_LMT_ECC_CONTROL_INTr 79
#define ALLESADIRBRIDGESr 80
#define ALLOWED_LINKSr 81
#define ALLOWED_LINKS_FOR_REACHABILITY_MESSAGESr 82
#define ALLRBRIDGESMACCONFIGr 83
#define ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr 84
#define ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr 85
#define ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACKr 86
#define AMAC_IDM0_IDM_INTERRUPT_STATUSr 87
#define AMAC_IDM0_IDM_RESET_CONTROLr 88
#define AMAC_IDM0_IDM_RESET_STATUSr 89
#define AMAC_IDM0_IO_CONTROL_DIRECTr 90
#define AMAC_IDM0_IO_STATUSr 91
#define AMAC_IDM1_IDM_INTERRUPT_STATUSr 92
#define AMAC_IDM1_IDM_RESET_CONTROLr 93
#define AMAC_IDM1_IDM_RESET_STATUSr 94
#define AMAC_IDM1_IO_CONTROL_DIRECTr 95
#define AMAC_IDM1_IO_STATUSr 96
#define ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr 97
#define ANY_RMEP_TLV_INTERFACE_UP_STATUSr 98
#define ANY_RMEP_TLV_PORT_DOWN_STATUSr 99
#define ANY_RMEP_TLV_PORT_UP_STATUSr 100
#define AOPSTHr 101
#define APBV_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr 102
#define APBV_S0_IDM_IDM_ERROR_LOG_COMPLETEr 103
#define APBV_S0_IDM_IDM_ERROR_LOG_CONTROLr 104
#define APBV_S0_IDM_IDM_ERROR_LOG_FLAGSr 105
#define APBV_S0_IDM_IDM_ERROR_LOG_IDr 106
#define APBV_S0_IDM_IDM_ERROR_LOG_STATUSr 107
#define APBV_S0_IDM_IDM_INTERRUPT_STATUSr 108
#define APBV_S0_IDM_IDM_RESET_CONTROLr 109
#define APBV_S0_IDM_IDM_RESET_READ_IDr 110
#define APBV_S0_IDM_IDM_RESET_STATUSr 111
#define APBV_S0_IDM_IDM_RESET_WRITE_IDr 112
#define APBW_IDM_IDM_ERROR_LOG_ADDR_LSBr 113
#define APBW_IDM_IDM_ERROR_LOG_COMPLETEr 114
#define APBW_IDM_IDM_ERROR_LOG_CONTROLr 115
#define APBW_IDM_IDM_ERROR_LOG_FLAGSr 116
#define APBW_IDM_IDM_ERROR_LOG_IDr 117
#define APBW_IDM_IDM_ERROR_LOG_STATUSr 118
#define APBW_IDM_IDM_INTERRUPT_STATUSr 119
#define APBW_IDM_IDM_IO_CONTROL_DIRECTr 120
#define APBW_IDM_IDM_IO_STATUSr 121
#define APBW_IDM_IDM_RESET_CONTROLr 122
#define APBW_IDM_IDM_RESET_READ_IDr 123
#define APBW_IDM_IDM_RESET_STATUSr 124
#define APBW_IDM_IDM_RESET_WRITE_IDr 125
#define APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr 126
#define APBX_IDM_IDM_ERROR_LOG_COMPLETEr 127
#define APBX_IDM_IDM_ERROR_LOG_CONTROLr 128
#define APBX_IDM_IDM_ERROR_LOG_FLAGSr 129
#define APBX_IDM_IDM_ERROR_LOG_IDr 130
#define APBX_IDM_IDM_ERROR_LOG_STATUSr 131
#define APBX_IDM_IDM_INTERRUPT_STATUSr 132
#define APBX_IDM_IDM_IO_CONTROL_DIRECTr 133
#define APBX_IDM_IDM_RESET_CONTROLr 134
#define APBX_IDM_IDM_RESET_READ_IDr 135
#define APBX_IDM_IDM_RESET_STATUSr 136
#define APBX_IDM_IDM_RESET_WRITE_IDr 137
#define APBY_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr 138
#define APBY_S0_IDM_IDM_ERROR_LOG_COMPLETEr 139
#define APBY_S0_IDM_IDM_ERROR_LOG_CONTROLr 140
#define APBY_S0_IDM_IDM_ERROR_LOG_FLAGSr 141
#define APBY_S0_IDM_IDM_ERROR_LOG_IDr 142
#define APBY_S0_IDM_IDM_ERROR_LOG_STATUSr 143
#define APBY_S0_IDM_IDM_INTERRUPT_STATUSr 144
#define APBY_S0_IDM_IDM_RESET_CONTROLr 145
#define APBY_S0_IDM_IDM_RESET_READ_IDr 146
#define APBY_S0_IDM_IDM_RESET_STATUSr 147
#define APBY_S0_IDM_IDM_RESET_WRITE_IDr 148
#define APBZ_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr 149
#define APBZ_S0_IDM_IDM_ERROR_LOG_COMPLETEr 150
#define APBZ_S0_IDM_IDM_ERROR_LOG_CONTROLr 151
#define APBZ_S0_IDM_IDM_ERROR_LOG_FLAGSr 152
#define APBZ_S0_IDM_IDM_ERROR_LOG_IDr 153
#define APBZ_S0_IDM_IDM_ERROR_LOG_STATUSr 154
#define APBZ_S0_IDM_IDM_INTERRUPT_STATUSr 155
#define APBZ_S0_IDM_IDM_RESET_CONTROLr 156
#define APBZ_S0_IDM_IDM_RESET_READ_IDr 157
#define APBZ_S0_IDM_IDM_RESET_STATUSr 158
#define APBZ_S0_IDM_IDM_RESET_WRITE_IDr 159
#define ARBITERCONFIGURATIONr 160
#define ARB_EOP_DEBUGr 161
#define ARB_RAM_DBGCTRLr 162
#define ARP_RARP_ENABLEr 163
#define ASDACPREFIXr 164
#define ASFCONFIGr 165
#define ASFPORTSPEEDr 166
#define ASF_PORT_CFGr 167
#define ASF_PORT_SPEEDr 168
#define ASYNCFIFOCONFIGr 169
#define ASYNCHRONOUSMODEINTERRUPTSr 170
#define ASYNCHRONOUSMODEINTERRUPTSMASKREGISTERr 171
#define ATSB1_TCID_0r 172
#define ATSB1_TCID_1r 173
#define ATSB1_TCID_2r 174
#define ATSB1_TCID_3r 175
#define ATSB1_TCID_4r 176
#define ATSB1_TCID_5r 177
#define ATSB1_TCID_6r 178
#define ATSB1_TCID_7r 179
#define ATSB1_TCID_8r 180
#define ATSB1_TCID_9r 181
#define ATSB1_TCID_10r 182
#define ATSB1_TCID_11r 183
#define ATSB1_TCID_12r 184
#define ATSB1_TCID_13r 185
#define ATSB1_TCID_14r 186
#define ATSB1_TCID_15r 187
#define ATSB2_TCID_0r 188
#define ATSB2_TCID_1r 189
#define ATSB2_TCID_2r 190
#define ATSB2_TCID_3r 191
#define ATSB2_TCID_4r 192
#define ATSB2_TCID_5r 193
#define ATSB2_TCID_6r 194
#define ATSB2_TCID_7r 195
#define ATSB2_TCID_8r 196
#define ATSB2_TCID_9r 197
#define ATSB2_TCID_10r 198
#define ATSB2_TCID_11r 199
#define ATSB2_TCID_12r 200
#define ATSB2_TCID_13r 201
#define ATSB2_TCID_14r 202
#define ATSB2_TCID_15r 203
#define ATSC_TCID_0r 204
#define ATSC_TCID_1r 205
#define ATSC_TCID_2r 206
#define ATSC_TCID_3r 207
#define ATSC_TCID_4r 208
#define ATSC_TCID_5r 209
#define ATSC_TCID_6r 210
#define ATSC_TCID_7r 211
#define ATSC_TCID_8r 212
#define ATSC_TCID_9r 213
#define ATSC_TCID_10r 214
#define ATSC_TCID_11r 215
#define ATSC_TCID_12r 216
#define ATSC_TCID_13r 217
#define ATSC_TCID_14r 218
#define ATSC_TCID_15r 219
#define ATSUM1_TCID_0r 220
#define ATSUM1_TCID_1r 221
#define ATSUM1_TCID_2r 222
#define ATSUM1_TCID_3r 223
#define ATSUM1_TCID_4r 224
#define ATSUM1_TCID_5r 225
#define ATSUM1_TCID_6r 226
#define ATSUM1_TCID_7r 227
#define ATSUM1_TCID_8r 228
#define ATSUM1_TCID_9r 229
#define ATSUM1_TCID_10r 230
#define ATSUM1_TCID_11r 231
#define ATSUM1_TCID_12r 232
#define ATSUM1_TCID_13r 233
#define ATSUM1_TCID_14r 234
#define ATSUM1_TCID_15r 235
#define ATSUM2_TCID_0r 236
#define ATSUM2_TCID_1r 237
#define ATSUM2_TCID_2r 238
#define ATSUM2_TCID_3r 239
#define ATSUM2_TCID_4r 240
#define ATSUM2_TCID_5r 241
#define ATSUM2_TCID_6r 242
#define ATSUM2_TCID_7r 243
#define ATSUM2_TCID_8r 244
#define ATSUM2_TCID_9r 245
#define ATSUM2_TCID_10r 246
#define ATSUM2_TCID_11r 247
#define ATSUM2_TCID_12r 248
#define ATSUM2_TCID_13r 249
#define ATSUM2_TCID_14r 250
#define ATSUM2_TCID_15r 251
#define ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERSr 252
#define ATTEMPT_TO_ACTIVATE_FLOW___SCHEDULER_WITH_BAD_PARAMETERSr 253
#define AUTOCREDITMECHANISMQUEUEBOUNDARIESr 254
#define AUTOCREDITMECHANISMRATECONFIGURATIONr 255
#define AUTONEGCONFIG0r 256
#define AUTONEGCONFIG1r 257
#define AUTONEGCONFIG2r 258
#define AUTONEGCONFIG3r 259
#define AUTONEG_STATUS0r 260
#define AUTONEG_STATUS1r 261
#define AUTONEG_STATUS2r 262
#define AUTONEG_STATUS3r 263
#define AUTOVOIP_OUI_1r 264
#define AUTOVOIP_OUI_2r 265
#define AUTOVOIP_OUI_3r 266
#define AUTOVOIP_OUI_4r 267
#define AUTOVOIP_OUI_5r 268
#define AUTOVOIP_OUI_6r 269
#define AUX_ARB_CONTROLr 270
#define AUX_ARB_CONTROL_2r 271
#define AUX_L2_BULK_CONTROLr 272
#define AVAILABLEFREERESOURCESr 273
#define AXIIC_A9JTAG_M0_FN_MODr 274
#define AXIIC_A9JTAG_M0_READ_QOSr 275
#define AXIIC_A9JTAG_M0_WRITE_QOSr 276
#define AXIIC_A9JTAG_S0_FN_MOD_BM_ISSr 277
#define AXIIC_A9JTAG_S0_SECURITYr 278
#define AXIIC_AMAC_FA_M0_AR_Br 279
#define AXIIC_AMAC_FA_M0_AR_Pr 280
#define AXIIC_AMAC_FA_M0_AR_Rr 281
#define AXIIC_AMAC_FA_M0_AW_Br 282
#define AXIIC_AMAC_FA_M0_AW_Pr 283
#define AXIIC_AMAC_FA_M0_AW_Rr 284
#define AXIIC_AMAC_FA_M0_FN_MODr 285
#define AXIIC_AMAC_FA_M0_KIr 286
#define AXIIC_AMAC_FA_M0_MAX_COMB_OTr 287
#define AXIIC_AMAC_FA_M0_MAX_OTr 288
#define AXIIC_AMAC_FA_M0_QOS_CNTLr 289
#define AXIIC_AMAC_FA_M0_QOS_RANGEr 290
#define AXIIC_AMAC_FA_M0_READ_QOSr 291
#define AXIIC_AMAC_FA_M0_TGT_LATENCYr 292
#define AXIIC_AMAC_FA_M0_WRITE_QOSr 293
#define AXIIC_AMAC_FA_M1_AR_Br 294
#define AXIIC_AMAC_FA_M1_AR_Pr 295
#define AXIIC_AMAC_FA_M1_AR_Rr 296
#define AXIIC_AMAC_FA_M1_AW_Br 297
#define AXIIC_AMAC_FA_M1_AW_Pr 298
#define AXIIC_AMAC_FA_M1_AW_Rr 299
#define AXIIC_AMAC_FA_M1_FN_MODr 300
#define AXIIC_AMAC_FA_M1_KIr 301
#define AXIIC_AMAC_FA_M1_MAX_COMB_OTr 302
#define AXIIC_AMAC_FA_M1_MAX_OTr 303
#define AXIIC_AMAC_FA_M1_QOS_CNTLr 304
#define AXIIC_AMAC_FA_M1_QOS_RANGEr 305
#define AXIIC_AMAC_FA_M1_READ_QOSr 306
#define AXIIC_AMAC_FA_M1_TGT_LATENCYr 307
#define AXIIC_AMAC_FA_M1_WRITE_QOSr 308
#define AXIIC_AMAC_M0_AR_Br 309
#define AXIIC_AMAC_M0_AR_Pr 310
#define AXIIC_AMAC_M0_AR_Rr 311
#define AXIIC_AMAC_M0_AW_Br 312
#define AXIIC_AMAC_M0_AW_Pr 313
#define AXIIC_AMAC_M0_AW_Rr 314
#define AXIIC_AMAC_M0_FN_MODr 315
#define AXIIC_AMAC_M0_KIr 316
#define AXIIC_AMAC_M0_MAX_COMB_OTr 317
#define AXIIC_AMAC_M0_MAX_OTr 318
#define AXIIC_AMAC_M0_QOS_CNTLr 319
#define AXIIC_AMAC_M0_QOS_RANGEr 320
#define AXIIC_AMAC_M0_READ_QOSr 321
#define AXIIC_AMAC_M0_TGT_LATENCYr 322
#define AXIIC_AMAC_M0_WRITE_QOSr 323
#define AXIIC_AMAC_M1_AR_Br 324
#define AXIIC_AMAC_M1_AR_Pr 325
#define AXIIC_AMAC_M1_AR_Rr 326
#define AXIIC_AMAC_M1_AW_Br 327
#define AXIIC_AMAC_M1_AW_Pr 328
#define AXIIC_AMAC_M1_AW_Rr 329
#define AXIIC_AMAC_M1_FN_MODr 330
#define AXIIC_AMAC_M1_KIr 331
#define AXIIC_AMAC_M1_MAX_COMB_OTr 332
#define AXIIC_AMAC_M1_MAX_OTr 333
#define AXIIC_AMAC_M1_QOS_CNTLr 334
#define AXIIC_AMAC_M1_QOS_RANGEr 335
#define AXIIC_AMAC_M1_READ_QOSr 336
#define AXIIC_AMAC_M1_TGT_LATENCYr 337
#define AXIIC_AMAC_M1_WRITE_QOSr 338
#define AXIIC_APBV_S0_SECURITYr 339
#define AXIIC_APBW_S0_SECURITYr 340
#define AXIIC_APBX_S0_SECURITYr 341
#define AXIIC_APBY_S0_SECURITYr 342
#define AXIIC_APBZ_S0_SECURITYr 343
#define AXIIC_CMCID_M0_AR_Br 344
#define AXIIC_CMCID_M0_AR_Pr 345
#define AXIIC_CMCID_M0_AR_Rr 346
#define AXIIC_CMCID_M0_AW_Br 347
#define AXIIC_CMCID_M0_AW_Pr 348
#define AXIIC_CMCID_M0_AW_Rr 349
#define AXIIC_CMCID_M0_FN_MODr 350
#define AXIIC_CMCID_M0_KIr 351
#define AXIIC_CMCID_M0_MAX_COMB_OTr 352
#define AXIIC_CMCID_M0_MAX_OTr 353
#define AXIIC_CMCID_M0_QOS_CNTLr 354
#define AXIIC_CMCID_M0_QOS_RANGEr 355
#define AXIIC_CMCID_M0_READ_QOSr 356
#define AXIIC_CMCID_M0_TGT_LATENCYr 357
#define AXIIC_CMCID_M0_WRITE_QOSr 358
#define AXIIC_CMICD_S0_FN_MOD_BM_ISSr 359
#define AXIIC_COMPONENT_ID0r 360
#define AXIIC_COMPONENT_ID1r 361
#define AXIIC_COMPONENT_ID2r 362
#define AXIIC_COMPONENT_ID3r 363
#define AXIIC_DDR_S1_FN_MOD_BM_ISSr 364
#define AXIIC_DDR_S2_FN_MOD_BM_ISSr 365
#define AXIIC_DMA_M0_AR_Br 366
#define AXIIC_DMA_M0_AR_Pr 367
#define AXIIC_DMA_M0_AR_Rr 368
#define AXIIC_DMA_M0_AW_Br 369
#define AXIIC_DMA_M0_AW_Pr 370
#define AXIIC_DMA_M0_AW_Rr 371
#define AXIIC_DMA_M0_FN_MODr 372
#define AXIIC_DMA_M0_KIr 373
#define AXIIC_DMA_M0_MAX_COMB_OTr 374
#define AXIIC_DMA_M0_MAX_OTr 375
#define AXIIC_DMA_M0_QOS_CNTLr 376
#define AXIIC_DMA_M0_QOS_RANGEr 377
#define AXIIC_DMA_M0_READ_QOSr 378
#define AXIIC_DMA_M0_TGT_LATENCYr 379
#define AXIIC_DMA_M0_WRITE_QOSr 380
#define AXIIC_DS_0_IDM_ERROR_LOG_ADDR_LSBr 381
#define AXIIC_DS_0_IDM_ERROR_LOG_COMPLETEr 382
#define AXIIC_DS_0_IDM_ERROR_LOG_CONTROLr 383
#define AXIIC_DS_0_IDM_ERROR_LOG_FLAGSr 384
#define AXIIC_DS_0_IDM_ERROR_LOG_IDr 385
#define AXIIC_DS_0_IDM_ERROR_LOG_STATUSr 386
#define AXIIC_DS_0_IDM_INTERRUPT_STATUSr 387
#define AXIIC_DS_0_IDM_RESET_READ_IDr 388
#define AXIIC_DS_0_IDM_RESET_STATUSr 389
#define AXIIC_DS_0_IDM_RESET_WRITE_IDr 390
#define AXIIC_DS_1_IDM_ERROR_LOG_ADDR_LSBr 391
#define AXIIC_DS_1_IDM_ERROR_LOG_COMPLETEr 392
#define AXIIC_DS_1_IDM_ERROR_LOG_CONTROLr 393
#define AXIIC_DS_1_IDM_ERROR_LOG_FLAGSr 394
#define AXIIC_DS_1_IDM_ERROR_LOG_IDr 395
#define AXIIC_DS_1_IDM_ERROR_LOG_STATUSr 396
#define AXIIC_DS_1_IDM_INTERRUPT_STATUSr 397
#define AXIIC_DS_1_IDM_RESET_READ_IDr 398
#define AXIIC_DS_1_IDM_RESET_STATUSr 399
#define AXIIC_DS_1_IDM_RESET_WRITE_IDr 400
#define AXIIC_DS_3_IDM_ERROR_LOG_ADDR_LSBr 401
#define AXIIC_DS_3_IDM_ERROR_LOG_COMPLETEr 402
#define AXIIC_DS_3_IDM_ERROR_LOG_CONTROLr 403
#define AXIIC_DS_3_IDM_ERROR_LOG_FLAGSr 404
#define AXIIC_DS_3_IDM_ERROR_LOG_IDr 405
#define AXIIC_DS_3_IDM_ERROR_LOG_STATUSr 406
#define AXIIC_DS_3_IDM_INTERRUPT_STATUSr 407
#define AXIIC_DS_3_IDM_RESET_READ_IDr 408
#define AXIIC_DS_3_IDM_RESET_STATUSr 409
#define AXIIC_DS_3_IDM_RESET_WRITE_IDr 410
#define AXIIC_DS_4_IDM_ERROR_LOG_ADDR_LSBr 411
#define AXIIC_DS_4_IDM_ERROR_LOG_COMPLETEr 412
#define AXIIC_DS_4_IDM_ERROR_LOG_CONTROLr 413
#define AXIIC_DS_4_IDM_ERROR_LOG_FLAGSr 414
#define AXIIC_DS_4_IDM_ERROR_LOG_IDr 415
#define AXIIC_DS_4_IDM_ERROR_LOG_STATUSr 416
#define AXIIC_DS_4_IDM_INTERRUPT_STATUSr 417
#define AXIIC_DS_4_IDM_RESET_READ_IDr 418
#define AXIIC_DS_4_IDM_RESET_STATUSr 419
#define AXIIC_DS_4_IDM_RESET_WRITE_IDr 420
#define AXIIC_I2S_M0_FN_MODr 421
#define AXIIC_I2S_M0_READ_QOSr 422
#define AXIIC_I2S_M0_WRITE_QOSr 423
#define AXIIC_IHOST_ACP_FN_MOD_BM_ISSr 424
#define AXIIC_IHOST_ACP_SECURITYr 425
#define AXIIC_IHOST_M1_AR_Br 426
#define AXIIC_IHOST_M1_AR_Pr 427
#define AXIIC_IHOST_M1_AR_Rr 428
#define AXIIC_IHOST_M1_AW_Br 429
#define AXIIC_IHOST_M1_AW_Pr 430
#define AXIIC_IHOST_M1_AW_Rr 431
#define AXIIC_IHOST_M1_FN_MODr 432
#define AXIIC_IHOST_M1_KIr 433
#define AXIIC_IHOST_M1_MAX_COMB_OTr 434
#define AXIIC_IHOST_M1_MAX_OTr 435
#define AXIIC_IHOST_M1_QOS_CNTLr 436
#define AXIIC_IHOST_M1_QOS_RANGEr 437
#define AXIIC_IHOST_M1_READ_QOSr 438
#define AXIIC_IHOST_M1_TGT_LATENCYr 439
#define AXIIC_IHOST_M1_WRITE_QOSr 440
#define AXIIC_IHOST_S0_FN_MODr 441
#define AXIIC_IHOST_S0_FN_MOD_BM_ISSr 442
#define AXIIC_IHOST_S0_SECURITYr 443
#define AXIIC_JTAG_M0_FN_MODr 444
#define AXIIC_JTAG_M0_READ_QOSr 445
#define AXIIC_JTAG_M0_WRITE_QOSr 446
#define AXIIC_NAND_S0_FN_MOD_BM_ISSr 447
#define AXIIC_NAND_S0_SECURITYr 448
#define AXIIC_PCIE0_M0_AR_Br 449
#define AXIIC_PCIE0_M0_AR_Pr 450
#define AXIIC_PCIE0_M0_AR_Rr 451
#define AXIIC_PCIE0_M0_AW_Br 452
#define AXIIC_PCIE0_M0_AW_Pr 453
#define AXIIC_PCIE0_M0_AW_Rr 454
#define AXIIC_PCIE0_M0_FN_MODr 455
#define AXIIC_PCIE0_M0_KIr 456
#define AXIIC_PCIE0_M0_MAX_COMB_OTr 457
#define AXIIC_PCIE0_M0_MAX_OTr 458
#define AXIIC_PCIE0_M0_QOS_CNTLr 459
#define AXIIC_PCIE0_M0_QOS_RANGEr 460
#define AXIIC_PCIE0_M0_READ_QOSr 461
#define AXIIC_PCIE0_M0_TGT_LATENCYr 462
#define AXIIC_PCIE0_M0_WRITE_QOSr 463
#define AXIIC_PCIE0_S0_FN_MOD_BM_ISSr 464
#define AXIIC_PCIE0_S0_SECURITYr 465
#define AXIIC_PCIE1_M0_AR_Br 466
#define AXIIC_PCIE1_M0_AR_Pr 467
#define AXIIC_PCIE1_M0_AR_Rr 468
#define AXIIC_PCIE1_M0_AW_Br 469
#define AXIIC_PCIE1_M0_AW_Pr 470
#define AXIIC_PCIE1_M0_AW_Rr 471
#define AXIIC_PCIE1_M0_FN_MODr 472
#define AXIIC_PCIE1_M0_KIr 473
#define AXIIC_PCIE1_M0_MAX_COMB_OTr 474
#define AXIIC_PCIE1_M0_MAX_OTr 475
#define AXIIC_PCIE1_M0_QOS_CNTLr 476
#define AXIIC_PCIE1_M0_QOS_RANGEr 477
#define AXIIC_PCIE1_M0_READ_QOSr 478
#define AXIIC_PCIE1_M0_TGT_LATENCYr 479
#define AXIIC_PCIE1_M0_WRITE_QOSr 480
#define AXIIC_PCIE1_S0_FN_MOD_BM_ISSr 481
#define AXIIC_PCIE1_S0_SECURITYr 482
#define AXIIC_PCIE2_M0_AR_Br 483
#define AXIIC_PCIE2_M0_AR_Pr 484
#define AXIIC_PCIE2_M0_AR_Rr 485
#define AXIIC_PCIE2_M0_AW_Br 486
#define AXIIC_PCIE2_M0_AW_Pr 487
#define AXIIC_PCIE2_M0_AW_Rr 488
#define AXIIC_PCIE2_M0_FN_MODr 489
#define AXIIC_PCIE2_M0_KIr 490
#define AXIIC_PCIE2_M0_MAX_COMB_OTr 491
#define AXIIC_PCIE2_M0_MAX_OTr 492
#define AXIIC_PCIE2_M0_QOS_CNTLr 493
#define AXIIC_PCIE2_M0_QOS_RANGEr 494
#define AXIIC_PCIE2_M0_READ_QOSr 495
#define AXIIC_PCIE2_M0_TGT_LATENCYr 496
#define AXIIC_PCIE2_M0_WRITE_QOSr 497
#define AXIIC_PCIE2_S0_FN_MOD_BM_ISSr 498
#define AXIIC_PCIE2_S0_SECURITYr 499
#define AXIIC_PERIPHERAL_ID0r 500
#define AXIIC_PERIPHERAL_ID1r 501
#define AXIIC_PERIPHERAL_ID2r 502
#define AXIIC_PERIPHERAL_ID3r 503
#define AXIIC_PERIPHERAL_ID4r 504
#define AXIIC_PERIPHERAL_ID5r 505
#define AXIIC_PERIPHERAL_ID6r 506
#define AXIIC_PERIPHERAL_ID7r 507
#define AXIIC_PNOR_S0_FN_MOD_BM_ISSr 508
#define AXIIC_QSPI_S0_FN_MOD_BM_ISSr 509
#define AXIIC_QSPI_S0_SECURITYr 510
#define AXIIC_REMAPr 511
#define AXIIC_ROM_S0_FN_MOD_BM_ISSr 512
#define AXIIC_SATA_M0_AR_Br 513
#define AXIIC_SATA_M0_AR_Pr 514
#define AXIIC_SATA_M0_AR_Rr 515
#define AXIIC_SATA_M0_AW_Br 516
#define AXIIC_SATA_M0_AW_Pr 517
#define AXIIC_SATA_M0_AW_Rr 518
#define AXIIC_SATA_M0_FN_MODr 519
#define AXIIC_SATA_M0_KIr 520
#define AXIIC_SATA_M0_MAX_COMB_OTr 521
#define AXIIC_SATA_M0_MAX_OTr 522
#define AXIIC_SATA_M0_QOS_CNTLr 523
#define AXIIC_SATA_M0_QOS_RANGEr 524
#define AXIIC_SATA_M0_READ_QOSr 525
#define AXIIC_SATA_M0_TGT_LATENCYr 526
#define AXIIC_SATA_M0_WRITE_QOSr 527
#define AXIIC_SDIO_M0_AR_Br 528
#define AXIIC_SDIO_M0_AR_Pr 529
#define AXIIC_SDIO_M0_AR_Rr 530
#define AXIIC_SDIO_M0_AW_Br 531
#define AXIIC_SDIO_M0_AW_Pr 532
#define AXIIC_SDIO_M0_AW_Rr 533
#define AXIIC_SDIO_M0_FN_MODr 534
#define AXIIC_SDIO_M0_KIr 535
#define AXIIC_SDIO_M0_MAX_COMB_OTr 536
#define AXIIC_SDIO_M0_MAX_OTr 537
#define AXIIC_SDIO_M0_QOS_CNTLr 538
#define AXIIC_SDIO_M0_QOS_RANGEr 539
#define AXIIC_SDIO_M0_READ_QOSr 540
#define AXIIC_SDIO_M0_TGT_LATENCYr 541
#define AXIIC_SDIO_M0_WRITE_QOSr 542
#define AXIIC_SRAM_S0_FN_MOD_BM_ISSr 543
#define AXIIC_USB2D_M0_AR_Br 544
#define AXIIC_USB2D_M0_AR_Pr 545
#define AXIIC_USB2D_M0_AR_Rr 546
#define AXIIC_USB2D_M0_AW_Br 547
#define AXIIC_USB2D_M0_AW_Pr 548
#define AXIIC_USB2D_M0_AW_Rr 549
#define AXIIC_USB2D_M0_FN_MODr 550
#define AXIIC_USB2D_M0_KIr 551
#define AXIIC_USB2D_M0_MAX_COMB_OTr 552
#define AXIIC_USB2D_M0_MAX_OTr 553
#define AXIIC_USB2D_M0_QOS_CNTLr 554
#define AXIIC_USB2D_M0_QOS_RANGEr 555
#define AXIIC_USB2D_M0_READ_QOSr 556
#define AXIIC_USB2D_M0_TGT_LATENCYr 557
#define AXIIC_USB2D_M0_WRITE_QOSr 558
#define AXIIC_USB2H_M0_AR_Br 559
#define AXIIC_USB2H_M0_AR_Pr 560
#define AXIIC_USB2H_M0_AR_Rr 561
#define AXIIC_USB2H_M0_AW_Br 562
#define AXIIC_USB2H_M0_AW_Pr 563
#define AXIIC_USB2H_M0_AW_Rr 564
#define AXIIC_USB2H_M0_FN_MODr 565
#define AXIIC_USB2H_M0_KIr 566
#define AXIIC_USB2H_M0_MAX_COMB_OTr 567
#define AXIIC_USB2H_M0_MAX_OTr 568
#define AXIIC_USB2H_M0_QOS_CNTLr 569
#define AXIIC_USB2H_M0_QOS_RANGEr 570
#define AXIIC_USB2H_M0_READ_QOSr 571
#define AXIIC_USB2H_M0_TGT_LATENCYr 572
#define AXIIC_USB2H_M0_WRITE_QOSr 573
#define AXIIC_USB3H_M0_AR_Br 574
#define AXIIC_USB3H_M0_AR_Pr 575
#define AXIIC_USB3H_M0_AR_Rr 576
#define AXIIC_USB3H_M0_AW_Br 577
#define AXIIC_USB3H_M0_AW_Pr 578
#define AXIIC_USB3H_M0_AW_Rr 579
#define AXIIC_USB3H_M0_FN_MODr 580
#define AXIIC_USB3H_M0_KIr 581
#define AXIIC_USB3H_M0_MAX_COMB_OTr 582
#define AXIIC_USB3H_M0_MAX_OTr 583
#define AXIIC_USB3H_M0_QOS_CNTLr 584
#define AXIIC_USB3H_M0_QOS_RANGEr 585
#define AXIIC_USB3H_M0_READ_QOSr 586
#define AXIIC_USB3H_M0_TGT_LATENCYr 587
#define AXIIC_USB3H_M0_WRITE_QOSr 588
#define AXI_PCIE_M0_IDM_IDM_INTERRUPT_STATUSr 589
#define AXI_PCIE_M0_IDM_IDM_RESET_STATUSr 590
#define AXI_PCIE_M0_IDM_IO_CONTROL_DIRECTr 591
#define AXI_PCIE_M0_IDM_IO_STATUSr 592
#define AXI_PCIE_M0_IDM_M_IDM_RESET_CONTROLr 593
#define AXI_PCIE_M1_IDM_IDM_INTERRUPT_STATUSr 594
#define AXI_PCIE_M1_IDM_IDM_RESET_STATUSr 595
#define AXI_PCIE_M1_IDM_IO_CONTROL_DIRECTr 596
#define AXI_PCIE_M1_IDM_IO_STATUSr 597
#define AXI_PCIE_M1_IDM_M_IDM_RESET_CONTROLr 598
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr 599
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_COMPLETEr 600
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_CONTROLr 601
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_FLAGSr 602
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_IDr 603
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_STATUSr 604
#define AXI_PCIE_S0_IDM_IDM_INTERRUPT_STATUSr 605
#define AXI_PCIE_S0_IDM_IDM_RESET_READ_IDr 606
#define AXI_PCIE_S0_IDM_IDM_RESET_STATUSr 607
#define AXI_PCIE_S0_IDM_IDM_RESET_WRITE_IDr 608
#define AXI_PCIE_S0_IDM_S_IDM_RESET_CONTROLr 609
#define AXI_PCIE_S1_IDM_IDM_ERROR_LOG_ADDR_LSBr 610
#define AXI_PCIE_S1_IDM_IDM_ERROR_LOG_COMPLETEr 611
#define AXI_PCIE_S1_IDM_IDM_ERROR_LOG_CONTROLr 612
#define AXI_PCIE_S1_IDM_IDM_ERROR_LOG_FLAGSr 613
#define AXI_PCIE_S1_IDM_IDM_ERROR_LOG_IDr 614
#define AXI_PCIE_S1_IDM_IDM_ERROR_LOG_STATUSr 615
#define AXI_PCIE_S1_IDM_IDM_INTERRUPT_STATUSr 616
#define AXI_PCIE_S1_IDM_IDM_RESET_READ_IDr 617
#define AXI_PCIE_S1_IDM_IDM_RESET_STATUSr 618
#define AXI_PCIE_S1_IDM_IDM_RESET_WRITE_IDr 619
#define AXI_PCIE_S1_IDM_S_IDM_RESET_CONTROLr 620
#define AXI_SRAM_MEMC_CONFIGr 621
#define AXP_CH_DEBUG_PKT_DROPr 622
#define AXP_CH_INBUF_ECC_CONTROLr 623
#define AXP_CH_INBUF_ECC_STATUS_INTRr 624
#define AXP_CH_INT_MASKr 625
#define AXP_CH_INT_STATUSr 626
#define AXP_CH_IP_CREDIT_COUNTr 627
#define AXP_CH_LCL_INT_MASKr 628
#define AXP_CH_LCL_INT_STATUSr 629
#define AXP_CH_MAX_MMU_REQr 630
#define AXP_CH_MEM_CONTROLr 631
#define AXP_CH_MMU_REQ_COUNTr 632
#define AXP_CH_MMU_REQ_ENr 633
#define AXP_CH_NLFIB_CREDIT_COUNTr 634
#define AXP_CH_NLFIB_PTRr 635
#define AXP_CH_NLFOB_CREDIT_COUNTr 636
#define AXP_CH_NLFOB_CTRLr 637
#define AXP_CH_NLF_CLK_DISABLEr 638
#define AXP_CH_NLF_FLUSHr 639
#define AXP_CH_NLF_PORT_MAPPINGr 640
#define AXP_CH_OUTPUT_ARB_CONTROLr 641
#define AXP_CH_OUTPUT_ARB_STRICTPr 642
#define AXP_CH_OUTPUT_ARB_WERRr 643
#define AXP_SM_BULK_CLEAR_CONTROL0r 644
#define AXP_SM_BULK_CLEAR_CONTROL1r 645
#define AXP_SM_BULK_CLEAR_STATUSr 646
#define AXP_SM_BYTES_MATCHED_COUNTERr 647
#define AXP_SM_CHAR_REMAP_ECC_INTR_ENABLE_CONTROLr 648
#define AXP_SM_CHAR_REMAP_ECC_INTR_STATUSr 649
#define AXP_SM_DEBUG_BESTMATCH_STATUSr 650
#define AXP_SM_DEBUG_FLAGDATA_STATUSr 651
#define AXP_SM_DEBUG_FLOWDATA_STATUS0r 652
#define AXP_SM_DEBUG_FLOWDATA_STATUS1r 653
#define AXP_SM_DEBUG_HEADERDATA_STATUS0r 654
#define AXP_SM_DEBUG_HEADERDATA_STATUS1r 655
#define AXP_SM_DEBUG_MATCHBUF_STATUSr 656
#define AXP_SM_DEBUG_MATCHDATA_STATUSr 657
#define AXP_SM_DEBUG_MATCH_PROC_CONTROLr 658
#define AXP_SM_DEBUG_METADATA_STATUS0r 659
#define AXP_SM_DEBUG_METADATA_STATUS1r 660
#define AXP_SM_DEBUG_METADATA_STATUS2r 661
#define AXP_SM_DEBUG_METADATA_STATUS3r 662
#define AXP_SM_DEBUG_PACKET_BUFFER_CONTROLr 663
#define AXP_SM_DEBUG_PACKET_BUFFER_STATUSr 664
#define AXP_SM_DEBUG_REGEX_CONTROLr 665
#define AXP_SM_DEBUG_REGEX_PAUSE_CONTROL0r 666
#define AXP_SM_DEBUG_REGEX_PAUSE_CONTROL1r 667
#define AXP_SM_DEBUG_REGEX_PAUSE_STATUSr 668
#define AXP_SM_ECC_ERROR_COUNTERr 669
#define AXP_SM_FLOW_DONE_PACKET_DROP_COUNTERr 670
#define AXP_SM_FLOW_PACKET_NUM_ERROR_COUNTERr 671
#define AXP_SM_FLOW_TABLE_ECC_INTR_ENABLE_CONTROLr 672
#define AXP_SM_FLOW_TABLE_ECC_INTR_STATUSr 673
#define AXP_SM_FLOW_TIMESTAMP_ERROR_COUNTERr 674
#define AXP_SM_FLOW_TRACKER_ERROR_COUNTERr 675
#define AXP_SM_FRAGMENTS_RECEIVED_COUNTERr 676
#define AXP_SM_IN_PACKET_ERROR_COUNTERr 677
#define AXP_SM_L4_CHECKSUM_ERROR_COUNTERr 678
#define AXP_SM_MATCHED_FLOWS_COUNTERr 679
#define AXP_SM_MATCH_COUNTER_ECC_INTR_ENABLE_CONTROLr 680
#define AXP_SM_MATCH_COUNTER_ECC_INTR_STATUSr 681
#define AXP_SM_MATCH_TABLE_ECC_INTR_ENABLE_CONTROLr 682
#define AXP_SM_MATCH_TABLE_ECC_INTR_STATUSr 683
#define AXP_SM_MEMORY_BULK_RESETr 684
#define AXP_SM_MEM_ECC_GEN_CONTROLr 685
#define AXP_SM_MEM_PDA_CONTROLr 686
#define AXP_SM_MEM_TM_CONTROLr 687
#define AXP_SM_PACKETS_DROPPED_COUNTERr 688
#define AXP_SM_PACKETS_RECEIVED_COUNTERr 689
#define AXP_SM_PACKETS_SENT_COUNTERr 690
#define AXP_SM_PACKET_BUFFER_ECC_INTR_ENABLE_CONTROLr 691
#define AXP_SM_PACKET_BUFFER_ECC_INTR_STATUSr 692
#define AXP_SM_PACKET_LENGTH_ERROR_COUNTERr 693
#define AXP_SM_REGEX_CONTROL0r 694
#define AXP_SM_REGEX_CONTROL1r 695
#define AXP_SM_REGEX_CONTROL2r 696
#define AXP_SM_REGEX_CONTROL3r 697
#define AXP_SM_REGEX_CONTROL4r 698
#define AXP_SM_REGEX_STATE_INTR_ENABLE_CONTROLr 699
#define AXP_SM_REGEX_STATE_INTR_STATUS0r 700
#define AXP_SM_REGEX_STATE_INTR_STATUS1r 701
#define AXP_SM_REGEX_STATUS0r 702
#define AXP_SM_REGEX_STATUS1r 703
#define AXP_SM_REGEX_STATUS2r 704
#define AXP_SM_REPORT_PACKET_CONTROL0r 705
#define AXP_SM_REPORT_PACKET_CONTROL1r 706
#define AXP_SM_REPORT_PACKET_CONTROL2r 707
#define AXP_SM_REPORT_PACKET_CONTROL3r 708
#define AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS0r 709
#define AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS1r 710
#define AXP_SM_SIGNATURE_MATCH_CONTROLr 711
#define AXP_SM_SIGNATURE_MATCH_INTR_ENABLE_CONTROLr 712
#define AXP_SM_SIGNATURE_MATCH_INTR_STATUSr 713
#define AXP_SM_STATE_TABLE_ECC_INTR_ENABLE_CONTROLr 714
#define AXP_SM_STATE_TABLE_ECC_INTR_STATUSr 715
#define AXP_SM_TOTAL_CROSS_SIG_FLAGS_COUNTERr 716
#define AXP_SM_TOTAL_MATCH_COUNTERr 717
#define AXP_SM_UNMATCHED_FLOWS_COUNTERr 718
#define AXP_WRX_CREDIT_CNTr 719
#define AXP_WRX_DEBUG1r 720
#define AXP_WRX_ERR_PKT_DROP_STAT_CNTr 721
#define AXP_WRX_ERR_STAT_CNTr 722
#define AXP_WRX_INTR_ENABLEr 723
#define AXP_WRX_INTR_STATUSr 724
#define AXP_WRX_MASTER_CTRLr 725
#define AXP_WRX_MEMORY_BULK_RESETr 726
#define AXP_WRX_MEMORY_TMr 727
#define AXP_WRX_PARITY_CONTROLr 728
#define AXP_WRX_PKT_IN_STAT_CNTr 729
#define AXP_WRX_PKT_OUT_STAT_CNTr 730
#define AXP_WRX_REASSEEMBLY_MAX_LAPSE_TIMEr 731
#define AXP_WRX_REASSEMBLED_PKT_STAT_CNTr 732
#define AXP_WRX_SVP_HASH_CTRLr 733
#define AXP_WRX_SVP_PARITY_STATUS_INTRr 734
#define AXP_WRX_SVP_PARITY_STATUS_NACKr 735
#define AXP_WRX_WCD_HASH_CTRLr 736
#define AXP_WRX_WCD_PARITY_STATUS_INTRr 737
#define AXP_WRX_WCD_PARITY_STATUS_NACKr 738
#define AXP_WTX_COPY_TO_CPU_COUNTr 739
#define AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr 740
#define AXP_WTX_DSCP_MAP_PAR_STATUS_NACKr 741
#define AXP_WTX_DVP_PROFILE_ECC_STATUS_INTRr 742
#define AXP_WTX_DVP_PROFILE_ECC_STATUS_NACKr 743
#define AXP_WTX_ENCAP_CONFIGr 744
#define AXP_WTX_ERR_CHK_ENr 745
#define AXP_WTX_FRAG_COUNTr 746
#define AXP_WTX_FRAG_ID_PAR_STATUS_INTRr 747
#define AXP_WTX_FRAG_ID_PAR_STATUS_NACKr 748
#define AXP_WTX_ICREDIT_CTLr 749
#define AXP_WTX_INBUF_CREDIT_COUNTr 750
#define AXP_WTX_INT_MASKr 751
#define AXP_WTX_INT_STATUSr 752
#define AXP_WTX_LKUP_DROP_COUNTr 753
#define AXP_WTX_MEMORY_BULK_RESETr 754
#define AXP_WTX_MEM_CONTROL_0r 755
#define AXP_WTX_MEM_CONTROL_1r 756
#define AXP_WTX_MEM_PDA_CONTROLr 757
#define AXP_WTX_MTU_DROP_COUNTr 758
#define AXP_WTX_OUTBUF_CREDIT_COUNTr 759
#define AXP_WTX_OUTBUF_FLOW_CTLr 760
#define AXP_WTX_PRI_MAP_PAR_STATUS_INTRr 761
#define AXP_WTX_PRI_MAP_PAR_STATUS_NACKr 762
#define AXP_WTX_SOFT_RESETr 763
#define AXP_WTX_TRUNK_BLOCK_MASK_PAR_STATUS_INTRr 764
#define AXP_WTX_TRUNK_BLOCK_MASK_PAR_STATUS_NACKr 765
#define AXP_WTX_TRUNK_DROP_COUNTr 766
#define AXP_WTX_TRUNK_GROUP_BITMAP_PAR_STATUS_INTRr 767
#define AXP_WTX_TRUNK_GROUP_BITMAP_PAR_STATUS_NACKr 768
#define AXP_WTX_TUNNEL_ECC_STATUS_INTRr 769
#define AXP_WTX_TUNNEL_ECC_STATUS_NACKr 770
#define AXP_WTX_TUNNEL_ID_MASKr 771
#define AXP_WTX_TUNNEL_TPIDr 772
#define BAA_CREDIT_THRESHr 773
#define BAA_EVENT_BLOCKr 774
#define BAA_LOOP_SIZEr 775
#define BAA_QUEUE_RANGEr 776
#define BADREPLIESCOUNTERr 777
#define BANKACCESSCONTROLLERCONFIGURATIONSr 778
#define BCAST_BLOCK_MASKr 779
#define BCAST_BLOCK_MASK_64r 780
#define BCAST_BLOCK_MASK_HIr 781
#define BCAST_BLOCK_MASK_PARITY_CONTROLr 782
#define BCAST_BLOCK_MASK_PARITY_STATUS_INTRr 783
#define BCAST_BLOCK_MASK_PARITY_STATUS_NACKr 784
#define BCAST_STORM_CONTROLr 785
#define BCNREGISTERr 786
#define BDBCONFIGURATIONr 787
#define BFD_RX_ACH_TYPE_CONTROL0r 788
#define BFD_RX_ACH_TYPE_CONTROL1r 789
#define BFD_RX_ACH_TYPE_MPLSTPr 790
#define BFD_RX_ACH_TYPE_MPLSTP1r 791
#define BFD_RX_ACH_TYPE_MPLSTP_1r 792
#define BFD_RX_UDP_CONTROLr 793
#define BFD_RX_UDP_CONTROL_1r 794
#define BFD_VERSION_CONTROLr 795
#define BFMC1CREDITCOUNTERr 796
#define BFMC2CREDITCOUNTERr 797
#define BFMC3CREDITCOUNTERr 798
#define BFMCCLASSCONFIGSr 799
#define BFMCSHAPERCONFIGSr 800
#define BHH_RX_ACH_TYPEr 801
#define BISR_DEBUG_DATAr 802
#define BISR_LOAD_DONE_STATUSr 803
#define BISR_LOAD_STATUSr 804
#define BISTADDRESSBITSNUMBERr 805
#define BISTBITMASKr 806
#define BISTBURSTMASK0r 807
#define BISTBURSTMASK1r 808
#define BISTCONFIGr 809
#define BISTCONFIG2r 810
#define BISTCONFIGURATIONSr 811
#define BISTDATASHIFTMODOFFSETr 812
#define BISTENDADDRESSr 813
#define BISTERRORADDRESSr 814
#define BISTERRORBITCOUNTERr 815
#define BISTERRORBURSTCOUNTERr 816
#define BISTERRORDATA1r 817
#define BISTERRORDATA2r 818
#define BISTERROROCCURREDr 819
#define BISTFINISHEDr 820
#define BISTFULLMASKERRORCOUNTERr 821
#define BISTFULLMASKWORD0r 822
#define BISTFULLMASKWORD1r 823
#define BISTFULLMASKWORD2r 824
#define BISTFULLMASKWORD3r 825
#define BISTFULLMASKWORD4r 826
#define BISTFULLMASKWORD5r 827
#define BISTFULLMASKWORD6r 828
#define BISTFULLMASKWORD7r 829
#define BISTGAPr 830
#define BISTGENERALCONFIGURATIONSr 831
#define BISTGLOBALERRORCOUNTERr 832
#define BISTINFINITETESTr 833
#define BISTLASTADDRERRr 834
#define BISTLASTDATAERRWORD0r 835
#define BISTLASTDATAERRWORD1r 836
#define BISTLASTDATAERRWORD2r 837
#define BISTLASTDATAERRWORD3r 838
#define BISTLASTDATAERRWORD4r 839
#define BISTLASTDATAERRWORD5r 840
#define BISTLASTDATAERRWORD6r 841
#define BISTLASTDATAERRWORD7r 842
#define BISTNUMBEROFACTIONSr 843
#define BISTOFFSETADDRESSr 844
#define BISTPATTERN0r 845
#define BISTPATTERN1r 846
#define BISTPATTERN2r 847
#define BISTPATTERN3r 848
#define BISTPATTERN4r 849
#define BISTPATTERN5r 850
#define BISTPATTERN6r 851
#define BISTPATTERN7r 852
#define BISTPATTERNWORD0r 853
#define BISTPATTERNWORD1r 854
#define BISTPATTERNWORD2r 855
#define BISTPATTERNWORD3r 856
#define BISTPATTERNWORD4r 857
#define BISTPATTERNWORD5r 858
#define BISTPATTERNWORD6r 859
#define BISTPATTERNWORD7r 860
#define BISTREADDELAYr 861
#define BISTREADNUMBERCONFIGURATIONREGISTERr 862
#define BISTSINGLEBITMASKr 863
#define BISTSINGLEBITMASKERRORCOUNTERr 864
#define BISTSTARTADDRESSr 865
#define BISTSTATUSESr 866
#define BISTTESTMODEr 867
#define BISTTHRESHOLDSr 868
#define BISTWRITENUMBERCONFIGURATIONREGISTERr 869
#define BIST_CONFIGURATIONSr 870
#define BIST_ENDADDRESSr 871
#define BIST_ERROROCCURREDr 872
#define BIST_FLOW_FIRST_DESCRIPTOR0r 873
#define BIST_FLOW_FIRST_DESCRIPTOR1r 874
#define BIST_FLOW_FIRST_DESCRIPTOR2r 875
#define BIST_FLOW_FIRST_DESCRIPTOR3r 876
#define BIST_FLOW__SECOND_DESCRIPTOR_0r 877
#define BIST_FLOW__SECOND_DESCRIPTOR_1r 878
#define BIST_FLOW__SECOND_DESCRIPTOR_2r 879
#define BIST_FLOW__SECOND_DESCRIPTOR_3r 880
#define BIST_FULLMASKERRORCOUNTERr 881
#define BIST_FULLMASKWORD0r 882
#define BIST_FULLMASKWORD1r 883
#define BIST_FULLMASKWORD2r 884
#define BIST_FULLMASKWORD3r 885
#define BIST_FULLMASKWORD4r 886
#define BIST_FULLMASKWORD5r 887
#define BIST_FULLMASKWORD6r 888
#define BIST_FULLMASKWORD7r 889
#define BIST_GENERAL_CONFIGURATIONr 890
#define BIST_GLOBALERRORCOUNTERr 891
#define BIST_NUMBEROFACTIONSr 892
#define BIST_PATTERNWORD0r 893
#define BIST_PATTERNWORD1r 894
#define BIST_PATTERNWORD2r 895
#define BIST_PATTERNWORD3r 896
#define BIST_PATTERNWORD4r 897
#define BIST_PATTERNWORD5r 898
#define BIST_PATTERNWORD6r 899
#define BIST_PATTERNWORD7r 900
#define BIST_RX_COUNTERS_1r 901
#define BIST_RX_COUNTERS_2r 902
#define BIST_RX_COUNTERS_3r 903
#define BIST_RX_FLOW_COUNTERr 904
#define BIST_RX_OK_BURSTS_COUNTERr 905
#define BIST_RX_SHAPERr 906
#define BIST_SEEDr 907
#define BIST_SINGLEBITMASKr 908
#define BIST_SINGLEBITMASKERRORCOUNTERr 909
#define BIST_STARTADDRESSr 910
#define BIST_STATUSr 911
#define BIST_STATUSESr 912
#define BIST_TX_ADDITIONAL_COUNTERr 913
#define BIST_TX_BURSTS_COUNTERr 914
#define BIST_TX_BURSTS_THRESHOLDr 915
#define BKPMETERINGBUCKETr 916
#define BKPMETERINGCONFIGr 917
#define BKPMETERINGCONFIG1r 918
#define BKPMETERINGCONFIG_64r 919
#define BKPMETERINGCONFIG_EXTr 920
#define BKPMETERINGDISCSTATUSr 921
#define BKPMETERINGDISCSTATUS0r 922
#define BKPMETERINGDISCSTATUS1r 923
#define BKPMETERINGDISCSTATUS0_64r 924
#define BKPMETERINGDISCSTATUS1_64r 925
#define BKPMETERINGDISCSTATUS_64r 926
#define BKPMETERINGDISCSTATUS_HIr 927
#define BKPMETERINGSTATUSr 928
#define BKPMETERINGSTATUS_HIr 929
#define BKPMETERINGWARNSTATUSr 930
#define BKPMETERINGWARNSTATUS0r 931
#define BKPMETERINGWARNSTATUS1r 932
#define BKPMETERINGWARNSTATUS0_64r 933
#define BKPMETERINGWARNSTATUS1_64r 934
#define BKPMETERINGWARNSTATUS_64r 935
#define BKP_CONFIGr 936
#define BKP_DISC_BMAPr 937
#define BKP_DISC_BMAP_HIr 938
#define BKP_DISC_PRIORITYr 939
#define BKP_STATUSr 940
#define BMAC_PFC_COS0_XOFF_CNTr 941
#define BMAC_PFC_COS10_XOFF_CNTr 942
#define BMAC_PFC_COS11_XOFF_CNTr 943
#define BMAC_PFC_COS12_XOFF_CNTr 944
#define BMAC_PFC_COS13_XOFF_CNTr 945
#define BMAC_PFC_COS14_XOFF_CNTr 946
#define BMAC_PFC_COS15_XOFF_CNTr 947
#define BMAC_PFC_COS1_XOFF_CNTr 948
#define BMAC_PFC_COS2_XOFF_CNTr 949
#define BMAC_PFC_COS3_XOFF_CNTr 950
#define BMAC_PFC_COS4_XOFF_CNTr 951
#define BMAC_PFC_COS5_XOFF_CNTr 952
#define BMAC_PFC_COS6_XOFF_CNTr 953
#define BMAC_PFC_COS7_XOFF_CNTr 954
#define BMAC_PFC_COS8_XOFF_CNTr 955
#define BMAC_PFC_COS9_XOFF_CNTr 956
#define BMAC_PFC_CTRLr 957
#define BMAC_PFC_DA_HIr 958
#define BMAC_PFC_DA_LOr 959
#define BMAC_PFC_OPCODEr 960
#define BMAC_PFC_TYPEr 961
#define BOMr 962
#define BP_CONFIG0r 963
#define BP_DEBUGr 964
#define BP_DP_XP4_TMr 965
#define BP_DP_XP5_TMr 966
#define BP_DP_XP6_TMr 967
#define BP_DP_XP7_TMr 968
#define BP_ECC_DEBUGr 969
#define BP_ECC_ERRORr 970
#define BP_ECC_ERROR_MASKr 971
#define BP_ECC_STATUS0r 972
#define BP_ECC_STATUS1r 973
#define BP_ERRORr 974
#define BP_ERROR_MASKr 975
#define BP_XP4_DP_CONFIGr 976
#define BP_XP4_FC_CONFIGr 977
#define BP_XP4_RECEIVE_FC_MSGSr 978
#define BP_XP5_DP_CONFIGr 979
#define BP_XP5_FC_CONFIGr 980
#define BP_XP5_RECEIVE_FC_MSGSr 981
#define BP_XP6_DP_CONFIGr 982
#define BP_XP6_FC_CONFIGr 983
#define BP_XP6_RECEIVE_FC_MSGSr 984
#define BP_XP7_DP_CONFIGr 985
#define BP_XP7_FC_CONFIGr 986
#define BP_XP7_RECEIVE_FC_MSGSr 987
#define BRDC_FMACH_ASYNC_FIFO_ACCESS_READ_DATAr 988
#define BRDC_FMACH_ASYNC_FIFO_ACCESS_TRIGGERr 989
#define BRDC_FMACH_ASYNC_FIFO_CONFIGURATIONr 990
#define BRDC_FMACH_BEC_CONFIGURATIONr 991
#define BRDC_FMACH_BEC_STATUSr 992
#define BRDC_FMACH_BER_GEN_BITMAPr 993
#define BRDC_FMACH_BER_GEN_PERIODr 994
#define BRDC_FMACH_CNTRL_INTRLVD_MODE_REGr 995
#define BRDC_FMACH_CONTROL_CELL_BURST_REGISTERr 996
#define BRDC_FMACH_ECC_1B_ERR_ADDRr 997
#define BRDC_FMACH_ECC_1B_ERR_CNTr 998
#define BRDC_FMACH_ECC_1B_ERR_MONITOR_MEM_MASKr 999
#define BRDC_FMACH_ECC_2B_ERR_ADDRr 1000
#define BRDC_FMACH_ECC_2B_ERR_CNTr 1001
#define BRDC_FMACH_ECC_2B_ERR_MONITOR_MEM_MASKr 1002
#define BRDC_FMACH_EDS_CONFIGURATIONr 1003
#define BRDC_FMACH_EDS_STATUSr 1004
#define BRDC_FMACH_ERROR_INITIATIONr 1005
#define BRDC_FMACH_ERROR_INITIATION_DATAr 1006
#define BRDC_FMACH_FBIST_CONFIGURATION_Ar 1007
#define BRDC_FMACH_FBIST_CONFIGURATION_Br 1008
#define BRDC_FMACH_FBIST_STATUSr 1009
#define BRDC_FMACH_FMAL_COMMA_BURST_CONFIGURATIONr 1010
#define BRDC_FMACH_FMAL_GENERAL_CONFIGURATIONr 1011
#define BRDC_FMACH_FMAL_STATISTICS_COUNT_CONTROLr 1012
#define BRDC_FMACH_FMAL_STATISTICS_GTIMERr 1013
#define BRDC_FMACH_FMAL_STATISTICS_OUTPUTr 1014
#define BRDC_FMACH_FMAL_STATISTICS_OUTPUT_CONTROLr 1015
#define BRDC_FMACH_FPS_CONFIGURATION_BERr 1016
#define BRDC_FMACH_FPS_CONFIGURATION_RX_SYNCr 1017
#define BRDC_FMACH_FPS_RX_FEC_CONFIGURATIONr 1018
#define BRDC_FMACH_FPS_RX_STATUSr 1019
#define BRDC_FMACH_FPS_TX_CONFIGURATIONr 1020
#define BRDC_FMACH_GENERAL_CONFIGURATION_REGISTERr 1021
#define BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr 1022
#define BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr 1023
#define BRDC_FMACH_GLOBAL_TEST_TX_PR_SEED_Ar 1024
#define BRDC_FMACH_GLOBAL_TEST_TX_PR_SEED_Br 1025
#define BRDC_FMACH_GTIMER_CONFIGURATIONr 1026
#define BRDC_FMACH_GTIMER_TRIGGERr 1027
#define BRDC_FMACH_INTERRUPT_MASK_REGISTERr 1028
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_1r 1029
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_2r 1030
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_3r 1031
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_4r 1032
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_5r 1033
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_6r 1034
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_7r 1035
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_8r 1036
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_9r 1037
#define BRDC_FMACH_INTERRUPT_REGISTERr 1038
#define BRDC_FMACH_INTERRUPT_REGISTER_1r 1039
#define BRDC_FMACH_INTERRUPT_REGISTER_2r 1040
#define BRDC_FMACH_INTERRUPT_REGISTER_3r 1041
#define BRDC_FMACH_INTERRUPT_REGISTER_4r 1042
#define BRDC_FMACH_INTERRUPT_REGISTER_5r 1043
#define BRDC_FMACH_INTERRUPT_REGISTER_6r 1044
#define BRDC_FMACH_INTERRUPT_REGISTER_7r 1045
#define BRDC_FMACH_INTERRUPT_REGISTER_8r 1046
#define BRDC_FMACH_INTERRUPT_REGISTER_9r 1047
#define BRDC_FMACH_KPCS_CONFIGURATIONr 1048
#define BRDC_FMACH_KPCS_RX_STATUSr 1049
#define BRDC_FMACH_KPCS_TEST_RX_CONFIGURATIONr 1050
#define BRDC_FMACH_KPCS_TEST_RX_STATUSr 1051
#define BRDC_FMACH_KPCS_TEST_TX_CONFIGURATIONr 1052
#define BRDC_FMACH_LEAKY_BUCKETr 1053
#define BRDC_FMACH_LEAKY_BUCKET_CONTROL_REGISTERr 1054
#define BRDC_FMACH_LFEC_CONFIGURATIONr 1055
#define BRDC_FMACH_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr 1056
#define BRDC_FMACH_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr 1057
#define BRDC_FMACH_LOOPBACK_ENABLE_REGISTERr 1058
#define BRDC_FMACH_RECEIVE_RESET_REGISTERr 1059
#define BRDC_FMACH_REG_0050r 1060
#define BRDC_FMACH_REG_0051r 1061
#define BRDC_FMACH_REG_0052r 1062
#define BRDC_FMACH_REG_0054r 1063
#define BRDC_FMACH_REG_0065r 1064
#define BRDC_FMACH_REG_0066r 1065
#define BRDC_FMACH_REG_0096r 1066
#define BRDC_FMACH_REG_0098r 1067
#define BRDC_FMACH_REG_0099r 1068
#define BRDC_FMACH_REG_0140r 1069
#define BRDC_FMACH_REG_005Ar 1070
#define BRDC_FMACH_REG_005Br 1071
#define BRDC_FMACH_REG_01A8r 1072
#define BRDC_FMACH_REG_01ACr 1073
#define BRDC_FMACH_REG_01E9r 1074
#define BRDC_FMACH_REG_01EAr 1075
#define BRDC_FMACH_REG_01EBr 1076
#define BRDC_FMACH_REG_01ECr 1077
#define BRDC_FMACH_REG_01EDr 1078
#define BRDC_FMACH_REG_01EEr 1079
#define BRDC_FMACH_REG_01EFr 1080
#define BRDC_FMACH_REG_01FAr 1081
#define BRDC_FMACH_REG_1E8r 1082
#define BRDC_FMACH_SBUS_BROADCAST_IDr 1083
#define BRDC_FMACH_SBUS_LAST_IN_CHAINr 1084
#define BRDC_FMACH_SPARE_REGISTER_3r 1085
#define BRDC_FMACH_TEST_CONFIGURATIONr 1086
#define BRDC_FMACH_TEST_STATUSr 1087
#define BRDC_FMACH_TX_CELL_LIMITr 1088
#define BRDC_FMACL_ASYNC_FIFO_ACCESS_READ_DATAr 1089
#define BRDC_FMACL_ASYNC_FIFO_ACCESS_TRIGGERr 1090
#define BRDC_FMACL_ASYNC_FIFO_CONFIGURATIONr 1091
#define BRDC_FMACL_BEC_CONFIGURATIONr 1092
#define BRDC_FMACL_BEC_STATUSr 1093
#define BRDC_FMACL_BER_GEN_BITMAPr 1094
#define BRDC_FMACL_BER_GEN_PERIODr 1095
#define BRDC_FMACL_CNTRL_INTRLVD_MODE_REGr 1096
#define BRDC_FMACL_CONTROL_CELL_BURST_REGISTERr 1097
#define BRDC_FMACL_ECC_1B_ERR_ADDRr 1098
#define BRDC_FMACL_ECC_1B_ERR_CNTr 1099
#define BRDC_FMACL_ECC_1B_ERR_MONITOR_MEM_MASKr 1100
#define BRDC_FMACL_ECC_2B_ERR_ADDRr 1101
#define BRDC_FMACL_ECC_2B_ERR_CNTr 1102
#define BRDC_FMACL_ECC_2B_ERR_MONITOR_MEM_MASKr 1103
#define BRDC_FMACL_EDS_CONFIGURATIONr 1104
#define BRDC_FMACL_EDS_STATUSr 1105
#define BRDC_FMACL_ERROR_INITIATIONr 1106
#define BRDC_FMACL_ERROR_INITIATION_DATAr 1107
#define BRDC_FMACL_FBIST_CONFIGURATION_Ar 1108
#define BRDC_FMACL_FBIST_CONFIGURATION_Br 1109
#define BRDC_FMACL_FBIST_STATUSr 1110
#define BRDC_FMACL_FMAL_COMMA_BURST_CONFIGURATIONr 1111
#define BRDC_FMACL_FMAL_GENERAL_CONFIGURATIONr 1112
#define BRDC_FMACL_FMAL_STATISTICS_COUNT_CONTROLr 1113
#define BRDC_FMACL_FMAL_STATISTICS_GTIMERr 1114
#define BRDC_FMACL_FMAL_STATISTICS_OUTPUTr 1115
#define BRDC_FMACL_FMAL_STATISTICS_OUTPUT_CONTROLr 1116
#define BRDC_FMACL_FPS_CONFIGURATION_BERr 1117
#define BRDC_FMACL_FPS_CONFIGURATION_RX_SYNCr 1118
#define BRDC_FMACL_FPS_RX_FEC_CONFIGURATIONr 1119
#define BRDC_FMACL_FPS_RX_STATUSr 1120
#define BRDC_FMACL_FPS_TX_CONFIGURATIONr 1121
#define BRDC_FMACL_GENERAL_CONFIGURATION_REGISTERr 1122
#define BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr 1123
#define BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr 1124
#define BRDC_FMACL_GLOBAL_TEST_TX_PR_SEED_Ar 1125
#define BRDC_FMACL_GLOBAL_TEST_TX_PR_SEED_Br 1126
#define BRDC_FMACL_GTIMER_CONFIGURATIONr 1127
#define BRDC_FMACL_GTIMER_TRIGGERr 1128
#define BRDC_FMACL_INTERRUPT_MASK_REGISTERr 1129
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_1r 1130
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_2r 1131
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_3r 1132
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_4r 1133
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_5r 1134
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_6r 1135
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_7r 1136
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_8r 1137
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_9r 1138
#define BRDC_FMACL_INTERRUPT_REGISTERr 1139
#define BRDC_FMACL_INTERRUPT_REGISTER_1r 1140
#define BRDC_FMACL_INTERRUPT_REGISTER_2r 1141
#define BRDC_FMACL_INTERRUPT_REGISTER_3r 1142
#define BRDC_FMACL_INTERRUPT_REGISTER_4r 1143
#define BRDC_FMACL_INTERRUPT_REGISTER_5r 1144
#define BRDC_FMACL_INTERRUPT_REGISTER_6r 1145
#define BRDC_FMACL_INTERRUPT_REGISTER_7r 1146
#define BRDC_FMACL_INTERRUPT_REGISTER_8r 1147
#define BRDC_FMACL_INTERRUPT_REGISTER_9r 1148
#define BRDC_FMACL_KPCS_CONFIGURATIONr 1149
#define BRDC_FMACL_KPCS_RX_STATUSr 1150
#define BRDC_FMACL_KPCS_TEST_RX_CONFIGURATIONr 1151
#define BRDC_FMACL_KPCS_TEST_RX_STATUSr 1152
#define BRDC_FMACL_KPCS_TEST_TX_CONFIGURATIONr 1153
#define BRDC_FMACL_LEAKY_BUCKETr 1154
#define BRDC_FMACL_LEAKY_BUCKET_CONTROL_REGISTERr 1155
#define BRDC_FMACL_LFEC_CONFIGURATIONr 1156
#define BRDC_FMACL_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr 1157
#define BRDC_FMACL_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr 1158
#define BRDC_FMACL_LOOPBACK_ENABLE_REGISTERr 1159
#define BRDC_FMACL_RECEIVE_RESET_REGISTERr 1160
#define BRDC_FMACL_REG_0050r 1161
#define BRDC_FMACL_REG_0051r 1162
#define BRDC_FMACL_REG_0052r 1163
#define BRDC_FMACL_REG_0054r 1164
#define BRDC_FMACL_REG_0065r 1165
#define BRDC_FMACL_REG_0066r 1166
#define BRDC_FMACL_REG_0096r 1167
#define BRDC_FMACL_REG_0098r 1168
#define BRDC_FMACL_REG_0099r 1169
#define BRDC_FMACL_REG_0140r 1170
#define BRDC_FMACL_REG_005Ar 1171
#define BRDC_FMACL_REG_005Br 1172
#define BRDC_FMACL_REG_01A8r 1173
#define BRDC_FMACL_REG_01ACr 1174
#define BRDC_FMACL_REG_01E9r 1175
#define BRDC_FMACL_REG_01EAr 1176
#define BRDC_FMACL_REG_01EBr 1177
#define BRDC_FMACL_REG_01ECr 1178
#define BRDC_FMACL_REG_01EDr 1179
#define BRDC_FMACL_REG_01EEr 1180
#define BRDC_FMACL_REG_01EFr 1181
#define BRDC_FMACL_REG_01FAr 1182
#define BRDC_FMACL_REG_1E8r 1183
#define BRDC_FMACL_SBUS_BROADCAST_IDr 1184
#define BRDC_FMACL_SBUS_LAST_IN_CHAINr 1185
#define BRDC_FMACL_SPARE_REGISTER_3r 1186
#define BRDC_FMACL_TEST_CONFIGURATIONr 1187
#define BRDC_FMACL_TEST_STATUSr 1188
#define BRDC_FMACL_TX_CELL_LIMITr 1189
#define BRDC_FMAC_ASYNC_FIFO_CONFIGURATIONr 1190
#define BRDC_FMAC_BEC_CONFIGURATIONr 1191
#define BRDC_FMAC_BEC_STATUSr 1192
#define BRDC_FMAC_BER_GEN_BITMAPr 1193
#define BRDC_FMAC_BER_GEN_PERIODr 1194
#define BRDC_FMAC_CNTRL_INTRLVD_MODE_REGr 1195
#define BRDC_FMAC_CONTROL_CELL_BURST_REGISTERr 1196
#define BRDC_FMAC_ECC_1B_ERR_ADDRr 1197
#define BRDC_FMAC_ECC_1B_ERR_CNTr 1198
#define BRDC_FMAC_ECC_1B_ERR_MONITOR_MEM_MASKr 1199
#define BRDC_FMAC_ECC_2B_ERR_ADDRr 1200
#define BRDC_FMAC_ECC_2B_ERR_CNTr 1201
#define BRDC_FMAC_ECC_2B_ERR_MONITOR_MEM_MASKr 1202
#define BRDC_FMAC_EDS_CONFIGURATIONr 1203
#define BRDC_FMAC_EDS_STATUSr 1204
#define BRDC_FMAC_ERROR_INITIATIONr 1205
#define BRDC_FMAC_ERROR_INITIATION_DATAr 1206
#define BRDC_FMAC_FABRIC_SYSTEM_CONFIG_0r 1207
#define BRDC_FMAC_FABRIC_SYSTEM_CONFIG_1r 1208
#define BRDC_FMAC_FBIST_CONFIGURATION_Ar 1209
#define BRDC_FMAC_FBIST_CONFIGURATION_Br 1210
#define BRDC_FMAC_FBIST_STATUSr 1211
#define BRDC_FMAC_FMAL_COMMA_BURST_CONFIGURATIONr 1212
#define BRDC_FMAC_FMAL_GENERAL_CONFIGURATIONr 1213
#define BRDC_FMAC_FMAL_STATISTICS_COUNT_CONTROLr 1214
#define BRDC_FMAC_FMAL_STATISTICS_GTIMERr 1215
#define BRDC_FMAC_FMAL_STATISTICS_OUTPUTr 1216
#define BRDC_FMAC_FMAL_STATISTICS_OUTPUT_CONTROLr 1217
#define BRDC_FMAC_FPS_CONFIGURATION_BERr 1218
#define BRDC_FMAC_FPS_CONFIGURATION_RX_SYNCr 1219
#define BRDC_FMAC_FPS_RX_FEC_CONFIGURATIONr 1220
#define BRDC_FMAC_FPS_RX_STATUSr 1221
#define BRDC_FMAC_FPS_TX_CONFIGURATIONr 1222
#define BRDC_FMAC_GENERAL_CONFIGURATION_REGISTERr 1223
#define BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr 1224
#define BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr 1225
#define BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Ar 1226
#define BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Br 1227
#define BRDC_FMAC_GTIMER_CONFIGURATIONr 1228
#define BRDC_FMAC_GTIMER_TRIGGERr 1229
#define BRDC_FMAC_INTERRUPT_MASK_REGISTERr 1230
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_1r 1231
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_2r 1232
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_3r 1233
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_4r 1234
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_5r 1235
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_6r 1236
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_7r 1237
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_8r 1238
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_9r 1239
#define BRDC_FMAC_INTERRUPT_REGISTERr 1240
#define BRDC_FMAC_INTERRUPT_REGISTER_1r 1241
#define BRDC_FMAC_INTERRUPT_REGISTER_2r 1242
#define BRDC_FMAC_INTERRUPT_REGISTER_3r 1243
#define BRDC_FMAC_INTERRUPT_REGISTER_4r 1244
#define BRDC_FMAC_INTERRUPT_REGISTER_5r 1245
#define BRDC_FMAC_INTERRUPT_REGISTER_6r 1246
#define BRDC_FMAC_INTERRUPT_REGISTER_7r 1247
#define BRDC_FMAC_INTERRUPT_REGISTER_8r 1248
#define BRDC_FMAC_INTERRUPT_REGISTER_9r 1249
#define BRDC_FMAC_INTERRUPT_REGISTER_1_TESTr 1250
#define BRDC_FMAC_INTERRUPT_REGISTER_2_TESTr 1251
#define BRDC_FMAC_INTERRUPT_REGISTER_3_TESTr 1252
#define BRDC_FMAC_INTERRUPT_REGISTER_4_TESTr 1253
#define BRDC_FMAC_INTERRUPT_REGISTER_5_TESTr 1254
#define BRDC_FMAC_INTERRUPT_REGISTER_6_TESTr 1255
#define BRDC_FMAC_INTERRUPT_REGISTER_7_TESTr 1256
#define BRDC_FMAC_INTERRUPT_REGISTER_8_TESTr 1257
#define BRDC_FMAC_INTERRUPT_REGISTER_9_TESTr 1258
#define BRDC_FMAC_INTERRUPT_REGISTER_TESTr 1259
#define BRDC_FMAC_KPCS_CONFIGURATIONr 1260
#define BRDC_FMAC_KPCS_RX_STATUSr 1261
#define BRDC_FMAC_KPCS_TEST_RX_CONFIGURATIONr 1262
#define BRDC_FMAC_KPCS_TEST_RX_STATUSr 1263
#define BRDC_FMAC_KPCS_TEST_TX_CONFIGURATIONr 1264
#define BRDC_FMAC_LEAKY_BUCKETr 1265
#define BRDC_FMAC_LEAKY_BUCKET_CONTROL_REGISTERr 1266
#define BRDC_FMAC_LFEC_CONFIGURATIONr 1267
#define BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr 1268
#define BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr 1269
#define BRDC_FMAC_LOOPBACK_ENABLE_REGISTERr 1270
#define BRDC_FMAC_RECEIVE_RESET_REGISTERr 1271
#define BRDC_FMAC_REG_0050r 1272
#define BRDC_FMAC_REG_0051r 1273
#define BRDC_FMAC_REG_0052r 1274
#define BRDC_FMAC_REG_0053r 1275
#define BRDC_FMAC_REG_0054r 1276
#define BRDC_FMAC_REG_0058r 1277
#define BRDC_FMAC_REG_0068r 1278
#define BRDC_FMAC_REG_0096r 1279
#define BRDC_FMAC_REG_0098r 1280
#define BRDC_FMAC_REG_0099r 1281
#define BRDC_FMAC_REG_0140r 1282
#define BRDC_FMAC_REG_005Ar 1283
#define BRDC_FMAC_REG_005Br 1284
#define BRDC_FMAC_REG_005Cr 1285
#define BRDC_FMAC_REG_01A8r 1286
#define BRDC_FMAC_REG_01ACr 1287
#define BRDC_FMAC_REG_01FAr 1288
#define BRDC_FMAC_SBUS_BROADCAST_IDr 1289
#define BRDC_FMAC_SPARE_REGISTER_2r 1290
#define BRDC_FMAC_TEST_CONFIGURATIONr 1291
#define BRDC_FMAC_TEST_STATUSr 1292
#define BRDC_FMAC_TX_CELL_LIMITr 1293
#define BRDC_FSRD_INDIRECT_COMMANDr 1294
#define BRDC_FSRD_INDIRECT_COMMAND_ADDRESSr 1295
#define BRDC_FSRD_INDIRECT_COMMAND_DATA_INCREMENTr 1296
#define BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr 1297
#define BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr 1298
#define BRDC_FSRD_INTERRUPT_MASK_REGISTERr 1299
#define BRDC_FSRD_INTERRUPT_REGISTERr 1300
#define BRDC_FSRD_INTERRUPT_REGISTER_TESTr 1301
#define BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTERr 1302
#define BRDC_FSRD_QUAD_INTERRUPT_REGISTERr 1303
#define BRDC_FSRD_QUAD_INTERRUPT_REGISTER_TESTr 1304
#define BRDC_FSRD_REG_0050r 1305
#define BRDC_FSRD_REG_0051r 1306
#define BRDC_FSRD_REG_0052r 1307
#define BRDC_FSRD_REG_0053r 1308
#define BRDC_FSRD_REG_0054r 1309
#define BRDC_FSRD_REG_0058r 1310
#define BRDC_FSRD_REG_0084r 1311
#define BRDC_FSRD_REG_0087r 1312
#define BRDC_FSRD_REG_0090r 1313
#define BRDC_FSRD_REG_0091r 1314
#define BRDC_FSRD_REG_0092r 1315
#define BRDC_FSRD_REG_0170r 1316
#define BRDC_FSRD_REG_00B0r 1317
#define BRDC_FSRD_REG_00B1r 1318
#define BRDC_FSRD_REG_00B2r 1319
#define BRDC_FSRD_REG_00B3r 1320
#define BRDC_FSRD_REG_00B4r 1321
#define BRDC_FSRD_REG_00B5r 1322
#define BRDC_FSRD_REG_00B6r 1323
#define BRDC_FSRD_REG_00B7r 1324
#define BRDC_FSRD_REG_01E9r 1325
#define BRDC_FSRD_REG_01EAr 1326
#define BRDC_FSRD_REG_01EBr 1327
#define BRDC_FSRD_REG_01ECr 1328
#define BRDC_FSRD_REG_01EDr 1329
#define BRDC_FSRD_REG_01EEr 1330
#define BRDC_FSRD_REG_01EFr 1331
#define BRDC_FSRD_REG_01F0r 1332
#define BRDC_FSRD_REG_01F1r 1333
#define BRDC_FSRD_REG_01F2r 1334
#define BRDC_FSRD_REG_01F3r 1335
#define BRDC_FSRD_REG_1E8r 1336
#define BRDC_FSRD_SBUS_BROADCAST_IDr 1337
#define BRDC_FSRD_SPARE_REGISTER_3r 1338
#define BRDC_FSRD_SRD_QUAD_CTRLr 1339
#define BRDC_FSRD_SRD_QUAD_LN_FORCE_SPEED_STRAPSr 1340
#define BRDC_FSRD_SRD_QUAD_STATUSr 1341
#define BRDC_FSRD_WC_UC_MEM_ACCESSr 1342
#define BRDC_FSRD_WC_UC_MEM_MASK_BITMAPr 1343
#define BSAr 1344
#define BSAFE_GLB_CMD_CTRLr 1345
#define BSAFE_GLB_CMD_DATA_INr 1346
#define BSAFE_GLB_CMD_DATA_OUTr 1347
#define BSAFE_GLB_DEV_STATUSr 1348
#define BSAFE_GLB_INT_CTRLr 1349
#define BSAFE_GLB_MEM_PARAMr 1350
#define BSAFE_GLB_MEM_TST_CTLr 1351
#define BSAFE_GLB_PRESCALEr 1352
#define BSAFE_GLB_PROD_CFGr 1353
#define BSAFE_GLB_TIMERr 1354
#define BSAFE_GLB_UHSM_CFGr 1355
#define BST_HW_SNAPSHOT_ENr 1356
#define BST_SNAPSHOT_ACTION_ENr 1357
#define BST_TRACKING_CONFIGr 1358
#define BST_TRACKING_ENABLEr 1359
#define BUCKET_ECCr 1360
#define BUFFER_CELL_LIMIT_SPr 1361
#define BUFFER_CELL_LIMIT_SP_SHAREDr 1362
#define BUFFER_PACKET_LIMIT_SPr 1363
#define BUFFER_PACKET_LIMIT_SP_SHAREDr 1364
#define BUF_CFGr 1365
#define BYPASSSYSTEMVSIEMr 1366
#define BYTEACCESSORDERr 1367
#define CALENDAR_CONFIGr 1368
#define CALIB_BYPASSr 1369
#define CALIB_BYPASS_VECr 1370
#define CAPTUREQUEUEDESCRIPTORr 1371
#define CAPTUREQUEUEDESCRIPTORCONFIGr 1372
#define CASCHNG1_CID_0r 1373
#define CASCHNG1_CID_1r 1374
#define CASCHNG1_CID_2r 1375
#define CASCHNG1_CID_3r 1376
#define CASCHNG1_CID_4r 1377
#define CASCHNG1_CID_5r 1378
#define CASCHNG1_CID_6r 1379
#define CASCHNG1_CID_7r 1380
#define CASCHNG1_CID_8r 1381
#define CASCHNG1_CID_9r 1382
#define CASCHNG1_CID_10r 1383
#define CASCHNG1_CID_11r 1384
#define CASCHNG1_CID_12r 1385
#define CASCHNG1_CID_13r 1386
#define CASCHNG1_CID_14r 1387
#define CASCHNG1_CID_15r 1388
#define CASCHNG2_CID_0r 1389
#define CASCHNG2_CID_1r 1390
#define CASCHNG2_CID_2r 1391
#define CASCHNG2_CID_3r 1392
#define CASCHNG2_CID_4r 1393
#define CASCHNG2_CID_5r 1394
#define CASCHNG2_CID_6r 1395
#define CASCHNG2_CID_7r 1396
#define CASCHNG2_CID_8r 1397
#define CASCHNG2_CID_9r 1398
#define CASCHNG2_CID_10r 1399
#define CASCHNG2_CID_11r 1400
#define CASCHNG2_CID_12r 1401
#define CASCHNG2_CID_13r 1402
#define CASCHNG2_CID_14r 1403
#define CASCHNG2_CID_15r 1404
#define CASIDLEr 1405
#define CASMODRPC_CHID_0r 1406
#define CASMODRPC_CHID_1r 1407
#define CASMODRPC_CHID_2r 1408
#define CASMODRPC_CHID_3r 1409
#define CASMODRPC_CHID_4r 1410
#define CASMODRPC_CHID_5r 1411
#define CASMODRPC_CHID_6r 1412
#define CASMODRPC_CHID_7r 1413
#define CASMODRPC_CHID_8r 1414
#define CASMODRPC_CHID_9r 1415
#define CASMODRPC_CHID_10r 1416
#define CASMODRPC_CHID_11r 1417
#define CASMODRPC_CHID_12r 1418
#define CASMODRPC_CHID_13r 1419
#define CASMODRPC_CHID_14r 1420
#define CASMODRPC_CHID_15r 1421
#define CASMODRPC_CHID_16r 1422
#define CASMODRPC_CHID_17r 1423
#define CASMODRPC_CHID_18r 1424
#define CASMODRPC_CHID_19r 1425
#define CASMODRPC_CHID_20r 1426
#define CASMODRPC_CHID_21r 1427
#define CASMODRPC_CHID_22r 1428
#define CASMODRPC_CHID_23r 1429
#define CASMODRPC_CHID_24r 1430
#define CASMODRPC_CHID_25r 1431
#define CASMODRPC_CHID_26r 1432
#define CASMODRPC_CHID_27r 1433
#define CASMODRPC_CHID_28r 1434
#define CASMODRPC_CHID_29r 1435
#define CASMODRPC_CHID_30r 1436
#define CASMODRPC_CHID_31r 1437
#define CASMODRPC_CHID_32r 1438
#define CASMODRPC_CHID_33r 1439
#define CASMODRPC_CHID_34r 1440
#define CASMODRPC_CHID_35r 1441
#define CASMODRPC_CHID_36r 1442
#define CASMODRPC_CHID_37r 1443
#define CASMODRPC_CHID_38r 1444
#define CASMODRPC_CHID_39r 1445
#define CASMODRPC_CHID_40r 1446
#define CASMODRPC_CHID_41r 1447
#define CASMODRPC_CHID_42r 1448
#define CASMODRPC_CHID_43r 1449
#define CASMODRPC_CHID_44r 1450
#define CASMODRPC_CHID_45r 1451
#define CASMODRPC_CHID_46r 1452
#define CASMODRPC_CHID_47r 1453
#define CASMODRPC_CHID_48r 1454
#define CASMODRPC_CHID_49r 1455
#define CASMODRPC_CHID_50r 1456
#define CASMODRPC_CHID_51r 1457
#define CASMODRPC_CHID_52r 1458
#define CASMODRPC_CHID_53r 1459
#define CASMODRPC_CHID_54r 1460
#define CASMODRPC_CHID_55r 1461
#define CASMODRPC_CHID_56r 1462
#define CASMODRPC_CHID_57r 1463
#define CASMODRPC_CHID_58r 1464
#define CASMODRPC_CHID_59r 1465
#define CASMODRPC_CHID_60r 1466
#define CASMODRPC_CHID_61r 1467
#define CASMODRPC_CHID_62r 1468
#define CASMODRPC_CHID_63r 1469
#define CASOTPC_CHID_0r 1470
#define CASOTPC_CHID_1r 1471
#define CASOTPC_CHID_2r 1472
#define CASOTPC_CHID_3r 1473
#define CASOTPC_CHID_4r 1474
#define CASOTPC_CHID_5r 1475
#define CASOTPC_CHID_6r 1476
#define CASOTPC_CHID_7r 1477
#define CASOTPC_CHID_8r 1478
#define CASOTPC_CHID_9r 1479
#define CASOTPC_CHID_10r 1480
#define CASOTPC_CHID_11r 1481
#define CASOTPC_CHID_12r 1482
#define CASOTPC_CHID_13r 1483
#define CASOTPC_CHID_14r 1484
#define CASOTPC_CHID_15r 1485
#define CASOTPC_CHID_16r 1486
#define CASOTPC_CHID_17r 1487
#define CASOTPC_CHID_18r 1488
#define CASOTPC_CHID_19r 1489
#define CASOTPC_CHID_20r 1490
#define CASOTPC_CHID_21r 1491
#define CASOTPC_CHID_22r 1492
#define CASOTPC_CHID_23r 1493
#define CASOTPC_CHID_24r 1494
#define CASOTPC_CHID_25r 1495
#define CASOTPC_CHID_26r 1496
#define CASOTPC_CHID_27r 1497
#define CASOTPC_CHID_28r 1498
#define CASOTPC_CHID_29r 1499
#define CASOTPC_CHID_30r 1500
#define CASOTPC_CHID_31r 1501
#define CASOTPC_CHID_32r 1502
#define CASOTPC_CHID_33r 1503
#define CASOTPC_CHID_34r 1504
#define CASOTPC_CHID_35r 1505
#define CASOTPC_CHID_36r 1506
#define CASOTPC_CHID_37r 1507
#define CASOTPC_CHID_38r 1508
#define CASOTPC_CHID_39r 1509
#define CASOTPC_CHID_40r 1510
#define CASOTPC_CHID_41r 1511
#define CASOTPC_CHID_42r 1512
#define CASOTPC_CHID_43r 1513
#define CASOTPC_CHID_44r 1514
#define CASOTPC_CHID_45r 1515
#define CASOTPC_CHID_46r 1516
#define CASOTPC_CHID_47r 1517
#define CASOTPC_CHID_48r 1518
#define CASOTPC_CHID_49r 1519
#define CASOTPC_CHID_50r 1520
#define CASOTPC_CHID_51r 1521
#define CASOTPC_CHID_52r 1522
#define CASOTPC_CHID_53r 1523
#define CASOTPC_CHID_54r 1524
#define CASOTPC_CHID_55r 1525
#define CASOTPC_CHID_56r 1526
#define CASOTPC_CHID_57r 1527
#define CASOTPC_CHID_58r 1528
#define CASOTPC_CHID_59r 1529
#define CASOTPC_CHID_60r 1530
#define CASOTPC_CHID_61r 1531
#define CASOTPC_CHID_62r 1532
#define CASOTPC_CHID_63r 1533
#define CASREPL1_CID_0r 1534
#define CASREPL1_CID_1r 1535
#define CASREPL1_CID_2r 1536
#define CASREPL1_CID_3r 1537
#define CASREPL1_CID_4r 1538
#define CASREPL1_CID_5r 1539
#define CASREPL1_CID_6r 1540
#define CASREPL1_CID_7r 1541
#define CASREPL1_CID_8r 1542
#define CASREPL1_CID_9r 1543
#define CASREPL1_CID_10r 1544
#define CASREPL1_CID_11r 1545
#define CASREPL1_CID_12r 1546
#define CASREPL1_CID_13r 1547
#define CASREPL1_CID_14r 1548
#define CASREPL1_CID_15r 1549
#define CASREPL2_CID_0r 1550
#define CASREPL2_CID_1r 1551
#define CASREPL2_CID_2r 1552
#define CASREPL2_CID_3r 1553
#define CASREPL2_CID_4r 1554
#define CASREPL2_CID_5r 1555
#define CASREPL2_CID_6r 1556
#define CASREPL2_CID_7r 1557
#define CASREPL2_CID_8r 1558
#define CASREPL2_CID_9r 1559
#define CASREPL2_CID_10r 1560
#define CASREPL2_CID_11r 1561
#define CASREPL2_CID_12r 1562
#define CASREPL2_CID_13r 1563
#define CASREPL2_CID_14r 1564
#define CASREPL2_CID_15r 1565
#define CASSTAT_CHID_0r 1566
#define CASSTAT_CHID_1r 1567
#define CASSTAT_CHID_2r 1568
#define CASSTAT_CHID_3r 1569
#define CASSTAT_CHID_4r 1570
#define CASSTAT_CHID_5r 1571
#define CASSTAT_CHID_6r 1572
#define CASSTAT_CHID_7r 1573
#define CASSTAT_CHID_8r 1574
#define CASSTAT_CHID_9r 1575
#define CASSTAT_CHID_10r 1576
#define CASSTAT_CHID_11r 1577
#define CASSTAT_CHID_12r 1578
#define CASSTAT_CHID_13r 1579
#define CASSTAT_CHID_14r 1580
#define CASSTAT_CHID_15r 1581
#define CASSTAT_CHID_16r 1582
#define CASSTAT_CHID_17r 1583
#define CASSTAT_CHID_18r 1584
#define CASSTAT_CHID_19r 1585
#define CASSTAT_CHID_20r 1586
#define CASSTAT_CHID_21r 1587
#define CASSTAT_CHID_22r 1588
#define CASSTAT_CHID_23r 1589
#define CASSTAT_CHID_24r 1590
#define CASSTAT_CHID_25r 1591
#define CASSTAT_CHID_26r 1592
#define CASSTAT_CHID_27r 1593
#define CASSTAT_CHID_28r 1594
#define CASSTAT_CHID_29r 1595
#define CASSTAT_CHID_30r 1596
#define CASSTAT_CHID_31r 1597
#define CASSTAT_CHID_32r 1598
#define CASSTAT_CHID_33r 1599
#define CASSTAT_CHID_34r 1600
#define CASSTAT_CHID_35r 1601
#define CASSTAT_CHID_36r 1602
#define CASSTAT_CHID_37r 1603
#define CASSTAT_CHID_38r 1604
#define CASSTAT_CHID_39r 1605
#define CASSTAT_CHID_40r 1606
#define CASSTAT_CHID_41r 1607
#define CASSTAT_CHID_42r 1608
#define CASSTAT_CHID_43r 1609
#define CASSTAT_CHID_44r 1610
#define CASSTAT_CHID_45r 1611
#define CASSTAT_CHID_46r 1612
#define CASSTAT_CHID_47r 1613
#define CASSTAT_CHID_48r 1614
#define CASSTAT_CHID_49r 1615
#define CASSTAT_CHID_50r 1616
#define CASSTAT_CHID_51r 1617
#define CASSTAT_CHID_52r 1618
#define CASSTAT_CHID_53r 1619
#define CASSTAT_CHID_54r 1620
#define CASSTAT_CHID_55r 1621
#define CASSTAT_CHID_56r 1622
#define CASSTAT_CHID_57r 1623
#define CASSTAT_CHID_58r 1624
#define CASSTAT_CHID_59r 1625
#define CASSTAT_CHID_60r 1626
#define CASSTAT_CHID_61r 1627
#define CASSTAT_CHID_62r 1628
#define CASSTAT_CHID_63r 1629
#define CBL_ATTRIBUTEr 1630
#define CBPCELLCRCERRPTRr 1631
#define CBPCELLERRPTRr 1632
#define CBPCELLHDRMEMDEBUGr 1633
#define CBPCELLHDRPARITYERRPTRr 1634
#define CBPDATAMEM0DEBUGr 1635
#define CBPDATAMEM10DEBUGr 1636
#define CBPDATAMEM11DEBUGr 1637
#define CBPDATAMEM12DEBUGr 1638
#define CBPDATAMEM13DEBUGr 1639
#define CBPDATAMEM14DEBUGr 1640
#define CBPDATAMEM15DEBUGr 1641
#define CBPDATAMEM1DEBUGr 1642
#define CBPDATAMEM2DEBUGr 1643
#define CBPDATAMEM3DEBUGr 1644
#define CBPDATAMEM4DEBUGr 1645
#define CBPDATAMEM5DEBUGr 1646
#define CBPDATAMEM6DEBUGr 1647
#define CBPDATAMEM7DEBUGr 1648
#define CBPDATAMEM8DEBUGr 1649
#define CBPDATAMEM9DEBUGr 1650
#define CBPDATAMEMDEBUGr 1651
#define CBPMEMDEBUGr 1652
#define CBPPKTHDR0LMEMDEBUGr 1653
#define CBPPKTHDR0MEMDEBUGr 1654
#define CBPPKTHDR0UMEMDEBUGr 1655
#define CBPPKTHDR1MEMDEBUGr 1656
#define CBPPKTHDR2MEMDEBUGr 1657
#define CBPPKTHDRCPUMEMDEBUGr 1658
#define CBPPKTHDRMEM0DEBUGr 1659
#define CBPPKTHDRMEM1DEBUGr 1660
#define CBPPKTHDRMEM2DEBUGr 1661
#define CBPPKTHDRMEMEXTDEBUGr 1662
#define CBPPKTHDRPARITYERRPTRr 1663
#define CBPPOWERDOWN00r 1664
#define CBPPOWERDOWN01r 1665
#define CBPPOWERDOWN02r 1666
#define CBPPOWERDOWN10r 1667
#define CBPPOWERDOWN11r 1668
#define CBPPOWERDOWN12r 1669
#define CBPPOWERDOWN20r 1670
#define CBPPOWERDOWN21r 1671
#define CBPPOWERDOWN22r 1672
#define CBPPOWERDOWN30r 1673
#define CBPPOWERDOWN31r 1674
#define CBPPOWERDOWN32r 1675
#define CCM_COPYTO_CPU_CONTROLr 1676
#define CCM_INTERRUPT_CONTROLr 1677
#define CCM_READ_CONTROLr 1678
#define CCPE_MEMDEBUGr 1679
#define CCPFIFO_STSr 1680
#define CCPI_MEMDEBUGr 1681
#define CCPMEMDEBUGr 1682
#define CCPPARITYERRORPTRr 1683
#define CCP_ERRORr 1684
#define CCP_ERROR_MASKr 1685
#define CCP_FIFO_MEMDEBUGr 1686
#define CCP_MEM_DEBUGr 1687
#define CCP_STSr 1688
#define CCS_CAPTURED_CELLr 1689
#define CCS_CAPTURED_CELL_VALIDr 1690
#define CCS_CAPTURE_FIFO_DISCARD_CNTr 1691
#define CCS_CAPTURE_FILTER_CELL_0r 1692
#define CCS_CAPTURE_FILTER_CELL_1r 1693
#define CCS_CAPTURE_FILTER_MASK_0r 1694
#define CCS_CAPTURE_FILTER_MASK_1r 1695
#define CCS_CAPTURE_HIT_CNTr 1696
#define CCS_CCS_CONFIGURATIONSr 1697
#define CCS_CDMA_LP_CELLS_DISCARD_CNTr 1698
#define CCS_CDMB_LP_CELLS_DISCARD_CNTr 1699
#define CCS_CDM_OVERFLOW_FIFO_NUMBERr 1700
#define CCS_CPU_SOURCE_CELL_TRIGGERr 1701
#define CCS_CPU_SRC_CELL_DATAr 1702
#define CCS_CREDIT_CELLS_CNTr 1703
#define CCS_CRP_FIFO_WATER_MARKr 1704
#define CCS_CRP_PARITY_ERR_CNTr 1705
#define CCS_CRP_UNREACHABLE_CELL_DATAr 1706
#define CCS_CTP_INTERNAL_REACHABILITY_CELLS_CNTr 1707
#define CCS_DEBUG_CONFIGURATIONSr 1708
#define CCS_ECC_1B_ERR_CNTr 1709
#define CCS_ECC_2B_ERR_CNTr 1710
#define CCS_ECC_ERR_MONITOR_MEM_MASKr 1711
#define CCS_ERROR_INITIATION_DATAr 1712
#define CCS_FLOW_STATUS_CELLS_CNTr 1713
#define CCS_GTIMER_CONFIGURATIONr 1714
#define CCS_GTIMER_TRIGGERr 1715
#define CCS_INITIATE_CELL_PARITY_ERRORr 1716
#define CCS_INITIATE_ECC_ERRORr 1717
#define CCS_INTERRUPT_MASK_REGISTERr 1718
#define CCS_INTERRUPT_REGISTERr 1719
#define CCS_MID_FIFOS_LP_WATER_MARKr 1720
#define CCS_PROGRAMMABLE_MID_FIFOS_WATER_MARKr 1721
#define CCS_PROGRAMMABLE_MID_FIFO_NUMBER_FOR_WATER_MARKr 1722
#define CCS_REACHABILITY_CELLS_CNTr 1723
#define CCS_REG_0050r 1724
#define CCS_REG_0051r 1725
#define CCS_REG_0052r 1726
#define CCS_REG_0054r 1727
#define CCS_REG_0055r 1728
#define CCS_REG_0058r 1729
#define CCS_REG_0062r 1730
#define CCS_REG_0066r 1731
#define CCS_REG_0080r 1732
#define CCS_REG_0086r 1733
#define CCS_REG_0118r 1734
#define CCS_REG_0124r 1735
#define CCS_REG_0125r 1736
#define CCS_REG_0126r 1737
#define CCS_REG_005Ar 1738
#define CCS_REG_005Br 1739
#define CCS_REG_007Ar 1740
#define CCS_REG_007Br 1741
#define CCS_REG_007Cr 1742
#define CCS_REG_01F5r 1743
#define CCS_REG_01F6r 1744
#define CCS_REG_01F7r 1745
#define CCS_REG_01F8r 1746
#define CCS_REG_01FAr 1747
#define CCS_REG_01FBr 1748
#define CCS_REG_01FCr 1749
#define CCS_REG_01FDr 1750
#define CCS_REG_01FEr 1751
#define CCS_SELF_ROUTED_CELLS_CNTr 1752
#define CCS_SOURCE_ROUTED_CELLS_CNTr 1753
#define CCS_SPARE_REGISTER_3r 1754
#define CCS_TOTAL_CELLS_CNTr 1755
#define CCS_UNREACHABLE_DESTINATION_CELLS_CNTr 1756
#define CCS_VSC_256_LINK_BITMAP_REGISTERr 1757
#define CELLCHKMEMDEBUGr 1758
#define CELLCHK_POWERDOWN_S0r 1759
#define CELLCHK_POWERDOWN_S1r 1760
#define CELLCHK_POWERDOWN_S2r 1761
#define CELLDROPCOUNTER0r 1762
#define CELLDROPCOUNTER1r 1763
#define CELLLINKEMEMDEBUGr 1764
#define CELLLINKIMEMDEBUGr 1765
#define CELLLINKMEMDEBUGr 1766
#define CELL_ASM_0_CONTROLr 1767
#define CELL_ASM_CUT_THRU_THRESHOLDr 1768
#define CELL_BUFFER0_ECC_STATUSr 1769
#define CELL_BUFFER1_ECC_STATUSr 1770
#define CELL_BUFFER2_ECC_STATUSr 1771
#define CELL_BUFFER3_ECC_STATUSr 1772
#define CELL_BUFFER_PTR_STATUSr 1773
#define CELL_CHK_MEM_DEBUGr 1774
#define CELL_DATA_MEM_DEBUGr 1775
#define CELL_HDR_MEM_DEBUGr 1776
#define CELL_LINK_MEM_DEBUG_TMr 1777
#define CELL_RESET_LIMIT_OFFSET_SPr 1778
#define CELL_SPAP_RED_OFFSET_SPr 1779
#define CELL_SPAP_YELLOW_OFFSET_SPr 1780
#define CFAPBANK0STATUSr 1781
#define CFAPBANK10STATUSr 1782
#define CFAPBANK11STATUSr 1783
#define CFAPBANK12STATUSr 1784
#define CFAPBANK13STATUSr 1785
#define CFAPBANK14STATUSr 1786
#define CFAPBANK15STATUSr 1787
#define CFAPBANK1STATUSr 1788
#define CFAPBANK2STATUSr 1789
#define CFAPBANK3STATUSr 1790
#define CFAPBANK4STATUSr 1791
#define CFAPBANK5STATUSr 1792
#define CFAPBANK6STATUSr 1793
#define CFAPBANK7STATUSr 1794
#define CFAPBANK8STATUSr 1795
#define CFAPBANK9STATUSr 1796
#define CFAPBANKFULLr 1797
#define CFAPBANKPARITYERRORr 1798
#define CFAPBANKSTATUSr 1799
#define CFAPBSTSTATr 1800
#define CFAPBSTTHRSr 1801
#define CFAPCONFIGr 1802
#define CFAPDEBUGSCR0r 1803
#define CFAPDEBUGSCR1r 1804
#define CFAPDEBUGSCR2r 1805
#define CFAPECONFIGr 1806
#define CFAPEFULLRESETPOINTr 1807
#define CFAPEFULLSETPOINTr 1808
#define CFAPEINITr 1809
#define CFAPELOWWATERMARKr 1810
#define CFAPEMEMDEBUG_BITMAPr 1811
#define CFAPEMEMDEBUG_STACKr 1812
#define CFAPEOTPCONFIGr 1813
#define CFAPEREADPOINTERr 1814
#define CFAPESTACKSTATUSr 1815
#define CFAPE_BITMAP_ECC_STATUSr 1816
#define CFAPE_ECC_DEBUGr 1817
#define CFAPE_ECC_ERRORr 1818
#define CFAPE_ERROR_MASKr 1819
#define CFAPE_POOL_CONG_DETECT_THRESH_0r 1820
#define CFAPE_POOL_CONG_DETECT_THRESH_1r 1821
#define CFAPE_POOL_CONG_DETECT_THRESH_2r 1822
#define CFAPE_STACK_ECC_STATUSr 1823
#define CFAPFULLTHRESHOLDr 1824
#define CFAPFULLTHRESHOLD0r 1825
#define CFAPFULLTHRESHOLD1r 1826
#define CFAPFULLTHRESHOLDRESETr 1827
#define CFAPFULLTHRESHOLDSETr 1828
#define CFAPICONFIGr 1829
#define CFAPIFULLRESETPOINTr 1830
#define CFAPIFULLSETPOINTr 1831
#define CFAPIINITr 1832
#define CFAPILOWWATERMARKr 1833
#define CFAPIMEMDEBUG_BITMAPr 1834
#define CFAPIMEMDEBUG_STACKr 1835
#define CFAPINITr 1836
#define CFAPIOTPCONFIGr 1837
#define CFAPIREADPOINTERr 1838
#define CFAPISTACKSTATUSr 1839
#define CFAPI_BITMAP_ECC_STATUSr 1840
#define CFAPI_ECC_DEBUGr 1841
#define CFAPI_ECC_ERRORr 1842
#define CFAPI_ERROR_MASKr 1843
#define CFAPI_STACK_ECC_STATUSr 1844
#define CFAPMEMDEBUGr 1845
#define CFAPOTPCONFIGr 1846
#define CFAPPARITYERRORPTRr 1847
#define CFAPREADPOINTERr 1848
#define CFAP_ARBITER_CONTROLr 1849
#define CFAP_ARBITER_MASKr 1850
#define CFAP_ARBITER_RANDOM_SEEDr 1851
#define CFAP_ARBITER_RANKERr 1852
#define CFAP_DEBUG_CFG0r 1853
#define CFAP_DEBUG_CFG1r 1854
#define CFAP_DEBUG_SCR0r 1855
#define CFAP_DEBUG_SCR1r 1856
#define CFAP_DEBUG_SCR2r 1857
#define CFAP_DROP_PKT_CNTr 1858
#define CFAP_ECC_1B_COUNTERr 1859
#define CFAP_ECC_2B_COUNTERr 1860
#define CFAP_ERRORr 1861
#define CFAP_ERROR_MASKr 1862
#define CFAP_FULL_BP_STATUSr 1863
#define CFAP_MEM_DEBUGr 1864
#define CFAP_STACK_WATERMARKr 1865
#define CFCENABLERSr 1866
#define CFCFLOWCONTROLr 1867
#define CFC_CAT_2_TC_MAP_HCFC_ENAr 1868
#define CFC_CAT_2_TC_MAP_NIF_ENAr 1869
#define CFC_CFC_ENABLERSr 1870
#define CFC_CMIC_RX_FC_CFGr 1871
#define CFC_CMIC_RX_FC_STATUSr 1872
#define CFC_CMIC_TX_FCr 1873
#define CFC_CMIC_TX_FC_STATUSr 1874
#define CFC_EGQ_CNM_LLFC_STATUSr 1875
#define CFC_EGQ_CNM_PFC_STATUSr 1876
#define CFC_EGQ_FC_STATUSr 1877
#define CFC_EGQ_IF_FC_STATUSr 1878
#define CFC_EGQ_PFC_STATUSr 1879
#define CFC_EGQ_STATUS_SELr 1880
#define CFC_ERROR_INITIATION_DATAr 1881
#define CFC_FRC_EGQ_PFCr 1882
#define CFC_FRC_NIF_FAST_LLFCr 1883
#define CFC_FRC_NIF_LNK_FCr 1884
#define CFC_FRC_NIF_PFCr 1885
#define CFC_FRC_SCH_FCr 1886
#define CFC_FRC_SCH_IF_FCr 1887
#define CFC_FRC_SCH_PFCr 1888
#define CFC_GLB_RSC_TO_HCFC_HP_MAPr 1889
#define CFC_GLB_RSC_TO_HCFC_LP_MAPr 1890
#define CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr 1891
#define CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr 1892
#define CFC_GTIMER_CONFIGURATIONr 1893
#define CFC_GTIMER_TRIGGERr 1894
#define CFC_HCFC_OOB_0_CHANNEL_BASE_CFGr 1895
#define CFC_HCFC_OOB_0_MESSAGE_CFGr 1896
#define CFC_HCFC_OOB_1_CHANNEL_BASE_CFGr 1897
#define CFC_HCFC_OOB_1_MESSAGE_CFGr 1898
#define CFC_HCFC_OOB_RX_0_CRC_ERR_CTRr 1899
#define CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr 1900
#define CFC_HCFC_OOB_RX_1_CRC_ERR_CTRr 1901
#define CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr 1902
#define CFC_HCFC_OOB_RX_ERR_CFGr 1903
#define CFC_HCFC_OOB_RX_HEADER_CHECK_DISABLEr 1904
#define CFC_HCFC_OOB_RX_WD_EN_CFGr 1905
#define CFC_HCFC_OOB_RX_WD_ERR_STATUSr 1906
#define CFC_HCFC_OOB_TX_0_GENERAL_CFGr 1907
#define CFC_HCFC_OOB_TX_1_GENERAL_CFGr 1908
#define CFC_ILKN_0_MUB_TX_CALr 1909
#define CFC_ILKN_0_OOB_RX_CRC_ERR_CNTr 1910
#define CFC_ILKN_0_OOB_RX_LANES_STATUSr 1911
#define CFC_ILKN_1_MUB_TX_CALr 1912
#define CFC_ILKN_1_OOB_RX_CRC_ERR_CNTr 1913
#define CFC_ILKN_1_OOB_RX_LANES_STATUSr 1914
#define CFC_ILKN_MUB_ENABLEr 1915
#define CFC_ILKN_OOB_POLARITY_CFGr 1916
#define CFC_ILKN_OOB_RX_RT_CAL_CFGr 1917
#define CFC_ILKN_OOB_TX_FRCr 1918
#define CFC_ILKN_OOB_TX_MASK_CFGr 1919
#define CFC_ILKN_OOB_TX_RT_CAL_CFGr 1920
#define CFC_ILKN_RETRANSMIT_REQ_TIMERSr 1921
#define CFC_ILKN_RETRANSMIT_REQ_TIMERS_EXTr 1922
#define CFC_ILKN_RX_0_FC_STATUSr 1923
#define CFC_ILKN_RX_1_FC_STATUSr 1924
#define CFC_ILKN_RX_CONFIGURATIONr 1925
#define CFC_ILKN_TX_CONFIGURATIONr 1926
#define CFC_INDIRECTCOMMANDr 1927
#define CFC_INDIRECTCOMMANDADDRESSr 1928
#define CFC_INDIRECTCOMMANDDATAINCREMENTr 1929
#define CFC_INDIRECTCOMMANDRDDATAr 1930
#define CFC_INDIRECTCOMMANDWRDATAr 1931
#define CFC_INDIRECT_COMMANDr 1932
#define CFC_INDIRECT_COMMAND_ADDRESSr 1933
#define CFC_INDIRECT_COMMAND_DATA_INCREMENTr 1934
#define CFC_INDIRECT_COMMAND_RD_DATAr 1935
#define CFC_INDIRECT_COMMAND_WR_DATAr 1936
#define CFC_INDIRECT_WR_MASKr 1937
#define CFC_INITIATE_PAR_ERRr 1938
#define CFC_INTERRUPTMASKREGISTERr 1939
#define CFC_INTERRUPTREGISTERr 1940
#define CFC_INTERRUPT_MASK_REGISTERr 1941
#define CFC_INTERRUPT_REGISTERr 1942
#define CFC_INTERRUPT_REGISTER_TESTr 1943
#define CFC_IQM_GLBL_FC_STATUSr 1944
#define CFC_IQM_VSQ_FC_STATUS_SELr 1945
#define CFC_IQM_VSQ_GRPS_ABCD_FC_STATUSr 1946
#define CFC_IQM_VSQ_LLFC_STATUSr 1947
#define CFC_IQM_VSQ_PFC_STATUSr 1948
#define CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr 1949
#define CFC_NIF_AF_FC_STATUSr 1950
#define CFC_NIF_MUB_STATUSr 1951
#define CFC_NIF_PFC_STATUSr 1952
#define CFC_NIF_PFC_STATUS_SELr 1953
#define CFC_NIF_RT_STATUSr 1954
#define CFC_OOB_PAD_CONFIGURATIONr 1955
#define CFC_OOB_RX_ERRr 1956
#define CFC_PARITY_ERR_CNTr 1957
#define CFC_PARITY_ERR_MONITOR_MEM_MASKr 1958
#define CFC_PFC_GENERIC_BITMAP_0r 1959
#define CFC_PFC_GENERIC_BITMAP_1r 1960
#define CFC_PFC_GENERIC_BITMAP_2r 1961
#define CFC_PFC_GENERIC_BITMAP_3r 1962
#define CFC_PFC_GENERIC_BITMAP_4r 1963
#define CFC_PFC_GENERIC_BITMAP_5r 1964
#define CFC_PFC_GENERIC_BITMAP_6r 1965
#define CFC_PFC_GENERIC_BITMAP_7r 1966
#define CFC_PFC_GENERIC_BITMAP_8r 1967
#define CFC_PFC_GENERIC_BITMAP_9r 1968
#define CFC_PFC_GENERIC_BITMAP_10r 1969
#define CFC_PFC_GENERIC_BITMAP_11r 1970
#define CFC_PFC_GENERIC_BITMAP_12r 1971
#define CFC_PFC_GENERIC_BITMAP_13r 1972
#define CFC_PFC_GENERIC_BITMAP_14r 1973
#define CFC_PFC_GENERIC_BITMAP_15r 1974
#define CFC_REG_0085r 1975
#define CFC_REG_0086r 1976
#define CFC_REG_0087r 1977
#define CFC_REG_0090r 1978
#define CFC_REG_0091r 1979
#define CFC_REG_0092r 1980
#define CFC_REG_0093r 1981
#define CFC_REG_0284r 1982
#define CFC_REG_00A6r 1983
#define CFC_REG_00CFr 1984
#define CFC_SPI_OOB_CONFIGURATIONr 1985
#define CFC_SPI_OOB_RX_0_ERROR_COUNTERr 1986
#define CFC_SPI_OOB_RX_0_GEN_PFC_STATUSr 1987
#define CFC_SPI_OOB_RX_0_LLFC_STATUSr 1988
#define CFC_SPI_OOB_RX_0_PFC_STATUSr 1989
#define CFC_SPI_OOB_RX_1_ERROR_COUNTERr 1990
#define CFC_SPI_OOB_RX_1_GEN_PFC_STATUSr 1991
#define CFC_SPI_OOB_RX_1_LLFC_STATUSr 1992
#define CFC_SPI_OOB_RX_1_PFC_STATUSr 1993
#define CFC_SPI_OOB_RX_CONFIGURATION_0r 1994
#define CFC_SPI_OOB_RX_CONFIGURATION_1r 1995
#define CFC_SPI_OOB_RX_ERR_CFGr 1996
#define CFC_SPI_OOB_RX_PFC_SELr 1997
#define CFC_SPI_OOB_RX_WD_EN_CFGr 1998
#define CFC_SPI_OOB_RX_WD_PERIOD_CFGr 1999
#define CFC_SPI_OOB_TX_CONFIGURATIONr 2000
#define CFGBYTECNTr 2001
#define CFGBYTECNTSRCSELr 2002
#define CFGEVENTCNTr 2003
#define CFGEVENTCNTSELr 2004
#define CFG_RAM_CONTROLr 2005
#define CFG_RAM_DBGCTRLr 2006
#define CFG_SER_CONTROLr 2007
#define CGM_CGM_DB_TH_SP_OR_SHAREDr 2008
#define CGM_CGM_DISABLE_DISCARDS_TO_PQPr 2009
#define CGM_CGM_DISABLE_DISCARDS_TO_RQPr 2010
#define CGM_CGM_DP_ELIGIBLE_TO_USE_RESOURCESr 2011
#define CGM_CGM_DROP_CTR_PKT_OR_DBr 2012
#define CGM_CGM_GENERAL_DB_THr 2013
#define CGM_CGM_GENERAL_FC_THr 2014
#define CGM_CGM_GENERAL_PD_THr 2015
#define CGM_CGM_MAP_IF_2_THr 2016
#define CGM_CGM_MAP_TC_TO_SPr 2017
#define CGM_CGM_MAX_VALUES_DISABLE_UPDATEr 2018
#define CGM_CGM_MC_DB_DROPPED_CNT_VALUEr 2019
#define CGM_CGM_MC_DB_SP_TC_THr 2020
#define CGM_CGM_MC_DB_TC_FC_THr 2021
#define CGM_CGM_MC_INTERFACE_MAP_THr 2022
#define CGM_CGM_MC_INTERFACE_PD_THr 2023
#define CGM_CGM_MC_PD_SP_TC_THr 2024
#define CGM_CGM_MC_PD_TC_FC_THr 2025
#define CGM_CGM_MC_REP_DB_DROPPED_CNT_VALUEr 2026
#define CGM_CGM_MC_REP_PD_DROPPED_CNT_VALUEr 2027
#define CGM_CGM_MC_RSVD_DB_SP_THr 2028
#define CGM_CGM_MC_RSVD_MAX_VALr 2029
#define CGM_CGM_PD_TH_SP_OR_SHAREDr 2030
#define CGM_CGM_UC_DB_DROPPED_BY_PQP_CNT_VALUEr 2031
#define CGM_CGM_UC_DB_DROPPED_BY_RQP_CNT_VALUEr 2032
#define CGM_CGM_UC_PD_DROPPED_CNT_VALUEr 2033
#define CGM_CGM_UC_PD_INTERFACE_FC_THr 2034
#define CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr 2035
#define CGM_MC_DB_CNTr 2036
#define CGM_MC_DB_CNT_MAX_VALUEr 2037
#define CGM_MC_DB_SP_0_CNTr 2038
#define CGM_MC_DB_SP_0_CNT_MAX_VALUEr 2039
#define CGM_MC_DB_SP_1_CNTr 2040
#define CGM_MC_DB_SP_1_CNT_MAX_VALUEr 2041
#define CGM_MC_DB_SP_TC_CNTr 2042
#define CGM_MC_DB_SP_TC_CNT_MAX_VALUEr 2043
#define CGM_MC_PD_CNTr 2044
#define CGM_MC_PD_CNT_MAX_VALUEr 2045
#define CGM_MC_PD_IF_CNTr 2046
#define CGM_MC_PD_IF_CNT_MAX_VALUEr 2047
#define CGM_MC_PD_SP_0_CNTr 2048
#define CGM_MC_PD_SP_0_CNT_MAX_VALUEr 2049
#define CGM_MC_PD_SP_1_CNTr 2050
#define CGM_MC_PD_SP_1_CNT_MAX_VALUEr 2051
#define CGM_MC_PD_SP_TC_CNTr 2052
#define CGM_MC_PD_SP_TC_CNT_MAX_VALUEr 2053
#define CGM_MC_RSVD_DB_SP_0_CNTr 2054
#define CGM_MC_RSVD_DB_SP_1_CNTr 2055
#define CGM_MC_RSVD_PD_SP_0_CNTr 2056
#define CGM_MC_RSVD_PD_SP_1_CNTr 2057
#define CGM_MC_SIZE_256_IF_CNTr 2058
#define CGM_MC_SIZE_256_IF_CNT_MAX_VALUEr 2059
#define CGM_PQP_DISCARD_REASONSr 2060
#define CGM_REG_0202r 2061
#define CGM_RQP_DISCARD_REASONSr 2062
#define CGM_SBUS_BROADCAST_IDr 2063
#define CGM_SBUS_LAST_IN_CHAINr 2064
#define CGM_TOTAL_DB_CNTr 2065
#define CGM_TOTAL_DB_CNT_MAX_VALUEr 2066
#define CGM_TOTAL_PD_CNTr 2067
#define CGM_TOTAL_PD_CNT_MAX_VALUEr 2068
#define CGM_UC_DB_CNTr 2069
#define CGM_UC_DB_CNT_MAX_VALUEr 2070
#define CGM_UC_PD_CNTr 2071
#define CGM_UC_PD_CNT_MAX_VALUEr 2072
#define CGM_UC_PD_IF_CNTr 2073
#define CGM_UC_PD_IF_CNT_MAX_VALUEr 2074
#define CGM_UC_SIZE_256_IF_CNTr 2075
#define CGM_UC_SIZE_256_IF_CNT_MAX_VALUEr 2076
#define CHANNEL_MASK_A_HIr 2077
#define CHANNEL_MASK_A_LOr 2078
#define CHANNEL_MASK_B_HIr 2079
#define CHANNEL_MASK_B_LOr 2080
#define CHECKBWTOOFPr 2081
#define CHECKBWTOPACKETDESCRIPTORr 2082
#define CHFC2PFC_STATEr 2083
#define CHFC_TC2PRI_TBL_ECC_CONFIGr 2084
#define CHFC_TC2PRI_TBL_ECC_ERR1r 2085
#define CHFC_TC2PRI_TBL_ECC_ERR2r 2086
#define CHFC_TC2PRI_TBL_ECC_ERR1_CNTr 2087
#define CHIPCOMMONA_CAPABILITIESEXTENSIONr 2088
#define CHIPCOMMONA_CHIPCTRLr 2089
#define CHIPCOMMONA_CHIPIDr 2090
#define CHIPCOMMONA_CHIPSTATUSr 2091
#define CHIPCOMMONA_CLKDIVr 2092
#define CHIPCOMMONA_CLKDIV2r 2093
#define CHIPCOMMONA_CLOCKCTLSTATUSr 2094
#define CHIPCOMMONA_CORECAPABILITIESr 2095
#define CHIPCOMMONA_CORECTRLr 2096
#define CHIPCOMMONA_EROM_PTR_OFFSETr 2097
#define CHIPCOMMONA_GPIODEBUGSELr 2098
#define CHIPCOMMONA_GPIOEVENTr 2099
#define CHIPCOMMONA_GPIOEVENTINTMASKr 2100
#define CHIPCOMMONA_GPIOEVENTINTPOLARITYr 2101
#define CHIPCOMMONA_GPIOINPUTr 2102
#define CHIPCOMMONA_GPIOINTMASKr 2103
#define CHIPCOMMONA_GPIOINTPOLARITYr 2104
#define CHIPCOMMONA_GPIOOUTr 2105
#define CHIPCOMMONA_GPIOOUTENr 2106
#define CHIPCOMMONA_GPIOTIMEROUTMASKr 2107
#define CHIPCOMMONA_GPIOTIMERVALr 2108
#define CHIPCOMMONA_GSIOADDRESSr 2109
#define CHIPCOMMONA_GSIOCTRLr 2110
#define CHIPCOMMONA_GSIODATAr 2111
#define CHIPCOMMONA_INTMASKr 2112
#define CHIPCOMMONA_INTSTATUSr 2113
#define CHIPCOMMONA_JTAGMASTERCMDr 2114
#define CHIPCOMMONA_JTAGMASTERCTRLr 2115
#define CHIPCOMMONA_JTAGMASTERDATAr 2116
#define CHIPCOMMONA_JTAGMASTERINSTRr 2117
#define CHIPCOMMONA_OTPCTRLr 2118
#define CHIPCOMMONA_OTPCTRL1r 2119
#define CHIPCOMMONA_OTPLAYOUTr 2120
#define CHIPCOMMONA_OTPPROGr 2121
#define CHIPCOMMONA_OTPSTATUSr 2122
#define CHIPCOMMONA_UART0_DLH_IERr 2123
#define CHIPCOMMONA_UART0_IIR_FCRr 2124
#define CHIPCOMMONA_UART0_LCRr 2125
#define CHIPCOMMONA_UART0_LSRr 2126
#define CHIPCOMMONA_UART0_MCRr 2127
#define CHIPCOMMONA_UART0_MSRr 2128
#define CHIPCOMMONA_UART0_RBR_THR_DLLr 2129
#define CHIPCOMMONA_UART0_SCRr 2130
#define CHIPCOMMONA_UART1_DLH_IERr 2131
#define CHIPCOMMONA_UART1_IIR_FCRr 2132
#define CHIPCOMMONA_UART1_LCRr 2133
#define CHIPCOMMONA_UART1_LSRr 2134
#define CHIPCOMMONA_UART1_MCRr 2135
#define CHIPCOMMONA_UART1_MSRr 2136
#define CHIPCOMMONA_UART1_RBR_THR_DLLr 2137
#define CHIPCOMMONA_UART1_SCRr 2138
#define CHIPCOMMONA_WATCHDOGCOUNTERr 2139
#define CHIPCOMMONB_GP_AUX_SELr 2140
#define CHIPCOMMONB_GP_DATA_INr 2141
#define CHIPCOMMONB_GP_DATA_OUTr 2142
#define CHIPCOMMONB_GP_INIT_VALr 2143
#define CHIPCOMMONB_GP_INT_CLRr 2144
#define CHIPCOMMONB_GP_INT_DEr 2145
#define CHIPCOMMONB_GP_INT_EDGEr 2146
#define CHIPCOMMONB_GP_INT_MSKr 2147
#define CHIPCOMMONB_GP_INT_MSTATr 2148
#define CHIPCOMMONB_GP_INT_STATr 2149
#define CHIPCOMMONB_GP_INT_TYPEr 2150
#define CHIPCOMMONB_GP_OUT_ENr 2151
#define CHIPCOMMONB_GP_PAD_RESr 2152
#define CHIPCOMMONB_GP_PRB_ENABLEr 2153
#define CHIPCOMMONB_GP_PRB_OEr 2154
#define CHIPCOMMONB_GP_RES_ENr 2155
#define CHIPCOMMONB_GP_TEST_ENABLEr 2156
#define CHIPCOMMONB_GP_TEST_INPUTr 2157
#define CHIPCOMMONB_GP_TEST_OUTPUTr 2158
#define CHIPCOMMONB_MII_MANAGEMENT_COMMAND_DATAr 2159
#define CHIPCOMMONB_MII_MANAGEMENT_CONTROLr 2160
#define CHIPCOMMONB_PKA_CONTROL_STATUSr 2161
#define CHIPCOMMONB_PKA_DATA_INPUTr 2162
#define CHIPCOMMONB_PKA_DATA_OUTPUTr 2163
#define CHIPCOMMONB_PKA_SCA_LFSR_SEEDr 2164
#define CHIPCOMMONB_PWMCTLr 2165
#define CHIPCOMMONB_PWM_DUTYHI_COUNT0r 2166
#define CHIPCOMMONB_PWM_DUTYHI_COUNT1r 2167
#define CHIPCOMMONB_PWM_DUTYHI_COUNT2r 2168
#define CHIPCOMMONB_PWM_DUTYHI_COUNT3r 2169
#define CHIPCOMMONB_PWM_PERIOD_COUNT0r 2170
#define CHIPCOMMONB_PWM_PERIOD_COUNT1r 2171
#define CHIPCOMMONB_PWM_PERIOD_COUNT2r 2172
#define CHIPCOMMONB_PWM_PERIOD_COUNT3r 2173
#define CHIPCOMMONB_PWM_PRESCALEr 2174
#define CHIPCOMMONB_RNG_CTRLr 2175
#define CHIPCOMMONB_RNG_DATAr 2176
#define CHIPCOMMONB_RNG_FF_THRESr 2177
#define CHIPCOMMONB_RNG_INT_MASKr 2178
#define CHIPCOMMONB_RNG_STATUSr 2179
#define CHIPCOMMONB_SMBUS1_SMBUS_ADDRESSr 2180
#define CHIPCOMMONB_SMBUS1_SMBUS_BIT_BANG_CONTROLr 2181
#define CHIPCOMMONB_SMBUS1_SMBUS_CONFIGr 2182
#define CHIPCOMMONB_SMBUS1_SMBUS_EVENT_ENABLEr 2183
#define CHIPCOMMONB_SMBUS1_SMBUS_EVENT_STATUSr 2184
#define CHIPCOMMONB_SMBUS1_SMBUS_MASTER_COMMANDr 2185
#define CHIPCOMMONB_SMBUS1_SMBUS_MASTER_DATA_READr 2186
#define CHIPCOMMONB_SMBUS1_SMBUS_MASTER_DATA_WRITEr 2187
#define CHIPCOMMONB_SMBUS1_SMBUS_MASTER_FIFO_CONTROLr 2188
#define CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_COMMANDr 2189
#define CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_DATA_READr 2190
#define CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_DATA_WRITEr 2191
#define CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_FIFO_CONTROLr 2192
#define CHIPCOMMONB_SMBUS1_SMBUS_TIMING_CONFIGr 2193
#define CHIPCOMMONB_SMBUS_ADDRESSr 2194
#define CHIPCOMMONB_SMBUS_BIT_BANG_CONTROLr 2195
#define CHIPCOMMONB_SMBUS_CONFIGr 2196
#define CHIPCOMMONB_SMBUS_EVENT_ENABLEr 2197
#define CHIPCOMMONB_SMBUS_EVENT_STATUSr 2198
#define CHIPCOMMONB_SMBUS_MASTER_COMMANDr 2199
#define CHIPCOMMONB_SMBUS_MASTER_DATA_READr 2200
#define CHIPCOMMONB_SMBUS_MASTER_DATA_WRITEr 2201
#define CHIPCOMMONB_SMBUS_MASTER_FIFO_CONTROLr 2202
#define CHIPCOMMONB_SMBUS_SLAVE_COMMANDr 2203
#define CHIPCOMMONB_SMBUS_SLAVE_DATA_READr 2204
#define CHIPCOMMONB_SMBUS_SLAVE_DATA_WRITEr 2205
#define CHIPCOMMONB_SMBUS_SLAVE_FIFO_CONTROLr 2206
#define CHIPCOMMONB_SMBUS_TIMING_CONFIGr 2207
#define CHIPCOMMONB_TIM0_TIM_TIMER1BGLOADr 2208
#define CHIPCOMMONB_TIM0_TIM_TIMER1CONTROLr 2209
#define CHIPCOMMONB_TIM0_TIM_TIMER1INTCLRr 2210
#define CHIPCOMMONB_TIM0_TIM_TIMER1LOADr 2211
#define CHIPCOMMONB_TIM0_TIM_TIMER1MISr 2212
#define CHIPCOMMONB_TIM0_TIM_TIMER1RISr 2213
#define CHIPCOMMONB_TIM0_TIM_TIMER1VALUEr 2214
#define CHIPCOMMONB_TIM0_TIM_TIMER2BGLOADr 2215
#define CHIPCOMMONB_TIM0_TIM_TIMER2CONTROLr 2216
#define CHIPCOMMONB_TIM0_TIM_TIMER2INTCLRr 2217
#define CHIPCOMMONB_TIM0_TIM_TIMER2LOADr 2218
#define CHIPCOMMONB_TIM0_TIM_TIMER2MISr 2219
#define CHIPCOMMONB_TIM0_TIM_TIMER2RISr 2220
#define CHIPCOMMONB_TIM0_TIM_TIMER2VALUEr 2221
#define CHIPCOMMONB_TIM0_TIM_TIMERITCRr 2222
#define CHIPCOMMONB_TIM0_TIM_TIMERITOPr 2223
#define CHIPCOMMONB_TIM0_TIM_TIMERPCELLID0r 2224
#define CHIPCOMMONB_TIM0_TIM_TIMERPCELLID1r 2225
#define CHIPCOMMONB_TIM0_TIM_TIMERPCELLID2r 2226
#define CHIPCOMMONB_TIM0_TIM_TIMERPCELLID3r 2227
#define CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID0r 2228
#define CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID1r 2229
#define CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID2r 2230
#define CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID3r 2231
#define CHIPCOMMONB_TIM1_TIM_TIMER1BGLOADr 2232
#define CHIPCOMMONB_TIM1_TIM_TIMER1CONTROLr 2233
#define CHIPCOMMONB_TIM1_TIM_TIMER1INTCLRr 2234
#define CHIPCOMMONB_TIM1_TIM_TIMER1LOADr 2235
#define CHIPCOMMONB_TIM1_TIM_TIMER1MISr 2236
#define CHIPCOMMONB_TIM1_TIM_TIMER1RISr 2237
#define CHIPCOMMONB_TIM1_TIM_TIMER1VALUEr 2238
#define CHIPCOMMONB_TIM1_TIM_TIMER2BGLOADr 2239
#define CHIPCOMMONB_TIM1_TIM_TIMER2CONTROLr 2240
#define CHIPCOMMONB_TIM1_TIM_TIMER2INTCLRr 2241
#define CHIPCOMMONB_TIM1_TIM_TIMER2LOADr 2242
#define CHIPCOMMONB_TIM1_TIM_TIMER2MISr 2243
#define CHIPCOMMONB_TIM1_TIM_TIMER2RISr 2244
#define CHIPCOMMONB_TIM1_TIM_TIMER2VALUEr 2245
#define CHIPCOMMONB_TIM1_TIM_TIMERITCRr 2246
#define CHIPCOMMONB_TIM1_TIM_TIMERITOPr 2247
#define CHIPCOMMONB_TIM1_TIM_TIMERPCELLID0r 2248
#define CHIPCOMMONB_TIM1_TIM_TIMERPCELLID1r 2249
#define CHIPCOMMONB_TIM1_TIM_TIMERPCELLID2r 2250
#define CHIPCOMMONB_TIM1_TIM_TIMERPCELLID3r 2251
#define CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID0r 2252
#define CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID1r 2253
#define CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID2r 2254
#define CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID3r 2255
#define CHIPCOMMONB_UART0_CPRr 2256
#define CHIPCOMMONB_UART0_CTRr 2257
#define CHIPCOMMONB_UART0_DLH_IERr 2258
#define CHIPCOMMONB_UART0_DMASAr 2259
#define CHIPCOMMONB_UART0_FARr 2260
#define CHIPCOMMONB_UART0_HTXr 2261
#define CHIPCOMMONB_UART0_IIR_FCRr 2262
#define CHIPCOMMONB_UART0_LCRr 2263
#define CHIPCOMMONB_UART0_LPDLHr 2264
#define CHIPCOMMONB_UART0_LPDLLr 2265
#define CHIPCOMMONB_UART0_LSRr 2266
#define CHIPCOMMONB_UART0_MCRr 2267
#define CHIPCOMMONB_UART0_MSRr 2268
#define CHIPCOMMONB_UART0_RBR_THR_DLLr 2269
#define CHIPCOMMONB_UART0_RFLr 2270
#define CHIPCOMMONB_UART0_RFWr 2271
#define CHIPCOMMONB_UART0_SBCRr 2272
#define CHIPCOMMONB_UART0_SCRr 2273
#define CHIPCOMMONB_UART0_SDMAMr 2274
#define CHIPCOMMONB_UART0_SFEr 2275
#define CHIPCOMMONB_UART0_SRBR_STHRr 2276
#define CHIPCOMMONB_UART0_SRRr 2277
#define CHIPCOMMONB_UART0_SRTr 2278
#define CHIPCOMMONB_UART0_SRTSr 2279
#define CHIPCOMMONB_UART0_STETr 2280
#define CHIPCOMMONB_UART0_TFLr 2281
#define CHIPCOMMONB_UART0_TFRr 2282
#define CHIPCOMMONB_UART0_UCVr 2283
#define CHIPCOMMONB_UART0_USRr 2284
#define CHIPCOMMONB_WDT_WDOGCONTROLr 2285
#define CHIPCOMMONB_WDT_WDOGINTCLRr 2286
#define CHIPCOMMONB_WDT_WDOGITCRr 2287
#define CHIPCOMMONB_WDT_WDOGITOPr 2288
#define CHIPCOMMONB_WDT_WDOGLOADr 2289
#define CHIPCOMMONB_WDT_WDOGLOCKr 2290
#define CHIPCOMMONB_WDT_WDOGMISr 2291
#define CHIPCOMMONB_WDT_WDOGPCELLID0r 2292
#define CHIPCOMMONB_WDT_WDOGPCELLID1r 2293
#define CHIPCOMMONB_WDT_WDOGPCELLID2r 2294
#define CHIPCOMMONB_WDT_WDOGPCELLID3r 2295
#define CHIPCOMMONB_WDT_WDOGPERIPHID0r 2296
#define CHIPCOMMONB_WDT_WDOGPERIPHID1r 2297
#define CHIPCOMMONB_WDT_WDOGPERIPHID2r 2298
#define CHIPCOMMONB_WDT_WDOGPERIPHID3r 2299
#define CHIPCOMMONB_WDT_WDOGRISr 2300
#define CHIPCOMMONB_WDT_WDOGVALUEr 2301
#define CHIP_CONFIG_ECC_STATUSr 2302
#define CHLBSELr 2303
#define CH_BASE_EXPECTEDr 2304
#define CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr 2305
#define CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr 2306
#define CI0_TX_SB_DEBUGr 2307
#define CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr 2308
#define CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr 2309
#define CI1_TX_SB_DEBUGr 2310
#define CI2_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr 2311
#define CI2_TO_EMC_WTAG_RETURN_COUNT_DEBUGr 2312
#define CI2_TX_SB_DEBUGr 2313
#define CI3_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr 2314
#define CI3_TO_EMC_WTAG_RETURN_COUNT_DEBUGr 2315
#define CI3_TX_SB_DEBUGr 2316
#define CI4_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr 2317
#define CI4_TO_EMC_WTAG_RETURN_COUNT_DEBUGr 2318
#define CI4_TX_SB_DEBUGr 2319
#define CI5_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr 2320
#define CI5_TO_EMC_WTAG_RETURN_COUNT_DEBUGr 2321
#define CI5_TX_SB_DEBUGr 2322
#define CI6_TX_SB_DEBUGr 2323
#define CI7_TX_SB_DEBUGr 2324
#define CI8_TX_SB_DEBUGr 2325
#define CI9_TX_SB_DEBUGr 2326
#define CI_CONFIG0r 2327
#define CI_CONFIG1r 2328
#define CI_CONFIG2r 2329
#define CI_CONFIG3r 2330
#define CI_CONFIG4r 2331
#define CI_CONFIG5r 2332
#define CI_CONFIG6r 2333
#define CI_CONFIG7r 2334
#define CI_CONFIG8r 2335
#define CI_DDR_AUTOINITr 2336
#define CI_DDR_BURSTr 2337
#define CI_DDR_CALIBRATIONr 2338
#define CI_DDR_ITERr 2339
#define CI_DDR_MR0r 2340
#define CI_DDR_MR1r 2341
#define CI_DDR_MR2r 2342
#define CI_DDR_MR3r 2343
#define CI_DDR_PHY_BISTr 2344
#define CI_DDR_PHY_BIST_SEEDr 2345
#define CI_DDR_PHY_REG_CTRLr 2346
#define CI_DDR_PHY_REG_DATAr 2347
#define CI_DDR_STARTr 2348
#define CI_DDR_STEPr 2349
#define CI_DDR_TESTr 2350
#define CI_DDR_TEST_ALT_DATA0r 2351
#define CI_DDR_TEST_ALT_DATA1r 2352
#define CI_DDR_TEST_ALT_DATA2r 2353
#define CI_DDR_TEST_ALT_DATA3r 2354
#define CI_DDR_TEST_ALT_DATA4r 2355
#define CI_DDR_TEST_ALT_DATA5r 2356
#define CI_DDR_TEST_ALT_DATA6r 2357
#define CI_DDR_TEST_ALT_DATA7r 2358
#define CI_DDR_TEST_DATA0r 2359
#define CI_DDR_TEST_DATA1r 2360
#define CI_DDR_TEST_DATA2r 2361
#define CI_DDR_TEST_DATA3r 2362
#define CI_DDR_TEST_DATA4r 2363
#define CI_DDR_TEST_DATA5r 2364
#define CI_DDR_TEST_DATA6r 2365
#define CI_DDR_TEST_DATA7r 2366
#define CI_DDR_TEST_FAILED_DATA0r 2367
#define CI_DDR_TEST_FAILED_DATA1r 2368
#define CI_DDR_TEST_FAILED_DATA2r 2369
#define CI_DDR_TEST_FAILED_DATA3r 2370
#define CI_DDR_TEST_FAILED_DATA4r 2371
#define CI_DDR_TEST_FAILED_DATA5r 2372
#define CI_DDR_TEST_FAILED_DATA6r 2373
#define CI_DDR_TEST_FAILED_DATA7r 2374
#define CI_DEBUGr 2375
#define CI_DEBUG_BANK0_READr 2376
#define CI_DEBUG_BANK0_WRITEr 2377
#define CI_DEBUG_BANK1_READr 2378
#define CI_DEBUG_BANK1_WRITEr 2379
#define CI_DEBUG_BANK2_READr 2380
#define CI_DEBUG_BANK2_WRITEr 2381
#define CI_DEBUG_BANK3_READr 2382
#define CI_DEBUG_BANK3_WRITEr 2383
#define CI_DEBUG_BANK4_READr 2384
#define CI_DEBUG_BANK4_WRITEr 2385
#define CI_DEBUG_BANK5_READr 2386
#define CI_DEBUG_BANK5_WRITEr 2387
#define CI_DEBUG_BANK6_READr 2388
#define CI_DEBUG_BANK6_WRITEr 2389
#define CI_DEBUG_BANK7_READr 2390
#define CI_DEBUG_BANK7_WRITEr 2391
#define CI_DEBUG_RD_LINEr 2392
#define CI_DEBUG_RD_LINESr 2393
#define CI_DEBUG_SKID_BUFr 2394
#define CI_DEBUG_TRACE_RB_CONTROLr 2395
#define CI_DEBUG_TRACE_RB_COUNTERr 2396
#define CI_DEBUG_TRACE_RB_FIELD_CAPT0r 2397
#define CI_DEBUG_TRACE_RB_FIELD_CAPT1r 2398
#define CI_DEBUG_TRACE_RB_FIELD_MASK0r 2399
#define CI_DEBUG_TRACE_RB_FIELD_MASK1r 2400
#define CI_DEBUG_TRACE_RB_FIELD_VALUE0r 2401
#define CI_DEBUG_TRACE_RB_FIELD_VALUE1r 2402
#define CI_DEBUG_TRACE_STATUSr 2403
#define CI_DEBUG_TRACE_STATUS_MASKr 2404
#define CI_DEBUG_TRACE_TX_CONTROLr 2405
#define CI_DEBUG_TRACE_TX_COUNTERr 2406
#define CI_DEBUG_TRACE_TX_FIELD_CAPT0r 2407
#define CI_DEBUG_TRACE_TX_FIELD_CAPT1r 2408
#define CI_DEBUG_TRACE_TX_FIELD_MASK0r 2409
#define CI_DEBUG_TRACE_TX_FIELD_MASK1r 2410
#define CI_DEBUG_TRACE_TX_FIELD_VALUE0r 2411
#define CI_DEBUG_TRACE_TX_FIELD_VALUE1r 2412
#define CI_DEBUG_WR_LINEr 2413
#define CI_DEBUG_WR_LINESr 2414
#define CI_ECC_DEBUGr 2415
#define CI_ECC_STATUSr 2416
#define CI_ERRORr 2417
#define CI_ERROR_MASKr 2418
#define CI_FAILED_ADDRr 2419
#define CI_FAILED_DATA0r 2420
#define CI_FAILED_DATA1r 2421
#define CI_FAILED_DATA2r 2422
#define CI_FAILED_DATA3r 2423
#define CI_FAILED_DATA4r 2424
#define CI_FAILED_DATA5r 2425
#define CI_FAILED_DATA6r 2426
#define CI_FAILED_DATA7r 2427
#define CI_MEM_ACC_CTRLr 2428
#define CI_MEM_ACC_DATA0r 2429
#define CI_MEM_ACC_DATA1r 2430
#define CI_MEM_ACC_DATA2r 2431
#define CI_MEM_ACC_DATA3r 2432
#define CI_MEM_ACC_DATA4r 2433
#define CI_MEM_ACC_DATA5r 2434
#define CI_MEM_ACC_DATA6r 2435
#define CI_MEM_ACC_DATA7r 2436
#define CI_MEM_DEBUGr 2437
#define CI_MEM_DEBUG0r 2438
#define CI_MEM_DEBUG1r 2439
#define CI_MR0r 2440
#define CI_MR1r 2441
#define CI_MR2r 2442
#define CI_MR3r 2443
#define CI_MRS_CMDr 2444
#define CI_MR_CMDr 2445
#define CI_PD_ASSISTr 2446
#define CI_PHY_AUXr 2447
#define CI_PHY_CONTROLr 2448
#define CI_PHY_STRAPS0r 2449
#define CI_PHY_STRAPS1r 2450
#define CI_PHY_STRAPS0_RETr 2451
#define CI_PHY_STRAPS1_RETr 2452
#define CI_PRBS_TEST_CTLr 2453
#define CI_PRBS_TEST_ERROR01r 2454
#define CI_PRBS_TEST_ERROR23r 2455
#define CI_PRBS_TEST_FORCE_ERROR01r 2456
#define CI_PRBS_TEST_FORCE_ERROR23r 2457
#define CI_PRBS_TEST_MASK01r 2458
#define CI_PRBS_TEST_MASK23r 2459
#define CI_PRBS_TEST_SEED01r 2460
#define CI_PRBS_TEST_SEED23r 2461
#define CI_RB_RBTAG_SB_DEBUGr 2462
#define CI_RESETr 2463
#define CI_TEST_ALT_DATA0r 2464
#define CI_TEST_ALT_DATA1r 2465
#define CI_TEST_ALT_DATA2r 2466
#define CI_TEST_ALT_DATA3r 2467
#define CI_TEST_ALT_DATA4r 2468
#define CI_TEST_ALT_DATA5r 2469
#define CI_TEST_ALT_DATA6r 2470
#define CI_TEST_ALT_DATA7r 2471
#define CI_TEST_DATA0r 2472
#define CI_TEST_DATA1r 2473
#define CI_TEST_DATA2r 2474
#define CI_TEST_DATA3r 2475
#define CI_TEST_DATA4r 2476
#define CI_TEST_DATA5r 2477
#define CI_TEST_DATA6r 2478
#define CI_TEST_DATA7r 2479
#define CI_TRACE_IF_CI_TM_CAPT_0r 2480
#define CI_TRACE_IF_CI_TM_CAPT_1r 2481
#define CI_TRACE_IF_CI_TM_CAPT_2r 2482
#define CI_TRACE_IF_CI_TM_CONTROLr 2483
#define CI_TRACE_IF_CI_TM_COUNTERr 2484
#define CI_TRACE_IF_CI_TM_FIELD_MASK0r 2485
#define CI_TRACE_IF_CI_TM_FIELD_MASK1r 2486
#define CI_TRACE_IF_CI_TM_FIELD_MASK2r 2487
#define CI_TRACE_IF_CI_TM_FIELD_VALUE0r 2488
#define CI_TRACE_IF_CI_TM_FIELD_VALUE1r 2489
#define CI_TRACE_IF_CI_TM_FIELD_VALUE2r 2490
#define CI_TRACE_IF_STATUSr 2491
#define CI_TRACE_IF_STATUS_MASKr 2492
#define CI_TRACE_IF_TM_RD_CAPT_0r 2493
#define CI_TRACE_IF_TM_RD_CAPT_1r 2494
#define CI_TRACE_IF_TM_RD_CONTROLr 2495
#define CI_TRACE_IF_TM_RD_COUNTERr 2496
#define CI_TRACE_IF_TM_RD_FIELD_MASK0r 2497
#define CI_TRACE_IF_TM_RD_FIELD_MASK1r 2498
#define CI_TRACE_IF_TM_RD_FIELD_VALUE0r 2499
#define CI_TRACE_IF_TM_RD_FIELD_VALUE1r 2500
#define CI_TRACE_IF_TM_WR_CAPT_0r 2501
#define CI_TRACE_IF_TM_WR_CAPT_1r 2502
#define CI_TRACE_IF_TM_WR_CAPT_2r 2503
#define CI_TRACE_IF_TM_WR_CAPT_3r 2504
#define CI_TRACE_IF_TM_WR_CAPT_4r 2505
#define CI_TRACE_IF_TM_WR_CAPT_5r 2506
#define CI_TRACE_IF_TM_WR_CONTROLr 2507
#define CI_TRACE_IF_TM_WR_COUNTERr 2508
#define CI_TRACE_IF_TM_WR_FIELD_MASK0r 2509
#define CI_TRACE_IF_TM_WR_FIELD_MASK1r 2510
#define CI_TRACE_IF_TM_WR_FIELD_MASK2r 2511
#define CI_TRACE_IF_TM_WR_FIELD_MASK3r 2512
#define CI_TRACE_IF_TM_WR_FIELD_MASK4r 2513
#define CI_TRACE_IF_TM_WR_FIELD_MASK5r 2514
#define CI_TRACE_IF_TM_WR_FIELD_VALUE0r 2515
#define CI_TRACE_IF_TM_WR_FIELD_VALUE1r 2516
#define CI_TRACE_IF_TM_WR_FIELD_VALUE2r 2517
#define CI_TRACE_IF_TM_WR_FIELD_VALUE3r 2518
#define CI_TRACE_IF_TM_WR_FIELD_VALUE4r 2519
#define CI_TRACE_IF_TM_WR_FIELD_VALUE5r 2520
#define CI_ZQ_CMDr 2521
#define CLCHPMC1_CHID_0r 2522
#define CLCHPMC1_CHID_1r 2523
#define CLCHPMC1_CHID_2r 2524
#define CLCHPMC1_CHID_3r 2525
#define CLCHPMC1_CHID_4r 2526
#define CLCHPMC1_CHID_5r 2527
#define CLCHPMC1_CHID_6r 2528
#define CLCHPMC1_CHID_7r 2529
#define CLCHPMC1_CHID_8r 2530
#define CLCHPMC1_CHID_9r 2531
#define CLCHPMC1_CHID_10r 2532
#define CLCHPMC1_CHID_11r 2533
#define CLCHPMC1_CHID_12r 2534
#define CLCHPMC1_CHID_13r 2535
#define CLCHPMC1_CHID_14r 2536
#define CLCHPMC1_CHID_15r 2537
#define CLCHPMC1_CHID_16r 2538
#define CLCHPMC1_CHID_17r 2539
#define CLCHPMC1_CHID_18r 2540
#define CLCHPMC1_CHID_19r 2541
#define CLCHPMC1_CHID_20r 2542
#define CLCHPMC1_CHID_21r 2543
#define CLCHPMC1_CHID_22r 2544
#define CLCHPMC1_CHID_23r 2545
#define CLCHPMC1_CHID_24r 2546
#define CLCHPMC1_CHID_25r 2547
#define CLCHPMC1_CHID_26r 2548
#define CLCHPMC1_CHID_27r 2549
#define CLCHPMC1_CHID_28r 2550
#define CLCHPMC1_CHID_29r 2551
#define CLCHPMC1_CHID_30r 2552
#define CLCHPMC1_CHID_31r 2553
#define CLCHPMC1_CHID_32r 2554
#define CLCHPMC1_CHID_33r 2555
#define CLCHPMC1_CHID_34r 2556
#define CLCHPMC1_CHID_35r 2557
#define CLCHPMC1_CHID_36r 2558
#define CLCHPMC1_CHID_37r 2559
#define CLCHPMC1_CHID_38r 2560
#define CLCHPMC1_CHID_39r 2561
#define CLCHPMC1_CHID_40r 2562
#define CLCHPMC1_CHID_41r 2563
#define CLCHPMC1_CHID_42r 2564
#define CLCHPMC1_CHID_43r 2565
#define CLCHPMC1_CHID_44r 2566
#define CLCHPMC1_CHID_45r 2567
#define CLCHPMC1_CHID_46r 2568
#define CLCHPMC1_CHID_47r 2569
#define CLCHPMC1_CHID_48r 2570
#define CLCHPMC1_CHID_49r 2571
#define CLCHPMC1_CHID_50r 2572
#define CLCHPMC1_CHID_51r 2573
#define CLCHPMC1_CHID_52r 2574
#define CLCHPMC1_CHID_53r 2575
#define CLCHPMC1_CHID_54r 2576
#define CLCHPMC1_CHID_55r 2577
#define CLCHPMC1_CHID_56r 2578
#define CLCHPMC1_CHID_57r 2579
#define CLCHPMC1_CHID_58r 2580
#define CLCHPMC1_CHID_59r 2581
#define CLCHPMC1_CHID_60r 2582
#define CLCHPMC1_CHID_61r 2583
#define CLCHPMC1_CHID_62r 2584
#define CLCHPMC1_CHID_63r 2585
#define CLCHPMC2_CHID_0r 2586
#define CLCHPMC2_CHID_1r 2587
#define CLCHPMC2_CHID_2r 2588
#define CLCHPMC2_CHID_3r 2589
#define CLCHPMC2_CHID_4r 2590
#define CLCHPMC2_CHID_5r 2591
#define CLCHPMC2_CHID_6r 2592
#define CLCHPMC2_CHID_7r 2593
#define CLCHPMC2_CHID_8r 2594
#define CLCHPMC2_CHID_9r 2595
#define CLCHPMC2_CHID_10r 2596
#define CLCHPMC2_CHID_11r 2597
#define CLCHPMC2_CHID_12r 2598
#define CLCHPMC2_CHID_13r 2599
#define CLCHPMC2_CHID_14r 2600
#define CLCHPMC2_CHID_15r 2601
#define CLCHPMC2_CHID_16r 2602
#define CLCHPMC2_CHID_17r 2603
#define CLCHPMC2_CHID_18r 2604
#define CLCHPMC2_CHID_19r 2605
#define CLCHPMC2_CHID_20r 2606
#define CLCHPMC2_CHID_21r 2607
#define CLCHPMC2_CHID_22r 2608
#define CLCHPMC2_CHID_23r 2609
#define CLCHPMC2_CHID_24r 2610
#define CLCHPMC2_CHID_25r 2611
#define CLCHPMC2_CHID_26r 2612
#define CLCHPMC2_CHID_27r 2613
#define CLCHPMC2_CHID_28r 2614
#define CLCHPMC2_CHID_29r 2615
#define CLCHPMC2_CHID_30r 2616
#define CLCHPMC2_CHID_31r 2617
#define CLCHPMC2_CHID_32r 2618
#define CLCHPMC2_CHID_33r 2619
#define CLCHPMC2_CHID_34r 2620
#define CLCHPMC2_CHID_35r 2621
#define CLCHPMC2_CHID_36r 2622
#define CLCHPMC2_CHID_37r 2623
#define CLCHPMC2_CHID_38r 2624
#define CLCHPMC2_CHID_39r 2625
#define CLCHPMC2_CHID_40r 2626
#define CLCHPMC2_CHID_41r 2627
#define CLCHPMC2_CHID_42r 2628
#define CLCHPMC2_CHID_43r 2629
#define CLCHPMC2_CHID_44r 2630
#define CLCHPMC2_CHID_45r 2631
#define CLCHPMC2_CHID_46r 2632
#define CLCHPMC2_CHID_47r 2633
#define CLCHPMC2_CHID_48r 2634
#define CLCHPMC2_CHID_49r 2635
#define CLCHPMC2_CHID_50r 2636
#define CLCHPMC2_CHID_51r 2637
#define CLCHPMC2_CHID_52r 2638
#define CLCHPMC2_CHID_53r 2639
#define CLCHPMC2_CHID_54r 2640
#define CLCHPMC2_CHID_55r 2641
#define CLCHPMC2_CHID_56r 2642
#define CLCHPMC2_CHID_57r 2643
#define CLCHPMC2_CHID_58r 2644
#define CLCHPMC2_CHID_59r 2645
#define CLCHPMC2_CHID_60r 2646
#define CLCHPMC2_CHID_61r 2647
#define CLCHPMC2_CHID_62r 2648
#define CLCHPMC2_CHID_63r 2649
#define CLCHPMC3_CHID_0r 2650
#define CLCHPMC3_CHID_1r 2651
#define CLCHPMC3_CHID_2r 2652
#define CLCHPMC3_CHID_3r 2653
#define CLCHPMC3_CHID_4r 2654
#define CLCHPMC3_CHID_5r 2655
#define CLCHPMC3_CHID_6r 2656
#define CLCHPMC3_CHID_7r 2657
#define CLCHPMC3_CHID_8r 2658
#define CLCHPMC3_CHID_9r 2659
#define CLCHPMC3_CHID_10r 2660
#define CLCHPMC3_CHID_11r 2661
#define CLCHPMC3_CHID_12r 2662
#define CLCHPMC3_CHID_13r 2663
#define CLCHPMC3_CHID_14r 2664
#define CLCHPMC3_CHID_15r 2665
#define CLCHPMC3_CHID_16r 2666
#define CLCHPMC3_CHID_17r 2667
#define CLCHPMC3_CHID_18r 2668
#define CLCHPMC3_CHID_19r 2669
#define CLCHPMC3_CHID_20r 2670
#define CLCHPMC3_CHID_21r 2671
#define CLCHPMC3_CHID_22r 2672
#define CLCHPMC3_CHID_23r 2673
#define CLCHPMC3_CHID_24r 2674
#define CLCHPMC3_CHID_25r 2675
#define CLCHPMC3_CHID_26r 2676
#define CLCHPMC3_CHID_27r 2677
#define CLCHPMC3_CHID_28r 2678
#define CLCHPMC3_CHID_29r 2679
#define CLCHPMC3_CHID_30r 2680
#define CLCHPMC3_CHID_31r 2681
#define CLCHPMC3_CHID_32r 2682
#define CLCHPMC3_CHID_33r 2683
#define CLCHPMC3_CHID_34r 2684
#define CLCHPMC3_CHID_35r 2685
#define CLCHPMC3_CHID_36r 2686
#define CLCHPMC3_CHID_37r 2687
#define CLCHPMC3_CHID_38r 2688
#define CLCHPMC3_CHID_39r 2689
#define CLCHPMC3_CHID_40r 2690
#define CLCHPMC3_CHID_41r 2691
#define CLCHPMC3_CHID_42r 2692
#define CLCHPMC3_CHID_43r 2693
#define CLCHPMC3_CHID_44r 2694
#define CLCHPMC3_CHID_45r 2695
#define CLCHPMC3_CHID_46r 2696
#define CLCHPMC3_CHID_47r 2697
#define CLCHPMC3_CHID_48r 2698
#define CLCHPMC3_CHID_49r 2699
#define CLCHPMC3_CHID_50r 2700
#define CLCHPMC3_CHID_51r 2701
#define CLCHPMC3_CHID_52r 2702
#define CLCHPMC3_CHID_53r 2703
#define CLCHPMC3_CHID_54r 2704
#define CLCHPMC3_CHID_55r 2705
#define CLCHPMC3_CHID_56r 2706
#define CLCHPMC3_CHID_57r 2707
#define CLCHPMC3_CHID_58r 2708
#define CLCHPMC3_CHID_59r 2709
#define CLCHPMC3_CHID_60r 2710
#define CLCHPMC3_CHID_61r 2711
#define CLCHPMC3_CHID_62r 2712
#define CLCHPMC3_CHID_63r 2713
#define CLCHPMC4_CHID_0r 2714
#define CLCHPMC4_CHID_1r 2715
#define CLCHPMC4_CHID_2r 2716
#define CLCHPMC4_CHID_3r 2717
#define CLCHPMC4_CHID_4r 2718
#define CLCHPMC4_CHID_5r 2719
#define CLCHPMC4_CHID_6r 2720
#define CLCHPMC4_CHID_7r 2721
#define CLCHPMC4_CHID_8r 2722
#define CLCHPMC4_CHID_9r 2723
#define CLCHPMC4_CHID_10r 2724
#define CLCHPMC4_CHID_11r 2725
#define CLCHPMC4_CHID_12r 2726
#define CLCHPMC4_CHID_13r 2727
#define CLCHPMC4_CHID_14r 2728
#define CLCHPMC4_CHID_15r 2729
#define CLCHPMC4_CHID_16r 2730
#define CLCHPMC4_CHID_17r 2731
#define CLCHPMC4_CHID_18r 2732
#define CLCHPMC4_CHID_19r 2733
#define CLCHPMC4_CHID_20r 2734
#define CLCHPMC4_CHID_21r 2735
#define CLCHPMC4_CHID_22r 2736
#define CLCHPMC4_CHID_23r 2737
#define CLCHPMC4_CHID_24r 2738
#define CLCHPMC4_CHID_25r 2739
#define CLCHPMC4_CHID_26r 2740
#define CLCHPMC4_CHID_27r 2741
#define CLCHPMC4_CHID_28r 2742
#define CLCHPMC4_CHID_29r 2743
#define CLCHPMC4_CHID_30r 2744
#define CLCHPMC4_CHID_31r 2745
#define CLCHPMC4_CHID_32r 2746
#define CLCHPMC4_CHID_33r 2747
#define CLCHPMC4_CHID_34r 2748
#define CLCHPMC4_CHID_35r 2749
#define CLCHPMC4_CHID_36r 2750
#define CLCHPMC4_CHID_37r 2751
#define CLCHPMC4_CHID_38r 2752
#define CLCHPMC4_CHID_39r 2753
#define CLCHPMC4_CHID_40r 2754
#define CLCHPMC4_CHID_41r 2755
#define CLCHPMC4_CHID_42r 2756
#define CLCHPMC4_CHID_43r 2757
#define CLCHPMC4_CHID_44r 2758
#define CLCHPMC4_CHID_45r 2759
#define CLCHPMC4_CHID_46r 2760
#define CLCHPMC4_CHID_47r 2761
#define CLCHPMC4_CHID_48r 2762
#define CLCHPMC4_CHID_49r 2763
#define CLCHPMC4_CHID_50r 2764
#define CLCHPMC4_CHID_51r 2765
#define CLCHPMC4_CHID_52r 2766
#define CLCHPMC4_CHID_53r 2767
#define CLCHPMC4_CHID_54r 2768
#define CLCHPMC4_CHID_55r 2769
#define CLCHPMC4_CHID_56r 2770
#define CLCHPMC4_CHID_57r 2771
#define CLCHPMC4_CHID_58r 2772
#define CLCHPMC4_CHID_59r 2773
#define CLCHPMC4_CHID_60r 2774
#define CLCHPMC4_CHID_61r 2775
#define CLCHPMC4_CHID_62r 2776
#define CLCHPMC4_CHID_63r 2777
#define CLDROPCr 2778
#define CLEARMPLSLABELENCOUNTEREDBITr 2779
#define CLGPMC1r 2780
#define CLGPMC2r 2781
#define CLGPMC3r 2782
#define CLGPMC4r 2783
#define CLGPMC5r 2784
#define CLGPMC6r 2785
#define CLGPMC7r 2786
#define CLGPMC8r 2787
#define CLINK_ERRORr 2788
#define CLINK_ERROR_MASKr 2789
#define CLKACTr 2790
#define CLP_CMAC_CLEAR_ECC_STATUSr 2791
#define CLP_CMAC_CLEAR_FIFO_STATUSr 2792
#define CLP_CMAC_CLEAR_RX_LSS_STATUSr 2793
#define CLP_CMAC_CTRLr 2794
#define CLP_CMAC_ECC_CTRLr 2795
#define CLP_CMAC_ECC_STATUSr 2796
#define CLP_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr 2797
#define CLP_CMAC_EEE_CTRLr 2798
#define CLP_CMAC_EEE_TIMERSr 2799
#define CLP_CMAC_FIFO_STATUSr 2800
#define CLP_CMAC_LLFC_CTRLr 2801
#define CLP_CMAC_MODEr 2802
#define CLP_CMAC_PAUSE_CTRLr 2803
#define CLP_CMAC_PFC_CTRLr 2804
#define CLP_CMAC_PFC_DAr 2805
#define CLP_CMAC_PFC_OPCODEr 2806
#define CLP_CMAC_PFC_TYPEr 2807
#define CLP_CMAC_RX_CTRLr 2808
#define CLP_CMAC_RX_LLFC_MSG_FIELDSr 2809
#define CLP_CMAC_RX_LSS_CTRLr 2810
#define CLP_CMAC_RX_LSS_STATUSr 2811
#define CLP_CMAC_RX_MAC_SAr 2812
#define CLP_CMAC_RX_MAX_SIZEr 2813
#define CLP_CMAC_RX_VLAN_TAGr 2814
#define CLP_CMAC_TIMESTAMP_ADJUSTr 2815
#define CLP_CMAC_TX_CTRLr 2816
#define CLP_CMAC_TX_FIFO_CREDITSr 2817
#define CLP_CMAC_TX_LLFC_MSG_FIELDSr 2818
#define CLP_CMAC_TX_MAC_SAr 2819
#define CLP_CMAC_TX_TIMESTAMP_FIFO_DATAr 2820
#define CLP_CMAC_TX_TIMESTAMP_FIFO_STATUSr 2821
#define CLP_CMAC_VERSION_IDr 2822
#define CLP_PORT_CMAC_MODEr 2823
#define CLP_REG_040200r 2824
#define CLP_REG_040300r 2825
#define CLP_REG_041500r 2826
#define CLP_REG_060200r 2827
#define CLP_REG_060300r 2828
#define CLP_REG_061500r 2829
#define CLP_REG_062000r 2830
#define CLP_REG_062200r 2831
#define CLP_REG_062500r 2832
#define CLP_REG_041F00r 2833
#define CLP_REG_061E00r 2834
#define CLP_REG_061F00r 2835
#define CLP_XMAC_CLEAR_FIFO_STATUSr 2836
#define CLP_XMAC_CLEAR_RX_LSS_STATUSr 2837
#define CLP_XMAC_CTRLr 2838
#define CLP_XMAC_EEE_1_SEC_LINK_STATUS_TIMERr 2839
#define CLP_XMAC_EEE_CTRLr 2840
#define CLP_XMAC_EEE_TIMERSr 2841
#define CLP_XMAC_FIFO_STATUSr 2842
#define CLP_XMAC_GMII_EEE_CTRLr 2843
#define CLP_XMAC_LH_HDR_3r 2844
#define CLP_XMAC_LLFC_CTRLr 2845
#define CLP_XMAC_MODEr 2846
#define CLP_XMAC_OSTS_TIMESTAMP_ADJUSTr 2847
#define CLP_XMAC_PAUSE_CTRLr 2848
#define CLP_XMAC_PFC_CTRLr 2849
#define CLP_XMAC_PFC_DAr 2850
#define CLP_XMAC_PFC_OPCODEr 2851
#define CLP_XMAC_PFC_TYPEr 2852
#define CLP_XMAC_RX_CTRLr 2853
#define CLP_XMAC_RX_LLFC_MSG_FIELDSr 2854
#define CLP_XMAC_RX_LSS_CTRLr 2855
#define CLP_XMAC_RX_LSS_STATUSr 2856
#define CLP_XMAC_RX_MAC_SAr 2857
#define CLP_XMAC_RX_MAX_SIZEr 2858
#define CLP_XMAC_RX_VLAN_TAGr 2859
#define CLP_XMAC_TX_CTRLr 2860
#define CLP_XMAC_TX_FIFO_CREDITSr 2861
#define CLP_XMAC_TX_LLFC_MSG_FIELDSr 2862
#define CLP_XMAC_TX_MAC_SAr 2863
#define CLP_XMAC_TX_TIMESTAMP_FIFO_DATAr 2864
#define CLP_XMAC_TX_TIMESTAMP_FIFO_STATUSr 2865
#define CLP_XMAC_VERSION_IDr 2866
#define CMAC_CLEAR_ECC_STATUSr 2867
#define CMAC_CLEAR_FIFO_STATUSr 2868
#define CMAC_CLEAR_RX_LSS_STATUSr 2869
#define CMAC_CTRLr 2870
#define CMAC_ECC_CTRLr 2871
#define CMAC_ECC_STATUSr 2872
#define CMAC_EEE_1_SEC_LINK_STATUS_TIMERr 2873
#define CMAC_EEE_CTRLr 2874
#define CMAC_EEE_TIMERSr 2875
#define CMAC_FIFO_STATUSr 2876
#define CMAC_HCFC_CTRLr 2877
#define CMAC_LAG_FAILOVER_STATUSr 2878
#define CMAC_LLFC_CTRLr 2879
#define CMAC_MACSEC_CTRLr 2880
#define CMAC_MODEr 2881
#define CMAC_PAUSE_CTRLr 2882
#define CMAC_PFC_CTRLr 2883
#define CMAC_PFC_DAr 2884
#define CMAC_PFC_OPCODEr 2885
#define CMAC_PFC_TYPEr 2886
#define CMAC_RX_CTRLr 2887
#define CMAC_RX_LLFC_MSG_FIELDSr 2888
#define CMAC_RX_LSS_CTRLr 2889
#define CMAC_RX_LSS_STATUSr 2890
#define CMAC_RX_MAC_SAr 2891
#define CMAC_RX_MAX_SIZEr 2892
#define CMAC_RX_VLAN_TAGr 2893
#define CMAC_SPARE0r 2894
#define CMAC_SPARE1r 2895
#define CMAC_TIMESTAMP_ADJUSTr 2896
#define CMAC_TX_CTRLr 2897
#define CMAC_TX_FIFO_CREDITSr 2898
#define CMAC_TX_LLFC_MSG_FIELDSr 2899
#define CMAC_TX_MAC_SAr 2900
#define CMAC_TX_MEMORY_TM_CTRLr 2901
#define CMAC_TX_TIMESTAMP_FIFO_DATAr 2902
#define CMAC_TX_TIMESTAMP_FIFO_STATUSr 2903
#define CMAC_VERSION_IDr 2904
#define CMICD_M0_IDM_IDM_INTERRUPT_STATUSr 2905
#define CMICD_M0_IDM_IDM_RESET_CONTROLr 2906
#define CMICD_M0_IDM_IDM_RESET_STATUSr 2907
#define CMICD_M0_IDM_IO_CONTROL_DIRECTr 2908
#define CMICD_M0_IDM_IO_STATUSr 2909
#define CMICD_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr 2910
#define CMICD_S0_IDM_IDM_ERROR_LOG_COMPLETEr 2911
#define CMICD_S0_IDM_IDM_ERROR_LOG_CONTROLr 2912
#define CMICD_S0_IDM_IDM_ERROR_LOG_FLAGSr 2913
#define CMICD_S0_IDM_IDM_ERROR_LOG_IDr 2914
#define CMICD_S0_IDM_IDM_ERROR_LOG_STATUSr 2915
#define CMICD_S0_IDM_IDM_INTERRUPT_STATUSr 2916
#define CMICD_S0_IDM_IDM_IO_CONTROL_DIRECTr 2917
#define CMICD_S0_IDM_IDM_IO_STATUSr 2918
#define CMICD_S0_IDM_IDM_RESET_CONTROLr 2919
#define CMICD_S0_IDM_IDM_RESET_READ_IDr 2920
#define CMICD_S0_IDM_IDM_RESET_STATUSr 2921
#define CMICD_S0_IDM_IDM_RESET_WRITE_IDr 2922
#define CMICMINTIMERr 2923
#define CMICM_BSPI_B0_CNTRLr 2924
#define CMICM_BSPI_B0_STATUSr 2925
#define CMICM_BSPI_B1_CNTRLr 2926
#define CMICM_BSPI_B1_STATUSr 2927
#define CMICM_BSPI_BUSY_STATUSr 2928
#define CMICM_BSPI_INTR_STATUSr 2929
#define CMICM_BSPI_MAST_N_BOOTr 2930
#define CMICM_COMMON_CONFIGr 2931
#define CMICM_REVIDr 2932
#define CMICTXCOSMASKr 2933
#define CMIC_1000_BASE_X_MODEr 2934
#define CMIC_64BIT_STATS_CFGr 2935
#define CMIC_BROADSYNC_REF_CLK_GEN_CTRLr 2936
#define CMIC_BS0_CLK_CTRLr 2937
#define CMIC_BS0_CONFIGr 2938
#define CMIC_BS0_HEARTBEAT_CTRLr 2939
#define CMIC_BS0_HEARTBEAT_DOWN_DURATIONr 2940
#define CMIC_BS0_HEARTBEAT_UP_DURATIONr 2941
#define CMIC_BS0_INITIAL_CRCr 2942
#define CMIC_BS0_INPUT_TIME_0r 2943
#define CMIC_BS0_INPUT_TIME_1r 2944
#define CMIC_BS0_INPUT_TIME_2r 2945
#define CMIC_BS0_OUTPUT_TIME_0r 2946
#define CMIC_BS0_OUTPUT_TIME_1r 2947
#define CMIC_BS0_OUTPUT_TIME_2r 2948
#define CMIC_BS1_CLK_CTRLr 2949
#define CMIC_BS1_CONFIGr 2950
#define CMIC_BS1_HEARTBEAT_CTRLr 2951
#define CMIC_BS1_HEARTBEAT_DOWN_DURATIONr 2952
#define CMIC_BS1_HEARTBEAT_UP_DURATIONr 2953
#define CMIC_BS1_INITIAL_CRCr 2954
#define CMIC_BS1_INPUT_TIME_0r 2955
#define CMIC_BS1_INPUT_TIME_1r 2956
#define CMIC_BS1_INPUT_TIME_2r 2957
#define CMIC_BS1_OUTPUT_TIME_0r 2958
#define CMIC_BS1_OUTPUT_TIME_1r 2959
#define CMIC_BS1_OUTPUT_TIME_2r 2960
#define CMIC_BS_CAPTURE_CTRLr 2961
#define CMIC_BS_CAPTURE_FREE_RUN_TIME_0r 2962
#define CMIC_BS_CAPTURE_FREE_RUN_TIME_1r 2963
#define CMIC_BS_CAPTURE_STATUSr 2964
#define CMIC_BS_CAPTURE_SYNC_TIME_0r 2965
#define CMIC_BS_CAPTURE_SYNC_TIME_1r 2966
#define CMIC_BS_CAPTURE_SYNT_TIME_0r 2967
#define CMIC_BS_CAPTURE_SYNT_TIME_1r 2968
#define CMIC_BS_CLK_CTRLr 2969
#define CMIC_BS_CLK_CTRL_0r 2970
#define CMIC_BS_CLK_CTRL_1r 2971
#define CMIC_BS_CLK_TOGGLE_TIME_0r 2972
#define CMIC_BS_CLK_TOGGLE_TIME_1r 2973
#define CMIC_BS_CLK_TOGGLE_TIME_2r 2974
#define CMIC_BS_CONFIGr 2975
#define CMIC_BS_DRIFT_RATEr 2976
#define CMIC_BS_HEARTBEAT_CTRLr 2977
#define CMIC_BS_HEARTBEAT_DOWN_DURATIONr 2978
#define CMIC_BS_HEARTBEAT_UP_DURATIONr 2979
#define CMIC_BS_INITIAL_CRCr 2980
#define CMIC_BS_INPUT_TIME_0r 2981
#define CMIC_BS_INPUT_TIME_1r 2982
#define CMIC_BS_INPUT_TIME_2r 2983
#define CMIC_BS_OFFSET_ADJUST_0r 2984
#define CMIC_BS_OFFSET_ADJUST_1r 2985
#define CMIC_BS_OUTPUT_TIME_0r 2986
#define CMIC_BS_OUTPUT_TIME_1r 2987
#define CMIC_BS_OUTPUT_TIME_2r 2988
#define CMIC_BS_REF_CLK_GEN_CTRLr 2989
#define CMIC_CHIP_MODE_CONTROLr 2990
#define CMIC_CHIP_PARITY_INTR_ENABLEr 2991
#define CMIC_CHIP_PARITY_INTR_STATUSr 2992
#define CMIC_CLK_ENABLEr 2993
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUSr 2994
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr 2995
#define CMIC_CMC0_CCM_DMA_CFGr 2996
#define CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr 2997
#define CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr 2998
#define CMIC_CMC0_CCM_DMA_ECCERR_ADDRr 2999
#define CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr 3000
#define CMIC_CMC0_CCM_DMA_ENTRY_COUNTr 3001
#define CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr 3002
#define CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr 3003
#define CMIC_CMC0_CCM_DMA_STATr 3004
#define CMIC_CMC0_CCM_DMA_STATUS_CLRr 3005
#define CMIC_CMC0_CH0_COS_CTRL_RX_0r 3006
#define CMIC_CMC0_CH0_COS_CTRL_RX_1r 3007
#define CMIC_CMC0_CH0_DMA_CTRLr 3008
#define CMIC_CMC0_CH0_DMA_CURR_DESCr 3009
#define CMIC_CMC0_CH1_COS_CTRL_RX_0r 3010
#define CMIC_CMC0_CH1_COS_CTRL_RX_1r 3011
#define CMIC_CMC0_CH1_DMA_CTRLr 3012
#define CMIC_CMC0_CH1_DMA_CURR_DESCr 3013
#define CMIC_CMC0_CH2_COS_CTRL_RX_0r 3014
#define CMIC_CMC0_CH2_COS_CTRL_RX_1r 3015
#define CMIC_CMC0_CH2_DMA_CTRLr 3016
#define CMIC_CMC0_CH2_DMA_CURR_DESCr 3017
#define CMIC_CMC0_CH3_COS_CTRL_RX_0r 3018
#define CMIC_CMC0_CH3_COS_CTRL_RX_1r 3019
#define CMIC_CMC0_CH3_DMA_CTRLr 3020
#define CMIC_CMC0_CH3_DMA_CURR_DESCr 3021
#define CMIC_CMC0_CONFIGr 3022
#define CMIC_CMC0_DMA_CH0_INTR_COALr 3023
#define CMIC_CMC0_DMA_CH1_INTR_COALr 3024
#define CMIC_CMC0_DMA_CH2_INTR_COALr 3025
#define CMIC_CMC0_DMA_CH3_INTR_COALr 3026
#define CMIC_CMC0_DMA_DESC0r 3027
#define CMIC_CMC0_DMA_DESC1r 3028
#define CMIC_CMC0_DMA_DESC2r 3029
#define CMIC_CMC0_DMA_DESC3r 3030
#define CMIC_CMC0_DMA_STATr 3031
#define CMIC_CMC0_DMA_STAT_CLRr 3032
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr 3033
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3034
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr 3035
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr 3036
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr 3037
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr 3038
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 3039
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr 3040
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3041
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3042
#define CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr 3043
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr 3044
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 3045
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STATr 3046
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr 3047
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr 3048
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3049
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr 3050
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr 3051
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr 3052
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr 3053
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 3054
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr 3055
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3056
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3057
#define CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr 3058
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr 3059
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 3060
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STATr 3061
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr 3062
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr 3063
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3064
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr 3065
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr 3066
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr 3067
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr 3068
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 3069
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr 3070
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3071
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3072
#define CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr 3073
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr 3074
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 3075
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STATr 3076
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr 3077
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr 3078
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3079
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr 3080
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr 3081
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr 3082
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr 3083
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 3084
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr 3085
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3086
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3087
#define CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr 3088
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr 3089
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 3090
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STATr 3091
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr 3092
#define CMIC_CMC0_FIFO_RD_DMA_DEBUGr 3093
#define CMIC_CMC0_FSCHAN_ADDRESSr 3094
#define CMIC_CMC0_FSCHAN_DATA32r 3095
#define CMIC_CMC0_FSCHAN_DATA64_HIr 3096
#define CMIC_CMC0_FSCHAN_DATA64_LOr 3097
#define CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr 3098
#define CMIC_CMC0_FSCHAN_OPCODEr 3099
#define CMIC_CMC0_FSCHAN_STATUSr 3100
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r 3101
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r 3102
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r 3103
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r 3104
#define CMIC_CMC0_IRQ_STAT0r 3105
#define CMIC_CMC0_IRQ_STAT1r 3106
#define CMIC_CMC0_IRQ_STAT2r 3107
#define CMIC_CMC0_IRQ_STAT3r 3108
#define CMIC_CMC0_IRQ_STAT4r 3109
#define CMIC_CMC0_MIIM_ADDRESSr 3110
#define CMIC_CMC0_MIIM_CTRLr 3111
#define CMIC_CMC0_MIIM_PARAMr 3112
#define CMIC_CMC0_MIIM_READ_DATAr 3113
#define CMIC_CMC0_MIIM_STATr 3114
#define CMIC_CMC0_PCIE_IRQ_MASK0r 3115
#define CMIC_CMC0_PCIE_IRQ_MASK1r 3116
#define CMIC_CMC0_PCIE_IRQ_MASK2r 3117
#define CMIC_CMC0_PCIE_IRQ_MASK3r 3118
#define CMIC_CMC0_PCIE_IRQ_MASK4r 3119
#define CMIC_CMC0_PCIE_MISCELr 3120
#define CMIC_CMC0_PKT_COUNT_CH0_RXPKTr 3121
#define CMIC_CMC0_PKT_COUNT_CH0_TXPKTr 3122
#define CMIC_CMC0_PKT_COUNT_CH1_RXPKTr 3123
#define CMIC_CMC0_PKT_COUNT_CH1_TXPKTr 3124
#define CMIC_CMC0_PKT_COUNT_CH2_RXPKTr 3125
#define CMIC_CMC0_PKT_COUNT_CH2_TXPKTr 3126
#define CMIC_CMC0_PKT_COUNT_CH3_RXPKTr 3127
#define CMIC_CMC0_PKT_COUNT_CH3_TXPKTr 3128
#define CMIC_CMC0_PKT_COUNT_RXPKTr 3129
#define CMIC_CMC0_PKT_COUNT_TXPKTr 3130
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK0r 3131
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK1r 3132
#define CMIC_CMC0_RCPU_IRQ_MASK0r 3133
#define CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr 3134
#define CMIC_CMC0_SBUSDMA_CH0_CONTROLr 3135
#define CMIC_CMC0_SBUSDMA_CH0_COUNTr 3136
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr 3137
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr 3138
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 3139
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3140
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 3141
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 3142
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3143
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 3144
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr 3145
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr 3146
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr 3147
#define CMIC_CMC0_SBUSDMA_CH0_OPCODEr 3148
#define CMIC_CMC0_SBUSDMA_CH0_REQUESTr 3149
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr 3150
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 3151
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr 3152
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr 3153
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr 3154
#define CMIC_CMC0_SBUSDMA_CH0_STATUSr 3155
#define CMIC_CMC0_SBUSDMA_CH0_TIMERr 3156
#define CMIC_CMC0_SBUSDMA_CH1_CONTROLr 3157
#define CMIC_CMC0_SBUSDMA_CH1_COUNTr 3158
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr 3159
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr 3160
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 3161
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3162
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 3163
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 3164
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3165
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 3166
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr 3167
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr 3168
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr 3169
#define CMIC_CMC0_SBUSDMA_CH1_OPCODEr 3170
#define CMIC_CMC0_SBUSDMA_CH1_REQUESTr 3171
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr 3172
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 3173
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr 3174
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr 3175
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr 3176
#define CMIC_CMC0_SBUSDMA_CH1_STATUSr 3177
#define CMIC_CMC0_SBUSDMA_CH1_TIMERr 3178
#define CMIC_CMC0_SBUSDMA_CH2_CONTROLr 3179
#define CMIC_CMC0_SBUSDMA_CH2_COUNTr 3180
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr 3181
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr 3182
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 3183
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3184
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 3185
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 3186
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3187
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 3188
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr 3189
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr 3190
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr 3191
#define CMIC_CMC0_SBUSDMA_CH2_OPCODEr 3192
#define CMIC_CMC0_SBUSDMA_CH2_REQUESTr 3193
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr 3194
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 3195
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr 3196
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr 3197
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr 3198
#define CMIC_CMC0_SBUSDMA_CH2_STATUSr 3199
#define CMIC_CMC0_SBUSDMA_CH2_TIMERr 3200
#define CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr 3201
#define CMIC_CMC0_SCHAN_CTRLr 3202
#define CMIC_CMC0_SCHAN_ERRr 3203
#define CMIC_CMC0_SCHAN_MESSAGEr 3204
#define CMIC_CMC0_SCHAN_MESSAGE0r 3205
#define CMIC_CMC0_SCHAN_MESSAGE1r 3206
#define CMIC_CMC0_SCHAN_MESSAGE2r 3207
#define CMIC_CMC0_SCHAN_MESSAGE3r 3208
#define CMIC_CMC0_SCHAN_MESSAGE4r 3209
#define CMIC_CMC0_SCHAN_MESSAGE5r 3210
#define CMIC_CMC0_SCHAN_MESSAGE6r 3211
#define CMIC_CMC0_SCHAN_MESSAGE7r 3212
#define CMIC_CMC0_SCHAN_MESSAGE8r 3213
#define CMIC_CMC0_SCHAN_MESSAGE9r 3214
#define CMIC_CMC0_SCHAN_MESSAGE10r 3215
#define CMIC_CMC0_SCHAN_MESSAGE11r 3216
#define CMIC_CMC0_SCHAN_MESSAGE12r 3217
#define CMIC_CMC0_SCHAN_MESSAGE13r 3218
#define CMIC_CMC0_SCHAN_MESSAGE14r 3219
#define CMIC_CMC0_SCHAN_MESSAGE15r 3220
#define CMIC_CMC0_SCHAN_MESSAGE16r 3221
#define CMIC_CMC0_SCHAN_MESSAGE17r 3222
#define CMIC_CMC0_SCHAN_MESSAGE18r 3223
#define CMIC_CMC0_SCHAN_MESSAGE19r 3224
#define CMIC_CMC0_SCHAN_MESSAGE20r 3225
#define CMIC_CMC0_SCHAN_MESSAGE21r 3226
#define CMIC_CMC0_SLAM_DMA_CFGr 3227
#define CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 3228
#define CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr 3229
#define CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDRr 3230
#define CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIGr 3231
#define CMIC_CMC0_SLAM_DMA_SBUS_START_ADDRr 3232
#define CMIC_CMC0_SLAM_DMA_STATr 3233
#define CMIC_CMC0_STAT_DMA_ADDRr 3234
#define CMIC_CMC0_STAT_DMA_CFGr 3235
#define CMIC_CMC0_STAT_DMA_CURRENTr 3236
#define CMIC_CMC0_STAT_DMA_PORTS_0r 3237
#define CMIC_CMC0_STAT_DMA_PORTS_1r 3238
#define CMIC_CMC0_STAT_DMA_PORTS_2r 3239
#define CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr 3240
#define CMIC_CMC0_STAT_DMA_STATr 3241
#define CMIC_CMC0_SW_INTR_CONFIGr 3242
#define CMIC_CMC0_TABLE_DMA_CFGr 3243
#define CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 3244
#define CMIC_CMC0_TABLE_DMA_ENTRY_COUNTr 3245
#define CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDRr 3246
#define CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIGr 3247
#define CMIC_CMC0_TABLE_DMA_SBUS_START_ADDRr 3248
#define CMIC_CMC0_TABLE_DMA_STATr 3249
#define CMIC_CMC0_TM_CONTROL_0r 3250
#define CMIC_CMC0_TM_CONTROL_1r 3251
#define CMIC_CMC0_UC0_IRQ_MASK0r 3252
#define CMIC_CMC0_UC0_IRQ_MASK1r 3253
#define CMIC_CMC0_UC0_IRQ_MASK2r 3254
#define CMIC_CMC0_UC0_IRQ_MASK3r 3255
#define CMIC_CMC0_UC0_IRQ_MASK4r 3256
#define CMIC_CMC0_UC1_IRQ_MASK0r 3257
#define CMIC_CMC0_UC1_IRQ_MASK1r 3258
#define CMIC_CMC0_UC1_IRQ_MASK2r 3259
#define CMIC_CMC0_UC1_IRQ_MASK3r 3260
#define CMIC_CMC0_UC1_IRQ_MASK4r 3261
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUSr 3262
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr 3263
#define CMIC_CMC1_CCM_DMA_CFGr 3264
#define CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr 3265
#define CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr 3266
#define CMIC_CMC1_CCM_DMA_ECCERR_ADDRr 3267
#define CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr 3268
#define CMIC_CMC1_CCM_DMA_ENTRY_COUNTr 3269
#define CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr 3270
#define CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr 3271
#define CMIC_CMC1_CCM_DMA_STATr 3272
#define CMIC_CMC1_CCM_DMA_STATUS_CLRr 3273
#define CMIC_CMC1_CH0_COS_CTRL_RX_0r 3274
#define CMIC_CMC1_CH0_COS_CTRL_RX_1r 3275
#define CMIC_CMC1_CH0_DMA_CTRLr 3276
#define CMIC_CMC1_CH0_DMA_CURR_DESCr 3277
#define CMIC_CMC1_CH1_COS_CTRL_RX_0r 3278
#define CMIC_CMC1_CH1_COS_CTRL_RX_1r 3279
#define CMIC_CMC1_CH1_DMA_CTRLr 3280
#define CMIC_CMC1_CH1_DMA_CURR_DESCr 3281
#define CMIC_CMC1_CH2_COS_CTRL_RX_0r 3282
#define CMIC_CMC1_CH2_COS_CTRL_RX_1r 3283
#define CMIC_CMC1_CH2_DMA_CTRLr 3284
#define CMIC_CMC1_CH2_DMA_CURR_DESCr 3285
#define CMIC_CMC1_CH3_COS_CTRL_RX_0r 3286
#define CMIC_CMC1_CH3_COS_CTRL_RX_1r 3287
#define CMIC_CMC1_CH3_DMA_CTRLr 3288
#define CMIC_CMC1_CH3_DMA_CURR_DESCr 3289
#define CMIC_CMC1_CONFIGr 3290
#define CMIC_CMC1_DMA_CH0_INTR_COALr 3291
#define CMIC_CMC1_DMA_CH1_INTR_COALr 3292
#define CMIC_CMC1_DMA_CH2_INTR_COALr 3293
#define CMIC_CMC1_DMA_CH3_INTR_COALr 3294
#define CMIC_CMC1_DMA_DESC0r 3295
#define CMIC_CMC1_DMA_DESC1r 3296
#define CMIC_CMC1_DMA_DESC2r 3297
#define CMIC_CMC1_DMA_DESC3r 3298
#define CMIC_CMC1_DMA_STATr 3299
#define CMIC_CMC1_DMA_STAT_CLRr 3300
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr 3301
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3302
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr 3303
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr 3304
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr 3305
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr 3306
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 3307
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr 3308
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3309
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3310
#define CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr 3311
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr 3312
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 3313
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STATr 3314
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr 3315
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr 3316
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3317
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr 3318
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr 3319
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr 3320
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr 3321
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 3322
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr 3323
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3324
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3325
#define CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr 3326
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr 3327
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 3328
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STATr 3329
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr 3330
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr 3331
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3332
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr 3333
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr 3334
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr 3335
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr 3336
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 3337
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr 3338
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3339
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3340
#define CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr 3341
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr 3342
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 3343
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STATr 3344
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr 3345
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr 3346
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3347
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr 3348
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr 3349
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr 3350
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr 3351
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 3352
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr 3353
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3354
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3355
#define CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr 3356
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr 3357
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 3358
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STATr 3359
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr 3360
#define CMIC_CMC1_FIFO_RD_DMA_DEBUGr 3361
#define CMIC_CMC1_FSCHAN_ADDRESSr 3362
#define CMIC_CMC1_FSCHAN_DATA32r 3363
#define CMIC_CMC1_FSCHAN_DATA64_HIr 3364
#define CMIC_CMC1_FSCHAN_DATA64_LOr 3365
#define CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr 3366
#define CMIC_CMC1_FSCHAN_OPCODEr 3367
#define CMIC_CMC1_FSCHAN_STATUSr 3368
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r 3369
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r 3370
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r 3371
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r 3372
#define CMIC_CMC1_IRQ_STAT0r 3373
#define CMIC_CMC1_IRQ_STAT1r 3374
#define CMIC_CMC1_IRQ_STAT2r 3375
#define CMIC_CMC1_IRQ_STAT3r 3376
#define CMIC_CMC1_IRQ_STAT4r 3377
#define CMIC_CMC1_MIIM_ADDRESSr 3378
#define CMIC_CMC1_MIIM_CTRLr 3379
#define CMIC_CMC1_MIIM_PARAMr 3380
#define CMIC_CMC1_MIIM_READ_DATAr 3381
#define CMIC_CMC1_MIIM_STATr 3382
#define CMIC_CMC1_PCIE_IRQ_MASK0r 3383
#define CMIC_CMC1_PCIE_IRQ_MASK1r 3384
#define CMIC_CMC1_PCIE_IRQ_MASK2r 3385
#define CMIC_CMC1_PCIE_IRQ_MASK3r 3386
#define CMIC_CMC1_PCIE_IRQ_MASK4r 3387
#define CMIC_CMC1_PCIE_MISCELr 3388
#define CMIC_CMC1_PKT_COUNT_CH0_RXPKTr 3389
#define CMIC_CMC1_PKT_COUNT_CH0_TXPKTr 3390
#define CMIC_CMC1_PKT_COUNT_CH1_RXPKTr 3391
#define CMIC_CMC1_PKT_COUNT_CH1_TXPKTr 3392
#define CMIC_CMC1_PKT_COUNT_CH2_RXPKTr 3393
#define CMIC_CMC1_PKT_COUNT_CH2_TXPKTr 3394
#define CMIC_CMC1_PKT_COUNT_CH3_RXPKTr 3395
#define CMIC_CMC1_PKT_COUNT_CH3_TXPKTr 3396
#define CMIC_CMC1_PKT_COUNT_RXPKTr 3397
#define CMIC_CMC1_PKT_COUNT_TXPKTr 3398
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK0r 3399
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK1r 3400
#define CMIC_CMC1_RCPU_IRQ_MASK0r 3401
#define CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr 3402
#define CMIC_CMC1_SBUSDMA_CH0_CONTROLr 3403
#define CMIC_CMC1_SBUSDMA_CH0_COUNTr 3404
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr 3405
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr 3406
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 3407
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3408
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 3409
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 3410
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3411
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 3412
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr 3413
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr 3414
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr 3415
#define CMIC_CMC1_SBUSDMA_CH0_OPCODEr 3416
#define CMIC_CMC1_SBUSDMA_CH0_REQUESTr 3417
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr 3418
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 3419
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr 3420
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr 3421
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr 3422
#define CMIC_CMC1_SBUSDMA_CH0_STATUSr 3423
#define CMIC_CMC1_SBUSDMA_CH0_TIMERr 3424
#define CMIC_CMC1_SBUSDMA_CH1_CONTROLr 3425
#define CMIC_CMC1_SBUSDMA_CH1_COUNTr 3426
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr 3427
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr 3428
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 3429
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3430
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 3431
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 3432
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3433
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 3434
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr 3435
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr 3436
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr 3437
#define CMIC_CMC1_SBUSDMA_CH1_OPCODEr 3438
#define CMIC_CMC1_SBUSDMA_CH1_REQUESTr 3439
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr 3440
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 3441
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr 3442
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr 3443
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr 3444
#define CMIC_CMC1_SBUSDMA_CH1_STATUSr 3445
#define CMIC_CMC1_SBUSDMA_CH1_TIMERr 3446
#define CMIC_CMC1_SBUSDMA_CH2_CONTROLr 3447
#define CMIC_CMC1_SBUSDMA_CH2_COUNTr 3448
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr 3449
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr 3450
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 3451
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3452
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 3453
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 3454
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3455
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 3456
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr 3457
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr 3458
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr 3459
#define CMIC_CMC1_SBUSDMA_CH2_OPCODEr 3460
#define CMIC_CMC1_SBUSDMA_CH2_REQUESTr 3461
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr 3462
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 3463
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr 3464
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr 3465
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr 3466
#define CMIC_CMC1_SBUSDMA_CH2_STATUSr 3467
#define CMIC_CMC1_SBUSDMA_CH2_TIMERr 3468
#define CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr 3469
#define CMIC_CMC1_SCHAN_CTRLr 3470
#define CMIC_CMC1_SCHAN_ERRr 3471
#define CMIC_CMC1_SCHAN_MESSAGEr 3472
#define CMIC_CMC1_SCHAN_MESSAGE0r 3473
#define CMIC_CMC1_SCHAN_MESSAGE1r 3474
#define CMIC_CMC1_SCHAN_MESSAGE2r 3475
#define CMIC_CMC1_SCHAN_MESSAGE3r 3476
#define CMIC_CMC1_SCHAN_MESSAGE4r 3477
#define CMIC_CMC1_SCHAN_MESSAGE5r 3478
#define CMIC_CMC1_SCHAN_MESSAGE6r 3479
#define CMIC_CMC1_SCHAN_MESSAGE7r 3480
#define CMIC_CMC1_SCHAN_MESSAGE8r 3481
#define CMIC_CMC1_SCHAN_MESSAGE9r 3482
#define CMIC_CMC1_SCHAN_MESSAGE10r 3483
#define CMIC_CMC1_SCHAN_MESSAGE11r 3484
#define CMIC_CMC1_SCHAN_MESSAGE12r 3485
#define CMIC_CMC1_SCHAN_MESSAGE13r 3486
#define CMIC_CMC1_SCHAN_MESSAGE14r 3487
#define CMIC_CMC1_SCHAN_MESSAGE15r 3488
#define CMIC_CMC1_SCHAN_MESSAGE16r 3489
#define CMIC_CMC1_SCHAN_MESSAGE17r 3490
#define CMIC_CMC1_SCHAN_MESSAGE18r 3491
#define CMIC_CMC1_SCHAN_MESSAGE19r 3492
#define CMIC_CMC1_SCHAN_MESSAGE20r 3493
#define CMIC_CMC1_SCHAN_MESSAGE21r 3494
#define CMIC_CMC1_SLAM_DMA_CFGr 3495
#define CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 3496
#define CMIC_CMC1_SLAM_DMA_ENTRY_COUNTr 3497
#define CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDRr 3498
#define CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIGr 3499
#define CMIC_CMC1_SLAM_DMA_SBUS_START_ADDRr 3500
#define CMIC_CMC1_SLAM_DMA_STATr 3501
#define CMIC_CMC1_STAT_DMA_ADDRr 3502
#define CMIC_CMC1_STAT_DMA_CFGr 3503
#define CMIC_CMC1_STAT_DMA_CURRENTr 3504
#define CMIC_CMC1_STAT_DMA_PORTS_0r 3505
#define CMIC_CMC1_STAT_DMA_PORTS_1r 3506
#define CMIC_CMC1_STAT_DMA_PORTS_2r 3507
#define CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESSr 3508
#define CMIC_CMC1_STAT_DMA_STATr 3509
#define CMIC_CMC1_SW_INTR_CONFIGr 3510
#define CMIC_CMC1_TABLE_DMA_CFGr 3511
#define CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 3512
#define CMIC_CMC1_TABLE_DMA_ENTRY_COUNTr 3513
#define CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDRr 3514
#define CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIGr 3515
#define CMIC_CMC1_TABLE_DMA_SBUS_START_ADDRr 3516
#define CMIC_CMC1_TABLE_DMA_STATr 3517
#define CMIC_CMC1_TM_CONTROL_0r 3518
#define CMIC_CMC1_TM_CONTROL_1r 3519
#define CMIC_CMC1_UC0_IRQ_MASK0r 3520
#define CMIC_CMC1_UC0_IRQ_MASK1r 3521
#define CMIC_CMC1_UC0_IRQ_MASK2r 3522
#define CMIC_CMC1_UC0_IRQ_MASK3r 3523
#define CMIC_CMC1_UC0_IRQ_MASK4r 3524
#define CMIC_CMC1_UC1_IRQ_MASK0r 3525
#define CMIC_CMC1_UC1_IRQ_MASK1r 3526
#define CMIC_CMC1_UC1_IRQ_MASK2r 3527
#define CMIC_CMC1_UC1_IRQ_MASK3r 3528
#define CMIC_CMC1_UC1_IRQ_MASK4r 3529
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUSr 3530
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr 3531
#define CMIC_CMC2_CCM_DMA_CFGr 3532
#define CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr 3533
#define CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr 3534
#define CMIC_CMC2_CCM_DMA_ECCERR_ADDRr 3535
#define CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr 3536
#define CMIC_CMC2_CCM_DMA_ENTRY_COUNTr 3537
#define CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr 3538
#define CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr 3539
#define CMIC_CMC2_CCM_DMA_STATr 3540
#define CMIC_CMC2_CCM_DMA_STATUS_CLRr 3541
#define CMIC_CMC2_CH0_COS_CTRL_RX_0r 3542
#define CMIC_CMC2_CH0_COS_CTRL_RX_1r 3543
#define CMIC_CMC2_CH0_DMA_CTRLr 3544
#define CMIC_CMC2_CH0_DMA_CURR_DESCr 3545
#define CMIC_CMC2_CH1_COS_CTRL_RX_0r 3546
#define CMIC_CMC2_CH1_COS_CTRL_RX_1r 3547
#define CMIC_CMC2_CH1_DMA_CTRLr 3548
#define CMIC_CMC2_CH1_DMA_CURR_DESCr 3549
#define CMIC_CMC2_CH2_COS_CTRL_RX_0r 3550
#define CMIC_CMC2_CH2_COS_CTRL_RX_1r 3551
#define CMIC_CMC2_CH2_DMA_CTRLr 3552
#define CMIC_CMC2_CH2_DMA_CURR_DESCr 3553
#define CMIC_CMC2_CH3_COS_CTRL_RX_0r 3554
#define CMIC_CMC2_CH3_COS_CTRL_RX_1r 3555
#define CMIC_CMC2_CH3_DMA_CTRLr 3556
#define CMIC_CMC2_CH3_DMA_CURR_DESCr 3557
#define CMIC_CMC2_CONFIGr 3558
#define CMIC_CMC2_DMA_CH0_INTR_COALr 3559
#define CMIC_CMC2_DMA_CH1_INTR_COALr 3560
#define CMIC_CMC2_DMA_CH2_INTR_COALr 3561
#define CMIC_CMC2_DMA_CH3_INTR_COALr 3562
#define CMIC_CMC2_DMA_DESC0r 3563
#define CMIC_CMC2_DMA_DESC1r 3564
#define CMIC_CMC2_DMA_DESC2r 3565
#define CMIC_CMC2_DMA_DESC3r 3566
#define CMIC_CMC2_DMA_STATr 3567
#define CMIC_CMC2_DMA_STAT_CLRr 3568
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr 3569
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3570
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr 3571
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr 3572
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr 3573
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr 3574
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 3575
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr 3576
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3577
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3578
#define CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr 3579
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr 3580
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 3581
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STATr 3582
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr 3583
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr 3584
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3585
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr 3586
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr 3587
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr 3588
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr 3589
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 3590
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr 3591
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3592
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3593
#define CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr 3594
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr 3595
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 3596
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STATr 3597
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr 3598
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr 3599
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3600
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr 3601
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr 3602
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr 3603
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr 3604
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 3605
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr 3606
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3607
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3608
#define CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr 3609
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr 3610
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 3611
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STATr 3612
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr 3613
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr 3614
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3615
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr 3616
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr 3617
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr 3618
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr 3619
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 3620
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr 3621
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3622
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3623
#define CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr 3624
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr 3625
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 3626
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STATr 3627
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr 3628
#define CMIC_CMC2_FIFO_RD_DMA_DEBUGr 3629
#define CMIC_CMC2_FSCHAN_ADDRESSr 3630
#define CMIC_CMC2_FSCHAN_DATA32r 3631
#define CMIC_CMC2_FSCHAN_DATA64_HIr 3632
#define CMIC_CMC2_FSCHAN_DATA64_LOr 3633
#define CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr 3634
#define CMIC_CMC2_FSCHAN_OPCODEr 3635
#define CMIC_CMC2_FSCHAN_STATUSr 3636
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r 3637
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r 3638
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r 3639
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r 3640
#define CMIC_CMC2_IRQ_STAT0r 3641
#define CMIC_CMC2_IRQ_STAT1r 3642
#define CMIC_CMC2_IRQ_STAT2r 3643
#define CMIC_CMC2_IRQ_STAT3r 3644
#define CMIC_CMC2_IRQ_STAT4r 3645
#define CMIC_CMC2_MIIM_ADDRESSr 3646
#define CMIC_CMC2_MIIM_CTRLr 3647
#define CMIC_CMC2_MIIM_PARAMr 3648
#define CMIC_CMC2_MIIM_READ_DATAr 3649
#define CMIC_CMC2_MIIM_STATr 3650
#define CMIC_CMC2_PCIE_IRQ_MASK0r 3651
#define CMIC_CMC2_PCIE_IRQ_MASK1r 3652
#define CMIC_CMC2_PCIE_IRQ_MASK2r 3653
#define CMIC_CMC2_PCIE_IRQ_MASK3r 3654
#define CMIC_CMC2_PCIE_IRQ_MASK4r 3655
#define CMIC_CMC2_PCIE_MISCELr 3656
#define CMIC_CMC2_PKT_COUNT_CH0_RXPKTr 3657
#define CMIC_CMC2_PKT_COUNT_CH0_TXPKTr 3658
#define CMIC_CMC2_PKT_COUNT_CH1_RXPKTr 3659
#define CMIC_CMC2_PKT_COUNT_CH1_TXPKTr 3660
#define CMIC_CMC2_PKT_COUNT_CH2_RXPKTr 3661
#define CMIC_CMC2_PKT_COUNT_CH2_TXPKTr 3662
#define CMIC_CMC2_PKT_COUNT_CH3_RXPKTr 3663
#define CMIC_CMC2_PKT_COUNT_CH3_TXPKTr 3664
#define CMIC_CMC2_PKT_COUNT_RXPKTr 3665
#define CMIC_CMC2_PKT_COUNT_TXPKTr 3666
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK0r 3667
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK1r 3668
#define CMIC_CMC2_RCPU_IRQ_MASK0r 3669
#define CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr 3670
#define CMIC_CMC2_SBUSDMA_CH0_CONTROLr 3671
#define CMIC_CMC2_SBUSDMA_CH0_COUNTr 3672
#define CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr 3673
#define CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr 3674
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 3675
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3676
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 3677
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 3678
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3679
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 3680
#define CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr 3681
#define CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr 3682
#define CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr 3683
#define CMIC_CMC2_SBUSDMA_CH0_OPCODEr 3684
#define CMIC_CMC2_SBUSDMA_CH0_REQUESTr 3685
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr 3686
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 3687
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr 3688
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr 3689
#define CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr 3690
#define CMIC_CMC2_SBUSDMA_CH0_STATUSr 3691
#define CMIC_CMC2_SBUSDMA_CH0_TIMERr 3692
#define CMIC_CMC2_SBUSDMA_CH1_CONTROLr 3693
#define CMIC_CMC2_SBUSDMA_CH1_COUNTr 3694
#define CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr 3695
#define CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr 3696
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 3697
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3698
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 3699
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 3700
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3701
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 3702
#define CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr 3703
#define CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr 3704
#define CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr 3705
#define CMIC_CMC2_SBUSDMA_CH1_OPCODEr 3706
#define CMIC_CMC2_SBUSDMA_CH1_REQUESTr 3707
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr 3708
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 3709
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr 3710
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr 3711
#define CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr 3712
#define CMIC_CMC2_SBUSDMA_CH1_STATUSr 3713
#define CMIC_CMC2_SBUSDMA_CH1_TIMERr 3714
#define CMIC_CMC2_SBUSDMA_CH2_CONTROLr 3715
#define CMIC_CMC2_SBUSDMA_CH2_COUNTr 3716
#define CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr 3717
#define CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr 3718
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 3719
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3720
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 3721
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 3722
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3723
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 3724
#define CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr 3725
#define CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr 3726
#define CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr 3727
#define CMIC_CMC2_SBUSDMA_CH2_OPCODEr 3728
#define CMIC_CMC2_SBUSDMA_CH2_REQUESTr 3729
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr 3730
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 3731
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr 3732
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr 3733
#define CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr 3734
#define CMIC_CMC2_SBUSDMA_CH2_STATUSr 3735
#define CMIC_CMC2_SBUSDMA_CH2_TIMERr 3736
#define CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr 3737
#define CMIC_CMC2_SCHAN_CTRLr 3738
#define CMIC_CMC2_SCHAN_ERRr 3739
#define CMIC_CMC2_SCHAN_MESSAGEr 3740
#define CMIC_CMC2_SCHAN_MESSAGE0r 3741
#define CMIC_CMC2_SCHAN_MESSAGE1r 3742
#define CMIC_CMC2_SCHAN_MESSAGE2r 3743
#define CMIC_CMC2_SCHAN_MESSAGE3r 3744
#define CMIC_CMC2_SCHAN_MESSAGE4r 3745
#define CMIC_CMC2_SCHAN_MESSAGE5r 3746
#define CMIC_CMC2_SCHAN_MESSAGE6r 3747
#define CMIC_CMC2_SCHAN_MESSAGE7r 3748
#define CMIC_CMC2_SCHAN_MESSAGE8r 3749
#define CMIC_CMC2_SCHAN_MESSAGE9r 3750
#define CMIC_CMC2_SCHAN_MESSAGE10r 3751
#define CMIC_CMC2_SCHAN_MESSAGE11r 3752
#define CMIC_CMC2_SCHAN_MESSAGE12r 3753
#define CMIC_CMC2_SCHAN_MESSAGE13r 3754
#define CMIC_CMC2_SCHAN_MESSAGE14r 3755
#define CMIC_CMC2_SCHAN_MESSAGE15r 3756
#define CMIC_CMC2_SCHAN_MESSAGE16r 3757
#define CMIC_CMC2_SCHAN_MESSAGE17r 3758
#define CMIC_CMC2_SCHAN_MESSAGE18r 3759
#define CMIC_CMC2_SCHAN_MESSAGE19r 3760
#define CMIC_CMC2_SCHAN_MESSAGE20r 3761
#define CMIC_CMC2_SCHAN_MESSAGE21r 3762
#define CMIC_CMC2_SLAM_DMA_CFGr 3763
#define CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 3764
#define CMIC_CMC2_SLAM_DMA_ENTRY_COUNTr 3765
#define CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDRr 3766
#define CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIGr 3767
#define CMIC_CMC2_SLAM_DMA_SBUS_START_ADDRr 3768
#define CMIC_CMC2_SLAM_DMA_STATr 3769
#define CMIC_CMC2_STAT_DMA_ADDRr 3770
#define CMIC_CMC2_STAT_DMA_CFGr 3771
#define CMIC_CMC2_STAT_DMA_CURRENTr 3772
#define CMIC_CMC2_STAT_DMA_PORTS_0r 3773
#define CMIC_CMC2_STAT_DMA_PORTS_1r 3774
#define CMIC_CMC2_STAT_DMA_PORTS_2r 3775
#define CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESSr 3776
#define CMIC_CMC2_STAT_DMA_STATr 3777
#define CMIC_CMC2_SW_INTR_CONFIGr 3778
#define CMIC_CMC2_TABLE_DMA_CFGr 3779
#define CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 3780
#define CMIC_CMC2_TABLE_DMA_ENTRY_COUNTr 3781
#define CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDRr 3782
#define CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIGr 3783
#define CMIC_CMC2_TABLE_DMA_SBUS_START_ADDRr 3784
#define CMIC_CMC2_TABLE_DMA_STATr 3785
#define CMIC_CMC2_TM_CONTROL_0r 3786
#define CMIC_CMC2_TM_CONTROL_1r 3787
#define CMIC_CMC2_UC0_IRQ_MASK0r 3788
#define CMIC_CMC2_UC0_IRQ_MASK1r 3789
#define CMIC_CMC2_UC0_IRQ_MASK2r 3790
#define CMIC_CMC2_UC0_IRQ_MASK3r 3791
#define CMIC_CMC2_UC0_IRQ_MASK4r 3792
#define CMIC_CMC2_UC1_IRQ_MASK0r 3793
#define CMIC_CMC2_UC1_IRQ_MASK1r 3794
#define CMIC_CMC2_UC1_IRQ_MASK2r 3795
#define CMIC_CMC2_UC1_IRQ_MASK3r 3796
#define CMIC_CMC2_UC1_IRQ_MASK4r 3797
#define CMIC_CMICE_BISR_REG_RD_DATAr 3798
#define CMIC_COMMON_BSPI_BIGENDIANr 3799
#define CMIC_COMMON_I2C_PIO_ENDIANESSr 3800
#define CMIC_COMMON_MIIM_ADDRESSr 3801
#define CMIC_COMMON_MIIM_CTRLr 3802
#define CMIC_COMMON_MIIM_PARAMr 3803
#define CMIC_COMMON_MIIM_READ_DATAr 3804
#define CMIC_COMMON_MIIM_STATr 3805
#define CMIC_COMMON_PCIE_PIO_ENDIANESSr 3806
#define CMIC_COMMON_RPE_PIO_ENDIANESSr 3807
#define CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr 3808
#define CMIC_COMMON_SCHAN_CTRLr 3809
#define CMIC_COMMON_SCHAN_ERRr 3810
#define CMIC_COMMON_SCHAN_MESSAGEr 3811
#define CMIC_COMMON_SCHAN_MESSAGE0r 3812
#define CMIC_COMMON_SCHAN_MESSAGE1r 3813
#define CMIC_COMMON_SCHAN_MESSAGE2r 3814
#define CMIC_COMMON_SCHAN_MESSAGE3r 3815
#define CMIC_COMMON_SCHAN_MESSAGE4r 3816
#define CMIC_COMMON_SCHAN_MESSAGE5r 3817
#define CMIC_COMMON_SCHAN_MESSAGE6r 3818
#define CMIC_COMMON_SCHAN_MESSAGE7r 3819
#define CMIC_COMMON_SCHAN_MESSAGE8r 3820
#define CMIC_COMMON_SCHAN_MESSAGE9r 3821
#define CMIC_COMMON_SCHAN_MESSAGE10r 3822
#define CMIC_COMMON_SCHAN_MESSAGE11r 3823
#define CMIC_COMMON_SCHAN_MESSAGE12r 3824
#define CMIC_COMMON_SCHAN_MESSAGE13r 3825
#define CMIC_COMMON_SCHAN_MESSAGE14r 3826
#define CMIC_COMMON_SCHAN_MESSAGE15r 3827
#define CMIC_COMMON_SCHAN_MESSAGE16r 3828
#define CMIC_COMMON_SCHAN_MESSAGE17r 3829
#define CMIC_COMMON_SCHAN_MESSAGE18r 3830
#define CMIC_COMMON_SCHAN_MESSAGE19r 3831
#define CMIC_COMMON_SCHAN_MESSAGE20r 3832
#define CMIC_COMMON_SCHAN_MESSAGE21r 3833
#define CMIC_COMMON_SPI_PIO_ENDIANESSr 3834
#define CMIC_COMMON_STRAP_STATUS_0r 3835
#define CMIC_COMMON_STRAP_STATUS_1r 3836
#define CMIC_COMMON_UC0_PIO_ENDIANESSr 3837
#define CMIC_COMMON_UC1_PIO_ENDIANESSr 3838
#define CMIC_CONFIGr 3839
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r 3840
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r 3841
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r 3842
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r 3843
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4r 3844
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0r 3845
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r 3846
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r 3847
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r 3848
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0r 3849
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r 3850
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r 3851
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3r 3852
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0r 3853
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1r 3854
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2r 3855
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3r 3856
#define CMIC_COS_CTRL_RXr 3857
#define CMIC_COS_CTRL_RX_0r 3858
#define CMIC_COS_CTRL_RX_1r 3859
#define CMIC_COS_CTRL_RX_2r 3860
#define CMIC_COS_CTRL_RX_3r 3861
#define CMIC_COS_CTRL_RX_4r 3862
#define CMIC_COS_CTRL_RX_5r 3863
#define CMIC_COS_CTRL_RX_6r 3864
#define CMIC_COS_CTRL_RX_7r 3865
#define CMIC_COS_CTRL_RX_HIr 3866
#define CMIC_CPS_RESETr 3867
#define CMIC_DEVICE_IDr 3868
#define CMIC_DEV_REV_IDr 3869
#define CMIC_DMA_CTRLr 3870
#define CMIC_DMA_DESC0r 3871
#define CMIC_DMA_DESC1r 3872
#define CMIC_DMA_DESC2r 3873
#define CMIC_DMA_DESC3r 3874
#define CMIC_DMA_IC_AR_ARB_MI0r 3875
#define CMIC_DMA_IC_AR_ARB_MI1r 3876
#define CMIC_DMA_IC_AW_ARB_MI0r 3877
#define CMIC_DMA_IC_AW_ARB_MI1r 3878
#define CMIC_DMA_IC_CFG_REG_0r 3879
#define CMIC_DMA_IC_CFG_REG_1r 3880
#define CMIC_DMA_IC_CFG_REG_2r 3881
#define CMIC_DMA_IC_ID_REG_0r 3882
#define CMIC_DMA_IC_ID_REG_1r 3883
#define CMIC_DMA_IC_ID_REG_2r 3884
#define CMIC_DMA_IC_ID_REG_3r 3885
#define CMIC_DMA_IC_PER_REG_0r 3886
#define CMIC_DMA_IC_PER_REG_1r 3887
#define CMIC_DMA_IC_PER_REG_2r 3888
#define CMIC_DMA_IC_PER_REG_3r 3889
#define CMIC_DMA_STATr 3890
#define CMIC_EB3_VLI_CONFIG_REGISTERr 3891
#define CMIC_ENDIANESS_SELr 3892
#define CMIC_FIFO_CH0_RD_DMA_CFGr 3893
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr 3894
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr 3895
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 3896
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr 3897
#define CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 3898
#define CMIC_FIFO_CH1_RD_DMA_CFGr 3899
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr 3900
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr 3901
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 3902
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr 3903
#define CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 3904
#define CMIC_FIFO_CH2_RD_DMA_CFGr 3905
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr 3906
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr 3907
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 3908
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr 3909
#define CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 3910
#define CMIC_FIFO_CH3_RD_DMA_CFGr 3911
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr 3912
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr 3913
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 3914
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr 3915
#define CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 3916
#define CMIC_FIFO_DMA_SB_ARB_CTRLr 3917
#define CMIC_FIFO_RD_DMA_DEBUGr 3918
#define CMIC_FINE_GRAIN_COUNTERS_CTRLr 3919
#define CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr 3920
#define CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr 3921
#define CMIC_FSCHAN_ADDRESSr 3922
#define CMIC_FSCHAN_DATA32r 3923
#define CMIC_FSCHAN_DATA64_HIr 3924
#define CMIC_FSCHAN_DATA64_LOr 3925
#define CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr 3926
#define CMIC_FSCHAN_OPCODEr 3927
#define CMIC_FSCHAN_STATUSr 3928
#define CMIC_FSRF_STBY_CONTROLr 3929
#define CMIC_GFPORT_CLOCK_CONFIGr 3930
#define CMIC_GP_AUX_SELr 3931
#define CMIC_GP_DATA_INr 3932
#define CMIC_GP_DATA_OUTr 3933
#define CMIC_GP_INIT_VALr 3934
#define CMIC_GP_INT_CLRr 3935
#define CMIC_GP_INT_DEr 3936
#define CMIC_GP_INT_EDGEr 3937
#define CMIC_GP_INT_MSKr 3938
#define CMIC_GP_INT_MSTATr 3939
#define CMIC_GP_INT_STATr 3940
#define CMIC_GP_INT_TYPEr 3941
#define CMIC_GP_OUT_ENr 3942
#define CMIC_GP_PAD_RESr 3943
#define CMIC_GP_PRB_ENABLEr 3944
#define CMIC_GP_PRB_OEr 3945
#define CMIC_GP_RES_ENr 3946
#define CMIC_GP_TEST_ENABLEr 3947
#define CMIC_GP_TEST_INPUTr 3948
#define CMIC_GP_TEST_OUTPUTr 3949
#define CMIC_I2CM_SMBUS_ADDRESSr 3950
#define CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr 3951
#define CMIC_I2CM_SMBUS_CONFIGr 3952
#define CMIC_I2CM_SMBUS_EVENT_ENABLEr 3953
#define CMIC_I2CM_SMBUS_EVENT_STATUSr 3954
#define CMIC_I2CM_SMBUS_MASTER_COMMANDr 3955
#define CMIC_I2CM_SMBUS_MASTER_DATA_READr 3956
#define CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr 3957
#define CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr 3958
#define CMIC_I2CM_SMBUS_SLAVE_COMMANDr 3959
#define CMIC_I2CM_SMBUS_SLAVE_DATA_READr 3960
#define CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr 3961
#define CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr 3962
#define CMIC_I2CM_SMBUS_TIMING_CONFIGr 3963
#define CMIC_I2C_CTRLr 3964
#define CMIC_I2C_DATAr 3965
#define CMIC_I2C_RESETr 3966
#define CMIC_I2C_SLAVE_ADDRr 3967
#define CMIC_I2C_SLAVE_XADDRr 3968
#define CMIC_I2C_STATr 3969
#define CMIC_INTR_PKT_PACING_DELAYr 3970
#define CMIC_INTR_WAIT_CYCLESr 3971
#define CMIC_IRQ_CLR_3r 3972
#define CMIC_IRQ_MASKr 3973
#define CMIC_IRQ_MASK_1r 3974
#define CMIC_IRQ_MASK_2r 3975
#define CMIC_IRQ_MASK_3r 3976
#define CMIC_IRQ_STATr 3977
#define CMIC_IRQ_STAT_1r 3978
#define CMIC_IRQ_STAT_2r 3979
#define CMIC_IRQ_STAT_3r 3980
#define CMIC_JTAGr 3981
#define CMIC_LEDCLK_PARAMSr 3982
#define CMIC_LEDUP0_CLK_PARAMSr 3983
#define CMIC_LEDUP0_CTRLr 3984
#define CMIC_LEDUP0_DATA_RAMr 3985
#define CMIC_LEDUP0_DATA_RAM0r 3986
#define CMIC_LEDUP0_DATA_RAM1r 3987
#define CMIC_LEDUP0_DATA_RAM2r 3988
#define CMIC_LEDUP0_DATA_RAM3r 3989
#define CMIC_LEDUP0_DATA_RAM4r 3990
#define CMIC_LEDUP0_DATA_RAM5r 3991
#define CMIC_LEDUP0_DATA_RAM6r 3992
#define CMIC_LEDUP0_DATA_RAM7r 3993
#define CMIC_LEDUP0_DATA_RAM8r 3994
#define CMIC_LEDUP0_DATA_RAM9r 3995
#define CMIC_LEDUP0_DATA_RAM10r 3996
#define CMIC_LEDUP0_DATA_RAM11r 3997
#define CMIC_LEDUP0_DATA_RAM12r 3998
#define CMIC_LEDUP0_DATA_RAM13r 3999
#define CMIC_LEDUP0_DATA_RAM14r 4000
#define CMIC_LEDUP0_DATA_RAM15r 4001
#define CMIC_LEDUP0_DATA_RAM16r 4002
#define CMIC_LEDUP0_DATA_RAM17r 4003
#define CMIC_LEDUP0_DATA_RAM18r 4004
#define CMIC_LEDUP0_DATA_RAM19r 4005
#define CMIC_LEDUP0_DATA_RAM20r 4006
#define CMIC_LEDUP0_DATA_RAM21r 4007
#define CMIC_LEDUP0_DATA_RAM22r 4008
#define CMIC_LEDUP0_DATA_RAM23r 4009
#define CMIC_LEDUP0_DATA_RAM24r 4010
#define CMIC_LEDUP0_DATA_RAM25r 4011
#define CMIC_LEDUP0_DATA_RAM26r 4012
#define CMIC_LEDUP0_DATA_RAM27r 4013
#define CMIC_LEDUP0_DATA_RAM28r 4014
#define CMIC_LEDUP0_DATA_RAM29r 4015
#define CMIC_LEDUP0_DATA_RAM30r 4016
#define CMIC_LEDUP0_DATA_RAM31r 4017
#define CMIC_LEDUP0_DATA_RAM32r 4018
#define CMIC_LEDUP0_DATA_RAM33r 4019
#define CMIC_LEDUP0_DATA_RAM34r 4020
#define CMIC_LEDUP0_DATA_RAM35r 4021
#define CMIC_LEDUP0_DATA_RAM36r 4022
#define CMIC_LEDUP0_DATA_RAM37r 4023
#define CMIC_LEDUP0_DATA_RAM38r 4024
#define CMIC_LEDUP0_DATA_RAM39r 4025
#define CMIC_LEDUP0_DATA_RAM40r 4026
#define CMIC_LEDUP0_DATA_RAM41r 4027
#define CMIC_LEDUP0_DATA_RAM42r 4028
#define CMIC_LEDUP0_DATA_RAM43r 4029
#define CMIC_LEDUP0_DATA_RAM44r 4030
#define CMIC_LEDUP0_DATA_RAM45r 4031
#define CMIC_LEDUP0_DATA_RAM46r 4032
#define CMIC_LEDUP0_DATA_RAM47r 4033
#define CMIC_LEDUP0_DATA_RAM48r 4034
#define CMIC_LEDUP0_DATA_RAM49r 4035
#define CMIC_LEDUP0_DATA_RAM50r 4036
#define CMIC_LEDUP0_DATA_RAM51r 4037
#define CMIC_LEDUP0_DATA_RAM52r 4038
#define CMIC_LEDUP0_DATA_RAM53r 4039
#define CMIC_LEDUP0_DATA_RAM54r 4040
#define CMIC_LEDUP0_DATA_RAM55r 4041
#define CMIC_LEDUP0_DATA_RAM56r 4042
#define CMIC_LEDUP0_DATA_RAM57r 4043
#define CMIC_LEDUP0_DATA_RAM58r 4044
#define CMIC_LEDUP0_DATA_RAM59r 4045
#define CMIC_LEDUP0_DATA_RAM60r 4046
#define CMIC_LEDUP0_DATA_RAM61r 4047
#define CMIC_LEDUP0_DATA_RAM62r 4048
#define CMIC_LEDUP0_DATA_RAM63r 4049
#define CMIC_LEDUP0_DATA_RAM64r 4050
#define CMIC_LEDUP0_DATA_RAM65r 4051
#define CMIC_LEDUP0_DATA_RAM66r 4052
#define CMIC_LEDUP0_DATA_RAM67r 4053
#define CMIC_LEDUP0_DATA_RAM68r 4054
#define CMIC_LEDUP0_DATA_RAM69r 4055
#define CMIC_LEDUP0_DATA_RAM70r 4056
#define CMIC_LEDUP0_DATA_RAM71r 4057
#define CMIC_LEDUP0_DATA_RAM72r 4058
#define CMIC_LEDUP0_DATA_RAM73r 4059
#define CMIC_LEDUP0_DATA_RAM74r 4060
#define CMIC_LEDUP0_DATA_RAM75r 4061
#define CMIC_LEDUP0_DATA_RAM76r 4062
#define CMIC_LEDUP0_DATA_RAM77r 4063
#define CMIC_LEDUP0_DATA_RAM78r 4064
#define CMIC_LEDUP0_DATA_RAM79r 4065
#define CMIC_LEDUP0_DATA_RAM80r 4066
#define CMIC_LEDUP0_DATA_RAM81r 4067
#define CMIC_LEDUP0_DATA_RAM82r 4068
#define CMIC_LEDUP0_DATA_RAM83r 4069
#define CMIC_LEDUP0_DATA_RAM84r 4070
#define CMIC_LEDUP0_DATA_RAM85r 4071
#define CMIC_LEDUP0_DATA_RAM86r 4072
#define CMIC_LEDUP0_DATA_RAM87r 4073
#define CMIC_LEDUP0_DATA_RAM88r 4074
#define CMIC_LEDUP0_DATA_RAM89r 4075
#define CMIC_LEDUP0_DATA_RAM90r 4076
#define CMIC_LEDUP0_DATA_RAM91r 4077
#define CMIC_LEDUP0_DATA_RAM92r 4078
#define CMIC_LEDUP0_DATA_RAM93r 4079
#define CMIC_LEDUP0_DATA_RAM94r 4080
#define CMIC_LEDUP0_DATA_RAM95r 4081
#define CMIC_LEDUP0_DATA_RAM96r 4082
#define CMIC_LEDUP0_DATA_RAM97r 4083
#define CMIC_LEDUP0_DATA_RAM98r 4084
#define CMIC_LEDUP0_DATA_RAM99r 4085
#define CMIC_LEDUP0_DATA_RAM100r 4086
#define CMIC_LEDUP0_DATA_RAM101r 4087
#define CMIC_LEDUP0_DATA_RAM102r 4088
#define CMIC_LEDUP0_DATA_RAM103r 4089
#define CMIC_LEDUP0_DATA_RAM104r 4090
#define CMIC_LEDUP0_DATA_RAM105r 4091
#define CMIC_LEDUP0_DATA_RAM106r 4092
#define CMIC_LEDUP0_DATA_RAM107r 4093
#define CMIC_LEDUP0_DATA_RAM108r 4094
#define CMIC_LEDUP0_DATA_RAM109r 4095
#define CMIC_LEDUP0_DATA_RAM110r 4096
#define CMIC_LEDUP0_DATA_RAM111r 4097
#define CMIC_LEDUP0_DATA_RAM112r 4098
#define CMIC_LEDUP0_DATA_RAM113r 4099
#define CMIC_LEDUP0_DATA_RAM114r 4100
#define CMIC_LEDUP0_DATA_RAM115r 4101
#define CMIC_LEDUP0_DATA_RAM116r 4102
#define CMIC_LEDUP0_DATA_RAM117r 4103
#define CMIC_LEDUP0_DATA_RAM118r 4104
#define CMIC_LEDUP0_DATA_RAM119r 4105
#define CMIC_LEDUP0_DATA_RAM120r 4106
#define CMIC_LEDUP0_DATA_RAM121r 4107
#define CMIC_LEDUP0_DATA_RAM122r 4108
#define CMIC_LEDUP0_DATA_RAM123r 4109
#define CMIC_LEDUP0_DATA_RAM124r 4110
#define CMIC_LEDUP0_DATA_RAM125r 4111
#define CMIC_LEDUP0_DATA_RAM126r 4112
#define CMIC_LEDUP0_DATA_RAM127r 4113
#define CMIC_LEDUP0_DATA_RAM128r 4114
#define CMIC_LEDUP0_DATA_RAM129r 4115
#define CMIC_LEDUP0_DATA_RAM130r 4116
#define CMIC_LEDUP0_DATA_RAM131r 4117
#define CMIC_LEDUP0_DATA_RAM132r 4118
#define CMIC_LEDUP0_DATA_RAM133r 4119
#define CMIC_LEDUP0_DATA_RAM134r 4120
#define CMIC_LEDUP0_DATA_RAM135r 4121
#define CMIC_LEDUP0_DATA_RAM136r 4122
#define CMIC_LEDUP0_DATA_RAM137r 4123
#define CMIC_LEDUP0_DATA_RAM138r 4124
#define CMIC_LEDUP0_DATA_RAM139r 4125
#define CMIC_LEDUP0_DATA_RAM140r 4126
#define CMIC_LEDUP0_DATA_RAM141r 4127
#define CMIC_LEDUP0_DATA_RAM142r 4128
#define CMIC_LEDUP0_DATA_RAM143r 4129
#define CMIC_LEDUP0_DATA_RAM144r 4130
#define CMIC_LEDUP0_DATA_RAM145r 4131
#define CMIC_LEDUP0_DATA_RAM146r 4132
#define CMIC_LEDUP0_DATA_RAM147r 4133
#define CMIC_LEDUP0_DATA_RAM148r 4134
#define CMIC_LEDUP0_DATA_RAM149r 4135
#define CMIC_LEDUP0_DATA_RAM150r 4136
#define CMIC_LEDUP0_DATA_RAM151r 4137
#define CMIC_LEDUP0_DATA_RAM152r 4138
#define CMIC_LEDUP0_DATA_RAM153r 4139
#define CMIC_LEDUP0_DATA_RAM154r 4140
#define CMIC_LEDUP0_DATA_RAM155r 4141
#define CMIC_LEDUP0_DATA_RAM156r 4142
#define CMIC_LEDUP0_DATA_RAM157r 4143
#define CMIC_LEDUP0_DATA_RAM158r 4144
#define CMIC_LEDUP0_DATA_RAM159r 4145
#define CMIC_LEDUP0_DATA_RAM160r 4146
#define CMIC_LEDUP0_DATA_RAM161r 4147
#define CMIC_LEDUP0_DATA_RAM162r 4148
#define CMIC_LEDUP0_DATA_RAM163r 4149
#define CMIC_LEDUP0_DATA_RAM164r 4150
#define CMIC_LEDUP0_DATA_RAM165r 4151
#define CMIC_LEDUP0_DATA_RAM166r 4152
#define CMIC_LEDUP0_DATA_RAM167r 4153
#define CMIC_LEDUP0_DATA_RAM168r 4154
#define CMIC_LEDUP0_DATA_RAM169r 4155
#define CMIC_LEDUP0_DATA_RAM170r 4156
#define CMIC_LEDUP0_DATA_RAM171r 4157
#define CMIC_LEDUP0_DATA_RAM172r 4158
#define CMIC_LEDUP0_DATA_RAM173r 4159
#define CMIC_LEDUP0_DATA_RAM174r 4160
#define CMIC_LEDUP0_DATA_RAM175r 4161
#define CMIC_LEDUP0_DATA_RAM176r 4162
#define CMIC_LEDUP0_DATA_RAM177r 4163
#define CMIC_LEDUP0_DATA_RAM178r 4164
#define CMIC_LEDUP0_DATA_RAM179r 4165
#define CMIC_LEDUP0_DATA_RAM180r 4166
#define CMIC_LEDUP0_DATA_RAM181r 4167
#define CMIC_LEDUP0_DATA_RAM182r 4168
#define CMIC_LEDUP0_DATA_RAM183r 4169
#define CMIC_LEDUP0_DATA_RAM184r 4170
#define CMIC_LEDUP0_DATA_RAM185r 4171
#define CMIC_LEDUP0_DATA_RAM186r 4172
#define CMIC_LEDUP0_DATA_RAM187r 4173
#define CMIC_LEDUP0_DATA_RAM188r 4174
#define CMIC_LEDUP0_DATA_RAM189r 4175
#define CMIC_LEDUP0_DATA_RAM190r 4176
#define CMIC_LEDUP0_DATA_RAM191r 4177
#define CMIC_LEDUP0_DATA_RAM192r 4178
#define CMIC_LEDUP0_DATA_RAM193r 4179
#define CMIC_LEDUP0_DATA_RAM194r 4180
#define CMIC_LEDUP0_DATA_RAM195r 4181
#define CMIC_LEDUP0_DATA_RAM196r 4182
#define CMIC_LEDUP0_DATA_RAM197r 4183
#define CMIC_LEDUP0_DATA_RAM198r 4184
#define CMIC_LEDUP0_DATA_RAM199r 4185
#define CMIC_LEDUP0_DATA_RAM200r 4186
#define CMIC_LEDUP0_DATA_RAM201r 4187
#define CMIC_LEDUP0_DATA_RAM202r 4188
#define CMIC_LEDUP0_DATA_RAM203r 4189
#define CMIC_LEDUP0_DATA_RAM204r 4190
#define CMIC_LEDUP0_DATA_RAM205r 4191
#define CMIC_LEDUP0_DATA_RAM206r 4192
#define CMIC_LEDUP0_DATA_RAM207r 4193
#define CMIC_LEDUP0_DATA_RAM208r 4194
#define CMIC_LEDUP0_DATA_RAM209r 4195
#define CMIC_LEDUP0_DATA_RAM210r 4196
#define CMIC_LEDUP0_DATA_RAM211r 4197
#define CMIC_LEDUP0_DATA_RAM212r 4198
#define CMIC_LEDUP0_DATA_RAM213r 4199
#define CMIC_LEDUP0_DATA_RAM214r 4200
#define CMIC_LEDUP0_DATA_RAM215r 4201
#define CMIC_LEDUP0_DATA_RAM216r 4202
#define CMIC_LEDUP0_DATA_RAM217r 4203
#define CMIC_LEDUP0_DATA_RAM218r 4204
#define CMIC_LEDUP0_DATA_RAM219r 4205
#define CMIC_LEDUP0_DATA_RAM220r 4206
#define CMIC_LEDUP0_DATA_RAM221r 4207
#define CMIC_LEDUP0_DATA_RAM222r 4208
#define CMIC_LEDUP0_DATA_RAM223r 4209
#define CMIC_LEDUP0_DATA_RAM224r 4210
#define CMIC_LEDUP0_DATA_RAM225r 4211
#define CMIC_LEDUP0_DATA_RAM226r 4212
#define CMIC_LEDUP0_DATA_RAM227r 4213
#define CMIC_LEDUP0_DATA_RAM228r 4214
#define CMIC_LEDUP0_DATA_RAM229r 4215
#define CMIC_LEDUP0_DATA_RAM230r 4216
#define CMIC_LEDUP0_DATA_RAM231r 4217
#define CMIC_LEDUP0_DATA_RAM232r 4218
#define CMIC_LEDUP0_DATA_RAM233r 4219
#define CMIC_LEDUP0_DATA_RAM234r 4220
#define CMIC_LEDUP0_DATA_RAM235r 4221
#define CMIC_LEDUP0_DATA_RAM236r 4222
#define CMIC_LEDUP0_DATA_RAM237r 4223
#define CMIC_LEDUP0_DATA_RAM238r 4224
#define CMIC_LEDUP0_DATA_RAM239r 4225
#define CMIC_LEDUP0_DATA_RAM240r 4226
#define CMIC_LEDUP0_DATA_RAM241r 4227
#define CMIC_LEDUP0_DATA_RAM242r 4228
#define CMIC_LEDUP0_DATA_RAM243r 4229
#define CMIC_LEDUP0_DATA_RAM244r 4230
#define CMIC_LEDUP0_DATA_RAM245r 4231
#define CMIC_LEDUP0_DATA_RAM246r 4232
#define CMIC_LEDUP0_DATA_RAM247r 4233
#define CMIC_LEDUP0_DATA_RAM248r 4234
#define CMIC_LEDUP0_DATA_RAM249r 4235
#define CMIC_LEDUP0_DATA_RAM250r 4236
#define CMIC_LEDUP0_DATA_RAM251r 4237
#define CMIC_LEDUP0_DATA_RAM252r 4238
#define CMIC_LEDUP0_DATA_RAM253r 4239
#define CMIC_LEDUP0_DATA_RAM254r 4240
#define CMIC_LEDUP0_DATA_RAM255r 4241
#define CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r 4242
#define CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r 4243
#define CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r 4244
#define CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r 4245
#define CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r 4246
#define CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r 4247
#define CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r 4248
#define CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r 4249
#define CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r 4250
#define CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r 4251
#define CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r 4252
#define CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r 4253
#define CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r 4254
#define CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r 4255
#define CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r 4256
#define CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r 4257
#define CMIC_LEDUP0_PROGRAM_RAMr 4258
#define CMIC_LEDUP0_PROGRAM_RAM0r 4259
#define CMIC_LEDUP0_PROGRAM_RAM1r 4260
#define CMIC_LEDUP0_PROGRAM_RAM2r 4261
#define CMIC_LEDUP0_PROGRAM_RAM3r 4262
#define CMIC_LEDUP0_PROGRAM_RAM4r 4263
#define CMIC_LEDUP0_PROGRAM_RAM5r 4264
#define CMIC_LEDUP0_PROGRAM_RAM6r 4265
#define CMIC_LEDUP0_PROGRAM_RAM7r 4266
#define CMIC_LEDUP0_PROGRAM_RAM8r 4267
#define CMIC_LEDUP0_PROGRAM_RAM9r 4268
#define CMIC_LEDUP0_PROGRAM_RAM10r 4269
#define CMIC_LEDUP0_PROGRAM_RAM11r 4270
#define CMIC_LEDUP0_PROGRAM_RAM12r 4271
#define CMIC_LEDUP0_PROGRAM_RAM13r 4272
#define CMIC_LEDUP0_PROGRAM_RAM14r 4273
#define CMIC_LEDUP0_PROGRAM_RAM15r 4274
#define CMIC_LEDUP0_PROGRAM_RAM16r 4275
#define CMIC_LEDUP0_PROGRAM_RAM17r 4276
#define CMIC_LEDUP0_PROGRAM_RAM18r 4277
#define CMIC_LEDUP0_PROGRAM_RAM19r 4278
#define CMIC_LEDUP0_PROGRAM_RAM20r 4279
#define CMIC_LEDUP0_PROGRAM_RAM21r 4280
#define CMIC_LEDUP0_PROGRAM_RAM22r 4281
#define CMIC_LEDUP0_PROGRAM_RAM23r 4282
#define CMIC_LEDUP0_PROGRAM_RAM24r 4283
#define CMIC_LEDUP0_PROGRAM_RAM25r 4284
#define CMIC_LEDUP0_PROGRAM_RAM26r 4285
#define CMIC_LEDUP0_PROGRAM_RAM27r 4286
#define CMIC_LEDUP0_PROGRAM_RAM28r 4287
#define CMIC_LEDUP0_PROGRAM_RAM29r 4288
#define CMIC_LEDUP0_PROGRAM_RAM30r 4289
#define CMIC_LEDUP0_PROGRAM_RAM31r 4290
#define CMIC_LEDUP0_PROGRAM_RAM32r 4291
#define CMIC_LEDUP0_PROGRAM_RAM33r 4292
#define CMIC_LEDUP0_PROGRAM_RAM34r 4293
#define CMIC_LEDUP0_PROGRAM_RAM35r 4294
#define CMIC_LEDUP0_PROGRAM_RAM36r 4295
#define CMIC_LEDUP0_PROGRAM_RAM37r 4296
#define CMIC_LEDUP0_PROGRAM_RAM38r 4297
#define CMIC_LEDUP0_PROGRAM_RAM39r 4298
#define CMIC_LEDUP0_PROGRAM_RAM40r 4299
#define CMIC_LEDUP0_PROGRAM_RAM41r 4300
#define CMIC_LEDUP0_PROGRAM_RAM42r 4301
#define CMIC_LEDUP0_PROGRAM_RAM43r 4302
#define CMIC_LEDUP0_PROGRAM_RAM44r 4303
#define CMIC_LEDUP0_PROGRAM_RAM45r 4304
#define CMIC_LEDUP0_PROGRAM_RAM46r 4305
#define CMIC_LEDUP0_PROGRAM_RAM47r 4306
#define CMIC_LEDUP0_PROGRAM_RAM48r 4307
#define CMIC_LEDUP0_PROGRAM_RAM49r 4308
#define CMIC_LEDUP0_PROGRAM_RAM50r 4309
#define CMIC_LEDUP0_PROGRAM_RAM51r 4310
#define CMIC_LEDUP0_PROGRAM_RAM52r 4311
#define CMIC_LEDUP0_PROGRAM_RAM53r 4312
#define CMIC_LEDUP0_PROGRAM_RAM54r 4313
#define CMIC_LEDUP0_PROGRAM_RAM55r 4314
#define CMIC_LEDUP0_PROGRAM_RAM56r 4315
#define CMIC_LEDUP0_PROGRAM_RAM57r 4316
#define CMIC_LEDUP0_PROGRAM_RAM58r 4317
#define CMIC_LEDUP0_PROGRAM_RAM59r 4318
#define CMIC_LEDUP0_PROGRAM_RAM60r 4319
#define CMIC_LEDUP0_PROGRAM_RAM61r 4320
#define CMIC_LEDUP0_PROGRAM_RAM62r 4321
#define CMIC_LEDUP0_PROGRAM_RAM63r 4322
#define CMIC_LEDUP0_PROGRAM_RAM64r 4323
#define CMIC_LEDUP0_PROGRAM_RAM65r 4324
#define CMIC_LEDUP0_PROGRAM_RAM66r 4325
#define CMIC_LEDUP0_PROGRAM_RAM67r 4326
#define CMIC_LEDUP0_PROGRAM_RAM68r 4327
#define CMIC_LEDUP0_PROGRAM_RAM69r 4328
#define CMIC_LEDUP0_PROGRAM_RAM70r 4329
#define CMIC_LEDUP0_PROGRAM_RAM71r 4330
#define CMIC_LEDUP0_PROGRAM_RAM72r 4331
#define CMIC_LEDUP0_PROGRAM_RAM73r 4332
#define CMIC_LEDUP0_PROGRAM_RAM74r 4333
#define CMIC_LEDUP0_PROGRAM_RAM75r 4334
#define CMIC_LEDUP0_PROGRAM_RAM76r 4335
#define CMIC_LEDUP0_PROGRAM_RAM77r 4336
#define CMIC_LEDUP0_PROGRAM_RAM78r 4337
#define CMIC_LEDUP0_PROGRAM_RAM79r 4338
#define CMIC_LEDUP0_PROGRAM_RAM80r 4339
#define CMIC_LEDUP0_PROGRAM_RAM81r 4340
#define CMIC_LEDUP0_PROGRAM_RAM82r 4341
#define CMIC_LEDUP0_PROGRAM_RAM83r 4342
#define CMIC_LEDUP0_PROGRAM_RAM84r 4343
#define CMIC_LEDUP0_PROGRAM_RAM85r 4344
#define CMIC_LEDUP0_PROGRAM_RAM86r 4345
#define CMIC_LEDUP0_PROGRAM_RAM87r 4346
#define CMIC_LEDUP0_PROGRAM_RAM88r 4347
#define CMIC_LEDUP0_PROGRAM_RAM89r 4348
#define CMIC_LEDUP0_PROGRAM_RAM90r 4349
#define CMIC_LEDUP0_PROGRAM_RAM91r 4350
#define CMIC_LEDUP0_PROGRAM_RAM92r 4351
#define CMIC_LEDUP0_PROGRAM_RAM93r 4352
#define CMIC_LEDUP0_PROGRAM_RAM94r 4353
#define CMIC_LEDUP0_PROGRAM_RAM95r 4354
#define CMIC_LEDUP0_PROGRAM_RAM96r 4355
#define CMIC_LEDUP0_PROGRAM_RAM97r 4356
#define CMIC_LEDUP0_PROGRAM_RAM98r 4357
#define CMIC_LEDUP0_PROGRAM_RAM99r 4358
#define CMIC_LEDUP0_PROGRAM_RAM100r 4359
#define CMIC_LEDUP0_PROGRAM_RAM101r 4360
#define CMIC_LEDUP0_PROGRAM_RAM102r 4361
#define CMIC_LEDUP0_PROGRAM_RAM103r 4362
#define CMIC_LEDUP0_PROGRAM_RAM104r 4363
#define CMIC_LEDUP0_PROGRAM_RAM105r 4364
#define CMIC_LEDUP0_PROGRAM_RAM106r 4365
#define CMIC_LEDUP0_PROGRAM_RAM107r 4366
#define CMIC_LEDUP0_PROGRAM_RAM108r 4367
#define CMIC_LEDUP0_PROGRAM_RAM109r 4368
#define CMIC_LEDUP0_PROGRAM_RAM110r 4369
#define CMIC_LEDUP0_PROGRAM_RAM111r 4370
#define CMIC_LEDUP0_PROGRAM_RAM112r 4371
#define CMIC_LEDUP0_PROGRAM_RAM113r 4372
#define CMIC_LEDUP0_PROGRAM_RAM114r 4373
#define CMIC_LEDUP0_PROGRAM_RAM115r 4374
#define CMIC_LEDUP0_PROGRAM_RAM116r 4375
#define CMIC_LEDUP0_PROGRAM_RAM117r 4376
#define CMIC_LEDUP0_PROGRAM_RAM118r 4377
#define CMIC_LEDUP0_PROGRAM_RAM119r 4378
#define CMIC_LEDUP0_PROGRAM_RAM120r 4379
#define CMIC_LEDUP0_PROGRAM_RAM121r 4380
#define CMIC_LEDUP0_PROGRAM_RAM122r 4381
#define CMIC_LEDUP0_PROGRAM_RAM123r 4382
#define CMIC_LEDUP0_PROGRAM_RAM124r 4383
#define CMIC_LEDUP0_PROGRAM_RAM125r 4384
#define CMIC_LEDUP0_PROGRAM_RAM126r 4385
#define CMIC_LEDUP0_PROGRAM_RAM127r 4386
#define CMIC_LEDUP0_PROGRAM_RAM128r 4387
#define CMIC_LEDUP0_PROGRAM_RAM129r 4388
#define CMIC_LEDUP0_PROGRAM_RAM130r 4389
#define CMIC_LEDUP0_PROGRAM_RAM131r 4390
#define CMIC_LEDUP0_PROGRAM_RAM132r 4391
#define CMIC_LEDUP0_PROGRAM_RAM133r 4392
#define CMIC_LEDUP0_PROGRAM_RAM134r 4393
#define CMIC_LEDUP0_PROGRAM_RAM135r 4394
#define CMIC_LEDUP0_PROGRAM_RAM136r 4395
#define CMIC_LEDUP0_PROGRAM_RAM137r 4396
#define CMIC_LEDUP0_PROGRAM_RAM138r 4397
#define CMIC_LEDUP0_PROGRAM_RAM139r 4398
#define CMIC_LEDUP0_PROGRAM_RAM140r 4399
#define CMIC_LEDUP0_PROGRAM_RAM141r 4400
#define CMIC_LEDUP0_PROGRAM_RAM142r 4401
#define CMIC_LEDUP0_PROGRAM_RAM143r 4402
#define CMIC_LEDUP0_PROGRAM_RAM144r 4403
#define CMIC_LEDUP0_PROGRAM_RAM145r 4404
#define CMIC_LEDUP0_PROGRAM_RAM146r 4405
#define CMIC_LEDUP0_PROGRAM_RAM147r 4406
#define CMIC_LEDUP0_PROGRAM_RAM148r 4407
#define CMIC_LEDUP0_PROGRAM_RAM149r 4408
#define CMIC_LEDUP0_PROGRAM_RAM150r 4409
#define CMIC_LEDUP0_PROGRAM_RAM151r 4410
#define CMIC_LEDUP0_PROGRAM_RAM152r 4411
#define CMIC_LEDUP0_PROGRAM_RAM153r 4412
#define CMIC_LEDUP0_PROGRAM_RAM154r 4413
#define CMIC_LEDUP0_PROGRAM_RAM155r 4414
#define CMIC_LEDUP0_PROGRAM_RAM156r 4415
#define CMIC_LEDUP0_PROGRAM_RAM157r 4416
#define CMIC_LEDUP0_PROGRAM_RAM158r 4417
#define CMIC_LEDUP0_PROGRAM_RAM159r 4418
#define CMIC_LEDUP0_PROGRAM_RAM160r 4419
#define CMIC_LEDUP0_PROGRAM_RAM161r 4420
#define CMIC_LEDUP0_PROGRAM_RAM162r 4421
#define CMIC_LEDUP0_PROGRAM_RAM163r 4422
#define CMIC_LEDUP0_PROGRAM_RAM164r 4423
#define CMIC_LEDUP0_PROGRAM_RAM165r 4424
#define CMIC_LEDUP0_PROGRAM_RAM166r 4425
#define CMIC_LEDUP0_PROGRAM_RAM167r 4426
#define CMIC_LEDUP0_PROGRAM_RAM168r 4427
#define CMIC_LEDUP0_PROGRAM_RAM169r 4428
#define CMIC_LEDUP0_PROGRAM_RAM170r 4429
#define CMIC_LEDUP0_PROGRAM_RAM171r 4430
#define CMIC_LEDUP0_PROGRAM_RAM172r 4431
#define CMIC_LEDUP0_PROGRAM_RAM173r 4432
#define CMIC_LEDUP0_PROGRAM_RAM174r 4433
#define CMIC_LEDUP0_PROGRAM_RAM175r 4434
#define CMIC_LEDUP0_PROGRAM_RAM176r 4435
#define CMIC_LEDUP0_PROGRAM_RAM177r 4436
#define CMIC_LEDUP0_PROGRAM_RAM178r 4437
#define CMIC_LEDUP0_PROGRAM_RAM179r 4438
#define CMIC_LEDUP0_PROGRAM_RAM180r 4439
#define CMIC_LEDUP0_PROGRAM_RAM181r 4440
#define CMIC_LEDUP0_PROGRAM_RAM182r 4441
#define CMIC_LEDUP0_PROGRAM_RAM183r 4442
#define CMIC_LEDUP0_PROGRAM_RAM184r 4443
#define CMIC_LEDUP0_PROGRAM_RAM185r 4444
#define CMIC_LEDUP0_PROGRAM_RAM186r 4445
#define CMIC_LEDUP0_PROGRAM_RAM187r 4446
#define CMIC_LEDUP0_PROGRAM_RAM188r 4447
#define CMIC_LEDUP0_PROGRAM_RAM189r 4448
#define CMIC_LEDUP0_PROGRAM_RAM190r 4449
#define CMIC_LEDUP0_PROGRAM_RAM191r 4450
#define CMIC_LEDUP0_PROGRAM_RAM192r 4451
#define CMIC_LEDUP0_PROGRAM_RAM193r 4452
#define CMIC_LEDUP0_PROGRAM_RAM194r 4453
#define CMIC_LEDUP0_PROGRAM_RAM195r 4454
#define CMIC_LEDUP0_PROGRAM_RAM196r 4455
#define CMIC_LEDUP0_PROGRAM_RAM197r 4456
#define CMIC_LEDUP0_PROGRAM_RAM198r 4457
#define CMIC_LEDUP0_PROGRAM_RAM199r 4458
#define CMIC_LEDUP0_PROGRAM_RAM200r 4459
#define CMIC_LEDUP0_PROGRAM_RAM201r 4460
#define CMIC_LEDUP0_PROGRAM_RAM202r 4461
#define CMIC_LEDUP0_PROGRAM_RAM203r 4462
#define CMIC_LEDUP0_PROGRAM_RAM204r 4463
#define CMIC_LEDUP0_PROGRAM_RAM205r 4464
#define CMIC_LEDUP0_PROGRAM_RAM206r 4465
#define CMIC_LEDUP0_PROGRAM_RAM207r 4466
#define CMIC_LEDUP0_PROGRAM_RAM208r 4467
#define CMIC_LEDUP0_PROGRAM_RAM209r 4468
#define CMIC_LEDUP0_PROGRAM_RAM210r 4469
#define CMIC_LEDUP0_PROGRAM_RAM211r 4470
#define CMIC_LEDUP0_PROGRAM_RAM212r 4471
#define CMIC_LEDUP0_PROGRAM_RAM213r 4472
#define CMIC_LEDUP0_PROGRAM_RAM214r 4473
#define CMIC_LEDUP0_PROGRAM_RAM215r 4474
#define CMIC_LEDUP0_PROGRAM_RAM216r 4475
#define CMIC_LEDUP0_PROGRAM_RAM217r 4476
#define CMIC_LEDUP0_PROGRAM_RAM218r 4477
#define CMIC_LEDUP0_PROGRAM_RAM219r 4478
#define CMIC_LEDUP0_PROGRAM_RAM220r 4479
#define CMIC_LEDUP0_PROGRAM_RAM221r 4480
#define CMIC_LEDUP0_PROGRAM_RAM222r 4481
#define CMIC_LEDUP0_PROGRAM_RAM223r 4482
#define CMIC_LEDUP0_PROGRAM_RAM224r 4483
#define CMIC_LEDUP0_PROGRAM_RAM225r 4484
#define CMIC_LEDUP0_PROGRAM_RAM226r 4485
#define CMIC_LEDUP0_PROGRAM_RAM227r 4486
#define CMIC_LEDUP0_PROGRAM_RAM228r 4487
#define CMIC_LEDUP0_PROGRAM_RAM229r 4488
#define CMIC_LEDUP0_PROGRAM_RAM230r 4489
#define CMIC_LEDUP0_PROGRAM_RAM231r 4490
#define CMIC_LEDUP0_PROGRAM_RAM232r 4491
#define CMIC_LEDUP0_PROGRAM_RAM233r 4492
#define CMIC_LEDUP0_PROGRAM_RAM234r 4493
#define CMIC_LEDUP0_PROGRAM_RAM235r 4494
#define CMIC_LEDUP0_PROGRAM_RAM236r 4495
#define CMIC_LEDUP0_PROGRAM_RAM237r 4496
#define CMIC_LEDUP0_PROGRAM_RAM238r 4497
#define CMIC_LEDUP0_PROGRAM_RAM239r 4498
#define CMIC_LEDUP0_PROGRAM_RAM240r 4499
#define CMIC_LEDUP0_PROGRAM_RAM241r 4500
#define CMIC_LEDUP0_PROGRAM_RAM242r 4501
#define CMIC_LEDUP0_PROGRAM_RAM243r 4502
#define CMIC_LEDUP0_PROGRAM_RAM244r 4503
#define CMIC_LEDUP0_PROGRAM_RAM245r 4504
#define CMIC_LEDUP0_PROGRAM_RAM246r 4505
#define CMIC_LEDUP0_PROGRAM_RAM247r 4506
#define CMIC_LEDUP0_PROGRAM_RAM248r 4507
#define CMIC_LEDUP0_PROGRAM_RAM249r 4508
#define CMIC_LEDUP0_PROGRAM_RAM250r 4509
#define CMIC_LEDUP0_PROGRAM_RAM251r 4510
#define CMIC_LEDUP0_PROGRAM_RAM252r 4511
#define CMIC_LEDUP0_PROGRAM_RAM253r 4512
#define CMIC_LEDUP0_PROGRAM_RAM254r 4513
#define CMIC_LEDUP0_PROGRAM_RAM255r 4514
#define CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr 4515
#define CMIC_LEDUP0_SCANOUT_COUNT_UPPERr 4516
#define CMIC_LEDUP0_STATUSr 4517
#define CMIC_LEDUP0_TM_CONTROLr 4518
#define CMIC_LEDUP1_CLK_PARAMSr 4519
#define CMIC_LEDUP1_CTRLr 4520
#define CMIC_LEDUP1_DATA_RAMr 4521
#define CMIC_LEDUP1_DATA_RAM0r 4522
#define CMIC_LEDUP1_DATA_RAM1r 4523
#define CMIC_LEDUP1_DATA_RAM2r 4524
#define CMIC_LEDUP1_DATA_RAM3r 4525
#define CMIC_LEDUP1_DATA_RAM4r 4526
#define CMIC_LEDUP1_DATA_RAM5r 4527
#define CMIC_LEDUP1_DATA_RAM6r 4528
#define CMIC_LEDUP1_DATA_RAM7r 4529
#define CMIC_LEDUP1_DATA_RAM8r 4530
#define CMIC_LEDUP1_DATA_RAM9r 4531
#define CMIC_LEDUP1_DATA_RAM10r 4532
#define CMIC_LEDUP1_DATA_RAM11r 4533
#define CMIC_LEDUP1_DATA_RAM12r 4534
#define CMIC_LEDUP1_DATA_RAM13r 4535
#define CMIC_LEDUP1_DATA_RAM14r 4536
#define CMIC_LEDUP1_DATA_RAM15r 4537
#define CMIC_LEDUP1_DATA_RAM16r 4538
#define CMIC_LEDUP1_DATA_RAM17r 4539
#define CMIC_LEDUP1_DATA_RAM18r 4540
#define CMIC_LEDUP1_DATA_RAM19r 4541
#define CMIC_LEDUP1_DATA_RAM20r 4542
#define CMIC_LEDUP1_DATA_RAM21r 4543
#define CMIC_LEDUP1_DATA_RAM22r 4544
#define CMIC_LEDUP1_DATA_RAM23r 4545
#define CMIC_LEDUP1_DATA_RAM24r 4546
#define CMIC_LEDUP1_DATA_RAM25r 4547
#define CMIC_LEDUP1_DATA_RAM26r 4548
#define CMIC_LEDUP1_DATA_RAM27r 4549
#define CMIC_LEDUP1_DATA_RAM28r 4550
#define CMIC_LEDUP1_DATA_RAM29r 4551
#define CMIC_LEDUP1_DATA_RAM30r 4552
#define CMIC_LEDUP1_DATA_RAM31r 4553
#define CMIC_LEDUP1_DATA_RAM32r 4554
#define CMIC_LEDUP1_DATA_RAM33r 4555
#define CMIC_LEDUP1_DATA_RAM34r 4556
#define CMIC_LEDUP1_DATA_RAM35r 4557
#define CMIC_LEDUP1_DATA_RAM36r 4558
#define CMIC_LEDUP1_DATA_RAM37r 4559
#define CMIC_LEDUP1_DATA_RAM38r 4560
#define CMIC_LEDUP1_DATA_RAM39r 4561
#define CMIC_LEDUP1_DATA_RAM40r 4562
#define CMIC_LEDUP1_DATA_RAM41r 4563
#define CMIC_LEDUP1_DATA_RAM42r 4564
#define CMIC_LEDUP1_DATA_RAM43r 4565
#define CMIC_LEDUP1_DATA_RAM44r 4566
#define CMIC_LEDUP1_DATA_RAM45r 4567
#define CMIC_LEDUP1_DATA_RAM46r 4568
#define CMIC_LEDUP1_DATA_RAM47r 4569
#define CMIC_LEDUP1_DATA_RAM48r 4570
#define CMIC_LEDUP1_DATA_RAM49r 4571
#define CMIC_LEDUP1_DATA_RAM50r 4572
#define CMIC_LEDUP1_DATA_RAM51r 4573
#define CMIC_LEDUP1_DATA_RAM52r 4574
#define CMIC_LEDUP1_DATA_RAM53r 4575
#define CMIC_LEDUP1_DATA_RAM54r 4576
#define CMIC_LEDUP1_DATA_RAM55r 4577
#define CMIC_LEDUP1_DATA_RAM56r 4578
#define CMIC_LEDUP1_DATA_RAM57r 4579
#define CMIC_LEDUP1_DATA_RAM58r 4580
#define CMIC_LEDUP1_DATA_RAM59r 4581
#define CMIC_LEDUP1_DATA_RAM60r 4582
#define CMIC_LEDUP1_DATA_RAM61r 4583
#define CMIC_LEDUP1_DATA_RAM62r 4584
#define CMIC_LEDUP1_DATA_RAM63r 4585
#define CMIC_LEDUP1_DATA_RAM64r 4586
#define CMIC_LEDUP1_DATA_RAM65r 4587
#define CMIC_LEDUP1_DATA_RAM66r 4588
#define CMIC_LEDUP1_DATA_RAM67r 4589
#define CMIC_LEDUP1_DATA_RAM68r 4590
#define CMIC_LEDUP1_DATA_RAM69r 4591
#define CMIC_LEDUP1_DATA_RAM70r 4592
#define CMIC_LEDUP1_DATA_RAM71r 4593
#define CMIC_LEDUP1_DATA_RAM72r 4594
#define CMIC_LEDUP1_DATA_RAM73r 4595
#define CMIC_LEDUP1_DATA_RAM74r 4596
#define CMIC_LEDUP1_DATA_RAM75r 4597
#define CMIC_LEDUP1_DATA_RAM76r 4598
#define CMIC_LEDUP1_DATA_RAM77r 4599
#define CMIC_LEDUP1_DATA_RAM78r 4600
#define CMIC_LEDUP1_DATA_RAM79r 4601
#define CMIC_LEDUP1_DATA_RAM80r 4602
#define CMIC_LEDUP1_DATA_RAM81r 4603
#define CMIC_LEDUP1_DATA_RAM82r 4604
#define CMIC_LEDUP1_DATA_RAM83r 4605
#define CMIC_LEDUP1_DATA_RAM84r 4606
#define CMIC_LEDUP1_DATA_RAM85r 4607
#define CMIC_LEDUP1_DATA_RAM86r 4608
#define CMIC_LEDUP1_DATA_RAM87r 4609
#define CMIC_LEDUP1_DATA_RAM88r 4610
#define CMIC_LEDUP1_DATA_RAM89r 4611
#define CMIC_LEDUP1_DATA_RAM90r 4612
#define CMIC_LEDUP1_DATA_RAM91r 4613
#define CMIC_LEDUP1_DATA_RAM92r 4614
#define CMIC_LEDUP1_DATA_RAM93r 4615
#define CMIC_LEDUP1_DATA_RAM94r 4616
#define CMIC_LEDUP1_DATA_RAM95r 4617
#define CMIC_LEDUP1_DATA_RAM96r 4618
#define CMIC_LEDUP1_DATA_RAM97r 4619
#define CMIC_LEDUP1_DATA_RAM98r 4620
#define CMIC_LEDUP1_DATA_RAM99r 4621
#define CMIC_LEDUP1_DATA_RAM100r 4622
#define CMIC_LEDUP1_DATA_RAM101r 4623
#define CMIC_LEDUP1_DATA_RAM102r 4624
#define CMIC_LEDUP1_DATA_RAM103r 4625
#define CMIC_LEDUP1_DATA_RAM104r 4626
#define CMIC_LEDUP1_DATA_RAM105r 4627
#define CMIC_LEDUP1_DATA_RAM106r 4628
#define CMIC_LEDUP1_DATA_RAM107r 4629
#define CMIC_LEDUP1_DATA_RAM108r 4630
#define CMIC_LEDUP1_DATA_RAM109r 4631
#define CMIC_LEDUP1_DATA_RAM110r 4632
#define CMIC_LEDUP1_DATA_RAM111r 4633
#define CMIC_LEDUP1_DATA_RAM112r 4634
#define CMIC_LEDUP1_DATA_RAM113r 4635
#define CMIC_LEDUP1_DATA_RAM114r 4636
#define CMIC_LEDUP1_DATA_RAM115r 4637
#define CMIC_LEDUP1_DATA_RAM116r 4638
#define CMIC_LEDUP1_DATA_RAM117r 4639
#define CMIC_LEDUP1_DATA_RAM118r 4640
#define CMIC_LEDUP1_DATA_RAM119r 4641
#define CMIC_LEDUP1_DATA_RAM120r 4642
#define CMIC_LEDUP1_DATA_RAM121r 4643
#define CMIC_LEDUP1_DATA_RAM122r 4644
#define CMIC_LEDUP1_DATA_RAM123r 4645
#define CMIC_LEDUP1_DATA_RAM124r 4646
#define CMIC_LEDUP1_DATA_RAM125r 4647
#define CMIC_LEDUP1_DATA_RAM126r 4648
#define CMIC_LEDUP1_DATA_RAM127r 4649
#define CMIC_LEDUP1_DATA_RAM128r 4650
#define CMIC_LEDUP1_DATA_RAM129r 4651
#define CMIC_LEDUP1_DATA_RAM130r 4652
#define CMIC_LEDUP1_DATA_RAM131r 4653
#define CMIC_LEDUP1_DATA_RAM132r 4654
#define CMIC_LEDUP1_DATA_RAM133r 4655
#define CMIC_LEDUP1_DATA_RAM134r 4656
#define CMIC_LEDUP1_DATA_RAM135r 4657
#define CMIC_LEDUP1_DATA_RAM136r 4658
#define CMIC_LEDUP1_DATA_RAM137r 4659
#define CMIC_LEDUP1_DATA_RAM138r 4660
#define CMIC_LEDUP1_DATA_RAM139r 4661
#define CMIC_LEDUP1_DATA_RAM140r 4662
#define CMIC_LEDUP1_DATA_RAM141r 4663
#define CMIC_LEDUP1_DATA_RAM142r 4664
#define CMIC_LEDUP1_DATA_RAM143r 4665
#define CMIC_LEDUP1_DATA_RAM144r 4666
#define CMIC_LEDUP1_DATA_RAM145r 4667
#define CMIC_LEDUP1_DATA_RAM146r 4668
#define CMIC_LEDUP1_DATA_RAM147r 4669
#define CMIC_LEDUP1_DATA_RAM148r 4670
#define CMIC_LEDUP1_DATA_RAM149r 4671
#define CMIC_LEDUP1_DATA_RAM150r 4672
#define CMIC_LEDUP1_DATA_RAM151r 4673
#define CMIC_LEDUP1_DATA_RAM152r 4674
#define CMIC_LEDUP1_DATA_RAM153r 4675
#define CMIC_LEDUP1_DATA_RAM154r 4676
#define CMIC_LEDUP1_DATA_RAM155r 4677
#define CMIC_LEDUP1_DATA_RAM156r 4678
#define CMIC_LEDUP1_DATA_RAM157r 4679
#define CMIC_LEDUP1_DATA_RAM158r 4680
#define CMIC_LEDUP1_DATA_RAM159r 4681
#define CMIC_LEDUP1_DATA_RAM160r 4682
#define CMIC_LEDUP1_DATA_RAM161r 4683
#define CMIC_LEDUP1_DATA_RAM162r 4684
#define CMIC_LEDUP1_DATA_RAM163r 4685
#define CMIC_LEDUP1_DATA_RAM164r 4686
#define CMIC_LEDUP1_DATA_RAM165r 4687
#define CMIC_LEDUP1_DATA_RAM166r 4688
#define CMIC_LEDUP1_DATA_RAM167r 4689
#define CMIC_LEDUP1_DATA_RAM168r 4690
#define CMIC_LEDUP1_DATA_RAM169r 4691
#define CMIC_LEDUP1_DATA_RAM170r 4692
#define CMIC_LEDUP1_DATA_RAM171r 4693
#define CMIC_LEDUP1_DATA_RAM172r 4694
#define CMIC_LEDUP1_DATA_RAM173r 4695
#define CMIC_LEDUP1_DATA_RAM174r 4696
#define CMIC_LEDUP1_DATA_RAM175r 4697
#define CMIC_LEDUP1_DATA_RAM176r 4698
#define CMIC_LEDUP1_DATA_RAM177r 4699
#define CMIC_LEDUP1_DATA_RAM178r 4700
#define CMIC_LEDUP1_DATA_RAM179r 4701
#define CMIC_LEDUP1_DATA_RAM180r 4702
#define CMIC_LEDUP1_DATA_RAM181r 4703
#define CMIC_LEDUP1_DATA_RAM182r 4704
#define CMIC_LEDUP1_DATA_RAM183r 4705
#define CMIC_LEDUP1_DATA_RAM184r 4706
#define CMIC_LEDUP1_DATA_RAM185r 4707
#define CMIC_LEDUP1_DATA_RAM186r 4708
#define CMIC_LEDUP1_DATA_RAM187r 4709
#define CMIC_LEDUP1_DATA_RAM188r 4710
#define CMIC_LEDUP1_DATA_RAM189r 4711
#define CMIC_LEDUP1_DATA_RAM190r 4712
#define CMIC_LEDUP1_DATA_RAM191r 4713
#define CMIC_LEDUP1_DATA_RAM192r 4714
#define CMIC_LEDUP1_DATA_RAM193r 4715
#define CMIC_LEDUP1_DATA_RAM194r 4716
#define CMIC_LEDUP1_DATA_RAM195r 4717
#define CMIC_LEDUP1_DATA_RAM196r 4718
#define CMIC_LEDUP1_DATA_RAM197r 4719
#define CMIC_LEDUP1_DATA_RAM198r 4720
#define CMIC_LEDUP1_DATA_RAM199r 4721
#define CMIC_LEDUP1_DATA_RAM200r 4722
#define CMIC_LEDUP1_DATA_RAM201r 4723
#define CMIC_LEDUP1_DATA_RAM202r 4724
#define CMIC_LEDUP1_DATA_RAM203r 4725
#define CMIC_LEDUP1_DATA_RAM204r 4726
#define CMIC_LEDUP1_DATA_RAM205r 4727
#define CMIC_LEDUP1_DATA_RAM206r 4728
#define CMIC_LEDUP1_DATA_RAM207r 4729
#define CMIC_LEDUP1_DATA_RAM208r 4730
#define CMIC_LEDUP1_DATA_RAM209r 4731
#define CMIC_LEDUP1_DATA_RAM210r 4732
#define CMIC_LEDUP1_DATA_RAM211r 4733
#define CMIC_LEDUP1_DATA_RAM212r 4734
#define CMIC_LEDUP1_DATA_RAM213r 4735
#define CMIC_LEDUP1_DATA_RAM214r 4736
#define CMIC_LEDUP1_DATA_RAM215r 4737
#define CMIC_LEDUP1_DATA_RAM216r 4738
#define CMIC_LEDUP1_DATA_RAM217r 4739
#define CMIC_LEDUP1_DATA_RAM218r 4740
#define CMIC_LEDUP1_DATA_RAM219r 4741
#define CMIC_LEDUP1_DATA_RAM220r 4742
#define CMIC_LEDUP1_DATA_RAM221r 4743
#define CMIC_LEDUP1_DATA_RAM222r 4744
#define CMIC_LEDUP1_DATA_RAM223r 4745
#define CMIC_LEDUP1_DATA_RAM224r 4746
#define CMIC_LEDUP1_DATA_RAM225r 4747
#define CMIC_LEDUP1_DATA_RAM226r 4748
#define CMIC_LEDUP1_DATA_RAM227r 4749
#define CMIC_LEDUP1_DATA_RAM228r 4750
#define CMIC_LEDUP1_DATA_RAM229r 4751
#define CMIC_LEDUP1_DATA_RAM230r 4752
#define CMIC_LEDUP1_DATA_RAM231r 4753
#define CMIC_LEDUP1_DATA_RAM232r 4754
#define CMIC_LEDUP1_DATA_RAM233r 4755
#define CMIC_LEDUP1_DATA_RAM234r 4756
#define CMIC_LEDUP1_DATA_RAM235r 4757
#define CMIC_LEDUP1_DATA_RAM236r 4758
#define CMIC_LEDUP1_DATA_RAM237r 4759
#define CMIC_LEDUP1_DATA_RAM238r 4760
#define CMIC_LEDUP1_DATA_RAM239r 4761
#define CMIC_LEDUP1_DATA_RAM240r 4762
#define CMIC_LEDUP1_DATA_RAM241r 4763
#define CMIC_LEDUP1_DATA_RAM242r 4764
#define CMIC_LEDUP1_DATA_RAM243r 4765
#define CMIC_LEDUP1_DATA_RAM244r 4766
#define CMIC_LEDUP1_DATA_RAM245r 4767
#define CMIC_LEDUP1_DATA_RAM246r 4768
#define CMIC_LEDUP1_DATA_RAM247r 4769
#define CMIC_LEDUP1_DATA_RAM248r 4770
#define CMIC_LEDUP1_DATA_RAM249r 4771
#define CMIC_LEDUP1_DATA_RAM250r 4772
#define CMIC_LEDUP1_DATA_RAM251r 4773
#define CMIC_LEDUP1_DATA_RAM252r 4774
#define CMIC_LEDUP1_DATA_RAM253r 4775
#define CMIC_LEDUP1_DATA_RAM254r 4776
#define CMIC_LEDUP1_DATA_RAM255r 4777
#define CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r 4778
#define CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r 4779
#define CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r 4780
#define CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r 4781
#define CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r 4782
#define CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r 4783
#define CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r 4784
#define CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r 4785
#define CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r 4786
#define CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r 4787
#define CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r 4788
#define CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r 4789
#define CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r 4790
#define CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r 4791
#define CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r 4792
#define CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r 4793
#define CMIC_LEDUP1_PROGRAM_RAMr 4794
#define CMIC_LEDUP1_PROGRAM_RAM0r 4795
#define CMIC_LEDUP1_PROGRAM_RAM1r 4796
#define CMIC_LEDUP1_PROGRAM_RAM2r 4797
#define CMIC_LEDUP1_PROGRAM_RAM3r 4798
#define CMIC_LEDUP1_PROGRAM_RAM4r 4799
#define CMIC_LEDUP1_PROGRAM_RAM5r 4800
#define CMIC_LEDUP1_PROGRAM_RAM6r 4801
#define CMIC_LEDUP1_PROGRAM_RAM7r 4802
#define CMIC_LEDUP1_PROGRAM_RAM8r 4803
#define CMIC_LEDUP1_PROGRAM_RAM9r 4804
#define CMIC_LEDUP1_PROGRAM_RAM10r 4805
#define CMIC_LEDUP1_PROGRAM_RAM11r 4806
#define CMIC_LEDUP1_PROGRAM_RAM12r 4807
#define CMIC_LEDUP1_PROGRAM_RAM13r 4808
#define CMIC_LEDUP1_PROGRAM_RAM14r 4809
#define CMIC_LEDUP1_PROGRAM_RAM15r 4810
#define CMIC_LEDUP1_PROGRAM_RAM16r 4811
#define CMIC_LEDUP1_PROGRAM_RAM17r 4812
#define CMIC_LEDUP1_PROGRAM_RAM18r 4813
#define CMIC_LEDUP1_PROGRAM_RAM19r 4814
#define CMIC_LEDUP1_PROGRAM_RAM20r 4815
#define CMIC_LEDUP1_PROGRAM_RAM21r 4816
#define CMIC_LEDUP1_PROGRAM_RAM22r 4817
#define CMIC_LEDUP1_PROGRAM_RAM23r 4818
#define CMIC_LEDUP1_PROGRAM_RAM24r 4819
#define CMIC_LEDUP1_PROGRAM_RAM25r 4820
#define CMIC_LEDUP1_PROGRAM_RAM26r 4821
#define CMIC_LEDUP1_PROGRAM_RAM27r 4822
#define CMIC_LEDUP1_PROGRAM_RAM28r 4823
#define CMIC_LEDUP1_PROGRAM_RAM29r 4824
#define CMIC_LEDUP1_PROGRAM_RAM30r 4825
#define CMIC_LEDUP1_PROGRAM_RAM31r 4826
#define CMIC_LEDUP1_PROGRAM_RAM32r 4827
#define CMIC_LEDUP1_PROGRAM_RAM33r 4828
#define CMIC_LEDUP1_PROGRAM_RAM34r 4829
#define CMIC_LEDUP1_PROGRAM_RAM35r 4830
#define CMIC_LEDUP1_PROGRAM_RAM36r 4831
#define CMIC_LEDUP1_PROGRAM_RAM37r 4832
#define CMIC_LEDUP1_PROGRAM_RAM38r 4833
#define CMIC_LEDUP1_PROGRAM_RAM39r 4834
#define CMIC_LEDUP1_PROGRAM_RAM40r 4835
#define CMIC_LEDUP1_PROGRAM_RAM41r 4836
#define CMIC_LEDUP1_PROGRAM_RAM42r 4837
#define CMIC_LEDUP1_PROGRAM_RAM43r 4838
#define CMIC_LEDUP1_PROGRAM_RAM44r 4839
#define CMIC_LEDUP1_PROGRAM_RAM45r 4840
#define CMIC_LEDUP1_PROGRAM_RAM46r 4841
#define CMIC_LEDUP1_PROGRAM_RAM47r 4842
#define CMIC_LEDUP1_PROGRAM_RAM48r 4843
#define CMIC_LEDUP1_PROGRAM_RAM49r 4844
#define CMIC_LEDUP1_PROGRAM_RAM50r 4845
#define CMIC_LEDUP1_PROGRAM_RAM51r 4846
#define CMIC_LEDUP1_PROGRAM_RAM52r 4847
#define CMIC_LEDUP1_PROGRAM_RAM53r 4848
#define CMIC_LEDUP1_PROGRAM_RAM54r 4849
#define CMIC_LEDUP1_PROGRAM_RAM55r 4850
#define CMIC_LEDUP1_PROGRAM_RAM56r 4851
#define CMIC_LEDUP1_PROGRAM_RAM57r 4852
#define CMIC_LEDUP1_PROGRAM_RAM58r 4853
#define CMIC_LEDUP1_PROGRAM_RAM59r 4854
#define CMIC_LEDUP1_PROGRAM_RAM60r 4855
#define CMIC_LEDUP1_PROGRAM_RAM61r 4856
#define CMIC_LEDUP1_PROGRAM_RAM62r 4857
#define CMIC_LEDUP1_PROGRAM_RAM63r 4858
#define CMIC_LEDUP1_PROGRAM_RAM64r 4859
#define CMIC_LEDUP1_PROGRAM_RAM65r 4860
#define CMIC_LEDUP1_PROGRAM_RAM66r 4861
#define CMIC_LEDUP1_PROGRAM_RAM67r 4862
#define CMIC_LEDUP1_PROGRAM_RAM68r 4863
#define CMIC_LEDUP1_PROGRAM_RAM69r 4864
#define CMIC_LEDUP1_PROGRAM_RAM70r 4865
#define CMIC_LEDUP1_PROGRAM_RAM71r 4866
#define CMIC_LEDUP1_PROGRAM_RAM72r 4867
#define CMIC_LEDUP1_PROGRAM_RAM73r 4868
#define CMIC_LEDUP1_PROGRAM_RAM74r 4869
#define CMIC_LEDUP1_PROGRAM_RAM75r 4870
#define CMIC_LEDUP1_PROGRAM_RAM76r 4871
#define CMIC_LEDUP1_PROGRAM_RAM77r 4872
#define CMIC_LEDUP1_PROGRAM_RAM78r 4873
#define CMIC_LEDUP1_PROGRAM_RAM79r 4874
#define CMIC_LEDUP1_PROGRAM_RAM80r 4875
#define CMIC_LEDUP1_PROGRAM_RAM81r 4876
#define CMIC_LEDUP1_PROGRAM_RAM82r 4877
#define CMIC_LEDUP1_PROGRAM_RAM83r 4878
#define CMIC_LEDUP1_PROGRAM_RAM84r 4879
#define CMIC_LEDUP1_PROGRAM_RAM85r 4880
#define CMIC_LEDUP1_PROGRAM_RAM86r 4881
#define CMIC_LEDUP1_PROGRAM_RAM87r 4882
#define CMIC_LEDUP1_PROGRAM_RAM88r 4883
#define CMIC_LEDUP1_PROGRAM_RAM89r 4884
#define CMIC_LEDUP1_PROGRAM_RAM90r 4885
#define CMIC_LEDUP1_PROGRAM_RAM91r 4886
#define CMIC_LEDUP1_PROGRAM_RAM92r 4887
#define CMIC_LEDUP1_PROGRAM_RAM93r 4888
#define CMIC_LEDUP1_PROGRAM_RAM94r 4889
#define CMIC_LEDUP1_PROGRAM_RAM95r 4890
#define CMIC_LEDUP1_PROGRAM_RAM96r 4891
#define CMIC_LEDUP1_PROGRAM_RAM97r 4892
#define CMIC_LEDUP1_PROGRAM_RAM98r 4893
#define CMIC_LEDUP1_PROGRAM_RAM99r 4894
#define CMIC_LEDUP1_PROGRAM_RAM100r 4895
#define CMIC_LEDUP1_PROGRAM_RAM101r 4896
#define CMIC_LEDUP1_PROGRAM_RAM102r 4897
#define CMIC_LEDUP1_PROGRAM_RAM103r 4898
#define CMIC_LEDUP1_PROGRAM_RAM104r 4899
#define CMIC_LEDUP1_PROGRAM_RAM105r 4900
#define CMIC_LEDUP1_PROGRAM_RAM106r 4901
#define CMIC_LEDUP1_PROGRAM_RAM107r 4902
#define CMIC_LEDUP1_PROGRAM_RAM108r 4903
#define CMIC_LEDUP1_PROGRAM_RAM109r 4904
#define CMIC_LEDUP1_PROGRAM_RAM110r 4905
#define CMIC_LEDUP1_PROGRAM_RAM111r 4906
#define CMIC_LEDUP1_PROGRAM_RAM112r 4907
#define CMIC_LEDUP1_PROGRAM_RAM113r 4908
#define CMIC_LEDUP1_PROGRAM_RAM114r 4909
#define CMIC_LEDUP1_PROGRAM_RAM115r 4910
#define CMIC_LEDUP1_PROGRAM_RAM116r 4911
#define CMIC_LEDUP1_PROGRAM_RAM117r 4912
#define CMIC_LEDUP1_PROGRAM_RAM118r 4913
#define CMIC_LEDUP1_PROGRAM_RAM119r 4914
#define CMIC_LEDUP1_PROGRAM_RAM120r 4915
#define CMIC_LEDUP1_PROGRAM_RAM121r 4916
#define CMIC_LEDUP1_PROGRAM_RAM122r 4917
#define CMIC_LEDUP1_PROGRAM_RAM123r 4918
#define CMIC_LEDUP1_PROGRAM_RAM124r 4919
#define CMIC_LEDUP1_PROGRAM_RAM125r 4920
#define CMIC_LEDUP1_PROGRAM_RAM126r 4921
#define CMIC_LEDUP1_PROGRAM_RAM127r 4922
#define CMIC_LEDUP1_PROGRAM_RAM128r 4923
#define CMIC_LEDUP1_PROGRAM_RAM129r 4924
#define CMIC_LEDUP1_PROGRAM_RAM130r 4925
#define CMIC_LEDUP1_PROGRAM_RAM131r 4926
#define CMIC_LEDUP1_PROGRAM_RAM132r 4927
#define CMIC_LEDUP1_PROGRAM_RAM133r 4928
#define CMIC_LEDUP1_PROGRAM_RAM134r 4929
#define CMIC_LEDUP1_PROGRAM_RAM135r 4930
#define CMIC_LEDUP1_PROGRAM_RAM136r 4931
#define CMIC_LEDUP1_PROGRAM_RAM137r 4932
#define CMIC_LEDUP1_PROGRAM_RAM138r 4933
#define CMIC_LEDUP1_PROGRAM_RAM139r 4934
#define CMIC_LEDUP1_PROGRAM_RAM140r 4935
#define CMIC_LEDUP1_PROGRAM_RAM141r 4936
#define CMIC_LEDUP1_PROGRAM_RAM142r 4937
#define CMIC_LEDUP1_PROGRAM_RAM143r 4938
#define CMIC_LEDUP1_PROGRAM_RAM144r 4939
#define CMIC_LEDUP1_PROGRAM_RAM145r 4940
#define CMIC_LEDUP1_PROGRAM_RAM146r 4941
#define CMIC_LEDUP1_PROGRAM_RAM147r 4942
#define CMIC_LEDUP1_PROGRAM_RAM148r 4943
#define CMIC_LEDUP1_PROGRAM_RAM149r 4944
#define CMIC_LEDUP1_PROGRAM_RAM150r 4945
#define CMIC_LEDUP1_PROGRAM_RAM151r 4946
#define CMIC_LEDUP1_PROGRAM_RAM152r 4947
#define CMIC_LEDUP1_PROGRAM_RAM153r 4948
#define CMIC_LEDUP1_PROGRAM_RAM154r 4949
#define CMIC_LEDUP1_PROGRAM_RAM155r 4950
#define CMIC_LEDUP1_PROGRAM_RAM156r 4951
#define CMIC_LEDUP1_PROGRAM_RAM157r 4952
#define CMIC_LEDUP1_PROGRAM_RAM158r 4953
#define CMIC_LEDUP1_PROGRAM_RAM159r 4954
#define CMIC_LEDUP1_PROGRAM_RAM160r 4955
#define CMIC_LEDUP1_PROGRAM_RAM161r 4956
#define CMIC_LEDUP1_PROGRAM_RAM162r 4957
#define CMIC_LEDUP1_PROGRAM_RAM163r 4958
#define CMIC_LEDUP1_PROGRAM_RAM164r 4959
#define CMIC_LEDUP1_PROGRAM_RAM165r 4960
#define CMIC_LEDUP1_PROGRAM_RAM166r 4961
#define CMIC_LEDUP1_PROGRAM_RAM167r 4962
#define CMIC_LEDUP1_PROGRAM_RAM168r 4963
#define CMIC_LEDUP1_PROGRAM_RAM169r 4964
#define CMIC_LEDUP1_PROGRAM_RAM170r 4965
#define CMIC_LEDUP1_PROGRAM_RAM171r 4966
#define CMIC_LEDUP1_PROGRAM_RAM172r 4967
#define CMIC_LEDUP1_PROGRAM_RAM173r 4968
#define CMIC_LEDUP1_PROGRAM_RAM174r 4969
#define CMIC_LEDUP1_PROGRAM_RAM175r 4970
#define CMIC_LEDUP1_PROGRAM_RAM176r 4971
#define CMIC_LEDUP1_PROGRAM_RAM177r 4972
#define CMIC_LEDUP1_PROGRAM_RAM178r 4973
#define CMIC_LEDUP1_PROGRAM_RAM179r 4974
#define CMIC_LEDUP1_PROGRAM_RAM180r 4975
#define CMIC_LEDUP1_PROGRAM_RAM181r 4976
#define CMIC_LEDUP1_PROGRAM_RAM182r 4977
#define CMIC_LEDUP1_PROGRAM_RAM183r 4978
#define CMIC_LEDUP1_PROGRAM_RAM184r 4979
#define CMIC_LEDUP1_PROGRAM_RAM185r 4980
#define CMIC_LEDUP1_PROGRAM_RAM186r 4981
#define CMIC_LEDUP1_PROGRAM_RAM187r 4982
#define CMIC_LEDUP1_PROGRAM_RAM188r 4983
#define CMIC_LEDUP1_PROGRAM_RAM189r 4984
#define CMIC_LEDUP1_PROGRAM_RAM190r 4985
#define CMIC_LEDUP1_PROGRAM_RAM191r 4986
#define CMIC_LEDUP1_PROGRAM_RAM192r 4987
#define CMIC_LEDUP1_PROGRAM_RAM193r 4988
#define CMIC_LEDUP1_PROGRAM_RAM194r 4989
#define CMIC_LEDUP1_PROGRAM_RAM195r 4990
#define CMIC_LEDUP1_PROGRAM_RAM196r 4991
#define CMIC_LEDUP1_PROGRAM_RAM197r 4992
#define CMIC_LEDUP1_PROGRAM_RAM198r 4993
#define CMIC_LEDUP1_PROGRAM_RAM199r 4994
#define CMIC_LEDUP1_PROGRAM_RAM200r 4995
#define CMIC_LEDUP1_PROGRAM_RAM201r 4996
#define CMIC_LEDUP1_PROGRAM_RAM202r 4997
#define CMIC_LEDUP1_PROGRAM_RAM203r 4998
#define CMIC_LEDUP1_PROGRAM_RAM204r 4999
#define CMIC_LEDUP1_PROGRAM_RAM205r 5000
#define CMIC_LEDUP1_PROGRAM_RAM206r 5001
#define CMIC_LEDUP1_PROGRAM_RAM207r 5002
#define CMIC_LEDUP1_PROGRAM_RAM208r 5003
#define CMIC_LEDUP1_PROGRAM_RAM209r 5004
#define CMIC_LEDUP1_PROGRAM_RAM210r 5005
#define CMIC_LEDUP1_PROGRAM_RAM211r 5006
#define CMIC_LEDUP1_PROGRAM_RAM212r 5007
#define CMIC_LEDUP1_PROGRAM_RAM213r 5008
#define CMIC_LEDUP1_PROGRAM_RAM214r 5009
#define CMIC_LEDUP1_PROGRAM_RAM215r 5010
#define CMIC_LEDUP1_PROGRAM_RAM216r 5011
#define CMIC_LEDUP1_PROGRAM_RAM217r 5012
#define CMIC_LEDUP1_PROGRAM_RAM218r 5013
#define CMIC_LEDUP1_PROGRAM_RAM219r 5014
#define CMIC_LEDUP1_PROGRAM_RAM220r 5015
#define CMIC_LEDUP1_PROGRAM_RAM221r 5016
#define CMIC_LEDUP1_PROGRAM_RAM222r 5017
#define CMIC_LEDUP1_PROGRAM_RAM223r 5018
#define CMIC_LEDUP1_PROGRAM_RAM224r 5019
#define CMIC_LEDUP1_PROGRAM_RAM225r 5020
#define CMIC_LEDUP1_PROGRAM_RAM226r 5021
#define CMIC_LEDUP1_PROGRAM_RAM227r 5022
#define CMIC_LEDUP1_PROGRAM_RAM228r 5023
#define CMIC_LEDUP1_PROGRAM_RAM229r 5024
#define CMIC_LEDUP1_PROGRAM_RAM230r 5025
#define CMIC_LEDUP1_PROGRAM_RAM231r 5026
#define CMIC_LEDUP1_PROGRAM_RAM232r 5027
#define CMIC_LEDUP1_PROGRAM_RAM233r 5028
#define CMIC_LEDUP1_PROGRAM_RAM234r 5029
#define CMIC_LEDUP1_PROGRAM_RAM235r 5030
#define CMIC_LEDUP1_PROGRAM_RAM236r 5031
#define CMIC_LEDUP1_PROGRAM_RAM237r 5032
#define CMIC_LEDUP1_PROGRAM_RAM238r 5033
#define CMIC_LEDUP1_PROGRAM_RAM239r 5034
#define CMIC_LEDUP1_PROGRAM_RAM240r 5035
#define CMIC_LEDUP1_PROGRAM_RAM241r 5036
#define CMIC_LEDUP1_PROGRAM_RAM242r 5037
#define CMIC_LEDUP1_PROGRAM_RAM243r 5038
#define CMIC_LEDUP1_PROGRAM_RAM244r 5039
#define CMIC_LEDUP1_PROGRAM_RAM245r 5040
#define CMIC_LEDUP1_PROGRAM_RAM246r 5041
#define CMIC_LEDUP1_PROGRAM_RAM247r 5042
#define CMIC_LEDUP1_PROGRAM_RAM248r 5043
#define CMIC_LEDUP1_PROGRAM_RAM249r 5044
#define CMIC_LEDUP1_PROGRAM_RAM250r 5045
#define CMIC_LEDUP1_PROGRAM_RAM251r 5046
#define CMIC_LEDUP1_PROGRAM_RAM252r 5047
#define CMIC_LEDUP1_PROGRAM_RAM253r 5048
#define CMIC_LEDUP1_PROGRAM_RAM254r 5049
#define CMIC_LEDUP1_PROGRAM_RAM255r 5050
#define CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr 5051
#define CMIC_LEDUP1_SCANOUT_COUNT_UPPERr 5052
#define CMIC_LEDUP1_STATUSr 5053
#define CMIC_LEDUP1_TM_CONTROLr 5054
#define CMIC_LEDUP_CTRLr 5055
#define CMIC_LEDUP_DATA_RAMr 5056
#define CMIC_LEDUP_PROGRAM_RAMr 5057
#define CMIC_LEDUP_STATUSr 5058
#define CMIC_LED_CONTROLr 5059
#define CMIC_LED_PORT_ORDER_REMAP_0_4r 5060
#define CMIC_LED_PORT_ORDER_REMAP_10_14r 5061
#define CMIC_LED_PORT_ORDER_REMAP_15_19r 5062
#define CMIC_LED_PORT_ORDER_REMAP_20_24r 5063
#define CMIC_LED_PORT_ORDER_REMAP_25_29r 5064
#define CMIC_LED_PORT_ORDER_REMAP_30_34r 5065
#define CMIC_LED_PORT_ORDER_REMAP_35_39r 5066
#define CMIC_LED_PORT_ORDER_REMAP_40_44r 5067
#define CMIC_LED_PORT_ORDER_REMAP_45_49r 5068
#define CMIC_LED_PORT_ORDER_REMAP_50_54r 5069
#define CMIC_LED_PORT_ORDER_REMAP_5_9r 5070
#define CMIC_LED_STATUSr 5071
#define CMIC_LINK_STATr 5072
#define CMIC_LINK_STATUS_CHANGE_STICKYr 5073
#define CMIC_LINK_STAT_HIr 5074
#define CMIC_LINK_STAT_HI_2r 5075
#define CMIC_LINK_STAT_HI_3r 5076
#define CMIC_MCS_IC_AR_ARB_MI0r 5077
#define CMIC_MCS_IC_AR_ARB_MI1r 5078
#define CMIC_MCS_IC_AR_ARB_MI2r 5079
#define CMIC_MCS_IC_AR_ARB_MI3r 5080
#define CMIC_MCS_IC_AR_ARB_MI4r 5081
#define CMIC_MCS_IC_AR_ARB_MI5r 5082
#define CMIC_MCS_IC_AR_ARB_MI6r 5083
#define CMIC_MCS_IC_AR_ARB_MI7r 5084
#define CMIC_MCS_IC_AR_ARB_MI8r 5085
#define CMIC_MCS_IC_AR_ARB_MI9r 5086
#define CMIC_MCS_IC_AR_ARB_MI10r 5087
#define CMIC_MCS_IC_AR_ARB_MI11r 5088
#define CMIC_MCS_IC_AR_ARB_MI12r 5089
#define CMIC_MCS_IC_AR_ARB_MI13r 5090
#define CMIC_MCS_IC_AW_ARB_MI0r 5091
#define CMIC_MCS_IC_AW_ARB_MI1r 5092
#define CMIC_MCS_IC_AW_ARB_MI2r 5093
#define CMIC_MCS_IC_AW_ARB_MI3r 5094
#define CMIC_MCS_IC_AW_ARB_MI4r 5095
#define CMIC_MCS_IC_AW_ARB_MI5r 5096
#define CMIC_MCS_IC_AW_ARB_MI6r 5097
#define CMIC_MCS_IC_AW_ARB_MI7r 5098
#define CMIC_MCS_IC_AW_ARB_MI8r 5099
#define CMIC_MCS_IC_AW_ARB_MI9r 5100
#define CMIC_MCS_IC_AW_ARB_MI10r 5101
#define CMIC_MCS_IC_AW_ARB_MI11r 5102
#define CMIC_MCS_IC_AW_ARB_MI12r 5103
#define CMIC_MCS_IC_AW_ARB_MI13r 5104
#define CMIC_MCS_IC_CFG_REG_0r 5105
#define CMIC_MCS_IC_CFG_REG_1r 5106
#define CMIC_MCS_IC_CFG_REG_2r 5107
#define CMIC_MCS_IC_ID_REG_0r 5108
#define CMIC_MCS_IC_ID_REG_1r 5109
#define CMIC_MCS_IC_ID_REG_2r 5110
#define CMIC_MCS_IC_ID_REG_3r 5111
#define CMIC_MCS_IC_PER_REG_0r 5112
#define CMIC_MCS_IC_PER_REG_1r 5113
#define CMIC_MCS_IC_PER_REG_2r 5114
#define CMIC_MCS_IC_PER_REG_3r 5115
#define CMIC_MIIM_ADDRESSr 5116
#define CMIC_MIIM_AUTO_SCAN_ADDRESSr 5117
#define CMIC_MIIM_BUS_MAP_19_10r 5118
#define CMIC_MIIM_BUS_MAP_29_20r 5119
#define CMIC_MIIM_BUS_MAP_39_30r 5120
#define CMIC_MIIM_BUS_MAP_49_40r 5121
#define CMIC_MIIM_BUS_MAP_59_50r 5122
#define CMIC_MIIM_BUS_MAP_69_60r 5123
#define CMIC_MIIM_BUS_MAP_79_70r 5124
#define CMIC_MIIM_BUS_MAP_9_0r 5125
#define CMIC_MIIM_BUS_SEL_MAP_109_100r 5126
#define CMIC_MIIM_BUS_SEL_MAP_119_110r 5127
#define CMIC_MIIM_BUS_SEL_MAP_127_120r 5128
#define CMIC_MIIM_BUS_SEL_MAP_19_10r 5129
#define CMIC_MIIM_BUS_SEL_MAP_29_20r 5130
#define CMIC_MIIM_BUS_SEL_MAP_39_30r 5131
#define CMIC_MIIM_BUS_SEL_MAP_49_40r 5132
#define CMIC_MIIM_BUS_SEL_MAP_59_50r 5133
#define CMIC_MIIM_BUS_SEL_MAP_69_60r 5134
#define CMIC_MIIM_BUS_SEL_MAP_79_70r 5135
#define CMIC_MIIM_BUS_SEL_MAP_89_80r 5136
#define CMIC_MIIM_BUS_SEL_MAP_95_90r 5137
#define CMIC_MIIM_BUS_SEL_MAP_99_90r 5138
#define CMIC_MIIM_BUS_SEL_MAP_9_0r 5139
#define CMIC_MIIM_CLR_SCAN_STATUSr 5140
#define CMIC_MIIM_CONFIGr 5141
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r 5142
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r 5143
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r 5144
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r 5145
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r 5146
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r 5147
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r 5148
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r 5149
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r 5150
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r 5151
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r 5152
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r 5153
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r 5154
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r 5155
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r 5156
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r 5157
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r 5158
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r 5159
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r 5160
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r 5161
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r 5162
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r 5163
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r 5164
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r 5165
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r 5166
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r 5167
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r 5168
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r 5169
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r 5170
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r 5171
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r 5172
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r 5173
#define CMIC_MIIM_INT_SEL_MAPr 5174
#define CMIC_MIIM_INT_SEL_MAP_0r 5175
#define CMIC_MIIM_INT_SEL_MAP_1r 5176
#define CMIC_MIIM_INT_SEL_MAP_2r 5177
#define CMIC_MIIM_INT_SEL_MAP_3r 5178
#define CMIC_MIIM_INT_SEL_MAP_HIr 5179
#define CMIC_MIIM_INT_SEL_MAP_HI_2r 5180
#define CMIC_MIIM_INT_SEL_MAP_HI_3r 5181
#define CMIC_MIIM_LINK_STATUS_0r 5182
#define CMIC_MIIM_LINK_STATUS_1r 5183
#define CMIC_MIIM_LINK_STATUS_2r 5184
#define CMIC_MIIM_LINK_STATUS_3r 5185
#define CMIC_MIIM_PARAMr 5186
#define CMIC_MIIM_PAUSE_MIIM_ADDRESSr 5187
#define CMIC_MIIM_PAUSE_SCAN_PORTS_0r 5188
#define CMIC_MIIM_PAUSE_SCAN_PORTS_1r 5189
#define CMIC_MIIM_PAUSE_SCAN_PORTS_2r 5190
#define CMIC_MIIM_PAUSE_SCAN_PORTS_3r 5191
#define CMIC_MIIM_PORT_TYPE_MAPr 5192
#define CMIC_MIIM_PORT_TYPE_MAP_BUS2r 5193
#define CMIC_MIIM_PORT_TYPE_MAP_BUS2_HIr 5194
#define CMIC_MIIM_PORT_TYPE_MAP_HIr 5195
#define CMIC_MIIM_PROTOCOL_MAPr 5196
#define CMIC_MIIM_PROTOCOL_MAP_0r 5197
#define CMIC_MIIM_PROTOCOL_MAP_1r 5198
#define CMIC_MIIM_PROTOCOL_MAP_2r 5199
#define CMIC_MIIM_PROTOCOL_MAP_3r 5200
#define CMIC_MIIM_PROTOCOL_MAP_HIr 5201
#define CMIC_MIIM_PROTOCOL_MAP_HI_2r 5202
#define CMIC_MIIM_READ_DATAr 5203
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_0r 5204
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_1r 5205
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_2r 5206
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_3r 5207
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r 5208
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r 5209
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r 5210
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r 5211
#define CMIC_MIIM_RX_PAUSE_STATUS_0r 5212
#define CMIC_MIIM_RX_PAUSE_STATUS_1r 5213
#define CMIC_MIIM_RX_PAUSE_STATUS_2r 5214
#define CMIC_MIIM_RX_PAUSE_STATUS_3r 5215
#define CMIC_MIIM_SCAN_CTRLr 5216
#define CMIC_MIIM_SCAN_PORTS_0r 5217
#define CMIC_MIIM_SCAN_PORTS_1r 5218
#define CMIC_MIIM_SCAN_PORTS_2r 5219
#define CMIC_MIIM_SCAN_PORTS_3r 5220
#define CMIC_MIIM_SCAN_STATUSr 5221
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_0r 5222
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_1r 5223
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_2r 5224
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_3r 5225
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r 5226
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r 5227
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r 5228
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r 5229
#define CMIC_MIIM_TX_PAUSE_STATUS_0r 5230
#define CMIC_MIIM_TX_PAUSE_STATUS_1r 5231
#define CMIC_MIIM_TX_PAUSE_STATUS_2r 5232
#define CMIC_MIIM_TX_PAUSE_STATUS_3r 5233
#define CMIC_MISC_CONTROLr 5234
#define CMIC_MISC_STATUSr 5235
#define CMIC_MMUIRQ_MASKr 5236
#define CMIC_MMUIRQ_STATr 5237
#define CMIC_MMU_COSLC_COUNT_ADDRr 5238
#define CMIC_MMU_COSLC_COUNT_DATAr 5239
#define CMIC_OVERRIDE_STRAPr 5240
#define CMIC_PAUSE_MIIM_ADDRESSr 5241
#define CMIC_PAUSE_SCAN_PORTSr 5242
#define CMIC_PCIE_CFG_ADDRESSr 5243
#define CMIC_PCIE_CFG_READ_DATAr 5244
#define CMIC_PCIE_CFG_WRITE_DATAr 5245
#define CMIC_PCIE_CONFIGr 5246
#define CMIC_PCIE_ERROR_STATUSr 5247
#define CMIC_PCIE_ERROR_STATUS_CLRr 5248
#define CMIC_PCIE_MISCELr 5249
#define CMIC_PCIE_USERIF_PURGE_CONTROLr 5250
#define CMIC_PCIE_USERIF_PURGE_STATUSr 5251
#define CMIC_PCIE_USERIF_STATUSr 5252
#define CMIC_PCIE_USERIF_STATUS_CLRr 5253
#define CMIC_PCIE_USERIF_STATUS_MASKr 5254
#define CMIC_PCIE_USERIF_TIMEOUTr 5255
#define CMIC_PEAK_THERMAL_MON_RESULTr 5256
#define CMIC_PIO_IC_AR_ARB_MI0r 5257
#define CMIC_PIO_IC_AR_ARB_MI1r 5258
#define CMIC_PIO_IC_AR_ARB_MI2r 5259
#define CMIC_PIO_IC_AR_ARB_MI3r 5260
#define CMIC_PIO_IC_AR_ARB_MI4r 5261
#define CMIC_PIO_IC_AR_ARB_MI5r 5262
#define CMIC_PIO_IC_AR_ARB_MI6r 5263
#define CMIC_PIO_IC_AR_ARB_MI7r 5264
#define CMIC_PIO_IC_AW_ARB_MI0r 5265
#define CMIC_PIO_IC_AW_ARB_MI1r 5266
#define CMIC_PIO_IC_AW_ARB_MI2r 5267
#define CMIC_PIO_IC_AW_ARB_MI3r 5268
#define CMIC_PIO_IC_AW_ARB_MI4r 5269
#define CMIC_PIO_IC_AW_ARB_MI5r 5270
#define CMIC_PIO_IC_AW_ARB_MI6r 5271
#define CMIC_PIO_IC_AW_ARB_MI7r 5272
#define CMIC_PIO_IC_CFG_REG_0r 5273
#define CMIC_PIO_IC_CFG_REG_1r 5274
#define CMIC_PIO_IC_CFG_REG_2r 5275
#define CMIC_PIO_IC_ID_REG_0r 5276
#define CMIC_PIO_IC_ID_REG_1r 5277
#define CMIC_PIO_IC_ID_REG_2r 5278
#define CMIC_PIO_IC_ID_REG_3r 5279
#define CMIC_PIO_IC_PER_REG_0r 5280
#define CMIC_PIO_IC_PER_REG_1r 5281
#define CMIC_PIO_IC_PER_REG_2r 5282
#define CMIC_PIO_IC_PER_REG_3r 5283
#define CMIC_PIO_MCS_ACCESS_PAGEr 5284
#define CMIC_PIO_WAIT_CYCLESr 5285
#define CMIC_PKT_COSr 5286
#define CMIC_PKT_COS_0r 5287
#define CMIC_PKT_COS_1r 5288
#define CMIC_PKT_COS_HIr 5289
#define CMIC_PKT_COS_QUEUES_HIr 5290
#define CMIC_PKT_COS_QUEUES_LOr 5291
#define CMIC_PKT_COUNT_FROMCPUr 5292
#define CMIC_PKT_COUNT_FROMCPU_MHr 5293
#define CMIC_PKT_COUNT_INTRr 5294
#define CMIC_PKT_COUNT_PIOr 5295
#define CMIC_PKT_COUNT_PIO_REPLYr 5296
#define CMIC_PKT_COUNT_SCHANr 5297
#define CMIC_PKT_COUNT_SCHAN_REPr 5298
#define CMIC_PKT_COUNT_TOCPUDr 5299
#define CMIC_PKT_COUNT_TOCPUDMr 5300
#define CMIC_PKT_COUNT_TOCPUEr 5301
#define CMIC_PKT_COUNT_TOCPUEMr 5302
#define CMIC_PKT_COUNT_TOCPUNr 5303
#define CMIC_PKT_CTRLr 5304
#define CMIC_PKT_ETHER_SIGr 5305
#define CMIC_PKT_HEADERr 5306
#define CMIC_PKT_LMAC0_HIr 5307
#define CMIC_PKT_LMAC0_LOr 5308
#define CMIC_PKT_LMAC1_HIr 5309
#define CMIC_PKT_LMAC1_LOr 5310
#define CMIC_PKT_PORTSr 5311
#define CMIC_PKT_PORTS_0r 5312
#define CMIC_PKT_PORTS_1r 5313
#define CMIC_PKT_PORTS_2r 5314
#define CMIC_PKT_PORTS_3r 5315
#define CMIC_PKT_PORTS_HIr 5316
#define CMIC_PKT_PORTS_HI_2r 5317
#define CMIC_PKT_PRI_MAP_TABLEr 5318
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r 5319
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r 5320
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r 5321
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r 5322
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r 5323
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r 5324
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r 5325
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r 5326
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r 5327
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r 5328
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r 5329
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r 5330
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r 5331
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r 5332
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r 5333
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r 5334
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r 5335
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r 5336
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r 5337
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r 5338
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r 5339
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r 5340
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r 5341
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r 5342
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r 5343
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r 5344
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r 5345
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r 5346
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r 5347
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r 5348
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r 5349
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r 5350
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r 5351
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r 5352
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r 5353
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r 5354
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r 5355
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r 5356
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r 5357
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r 5358
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r 5359
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r 5360
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r 5361
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r 5362
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r 5363
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r 5364
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r 5365
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r 5366
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r 5367
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r 5368
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r 5369
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r 5370
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r 5371
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r 5372
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r 5373
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r 5374
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r 5375
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r 5376
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r 5377
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r 5378
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r 5379
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r 5380
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r 5381
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r 5382
#define CMIC_PKT_REASONr 5383
#define CMIC_PKT_REASON_0_TYPEr 5384
#define CMIC_PKT_REASON_1_TYPEr 5385
#define CMIC_PKT_REASON_2_TYPEr 5386
#define CMIC_PKT_REASON_DIRECTr 5387
#define CMIC_PKT_REASON_DIRECT_0_TYPEr 5388
#define CMIC_PKT_REASON_DIRECT_1_TYPEr 5389
#define CMIC_PKT_REASON_DIRECT_2_TYPEr 5390
#define CMIC_PKT_REASON_DIRECT_HIr 5391
#define CMIC_PKT_REASON_HIr 5392
#define CMIC_PKT_REASON_MINIr 5393
#define CMIC_PKT_REASON_MINI_0_TYPEr 5394
#define CMIC_PKT_REASON_MINI_1_TYPEr 5395
#define CMIC_PKT_REASON_MINI_2_TYPEr 5396
#define CMIC_PKT_REASON_MINI_HIr 5397
#define CMIC_PKT_RMACr 5398
#define CMIC_PKT_RMAC_HIr 5399
#define CMIC_PKT_RMH0r 5400
#define CMIC_PKT_RMH1r 5401
#define CMIC_PKT_RMH2r 5402
#define CMIC_PKT_RMH3r 5403
#define CMIC_PKT_VLANr 5404
#define CMIC_QGPHY_QSGMII_CONTROLr 5405
#define CMIC_RATE_ADJUSTr 5406
#define CMIC_RATE_ADJUST_EXT_MDIOr 5407
#define CMIC_RATE_ADJUST_I2Cr 5408
#define CMIC_RATE_ADJUST_INT_MDIOr 5409
#define CMIC_RATE_ADJUST_STDMAr 5410
#define CMIC_RPE_IRQ_STAT0r 5411
#define CMIC_RPE_IRQ_STAT1r 5412
#define CMIC_RPE_IRQ_STAT2r 5413
#define CMIC_RPE_IRQ_STAT3r 5414
#define CMIC_RPE_IRQ_STAT4r 5415
#define CMIC_RPE_MAX_CELL_LIMITr 5416
#define CMIC_RPE_MIIM_ADDRESSr 5417
#define CMIC_RPE_MIIM_CTRLr 5418
#define CMIC_RPE_MIIM_PARAMr 5419
#define CMIC_RPE_MIIM_READ_DATAr 5420
#define CMIC_RPE_MIIM_STATr 5421
#define CMIC_RPE_PCIE_IRQ_MASK0r 5422
#define CMIC_RPE_RCPU_IRQ_MASK0r 5423
#define CMIC_RPE_RCPU_IRQ_MASK1r 5424
#define CMIC_RPE_RCPU_IRQ_MASK2r 5425
#define CMIC_RPE_RCPU_IRQ_MASK3r 5426
#define CMIC_RPE_RCPU_IRQ_MASK4r 5427
#define CMIC_RPE_STATr 5428
#define CMIC_RPE_STAT_CLRr 5429
#define CMIC_RPE_SW_INTR_CONFIGr 5430
#define CMIC_RPE_UC0_IRQ_MASK0r 5431
#define CMIC_RPE_UC1_IRQ_MASK0r 5432
#define CMIC_RXBUF_BLOCK_DATABUF_ALLOCr 5433
#define CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr 5434
#define CMIC_RXBUF_CONFIGr 5435
#define CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 5436
#define CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr 5437
#define CMIC_RXBUF_ECCERR_CONTROLr 5438
#define CMIC_RXBUF_EPINTF_BUF_DEPTHr 5439
#define CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr 5440
#define CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr 5441
#define CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr 5442
#define CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr 5443
#define CMIC_RX_PAUSE_CAPABILITYr 5444
#define CMIC_RX_PAUSE_OVERRIDE_CONTROLr 5445
#define CMIC_RX_PAUSE_STATr 5446
#define CMIC_SBUS_RING_MAPr 5447
#define CMIC_SBUS_RING_MAP_0r 5448
#define CMIC_SBUS_RING_MAP_1r 5449
#define CMIC_SBUS_RING_MAP_2r 5450
#define CMIC_SBUS_RING_MAP_3r 5451
#define CMIC_SBUS_RING_MAP_4r 5452
#define CMIC_SBUS_RING_MAP_5r 5453
#define CMIC_SBUS_RING_MAP_6r 5454
#define CMIC_SBUS_RING_MAP_7r 5455
#define CMIC_SBUS_RING_MAP_0_7r 5456
#define CMIC_SBUS_RING_MAP_16_23r 5457
#define CMIC_SBUS_RING_MAP_24_31r 5458
#define CMIC_SBUS_RING_MAP_32_39r 5459
#define CMIC_SBUS_RING_MAP_40_47r 5460
#define CMIC_SBUS_RING_MAP_48_55r 5461
#define CMIC_SBUS_RING_MAP_56_63r 5462
#define CMIC_SBUS_RING_MAP_8_15r 5463
#define CMIC_SBUS_TIMEOUTr 5464
#define CMIC_SCAN_PORTSr 5465
#define CMIC_SCAN_PORTS_HIr 5466
#define CMIC_SCAN_PORTS_HI_2r 5467
#define CMIC_SCAN_PORTS_HI_3r 5468
#define CMIC_SCHAN_CTRLr 5469
#define CMIC_SCHAN_ERRr 5470
#define CMIC_SCHAN_MESSAGEr 5471
#define CMIC_SCHAN_MESSAGE_EXTr 5472
#define CMIC_SCHAN_RCPU_RPIO_MESSAGEr 5473
#define CMIC_SEMAPHORE_1r 5474
#define CMIC_SEMAPHORE_2r 5475
#define CMIC_SEMAPHORE_3r 5476
#define CMIC_SEMAPHORE_4r 5477
#define CMIC_SEMAPHORE_5r 5478
#define CMIC_SEMAPHORE_6r 5479
#define CMIC_SEMAPHORE_7r 5480
#define CMIC_SEMAPHORE_8r 5481
#define CMIC_SEMAPHORE_9r 5482
#define CMIC_SEMAPHORE_10r 5483
#define CMIC_SEMAPHORE_11r 5484
#define CMIC_SEMAPHORE_12r 5485
#define CMIC_SEMAPHORE_13r 5486
#define CMIC_SEMAPHORE_14r 5487
#define CMIC_SEMAPHORE_15r 5488
#define CMIC_SEMAPHORE_16r 5489
#define CMIC_SEMAPHORE_17r 5490
#define CMIC_SEMAPHORE_18r 5491
#define CMIC_SEMAPHORE_19r 5492
#define CMIC_SEMAPHORE_20r 5493
#define CMIC_SEMAPHORE_21r 5494
#define CMIC_SEMAPHORE_22r 5495
#define CMIC_SEMAPHORE_23r 5496
#define CMIC_SEMAPHORE_24r 5497
#define CMIC_SEMAPHORE_25r 5498
#define CMIC_SEMAPHORE_26r 5499
#define CMIC_SEMAPHORE_27r 5500
#define CMIC_SEMAPHORE_28r 5501
#define CMIC_SEMAPHORE_29r 5502
#define CMIC_SEMAPHORE_30r 5503
#define CMIC_SEMAPHORE_31r 5504
#define CMIC_SEMAPHORE_32r 5505
#define CMIC_SEMAPHORE_10_SHADOWr 5506
#define CMIC_SEMAPHORE_11_SHADOWr 5507
#define CMIC_SEMAPHORE_12_SHADOWr 5508
#define CMIC_SEMAPHORE_13_SHADOWr 5509
#define CMIC_SEMAPHORE_14_SHADOWr 5510
#define CMIC_SEMAPHORE_15_SHADOWr 5511
#define CMIC_SEMAPHORE_16_SHADOWr 5512
#define CMIC_SEMAPHORE_17_SHADOWr 5513
#define CMIC_SEMAPHORE_18_SHADOWr 5514
#define CMIC_SEMAPHORE_19_SHADOWr 5515
#define CMIC_SEMAPHORE_1_SHADOWr 5516
#define CMIC_SEMAPHORE_20_SHADOWr 5517
#define CMIC_SEMAPHORE_21_SHADOWr 5518
#define CMIC_SEMAPHORE_22_SHADOWr 5519
#define CMIC_SEMAPHORE_23_SHADOWr 5520
#define CMIC_SEMAPHORE_24_SHADOWr 5521
#define CMIC_SEMAPHORE_25_SHADOWr 5522
#define CMIC_SEMAPHORE_26_SHADOWr 5523
#define CMIC_SEMAPHORE_27_SHADOWr 5524
#define CMIC_SEMAPHORE_28_SHADOWr 5525
#define CMIC_SEMAPHORE_29_SHADOWr 5526
#define CMIC_SEMAPHORE_2_SHADOWr 5527
#define CMIC_SEMAPHORE_30_SHADOWr 5528
#define CMIC_SEMAPHORE_31_SHADOWr 5529
#define CMIC_SEMAPHORE_32_SHADOWr 5530
#define CMIC_SEMAPHORE_3_SHADOWr 5531
#define CMIC_SEMAPHORE_4_SHADOWr 5532
#define CMIC_SEMAPHORE_5_SHADOWr 5533
#define CMIC_SEMAPHORE_6_SHADOWr 5534
#define CMIC_SEMAPHORE_7_SHADOWr 5535
#define CMIC_SEMAPHORE_8_SHADOWr 5536
#define CMIC_SEMAPHORE_9_SHADOWr 5537
#define CMIC_SER0_END_ADDR_0r 5538
#define CMIC_SER0_END_ADDR_1r 5539
#define CMIC_SER0_END_ADDR_2r 5540
#define CMIC_SER0_END_ADDR_3r 5541
#define CMIC_SER0_END_ADDR_4r 5542
#define CMIC_SER0_END_ADDR_5r 5543
#define CMIC_SER0_END_ADDR_6r 5544
#define CMIC_SER0_END_ADDR_7r 5545
#define CMIC_SER0_END_ADDR_8r 5546
#define CMIC_SER0_END_ADDR_9r 5547
#define CMIC_SER0_END_ADDR_10r 5548
#define CMIC_SER0_END_ADDR_11r 5549
#define CMIC_SER0_END_ADDR_12r 5550
#define CMIC_SER0_END_ADDR_13r 5551
#define CMIC_SER0_END_ADDR_14r 5552
#define CMIC_SER0_END_ADDR_15r 5553
#define CMIC_SER0_END_ADDR_16r 5554
#define CMIC_SER0_END_ADDR_17r 5555
#define CMIC_SER0_END_ADDR_18r 5556
#define CMIC_SER0_END_ADDR_19r 5557
#define CMIC_SER0_END_ADDR_20r 5558
#define CMIC_SER0_END_ADDR_21r 5559
#define CMIC_SER0_END_ADDR_22r 5560
#define CMIC_SER0_END_ADDR_23r 5561
#define CMIC_SER0_END_ADDR_24r 5562
#define CMIC_SER0_END_ADDR_25r 5563
#define CMIC_SER0_END_ADDR_26r 5564
#define CMIC_SER0_END_ADDR_27r 5565
#define CMIC_SER0_END_ADDR_28r 5566
#define CMIC_SER0_END_ADDR_29r 5567
#define CMIC_SER0_END_ADDR_30r 5568
#define CMIC_SER0_END_ADDR_31r 5569
#define CMIC_SER0_FAIL_CNTr 5570
#define CMIC_SER0_FAIL_ENTRYr 5571
#define CMIC_SER0_INTERLEAVE_PARITYr 5572
#define CMIC_SER0_MEM_ADDRr 5573
#define CMIC_SER0_MEM_ADDR_0r 5574
#define CMIC_SER0_MEM_ADDR_1r 5575
#define CMIC_SER0_MEM_ADDR_2r 5576
#define CMIC_SER0_MEM_ADDR_3r 5577
#define CMIC_SER0_MEM_ADDR_4r 5578
#define CMIC_SER0_MEM_ADDR_5r 5579
#define CMIC_SER0_MEM_ADDR_6r 5580
#define CMIC_SER0_MEM_ADDR_7r 5581
#define CMIC_SER0_MEM_ADDR_8r 5582
#define CMIC_SER0_MEM_ADDR_9r 5583
#define CMIC_SER0_MEM_ADDR_10r 5584
#define CMIC_SER0_MEM_ADDR_11r 5585
#define CMIC_SER0_MEM_ADDR_12r 5586
#define CMIC_SER0_MEM_ADDR_13r 5587
#define CMIC_SER0_MEM_ADDR_14r 5588
#define CMIC_SER0_MEM_ADDR_15r 5589
#define CMIC_SER0_MEM_ADDR_16r 5590
#define CMIC_SER0_MEM_ADDR_17r 5591
#define CMIC_SER0_MEM_ADDR_18r 5592
#define CMIC_SER0_MEM_ADDR_19r 5593
#define CMIC_SER0_MEM_ADDR_20r 5594
#define CMIC_SER0_MEM_ADDR_21r 5595
#define CMIC_SER0_MEM_ADDR_22r 5596
#define CMIC_SER0_MEM_ADDR_23r 5597
#define CMIC_SER0_MEM_ADDR_24r 5598
#define CMIC_SER0_MEM_ADDR_25r 5599
#define CMIC_SER0_MEM_ADDR_26r 5600
#define CMIC_SER0_MEM_ADDR_27r 5601
#define CMIC_SER0_MEM_ADDR_28r 5602
#define CMIC_SER0_MEM_ADDR_29r 5603
#define CMIC_SER0_MEM_ADDR_30r 5604
#define CMIC_SER0_MEM_ADDR_31r 5605
#define CMIC_SER0_MEM_DATAr 5606
#define CMIC_SER0_PARITY_MODE_SEL_15_0r 5607
#define CMIC_SER0_PARITY_MODE_SEL_31_16r 5608
#define CMIC_SER0_POWER_DOWN_MEM_LOWERr 5609
#define CMIC_SER0_POWER_DOWN_MEM_UPPERr 5610
#define CMIC_SER0_PROTECT_ADDR_RANGE_VALIDr 5611
#define CMIC_SER0_RANGE0_DATAENTRY_LENr 5612
#define CMIC_SER0_RANGE10_DATAENTRY_LENr 5613
#define CMIC_SER0_RANGE11_DATAENTRY_LENr 5614
#define CMIC_SER0_RANGE12_DATAENTRY_LENr 5615
#define CMIC_SER0_RANGE13_DATAENTRY_LENr 5616
#define CMIC_SER0_RANGE14_DATAENTRY_LENr 5617
#define CMIC_SER0_RANGE15_DATAENTRY_LENr 5618
#define CMIC_SER0_RANGE16_DATAENTRY_LENr 5619
#define CMIC_SER0_RANGE17_DATAENTRY_LENr 5620
#define CMIC_SER0_RANGE18_DATAENTRY_LENr 5621
#define CMIC_SER0_RANGE19_DATAENTRY_LENr 5622
#define CMIC_SER0_RANGE1_DATAENTRY_LENr 5623
#define CMIC_SER0_RANGE20_DATAENTRY_LENr 5624
#define CMIC_SER0_RANGE21_DATAENTRY_LENr 5625
#define CMIC_SER0_RANGE22_DATAENTRY_LENr 5626
#define CMIC_SER0_RANGE23_DATAENTRY_LENr 5627
#define CMIC_SER0_RANGE24_DATAENTRY_LENr 5628
#define CMIC_SER0_RANGE25_DATAENTRY_LENr 5629
#define CMIC_SER0_RANGE26_DATAENTRY_LENr 5630
#define CMIC_SER0_RANGE27_DATAENTRY_LENr 5631
#define CMIC_SER0_RANGE28_DATAENTRY_LENr 5632
#define CMIC_SER0_RANGE29_DATAENTRY_LENr 5633
#define CMIC_SER0_RANGE2_DATAENTRY_LENr 5634
#define CMIC_SER0_RANGE30_DATAENTRY_LENr 5635
#define CMIC_SER0_RANGE31_DATAENTRY_LENr 5636
#define CMIC_SER0_RANGE3_DATAENTRY_LENr 5637
#define CMIC_SER0_RANGE4_DATAENTRY_LENr 5638
#define CMIC_SER0_RANGE5_DATAENTRY_LENr 5639
#define CMIC_SER0_RANGE6_DATAENTRY_LENr 5640
#define CMIC_SER0_RANGE7_DATAENTRY_LENr 5641
#define CMIC_SER0_RANGE8_DATAENTRY_LENr 5642
#define CMIC_SER0_RANGE9_DATAENTRY_LENr 5643
#define CMIC_SER0_START_ADDR_0r 5644
#define CMIC_SER0_START_ADDR_1r 5645
#define CMIC_SER0_START_ADDR_2r 5646
#define CMIC_SER0_START_ADDR_3r 5647
#define CMIC_SER0_START_ADDR_4r 5648
#define CMIC_SER0_START_ADDR_5r 5649
#define CMIC_SER0_START_ADDR_6r 5650
#define CMIC_SER0_START_ADDR_7r 5651
#define CMIC_SER0_START_ADDR_8r 5652
#define CMIC_SER0_START_ADDR_9r 5653
#define CMIC_SER0_START_ADDR_10r 5654
#define CMIC_SER0_START_ADDR_11r 5655
#define CMIC_SER0_START_ADDR_12r 5656
#define CMIC_SER0_START_ADDR_13r 5657
#define CMIC_SER0_START_ADDR_14r 5658
#define CMIC_SER0_START_ADDR_15r 5659
#define CMIC_SER0_START_ADDR_16r 5660
#define CMIC_SER0_START_ADDR_17r 5661
#define CMIC_SER0_START_ADDR_18r 5662
#define CMIC_SER0_START_ADDR_19r 5663
#define CMIC_SER0_START_ADDR_20r 5664
#define CMIC_SER0_START_ADDR_21r 5665
#define CMIC_SER0_START_ADDR_22r 5666
#define CMIC_SER0_START_ADDR_23r 5667
#define CMIC_SER0_START_ADDR_24r 5668
#define CMIC_SER0_START_ADDR_25r 5669
#define CMIC_SER0_START_ADDR_26r 5670
#define CMIC_SER0_START_ADDR_27r 5671
#define CMIC_SER0_START_ADDR_28r 5672
#define CMIC_SER0_START_ADDR_29r 5673
#define CMIC_SER0_START_ADDR_30r 5674
#define CMIC_SER0_START_ADDR_31r 5675
#define CMIC_SER1_END_ADDR_0r 5676
#define CMIC_SER1_END_ADDR_1r 5677
#define CMIC_SER1_END_ADDR_2r 5678
#define CMIC_SER1_END_ADDR_3r 5679
#define CMIC_SER1_END_ADDR_4r 5680
#define CMIC_SER1_END_ADDR_5r 5681
#define CMIC_SER1_END_ADDR_6r 5682
#define CMIC_SER1_END_ADDR_7r 5683
#define CMIC_SER1_END_ADDR_8r 5684
#define CMIC_SER1_END_ADDR_9r 5685
#define CMIC_SER1_END_ADDR_10r 5686
#define CMIC_SER1_END_ADDR_11r 5687
#define CMIC_SER1_END_ADDR_12r 5688
#define CMIC_SER1_END_ADDR_13r 5689
#define CMIC_SER1_END_ADDR_14r 5690
#define CMIC_SER1_END_ADDR_15r 5691
#define CMIC_SER1_END_ADDR_16r 5692
#define CMIC_SER1_END_ADDR_17r 5693
#define CMIC_SER1_END_ADDR_18r 5694
#define CMIC_SER1_END_ADDR_19r 5695
#define CMIC_SER1_END_ADDR_20r 5696
#define CMIC_SER1_END_ADDR_21r 5697
#define CMIC_SER1_END_ADDR_22r 5698
#define CMIC_SER1_END_ADDR_23r 5699
#define CMIC_SER1_END_ADDR_24r 5700
#define CMIC_SER1_END_ADDR_25r 5701
#define CMIC_SER1_END_ADDR_26r 5702
#define CMIC_SER1_END_ADDR_27r 5703
#define CMIC_SER1_END_ADDR_28r 5704
#define CMIC_SER1_END_ADDR_29r 5705
#define CMIC_SER1_END_ADDR_30r 5706
#define CMIC_SER1_END_ADDR_31r 5707
#define CMIC_SER1_FAIL_CNTr 5708
#define CMIC_SER1_FAIL_ENTRYr 5709
#define CMIC_SER1_INTERLEAVE_PARITYr 5710
#define CMIC_SER1_MEM_ADDRr 5711
#define CMIC_SER1_MEM_ADDR_0r 5712
#define CMIC_SER1_MEM_ADDR_1r 5713
#define CMIC_SER1_MEM_ADDR_2r 5714
#define CMIC_SER1_MEM_ADDR_3r 5715
#define CMIC_SER1_MEM_ADDR_4r 5716
#define CMIC_SER1_MEM_ADDR_5r 5717
#define CMIC_SER1_MEM_ADDR_6r 5718
#define CMIC_SER1_MEM_ADDR_7r 5719
#define CMIC_SER1_MEM_ADDR_8r 5720
#define CMIC_SER1_MEM_ADDR_9r 5721
#define CMIC_SER1_MEM_ADDR_10r 5722
#define CMIC_SER1_MEM_ADDR_11r 5723
#define CMIC_SER1_MEM_ADDR_12r 5724
#define CMIC_SER1_MEM_ADDR_13r 5725
#define CMIC_SER1_MEM_ADDR_14r 5726
#define CMIC_SER1_MEM_ADDR_15r 5727
#define CMIC_SER1_MEM_ADDR_16r 5728
#define CMIC_SER1_MEM_ADDR_17r 5729
#define CMIC_SER1_MEM_ADDR_18r 5730
#define CMIC_SER1_MEM_ADDR_19r 5731
#define CMIC_SER1_MEM_ADDR_20r 5732
#define CMIC_SER1_MEM_ADDR_21r 5733
#define CMIC_SER1_MEM_ADDR_22r 5734
#define CMIC_SER1_MEM_ADDR_23r 5735
#define CMIC_SER1_MEM_ADDR_24r 5736
#define CMIC_SER1_MEM_ADDR_25r 5737
#define CMIC_SER1_MEM_ADDR_26r 5738
#define CMIC_SER1_MEM_ADDR_27r 5739
#define CMIC_SER1_MEM_ADDR_28r 5740
#define CMIC_SER1_MEM_ADDR_29r 5741
#define CMIC_SER1_MEM_ADDR_30r 5742
#define CMIC_SER1_MEM_ADDR_31r 5743
#define CMIC_SER1_MEM_DATAr 5744
#define CMIC_SER1_PARITY_MODE_SEL_15_0r 5745
#define CMIC_SER1_PARITY_MODE_SEL_31_16r 5746
#define CMIC_SER1_POWER_DOWN_MEM_LOWERr 5747
#define CMIC_SER1_POWER_DOWN_MEM_UPPERr 5748
#define CMIC_SER1_PROTECT_ADDR_RANGE_VALIDr 5749
#define CMIC_SER1_RANGE0_DATAENTRY_LENr 5750
#define CMIC_SER1_RANGE10_DATAENTRY_LENr 5751
#define CMIC_SER1_RANGE11_DATAENTRY_LENr 5752
#define CMIC_SER1_RANGE12_DATAENTRY_LENr 5753
#define CMIC_SER1_RANGE13_DATAENTRY_LENr 5754
#define CMIC_SER1_RANGE14_DATAENTRY_LENr 5755
#define CMIC_SER1_RANGE15_DATAENTRY_LENr 5756
#define CMIC_SER1_RANGE16_DATAENTRY_LENr 5757
#define CMIC_SER1_RANGE17_DATAENTRY_LENr 5758
#define CMIC_SER1_RANGE18_DATAENTRY_LENr 5759
#define CMIC_SER1_RANGE19_DATAENTRY_LENr 5760
#define CMIC_SER1_RANGE1_DATAENTRY_LENr 5761
#define CMIC_SER1_RANGE20_DATAENTRY_LENr 5762
#define CMIC_SER1_RANGE21_DATAENTRY_LENr 5763
#define CMIC_SER1_RANGE22_DATAENTRY_LENr 5764
#define CMIC_SER1_RANGE23_DATAENTRY_LENr 5765
#define CMIC_SER1_RANGE24_DATAENTRY_LENr 5766
#define CMIC_SER1_RANGE25_DATAENTRY_LENr 5767
#define CMIC_SER1_RANGE26_DATAENTRY_LENr 5768
#define CMIC_SER1_RANGE27_DATAENTRY_LENr 5769
#define CMIC_SER1_RANGE28_DATAENTRY_LENr 5770
#define CMIC_SER1_RANGE29_DATAENTRY_LENr 5771
#define CMIC_SER1_RANGE2_DATAENTRY_LENr 5772
#define CMIC_SER1_RANGE30_DATAENTRY_LENr 5773
#define CMIC_SER1_RANGE31_DATAENTRY_LENr 5774
#define CMIC_SER1_RANGE3_DATAENTRY_LENr 5775
#define CMIC_SER1_RANGE4_DATAENTRY_LENr 5776
#define CMIC_SER1_RANGE5_DATAENTRY_LENr 5777
#define CMIC_SER1_RANGE6_DATAENTRY_LENr 5778
#define CMIC_SER1_RANGE7_DATAENTRY_LENr 5779
#define CMIC_SER1_RANGE8_DATAENTRY_LENr 5780
#define CMIC_SER1_RANGE9_DATAENTRY_LENr 5781
#define CMIC_SER1_START_ADDR_0r 5782
#define CMIC_SER1_START_ADDR_1r 5783
#define CMIC_SER1_START_ADDR_2r 5784
#define CMIC_SER1_START_ADDR_3r 5785
#define CMIC_SER1_START_ADDR_4r 5786
#define CMIC_SER1_START_ADDR_5r 5787
#define CMIC_SER1_START_ADDR_6r 5788
#define CMIC_SER1_START_ADDR_7r 5789
#define CMIC_SER1_START_ADDR_8r 5790
#define CMIC_SER1_START_ADDR_9r 5791
#define CMIC_SER1_START_ADDR_10r 5792
#define CMIC_SER1_START_ADDR_11r 5793
#define CMIC_SER1_START_ADDR_12r 5794
#define CMIC_SER1_START_ADDR_13r 5795
#define CMIC_SER1_START_ADDR_14r 5796
#define CMIC_SER1_START_ADDR_15r 5797
#define CMIC_SER1_START_ADDR_16r 5798
#define CMIC_SER1_START_ADDR_17r 5799
#define CMIC_SER1_START_ADDR_18r 5800
#define CMIC_SER1_START_ADDR_19r 5801
#define CMIC_SER1_START_ADDR_20r 5802
#define CMIC_SER1_START_ADDR_21r 5803
#define CMIC_SER1_START_ADDR_22r 5804
#define CMIC_SER1_START_ADDR_23r 5805
#define CMIC_SER1_START_ADDR_24r 5806
#define CMIC_SER1_START_ADDR_25r 5807
#define CMIC_SER1_START_ADDR_26r 5808
#define CMIC_SER1_START_ADDR_27r 5809
#define CMIC_SER1_START_ADDR_28r 5810
#define CMIC_SER1_START_ADDR_29r 5811
#define CMIC_SER1_START_ADDR_30r 5812
#define CMIC_SER1_START_ADDR_31r 5813
#define CMIC_SER_END_ADDR_0r 5814
#define CMIC_SER_END_ADDR_1r 5815
#define CMIC_SER_END_ADDR_2r 5816
#define CMIC_SER_END_ADDR_3r 5817
#define CMIC_SER_END_ADDR_4r 5818
#define CMIC_SER_END_ADDR_5r 5819
#define CMIC_SER_END_ADDR_6r 5820
#define CMIC_SER_END_ADDR_7r 5821
#define CMIC_SER_END_ADDR_8r 5822
#define CMIC_SER_END_ADDR_9r 5823
#define CMIC_SER_END_ADDR_10r 5824
#define CMIC_SER_END_ADDR_11r 5825
#define CMIC_SER_END_ADDR_12r 5826
#define CMIC_SER_END_ADDR_13r 5827
#define CMIC_SER_END_ADDR_14r 5828
#define CMIC_SER_END_ADDR_15r 5829
#define CMIC_SER_END_ADDR_16r 5830
#define CMIC_SER_END_ADDR_17r 5831
#define CMIC_SER_END_ADDR_18r 5832
#define CMIC_SER_END_ADDR_19r 5833
#define CMIC_SER_END_ADDR_20r 5834
#define CMIC_SER_END_ADDR_21r 5835
#define CMIC_SER_END_ADDR_22r 5836
#define CMIC_SER_END_ADDR_23r 5837
#define CMIC_SER_END_ADDR_24r 5838
#define CMIC_SER_END_ADDR_25r 5839
#define CMIC_SER_END_ADDR_26r 5840
#define CMIC_SER_END_ADDR_27r 5841
#define CMIC_SER_END_ADDR_28r 5842
#define CMIC_SER_END_ADDR_29r 5843
#define CMIC_SER_END_ADDR_30r 5844
#define CMIC_SER_END_ADDR_31r 5845
#define CMIC_SER_FAIL_CNTr 5846
#define CMIC_SER_FAIL_ENTRYr 5847
#define CMIC_SER_INTERLEAVE_PARITYr 5848
#define CMIC_SER_MEM_ADDRr 5849
#define CMIC_SER_MEM_ADDR_0r 5850
#define CMIC_SER_MEM_ADDR_1r 5851
#define CMIC_SER_MEM_ADDR_2r 5852
#define CMIC_SER_MEM_ADDR_3r 5853
#define CMIC_SER_MEM_ADDR_4r 5854
#define CMIC_SER_MEM_ADDR_5r 5855
#define CMIC_SER_MEM_ADDR_6r 5856
#define CMIC_SER_MEM_ADDR_7r 5857
#define CMIC_SER_MEM_ADDR_8r 5858
#define CMIC_SER_MEM_ADDR_9r 5859
#define CMIC_SER_MEM_ADDR_10r 5860
#define CMIC_SER_MEM_ADDR_11r 5861
#define CMIC_SER_MEM_ADDR_12r 5862
#define CMIC_SER_MEM_ADDR_13r 5863
#define CMIC_SER_MEM_ADDR_14r 5864
#define CMIC_SER_MEM_ADDR_15r 5865
#define CMIC_SER_MEM_ADDR_16r 5866
#define CMIC_SER_MEM_ADDR_17r 5867
#define CMIC_SER_MEM_ADDR_18r 5868
#define CMIC_SER_MEM_ADDR_19r 5869
#define CMIC_SER_MEM_ADDR_20r 5870
#define CMIC_SER_MEM_ADDR_21r 5871
#define CMIC_SER_MEM_ADDR_22r 5872
#define CMIC_SER_MEM_ADDR_23r 5873
#define CMIC_SER_MEM_ADDR_24r 5874
#define CMIC_SER_MEM_ADDR_25r 5875
#define CMIC_SER_MEM_ADDR_26r 5876
#define CMIC_SER_MEM_ADDR_27r 5877
#define CMIC_SER_MEM_ADDR_28r 5878
#define CMIC_SER_MEM_ADDR_29r 5879
#define CMIC_SER_MEM_ADDR_30r 5880
#define CMIC_SER_MEM_ADDR_31r 5881
#define CMIC_SER_MEM_DATAr 5882
#define CMIC_SER_PARITY_MODE_SELr 5883
#define CMIC_SER_PARITY_MODE_SEL_15_0r 5884
#define CMIC_SER_PARITY_MODE_SEL_31_16r 5885
#define CMIC_SER_POWER_DOWN_MEM_LOWERr 5886
#define CMIC_SER_POWER_DOWN_MEM_UPPERr 5887
#define CMIC_SER_PROTECT_ADDR_RANGE_VALIDr 5888
#define CMIC_SER_RANGE0_DATAENTRY_LENr 5889
#define CMIC_SER_RANGE10_DATAENTRY_LENr 5890
#define CMIC_SER_RANGE11_DATAENTRY_LENr 5891
#define CMIC_SER_RANGE12_DATAENTRY_LENr 5892
#define CMIC_SER_RANGE13_DATAENTRY_LENr 5893
#define CMIC_SER_RANGE14_DATAENTRY_LENr 5894
#define CMIC_SER_RANGE15_DATAENTRY_LENr 5895
#define CMIC_SER_RANGE16_DATAENTRY_LENr 5896
#define CMIC_SER_RANGE17_DATAENTRY_LENr 5897
#define CMIC_SER_RANGE18_DATAENTRY_LENr 5898
#define CMIC_SER_RANGE19_DATAENTRY_LENr 5899
#define CMIC_SER_RANGE1_DATAENTRY_LENr 5900
#define CMIC_SER_RANGE20_DATAENTRY_LENr 5901
#define CMIC_SER_RANGE21_DATAENTRY_LENr 5902
#define CMIC_SER_RANGE22_DATAENTRY_LENr 5903
#define CMIC_SER_RANGE23_DATAENTRY_LENr 5904
#define CMIC_SER_RANGE24_DATAENTRY_LENr 5905
#define CMIC_SER_RANGE25_DATAENTRY_LENr 5906
#define CMIC_SER_RANGE26_DATAENTRY_LENr 5907
#define CMIC_SER_RANGE27_DATAENTRY_LENr 5908
#define CMIC_SER_RANGE28_DATAENTRY_LENr 5909
#define CMIC_SER_RANGE29_DATAENTRY_LENr 5910
#define CMIC_SER_RANGE2_DATAENTRY_LENr 5911
#define CMIC_SER_RANGE30_DATAENTRY_LENr 5912
#define CMIC_SER_RANGE31_DATAENTRY_LENr 5913
#define CMIC_SER_RANGE3_DATAENTRY_LENr 5914
#define CMIC_SER_RANGE4_DATAENTRY_LENr 5915
#define CMIC_SER_RANGE5_DATAENTRY_LENr 5916
#define CMIC_SER_RANGE6_DATAENTRY_LENr 5917
#define CMIC_SER_RANGE7_DATAENTRY_LENr 5918
#define CMIC_SER_RANGE8_DATAENTRY_LENr 5919
#define CMIC_SER_RANGE9_DATAENTRY_LENr 5920
#define CMIC_SER_START_ADDR_0r 5921
#define CMIC_SER_START_ADDR_1r 5922
#define CMIC_SER_START_ADDR_2r 5923
#define CMIC_SER_START_ADDR_3r 5924
#define CMIC_SER_START_ADDR_4r 5925
#define CMIC_SER_START_ADDR_5r 5926
#define CMIC_SER_START_ADDR_6r 5927
#define CMIC_SER_START_ADDR_7r 5928
#define CMIC_SER_START_ADDR_8r 5929
#define CMIC_SER_START_ADDR_9r 5930
#define CMIC_SER_START_ADDR_10r 5931
#define CMIC_SER_START_ADDR_11r 5932
#define CMIC_SER_START_ADDR_12r 5933
#define CMIC_SER_START_ADDR_13r 5934
#define CMIC_SER_START_ADDR_14r 5935
#define CMIC_SER_START_ADDR_15r 5936
#define CMIC_SER_START_ADDR_16r 5937
#define CMIC_SER_START_ADDR_17r 5938
#define CMIC_SER_START_ADDR_18r 5939
#define CMIC_SER_START_ADDR_19r 5940
#define CMIC_SER_START_ADDR_20r 5941
#define CMIC_SER_START_ADDR_21r 5942
#define CMIC_SER_START_ADDR_22r 5943
#define CMIC_SER_START_ADDR_23r 5944
#define CMIC_SER_START_ADDR_24r 5945
#define CMIC_SER_START_ADDR_25r 5946
#define CMIC_SER_START_ADDR_26r 5947
#define CMIC_SER_START_ADDR_27r 5948
#define CMIC_SER_START_ADDR_28r 5949
#define CMIC_SER_START_ADDR_29r 5950
#define CMIC_SER_START_ADDR_30r 5951
#define CMIC_SER_START_ADDR_31r 5952
#define CMIC_SKIP_STATS_CFGr 5953
#define CMIC_SLAM_DMA_CFGr 5954
#define CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 5955
#define CMIC_SLAM_DMA_ENTRY_COUNTr 5956
#define CMIC_SLAM_DMA_PCIMEM_START_ADDRr 5957
#define CMIC_SLAM_DMA_SBUS_START_ADDRr 5958
#define CMIC_SOFT_RESET_REGr 5959
#define CMIC_SOFT_RESET_REG_2r 5960
#define CMIC_SRAM_TM0_CONTROLr 5961
#define CMIC_SRAM_TM1_CONTROLr 5962
#define CMIC_SRAM_TM2_CONTROLr 5963
#define CMIC_SRAM_TM3_CONTROLr 5964
#define CMIC_SRAM_TM_CONTROLr 5965
#define CMIC_SRAM_TM_CONTROL_2r 5966
#define CMIC_STAT_DMA_ADDRr 5967
#define CMIC_STAT_DMA_BLKNUM_MAP_95r 5968
#define CMIC_STAT_DMA_BLKNUM_MAP_14_10r 5969
#define CMIC_STAT_DMA_BLKNUM_MAP_15_8r 5970
#define CMIC_STAT_DMA_BLKNUM_MAP_19_15r 5971
#define CMIC_STAT_DMA_BLKNUM_MAP_23_16r 5972
#define CMIC_STAT_DMA_BLKNUM_MAP_24_20r 5973
#define CMIC_STAT_DMA_BLKNUM_MAP_29_25r 5974
#define CMIC_STAT_DMA_BLKNUM_MAP_31_24r 5975
#define CMIC_STAT_DMA_BLKNUM_MAP_34_30r 5976
#define CMIC_STAT_DMA_BLKNUM_MAP_39_32r 5977
#define CMIC_STAT_DMA_BLKNUM_MAP_39_35r 5978
#define CMIC_STAT_DMA_BLKNUM_MAP_44_40r 5979
#define CMIC_STAT_DMA_BLKNUM_MAP_47_40r 5980
#define CMIC_STAT_DMA_BLKNUM_MAP_49_45r 5981
#define CMIC_STAT_DMA_BLKNUM_MAP_4_0r 5982
#define CMIC_STAT_DMA_BLKNUM_MAP_54_50r 5983
#define CMIC_STAT_DMA_BLKNUM_MAP_55_48r 5984
#define CMIC_STAT_DMA_BLKNUM_MAP_59_55r 5985
#define CMIC_STAT_DMA_BLKNUM_MAP_63_56r 5986
#define CMIC_STAT_DMA_BLKNUM_MAP_63_60r 5987
#define CMIC_STAT_DMA_BLKNUM_MAP_64_60r 5988
#define CMIC_STAT_DMA_BLKNUM_MAP_69_65r 5989
#define CMIC_STAT_DMA_BLKNUM_MAP_74_70r 5990
#define CMIC_STAT_DMA_BLKNUM_MAP_79_75r 5991
#define CMIC_STAT_DMA_BLKNUM_MAP_7_0r 5992
#define CMIC_STAT_DMA_BLKNUM_MAP_84_80r 5993
#define CMIC_STAT_DMA_BLKNUM_MAP_89_85r 5994
#define CMIC_STAT_DMA_BLKNUM_MAP_94_90r 5995
#define CMIC_STAT_DMA_BLKNUM_MAP_9_5r 5996
#define CMIC_STAT_DMA_CURRENTr 5997
#define CMIC_STAT_DMA_EGR_STATS_CFGr 5998
#define CMIC_STAT_DMA_ING_STATS_CFGr 5999
#define CMIC_STAT_DMA_MAC_STATS_CFGr 6000
#define CMIC_STAT_DMA_PORTNUM_MAP_11_6r 6001
#define CMIC_STAT_DMA_PORTNUM_MAP_11_8r 6002
#define CMIC_STAT_DMA_PORTNUM_MAP_15_8r 6003
#define CMIC_STAT_DMA_PORTNUM_MAP_15_12r 6004
#define CMIC_STAT_DMA_PORTNUM_MAP_17_12r 6005
#define CMIC_STAT_DMA_PORTNUM_MAP_19_16r 6006
#define CMIC_STAT_DMA_PORTNUM_MAP_23_16r 6007
#define CMIC_STAT_DMA_PORTNUM_MAP_23_18r 6008
#define CMIC_STAT_DMA_PORTNUM_MAP_23_20r 6009
#define CMIC_STAT_DMA_PORTNUM_MAP_27_24r 6010
#define CMIC_STAT_DMA_PORTNUM_MAP_31_24r 6011
#define CMIC_STAT_DMA_PORTNUM_MAP_31_28r 6012
#define CMIC_STAT_DMA_PORTNUM_MAP_35_32r 6013
#define CMIC_STAT_DMA_PORTNUM_MAP_39_36r 6014
#define CMIC_STAT_DMA_PORTNUM_MAP_3_0r 6015
#define CMIC_STAT_DMA_PORTNUM_MAP_43_40r 6016
#define CMIC_STAT_DMA_PORTNUM_MAP_47_44r 6017
#define CMIC_STAT_DMA_PORTNUM_MAP_51_48r 6018
#define CMIC_STAT_DMA_PORTNUM_MAP_55_52r 6019
#define CMIC_STAT_DMA_PORTNUM_MAP_59_56r 6020
#define CMIC_STAT_DMA_PORTNUM_MAP_5_0r 6021
#define CMIC_STAT_DMA_PORTNUM_MAP_63_60r 6022
#define CMIC_STAT_DMA_PORTNUM_MAP_67_64r 6023
#define CMIC_STAT_DMA_PORTNUM_MAP_71_68r 6024
#define CMIC_STAT_DMA_PORTNUM_MAP_75_72r 6025
#define CMIC_STAT_DMA_PORTNUM_MAP_79_76r 6026
#define CMIC_STAT_DMA_PORTNUM_MAP_7_0r 6027
#define CMIC_STAT_DMA_PORTNUM_MAP_7_4r 6028
#define CMIC_STAT_DMA_PORTNUM_MAP_83_80r 6029
#define CMIC_STAT_DMA_PORTNUM_MAP_87_84r 6030
#define CMIC_STAT_DMA_PORTNUM_MAP_91_88r 6031
#define CMIC_STAT_DMA_PORTNUM_MAP_95_92r 6032
#define CMIC_STAT_DMA_PORTSr 6033
#define CMIC_STAT_DMA_PORTS_HIr 6034
#define CMIC_STAT_DMA_PORTS_HI_2r 6035
#define CMIC_STAT_DMA_PORT_TYPE_MAPr 6036
#define CMIC_STAT_DMA_PORT_TYPE_MAP_0r 6037
#define CMIC_STAT_DMA_PORT_TYPE_MAP_1r 6038
#define CMIC_STAT_DMA_PORT_TYPE_MAP_2r 6039
#define CMIC_STAT_DMA_PORT_TYPE_MAP_HIr 6040
#define CMIC_STAT_DMA_PORT_TYPE_MAP_HI_2r 6041
#define CMIC_STAT_DMA_SBUS_START_ADDRESSr 6042
#define CMIC_STAT_DMA_SETUPr 6043
#define CMIC_STRAP_OPTIONSr 6044
#define CMIC_SWITCH_FEATURE_ENABLEr 6045
#define CMIC_SWITCH_FEATURE_ENABLE_1r 6046
#define CMIC_SWITCH_FEATURE_ENABLE_2r 6047
#define CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr 6048
#define CMIC_SW_RSTr 6049
#define CMIC_TABLE_DMA_CFGr 6050
#define CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 6051
#define CMIC_TABLE_DMA_ENTRY_COUNTr 6052
#define CMIC_TABLE_DMA_PCIMEM_START_ADDRr 6053
#define CMIC_TABLE_DMA_SBUS_START_ADDRr 6054
#define CMIC_TAP_CONTROLr 6055
#define CMIC_THERMAL_MON_CALIBRATIONr 6056
#define CMIC_THERMAL_MON_CTRLr 6057
#define CMIC_THERMAL_MON_RESULTr 6058
#define CMIC_THERMAL_MON_RESULT_0r 6059
#define CMIC_THERMAL_MON_RESULT_1r 6060
#define CMIC_THERMAL_MON_RESULT_2r 6061
#define CMIC_THERMAL_MON_RESULT_3r 6062
#define CMIC_THERMAL_MON_RESULT_4r 6063
#define CMIC_THERMAL_MON_RESULT_5r 6064
#define CMIC_THERMAL_MON_RESULT_6r 6065
#define CMIC_THERMAL_MON_RESULT_7r 6066
#define CMIC_TIM0_TIMER1BGLOADr 6067
#define CMIC_TIM0_TIMER1CONTROLr 6068
#define CMIC_TIM0_TIMER1INTCLRr 6069
#define CMIC_TIM0_TIMER1LOADr 6070
#define CMIC_TIM0_TIMER1MISr 6071
#define CMIC_TIM0_TIMER1RISr 6072
#define CMIC_TIM0_TIMER1VALUEr 6073
#define CMIC_TIM0_TIMER2BGLOADr 6074
#define CMIC_TIM0_TIMER2CONTROLr 6075
#define CMIC_TIM0_TIMER2INTCLRr 6076
#define CMIC_TIM0_TIMER2LOADr 6077
#define CMIC_TIM0_TIMER2MISr 6078
#define CMIC_TIM0_TIMER2RISr 6079
#define CMIC_TIM0_TIMER2VALUEr 6080
#define CMIC_TIM0_TIMERITCRr 6081
#define CMIC_TIM0_TIMERITOPr 6082
#define CMIC_TIM0_TIMERPCELLID0r 6083
#define CMIC_TIM0_TIMERPCELLID1r 6084
#define CMIC_TIM0_TIMERPCELLID2r 6085
#define CMIC_TIM0_TIMERPCELLID3r 6086
#define CMIC_TIM0_TIMERPERIPHID0r 6087
#define CMIC_TIM0_TIMERPERIPHID1r 6088
#define CMIC_TIM0_TIMERPERIPHID2r 6089
#define CMIC_TIM0_TIMERPERIPHID3r 6090
#define CMIC_TIM1_TIMER1BGLOADr 6091
#define CMIC_TIM1_TIMER1CONTROLr 6092
#define CMIC_TIM1_TIMER1INTCLRr 6093
#define CMIC_TIM1_TIMER1LOADr 6094
#define CMIC_TIM1_TIMER1MISr 6095
#define CMIC_TIM1_TIMER1RISr 6096
#define CMIC_TIM1_TIMER1VALUEr 6097
#define CMIC_TIM1_TIMER2BGLOADr 6098
#define CMIC_TIM1_TIMER2CONTROLr 6099
#define CMIC_TIM1_TIMER2INTCLRr 6100
#define CMIC_TIM1_TIMER2LOADr 6101
#define CMIC_TIM1_TIMER2MISr 6102
#define CMIC_TIM1_TIMER2RISr 6103
#define CMIC_TIM1_TIMER2VALUEr 6104
#define CMIC_TIM1_TIMERITCRr 6105
#define CMIC_TIM1_TIMERITOPr 6106
#define CMIC_TIM1_TIMERPCELLID0r 6107
#define CMIC_TIM1_TIMERPCELLID1r 6108
#define CMIC_TIM1_TIMERPCELLID2r 6109
#define CMIC_TIM1_TIMERPCELLID3r 6110
#define CMIC_TIM1_TIMERPERIPHID0r 6111
#define CMIC_TIM1_TIMERPERIPHID1r 6112
#define CMIC_TIM1_TIMERPERIPHID2r 6113
#define CMIC_TIM1_TIMERPERIPHID3r 6114
#define CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr 6115
#define CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr 6116
#define CMIC_TIMESYNC_CAPTURE_STATUS_1r 6117
#define CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r 6118
#define CMIC_TIMESYNC_CONTROLr 6119
#define CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr 6120
#define CMIC_TIMESYNC_FIFO_STATUSr 6121
#define CMIC_TIMESYNC_GPIO_0_CTRLr 6122
#define CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr 6123
#define CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr 6124
#define CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr 6125
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr 6126
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr 6127
#define CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr 6128
#define CMIC_TIMESYNC_GPIO_1_CTRLr 6129
#define CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr 6130
#define CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr 6131
#define CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr 6132
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr 6133
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr 6134
#define CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr 6135
#define CMIC_TIMESYNC_GPIO_2_CTRLr 6136
#define CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr 6137
#define CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr 6138
#define CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr 6139
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr 6140
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr 6141
#define CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr 6142
#define CMIC_TIMESYNC_GPIO_3_CTRLr 6143
#define CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr 6144
#define CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr 6145
#define CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr 6146
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr 6147
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr 6148
#define CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr 6149
#define CMIC_TIMESYNC_GPIO_4_CTRLr 6150
#define CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr 6151
#define CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr 6152
#define CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr 6153
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr 6154
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr 6155
#define CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr 6156
#define CMIC_TIMESYNC_GPIO_5_CTRLr 6157
#define CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr 6158
#define CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr 6159
#define CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr 6160
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr 6161
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr 6162
#define CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr 6163
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr 6164
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr 6165
#define CMIC_TIMESYNC_INTERRUPT_CLRr 6166
#define CMIC_TIMESYNC_INTERRUPT_ENABLEr 6167
#define CMIC_TIMESYNC_INTERRUPT_STATUSr 6168
#define CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr 6169
#define CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr 6170
#define CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr 6171
#define CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr 6172
#define CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr 6173
#define CMIC_TIMESYNC_TIMERr 6174
#define CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr 6175
#define CMIC_TIMESYNC_TIME_CAPTURE_MODEr 6176
#define CMIC_TIMESYNC_TS0_COUNTER_ENABLEr 6177
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr 6178
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr 6179
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr 6180
#define CMIC_TIMESYNC_TS1_COUNTER_ENABLEr 6181
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr 6182
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr 6183
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr 6184
#define CMIC_TO_CORE_PLL_CONTROL_1r 6185
#define CMIC_TO_CORE_PLL_CONTROL_2r 6186
#define CMIC_TO_CORE_PLL_X2_1_CONTROL_1r 6187
#define CMIC_TO_CORE_PLL_X2_1_CONTROL_2r 6188
#define CMIC_TO_CORE_PLL_X2_2_CONTROL_1r 6189
#define CMIC_TO_CORE_PLL_X2_2_CONTROL_2r 6190
#define CMIC_TO_CORE_PLL_X2_3_CONTROL_1r 6191
#define CMIC_TO_CORE_PLL_X2_3_CONTROL_2r 6192
#define CMIC_TS_CAPTURE_STATUSr 6193
#define CMIC_TS_CAPTURE_STATUS_CLRr 6194
#define CMIC_TS_FIFO_STATUSr 6195
#define CMIC_TS_FREQ_CTRL_LOWERr 6196
#define CMIC_TS_FREQ_CTRL_UPPERr 6197
#define CMIC_TS_GPIO_1_CTRLr 6198
#define CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr 6199
#define CMIC_TS_GPIO_1_OUTPUT_ENABLEr 6200
#define CMIC_TS_GPIO_1_PHASE_ADJUSTr 6201
#define CMIC_TS_GPIO_1_UP_EVENT_CTRLr 6202
#define CMIC_TS_GPIO_2_CTRLr 6203
#define CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr 6204
#define CMIC_TS_GPIO_2_OUTPUT_ENABLEr 6205
#define CMIC_TS_GPIO_2_PHASE_ADJUSTr 6206
#define CMIC_TS_GPIO_2_UP_EVENT_CTRLr 6207
#define CMIC_TS_GPIO_3_CTRLr 6208
#define CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr 6209
#define CMIC_TS_GPIO_3_OUTPUT_ENABLEr 6210
#define CMIC_TS_GPIO_3_PHASE_ADJUSTr 6211
#define CMIC_TS_GPIO_3_UP_EVENT_CTRLr 6212
#define CMIC_TS_GPIO_4_CTRLr 6213
#define CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr 6214
#define CMIC_TS_GPIO_4_OUTPUT_ENABLEr 6215
#define CMIC_TS_GPIO_4_PHASE_ADJUSTr 6216
#define CMIC_TS_GPIO_4_UP_EVENT_CTRLr 6217
#define CMIC_TS_GPIO_5_CTRLr 6218
#define CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr 6219
#define CMIC_TS_GPIO_5_OUTPUT_ENABLEr 6220
#define CMIC_TS_GPIO_5_PHASE_ADJUSTr 6221
#define CMIC_TS_GPIO_5_UP_EVENT_CTRLr 6222
#define CMIC_TS_GPIO_6_CTRLr 6223
#define CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr 6224
#define CMIC_TS_GPIO_6_OUTPUT_ENABLEr 6225
#define CMIC_TS_GPIO_6_PHASE_ADJUSTr 6226
#define CMIC_TS_GPIO_6_UP_EVENT_CTRLr 6227
#define CMIC_TS_INPUT_TIME_FIFO_IDr 6228
#define CMIC_TS_INPUT_TIME_FIFO_TSr 6229
#define CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr 6230
#define CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr 6231
#define CMIC_TS_LCPLL_CLK_COUNT_CTRLr 6232
#define CMIC_TS_TIME_CAPTURE_CTRLr 6233
#define CMIC_TXBUF_CMC0_PKT_CNTr 6234
#define CMIC_TXBUF_CMC1_PKT_CNTr 6235
#define CMIC_TXBUF_CMC2_PKT_CNTr 6236
#define CMIC_TXBUF_CONFIGr 6237
#define CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 6238
#define CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr 6239
#define CMIC_TXBUF_DEBUGr 6240
#define CMIC_TXBUF_ECCERR_CONTROLr 6241
#define CMIC_TXBUF_IPINTF_BUF_DEPTHr 6242
#define CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr 6243
#define CMIC_TXBUF_MAX_BUF_LIMITSr 6244
#define CMIC_TXBUF_MIN_BUF_LIMITSr 6245
#define CMIC_TXBUF_RPE_PKT_CNTr 6246
#define CMIC_TXBUF_STATr 6247
#define CMIC_TXBUF_STAT_CLRr 6248
#define CMIC_TX_PAUSE_CAPABILITYr 6249
#define CMIC_TX_PAUSE_OVERRIDE_CONTROLr 6250
#define CMIC_TX_PAUSE_STATr 6251
#define CMIC_UART0_CPRr 6252
#define CMIC_UART0_CTRr 6253
#define CMIC_UART0_DLH_IERr 6254
#define CMIC_UART0_DMASAr 6255
#define CMIC_UART0_FARr 6256
#define CMIC_UART0_HTXr 6257
#define CMIC_UART0_IIR_FCRr 6258
#define CMIC_UART0_LCRr 6259
#define CMIC_UART0_LPDLHr 6260
#define CMIC_UART0_LPDLLr 6261
#define CMIC_UART0_LSRr 6262
#define CMIC_UART0_MCRr 6263
#define CMIC_UART0_MSRr 6264
#define CMIC_UART0_RBR_THR_DLLr 6265
#define CMIC_UART0_RFLr 6266
#define CMIC_UART0_RFWr 6267
#define CMIC_UART0_SBCRr 6268
#define CMIC_UART0_SCRr 6269
#define CMIC_UART0_SDMAMr 6270
#define CMIC_UART0_SFEr 6271
#define CMIC_UART0_SRBR_STHRr 6272
#define CMIC_UART0_SRRr 6273
#define CMIC_UART0_SRTr 6274
#define CMIC_UART0_SRTSr 6275
#define CMIC_UART0_STETr 6276
#define CMIC_UART0_TFLr 6277
#define CMIC_UART0_TFRr 6278
#define CMIC_UART0_UCVr 6279
#define CMIC_UART0_USRr 6280
#define CMIC_UART1_CPRr 6281
#define CMIC_UART1_CTRr 6282
#define CMIC_UART1_DLH_IERr 6283
#define CMIC_UART1_DMASAr 6284
#define CMIC_UART1_FARr 6285
#define CMIC_UART1_HTXr 6286
#define CMIC_UART1_IIR_FCRr 6287
#define CMIC_UART1_LCRr 6288
#define CMIC_UART1_LPDLHr 6289
#define CMIC_UART1_LPDLLr 6290
#define CMIC_UART1_LSRr 6291
#define CMIC_UART1_MCRr 6292
#define CMIC_UART1_MSRr 6293
#define CMIC_UART1_RBR_THR_DLLr 6294
#define CMIC_UART1_RFLr 6295
#define CMIC_UART1_RFWr 6296
#define CMIC_UART1_SBCRr 6297
#define CMIC_UART1_SCRr 6298
#define CMIC_UART1_SDMAMr 6299
#define CMIC_UART1_SFEr 6300
#define CMIC_UART1_SRBR_STHRr 6301
#define CMIC_UART1_SRRr 6302
#define CMIC_UART1_SRTr 6303
#define CMIC_UART1_SRTSr 6304
#define CMIC_UART1_STETr 6305
#define CMIC_UART1_TFLr 6306
#define CMIC_UART1_TFRr 6307
#define CMIC_UART1_UCVr 6308
#define CMIC_UART1_USRr 6309
#define CMIC_UC0_CONFIGr 6310
#define CMIC_UC1_CONFIGr 6311
#define CMIC_XGXS0_PLL_CONTROL_1r 6312
#define CMIC_XGXS0_PLL_CONTROL_2r 6313
#define CMIC_XGXS0_PLL_CONTROL_3r 6314
#define CMIC_XGXS0_PLL_CONTROL_4r 6315
#define CMIC_XGXS0_PLL_STATUSr 6316
#define CMIC_XGXS1_PLL_CONTROL_1r 6317
#define CMIC_XGXS1_PLL_CONTROL_2r 6318
#define CMIC_XGXS1_PLL_CONTROL_3r 6319
#define CMIC_XGXS1_PLL_CONTROL_4r 6320
#define CMIC_XGXS1_PLL_STATUSr 6321
#define CMIC_XGXS2_PLL_CONTROL_1r 6322
#define CMIC_XGXS2_PLL_CONTROL_2r 6323
#define CMIC_XGXS2_PLL_CONTROL_3r 6324
#define CMIC_XGXS2_PLL_CONTROL_4r 6325
#define CMIC_XGXS2_PLL_STATUSr 6326
#define CMIC_XGXS3_PLL_CONTROL_1r 6327
#define CMIC_XGXS3_PLL_CONTROL_2r 6328
#define CMIC_XGXS3_PLL_CONTROL_3r 6329
#define CMIC_XGXS3_PLL_CONTROL_4r 6330
#define CMIC_XGXS3_PLL_STATUSr 6331
#define CMIC_XGXS_MDIO_CONFIG_0r 6332
#define CMIC_XGXS_MDIO_CONFIG_1r 6333
#define CMIC_XGXS_MDIO_CONFIG_2r 6334
#define CMIC_XGXS_MDIO_CONFIG_3r 6335
#define CMIC_XGXS_MDIO_CONFIG_4r 6336
#define CMIC_XGXS_MDIO_CONFIG_5r 6337
#define CMIC_XGXS_MDIO_CONFIG_6r 6338
#define CMIC_XGXS_MDIO_CONFIG_7r 6339
#define CMIC_XGXS_MDIO_CONFIG_8r 6340
#define CMIC_XGXS_MDIO_CONFIG_9r 6341
#define CMIC_XGXS_MDIO_CONFIG_10r 6342
#define CMIC_XGXS_MDIO_CONFIG_11r 6343
#define CMIC_XGXS_MDIO_CONFIG_12r 6344
#define CMIC_XGXS_MDIO_CONFIG_13r 6345
#define CMIC_XGXS_MDIO_CONFIG_14r 6346
#define CMIC_XGXS_MDIO_CONFIG_15r 6347
#define CMIC_XGXS_MDIO_CONFIG_16r 6348
#define CMIC_XGXS_MDIO_CONFIG_17r 6349
#define CMIC_XGXS_MDIO_CONFIG_18r 6350
#define CMIC_XGXS_MDIO_CONFIG_19r 6351
#define CMIC_XGXS_MDIO_CONFIG_20r 6352
#define CMIC_XGXS_MDIO_CONFIG_21r 6353
#define CMIC_XGXS_MDIO_CONFIG_22r 6354
#define CMIC_XGXS_MDIO_CONFIG_23r 6355
#define CMIC_XGXS_MDIO_CONFIG_24r 6356
#define CMIC_XGXS_PLL_CONTROL_1r 6357
#define CMIC_XGXS_PLL_CONTROL_2r 6358
#define CMIC_XGXS_PLL_CONTROL_3r 6359
#define CMIC_XGXS_PLL_CONTROL_4r 6360
#define CMIC_XGXS_PLL_STATUSr 6361
#define CM_BACKGROUND_EJECT_ENABLEr 6362
#define CM_BACKGROUND_EJECT_RATEr 6363
#define CM_BACKGROUND_EJECT_STATUSr 6364
#define CM_CF0_MAX_DEPTHr 6365
#define CM_CF1_MAX_DEPTHr 6366
#define CM_CONTROL_REGISTERr 6367
#define CM_DEBUG_CONTROL_REGISTERr 6368
#define CM_DISABLED_SEGMENT_ERRORr 6369
#define CM_DISABLED_SEGMENT_ERROR_MASKr 6370
#define CM_ECC_DEBUG_0r 6371
#define CM_ECC_DEBUG_1r 6372
#define CM_ECC_ERRORr 6373
#define CM_ECC_ERROR_MASKr 6374
#define CM_ECC_STATUS0r 6375
#define CM_ECC_STATUS1r 6376
#define CM_ECC_STATUS2r 6377
#define CM_ECC_STATUS3r 6378
#define CM_ECC_STATUS4r 6379
#define CM_ECC_STATUS5r 6380
#define CM_ECC_STATUS6r 6381
#define CM_EF_FIFO_THRESHr 6382
#define CM_EF_MAX_DEPTHr 6383
#define CM_ERROR_STATUSr 6384
#define CM_ERROR_STATUS_MASKr 6385
#define CM_INTERRUPT_STATUSr 6386
#define CM_INTERRUPT_STATUS_MASKr 6387
#define CM_MANUAL_EJECT_CONFIGr 6388
#define CM_MANUAL_EJECT_LIMITr 6389
#define CM_MANUAL_EJECT_RATEr 6390
#define CM_MANUAL_EJECT_STATUSr 6391
#define CM_MEM_DEBUGr 6392
#define CM_PD_ASSIST_DEBUGr 6393
#define CM_SEGMENT_ENABLEr 6394
#define CM_SEGMENT_LIMIT_ERRORr 6395
#define CM_SEGMENT_LIMIT_ERROR_MASKr 6396
#define CM_SEGMENT_TABLE_CONFIGr 6397
#define CM_SEGMENT_TABLE_LIMITr 6398
#define CM_SEGMENT_TABLE_OCM_BASEr 6399
#define CM_SEGMENT_TABLE_PCI_BASEr 6400
#define CM_STACE_LFSR_CONTROLr 6401
#define CM_STACE_LFSR_SEEDr 6402
#define CM_TRACE_IF_LRP_CAPT_0r 6403
#define CM_TRACE_IF_LRP_CAPT_1r 6404
#define CM_TRACE_IF_LRP_CONTROLr 6405
#define CM_TRACE_IF_LRP_COUNTERr 6406
#define CM_TRACE_IF_LRP_FIELD_MASK0r 6407
#define CM_TRACE_IF_LRP_FIELD_MASK1r 6408
#define CM_TRACE_IF_LRP_FIELD_VALUE0r 6409
#define CM_TRACE_IF_LRP_FIELD_VALUE1r 6410
#define CM_TRACE_IF_OCM_P0_CAPT_0r 6411
#define CM_TRACE_IF_OCM_P0_CAPT_1r 6412
#define CM_TRACE_IF_OCM_P0_CAPT_2r 6413
#define CM_TRACE_IF_OCM_P0_CAPT_3r 6414
#define CM_TRACE_IF_OCM_P0_CAPT_4r 6415
#define CM_TRACE_IF_OCM_P0_CONTROLr 6416
#define CM_TRACE_IF_OCM_P0_COUNTERr 6417
#define CM_TRACE_IF_OCM_P0_FIELD_MASK0r 6418
#define CM_TRACE_IF_OCM_P0_FIELD_MASK1r 6419
#define CM_TRACE_IF_OCM_P0_FIELD_MASK2r 6420
#define CM_TRACE_IF_OCM_P0_FIELD_MASK3r 6421
#define CM_TRACE_IF_OCM_P0_FIELD_MASK4r 6422
#define CM_TRACE_IF_OCM_P0_FIELD_VALUE0r 6423
#define CM_TRACE_IF_OCM_P0_FIELD_VALUE1r 6424
#define CM_TRACE_IF_OCM_P0_FIELD_VALUE2r 6425
#define CM_TRACE_IF_OCM_P0_FIELD_VALUE3r 6426
#define CM_TRACE_IF_OCM_P0_FIELD_VALUE4r 6427
#define CM_TRACE_IF_OCM_P1_CAPT_0r 6428
#define CM_TRACE_IF_OCM_P1_CAPT_1r 6429
#define CM_TRACE_IF_OCM_P1_CAPT_2r 6430
#define CM_TRACE_IF_OCM_P1_CAPT_3r 6431
#define CM_TRACE_IF_OCM_P1_CAPT_4r 6432
#define CM_TRACE_IF_OCM_P1_CONTROLr 6433
#define CM_TRACE_IF_OCM_P1_COUNTERr 6434
#define CM_TRACE_IF_OCM_P1_FIELD_MASK0r 6435
#define CM_TRACE_IF_OCM_P1_FIELD_MASK1r 6436
#define CM_TRACE_IF_OCM_P1_FIELD_MASK2r 6437
#define CM_TRACE_IF_OCM_P1_FIELD_MASK3r 6438
#define CM_TRACE_IF_OCM_P1_FIELD_MASK4r 6439
#define CM_TRACE_IF_OCM_P1_FIELD_VALUE0r 6440
#define CM_TRACE_IF_OCM_P1_FIELD_VALUE1r 6441
#define CM_TRACE_IF_OCM_P1_FIELD_VALUE2r 6442
#define CM_TRACE_IF_OCM_P1_FIELD_VALUE3r 6443
#define CM_TRACE_IF_OCM_P1_FIELD_VALUE4r 6444
#define CM_TRACE_IF_STATUSr 6445
#define CM_TRACE_IF_STATUS_MASKr 6446
#define CNG0COSDROPRATEr 6447
#define CNG1COSDROPRATEr 6448
#define CNGCOSCELLLIMIT0r 6449
#define CNGCOSCELLLIMIT1r 6450
#define CNGCOSPKTLIMIT0r 6451
#define CNGCOSPKTLIMIT1r 6452
#define CNGDROPCOUNT0r 6453
#define CNGDROPCOUNT1r 6454
#define CNGDYNCELLLIMIT0r 6455
#define CNGDYNCELLLIMIT1r 6456
#define CNGPORTPKTLIMIT0r 6457
#define CNGPORTPKTLIMIT1r 6458
#define CNGTOTALDYNCELLLIMIT0r 6459
#define CNGTOTALDYNCELLLIMIT1r 6460
#define CNG_MAPr 6461
#define CNMCONTORLr 6462
#define CNMCPIDTOFCTYPE0r 6463
#define CNMCPIDTOFCTYPE1r 6464
#define CNMCPIDTOFCTYPE2r 6465
#define CNMETHERTYPEr 6466
#define CNMFTMHr 6467
#define CNMGENERALCONFIGr 6468
#define CNMINGRESSVLANEDITCMDMAP_0r 6469
#define CNMINGRESSVLANEDITCMDMAP_1r 6470
#define CNMMACSAr 6471
#define CNMPCKTCNTr 6472
#define CNMPDUr 6473
#define CNMPDUCPIDMSBr 6474
#define CNMPPHr 6475
#define CNMTIMERGRANULARITYREGr 6476
#define CNMVLANTAGr 6477
#define CNM_VERSION_CONTROLr 6478
#define CNTINTREGr 6479
#define CNTINTREGMASKr 6480
#define CNTPROCCESSOADIRECTRDRESULT0r 6481
#define CNTPROCCESSOADIRECTRDRESULT1r 6482
#define CNTPROCCESSOADIRECTRDRESULT2r 6483
#define CNTPROCCESSOARDRESULT0r 6484
#define CNTPROCCESSOARDRESULT1r 6485
#define CNTPROCCESSOARDRESULT2r 6486
#define CNTPROCCESSOBDIRECTRDRESULT0r 6487
#define CNTPROCCESSOBDIRECTRDRESULT1r 6488
#define CNTPROCCESSOBDIRECTRDRESULT2r 6489
#define CNTPROCCESSOBRDRESULT0r 6490
#define CNTPROCCESSOBRDRESULT1r 6491
#define CNTPROCCESSOBRDRESULT2r 6492
#define CNTPROCESSORAREADr 6493
#define CNTPROCESSORASHIFTCFG1r 6494
#define CNTPROCESSORBREADr 6495
#define CNTPROCESSORBSHIFTCFG1r 6496
#define CNTPROCESSORCONFIG1r 6497
#define CNTPROCESSORCONFIG2r 6498
#define CNTPROCESSORCONFIG3r 6499
#define CNTPROCESSORCONFIG4r 6500
#define CNTRLINTRLVDMODEREGr 6501
#define CNTX_AGING_LIMITr 6502
#define CNTX_LRU_ENr 6503
#define COEXISTDUPX2UNICASTBITMAP_0r 6504
#define COEXISTDUPX2UNICASTBITMAP_1r 6505
#define COE_FLOW_CONTROL_CONFIGr 6506
#define COE_VLAN_PAUSE_RX_DA_LSr 6507
#define COE_VLAN_PAUSE_RX_DA_MSr 6508
#define COE_VLAN_PAUSE_RX_ETHER_TYPEr 6509
#define COE_VLAN_PAUSE_RX_OPCODEr 6510
#define COLOR_AWAREr 6511
#define COMMAND_CONFIGr 6512
#define CONFIG_ECCr 6513
#define CONFIG_EVENT_FIFOr 6514
#define CONFIG_QPP_EVENT_BLOCKr 6515
#define CONFIG_QPP_PUP_BPr 6516
#define CONFIG_QPP_TS_BPr 6517
#define CONGESTION_STATE_BYTESr 6518
#define CONNECTIVITYMAPCHANGEEVENTREGISTERS0r 6519
#define CONNECTIVITYMAPCHANGEEVENTREGISTERS1r 6520
#define CONNECTIVITYMAPREGISTERS0r 6521
#define CONNECTIVITYMAPREGISTERS1r 6522
#define CONNECTIVITYMAPREGISTERS2r 6523
#define CONNECTIVITYMAPREGISTERS3r 6524
#define CONNECTIVITYMAPREGISTERS4r 6525
#define CONNECTIVITYMAPREGISTERS5r 6526
#define CONNECTIVITYMAPREGISTERS6r 6527
#define CONNECTIVITYMAPREGISTERS7r 6528
#define CONNECTIVITYMAPREGISTERS8r 6529
#define CONNECTIVITYMAPREGISTERS9r 6530
#define CONNECTIVITYMAPREGISTERS10r 6531
#define CONNECTIVITYMAPREGISTERS11r 6532
#define CONNECTIVITYMAPREGISTERS12r 6533
#define CONNECTIVITYMAPREGISTERS13r 6534
#define CONNECTIVITYMAPREGISTERS14r 6535
#define CONNECTIVITYMAPREGISTERS15r 6536
#define CONNECTIVITYMAPREGISTERS16r 6537
#define CONNECTIVITYMAPREGISTERS17r 6538
#define CONNECTIVITYMAPREGISTERS18r 6539
#define CONNECTIVITYMAPREGISTERS19r 6540
#define CONNECTIVITYMAPREGISTERS20r 6541
#define CONNECTIVITYMAPREGISTERS21r 6542
#define CONNECTIVITYMAPREGISTERS22r 6543
#define CONNECTIVITYMAPREGISTERS23r 6544
#define CONNECTIVITYMAPREGISTERS24r 6545
#define CONNECTIVITYMAPREGISTERS25r 6546
#define CONNECTIVITYMAPREGISTERS26r 6547
#define CONNECTIVITYMAPREGISTERS27r 6548
#define CONNECTIVITYMAPREGISTERS28r 6549
#define CONNECTIVITYMAPREGISTERS29r 6550
#define CONNECTIVITYMAPREGISTERS30r 6551
#define CONNECTIVITYMAPREGISTERS31r 6552
#define CONNECTIVITYMAPREGISTERS32r 6553
#define CONNECTIVITYMAPREGISTERS33r 6554
#define CONNECTIVITYMAPREGISTERS34r 6555
#define CONNECTIVITYMAPREGISTERS35r 6556
#define CONTEXTCELLCOUNTERr 6557
#define CONTEXTOUTBOUNDMIRRORr 6558
#define CONTROLCELLBURSTREGISTERr 6559
#define CONTROLCELLFIFOBUFFER_0r 6560
#define CONTROLCELLFIFOBUFFER_1r 6561
#define COREIDr 6562
#define CORRECTED_ECC_ERRORr 6563
#define CORRECTED_ECC_ERROR_MASKr 6564
#define COSDP_REMAP_CONTROLr 6565
#define COSLCCOUNTr 6566
#define COSMASKr 6567
#define COSMASK_CPUr 6568
#define COSMASK_CPU1r 6569
#define COSPKTCOUNTr 6570
#define COSPROFILEUSAGEr 6571
#define COSWEIGHTSr 6572
#define COS_MAP_SELr 6573
#define COS_MODEr 6574
#define COS_MODE_64r 6575
#define COS_MODE_Xr 6576
#define COS_MODE_X_64r 6577
#define COS_MODE_Yr 6578
#define COS_MODE_Y_64r 6579
#define COS_SELr 6580
#define COS_SEL_2r 6581
#define COUNTERBASEREG0r 6582
#define COUNTERBASEREG1r 6583
#define COUNTERDPMAPr 6584
#define COUNTERRANGEHIGHREG0r 6585
#define COUNTERRANGEHIGHREG1r 6586
#define COUNTERRANGELOWREG0r 6587
#define COUNTERRANGELOWREG1r 6588
#define COUNTERSFAPPORTSr 6589
#define COUNTOUTOFRANGEr 6590
#define CO_CACHE_DATA_ECC_STATUSr 6591
#define CO_ECC_DEBUGr 6592
#define CO_ECC_ERRORr 6593
#define CO_ECC_ERROR_MASKr 6594
#define CO_ERRORr 6595
#define CO_ERROR_MASKr 6596
#define CO_GLOBAL_CONFIGr 6597
#define CO_INJECT_CTRLr 6598
#define CO_INJECT_DATA0r 6599
#define CO_INJECT_DATA1r 6600
#define CO_INJECT_DATA2r 6601
#define CO_INJECT_STATUSr 6602
#define CO_INJECT_STATUS_MASKr 6603
#define CO_MEMORY_INITr 6604
#define CO_MEMORY_INIT_DONEr 6605
#define CO_MEM_DEBUGr 6606
#define CO_METER_BUCKET_OVERFLOW_STATUSr 6607
#define CO_METER_MONITOR_CONFIGr 6608
#define CO_METER_MONITOR_COUNTER_ECC_STATUSr 6609
#define CO_METER_PROFILE_ECC_STATUSr 6610
#define CO_OCM_CORRUPTED_STATUSr 6611
#define CO_PD_ASSISTr 6612
#define CO_REFRESH_OVERFLOW_ERRORr 6613
#define CO_REFRESH_OVERFLOW_ERROR_MASKr 6614
#define CO_SEGMENT_BASEr 6615
#define CO_SEGMENT_CONFIGr 6616
#define CO_SEGMENT_DISABLE_ERRORr 6617
#define CO_SEGMENT_DISABLE_ERROR_MASKr 6618
#define CO_SEGMENT_ENABLEr 6619
#define CO_SEGMENT_LIMITr 6620
#define CO_SEGMENT_MISC_CONFIG_HIr 6621
#define CO_SEGMENT_MISC_CONFIG_LOr 6622
#define CO_SEGMENT_RANGE_ERRORr 6623
#define CO_SEGMENT_RANGE_ERROR_MASKr 6624
#define CO_SEGMENT_VISIT_INTERVALr 6625
#define CO_TIMER_EXPIRED_FIFO_ECC_STATUSr 6626
#define CO_TRACE_IF_LRP_CAPT_0r 6627
#define CO_TRACE_IF_LRP_CAPT_1r 6628
#define CO_TRACE_IF_LRP_CAPT_2r 6629
#define CO_TRACE_IF_LRP_CAPT_3r 6630
#define CO_TRACE_IF_LRP_CONTROLr 6631
#define CO_TRACE_IF_LRP_COUNTERr 6632
#define CO_TRACE_IF_LRP_FIELD_MASK0r 6633
#define CO_TRACE_IF_LRP_FIELD_MASK1r 6634
#define CO_TRACE_IF_LRP_FIELD_MASK2r 6635
#define CO_TRACE_IF_LRP_FIELD_MASK3r 6636
#define CO_TRACE_IF_LRP_FIELD_VALUE0r 6637
#define CO_TRACE_IF_LRP_FIELD_VALUE1r 6638
#define CO_TRACE_IF_LRP_FIELD_VALUE2r 6639
#define CO_TRACE_IF_LRP_FIELD_VALUE3r 6640
#define CO_TRACE_IF_OCM_CAPT_0r 6641
#define CO_TRACE_IF_OCM_CAPT_1r 6642
#define CO_TRACE_IF_OCM_CAPT_2r 6643
#define CO_TRACE_IF_OCM_CONTROLr 6644
#define CO_TRACE_IF_OCM_COUNTERr 6645
#define CO_TRACE_IF_OCM_FIELD_MASK0r 6646
#define CO_TRACE_IF_OCM_FIELD_MASK1r 6647
#define CO_TRACE_IF_OCM_FIELD_MASK2r 6648
#define CO_TRACE_IF_OCM_FIELD_VALUE0r 6649
#define CO_TRACE_IF_OCM_FIELD_VALUE1r 6650
#define CO_TRACE_IF_OCM_FIELD_VALUE2r 6651
#define CO_TRACE_IF_STATUSr 6652
#define CO_TRACE_IF_STATUS_MASKr 6653
#define CO_WATCHDOG_TIMER_EXPIRED_FIFO_STATUSr 6654
#define CO_WATCHDOG_TIMER_EXPIRED_FIFO_STATUS_MASKr 6655
#define CO_WB_BUFFER_ECC_STATUSr 6656
#define CPATHBISRDBGRDDATAr 6657
#define CPB_PARITY_CONTROLr 6658
#define CPB_PARITY_STATUS_INTRr 6659
#define CPCONFIGURATIONr 6660
#define CPORT_CDC_RXFIFO_CELL_CNTr 6661
#define CPORT_CDC_RXFIFO_ECC_STATUSr 6662
#define CPORT_CDC_RXFIFO_OVRFLWr 6663
#define CPORT_CDC_TXFIFO_CELL_CNTr 6664
#define CPORT_CDC_TXFIFO_CELL_REQ_CNTr 6665
#define CPORT_CDC_TXFIFO_ECC_STATUSr 6666
#define CPORT_CDC_TXFIFO_OVRFLWr 6667
#define CPORT_CONFIGr 6668
#define CPORT_ECC_CONTROLr 6669
#define CPORT_EEE_CLOCK_GATEr 6670
#define CPORT_EEE_CORE0_CLOCK_GATE_COUNTERr 6671
#define CPORT_EEE_COUNTER_MODEr 6672
#define CPORT_EEE_DURATION_TIMER_PULSEr 6673
#define CPORT_ENABLE_REGr 6674
#define CPORT_FAULT_LINK_STATUSr 6675
#define CPORT_FORCE_DOUBLE_BIT_ERRORr 6676
#define CPORT_FORCE_SINGLE_BIT_ERRORr 6677
#define CPORT_INTR_ENABLEr 6678
#define CPORT_INTR_STATUSr 6679
#define CPORT_LAG_FAILOVER_CONFIGr 6680
#define CPORT_LED_CHAIN_CONFIGr 6681
#define CPORT_LINKSTATUS_DOWNr 6682
#define CPORT_LINKSTATUS_DOWN_CLEARr 6683
#define CPORT_MAC_CONTROLr 6684
#define CPORT_MAC_MODEr 6685
#define CPORT_MODE_REGr 6686
#define CPORT_POWER_SAVEr 6687
#define CPORT_SGNDET_EARLYCRSr 6688
#define CPORT_SOFT_RESETr 6689
#define CPORT_SPARE0_REGr 6690
#define CPORT_TXFIFO0_ECC_STATUSr 6691
#define CPORT_TXFIFO_CELL_CNTr 6692
#define CPORT_TXFIFO_CELL_REQ_CNTr 6693
#define CPORT_TXFIFO_OVRFLWr 6694
#define CPORT_TXFIFO_PKT_DROP_CTLr 6695
#define CPORT_XGXS0_LN0_STATUS0_REGr 6696
#define CPORT_XHOL_D0r 6697
#define CPORT_XHOL_D1r 6698
#define CPORT_XHOL_D2r 6699
#define CPORT_XHOL_D3r 6700
#define CPORT_XHOL_MH0r 6701
#define CPORT_XHOL_MH1r 6702
#define CPORT_XHOL_MH2r 6703
#define CPORT_XHOL_MH3r 6704
#define CPORT_XHOL_RX_MH_DATA0r 6705
#define CPORT_XHOL_RX_MH_DATA1r 6706
#define CPORT_XHOL_RX_MH_DATA2r 6707
#define CPORT_XHOL_RX_MH_DATA3r 6708
#define CPORT_XHOL_RX_MH_MASK0r 6709
#define CPORT_XHOL_RX_MH_MASK1r 6710
#define CPORT_XHOL_RX_MH_MASK2r 6711
#define CPORT_XHOL_RX_MH_MASK3r 6712
#define CPORT_XHOL_RX_PKT_DATA0r 6713
#define CPORT_XHOL_RX_PKT_DATA1r 6714
#define CPORT_XHOL_RX_PKT_DATA2r 6715
#define CPORT_XHOL_RX_PKT_DATA3r 6716
#define CPORT_XHOL_RX_PKT_MASK0r 6717
#define CPORT_XHOL_RX_PKT_MASK1r 6718
#define CPORT_XHOL_RX_PKT_MASK2r 6719
#define CPORT_XHOL_RX_PKT_MASK3r 6720
#define CPORT_XMODID_DUAL_ENr 6721
#define CPORT_XPAUSE_D0r 6722
#define CPORT_XPAUSE_D1r 6723
#define CPORT_XPAUSE_D2r 6724
#define CPORT_XPAUSE_D3r 6725
#define CPORT_XPAUSE_MH0r 6726
#define CPORT_XPAUSE_MH1r 6727
#define CPORT_XPAUSE_MH2r 6728
#define CPORT_XPAUSE_MH3r 6729
#define CPORT_XPAUSE_RX_DA_LSr 6730
#define CPORT_XPAUSE_RX_DA_MSr 6731
#define CPORT_XPAUSE_RX_LENGTH_TYPEr 6732
#define CPORT_XPAUSE_RX_OPCODEr 6733
#define CPORT_XPAUSE_TX_PKT_XOFF_VALr 6734
#define CPORT_XPAUSE_WATCHDOG_INIT_VALr 6735
#define CPORT_XPAUSE_WATCHDOG_THRESHr 6736
#define CPORT_XTPSEr 6737
#define CPQLINKMEMDEBUGr 6738
#define CPQUEUESRANGEr 6739
#define CPQ_COS_EMPTY_REGr 6740
#define CPUASYNCHRONOUSPACKETDATAr 6741
#define CPUDATACELLA_0r 6742
#define CPUDATACELLA_1r 6743
#define CPUDATACELLA_2r 6744
#define CPUDATACELLA_3r 6745
#define CPUDATACELLA_4r 6746
#define CPUDATACELLB_0r 6747
#define CPUDATACELLB_1r 6748
#define CPUDATACELLB_2r 6749
#define CPUDATACELLB_3r 6750
#define CPUDATACELLB_4r 6751
#define CPUDATACELLC_0r 6752
#define CPUDATACELLC_1r 6753
#define CPUDATACELLC_2r 6754
#define CPUDATACELLC_3r 6755
#define CPUDATACELLC_4r 6756
#define CPUDATACELLD_0r 6757
#define CPUDATACELLD_1r 6758
#define CPUDATACELLD_2r 6759
#define CPUDATACELLD_3r 6760
#define CPUDATACELLD_4r 6761
#define CPUDATACELL_0r 6762
#define CPUDATACELL_1r 6763
#define CPUDATACELL_2r 6764
#define CPUDATACELL_3r 6765
#define CPUDATACELL_4r 6766
#define CPUIFRECIEVEFLOWCONTROLEVENTSCOUNTERr 6767
#define CPUIFTRANSMITFLOWCONTROLEVENTSCOUNTERr 6768
#define CPULASTHEADERr 6769
#define CPULOOKUPKEYr 6770
#define CPUMAXBUCKETr 6771
#define CPUMAXBUCKETCONFIG_64r 6772
#define CPUOLPRCYPORTDELAYCONFIGURATIONr 6773
#define CPUPACKETCONTROLr 6774
#define CPUPACKETWORDS_0r 6775
#define CPUPACKETWORDS_1r 6776
#define CPUPACKETWORDS_2r 6777
#define CPUPACKETWORDS_3r 6778
#define CPUPKTECCr 6779
#define CPUPKTMAXBUCKETr 6780
#define CPUPKTMAXBUCKETCONFIGr 6781
#define CPUPKTPORTMAXBUCKETr 6782
#define CPUPKTPORTMAXBUCKETCONFIGr 6783
#define CPUPORTMAXBUCKETr 6784
#define CPUPORTMAXBUCKETCONFIG_64r 6785
#define CPUSLOTMINTIMERr 6786
#define CPUSTREAMINGINTERFACECONFIGURATIONSr 6787
#define CPUSTREAMINGINTERFACEINTERRUPTSr 6788
#define CPUSTREAMINGINTERFACEINTERRUPTSMASKREGISTERr 6789
#define CPUTRANSMITCELL1r 6790
#define CPUTRANSMITCELL2r 6791
#define CPUTRANSMITCELL3r 6792
#define CPUTRANSMITCELLLINKNUMBERr 6793
#define CPUTRANSMITCELLSTRIGGERr 6794
#define CPU_BWr 6795
#define CPU_CAL_CONFIGURATION_REGISTERr 6796
#define CPU_COMMANDSr 6797
#define CPU_CONTROL_0r 6798
#define CPU_CONTROL_1r 6799
#define CPU_CONTROL_2r 6800
#define CPU_CONTROL_3r 6801
#define CPU_CONTROL_4r 6802
#define CPU_CONTROL_Mr 6803
#define CPU_COS14_MASKr 6804
#define CPU_COS15_MASKr 6805
#define CPU_COS1_MASKr 6806
#define CPU_COS2_MASKr 6807
#define CPU_COS3_MASKr 6808
#define CPU_COS4_MASKr 6809
#define CPU_COS5_MASKr 6810
#define CPU_COS6_MASKr 6811
#define CPU_COS7_MASKr 6812
#define CPU_COS_CAM_BIST_CONFIGr 6813
#define CPU_COS_CAM_BIST_DBG_DATAr 6814
#define CPU_COS_CAM_BIST_STATUSr 6815
#define CPU_COS_CAM_DBGCTRLr 6816
#define CPU_COS_SELr 6817
#define CPU_COS_SEL_2r 6818
#define CPU_PRIORITY_SELr 6819
#define CPU_PRIORITY_SEL_2r 6820
#define CPU_QL_CONTROLr 6821
#define CPU_RATE1r 6822
#define CPU_RATES0r 6823
#define CPU_SLOT_COUNTr 6824
#define CPU_TS_PARITY_CONTROLr 6825
#define CPU_TS_PARITY_STATUS_INTRr 6826
#define CPU_TS_PARITY_STATUS_NACKr 6827
#define CRC32_LANE_ERR_INDICATIONr 6828
#define CRC32_LANE_VALID_INDICATIONr 6829
#define CRCDROPPEDCELLCNTr 6830
#define CRCDROPPEDPCKCNTr 6831
#define CRCERRORCOUNTERr 6832
#define CRCERRORCOUNTER0r 6833
#define CRCERRORCOUNTER1r 6834
#define CRCERRORCOUNTER2r 6835
#define CRCERRORCOUNTER3r 6836
#define CRCERRORCOUNTER4r 6837
#define CRCERRORCOUNTER5r 6838
#define CRCERRORCOUNTER6r 6839
#define CRCERRORCOUNTER7r 6840
#define CRCERRORCOUNTER8r 6841
#define CRCERRORCOUNTER9r 6842
#define CRCERRORCOUNTER10r 6843
#define CRCERRORCOUNTER11r 6844
#define CRCERRRATECONFIGURATIONREGISTER0r 6845
#define CRCERRRATECONFIGURATIONREGISTER1r 6846
#define CRCERRWEIGHTCONFIGURATIONREGISTER0r 6847
#define CRCERRWEIGHTCONFIGURATIONREGISTER1r 6848
#define CRC_APPEND_ENABLEr 6849
#define CREDITCELLSCOUNTERr 6850
#define CREDITFABRICLATENCYCOUNTERr 6851
#define CREDITOVERFLOWQUEUENUMr 6852
#define CREDITWATCHDOGCONFIGURATIONr 6853
#define CREDITWATCHDOGQUEUEBOUNDARIESr 6854
#define CREDIT_COUNTERr 6855
#define CREDIT_COUNTER_CONFIGURATION_REG1r 6856
#define CREDIT_COUNTER_CONFIGURATION_REG2r 6857
#define CREDIT_SCHEDULER_COUNTER_IN_THE_CML_CONFIGURATIONr 6858
#define CRPSACOUNTERSTSr 6859
#define CRPSACOUNTERSTS1r 6860
#define CRPSBCOUNTERSTSr 6861
#define CRPSBCOUNTERSTS1r 6862
#define CRPSCNTOVRFSTSr 6863
#define CRPSINTERRUPTREGISTERr 6864
#define CRPSINTERRUPTREGISTERMASKr 6865
#define CRPS_CNT_PROCESSOR_READr 6866
#define CRPS_CRPS_CACHE_RD_RESULTSr 6867
#define CRPS_CRPS_CNT_OVRF_STSr 6868
#define CRPS_CRPS_CNT_SRC_CFGr 6869
#define CRPS_CRPS_CNT_SRC_GROUP_SIZESr 6870
#define CRPS_CRPS_COUNTER_STS_1r 6871
#define CRPS_CRPS_DIRECT_RD_RESULTr 6872
#define CRPS_CRPS_DO_NOT_COUNT_FILTERr 6873
#define CRPS_CRPS_GENERAL_CFGr 6874
#define CRPS_CRPS_LAST_CMD_RCVDr 6875
#define CRPS_CRPS_MAX_REFRESH_CFGr 6876
#define CRPS_CRPS_ONE_ENTRY_MODE_CNT_CMDr 6877
#define CRPS_CRPS_OVTH_MEM_STS_SELr 6878
#define CRPS_CRPS_PIPE_COUNTERSr 6879
#define CRPS_CRPS_PIPE_COUNTERS_2r 6880
#define CRPS_CRPS_PREFETCH_TIMERS_CFGr 6881
#define CRPS_CRPS_PREFETCH_TIMER_PERIOD_CFGr 6882
#define CRPS_CRPS_PRE_RD_FIFO_STS_1r 6883
#define CRPS_CRPS_SEQUENTIAL_TMR_CFGr 6884
#define CRPS_CRPS_THRESHOLDS_CFGr 6885
#define CRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr 6886
#define CRPS_ERROR_INITIATION_DATAr 6887
#define CRPS_GTIMER_CONFIGURATIONr 6888
#define CRPS_GTIMER_TRIGGERr 6889
#define CRPS_INDIRECT_COMMANDr 6890
#define CRPS_INDIRECT_COMMAND_ADDRESSr 6891
#define CRPS_INDIRECT_COMMAND_DATA_INCREMENTr 6892
#define CRPS_INDIRECT_COMMAND_RD_DATAr 6893
#define CRPS_INDIRECT_COMMAND_WR_DATAr 6894
#define CRPS_INDIRECT_WR_MASKr 6895
#define CRPS_INTERRUPT_MASK_REGISTERr 6896
#define CRPS_INTERRUPT_REGISTERr 6897
#define CRPS_INTERRUPT_REGISTER_TESTr 6898
#define CRPS_PARITY_ERR_CNTr 6899
#define CRPS_PAR_ERR_INITIATEr 6900
#define CRPS_PAR_ERR_INTERRUPT_MASK_REGISTERr 6901
#define CRPS_PAR_ERR_INTERRUPT_REGISTERr 6902
#define CRPS_PAR_ERR_INTERRUPT_REGISTER_TESTr 6903
#define CRPS_PAR_ERR_MEM_MASKr 6904
#define CRPS_REG_0085r 6905
#define CRPS_REG_0086r 6906
#define CRPS_REG_0087r 6907
#define CRPS_REG_0090r 6908
#define CRPS_REG_0091r 6909
#define CRPS_REG_0092r 6910
#define CRPS_REG_0093r 6911
#define CRPS_REG_00AFr 6912
#define CRPS_REG_00CEr 6913
#define CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTERr 6914
#define CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASKr 6915
#define CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTr 6916
#define CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTERr 6917
#define CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASKr 6918
#define CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTr 6919
#define CRU_CONTROLr 6920
#define CRU_CPU0_POWERDOWNr 6921
#define CRU_DEBUGr 6922
#define CRU_IHOST_PWRDWN_ENr 6923
#define CRU_IHOST_PWRDWN_STATUSr 6924
#define CRWDEVENTCOUNTERr 6925
#define CSRCSEL_CHID_0r 6926
#define CSRCSEL_CHID_1r 6927
#define CSRCSEL_CHID_2r 6928
#define CSRCSEL_CHID_3r 6929
#define CSRCSEL_CHID_4r 6930
#define CSRCSEL_CHID_5r 6931
#define CSRCSEL_CHID_6r 6932
#define CSRCSEL_CHID_7r 6933
#define CSRCSEL_CHID_8r 6934
#define CSRCSEL_CHID_9r 6935
#define CSRCSEL_CHID_10r 6936
#define CSRCSEL_CHID_11r 6937
#define CSRCSEL_CHID_12r 6938
#define CSRCSEL_CHID_13r 6939
#define CSRCSEL_CHID_14r 6940
#define CSRCSEL_CHID_15r 6941
#define CSRCSEL_CHID_16r 6942
#define CSRCSEL_CHID_17r 6943
#define CSRCSEL_CHID_18r 6944
#define CSRCSEL_CHID_19r 6945
#define CSRCSEL_CHID_20r 6946
#define CSRCSEL_CHID_21r 6947
#define CSRCSEL_CHID_22r 6948
#define CSRCSEL_CHID_23r 6949
#define CSRCSEL_CHID_24r 6950
#define CSRCSEL_CHID_25r 6951
#define CSRCSEL_CHID_26r 6952
#define CSRCSEL_CHID_27r 6953
#define CSRCSEL_CHID_28r 6954
#define CSRCSEL_CHID_29r 6955
#define CSRCSEL_CHID_30r 6956
#define CSRCSEL_CHID_31r 6957
#define CSRCSEL_CHID_32r 6958
#define CSRCSEL_CHID_33r 6959
#define CSRCSEL_CHID_34r 6960
#define CSRCSEL_CHID_35r 6961
#define CSRCSEL_CHID_36r 6962
#define CSRCSEL_CHID_37r 6963
#define CSRCSEL_CHID_38r 6964
#define CSRCSEL_CHID_39r 6965
#define CSRCSEL_CHID_40r 6966
#define CSRCSEL_CHID_41r 6967
#define CSRCSEL_CHID_42r 6968
#define CSRCSEL_CHID_43r 6969
#define CSRCSEL_CHID_44r 6970
#define CSRCSEL_CHID_45r 6971
#define CSRCSEL_CHID_46r 6972
#define CSRCSEL_CHID_47r 6973
#define CSRCSEL_CHID_48r 6974
#define CSRCSEL_CHID_49r 6975
#define CSRCSEL_CHID_50r 6976
#define CSRCSEL_CHID_51r 6977
#define CSRCSEL_CHID_52r 6978
#define CSRCSEL_CHID_53r 6979
#define CSRCSEL_CHID_54r 6980
#define CSRCSEL_CHID_55r 6981
#define CSRCSEL_CHID_56r 6982
#define CSRCSEL_CHID_57r 6983
#define CSRCSEL_CHID_58r 6984
#define CSRCSEL_CHID_59r 6985
#define CSRCSEL_CHID_60r 6986
#define CSRCSEL_CHID_61r 6987
#define CSRCSEL_CHID_62r 6988
#define CSRCSEL_CHID_63r 6989
#define CS_ACE_BYTE_THRESHOLDr 6990
#define CS_ACE_CTRLr 6991
#define CS_ACE_EVENT_THRESHOLDr 6992
#define CS_ACE_RANDOM_SEEDr 6993
#define CS_BRICK_TMr 6994
#define CS_COLLISION_ERRORr 6995
#define CS_COLLISION_ERROR_MASKr 6996
#define CS_CONFIG0r 6997
#define CS_CONFIG_BACKGROUND_ENABLEr 6998
#define CS_CONFIG_BACKGROUND_RATEr 6999
#define CS_CONFIG_SHIFT_SEG15_TO_SEG0r 7000
#define CS_CONFIG_SHIFT_SEG31_TO_SEG16r 7001
#define CS_DEBUGr 7002
#define CS_DEBUG_CNTR0_ADDRr 7003
#define CS_DEBUG_CNTR0_AMOUNT_HIGHr 7004
#define CS_DEBUG_CNTR0_AMOUNT_LOWr 7005
#define CS_DEBUG_CNTR0_EVENT_HIGHr 7006
#define CS_DEBUG_CNTR0_EVENT_LOWr 7007
#define CS_DEBUG_CNTR1_ADDRr 7008
#define CS_DEBUG_CNTR1_AMOUNT_HIGHr 7009
#define CS_DEBUG_CNTR1_AMOUNT_LOWr 7010
#define CS_DEBUG_CNTR1_EVENT_HIGHr 7011
#define CS_DEBUG_CNTR1_EVENT_LOWr 7012
#define CS_DEBUG_CNTR2_ADDRr 7013
#define CS_DEBUG_CNTR2_AMOUNT_HIGHr 7014
#define CS_DEBUG_CNTR2_AMOUNT_LOWr 7015
#define CS_DEBUG_CNTR2_EVENT_HIGHr 7016
#define CS_DEBUG_CNTR2_EVENT_LOWr 7017
#define CS_DEBUG_CNTR3_ADDRr 7018
#define CS_DEBUG_CNTR3_AMOUNT_HIGHr 7019
#define CS_DEBUG_CNTR3_AMOUNT_LOWr 7020
#define CS_DEBUG_CNTR3_EVENT_HIGHr 7021
#define CS_DEBUG_CNTR3_EVENT_LOWr 7022
#define CS_DEBUG_CNTR_HALTr 7023
#define CS_DEBUG_CNTR_INJECTr 7024
#define CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRIDr 7025
#define CS_DEBUG_CNTR_INJECT_VALUESr 7026
#define CS_DEBUG_CNTR_UPDATEr 7027
#define CS_DMA_FIFO_CONFIGr 7028
#define CS_DMA_FIFO_CTRLr 7029
#define CS_DMA_FIFO_TMr 7030
#define CS_DMA_MESSAGE_SIZEr 7031
#define CS_DROP_ERRORr 7032
#define CS_DROP_ERROR_MASKr 7033
#define CS_ECC_DEBUG0r 7034
#define CS_ECC_ERRORr 7035
#define CS_ECC_STATUS0r 7036
#define CS_ECC_STATUS1r 7037
#define CS_ECC_STATUS2r 7038
#define CS_ECC_STATUS3r 7039
#define CS_ECC_STATUS4r 7040
#define CS_ECC_STATUS5r 7041
#define CS_ECC_STATUS6r 7042
#define CS_ECC_STATUS7r 7043
#define CS_ECC_STATUS8r 7044
#define CS_ECC_STATUS9r 7045
#define CS_ECC_STATUS10r 7046
#define CS_ECC_STATUS11r 7047
#define CS_ECC_STATUS12r 7048
#define CS_ECC_STATUS13r 7049
#define CS_ECC_STATUS14r 7050
#define CS_ECC_STATUS15r 7051
#define CS_ECC_STATUS16r 7052
#define CS_ECC_STATUS17r 7053
#define CS_EJECT_OVERFLOW_ERRORr 7054
#define CS_EJECT_OVERFLOW_ERROR_MASKr 7055
#define CS_EJECT_THRESH_ERRORr 7056
#define CS_EJECT_THRESH_ERROR_MASKr 7057
#define CS_MANUAL_EJECT_COMMIT_TIMERr 7058
#define CS_MANUAL_EJECT_CONFIG0r 7059
#define CS_MANUAL_EJECT_CONFIG1r 7060
#define CS_MANUAL_EJECT_CONFIG2r 7061
#define CS_MANUAL_EJECT_CONFIG3r 7062
#define CS_MANUAL_EJECT_CTRLr 7063
#define CS_MESSAGE_READYr 7064
#define CS_MESSAGE_READY_MASKr 7065
#define CS_PARITY_DEBUG0r 7066
#define CS_PARITY_DEBUG1r 7067
#define CS_PARITY_ERRORr 7068
#define CS_PARITY_ERROR_MASKr 7069
#define CS_THRESHOLD_EVENTr 7070
#define CS_THRESHOLD_EVENT_MASKr 7071
#define CS_UNMAPPED_ERRORr 7072
#define CS_UNMAPPED_ERROR_MASKr 7073
#define CTRL_DA1r 7074
#define CTRL_DA2r 7075
#define CTRL_DA3r 7076
#define CTRL_DA4r 7077
#define CTRL_DA5r 7078
#define CTRL_DA6r 7079
#define CTRL_ETHERTYPE1r 7080
#define CTRL_ETHERTYPE2r 7081
#define CTR_DEQ_DEBUGr 7082
#define CTR_DEQ_DTYPE_TBL0r 7083
#define CTR_DEQ_DTYPE_TBL1r 7084
#define CTR_DEQ_DTYPE_TBL2r 7085
#define CTR_DEQ_STATS_CFGr 7086
#define CTR_DEQ_STATUS_ECC_STATUSr 7087
#define CTR_ECC_DEBUGr 7088
#define CTR_ENQ_DEBUGr 7089
#define CTR_ENQ_STATS_CFGr 7090
#define CTR_ERRORr 7091
#define CTR_ERROR_MASKr 7092
#define CTR_FLEX_CNT_ECC_STATUSr 7093
#define CTR_MEM_CFGr 7094
#define CTR_MEM_DEBUGr 7095
#define CTR_MEM_TMr 7096
#define CTR_Q_STATS_MAPr 7097
#define CTR_RQE_FIFO_ECC_STATUSr 7098
#define CTR_SEGMENT_STARTr 7099
#define CTR_SYS_CONTROLr 7100
#define CUSTOMCONFIGr 7101
#define CWINTEQr 7102
#define CWINTMSKr 7103
#define CWINTQSTr 7104
#define CWINTS_CHID_0r 7105
#define CWINTS_CHID_1r 7106
#define CWINTS_CHID_2r 7107
#define CWINTS_CHID_3r 7108
#define CWINTS_CHID_4r 7109
#define CWINTS_CHID_5r 7110
#define CWINTS_CHID_6r 7111
#define CWINTS_CHID_7r 7112
#define CWINTS_CHID_8r 7113
#define CWINTS_CHID_9r 7114
#define CWINTS_CHID_10r 7115
#define CWINTS_CHID_11r 7116
#define CWINTS_CHID_12r 7117
#define CWINTS_CHID_13r 7118
#define CWINTS_CHID_14r 7119
#define CWINTS_CHID_15r 7120
#define CWINTS_CHID_16r 7121
#define CWINTS_CHID_17r 7122
#define CWINTS_CHID_18r 7123
#define CWINTS_CHID_19r 7124
#define CWINTS_CHID_20r 7125
#define CWINTS_CHID_21r 7126
#define CWINTS_CHID_22r 7127
#define CWINTS_CHID_23r 7128
#define CWINTS_CHID_24r 7129
#define CWINTS_CHID_25r 7130
#define CWINTS_CHID_26r 7131
#define CWINTS_CHID_27r 7132
#define CWINTS_CHID_28r 7133
#define CWINTS_CHID_29r 7134
#define CWINTS_CHID_30r 7135
#define CWINTS_CHID_31r 7136
#define CWINTS_CHID_32r 7137
#define CWINTS_CHID_33r 7138
#define CWINTS_CHID_34r 7139
#define CWINTS_CHID_35r 7140
#define CWINTS_CHID_36r 7141
#define CWINTS_CHID_37r 7142
#define CWINTS_CHID_38r 7143
#define CWINTS_CHID_39r 7144
#define CWINTS_CHID_40r 7145
#define CWINTS_CHID_41r 7146
#define CWINTS_CHID_42r 7147
#define CWINTS_CHID_43r 7148
#define CWINTS_CHID_44r 7149
#define CWINTS_CHID_45r 7150
#define CWINTS_CHID_46r 7151
#define CWINTS_CHID_47r 7152
#define CWINTS_CHID_48r 7153
#define CWINTS_CHID_49r 7154
#define CWINTS_CHID_50r 7155
#define CWINTS_CHID_51r 7156
#define CWINTS_CHID_52r 7157
#define CWINTS_CHID_53r 7158
#define CWINTS_CHID_54r 7159
#define CWINTS_CHID_55r 7160
#define CWINTS_CHID_56r 7161
#define CWINTS_CHID_57r 7162
#define CWINTS_CHID_58r 7163
#define CWINTS_CHID_59r 7164
#define CWINTS_CHID_60r 7165
#define CWINTS_CHID_61r 7166
#define CWINTS_CHID_62r 7167
#define CWINTS_CHID_63r 7168
#define CW_PD_CELL_CTRLr 7169
#define CW_PD_CELL_GOr 7170
#define CW_PE_CELL_CTRLr 7171
#define CW_PE_CELL_GOr 7172
#define CW_PKT_CELL_DATA0r 7173
#define CW_PKT_CELL_DATA1r 7174
#define CW_PKT_CELL_DATA2r 7175
#define CW_PKT_CELL_DATA3r 7176
#define CW_PKT_CELL_DATA4r 7177
#define CW_PKT_CELL_DATA5r 7178
#define CW_PKT_CELL_DATA6r 7179
#define CW_PKT_CELL_DATA7r 7180
#define CW_PKT_CELL_DATA8r 7181
#define CW_PKT_CELL_DATA9r 7182
#define CW_PKT_CELL_DATA10r 7183
#define CW_PKT_CELL_DATA11r 7184
#define CW_PKT_CELL_DATA12r 7185
#define CW_PKT_CELL_DATA13r 7186
#define CW_PKT_CELL_DATA14r 7187
#define CW_PKT_CELL_DATA15r 7188
#define CW_PKT_CELL_DATA16r 7189
#define CW_PKT_CELL_DATA17r 7190
#define CW_PKT_CELL_DATA18r 7191
#define CW_PKT_CELL_DATA19r 7192
#define CW_PKT_CELL_DATA20r 7193
#define CW_PKT_CELL_DATA21r 7194
#define CW_PKT_CELL_DATA22r 7195
#define CW_PKT_CELL_DATA23r 7196
#define CW_PKT_CELL_DATA24r 7197
#define CW_PKT_CELL_DATA25r 7198
#define CW_PKT_CELL_DATA26r 7199
#define CW_PKT_CELL_DATA27r 7200
#define CW_PKT_CELL_DATA28r 7201
#define CW_PKT_CELL_DATA29r 7202
#define CW_PKT_CELL_DATA30r 7203
#define CW_PKT_CELL_DATA31r 7204
#define CX_BIT_BANG_TAP_CONTROLr 7205
#define CX_BS_PLL_AUX_CTRLr 7206
#define CX_BS_PLL_CHANNEL_0r 7207
#define CX_BS_PLL_CHANNEL_1r 7208
#define CX_BS_PLL_CHANNEL_2r 7209
#define CX_BS_PLL_CHANNEL_3r 7210
#define CX_BS_PLL_CHANNEL_4r 7211
#define CX_BS_PLL_CHANNEL_5r 7212
#define CX_BS_PLL_CONTROLr 7213
#define CX_BS_PLL_GAINr 7214
#define CX_BS_PLL_NDIV_FRACTIONr 7215
#define CX_BS_PLL_NDIV_INTEGERr 7216
#define CX_BS_PLL_PREDIVr 7217
#define CX_BS_PLL_RESETr 7218
#define CX_BS_PLL_SSC_CTRLr 7219
#define CX_BS_PLL_SSC_LIMITr 7220
#define CX_BS_PLL_STATUSr 7221
#define CX_CONFIGr 7222
#define CX_DDR03_PLL_AUX_CTRLr 7223
#define CX_DDR03_PLL_CHANNEL_0r 7224
#define CX_DDR03_PLL_CHANNEL_1r 7225
#define CX_DDR03_PLL_CHANNEL_2r 7226
#define CX_DDR03_PLL_CHANNEL_3r 7227
#define CX_DDR03_PLL_CHANNEL_4r 7228
#define CX_DDR03_PLL_CHANNEL_5r 7229
#define CX_DDR03_PLL_CONTROLr 7230
#define CX_DDR03_PLL_GAINr 7231
#define CX_DDR03_PLL_NDIV_FRACTIONr 7232
#define CX_DDR03_PLL_NDIV_INTEGERr 7233
#define CX_DDR03_PLL_PREDIVr 7234
#define CX_DDR03_PLL_RESETr 7235
#define CX_DDR03_PLL_SSC_CTRLr 7236
#define CX_DDR03_PLL_SSC_LIMITr 7237
#define CX_DDR0_PLL_STATUSr 7238
#define CX_DDR1_PLL_STATUSr 7239
#define CX_DDR2_PLL_STATUSr 7240
#define CX_DDR3_PLL_STATUSr 7241
#define CX_DEBUG_LED_INITIAL_DELAYr 7242
#define CX_DEBUG_LED_LENGTH_0r 7243
#define CX_DEBUG_LED_LENGTH_1r 7244
#define CX_DEBUG_LED_LENGTH_2r 7245
#define CX_DEBUG_LED_LENGTH_3r 7246
#define CX_DEBUG_LED_LENGTH_4r 7247
#define CX_DEBUG_LED_LENGTH_5r 7248
#define CX_DEBUG_LED_LENGTH_6r 7249
#define CX_DEBUG_LED_LENGTH_7r 7250
#define CX_DEBUG_LED_LENGTH_8r 7251
#define CX_DEBUG_LED_LENGTH_9r 7252
#define CX_DEBUG_LED_LENGTH_10r 7253
#define CX_DEBUG_LED_LENGTH_11r 7254
#define CX_DEBUG_LED_LENGTH_12r 7255
#define CX_DEBUG_LED_LENGTH_13r 7256
#define CX_DEBUG_LED_LENGTH_14r 7257
#define CX_DEBUG_LED_LENGTH_15r 7258
#define CX_DEBUG_LED_LENGTH_16r 7259
#define CX_DEBUG_LED_LENGTH_17r 7260
#define CX_DEBUG_LED_LENGTH_18r 7261
#define CX_DEBUG_LED_LENGTH_19r 7262
#define CX_DEBUG_LED_LENGTH_20r 7263
#define CX_DEBUG_LED_LENGTH_21r 7264
#define CX_DEBUG_LED_LENGTH_22r 7265
#define CX_DEBUG_LED_LENGTH_23r 7266
#define CX_DEBUG_LED_LENGTH_24r 7267
#define CX_DEBUG_LED_LENGTH_25r 7268
#define CX_DEBUG_LED_LENGTH_26r 7269
#define CX_DEBUG_LED_LENGTH_27r 7270
#define CX_DEBUG_LED_LENGTH_28r 7271
#define CX_DEBUG_LED_LENGTH_29r 7272
#define CX_DEBUG_LED_LENGTH_30r 7273
#define CX_DEBUG_LED_LENGTH_31r 7274
#define CX_DEBUG_LED_LENGTH_32r 7275
#define CX_DEBUG_LED_LENGTH_33r 7276
#define CX_DEBUG_LED_LENGTH_34r 7277
#define CX_DEBUG_LED_LENGTH_35r 7278
#define CX_DEBUG_LED_LENGTH_36r 7279
#define CX_DEBUG_LED_LENGTH_37r 7280
#define CX_DEBUG_LED_LENGTH_38r 7281
#define CX_DEBUG_LED_LENGTH_39r 7282
#define CX_DEBUG_LED_LENGTH_40r 7283
#define CX_DEBUG_LED_LENGTH_41r 7284
#define CX_DEBUG_LED_LENGTH_42r 7285
#define CX_DEBUG_LED_LENGTH_43r 7286
#define CX_DEBUG_LED_LENGTH_44r 7287
#define CX_DEBUG_LED_LENGTH_45r 7288
#define CX_DEBUG_LED_LENGTH_46r 7289
#define CX_DEBUG_LED_LENGTH_47r 7290
#define CX_DEBUG_LED_LENGTH_48r 7291
#define CX_DEBUG_LED_LENGTH_49r 7292
#define CX_DEBUG_LED_LENGTH_50r 7293
#define CX_DEBUG_LED_LENGTH_51r 7294
#define CX_DEBUG_LED_LENGTH_52r 7295
#define CX_DEBUG_LED_LENGTH_53r 7296
#define CX_DEBUG_LED_LENGTH_54r 7297
#define CX_DEBUG_LED_LENGTH_55r 7298
#define CX_DEBUG_LED_LENGTH_56r 7299
#define CX_DEBUG_LED_LENGTH_57r 7300
#define CX_DEBUG_LED_LENGTH_58r 7301
#define CX_DEBUG_LED_LENGTH_59r 7302
#define CX_DEBUG_LED_LENGTH_60r 7303
#define CX_DEBUG_LED_LENGTH_61r 7304
#define CX_DEBUG_LED_LENGTH_62r 7305
#define CX_DEBUG_LED_LENGTH_63r 7306
#define CX_DEBUG_LED_SCAN_SELECT_0r 7307
#define CX_DEBUG_LED_SCAN_SELECT_1r 7308
#define CX_DEBUG_LED_SCAN_SELECT_2r 7309
#define CX_DEBUG_LED_SCAN_SELECT_3r 7310
#define CX_DEBUG_LED_SCAN_SELECT_4r 7311
#define CX_DEBUG_LED_SCAN_SELECT_5r 7312
#define CX_GLOBAL_DEBUGr 7313
#define CX_GPIO_DIRECTION_0r 7314
#define CX_GPIO_DIRECTION_1r 7315
#define CX_GPIO_INPUT_0r 7316
#define CX_GPIO_INPUT_1r 7317
#define CX_GPIO_OUTPUT_0r 7318
#define CX_GPIO_OUTPUT_1r 7319
#define CX_HPP_PLL_AUX_CTRLr 7320
#define CX_HPP_PLL_CHANNEL_0r 7321
#define CX_HPP_PLL_CHANNEL_1r 7322
#define CX_HPP_PLL_CHANNEL_2r 7323
#define CX_HPP_PLL_CHANNEL_3r 7324
#define CX_HPP_PLL_CHANNEL_4r 7325
#define CX_HPP_PLL_CHANNEL_5r 7326
#define CX_HPP_PLL_CONTROLr 7327
#define CX_HPP_PLL_GAINr 7328
#define CX_HPP_PLL_NDIV_FRACTIONr 7329
#define CX_HPP_PLL_NDIV_INTEGERr 7330
#define CX_HPP_PLL_PREDIVr 7331
#define CX_HPP_PLL_RESETr 7332
#define CX_HPP_PLL_SSC_CTRLr 7333
#define CX_HPP_PLL_SSC_LIMITr 7334
#define CX_HPP_PLL_STATUSr 7335
#define CX_MAC_PLL_AUX_CTRLr 7336
#define CX_MAC_PLL_CHANNEL_0r 7337
#define CX_MAC_PLL_CHANNEL_1r 7338
#define CX_MAC_PLL_CHANNEL_2r 7339
#define CX_MAC_PLL_CHANNEL_3r 7340
#define CX_MAC_PLL_CHANNEL_4r 7341
#define CX_MAC_PLL_CHANNEL_5r 7342
#define CX_MAC_PLL_CONTROLr 7343
#define CX_MAC_PLL_GAINr 7344
#define CX_MAC_PLL_NDIV_FRACTIONr 7345
#define CX_MAC_PLL_NDIV_INTEGERr 7346
#define CX_MAC_PLL_PREDIVr 7347
#define CX_MAC_PLL_RESETr 7348
#define CX_MAC_PLL_SSC_CTRLr 7349
#define CX_MAC_PLL_SSC_LIMITr 7350
#define CX_MAC_PLL_STATUSr 7351
#define CX_PD_ASSIST_DEBUGr 7352
#define CX_PHY_PORT_CONFIGr 7353
#define CX_PLL_CTRLr 7354
#define CX_PLL_LOCK_LOST_STATUSr 7355
#define CX_PLL_LOCK_LOST_STATUS_MASKr 7356
#define CX_PVT_MON_CONTROL_0r 7357
#define CX_PVT_MON_CONTROL_1r 7358
#define CX_PVT_MON_THERMAL_DATAr 7359
#define CX_ROV_CONTROL_STATUSr 7360
#define CX_SD_MAP_0r 7361
#define CX_SD_MAP_1r 7362
#define CX_SD_MAP_2r 7363
#define CX_SD_MAP_3r 7364
#define CX_SD_MAP_4r 7365
#define CX_SD_MAP_5r 7366
#define CX_SD_MAP_6r 7367
#define CX_SD_MAP_7r 7368
#define CX_SD_MAP_8r 7369
#define CX_SD_MAP_9r 7370
#define CX_SD_MAP_10r 7371
#define CX_SD_MAP_11r 7372
#define CX_SD_MAP_12r 7373
#define CX_SD_MAP_13r 7374
#define CX_SD_MAP_14r 7375
#define CX_SD_MAP_15r 7376
#define CX_SD_MAP_16r 7377
#define CX_SD_MAP_17r 7378
#define CX_SD_MAP_18r 7379
#define CX_SD_MAP_19r 7380
#define CX_SD_MAP_20r 7381
#define CX_SD_MAP_21r 7382
#define CX_SD_MAP_22r 7383
#define CX_SD_MAP_23r 7384
#define CX_SD_MAP_24r 7385
#define CX_SD_MAP_25r 7386
#define CX_SD_MAP_26r 7387
#define CX_SD_MAP_27r 7388
#define CX_SE0_PLL_CHANNEL_0r 7389
#define CX_SE0_PLL_CHANNEL_1r 7390
#define CX_SE0_PLL_CHANNEL_2r 7391
#define CX_SE0_PLL_CHANNEL_3r 7392
#define CX_SE0_PLL_CHANNEL_4r 7393
#define CX_SE0_PLL_CHANNEL_5r 7394
#define CX_SE0_PLL_CONTROLr 7395
#define CX_SE0_PLL_GAINr 7396
#define CX_SE0_PLL_NDIV_FRACTIONr 7397
#define CX_SE0_PLL_NDIV_INTEGERr 7398
#define CX_SE0_PLL_PREDIVr 7399
#define CX_SE0_PLL_RESETr 7400
#define CX_SE0_PLL_SSC_CTRLr 7401
#define CX_SE0_PLL_SSC_LIMITr 7402
#define CX_SE0_PLL_STATUSr 7403
#define CX_SE1_PLL_CHANNEL_0r 7404
#define CX_SE1_PLL_CHANNEL_1r 7405
#define CX_SE1_PLL_CHANNEL_2r 7406
#define CX_SE1_PLL_CHANNEL_3r 7407
#define CX_SE1_PLL_CHANNEL_4r 7408
#define CX_SE1_PLL_CHANNEL_5r 7409
#define CX_SE1_PLL_CONTROLr 7410
#define CX_SE1_PLL_GAINr 7411
#define CX_SE1_PLL_NDIV_FRACTIONr 7412
#define CX_SE1_PLL_NDIV_INTEGERr 7413
#define CX_SE1_PLL_PREDIVr 7414
#define CX_SE1_PLL_RESETr 7415
#define CX_SE1_PLL_SSC_CTRLr 7416
#define CX_SE1_PLL_SSC_LIMITr 7417
#define CX_SE1_PLL_STATUSr 7418
#define CX_SIG_DETECTr 7419
#define CX_SOFT_RESET_0r 7420
#define CX_SOFT_RESET_1r 7421
#define CX_SWS_PLL_AUX_CTRLr 7422
#define CX_SWS_PLL_CHANNEL_0r 7423
#define CX_SWS_PLL_CHANNEL_1r 7424
#define CX_SWS_PLL_CHANNEL_2r 7425
#define CX_SWS_PLL_CHANNEL_3r 7426
#define CX_SWS_PLL_CHANNEL_4r 7427
#define CX_SWS_PLL_CHANNEL_5r 7428
#define CX_SWS_PLL_CONTROLr 7429
#define CX_SWS_PLL_GAINr 7430
#define CX_SWS_PLL_NDIV_FRACTIONr 7431
#define CX_SWS_PLL_NDIV_INTEGERr 7432
#define CX_SWS_PLL_PREDIVr 7433
#define CX_SWS_PLL_RESETr 7434
#define CX_SWS_PLL_SSC_CTRLr 7435
#define CX_SWS_PLL_SSC_LIMITr 7436
#define CX_SWS_PLL_STATUSr 7437
#define CX_SW_OPTr 7438
#define CX_SYNCE_CONFIGr 7439
#define CX_TAP_CONTROLr 7440
#define CX_TAP_READ_DATAr 7441
#define CX_TAP_WRITE_DATAr 7442
#define CX_TMU_PLL_AUX_CTRLr 7443
#define CX_TMU_PLL_CHANNEL_0r 7444
#define CX_TMU_PLL_CHANNEL_1r 7445
#define CX_TMU_PLL_CHANNEL_2r 7446
#define CX_TMU_PLL_CHANNEL_3r 7447
#define CX_TMU_PLL_CHANNEL_4r 7448
#define CX_TMU_PLL_CHANNEL_5r 7449
#define CX_TMU_PLL_CONTROLr 7450
#define CX_TMU_PLL_GAINr 7451
#define CX_TMU_PLL_NDIV_FRACTIONr 7452
#define CX_TMU_PLL_NDIV_INTEGERr 7453
#define CX_TMU_PLL_PREDIVr 7454
#define CX_TMU_PLL_RESETr 7455
#define CX_TMU_PLL_SSC_CTRLr 7456
#define CX_TMU_PLL_SSC_LIMITr 7457
#define CX_TMU_PLL_STATUSr 7458
#define CX_TOP_PD_ASSIST_CONTROL_DEBUGr 7459
#define CX_TOP_PD_ASSIST_STATUS_DEBUGr 7460
#define CX_TS_COMPr 7461
#define CX_TS_PLL_AUX_CTRLr 7462
#define CX_TS_PLL_CHANNEL_0r 7463
#define CX_TS_PLL_CHANNEL_1r 7464
#define CX_TS_PLL_CHANNEL_2r 7465
#define CX_TS_PLL_CHANNEL_3r 7466
#define CX_TS_PLL_CHANNEL_4r 7467
#define CX_TS_PLL_CHANNEL_5r 7468
#define CX_TS_PLL_CONTROLr 7469
#define CX_TS_PLL_GAINr 7470
#define CX_TS_PLL_NDIV_FRACTIONr 7471
#define CX_TS_PLL_NDIV_INTEGERr 7472
#define CX_TS_PLL_PREDIVr 7473
#define CX_TS_PLL_RESETr 7474
#define CX_TS_PLL_SSC_CTRLr 7475
#define CX_TS_PLL_SSC_LIMITr 7476
#define CX_TS_PLL_STATUSr 7477
#define CX_WC_PLL_CHANNEL_0r 7478
#define CX_WC_PLL_CHANNEL_1r 7479
#define CX_WC_PLL_CHANNEL_2r 7480
#define CX_WC_PLL_CHANNEL_3r 7481
#define CX_WC_PLL_CHANNEL_4r 7482
#define CX_WC_PLL_CHANNEL_5r 7483
#define CX_WC_PLL_CONTROLr 7484
#define CX_WC_PLL_GAINr 7485
#define CX_WC_PLL_NDIV_FRACTIONr 7486
#define CX_WC_PLL_NDIV_INTEGERr 7487
#define CX_WC_PLL_PREDIVr 7488
#define CX_WC_PLL_RESETr 7489
#define CX_WC_PLL_SSC_CTRLr 7490
#define CX_WC_PLL_SSC_LIMITr 7491
#define CX_WC_PLL_STATUSr 7492
#define DATAQUEUEEGQTHRESHOLDr 7493
#define DBGETHKEYr 7494
#define DBGFEMr 7495
#define DBGFEM0KEYr 7496
#define DBGFEM1KEYr 7497
#define DBGFEM2KEYr 7498
#define DBGFEM3KEYr 7499
#define DBGFEM4KEYr 7500
#define DBGFEM5KEYr 7501
#define DBGFEM6KEYr 7502
#define DBGFEM7KEYr 7503
#define DBGFEM_STATUSr 7504
#define DBGFERTRAPr 7505
#define DBGFLPFIFOr 7506
#define DBGFLPTRAP0r 7507
#define DBGFLPTRAP1r 7508
#define DBGFLPTRAP2r 7509
#define DBGFREEZEFEMr 7510
#define DBGIPV4KEYr 7511
#define DBGIPV6KEYr 7512
#define DBGKEYAr 7513
#define DBGKEYBr 7514
#define DBGLASTRESOLVEDTRAPr 7515
#define DBGLASTTRAPCHANGEDESTINATIONr 7516
#define DBGLLRTRAP0r 7517
#define DBGLLRTRAP1r 7518
#define DBGPROGRAMSELECTIONMAPr 7519
#define DBGSELECTEDPROGRAMr 7520
#define DBG_FEM0r 7521
#define DBG_FEM1r 7522
#define DBG_FEM2r 7523
#define DBG_FEM3r 7524
#define DBG_FEM4r 7525
#define DBG_FEM5r 7526
#define DBG_FEM6r 7527
#define DBG_FEM7r 7528
#define DCH_CELL_TYPE_ERR_SRCr 7529
#define DCH_CPU_DATA_CELL_APr 7530
#define DCH_CPU_DATA_CELL_ASr 7531
#define DCH_CPU_DATA_CELL_BPr 7532
#define DCH_CPU_DATA_CELL_BSr 7533
#define DCH_DCH_DROPPED_LOW_MUL_CNT_Pr 7534
#define DCH_DCH_DROPPED_LOW_MUL_CNT_Sr 7535
#define DCH_DCH_LOCAL_GCI_TYPE_0_TH_Pr 7536
#define DCH_DCH_LOCAL_GCI_TYPE_0_TH_Sr 7537
#define DCH_DCH_LOCAL_GCI_TYPE_1_TH_Pr 7538
#define DCH_DCH_LOCAL_GCI_TYPE_1_TH_Sr 7539
#define DCH_DCH_OVERFLOWS_AND_FIFOS_STATUSES_Pr 7540
#define DCH_DCH_OVERFLOWS_AND_FIFOS_STATUSES_Sr 7541
#define DCH_DCH_REORD_DISCARD_COUNTER_Pr 7542
#define DCH_DCH_REORD_DISCARD_COUNTER_Sr 7543
#define DCH_DCH_TOTAL_CELL_CNT_Pr 7544
#define DCH_DCH_TOTAL_CELL_CNT_Sr 7545
#define DCH_DCH_TOTAL_OUT_CELL_CNT_Pr 7546
#define DCH_DCH_TOTAL_OUT_CELL_CNT_Sr 7547
#define DCH_DCMM_FLOW_CNTROL_CNTr 7548
#define DCH_DCMU_FLOW_CNTROL_CNTr 7549
#define DCH_DROP_LOW_PRI_CNT_Pr 7550
#define DCH_DROP_LOW_PRI_CNT_Sr 7551
#define DCH_ECC_1B_ERR_ADDRr 7552
#define DCH_ECC_1B_ERR_CNTr 7553
#define DCH_ECC_2B_ERR_ADDRr 7554
#define DCH_ECC_2B_ERR_CNTr 7555
#define DCH_ECC_ERR_MONITOR_MEM_MASKr 7556
#define DCH_ERROR_FILTERr 7557
#define DCH_ERROR_FILTER_CNT_Pr 7558
#define DCH_ERROR_FILTER_CNT_Sr 7559
#define DCH_ERROR_FILTER_MASKr 7560
#define DCH_ERROR_FILTER_MASK_ENr 7561
#define DCH_ERROR_INITIATION_DATAr 7562
#define DCH_FE_1600_B_0_ENABLERSr 7563
#define DCH_FIFO_DISCARD_COUNTER_Pr 7564
#define DCH_FIFO_DISCARD_COUNTER_Sr 7565
#define DCH_FILTER_MATCH_INPUT_LINKr 7566
#define DCH_GEN_ERR_MEMr 7567
#define DCH_GTIMER_CONFIGURATIONr 7568
#define DCH_GTIMER_TRIGGERr 7569
#define DCH_INTERRUPT_MASK_REGISTERr 7570
#define DCH_INTERRUPT_MASK_REGISTER_1r 7571
#define DCH_INTERRUPT_MASK_REGISTER_2r 7572
#define DCH_INTERRUPT_REGISTERr 7573
#define DCH_INTERRUPT_REGISTER_1r 7574
#define DCH_INTERRUPT_REGISTER_2r 7575
#define DCH_LINK_LEVEL_FLOW_CONTROL_BMP_Pr 7576
#define DCH_LINK_LEVEL_FLOW_CONTROL_BMP_Sr 7577
#define DCH_LINK_LEVEL_FLOW_CONTROL_Pr 7578
#define DCH_LINK_LEVEL_FLOW_CONTROL_Sr 7579
#define DCH_LINK_UP_STATUS_FROM_DCHPr 7580
#define DCH_LINK_UP_STATUS_FROM_DCHSr 7581
#define DCH_LOW_PR_MUL_0r 7582
#define DCH_LOW_PR_MUL_1r 7583
#define DCH_MID_PR_MUL_0r 7584
#define DCH_MID_PR_MUL_1r 7585
#define DCH_PARITY_ERR_ADDRr 7586
#define DCH_PARITY_ERR_CNTr 7587
#define DCH_PETRA_BMPr 7588
#define DCH_PETRA_PIPE_BMPr 7589
#define DCH_PROGRAMMABLE_CELLS_COUNTER_Pr 7590
#define DCH_PROGRAMMABLE_CELLS_COUNTER_Sr 7591
#define DCH_PROGRAMMABLE_DATA_CELL_COUNTER_0r 7592
#define DCH_PROGRAMMABLE_DATA_CELL_COUNTER_1r 7593
#define DCH_PROGRAMMABLE_DATA_CELL_COUNTER_2r 7594
#define DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r 7595
#define DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1r 7596
#define DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_2r 7597
#define DCH_REG_0050r 7598
#define DCH_REG_0051r 7599
#define DCH_REG_0052r 7600
#define DCH_REG_0054r 7601
#define DCH_REG_0055r 7602
#define DCH_REG_0058r 7603
#define DCH_REG_0060r 7604
#define DCH_REG_0061r 7605
#define DCH_REG_0062r 7606
#define DCH_REG_0063r 7607
#define DCH_REG_0064r 7608
#define DCH_REG_0075r 7609
#define DCH_REG_0077r 7610
#define DCH_REG_0091r 7611
#define DCH_REG_0094r 7612
#define DCH_REG_0107r 7613
#define DCH_REG_0108r 7614
#define DCH_REG_0109r 7615
#define DCH_REG_0110r 7616
#define DCH_REG_0111r 7617
#define DCH_REG_0112r 7618
#define DCH_REG_0113r 7619
#define DCH_REG_0114r 7620
#define DCH_REG_0115r 7621
#define DCH_REG_0116r 7622
#define DCH_REG_0117r 7623
#define DCH_REG_005Ar 7624
#define DCH_REG_005Br 7625
#define DCH_REG_005Cr 7626
#define DCH_REG_005Dr 7627
#define DCH_REG_00EDr 7628
#define DCH_REG_00EEr 7629
#define DCH_REG_00EFr 7630
#define DCH_REG_00F0r 7631
#define DCH_REG_00F1r 7632
#define DCH_REG_00F3r 7633
#define DCH_REG_00F5r 7634
#define DCH_REG_010Ar 7635
#define DCH_REG_010Dr 7636
#define DCH_REG_010Er 7637
#define DCH_SPARE_REGISTER_3r 7638
#define DCH_STAT_ROUT_TBL_0r 7639
#define DCH_STAT_ROUT_TBL_1r 7640
#define DCH_STAT_ROUT_TBL_2r 7641
#define DCH_STAT_ROUT_TBL_3r 7642
#define DCH_STAT_ROUT_TBL_4r 7643
#define DCH_STAT_ROUT_TBL_5r 7644
#define DCH_STAT_ROUT_TBL_6r 7645
#define DCH_STAT_ROUT_TBL_7r 7646
#define DCH_UN_REACH_DEST_0_Pr 7647
#define DCH_UN_REACH_DEST_0_Sr 7648
#define DCL_CCP_0_DSCRD_CNTr 7649
#define DCL_CCP_0_ILLEGAL_CELLS_DATAr 7650
#define DCL_CCP_0_PROGRAMMABLE_CELLS_COUNTERr 7651
#define DCL_CCP_1_DSCRD_CNTr 7652
#define DCL_CCP_1_ILLEGAL_CELLS_DATAr 7653
#define DCL_CCP_1_PROGRAMMABLE_CELLS_COUNTERr 7654
#define DCL_CCP_CONFIGURATIONSr 7655
#define DCL_CCP_FIFOS_WATER_MARKr 7656
#define DCL_CONNECTIVITY_LINKS_EVENTSr 7657
#define DCL_CONNECTIVITY_LINK_0r 7658
#define DCL_CONNECTIVITY_LINK_1r 7659
#define DCL_CONNECTIVITY_LINK_2r 7660
#define DCL_CONNECTIVITY_LINK_3r 7661
#define DCL_CONNECTIVITY_LINK_4r 7662
#define DCL_CONNECTIVITY_LINK_5r 7663
#define DCL_CONNECTIVITY_LINK_6r 7664
#define DCL_CONNECTIVITY_LINK_7r 7665
#define DCL_CONNECTIVITY_LINK_8r 7666
#define DCL_CONNECTIVITY_LINK_9r 7667
#define DCL_CONNECTIVITY_LINK_10r 7668
#define DCL_CONNECTIVITY_LINK_11r 7669
#define DCL_CONNECTIVITY_LINK_12r 7670
#define DCL_CONNECTIVITY_LINK_13r 7671
#define DCL_CONNECTIVITY_LINK_14r 7672
#define DCL_CONNECTIVITY_LINK_15r 7673
#define DCL_CONNECTIVITY_LINK_16r 7674
#define DCL_CONNECTIVITY_LINK_17r 7675
#define DCL_CONNECTIVITY_LINK_18r 7676
#define DCL_CONNECTIVITY_LINK_19r 7677
#define DCL_CONNECTIVITY_LINK_20r 7678
#define DCL_CONNECTIVITY_LINK_21r 7679
#define DCL_CONNECTIVITY_LINK_22r 7680
#define DCL_CONNECTIVITY_LINK_23r 7681
#define DCL_CONNECTIVITY_LINK_24r 7682
#define DCL_CONNECTIVITY_LINK_25r 7683
#define DCL_CONNECTIVITY_LINK_26r 7684
#define DCL_CONNECTIVITY_LINK_27r 7685
#define DCL_CONNECTIVITY_LINK_28r 7686
#define DCL_CONNECTIVITY_LINK_29r 7687
#define DCL_CONNECTIVITY_LINK_30r 7688
#define DCL_CONNECTIVITY_LINK_31r 7689
#define DCL_CPU_DATA_CELL_0r 7690
#define DCL_CPU_DATA_CELL_1r 7691
#define DCL_CPU_DATA_CELL_2r 7692
#define DCL_CPU_DATA_CELL_3r 7693
#define DCL_CPU_DATA_CELL_4r 7694
#define DCL_DATA_CRC_ERR_CNTr 7695
#define DCL_DCL_DROPPED_P_0_CNT_Pr 7696
#define DCL_DCL_DROPPED_P_0_CNT_Sr 7697
#define DCL_DCL_DROPPED_P_1_CNT_Pr 7698
#define DCL_DCL_DROPPED_P_1_CNT_Sr 7699
#define DCL_DCL_DROPPED_P_2_CNT_Pr 7700
#define DCL_DCL_DROPPED_P_2_CNT_Sr 7701
#define DCL_DCL_DROPPED_P_3_CNT_Pr 7702
#define DCL_DCL_DROPPED_P_3_CNT_Sr 7703
#define DCL_DCL_ENABLERS_REGISTERr 7704
#define DCL_DCL_LLFC_THr 7705
#define DCL_DCL_TOTAL_IN_CELL_CNT_Pr 7706
#define DCL_DCL_TOTAL_IN_CELL_CNT_Sr 7707
#define DCL_DCL_TOTAL_IN_WORD_CNT_Pr 7708
#define DCL_DCL_TOTAL_IN_WORD_CNT_Sr 7709
#define DCL_DCL_TOTAL_OUT_CELL_CNT_Pr 7710
#define DCL_DCL_TOTAL_OUT_CELL_CNT_Sr 7711
#define DCL_DCL_TOTAL_OUT_WORD_CNT_Pr 7712
#define DCL_DCL_TOTAL_OUT_WORD_CNT_Sr 7713
#define DCL_ECC_1B_ERR_ADDRr 7714
#define DCL_ECC_1B_ERR_CNTr 7715
#define DCL_ECC_2B_ERR_ADDRr 7716
#define DCL_ECC_2B_ERR_CNTr 7717
#define DCL_ECC_ERR_MONITOR_MEM_MASKr 7718
#define DCL_ERROR_INITIATION_DATAr 7719
#define DCL_GEN_ERR_MEMr 7720
#define DCL_GTIMER_CONFIGURATIONr 7721
#define DCL_GTIMER_TRIGGERr 7722
#define DCL_INTERRUPT_MASK_REGISTERr 7723
#define DCL_INTERRUPT_REGISTERr 7724
#define DCL_LINKS_WEIGHT_CONFIG_0r 7725
#define DCL_LINKS_WEIGHT_CONFIG_1r 7726
#define DCL_LINKS_WEIGHT_CONFIG_2r 7727
#define DCL_LINKS_WEIGHT_CONFIG_3r 7728
#define DCL_LINKS_WEIGHT_CONFIG_4r 7729
#define DCL_LINKS_WEIGHT_CONFIG_5r 7730
#define DCL_LINKS_WEIGHT_CONFIG_6r 7731
#define DCL_LINKS_WEIGHT_CONFIG_7r 7732
#define DCL_LINKS_WEIGHT_CONFIG_8r 7733
#define DCL_LINKS_WEIGHT_CONFIG_9r 7734
#define DCL_LINKS_WEIGHT_CONFIG_10r 7735
#define DCL_LINKS_WEIGHT_CONFIG_11r 7736
#define DCL_LINKS_WEIGHT_CONFIG_12r 7737
#define DCL_LINKS_WEIGHT_CONFIG_13r 7738
#define DCL_LINKS_WEIGHT_CONFIG_14r 7739
#define DCL_LINKS_WEIGHT_CONFIG_15r 7740
#define DCL_LINK_LEVEL_FLOW_CONTROL_Pr 7741
#define DCL_LINK_LEVEL_FLOW_CONTROL_Sr 7742
#define DCL_LINK_TYPE_BMP_Pr 7743
#define DCL_LINK_TYPE_BMP_Sr 7744
#define DCL_LLFC_RATE_CNT_Pr 7745
#define DCL_LLFC_RATE_CNT_Sr 7746
#define DCL_MAX_OCUPANCY_FIFO_Pr 7747
#define DCL_MAX_OCUPANCY_FIFO_Sr 7748
#define DCL_MUL_SHAPER_RATEr 7749
#define DCL_PARITY_ERR_ADDRr 7750
#define DCL_PARITY_ERR_CNTr 7751
#define DCL_PETRA_BMPr 7752
#define DCL_PETRA_PIPE_BMPr 7753
#define DCL_PROGRAMMABLE_LINK_AND_TYPE_FOR_CELLS_COUNTERr 7754
#define DCL_REG_0050r 7755
#define DCL_REG_0051r 7756
#define DCL_REG_0052r 7757
#define DCL_REG_0054r 7758
#define DCL_REG_0055r 7759
#define DCL_REG_0058r 7760
#define DCL_REG_0101r 7761
#define DCL_REG_0103r 7762
#define DCL_REG_005Ar 7763
#define DCL_REG_005Br 7764
#define DCL_REG_005Cr 7765
#define DCL_REG_00A2r 7766
#define DCL_REG_00A3r 7767
#define DCL_REG_00A6r 7768
#define DCL_REG_00A9r 7769
#define DCL_REG_00AAr 7770
#define DCL_REG_00AEr 7771
#define DCL_SPARE_REGISTER_3r 7772
#define DCL_TAG_PAR_ERR_CNTr 7773
#define DCL_TRANSMIT_CELL_OUTPUT_LINK_NUMBERr 7774
#define DCL_TRANSMIT_DATA_CELL_TRIGGERr 7775
#define DCL_TYPE_01_RCI_TH_Pr 7776
#define DCL_TYPE_01_RCI_TH_Sr 7777
#define DCL_TYPE_0_ALM_FULL_Pr 7778
#define DCL_TYPE_0_ALM_FULL_Sr 7779
#define DCL_TYPE_0_DRP_PPr 7780
#define DCL_TYPE_0_DRP_PSr 7781
#define DCL_TYPE_0_GCI_TH_Pr 7782
#define DCL_TYPE_0_GCI_TH_Sr 7783
#define DCL_TYPE_1_ALM_FULL_Pr 7784
#define DCL_TYPE_1_ALM_FULL_Sr 7785
#define DCL_TYPE_1_DRP_PPr 7786
#define DCL_TYPE_1_DRP_PSr 7787
#define DCL_TYPE_1_GCI_TH_Pr 7788
#define DCL_TYPE_1_GCI_TH_Sr 7789
#define DCMA_DCLM_FLOW_CNTROL_CNTr 7790
#define DCMA_DCLU_FLOW_CNTROL_CNTr 7791
#define DCMA_DCMMA_DCM_MAX_OCUPP_SECONDARYr 7792
#define DCMA_DCMMA_DROPPED_IP_0r 7793
#define DCMA_DCMMA_DROPPED_IP_1r 7794
#define DCMA_DCMMA_DROPPED_IP_2r 7795
#define DCMA_DCMMA_DROPPED_IP_3r 7796
#define DCMA_DCMMA_DROPPED_TOTAL_CNTr 7797
#define DCMA_DCMMA_GCI_THr 7798
#define DCMA_DCMMA_PRIORITY_DROP_THRESHOLDr 7799
#define DCMA_DCMMA_TOTAL_IN_CELL_CNT_0r 7800
#define DCMA_DCMMA_TOTAL_IN_CELL_CNT_1r 7801
#define DCMA_DCMM_ALM_FULL_0r 7802
#define DCMA_DCMUA_DCM_MAX_OCUPP_PRIMERYr 7803
#define DCMA_DCMUA_DROPPED_IP_0r 7804
#define DCMA_DCMUA_DROPPED_IP_1r 7805
#define DCMA_DCMUA_DROPPED_IP_2r 7806
#define DCMA_DCMUA_DROPPED_IP_3r 7807
#define DCMA_DCMUA_DROPPED_TOTAL_CNTr 7808
#define DCMA_DCMUA_GCI_THr 7809
#define DCMA_DCMUA_PRIORITY_DROP_THRESHOLDr 7810
#define DCMA_DCMUA_TOTAL_IN_CELL_CNT_0r 7811
#define DCMA_DCMUA_TOTAL_IN_CELL_CNT_1r 7812
#define DCMA_DCMU_ALM_FULL_0r 7813
#define DCMA_DCM_ENABLERS_REGISTERr 7814
#define DCMA_ECC_1B_ERR_ADDRr 7815
#define DCMA_ECC_1B_ERR_CNTr 7816
#define DCMA_ECC_2B_ERR_ADDRr 7817
#define DCMA_ECC_2B_ERR_CNTr 7818
#define DCMA_ECC_ERR_MONITOR_MEM_MASK_Ar 7819
#define DCMA_ERROR_INITIATION_DATAr 7820
#define DCMA_GEN_ERR_MEM_Ar 7821
#define DCMA_GTIMER_CONFIGURATIONr 7822
#define DCMA_GTIMER_TRIGGERr 7823
#define DCMA_INTERRUPT_MASK_REGISTERr 7824
#define DCMA_INTERRUPT_REGISTERr 7825
#define DCMA_PARITY_ERR_ADDRr 7826
#define DCMA_PARITY_ERR_CNTr 7827
#define DCMA_REG_0050r 7828
#define DCMA_REG_0051r 7829
#define DCMA_REG_0052r 7830
#define DCMA_REG_0054r 7831
#define DCMA_REG_0055r 7832
#define DCMA_REG_0058r 7833
#define DCMA_REG_0084r 7834
#define DCMA_REG_0085r 7835
#define DCMA_REG_0086r 7836
#define DCMA_REG_0087r 7837
#define DCMA_REG_005Ar 7838
#define DCMA_REG_005Br 7839
#define DCMA_REG_005Dr 7840
#define DCMA_SPARE_REGISTER_3r 7841
#define DCMB_DCLM_FLOW_CNTROL_CNTr 7842
#define DCMB_DCLU_FLOW_CNTROL_CNTr 7843
#define DCMB_DCMMBLM_FULL_0r 7844
#define DCMB_DCMMB_DCM_MAX_OCUPP_SECONDARYr 7845
#define DCMB_DCMMB_DROPPED_IP_0r 7846
#define DCMB_DCMMB_DROPPED_IP_1r 7847
#define DCMB_DCMMB_DROPPED_IP_2r 7848
#define DCMB_DCMMB_DROPPED_IP_3r 7849
#define DCMB_DCMMB_DROPPED_TOTAL_CNTr 7850
#define DCMB_DCMMB_GCI_THr 7851
#define DCMB_DCMMB_PRIORITY_DROP_THRESHOLDr 7852
#define DCMB_DCMMB_TOTAL_IN_CELL_CNT_0r 7853
#define DCMB_DCMMB_TOTAL_IN_CELL_CNT_1r 7854
#define DCMB_DCMUBLM_FULL_0r 7855
#define DCMB_DCMUB_DCM_MAX_OCUPP_PRIMERYr 7856
#define DCMB_DCMUB_DROPPED_IP_0r 7857
#define DCMB_DCMUB_DROPPED_IP_1r 7858
#define DCMB_DCMUB_DROPPED_IP_2r 7859
#define DCMB_DCMUB_DROPPED_IP_3r 7860
#define DCMB_DCMUB_DROPPED_TOTAL_CNTr 7861
#define DCMB_DCMUB_GCI_THr 7862
#define DCMB_DCMUB_PRIORITY_DROP_THRESHOLDr 7863
#define DCMB_DCMUB_TOTAL_IN_CELL_CNT_0r 7864
#define DCMB_DCMUB_TOTAL_IN_CELL_CNT_1r 7865
#define DCMB_DCM_ENABLERS_REGISTERr 7866
#define DCMB_ECC_1B_ERR_ADDRr 7867
#define DCMB_ECC_1B_ERR_CNTr 7868
#define DCMB_ECC_2B_ERR_ADDRr 7869
#define DCMB_ECC_2B_ERR_CNTr 7870
#define DCMB_ECC_ERR_MONITOR_MEM_MASK_Ar 7871
#define DCMB_ERROR_INITIATION_DATAr 7872
#define DCMB_GEN_ERR_MEM_Ar 7873
#define DCMB_GTIMER_CONFIGURATIONr 7874
#define DCMB_GTIMER_TRIGGERr 7875
#define DCMB_INTERRUPT_MASK_REGISTERr 7876
#define DCMB_INTERRUPT_REGISTERr 7877
#define DCMB_PARITY_ERR_ADDRr 7878
#define DCMB_PARITY_ERR_CNTr 7879
#define DCMB_REG_0050r 7880
#define DCMB_REG_0051r 7881
#define DCMB_REG_0052r 7882
#define DCMB_REG_0054r 7883
#define DCMB_REG_0055r 7884
#define DCMB_REG_0058r 7885
#define DCMB_REG_0084r 7886
#define DCMB_REG_0085r 7887
#define DCMB_REG_0086r 7888
#define DCMB_REG_0087r 7889
#define DCMB_REG_005Ar 7890
#define DCMB_REG_005Br 7891
#define DCMB_REG_005Dr 7892
#define DCMB_SPARE_REGISTER_3r 7893
#define DCMC_DCM_ENABLERS_REGISTERr 7894
#define DCMC_GTIMER_CONFIGURATIONr 7895
#define DCMC_GTIMER_TRIGGERr 7896
#define DCMC_INTERRUPT_MASK_REGISTERr 7897
#define DCMC_INTERRUPT_REGISTERr 7898
#define DCMC_LINK_BUNDLE_0_TH_0r 7899
#define DCMC_LINK_BUNDLE_0_TH_1r 7900
#define DCMC_LINK_BUNDLE_0_TH_2r 7901
#define DCMC_LINK_BUNDLE_1_TH_0r 7902
#define DCMC_LINK_BUNDLE_1_TH_1r 7903
#define DCMC_LINK_BUNDLE_1_TH_2r 7904
#define DCMC_LINK_BUNDLE_2_TH_0r 7905
#define DCMC_LINK_BUNDLE_2_TH_1r 7906
#define DCMC_LINK_BUNDLE_2_TH_2r 7907
#define DCMC_LINK_BUNDLE_3_TH_0r 7908
#define DCMC_LINK_BUNDLE_3_TH_1r 7909
#define DCMC_LINK_BUNDLE_3_TH_2r 7910
#define DCMC_LINK_BUNDLE_BMP_0r 7911
#define DCMC_LINK_BUNDLE_BMP_1r 7912
#define DCMC_LINK_BUNDLE_BMP_2r 7913
#define DCMC_LINK_BUNDLE_BMP_3r 7914
#define DCMC_LINK_LOAD_THr 7915
#define DCMC_LINK_LOAD_TH_PASS_Pr 7916
#define DCMC_LINK_LOAD_TH_PASS_Sr 7917
#define DCMC_LINK_LOAD_TH_PASS_WMARK_Pr 7918
#define DCMC_LINK_LOAD_TH_PASS_WMARK_Sr 7919
#define DCMC_RCI_CNT_MAX_SIZEr 7920
#define DCMC_REG_0000r 7921
#define DCMC_REG_0010r 7922
#define DCMC_REG_0050r 7923
#define DCMC_REG_0051r 7924
#define DCMC_REG_0052r 7925
#define DCMC_REG_0054r 7926
#define DCMC_REG_0055r 7927
#define DCMC_REG_005Ar 7928
#define DCMC_REG_005Br 7929
#define DCMC_REG_00AFr 7930
#define DCMC_REG_00B0r 7931
#define DCMC_REG_00B1r 7932
#define DCMC_REG_00B2r 7933
#define DCMC_REG_00B3r 7934
#define DCMC_REG_00B4r 7935
#define DCMC_REG_00B5r 7936
#define DCMC_REG_00B6r 7937
#define DCMC_REG_00B7r 7938
#define DCMC_REG_00B8r 7939
#define DCMC_REG_00B9r 7940
#define DCMC_REG_00BAr 7941
#define DCMC_REPEATER_ROUTING_TABLE_0r 7942
#define DCMC_REPEATER_ROUTING_TABLE_1r 7943
#define DCMC_REPEATER_ROUTING_TABLE_2r 7944
#define DCMC_REPEATER_ROUTING_TABLE_3r 7945
#define DCMC_REPEATER_ROUTING_TABLE_4r 7946
#define DCMC_REPEATER_ROUTING_TABLE_5r 7947
#define DCMC_REPEATER_ROUTING_TABLE_6r 7948
#define DCMC_REPEATER_ROUTING_TABLE_7r 7949
#define DCMC_REPEATER_ROUTING_TABLE_8r 7950
#define DCMC_REPEATER_ROUTING_TABLE_9r 7951
#define DCMC_REPEATER_ROUTING_TABLE_10r 7952
#define DCMC_REPEATER_ROUTING_TABLE_11r 7953
#define DCMC_REPEATER_ROUTING_TABLE_12r 7954
#define DCMC_REPEATER_ROUTING_TABLE_13r 7955
#define DCMC_REPEATER_ROUTING_TABLE_14r 7956
#define DCMC_REPEATER_ROUTING_TABLE_15r 7957
#define DCMC_REPEATER_ROUTING_TABLE_16r 7958
#define DCMC_REPEATER_ROUTING_TABLE_17r 7959
#define DCMC_REPEATER_ROUTING_TABLE_18r 7960
#define DCMC_REPEATER_ROUTING_TABLE_19r 7961
#define DCMC_REPEATER_ROUTING_TABLE_20r 7962
#define DCMC_REPEATER_ROUTING_TABLE_21r 7963
#define DCMC_REPEATER_ROUTING_TABLE_22r 7964
#define DCMC_REPEATER_ROUTING_TABLE_23r 7965
#define DCMC_REPEATER_ROUTING_TABLE_24r 7966
#define DCMC_REPEATER_ROUTING_TABLE_25r 7967
#define DCMC_REPEATER_ROUTING_TABLE_26r 7968
#define DCMC_REPEATER_ROUTING_TABLE_27r 7969
#define DCMC_REPEATER_ROUTING_TABLE_28r 7970
#define DCMC_REPEATER_ROUTING_TABLE_29r 7971
#define DCMC_REPEATER_ROUTING_TABLE_30r 7972
#define DCMC_REPEATER_ROUTING_TABLE_31r 7973
#define DCMC_SPARE_REGISTER_3r 7974
#define DCRCSSr 7975
#define DDL1_CTRL_0r 7976
#define DDL1_STATr 7977
#define DDL2_STATr 7978
#define DDL3_STATr 7979
#define DDL4_STATr 7980
#define DDLPERIODICTRAININGREGISTERr 7981
#define DDP_C0_PORT_AC_CMDr 7982
#define DDP_C0_PORT_AC_DATAr 7983
#define DDP_C0_PORT_A_RADDRr 7984
#define DDP_C0_PORT_BD_CMDr 7985
#define DDP_C0_PORT_BD_DATAr 7986
#define DDP_C0_PORT_B_RADDRr 7987
#define DDP_C0_PORT_C_WADDRr 7988
#define DDP_C0_PORT_D_WADDRr 7989
#define DDP_C1_PORT_AC_CMDr 7990
#define DDP_C1_PORT_AC_DATAr 7991
#define DDP_C1_PORT_A_RADDRr 7992
#define DDP_C1_PORT_BD_CMDr 7993
#define DDP_C1_PORT_BD_DATAr 7994
#define DDP_C1_PORT_B_RADDRr 7995
#define DDP_C1_PORT_C_WADDRr 7996
#define DDP_C1_PORT_D_WADDRr 7997
#define DDP_C2_PORT_AC_CMDr 7998
#define DDP_C2_PORT_AC_DATAr 7999
#define DDP_C2_PORT_A_RADDRr 8000
#define DDP_C2_PORT_BD_CMDr 8001
#define DDP_C2_PORT_BD_DATAr 8002
#define DDP_C2_PORT_B_RADDRr 8003
#define DDP_C2_PORT_C_WADDRr 8004
#define DDP_C2_PORT_D_WADDRr 8005
#define DDP_C3_PORT_AC_CMDr 8006
#define DDP_C3_PORT_AC_DATAr 8007
#define DDP_C3_PORT_A_RADDRr 8008
#define DDP_C3_PORT_BD_CMDr 8009
#define DDP_C3_PORT_BD_DATAr 8010
#define DDP_C3_PORT_B_RADDRr 8011
#define DDP_C3_PORT_C_WADDRr 8012
#define DDP_C3_PORT_D_WADDRr 8013
#define DDP_MODULE_CONTROLr 8014
#define DDP_PROGRAM_GOr 8015
#define DDR2EXTENDEDMODEWR3REGISTERr 8016
#define DDR3_PLL_CTRL_REGISTER_0r 8017
#define DDR3_PLL_CTRL_REGISTER_1r 8018
#define DDR3_PLL_CTRL_REGISTER_2r 8019
#define DDR3_PLL_CTRL_REGISTER_3r 8020
#define DDR3_PLL_CTRL_REGISTER_4r 8021
#define DDR3_PLL_STATUSr 8022
#define DDRABPLLCONFIGr 8023
#define DDRABPLLEXTPROGr 8024
#define DDRABPLLHSCONFIGr 8025
#define DDREFPLLCONFIGr 8026
#define DDREFPLLEXTPROGr 8027
#define DDREFPLLHSCONFIGr 8028
#define DDRPLLCONFIGr 8029
#define DDRPLLEXTPROGr 8030
#define DDRPLLHSCONFIGr 8031
#define DDR_BISTCONFIGr 8032
#define DDR_BISTCONFIG2r 8033
#define DDR_BISTCONFIGURATIONSr 8034
#define DDR_BISTENDADDRESSr 8035
#define DDR_BISTERROROCCURREDr 8036
#define DDR_BISTFULLMASKERRORCOUNTERr 8037
#define DDR_BISTFULLMASKWORD0r 8038
#define DDR_BISTFULLMASKWORD1r 8039
#define DDR_BISTFULLMASKWORD2r 8040
#define DDR_BISTFULLMASKWORD3r 8041
#define DDR_BISTFULLMASKWORD4r 8042
#define DDR_BISTFULLMASKWORD5r 8043
#define DDR_BISTFULLMASKWORD6r 8044
#define DDR_BISTFULLMASKWORD7r 8045
#define DDR_BISTGENERALCONFIGURATIONSr 8046
#define DDR_BISTGLOBALERRORCOUNTERr 8047
#define DDR_BISTLASTADDRERRr 8048
#define DDR_BISTLASTDATAERRWORD0r 8049
#define DDR_BISTLASTDATAERRWORD1r 8050
#define DDR_BISTLASTDATAERRWORD2r 8051
#define DDR_BISTLASTDATAERRWORD3r 8052
#define DDR_BISTLASTDATAERRWORD4r 8053
#define DDR_BISTLASTDATAERRWORD5r 8054
#define DDR_BISTLASTDATAERRWORD6r 8055
#define DDR_BISTLASTDATAERRWORD7r 8056
#define DDR_BISTNUMBEROFACTIONSr 8057
#define DDR_BISTPATTERNWORD0r 8058
#define DDR_BISTPATTERNWORD1r 8059
#define DDR_BISTPATTERNWORD2r 8060
#define DDR_BISTPATTERNWORD3r 8061
#define DDR_BISTPATTERNWORD4r 8062
#define DDR_BISTPATTERNWORD5r 8063
#define DDR_BISTPATTERNWORD6r 8064
#define DDR_BISTPATTERNWORD7r 8065
#define DDR_BISTSINGLEBITMASKr 8066
#define DDR_BISTSINGLEBITMASKERRORCOUNTERr 8067
#define DDR_BISTSTARTADDRESSr 8068
#define DDR_BISTSTATUSESr 8069
#define DDR_CONTROLLERTRIGGERSr 8070
#define DDR_DENALI_CTL_00r 8071
#define DDR_DENALI_CTL_01r 8072
#define DDR_DENALI_CTL_03r 8073
#define DDR_DENALI_CTL_04r 8074
#define DDR_DENALI_CTL_05r 8075
#define DDR_DENALI_CTL_06r 8076
#define DDR_DENALI_CTL_07r 8077
#define DDR_DENALI_CTL_08r 8078
#define DDR_DENALI_CTL_09r 8079
#define DDR_DENALI_CTL_10r 8080
#define DDR_DENALI_CTL_11r 8081
#define DDR_DENALI_CTL_12r 8082
#define DDR_DENALI_CTL_13r 8083
#define DDR_DENALI_CTL_14r 8084
#define DDR_DENALI_CTL_15r 8085
#define DDR_DENALI_CTL_16r 8086
#define DDR_DENALI_CTL_17r 8087
#define DDR_DENALI_CTL_18r 8088
#define DDR_DENALI_CTL_19r 8089
#define DDR_DENALI_CTL_20r 8090
#define DDR_DENALI_CTL_21r 8091
#define DDR_DENALI_CTL_22r 8092
#define DDR_DENALI_CTL_23r 8093
#define DDR_DENALI_CTL_24r 8094
#define DDR_DENALI_CTL_25r 8095
#define DDR_DENALI_CTL_26r 8096
#define DDR_DENALI_CTL_27r 8097
#define DDR_DENALI_CTL_28r 8098
#define DDR_DENALI_CTL_29r 8099
#define DDR_DENALI_CTL_30r 8100
#define DDR_DENALI_CTL_31r 8101
#define DDR_DENALI_CTL_32r 8102
#define DDR_DENALI_CTL_35r 8103
#define DDR_DENALI_CTL_36r 8104
#define DDR_DENALI_CTL_37r 8105
#define DDR_DENALI_CTL_38r 8106
#define DDR_DENALI_CTL_39r 8107
#define DDR_DENALI_CTL_40r 8108
#define DDR_DENALI_CTL_41r 8109
#define DDR_DENALI_CTL_42r 8110
#define DDR_DENALI_CTL_43r 8111
#define DDR_DENALI_CTL_44r 8112
#define DDR_DENALI_CTL_45r 8113
#define DDR_DENALI_CTL_46r 8114
#define DDR_DENALI_CTL_47r 8115
#define DDR_DENALI_CTL_48r 8116
#define DDR_DENALI_CTL_49r 8117
#define DDR_DENALI_CTL_50r 8118
#define DDR_DENALI_CTL_51r 8119
#define DDR_DENALI_CTL_52r 8120
#define DDR_DENALI_CTL_53r 8121
#define DDR_DENALI_CTL_54r 8122
#define DDR_DENALI_CTL_55r 8123
#define DDR_DENALI_CTL_56r 8124
#define DDR_DENALI_CTL_57r 8125
#define DDR_DENALI_CTL_58r 8126
#define DDR_DENALI_CTL_59r 8127
#define DDR_DENALI_CTL_60r 8128
#define DDR_DENALI_CTL_61r 8129
#define DDR_DENALI_CTL_62r 8130
#define DDR_DENALI_CTL_63r 8131
#define DDR_DENALI_CTL_64r 8132
#define DDR_DENALI_CTL_65r 8133
#define DDR_DENALI_CTL_66r 8134
#define DDR_DENALI_CTL_67r 8135
#define DDR_DENALI_CTL_68r 8136
#define DDR_DENALI_CTL_69r 8137
#define DDR_DENALI_CTL_70r 8138
#define DDR_DENALI_CTL_71r 8139
#define DDR_DENALI_CTL_72r 8140
#define DDR_DENALI_CTL_73r 8141
#define DDR_DENALI_CTL_74r 8142
#define DDR_DENALI_CTL_75r 8143
#define DDR_DENALI_CTL_76r 8144
#define DDR_DENALI_CTL_77r 8145
#define DDR_DENALI_CTL_78r 8146
#define DDR_DENALI_CTL_79r 8147
#define DDR_DENALI_CTL_80r 8148
#define DDR_DENALI_CTL_81r 8149
#define DDR_DENALI_CTL_82r 8150
#define DDR_DENALI_CTL_83r 8151
#define DDR_DENALI_CTL_84r 8152
#define DDR_DENALI_CTL_85r 8153
#define DDR_DENALI_CTL_86r 8154
#define DDR_DENALI_CTL_87r 8155
#define DDR_DENALI_CTL_88r 8156
#define DDR_DENALI_CTL_89r 8157
#define DDR_DENALI_CTL_91r 8158
#define DDR_DENALI_CTL_92r 8159
#define DDR_DENALI_CTL_93r 8160
#define DDR_DENALI_CTL_94r 8161
#define DDR_DENALI_CTL_95r 8162
#define DDR_DENALI_CTL_96r 8163
#define DDR_DENALI_CTL_97r 8164
#define DDR_DENALI_CTL_98r 8165
#define DDR_DENALI_CTL_99r 8166
#define DDR_DENALI_CTL_100r 8167
#define DDR_DENALI_CTL_101r 8168
#define DDR_DENALI_CTL_102r 8169
#define DDR_DENALI_CTL_103r 8170
#define DDR_DENALI_CTL_104r 8171
#define DDR_DENALI_CTL_105r 8172
#define DDR_DENALI_CTL_106r 8173
#define DDR_DENALI_CTL_107r 8174
#define DDR_DENALI_CTL_108r 8175
#define DDR_DENALI_CTL_109r 8176
#define DDR_DENALI_CTL_110r 8177
#define DDR_DENALI_CTL_111r 8178
#define DDR_DENALI_CTL_112r 8179
#define DDR_DENALI_CTL_113r 8180
#define DDR_DENALI_CTL_114r 8181
#define DDR_DENALI_CTL_115r 8182
#define DDR_DENALI_CTL_116r 8183
#define DDR_DENALI_CTL_117r 8184
#define DDR_DENALI_CTL_118r 8185
#define DDR_DENALI_CTL_119r 8186
#define DDR_DENALI_CTL_120r 8187
#define DDR_DENALI_CTL_121r 8188
#define DDR_DENALI_CTL_122r 8189
#define DDR_DENALI_CTL_123r 8190
#define DDR_DENALI_CTL_124r 8191
#define DDR_DENALI_CTL_125r 8192
#define DDR_DENALI_CTL_126r 8193
#define DDR_DENALI_CTL_127r 8194
#define DDR_DENALI_CTL_128r 8195
#define DDR_DENALI_CTL_129r 8196
#define DDR_DENALI_CTL_130r 8197
#define DDR_DENALI_CTL_131r 8198
#define DDR_DENALI_CTL_132r 8199
#define DDR_DENALI_CTL_133r 8200
#define DDR_DENALI_CTL_134r 8201
#define DDR_DENALI_CTL_135r 8202
#define DDR_DENALI_CTL_136r 8203
#define DDR_DENALI_CTL_137r 8204
#define DDR_DENALI_CTL_138r 8205
#define DDR_DENALI_CTL_139r 8206
#define DDR_DENALI_CTL_140r 8207
#define DDR_DENALI_CTL_141r 8208
#define DDR_DENALI_CTL_142r 8209
#define DDR_DENALI_CTL_143r 8210
#define DDR_DENALI_CTL_144r 8211
#define DDR_DENALI_CTL_145r 8212
#define DDR_DENALI_CTL_146r 8213
#define DDR_DENALI_CTL_147r 8214
#define DDR_DENALI_CTL_148r 8215
#define DDR_DENALI_CTL_149r 8216
#define DDR_DENALI_CTL_150r 8217
#define DDR_DENALI_CTL_151r 8218
#define DDR_DENALI_CTL_152r 8219
#define DDR_DENALI_CTL_153r 8220
#define DDR_DENALI_CTL_156r 8221
#define DDR_DENALI_CTL_157r 8222
#define DDR_DENALI_CTL_158r 8223
#define DDR_DENALI_CTL_160r 8224
#define DDR_DENALI_CTL_161r 8225
#define DDR_DENALI_CTL_162r 8226
#define DDR_DENALI_CTL_163r 8227
#define DDR_DENALI_CTL_165r 8228
#define DDR_DENALI_CTL_166r 8229
#define DDR_DENALI_CTL_167r 8230
#define DDR_DENALI_CTL_168r 8231
#define DDR_DENALI_CTL_169r 8232
#define DDR_DENALI_CTL_170r 8233
#define DDR_DENALI_CTL_171r 8234
#define DDR_DENALI_CTL_172r 8235
#define DDR_DENALI_CTL_173r 8236
#define DDR_DENALI_CTL_174r 8237
#define DDR_DENALI_CTL_175r 8238
#define DDR_DENALI_CTL_176r 8239
#define DDR_DENALI_CTL_177r 8240
#define DDR_DENALI_CTL_178r 8241
#define DDR_DENALI_CTL_179r 8242
#define DDR_DENALI_CTL_180r 8243
#define DDR_DENALI_CTL_181r 8244
#define DDR_DENALI_CTL_182r 8245
#define DDR_DENALI_CTL_183r 8246
#define DDR_DENALI_CTL_184r 8247
#define DDR_DENALI_CTL_185r 8248
#define DDR_DENALI_CTL_186r 8249
#define DDR_DENALI_CTL_187r 8250
#define DDR_DENALI_CTL_188r 8251
#define DDR_DENALI_CTL_189r 8252
#define DDR_DENALI_CTL_190r 8253
#define DDR_DENALI_CTL_191r 8254
#define DDR_DENALI_CTL_192r 8255
#define DDR_DENALI_CTL_193r 8256
#define DDR_DENALI_CTL_194r 8257
#define DDR_DENALI_CTL_195r 8258
#define DDR_DENALI_CTL_197r 8259
#define DDR_DENALI_CTL_198r 8260
#define DDR_DENALI_CTL_199r 8261
#define DDR_DENALI_CTL_200r 8262
#define DDR_DENALI_CTL_201r 8263
#define DDR_DENALI_CTL_202r 8264
#define DDR_DENALI_CTL_203r 8265
#define DDR_DENALI_CTL_204r 8266
#define DDR_DENALI_CTL_206r 8267
#define DDR_DENALI_CTL_207r 8268
#define DDR_DENALI_CTL_210r 8269
#define DDR_DENALI_CTL_211r 8270
#define DDR_DENALI_CTL_212r 8271
#define DDR_DENALI_CTL_213r 8272
#define DDR_DENALI_CTL_214r 8273
#define DDR_DENALI_CTL_215r 8274
#define DDR_DENALI_CTL_216r 8275
#define DDR_DENALI_CTL_217r 8276
#define DDR_EXTENDEDMODEREGISTER1r 8277
#define DDR_EXTENDEDMODEREGISTER2r 8278
#define DDR_EXTENDEDMODEREGISTER3r 8279
#define DDR_MODEREGISTER1r 8280
#define DDR_MODEREGISTER2r 8281
#define DDR_PHY_CONTROL_REGS_AUX_CONTROLr 8282
#define DDR_PHY_CONTROL_REGS_CLK_PM_CTRLr 8283
#define DDR_PHY_CONTROL_REGS_COMMAND_REGr 8284
#define DDR_PHY_CONTROL_REGS_DATAPATH_LOOPBACKr 8285
#define DDR_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLEr 8286
#define DDR_PHY_CONTROL_REGS_DRIVE_PAD_CTLr 8287
#define DDR_PHY_CONTROL_REGS_IDLE_PAD_CONTROLr 8288
#define DDR_PHY_CONTROL_REGS_MODE_REG0r 8289
#define DDR_PHY_CONTROL_REGS_MODE_REG1r 8290
#define DDR_PHY_CONTROL_REGS_MODE_REG2r 8291
#define DDR_PHY_CONTROL_REGS_MODE_REG3r 8292
#define DDR_PHY_CONTROL_REGS_PHYBIST_CNTRLr 8293
#define DDR_PHY_CONTROL_REGS_PHYBIST_CTL_STATUSr 8294
#define DDR_PHY_CONTROL_REGS_PHYBIST_DQ_STATUSr 8295
#define DDR_PHY_CONTROL_REGS_PHYBIST_MISC_STATUSr 8296
#define DDR_PHY_CONTROL_REGS_PHYBIST_SEEDr 8297
#define DDR_PHY_CONTROL_REGS_PHYBIST_STATUSr 8298
#define DDR_PHY_CONTROL_REGS_PLL_CONFIGr 8299
#define DDR_PHY_CONTROL_REGS_PLL_CONTROLr 8300
#define DDR_PHY_CONTROL_REGS_PLL_DIVIDERSr 8301
#define DDR_PHY_CONTROL_REGS_PLL_STATUSr 8302
#define DDR_PHY_CONTROL_REGS_REVISIONr 8303
#define DDR_PHY_CONTROL_REGS_STANDBY_CONTROLr 8304
#define DDR_PHY_CONTROL_REGS_STRAP_CONTROLr 8305
#define DDR_PHY_CONTROL_REGS_STRAP_CONTROL2r 8306
#define DDR_PHY_CONTROL_REGS_STRAP_STATUSr 8307
#define DDR_PHY_CONTROL_REGS_STRAP_STATUS2r 8308
#define DDR_PHY_CONTROL_REGS_VDL_CALIBRATEr 8309
#define DDR_PHY_CONTROL_REGS_VDL_CALIB_STATUSr 8310
#define DDR_PHY_CONTROL_REGS_VDL_CALIB_STATUS_ECCr 8311
#define DDR_PHY_CONTROL_REGS_VDL_DQ_CALIB_STATUSr 8312
#define DDR_PHY_CONTROL_REGS_VDL_OVRIDE_BIT_CTLr 8313
#define DDR_PHY_CONTROL_REGS_VDL_OVRIDE_BYTE_CTLr 8314
#define DDR_PHY_CONTROL_REGS_VDL_RD_DATA_DLY_STATUSr 8315
#define DDR_PHY_CONTROL_REGS_VDL_RD_EN_CALIB_STATUSr 8316
#define DDR_PHY_CONTROL_REGS_VDL_WR_CHAN_CALIB_STATUSr 8317
#define DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONSr 8318
#define DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROLr 8319
#define DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDEr 8320
#define DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUSr 8321
#define DDR_PHY_CONTROL_REGS_VREF_DAC_CONTROLr 8322
#define DDR_PHY_CONTROL_REGS_ZQ_PVT_COMP_CTLr 8323
#define DDR_PHY_ECC_LANE_CLOCK_PAD_DISABLEr 8324
#define DDR_PHY_ECC_LANE_DRIVE_PAD_CTLr 8325
#define DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_R_Nr 8326
#define DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_R_Pr 8327
#define DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_Wr 8328
#define DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr 8329
#define DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Pr 8330
#define DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_Wr 8331
#define DDR_PHY_ECC_LANE_IDLE_PAD_CONTROLr 8332
#define DDR_PHY_ECC_LANE_PHYBIST_VDL_ADJr 8333
#define DDR_PHY_ECC_LANE_READ_CONTROLr 8334
#define DDR_PHY_ECC_LANE_READ_DATA_DLYr 8335
#define DDR_PHY_ECC_LANE_READ_FIFO_CLEARr 8336
#define DDR_PHY_ECC_LANE_READ_FIFO_DATA_0r 8337
#define DDR_PHY_ECC_LANE_READ_FIFO_DATA_1r 8338
#define DDR_PHY_ECC_LANE_READ_FIFO_DATA_2r 8339
#define DDR_PHY_ECC_LANE_READ_FIFO_DATA_3r 8340
#define DDR_PHY_ECC_LANE_READ_FIFO_STATUSr 8341
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr 8342
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Pr 8343
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_Wr 8344
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT1_R_Nr 8345
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT1_R_Pr 8346
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT1_Wr 8347
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT2_R_Nr 8348
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT2_R_Pr 8349
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT2_Wr 8350
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT3_R_Nr 8351
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT3_R_Pr 8352
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT3_Wr 8353
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT_RD_ENr 8354
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_DM_Wr 8355
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_RD_ENr 8356
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_R_Nr 8357
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_R_Pr 8358
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_Wr 8359
#define DDR_PHY_ECC_LANE_WR_PREAMBLE_MODEr 8360
#define DDR_PHY_REG_CTRLr 8361
#define DDR_PHY_REG_DATAr 8362
#define DDR_PHY_WORD_LANE_0_CLOCK_PAD_DISABLEr 8363
#define DDR_PHY_WORD_LANE_0_DRIVE_PAD_CTLr 8364
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr 8365
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Pr 8366
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_Wr 8367
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_R_Nr 8368
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_R_Pr 8369
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_Wr 8370
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_BIT_R_Nr 8371
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_BIT_R_Pr 8372
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_BIT_Wr 8373
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_R_Nr 8374
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_R_Pr 8375
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_Wr 8376
#define DDR_PHY_WORD_LANE_0_IDLE_PAD_CONTROLr 8377
#define DDR_PHY_WORD_LANE_0_PHYBIST_VDL_ADJr 8378
#define DDR_PHY_WORD_LANE_0_READ_CONTROLr 8379
#define DDR_PHY_WORD_LANE_0_READ_DATA_DLYr 8380
#define DDR_PHY_WORD_LANE_0_READ_FIFO_CLEARr 8381
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r 8382
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_1r 8383
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_2r 8384
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_3r 8385
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_0r 8386
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_1r 8387
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_2r 8388
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_3r 8389
#define DDR_PHY_WORD_LANE_0_READ_FIFO_STATUSr 8390
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr 8391
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Pr 8392
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_Wr 8393
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT1_R_Nr 8394
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT1_R_Pr 8395
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT1_Wr 8396
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT2_R_Nr 8397
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT2_R_Pr 8398
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT2_Wr 8399
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT3_R_Nr 8400
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT3_R_Pr 8401
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT3_Wr 8402
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT4_R_Nr 8403
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT4_R_Pr 8404
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT4_Wr 8405
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT5_R_Nr 8406
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT5_R_Pr 8407
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT5_Wr 8408
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT6_R_Nr 8409
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT6_R_Pr 8410
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT6_Wr 8411
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT7_R_Nr 8412
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT7_R_Pr 8413
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT7_Wr 8414
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT_RD_ENr 8415
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_DM_Wr 8416
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_R_Nr 8417
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_R_Pr 8418
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_Wr 8419
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT0_R_Nr 8420
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT0_R_Pr 8421
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT0_Wr 8422
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT1_R_Nr 8423
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT1_R_Pr 8424
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT1_Wr 8425
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT2_R_Nr 8426
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT2_R_Pr 8427
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT2_Wr 8428
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT3_R_Nr 8429
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT3_R_Pr 8430
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT3_Wr 8431
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT4_R_Nr 8432
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT4_R_Pr 8433
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT4_Wr 8434
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT5_R_Nr 8435
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT5_R_Pr 8436
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT5_Wr 8437
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT6_R_Nr 8438
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT6_R_Pr 8439
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT6_Wr 8440
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT7_R_Nr 8441
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT7_R_Pr 8442
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT7_Wr 8443
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT_RD_ENr 8444
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_DM_Wr 8445
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_R_Nr 8446
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_R_Pr 8447
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_Wr 8448
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE_RD_ENr 8449
#define DDR_PHY_WORD_LANE_0_WR_PREAMBLE_MODEr 8450
#define DDR_PHY_WORD_LANE_1_CLOCK_PAD_DISABLEr 8451
#define DDR_PHY_WORD_LANE_1_DRIVE_PAD_CTLr 8452
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr 8453
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_BIT_R_Pr 8454
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_BIT_Wr 8455
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_R_Nr 8456
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_R_Pr 8457
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_Wr 8458
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_BIT_R_Nr 8459
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_BIT_R_Pr 8460
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_BIT_Wr 8461
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_R_Nr 8462
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_R_Pr 8463
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_Wr 8464
#define DDR_PHY_WORD_LANE_1_IDLE_PAD_CONTROLr 8465
#define DDR_PHY_WORD_LANE_1_PHYBIST_VDL_ADJr 8466
#define DDR_PHY_WORD_LANE_1_READ_CONTROLr 8467
#define DDR_PHY_WORD_LANE_1_READ_DATA_DLYr 8468
#define DDR_PHY_WORD_LANE_1_READ_FIFO_CLEARr 8469
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_0r 8470
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_1r 8471
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_2r 8472
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_3r 8473
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_0r 8474
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_1r 8475
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_2r 8476
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_3r 8477
#define DDR_PHY_WORD_LANE_1_READ_FIFO_STATUSr 8478
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT0_R_Nr 8479
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT0_R_Pr 8480
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT0_Wr 8481
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT1_R_Nr 8482
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT1_R_Pr 8483
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT1_Wr 8484
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT2_R_Nr 8485
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT2_R_Pr 8486
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT2_Wr 8487
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT3_R_Nr 8488
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT3_R_Pr 8489
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT3_Wr 8490
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT4_R_Nr 8491
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT4_R_Pr 8492
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT4_Wr 8493
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT5_R_Nr 8494
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT5_R_Pr 8495
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT5_Wr 8496
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT6_R_Nr 8497
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT6_R_Pr 8498
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT6_Wr 8499
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT7_R_Nr 8500
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT7_R_Pr 8501
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT7_Wr 8502
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT_RD_ENr 8503
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_DM_Wr 8504
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_R_Nr 8505
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_R_Pr 8506
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_Wr 8507
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT0_R_Nr 8508
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT0_R_Pr 8509
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT0_Wr 8510
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT1_R_Nr 8511
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT1_R_Pr 8512
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT1_Wr 8513
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT2_R_Nr 8514
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT2_R_Pr 8515
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT2_Wr 8516
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT3_R_Nr 8517
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT3_R_Pr 8518
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT3_Wr 8519
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT4_R_Nr 8520
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT4_R_Pr 8521
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT4_Wr 8522
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT5_R_Nr 8523
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT5_R_Pr 8524
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT5_Wr 8525
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT6_R_Nr 8526
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT6_R_Pr 8527
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT6_Wr 8528
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT7_R_Nr 8529
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT7_R_Pr 8530
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT7_Wr 8531
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT_RD_ENr 8532
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_DM_Wr 8533
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_R_Nr 8534
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_R_Pr 8535
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_Wr 8536
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE_RD_ENr 8537
#define DDR_PHY_WORD_LANE_1_WR_PREAMBLE_MODEr 8538
#define DDR_S1_IDM_ERROR_LOG_ADDR_LSBr 8539
#define DDR_S1_IDM_ERROR_LOG_COMPLETEr 8540
#define DDR_S1_IDM_ERROR_LOG_CONTROLr 8541
#define DDR_S1_IDM_ERROR_LOG_FLAGSr 8542
#define DDR_S1_IDM_ERROR_LOG_IDr 8543
#define DDR_S1_IDM_ERROR_LOG_STATUSr 8544
#define DDR_S1_IDM_INTERRUPT_STATUSr 8545
#define DDR_S1_IDM_IO_CONTROL_DIRECTr 8546
#define DDR_S1_IDM_IO_STATUSr 8547
#define DDR_S1_IDM_RESET_CONTROLr 8548
#define DDR_S1_IDM_RESET_READ_IDr 8549
#define DDR_S1_IDM_RESET_STATUSr 8550
#define DDR_S1_IDM_RESET_WRITE_IDr 8551
#define DDR_S2_IDM_ERROR_LOG_ADDR_LSBr 8552
#define DDR_S2_IDM_ERROR_LOG_COMPLETEr 8553
#define DDR_S2_IDM_ERROR_LOG_CONTROLr 8554
#define DDR_S2_IDM_ERROR_LOG_FLAGSr 8555
#define DDR_S2_IDM_ERROR_LOG_IDr 8556
#define DDR_S2_IDM_ERROR_LOG_STATUSr 8557
#define DDR_S2_IDM_INTERRUPT_STATUSr 8558
#define DDR_S2_IDM_IO_CONTROL_DIRECTr 8559
#define DDR_S2_IDM_IO_STATUSr 8560
#define DDR_S2_IDM_RESET_CONTROLr 8561
#define DDR_S2_IDM_RESET_READ_IDr 8562
#define DDR_S2_IDM_RESET_STATUSr 8563
#define DDR_S2_IDM_RESET_WRITE_IDr 8564
#define DEBOUNCED_LINK_STATUSr 8565
#define DEBOUNCED_LINK_STATUS_0r 8566
#define DEBOUNCED_LINK_STATUS_1r 8567
#define DEBOUNCED_LINK_STATUS_CHANGEr 8568
#define DEBOUNCED_LINK_STATUS_CHANGE_0r 8569
#define DEBOUNCED_LINK_STATUS_CHANGE_1r 8570
#define DEBOUNCED_LINK_STATUS_CHANGE_MASKr 8571
#define DEBOUNCED_LINK_STATUS_CHANGE_MASK_0r 8572
#define DEBOUNCED_LINK_STATUS_CHANGE_MASK_1r 8573
#define DEBOUNCED_LINK_STATUS_STICKYr 8574
#define DEBOUNCED_LINK_STATUS_STICKY_0r 8575
#define DEBOUNCED_LINK_STATUS_STICKY_1r 8576
#define DEBUG0r 8577
#define DEBUG1r 8578
#define DEBUG10r 8579
#define DEBUG20r 8580
#define DEBUG0_EXTr 8581
#define DEBUG0_INTr 8582
#define DEBUG1_EXTr 8583
#define DEBUG1_INTr 8584
#define DEBUGCONTROLSr 8585
#define DEBUGRAM_ECC_STATUSr 8586
#define DEBUG_CAPTURE_ECC_STATUSr 8587
#define DEBUG_COLOR_STATUSr 8588
#define DEBUG_COMP_CLKEN_RST_CONTROLr 8589
#define DEBUG_ENQ_DROP_COSr 8590
#define DEBUG_ENQ_DROP_PGr 8591
#define DEBUG_ENQ_DROP_SOURCEr 8592
#define DEBUG_HOL_STATUSr 8593
#define DEBUG_MEM_DCM_CONTROLr 8594
#define DEBUG_PG_COUNT_STATUS0r 8595
#define DEBUG_PG_COUNT_STATUS1r 8596
#define DEBUG_PORT_COUNT_STATUS0r 8597
#define DEBUG_PORT_COUNT_STATUS1r 8598
#define DEBUG_PORT_SELECTr 8599
#define DEBUG_PORT_SHARED_STATUSr 8600
#define DEBUG_QUEUE_MIN_STATUSr 8601
#define DEBUG_QUEUE_SHARED_STATUSr 8602
#define DEBUG_THDI_ERRORr 8603
#define DEBUG_THDI_ERROR_MASKr 8604
#define DEBUG_THDO_ERRORr 8605
#define DEBUG_THDO_ERROR_MASKr 8606
#define DEBUG_TOQ_QEN_ACCOUNT_0r 8607
#define DEBUG_TOQ_QEN_ACCOUNT_1r 8608
#define DEBUG_TOQ_QUEUE_STATEr 8609
#define DEFAULTSEMINDEXr 8610
#define DEFERAL_QUEUE_DEBUGr 8611
#define DELETEDPACKETCOUNTERr 8612
#define DELQUEUENUMBERr 8613
#define DEQCMDBYTECOUNTERr 8614
#define DEQCMDCOUNTERr 8615
#define DEQCMDTIMEOUTQUEUENUMr 8616
#define DEQCOMMANDTIMEOUTCONFIGURATIONr 8617
#define DEQUEUEBYTECOUNTERr 8618
#define DEQUEUEPACKETCOUNTERr 8619
#define DEQ_AGED_PKT_CNTr 8620
#define DEQ_AGINGMASKr 8621
#define DEQ_AGINGMASK_64r 8622
#define DEQ_AGINGMASK_CPU_PORTr 8623
#define DEQ_AGINGMASK_CPU_PORT_0r 8624
#define DEQ_AGINGMASK_CPU_PORT_1r 8625
#define DEQ_AGINGMASK_RDEr 8626
#define DEQ_AGINGMASK_UCQ_0r 8627
#define DEQ_AGINGMASK_UCQ_1r 8628
#define DEQ_AGINGMASK_UCQ_2r 8629
#define DEQ_AGINGMASK_UCQ_3r 8630
#define DEQ_AGINGMASK_UCQ_4r 8631
#define DEQ_AGINGMASK_UCQ_5r 8632
#define DEQ_AGINGMASK_UCQ_6r 8633
#define DEQ_AGINGMASK_UCQ_7r 8634
#define DEQ_AGINGMASK_UCQ_8r 8635
#define DEQ_AGINGMASK_UCQ_9r 8636
#define DEQ_AGINGMASK_UCQ_10r 8637
#define DEQ_AGINGMASK_UCQ_11r 8638
#define DEQ_AGINGMASK_UCQ_12r 8639
#define DEQ_AGINGMASK_UCQ_13r 8640
#define DEQ_AGINGMASK_UCQ_14r 8641
#define DEQ_AGINGMASK_UCQ_15r 8642
#define DEQ_AGING_MASK_LOOKUP_TABLE_MEMORY_DEBUGr 8643
#define DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr 8644
#define DEQ_BYPASSMMUr 8645
#define DEQ_CBPERRPTRr 8646
#define DEQ_CCBE_CONTROL_DATA_REPLICATION_ERROR_CODE_DEBUGr 8647
#define DEQ_CCBE_TRACE_IF_CAPT_0r 8648
#define DEQ_CCBE_TRACE_IF_CAPT_1r 8649
#define DEQ_CCBE_TRACE_IF_CONTROLr 8650
#define DEQ_CCBE_TRACE_IF_COUNTERr 8651
#define DEQ_CCBE_TRACE_IF_MASK_FIELD_0r 8652
#define DEQ_CCBE_TRACE_IF_MASK_FIELD_1r 8653
#define DEQ_CCBE_TRACE_IF_VALUE_FIELD_0r 8654
#define DEQ_CCBE_TRACE_IF_VALUE_FIELD_1r 8655
#define DEQ_CCPE_FIFO_CFGr 8656
#define DEQ_CELL_CLASSIFICATION_EXT_ERROR_CODE_DEBUGr 8657
#define DEQ_CELL_CLASSIFICATION_INT_ERROR_CODE_DEBUGr 8658
#define DEQ_CELL_RECONSTRUCTION_32B_RESIDUAL_BUFFER_MEMORY_DEBUGr 8659
#define DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr 8660
#define DEQ_CFGr 8661
#define DEQ_DEBUG0r 8662
#define DEQ_DEBUG1r 8663
#define DEQ_ECC_DEBUGr 8664
#define DEQ_ECC_DEBUG_0r 8665
#define DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr 8666
#define DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr 8667
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_0_DEBUGr 8668
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_1_DEBUGr 8669
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_2_DEBUGr 8670
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_3_DEBUGr 8671
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_4_DEBUGr 8672
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_5_DEBUGr 8673
#define DEQ_EFIFO_CFGr 8674
#define DEQ_EFIFO_CFG_COMPLETEr 8675
#define DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr 8676
#define DEQ_EFIFO_STATUS_DEBUGr 8677
#define DEQ_EFIFO_WATERMARK_DEBUGr 8678
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr 8679
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr 8680
#define DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr 8681
#define DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr 8682
#define DEQ_EP_REDIRECT_BUFFER_ECC_STATUS_DEBUGr 8683
#define DEQ_EP_REDIRECT_BUFFER_MEMORY_0_DEBUGr 8684
#define DEQ_EP_REDIRECT_BUFFER_MEMORY_1_DEBUGr 8685
#define DEQ_EP_REDIRECT_BUFFER_MEMORY_2_DEBUGr 8686
#define DEQ_ERRORr 8687
#define DEQ_ERROR_0r 8688
#define DEQ_ERROR_1r 8689
#define DEQ_ERROR_2r 8690
#define DEQ_ERROR_3r 8691
#define DEQ_ERROR_4r 8692
#define DEQ_ERROR_MASK_0r 8693
#define DEQ_ERROR_MASK_1r 8694
#define DEQ_ERROR_MASK_2r 8695
#define DEQ_ERROR_MASK_3r 8696
#define DEQ_ERROR_MASK_4r 8697
#define DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr 8698
#define DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr 8699
#define DEQ_GLOBAL_CELL_COUNT_DEBUGr 8700
#define DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr 8701
#define DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr 8702
#define DEQ_GLOBAL_PKT_COUNT_DEBUGr 8703
#define DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr 8704
#define DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr 8705
#define DEQ_LENGTHERRPTRr 8706
#define DEQ_MARKED_PKT_CNTr 8707
#define DEQ_MEMDEBUGr 8708
#define DEQ_MEMDEBUG0r 8709
#define DEQ_MEMDEBUG1r 8710
#define DEQ_MISCELLANEOUS_CFG_DEBUGr 8711
#define DEQ_MPBERRPTRr 8712
#define DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUGr 8713
#define DEQ_PKTHDR0ERRPTRr 8714
#define DEQ_PKTHDR2ERRPTRr 8715
#define DEQ_PKTHDRCPUERRPTRr 8716
#define DEQ_PKTHDRERRPTRr 8717
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr 8718
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr 8719
#define DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr 8720
#define DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr 8721
#define DEQ_PURGE_PKT_CNTr 8722
#define DEQ_QCN_LB_COSr 8723
#define DEQ_RDEDESCPERRPTRr 8724
#define DEQ_RDEHDRERRPTRr 8725
#define DEQ_RDE_TRACE_IF_CAPT_0r 8726
#define DEQ_RDE_TRACE_IF_CAPT_1r 8727
#define DEQ_RDE_TRACE_IF_CONTROLr 8728
#define DEQ_RDE_TRACE_IF_COUNTERr 8729
#define DEQ_RDE_TRACE_IF_MASK_FIELD_0r 8730
#define DEQ_RDE_TRACE_IF_MASK_FIELD_1r 8731
#define DEQ_RDE_TRACE_IF_VALUE_FIELD_0r 8732
#define DEQ_RDE_TRACE_IF_VALUE_FIELD_1r 8733
#define DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr 8734
#define DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr 8735
#define DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr 8736
#define DEQ_REPLISTERRPTRr 8737
#define DEQ_SMERRPTRr 8738
#define DEQ_SPAREr 8739
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr 8740
#define DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr 8741
#define DEQ_TRACE_IF_CAPT_0r 8742
#define DEQ_TRACE_IF_CAPT_1r 8743
#define DEQ_TRACE_IF_CONTROLr 8744
#define DEQ_TRACE_IF_COUNTERr 8745
#define DEQ_TRACE_IF_MASK_FIELD_0r 8746
#define DEQ_TRACE_IF_MASK_FIELD_1r 8747
#define DEQ_TRACE_IF_VALUE_FIELD_0r 8748
#define DEQ_TRACE_IF_VALUE_FIELD_1r 8749
#define DESCCELLCOUNTERr 8750
#define DEST_PORT_CFG_0r 8751
#define DEST_PORT_CFG_1r 8752
#define DETODPMAPr 8753
#define DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr 8754
#define DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_STATUS_INTRr 8755
#define DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_STATUS_NACKr 8756
#define DIAG_LOOPBACK_CNT0r 8757
#define DIAG_LOOPBACK_CNT1r 8758
#define DISABLEECCr 8759
#define DISABLEMCIr 8760
#define DISCARDEDOCTETS0CNTr 8761
#define DISCARDEDOCTETS1CNTr 8762
#define DISCARDEDOCTETS2CNTr 8763
#define DISCARDEDOCTETS3CNTr 8764
#define DISCARDEDPACKETS0CNTr 8765
#define DISCARDEDPACKETS1CNTr 8766
#define DISCARDEDPACKETS2CNTr 8767
#define DISCARDEDPACKETS3CNTr 8768
#define DLB_ECMP_CLEAR_METRIC_STATE_64r 8769
#define DLB_ECMP_CURRENT_TIMEr 8770
#define DLB_ECMP_EOP_BUFFERr 8771
#define DLB_ECMP_FLOWSET_PDA_CONTROLr 8772
#define DLB_ECMP_MEMBER_HW_STATE_64r 8773
#define DLB_ECMP_PLA_QUALITY_MEASURE_CONTROLr 8774
#define DLB_ECMP_QUALITY_MEASURE_CONTROLr 8775
#define DLB_ECMP_RAM_CONTROLr 8776
#define DLB_ECMP_RANDOM_SELECTION_CONTROLr 8777
#define DLB_ECMP_REFRESH_INDEXr 8778
#define DLB_ECMP_SER_CONTROLr 8779
#define DLB_HGT_CURRENT_TIMEr 8780
#define DLB_HGT_FINAL_PORT_QUALITY_MEASUREr 8781
#define DLB_HGT_FLOWSET_PDA_CONTROLr 8782
#define DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr 8783
#define DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr 8784
#define DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr 8785
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr 8786
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr 8787
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr 8788
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr 8789
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr 8790
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr 8791
#define DLB_HGT_MEMBER_HW_STATEr 8792
#define DLB_HGT_PORT_AVG_QUALITY_MEASUREr 8793
#define DLB_HGT_PORT_INST_QUALITY_MEASUREr 8794
#define DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr 8795
#define DLB_HGT_QUALITY_MEASURE_CONTROLr 8796
#define DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr 8797
#define DLB_HGT_QUANTIZE_CONTROLr 8798
#define DLB_HGT_RANDOM_SELECTION_CONTROLr 8799
#define DLB_HGT_RANDOM_SELECTION_CONTROL_Xr 8800
#define DLB_HGT_RANDOM_SELECTION_CONTROL_Yr 8801
#define DLB_HGT_REFRESH_INDEXr 8802
#define DLB_HGT_REFRESH_INDEX_Xr 8803
#define DLB_HGT_REFRESH_INDEX_Yr 8804
#define DLB_HGT_SER_CONTROLr 8805
#define DLB_LAG_CLEAR_METRIC_STATE_64r 8806
#define DLB_LAG_CURRENT_TIMEr 8807
#define DLB_LAG_EOP_BUFFERr 8808
#define DLB_LAG_FLOWSET_PDA_CONTROLr 8809
#define DLB_LAG_MEMBER_HW_STATE_64r 8810
#define DLB_LAG_PLA_QUALITY_MEASURE_CONTROLr 8811
#define DLB_LAG_QUALITY_MEASURE_CONTROLr 8812
#define DLB_LAG_RAM_CONTROLr 8813
#define DLB_LAG_RANDOM_SELECTION_CONTROLr 8814
#define DLB_LAG_REFRESH_INDEXr 8815
#define DLB_LAG_SER_CONTROLr 8816
#define DLFBC_STORM_CONTROLr 8817
#define DLLCONTROLr 8818
#define DLLUPDATEPERIODr 8819
#define DLLUPDTATECOUNTERr 8820
#define DMAC_M0_IDM_IDM_INTERRUPT_STATUSr 8821
#define DMAC_M0_IDM_IDM_RESET_STATUSr 8822
#define DMAC_M0_IDM_IO_CONTROL_DIRECTr 8823
#define DMAC_M0_IDM_IO_STATUSr 8824
#define DMAC_M0_IDM_RESET_CONTROLr 8825
#define DMAC_PL330_CC_0r 8826
#define DMAC_PL330_CC_1r 8827
#define DMAC_PL330_CC_2r 8828
#define DMAC_PL330_CC_3r 8829
#define DMAC_PL330_CC_4r 8830
#define DMAC_PL330_CC_5r 8831
#define DMAC_PL330_CC_6r 8832
#define DMAC_PL330_CC_7r 8833
#define DMAC_PL330_CPC0r 8834
#define DMAC_PL330_CPC1r 8835
#define DMAC_PL330_CPC2r 8836
#define DMAC_PL330_CPC3r 8837
#define DMAC_PL330_CPC4r 8838
#define DMAC_PL330_CPC5r 8839
#define DMAC_PL330_CPC6r 8840
#define DMAC_PL330_CPC7r 8841
#define DMAC_PL330_CR0r 8842
#define DMAC_PL330_CR1r 8843
#define DMAC_PL330_CR2r 8844
#define DMAC_PL330_CR3r 8845
#define DMAC_PL330_CR4r 8846
#define DMAC_PL330_CRDNr 8847
#define DMAC_PL330_CS0r 8848
#define DMAC_PL330_CS1r 8849
#define DMAC_PL330_CS2r 8850
#define DMAC_PL330_CS3r 8851
#define DMAC_PL330_CS4r 8852
#define DMAC_PL330_CS5r 8853
#define DMAC_PL330_CS6r 8854
#define DMAC_PL330_CS7r 8855
#define DMAC_PL330_DA_0r 8856
#define DMAC_PL330_DA_1r 8857
#define DMAC_PL330_DA_2r 8858
#define DMAC_PL330_DA_3r 8859
#define DMAC_PL330_DA_4r 8860
#define DMAC_PL330_DA_5r 8861
#define DMAC_PL330_DA_6r 8862
#define DMAC_PL330_DA_7r 8863
#define DMAC_PL330_DBGCMDr 8864
#define DMAC_PL330_DBGINST0r 8865
#define DMAC_PL330_DBGINST1r 8866
#define DMAC_PL330_DBGSTATUSr 8867
#define DMAC_PL330_DPCr 8868
#define DMAC_PL330_DSr 8869
#define DMAC_PL330_FSCr 8870
#define DMAC_PL330_FSMr 8871
#define DMAC_PL330_FTC0r 8872
#define DMAC_PL330_FTC1r 8873
#define DMAC_PL330_FTC2r 8874
#define DMAC_PL330_FTC3r 8875
#define DMAC_PL330_FTC4r 8876
#define DMAC_PL330_FTC5r 8877
#define DMAC_PL330_FTC6r 8878
#define DMAC_PL330_FTC7r 8879
#define DMAC_PL330_FTMr 8880
#define DMAC_PL330_INTCLRr 8881
#define DMAC_PL330_INTENr 8882
#define DMAC_PL330_INTSTATUSr 8883
#define DMAC_PL330_INT_EVENT_RISr 8884
#define DMAC_PL330_LC0_0r 8885
#define DMAC_PL330_LC0_1r 8886
#define DMAC_PL330_LC0_2r 8887
#define DMAC_PL330_LC0_3r 8888
#define DMAC_PL330_LC0_4r 8889
#define DMAC_PL330_LC0_5r 8890
#define DMAC_PL330_LC0_6r 8891
#define DMAC_PL330_LC0_7r 8892
#define DMAC_PL330_LC1_0r 8893
#define DMAC_PL330_LC1_1r 8894
#define DMAC_PL330_LC1_2r 8895
#define DMAC_PL330_LC1_3r 8896
#define DMAC_PL330_LC1_4r 8897
#define DMAC_PL330_LC1_5r 8898
#define DMAC_PL330_LC1_6r 8899
#define DMAC_PL330_LC1_7r 8900
#define DMAC_PL330_SA_0r 8901
#define DMAC_PL330_SA_1r 8902
#define DMAC_PL330_SA_2r 8903
#define DMAC_PL330_SA_3r 8904
#define DMAC_PL330_SA_4r 8905
#define DMAC_PL330_SA_5r 8906
#define DMAC_PL330_SA_6r 8907
#define DMAC_PL330_SA_7r 8908
#define DMAC_PL330_WDr 8909
#define DMU_CRU_IHOST_PWR_CONTROLr 8910
#define DMU_CRU_IHOST_PWR_CONTROL_STATUSr 8911
#define DMU_CRU_IPROC_DEBUG_SELr 8912
#define DMU_CRU_IPROC_DEBUG_STATUSr 8913
#define DMU_CRU_RESETr 8914
#define DMU_PCU_CHIP_PLL_LOCK_CONTROLr 8915
#define DMU_PCU_CHIP_PLL_LOCK_STATUSr 8916
#define DMU_PCU_CRU_RESET_REASONr 8917
#define DMU_PCU_DEBUG_BUSr 8918
#define DMU_PCU_DEBUG_BUS_SELr 8919
#define DMU_PCU_IPROC_CONTROLr 8920
#define DMU_PCU_IPROC_RESET_REASONr 8921
#define DMU_PCU_IPROC_STATUSr 8922
#define DMU_PCU_IPROC_STRAPS_CAPTUREDr 8923
#define DMU_PCU_IPROC_STRAPS_SW_OVERRIDEr 8924
#define DMU_PCU_OTP_CONFIGr 8925
#define DMU_PCU_OTP_SW_OVERRIDEr 8926
#define DMU_PCU_OTP_SW_OVERRIDE_ENr 8927
#define DMU_PCU_PCIE_SLAVE_RESET_MODEr 8928
#define DMU_PCU_POR_CONTROLr 8929
#define DMU_PCU_SOFT_RESETr 8930
#define DMU_PCU_SWITCH_RESET_REASONr 8931
#define DMU_PCU_WATCHDOG_RESET_MODEr 8932
#define DMVOQ_WRED_CONFIGr 8933
#define DNAT_DISCARDSr 8934
#define DNAT_TRANSLATIONSr 8935
#define DOS_CONTROLr 8936
#define DOS_CONTROL_2r 8937
#define DOS_CONTROL_3r 8938
#define DPATHBISRDBGRDDATAr 8939
#define DPI_INDIRECTCOMMANDr 8940
#define DPI_INDIRECTCOMMANDADDRESSr 8941
#define DPI_INDIRECTCOMMANDRDDATAr 8942
#define DPI_INDIRECTCOMMANDWRDATAr 8943
#define DPI_INIT_STATUSr 8944
#define DPI_INTERRUPTMASKREGISTERr 8945
#define DPI_INTERRUPTREGISTERr 8946
#define DPI_SPAREREGISTER2r 8947
#define DQCQIDFILTERr 8948
#define DQCQMAXOCCUPANCYHPr 8949
#define DQCQMAXOCCUPANCYLPr 8950
#define DRAMBUFFERPOINTERQUEUEMULTICASTTHRESHOLD4_5r 8951
#define DRAMBUFFERPOINTERQUEUESIZE0_1r 8952
#define DRAMBUFFERPOINTERQUEUESIZE10_11r 8953
#define DRAMBUFFERPOINTERQUEUESIZE12_13r 8954
#define DRAMBUFFERPOINTERQUEUESIZE14_15r 8955
#define DRAMBUFFERPOINTERQUEUESIZE2_3r 8956
#define DRAMBUFFERPOINTERQUEUESIZE4_5r 8957
#define DRAMBUFFERPOINTERQUEUESIZE6_7r 8958
#define DRAMBUFFERPOINTERQUEUESIZE8_9r 8959
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS0_1r 8960
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS10_11r 8961
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS12_13r 8962
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS14_15r 8963
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS2_3r 8964
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS4_5r 8965
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS6_7r 8966
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS8_9r 8967
#define DRAMBUFFERPOINTERQUEUETHRESHOLD01r 8968
#define DRAMBUFFERPOINTERQUEUETHRESHOLD10_11r 8969
#define DRAMBUFFERPOINTERQUEUETHRESHOLD12_13r 8970
#define DRAMBUFFERPOINTERQUEUETHRESHOLD14_15r 8971
#define DRAMBUFFERPOINTERQUEUETHRESHOLD2_3r 8972
#define DRAMBUFFERPOINTERQUEUETHRESHOLD4_5r 8973
#define DRAMBUFFERPOINTERQUEUETHRESHOLD6_7r 8974
#define DRAMBUFFERPOINTERQUEUETHRESHOLD8_9r 8975
#define DRAMDYNREJECTPACKETCOUNTERSr 8976
#define DRAMDYNSIZECNTr 8977
#define DRAMDYNSIZETHCFG0r 8978
#define DRAMDYNSIZETHCFG1r 8979
#define DRAMDYNSIZETHCFG2r 8980
#define DRAMDYNSIZETHCFG3r 8981
#define DRAMPERIODICTRAININGr 8982
#define DRAM_COMPLIANCECONFIGURATIONREGISTERr 8983
#define DRCA_AC_OPERATING_CONDITIONS_1r 8984
#define DRCA_AC_OPERATING_CONDITIONS_2r 8985
#define DRCA_AC_OPERATING_CONDITIONS_3r 8986
#define DRCA_AC_OPERATING_CONDITIONS_4r 8987
#define DRCA_BIST_CONFIGURATIONSr 8988
#define DRCA_BIST_END_ADDRESSr 8989
#define DRCA_BIST_ERROR_OCCURREDr 8990
#define DRCA_BIST_FULL_MASK_ERROR_COUNTERr 8991
#define DRCA_BIST_FULL_MASK_WORD_0r 8992
#define DRCA_BIST_FULL_MASK_WORD_1r 8993
#define DRCA_BIST_FULL_MASK_WORD_2r 8994
#define DRCA_BIST_FULL_MASK_WORD_3r 8995
#define DRCA_BIST_FULL_MASK_WORD_4r 8996
#define DRCA_BIST_FULL_MASK_WORD_5r 8997
#define DRCA_BIST_FULL_MASK_WORD_6r 8998
#define DRCA_BIST_FULL_MASK_WORD_7r 8999
#define DRCA_BIST_GLOBAL_ERROR_COUNTERr 9000
#define DRCA_BIST_LAST_ADDR_ERRr 9001
#define DRCA_BIST_LAST_DATA_ERRr 9002
#define DRCA_BIST_NUMBER_OF_ACTIONSr 9003
#define DRCA_BIST_PATTERN_WORD_0r 9004
#define DRCA_BIST_PATTERN_WORD_1r 9005
#define DRCA_BIST_PATTERN_WORD_2r 9006
#define DRCA_BIST_PATTERN_WORD_3r 9007
#define DRCA_BIST_PATTERN_WORD_4r 9008
#define DRCA_BIST_PATTERN_WORD_5r 9009
#define DRCA_BIST_PATTERN_WORD_6r 9010
#define DRCA_BIST_PATTERN_WORD_7r 9011
#define DRCA_BIST_RATE_LIMITERr 9012
#define DRCA_BIST_SINGLE_BIT_MASKr 9013
#define DRCA_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9014
#define DRCA_BIST_START_ADDRESSr 9015
#define DRCA_BIST_STATUSESr 9016
#define DRCA_CALIBRATION_SEQUENCE_ADDRESSr 9017
#define DRCA_CALIB_BIST_ERROR_OCCURREDr 9018
#define DRCA_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9019
#define DRCA_CLAM_SHELLr 9020
#define DRCA_CPU_COMMANDSr 9021
#define DRCA_DATA_LOCKr 9022
#define DRCA_DATA_LOCK_TIMEOUT_PRDr 9023
#define DRCA_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9024
#define DRCA_DDR_CONTROLLER_TRIGGERSr 9025
#define DRCA_DDR_EXTENDED_MODE_REGISTER_1r 9026
#define DRCA_DDR_EXTENDED_MODE_REGISTER_2r 9027
#define DRCA_DDR_EXTENDED_MODE_REGISTER_3r 9028
#define DRCA_DDR_MODE_REGISTER_1r 9029
#define DRCA_DDR_MODE_REGISTER_2r 9030
#define DRCA_DPI_POWERr 9031
#define DRCA_DPI_STATUSr 9032
#define DRCA_DPI_STAT_CNTRLr 9033
#define DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9034
#define DRCA_DRAM_INIT_FINISHEDr 9035
#define DRCA_DRAM_SETr 9036
#define DRCA_DRAM_TIME_PARAMSr 9037
#define DRCA_EXTENDED_MODE_WR_2_REGISTERr 9038
#define DRCA_GENERAL_CONFIGURATIONSr 9039
#define DRCA_GLUE_LOGIC_REGISTERr 9040
#define DRCA_INIT_SEQUENCE_REGISTERr 9041
#define DRCA_INTERRUPT_MASK_REGISTERr 9042
#define DRCA_INTERRUPT_REGISTERr 9043
#define DRCA_INTERRUPT_REGISTER_TESTr 9044
#define DRCA_INTIAL_CALIB_USE_MPRr 9045
#define DRCA_LOOPBACK_CONFIGr 9046
#define DRCA_LOOPBACK_CONTROLr 9047
#define DRCA_LOOPBACK_ERROR_OCCURREDr 9048
#define DRCA_LOOPBACK_FULL_ERR_CNTr 9049
#define DRCA_LOOPBACK_MASK_WORDr 9050
#define DRCA_LOOPBACK_PATTERN_WORDr 9051
#define DRCA_ODT_CONFIGURATION_REGISTERr 9052
#define DRCA_PHY_CALIBRATIONr 9053
#define DRCA_PHY_CALIB_FINISHEDr 9054
#define DRCA_RBUS_ADDRr 9055
#define DRCA_RBUS_RDATAr 9056
#define DRCA_RBUS_RD_RESULTr 9057
#define DRCA_RBUS_WDATAr 9058
#define DRCA_REG_0085r 9059
#define DRCA_REG_90r 9060
#define DRCA_REG_0091r 9061
#define DRCA_REG_0092r 9062
#define DRCA_REG_0209r 9063
#define DRCA_REG_0210r 9064
#define DRCA_REG_0211r 9065
#define DRCA_REG_0212r 9066
#define DRCA_REG_0242r 9067
#define DRCA_REG_0243r 9068
#define DRCA_REG_00B0r 9069
#define DRCA_REG_00B1r 9070
#define DRCA_REG_00B2r 9071
#define DRCA_REG_00B3r 9072
#define DRCA_REG_00B4r 9073
#define DRCA_REG_00B5r 9074
#define DRCA_REG_00B6r 9075
#define DRCA_REG_00B7r 9076
#define DRCA_REG_020Ar 9077
#define DRCA_REG_020Br 9078
#define DRCA_REG_020Cr 9079
#define DRCA_REG_020Dr 9080
#define DRCA_REG_020Er 9081
#define DRCA_REG_020Fr 9082
#define DRCA_REG_021Cr 9083
#define DRCA_SBUS_BROADCAST_IDr 9084
#define DRCA_SBUS_LAST_IN_CHAINr 9085
#define DRCA_SPARE_REGISTERr 9086
#define DRCA_SPARE_REGISTER_3r 9087
#define DRCA_VDL_CNTRLr 9088
#define DRCA_WRITE_READ_RATESr 9089
#define DRCBISTENABLESr 9090
#define DRCBROADCAST_AC_OPERATING_CONDITIONS_1r 9091
#define DRCBROADCAST_AC_OPERATING_CONDITIONS_2r 9092
#define DRCBROADCAST_AC_OPERATING_CONDITIONS_3r 9093
#define DRCBROADCAST_AC_OPERATING_CONDITIONS_4r 9094
#define DRCBROADCAST_BIST_CONFIGURATIONSr 9095
#define DRCBROADCAST_BIST_END_ADDRESSr 9096
#define DRCBROADCAST_BIST_ERROR_OCCURREDr 9097
#define DRCBROADCAST_BIST_FULL_MASK_ERROR_COUNTERr 9098
#define DRCBROADCAST_BIST_FULL_MASK_WORD_0r 9099
#define DRCBROADCAST_BIST_FULL_MASK_WORD_1r 9100
#define DRCBROADCAST_BIST_FULL_MASK_WORD_2r 9101
#define DRCBROADCAST_BIST_FULL_MASK_WORD_3r 9102
#define DRCBROADCAST_BIST_FULL_MASK_WORD_4r 9103
#define DRCBROADCAST_BIST_FULL_MASK_WORD_5r 9104
#define DRCBROADCAST_BIST_FULL_MASK_WORD_6r 9105
#define DRCBROADCAST_BIST_FULL_MASK_WORD_7r 9106
#define DRCBROADCAST_BIST_GLOBAL_ERROR_COUNTERr 9107
#define DRCBROADCAST_BIST_LAST_ADDR_ERRr 9108
#define DRCBROADCAST_BIST_LAST_DATA_ERRr 9109
#define DRCBROADCAST_BIST_NUMBER_OF_ACTIONSr 9110
#define DRCBROADCAST_BIST_PATTERN_WORD_0r 9111
#define DRCBROADCAST_BIST_PATTERN_WORD_1r 9112
#define DRCBROADCAST_BIST_PATTERN_WORD_2r 9113
#define DRCBROADCAST_BIST_PATTERN_WORD_3r 9114
#define DRCBROADCAST_BIST_PATTERN_WORD_4r 9115
#define DRCBROADCAST_BIST_PATTERN_WORD_5r 9116
#define DRCBROADCAST_BIST_PATTERN_WORD_6r 9117
#define DRCBROADCAST_BIST_PATTERN_WORD_7r 9118
#define DRCBROADCAST_BIST_RATE_LIMITERr 9119
#define DRCBROADCAST_BIST_SINGLE_BIT_MASKr 9120
#define DRCBROADCAST_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9121
#define DRCBROADCAST_BIST_START_ADDRESSr 9122
#define DRCBROADCAST_BIST_STATUSESr 9123
#define DRCBROADCAST_CALIBRATION_SEQUENCE_ADDRESSr 9124
#define DRCBROADCAST_CALIB_BIST_ERROR_OCCURREDr 9125
#define DRCBROADCAST_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9126
#define DRCBROADCAST_CLAM_SHELLr 9127
#define DRCBROADCAST_CPU_COMMANDSr 9128
#define DRCBROADCAST_DATA_LOCKr 9129
#define DRCBROADCAST_DATA_LOCK_TIMEOUT_PRDr 9130
#define DRCBROADCAST_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9131
#define DRCBROADCAST_DDR_CONTROLLER_TRIGGERSr 9132
#define DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_1r 9133
#define DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_2r 9134
#define DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_3r 9135
#define DRCBROADCAST_DDR_MODE_REGISTER_1r 9136
#define DRCBROADCAST_DDR_MODE_REGISTER_2r 9137
#define DRCBROADCAST_DPI_POWERr 9138
#define DRCBROADCAST_DPI_STATUSr 9139
#define DRCBROADCAST_DPI_STAT_CNTRLr 9140
#define DRCBROADCAST_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9141
#define DRCBROADCAST_DRAM_INIT_FINISHEDr 9142
#define DRCBROADCAST_DRAM_SETr 9143
#define DRCBROADCAST_DRAM_TIME_PARAMSr 9144
#define DRCBROADCAST_EXTENDED_MODE_WR_2_REGISTERr 9145
#define DRCBROADCAST_GENERAL_CONFIGURATIONSr 9146
#define DRCBROADCAST_GLUE_LOGIC_REGISTERr 9147
#define DRCBROADCAST_INIT_SEQUENCE_REGISTERr 9148
#define DRCBROADCAST_INTERRUPT_MASK_REGISTERr 9149
#define DRCBROADCAST_INTERRUPT_REGISTERr 9150
#define DRCBROADCAST_INTERRUPT_REGISTER_TESTr 9151
#define DRCBROADCAST_INTIAL_CALIB_USE_MPRr 9152
#define DRCBROADCAST_LOOPBACK_CONFIGr 9153
#define DRCBROADCAST_LOOPBACK_CONTROLr 9154
#define DRCBROADCAST_LOOPBACK_ERROR_OCCURREDr 9155
#define DRCBROADCAST_LOOPBACK_FULL_ERR_CNTr 9156
#define DRCBROADCAST_LOOPBACK_MASK_WORDr 9157
#define DRCBROADCAST_LOOPBACK_PATTERN_WORDr 9158
#define DRCBROADCAST_ODT_CONFIGURATION_REGISTERr 9159
#define DRCBROADCAST_PHY_CALIBRATIONr 9160
#define DRCBROADCAST_PHY_CALIB_FINISHEDr 9161
#define DRCBROADCAST_RBUS_ADDRr 9162
#define DRCBROADCAST_RBUS_RDATAr 9163
#define DRCBROADCAST_RBUS_RD_RESULTr 9164
#define DRCBROADCAST_RBUS_WDATAr 9165
#define DRCBROADCAST_REG_0085r 9166
#define DRCBROADCAST_REG_90r 9167
#define DRCBROADCAST_REG_0091r 9168
#define DRCBROADCAST_REG_0092r 9169
#define DRCBROADCAST_REG_0209r 9170
#define DRCBROADCAST_REG_0210r 9171
#define DRCBROADCAST_REG_0211r 9172
#define DRCBROADCAST_REG_0212r 9173
#define DRCBROADCAST_REG_0242r 9174
#define DRCBROADCAST_REG_0243r 9175
#define DRCBROADCAST_REG_00B0r 9176
#define DRCBROADCAST_REG_00B1r 9177
#define DRCBROADCAST_REG_00B2r 9178
#define DRCBROADCAST_REG_00B3r 9179
#define DRCBROADCAST_REG_00B4r 9180
#define DRCBROADCAST_REG_00B5r 9181
#define DRCBROADCAST_REG_00B6r 9182
#define DRCBROADCAST_REG_00B7r 9183
#define DRCBROADCAST_REG_020Ar 9184
#define DRCBROADCAST_REG_020Br 9185
#define DRCBROADCAST_REG_020Cr 9186
#define DRCBROADCAST_REG_020Dr 9187
#define DRCBROADCAST_REG_020Er 9188
#define DRCBROADCAST_REG_020Fr 9189
#define DRCBROADCAST_REG_021Cr 9190
#define DRCBROADCAST_SBUS_BROADCAST_IDr 9191
#define DRCBROADCAST_SBUS_LAST_IN_CHAINr 9192
#define DRCBROADCAST_SPARE_REGISTERr 9193
#define DRCBROADCAST_SPARE_REGISTER_3r 9194
#define DRCBROADCAST_VDL_CNTRLr 9195
#define DRCBROADCAST_WRITE_READ_RATESr 9196
#define DRCB_AC_OPERATING_CONDITIONS_1r 9197
#define DRCB_AC_OPERATING_CONDITIONS_2r 9198
#define DRCB_AC_OPERATING_CONDITIONS_3r 9199
#define DRCB_AC_OPERATING_CONDITIONS_4r 9200
#define DRCB_BIST_CONFIGURATIONSr 9201
#define DRCB_BIST_END_ADDRESSr 9202
#define DRCB_BIST_ERROR_OCCURREDr 9203
#define DRCB_BIST_FULL_MASK_ERROR_COUNTERr 9204
#define DRCB_BIST_FULL_MASK_WORD_0r 9205
#define DRCB_BIST_FULL_MASK_WORD_1r 9206
#define DRCB_BIST_FULL_MASK_WORD_2r 9207
#define DRCB_BIST_FULL_MASK_WORD_3r 9208
#define DRCB_BIST_FULL_MASK_WORD_4r 9209
#define DRCB_BIST_FULL_MASK_WORD_5r 9210
#define DRCB_BIST_FULL_MASK_WORD_6r 9211
#define DRCB_BIST_FULL_MASK_WORD_7r 9212
#define DRCB_BIST_GLOBAL_ERROR_COUNTERr 9213
#define DRCB_BIST_LAST_ADDR_ERRr 9214
#define DRCB_BIST_LAST_DATA_ERRr 9215
#define DRCB_BIST_NUMBER_OF_ACTIONSr 9216
#define DRCB_BIST_PATTERN_WORD_0r 9217
#define DRCB_BIST_PATTERN_WORD_1r 9218
#define DRCB_BIST_PATTERN_WORD_2r 9219
#define DRCB_BIST_PATTERN_WORD_3r 9220
#define DRCB_BIST_PATTERN_WORD_4r 9221
#define DRCB_BIST_PATTERN_WORD_5r 9222
#define DRCB_BIST_PATTERN_WORD_6r 9223
#define DRCB_BIST_PATTERN_WORD_7r 9224
#define DRCB_BIST_RATE_LIMITERr 9225
#define DRCB_BIST_SINGLE_BIT_MASKr 9226
#define DRCB_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9227
#define DRCB_BIST_START_ADDRESSr 9228
#define DRCB_BIST_STATUSESr 9229
#define DRCB_CALIBRATION_SEQUENCE_ADDRESSr 9230
#define DRCB_CALIB_BIST_ERROR_OCCURREDr 9231
#define DRCB_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9232
#define DRCB_CLAM_SHELLr 9233
#define DRCB_CPU_COMMANDSr 9234
#define DRCB_DATA_LOCKr 9235
#define DRCB_DATA_LOCK_TIMEOUT_PRDr 9236
#define DRCB_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9237
#define DRCB_DDR_CONTROLLER_TRIGGERSr 9238
#define DRCB_DDR_EXTENDED_MODE_REGISTER_1r 9239
#define DRCB_DDR_EXTENDED_MODE_REGISTER_2r 9240
#define DRCB_DDR_EXTENDED_MODE_REGISTER_3r 9241
#define DRCB_DDR_MODE_REGISTER_1r 9242
#define DRCB_DDR_MODE_REGISTER_2r 9243
#define DRCB_DPI_POWERr 9244
#define DRCB_DPI_STATUSr 9245
#define DRCB_DPI_STAT_CNTRLr 9246
#define DRCB_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9247
#define DRCB_DRAM_INIT_FINISHEDr 9248
#define DRCB_DRAM_SETr 9249
#define DRCB_DRAM_TIME_PARAMSr 9250
#define DRCB_EXTENDED_MODE_WR_2_REGISTERr 9251
#define DRCB_GENERAL_CONFIGURATIONSr 9252
#define DRCB_GLUE_LOGIC_REGISTERr 9253
#define DRCB_INIT_SEQUENCE_REGISTERr 9254
#define DRCB_INTERRUPT_MASK_REGISTERr 9255
#define DRCB_INTERRUPT_REGISTERr 9256
#define DRCB_INTERRUPT_REGISTER_TESTr 9257
#define DRCB_INTIAL_CALIB_USE_MPRr 9258
#define DRCB_LOOPBACK_CONFIGr 9259
#define DRCB_LOOPBACK_CONTROLr 9260
#define DRCB_LOOPBACK_ERROR_OCCURREDr 9261
#define DRCB_LOOPBACK_FULL_ERR_CNTr 9262
#define DRCB_LOOPBACK_MASK_WORDr 9263
#define DRCB_LOOPBACK_PATTERN_WORDr 9264
#define DRCB_ODT_CONFIGURATION_REGISTERr 9265
#define DRCB_PHY_CALIBRATIONr 9266
#define DRCB_PHY_CALIB_FINISHEDr 9267
#define DRCB_RBUS_ADDRr 9268
#define DRCB_RBUS_RDATAr 9269
#define DRCB_RBUS_RD_RESULTr 9270
#define DRCB_RBUS_WDATAr 9271
#define DRCB_REG_0085r 9272
#define DRCB_REG_90r 9273
#define DRCB_REG_0091r 9274
#define DRCB_REG_0092r 9275
#define DRCB_REG_0209r 9276
#define DRCB_REG_0210r 9277
#define DRCB_REG_0211r 9278
#define DRCB_REG_0212r 9279
#define DRCB_REG_0242r 9280
#define DRCB_REG_0243r 9281
#define DRCB_REG_00B0r 9282
#define DRCB_REG_00B1r 9283
#define DRCB_REG_00B2r 9284
#define DRCB_REG_00B3r 9285
#define DRCB_REG_00B4r 9286
#define DRCB_REG_00B5r 9287
#define DRCB_REG_00B6r 9288
#define DRCB_REG_00B7r 9289
#define DRCB_REG_020Ar 9290
#define DRCB_REG_020Br 9291
#define DRCB_REG_020Cr 9292
#define DRCB_REG_020Dr 9293
#define DRCB_REG_020Er 9294
#define DRCB_REG_020Fr 9295
#define DRCB_REG_021Cr 9296
#define DRCB_SBUS_BROADCAST_IDr 9297
#define DRCB_SBUS_LAST_IN_CHAINr 9298
#define DRCB_SPARE_REGISTERr 9299
#define DRCB_SPARE_REGISTER_3r 9300
#define DRCB_VDL_CNTRLr 9301
#define DRCB_WRITE_READ_RATESr 9302
#define DRCC_AC_OPERATING_CONDITIONS_1r 9303
#define DRCC_AC_OPERATING_CONDITIONS_2r 9304
#define DRCC_AC_OPERATING_CONDITIONS_3r 9305
#define DRCC_AC_OPERATING_CONDITIONS_4r 9306
#define DRCC_BIST_CONFIGURATIONSr 9307
#define DRCC_BIST_END_ADDRESSr 9308
#define DRCC_BIST_ERROR_OCCURREDr 9309
#define DRCC_BIST_FULL_MASK_ERROR_COUNTERr 9310
#define DRCC_BIST_FULL_MASK_WORD_0r 9311
#define DRCC_BIST_FULL_MASK_WORD_1r 9312
#define DRCC_BIST_FULL_MASK_WORD_2r 9313
#define DRCC_BIST_FULL_MASK_WORD_3r 9314
#define DRCC_BIST_FULL_MASK_WORD_4r 9315
#define DRCC_BIST_FULL_MASK_WORD_5r 9316
#define DRCC_BIST_FULL_MASK_WORD_6r 9317
#define DRCC_BIST_FULL_MASK_WORD_7r 9318
#define DRCC_BIST_GLOBAL_ERROR_COUNTERr 9319
#define DRCC_BIST_LAST_ADDR_ERRr 9320
#define DRCC_BIST_LAST_DATA_ERRr 9321
#define DRCC_BIST_NUMBER_OF_ACTIONSr 9322
#define DRCC_BIST_PATTERN_WORD_0r 9323
#define DRCC_BIST_PATTERN_WORD_1r 9324
#define DRCC_BIST_PATTERN_WORD_2r 9325
#define DRCC_BIST_PATTERN_WORD_3r 9326
#define DRCC_BIST_PATTERN_WORD_4r 9327
#define DRCC_BIST_PATTERN_WORD_5r 9328
#define DRCC_BIST_PATTERN_WORD_6r 9329
#define DRCC_BIST_PATTERN_WORD_7r 9330
#define DRCC_BIST_RATE_LIMITERr 9331
#define DRCC_BIST_SINGLE_BIT_MASKr 9332
#define DRCC_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9333
#define DRCC_BIST_START_ADDRESSr 9334
#define DRCC_BIST_STATUSESr 9335
#define DRCC_CALIBRATION_SEQUENCE_ADDRESSr 9336
#define DRCC_CALIB_BIST_ERROR_OCCURREDr 9337
#define DRCC_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9338
#define DRCC_CLAM_SHELLr 9339
#define DRCC_CPU_COMMANDSr 9340
#define DRCC_DATA_LOCKr 9341
#define DRCC_DATA_LOCK_TIMEOUT_PRDr 9342
#define DRCC_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9343
#define DRCC_DDR_CONTROLLER_TRIGGERSr 9344
#define DRCC_DDR_EXTENDED_MODE_REGISTER_1r 9345
#define DRCC_DDR_EXTENDED_MODE_REGISTER_2r 9346
#define DRCC_DDR_EXTENDED_MODE_REGISTER_3r 9347
#define DRCC_DDR_MODE_REGISTER_1r 9348
#define DRCC_DDR_MODE_REGISTER_2r 9349
#define DRCC_DPI_POWERr 9350
#define DRCC_DPI_STATUSr 9351
#define DRCC_DPI_STAT_CNTRLr 9352
#define DRCC_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9353
#define DRCC_DRAM_INIT_FINISHEDr 9354
#define DRCC_DRAM_SETr 9355
#define DRCC_DRAM_TIME_PARAMSr 9356
#define DRCC_EXTENDED_MODE_WR_2_REGISTERr 9357
#define DRCC_GENERAL_CONFIGURATIONSr 9358
#define DRCC_GLUE_LOGIC_REGISTERr 9359
#define DRCC_INIT_SEQUENCE_REGISTERr 9360
#define DRCC_INTERRUPT_MASK_REGISTERr 9361
#define DRCC_INTERRUPT_REGISTERr 9362
#define DRCC_INTERRUPT_REGISTER_TESTr 9363
#define DRCC_INTIAL_CALIB_USE_MPRr 9364
#define DRCC_LOOPBACK_CONFIGr 9365
#define DRCC_LOOPBACK_CONTROLr 9366
#define DRCC_LOOPBACK_ERROR_OCCURREDr 9367
#define DRCC_LOOPBACK_FULL_ERR_CNTr 9368
#define DRCC_LOOPBACK_MASK_WORDr 9369
#define DRCC_LOOPBACK_PATTERN_WORDr 9370
#define DRCC_ODT_CONFIGURATION_REGISTERr 9371
#define DRCC_PHY_CALIBRATIONr 9372
#define DRCC_PHY_CALIB_FINISHEDr 9373
#define DRCC_RBUS_ADDRr 9374
#define DRCC_RBUS_RDATAr 9375
#define DRCC_RBUS_RD_RESULTr 9376
#define DRCC_RBUS_WDATAr 9377
#define DRCC_REG_0085r 9378
#define DRCC_REG_90r 9379
#define DRCC_REG_0091r 9380
#define DRCC_REG_0092r 9381
#define DRCC_REG_0209r 9382
#define DRCC_REG_0210r 9383
#define DRCC_REG_0211r 9384
#define DRCC_REG_0212r 9385
#define DRCC_REG_0242r 9386
#define DRCC_REG_0243r 9387
#define DRCC_REG_00B0r 9388
#define DRCC_REG_00B1r 9389
#define DRCC_REG_00B2r 9390
#define DRCC_REG_00B3r 9391
#define DRCC_REG_00B4r 9392
#define DRCC_REG_00B5r 9393
#define DRCC_REG_00B6r 9394
#define DRCC_REG_00B7r 9395
#define DRCC_REG_020Ar 9396
#define DRCC_REG_020Br 9397
#define DRCC_REG_020Cr 9398
#define DRCC_REG_020Dr 9399
#define DRCC_REG_020Er 9400
#define DRCC_REG_020Fr 9401
#define DRCC_REG_021Cr 9402
#define DRCC_SBUS_BROADCAST_IDr 9403
#define DRCC_SBUS_LAST_IN_CHAINr 9404
#define DRCC_SPARE_REGISTERr 9405
#define DRCC_SPARE_REGISTER_3r 9406
#define DRCC_VDL_CNTRLr 9407
#define DRCC_WRITE_READ_RATESr 9408
#define DRCD_AC_OPERATING_CONDITIONS_1r 9409
#define DRCD_AC_OPERATING_CONDITIONS_2r 9410
#define DRCD_AC_OPERATING_CONDITIONS_3r 9411
#define DRCD_AC_OPERATING_CONDITIONS_4r 9412
#define DRCD_BIST_CONFIGURATIONSr 9413
#define DRCD_BIST_END_ADDRESSr 9414
#define DRCD_BIST_ERROR_OCCURREDr 9415
#define DRCD_BIST_FULL_MASK_ERROR_COUNTERr 9416
#define DRCD_BIST_FULL_MASK_WORD_0r 9417
#define DRCD_BIST_FULL_MASK_WORD_1r 9418
#define DRCD_BIST_FULL_MASK_WORD_2r 9419
#define DRCD_BIST_FULL_MASK_WORD_3r 9420
#define DRCD_BIST_FULL_MASK_WORD_4r 9421
#define DRCD_BIST_FULL_MASK_WORD_5r 9422
#define DRCD_BIST_FULL_MASK_WORD_6r 9423
#define DRCD_BIST_FULL_MASK_WORD_7r 9424
#define DRCD_BIST_GLOBAL_ERROR_COUNTERr 9425
#define DRCD_BIST_LAST_ADDR_ERRr 9426
#define DRCD_BIST_LAST_DATA_ERRr 9427
#define DRCD_BIST_NUMBER_OF_ACTIONSr 9428
#define DRCD_BIST_PATTERN_WORD_0r 9429
#define DRCD_BIST_PATTERN_WORD_1r 9430
#define DRCD_BIST_PATTERN_WORD_2r 9431
#define DRCD_BIST_PATTERN_WORD_3r 9432
#define DRCD_BIST_PATTERN_WORD_4r 9433
#define DRCD_BIST_PATTERN_WORD_5r 9434
#define DRCD_BIST_PATTERN_WORD_6r 9435
#define DRCD_BIST_PATTERN_WORD_7r 9436
#define DRCD_BIST_RATE_LIMITERr 9437
#define DRCD_BIST_SINGLE_BIT_MASKr 9438
#define DRCD_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9439
#define DRCD_BIST_START_ADDRESSr 9440
#define DRCD_BIST_STATUSESr 9441
#define DRCD_CALIBRATION_SEQUENCE_ADDRESSr 9442
#define DRCD_CALIB_BIST_ERROR_OCCURREDr 9443
#define DRCD_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9444
#define DRCD_CLAM_SHELLr 9445
#define DRCD_CPU_COMMANDSr 9446
#define DRCD_DATA_LOCKr 9447
#define DRCD_DATA_LOCK_TIMEOUT_PRDr 9448
#define DRCD_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9449
#define DRCD_DDR_CONTROLLER_TRIGGERSr 9450
#define DRCD_DDR_EXTENDED_MODE_REGISTER_1r 9451
#define DRCD_DDR_EXTENDED_MODE_REGISTER_2r 9452
#define DRCD_DDR_EXTENDED_MODE_REGISTER_3r 9453
#define DRCD_DDR_MODE_REGISTER_1r 9454
#define DRCD_DDR_MODE_REGISTER_2r 9455
#define DRCD_DPI_POWERr 9456
#define DRCD_DPI_STATUSr 9457
#define DRCD_DPI_STAT_CNTRLr 9458
#define DRCD_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9459
#define DRCD_DRAM_INIT_FINISHEDr 9460
#define DRCD_DRAM_SETr 9461
#define DRCD_DRAM_TIME_PARAMSr 9462
#define DRCD_EXTENDED_MODE_WR_2_REGISTERr 9463
#define DRCD_GENERAL_CONFIGURATIONSr 9464
#define DRCD_GLUE_LOGIC_REGISTERr 9465
#define DRCD_INIT_SEQUENCE_REGISTERr 9466
#define DRCD_INTERRUPT_MASK_REGISTERr 9467
#define DRCD_INTERRUPT_REGISTERr 9468
#define DRCD_INTERRUPT_REGISTER_TESTr 9469
#define DRCD_INTIAL_CALIB_USE_MPRr 9470
#define DRCD_LOOPBACK_CONFIGr 9471
#define DRCD_LOOPBACK_CONTROLr 9472
#define DRCD_LOOPBACK_ERROR_OCCURREDr 9473
#define DRCD_LOOPBACK_FULL_ERR_CNTr 9474
#define DRCD_LOOPBACK_MASK_WORDr 9475
#define DRCD_LOOPBACK_PATTERN_WORDr 9476
#define DRCD_ODT_CONFIGURATION_REGISTERr 9477
#define DRCD_PHY_CALIBRATIONr 9478
#define DRCD_PHY_CALIB_FINISHEDr 9479
#define DRCD_RBUS_ADDRr 9480
#define DRCD_RBUS_RDATAr 9481
#define DRCD_RBUS_RD_RESULTr 9482
#define DRCD_RBUS_WDATAr 9483
#define DRCD_REG_0085r 9484
#define DRCD_REG_90r 9485
#define DRCD_REG_0091r 9486
#define DRCD_REG_0092r 9487
#define DRCD_REG_0209r 9488
#define DRCD_REG_0210r 9489
#define DRCD_REG_0211r 9490
#define DRCD_REG_0212r 9491
#define DRCD_REG_0242r 9492
#define DRCD_REG_0243r 9493
#define DRCD_REG_00B0r 9494
#define DRCD_REG_00B1r 9495
#define DRCD_REG_00B2r 9496
#define DRCD_REG_00B3r 9497
#define DRCD_REG_00B4r 9498
#define DRCD_REG_00B5r 9499
#define DRCD_REG_00B6r 9500
#define DRCD_REG_00B7r 9501
#define DRCD_REG_020Ar 9502
#define DRCD_REG_020Br 9503
#define DRCD_REG_020Cr 9504
#define DRCD_REG_020Dr 9505
#define DRCD_REG_020Er 9506
#define DRCD_REG_020Fr 9507
#define DRCD_REG_021Cr 9508
#define DRCD_SBUS_BROADCAST_IDr 9509
#define DRCD_SBUS_LAST_IN_CHAINr 9510
#define DRCD_SPARE_REGISTERr 9511
#define DRCD_SPARE_REGISTER_3r 9512
#define DRCD_VDL_CNTRLr 9513
#define DRCD_WRITE_READ_RATESr 9514
#define DRCE_AC_OPERATING_CONDITIONS_1r 9515
#define DRCE_AC_OPERATING_CONDITIONS_2r 9516
#define DRCE_AC_OPERATING_CONDITIONS_3r 9517
#define DRCE_AC_OPERATING_CONDITIONS_4r 9518
#define DRCE_BIST_CONFIGURATIONSr 9519
#define DRCE_BIST_END_ADDRESSr 9520
#define DRCE_BIST_ERROR_OCCURREDr 9521
#define DRCE_BIST_FULL_MASK_ERROR_COUNTERr 9522
#define DRCE_BIST_FULL_MASK_WORD_0r 9523
#define DRCE_BIST_FULL_MASK_WORD_1r 9524
#define DRCE_BIST_FULL_MASK_WORD_2r 9525
#define DRCE_BIST_FULL_MASK_WORD_3r 9526
#define DRCE_BIST_FULL_MASK_WORD_4r 9527
#define DRCE_BIST_FULL_MASK_WORD_5r 9528
#define DRCE_BIST_FULL_MASK_WORD_6r 9529
#define DRCE_BIST_FULL_MASK_WORD_7r 9530
#define DRCE_BIST_GLOBAL_ERROR_COUNTERr 9531
#define DRCE_BIST_LAST_ADDR_ERRr 9532
#define DRCE_BIST_LAST_DATA_ERRr 9533
#define DRCE_BIST_NUMBER_OF_ACTIONSr 9534
#define DRCE_BIST_PATTERN_WORD_0r 9535
#define DRCE_BIST_PATTERN_WORD_1r 9536
#define DRCE_BIST_PATTERN_WORD_2r 9537
#define DRCE_BIST_PATTERN_WORD_3r 9538
#define DRCE_BIST_PATTERN_WORD_4r 9539
#define DRCE_BIST_PATTERN_WORD_5r 9540
#define DRCE_BIST_PATTERN_WORD_6r 9541
#define DRCE_BIST_PATTERN_WORD_7r 9542
#define DRCE_BIST_RATE_LIMITERr 9543
#define DRCE_BIST_SINGLE_BIT_MASKr 9544
#define DRCE_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9545
#define DRCE_BIST_START_ADDRESSr 9546
#define DRCE_BIST_STATUSESr 9547
#define DRCE_CALIBRATION_SEQUENCE_ADDRESSr 9548
#define DRCE_CALIB_BIST_ERROR_OCCURREDr 9549
#define DRCE_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9550
#define DRCE_CLAM_SHELLr 9551
#define DRCE_CPU_COMMANDSr 9552
#define DRCE_DATA_LOCKr 9553
#define DRCE_DATA_LOCK_TIMEOUT_PRDr 9554
#define DRCE_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9555
#define DRCE_DDR_CONTROLLER_TRIGGERSr 9556
#define DRCE_DDR_EXTENDED_MODE_REGISTER_1r 9557
#define DRCE_DDR_EXTENDED_MODE_REGISTER_2r 9558
#define DRCE_DDR_EXTENDED_MODE_REGISTER_3r 9559
#define DRCE_DDR_MODE_REGISTER_1r 9560
#define DRCE_DDR_MODE_REGISTER_2r 9561
#define DRCE_DPI_POWERr 9562
#define DRCE_DPI_STATUSr 9563
#define DRCE_DPI_STAT_CNTRLr 9564
#define DRCE_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9565
#define DRCE_DRAM_INIT_FINISHEDr 9566
#define DRCE_DRAM_SETr 9567
#define DRCE_DRAM_TIME_PARAMSr 9568
#define DRCE_EXTENDED_MODE_WR_2_REGISTERr 9569
#define DRCE_GENERAL_CONFIGURATIONSr 9570
#define DRCE_GLUE_LOGIC_REGISTERr 9571
#define DRCE_INIT_SEQUENCE_REGISTERr 9572
#define DRCE_INTERRUPT_MASK_REGISTERr 9573
#define DRCE_INTERRUPT_REGISTERr 9574
#define DRCE_INTERRUPT_REGISTER_TESTr 9575
#define DRCE_INTIAL_CALIB_USE_MPRr 9576
#define DRCE_LOOPBACK_CONFIGr 9577
#define DRCE_LOOPBACK_CONTROLr 9578
#define DRCE_LOOPBACK_ERROR_OCCURREDr 9579
#define DRCE_LOOPBACK_FULL_ERR_CNTr 9580
#define DRCE_LOOPBACK_MASK_WORDr 9581
#define DRCE_LOOPBACK_PATTERN_WORDr 9582
#define DRCE_ODT_CONFIGURATION_REGISTERr 9583
#define DRCE_PHY_CALIBRATIONr 9584
#define DRCE_PHY_CALIB_FINISHEDr 9585
#define DRCE_RBUS_ADDRr 9586
#define DRCE_RBUS_RDATAr 9587
#define DRCE_RBUS_RD_RESULTr 9588
#define DRCE_RBUS_WDATAr 9589
#define DRCE_REG_0085r 9590
#define DRCE_REG_90r 9591
#define DRCE_REG_0091r 9592
#define DRCE_REG_0092r 9593
#define DRCE_REG_0209r 9594
#define DRCE_REG_0210r 9595
#define DRCE_REG_0211r 9596
#define DRCE_REG_0212r 9597
#define DRCE_REG_0242r 9598
#define DRCE_REG_0243r 9599
#define DRCE_REG_00B0r 9600
#define DRCE_REG_00B1r 9601
#define DRCE_REG_00B2r 9602
#define DRCE_REG_00B3r 9603
#define DRCE_REG_00B4r 9604
#define DRCE_REG_00B5r 9605
#define DRCE_REG_00B6r 9606
#define DRCE_REG_00B7r 9607
#define DRCE_REG_020Ar 9608
#define DRCE_REG_020Br 9609
#define DRCE_REG_020Cr 9610
#define DRCE_REG_020Dr 9611
#define DRCE_REG_020Er 9612
#define DRCE_REG_020Fr 9613
#define DRCE_REG_021Cr 9614
#define DRCE_SBUS_BROADCAST_IDr 9615
#define DRCE_SBUS_LAST_IN_CHAINr 9616
#define DRCE_SPARE_REGISTERr 9617
#define DRCE_SPARE_REGISTER_3r 9618
#define DRCE_VDL_CNTRLr 9619
#define DRCE_WRITE_READ_RATESr 9620
#define DRCF_AC_OPERATING_CONDITIONS_1r 9621
#define DRCF_AC_OPERATING_CONDITIONS_2r 9622
#define DRCF_AC_OPERATING_CONDITIONS_3r 9623
#define DRCF_AC_OPERATING_CONDITIONS_4r 9624
#define DRCF_BIST_CONFIGURATIONSr 9625
#define DRCF_BIST_END_ADDRESSr 9626
#define DRCF_BIST_ERROR_OCCURREDr 9627
#define DRCF_BIST_FULL_MASK_ERROR_COUNTERr 9628
#define DRCF_BIST_FULL_MASK_WORD_0r 9629
#define DRCF_BIST_FULL_MASK_WORD_1r 9630
#define DRCF_BIST_FULL_MASK_WORD_2r 9631
#define DRCF_BIST_FULL_MASK_WORD_3r 9632
#define DRCF_BIST_FULL_MASK_WORD_4r 9633
#define DRCF_BIST_FULL_MASK_WORD_5r 9634
#define DRCF_BIST_FULL_MASK_WORD_6r 9635
#define DRCF_BIST_FULL_MASK_WORD_7r 9636
#define DRCF_BIST_GLOBAL_ERROR_COUNTERr 9637
#define DRCF_BIST_LAST_ADDR_ERRr 9638
#define DRCF_BIST_LAST_DATA_ERRr 9639
#define DRCF_BIST_NUMBER_OF_ACTIONSr 9640
#define DRCF_BIST_PATTERN_WORD_0r 9641
#define DRCF_BIST_PATTERN_WORD_1r 9642
#define DRCF_BIST_PATTERN_WORD_2r 9643
#define DRCF_BIST_PATTERN_WORD_3r 9644
#define DRCF_BIST_PATTERN_WORD_4r 9645
#define DRCF_BIST_PATTERN_WORD_5r 9646
#define DRCF_BIST_PATTERN_WORD_6r 9647
#define DRCF_BIST_PATTERN_WORD_7r 9648
#define DRCF_BIST_RATE_LIMITERr 9649
#define DRCF_BIST_SINGLE_BIT_MASKr 9650
#define DRCF_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9651
#define DRCF_BIST_START_ADDRESSr 9652
#define DRCF_BIST_STATUSESr 9653
#define DRCF_CALIBRATION_SEQUENCE_ADDRESSr 9654
#define DRCF_CALIB_BIST_ERROR_OCCURREDr 9655
#define DRCF_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9656
#define DRCF_CLAM_SHELLr 9657
#define DRCF_CPU_COMMANDSr 9658
#define DRCF_DATA_LOCKr 9659
#define DRCF_DATA_LOCK_TIMEOUT_PRDr 9660
#define DRCF_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9661
#define DRCF_DDR_CONTROLLER_TRIGGERSr 9662
#define DRCF_DDR_EXTENDED_MODE_REGISTER_1r 9663
#define DRCF_DDR_EXTENDED_MODE_REGISTER_2r 9664
#define DRCF_DDR_EXTENDED_MODE_REGISTER_3r 9665
#define DRCF_DDR_MODE_REGISTER_1r 9666
#define DRCF_DDR_MODE_REGISTER_2r 9667
#define DRCF_DPI_POWERr 9668
#define DRCF_DPI_STATUSr 9669
#define DRCF_DPI_STAT_CNTRLr 9670
#define DRCF_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9671
#define DRCF_DRAM_INIT_FINISHEDr 9672
#define DRCF_DRAM_SETr 9673
#define DRCF_DRAM_TIME_PARAMSr 9674
#define DRCF_EXTENDED_MODE_WR_2_REGISTERr 9675
#define DRCF_GENERAL_CONFIGURATIONSr 9676
#define DRCF_GLUE_LOGIC_REGISTERr 9677
#define DRCF_INIT_SEQUENCE_REGISTERr 9678
#define DRCF_INTERRUPT_MASK_REGISTERr 9679
#define DRCF_INTERRUPT_REGISTERr 9680
#define DRCF_INTERRUPT_REGISTER_TESTr 9681
#define DRCF_INTIAL_CALIB_USE_MPRr 9682
#define DRCF_LOOPBACK_CONFIGr 9683
#define DRCF_LOOPBACK_CONTROLr 9684
#define DRCF_LOOPBACK_ERROR_OCCURREDr 9685
#define DRCF_LOOPBACK_FULL_ERR_CNTr 9686
#define DRCF_LOOPBACK_MASK_WORDr 9687
#define DRCF_LOOPBACK_PATTERN_WORDr 9688
#define DRCF_ODT_CONFIGURATION_REGISTERr 9689
#define DRCF_PHY_CALIBRATIONr 9690
#define DRCF_PHY_CALIB_FINISHEDr 9691
#define DRCF_RBUS_ADDRr 9692
#define DRCF_RBUS_RDATAr 9693
#define DRCF_RBUS_RD_RESULTr 9694
#define DRCF_RBUS_WDATAr 9695
#define DRCF_REG_0085r 9696
#define DRCF_REG_90r 9697
#define DRCF_REG_0091r 9698
#define DRCF_REG_0092r 9699
#define DRCF_REG_0209r 9700
#define DRCF_REG_0210r 9701
#define DRCF_REG_0211r 9702
#define DRCF_REG_0212r 9703
#define DRCF_REG_0242r 9704
#define DRCF_REG_0243r 9705
#define DRCF_REG_00B0r 9706
#define DRCF_REG_00B1r 9707
#define DRCF_REG_00B2r 9708
#define DRCF_REG_00B3r 9709
#define DRCF_REG_00B4r 9710
#define DRCF_REG_00B5r 9711
#define DRCF_REG_00B6r 9712
#define DRCF_REG_00B7r 9713
#define DRCF_REG_020Ar 9714
#define DRCF_REG_020Br 9715
#define DRCF_REG_020Cr 9716
#define DRCF_REG_020Dr 9717
#define DRCF_REG_020Er 9718
#define DRCF_REG_020Fr 9719
#define DRCF_REG_021Cr 9720
#define DRCF_SBUS_BROADCAST_IDr 9721
#define DRCF_SBUS_LAST_IN_CHAINr 9722
#define DRCF_SPARE_REGISTERr 9723
#define DRCF_SPARE_REGISTER_3r 9724
#define DRCF_VDL_CNTRLr 9725
#define DRCF_WRITE_READ_RATESr 9726
#define DRCG_AC_OPERATING_CONDITIONS_1r 9727
#define DRCG_AC_OPERATING_CONDITIONS_2r 9728
#define DRCG_AC_OPERATING_CONDITIONS_3r 9729
#define DRCG_AC_OPERATING_CONDITIONS_4r 9730
#define DRCG_BIST_CONFIGURATIONSr 9731
#define DRCG_BIST_END_ADDRESSr 9732
#define DRCG_BIST_ERROR_OCCURREDr 9733
#define DRCG_BIST_FULL_MASK_ERROR_COUNTERr 9734
#define DRCG_BIST_FULL_MASK_WORD_0r 9735
#define DRCG_BIST_FULL_MASK_WORD_1r 9736
#define DRCG_BIST_FULL_MASK_WORD_2r 9737
#define DRCG_BIST_FULL_MASK_WORD_3r 9738
#define DRCG_BIST_FULL_MASK_WORD_4r 9739
#define DRCG_BIST_FULL_MASK_WORD_5r 9740
#define DRCG_BIST_FULL_MASK_WORD_6r 9741
#define DRCG_BIST_FULL_MASK_WORD_7r 9742
#define DRCG_BIST_GLOBAL_ERROR_COUNTERr 9743
#define DRCG_BIST_LAST_ADDR_ERRr 9744
#define DRCG_BIST_LAST_DATA_ERRr 9745
#define DRCG_BIST_NUMBER_OF_ACTIONSr 9746
#define DRCG_BIST_PATTERN_WORD_0r 9747
#define DRCG_BIST_PATTERN_WORD_1r 9748
#define DRCG_BIST_PATTERN_WORD_2r 9749
#define DRCG_BIST_PATTERN_WORD_3r 9750
#define DRCG_BIST_PATTERN_WORD_4r 9751
#define DRCG_BIST_PATTERN_WORD_5r 9752
#define DRCG_BIST_PATTERN_WORD_6r 9753
#define DRCG_BIST_PATTERN_WORD_7r 9754
#define DRCG_BIST_RATE_LIMITERr 9755
#define DRCG_BIST_SINGLE_BIT_MASKr 9756
#define DRCG_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9757
#define DRCG_BIST_START_ADDRESSr 9758
#define DRCG_BIST_STATUSESr 9759
#define DRCG_CALIBRATION_SEQUENCE_ADDRESSr 9760
#define DRCG_CALIB_BIST_ERROR_OCCURREDr 9761
#define DRCG_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9762
#define DRCG_CLAM_SHELLr 9763
#define DRCG_CPU_COMMANDSr 9764
#define DRCG_DATA_LOCKr 9765
#define DRCG_DATA_LOCK_TIMEOUT_PRDr 9766
#define DRCG_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9767
#define DRCG_DDR_CONTROLLER_TRIGGERSr 9768
#define DRCG_DDR_EXTENDED_MODE_REGISTER_1r 9769
#define DRCG_DDR_EXTENDED_MODE_REGISTER_2r 9770
#define DRCG_DDR_EXTENDED_MODE_REGISTER_3r 9771
#define DRCG_DDR_MODE_REGISTER_1r 9772
#define DRCG_DDR_MODE_REGISTER_2r 9773
#define DRCG_DPI_POWERr 9774
#define DRCG_DPI_STATUSr 9775
#define DRCG_DPI_STAT_CNTRLr 9776
#define DRCG_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9777
#define DRCG_DRAM_INIT_FINISHEDr 9778
#define DRCG_DRAM_SETr 9779
#define DRCG_DRAM_TIME_PARAMSr 9780
#define DRCG_EXTENDED_MODE_WR_2_REGISTERr 9781
#define DRCG_GENERAL_CONFIGURATIONSr 9782
#define DRCG_GLUE_LOGIC_REGISTERr 9783
#define DRCG_INIT_SEQUENCE_REGISTERr 9784
#define DRCG_INTERRUPT_MASK_REGISTERr 9785
#define DRCG_INTERRUPT_REGISTERr 9786
#define DRCG_INTERRUPT_REGISTER_TESTr 9787
#define DRCG_INTIAL_CALIB_USE_MPRr 9788
#define DRCG_LOOPBACK_CONFIGr 9789
#define DRCG_LOOPBACK_CONTROLr 9790
#define DRCG_LOOPBACK_ERROR_OCCURREDr 9791
#define DRCG_LOOPBACK_FULL_ERR_CNTr 9792
#define DRCG_LOOPBACK_MASK_WORDr 9793
#define DRCG_LOOPBACK_PATTERN_WORDr 9794
#define DRCG_ODT_CONFIGURATION_REGISTERr 9795
#define DRCG_PHY_CALIBRATIONr 9796
#define DRCG_PHY_CALIB_FINISHEDr 9797
#define DRCG_RBUS_ADDRr 9798
#define DRCG_RBUS_RDATAr 9799
#define DRCG_RBUS_RD_RESULTr 9800
#define DRCG_RBUS_WDATAr 9801
#define DRCG_REG_0085r 9802
#define DRCG_REG_90r 9803
#define DRCG_REG_0091r 9804
#define DRCG_REG_0092r 9805
#define DRCG_REG_0209r 9806
#define DRCG_REG_0210r 9807
#define DRCG_REG_0211r 9808
#define DRCG_REG_0212r 9809
#define DRCG_REG_0242r 9810
#define DRCG_REG_0243r 9811
#define DRCG_REG_00B0r 9812
#define DRCG_REG_00B1r 9813
#define DRCG_REG_00B2r 9814
#define DRCG_REG_00B3r 9815
#define DRCG_REG_00B4r 9816
#define DRCG_REG_00B5r 9817
#define DRCG_REG_00B6r 9818
#define DRCG_REG_00B7r 9819
#define DRCG_REG_020Ar 9820
#define DRCG_REG_020Br 9821
#define DRCG_REG_020Cr 9822
#define DRCG_REG_020Dr 9823
#define DRCG_REG_020Er 9824
#define DRCG_REG_020Fr 9825
#define DRCG_REG_021Cr 9826
#define DRCG_SBUS_BROADCAST_IDr 9827
#define DRCG_SBUS_LAST_IN_CHAINr 9828
#define DRCG_SPARE_REGISTERr 9829
#define DRCG_SPARE_REGISTER_3r 9830
#define DRCG_VDL_CNTRLr 9831
#define DRCG_WRITE_READ_RATESr 9832
#define DRCH_AC_OPERATING_CONDITIONS_1r 9833
#define DRCH_AC_OPERATING_CONDITIONS_2r 9834
#define DRCH_AC_OPERATING_CONDITIONS_3r 9835
#define DRCH_AC_OPERATING_CONDITIONS_4r 9836
#define DRCH_BIST_CONFIGURATIONSr 9837
#define DRCH_BIST_END_ADDRESSr 9838
#define DRCH_BIST_ERROR_OCCURREDr 9839
#define DRCH_BIST_FULL_MASK_ERROR_COUNTERr 9840
#define DRCH_BIST_FULL_MASK_WORD_0r 9841
#define DRCH_BIST_FULL_MASK_WORD_1r 9842
#define DRCH_BIST_FULL_MASK_WORD_2r 9843
#define DRCH_BIST_FULL_MASK_WORD_3r 9844
#define DRCH_BIST_FULL_MASK_WORD_4r 9845
#define DRCH_BIST_FULL_MASK_WORD_5r 9846
#define DRCH_BIST_FULL_MASK_WORD_6r 9847
#define DRCH_BIST_FULL_MASK_WORD_7r 9848
#define DRCH_BIST_GLOBAL_ERROR_COUNTERr 9849
#define DRCH_BIST_LAST_ADDR_ERRr 9850
#define DRCH_BIST_LAST_DATA_ERRr 9851
#define DRCH_BIST_NUMBER_OF_ACTIONSr 9852
#define DRCH_BIST_PATTERN_WORD_0r 9853
#define DRCH_BIST_PATTERN_WORD_1r 9854
#define DRCH_BIST_PATTERN_WORD_2r 9855
#define DRCH_BIST_PATTERN_WORD_3r 9856
#define DRCH_BIST_PATTERN_WORD_4r 9857
#define DRCH_BIST_PATTERN_WORD_5r 9858
#define DRCH_BIST_PATTERN_WORD_6r 9859
#define DRCH_BIST_PATTERN_WORD_7r 9860
#define DRCH_BIST_RATE_LIMITERr 9861
#define DRCH_BIST_SINGLE_BIT_MASKr 9862
#define DRCH_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9863
#define DRCH_BIST_START_ADDRESSr 9864
#define DRCH_BIST_STATUSESr 9865
#define DRCH_CALIBRATION_SEQUENCE_ADDRESSr 9866
#define DRCH_CALIB_BIST_ERROR_OCCURREDr 9867
#define DRCH_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9868
#define DRCH_CLAM_SHELLr 9869
#define DRCH_CPU_COMMANDSr 9870
#define DRCH_DATA_LOCKr 9871
#define DRCH_DATA_LOCK_TIMEOUT_PRDr 9872
#define DRCH_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9873
#define DRCH_DDR_CONTROLLER_TRIGGERSr 9874
#define DRCH_DDR_EXTENDED_MODE_REGISTER_1r 9875
#define DRCH_DDR_EXTENDED_MODE_REGISTER_2r 9876
#define DRCH_DDR_EXTENDED_MODE_REGISTER_3r 9877
#define DRCH_DDR_MODE_REGISTER_1r 9878
#define DRCH_DDR_MODE_REGISTER_2r 9879
#define DRCH_DPI_POWERr 9880
#define DRCH_DPI_STATUSr 9881
#define DRCH_DPI_STAT_CNTRLr 9882
#define DRCH_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9883
#define DRCH_DRAM_INIT_FINISHEDr 9884
#define DRCH_DRAM_SETr 9885
#define DRCH_DRAM_TIME_PARAMSr 9886
#define DRCH_EXTENDED_MODE_WR_2_REGISTERr 9887
#define DRCH_GENERAL_CONFIGURATIONSr 9888
#define DRCH_GLUE_LOGIC_REGISTERr 9889
#define DRCH_INIT_SEQUENCE_REGISTERr 9890
#define DRCH_INTERRUPT_MASK_REGISTERr 9891
#define DRCH_INTERRUPT_REGISTERr 9892
#define DRCH_INTERRUPT_REGISTER_TESTr 9893
#define DRCH_INTIAL_CALIB_USE_MPRr 9894
#define DRCH_LOOPBACK_CONFIGr 9895
#define DRCH_LOOPBACK_CONTROLr 9896
#define DRCH_LOOPBACK_ERROR_OCCURREDr 9897
#define DRCH_LOOPBACK_FULL_ERR_CNTr 9898
#define DRCH_LOOPBACK_MASK_WORDr 9899
#define DRCH_LOOPBACK_PATTERN_WORDr 9900
#define DRCH_ODT_CONFIGURATION_REGISTERr 9901
#define DRCH_PHY_CALIBRATIONr 9902
#define DRCH_PHY_CALIB_FINISHEDr 9903
#define DRCH_RBUS_ADDRr 9904
#define DRCH_RBUS_RDATAr 9905
#define DRCH_RBUS_RD_RESULTr 9906
#define DRCH_RBUS_WDATAr 9907
#define DRCH_REG_0085r 9908
#define DRCH_REG_90r 9909
#define DRCH_REG_0091r 9910
#define DRCH_REG_0092r 9911
#define DRCH_REG_0209r 9912
#define DRCH_REG_0210r 9913
#define DRCH_REG_0211r 9914
#define DRCH_REG_0212r 9915
#define DRCH_REG_0242r 9916
#define DRCH_REG_0243r 9917
#define DRCH_REG_00B0r 9918
#define DRCH_REG_00B1r 9919
#define DRCH_REG_00B2r 9920
#define DRCH_REG_00B3r 9921
#define DRCH_REG_00B4r 9922
#define DRCH_REG_00B5r 9923
#define DRCH_REG_00B6r 9924
#define DRCH_REG_00B7r 9925
#define DRCH_REG_020Ar 9926
#define DRCH_REG_020Br 9927
#define DRCH_REG_020Cr 9928
#define DRCH_REG_020Dr 9929
#define DRCH_REG_020Er 9930
#define DRCH_REG_020Fr 9931
#define DRCH_REG_021Cr 9932
#define DRCH_SBUS_BROADCAST_IDr 9933
#define DRCH_SBUS_LAST_IN_CHAINr 9934
#define DRCH_SPARE_REGISTERr 9935
#define DRCH_SPARE_REGISTER_3r 9936
#define DRCH_VDL_CNTRLr 9937
#define DRCH_WRITE_READ_RATESr 9938
#define DRC_GENERALCONFIGURATIONSr 9939
#define DROPPRECEDENCEMAPPCPr 9940
#define DROP_AGGr 9941
#define DROP_BYTE_CNTr 9942
#define DROP_BYTE_CNT_INGr 9943
#define DROP_BYTE_CNT_ING_64r 9944
#define DROP_CBPr 9945
#define DROP_CBP_64r 9946
#define DROP_CONTROL_0r 9947
#define DROP_ICV_FAILED_PKTSr 9948
#define DROP_MACSEC_ERROR_PKTSr 9949
#define DROP_PKT_CNTr 9950
#define DROP_PKT_CNT_INGr 9951
#define DROP_PKT_CNT_OVQr 9952
#define DROP_PKT_CNT_REDr 9953
#define DROP_PKT_CNT_RQE_BYTE_64r 9954
#define DROP_PKT_CNT_RQE_PKTr 9955
#define DROP_PKT_CNT_RQE_REDr 9956
#define DROP_PKT_CNT_RQE_YELr 9957
#define DROP_PKT_CNT_YELr 9958
#define DROP_UNCONTROLLED_PORT_ONLY_PKTSr 9959
#define DSCP_CONTROLr 9960
#define DSCP_DBGCTRLr 9961
#define DSCP_TABLE_PARITY_CONTROLr 9962
#define DSCP_TABLE_PARITY_STATUSr 9963
#define DSCP_TABLE_PARITY_STATUS_INTRr 9964
#define DSCP_TABLE_PARITY_STATUS_NACKr 9965
#define DSPENGINECONFIGURATION0r 9966
#define DSPENGINECONFIGURATION1r 9967
#define DSPEVENTTABLEr 9968
#define DSPHEADER0r 9969
#define DSPHEADER1r 9970
#define DVCFCTH_0r 9971
#define DVCFCTH_1r 9972
#define DVS_CREDIT_COUNTERr 9973
#define DVS_CREDIT_COUNTER_CONFIGURATION_REGISTERr 9974
#define DVS_FC_AND_RCI_COUNTERS_CONFIGURATION_REGISTERr 9975
#define DVS_FLOW_CONTROL_COUNTERr 9976
#define DVS_LINK_STATUSr 9977
#define DVS_RCI_COUNTERr 9978
#define DYNAMIC_PORT_RECFG_VECTOR_CFG_31_00r 9979
#define DYNAMIC_PORT_RECFG_VECTOR_CFG_41_32r 9980
#define DYNCELLCOUNTr 9981
#define DYNCELLLIMITr 9982
#define DYNPKTCNTPORTr 9983
#define DYNRESETLIMPORTr 9984
#define DYNXQCNTPORTr 9985
#define E2ECC_HOL_ENr 9986
#define E2ECC_HOL_PBMr 9987
#define E2ECC_MAX_TX_TIMERr 9988
#define E2ECC_MIN_TX_TIMERr 9989
#define E2ECC_PORT_MAPPINGr 9990
#define E2ECC_PORT_MAPPING_CONFIGr 9991
#define E2ECC_TX_ENABLE_BMPr 9992
#define E2ECC_TX_MODEr 9993
#define E2ECC_TX_PORTS_NUMr 9994
#define E2ECONFIGr 9995
#define E2EFCEMA_CNT_DISC_LIMITr 9996
#define E2EFCEMA_CNT_RESET_LIMITr 9997
#define E2EFCEMA_CNT_SET_LIMITr 9998
#define E2EFCEMA_CNT_VALr 9999
#define E2EFCEMA_TX_RMT_DISC0r 10000
#define E2EFCEMA_TX_RMT_DISC1r 10001
#define E2EFCEMA_TX_RMT_IBP0r 10002
#define E2EFCEMA_TX_RMT_IBP1r 10003
#define E2EFCEXT_CNT_DISC_LIMITr 10004
#define E2EFCEXT_CNT_RESET_LIMITr 10005
#define E2EFCEXT_CNT_SET_LIMITr 10006
#define E2EFCEXT_CNT_VALr 10007
#define E2EFCEXT_TX_RMT_DISC0r 10008
#define E2EFCEXT_TX_RMT_DISC1r 10009
#define E2EFCEXT_TX_RMT_IBP0r 10010
#define E2EFCEXT_TX_RMT_IBP1r 10011
#define E2EFCINT_CNT_DISC_LIMITr 10012
#define E2EFCINT_CNT_RESET_LIMITr 10013
#define E2EFCINT_CNT_SET_LIMITr 10014
#define E2EFCINT_CNT_VALr 10015
#define E2EFCINT_TX_RMT_DISC0r 10016
#define E2EFCINT_TX_RMT_DISC1r 10017
#define E2EFCINT_TX_RMT_IBP0r 10018
#define E2EFCINT_TX_RMT_IBP1r 10019
#define E2EFCQEN_CNT_DISC_LIMITr 10020
#define E2EFCQEN_CNT_RESET_LIMITr 10021
#define E2EFCQEN_CNT_SET_LIMITr 10022
#define E2EFCQEN_CNT_VALr 10023
#define E2EFCQEN_TX_RMT_DISC0r 10024
#define E2EFCQEN_TX_RMT_DISC1r 10025
#define E2EFCQEN_TX_RMT_IBP0r 10026
#define E2EFCQEN_TX_RMT_IBP1r 10027
#define E2EFCRQE_CNT_DISC_LIMITr 10028
#define E2EFCRQE_CNT_RESET_LIMITr 10029
#define E2EFCRQE_CNT_SET_LIMITr 10030
#define E2EFCRQE_CNT_VALr 10031
#define E2EFCRQE_TX_RMT_DISC0r 10032
#define E2EFCRQE_TX_RMT_DISC1r 10033
#define E2EFCRQE_TX_RMT_IBP0r 10034
#define E2EFCRQE_TX_RMT_IBP1r 10035
#define E2EFC_CNT_ATTRr 10036
#define E2EFC_CNT_DISC_LIMITr 10037
#define E2EFC_CNT_RESET_LIMITr 10038
#define E2EFC_CNT_SET_LIMITr 10039
#define E2EFC_CNT_VALr 10040
#define E2EFC_CONFIGr 10041
#define E2EFC_HG_MAX_TX_TIMERr 10042
#define E2EFC_HG_MIN_TX_TIMERr 10043
#define E2EFC_IBP_ENr 10044
#define E2EFC_IBP_HG_RMODr 10045
#define E2EFC_MAX_TX_TIMERr 10046
#define E2EFC_MIN_TX_TIMERr 10047
#define E2EFC_PARITYERRORPTRr 10048
#define E2EFC_PORT_MAPPINGr 10049
#define E2EFC_PORT_MAPPING_CONFIGr 10050
#define E2EFC_RMOD_CFGr 10051
#define E2EFC_RX_RMODIDr 10052
#define E2EFC_RX_RMODID_0r 10053
#define E2EFC_RX_RMODID_1r 10054
#define E2EFC_RX_RMODID_64r 10055
#define E2EFC_RX_RMT_IBP0r 10056
#define E2EFC_RX_RMT_IBP1r 10057
#define E2EFC_RX_RMT_TIMEOUTr 10058
#define E2EFC_TX_RMODIDr 10059
#define E2EFC_TX_RMODID_0r 10060
#define E2EFC_TX_RMODID_1r 10061
#define E2EFC_TX_RMODID_64r 10062
#define E2EFC_TX_RMT_DISC0r 10063
#define E2EFC_TX_RMT_DISC1r 10064
#define E2EFC_TX_RMT_IBP0r 10065
#define E2EFC_TX_RMT_IBP1r 10066
#define E2EIBPBKPSTATUSr 10067
#define E2EIBPCELLCOUNTr 10068
#define E2EIBPCELLSETLIMITr 10069
#define E2EIBPDISCARDSETLIMITr 10070
#define E2EIBPDISCSTATUSr 10071
#define E2EIBPPKTCOUNTr 10072
#define E2EIBPPKTSETLIMITr 10073
#define E2E_CONTROL_FIELDr 10074
#define E2E_DROP_COUNTr 10075
#define E2E_DROP_COUNT_Xr 10076
#define E2E_DROP_COUNT_Yr 10077
#define E2E_HOL_ENr 10078
#define E2E_HOL_PBMr 10079
#define E2E_HOL_RX_DA_LSr 10080
#define E2E_HOL_RX_DA_MSr 10081
#define E2E_HOL_RX_LENGTH_TYPEr 10082
#define E2E_HOL_RX_OPCODEr 10083
#define E2E_HOL_STATUS0_ECC_STATUSr 10084
#define E2E_HOL_STATUS1_ECC_STATUSr 10085
#define E2E_HOL_STATUS2_ECC_STATUSr 10086
#define E2E_HOL_STATUS3_ECC_STATUSr 10087
#define E2E_HOL_STATUS_1_PARITY_CONTROLr 10088
#define E2E_HOL_STATUS_1_PARITY_STATUS_INTRr 10089
#define E2E_HOL_STATUS_1_PARITY_STATUS_NACKr 10090
#define E2E_HOL_STATUS_PARITY_CONTROLr 10091
#define E2E_HOL_STATUS_PARITY_STATUS_INTRr 10092
#define E2E_HOL_STATUS_PARITY_STATUS_NACKr 10093
#define E2E_HOL_XBMr 10094
#define E2E_IBP_RX_DA_LSr 10095
#define E2E_IBP_RX_DA_MSr 10096
#define E2E_IBP_RX_LENGTH_TYPEr 10097
#define E2E_IBP_RX_OPCODEr 10098
#define E2E_MAX_TX_TIMERr 10099
#define E2E_MIN_TX_TIMERr 10100
#define E2E_YELLOW_OFFSET_TABLEr 10101
#define EAVBUCKETCONFIG_EXTr 10102
#define EAV_ENABLE_BMAPr 10103
#define EAV_MAXBUCKET_64r 10104
#define EAV_MAXBUCKET_24Qr 10105
#define EAV_MINBUCKET_64r 10106
#define EAV_MINBUCKET_24Qr 10107
#define EB_AGING_DFT_CNTr 10108
#define EB_AGING_MASK0r 10109
#define EB_AGING_MASK1r 10110
#define EB_AGING_MASK2r 10111
#define EB_AGING_MASK3r 10112
#define EB_AGING_MASK4r 10113
#define EB_AGING_MASK5r 10114
#define EB_AGING_MASK6r 10115
#define EB_AGING_MASK7r 10116
#define EB_AGING_MASK8r 10117
#define EB_AGING_MASK9r 10118
#define EB_AGING_MASK10r 10119
#define EB_AGING_MASK11r 10120
#define EB_AGING_MASK12r 10121
#define EB_AGING_MASK13r 10122
#define EB_AGING_MASK14r 10123
#define EB_AGING_MASK15r 10124
#define EB_AGING_MASK16r 10125
#define EB_CCP_ECC_STATUSr 10126
#define EB_CELL_DATA_ECC_STATUSr 10127
#define EB_CELL_HDR_ECC_STATUSr 10128
#define EB_CFAP_CONFIGr 10129
#define EB_CFAP_ECC_STATUSr 10130
#define EB_CFAP_RD_PTRr 10131
#define EB_CONFIGr 10132
#define EB_CTR_PARITY_STATUSr 10133
#define EB_ECCP_DEBUG0r 10134
#define EB_ECCP_DEBUG1r 10135
#define EB_ERRORr 10136
#define EB_ERROR_MASKr 10137
#define EB_EXP_PARITY_STATUSr 10138
#define EB_SW_AGINGr 10139
#define EB_TRACE_IF_CAPT_0r 10140
#define EB_TRACE_IF_CONTROLr 10141
#define EB_TRACE_IF_COUNTERr 10142
#define EB_TRACE_IF_FIELD_MASK0r 10143
#define EB_TRACE_IF_FIELD_MASK1r 10144
#define EB_TRACE_IF_FIELD_MASK2r 10145
#define EB_TRACE_IF_FIELD_MASK3r 10146
#define EB_TRACE_IF_FIELD_MASK4r 10147
#define EB_TRACE_IF_FIELD_MASK5r 10148
#define EB_TRACE_IF_FIELD_MASK6r 10149
#define EB_TRACE_IF_FIELD_MASK7r 10150
#define EB_TRACE_IF_FIELD_VALUE0r 10151
#define EB_TRACE_IF_FIELD_VALUE1r 10152
#define EB_TRACE_IF_FIELD_VALUE2r 10153
#define EB_TRACE_IF_FIELD_VALUE3r 10154
#define EB_TRACE_IF_FIELD_VALUE4r 10155
#define EB_TRACE_IF_FIELD_VALUE5r 10156
#define EB_TRACE_IF_FIELD_VALUE6r 10157
#define EB_TRACE_IF_FIELD_VALUE7r 10158
#define EB_TRACE_IF_STATUSr 10159
#define EB_TRACE_IF_STATUS_MASKr 10160
#define ECCP_1B_ERR_INT_CTRr 10161
#define ECCP_1B_ERR_INT_STATr 10162
#define ECC_ADDR0r 10163
#define ECC_ADDR1r 10164
#define ECC_ADDR2r 10165
#define ECC_ADDR3r 10166
#define ECC_ADDR4r 10167
#define ECC_ADDR5r 10168
#define ECC_ADDR6r 10169
#define ECC_ADDR7r 10170
#define ECC_ADDR8r 10171
#define ECC_ADDR9r 10172
#define ECC_ADDR10r 10173
#define ECC_ADDR11r 10174
#define ECC_ADDR12r 10175
#define ECC_ADDR13r 10176
#define ECC_ADDR14r 10177
#define ECC_ADDR15r 10178
#define ECC_ADDR16r 10179
#define ECC_ADDR17r 10180
#define ECC_ADDR18r 10181
#define ECC_ADDR19r 10182
#define ECC_ADDR20r 10183
#define ECC_ADDR21r 10184
#define ECC_ADDR22r 10185
#define ECC_ADDR23r 10186
#define ECC_ADDR24r 10187
#define ECC_ADDR25r 10188
#define ECC_ADDR26r 10189
#define ECC_ADDR27r 10190
#define ECC_ADDR28r 10191
#define ECC_ADDR29r 10192
#define ECC_ADDR30r 10193
#define ECC_ADDR31r 10194
#define ECC_ADDR32r 10195
#define ECC_ADDR33r 10196
#define ECC_ADDR34r 10197
#define ECC_ADDR35r 10198
#define ECC_ADDR36r 10199
#define ECC_CONFIG0r 10200
#define ECC_CONFIG1r 10201
#define ECC_CONFIG2r 10202
#define ECC_CONFIG3r 10203
#define ECC_CONFIG4r 10204
#define ECC_CONFIG5r 10205
#define ECC_CONFIG6r 10206
#define ECC_CONFIG7r 10207
#define ECC_CONFIG8r 10208
#define ECC_CONFIG9r 10209
#define ECC_CONFIG10r 10210
#define ECC_CONFIG11r 10211
#define ECC_CONFIG12r 10212
#define ECC_CONFIG13r 10213
#define ECC_CONFIG14r 10214
#define ECC_CONFIG15r 10215
#define ECC_CONFIG16r 10216
#define ECC_CONFIG17r 10217
#define ECC_CONFIG18r 10218
#define ECC_CONFIG19r 10219
#define ECC_CONFIG20r 10220
#define ECC_CONFIG21r 10221
#define ECC_CONFIG22r 10222
#define ECC_CONFIG23r 10223
#define ECC_CONFIG24r 10224
#define ECC_CONFIG25r 10225
#define ECC_CONFIG26r 10226
#define ECC_CONFIG27r 10227
#define ECC_CONFIG28r 10228
#define ECC_CONFIG29r 10229
#define ECC_CONFIG30r 10230
#define ECC_CONFIG31r 10231
#define ECC_CONFIG32r 10232
#define ECC_CONFIG33r 10233
#define ECC_CONFIG34r 10234
#define ECC_CONFIG35r 10235
#define ECC_CONFIG36r 10236
#define ECC_DATA1r 10237
#define ECC_DATA12r 10238
#define ECC_DATA13r 10239
#define ECC_DATA14r 10240
#define ECC_DATA20r 10241
#define ECC_DATA24r 10242
#define ECC_DATA27r 10243
#define ECC_DATA28r 10244
#define ECC_DATA29r 10245
#define ECC_DATA30r 10246
#define ECC_DATA31r 10247
#define ECC_DATA33r 10248
#define ECC_DEBUG0r 10249
#define ECC_DEBUG1r 10250
#define ECC_ERROR0r 10251
#define ECC_ERROR1r 10252
#define ECC_ERROR2r 10253
#define ECC_ERROR3r 10254
#define ECC_ERROR4r 10255
#define ECC_ERROR0_MASKr 10256
#define ECC_ERROR1_MASKr 10257
#define ECC_ERROR2_MASKr 10258
#define ECC_ERROR3_MASKr 10259
#define ECC_ERROR4_MASKr 10260
#define ECC_ERROR_SINGLE_BIT_ERROR_CNTr 10261
#define ECC_ERR_PTR_CTR_EXTr 10262
#define ECC_ERR_PTR_CTR_INTr 10263
#define ECC_ERR_PTR_EXP_EXTr 10264
#define ECC_ERR_PTR_EXP_INTr 10265
#define ECC_ERR_PTR_LMT_EXTr 10266
#define ECC_ERR_PTR_LMT_INTr 10267
#define ECC_SINGLE_BIT_ERRORSr 10268
#define ECHCTL_CHID_0r 10269
#define ECHCTL_CHID_1r 10270
#define ECHCTL_CHID_2r 10271
#define ECHCTL_CHID_3r 10272
#define ECHCTL_CHID_4r 10273
#define ECHCTL_CHID_5r 10274
#define ECHCTL_CHID_6r 10275
#define ECHCTL_CHID_7r 10276
#define ECHCTL_CHID_8r 10277
#define ECHCTL_CHID_9r 10278
#define ECHCTL_CHID_10r 10279
#define ECHCTL_CHID_11r 10280
#define ECHCTL_CHID_12r 10281
#define ECHCTL_CHID_13r 10282
#define ECHCTL_CHID_14r 10283
#define ECHCTL_CHID_15r 10284
#define ECHCTL_CHID_16r 10285
#define ECHCTL_CHID_17r 10286
#define ECHCTL_CHID_18r 10287
#define ECHCTL_CHID_19r 10288
#define ECHCTL_CHID_20r 10289
#define ECHCTL_CHID_21r 10290
#define ECHCTL_CHID_22r 10291
#define ECHCTL_CHID_23r 10292
#define ECHCTL_CHID_24r 10293
#define ECHCTL_CHID_25r 10294
#define ECHCTL_CHID_26r 10295
#define ECHCTL_CHID_27r 10296
#define ECHCTL_CHID_28r 10297
#define ECHCTL_CHID_29r 10298
#define ECHCTL_CHID_30r 10299
#define ECHCTL_CHID_31r 10300
#define ECHCTL_CHID_32r 10301
#define ECHCTL_CHID_33r 10302
#define ECHCTL_CHID_34r 10303
#define ECHCTL_CHID_35r 10304
#define ECHCTL_CHID_36r 10305
#define ECHCTL_CHID_37r 10306
#define ECHCTL_CHID_38r 10307
#define ECHCTL_CHID_39r 10308
#define ECHCTL_CHID_40r 10309
#define ECHCTL_CHID_41r 10310
#define ECHCTL_CHID_42r 10311
#define ECHCTL_CHID_43r 10312
#define ECHCTL_CHID_44r 10313
#define ECHCTL_CHID_45r 10314
#define ECHCTL_CHID_46r 10315
#define ECHCTL_CHID_47r 10316
#define ECHCTL_CHID_48r 10317
#define ECHCTL_CHID_49r 10318
#define ECHCTL_CHID_50r 10319
#define ECHCTL_CHID_51r 10320
#define ECHCTL_CHID_52r 10321
#define ECHCTL_CHID_53r 10322
#define ECHCTL_CHID_54r 10323
#define ECHCTL_CHID_55r 10324
#define ECHCTL_CHID_56r 10325
#define ECHCTL_CHID_57r 10326
#define ECHCTL_CHID_58r 10327
#define ECHCTL_CHID_59r 10328
#define ECHCTL_CHID_60r 10329
#define ECHCTL_CHID_61r 10330
#define ECHCTL_CHID_62r 10331
#define ECHCTL_CHID_63r 10332
#define ECI_BLOCKS_POWER_DOWNr 10333
#define ECI_BLOCKS_SOFT_INITr 10334
#define ECI_BLOCKS_SOFT_RESETr 10335
#define ECI_BS_PLL_CONFIGr 10336
#define ECI_BS_PLL_STATUSr 10337
#define ECI_CMICM_STRAP_CONFIGr 10338
#define ECI_CORE_PLL_STATUSr 10339
#define ECI_DDR_0_PLL_CONFIGr 10340
#define ECI_DDR_0_PLL_STATUSr 10341
#define ECI_DDR_1_PLL_CONFIGr 10342
#define ECI_DDR_1_PLL_STATUSr 10343
#define ECI_DDR_2_PLL_CONFIGr 10344
#define ECI_DDR_2_PLL_STATUSr 10345
#define ECI_DDR_3_PLL_CONFIGr 10346
#define ECI_DDR_3_PLL_STATUSr 10347
#define ECI_DRC_BIST_ENABLESr 10348
#define ECI_ECC_ERR_MONITOR_MEM_MASKr 10349
#define ECI_ECI_INTERNAL_INTERRUPT_MASK_REGISTERr 10350
#define ECI_ECI_INTERNAL_INTERRUPT_REGISTERr 10351
#define ECI_ERROR_INITIATION_DATAr 10352
#define ECI_FE_1600_SOFT_INITr 10353
#define ECI_FE_1600_SOFT_RESETr 10354
#define ECI_GENERAL_CONFIGURATION_1r 10355
#define ECI_GENERAL_CONFIGURATION_2r 10356
#define ECI_GLOBALAr 10357
#define ECI_GLOBALBr 10358
#define ECI_GLOBALCr 10359
#define ECI_GLOBALDr 10360
#define ECI_GLOBALEr 10361
#define ECI_GLOBALFr 10362
#define ECI_GLOBAL_0r 10363
#define ECI_GLOBAL_1r 10364
#define ECI_GLOBAL_2r 10365
#define ECI_GLOBAL_3r 10366
#define ECI_GLOBAL_4r 10367
#define ECI_GLOBAL_5r 10368
#define ECI_GLOBAL_6r 10369
#define ECI_GLOBAL_7r 10370
#define ECI_GLOBAL_8r 10371
#define ECI_GLOBAL_9r 10372
#define ECI_GLOBAL_10r 10373
#define ECI_GLOBAL_12r 10374
#define ECI_GLOBAL_13r 10375
#define ECI_GLOBAL_14r 10376
#define ECI_GLOBAL_15r 10377
#define ECI_GLOBAL_16r 10378
#define ECI_GLOBAL_17r 10379
#define ECI_GLOBAL_18r 10380
#define ECI_GLOBAL_19r 10381
#define ECI_GLOBAL_1_Ar 10382
#define ECI_GLOBAL_1_Br 10383
#define ECI_GPIO_TS_SELr 10384
#define ECI_GTIMERCONFIGURATIONr 10385
#define ECI_GTIMERTRIGGERr 10386
#define ECI_GTIMER_CONFIGURATIONr 10387
#define ECI_GTIMER_TRIGGERr 10388
#define ECI_INDIRECT_COMMANDr 10389
#define ECI_INDIRECT_COMMAND_ADDRESSr 10390
#define ECI_INDIRECT_COMMAND_DATA_INCREMENTr 10391
#define ECI_INDIRECT_COMMAND_RD_DATAr 10392
#define ECI_INDIRECT_COMMAND_WR_DATAr 10393
#define ECI_INTERRUPT_FORCE_ECI_REGISTERr 10394
#define ECI_INTERRUPT_FORCE_REGISTERr 10395
#define ECI_INTERRUPT_MASK_REGISTERr 10396
#define ECI_INTERRUPT_REGISTERr 10397
#define ECI_LSBMIRRORDATABUSr 10398
#define ECI_MAC_INTERRUPT_MASK_REGISTERr 10399
#define ECI_MAC_INTERRUPT_REGISTERr 10400
#define ECI_MBIST_TEST_PORTSr 10401
#define ECI_MDIO_ST_CONFIGr 10402
#define ECI_MSBMIRRORDATABUSr 10403
#define ECI_PAD_CONFIGURATION_REGISTERr 10404
#define ECI_PARITY_ERR_ADDRr 10405
#define ECI_PARITY_ERR_CNTr 10406
#define ECI_PAR_ERR_INITIATEr 10407
#define ECI_POWERUP_CONFIGr 10408
#define ECI_POWER_UP_CONFIGURATIONr 10409
#define ECI_POWER_UP_MACHINEr 10410
#define ECI_POWER_UP_MACHINE_GENERALr 10411
#define ECI_PVT_MON_A_CONTROL_REGr 10412
#define ECI_PVT_MON_A_THERMAL_DATAr 10413
#define ECI_PVT_MON_B_CONTROL_REGr 10414
#define ECI_PVT_MON_B_THERMAL_DATAr 10415
#define ECI_REG_0001r 10416
#define ECI_REG_0007r 10417
#define ECI_REG_0008r 10418
#define ECI_REG_0011r 10419
#define ECI_REG_0017r 10420
#define ECI_REG_0018r 10421
#define ECI_REG_0020r 10422
#define ECI_REG_0040r 10423
#define ECI_REG_0050r 10424
#define ECI_REG_0051r 10425
#define ECI_REG_0052r 10426
#define ECI_REG_0053r 10427
#define ECI_REG_0054r 10428
#define ECI_REG_0058r 10429
#define ECI_REG_0060r 10430
#define ECI_REG_0070r 10431
#define ECI_REG_0071r 10432
#define ECI_REG_0072r 10433
#define ECI_REG_0075r 10434
#define ECI_REG_0076r 10435
#define ECI_REG_0078r 10436
#define ECI_REG_0080r 10437
#define ECI_REG_0081r 10438
#define ECI_REG_0082r 10439
#define ECI_REG_0084r 10440
#define ECI_REG_0085r 10441
#define ECI_REG_0086r 10442
#define ECI_REG_0087r 10443
#define ECI_REG_0090r 10444
#define ECI_REG_0091r 10445
#define ECI_REG_0092r 10446
#define ECI_REG_0093r 10447
#define ECI_REG_0098r 10448
#define ECI_REG_0100r 10449
#define ECI_REG_0101r 10450
#define ECI_REG_0102r 10451
#define ECI_REG_0103r 10452
#define ECI_REG_0104r 10453
#define ECI_REG_0105r 10454
#define ECI_REG_0106r 10455
#define ECI_REG_0107r 10456
#define ECI_REG_0108r 10457
#define ECI_REG_0109r 10458
#define ECI_REG_0120r 10459
#define ECI_REG_0121r 10460
#define ECI_REG_0122r 10461
#define ECI_REG_0123r 10462
#define ECI_REG_0124r 10463
#define ECI_REG_0125r 10464
#define ECI_REG_0130r 10465
#define ECI_REG_0140r 10466
#define ECI_REG_0240r 10467
#define ECI_REG_0241r 10468
#define ECI_REG_0242r 10469
#define ECI_REG_0243r 10470
#define ECI_REG_0244r 10471
#define ECI_REG_0246r 10472
#define ECI_REG_0250r 10473
#define ECI_REG_0251r 10474
#define ECI_REG_0252r 10475
#define ECI_REG_0262r 10476
#define ECI_REG_0270r 10477
#define ECI_REG_0271r 10478
#define ECI_REG_0272r 10479
#define ECI_REG_0280r 10480
#define ECI_REG_000Ar 10481
#define ECI_REG_001Fr 10482
#define ECI_REG_007Cr 10483
#define ECI_REG_00A0r 10484
#define ECI_REG_00A3r 10485
#define ECI_REG_00AAr 10486
#define ECI_REG_00AFr 10487
#define ECI_REG_00B4r 10488
#define ECI_REG_00B5r 10489
#define ECI_REG_00B6r 10490
#define ECI_REG_00B7r 10491
#define ECI_REG_00B8r 10492
#define ECI_REG_00B9r 10493
#define ECI_REG_00BAr 10494
#define ECI_REG_00BBr 10495
#define ECI_REG_00BCr 10496
#define ECI_REG_00BDr 10497
#define ECI_REG_00BEr 10498
#define ECI_REG_00BFr 10499
#define ECI_REG_00D1r 10500
#define ECI_REG_00F0r 10501
#define ECI_REG_00F1r 10502
#define ECI_REG_00F2r 10503
#define ECI_REG_00F3r 10504
#define ECI_REG_00F4r 10505
#define ECI_REG_00F5r 10506
#define ECI_REG_00F6r 10507
#define ECI_REG_00F7r 10508
#define ECI_REG_00F8r 10509
#define ECI_REG_00F9r 10510
#define ECI_REG_00FAr 10511
#define ECI_REG_00FBr 10512
#define ECI_REG_00FCr 10513
#define ECI_REG_00FDr 10514
#define ECI_REG_00FEr 10515
#define ECI_REG_00FFr 10516
#define ECI_REG_010Ar 10517
#define ECI_REG_010Br 10518
#define ECI_REG_010Cr 10519
#define ECI_REG_010Dr 10520
#define ECI_REG_010Er 10521
#define ECI_REG_010Fr 10522
#define ECI_REG_012Br 10523
#define ECI_REG_022Fr 10524
#define ECI_REG_024Br 10525
#define ECI_SBUS_BROADCAST_IDr 10526
#define ECI_SB_RSTN_AND_POWER_DOWNr 10527
#define ECI_SCRATCH_PAD_0r 10528
#define ECI_SCRATCH_PAD_1r 10529
#define ECI_SCRATCH_PAD_2r 10530
#define ECI_SCRATCH_PAD_3r 10531
#define ECI_SELECT_OUTPUT_OF_SYNCHRONOUS_ETHERNET_PADSr 10532
#define ECI_SPARE_REGISTERr 10533
#define ECI_SRD_0_PLL_CONFIGr 10534
#define ECI_SRD_0_PLL_STATUSr 10535
#define ECI_SRD_1_PLL_CONFIGr 10536
#define ECI_SRD_1_PLL_STATUSr 10537
#define ECI_TAP_CONTROLr 10538
#define ECI_TEST_REGISTERr 10539
#define ECI_TOD_COMMANDr 10540
#define ECI_TOD_COMMAND_RD_DATAr 10541
#define ECI_TOD_COMMAND_WR_DATAr 10542
#define ECI_TOD_GENERAL_CONFIGURATIONr 10543
#define ECI_TS_PLL_CONFIGr 10544
#define ECI_TS_PLL_STATUSr 10545
#define ECI_UC_PLL_STATUSr 10546
#define ECI_VERSION_REGISTERr 10547
#define ECI_WCMEM_ADDRr 10548
#define ECMAP0_CID_0r 10549
#define ECMAP0_CID_1r 10550
#define ECMAP0_CID_2r 10551
#define ECMAP0_CID_3r 10552
#define ECMAP0_CID_4r 10553
#define ECMAP0_CID_5r 10554
#define ECMAP0_CID_6r 10555
#define ECMAP0_CID_7r 10556
#define ECMAP0_CID_8r 10557
#define ECMAP0_CID_9r 10558
#define ECMAP0_CID_10r 10559
#define ECMAP0_CID_11r 10560
#define ECMAP0_CID_12r 10561
#define ECMAP0_CID_13r 10562
#define ECMAP0_CID_14r 10563
#define ECMAP0_CID_15r 10564
#define ECMAP10_CID_0r 10565
#define ECMAP10_CID_1r 10566
#define ECMAP10_CID_2r 10567
#define ECMAP10_CID_3r 10568
#define ECMAP10_CID_4r 10569
#define ECMAP10_CID_5r 10570
#define ECMAP10_CID_6r 10571
#define ECMAP10_CID_7r 10572
#define ECMAP10_CID_8r 10573
#define ECMAP10_CID_9r 10574
#define ECMAP10_CID_10r 10575
#define ECMAP10_CID_11r 10576
#define ECMAP10_CID_12r 10577
#define ECMAP10_CID_13r 10578
#define ECMAP10_CID_14r 10579
#define ECMAP10_CID_15r 10580
#define ECMAP11_CID_0r 10581
#define ECMAP11_CID_1r 10582
#define ECMAP11_CID_2r 10583
#define ECMAP11_CID_3r 10584
#define ECMAP11_CID_4r 10585
#define ECMAP11_CID_5r 10586
#define ECMAP11_CID_6r 10587
#define ECMAP11_CID_7r 10588
#define ECMAP11_CID_8r 10589
#define ECMAP11_CID_9r 10590
#define ECMAP11_CID_10r 10591
#define ECMAP11_CID_11r 10592
#define ECMAP11_CID_12r 10593
#define ECMAP11_CID_13r 10594
#define ECMAP11_CID_14r 10595
#define ECMAP11_CID_15r 10596
#define ECMAP12_CID_0r 10597
#define ECMAP12_CID_1r 10598
#define ECMAP12_CID_2r 10599
#define ECMAP12_CID_3r 10600
#define ECMAP12_CID_4r 10601
#define ECMAP12_CID_5r 10602
#define ECMAP12_CID_6r 10603
#define ECMAP12_CID_7r 10604
#define ECMAP12_CID_8r 10605
#define ECMAP12_CID_9r 10606
#define ECMAP12_CID_10r 10607
#define ECMAP12_CID_11r 10608
#define ECMAP12_CID_12r 10609
#define ECMAP12_CID_13r 10610
#define ECMAP12_CID_14r 10611
#define ECMAP12_CID_15r 10612
#define ECMAP13_CID_0r 10613
#define ECMAP13_CID_1r 10614
#define ECMAP13_CID_2r 10615
#define ECMAP13_CID_3r 10616
#define ECMAP13_CID_4r 10617
#define ECMAP13_CID_5r 10618
#define ECMAP13_CID_6r 10619
#define ECMAP13_CID_7r 10620
#define ECMAP13_CID_8r 10621
#define ECMAP13_CID_9r 10622
#define ECMAP13_CID_10r 10623
#define ECMAP13_CID_11r 10624
#define ECMAP13_CID_12r 10625
#define ECMAP13_CID_13r 10626
#define ECMAP13_CID_14r 10627
#define ECMAP13_CID_15r 10628
#define ECMAP14_CID_0r 10629
#define ECMAP14_CID_1r 10630
#define ECMAP14_CID_2r 10631
#define ECMAP14_CID_3r 10632
#define ECMAP14_CID_4r 10633
#define ECMAP14_CID_5r 10634
#define ECMAP14_CID_6r 10635
#define ECMAP14_CID_7r 10636
#define ECMAP14_CID_8r 10637
#define ECMAP14_CID_9r 10638
#define ECMAP14_CID_10r 10639
#define ECMAP14_CID_11r 10640
#define ECMAP14_CID_12r 10641
#define ECMAP14_CID_13r 10642
#define ECMAP14_CID_14r 10643
#define ECMAP14_CID_15r 10644
#define ECMAP15_CID_0r 10645
#define ECMAP15_CID_1r 10646
#define ECMAP15_CID_2r 10647
#define ECMAP15_CID_3r 10648
#define ECMAP15_CID_4r 10649
#define ECMAP15_CID_5r 10650
#define ECMAP15_CID_6r 10651
#define ECMAP15_CID_7r 10652
#define ECMAP15_CID_8r 10653
#define ECMAP15_CID_9r 10654
#define ECMAP15_CID_10r 10655
#define ECMAP15_CID_11r 10656
#define ECMAP15_CID_12r 10657
#define ECMAP15_CID_13r 10658
#define ECMAP15_CID_14r 10659
#define ECMAP15_CID_15r 10660
#define ECMAP16_CID_0r 10661
#define ECMAP16_CID_1r 10662
#define ECMAP16_CID_2r 10663
#define ECMAP16_CID_3r 10664
#define ECMAP16_CID_4r 10665
#define ECMAP16_CID_5r 10666
#define ECMAP16_CID_6r 10667
#define ECMAP16_CID_7r 10668
#define ECMAP16_CID_8r 10669
#define ECMAP16_CID_9r 10670
#define ECMAP16_CID_10r 10671
#define ECMAP16_CID_11r 10672
#define ECMAP16_CID_12r 10673
#define ECMAP16_CID_13r 10674
#define ECMAP16_CID_14r 10675
#define ECMAP16_CID_15r 10676
#define ECMAP17_CID_0r 10677
#define ECMAP17_CID_1r 10678
#define ECMAP17_CID_2r 10679
#define ECMAP17_CID_3r 10680
#define ECMAP17_CID_4r 10681
#define ECMAP17_CID_5r 10682
#define ECMAP17_CID_6r 10683
#define ECMAP17_CID_7r 10684
#define ECMAP17_CID_8r 10685
#define ECMAP17_CID_9r 10686
#define ECMAP17_CID_10r 10687
#define ECMAP17_CID_11r 10688
#define ECMAP17_CID_12r 10689
#define ECMAP17_CID_13r 10690
#define ECMAP17_CID_14r 10691
#define ECMAP17_CID_15r 10692
#define ECMAP18_CID_0r 10693
#define ECMAP18_CID_1r 10694
#define ECMAP18_CID_2r 10695
#define ECMAP18_CID_3r 10696
#define ECMAP18_CID_4r 10697
#define ECMAP18_CID_5r 10698
#define ECMAP18_CID_6r 10699
#define ECMAP18_CID_7r 10700
#define ECMAP18_CID_8r 10701
#define ECMAP18_CID_9r 10702
#define ECMAP18_CID_10r 10703
#define ECMAP18_CID_11r 10704
#define ECMAP18_CID_12r 10705
#define ECMAP18_CID_13r 10706
#define ECMAP18_CID_14r 10707
#define ECMAP18_CID_15r 10708
#define ECMAP19_CID_0r 10709
#define ECMAP19_CID_1r 10710
#define ECMAP19_CID_2r 10711
#define ECMAP19_CID_3r 10712
#define ECMAP19_CID_4r 10713
#define ECMAP19_CID_5r 10714
#define ECMAP19_CID_6r 10715
#define ECMAP19_CID_7r 10716
#define ECMAP19_CID_8r 10717
#define ECMAP19_CID_9r 10718
#define ECMAP19_CID_10r 10719
#define ECMAP19_CID_11r 10720
#define ECMAP19_CID_12r 10721
#define ECMAP19_CID_13r 10722
#define ECMAP19_CID_14r 10723
#define ECMAP19_CID_15r 10724
#define ECMAP1_CID_0r 10725
#define ECMAP1_CID_1r 10726
#define ECMAP1_CID_2r 10727
#define ECMAP1_CID_3r 10728
#define ECMAP1_CID_4r 10729
#define ECMAP1_CID_5r 10730
#define ECMAP1_CID_6r 10731
#define ECMAP1_CID_7r 10732
#define ECMAP1_CID_8r 10733
#define ECMAP1_CID_9r 10734
#define ECMAP1_CID_10r 10735
#define ECMAP1_CID_11r 10736
#define ECMAP1_CID_12r 10737
#define ECMAP1_CID_13r 10738
#define ECMAP1_CID_14r 10739
#define ECMAP1_CID_15r 10740
#define ECMAP20_CID_0r 10741
#define ECMAP20_CID_1r 10742
#define ECMAP20_CID_2r 10743
#define ECMAP20_CID_3r 10744
#define ECMAP20_CID_4r 10745
#define ECMAP20_CID_5r 10746
#define ECMAP20_CID_6r 10747
#define ECMAP20_CID_7r 10748
#define ECMAP20_CID_8r 10749
#define ECMAP20_CID_9r 10750
#define ECMAP20_CID_10r 10751
#define ECMAP20_CID_11r 10752
#define ECMAP20_CID_12r 10753
#define ECMAP20_CID_13r 10754
#define ECMAP20_CID_14r 10755
#define ECMAP20_CID_15r 10756
#define ECMAP21_CID_0r 10757
#define ECMAP21_CID_1r 10758
#define ECMAP21_CID_2r 10759
#define ECMAP21_CID_3r 10760
#define ECMAP21_CID_4r 10761
#define ECMAP21_CID_5r 10762
#define ECMAP21_CID_6r 10763
#define ECMAP21_CID_7r 10764
#define ECMAP21_CID_8r 10765
#define ECMAP21_CID_9r 10766
#define ECMAP21_CID_10r 10767
#define ECMAP21_CID_11r 10768
#define ECMAP21_CID_12r 10769
#define ECMAP21_CID_13r 10770
#define ECMAP21_CID_14r 10771
#define ECMAP21_CID_15r 10772
#define ECMAP22_CID_0r 10773
#define ECMAP22_CID_1r 10774
#define ECMAP22_CID_2r 10775
#define ECMAP22_CID_3r 10776
#define ECMAP22_CID_4r 10777
#define ECMAP22_CID_5r 10778
#define ECMAP22_CID_6r 10779
#define ECMAP22_CID_7r 10780
#define ECMAP22_CID_8r 10781
#define ECMAP22_CID_9r 10782
#define ECMAP22_CID_10r 10783
#define ECMAP22_CID_11r 10784
#define ECMAP22_CID_12r 10785
#define ECMAP22_CID_13r 10786
#define ECMAP22_CID_14r 10787
#define ECMAP22_CID_15r 10788
#define ECMAP23_CID_0r 10789
#define ECMAP23_CID_1r 10790
#define ECMAP23_CID_2r 10791
#define ECMAP23_CID_3r 10792
#define ECMAP23_CID_4r 10793
#define ECMAP23_CID_5r 10794
#define ECMAP23_CID_6r 10795
#define ECMAP23_CID_7r 10796
#define ECMAP23_CID_8r 10797
#define ECMAP23_CID_9r 10798
#define ECMAP23_CID_10r 10799
#define ECMAP23_CID_11r 10800
#define ECMAP23_CID_12r 10801
#define ECMAP23_CID_13r 10802
#define ECMAP23_CID_14r 10803
#define ECMAP23_CID_15r 10804
#define ECMAP24_CID_0r 10805
#define ECMAP24_CID_1r 10806
#define ECMAP24_CID_2r 10807
#define ECMAP24_CID_3r 10808
#define ECMAP24_CID_4r 10809
#define ECMAP24_CID_5r 10810
#define ECMAP24_CID_6r 10811
#define ECMAP24_CID_7r 10812
#define ECMAP24_CID_8r 10813
#define ECMAP24_CID_9r 10814
#define ECMAP24_CID_10r 10815
#define ECMAP24_CID_11r 10816
#define ECMAP24_CID_12r 10817
#define ECMAP24_CID_13r 10818
#define ECMAP24_CID_14r 10819
#define ECMAP24_CID_15r 10820
#define ECMAP25_CID_0r 10821
#define ECMAP25_CID_1r 10822
#define ECMAP25_CID_2r 10823
#define ECMAP25_CID_3r 10824
#define ECMAP25_CID_4r 10825
#define ECMAP25_CID_5r 10826
#define ECMAP25_CID_6r 10827
#define ECMAP25_CID_7r 10828
#define ECMAP25_CID_8r 10829
#define ECMAP25_CID_9r 10830
#define ECMAP25_CID_10r 10831
#define ECMAP25_CID_11r 10832
#define ECMAP25_CID_12r 10833
#define ECMAP25_CID_13r 10834
#define ECMAP25_CID_14r 10835
#define ECMAP25_CID_15r 10836
#define ECMAP26_CID_0r 10837
#define ECMAP26_CID_1r 10838
#define ECMAP26_CID_2r 10839
#define ECMAP26_CID_3r 10840
#define ECMAP26_CID_4r 10841
#define ECMAP26_CID_5r 10842
#define ECMAP26_CID_6r 10843
#define ECMAP26_CID_7r 10844
#define ECMAP26_CID_8r 10845
#define ECMAP26_CID_9r 10846
#define ECMAP26_CID_10r 10847
#define ECMAP26_CID_11r 10848
#define ECMAP26_CID_12r 10849
#define ECMAP26_CID_13r 10850
#define ECMAP26_CID_14r 10851
#define ECMAP26_CID_15r 10852
#define ECMAP27_CID_0r 10853
#define ECMAP27_CID_1r 10854
#define ECMAP27_CID_2r 10855
#define ECMAP27_CID_3r 10856
#define ECMAP27_CID_4r 10857
#define ECMAP27_CID_5r 10858
#define ECMAP27_CID_6r 10859
#define ECMAP27_CID_7r 10860
#define ECMAP27_CID_8r 10861
#define ECMAP27_CID_9r 10862
#define ECMAP27_CID_10r 10863
#define ECMAP27_CID_11r 10864
#define ECMAP27_CID_12r 10865
#define ECMAP27_CID_13r 10866
#define ECMAP27_CID_14r 10867
#define ECMAP27_CID_15r 10868
#define ECMAP28_CID_0r 10869
#define ECMAP28_CID_1r 10870
#define ECMAP28_CID_2r 10871
#define ECMAP28_CID_3r 10872
#define ECMAP28_CID_4r 10873
#define ECMAP28_CID_5r 10874
#define ECMAP28_CID_6r 10875
#define ECMAP28_CID_7r 10876
#define ECMAP28_CID_8r 10877
#define ECMAP28_CID_9r 10878
#define ECMAP28_CID_10r 10879
#define ECMAP28_CID_11r 10880
#define ECMAP28_CID_12r 10881
#define ECMAP28_CID_13r 10882
#define ECMAP28_CID_14r 10883
#define ECMAP28_CID_15r 10884
#define ECMAP29_CID_0r 10885
#define ECMAP29_CID_1r 10886
#define ECMAP29_CID_2r 10887
#define ECMAP29_CID_3r 10888
#define ECMAP29_CID_4r 10889
#define ECMAP29_CID_5r 10890
#define ECMAP29_CID_6r 10891
#define ECMAP29_CID_7r 10892
#define ECMAP29_CID_8r 10893
#define ECMAP29_CID_9r 10894
#define ECMAP29_CID_10r 10895
#define ECMAP29_CID_11r 10896
#define ECMAP29_CID_12r 10897
#define ECMAP29_CID_13r 10898
#define ECMAP29_CID_14r 10899
#define ECMAP29_CID_15r 10900
#define ECMAP2_CID_0r 10901
#define ECMAP2_CID_1r 10902
#define ECMAP2_CID_2r 10903
#define ECMAP2_CID_3r 10904
#define ECMAP2_CID_4r 10905
#define ECMAP2_CID_5r 10906
#define ECMAP2_CID_6r 10907
#define ECMAP2_CID_7r 10908
#define ECMAP2_CID_8r 10909
#define ECMAP2_CID_9r 10910
#define ECMAP2_CID_10r 10911
#define ECMAP2_CID_11r 10912
#define ECMAP2_CID_12r 10913
#define ECMAP2_CID_13r 10914
#define ECMAP2_CID_14r 10915
#define ECMAP2_CID_15r 10916
#define ECMAP30_CID_0r 10917
#define ECMAP30_CID_1r 10918
#define ECMAP30_CID_2r 10919
#define ECMAP30_CID_3r 10920
#define ECMAP30_CID_4r 10921
#define ECMAP30_CID_5r 10922
#define ECMAP30_CID_6r 10923
#define ECMAP30_CID_7r 10924
#define ECMAP30_CID_8r 10925
#define ECMAP30_CID_9r 10926
#define ECMAP30_CID_10r 10927
#define ECMAP30_CID_11r 10928
#define ECMAP30_CID_12r 10929
#define ECMAP30_CID_13r 10930
#define ECMAP30_CID_14r 10931
#define ECMAP30_CID_15r 10932
#define ECMAP31_CID_0r 10933
#define ECMAP31_CID_1r 10934
#define ECMAP31_CID_2r 10935
#define ECMAP31_CID_3r 10936
#define ECMAP31_CID_4r 10937
#define ECMAP31_CID_5r 10938
#define ECMAP31_CID_6r 10939
#define ECMAP31_CID_7r 10940
#define ECMAP31_CID_8r 10941
#define ECMAP31_CID_9r 10942
#define ECMAP31_CID_10r 10943
#define ECMAP31_CID_11r 10944
#define ECMAP31_CID_12r 10945
#define ECMAP31_CID_13r 10946
#define ECMAP31_CID_14r 10947
#define ECMAP31_CID_15r 10948
#define ECMAP3_CID_0r 10949
#define ECMAP3_CID_1r 10950
#define ECMAP3_CID_2r 10951
#define ECMAP3_CID_3r 10952
#define ECMAP3_CID_4r 10953
#define ECMAP3_CID_5r 10954
#define ECMAP3_CID_6r 10955
#define ECMAP3_CID_7r 10956
#define ECMAP3_CID_8r 10957
#define ECMAP3_CID_9r 10958
#define ECMAP3_CID_10r 10959
#define ECMAP3_CID_11r 10960
#define ECMAP3_CID_12r 10961
#define ECMAP3_CID_13r 10962
#define ECMAP3_CID_14r 10963
#define ECMAP3_CID_15r 10964
#define ECMAP4_CID_0r 10965
#define ECMAP4_CID_1r 10966
#define ECMAP4_CID_2r 10967
#define ECMAP4_CID_3r 10968
#define ECMAP4_CID_4r 10969
#define ECMAP4_CID_5r 10970
#define ECMAP4_CID_6r 10971
#define ECMAP4_CID_7r 10972
#define ECMAP4_CID_8r 10973
#define ECMAP4_CID_9r 10974
#define ECMAP4_CID_10r 10975
#define ECMAP4_CID_11r 10976
#define ECMAP4_CID_12r 10977
#define ECMAP4_CID_13r 10978
#define ECMAP4_CID_14r 10979
#define ECMAP4_CID_15r 10980
#define ECMAP5_CID_0r 10981
#define ECMAP5_CID_1r 10982
#define ECMAP5_CID_2r 10983
#define ECMAP5_CID_3r 10984
#define ECMAP5_CID_4r 10985
#define ECMAP5_CID_5r 10986
#define ECMAP5_CID_6r 10987
#define ECMAP5_CID_7r 10988
#define ECMAP5_CID_8r 10989
#define ECMAP5_CID_9r 10990
#define ECMAP5_CID_10r 10991
#define ECMAP5_CID_11r 10992
#define ECMAP5_CID_12r 10993
#define ECMAP5_CID_13r 10994
#define ECMAP5_CID_14r 10995
#define ECMAP5_CID_15r 10996
#define ECMAP6_CID_0r 10997
#define ECMAP6_CID_1r 10998
#define ECMAP6_CID_2r 10999
#define ECMAP6_CID_3r 11000
#define ECMAP6_CID_4r 11001
#define ECMAP6_CID_5r 11002
#define ECMAP6_CID_6r 11003
#define ECMAP6_CID_7r 11004
#define ECMAP6_CID_8r 11005
#define ECMAP6_CID_9r 11006
#define ECMAP6_CID_10r 11007
#define ECMAP6_CID_11r 11008
#define ECMAP6_CID_12r 11009
#define ECMAP6_CID_13r 11010
#define ECMAP6_CID_14r 11011
#define ECMAP6_CID_15r 11012
#define ECMAP7_CID_0r 11013
#define ECMAP7_CID_1r 11014
#define ECMAP7_CID_2r 11015
#define ECMAP7_CID_3r 11016
#define ECMAP7_CID_4r 11017
#define ECMAP7_CID_5r 11018
#define ECMAP7_CID_6r 11019
#define ECMAP7_CID_7r 11020
#define ECMAP7_CID_8r 11021
#define ECMAP7_CID_9r 11022
#define ECMAP7_CID_10r 11023
#define ECMAP7_CID_11r 11024
#define ECMAP7_CID_12r 11025
#define ECMAP7_CID_13r 11026
#define ECMAP7_CID_14r 11027
#define ECMAP7_CID_15r 11028
#define ECMAP8_CID_0r 11029
#define ECMAP8_CID_1r 11030
#define ECMAP8_CID_2r 11031
#define ECMAP8_CID_3r 11032
#define ECMAP8_CID_4r 11033
#define ECMAP8_CID_5r 11034
#define ECMAP8_CID_6r 11035
#define ECMAP8_CID_7r 11036
#define ECMAP8_CID_8r 11037
#define ECMAP8_CID_9r 11038
#define ECMAP8_CID_10r 11039
#define ECMAP8_CID_11r 11040
#define ECMAP8_CID_12r 11041
#define ECMAP8_CID_13r 11042
#define ECMAP8_CID_14r 11043
#define ECMAP8_CID_15r 11044
#define ECMAP9_CID_0r 11045
#define ECMAP9_CID_1r 11046
#define ECMAP9_CID_2r 11047
#define ECMAP9_CID_3r 11048
#define ECMAP9_CID_4r 11049
#define ECMAP9_CID_5r 11050
#define ECMAP9_CID_6r 11051
#define ECMAP9_CID_7r 11052
#define ECMAP9_CID_8r 11053
#define ECMAP9_CID_9r 11054
#define ECMAP9_CID_10r 11055
#define ECMAP9_CID_11r 11056
#define ECMAP9_CID_12r 11057
#define ECMAP9_CID_13r 11058
#define ECMAP9_CID_14r 11059
#define ECMAP9_CID_15r 11060
#define ECMPLBKEYCFGr 11061
#define ECMP_LB_KEYSELECTr 11062
#define ECN_CONFIGr 11063
#define ECRCr 11064
#define ECRC_LIMITr 11065
#define EDATABUF_DBG_MMU_INTF_RESETr 11066
#define EDATABUF_DBG_PORT_INTF_RESETr 11067
#define EDATABUF_DBG_SFT_RESETr 11068
#define EDATABUF_MIN_STARTCNTr 11069
#define EDATABUF_PARITY_CONTROLr 11070
#define EDATABUF_RAM_CONTROLr 11071
#define EDATABUF_RAM_CONTROL2r 11072
#define EDATABUF_RAM_CONTROL3r 11073
#define EDATABUF_RAM_CONTROL4r 11074
#define EDATABUF_RAM_CONTROL5r 11075
#define EDATABUF_RAM_CONTROL6r 11076
#define EDATABUF_RAM_CONTROL7r 11077
#define EDATABUF_RAM_CONTROL8r 11078
#define EDATABUF_RAM_CONTROL9r 11079
#define EDATABUF_RAM_CONTROL10r 11080
#define EDATABUF_RAM_CONTROL11r 11081
#define EDATABUF_RAM_DBGCTRLr 11082
#define EDATABUF_XQP_FLEXPORT_CONFIGr 11083
#define EEE_BB_ENABLEr 11084
#define EEE_BB_TX_Nr 11085
#define EEE_DELAY_ENTRY_TIMERr 11086
#define EEE_GLOBAL_BUF_THRESHr 11087
#define EEE_LIMIT_STATEr 11088
#define EEE_LPI_STATEr 11089
#define EEE_MAX_PKT_LAT_0r 11090
#define EEE_MAX_PKT_LAT_1r 11091
#define EEE_MAX_PKT_LAT_2r 11092
#define EEE_MAX_PKT_LAT_3r 11093
#define EEE_PKT_TIMER_0r 11094
#define EEE_PKT_TIMER_1r 11095
#define EEE_PKT_TIMER_2r 11096
#define EEE_PKT_TIMER_3r 11097
#define EEE_PKT_TIMER_4r 11098
#define EEE_PKT_TIMER_5r 11099
#define EEE_PKT_TIMER_6r 11100
#define EEE_PKT_TIMER_7r 11101
#define EEE_PROFILE_SEL_0r 11102
#define EEE_PROFILE_SEL_1r 11103
#define EEE_PROFILE_SEL_2r 11104
#define EEE_PROFILE_SEL_3r 11105
#define EEE_PROFILE_SEL_4r 11106
#define EEE_PROFILE_SEL_5r 11107
#define EEE_PROFILE_SEL_6r 11108
#define EEE_PROFILE_SEL_7r 11109
#define EEE_QUEUE_THRESH_0r 11110
#define EEE_QUEUE_THRESH_1r 11111
#define EEE_QUEUE_THRESH_2r 11112
#define EEE_QUEUE_THRESH_3r 11113
#define EEE_WAKE_TIMERr 11114
#define EEPLIMITr 11115
#define EEPTUNNELRANGEr 11116
#define EFP_BUS_PARITY_CONTROLr 11117
#define EFP_BUS_PARITY_ERRORr 11118
#define EFP_CAM_BIST_CONFIGr 11119
#define EFP_CAM_BIST_CONTROLr 11120
#define EFP_CAM_BIST_DBG_DATAr 11121
#define EFP_CAM_BIST_DEBUG_DATA_VALIDr 11122
#define EFP_CAM_BIST_DEBUG_SENDr 11123
#define EFP_CAM_BIST_ENABLEr 11124
#define EFP_CAM_BIST_S10_STATUSr 11125
#define EFP_CAM_BIST_S12_STATUSr 11126
#define EFP_CAM_BIST_S14_STATUSr 11127
#define EFP_CAM_BIST_S15_STATUSr 11128
#define EFP_CAM_BIST_S2_STATUSr 11129
#define EFP_CAM_BIST_S3_STATUSr 11130
#define EFP_CAM_BIST_S5_STATUSr 11131
#define EFP_CAM_BIST_S6_STATUSr 11132
#define EFP_CAM_BIST_S8_STATUSr 11133
#define EFP_CAM_BIST_STATUSr 11134
#define EFP_CAM_CONTROL_3_THRU_0r 11135
#define EFP_CAM_DEBUG_DATA_0r 11136
#define EFP_CAM_DEBUG_DATA_1r 11137
#define EFP_CAM_DEBUG_DATA_2r 11138
#define EFP_CAM_DEBUG_DATA_3r 11139
#define EFP_CAM_DEBUG_DATA_4r 11140
#define EFP_CAM_DEBUG_DATA_5r 11141
#define EFP_CAM_DEBUG_GLOBAL_MASKr 11142
#define EFP_CAM_DEBUG_SENDr 11143
#define EFP_CLASSID_SELECTORr 11144
#define EFP_KEY4_DVP_SELECTORr 11145
#define EFP_KEY4_MDL_SELECTORr 11146
#define EFP_METER_CONTROLr 11147
#define EFP_METER_CONTROL_2r 11148
#define EFP_METER_PARITY_CONTROLr 11149
#define EFP_METER_PARITY_STATUS_INTRr 11150
#define EFP_METER_PARITY_STATUS_NACKr 11151
#define EFP_METER_TM_CONTROLr 11152
#define EFP_PARITY_CONTROLr 11153
#define EFP_POLICY_PARITY_CONTROLr 11154
#define EFP_POLICY_PARITY_STATUS_INTRr 11155
#define EFP_POLICY_PARITY_STATUS_NACKr 11156
#define EFP_POLICY_PDAr 11157
#define EFP_RAM_CONTROLr 11158
#define EFP_RAM_CONTROL_1r 11159
#define EFP_RAM_CONTROL_2r 11160
#define EFP_SLICE_CONTROLr 11161
#define EFP_SLICE_MAPr 11162
#define EFP_TCAM_BLKSELr 11163
#define EGQBLOCKINITSTATUSr 11164
#define EGQCLSBFCr 11165
#define EGQFCSELr 11166
#define EGQFCSTATUSr 11167
#define EGQLLFCr 11168
#define EGQLOCALANDFABRICARBITERr 11169
#define EGQOFPFCr 11170
#define EGQPKTCNTr 11171
#define EGQQUERYCNTr 11172
#define EGQTXQRDADDRr 11173
#define EGQTXQWRADDRr 11174
#define EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr 11175
#define EGQ_ACTION_PROFILE_1r 11176
#define EGQ_ACTION_PROFILE_2r 11177
#define EGQ_ACTION_PROFILE_3r 11178
#define EGQ_ACTION_PROFILE_4r 11179
#define EGQ_ACTION_PROFILE_5r 11180
#define EGQ_ALMOST_EMPTY_THRESHOLD_VALUEr 11181
#define EGQ_AUXILIARY_DATA_TABLEr 11182
#define EGQ_BOUNCE_BACKr 11183
#define EGQ_CFC_FLOW_CONTROLr 11184
#define EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_1r 11185
#define EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_2r 11186
#define EGQ_CFG_SCHEDULER_PKT_SZ_COMP_ENABLEr 11187
#define EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr 11188
#define EGQ_CHANNELIZED_INTERFACE_RATEr 11189
#define EGQ_CHECK_BW_TO_IFCr 11190
#define EGQ_CHECK_BW_TO_OFPr 11191
#define EGQ_CNM_COUNTER_CFGr 11192
#define EGQ_CNM_CPID_TO_FC_TYPE_0r 11193
#define EGQ_CNM_CPID_TO_FC_TYPE_1r 11194
#define EGQ_CNM_CPID_TO_FC_TYPE_2r 11195
#define EGQ_CNM_GENERAL_CONFIGr 11196
#define EGQ_CNM_PACKETS_CNTr 11197
#define EGQ_CNM_TIMER_GRANULARITY_REGr 11198
#define EGQ_CONTEXT_FIFO_THRESHOLD_VALUESr 11199
#define EGQ_COPY_LAST_FSR_VSC_128_HDRr 11200
#define EGQ_COPY_LAST_LSR_SOP_HEADERr 11201
#define EGQ_COPY_LAST_PRP_SOP_HEADERr 11202
#define EGQ_COPY_LAST_PRP_SOP_HEADER_ADD_INFORMATIONr 11203
#define EGQ_COUNTER_PROCESSOR_POINTER_MASKINGr 11204
#define EGQ_COUNTER_PROFILE_OFFSETr 11205
#define EGQ_CPUPACKETCOUNTERr 11206
#define EGQ_CPU_LAST_HEADERr 11207
#define EGQ_CPU_PACKET_CONTROLr 11208
#define EGQ_CPU_PACKET_COUNTERr 11209
#define EGQ_CPU_PACKET_WORDSr 11210
#define EGQ_CSR_INTERFACE_SOP_COUNTERr 11211
#define EGQ_DBF_ECC_1B_ERR_ADDRr 11212
#define EGQ_DBF_ECC_1B_ERR_CNTr 11213
#define EGQ_DBF_ECC_2B_ERR_ADDRr 11214
#define EGQ_DBF_ECC_2B_ERR_CNTr 11215
#define EGQ_DBG_COMMANDr 11216
#define EGQ_DBG_DATAr 11217
#define EGQ_DELETE_FIFO_CONFIGURATIONr 11218
#define EGQ_DELETE_FIFO_STATUSr 11219
#define EGQ_DISABLE_EGRESS_OFPr 11220
#define EGQ_DISCARDED_SOP_COUNTER_SELr 11221
#define EGQ_ECCCORECCTIONDISABLEr 11222
#define EGQ_ECCINTREGr 11223
#define EGQ_ECCINTREGMASKr 11224
#define EGQ_ECC_1B_ERR_CNTr 11225
#define EGQ_ECC_2B_ERR_CNTr 11226
#define EGQ_ECC_ERR_1B_INITIATEr 11227
#define EGQ_ECC_ERR_1B_MONITOR_MEM_MASKr 11228
#define EGQ_ECC_ERR_2B_INITIATEr 11229
#define EGQ_ECC_ERR_2B_MONITOR_MEM_MASKr 11230
#define EGQ_ECC_INTERRUPT_REGISTERr 11231
#define EGQ_ECC_INTERRUPT_REGISTER_MASKr 11232
#define EGQ_ECC_INTERRUPT_REGISTER_TESTr 11233
#define EGQ_EGQ_BLOCK_INIT_STATUSr 11234
#define EGQ_EGRESSINTERFACENOFRAGMENTATIONMODECONFIGURATIONr 11235
#define EGQ_EGRESS_INTERFACE_FAST_PORT_CONFIGURATIONr 11236
#define EGQ_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATIONr 11237
#define EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr 11238
#define EGQ_EGRESS_REPLICATION_GENERAL_CONFIGr 11239
#define EGQ_EGRESS_REPLICATION_MCID_MASKr 11240
#define EGQ_EGRESS_SHAPERS_CREDIT_MEMORY_INIT_STATUSr 11241
#define EGQ_EGRESS_SHAPER_CALENDARS_ARBITRATION_CYCLE_LENGTHr 11242
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_0r 11243
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_1r 11244
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_2r 11245
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_3r 11246
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_4r 11247
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_5r 11248
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_6r 11249
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_7r 11250
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_8r 11251
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_9r 11252
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_NON_CHAN_INTERFACESr 11253
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_QPAIRr 11254
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_TCGr 11255
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_0r 11256
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_1r 11257
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_2r 11258
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_3r 11259
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_4r 11260
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_5r 11261
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_6r 11262
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_7r 11263
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_8r 11264
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_9r 11265
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_NON_CHAN_INTERFACESr 11266
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_QPAIRr 11267
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_TCGr 11268
#define EGQ_EGRESS_SHAPER_ENABLE_SETTINGSr 11269
#define EGQ_EHP_BUBBLE_CONFIGURATIONr 11270
#define EGQ_EHP_BUBBLE_TRIGGERr 11271
#define EGQ_EHP_DISCARD_PACKET_COUNTERr 11272
#define EGQ_EHP_MULTICAST_HIGH_DISCARDS_COUNTERr 11273
#define EGQ_EHP_MULTICAST_HIGH_PACKET_COUNTERr 11274
#define EGQ_EHP_MULTICAST_LOW_DISCARDS_COUNTERr 11275
#define EGQ_EHP_MULTICAST_LOW_PACKET_COUNTERr 11276
#define EGQ_EHP_UNICAST_PACKET_COUNTERr 11277
#define EGQ_EMPTY_MCID_COUNTERr 11278
#define EGQ_EMPTY_PORT_MAX_CREDIT_VALUEr 11279
#define EGQ_ENABLE_DYNAMIC_MEMORY_ACCESSr 11280
#define EGQ_ERPP_DISCARD_INT_REGr 11281
#define EGQ_ERPP_DISCARD_INT_REG_2r 11282
#define EGQ_ERPP_DISCARD_INT_REG_2_TESTr 11283
#define EGQ_ERPP_DISCARD_INT_REG_MASKr 11284
#define EGQ_ERPP_DISCARD_INT_REG_MASK_2r 11285
#define EGQ_ERPP_DISCARD_INT_REG_TESTr 11286
#define EGQ_ERPP_LAG_PRUNING_DISCARDS_COUNTERr 11287
#define EGQ_ERPP_PMF_DISCARDS_COUNTERr 11288
#define EGQ_ERPP_VLAN_MEMBERSHIP_DISCARDS_COUNTERr 11289
#define EGQ_ERROR_INITIATION_DATAr 11290
#define EGQ_ETHERNET_TYPESr 11291
#define EGQ_FABRIC_MULTICAST_ROUTE_INTERFACE_SOP_COUNTERr 11292
#define EGQ_FABRIC_UNICAST_ROUTE_INTERFACE_SOP_COUNTERr 11293
#define EGQ_FABRIC_VSC_128_SOP_COUNTERr 11294
#define EGQ_FALL_BACK_TO_BRIDGE_VLAN_COMMANDSr 11295
#define EGQ_FDR_PRIMARY_LAST_HEADERr 11296
#define EGQ_FDR_PRIMARY_PACKET_COUNTERr 11297
#define EGQ_FDR_SECONDARY_LAST_HEADERr 11298
#define EGQ_FDR_SECONDARY_PACKET_COUNTERr 11299
#define EGQ_FQP_BUBBLE_CONFIGURATIONr 11300
#define EGQ_FQP_BUBBLE_TRIGGERr 11301
#define EGQ_FQP_CELL_COUNTERr 11302
#define EGQ_FQP_CONFIGURATIONr 11303
#define EGQ_FQP_DEBUG_HALT_CONFIGURATIONr 11304
#define EGQ_FQP_PACKET_COUNTERr 11305
#define EGQ_FQP_SCHEDULER_CONFIGURATIONr 11306
#define EGQ_FRAGMENTATION_QUEUES_EMPTY_INDICATIONr 11307
#define EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr 11308
#define EGQ_GENERAL_RQP_CONFIGr 11309
#define EGQ_GLOBAL_CONFIGr 11310
#define EGQ_GTIMERCONFIGr 11311
#define EGQ_GTIMERCONFIGCONTr 11312
#define EGQ_GTIMERCONFIGURATIONr 11313
#define EGQ_GTIMERTRIGGERr 11314
#define EGQ_GTIMER_CONFIGr 11315
#define EGQ_GTIMER_CONFIGURATIONr 11316
#define EGQ_GTIMER_CONFIG_CONTr 11317
#define EGQ_GTIMER_TRIGGERr 11318
#define EGQ_HIGHER_REQ_EN_PER_MALr 11319
#define EGQ_IFC_CANCEL_ENr 11320
#define EGQ_IFC_DELAY_CONFIGURATIONr 11321
#define EGQ_INDIRECTCOMMANDr 11322
#define EGQ_INDIRECTCOMMANDADDRESSr 11323
#define EGQ_INDIRECTCOMMANDDATAINCREMENTr 11324
#define EGQ_INDIRECTCOMMANDRDDATA_0r 11325
#define EGQ_INDIRECTCOMMANDRDDATA_1r 11326
#define EGQ_INDIRECTCOMMANDRDDATA_2r 11327
#define EGQ_INDIRECTCOMMANDRDDATA_3r 11328
#define EGQ_INDIRECTCOMMANDRDDATA_4r 11329
#define EGQ_INDIRECTCOMMANDWRDATA_0r 11330
#define EGQ_INDIRECTCOMMANDWRDATA_1r 11331
#define EGQ_INDIRECTCOMMANDWRDATA_2r 11332
#define EGQ_INDIRECTCOMMANDWRDATA_3r 11333
#define EGQ_INDIRECTCOMMANDWRDATA_4r 11334
#define EGQ_INDIRECT_COMMANDr 11335
#define EGQ_INDIRECT_COMMAND_ADDRESSr 11336
#define EGQ_INDIRECT_COMMAND_DATA_INCREMENTr 11337
#define EGQ_INDIRECT_COMMAND_RD_DATAr 11338
#define EGQ_INDIRECT_COMMAND_WR_DATAr 11339
#define EGQ_INDIRECT_WR_MASKr 11340
#define EGQ_INIT_FQP_TXI_CMICMr 11341
#define EGQ_INIT_FQP_TXI_OAMr 11342
#define EGQ_INIT_FQP_TXI_OLPr 11343
#define EGQ_INIT_FQP_TXI_RCYr 11344
#define EGQ_INTERRUPTMASKREGISTERr 11345
#define EGQ_INTERRUPTREGISTERr 11346
#define EGQ_INTERRUPTREGISTERMASKr 11347
#define EGQ_INTERRUPT_MASK_REGISTERr 11348
#define EGQ_INTERRUPT_REGISTERr 11349
#define EGQ_INTERRUPT_REGISTER_TESTr 11350
#define EGQ_INVALID_OTMr 11351
#define EGQ_INVALID_OUTLIFr 11352
#define EGQ_IPT_LAST_HEADERr 11353
#define EGQ_IPT_PACKET_COUNTERr 11354
#define EGQ_KEYA_DATA_BASE_PROFILEr 11355
#define EGQ_KEYB_DATA_BASE_PROFILEr 11356
#define EGQ_LAG_FILTER_ENABLEr 11357
#define EGQ_LAST_FSR_MC_VSC_256_HDRr 11358
#define EGQ_LAST_FSR_UC_VSC_256_HDRr 11359
#define EGQ_LAST_REASSEMBLY_ERROR_MCIDr 11360
#define EGQ_LOCAL_ROUTE_INTERFACE_SOP_COUNTERr 11361
#define EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr 11362
#define EGQ_MAXIMUM_AND_MINIMUM_PACKET_SIZEr 11363
#define EGQ_MC_CONTEXT_FIFO_STATUSr 11364
#define EGQ_MC_PRIORITY_LOOKUP_TABLEr 11365
#define EGQ_MTUr 11366
#define EGQ_MTU_CHECK_ENABLEr 11367
#define EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Ar 11368
#define EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Br 11369
#define EGQ_MULTICAST_FIFOS_CONFIGURATIONr 11370
#define EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr 11371
#define EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr 11372
#define EGQ_NIF_CANCEL_EN_REGISTER_1r 11373
#define EGQ_NIF_CANCEL_EN_REGISTER_2r 11374
#define EGQ_NIF_CANCEL_EN_REGISTER_3r 11375
#define EGQ_NIF_CANCEL_EN_REGISTER_4r 11376
#define EGQ_NIF_FLOW_CONTROLr 11377
#define EGQ_NRDY_TH_0_2r 11378
#define EGQ_NRDY_TH_3_5r 11379
#define EGQ_NRDY_TH_6_7r 11380
#define EGQ_NRDY_TH_SELr 11381
#define EGQ_OFP2TDMMAP_0r 11382
#define EGQ_OFP2TDMMAP_1r 11383
#define EGQ_OPP_LEARNING_DISABLEr 11384
#define EGQ_OTM_LEARNING_DISABLEr 11385
#define EGQ_OUTLIF_MSB_MAPPEDr 11386
#define EGQ_OUTLIF_MSB_MAPPED_SHIFTr 11387
#define EGQ_PACKET_RATE_SHAPER_ENr 11388
#define EGQ_PARITY_ERR_CNTr 11389
#define EGQ_PARSER_LAST_NWK_RECORDr 11390
#define EGQ_PARSER_LAST_SYS_RECORDr 11391
#define EGQ_PAR_ERR_INITIATEr 11392
#define EGQ_PAR_ERR_MEM_MASKr 11393
#define EGQ_PETRAB_EEI_CFGr 11394
#define EGQ_PETRAB_EEI_MPLS_MAPr 11395
#define EGQ_PETRAB_FHEI_SIZE_MAPr 11396
#define EGQ_PETRAB_LEARN_ASD_TYPE_MAPr 11397
#define EGQ_PKT_REAS_INT_REGr 11398
#define EGQ_PKT_REAS_INT_REG_MASKr 11399
#define EGQ_PKT_REAS_INT_REG_TESTr 11400
#define EGQ_PORT_ALMOST_EMPTY_FORCEr 11401
#define EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr 11402
#define EGQ_PP_CONFIGr 11403
#define EGQ_PQP_2_FQP_OFP_STOPr 11404
#define EGQ_PQP_DISCARD_MULTICAST_PACKET_COUNTERr 11405
#define EGQ_PQP_DISCARD_UNICAST_PACKET_COUNTERr 11406
#define EGQ_PQP_MULTICAST_BYTES_COUNTERr 11407
#define EGQ_PQP_MULTICAST_PACKET_COUNTERr 11408
#define EGQ_PQP_UNICAST_BYTES_COUNTERr 11409
#define EGQ_PQP_UNICAST_PACKET_COUNTERr 11410
#define EGQ_PRIVATE_VLAN_FILTERr 11411
#define EGQ_PRP_SOP_CNTr 11412
#define EGQ_PS_MODEr 11413
#define EGQ_QPAIR_SPR_DISr 11414
#define EGQ_QP_MAX_CREDIT_VALUEr 11415
#define EGQ_REASSEMBLY_SCHEDULER_CONFIGURATIONr 11416
#define EGQ_REG_0085r 11417
#define EGQ_REG_0090r 11418
#define EGQ_REG_0091r 11419
#define EGQ_REG_0092r 11420
#define EGQ_REG_0093r 11421
#define EGQ_REG_0100r 11422
#define EGQ_REG_0102r 11423
#define EGQ_REG_0104r 11424
#define EGQ_REG_0106r 11425
#define EGQ_REG_0108r 11426
#define EGQ_REG_0177r 11427
#define EGQ_REG_0178r 11428
#define EGQ_REG_0180r 11429
#define EGQ_REG_0194r 11430
#define EGQ_REG_0195r 11431
#define EGQ_REG_0196r 11432
#define EGQ_REG_0291r 11433
#define EGQ_REG_0296r 11434
#define EGQ_REG_001Cr 11435
#define EGQ_REG_00AFr 11436
#define EGQ_REG_00B0r 11437
#define EGQ_REG_00B1r 11438
#define EGQ_REG_00B2r 11439
#define EGQ_REG_00B3r 11440
#define EGQ_REG_00BCr 11441
#define EGQ_REG_00BDr 11442
#define EGQ_REG_00BEr 11443
#define EGQ_REG_00BFr 11444
#define EGQ_REG_00C1r 11445
#define EGQ_REG_00CFr 11446
#define EGQ_REG_00D0r 11447
#define EGQ_REG_00D2r 11448
#define EGQ_REG_00D3r 11449
#define EGQ_REG_00D4r 11450
#define EGQ_REG_00D5r 11451
#define EGQ_REG_00DAr 11452
#define EGQ_REG_00DFr 11453
#define EGQ_REG_00F6r 11454
#define EGQ_REG_00F7r 11455
#define EGQ_REG_00F8r 11456
#define EGQ_REG_00F9r 11457
#define EGQ_REG_00FAr 11458
#define EGQ_REG_00FBr 11459
#define EGQ_REG_00FCr 11460
#define EGQ_REG_00FEr 11461
#define EGQ_REG_010Cr 11462
#define EGQ_REG_01B4r 11463
#define EGQ_REG_01B7r 11464
#define EGQ_REG_01C4r 11465
#define EGQ_REG_01D2r 11466
#define EGQ_REG_01DFr 11467
#define EGQ_RQP_DISCARD_MULTICAST_PACKET_COUNTERr 11468
#define EGQ_RQP_DISCARD_PACKET_COUNTERr 11469
#define EGQ_RQP_DISCARD_SOP_COUNTERr 11470
#define EGQ_RQP_PACKET_COUNTERr 11471
#define EGQ_SAME_INTERFACE_FILTERr 11472
#define EGQ_SBUS_BROADCAST_IDr 11473
#define EGQ_SBUS_LAST_IN_CHAINr 11474
#define EGQ_SHAPER_MAP_CH_ARB_TO_IFCr 11475
#define EGQ_SOP_IFC_DELAY_CONFIGURATIONr 11476
#define EGQ_SPLIT_HORIZON_FILTERr 11477
#define EGQ_SYSTEM_HEADERS_FORMAT_CODEr 11478
#define EGQ_SYSTEM_HEADERS_VALUE_1_OFFSETr 11479
#define EGQ_SYSTEM_HEADERS_VALUE_2_OFFSETr 11480
#define EGQ_TCG_SPR_DISr 11481
#define EGQ_TDM_GENERAL_CONFIGURATIONr 11482
#define EGQ_TDM_MAP_QUEUE_TO_TDMr 11483
#define EGQ_TPID_PROFILESr 11484
#define EGQ_TRILLCONFIGr 11485
#define EGQ_TRILL_CONFIGr 11486
#define EGQ_TTL_SCOPEr 11487
#define EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Ar 11488
#define EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Br 11489
#define EGQ_WDRR_PACKET_SIZEr 11490
#define EGQ_WFQ_PACKET_SIZEr 11491
#define EGQ_WFQ_TCG_DISr 11492
#define EGRDROPPKTCOUNTr 11493
#define EGRDROPPKTCOUNT_COSr 11494
#define EGRESSAGINGSETTINGSr 11495
#define EGRESSCELLREQUESTCOUNTr 11496
#define EGRESSDEQUEUESCHEMEr 11497
#define EGRESSPORTPRIORITYCONFIGURATIONPQP_0r 11498
#define EGRESSPORTPRIORITYCONFIGURATIONPQP_1r 11499
#define EGRESSPORTPRIORITYCONFIGURATIONPQP_2r 11500
#define EGRESSPORTPRIORITYCONFIGURATION_0r 11501
#define EGRESSPORTPRIORITYCONFIGURATION_1r 11502
#define EGRESSPORTPRIORITYCONFIGURATION_2r 11503
#define EGRESSPPCONFIGURATIONREGISTERr 11504
#define EGRESSREPBITMAPGROUPVALUEr 11505
#define EGRESSSHAPERCALENDARSARBITRATIONCYCLELENGTHr 11506
#define EGRESSSHAPERCONFIGURATIONAFORECIPORTSr 11507
#define EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS0TO3LENGTHr 11508
#define EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS12TO15LENGTHr 11509
#define EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS4TO7LENGTHr 11510
#define EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS8TO11LENGTHr 11511
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL0r 11512
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL1r 11513
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL2r 11514
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL3r 11515
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL4r 11516
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL5r 11517
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL6r 11518
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL7r 11519
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL8r 11520
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL9r 11521
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL10r 11522
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL11r 11523
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL12r 11524
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL13r 11525
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL14r 11526
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL15r 11527
#define EGRESSSHAPERCONFIGURATIONAFOROTHERCALENDARSLENGTHr 11528
#define EGRESSSHAPERCONFIGURATIONBFORECIPORTSr 11529
#define EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS0TO3LENGTHr 11530
#define EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS12TO15LENGTHr 11531
#define EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS4TO7LENGTHr 11532
#define EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS8TO11LENGTHr 11533
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL0r 11534
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL1r 11535
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL2r 11536
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL3r 11537
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL4r 11538
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL5r 11539
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL6r 11540
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL7r 11541
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL8r 11542
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL9r 11543
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL10r 11544
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL11r 11545
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL12r 11546
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL13r 11547
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL14r 11548
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL15r 11549
#define EGRESSSHAPERCONFIGURATIONBFOROTHERCALENDARSLENGTHr 11550
#define EGRESSSHAPERCONFIGURATIONBFORRECYCLEINTERFACEPORTSr 11551
#define EGRESSSHAPERCONFIGURATIONFOROLPPORTr 11552
#define EGRESSSHAPERCONFIGURATIONFORRECYCLEINTERFACEPORTSr 11553
#define EGRESSSHAPERENABLESETTINGSr 11554
#define EGRESSSHAPERSCREDITMEMORYINITSTATUSr 11555
#define EGRMETERINGBUCKETr 11556
#define EGRMETERINGCONFIGr 11557
#define EGRMETERINGCONFIG1r 11558
#define EGRMETERINGCONFIG_64r 11559
#define EGRSHAPEPARITYERRORPTRr 11560
#define EGRTXPKTCTRr 11561
#define EGRTXPKTCTR0r 11562
#define EGRTXPKTCTR1r 11563
#define EGRTXPKTCTR2r 11564
#define EGRTXPKTCTR3r 11565
#define EGRTXPKTCTR4r 11566
#define EGRTXPKTCTR5r 11567
#define EGRTXPKTCTR6r 11568
#define EGRTXPKTCTR7r 11569
#define EGRTXPKTCTRCONFIGr 11570
#define EGRTXPKTCTRCONFIG0r 11571
#define EGRTXPKTCTRCONFIG1r 11572
#define EGRTXPKTCTRCONFIG2r 11573
#define EGRTXPKTCTRCONFIG3r 11574
#define EGRTXPKTCTRCONFIG4r 11575
#define EGRTXPKTCTRCONFIG5r 11576
#define EGRTXPKTCTRCONFIG6r 11577
#define EGRTXPKTCTRCONFIG7r 11578
#define EGR_1588OMPLSr 11579
#define EGR_1588_EGRESS_CTRLr 11580
#define EGR_1588_INGRESS_CTRLr 11581
#define EGR_1588_LINK_DELAYr 11582
#define EGR_1588_LINK_DELAY_64r 11583
#define EGR_1588_LINK_DELAY_64_PARITY_CONTROLr 11584
#define EGR_1588_LINK_DELAY_64_PARITY_STATUS_INTRr 11585
#define EGR_1588_LINK_DELAY_64_PARITY_STATUS_NACKr 11586
#define EGR_1588_PARSING_CONTROLr 11587
#define EGR_1588_SA_PARITY_CONTROLr 11588
#define EGR_1588_SA_PARITY_STATUS_INTRr 11589
#define EGR_1588_SA_PARITY_STATUS_NACKr 11590
#define EGR_1588_TIMER_DEBUGr 11591
#define EGR_1588_TIMER_VALUEr 11592
#define EGR_ACCU_8BEATSr 11593
#define EGR_ARB_MISC_CONTROLr 11594
#define EGR_ARB_TIMEOUT_CONTROLr 11595
#define EGR_BUS_PARITY_ERR_COUNTERr 11596
#define EGR_BYPASS_CTRLr 11597
#define EGR_CAPWAP_FRAG_CONTROLr 11598
#define EGR_CLPORT_BUFFER_SFT_RESETr 11599
#define EGR_CM_BUFFER_STATUS_INTRr 11600
#define EGR_CM_DBITS_PARITY_STATUSr 11601
#define EGR_CM_DBUF_PARITY_CONTROLr 11602
#define EGR_CM_DBUF_PARITY_STATUSr 11603
#define EGR_CONFIGr 11604
#define EGR_CONFIG_1r 11605
#define EGR_CONFIG_2r 11606
#define EGR_COUNTER_CONTROLr 11607
#define EGR_CPU_CONTROLr 11608
#define EGR_CPU_CONTROL_1_64r 11609
#define EGR_CPU_CONTROL_2_64r 11610
#define EGR_CPU_COS_CONTROL_2r 11611
#define EGR_CPU_COS_CONTROL_1_64r 11612
#define EGR_DATABUF_RAM_CONTROL_1r 11613
#define EGR_DATABUF_RAM_CONTROL_2r 11614
#define EGR_DATABUF_RAM_CONTROL_DCMr 11615
#define EGR_DATABUF_RAM_CONTROL_PMr 11616
#define EGR_DATABUF_RAM_CONTROL_STBYr 11617
#define EGR_DATAPATH_STATUS_INTR_0r 11618
#define EGR_DATAPATH_STATUS_INTR_1r 11619
#define EGR_DBGr 11620
#define EGR_DROP_VECTORr 11621
#define EGR_DROP_VECTOR_Xr 11622
#define EGR_DROP_VECTOR_Yr 11623
#define EGR_DSCP_TABLE_PARITY_STATUS_INTRr 11624
#define EGR_DSCP_TABLE_PARITY_STATUS_NACKr 11625
#define EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr 11626
#define EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACKr 11627
#define EGR_DVP_ATTRIBUTE_PDA_CTRLr 11628
#define EGR_EARB_CBE_ECC_STATUSr 11629
#define EGR_EARB_ECC_DEBUGr 11630
#define EGR_EARB_ECC_ERRORr 11631
#define EGR_EARB_PBE_ECC_STATUSr 11632
#define EGR_EAV_CLASSr 11633
#define EGR_ECC_CONTROLr 11634
#define EGR_ECC_STATUSr 11635
#define EGR_EDATABUF_EN_COR_ERR_RPTr 11636
#define EGR_EDATABUF_EN_COR_ERR_RPT_1r 11637
#define EGR_EDATABUF_PARITY_CONTROLr 11638
#define EGR_EDATABUF_PDA_CONTROLr 11639
#define EGR_EDATABUF_PDA_CONTROL_1r 11640
#define EGR_EDATABUF_STBY_CONTROLr 11641
#define EGR_EDB_BUS_PARITY_DEBUGr 11642
#define EGR_EDB_CM_ECC_STATUSr 11643
#define EGR_EDB_CTRL_PARITY_ENr 11644
#define EGR_EDB_CTRL_PDA_ENr 11645
#define EGR_EDB_DEBUG_SFT_RESETr 11646
#define EGR_EDB_ECC_DEBUGr 11647
#define EGR_EDB_ECC_ERRORr 11648
#define EGR_EDB_HW_CONTROLr 11649
#define EGR_EDB_IX0A_ECC_STATUSr 11650
#define EGR_EDB_IX0B_ECC_STATUSr 11651
#define EGR_EDB_IX1A_ECC_STATUSr 11652
#define EGR_EDB_IX1B_ECC_STATUSr 11653
#define EGR_EDB_MIN_STARTCNTr 11654
#define EGR_EDB_MISC_CTRLr 11655
#define EGR_EDB_MS0_ECC_STATUSr 11656
#define EGR_EDB_MS1_ECC_STATUSr 11657
#define EGR_EDB_PARITY_ERRORr 11658
#define EGR_EFPPARS_PARITY_CONTROLr 11659
#define EGR_EFPPARS_SER_CONTROLr 11660
#define EGR_EFPPARS_TABLE_CONTROLr 11661
#define EGR_EFP_COUNTER_TABLE_PARITY_STATUS_INTRr 11662
#define EGR_EFP_COUNTER_TABLE_PARITY_STATUS_NACKr 11663
#define EGR_EHCPM_BUS_PARITY_DEBUGr 11664
#define EGR_EHCPM_ECC_DEBUGr 11665
#define EGR_EHCPM_ECC_ERRORr 11666
#define EGR_EHCPM_ECC_PARITY_CONTROLr 11667
#define EGR_EHCPM_EINITBUF_RAM_ECC_STATUSr 11668
#define EGR_EHCPM_EN_COR_ERR_RPTr 11669
#define EGR_EHCPM_PARITY_ERRORr 11670
#define EGR_EHCPM_RAM_CONTROLr 11671
#define EGR_EHCPM_RAM_CONTROL_STBYr 11672
#define EGR_EHCPM_SCI_TABLE_ECC_STATUSr 11673
#define EGR_EHCPM_SER_CONTROLr 11674
#define EGR_EHG_QOS_MAPPING_ECC_STATUS_INTRr 11675
#define EGR_EHG_QOS_MAPPING_ECC_STATUS_NACKr 11676
#define EGR_EIPT_ECC_CONTROLr 11677
#define EGR_EIPT_RAM_CONTROLr 11678
#define EGR_EL3_ECC_PARITY_CONTROLr 11679
#define EGR_EL3_EN_COR_ERR_RPTr 11680
#define EGR_EL3_PARITY_CONTROLr 11681
#define EGR_EL3_PM_CONTROLr 11682
#define EGR_EL3_RAM_CONTROLr 11683
#define EGR_EL3_RAM_CONTROL_2r 11684
#define EGR_EL3_SER_CONTROLr 11685
#define EGR_EL3_STBY_CONTROLr 11686
#define EGR_EMOP_BUFFER_ECC_STATUS_INTRr 11687
#define EGR_ENABLEr 11688
#define EGR_ENABLE_SELECTr 11689
#define EGR_EOAM_ECC_PARITY_CONTROLr 11690
#define EGR_EOAM_RAM_CONTROLr 11691
#define EGR_EOAM_RAM_CONTROL_1r 11692
#define EGR_EOAM_RAM_CONTROL_DCMr 11693
#define EGR_EOAM_RAM_CONTROL_PMr 11694
#define EGR_EPARS_BUS_PARITY_DEBUGr 11695
#define EGR_EPARS_PARITY_ERRORr 11696
#define EGR_EPMOD_BUS_PARITY_DEBUGr 11697
#define EGR_EPMOD_ECC_CONTROLr 11698
#define EGR_EPMOD_PARITY_ERRORr 11699
#define EGR_EPMOD_RAM_CONTROLr 11700
#define EGR_EPMOD_SER_CONTROLr 11701
#define EGR_ETAG_MULTICAST_RANGEr 11702
#define EGR_EVENT_DEBUGr 11703
#define EGR_EVLAN_BUS_PARITY_DEBUGr 11704
#define EGR_EVLAN_ECC_DEBUGr 11705
#define EGR_EVLAN_ECC_ERRORr 11706
#define EGR_EVLAN_PARITY_ERRORr 11707
#define EGR_EVLAN_SER_CONTROLr 11708
#define EGR_EVLAN_VLAN_ECC_STATUSr 11709
#define EGR_EVLAN_VLAN_STG_ECC_STATUSr 11710
#define EGR_EVXLT_BUS_PARITY_DEBUGr 11711
#define EGR_EVXLT_DSCP_ECC_STATUSr 11712
#define EGR_EVXLT_ECC_DEBUGr 11713
#define EGR_EVXLT_ECC_ERRORr 11714
#define EGR_EVXLT_PARITY_ERRORr 11715
#define EGR_EVXLT_PRI_CNG_MAP_ECC_STATUSr 11716
#define EGR_EVXLT_VLAN_XLATE_L_ECC_STATUSr 11717
#define EGR_EVXLT_VLAN_XLATE_U_ECC_STATUSr 11718
#define EGR_FCOE_DELIMITER_ERROR_FRAMESr 11719
#define EGR_FCOE_DELIMITER_ERROR_FRAMES_Xr 11720
#define EGR_FCOE_DELIMITER_ERROR_FRAMES_Yr 11721
#define EGR_FCOE_ETHERTYPEr 11722
#define EGR_FCOE_INVALID_CRC_FRAMESr 11723
#define EGR_FCOE_INVALID_CRC_FRAMES_Xr 11724
#define EGR_FCOE_INVALID_CRC_FRAMES_Yr 11725
#define EGR_FLEXIBLE_IPV6_EXT_HDRr 11726
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r 11727
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r 11728
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r 11729
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r 11730
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r 11731
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r 11732
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r 11733
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r 11734
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r 11735
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r 11736
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r 11737
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r 11738
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r 11739
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r 11740
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r 11741
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r 11742
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r 11743
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r 11744
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r 11745
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r 11746
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r 11747
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r 11748
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r 11749
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r 11750
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r 11751
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r 11752
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r 11753
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r 11754
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r 11755
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r 11756
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r 11757
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r 11758
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r 11759
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r 11760
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r 11761
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r 11762
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r 11763
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r 11764
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r 11765
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r 11766
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r 11767
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r 11768
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r 11769
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r 11770
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r 11771
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r 11772
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r 11773
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r 11774
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r 11775
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r 11776
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r 11777
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r 11778
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r 11779
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r 11780
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r 11781
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r 11782
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r 11783
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r 11784
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r 11785
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r 11786
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r 11787
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r 11788
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r 11789
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r 11790
#define EGR_FP_COUNTER_PARITY_CONTROLr 11791
#define EGR_FP_COUNTER_PARITY_STATUSr 11792
#define EGR_FP_COUNTER_TABLE_DEBUGr 11793
#define EGR_FP_COUNTER_TABLE_STATUS_INTRr 11794
#define EGR_FP_COUNTER_TABLE_STATUS_NACKr 11795
#define EGR_FRAGMENT_ID_ECC_STATUS_INTRr 11796
#define EGR_FRAGMENT_ID_ECC_STATUS_NACKr 11797
#define EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr 11798
#define EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACKr 11799
#define EGR_FRAG_HEADER_ECC_STATUS_INTRr 11800
#define EGR_FRAG_PACKET_ECC_STATUS_INTRr 11801
#define EGR_FUSE_REGS_ADDRr 11802
#define EGR_FUSE_REGS_DATAr 11803
#define EGR_GP0_BUFFER_STATUS_INTRr 11804
#define EGR_GP0_DBITS_PARITY_STATUSr 11805
#define EGR_GP0_DBUF_PARITY_CONTROLr 11806
#define EGR_GP0_DBUF_PARITY_STATUSr 11807
#define EGR_GP1_BUFFER_STATUS_INTRr 11808
#define EGR_GP1_DBITS_PARITY_STATUSr 11809
#define EGR_GP1_DBUF_PARITY_CONTROLr 11810
#define EGR_GP1_DBUF_PARITY_STATUSr 11811
#define EGR_GP2_BUFFER_STATUS_INTRr 11812
#define EGR_GP2_DBITS_PARITY_STATUSr 11813
#define EGR_GP2_DBUF_PARITY_CONTROLr 11814
#define EGR_GP2_DBUF_PARITY_STATUSr 11815
#define EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_INTRr 11816
#define EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_NACKr 11817
#define EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr 11818
#define EGR_GPP_ATTRIBUTES_PARITY_STATUS_NACKr 11819
#define EGR_GP_RESI_DBITS_PARITY_STATUSr 11820
#define EGR_GSBU_CONFIGr 11821
#define EGR_HBFC_CNM_ETHERTYPEr 11822
#define EGR_HBFC_CNTAG_ETHERTYPEr 11823
#define EGR_HBFC_CNTAG_ETHERTYPE_2r 11824
#define EGR_HG_EH_CONTROL_64r 11825
#define EGR_HG_HDR_PROT_STATUS_TX_CONTROLr 11826
#define EGR_HW_CONTROLr 11827
#define EGR_HW_RESET_CONTROL_0r 11828
#define EGR_HW_RESET_CONTROL_1r 11829
#define EGR_HW_RESET_CONTROL_1_Xr 11830
#define EGR_HW_RESET_CONTROL_1_Yr 11831
#define EGR_INGRESS_PORT_TPID_SELECTr 11832
#define EGR_INITBUF_ECC_CONTROLr 11833
#define EGR_INITBUF_ECC_STATUS_DBEr 11834
#define EGR_INITBUF_ECC_STATUS_INTRr 11835
#define EGR_INITBUF_ECC_STATUS_SBEr 11836
#define EGR_INTR0r 11837
#define EGR_INTR1r 11838
#define EGR_INTR0_ENABLEr 11839
#define EGR_INTR0_MASKr 11840
#define EGR_INTR0_STATUSr 11841
#define EGR_INTR1_ENABLEr 11842
#define EGR_INTR1_MASKr 11843
#define EGR_INTR1_STATUSr 11844
#define EGR_INTR2_ENABLEr 11845
#define EGR_INTR2_STATUSr 11846
#define EGR_INTR_ENABLEr 11847
#define EGR_INTR_STATUSr 11848
#define EGR_INT_LOOPBACK_MAX_FRr 11849
#define EGR_IN_BAND_CRC_CONTROLr 11850
#define EGR_IN_BAND_CRC_COUNTERr 11851
#define EGR_IPFIX_AGE_CONTROLr 11852
#define EGR_IPFIX_CONFIGr 11853
#define EGR_IPFIX_CURRENT_TIMEr 11854
#define EGR_IPFIX_DBG_CONTROLr 11855
#define EGR_IPFIX_EOP_BUF_PARITY_CONTROLr 11856
#define EGR_IPFIX_EOP_BUF_PARITY_STATUS_INTRr 11857
#define EGR_IPFIX_EOP_BUF_PARITY_STATUS_NACKr 11858
#define EGR_IPFIX_EXPORT_FIFO_COUNTERr 11859
#define EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr 11860
#define EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr 11861
#define EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr 11862
#define EGR_IPFIX_EXPORT_FIFO_READ_PTRr 11863
#define EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr 11864
#define EGR_IPFIX_HASH_CONTROLr 11865
#define EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr 11866
#define EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr 11867
#define EGR_IPFIX_MINIMUM_LIVE_TIME_SETr 11868
#define EGR_IPFIX_MIRROR_CONTROL_64r 11869
#define EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr 11870
#define EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr 11871
#define EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr 11872
#define EGR_IPFIX_PDA_CONTROLr 11873
#define EGR_IPFIX_PORT_CONFIGr 11874
#define EGR_IPFIX_PORT_LIMIT_STATUSr 11875
#define EGR_IPFIX_PORT_RECORD_COUNTr 11876
#define EGR_IPFIX_PORT_RECORD_LIMIT_SETr 11877
#define EGR_IPFIX_PORT_SAMPLING_COUNTERr 11878
#define EGR_IPFIX_RAM_CONTROLr 11879
#define EGR_IPFIX_SAMPLING_LIMIT_SETr 11880
#define EGR_IPFIX_SER_CONTROLr 11881
#define EGR_IPFIX_SESSION_PARITY_CONTROLr 11882
#define EGR_IPFIX_SESSION_PARITY_STATUSr 11883
#define EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r 11884
#define EGR_IPFIX_SESSION_PARITY_STATUS_INTR_1r 11885
#define EGR_IPFIX_SESSION_PARITY_STATUS_NACK_0r 11886
#define EGR_IPFIX_SESSION_PARITY_STATUS_NACK_1r 11887
#define EGR_IPMC_CFG2r 11888
#define EGR_IPMC_CFG2_PARITY_STATUS_INTRr 11889
#define EGR_IPMC_CFG2_PARITY_STATUS_NACKr 11890
#define EGR_IPMC_PARITY_STATUS_INTRr 11891
#define EGR_IPMC_PARITY_STATUS_NACKr 11892
#define EGR_IP_TUNNEL_PARITY_CONTROLr 11893
#define EGR_IP_TUNNEL_PARITY_STATUSr 11894
#define EGR_IP_TUNNEL_PARITY_STATUS_INTRr 11895
#define EGR_IP_TUNNEL_PARITY_STATUS_NACKr 11896
#define EGR_L1_CLK_RECOVERY_CTRLr 11897
#define EGR_L2GRE_CONTROLr 11898
#define EGR_L2_MTUr 11899
#define EGR_L3_INTF_PARITY_CONTROLr 11900
#define EGR_L3_INTF_PARITY_STATUSr 11901
#define EGR_L3_INTF_PARITY_STATUS_INTRr 11902
#define EGR_L3_INTF_PARITY_STATUS_NACKr 11903
#define EGR_L3_NEXT_HOP_PARITY_CONTROLr 11904
#define EGR_L3_NEXT_HOP_PARITY_STATUSr 11905
#define EGR_L3_NEXT_HOP_PARITY_STATUS_INTRr 11906
#define EGR_L3_NEXT_HOP_PARITY_STATUS_NACKr 11907
#define EGR_L3_NEXT_HOP_PDA_CTRL0r 11908
#define EGR_L3_NEXT_HOP_PDA_CTRL1r 11909
#define EGR_L3_NEXT_HOP_PDA_CTRL2r 11910
#define EGR_L3_NEXT_HOP_PDA_CTRL3r 11911
#define EGR_L3_TUNNEL_PFM_VIDr 11912
#define EGR_LBP_BUFFER_STATUS_INTRr 11913
#define EGR_LLTAG_TPIDr 11914
#define EGR_LLTAG_TPID_2r 11915
#define EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPINGr 11916
#define EGR_LOOPBACK_PORT_TPIDr 11917
#define EGR_LP_BUFFER_STATUS_INTRr 11918
#define EGR_LP_DBUF_PARITY_CONTROLr 11919
#define EGR_LP_DBUF_PARITY_STATUSr 11920
#define EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr 11921
#define EGR_MAC_DA_PROFILE_PARITY_STATUS_NACKr 11922
#define EGR_MAP_MH_PARITY_STATUS_INTRr 11923
#define EGR_MAP_MH_PARITY_STATUS_NACKr 11924
#define EGR_MAP_MH_PRI0r 11925
#define EGR_MAP_MH_PRI1r 11926
#define EGR_MASK_ECC_STATUSr 11927
#define EGR_MASK_MODBASE_PARITY_CONTROLr 11928
#define EGR_MASK_MODBASE_PARITY_STATUS_INTRr 11929
#define EGR_MASK_MODBASE_PARITY_STATUS_NACKr 11930
#define EGR_MASK_PARITY_CONTROLr 11931
#define EGR_MASK_PARITY_STATUSr 11932
#define EGR_MASK_PARITY_STATUS_INTRr 11933
#define EGR_MASK_PARITY_STATUS_NACKr 11934
#define EGR_MA_INDEX_PARITY_STATUS_INTRr 11935
#define EGR_MA_INDEX_PARITY_STATUS_NACKr 11936
#define EGR_MC_CONTROL_1r 11937
#define EGR_MC_CONTROL_2r 11938
#define EGR_MEM_ECC_ERR_COUNTERr 11939
#define EGR_MIM_ETHERTYPEr 11940
#define EGR_MIRROR_SELECTr 11941
#define EGR_MMU_REQUESTSr 11942
#define EGR_MODMAP_CTRLr 11943
#define EGR_MOD_MAP_PARITY_STATUS_INTRr 11944
#define EGR_MOD_MAP_PARITY_STATUS_NACKr 11945
#define EGR_MPB_ECC_STATUS_INTRr 11946
#define EGR_MPLS_ENTROPY_LABEL_CONTROLr 11947
#define EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr 11948
#define EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACKr 11949
#define EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTRr 11950
#define EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACKr 11951
#define EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTRr 11952
#define EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACKr 11953
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROLr 11954
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUSr 11955
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_INTRr 11956
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_NACKr 11957
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTRr 11958
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACKr 11959
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PDA_CTRLr 11960
#define EGR_MP_GROUP_HASH_CONTROLr 11961
#define EGR_MP_GROUP_PARITY_STATUS_INTR_0r 11962
#define EGR_MP_GROUP_PARITY_STATUS_INTR_1r 11963
#define EGR_MP_GROUP_PARITY_STATUS_NACK_0r 11964
#define EGR_MP_GROUP_PARITY_STATUS_NACK_1r 11965
#define EGR_MTUr 11966
#define EGR_MTU_SIZEr 11967
#define EGR_NEXT_HOP_PARITY_CONTROLr 11968
#define EGR_NEXT_HOP_PARITY_STATUSr 11969
#define EGR_NIV_CONFIGr 11970
#define EGR_NIV_ETHERTYPEr 11971
#define EGR_NIV_ETHERTYPE_2r 11972
#define EGR_OAM_CONTROLr 11973
#define EGR_OAM_C_INTERFACE_DROP_CONTROL_64r 11974
#define EGR_OAM_DVP_INTERFACE_DROP_CONTROL_64r 11975
#define EGR_OAM_ERROR_CONTROLr 11976
#define EGR_OAM_LM_CNG_CONTROLr 11977
#define EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr 11978
#define EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_NACKr 11979
#define EGR_OAM_LM_COUNTERS_1_PARITY_STATUS_INTRr 11980
#define EGR_OAM_LM_COUNTERS_1_PARITY_STATUS_NACKr 11981
#define EGR_OAM_PORT_INTERFACE_DROP_CONTROL_64r 11982
#define EGR_OAM_S_C_INTERFACE_DROP_CONTROL_64r 11983
#define EGR_OAM_S_INTERFACE_DROP_CONTROL_64r 11984
#define EGR_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr 11985
#define EGR_OLP_VLANr 11986
#define EGR_OUTER_TPIDr 11987
#define EGR_OUTER_TPID_0r 11988
#define EGR_OUTER_TPID_1r 11989
#define EGR_OUTER_TPID_2r 11990
#define EGR_OUTER_TPID_3r 11991
#define EGR_PCP_DE_MAPPING_PARITY_STATUS_INTRr 11992
#define EGR_PCP_DE_MAPPING_PARITY_STATUS_NACKr 11993
#define EGR_PERQ_COUNTER_PARITY_CONTROLr 11994
#define EGR_PERQ_COUNTER_PARITY_STATUSr 11995
#define EGR_PERQ_XMT_COUNTERSr 11996
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_INTRr 11997
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_NACKr 11998
#define EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_INTRr 11999
#define EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_NACKr 12000
#define EGR_PERQ_XMT_COUNTERS_STATUS_INTRr 12001
#define EGR_PERQ_XMT_COUNTERS_STATUS_NACKr 12002
#define EGR_PERQ_XMT_COUNTER_ECC_STATUSr 12003
#define EGR_PE_ETHERTYPEr 12004
#define EGR_PE_ETHERTYPE_2r 12005
#define EGR_PKT_MODS_CONTROLr 12006
#define EGR_PORTr 12007
#define EGR_PORT_1r 12008
#define EGR_PORT_64r 12009
#define EGR_PORT_BUFFER_CLK_SHUTDOWNr 12010
#define EGR_PORT_BUFFER_SFT_RESETr 12011
#define EGR_PORT_L3UC_MODSr 12012
#define EGR_PORT_MODEr 12013
#define EGR_PORT_PARITY_STATUS_INTRr 12014
#define EGR_PORT_PARITY_STATUS_NACKr 12015
#define EGR_PORT_REQUESTSr 12016
#define EGR_PORT_TO_NHI_MAPPINGr 12017
#define EGR_PRI_CNG_MAP_PARITY_STATUS_INTRr 12018
#define EGR_PRI_CNG_MAP_PARITY_STATUS_NACKr 12019
#define EGR_PVLAN_EPORT_CONTROLr 12020
#define EGR_PW_INIT_COUNTERS_PARITY_CONTROLr 12021
#define EGR_PW_INIT_COUNTERS_PARITY_STATUSr 12022
#define EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTRr 12023
#define EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACKr 12024
#define EGR_QCN_CNM_CONTROL_1r 12025
#define EGR_QCN_CNM_CONTROL_2r 12026
#define EGR_QCN_CNM_ETHERTYPEr 12027
#define EGR_QCN_CNM_LBMH_CONTROLr 12028
#define EGR_QCN_CNTAG_ETHERTYPEr 12029
#define EGR_QCN_CNTAG_ETHERTYPE_2r 12030
#define EGR_QUEUE_TO_PP_PORT_MAP_PARITY_STATUS_INTRr 12031
#define EGR_QUEUE_TO_PP_PORT_MAP_PARITY_STATUS_NACKr 12032
#define EGR_Q_BEGINr 12033
#define EGR_Q_ENDr 12034
#define EGR_RESI_BUFFER_STATUS_INTRr 12035
#define EGR_RSPAN_VLAN_TAGr 12036
#define EGR_SBS_CONTROLr 12037
#define EGR_SD_TAG_CONTROLr 12038
#define EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr 12039
#define EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr 12040
#define EGR_SERVICE_COUNTER_TABLE_STATUS_INTRr 12041
#define EGR_SERVICE_COUNTER_TABLE_STATUS_NACKr 12042
#define EGR_SER_FIFO_CTRLr 12043
#define EGR_SER_FIFO_STATUSr 12044
#define EGR_SF_SRC_MODID_CHECKr 12045
#define EGR_SF_SRC_MODID_CHECK_PARITY_STATUS_INTRr 12046
#define EGR_SF_SRC_MODID_CHECK_PARITY_STATUS_NACKr 12047
#define EGR_SHAPING_CONTROLr 12048
#define EGR_SPARE_REG0r 12049
#define EGR_SRC_PORTr 12050
#define EGR_START_XMIT_AFTER_MOP_ARRIVALr 12051
#define EGR_STATS_COUNTER_ECC_STATUSr 12052
#define EGR_STATS_COUNTER_TABLE_PARITY_STATUSr 12053
#define EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr 12054
#define EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACKr 12055
#define EGR_STATS_COUNTER_TABLE_STATUS_INTRr 12056
#define EGR_STATS_COUNTER_TABLE_STATUS_NACKr 12057
#define EGR_SYS_RSVD_VIDr 12058
#define EGR_TDM_ERRr 12059
#define EGR_TRILL_HEADER_ATTRIBUTESr 12060
#define EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr 12061
#define EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr 12062
#define EGR_TRILL_TX_PKTSr 12063
#define EGR_TUNNEL_CONTROLr 12064
#define EGR_TUNNEL_ID_MASKr 12065
#define EGR_TUNNEL_PIMDR1_CFG0r 12066
#define EGR_TUNNEL_PIMDR1_CFG1r 12067
#define EGR_TUNNEL_PIMDR2_CFG0r 12068
#define EGR_TUNNEL_PIMDR2_CFG1r 12069
#define EGR_VFI_PARITY_STATUS_INTRr 12070
#define EGR_VFI_PARITY_STATUS_NACKr 12071
#define EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr 12072
#define EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr 12073
#define EGR_VINTF_COUNTER_TABLE_STATUS_INTRr 12074
#define EGR_VINTF_COUNTER_TABLE_STATUS_NACKr 12075
#define EGR_VLAN_CONTROL_1r 12076
#define EGR_VLAN_CONTROL_2r 12077
#define EGR_VLAN_CONTROL_3r 12078
#define EGR_VLAN_CONTROL_1_PARITY_STATUS_INTRr 12079
#define EGR_VLAN_CONTROL_1_PARITY_STATUS_NACKr 12080
#define EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPINGr 12081
#define EGR_VLAN_PARITY_CONTROLr 12082
#define EGR_VLAN_PARITY_STATUSr 12083
#define EGR_VLAN_PARITY_STATUS_INTRr 12084
#define EGR_VLAN_PARITY_STATUS_NACKr 12085
#define EGR_VLAN_PDA_CTRLr 12086
#define EGR_VLAN_RAM_CONTROL_1r 12087
#define EGR_VLAN_RAM_CONTROL_2r 12088
#define EGR_VLAN_RAM_CONTROL_3r 12089
#define EGR_VLAN_RAM_CONTROL_4r 12090
#define EGR_VLAN_RAM_CONTROL_DCMr 12091
#define EGR_VLAN_RAM_CONTROL_PDAHr 12092
#define EGR_VLAN_RAM_CONTROL_PMr 12093
#define EGR_VLAN_RAM_CONTROL_STBYr 12094
#define EGR_VLAN_SER_CONTROLr 12095
#define EGR_VLAN_STG_ADDR_MASKr 12096
#define EGR_VLAN_STG_PARITY_CONTROLr 12097
#define EGR_VLAN_STG_PARITY_STATUSr 12098
#define EGR_VLAN_STG_PARITY_STATUS_INTRr 12099
#define EGR_VLAN_STG_PARITY_STATUS_NACKr 12100
#define EGR_VLAN_TABLE_PARITY_CONTROLr 12101
#define EGR_VLAN_TABLE_PARITY_STATUSr 12102
#define EGR_VLAN_XLATE_CONTROLr 12103
#define EGR_VLAN_XLATE_HASH_CONTROLr 12104
#define EGR_VLAN_XLATE_PARITY_CONTROLr 12105
#define EGR_VLAN_XLATE_PARITY_STATUSr 12106
#define EGR_VLAN_XLATE_PARITY_STATUS_0r 12107
#define EGR_VLAN_XLATE_PARITY_STATUS_1r 12108
#define EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r 12109
#define EGR_VLAN_XLATE_PARITY_STATUS_INTR_1r 12110
#define EGR_VLAN_XLATE_PARITY_STATUS_NACK_0r 12111
#define EGR_VLAN_XLATE_PARITY_STATUS_NACK_1r 12112
#define EGR_VP_VLAN_MEMBERSHIP_HASH_CONTROLr 12113
#define EGR_VXLAN_CONTROLr 12114
#define EGR_VXLT_CAM_BIST_CONFIGr 12115
#define EGR_VXLT_CAM_BIST_CONTROLr 12116
#define EGR_VXLT_CAM_BIST_DBG_DATAr 12117
#define EGR_VXLT_CAM_BIST_S10_STATUSr 12118
#define EGR_VXLT_CAM_BIST_S2_STATUSr 12119
#define EGR_VXLT_CAM_BIST_S3_STATUSr 12120
#define EGR_VXLT_CAM_BIST_S5_STATUSr 12121
#define EGR_VXLT_CAM_BIST_S6_STATUSr 12122
#define EGR_VXLT_CAM_BIST_S8_STATUSr 12123
#define EGR_VXLT_CAM_BIST_STATUSr 12124
#define EGR_VXLT_CAM_CONTROLr 12125
#define EGR_WESP_PROTO_CONTROLr 12126
#define EGR_WLAN_DVP_PARITY_STATUS_INTRr 12127
#define EGR_WLAN_DVP_PARITY_STATUS_NACKr 12128
#define EGR_XLP0_BUFFER_STATUS_INTRr 12129
#define EGR_XLP1_BUFFER_STATUS_INTRr 12130
#define EGR_XLP2_BUFFER_STATUS_INTRr 12131
#define EGR_XLP3_BUFFER_STATUS_INTRr 12132
#define EGR_XLP4_BUFFER_STATUS_INTRr 12133
#define EGR_XLP5_BUFFER_STATUS_INTRr 12134
#define EGR_XLP6_BUFFER_STATUS_INTRr 12135
#define EGR_XLP7_BUFFER_STATUS_INTRr 12136
#define EGR_XLP8_BUFFER_STATUS_INTRr 12137
#define EGR_XLPORT_BUFFER_SFT_RESET_0r 12138
#define EGR_XLPORT_BUFFER_SFT_RESET_1r 12139
#define EGR_XLPORT_BUFFER_SFT_RESET_0_Xr 12140
#define EGR_XLPORT_BUFFER_SFT_RESET_0_Yr 12141
#define EGR_XLPORT_BUFFER_SFT_RESET_1_Xr 12142
#define EGR_XLPORT_BUFFER_SFT_RESET_1_Yr 12143
#define EGR_XP0_DBITS_PARITY_STATUSr 12144
#define EGR_XP1_DBITS_PARITY_STATUSr 12145
#define EGR_XP2_DBITS_PARITY_STATUSr 12146
#define EGR_XP3_DBITS_PARITY_STATUSr 12147
#define EGR_XP4_DBITS_PARITY_STATUSr 12148
#define EGR_XP5_DBITS_PARITY_STATUSr 12149
#define EGR_XP6_DBITS_PARITY_STATUSr 12150
#define EGR_XP7_DBITS_PARITY_STATUSr 12151
#define EGR_XQ0_BUFFER_STATUS_INTRr 12152
#define EGR_XQ0_DBUF_PARITY_CONTROLr 12153
#define EGR_XQ0_DBUF_PARITY_STATUSr 12154
#define EGR_XQ0_PFC_CONTROLr 12155
#define EGR_XQ1_BUFFER_STATUS_INTRr 12156
#define EGR_XQ1_DBUF_PARITY_CONTROLr 12157
#define EGR_XQ1_DBUF_PARITY_STATUSr 12158
#define EGR_XQ1_PFC_CONTROLr 12159
#define EGR_XQ2_BUFFER_STATUS_INTRr 12160
#define EGR_XQ2_DBUF_PARITY_CONTROLr 12161
#define EGR_XQ2_DBUF_PARITY_STATUSr 12162
#define EGR_XQ2_PFC_CONTROLr 12163
#define EGR_XQ3_BUFFER_STATUS_INTRr 12164
#define EGR_XQ3_DBUF_PARITY_CONTROLr 12165
#define EGR_XQ3_DBUF_PARITY_STATUSr 12166
#define EGR_XQ3_PFC_CONTROLr 12167
#define EGR_XQ4_BUFFER_STATUS_INTRr 12168
#define EGR_XQ4_PFC_CONTROLr 12169
#define EGR_XQ5_BUFFER_STATUS_INTRr 12170
#define EGR_XQ5_PFC_CONTROLr 12171
#define EGR_XQ6_BUFFER_STATUS_INTRr 12172
#define EGR_XQ6_PFC_CONTROLr 12173
#define EGR_XQ7_BUFFER_STATUS_INTRr 12174
#define EGR_XQ7_PFC_CONTROLr 12175
#define EHCPM_RAM_DBGCTRLr 12176
#define EHG_RX_CONTROLr 12177
#define EHG_RX_PKT_DROPr 12178
#define EHG_TPIDr 12179
#define EHG_TX_CONTROLr 12180
#define EHG_TX_IPV4IDr 12181
#define EHPDISCARDPACKETCOUNTERr 12182
#define EHPGENERALSETTINGSr 12183
#define EHPMULTICASTHIGHPACKETCOUNTERr 12184
#define EHPMULTICASTLOWPACKETCOUNTERr 12185
#define EHPUNICASTPACKETCOUNTERr 12186
#define EL3_RAM_CONTROLr 12187
#define EL3_RAM_DBGCTRLr 12188
#define EL3_TM_REG_1r 12189
#define ELKCFGr 12190
#define EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr 12191
#define EMC_CFGr 12192
#define EMC_CI_FULL_STATUS_DEBUGr 12193
#define EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr 12194
#define EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr 12195
#define EMC_CSDB_2_BUFFER_PAR_STATUS_DEBUGr 12196
#define EMC_CSDB_3_BUFFER_PAR_STATUS_DEBUGr 12197
#define EMC_CSDB_4_BUFFER_PAR_STATUS_DEBUGr 12198
#define EMC_CSDB_5_BUFFER_PAR_STATUS_DEBUGr 12199
#define EMC_CSDB_MEM_DEBUGr 12200
#define EMC_ECC_DEBUGr 12201
#define EMC_ECC_DEBUG_0r 12202
#define EMC_ECC_DEBUG_1r 12203
#define EMC_ERRB_0_BUFFER_ECC_STATUS_DEBUGr 12204
#define EMC_ERRB_0_BUFFER_FILL_LEVEL_DEBUGr 12205
#define EMC_ERRB_0_BUFFER_WATERMARK_DEBUGr 12206
#define EMC_ERRB_0_MEM_DEBUGr 12207
#define EMC_ERRB_1_BUFFER_ECC_STATUS_DEBUGr 12208
#define EMC_ERRB_1_BUFFER_FILL_LEVEL_DEBUGr 12209
#define EMC_ERRB_1_BUFFER_WATERMARK_DEBUGr 12210
#define EMC_ERRB_1_MEM_DEBUGr 12211
#define EMC_ERRB_BUFFER_ECC_STATUS_DEBUGr 12212
#define EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr 12213
#define EMC_ERRB_BUFFER_WATERMARK_DEBUGr 12214
#define EMC_ERRB_FIFO_NFULL_THRESHOLDr 12215
#define EMC_ERRB_MEM_DEBUGr 12216
#define EMC_ERRORr 12217
#define EMC_ERROR_0r 12218
#define EMC_ERROR_1r 12219
#define EMC_ERROR_2r 12220
#define EMC_ERROR_3r 12221
#define EMC_ERROR_MASK_0r 12222
#define EMC_ERROR_MASK_1r 12223
#define EMC_ERROR_MASK_2r 12224
#define EMC_ERROR_MASK_3r 12225
#define EMC_EWRB_0_BUFFER_0_ECC_STATUS_DEBUGr 12226
#define EMC_EWRB_0_BUFFER_1_ECC_STATUS_DEBUGr 12227
#define EMC_EWRB_0_BUFFER_FILL_LEVEL_DEBUGr 12228
#define EMC_EWRB_0_BUFFER_WATERMARK_DEBUGr 12229
#define EMC_EWRB_0_MEM_DEBUGr 12230
#define EMC_EWRB_1_BUFFER_0_ECC_STATUS_DEBUGr 12231
#define EMC_EWRB_1_BUFFER_1_ECC_STATUS_DEBUGr 12232
#define EMC_EWRB_1_BUFFER_FILL_LEVEL_DEBUGr 12233
#define EMC_EWRB_1_BUFFER_WATERMARK_DEBUGr 12234
#define EMC_EWRB_1_MEM_DEBUGr 12235
#define EMC_EWRB_BUFFER_0_ECC_STATUS_DEBUGr 12236
#define EMC_EWRB_BUFFER_1_ECC_STATUS_DEBUGr 12237
#define EMC_EWRB_BUFFER_FILL_LEVEL_DEBUGr 12238
#define EMC_EWRB_BUFFER_WATERMARK_DEBUGr 12239
#define EMC_EWRB_FIFO_NFULL_THRESHOLDr 12240
#define EMC_EWRB_MEM_DEBUGr 12241
#define EMC_FREE_POOL_SIZESr 12242
#define EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr 12243
#define EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr 12244
#define EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr 12245
#define EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr 12246
#define EMC_IRRB_BUFFER_WATERMARK_DEBUGr 12247
#define EMC_IRRB_THRESHOLDSr 12248
#define EMC_IWRB_BUFFER_ECC_STATUS_DEBUGr 12249
#define EMC_IWRB_BUFFER_FILL_LEVEL_DEBUGr 12250
#define EMC_IWRB_BUFFER_WATERMARK_DEBUGr 12251
#define EMC_IWRB_MEM_DEBUGr 12252
#define EMC_IWRB_SIZEr 12253
#define EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr 12254
#define EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr 12255
#define EMC_RFCQ_BUFFER_WATERMARK_DEBUGr 12256
#define EMC_RFCQ_MEM_DEBUGr 12257
#define EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr 12258
#define EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr 12259
#define EMC_RSFP_MEM_DEBUGr 12260
#define EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr 12261
#define EMC_SWAT_MEM_DEBUGr 12262
#define EMC_TO_CI0_RD_REQ_COUNT_DEBUGr 12263
#define EMC_TO_CI0_WR_REQ_COUNT_DEBUGr 12264
#define EMC_TO_CI1_RD_REQ_COUNT_DEBUGr 12265
#define EMC_TO_CI1_WR_REQ_COUNT_DEBUGr 12266
#define EMC_TO_CI2_RD_REQ_COUNT_DEBUGr 12267
#define EMC_TO_CI2_WR_REQ_COUNT_DEBUGr 12268
#define EMC_TO_CI3_RD_REQ_COUNT_DEBUGr 12269
#define EMC_TO_CI3_WR_REQ_COUNT_DEBUGr 12270
#define EMC_TO_CI4_RD_REQ_COUNT_DEBUGr 12271
#define EMC_TO_CI4_WR_REQ_COUNT_DEBUGr 12272
#define EMC_TO_CI5_RD_REQ_COUNT_DEBUGr 12273
#define EMC_TO_CI5_WR_REQ_COUNT_DEBUGr 12274
#define EMC_WCMT_BUFFER_ECC_STATUS_DEBUGr 12275
#define EMC_WCMT_MEM_DEBUGr 12276
#define EMC_WLCT0_LOWER_A_BUFFER_ECC_STATUS_DEBUGr 12277
#define EMC_WLCT0_LOWER_B_BUFFER_ECC_STATUS_DEBUGr 12278
#define EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_ECC_STATUS_DEBUGr 12279
#define EMC_WLCT0_UPPER_A_BUFFER_ECC_STATUS_DEBUGr 12280
#define EMC_WLCT0_UPPER_B_BUFFER_ECC_STATUS_DEBUGr 12281
#define EMC_WLCT1_LOWER_A_BUFFER_ECC_STATUS_DEBUGr 12282
#define EMC_WLCT1_LOWER_B_BUFFER_ECC_STATUS_DEBUGr 12283
#define EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_ECC_STATUS_DEBUGr 12284
#define EMC_WLCT1_UPPER_A_BUFFER_ECC_STATUS_DEBUGr 12285
#define EMC_WLCT1_UPPER_B_BUFFER_ECC_STATUS_DEBUGr 12286
#define EMC_WLCT2_LOWER_A_BUFFER_ECC_STATUS_DEBUGr 12287
#define EMC_WLCT2_LOWER_B_BUFFER_ECC_STATUS_DEBUGr 12288
#define EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_ECC_STATUS_DEBUGr 12289
#define EMC_WLCT2_UPPER_A_BUFFER_ECC_STATUS_DEBUGr 12290
#define EMC_WLCT2_UPPER_B_BUFFER_ECC_STATUS_DEBUGr 12291
#define EMC_WLCT_MEM_DEBUGr 12292
#define EMC_WLCT_MERGED_RETURN_WTAG_FIFO_MEM_DEBUGr 12293
#define EMC_WLCT_MERGED_RETURN_WTAG_FIFO_NFULL_THRESHOLDr 12294
#define EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr 12295
#define EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr 12296
#define EMC_WTFP_MEM_DEBUGr 12297
#define EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr 12298
#define EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr 12299
#define EMC_WTOQ_MEM_DEBUGr 12300
#define EMIRROR_CONTROLr 12301
#define EMIRROR_CONTROL1r 12302
#define EMIRROR_CONTROL1_64r 12303
#define EMIRROR_CONTROL1_PARITY_CONTROLr 12304
#define EMIRROR_CONTROL1_PARITY_STATUS_INTRr 12305
#define EMIRROR_CONTROL1_PARITY_STATUS_NACKr 12306
#define EMIRROR_CONTROL2_64r 12307
#define EMIRROR_CONTROL2_PARITY_CONTROLr 12308
#define EMIRROR_CONTROL2_PARITY_STATUS_INTRr 12309
#define EMIRROR_CONTROL2_PARITY_STATUS_NACKr 12310
#define EMIRROR_CONTROL3_64r 12311
#define EMIRROR_CONTROL3_PARITY_CONTROLr 12312
#define EMIRROR_CONTROL3_PARITY_STATUS_INTRr 12313
#define EMIRROR_CONTROL3_PARITY_STATUS_NACKr 12314
#define EMIRROR_CONTROL_64r 12315
#define EMIRROR_CONTROL_HIr 12316
#define EMIRROR_CONTROL_PARITY_CONTROLr 12317
#define EMIRROR_CONTROL_PARITY_STATUS_INTRr 12318
#define EMIRROR_CONTROL_PARITY_STATUS_NACKr 12319
#define EMMU_FUSE_DEBUG0r 12320
#define EMMU_FUSE_DEBUG1r 12321
#define EMMU_FUSE_DEBUG2r 12322
#define EMPTYDQCQIDr 12323
#define ENABLEREGISTERr 12324
#define ENABLE_INTERLAKENr 12325
#define ENDIANMODEr 12326
#define ENDPOINT_QUEUE_MAP_HASH_CONTROLr 12327
#define ENHANCED_HASHING_CONTROLr 12328
#define ENQPKTCNTr 12329
#define ENQUEUEBYTECOUNTERr 12330
#define ENQUEUEPACKETCOUNTERr 12331
#define ENQ_ASF_ERRORr 12332
#define ENQ_ASF_HS_OVERSUB_ENr 12333
#define ENQ_ASF_MASKr 12334
#define ENQ_CONFIGr 12335
#define ENQ_CTRL_PKT_MODEr 12336
#define ENQ_IPMCGRP_TBL_PARITYERRORPTRr 12337
#define ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr 12338
#define ENQ_IP_PKT_MONr 12339
#define ENQ_PRI_TO_RQE_CPU_HI_QUEUE_MAPPINGr 12340
#define ENQ_PRI_TO_RQE_CPU_LO_QUEUE_MAPPINGr 12341
#define ENQ_PRI_TO_RQE_MIRROR_QUEUE_MAPPINGr 12342
#define EPC_LINK_BMAPr 12343
#define EPC_LINK_BMAP_64r 12344
#define EPC_LINK_BMAP_HIr 12345
#define EPEBYTESCOUNTERr 12346
#define EPEPACKETCOUNTERr 12347
#define EPNI_ACCEPTABLE_FRAME_TYPEr 12348
#define EPNI_AUXILIARY_DATA_TABLEr 12349
#define EPNI_BSAr 12350
#define EPNI_CFG_48_BITS_1588_TS_ENABLEr 12351
#define EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_1r 12352
#define EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_2r 12353
#define EPNI_CFG_DC_OVERLAYr 12354
#define EPNI_CFG_ENABLE_DSCP_MARKINGr 12355
#define EPNI_CFG_ENABLE_ETAGr 12356
#define EPNI_CFG_ENABLE_FILTERING_PER_FWD_CODEr 12357
#define EPNI_CFG_EVE_ETAG_FORMATr 12358
#define EPNI_CFG_GRE_ETHERTYPE_ETHERNETr 12359
#define EPNI_CFG_GRE_ETHERTYPE_IPr 12360
#define EPNI_CFG_KEEP_ING_ECIDr 12361
#define EPNI_CFG_MARKING_DP_MAPr 12362
#define EPNI_CFG_NATIVE_ETHERNET_COMPENSATIONr 12363
#define EPNI_CFG_OUTER_TAGr 12364
#define EPNI_CFG_SCHEDULER_PKT_SZ_COMP_ENABLEr 12365
#define EPNI_CFG_TRILL_NICKNAME_BRIDGINGr 12366
#define EPNI_CFG_TRILL_NICKNAME_ROUTINGr 12367
#define EPNI_CFG_VXLAN_UDP_FIELDSr 12368
#define EPNI_CHECK_BW_TO_PACKET_DESCRIPTORr 12369
#define EPNI_CMICM_CREDITS_ON_INITr 12370
#define EPNI_CONFIGURES_EGRESS_INTERFACESr 12371
#define EPNI_COUNTER_0_BASEr 12372
#define EPNI_COUNTER_1_BASEr 12373
#define EPNI_COUNTER_OUT_LIF_RANGE_0r 12374
#define EPNI_COUNTER_OUT_LIF_RANGE_1r 12375
#define EPNI_COUNTER_PORT_TMr 12376
#define EPNI_DBG_COMMANDr 12377
#define EPNI_DBG_DATAr 12378
#define EPNI_DEFAULT_AC_ENTRYr 12379
#define EPNI_ECCCORECCTIONDISABLEr 12380
#define EPNI_ECCINTREGr 12381
#define EPNI_ECCINTREGMASKr 12382
#define EPNI_ECC_1B_ERR_CNTr 12383
#define EPNI_ECC_2B_ERR_CNTr 12384
#define EPNI_ECC_ERR_1B_INITIATEr 12385
#define EPNI_ECC_ERR_1B_MONITOR_MEM_MASKr 12386
#define EPNI_ECC_ERR_2B_INITIATEr 12387
#define EPNI_ECC_ERR_2B_MONITOR_MEM_MASKr 12388
#define EPNI_ECC_INTERRUPT_REGISTERr 12389
#define EPNI_ECC_INTERRUPT_REGISTER_MASKr 12390
#define EPNI_ECC_INTERRUPT_REGISTER_TESTr 12391
#define EPNI_ECN_IP_MAPr 12392
#define EPNI_ECN_MPLS_MAPr 12393
#define EPNI_ECN_REMARKr 12394
#define EPNI_EEDB_OUTLIF_ACCESSr 12395
#define EPNI_EEDB_OUTLIF_BASEr 12396
#define EPNI_EGRESSINTERFACENOFRAGMENTATIONMODECONFIGURATIONr 12397
#define EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATIONr 12398
#define EPNI_ENABLE_DYNAMIC_MEMORY_ACCESSr 12399
#define EPNI_ENTROPY_LABEL_MSBSr 12400
#define EPNI_EPE_BYTES_COUNTERr 12401
#define EPNI_EPE_DISCARDED_PACKETS_COUNTERr 12402
#define EPNI_EPE_PACKET_COUNTERr 12403
#define EPNI_ERROR_INITIATION_DATAr 12404
#define EPNI_ESEM_CAM_ENTRIES_COUNTERr 12405
#define EPNI_ESEM_DIAGNOSTICSr 12406
#define EPNI_ESEM_DIAGNOSTICS_ACCESSED_MODEr 12407
#define EPNI_ESEM_DIAGNOSTICS_INDEXr 12408
#define EPNI_ESEM_DIAGNOSTICS_KEYr 12409
#define EPNI_ESEM_DIAGNOSTICS_LOOKUP_RESULTr 12410
#define EPNI_ESEM_DIAGNOSTICS_READ_RESULTr 12411
#define EPNI_ESEM_ENTRIES_COUNTERr 12412
#define EPNI_ESEM_ERROR_CAM_TABLE_FULL_COUNTERr 12413
#define EPNI_ESEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr 12414
#define EPNI_ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr 12415
#define EPNI_ESEM_ERROR_TABLE_COHERENCY_COUNTERr 12416
#define EPNI_ESEM_GENERAL_EM_CONFIGURATION_REGISTERr 12417
#define EPNI_ESEM_INTERRUPT_MASK_REGISTER_ONEr 12418
#define EPNI_ESEM_INTERRUPT_REGISTER_ONEr 12419
#define EPNI_ESEM_INTERRUPT_REGISTER_ONE_TESTr 12420
#define EPNI_ESEM_KEY_TABLE_ENTRY_LIMITr 12421
#define EPNI_ESEM_LAST_LOOKUPr 12422
#define EPNI_ESEM_LOOKUP_ARBITER_LOOKUP_COUNTERr 12423
#define EPNI_ESEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr 12424
#define EPNI_ESEM_MANAGEMENT_UNIT_FAILUREr 12425
#define EPNI_ESEM_REQUESTS_COUNTERr 12426
#define EPNI_ESEM_RESET_STATUS_REGISTERr 12427
#define EPNI_ESEM_WARNING_INSERTED_EXISTING_COUNTERr 12428
#define EPNI_ETHERNET_IPr 12429
#define EPNI_ETHERNET_TYPESr 12430
#define EPNI_ETHERTYPE_CUSTOMr 12431
#define EPNI_ETHERTYPE_DEFAULTr 12432
#define EPNI_FALL_BACK_TO_BRIDGE_VLAN_COMMANDSr 12433
#define EPNI_FHEI_MPLS_COMMANDr 12434
#define EPNI_GLOBAL_CONFIGr 12435
#define EPNI_GTIMERCONFIGr 12436
#define EPNI_GTIMERCONFIGCONTr 12437
#define EPNI_GTIMERCONFIGURATIONr 12438
#define EPNI_GTIMERTRIGGERr 12439
#define EPNI_GTIMER_CONFIGr 12440
#define EPNI_GTIMER_CONFIGURATIONr 12441
#define EPNI_GTIMER_CONFIG_CONTr 12442
#define EPNI_GTIMER_TRIGGERr 12443
#define EPNI_HEADER_EDITING_SIZEr 12444
#define EPNI_IEEE_1588r 12445
#define EPNI_IEEE_1588_TS_MSB_COUNTERr 12446
#define EPNI_INDIRECTCOMMANDr 12447
#define EPNI_INDIRECTCOMMANDADDRESSr 12448
#define EPNI_INDIRECTCOMMANDDATAINCREMENTr 12449
#define EPNI_INDIRECTCOMMANDRDDATA_0r 12450
#define EPNI_INDIRECTCOMMANDRDDATA_1r 12451
#define EPNI_INDIRECTCOMMANDRDDATA_2r 12452
#define EPNI_INDIRECTCOMMANDRDDATA_3r 12453
#define EPNI_INDIRECTCOMMANDRDDATA_4r 12454
#define EPNI_INDIRECTCOMMANDWRDATA_0r 12455
#define EPNI_INDIRECTCOMMANDWRDATA_1r 12456
#define EPNI_INDIRECTCOMMANDWRDATA_2r 12457
#define EPNI_INDIRECTCOMMANDWRDATA_3r 12458
#define EPNI_INDIRECTCOMMANDWRDATA_4r 12459
#define EPNI_INDIRECT_COMMANDr 12460
#define EPNI_INDIRECT_COMMAND_ADDRESSr 12461
#define EPNI_INDIRECT_COMMAND_DATA_INCREMENTr 12462
#define EPNI_INDIRECT_COMMAND_RD_DATAr 12463
#define EPNI_INDIRECT_COMMAND_WR_DATAr 12464
#define EPNI_INDIRECT_WR_MASKr 12465
#define EPNI_INIT_TXI_CONFIGr 12466
#define EPNI_INTERRUPTMASKREGISTERr 12467
#define EPNI_INTERRUPTREGISTERr 12468
#define EPNI_INTERRUPT_MASK_REGISTERr 12469
#define EPNI_INTERRUPT_REGISTERr 12470
#define EPNI_INTERRUPT_REGISTER_TESTr 12471
#define EPNI_INVALID_OUTLIFr 12472
#define EPNI_IPV4_EXP_TO_TOS_MAPr 12473
#define EPNI_IPV4_SIPr 12474
#define EPNI_IPV4_SIP_ROUTINGr 12475
#define EPNI_IPV4_SIZE_WITH_ETH_IP_KEYr 12476
#define EPNI_IPV4_SIZE_WITH_GRE_4_KEYr 12477
#define EPNI_IPV4_SIZE_WITH_GRE_8_KEYr 12478
#define EPNI_IPV4_TOSr 12479
#define EPNI_IPV4_TOS_MODELr 12480
#define EPNI_IPV4_TOS_TO_FLAGSr 12481
#define EPNI_IPV4_TTLr 12482
#define EPNI_IPV4_TTL_MODELr 12483
#define EPNI_IPV4_TUNNEL_REMARKr 12484
#define EPNI_IPV4_UNKNOWN_HEADER_CODE_CFGr 12485
#define EPNI_IPV6_EXP_TO_TC_MAPr 12486
#define EPNI_IP_PROTOCOL_CUSTOMr 12487
#define EPNI_IP_PROTOCOL_GREr 12488
#define EPNI_ITAG_TC_DP_MAPr 12489
#define EPNI_LINK_FILTER_ENABLEr 12490
#define EPNI_MASK_CHECK_BW_TO_PACKET_DESCRIPTORr 12491
#define EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr 12492
#define EPNI_MIRROR_CHANNELr 12493
#define EPNI_MIRROR_VID_REGr 12494
#define EPNI_MIRR_FIFO_CONFIGURATIONr 12495
#define EPNI_MPLS_CONTROL_WORDr 12496
#define EPNI_MTUr 12497
#define EPNI_MY_MACr 12498
#define EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr 12499
#define EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr 12500
#define EPNI_OAM_INVALID_LIFr 12501
#define EPNI_OAM_PROCESS_MAPr 12502
#define EPNI_OFP2TDMMAP_0r 12503
#define EPNI_OFP2TDMMAP_1r 12504
#define EPNI_OUTLIF_MSB_MAPPEDr 12505
#define EPNI_OUTLIF_MSB_MAPPED_SHIFTr 12506
#define EPNI_PACKET_HAS_OUTER_VIDr 12507
#define EPNI_PARITY_ERR_CNTr 12508
#define EPNI_PAR_ERR_INITIATEr 12509
#define EPNI_PAR_ERR_MEM_MASKr 12510
#define EPNI_PCP_DEI_PROFILEr 12511
#define EPNI_PETRAB_EEIr 12512
#define EPNI_PETRAB_EEI_MPLS_MAPr 12513
#define EPNI_PETRAB_FHEI_SIZE_MAPr 12514
#define EPNI_PETRAB_LEARN_ASD_TYPE_MAPr 12515
#define EPNI_PMC_PARITY_ENr 12516
#define EPNI_PP_CONFIGr 12517
#define EPNI_PP_INT_REGr 12518
#define EPNI_PP_INT_REG_MASKr 12519
#define EPNI_PP_INT_REG_TESTr 12520
#define EPNI_REG_0085r 12521
#define EPNI_REG_0090r 12522
#define EPNI_REG_0091r 12523
#define EPNI_REG_0092r 12524
#define EPNI_REG_0093r 12525
#define EPNI_REG_00AFr 12526
#define EPNI_REG_00C1r 12527
#define EPNI_REG_00CFr 12528
#define EPNI_REG_00D0r 12529
#define EPNI_REG_00D2r 12530
#define EPNI_REG_00D3r 12531
#define EPNI_REG_00D4r 12532
#define EPNI_REG_00D5r 12533
#define EPNI_REG_00D6r 12534
#define EPNI_REG_00DAr 12535
#define EPNI_REG_00DCr 12536
#define EPNI_REG_01A1r 12537
#define EPNI_REG_01AFr 12538
#define EPNI_REMARK_PROFILE_CONFIGURATIONr 12539
#define EPNI_SBUS_BROADCAST_IDr 12540
#define EPNI_SBUS_LAST_IN_CHAINr 12541
#define EPNI_STATISTICS_REPORTING_CONFIGURATIONr 12542
#define EPNI_SYSTEM_HEADERS_FORMAT_CODEr 12543
#define EPNI_SYSTEM_HEADERS_VALUE_1_OFFSETr 12544
#define EPNI_SYSTEM_HEADERS_VALUE_2_OFFSETr 12545
#define EPNI_TDM_EN_CRC_PER_PORTr 12546
#define EPNI_TDM_EPE_CONFIGURATIONr 12547
#define EPNI_TERMINATE_HEADERr 12548
#define EPNI_TPID_PROFILESr 12549
#define EPNI_TRILLCONFIGr 12550
#define EPNI_TRILL_CONFIGr 12551
#define EPNI_TTL_DECREMENT_ENABLEr 12552
#define EP_BISRr 12553
#define EP_BUFFER_WATER_MARKr 12554
#define EP_CLASS_RESOLUTION_ECC_STATUSr 12555
#define EP_CM_BUFFER_ECC_STATUSr 12556
#define EP_CONFIGr 12557
#define EP_DATAPATH_INTR_ENABLEr 12558
#define EP_DEBUGr 12559
#define EP_DEST_PORT_MAP_ECC_STATUSr 12560
#define EP_DROP_STICKYr 12561
#define EP_ECC_DEBUGr 12562
#define EP_ECC_ERRORr 12563
#define EP_ECC_ERROR_MASKr 12564
#define EP_EDB_MISC_CONTROLr 12565
#define EP_ERROR_DROPr 12566
#define EP_ERROR_PKT_XMTr 12567
#define EP_FLUSH_DROPr 12568
#define EP_INTERFACE0_AGED_DROPr 12569
#define EP_INTERFACE0_CONFIGr 12570
#define EP_INTERFACE0_PKT_XMT_BYTEr 12571
#define EP_INTERFACE0_PKT_XMT_CTRLr 12572
#define EP_INTERFACE0_PKT_XMT_PKTr 12573
#define EP_INTERFACE0_REQUEST_STATUSr 12574
#define EP_INTERFACE1_AGED_DROPr 12575
#define EP_INTERFACE1_CONFIGr 12576
#define EP_INTERFACE1_PKT_XMT_BYTEr 12577
#define EP_INTERFACE1_PKT_XMT_CTRLr 12578
#define EP_INTERFACE1_PKT_XMT_PKTr 12579
#define EP_INTERFACE1_REQUEST_STATUSr 12580
#define EP_INTERFACE2_AGED_DROPr 12581
#define EP_INTERFACE2_CONFIGr 12582
#define EP_INTERFACE2_PKT_XMT_BYTEr 12583
#define EP_INTERFACE2_PKT_XMT_CTRLr 12584
#define EP_INTERFACE2_PKT_XMT_PKTr 12585
#define EP_INTERFACE2_REQUEST_STATUSr 12586
#define EP_INTERFACE3_AGED_DROPr 12587
#define EP_INTERFACE3_CONFIGr 12588
#define EP_INTERFACE3_PKT_XMT_BYTEr 12589
#define EP_INTERFACE3_PKT_XMT_CTRLr 12590
#define EP_INTERFACE3_PKT_XMT_PKTr 12591
#define EP_INTERFACE3_REQUEST_STATUSr 12592
#define EP_INTERFACE4_AGED_DROPr 12593
#define EP_INTERFACE4_CONFIGr 12594
#define EP_INTERFACE4_PKT_XMT_BYTEr 12595
#define EP_INTERFACE4_PKT_XMT_CTRLr 12596
#define EP_INTERFACE4_PKT_XMT_PKTr 12597
#define EP_INTERFACE4_REQUEST_STATUSr 12598
#define EP_INTERFACE5_AGED_DROPr 12599
#define EP_INTERFACE5_CONFIGr 12600
#define EP_INTERFACE5_PKT_XMT_BYTEr 12601
#define EP_INTERFACE5_PKT_XMT_CTRLr 12602
#define EP_INTERFACE5_PKT_XMT_PKTr 12603
#define EP_INTERFACE5_REQUEST_STATUSr 12604
#define EP_INTERFACE6_AGED_DROPr 12605
#define EP_INTERFACE6_CONFIGr 12606
#define EP_INTERFACE6_PKT_XMT_BYTEr 12607
#define EP_INTERFACE6_PKT_XMT_CTRLr 12608
#define EP_INTERFACE6_PKT_XMT_PKTr 12609
#define EP_INTERFACE6_REQUEST_STATUSr 12610
#define EP_INTR0_ENABLEr 12611
#define EP_INTR0_STATUSr 12612
#define EP_INTR1_ENABLEr 12613
#define EP_INTR1_STATUSr 12614
#define EP_INTR_ENABLEr 12615
#define EP_INTR_STATUSr 12616
#define EP_MEM_DEBUG0r 12617
#define EP_NUM_NORM_CELLS_RECVDr 12618
#define EP_NUM_NORM_PKTS_DROPPEDr 12619
#define EP_NUM_NORM_PKTS_RECVDr 12620
#define EP_NUM_UNMOD_CELLS_RECVDr 12621
#define EP_NUM_UNMOD_PKTS_DROPPEDr 12622
#define EP_NUM_UNMOD_PKTS_RECVDr 12623
#define EP_OI2QB_MAP_ECC_STATUSr 12624
#define EP_PARITY_INTR_STATUSr 12625
#define EP_REQP_BUFFER_ECC_STATUSr 12626
#define EP_STATS_CTRL_ECC_STATUSr 12627
#define EP_TRACE_IF_CONTROLr 12628
#define EP_TRACE_IF_COUNTERr 12629
#define EP_TRACE_IF_FIELD_MASK0r 12630
#define EP_TRACE_IF_FIELD_MASK1r 12631
#define EP_TRACE_IF_FIELD_MASK2r 12632
#define EP_TRACE_IF_FIELD_MASK3r 12633
#define EP_TRACE_IF_FIELD_MASK4r 12634
#define EP_TRACE_IF_FIELD_VALUE0r 12635
#define EP_TRACE_IF_FIELD_VALUE1r 12636
#define EP_TRACE_IF_FIELD_VALUE2r 12637
#define EP_TRACE_IF_FIELD_VALUE3r 12638
#define EP_TRACE_IF_FIELD_VALUE4r 12639
#define EP_TRACE_IF_STATUSr 12640
#define EP_TRACE_IF_STATUS_MASKr 12641
#define EP_XMT_FIFO_FULLr 12642
#define EP_XMT_FIFO_FULL_MASKr 12643
#define EP_XP_BUFFER_ECC_STATUSr 12644
#define ERBFIFO_STATUSr 12645
#define ERB_CTLr 12646
#define ERB_INTR_CLEARr 12647
#define ERB_INTR_ENABLEr 12648
#define ERB_INTR_STATUSr 12649
#define ERB_IPCF_PTR_MISMATCH_INFOr 12650
#define ERPPDEBUGCONFIGURATIONr 12651
#define ERPPDISCARDINTREGr 12652
#define ERPPDISCARDINTREGMASKr 12653
#define ERP_CONFIGr 12654
#define ERRINTERRUPTMASKREGISTERr 12655
#define ERRINTERRUPTREGISTERr 12656
#define ERRISMAXREPLICATIONMCIDr 12657
#define ERRMAXREPLICATIONMCIDr 12658
#define ERRORFILTER2_0r 12659
#define ERRORFILTER2_1r 12660
#define ERRORFILTERCNTr 12661
#define ERRORFILTERMASK2_0r 12662
#define ERRORFILTERMASK2_1r 12663
#define ERRORFILTERMASKENr 12664
#define ERRORFILTERMASK_0r 12665
#define ERRORFILTERMASK_1r 12666
#define ERRORFILTER_0r 12667
#define ERRORFILTER_1r 12668
#define ERROR_CCM_DEFECT_STATUSr 12669
#define ERR_PKT_CNTr 12670
#define ES01C_ERB_CTLr 12671
#define ES01C_EXTFP_POLICY_DED_INFOr 12672
#define ES01C_EXTFP_POLICY_SEC_INFOr 12673
#define ES01C_FP0RSPFIFO_RS_CTLr 12674
#define ES01C_FP0RSPFIFO_RS_STATUSr 12675
#define ES01C_FP1RSPFIFO_RS_CTLr 12676
#define ES01C_FP1RSPFIFO_RS_STATUSr 12677
#define ES01C_FPCREQFIFO_WS_STATUSr 12678
#define ES01C_INTR_CLEARr 12679
#define ES01C_INTR_ENABLEr 12680
#define ES01C_INTR_STATUSr 12681
#define ES01C_L2L3RSPFIFO_RS_CTLr 12682
#define ES01C_L2L3RSPFIFO_RS_STATUSr 12683
#define ES01_ADFPCNTR_DED_INFOr 12684
#define ES01_ADFPCNTR_SEC_INFOr 12685
#define ES01_ADL2DST_DED_INFOr 12686
#define ES01_ADL2DST_SEC_INFOr 12687
#define ES01_ADL2SRC_DED_INFOr 12688
#define ES01_ADL2SRC_SEC_INFOr 12689
#define ES01_ADL3DST_DED_INFOr 12690
#define ES01_ADL3DST_SEC_INFOr 12691
#define ES01_ADL3SRC_DED_INFOr 12692
#define ES01_ADL3SRC_SEC_INFOr 12693
#define ES01_ADREQ0FIFO_RS_CTLr 12694
#define ES01_ADREQ0FIFO_RS_STATUSr 12695
#define ES01_ADREQ1FIFO_RS_CTLr 12696
#define ES01_ADREQ1FIFO_RS_STATUSr 12697
#define ES01_BYT_CNT_WRAP_INFOr 12698
#define ES01_INTR_CLEARr 12699
#define ES01_INTR_ENABLEr 12700
#define ES01_INTR_STATUSr 12701
#define ES01_MISC_CTLr 12702
#define ES01_MISC_STATUSr 12703
#define ES01_PKT_CNT_WRAP_INFOr 12704
#define ES0_DDR36_CONFIG_REG1_ISr 12705
#define ES0_DDR36_CONFIG_REG2_ISr 12706
#define ES0_DDR36_CONFIG_REG3_ISr 12707
#define ES0_DDR36_STATUS_REG1_ISr 12708
#define ES0_DDR36_STATUS_REG2_ISr 12709
#define ES0_DTU_ATE_STS0r 12710
#define ES0_DTU_ATE_STS1r 12711
#define ES0_DTU_ATE_STS2r 12712
#define ES0_DTU_ATE_STS3r 12713
#define ES0_DTU_ATE_STS4r 12714
#define ES0_DTU_ATE_TMODEr 12715
#define ES0_DTU_LTE_ADR0r 12716
#define ES0_DTU_LTE_ADR1r 12717
#define ES0_DTU_LTE_D0F_0r 12718
#define ES0_DTU_LTE_D0F_1r 12719
#define ES0_DTU_LTE_D0R_0r 12720
#define ES0_DTU_LTE_D0R_1r 12721
#define ES0_DTU_LTE_D1F_0r 12722
#define ES0_DTU_LTE_D1F_1r 12723
#define ES0_DTU_LTE_D1R_0r 12724
#define ES0_DTU_LTE_D1R_1r 12725
#define ES0_DTU_LTE_STS_DONEr 12726
#define ES0_DTU_LTE_STS_ERR_ADRr 12727
#define ES0_DTU_LTE_STS_ERR_DF_0r 12728
#define ES0_DTU_LTE_STS_ERR_DF_1r 12729
#define ES0_DTU_LTE_STS_ERR_DR_0r 12730
#define ES0_DTU_LTE_STS_ERR_DR_1r 12731
#define ES0_DTU_LTE_TMODE0r 12732
#define ES0_DTU_LTE_TMODE1r 12733
#define ES0_DTU_MODEr 12734
#define ES0_MCU_ENr 12735
#define ES0_MCU_STATUSr 12736
#define ES0_SRAM_CTLr 12737
#define ES1_DDR36_CONFIG_REG1_ISr 12738
#define ES1_DDR36_CONFIG_REG2_ISr 12739
#define ES1_DDR36_CONFIG_REG3_ISr 12740
#define ES1_DDR36_STATUS_REG1_ISr 12741
#define ES1_DDR36_STATUS_REG2_ISr 12742
#define ES1_DTU_ATE_STS0r 12743
#define ES1_DTU_ATE_STS1r 12744
#define ES1_DTU_ATE_STS2r 12745
#define ES1_DTU_ATE_STS3r 12746
#define ES1_DTU_ATE_STS4r 12747
#define ES1_DTU_ATE_TMODEr 12748
#define ES1_DTU_LTE_ADR0r 12749
#define ES1_DTU_LTE_ADR1r 12750
#define ES1_DTU_LTE_D0F_0r 12751
#define ES1_DTU_LTE_D0F_1r 12752
#define ES1_DTU_LTE_D0R_0r 12753
#define ES1_DTU_LTE_D0R_1r 12754
#define ES1_DTU_LTE_D1F_0r 12755
#define ES1_DTU_LTE_D1F_1r 12756
#define ES1_DTU_LTE_D1R_0r 12757
#define ES1_DTU_LTE_D1R_1r 12758
#define ES1_DTU_LTE_STS_DONEr 12759
#define ES1_DTU_LTE_STS_ERR_ADRr 12760
#define ES1_DTU_LTE_STS_ERR_DF_0r 12761
#define ES1_DTU_LTE_STS_ERR_DF_1r 12762
#define ES1_DTU_LTE_STS_ERR_DR_0r 12763
#define ES1_DTU_LTE_STS_ERR_DR_1r 12764
#define ES1_DTU_LTE_TMODE0r 12765
#define ES1_DTU_LTE_TMODE1r 12766
#define ES1_DTU_MODEr 12767
#define ES1_MCU_ENr 12768
#define ES1_MCU_STATUSr 12769
#define ES1_SRAM_CTLr 12770
#define ESA0r 12771
#define ESA1r 12772
#define ESA2r 12773
#define ESCONFIGr 12774
#define ESEC_DEBUGFF_ECC_STATUSr 12775
#define ESEC_DEBUG_1r 12776
#define ESEC_DEBUG_CTRLr 12777
#define ESEC_DEBUG_GLOBAL_1r 12778
#define ESEC_DEBUG_GLOBAL_2r 12779
#define ESEC_ECC_DEBUGr 12780
#define ESEC_ECC_ERRORr 12781
#define ESEC_ECC_ERROR_MASKr 12782
#define ESEC_FIPS_INDIRECT_ACCESSr 12783
#define ESEC_FIPS_INDIRECT_ADDRr 12784
#define ESEC_FIPS_INDIRECT_RD_DATAr 12785
#define ESEC_FIPS_INDIRECT_WR_DATAr 12786
#define ESEC_GLOBAL_CTRLr 12787
#define ESEC_GLOBAL_PRE_SCALEr 12788
#define ESEC_GLOBAL_TICK_TIMEr 12789
#define ESEC_GLOBAL_TIMERr 12790
#define ESEC_HEADER_CAPTURE_CTRLr 12791
#define ESEC_LKUPFF_ECC_STATUSr 12792
#define ESEC_MASTER_CTRLr 12793
#define ESEC_MIB1_ECC_STATUSr 12794
#define ESEC_MIB2_ECC_STATUSr 12795
#define ESEC_MIB3_ECC_STATUSr 12796
#define ESEC_MIB4_ECC_STATUSr 12797
#define ESEC_MIB5_ECC_STATUSr 12798
#define ESEC_PDCFF_ECC_STATUSr 12799
#define ESEC_PN_THDr 12800
#define ESEC_SADB_ECC_STATUSr 12801
#define ESEC_SAKEY_ECC_STATUSr 12802
#define ESEC_SA_EXPIRY_INTr 12803
#define ESEC_SA_EXPIRY_INT_MASKr 12804
#define ESEC_SA_TABLE_DEBUGr 12805
#define ESEC_SCDB_ECC_STATUSr 12806
#define ESEC_SOFT_SA_EXPIRY_INTr 12807
#define ESEC_SOFT_SA_EXPIRY_INT_MASKr 12808
#define ESEC_XLCFF_ECC_STATUSr 12809
#define ESEC_XMIT_CREDIT_EMPTY_INTr 12810
#define ESEC_XMIT_CREDIT_EMPTY_INT_MASKr 12811
#define ESEMCAMENTRIESCOUNTERr 12812
#define ESEMDIAGNOSTICSr 12813
#define ESEMDIAGNOSTICSINDEXr 12814
#define ESEMDIAGNOSTICSKEYr 12815
#define ESEMDIAGNOSTICSLOOKUPRESULTr 12816
#define ESEMDIAGNOSTICSREADRESULTr 12817
#define ESEMEMCDEFRAGCONFIGURATIONREGISTERr 12818
#define ESEMENTRIESCOUNTERr 12819
#define ESEMERRORCAMTABLEFULLCOUNTERr 12820
#define ESEMERRORDELETEUNKNOWNKEYCOUNTERr 12821
#define ESEMERRORREACHEDMAXENTRYLIMITCOUNTERr 12822
#define ESEMINTREGr 12823
#define ESEMINTREGMASKr 12824
#define ESEMKEYTABLEENTRYLIMITr 12825
#define ESEMLASTLOOKUPr 12826
#define ESEMLOOKUPARBITERLOOKUPCOUNTERr 12827
#define ESEMMANAGEMENTUNITCONFIGURATIONREGISTERr 12828
#define ESEMMANAGEMENTUNITFAILUREr 12829
#define ESEMREQUESTSCOUNTERr 12830
#define ESEMRESETSTATUSREGISTERr 12831
#define ESEMWARNINGINSERTEDEXISTINGCOUNTERr 12832
#define ESMIF_ADM_CTRL_STATUSr 12833
#define ESMIF_CNP_SEARCH_REQ_COUNTr 12834
#define ESMIF_CUR_PENDING_COST0r 12835
#define ESMIF_CUR_PENDING_COST1r 12836
#define ESMIF_CUR_PENDING_COST2r 12837
#define ESMIF_DROP_COUNTr 12838
#define ESMIF_INIT_CONFIGr 12839
#define ESMIF_MAX_PENDING_COST0r 12840
#define ESMIF_MAX_PENDING_COST1r 12841
#define ESMIF_MAX_PENDING_COST2r 12842
#define ESMIF_MULTI_ECC_PARITY_ERROR_LOGr 12843
#define ESM_ADM_CTRL_FIFO_STATUSr 12844
#define ESM_ADM_THR_DROP_ALL_COST0r 12845
#define ESM_ADM_THR_DROP_ALL_COST1r 12846
#define ESM_ADM_THR_DROP_ALL_COST2r 12847
#define ESM_ADM_THR_DROP_ALL_RESET_COST0r 12848
#define ESM_ADM_THR_DROP_ALL_RESET_COST1r 12849
#define ESM_ADM_THR_DROP_ALL_RESET_COST2r 12850
#define ESM_ADM_THR_DROP_OPT_COST0r 12851
#define ESM_ADM_THR_DROP_OPT_COST1r 12852
#define ESM_ADM_THR_DROP_OPT_COST2r 12853
#define ESM_ADM_THR_DROP_OPT_RESET_COST0r 12854
#define ESM_ADM_THR_DROP_OPT_RESET_COST1r 12855
#define ESM_ADM_THR_DROP_OPT_RESET_COST2r 12856
#define ESM_AGE_CNTr 12857
#define ESM_AXP_THR_XOFF_COST0r 12858
#define ESM_AXP_THR_XOFF_COST1r 12859
#define ESM_AXP_THR_XOFF_COST2r 12860
#define ESM_AXP_THR_XOFF_RESET_COST0r 12861
#define ESM_AXP_THR_XOFF_RESET_COST1r 12862
#define ESM_AXP_THR_XOFF_RESET_COST2r 12863
#define ESM_CONTAINER_SELECTr 12864
#define ESM_CTLr 12865
#define ESM_ERR_CTLr 12866
#define ESM_ET_HWTL_CONTROLr 12867
#define ESM_ET_HWTL_EVENT_ERR_INFOr 12868
#define ESM_ET_HWTL_MM_INFOr 12869
#define ESM_ET_HWTL_STATUS_0r 12870
#define ESM_ET_HWTL_STATUS_1r 12871
#define ESM_ET_RSP_CBA_MM_INFOr 12872
#define ESM_ET_RSP_FIFO_STATUSr 12873
#define ESM_EVENT_ERR_STATUS_INTRr 12874
#define ESM_EVENT_ERR_STATUS_INTR_ENABLEr 12875
#define ESM_EXT_HITBIT_CONTROLr 12876
#define ESM_FIFO_MAX_COUNTSr 12877
#define ESM_KEYGEN_CTLr 12878
#define ESM_L2_AGE_CTLr 12879
#define ESM_L2_AGE_STATUSr 12880
#define ESM_MAX_LATENCY_RECORDEDr 12881
#define ESM_MEMORY_DBGCTRL_0r 12882
#define ESM_MEMORY_DBGCTRL_1r 12883
#define ESM_MEMORY_DBGCTRL_2r 12884
#define ESM_MEMORY_DBGCTRL_3r 12885
#define ESM_MEMORY_DBGCTRL_4r 12886
#define ESM_MISC_CONTROLr 12887
#define ESM_MISC_STATUSr 12888
#define ESM_MODE_PER_PORTr 12889
#define ESM_OPT_REQ_INTERVALr 12890
#define ESM_PER_PORT_AGE_CONTROLr 12891
#define ESM_PER_PORT_REPL_CONTROLr 12892
#define ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr 12893
#define ESM_PKT_TYPE_ID_CAM_BIST_DBGCTRLr 12894
#define ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr 12895
#define ESM_PKT_TYPE_ID_CAM_BIST_STATUSr 12896
#define ESM_PKT_TYPE_ID_CAM_DBGCTRLr 12897
#define ESM_PPA_STATUSr 12898
#define ESM_REQUEST_LANE_MAPr 12899
#define ESM_REUSE_COUNTER_0r 12900
#define ESM_REUSE_COUNTER_1r 12901
#define ESM_REUSE_COUNTER_2r 12902
#define ESM_REUSE_COUNTER_3r 12903
#define ESM_SEARCH_PROFILE_BASEr 12904
#define ESTDMCONFIGr 12905
#define ES_BYPASSMMUr 12906
#define ES_CONFIGr 12907
#define ES_CPU_SCHEDULERr 12908
#define ES_DEBUG3r 12909
#define ES_DEBUG4r 12910
#define ES_ECC_DEBUG0r 12911
#define ES_ECC_DEBUG1r 12912
#define ES_ECC_ERRORr 12913
#define ES_ECC_ERROR_MASKr 12914
#define ES_ECC_STATUS0r 12915
#define ES_ECC_STATUS1r 12916
#define ES_ECC_STATUS2r 12917
#define ES_ECC_STATUS3r 12918
#define ES_ECC_STATUS4r 12919
#define ES_ECC_STATUS5r 12920
#define ES_ECC_STATUS6r 12921
#define ES_ECC_STATUS7r 12922
#define ES_ECC_STATUS8r 12923
#define ES_ECC_STATUS9r 12924
#define ES_ECC_STATUS10r 12925
#define ES_ERRORr 12926
#define ES_ERROR_INFOr 12927
#define ES_ERROR_MASKr 12928
#define ES_LLS_SOFT_RESETr 12929
#define ES_LL_FC_CONFIGr 12930
#define ES_PIPE0_ASF_CREDIT_THRESH_HIr 12931
#define ES_PIPE0_ASF_CREDIT_THRESH_LOr 12932
#define ES_PIPE0_LLS_CONFIG0r 12933
#define ES_PIPE0_LLS_CONFIG_SP_MIN_PRIORITYr 12934
#define ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_L0r 12935
#define ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_L1r 12936
#define ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_L2r 12937
#define ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_PORTr 12938
#define ES_PIPE0_LLS_DEBUG_FORCE_CPU_COSMASK0r 12939
#define ES_PIPE0_LLS_DEBUG_FORCE_CPU_COSMASK1r 12940
#define ES_PIPE0_LLS_DEBUG_INJECT_ACTIVATIONr 12941
#define ES_PIPE0_LLS_DEBUG_P_WERR_MAX_SC_RESETr 12942
#define ES_PIPE0_LLS_DEBUG_SPECIALr 12943
#define ES_PIPE0_LLS_EN_COR_ERR_RPT_1r 12944
#define ES_PIPE0_LLS_EN_COR_ERR_RPT_2r 12945
#define ES_PIPE0_LLS_ERROR_VIOLATE_1IN11_TDMr 12946
#define ES_PIPE0_LLS_FC_CONFIGr 12947
#define ES_PIPE0_LLS_FIXED_DEQ_LENr 12948
#define ES_PIPE0_LLS_MEM_L0_TM_0r 12949
#define ES_PIPE0_LLS_MEM_L0_TM_1r 12950
#define ES_PIPE0_LLS_MEM_L0_TM_2r 12951
#define ES_PIPE0_LLS_MEM_L0_TM_3r 12952
#define ES_PIPE0_LLS_MEM_L0_TM_4r 12953
#define ES_PIPE0_LLS_MEM_L0_TM_5r 12954
#define ES_PIPE0_LLS_MEM_L0_TM_6r 12955
#define ES_PIPE0_LLS_MEM_L0_TM_7r 12956
#define ES_PIPE0_LLS_MEM_L0_TM_8r 12957
#define ES_PIPE0_LLS_MEM_L0_TM_9r 12958
#define ES_PIPE0_LLS_MEM_L1_TM_0r 12959
#define ES_PIPE0_LLS_MEM_L1_TM_1r 12960
#define ES_PIPE0_LLS_MEM_L1_TM_2r 12961
#define ES_PIPE0_LLS_MEM_L1_TM_3r 12962
#define ES_PIPE0_LLS_MEM_L1_TM_4r 12963
#define ES_PIPE0_LLS_MEM_L1_TM_5r 12964
#define ES_PIPE0_LLS_MEM_L1_TM_6r 12965
#define ES_PIPE0_LLS_MEM_L1_TM_7r 12966
#define ES_PIPE0_LLS_MEM_L1_TM_8r 12967
#define ES_PIPE0_LLS_MEM_L1_TM_9r 12968
#define ES_PIPE0_LLS_MEM_L2_TM_0r 12969
#define ES_PIPE0_LLS_MEM_L2_TM_2r 12970
#define ES_PIPE0_LLS_MEM_L2_TM_3r 12971
#define ES_PIPE0_LLS_MEM_L2_TM_4r 12972
#define ES_PIPE0_LLS_MEM_L2_TM_5r 12973
#define ES_PIPE0_LLS_MEM_L2_TM_6r 12974
#define ES_PIPE0_LLS_MEM_PORT_TM_0r 12975
#define ES_PIPE0_LLS_MEM_PORT_TM_1r 12976
#define ES_PIPE0_LLS_MEM_PORT_TM_2r 12977
#define ES_PIPE0_LLS_MEM_PORT_TM_3r 12978
#define ES_PIPE0_LLS_MEM_PORT_TM_4r 12979
#define ES_PIPE0_LLS_PKT_ACC_CONFIG1r 12980
#define ES_PIPE0_LLS_PKT_ACC_CONFIG2r 12981
#define ES_PIPE0_MMU_PORT_CREDITr 12982
#define ES_PIPE0_OVR_SUB_GRP0_TBLr 12983
#define ES_PIPE0_OVR_SUB_GRP0_WTr 12984
#define ES_PIPE0_OVR_SUB_GRP1_TBLr 12985
#define ES_PIPE0_OVR_SUB_GRP1_WTr 12986
#define ES_PIPE0_OVR_SUB_GRP2_TBLr 12987
#define ES_PIPE0_OVR_SUB_GRP2_WTr 12988
#define ES_PIPE0_OVR_SUB_GRP3_TBLr 12989
#define ES_PIPE0_OVR_SUB_GRP3_WTr 12990
#define ES_PIPE0_OVR_SUB_GRP_CFGr 12991
#define ES_PIPE0_TDM_CONFIGr 12992
#define ES_PIPE1_ASF_CREDIT_THRESH_HIr 12993
#define ES_PIPE1_ASF_CREDIT_THRESH_LOr 12994
#define ES_PIPE1_LLS_CONFIG0r 12995
#define ES_PIPE1_LLS_CONFIG_SP_MIN_PRIORITYr 12996
#define ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_L0r 12997
#define ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_L1r 12998
#define ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_L2r 12999
#define ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_PORTr 13000
#define ES_PIPE1_LLS_DEBUG_INJECT_ACTIVATIONr 13001
#define ES_PIPE1_LLS_DEBUG_P_WERR_MAX_SC_RESETr 13002
#define ES_PIPE1_LLS_DEBUG_SPECIALr 13003
#define ES_PIPE1_LLS_EN_COR_ERR_RPT_1r 13004
#define ES_PIPE1_LLS_EN_COR_ERR_RPT_2r 13005
#define ES_PIPE1_LLS_ERROR_VIOLATE_1IN11_TDMr 13006
#define ES_PIPE1_LLS_FC_CONFIGr 13007
#define ES_PIPE1_LLS_FIXED_DEQ_LENr 13008
#define ES_PIPE1_LLS_MEM_L0_TM_0r 13009
#define ES_PIPE1_LLS_MEM_L0_TM_1r 13010
#define ES_PIPE1_LLS_MEM_L0_TM_2r 13011
#define ES_PIPE1_LLS_MEM_L0_TM_3r 13012
#define ES_PIPE1_LLS_MEM_L0_TM_4r 13013
#define ES_PIPE1_LLS_MEM_L0_TM_5r 13014
#define ES_PIPE1_LLS_MEM_L0_TM_6r 13015
#define ES_PIPE1_LLS_MEM_L0_TM_7r 13016
#define ES_PIPE1_LLS_MEM_L0_TM_8r 13017
#define ES_PIPE1_LLS_MEM_L0_TM_9r 13018
#define ES_PIPE1_LLS_MEM_L1_TM_0r 13019
#define ES_PIPE1_LLS_MEM_L1_TM_1r 13020
#define ES_PIPE1_LLS_MEM_L1_TM_2r 13021
#define ES_PIPE1_LLS_MEM_L1_TM_3r 13022
#define ES_PIPE1_LLS_MEM_L1_TM_4r 13023
#define ES_PIPE1_LLS_MEM_L1_TM_5r 13024
#define ES_PIPE1_LLS_MEM_L1_TM_6r 13025
#define ES_PIPE1_LLS_MEM_L1_TM_7r 13026
#define ES_PIPE1_LLS_MEM_L1_TM_8r 13027
#define ES_PIPE1_LLS_MEM_L1_TM_9r 13028
#define ES_PIPE1_LLS_MEM_L2_TM_0r 13029
#define ES_PIPE1_LLS_MEM_L2_TM_2r 13030
#define ES_PIPE1_LLS_MEM_L2_TM_3r 13031
#define ES_PIPE1_LLS_MEM_L2_TM_4r 13032
#define ES_PIPE1_LLS_MEM_L2_TM_5r 13033
#define ES_PIPE1_LLS_MEM_L2_TM_6r 13034
#define ES_PIPE1_LLS_MEM_PORT_TM_0r 13035
#define ES_PIPE1_LLS_MEM_PORT_TM_1r 13036
#define ES_PIPE1_LLS_MEM_PORT_TM_2r 13037
#define ES_PIPE1_LLS_MEM_PORT_TM_3r 13038
#define ES_PIPE1_LLS_MEM_PORT_TM_4r 13039
#define ES_PIPE1_LLS_PKT_ACC_CONFIG1r 13040
#define ES_PIPE1_LLS_PKT_ACC_CONFIG2r 13041
#define ES_PIPE1_MMU_PORT_CREDITr 13042
#define ES_PIPE1_OVR_SUB_GRP0_TBLr 13043
#define ES_PIPE1_OVR_SUB_GRP0_WTr 13044
#define ES_PIPE1_OVR_SUB_GRP1_TBLr 13045
#define ES_PIPE1_OVR_SUB_GRP1_WTr 13046
#define ES_PIPE1_OVR_SUB_GRP2_TBLr 13047
#define ES_PIPE1_OVR_SUB_GRP2_WTr 13048
#define ES_PIPE1_OVR_SUB_GRP3_TBLr 13049
#define ES_PIPE1_OVR_SUB_GRP3_WTr 13050
#define ES_PIPE1_OVR_SUB_GRP_CFGr 13051
#define ES_PIPE1_TDM_CONFIGr 13052
#define ES_PORTGRP_WDRR_WEIGHTSr 13053
#define ES_PURGEQ_PORT_ENABLEr 13054
#define ES_QUEUE_TO_PRIOr 13055
#define ES_QUEUE_TO_PRIO_P54r 13056
#define ES_S2_MEMORY_CREDIT_TM_0r 13057
#define ES_S2_MEMORY_CREDIT_TM_1r 13058
#define ES_S2_MEMORY_PARITY_STATUS_0r 13059
#define ES_S2_MEMORY_PARITY_STATUS_1r 13060
#define ES_S2_MEMORY_TM_0r 13061
#define ES_S2_MEMORY_TM_1r 13062
#define ES_S3_MEMORY_CREDIT_TM_0r 13063
#define ES_S3_MEMORY_CREDIT_TM_1r 13064
#define ES_S3_MEMORY_PARITY_STATUS_0r 13065
#define ES_S3_MEMORY_PARITY_STATUS_1r 13066
#define ES_S3_MEMORY_TM_0r 13067
#define ES_S3_MEMORY_TM_1r 13068
#define ES_TDM_CAL_CFGr 13069
#define ES_TDM_CONFIGr 13070
#define ES_TDM_ENr 13071
#define ES_TM_ENABLE_DEBUG2r 13072
#define ES_TRACE_IF_CONTROLr 13073
#define ES_TRACE_IF_COUNTERr 13074
#define ES_TRACE_IF_FIELD_MASK0r 13075
#define ES_TRACE_IF_FIELD_VALUE0r 13076
#define ES_TRACE_IF_STATUSr 13077
#define ES_TRACE_IF_STATUS_MASKr 13078
#define ETAG_MULTICAST_RANGEr 13079
#define ETB_AUTHENTICATION_STATUSr 13080
#define ETB_CLAIM_TAG_CLEARr 13081
#define ETB_CLAIM_TAG_SETr 13082
#define ETB_COMPONENT_ID_0r 13083
#define ETB_COMPONENT_ID_1r 13084
#define ETB_COMPONENT_ID_2r 13085
#define ETB_COMPONENT_ID_3r 13086
#define ETB_CTLr 13087
#define ETB_DEVICE_IDr 13088
#define ETB_DEVICE_TYPE_IDr 13089
#define ETB_FFCRr 13090
#define ETB_FFSRr 13091
#define ETB_IITRFLINr 13092
#define ETB_IITRFLINACKr 13093
#define ETB_INTEG_MODE_CTRLr 13094
#define ETB_ITATBCTR0r 13095
#define ETB_ITATBCTR1r 13096
#define ETB_ITATBCTR2r 13097
#define ETB_ITATBDATA0r 13098
#define ETB_ITMISCOP0r 13099
#define ETB_LOCK_ACCESSr 13100
#define ETB_LOCK_STATUSr 13101
#define ETB_PERIPHERAL_ID_0r 13102
#define ETB_PERIPHERAL_ID_1r 13103
#define ETB_PERIPHERAL_ID_2r 13104
#define ETB_PERIPHERAL_ID_3r 13105
#define ETB_PERIPHERAL_ID_4r 13106
#define ETB_PERIPHERAL_ID_5r 13107
#define ETB_PERIPHERAL_ID_6r 13108
#define ETB_PERIPHERAL_ID_7r 13109
#define ETB_RDPr 13110
#define ETB_RRDr 13111
#define ETB_RRPr 13112
#define ETB_RWDr 13113
#define ETB_RWPr 13114
#define ETB_STSr 13115
#define ETC_CTLr 13116
#define ETHERNETACTIONPROFILES0r 13117
#define ETHERNETACTIONPROFILES1r 13118
#define ETHERNETTYPESREG0r 13119
#define ETHERNETTYPESREG1r 13120
#define ETHERNETTYPESREG2r 13121
#define ETHERNETTYPESREG3r 13122
#define ETHERNETTYPESREG4r 13123
#define ETHERNET_TYPE_MPLS_CONFIGURATION_REGISTERr 13124
#define ETHERNET_TYPE_TRILL_CONFIGURATION_REGISTERr 13125
#define ETHMCBMACADDRPREFIXr 13126
#define ETMDETODPMAPr 13127
#define ETM_ADDR_CMP_ACCESS_TYPE_1r 13128
#define ETM_ADDR_CMP_ACCESS_TYPE_2r 13129
#define ETM_ADDR_CMP_ACCESS_TYPE_3r 13130
#define ETM_ADDR_CMP_ACCESS_TYPE_4r 13131
#define ETM_ADDR_CMP_ACCESS_TYPE_5r 13132
#define ETM_ADDR_CMP_ACCESS_TYPE_6r 13133
#define ETM_ADDR_CMP_ACCESS_TYPE_7r 13134
#define ETM_ADDR_CMP_ACCESS_TYPE_8r 13135
#define ETM_ADDR_CMP_VALUE_1r 13136
#define ETM_ADDR_CMP_VALUE_2r 13137
#define ETM_ADDR_CMP_VALUE_3r 13138
#define ETM_ADDR_CMP_VALUE_4r 13139
#define ETM_ADDR_CMP_VALUE_5r 13140
#define ETM_ADDR_CMP_VALUE_6r 13141
#define ETM_ADDR_CMP_VALUE_7r 13142
#define ETM_ADDR_CMP_VALUE_8r 13143
#define ETM_ASIC_CONTROLr 13144
#define ETM_AUTHENTICATION_STATUSr 13145
#define ETM_CFG_CODEr 13146
#define ETM_CFG_CODE_EXTr 13147
#define ETM_CLAIM_TAG_CLEARr 13148
#define ETM_CLAIM_TAG_SETr 13149
#define ETM_COMPONENT_ID_0r 13150
#define ETM_COMPONENT_ID_1r 13151
#define ETM_COMPONENT_ID_2r 13152
#define ETM_COMPONENT_ID_3r 13153
#define ETM_CONTEXT_ID_CMP_MASKr 13154
#define ETM_CONTEXT_ID_CMP_VALUEr 13155
#define ETM_CORESIGHT_TRACE_IDr 13156
#define ETM_COUNTER_ENABLE_EVENT_1r 13157
#define ETM_COUNTER_ENABLE_EVENT_2r 13158
#define ETM_COUNTER_RELOAD_EVENT_1r 13159
#define ETM_COUNTER_RELOAD_EVENT_2r 13160
#define ETM_COUNTER_RELOAD_VALUE_1r 13161
#define ETM_COUNTER_RELOAD_VALUE_2r 13162
#define ETM_COUNTER_VALUE_1r 13163
#define ETM_COUNTER_VALUE_2r 13164
#define ETM_CURRENT_SEQ_STATEr 13165
#define ETM_DATA_CMP_MASK_1r 13166
#define ETM_DATA_CMP_MASK_3r 13167
#define ETM_DATA_CMP_VALUE_1r 13168
#define ETM_DATA_CMP_VALUE_3r 13169
#define ETM_DEVICE_CONFIGr 13170
#define ETM_DEVICE_TYPEr 13171
#define ETM_ETM_CONTROLr 13172
#define ETM_ETM_IDr 13173
#define ETM_ETM_STATUSr 13174
#define ETM_EXTENDED_EXT_INPUT_SELECTORr 13175
#define ETM_EXT_OUTPUT_EVENT_1r 13176
#define ETM_EXT_OUTPUT_EVENT_2r 13177
#define ETM_FIFOFULL_LEVELr 13178
#define ETM_INTEGRATION_MODE_CONTROLr 13179
#define ETM_ITATBCTR0r 13180
#define ETM_ITATBCTR1r 13181
#define ETM_ITATBCTR2r 13182
#define ETM_ITATBDATA0r 13183
#define ETM_ITETMIFr 13184
#define ETM_ITMISCINr 13185
#define ETM_ITMISCOUTr 13186
#define ETM_ITTRIGGERACKr 13187
#define ETM_ITTRIGGERREQr 13188
#define ETM_LOCK_ACCESSr 13189
#define ETM_LOCK_STATUSr 13190
#define ETM_PERIPHERAL_ID_0r 13191
#define ETM_PERIPHERAL_ID_1r 13192
#define ETM_PERIPHERAL_ID_2r 13193
#define ETM_PERIPHERAL_ID_3r 13194
#define ETM_PERIPHERAL_ID_4r 13195
#define ETM_PERIPHERAL_ID_5r 13196
#define ETM_PERIPHERAL_ID_6r 13197
#define ETM_PERIPHERAL_ID_7r 13198
#define ETM_POWER_DOWN_STATUSr 13199
#define ETM_SEQ_STATE_TRN_EVENT_1r 13200
#define ETM_SEQ_STATE_TRN_EVENT_2r 13201
#define ETM_SEQ_STATE_TRN_EVENT_3r 13202
#define ETM_SEQ_STATE_TRN_EVENT_4r 13203
#define ETM_SEQ_STATE_TRN_EVENT_5r 13204
#define ETM_SEQ_STATE_TRN_EVENT_6r 13205
#define ETM_SYNC_FREQr 13206
#define ETM_SYSTEM_CFGr 13207
#define ETM_TRIGGER_EVENTr 13208
#define ETM_TR_EN_CTRL_1r 13209
#define ETM_TR_EN_CTRL_2r 13210
#define ETM_TR_EN_EVENTr 13211
#define ETM_TR_EN_START_STOP_RESOURCE_CTRLr 13212
#define ETM_VIEW_DATA_CONTROL_1r 13213
#define ETM_VIEW_DATA_EVENTr 13214
#define ETPPDEBUGCONFIGURATIONr 13215
#define ETU_ATE_CONFIG_REG2_ISr 13216
#define ETU_BIST_CTLr 13217
#define ETU_BIST_PATTERN0r 13218
#define ETU_BIST_PATTERN1r 13219
#define ETU_BIST_STSr 13220
#define ETU_BKGND_PROC_ERR_INFOr 13221
#define ETU_BKGND_PROC_SEC_INFOr 13222
#define ETU_CONFIG0r 13223
#define ETU_CONFIG1r 13224
#define ETU_CONFIG2r 13225
#define ETU_CONFIG3r 13226
#define ETU_CONFIG4r 13227
#define ETU_CP_CMD_ERR_STATEr 13228
#define ETU_CP_FIFO_CMD_ERR_INFO1r 13229
#define ETU_CP_FIFO_CMD_ERR_INFO2r 13230
#define ETU_CP_FIFO_CTLr 13231
#define ETU_CP_FIFO_DBE_STSr 13232
#define ETU_CP_FIFO_INTR_CLRr 13233
#define ETU_CP_FIFO_INTR_ENABLEr 13234
#define ETU_CP_FIFO_INTR_STSr 13235
#define ETU_CP_FIFO_SBE_STSr 13236
#define ETU_CP_FIFO_STSr 13237
#define ETU_CP_TIMEOUT_LATENCYr 13238
#define ETU_DBG_IPIPE_ERR_RSP_COUNTr 13239
#define ETU_DBG_IPIPE_REQ_RSP_COUNTr 13240
#define ETU_DBG_PD_TMr 13241
#define ETU_DBG_SMr 13242
#define ETU_DDR72_CONFIG_REG1_ISr 13243
#define ETU_DDR72_CONFIG_REG2_ISr 13244
#define ETU_DDR72_CONFIG_REG3_ISr 13245
#define ETU_DDR72_STATUS_REG1_ISr 13246
#define ETU_DDR72_STATUS_REG2_ISr 13247
#define ETU_DDR72_STATUS_REG3_ISr 13248
#define ETU_DFT_CTLr 13249
#define ETU_DFT_CTL2r 13250
#define ETU_DTU_ATE_CAPT_DATr 13251
#define ETU_DTU_ATE_CONFIG_REG1_ISr 13252
#define ETU_DTU_ATE_EXP_DATr 13253
#define ETU_DTU_ATE_STS1r 13254
#define ETU_ET_INST_REQr 13255
#define ETU_ET_INST_STATUSr 13256
#define ETU_EXT_L2_BULK_INFOr 13257
#define ETU_EXT_L2_CMD_ERR_INFO1r 13258
#define ETU_EXT_L2_CMD_ERR_INFO2r 13259
#define ETU_GLOBAL_INTR_CLEARr 13260
#define ETU_GLOBAL_INTR_ENABLEr 13261
#define ETU_GLOBAL_INTR_STSr 13262
#define ETU_INST_OPCr 13263
#define ETU_INTR_CLEARr 13264
#define ETU_INTR_ENABLEr 13265
#define ETU_INTR_STATUSr 13266
#define ETU_INT_MEM_RSTr 13267
#define ETU_L2MODFIFO_STATUSr 13268
#define ETU_L2SEARCH72_INSTr 13269
#define ETU_LTE_BIST_CTLr 13270
#define ETU_LTE_BIST_REF_SEARCH0r 13271
#define ETU_LTE_BIST_REF_SEARCH1r 13272
#define ETU_LTE_BIST_STATUSr 13273
#define ETU_LUREQFIFO_RS_CTLr 13274
#define ETU_LUREQFIFO_RS_STATUSr 13275
#define ETU_PP_XLAT0_PERR_INFOr 13276
#define ETU_PP_XLAT1_PERR_INFOr 13277
#define ETU_RDDATA72_INSTr 13278
#define ETU_RDMASK72_INSTr 13279
#define ETU_RRFE_WAIT_FULL_INFOr 13280
#define ETU_RRFE_WAIT_PENDING0_INFOr 13281
#define ETU_RRFE_WAIT_TIMERr 13282
#define ETU_RSLT_DAT0r 13283
#define ETU_RSLT_DAT1r 13284
#define ETU_RSLT_DAT2r 13285
#define ETU_RX_CW_ERR_CHANOUTr 13286
#define ETU_RX_CW_ERR_DW0_HIr 13287
#define ETU_RX_CW_ERR_DW0_LOr 13288
#define ETU_RX_CW_ERR_DW1_HIr 13289
#define ETU_RX_CW_ERR_DW1_LOr 13290
#define ETU_RX_CW_ERR_INFO1r 13291
#define ETU_RX_CW_ERR_INFO2r 13292
#define ETU_RX_ERS0_CHANOUTr 13293
#define ETU_RX_ERS0_DW0_HIr 13294
#define ETU_RX_ERS0_DW0_LOr 13295
#define ETU_RX_ERS0_DW1_HIr 13296
#define ETU_RX_ERS0_DW1_LOr 13297
#define ETU_RX_ERS0_INFO2r 13298
#define ETU_RX_RSP_FIFO_CTLr 13299
#define ETU_RX_RSP_FIFO_EV_DBE_STSr 13300
#define ETU_RX_RSP_FIFO_EV_SBE_STSr 13301
#define ETU_RX_RSP_FIFO_INTR_CLRr 13302
#define ETU_RX_RSP_FIFO_INTR_ENABLEr 13303
#define ETU_RX_RSP_FIFO_INTR_STSr 13304
#define ETU_RX_RSP_FIFO_OD_DBE_STSr 13305
#define ETU_RX_RSP_FIFO_OD_SBE_STSr 13306
#define ETU_RX_RSP_FIFO_STSr 13307
#define ETU_S0_RBUS_PERR_INFOr 13308
#define ETU_S1_RBUS_PERR_INFOr 13309
#define ETU_SBUS_CMD_ERR_INFO1r 13310
#define ETU_SBUS_CMD_ERR_INFO2r 13311
#define ETU_SBUS_CMD_SEC_INFOr 13312
#define ETU_SEARCH0_RESULTr 13313
#define ETU_SEARCH1_RESULTr 13314
#define ETU_TX_CP_MAX_LATENCYr 13315
#define ETU_TX_EXT_L2_MAX_LATENCYr 13316
#define ETU_TX_PIPE_CTL_FIFO_CTLr 13317
#define ETU_TX_PIPE_CTL_FIFO_DBE_STSr 13318
#define ETU_TX_PIPE_CTL_FIFO_INTR_CLRr 13319
#define ETU_TX_PIPE_CTL_FIFO_INTR_ENABLEr 13320
#define ETU_TX_PIPE_CTL_FIFO_INTR_STSr 13321
#define ETU_TX_PIPE_CTL_FIFO_SBE_STSr 13322
#define ETU_TX_PIPE_CTL_FIFO_STSr 13323
#define ETU_TX_RAW_REQ_CONTROL_WORDr 13324
#define ETU_TX_REQ_FIFO_CTLr 13325
#define ETU_TX_REQ_FIFO_EV_DBE_STSr 13326
#define ETU_TX_REQ_FIFO_EV_SBE_STSr 13327
#define ETU_TX_REQ_FIFO_INTR_CLRr 13328
#define ETU_TX_REQ_FIFO_INTR_ENABLEr 13329
#define ETU_TX_REQ_FIFO_INTR_STSr 13330
#define ETU_TX_REQ_FIFO_OD_DBE_STSr 13331
#define ETU_TX_REQ_FIFO_OD_SBE_STSr 13332
#define ETU_TX_REQ_FIFO_STSr 13333
#define ETU_WRAP_ECC_ERRORr 13334
#define ETU_WRAP_GLOBAL_CONFIGr 13335
#define ETU_WRAP_GLOBAL_DEBUGr 13336
#define ETU_WRAP_INTERRUPTr 13337
#define ETU_WRAP_INTERRUPT_MASKr 13338
#define ETU_WRAP_LATENCY_CONFIGr 13339
#define ETU_WRAP_LATENCY_MEASUREr 13340
#define ETU_WRAP_PD_ASSISTr 13341
#define ETU_WRAP_PROGID_EXTENSIONr 13342
#define ETU_WRAP_PROGID_LOCATIONr 13343
#define ETU_WRAP_TRACEPOINT_CONFIGr 13344
#define ETU_WRAP_TRACEPOINT_DELAY_CONFIG_ETUr 13345
#define ETU_WRAP_TRACEPOINT_DELAY_CONFIG_LRPr 13346
#define ETU_WRAP_TRACEPOINT_DELAY_CONFIG_RSPr 13347
#define ETU_WRAP_TRACEPOINT_ETU_KEY_CAPTr 13348
#define ETU_WRAP_TRACEPOINT_ETU_KEY_DATAMASKr 13349
#define ETU_WRAP_TRACEPOINT_ETU_KEY_VALUEr 13350
#define ETU_WRAP_TRACEPOINT_ETU_RSP_ADDR_CAPTr 13351
#define ETU_WRAP_TRACEPOINT_ETU_RSP_ADDR_DATAMASKr 13352
#define ETU_WRAP_TRACEPOINT_ETU_RSP_ADDR_VALUEr 13353
#define ETU_WRAP_TRACEPOINT_ETU_RSP_CAPTr 13354
#define ETU_WRAP_TRACEPOINT_ETU_RSP_DATAMASKr 13355
#define ETU_WRAP_TRACEPOINT_ETU_RSP_VALUEr 13356
#define ETU_WRAP_TRACEPOINT_LRP_CTRL_KEY_CAPTr 13357
#define ETU_WRAP_TRACEPOINT_LRP_CTRL_KEY_DATAMASKr 13358
#define ETU_WRAP_TRACEPOINT_LRP_CTRL_KEY_VALUEr 13359
#define ETU_WRAP_TRACEPOINT_LRP_DATA_KEYr 13360
#define ETU_WRAP_TRACEPOINT_LRP_DATA_KEY_DATAMASKr 13361
#define ETU_WRAP_TRACEPOINT_LRP_DATA_KEY_VALUEr 13362
#define ETU_WRAP_TRACE_ETU_COUNTERr 13363
#define ETU_WRAP_TRACE_INTERRUPTr 13364
#define ETU_WRAP_TRACE_INTERRUPT_MASKr 13365
#define ETU_WRAP_TRACE_LRP_COUNTERr 13366
#define ETU_WRAP_TRACE_RSP_COUNTERr 13367
#define ETU_WRDM72_INSTr 13368
#define ETU_WR_DB_V0_DATA0r 13369
#define ETU_WR_DB_V0_DATA1r 13370
#define ETU_WR_DB_V0_DATA2r 13371
#define ETU_WR_DB_V0_MASK0r 13372
#define ETU_WR_DB_V0_MASK1r 13373
#define ETU_WR_DB_V0_MASK2r 13374
#define EVLAN_RAM_DBGCTRLr 13375
#define EVLAN_TM_REG_1r 13376
#define EVLAN_WW_REG_1r 13377
#define EVXLT_RAM_CONTROL_1r 13378
#define EVXLT_RAM_CONTROL_2r 13379
#define EVXLT_RAM_DBGCTRLr 13380
#define EVXLT_TM_REG_1r 13381
#define EVXLT_WW_REG_1r 13382
#define EXCLUDE_DEST_ID_FOR_MC_LINKS_0r 13383
#define EXCLUDE_DEST_ID_FOR_MC_LINKS_1r 13384
#define EXCLUDE_DEST_ID_FOR_MC_LINKS_2r 13385
#define EXCLUDE_DEST_ID_FOR_MC_LINKS_3r 13386
#define EXT1_RESET_ON_EMPTY_MAX_PORT1r 13387
#define EXT1_RESET_ON_EMPTY_MAX_PORT2r 13388
#define EXT1_RESET_ON_EMPTY_MAX_PORT3r 13389
#define EXT1_RESET_ON_EMPTY_MAX_PORT4r 13390
#define EXT1_RESET_ON_EMPTY_MAX_PORT34r 13391
#define EXT1_RESET_ON_EMPTY_MAX_PORT35r 13392
#define EXT1_RESET_ON_EMPTY_MAX_PORT36r 13393
#define EXT1_RESET_ON_EMPTY_MAX_PORT37r 13394
#define EXT1_SHAPING_CONTROL_PORT1r 13395
#define EXT1_SHAPING_CONTROL_PORT2r 13396
#define EXT1_SHAPING_CONTROL_PORT3r 13397
#define EXT1_SHAPING_CONTROL_PORT4r 13398
#define EXT1_SHAPING_CONTROL_PORT34r 13399
#define EXT1_SHAPING_CONTROL_PORT35r 13400
#define EXT1_SHAPING_CONTROL_PORT36r 13401
#define EXT1_SHAPING_CONTROL_PORT37r 13402
#define EXTADDRr 13403
#define EXTENDEDMODEWR2REGISTERr 13404
#define EXT_BUFFER_POOL_CONG_STATEr 13405
#define EXT_IFP_ACT_PARITY_CONTROLr 13406
#define EXT_IFP_ACT_PARITY_STATUS_INTRr 13407
#define EXT_IFP_ACT_PARITY_STATUS_NACKr 13408
#define EXT_TCAM_ATTRr 13409
#define FABRICHEADEREXTENDEDMODEr 13410
#define FABRICMCBASEQUEUEr 13411
#define FABRICMULTICASTQUEUEBOUNDARIESr 13412
#define FAPPORTCONFIGURATIONr 13413
#define FASTPORTCONFIGURATIONr 13414
#define FASTPORTWDRRWEIGHTSr 13415
#define FAST_TX_FLUSHr 13416
#define FATPIPECONFIGURATIONr 13417
#define FBCCACHECONFIGURATIONr 13418
#define FBCEXTERNALFULLMULTICASTLIMITHIGHr 13419
#define FBCEXTERNALFULLMULTICASTLIMITLOWr 13420
#define FBCEXTERNALMINIMULTICASTLIMITHIGHr 13421
#define FBCEXTERNALMINIMULTICASTLIMITLOWr 13422
#define FBCEXTERNALUNICASTLIMITHIGHr 13423
#define FBCEXTERNALUNICASTLIMITLOWr 13424
#define FBCFULLMULTICASTAUTOGENENDr 13425
#define FBCFULLMULTICASTAUTOGENSTARTr 13426
#define FBCFULLMULTICASTTHRESHOLDSr 13427
#define FBCMINIMULTICASTAUTOGENENDr 13428
#define FBCMINIMULTICASTAUTOGENSTARTr 13429
#define FBCMINIMULTICASTTHRESHOLDSr 13430
#define FBCUNICASTAUTOGENENDr 13431
#define FBCUNICASTAUTOGENSTARTr 13432
#define FBCUNICASTTHRESHOLDSr 13433
#define FCBISTr 13434
#define FCBISTCYCLE1r 13435
#define FCBISTCYCLE2r 13436
#define FCCBFCMAPPING0r 13437
#define FCCBFCMAPPING1r 13438
#define FCCBFCMAPPING2r 13439
#define FCCBFCMAPPING3r 13440
#define FCFROMCFCHIGHENABLE_0r 13441
#define FCFROMCFCHIGHENABLE_1r 13442
#define FCGROUPSr 13443
#define FCHTHr 13444
#define FCILKNRX0CHFCr 13445
#define FCILKNRX0CHFCENCFCr 13446
#define FCILKNRX0CHFCFORCEr 13447
#define FCILKNRX0LLFCFROMRXCNTr 13448
#define FCILKNRX1CHFCr 13449
#define FCILKNRX1CHFCENCFCr 13450
#define FCILKNRX1CHFCFORCEr 13451
#define FCILKNRX1LLFCFROMRXCNTr 13452
#define FCILKNTX0GENCHFCENCFCr 13453
#define FCILKNTX0GENCHFCFORCEr 13454
#define FCILKNTX0GENLLFCCNTr 13455
#define FCILKNTX0LLFCSTOPTXCNTr 13456
#define FCILKNTX1GENCHFCENCFCr 13457
#define FCILKNTX1GENCHFCFORCEr 13458
#define FCILKNTX1GENLLFCCNTr 13459
#define FCILKNTX1LLFCSTOPTXCNTr 13460
#define FCLLFCSTOPTXENCFCr 13461
#define FCLLFCSTOPTXFORCEr 13462
#define FCLTHr 13463
#define FCOE_ING_CONTROLr 13464
#define FCRCREDITCOUNTERr 13465
#define FCRENABLERSANDFILTERMATCHINPUTLINKr 13466
#define FCRESETr 13467
#define FCRTMr 13468
#define FCRTMTHRESHOLDr 13469
#define FCRTMTIMERr 13470
#define FCRXCBFCFROMMALr 13471
#define FCRXGENLLFCFROMMLFr 13472
#define FCR_ACTIVATEGTIMERr 13473
#define FCR_CELL_DROP_COUNTER_0r 13474
#define FCR_CELL_DROP_COUNTER_1r 13475
#define FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERSr 13476
#define FCR_CONNECTIVITY_MAP_REGISTERSr 13477
#define FCR_CONTROL_CELL_FIFO_BUFFERr 13478
#define FCR_CREDIT_CELLS_COUNTERr 13479
#define FCR_ECC_1B_ERR_CNTr 13480
#define FCR_ECC_1B_ERR_MONITOR_MEM_MASKr 13481
#define FCR_ECC_2B_ERR_CNTr 13482
#define FCR_ECC_2B_ERR_MONITOR_MEM_MASKr 13483
#define FCR_ERROR_INITIATION_DATAr 13484
#define FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINKr 13485
#define FCR_FLOW_STATUS_CELLS_COUNTERr 13486
#define FCR_GTIMER_CONFIGURATIONr 13487
#define FCR_GTIMER_CONFIGURATION_REGISTERr 13488
#define FCR_GTIMER_TRIGGERr 13489
#define FCR_INDIRECT_COMMANDr 13490
#define FCR_INDIRECT_COMMAND_ADDRESSr 13491
#define FCR_INDIRECT_COMMAND_DATA_INCREMENTr 13492
#define FCR_INDIRECT_COMMAND_RD_DATAr 13493
#define FCR_INDIRECT_COMMAND_WR_DATAr 13494
#define FCR_INITIATE_ECC_1B_ERRORSr 13495
#define FCR_INITIATE_ECC_2B_ERRORSr 13496
#define FCR_INTERRUPTMASKREGISTERr 13497
#define FCR_INTERRUPTREGISTERr 13498
#define FCR_INTERRUPT_MASK_REGISTERr 13499
#define FCR_INTERRUPT_REGISTERr 13500
#define FCR_INTERRUPT_REGISTER_TESTr 13501
#define FCR_PROGRAMMABLECELLSCOUNTERr 13502
#define FCR_PROGRAMMABLE_CELLS_COUNTERr 13503
#define FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr 13504
#define FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r 13505
#define FCR_REACHABILITY_CELLS_COUNTERr 13506
#define FCR_REG_0085r 13507
#define FCR_REG_0090r 13508
#define FCR_REG_0091r 13509
#define FCR_REG_0092r 13510
#define FCR_REG_0093r 13511
#define FCR_REG_0167r 13512
#define FCR_REG_0197r 13513
#define FCR_REG_00AFr 13514
#define FCR_REG_00CEr 13515
#define FCR_REG_00CFr 13516
#define FCR_REG_01B0r 13517
#define FCR_REG_01B1r 13518
#define FCR_REG_01B2r 13519
#define FCR_SBUS_BROADCAST_IDr 13520
#define FCR_SBUS_LAST_IN_CHAINr 13521
#define FCR_TOTAL_CELLS_COUNTERr 13522
#define FCTENABLERREGISTERr 13523
#define FCTXGENCBFCENCFCr 13524
#define FCTXGENCBFCENMLFr 13525
#define FCTXGENCBFCFORCEr 13526
#define FCTXGENLLFCENCFCr 13527
#define FCTXGENLLFCENMLFr 13528
#define FCTXGENLLFCFORCEr 13529
#define FCTXGENLLFCFROMCFCr 13530
#define FCTXLLFCSTOPTXFROMCFCr 13531
#define FCT_CPU_TRANSMIT_CELLr 13532
#define FCT_CPU_TRANSMIT_CELLS_TRIGGERr 13533
#define FCT_CPU_TRANSMIT_CELL_LINK_NUMBERr 13534
#define FCT_FCT_ENABLER_REGISTERr 13535
#define FCT_GTIMER_CONFIGURATIONr 13536
#define FCT_GTIMER_TRIGGERr 13537
#define FCT_INTERRUPTMASKREGISTERr 13538
#define FCT_INTERRUPTREGISTERr 13539
#define FCT_INTERRUPT_MASK_REGISTERr 13540
#define FCT_INTERRUPT_REGISTERr 13541
#define FCT_INTERRUPT_REGISTER_TESTr 13542
#define FCT_LOCAL_ROUTE_CELLS_COUNTERr 13543
#define FCT_REG_0085r 13544
#define FCT_REG_0086r 13545
#define FCT_REG_0090r 13546
#define FCT_REG_0091r 13547
#define FCT_REG_0092r 13548
#define FCT_REG_0093r 13549
#define FCT_REG_0107r 13550
#define FCT_REG_0108r 13551
#define FCT_REG_0123r 13552
#define FCT_REG_0124r 13553
#define FCT_REG_00B8r 13554
#define FCT_REG_00B9r 13555
#define FCT_REG_00BAr 13556
#define FCT_REG_00BBr 13557
#define FCT_REG_00C0r 13558
#define FCT_REG_00C1r 13559
#define FCT_REG_00CEr 13560
#define FCT_REG_010Ar 13561
#define FCT_REG_010Br 13562
#define FCT_REG_010Dr 13563
#define FCT_SBUS_LAST_IN_CHAINr 13564
#define FCT_TRANSMITTED_CONTROL_CELLS_COUNTERr 13565
#define FCT_TRANSMITTED_CR_CELLS_COUNTERr 13566
#define FCT_TRANSMITTED_FS_CELLS_COUNTERr 13567
#define FCT_UNREACHABLE_DESTINATIONr 13568
#define FC_DST_PORT_MAPPING_TABLE_0r 13569
#define FC_DST_PORT_MAPPING_TABLE_1r 13570
#define FC_DST_PORT_MAPPING_TABLE_2r 13571
#define FC_ILKNr 13572
#define FC_MAP_DEBUG_TMr 13573
#define FC_MAP_TBL2_ECC_ERR1r 13574
#define FC_MAP_TBL2_ECC_ERR2r 13575
#define FDRLASTHEADERr 13576
#define FDROVERFLOWSANDFIFOSSTATUSESFDRAr 13577
#define FDROVERFLOWSANDFIFOSSTATUSESFDRBr 13578
#define FDRPACKETCOUNTERr 13579
#define FDR_ACTIVATEGTIMERr 13580
#define FDR_CELL_IN_CNT_PRIMARYr 13581
#define FDR_CELL_IN_CNT_SECONDARYr 13582
#define FDR_CELL_IN_CNT_TOTALr 13583
#define FDR_CELL_OUT_CNT_PRIMARYr 13584
#define FDR_CELL_OUT_CNT_SECONDARYr 13585
#define FDR_CPU_DATA_CELL_A_PRIMARYr 13586
#define FDR_CPU_DATA_CELL_B_PRIMARYr 13587
#define FDR_CPU_DATA_CELL_C_PRIMARYr 13588
#define FDR_CPU_DATA_CELL_D_PRIMARYr 13589
#define FDR_ECC_1B_ERR_CNT_PRIMARYr 13590
#define FDR_ECC_1B_ERR_CNT_SECONDARYr 13591
#define FDR_ECC_1B_ERR_MONITOR_MEM_MASK_PRIMARYr 13592
#define FDR_ECC_1B_ERR_MONITOR_MEM_MASK_SECONDARYr 13593
#define FDR_ECC_2B_ERR_CNT_PRIMARYr 13594
#define FDR_ECC_2B_ERR_CNT_SECONDARYr 13595
#define FDR_ECC_2B_ERR_MONITOR_MEM_MASK_PRIMARYr 13596
#define FDR_ECC_2B_ERR_MONITOR_MEM_MASK_SECONDARYr 13597
#define FDR_ERROR_FILTERr 13598
#define FDR_ERROR_FILTER_2r 13599
#define FDR_ERROR_FILTER_CNT_PRIMARYr 13600
#define FDR_ERROR_FILTER_CNT_SECONDARYr 13601
#define FDR_ERROR_FILTER_MASKr 13602
#define FDR_ERROR_FILTER_MASK_2r 13603
#define FDR_ERROR_FILTER_MASK_ENr 13604
#define FDR_ERROR_INITIATION_DATAr 13605
#define FDR_FDR_DISCARD_COUNTER_A_PRIMARYr 13606
#define FDR_FDR_DISCARD_COUNTER_A_SECONDARYr 13607
#define FDR_FDR_DISCARD_COUNTER_B_PRIMARYr 13608
#define FDR_FDR_DISCARD_COUNTER_B_SECONDARYr 13609
#define FDR_FDR_ENABLERS_REGISTER_1r 13610
#define FDR_FDR_ENABLERS_REGISTER_2r 13611
#define FDR_FDR_FIFO_DISCARD_COUNTER_A_PRIMARYr 13612
#define FDR_FDR_FIFO_DISCARD_COUNTER_A_SECONDARYr 13613
#define FDR_FDR_FIFO_DISCARD_COUNTER_B_PRIMARYr 13614
#define FDR_FDR_FIFO_DISCARD_COUNTER_B_SECONDARYr 13615
#define FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_PRIMARYr 13616
#define FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_SECONDARYr 13617
#define FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_PRIMARYr 13618
#define FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_SECONDARYr 13619
#define FDR_FILTER_MATCH_INPUT_LINKr 13620
#define FDR_GTIMER_CONFIGURATIONr 13621
#define FDR_GTIMER_CONFIGURATION_REGISTERr 13622
#define FDR_GTIMER_TRIGGERr 13623
#define FDR_INBAND_HEADERr 13624
#define FDR_INBAND_HEADER_VALIDr 13625
#define FDR_INBAND_PAYLOAD_LSBr 13626
#define FDR_INBAND_PAYLOAD_MSBr 13627
#define FDR_INITIATE_ECC_1B_ERRORS_PRIMARYr 13628
#define FDR_INITIATE_ECC_1B_ERRORS_SECONDARYr 13629
#define FDR_INITIATE_ECC_2B_ERRORS_PRIMARYr 13630
#define FDR_INITIATE_ECC_2B_ERRORS_SECONDARYr 13631
#define FDR_INTERRUPTMASKREGISTERr 13632
#define FDR_INTERRUPTREGISTERr 13633
#define FDR_INTERRUPT_MASK_REGISTERr 13634
#define FDR_INTERRUPT_MASK_REGISTER_1r 13635
#define FDR_INTERRUPT_MASK_REGISTER_2r 13636
#define FDR_INTERRUPT_MASK_REGISTER_3r 13637
#define FDR_INTERRUPT_REGISTERr 13638
#define FDR_INTERRUPT_REGISTER_1r 13639
#define FDR_INTERRUPT_REGISTER_2r 13640
#define FDR_INTERRUPT_REGISTER_3r 13641
#define FDR_INTERRUPT_REGISTER_1_TESTr 13642
#define FDR_INTERRUPT_REGISTER_2_TESTr 13643
#define FDR_INTERRUPT_REGISTER_3_TESTr 13644
#define FDR_INTERRUPT_REGISTER_TESTr 13645
#define FDR_LINK_FIFO_STATUS_PRIMARYr 13646
#define FDR_LINK_FIFO_STATUS_SECONDARYr 13647
#define FDR_LINK_LEVEL_FLOW_CONTROLr 13648
#define FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARYr 13649
#define FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_SECONDARYr 13650
#define FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARYr 13651
#define FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_SECONDARYr 13652
#define FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARYr 13653
#define FDR_LINK_UP_STATUS_FROM_FDRA_SECONDARYr 13654
#define FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARYr 13655
#define FDR_LINK_UP_STATUS_FROM_FDRB_SECONDARYr 13656
#define FDR_LOCAL_FIFO_RCI_LEVELr 13657
#define FDR_PROGRAMMABLECELLSCOUNTERr 13658
#define FDR_PROGRAMMABLE_CELLS_COUNTER_PRIMARYr 13659
#define FDR_PROGRAMMABLE_CELLS_COUNTER_SECONDARYr 13660
#define FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r 13661
#define FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1r 13662
#define FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r 13663
#define FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1r 13664
#define FDR_REG_0085r 13665
#define FDR_REG_0086r 13666
#define FDR_REG_0090r 13667
#define FDR_REG_0091r 13668
#define FDR_REG_0092r 13669
#define FDR_REG_0093r 13670
#define FDR_REG_0163r 13671
#define FDR_REG_0164r 13672
#define FDR_REG_0221r 13673
#define FDR_REG_0223r 13674
#define FDR_REG_0239r 13675
#define FDR_REG_0241r 13676
#define FDR_REG_0242r 13677
#define FDR_REG_0243r 13678
#define FDR_REG_0245r 13679
#define FDR_REG_0246r 13680
#define FDR_REG_0247r 13681
#define FDR_REG_0256r 13682
#define FDR_REG_0257r 13683
#define FDR_REG_0258r 13684
#define FDR_REG_00AFr 13685
#define FDR_REG_00CEr 13686
#define FDR_REG_00CFr 13687
#define FDR_REG_00D0r 13688
#define FDR_REG_016Ar 13689
#define FDR_REG_01B7r 13690
#define FDR_REG_01CAr 13691
#define FDR_REG_01DDr 13692
#define FDR_REG_01F0r 13693
#define FDR_REG_021Dr 13694
#define FDR_REG_021Fr 13695
#define FDR_REG_023Ar 13696
#define FDR_REG_023Br 13697
#define FDR_REG_023Dr 13698
#define FDR_REG_023Er 13699
#define FDR_REG_023Fr 13700
#define FDR_SBUS_LAST_IN_CHAINr 13701
#define FDR_SORTERFIFODISCARDCOUNTERAr 13702
#define FDTENABLERREGISTERr 13703
#define FDTNUMLINKSSTATUS0r 13704
#define FDTNUMLINKSSTATUS1r 13705
#define FDTPKTCNTr 13706
#define FDTQNUMCNTSELr 13707
#define FDTTXQRDADDRr 13708
#define FDTTXQWRADDRr 13709
#define FDT_BUNDLE_GROUPSr 13710
#define FDT_BUNDLE_GROUPS_CNTr 13711
#define FDT_CONTEXT_CELL_COUNTERr 13712
#define FDT_CPU_DATA_CELL_0r 13713
#define FDT_CPU_DATA_CELL_1r 13714
#define FDT_CPU_DATA_CELL_2r 13715
#define FDT_CPU_DATA_CELL_3r 13716
#define FDT_CRC_DROPPED_CELL_CNTr 13717
#define FDT_CRC_DROPPED_PCK_CNTr 13718
#define FDT_ECC_1B_ERR_CNTr 13719
#define FDT_ECC_1B_ERR_MONITOR_MEM_MASKr 13720
#define FDT_ECC_2B_ERR_CNTr 13721
#define FDT_ECC_2B_ERR_MONITOR_MEM_MASKr 13722
#define FDT_ERROR_INITIATION_DATAr 13723
#define FDT_FABRIC_DATA_BYTE_CNTr 13724
#define FDT_FDT_ENABLER_REGISTERr 13725
#define FDT_FDT_SEGMENTATION_AND_INTERLEAVINGr 13726
#define FDT_FMC_GCI_FLOW_CONTROLr 13727
#define FDT_GCI_LINK_MASKr 13728
#define FDT_GTIMER_CONFIGURATIONr 13729
#define FDT_GTIMER_TRIGGERr 13730
#define FDT_INDIRECT_COMMANDr 13731
#define FDT_INDIRECT_COMMAND_ADDRESSr 13732
#define FDT_INDIRECT_COMMAND_DATA_INCREMENTr 13733
#define FDT_INDIRECT_COMMAND_RD_DATAr 13734
#define FDT_INDIRECT_COMMAND_WR_DATAr 13735
#define FDT_INITIATE_ECC_1B_ERRORSr 13736
#define FDT_INITIATE_ECC_2B_ERRORSr 13737
#define FDT_INITIATE_PARITY_ERRORSr 13738
#define FDT_INTERRUPTMASKREGISTERr 13739
#define FDT_INTERRUPTREGISTERr 13740
#define FDT_INTERRUPT_MASK_REGISTERr 13741
#define FDT_INTERRUPT_REGISTERr 13742
#define FDT_INTERRUPT_REGISTER_TESTr 13743
#define FDT_IN_BAND_MANAGMENENTr 13744
#define FDT_IN_BAND_STATUS_Ar 13745
#define FDT_IN_BAND_STATUS_Br 13746
#define FDT_IPT_CTRL_FIFO_SER_FREEZEr 13747
#define FDT_IPT_DESC_CELL_COUNTERr 13748
#define FDT_IPT_FIFOS_WFQ_CONFIGURATIONr 13749
#define FDT_IRE_DESC_CELL_COUNTERr 13750
#define FDT_LINK_BITMAP_CONFIGURATIONr 13751
#define FDT_LINK_BUNDLE_BITMAPr 13752
#define FDT_LINK_LOAD_CONFIGURATIONr 13753
#define FDT_LOAD_BALANCING_CONFIGURATIONr 13754
#define FDT_LOCAL_TDM_CELLS_COUNTERr 13755
#define FDT_MULTICAST_ID_MASKr 13756
#define FDT_NON_TDM_LINK_MASKr 13757
#define FDT_PARITY_ERR_CNTr 13758
#define FDT_PARITY_ERR_MONITOR_MEM_MASKr 13759
#define FDT_REG_0085r 13760
#define FDT_REG_0086r 13761
#define FDT_REG_0090r 13762
#define FDT_REG_0091r 13763
#define FDT_REG_0092r 13764
#define FDT_REG_0093r 13765
#define FDT_REG_00AFr 13766
#define FDT_REG_00C0r 13767
#define FDT_REG_00C1r 13768
#define FDT_REG_00CEr 13769
#define FDT_REG_00CFr 13770
#define FDT_REG_00D0r 13771
#define FDT_REG_020Br 13772
#define FDT_SBUS_LAST_IN_CHAINr 13773
#define FDT_TDM_CELLS_COUNTERr 13774
#define FDT_TDM_CONFIGURATIONr 13775
#define FDT_TDM_LINK_MASKr 13776
#define FDT_TRANSMITTED_DATA_CELLS_COUNTERr 13777
#define FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBERr 13778
#define FDT_TRANSMIT_DATA_CELL_TRIGGERr 13779
#define FDT_UNREACHABLE_DESTINATION_DISCARDEDr 13780
#define FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTERr 13781
#define FD_BAD_MVR_DROP_COUNTr 13782
#define FD_CFAPFULLTHRESHOLDr 13783
#define FD_CFAPPOOLSIZEr 13784
#define FD_CONFIGr 13785
#define FD_ECC_DEBUGr 13786
#define FD_ECC_ERRORr 13787
#define FD_ECC_ERROR_MASKr 13788
#define FD_FCT_ECC_STATUSr 13789
#define FD_GMT_ECC_STATUSr 13790
#define FD_LAG0_0r 13791
#define FD_LAG0_1r 13792
#define FD_LAG0_2r 13793
#define FD_LAG0_3r 13794
#define FD_LAG0_4r 13795
#define FD_LAG1_0r 13796
#define FD_LAG1_1r 13797
#define FD_LAG1_2r 13798
#define FD_LAG1_3r 13799
#define FD_LAG1_4r 13800
#define FD_MDB_A_ECC_STATUSr 13801
#define FD_MDB_B_ECC_STATUSr 13802
#define FD_NULL_MVR_DROP_COUNTr 13803
#define FD_PACKET_DROP_COUNTr 13804
#define FD_PACKET_DROP_COUNT_REDr 13805
#define FD_PACKET_DROP_COUNT_YELLOWr 13806
#define FD_PORT_ENABLE_0r 13807
#define FD_PORT_ENABLE_1r 13808
#define FD_PORT_ENABLE_2r 13809
#define FD_PORT_ENABLE_3r 13810
#define FD_PORT_ENABLE_4r 13811
#define FD_SVT_ECC_STATUSr 13812
#define FD_TMr 13813
#define FD_TOTAL_BUFFER_COUNTr 13814
#define FD_TOTAL_BUFFER_LIMITr 13815
#define FD_TOTAL_BUFFER_LIMIT_REDr 13816
#define FD_TOTAL_BUFFER_LIMIT_YELLOWr 13817
#define FD_TRACE_IF_CAPT_0r 13818
#define FD_TRACE_IF_CAPT_1r 13819
#define FD_TRACE_IF_CAPT_2r 13820
#define FD_TRACE_IF_CONTROLr 13821
#define FD_TRACE_IF_COUNTERr 13822
#define FD_TRACE_IF_FIELD_MASK0r 13823
#define FD_TRACE_IF_FIELD_MASK1r 13824
#define FD_TRACE_IF_FIELD_MASK2r 13825
#define FD_TRACE_IF_FIELD_MASK3r 13826
#define FD_TRACE_IF_FIELD_VALUE0r 13827
#define FD_TRACE_IF_FIELD_VALUE1r 13828
#define FD_TRACE_IF_FIELD_VALUE2r 13829
#define FD_TRACE_IF_FIELD_VALUE3r 13830
#define FD_TRACE_IF_STATUSr 13831
#define FD_TRACE_IF_STATUS_MASKr 13832
#define FECTRASMITTIONERRORCOUNTER0r 13833
#define FECTRASMITTIONERRORCOUNTER1r 13834
#define FECTRASMITTIONERRORCOUNTER2r 13835
#define FECTRASMITTIONERRORCOUNTER3r 13836
#define FECTRASMITTIONERRORCOUNTER4r 13837
#define FECTRASMITTIONERRORCOUNTER5r 13838
#define FECTRASMITTIONERRORCOUNTER6r 13839
#define FECTRASMITTIONERRORCOUNTER7r 13840
#define FECTRASMITTIONERRORCOUNTER8r 13841
#define FECTRASMITTIONERRORCOUNTER9r 13842
#define FECTRASMITTIONERRORCOUNTER10r 13843
#define FECTRASMITTIONERRORCOUNTER11r 13844
#define FE_CLRTr 13845
#define FE_EXCESSIVE_DEFER_LIMITr 13846
#define FE_IPGRr 13847
#define FE_IPGTr 13848
#define FE_MAC1r 13849
#define FE_MAC2r 13850
#define FE_MAXFr 13851
#define FE_SUPPr 13852
#define FE_TESTr 13853
#define FFM_ECC_DEBUG0r 13854
#define FFM_ECC_DEBUG1r 13855
#define FFM_ECC_ERRORr 13856
#define FFM_ECC_ERROR_MASKr 13857
#define FFM_ECC_STATUS0r 13858
#define FFM_ECC_STATUS1r 13859
#define FFM_ECC_STATUS2r 13860
#define FFM_ECC_STATUS3r 13861
#define FFM_ECC_STATUS4r 13862
#define FFM_ECC_STATUS5r 13863
#define FFM_ECC_STATUS6r 13864
#define FFM_ECC_STATUS7r 13865
#define FFM_ECC_STATUS8r 13866
#define FFM_ECC_STATUS9r 13867
#define FFM_ECC_STATUS10r 13868
#define FFM_ECC_STATUS11r 13869
#define FFM_ECC_STATUS12r 13870
#define FF_CONFIGr 13871
#define FF_DEF_POINTERSr 13872
#define FF_FC_CTRL_NUMBERr 13873
#define FF_FC_CTRL_POINTERSr 13874
#define FF_FC_UNDERFLOWr 13875
#define FF_FC_UNDERFLOW_STATUSr 13876
#define FF_FC_UNDERFLOW_STATUS_MASKr 13877
#define FF_FLUSHr 13878
#define FF_TRACE_IF_CAPT_0r 13879
#define FF_TRACE_IF_CONTROLr 13880
#define FF_TRACE_IF_COUNTERr 13881
#define FF_TRACE_IF_FIELD_MASK0r 13882
#define FF_TRACE_IF_FIELD_MASK1r 13883
#define FF_TRACE_IF_FIELD_MASK2r 13884
#define FF_TRACE_IF_FIELD_MASK3r 13885
#define FF_TRACE_IF_FIELD_MASK4r 13886
#define FF_TRACE_IF_FIELD_MASK5r 13887
#define FF_TRACE_IF_FIELD_VALUE0r 13888
#define FF_TRACE_IF_FIELD_VALUE1r 13889
#define FF_TRACE_IF_FIELD_VALUE2r 13890
#define FF_TRACE_IF_FIELD_VALUE3r 13891
#define FF_TRACE_IF_FIELD_VALUE4r 13892
#define FF_TRACE_IF_FIELD_VALUE5r 13893
#define FF_TRACE_IF_STATUSr 13894
#define FF_TRACE_IF_STATUS_MASKr 13895
#define FIFOSMAXOC1r 13896
#define FIFOSMAXOCC0r 13897
#define FIFOSTATUSHISTOGRAMPORT0BIN1r 13898
#define FIFO_CACHE_DEBUGr 13899
#define FIFO_STATUS_HISTOGRAM_PORT0_BIN0r 13900
#define FIFO_STATUS_HISTOGRAM_PORT0_BIN2r 13901
#define FIFO_STATUS_HISTOGRAM_PORT0_BIN3r 13902
#define FIFO_STATUS_HISTOGRAM_PORT0_THr 13903
#define FIFO_STATUS_HISTOGRAM_PORT1_BIN0r 13904
#define FIFO_STATUS_HISTOGRAM_PORT1_BIN1r 13905
#define FIFO_STATUS_HISTOGRAM_PORT1_BIN2r 13906
#define FIFO_STATUS_HISTOGRAM_PORT1_BIN3r 13907
#define FIFO_STATUS_HISTOGRAM_PORT1_THr 13908
#define FIFO_STATUS_HISTOGRAM_PORTSr 13909
#define FIFO_WRITE_POINTER_MLF_SELECTr 13910
#define FIFO_WRITE_POINTER_RESULTr 13911
#define FILTERINGACTIONPROFILESr 13912
#define FILTERMATCHCOUNT_ECC_STATUSr 13913
#define FILTERMATCHINPUTLINKr 13914
#define FIRST_FRAGMENT_DROP_STATE_CELLr 13915
#define FIRST_FRAGMENT_DROP_STATE_PACKETr 13916
#define FLEXIBLE_IPV6_EXT_HDRr 13917
#define FLOOD_LEARN_CONTROLr 13918
#define FLOOD_LEARN_KEY_TYPE_PORT_Ar 13919
#define FLOOD_LEARN_KEY_TYPE_PORT_Br 13920
#define FLOOD_LEARN_MATCH_PORT_Ar 13921
#define FLOOD_LEARN_MATCH_PORT_Br 13922
#define FLOWCONTROLCOUNTERr 13923
#define FLOWCONTROLCOUNTSELECTr 13924
#define FLOWCONTROLRXr 13925
#define FLOWCONTROLRX2r 13926
#define FLOWCONTROLRXOVERRIDES1r 13927
#define FLOWCONTROLRXOVERRIDES2r 13928
#define FLOWCONTROLSOURCEADDRr 13929
#define FLOWCONTROLSTATUSr 13930
#define FLOWCONTROLTHRESHOLDSr 13931
#define FLOWCONTROLTXr 13932
#define FLOWCONTROLTXCBFCr 13933
#define FLOWCONTROLTXOVERRIDESr 13934
#define FLOWCONTROLTXQUANTAr 13935
#define FLOWCONTROLTXREFRESHTIMERr 13936
#define FLOWSTATUSCELLSCOUNTERr 13937
#define FLOWSTATUSFILTERr 13938
#define FLOWSTATUSFILTERMASKr 13939
#define FLOW_CONTROL_XOFF_STATEr 13940
#define FLPGENERALCFGr 13941
#define FLPQUERYCNTr 13942
#define FLUSH_CONTROLr 13943
#define FMAC_ASYNC_FIFO_ACCESS_READ_DATAr 13944
#define FMAC_ASYNC_FIFO_ACCESS_TRIGGERr 13945
#define FMAC_ASYNC_FIFO_CONFIGURATIONr 13946
#define FMAC_BEC_CONFIGURATIONr 13947
#define FMAC_BEC_STATUSr 13948
#define FMAC_BER_GEN_BITMAPr 13949
#define FMAC_BER_GEN_PERIODr 13950
#define FMAC_CNTRL_INTRLVD_MODE_REGr 13951
#define FMAC_CONTROL_CELL_BURST_REGISTERr 13952
#define FMAC_ECC_1B_ERR_ADDRr 13953
#define FMAC_ECC_1B_ERR_CNTr 13954
#define FMAC_ECC_1B_ERR_MONITOR_MEM_MASKr 13955
#define FMAC_ECC_2B_ERR_ADDRr 13956
#define FMAC_ECC_2B_ERR_CNTr 13957
#define FMAC_ECC_2B_ERR_MONITOR_MEM_MASKr 13958
#define FMAC_EDS_CONFIGURATIONr 13959
#define FMAC_EDS_STATUSr 13960
#define FMAC_ERROR_INITIATIONr 13961
#define FMAC_ERROR_INITIATION_DATAr 13962
#define FMAC_FABRIC_SYSTEM_CONFIG_0r 13963
#define FMAC_FABRIC_SYSTEM_CONFIG_1r 13964
#define FMAC_FBIST_CONFIGURATION_Ar 13965
#define FMAC_FBIST_CONFIGURATION_Br 13966
#define FMAC_FBIST_STATUSr 13967
#define FMAC_FMAL_COMMA_BURST_CONFIGURATIONr 13968
#define FMAC_FMAL_GENERAL_CONFIGURATIONr 13969
#define FMAC_FMAL_STATISTICS_COUNT_CONTROLr 13970
#define FMAC_FMAL_STATISTICS_GTIMERr 13971
#define FMAC_FMAL_STATISTICS_OUTPUTr 13972
#define FMAC_FMAL_STATISTICS_OUTPUT_CONTROLr 13973
#define FMAC_FPS_CONFIGURATION_BERr 13974
#define FMAC_FPS_CONFIGURATION_RX_SYNCr 13975
#define FMAC_FPS_RX_FEC_CONFIGURATIONr 13976
#define FMAC_FPS_RX_STATUSr 13977
#define FMAC_FPS_TX_CONFIGURATIONr 13978
#define FMAC_GENERAL_CONFIGURATION_REGISTERr 13979
#define FMAC_GLOBAL_TEST_RX_IDL_PTRNr 13980
#define FMAC_GLOBAL_TEST_TX_IDL_PTRNr 13981
#define FMAC_GLOBAL_TEST_TX_PR_SEED_Ar 13982
#define FMAC_GLOBAL_TEST_TX_PR_SEED_Br 13983
#define FMAC_GTIMER_CONFIGURATIONr 13984
#define FMAC_GTIMER_TRIGGERr 13985
#define FMAC_INTERRUPT_MASK_REGISTERr 13986
#define FMAC_INTERRUPT_MASK_REGISTER_1r 13987
#define FMAC_INTERRUPT_MASK_REGISTER_2r 13988
#define FMAC_INTERRUPT_MASK_REGISTER_3r 13989
#define FMAC_INTERRUPT_MASK_REGISTER_4r 13990
#define FMAC_INTERRUPT_MASK_REGISTER_5r 13991
#define FMAC_INTERRUPT_MASK_REGISTER_6r 13992
#define FMAC_INTERRUPT_MASK_REGISTER_7r 13993
#define FMAC_INTERRUPT_MASK_REGISTER_8r 13994
#define FMAC_INTERRUPT_MASK_REGISTER_9r 13995
#define FMAC_INTERRUPT_REGISTERr 13996
#define FMAC_INTERRUPT_REGISTER_1r 13997
#define FMAC_INTERRUPT_REGISTER_2r 13998
#define FMAC_INTERRUPT_REGISTER_3r 13999
#define FMAC_INTERRUPT_REGISTER_4r 14000
#define FMAC_INTERRUPT_REGISTER_5r 14001
#define FMAC_INTERRUPT_REGISTER_6r 14002
#define FMAC_INTERRUPT_REGISTER_7r 14003
#define FMAC_INTERRUPT_REGISTER_8r 14004
#define FMAC_INTERRUPT_REGISTER_9r 14005
#define FMAC_INTERRUPT_REGISTER_1_TESTr 14006
#define FMAC_INTERRUPT_REGISTER_2_TESTr 14007
#define FMAC_INTERRUPT_REGISTER_3_TESTr 14008
#define FMAC_INTERRUPT_REGISTER_4_TESTr 14009
#define FMAC_INTERRUPT_REGISTER_5_TESTr 14010
#define FMAC_INTERRUPT_REGISTER_6_TESTr 14011
#define FMAC_INTERRUPT_REGISTER_7_TESTr 14012
#define FMAC_INTERRUPT_REGISTER_8_TESTr 14013
#define FMAC_INTERRUPT_REGISTER_9_TESTr 14014
#define FMAC_INTERRUPT_REGISTER_TESTr 14015
#define FMAC_KPCS_CONFIGURATIONr 14016
#define FMAC_KPCS_RX_STATUSr 14017
#define FMAC_KPCS_TEST_RX_CONFIGURATIONr 14018
#define FMAC_KPCS_TEST_RX_STATUSr 14019
#define FMAC_KPCS_TEST_TX_CONFIGURATIONr 14020
#define FMAC_LEAKY_BUCKETr 14021
#define FMAC_LEAKY_BUCKET_CONTROL_REGISTERr 14022
#define FMAC_LFEC_CONFIGURATIONr 14023
#define FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr 14024
#define FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr 14025
#define FMAC_LOOPBACK_ENABLE_REGISTERr 14026
#define FMAC_RECEIVE_RESET_REGISTERr 14027
#define FMAC_REG_0050r 14028
#define FMAC_REG_0051r 14029
#define FMAC_REG_0052r 14030
#define FMAC_REG_0053r 14031
#define FMAC_REG_0054r 14032
#define FMAC_REG_0058r 14033
#define FMAC_REG_0065r 14034
#define FMAC_REG_0066r 14035
#define FMAC_REG_0068r 14036
#define FMAC_REG_0096r 14037
#define FMAC_REG_0098r 14038
#define FMAC_REG_0099r 14039
#define FMAC_REG_0140r 14040
#define FMAC_REG_005Ar 14041
#define FMAC_REG_005Br 14042
#define FMAC_REG_005Cr 14043
#define FMAC_REG_01A8r 14044
#define FMAC_REG_01ACr 14045
#define FMAC_REG_01E9r 14046
#define FMAC_REG_01EAr 14047
#define FMAC_REG_01EBr 14048
#define FMAC_REG_01ECr 14049
#define FMAC_REG_01EDr 14050
#define FMAC_REG_01EEr 14051
#define FMAC_REG_01EFr 14052
#define FMAC_REG_01FAr 14053
#define FMAC_REG_1E8r 14054
#define FMAC_SBUS_BROADCAST_IDr 14055
#define FMAC_SBUS_LAST_IN_CHAINr 14056
#define FMAC_SPARE_REGISTER_2r 14057
#define FMAC_SPARE_REGISTER_3r 14058
#define FMAC_TEST_CONFIGURATIONr 14059
#define FMAC_TEST_STATUSr 14060
#define FMAC_TX_CELL_LIMITr 14061
#define FMCCREDITFLOWCONTROLTHRESHOLDr 14062
#define FMCFCSTATUSVECr 14063
#define FMCSCHEDULERCONFIGSr 14064
#define FMSDELAYCOUNTERr 14065
#define FMSFLOWSTATUSCOUNTERr 14066
#define FMSMAXOCCUPANCYr 14067
#define FMSPARAMETERSr 14068
#define FORCEAGGRFC_REGISTER_0r 14069
#define FORCEAGGRFC_REGISTER_1r 14070
#define FORCEAGGRFC_REGISTER_2r 14071
#define FORCEAGGRFC_REGISTER_3r 14072
#define FORCECMNr 14073
#define FORCEFC_CONFIGURATION_REGISTERr 14074
#define FORCEHIGHFC_REGISTER_0r 14075
#define FORCEHIGHFC_REGISTER_1r 14076
#define FORCEHIGHFC_REGISTER_2r 14077
#define FORCELOCALORFABRICr 14078
#define FORCELOWFC_REGISTER_0r 14079
#define FORCELOWFC_REGISTER_1r 14080
#define FORCELOWFC_REGISTER_2r 14081
#define FORCESCHEDULERFLOWCONTROLr 14082
#define FORCE_LINK_ENABLE_Ar 14083
#define FORCE_LINK_ENABLE_Br 14084
#define FORWARDERRORCORRECTIONCONFIGURATIONr 14085
#define FORWARDERRORCORRECTIONENABLERr 14086
#define FPALCFG_CID_0r 14087
#define FPALCFG_CID_1r 14088
#define FPALCFG_CID_2r 14089
#define FPALCFG_CID_3r 14090
#define FPALCFG_CID_4r 14091
#define FPALCFG_CID_5r 14092
#define FPALCFG_CID_6r 14093
#define FPALCFG_CID_7r 14094
#define FPALCFG_CID_8r 14095
#define FPALCFG_CID_9r 14096
#define FPALCFG_CID_10r 14097
#define FPALCFG_CID_11r 14098
#define FPALCFG_CID_12r 14099
#define FPALCFG_CID_13r 14100
#define FPALCFG_CID_14r 14101
#define FPALCFG_CID_15r 14102
#define FPCFG_CID_0r 14103
#define FPCFG_CID_1r 14104
#define FPCFG_CID_2r 14105
#define FPCFG_CID_3r 14106
#define FPCFG_CID_4r 14107
#define FPCFG_CID_5r 14108
#define FPCFG_CID_6r 14109
#define FPCFG_CID_7r 14110
#define FPCFG_CID_8r 14111
#define FPCFG_CID_9r 14112
#define FPCFG_CID_10r 14113
#define FPCFG_CID_11r 14114
#define FPCFG_CID_12r 14115
#define FPCFG_CID_13r 14116
#define FPCFG_CID_14r 14117
#define FPCFG_CID_15r 14118
#define FPCRCEC_CID_0r 14119
#define FPCRCEC_CID_1r 14120
#define FPCRCEC_CID_2r 14121
#define FPCRCEC_CID_3r 14122
#define FPCRCEC_CID_4r 14123
#define FPCRCEC_CID_5r 14124
#define FPCRCEC_CID_6r 14125
#define FPCRCEC_CID_7r 14126
#define FPCRCEC_CID_8r 14127
#define FPCRCEC_CID_9r 14128
#define FPCRCEC_CID_10r 14129
#define FPCRCEC_CID_11r 14130
#define FPCRCEC_CID_12r 14131
#define FPCRCEC_CID_13r 14132
#define FPCRCEC_CID_14r 14133
#define FPCRCEC_CID_15r 14134
#define FPDLCFG_CID_0r 14135
#define FPDLCFG_CID_1r 14136
#define FPDLCFG_CID_2r 14137
#define FPDLCFG_CID_3r 14138
#define FPDLCFG_CID_4r 14139
#define FPDLCFG_CID_5r 14140
#define FPDLCFG_CID_6r 14141
#define FPDLCFG_CID_7r 14142
#define FPDLCFG_CID_8r 14143
#define FPDLCFG_CID_9r 14144
#define FPDLCFG_CID_10r 14145
#define FPDLCFG_CID_11r 14146
#define FPDLCFG_CID_12r 14147
#define FPDLCFG_CID_13r 14148
#define FPDLCFG_CID_14r 14149
#define FPDLCFG_CID_15r 14150
#define FPDLSTAT_CID_0r 14151
#define FPDLSTAT_CID_1r 14152
#define FPDLSTAT_CID_2r 14153
#define FPDLSTAT_CID_3r 14154
#define FPDLSTAT_CID_4r 14155
#define FPDLSTAT_CID_5r 14156
#define FPDLSTAT_CID_6r 14157
#define FPDLSTAT_CID_7r 14158
#define FPDLSTAT_CID_8r 14159
#define FPDLSTAT_CID_9r 14160
#define FPDLSTAT_CID_10r 14161
#define FPDLSTAT_CID_11r 14162
#define FPDLSTAT_CID_12r 14163
#define FPDLSTAT_CID_13r 14164
#define FPDLSTAT_CID_14r 14165
#define FPDLSTAT_CID_15r 14166
#define FPEBEC_CID_0r 14167
#define FPEBEC_CID_1r 14168
#define FPEBEC_CID_2r 14169
#define FPEBEC_CID_3r 14170
#define FPEBEC_CID_4r 14171
#define FPEBEC_CID_5r 14172
#define FPEBEC_CID_6r 14173
#define FPEBEC_CID_7r 14174
#define FPEBEC_CID_8r 14175
#define FPEBEC_CID_9r 14176
#define FPEBEC_CID_10r 14177
#define FPEBEC_CID_11r 14178
#define FPEBEC_CID_12r 14179
#define FPEBEC_CID_13r 14180
#define FPEBEC_CID_14r 14181
#define FPEBEC_CID_15r 14182
#define FPFAESLC_CID_0r 14183
#define FPFAESLC_CID_1r 14184
#define FPFAESLC_CID_2r 14185
#define FPFAESLC_CID_3r 14186
#define FPFAESLC_CID_4r 14187
#define FPFAESLC_CID_5r 14188
#define FPFAESLC_CID_6r 14189
#define FPFAESLC_CID_7r 14190
#define FPFAESLC_CID_8r 14191
#define FPFAESLC_CID_9r 14192
#define FPFAESLC_CID_10r 14193
#define FPFAESLC_CID_11r 14194
#define FPFAESLC_CID_12r 14195
#define FPFAESLC_CID_13r 14196
#define FPFAESLC_CID_14r 14197
#define FPFAESLC_CID_15r 14198
#define FPHDLCTL_CID_0r 14199
#define FPHDLCTL_CID_1r 14200
#define FPHDLCTL_CID_2r 14201
#define FPHDLCTL_CID_3r 14202
#define FPHDLCTL_CID_4r 14203
#define FPHDLCTL_CID_5r 14204
#define FPHDLCTL_CID_6r 14205
#define FPHDLCTL_CID_7r 14206
#define FPHDLCTL_CID_8r 14207
#define FPHDLCTL_CID_9r 14208
#define FPHDLCTL_CID_10r 14209
#define FPHDLCTL_CID_11r 14210
#define FPHDLCTL_CID_12r 14211
#define FPHDLCTL_CID_13r 14212
#define FPHDLCTL_CID_14r 14213
#define FPHDLCTL_CID_15r 14214
#define FPHDLRXD_CID_0r 14215
#define FPHDLRXD_CID_1r 14216
#define FPHDLRXD_CID_2r 14217
#define FPHDLRXD_CID_3r 14218
#define FPHDLRXD_CID_4r 14219
#define FPHDLRXD_CID_5r 14220
#define FPHDLRXD_CID_6r 14221
#define FPHDLRXD_CID_7r 14222
#define FPHDLRXD_CID_8r 14223
#define FPHDLRXD_CID_9r 14224
#define FPHDLRXD_CID_10r 14225
#define FPHDLRXD_CID_11r 14226
#define FPHDLRXD_CID_12r 14227
#define FPHDLRXD_CID_13r 14228
#define FPHDLRXD_CID_14r 14229
#define FPHDLRXD_CID_15r 14230
#define FPHDLTXD_CID_0r 14231
#define FPHDLTXD_CID_1r 14232
#define FPHDLTXD_CID_2r 14233
#define FPHDLTXD_CID_3r 14234
#define FPHDLTXD_CID_4r 14235
#define FPHDLTXD_CID_5r 14236
#define FPHDLTXD_CID_6r 14237
#define FPHDLTXD_CID_7r 14238
#define FPHDLTXD_CID_8r 14239
#define FPHDLTXD_CID_9r 14240
#define FPHDLTXD_CID_10r 14241
#define FPHDLTXD_CID_11r 14242
#define FPHDLTXD_CID_12r 14243
#define FPHDLTXD_CID_13r 14244
#define FPHDLTXD_CID_14r 14245
#define FPHDLTXD_CID_15r 14246
#define FPINTE1_CID_0r 14247
#define FPINTE1_CID_1r 14248
#define FPINTE1_CID_2r 14249
#define FPINTE1_CID_3r 14250
#define FPINTE1_CID_4r 14251
#define FPINTE1_CID_5r 14252
#define FPINTE1_CID_6r 14253
#define FPINTE1_CID_7r 14254
#define FPINTE1_CID_8r 14255
#define FPINTE1_CID_9r 14256
#define FPINTE1_CID_10r 14257
#define FPINTE1_CID_11r 14258
#define FPINTE1_CID_12r 14259
#define FPINTE1_CID_13r 14260
#define FPINTE1_CID_14r 14261
#define FPINTE1_CID_15r 14262
#define FPINTS1_CID_0r 14263
#define FPINTS1_CID_1r 14264
#define FPINTS1_CID_2r 14265
#define FPINTS1_CID_3r 14266
#define FPINTS1_CID_4r 14267
#define FPINTS1_CID_5r 14268
#define FPINTS1_CID_6r 14269
#define FPINTS1_CID_7r 14270
#define FPINTS1_CID_8r 14271
#define FPINTS1_CID_9r 14272
#define FPINTS1_CID_10r 14273
#define FPINTS1_CID_11r 14274
#define FPINTS1_CID_12r 14275
#define FPINTS1_CID_13r 14276
#define FPINTS1_CID_14r 14277
#define FPINTS1_CID_15r 14278
#define FPINTS2_CID_0r 14279
#define FPINTS2_CID_1r 14280
#define FPINTS2_CID_2r 14281
#define FPINTS2_CID_3r 14282
#define FPINTS2_CID_4r 14283
#define FPINTS2_CID_5r 14284
#define FPINTS2_CID_6r 14285
#define FPINTS2_CID_7r 14286
#define FPINTS2_CID_8r 14287
#define FPINTS2_CID_9r 14288
#define FPINTS2_CID_10r 14289
#define FPINTS2_CID_11r 14290
#define FPINTS2_CID_12r 14291
#define FPINTS2_CID_13r 14292
#define FPINTS2_CID_14r 14293
#define FPINTS2_CID_15r 14294
#define FPLCVEC_CID_0r 14295
#define FPLCVEC_CID_1r 14296
#define FPLCVEC_CID_2r 14297
#define FPLCVEC_CID_3r 14298
#define FPLCVEC_CID_4r 14299
#define FPLCVEC_CID_5r 14300
#define FPLCVEC_CID_6r 14301
#define FPLCVEC_CID_7r 14302
#define FPLCVEC_CID_8r 14303
#define FPLCVEC_CID_9r 14304
#define FPLCVEC_CID_10r 14305
#define FPLCVEC_CID_11r 14306
#define FPLCVEC_CID_12r 14307
#define FPLCVEC_CID_13r 14308
#define FPLCVEC_CID_14r 14309
#define FPLCVEC_CID_15r 14310
#define FPMTSLP_CID_0r 14311
#define FPMTSLP_CID_1r 14312
#define FPMTSLP_CID_2r 14313
#define FPMTSLP_CID_3r 14314
#define FPMTSLP_CID_4r 14315
#define FPMTSLP_CID_5r 14316
#define FPMTSLP_CID_6r 14317
#define FPMTSLP_CID_7r 14318
#define FPMTSLP_CID_8r 14319
#define FPMTSLP_CID_9r 14320
#define FPMTSLP_CID_10r 14321
#define FPMTSLP_CID_11r 14322
#define FPMTSLP_CID_12r 14323
#define FPMTSLP_CID_13r 14324
#define FPMTSLP_CID_14r 14325
#define FPMTSLP_CID_15r 14326
#define FPNINTE2_CID_0r 14327
#define FPNINTE2_CID_1r 14328
#define FPNINTE2_CID_2r 14329
#define FPNINTE2_CID_3r 14330
#define FPNINTE2_CID_4r 14331
#define FPNINTE2_CID_5r 14332
#define FPNINTE2_CID_6r 14333
#define FPNINTE2_CID_7r 14334
#define FPNINTE2_CID_8r 14335
#define FPNINTE2_CID_9r 14336
#define FPNINTE2_CID_10r 14337
#define FPNINTE2_CID_11r 14338
#define FPNINTE2_CID_12r 14339
#define FPNINTE2_CID_13r 14340
#define FPNINTE2_CID_14r 14341
#define FPNINTE2_CID_15r 14342
#define FPRBCFG1r 14343
#define FPRBCFG2r 14344
#define FPRHFD_CID_0r 14345
#define FPRHFD_CID_1r 14346
#define FPRHFD_CID_2r 14347
#define FPRHFD_CID_3r 14348
#define FPRHFD_CID_4r 14349
#define FPRHFD_CID_5r 14350
#define FPRHFD_CID_6r 14351
#define FPRHFD_CID_7r 14352
#define FPRHFD_CID_8r 14353
#define FPRHFD_CID_9r 14354
#define FPRHFD_CID_10r 14355
#define FPRHFD_CID_11r 14356
#define FPRHFD_CID_12r 14357
#define FPRHFD_CID_13r 14358
#define FPRHFD_CID_14r 14359
#define FPRHFD_CID_15r 14360
#define FPRSBRP_CID_0r 14361
#define FPRSBRP_CID_1r 14362
#define FPRSBRP_CID_2r 14363
#define FPRSBRP_CID_3r 14364
#define FPRSBRP_CID_4r 14365
#define FPRSBRP_CID_5r 14366
#define FPRSBRP_CID_6r 14367
#define FPRSBRP_CID_7r 14368
#define FPRSBRP_CID_8r 14369
#define FPRSBRP_CID_9r 14370
#define FPRSBRP_CID_10r 14371
#define FPRSBRP_CID_11r 14372
#define FPRSBRP_CID_12r 14373
#define FPRSBRP_CID_13r 14374
#define FPRSBRP_CID_14r 14375
#define FPRSBRP_CID_15r 14376
#define FPRSBWP_CID_0r 14377
#define FPRSBWP_CID_1r 14378
#define FPRSBWP_CID_2r 14379
#define FPRSBWP_CID_3r 14380
#define FPRSBWP_CID_4r 14381
#define FPRSBWP_CID_5r 14382
#define FPRSBWP_CID_6r 14383
#define FPRSBWP_CID_7r 14384
#define FPRSBWP_CID_8r 14385
#define FPRSBWP_CID_9r 14386
#define FPRSBWP_CID_10r 14387
#define FPRSBWP_CID_11r 14388
#define FPRSBWP_CID_12r 14389
#define FPRSBWP_CID_13r 14390
#define FPRSBWP_CID_14r 14391
#define FPRSBWP_CID_15r 14392
#define FPRSIG1_CID_0r 14393
#define FPRSIG1_CID_1r 14394
#define FPRSIG1_CID_2r 14395
#define FPRSIG1_CID_3r 14396
#define FPRSIG1_CID_4r 14397
#define FPRSIG1_CID_5r 14398
#define FPRSIG1_CID_6r 14399
#define FPRSIG1_CID_7r 14400
#define FPRSIG1_CID_8r 14401
#define FPRSIG1_CID_9r 14402
#define FPRSIG1_CID_10r 14403
#define FPRSIG1_CID_11r 14404
#define FPRSIG1_CID_12r 14405
#define FPRSIG1_CID_13r 14406
#define FPRSIG1_CID_14r 14407
#define FPRSIG1_CID_15r 14408
#define FPRSIG2_CID_0r 14409
#define FPRSIG2_CID_1r 14410
#define FPRSIG2_CID_2r 14411
#define FPRSIG2_CID_3r 14412
#define FPRSIG2_CID_4r 14413
#define FPRSIG2_CID_5r 14414
#define FPRSIG2_CID_6r 14415
#define FPRSIG2_CID_7r 14416
#define FPRSIG2_CID_8r 14417
#define FPRSIG2_CID_9r 14418
#define FPRSIG2_CID_10r 14419
#define FPRSIG2_CID_11r 14420
#define FPRSIG2_CID_12r 14421
#define FPRSIG2_CID_13r 14422
#define FPRSIG2_CID_14r 14423
#define FPRSIG2_CID_15r 14424
#define FPRSIG3_CID_0r 14425
#define FPRSIG3_CID_1r 14426
#define FPRSIG3_CID_2r 14427
#define FPRSIG3_CID_3r 14428
#define FPRSIG3_CID_4r 14429
#define FPRSIG3_CID_5r 14430
#define FPRSIG3_CID_6r 14431
#define FPRSIG3_CID_7r 14432
#define FPRSIG3_CID_8r 14433
#define FPRSIG3_CID_9r 14434
#define FPRSIG3_CID_10r 14435
#define FPRSIG3_CID_11r 14436
#define FPRSIG3_CID_12r 14437
#define FPRSIG3_CID_13r 14438
#define FPRSIG3_CID_14r 14439
#define FPRSIG3_CID_15r 14440
#define FPRSIG4_CID_0r 14441
#define FPRSIG4_CID_1r 14442
#define FPRSIG4_CID_2r 14443
#define FPRSIG4_CID_3r 14444
#define FPRSIG4_CID_4r 14445
#define FPRSIG4_CID_5r 14446
#define FPRSIG4_CID_6r 14447
#define FPRSIG4_CID_7r 14448
#define FPRSIG4_CID_8r 14449
#define FPRSIG4_CID_9r 14450
#define FPRSIG4_CID_10r 14451
#define FPRSIG4_CID_11r 14452
#define FPRSIG4_CID_12r 14453
#define FPRSIG4_CID_13r 14454
#define FPRSIG4_CID_14r 14455
#define FPRSIG4_CID_15r 14456
#define FPRSIG5_CID_0r 14457
#define FPRSIG5_CID_1r 14458
#define FPRSIG5_CID_2r 14459
#define FPRSIG5_CID_3r 14460
#define FPRSIG5_CID_4r 14461
#define FPRSIG5_CID_5r 14462
#define FPRSIG5_CID_6r 14463
#define FPRSIG5_CID_7r 14464
#define FPRSIG5_CID_8r 14465
#define FPRSIG5_CID_9r 14466
#define FPRSIG5_CID_10r 14467
#define FPRSIG5_CID_11r 14468
#define FPRSIG5_CID_12r 14469
#define FPRSIG5_CID_13r 14470
#define FPRSIG5_CID_14r 14471
#define FPRSIG5_CID_15r 14472
#define FPRSIG6_CID_0r 14473
#define FPRSIG6_CID_1r 14474
#define FPRSIG6_CID_2r 14475
#define FPRSIG6_CID_3r 14476
#define FPRSIG6_CID_4r 14477
#define FPRSIG6_CID_5r 14478
#define FPRSIG6_CID_6r 14479
#define FPRSIG6_CID_7r 14480
#define FPRSIG6_CID_8r 14481
#define FPRSIG6_CID_9r 14482
#define FPRSIG6_CID_10r 14483
#define FPRSIG6_CID_11r 14484
#define FPRSIG6_CID_12r 14485
#define FPRSIG6_CID_13r 14486
#define FPRSIG6_CID_14r 14487
#define FPRSIG6_CID_15r 14488
#define FPRSIG7_CID_0r 14489
#define FPRSIG7_CID_1r 14490
#define FPRSIG7_CID_2r 14491
#define FPRSIG7_CID_3r 14492
#define FPRSIG7_CID_4r 14493
#define FPRSIG7_CID_5r 14494
#define FPRSIG7_CID_6r 14495
#define FPRSIG7_CID_7r 14496
#define FPRSIG7_CID_8r 14497
#define FPRSIG7_CID_9r 14498
#define FPRSIG7_CID_10r 14499
#define FPRSIG7_CID_11r 14500
#define FPRSIG7_CID_12r 14501
#define FPRSIG7_CID_13r 14502
#define FPRSIG7_CID_14r 14503
#define FPRSIG7_CID_15r 14504
#define FPRSIG8_CID_0r 14505
#define FPRSIG8_CID_1r 14506
#define FPRSIG8_CID_2r 14507
#define FPRSIG8_CID_3r 14508
#define FPRSIG8_CID_4r 14509
#define FPRSIG8_CID_5r 14510
#define FPRSIG8_CID_6r 14511
#define FPRSIG8_CID_7r 14512
#define FPRSIG8_CID_8r 14513
#define FPRSIG8_CID_9r 14514
#define FPRSIG8_CID_10r 14515
#define FPRSIG8_CID_11r 14516
#define FPRSIG8_CID_12r 14517
#define FPRSIG8_CID_13r 14518
#define FPRSIG8_CID_14r 14519
#define FPRSIG8_CID_15r 14520
#define FPRXNB1_CID_0r 14521
#define FPRXNB1_CID_1r 14522
#define FPRXNB1_CID_2r 14523
#define FPRXNB1_CID_3r 14524
#define FPRXNB1_CID_4r 14525
#define FPRXNB1_CID_5r 14526
#define FPRXNB1_CID_6r 14527
#define FPRXNB1_CID_7r 14528
#define FPRXNB1_CID_8r 14529
#define FPRXNB1_CID_9r 14530
#define FPRXNB1_CID_10r 14531
#define FPRXNB1_CID_11r 14532
#define FPRXNB1_CID_12r 14533
#define FPRXNB1_CID_13r 14534
#define FPRXNB1_CID_14r 14535
#define FPRXNB1_CID_15r 14536
#define FPRXNB2_CID_0r 14537
#define FPRXNB2_CID_1r 14538
#define FPRXNB2_CID_2r 14539
#define FPRXNB2_CID_3r 14540
#define FPRXNB2_CID_4r 14541
#define FPRXNB2_CID_5r 14542
#define FPRXNB2_CID_6r 14543
#define FPRXNB2_CID_7r 14544
#define FPRXNB2_CID_8r 14545
#define FPRXNB2_CID_9r 14546
#define FPRXNB2_CID_10r 14547
#define FPRXNB2_CID_11r 14548
#define FPRXNB2_CID_12r 14549
#define FPRXNB2_CID_13r 14550
#define FPRXNB2_CID_14r 14551
#define FPRXNB2_CID_15r 14552
#define FPRXNB3_CID_0r 14553
#define FPRXNB3_CID_1r 14554
#define FPRXNB3_CID_2r 14555
#define FPRXNB3_CID_3r 14556
#define FPRXNB3_CID_4r 14557
#define FPRXNB3_CID_5r 14558
#define FPRXNB3_CID_6r 14559
#define FPRXNB3_CID_7r 14560
#define FPRXNB3_CID_8r 14561
#define FPRXNB3_CID_9r 14562
#define FPRXNB3_CID_10r 14563
#define FPRXNB3_CID_11r 14564
#define FPRXNB3_CID_12r 14565
#define FPRXNB3_CID_13r 14566
#define FPRXNB3_CID_14r 14567
#define FPRXNB3_CID_15r 14568
#define FPSEFC_CID_0r 14569
#define FPSEFC_CID_1r 14570
#define FPSEFC_CID_2r 14571
#define FPSEFC_CID_3r 14572
#define FPSEFC_CID_4r 14573
#define FPSEFC_CID_5r 14574
#define FPSEFC_CID_6r 14575
#define FPSEFC_CID_7r 14576
#define FPSEFC_CID_8r 14577
#define FPSEFC_CID_9r 14578
#define FPSEFC_CID_10r 14579
#define FPSEFC_CID_11r 14580
#define FPSEFC_CID_12r 14581
#define FPSEFC_CID_13r 14582
#define FPSEFC_CID_14r 14583
#define FPSEFC_CID_15r 14584
#define FPSTAT1_CID_0r 14585
#define FPSTAT1_CID_1r 14586
#define FPSTAT1_CID_2r 14587
#define FPSTAT1_CID_3r 14588
#define FPSTAT1_CID_4r 14589
#define FPSTAT1_CID_5r 14590
#define FPSTAT1_CID_6r 14591
#define FPSTAT1_CID_7r 14592
#define FPSTAT1_CID_8r 14593
#define FPSTAT1_CID_9r 14594
#define FPSTAT1_CID_10r 14595
#define FPSTAT1_CID_11r 14596
#define FPSTAT1_CID_12r 14597
#define FPSTAT1_CID_13r 14598
#define FPSTAT1_CID_14r 14599
#define FPSTAT1_CID_15r 14600
#define FPSTAT2_CID_0r 14601
#define FPSTAT2_CID_1r 14602
#define FPSTAT2_CID_2r 14603
#define FPSTAT2_CID_3r 14604
#define FPSTAT2_CID_4r 14605
#define FPSTAT2_CID_5r 14606
#define FPSTAT2_CID_6r 14607
#define FPSTAT2_CID_7r 14608
#define FPSTAT2_CID_8r 14609
#define FPSTAT2_CID_9r 14610
#define FPSTAT2_CID_10r 14611
#define FPSTAT2_CID_11r 14612
#define FPSTAT2_CID_12r 14613
#define FPSTAT2_CID_13r 14614
#define FPSTAT2_CID_14r 14615
#define FPSTAT2_CID_15r 14616
#define FPTSBRP_CID_0r 14617
#define FPTSBRP_CID_1r 14618
#define FPTSBRP_CID_2r 14619
#define FPTSBRP_CID_3r 14620
#define FPTSBRP_CID_4r 14621
#define FPTSBRP_CID_5r 14622
#define FPTSBRP_CID_6r 14623
#define FPTSBRP_CID_7r 14624
#define FPTSBRP_CID_8r 14625
#define FPTSBRP_CID_9r 14626
#define FPTSBRP_CID_10r 14627
#define FPTSBRP_CID_11r 14628
#define FPTSBRP_CID_12r 14629
#define FPTSBRP_CID_13r 14630
#define FPTSBRP_CID_14r 14631
#define FPTSBRP_CID_15r 14632
#define FPTSBWP_CID_0r 14633
#define FPTSBWP_CID_1r 14634
#define FPTSBWP_CID_2r 14635
#define FPTSBWP_CID_3r 14636
#define FPTSBWP_CID_4r 14637
#define FPTSBWP_CID_5r 14638
#define FPTSBWP_CID_6r 14639
#define FPTSBWP_CID_7r 14640
#define FPTSBWP_CID_8r 14641
#define FPTSBWP_CID_9r 14642
#define FPTSBWP_CID_10r 14643
#define FPTSBWP_CID_11r 14644
#define FPTSBWP_CID_12r 14645
#define FPTSBWP_CID_13r 14646
#define FPTSBWP_CID_14r 14647
#define FPTSBWP_CID_15r 14648
#define FPTSIG1_CID_0r 14649
#define FPTSIG1_CID_1r 14650
#define FPTSIG1_CID_2r 14651
#define FPTSIG1_CID_3r 14652
#define FPTSIG1_CID_4r 14653
#define FPTSIG1_CID_5r 14654
#define FPTSIG1_CID_6r 14655
#define FPTSIG1_CID_7r 14656
#define FPTSIG1_CID_8r 14657
#define FPTSIG1_CID_9r 14658
#define FPTSIG1_CID_10r 14659
#define FPTSIG1_CID_11r 14660
#define FPTSIG1_CID_12r 14661
#define FPTSIG1_CID_13r 14662
#define FPTSIG1_CID_14r 14663
#define FPTSIG1_CID_15r 14664
#define FPTSIG2_CID_0r 14665
#define FPTSIG2_CID_1r 14666
#define FPTSIG2_CID_2r 14667
#define FPTSIG2_CID_3r 14668
#define FPTSIG2_CID_4r 14669
#define FPTSIG2_CID_5r 14670
#define FPTSIG2_CID_6r 14671
#define FPTSIG2_CID_7r 14672
#define FPTSIG2_CID_8r 14673
#define FPTSIG2_CID_9r 14674
#define FPTSIG2_CID_10r 14675
#define FPTSIG2_CID_11r 14676
#define FPTSIG2_CID_12r 14677
#define FPTSIG2_CID_13r 14678
#define FPTSIG2_CID_14r 14679
#define FPTSIG2_CID_15r 14680
#define FPTSIG3_CID_0r 14681
#define FPTSIG3_CID_1r 14682
#define FPTSIG3_CID_2r 14683
#define FPTSIG3_CID_3r 14684
#define FPTSIG3_CID_4r 14685
#define FPTSIG3_CID_5r 14686
#define FPTSIG3_CID_6r 14687
#define FPTSIG3_CID_7r 14688
#define FPTSIG3_CID_8r 14689
#define FPTSIG3_CID_9r 14690
#define FPTSIG3_CID_10r 14691
#define FPTSIG3_CID_11r 14692
#define FPTSIG3_CID_12r 14693
#define FPTSIG3_CID_13r 14694
#define FPTSIG3_CID_14r 14695
#define FPTSIG3_CID_15r 14696
#define FPTSIG4_CID_0r 14697
#define FPTSIG4_CID_1r 14698
#define FPTSIG4_CID_2r 14699
#define FPTSIG4_CID_3r 14700
#define FPTSIG4_CID_4r 14701
#define FPTSIG4_CID_5r 14702
#define FPTSIG4_CID_6r 14703
#define FPTSIG4_CID_7r 14704
#define FPTSIG4_CID_8r 14705
#define FPTSIG4_CID_9r 14706
#define FPTSIG4_CID_10r 14707
#define FPTSIG4_CID_11r 14708
#define FPTSIG4_CID_12r 14709
#define FPTSIG4_CID_13r 14710
#define FPTSIG4_CID_14r 14711
#define FPTSIG4_CID_15r 14712
#define FPTSIG5_CID_0r 14713
#define FPTSIG5_CID_1r 14714
#define FPTSIG5_CID_2r 14715
#define FPTSIG5_CID_3r 14716
#define FPTSIG5_CID_4r 14717
#define FPTSIG5_CID_5r 14718
#define FPTSIG5_CID_6r 14719
#define FPTSIG5_CID_7r 14720
#define FPTSIG5_CID_8r 14721
#define FPTSIG5_CID_9r 14722
#define FPTSIG5_CID_10r 14723
#define FPTSIG5_CID_11r 14724
#define FPTSIG5_CID_12r 14725
#define FPTSIG5_CID_13r 14726
#define FPTSIG5_CID_14r 14727
#define FPTSIG5_CID_15r 14728
#define FPTSIG6_CID_0r 14729
#define FPTSIG6_CID_1r 14730
#define FPTSIG6_CID_2r 14731
#define FPTSIG6_CID_3r 14732
#define FPTSIG6_CID_4r 14733
#define FPTSIG6_CID_5r 14734
#define FPTSIG6_CID_6r 14735
#define FPTSIG6_CID_7r 14736
#define FPTSIG6_CID_8r 14737
#define FPTSIG6_CID_9r 14738
#define FPTSIG6_CID_10r 14739
#define FPTSIG6_CID_11r 14740
#define FPTSIG6_CID_12r 14741
#define FPTSIG6_CID_13r 14742
#define FPTSIG6_CID_14r 14743
#define FPTSIG6_CID_15r 14744
#define FPTSIG7_CID_0r 14745
#define FPTSIG7_CID_1r 14746
#define FPTSIG7_CID_2r 14747
#define FPTSIG7_CID_3r 14748
#define FPTSIG7_CID_4r 14749
#define FPTSIG7_CID_5r 14750
#define FPTSIG7_CID_6r 14751
#define FPTSIG7_CID_7r 14752
#define FPTSIG7_CID_8r 14753
#define FPTSIG7_CID_9r 14754
#define FPTSIG7_CID_10r 14755
#define FPTSIG7_CID_11r 14756
#define FPTSIG7_CID_12r 14757
#define FPTSIG7_CID_13r 14758
#define FPTSIG7_CID_14r 14759
#define FPTSIG7_CID_15r 14760
#define FPTSIG8_CID_0r 14761
#define FPTSIG8_CID_1r 14762
#define FPTSIG8_CID_2r 14763
#define FPTSIG8_CID_3r 14764
#define FPTSIG8_CID_4r 14765
#define FPTSIG8_CID_5r 14766
#define FPTSIG8_CID_6r 14767
#define FPTSIG8_CID_7r 14768
#define FPTSIG8_CID_8r 14769
#define FPTSIG8_CID_9r 14770
#define FPTSIG8_CID_10r 14771
#define FPTSIG8_CID_11r 14772
#define FPTSIG8_CID_12r 14773
#define FPTSIG8_CID_13r 14774
#define FPTSIG8_CID_14r 14775
#define FPTSIG8_CID_15r 14776
#define FPTSLB1_CID_0r 14777
#define FPTSLB1_CID_1r 14778
#define FPTSLB1_CID_2r 14779
#define FPTSLB1_CID_3r 14780
#define FPTSLB1_CID_4r 14781
#define FPTSLB1_CID_5r 14782
#define FPTSLB1_CID_6r 14783
#define FPTSLB1_CID_7r 14784
#define FPTSLB1_CID_8r 14785
#define FPTSLB1_CID_9r 14786
#define FPTSLB1_CID_10r 14787
#define FPTSLB1_CID_11r 14788
#define FPTSLB1_CID_12r 14789
#define FPTSLB1_CID_13r 14790
#define FPTSLB1_CID_14r 14791
#define FPTSLB1_CID_15r 14792
#define FPTSLB2_CID_0r 14793
#define FPTSLB2_CID_1r 14794
#define FPTSLB2_CID_2r 14795
#define FPTSLB2_CID_3r 14796
#define FPTSLB2_CID_4r 14797
#define FPTSLB2_CID_5r 14798
#define FPTSLB2_CID_6r 14799
#define FPTSLB2_CID_7r 14800
#define FPTSLB2_CID_8r 14801
#define FPTSLB2_CID_9r 14802
#define FPTSLB2_CID_10r 14803
#define FPTSLB2_CID_11r 14804
#define FPTSLB2_CID_12r 14805
#define FPTSLB2_CID_13r 14806
#define FPTSLB2_CID_14r 14807
#define FPTSLB2_CID_15r 14808
#define FPTXNB1_CID_0r 14809
#define FPTXNB1_CID_1r 14810
#define FPTXNB1_CID_2r 14811
#define FPTXNB1_CID_3r 14812
#define FPTXNB1_CID_4r 14813
#define FPTXNB1_CID_5r 14814
#define FPTXNB1_CID_6r 14815
#define FPTXNB1_CID_7r 14816
#define FPTXNB1_CID_8r 14817
#define FPTXNB1_CID_9r 14818
#define FPTXNB1_CID_10r 14819
#define FPTXNB1_CID_11r 14820
#define FPTXNB1_CID_12r 14821
#define FPTXNB1_CID_13r 14822
#define FPTXNB1_CID_14r 14823
#define FPTXNB1_CID_15r 14824
#define FPTXNB2_CID_0r 14825
#define FPTXNB2_CID_1r 14826
#define FPTXNB2_CID_2r 14827
#define FPTXNB2_CID_3r 14828
#define FPTXNB2_CID_4r 14829
#define FPTXNB2_CID_5r 14830
#define FPTXNB2_CID_6r 14831
#define FPTXNB2_CID_7r 14832
#define FPTXNB2_CID_8r 14833
#define FPTXNB2_CID_9r 14834
#define FPTXNB2_CID_10r 14835
#define FPTXNB2_CID_11r 14836
#define FPTXNB2_CID_12r 14837
#define FPTXNB2_CID_13r 14838
#define FPTXNB2_CID_14r 14839
#define FPTXNB2_CID_15r 14840
#define FPTXNB3_CID_0r 14841
#define FPTXNB3_CID_1r 14842
#define FPTXNB3_CID_2r 14843
#define FPTXNB3_CID_3r 14844
#define FPTXNB3_CID_4r 14845
#define FPTXNB3_CID_5r 14846
#define FPTXNB3_CID_6r 14847
#define FPTXNB3_CID_7r 14848
#define FPTXNB3_CID_8r 14849
#define FPTXNB3_CID_9r 14850
#define FPTXNB3_CID_10r 14851
#define FPTXNB3_CID_11r 14852
#define FPTXNB3_CID_12r 14853
#define FPTXNB3_CID_13r 14854
#define FPTXNB3_CID_14r 14855
#define FPTXNB3_CID_15r 14856
#define FP_BUS_PARITY_CONTROLr 14857
#define FP_BUS_PARITY_ERRORr 14858
#define FP_CAM_BIST_CONFIGr 14859
#define FP_CAM_BIST_CONTROLr 14860
#define FP_CAM_BIST_DBG_DATAr 14861
#define FP_CAM_BIST_DBG_DATA_VALIDr 14862
#define FP_CAM_BIST_DEBUG_CONTROLr 14863
#define FP_CAM_BIST_DEBUG_DATAr 14864
#define FP_CAM_BIST_DEBUG_SENDr 14865
#define FP_CAM_BIST_ENABLEr 14866
#define FP_CAM_BIST_ENABLE_LOWERr 14867
#define FP_CAM_BIST_ENABLE_ONE_TCAMr 14868
#define FP_CAM_BIST_ENABLE_TWO_TCAMr 14869
#define FP_CAM_BIST_ENABLE_UPPERr 14870
#define FP_CAM_BIST_S10_STATUSr 14871
#define FP_CAM_BIST_S12_STATUSr 14872
#define FP_CAM_BIST_S14_STATUSr 14873
#define FP_CAM_BIST_S15_STATUSr 14874
#define FP_CAM_BIST_S2_STATUSr 14875
#define FP_CAM_BIST_S3_STATUSr 14876
#define FP_CAM_BIST_S5_STATUSr 14877
#define FP_CAM_BIST_S6_STATUSr 14878
#define FP_CAM_BIST_S8_STATUSr 14879
#define FP_CAM_BIST_STATUSr 14880
#define FP_CAM_CONTROLr 14881
#define FP_CAM_CONTROL_15r 14882
#define FP_CAM_CONTROL_64r 14883
#define FP_CAM_CONTROL_14_THRU_10r 14884
#define FP_CAM_CONTROL_4_THRU_0r 14885
#define FP_CAM_CONTROL_9_THRU_5r 14886
#define FP_CAM_CONTROL_LOWERr 14887
#define FP_CAM_CONTROL_SLICE_11_4r 14888
#define FP_CAM_CONTROL_SLICE_11_8r 14889
#define FP_CAM_CONTROL_SLICE_15_8r 14890
#define FP_CAM_CONTROL_SLICE_15_12r 14891
#define FP_CAM_CONTROL_SLICE_3_0r 14892
#define FP_CAM_CONTROL_SLICE_7_0r 14893
#define FP_CAM_CONTROL_SLICE_7_4r 14894
#define FP_CAM_CONTROL_SLICE_9_4r 14895
#define FP_CAM_CONTROL_TM_13_THRU_0r 14896
#define FP_CAM_CONTROL_TM_7_THRU_0r 14897
#define FP_CAM_CONTROL_UPPERr 14898
#define FP_CAM_DEBUG_CONTROLr 14899
#define FP_CAM_DEBUG_DATAr 14900
#define FP_CAM_DEBUG_DATA_0r 14901
#define FP_CAM_DEBUG_DATA_1r 14902
#define FP_CAM_DEBUG_DATA_2r 14903
#define FP_CAM_DEBUG_DATA_3r 14904
#define FP_CAM_DEBUG_DATA_4r 14905
#define FP_CAM_DEBUG_DATA_5r 14906
#define FP_CAM_DEBUG_GLOBAL_MASKr 14907
#define FP_CAM_DEBUG_SENDr 14908
#define FP_CAM_ENABLEr 14909
#define FP_COUNTER_PDAr 14910
#define FP_COUNTER_RAM_INIT_DATA0r 14911
#define FP_COUNTER_RAM_INIT_DATA1r 14912
#define FP_COUNTER_TM_POOLS_0_3r 14913
#define FP_COUNTER_TM_POOLS_12_15r 14914
#define FP_COUNTER_TM_POOLS_4_7r 14915
#define FP_COUNTER_TM_POOLS_8_11r 14916
#define FP_DEBUG_CONTROLr 14917
#define FP_DEBUG_EVENTr 14918
#define FP_DEBUG_EVENT_MASKr 14919
#define FP_DEBUG_STATUS_0r 14920
#define FP_DEBUG_STATUS_1r 14921
#define FP_DEBUG_STATUS_2r 14922
#define FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr 14923
#define FP_DOUBLE_WIDE_F4_SELECTr 14924
#define FP_DOUBLE_WIDE_SELECTr 14925
#define FP_ECMP_HASH_CONTROLr 14926
#define FP_F4_SELECTr 14927
#define FP_FIELD_SEL_PARITY_CONTROLr 14928
#define FP_FIELD_SEL_PARITY_STATUS_INTRr 14929
#define FP_FIELD_SEL_PARITY_STATUS_NACKr 14930
#define FP_FORCE_FORWARDING_FIELDr 14931
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_4r 14932
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_8r 14933
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8r 14934
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_12r 14935
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r 14936
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r 14937
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_4r 14938
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_9_4r 14939
#define FP_GM_TCAM_BLK_SELr 14940
#define FP_LOOKUP_ENABLEr 14941
#define FP_LOWER_GM_TCAM_BLK_SELr 14942
#define FP_LOWER_TCAM_BLK_SELr 14943
#define FP_METER_CONTROLr 14944
#define FP_METER_RAM_INIT_DATA0r 14945
#define FP_METER_RAM_INIT_DATA1r 14946
#define FP_METER_STBYr 14947
#define FP_METER_TABLE_POOL0_TMr 14948
#define FP_METER_TABLE_POOL1_TMr 14949
#define FP_METER_TABLE_POOL2_TMr 14950
#define FP_METER_TABLE_POOL3_TMr 14951
#define FP_METER_TABLE_POOL4_TMr 14952
#define FP_METER_TABLE_POOL5_TMr 14953
#define FP_METER_TABLE_POOL6_TMr 14954
#define FP_METER_TABLE_POOL7_TMr 14955
#define FP_METER_TABLE_TMr 14956
#define FP_METER_TM_0r 14957
#define FP_METER_TM_1r 14958
#define FP_METER_TM_2r 14959
#define FP_METER_TM_CONTROLr 14960
#define FP_METER_TM_LOWERr 14961
#define FP_NON_ROTATED_CAM_CONTROLr 14962
#define FP_POLICY_CONTROLr 14963
#define FP_POLICY_LP_CONTROL_UPPERr 14964
#define FP_POLICY_PARITY_CONTROLr 14965
#define FP_POLICY_PARITY_STATUSr 14966
#define FP_POLICY_PDAr 14967
#define FP_POLICY_PMr 14968
#define FP_POLICY_RAM_INIT_DATA0r 14969
#define FP_POLICY_RAM_INIT_DATA1r 14970
#define FP_POLICY_RAM_INIT_DATA2r 14971
#define FP_POLICY_TABLE_TM_CONTROLr 14972
#define FP_POLICY_TM0r 14973
#define FP_POLICY_TM1r 14974
#define FP_POLICY_TM2r 14975
#define FP_POLICY_TM3r 14976
#define FP_POLICY_TM_LOWERr 14977
#define FP_POLICY_TM_SLICES_0_3r 14978
#define FP_POLICY_TM_SLICES_12_15r 14979
#define FP_POLICY_TM_SLICES_4_7r 14980
#define FP_POLICY_TM_SLICES_8_11r 14981
#define FP_POLICY_TM_UPPERr 14982
#define FP_RAM_CONTROL_1r 14983
#define FP_RAM_CONTROL_64r 14984
#define FP_RAM_DBGCTRLr 14985
#define FP_ROTATED_CAM_CONTROLr 14986
#define FP_SLICE_CONFIGr 14987
#define FP_SLICE_ENABLEr 14988
#define FP_SLICE_INDEX_CONTROLr 14989
#define FP_SLICE_METER_MAP_ENABLEr 14990
#define FP_STORM_RAM_INIT_DATAr 14991
#define FP_TCAM_BLK_SELr 14992
#define FP_TCAM_ECC_RAM_INIT_DATAr 14993
#define FP_UDF_PARITY_CONTROLr 14994
#define FP_UDF_PARITY_STATUS_INTRr 14995
#define FP_UDF_PARITY_STATUS_NACKr 14996
#define FP_UPPER_GM_TCAM_BLK_SELr 14997
#define FP_UPPER_TCAM_BLK_SELr 14998
#define FQPCONFIGURATIONr 14999
#define FQPPACKETCOUNTERr 15000
#define FQPSCHEDULERCONFIGURATIONr 15001
#define FQPSPRPERPORTDIS_0r 15002
#define FQPSPRPERPORTDIS_1r 15003
#define FRAGMENTATIONQUEUESREADYWORDSTHRESHOLDr 15004
#define FRAME_PAD_ENABLEr 15005
#define FRAME_PAD_SIZEr 15006
#define FRBINTE1r 15007
#define FRBINTE2r 15008
#define FRBINTS1r 15009
#define FRBINTS2r 15010
#define FRCEGQOFPFC_0r 15011
#define FRCEGQOFPFC_1r 15012
#define FRCFG1r 15013
#define FRCFG2r 15014
#define FRCNIFCLSBFC_0r 15015
#define FRCNIFCLSBFC_1r 15016
#define FRCNIFFASTLLFCr 15017
#define FRCNIFLNKFCr 15018
#define FRCSCHHRFC_0r 15019
#define FRCSCHHRFC_1r 15020
#define FRCSCHOFPHRFC_0r 15021
#define FRCSCHOFPHRFC_1r 15022
#define FREEBDBRANGEVALUESr 15023
#define FREEBDBTHRESHOLD0r 15024
#define FREEBDBTHRESHOLD1r 15025
#define FREEBDBTHRESHOLD2r 15026
#define FREEFULLMULTICASTDBUFFRANGEVALUESr 15027
#define FREEFULLMULTICASTDBUFFSCOUNTERr 15028
#define FREEFULLMULTICASTDBUFFSMINIMUMOCCUPANCYr 15029
#define FREEFULLMULTICASTDBUFFTHRESHOLD0r 15030
#define FREEFULLMULTICASTDBUFFTHRESHOLD1r 15031
#define FREEFULLMULTICASTDBUFFTHRESHOLD2r 15032
#define FREEMINIMULTICASTDBUFFSCOUNTERr 15033
#define FREEMINIMULTICASTDBUFFSMINIMUMOCCUPANCYr 15034
#define FREERESOURCEREJECTEDPACKETCOUNTER1r 15035
#define FREERESOURCEREJECTEDPACKETCOUNTER2r 15036
#define FREEUNICASTDBUFFRANGEVALUESr 15037
#define FREEUNICASTDBUFFSCOUNTERr 15038
#define FREEUNICASTDBUFFSMINIMUMOCCUPANCYr 15039
#define FREEUNICASTDBUFFTHRESHOLD0r 15040
#define FREEUNICASTDBUFFTHRESHOLD1r 15041
#define FREEUNICASTDBUFFTHRESHOLD2r 15042
#define FREE_LIST_DEBUG_TMr 15043
#define FRM_ECC_ADDR0r 15044
#define FRM_ECC_ADDR1r 15045
#define FRM_ECC_ADDR2r 15046
#define FRM_ECC_ADDR3r 15047
#define FRM_ECC_ADDR4r 15048
#define FRM_ECC_ADDR5r 15049
#define FRM_ECC_ADDR6r 15050
#define FRM_ECC_ADDR7r 15051
#define FRM_ECC_ADDR8r 15052
#define FRM_ECC_ADDR9r 15053
#define FRM_ECC_ADDR10r 15054
#define FRM_ECC_ADDR11r 15055
#define FRM_ECC_ADDR12r 15056
#define FRM_ECC_ADDR13r 15057
#define FRM_ECC_ADDR14r 15058
#define FRM_ECC_ADDR15r 15059
#define FRM_ECC_ADDR16r 15060
#define FRM_ECC_ADDR17r 15061
#define FRM_ECC_ADDR18r 15062
#define FRM_ECC_ADDR19r 15063
#define FRM_ECC_ADDR20r 15064
#define FRM_ECC_ADDR21r 15065
#define FRM_ECC_ADDR22r 15066
#define FRM_ECC_ADDR23r 15067
#define FRM_ECC_ADDR24r 15068
#define FRM_ECC_ADDR25r 15069
#define FRM_ECC_ADDR26r 15070
#define FRM_ECC_ADDR27r 15071
#define FRM_ECC_ADDR28r 15072
#define FRM_ECC_ADDR29r 15073
#define FRM_ECC_ADDR30r 15074
#define FRM_ECC_ADDR31r 15075
#define FRM_ECC_CONFIG0r 15076
#define FRM_ECC_CONFIG1r 15077
#define FRM_ECC_CONFIG2r 15078
#define FRM_ECC_CONFIG3r 15079
#define FRM_ECC_CONFIG4r 15080
#define FRM_ECC_CONFIG5r 15081
#define FRM_ECC_CONFIG6r 15082
#define FRM_ECC_CONFIG7r 15083
#define FRM_ECC_CONFIG8r 15084
#define FRM_ECC_CONFIG9r 15085
#define FRM_ECC_CONFIG10r 15086
#define FRM_ECC_CONFIG11r 15087
#define FRM_ECC_CONFIG12r 15088
#define FRM_ECC_CONFIG13r 15089
#define FRM_ECC_CONFIG14r 15090
#define FRM_ECC_CONFIG15r 15091
#define FRM_ECC_CONFIG16r 15092
#define FRM_ECC_CONFIG17r 15093
#define FRM_ECC_CONFIG18r 15094
#define FRM_ECC_CONFIG19r 15095
#define FRM_ECC_CONFIG20r 15096
#define FRM_ECC_CONFIG21r 15097
#define FRM_ECC_CONFIG22r 15098
#define FRM_ECC_CONFIG23r 15099
#define FRM_ECC_CONFIG24r 15100
#define FRM_ECC_CONFIG25r 15101
#define FRM_ECC_CONFIG26r 15102
#define FRM_ECC_CONFIG27r 15103
#define FRM_ECC_CONFIG28r 15104
#define FRM_ECC_CONFIG29r 15105
#define FRM_ECC_CONFIG30r 15106
#define FRM_ECC_CONFIG31r 15107
#define FRM_ECC_ERROR0r 15108
#define FRM_ECC_ERROR1r 15109
#define FRM_ECC_ERROR2r 15110
#define FRM_ECC_ERROR3r 15111
#define FRM_ECC_ERROR0_MASKr 15112
#define FRM_ECC_ERROR1_MASKr 15113
#define FRM_ECC_ERROR2_MASKr 15114
#define FRM_ECC_ERROR3_MASKr 15115
#define FRM_LENGTHr 15116
#define FRPRBPAT1r 15117
#define FRPRBPAT2r 15118
#define FRPRBSTAT1r 15119
#define FRPRBSTAT2r 15120
#define FRPRTSEL1_1r 15121
#define FRPRTSEL1_2r 15122
#define FRPRTSEL2_1r 15123
#define FRPRTSEL2_2r 15124
#define FR_CONFIG0r 15125
#define FR_CONFIG1r 15126
#define FR_CONFIG2r 15127
#define FR_CONFIG3r 15128
#define FR_CONFIG4r 15129
#define FR_CONFIG5r 15130
#define FR_CONFIG6r 15131
#define FR_CONFIG7r 15132
#define FR_CONFIG8r 15133
#define FR_CONFIG9r 15134
#define FR_CONFIG10r 15135
#define FR_CONFIG11r 15136
#define FR_CONFIG12r 15137
#define FR_CONFIG13r 15138
#define FR_CONFIG14r 15139
#define FR_CONFIG15r 15140
#define FR_CONFIG16r 15141
#define FR_CONFIG17r 15142
#define FR_DEBUGr 15143
#define FR_ECC_DEBUGr 15144
#define FR_ECC_ERROR0r 15145
#define FR_ECC_ERROR0_MASKr 15146
#define FR_ECC_STATUS0r 15147
#define FR_ECC_STATUS1r 15148
#define FR_ERROR0r 15149
#define FR_ERROR1r 15150
#define FR_ERROR2r 15151
#define FR_ERROR3r 15152
#define FR_ERROR4r 15153
#define FR_ERROR5r 15154
#define FR_ERROR6r 15155
#define FR_ERROR7r 15156
#define FR_ERROR8r 15157
#define FR_ERROR0_MASKr 15158
#define FR_ERROR1_MASKr 15159
#define FR_ERROR2_MASKr 15160
#define FR_ERROR3_MASKr 15161
#define FR_ERROR4_MASKr 15162
#define FR_ERROR5_MASKr 15163
#define FR_ERROR6_MASKr 15164
#define FR_ERROR7_MASKr 15165
#define FR_ERROR8_MASKr 15166
#define FR_FLOW_CTL_GLOBALr 15167
#define FR_FLOW_CTL_GLOBAL_CNTr 15168
#define FR_FLOW_CTL_UNICASTr 15169
#define FR_FLOW_CTL_UNICAST_CNTr 15170
#define FR_FULL_STATUS_DEBUG0r 15171
#define FR_FULL_STATUS_DEBUG1r 15172
#define FR_FULL_STATUS_DEBUG2r 15173
#define FR_FULL_STATUS_DEBUG3r 15174
#define FR_FULL_STATUS_DEBUG4r 15175
#define FR_FULL_STATUS_DEBUG5r 15176
#define FR_FULL_STATUS_DEBUG6r 15177
#define FR_FULL_STATUS_DEBUG7r 15178
#define FR_FULL_STATUS_DEBUG8r 15179
#define FR_MATRIX_OVERFLOW_STATUS0r 15180
#define FR_MATRIX_OVERFLOW_STATUS1r 15181
#define FR_PARTIAL_PKT_CNT_Ar 15182
#define FR_PARTIAL_PKT_CNT_Br 15183
#define FR_PKT_CNT_Ar 15184
#define FR_PKT_CNT_Br 15185
#define FR_RAM_TM0r 15186
#define FR_SC0_LINK_EN_REMAP0r 15187
#define FR_SC0_LINK_EN_REMAP1r 15188
#define FR_SC0_LINK_EN_REMAP2r 15189
#define FR_SC0_LINK_EN_REMAP3r 15190
#define FR_SC1_LINK_EN_REMAP0r 15191
#define FR_SC1_LINK_EN_REMAP1r 15192
#define FR_SC1_LINK_EN_REMAP2r 15193
#define FR_SC1_LINK_EN_REMAP3r 15194
#define FR_SF_BUFFER_WATER_MARKr 15195
#define FR_SKEW_STATUS0r 15196
#define FR_SKEW_STATUS1r 15197
#define FR_STATUS0r 15198
#define FR_STATUS1r 15199
#define FR_STATUS2r 15200
#define FR_STATUS3r 15201
#define FR_TRACE_IF_CAPT_0r 15202
#define FR_TRACE_IF_CAPT_1r 15203
#define FR_TRACE_IF_CAPT_2r 15204
#define FR_TRACE_IF_CAPT_3r 15205
#define FR_TRACE_IF_CONTROLr 15206
#define FR_TRACE_IF_COUNTERr 15207
#define FR_TRACE_IF_FIELD_MASK0r 15208
#define FR_TRACE_IF_FIELD_VALUE0r 15209
#define FR_TRACE_IF_STATUSr 15210
#define FR_TRACE_IF_STATUS_MASKr 15211
#define FR_TS_TEST_CNT_Ar 15212
#define FR_TS_TEST_CNT_Br 15213
#define FSF_COMPOSITE_CONFIGURATIONr 15214
#define FSMONMESSAGESHAPERr 15215
#define FSMRQDELAYCOUNTERr 15216
#define FSMRQFLOWSTATUSCOUNTERr 15217
#define FSMRQMAXOCCUPANCYr 15218
#define FSRD_INDIRECT_COMMANDr 15219
#define FSRD_INDIRECT_COMMAND_ADDRESSr 15220
#define FSRD_INDIRECT_COMMAND_DATA_INCREMENTr 15221
#define FSRD_INDIRECT_COMMAND_RD_DATAr 15222
#define FSRD_INDIRECT_COMMAND_WR_DATAr 15223
#define FSRD_INTERRUPT_MASK_REGISTERr 15224
#define FSRD_INTERRUPT_REGISTERr 15225
#define FSRD_INTERRUPT_REGISTER_TESTr 15226
#define FSRD_QUAD_INTERRUPT_MASK_REGISTERr 15227
#define FSRD_QUAD_INTERRUPT_REGISTERr 15228
#define FSRD_QUAD_INTERRUPT_REGISTER_TESTr 15229
#define FSRD_REG_0050r 15230
#define FSRD_REG_0051r 15231
#define FSRD_REG_0052r 15232
#define FSRD_REG_0053r 15233
#define FSRD_REG_0054r 15234
#define FSRD_REG_0058r 15235
#define FSRD_REG_0084r 15236
#define FSRD_REG_0087r 15237
#define FSRD_REG_0090r 15238
#define FSRD_REG_0091r 15239
#define FSRD_REG_0092r 15240
#define FSRD_REG_0170r 15241
#define FSRD_REG_00B0r 15242
#define FSRD_REG_00B1r 15243
#define FSRD_REG_00B2r 15244
#define FSRD_REG_00B3r 15245
#define FSRD_REG_00B4r 15246
#define FSRD_REG_00B5r 15247
#define FSRD_REG_00B6r 15248
#define FSRD_REG_00B7r 15249
#define FSRD_REG_01E9r 15250
#define FSRD_REG_01EAr 15251
#define FSRD_REG_01EBr 15252
#define FSRD_REG_01ECr 15253
#define FSRD_REG_01EDr 15254
#define FSRD_REG_01EEr 15255
#define FSRD_REG_01EFr 15256
#define FSRD_REG_01F0r 15257
#define FSRD_REG_01F1r 15258
#define FSRD_REG_01F2r 15259
#define FSRD_REG_01F3r 15260
#define FSRD_REG_1E8r 15261
#define FSRD_SBUS_BROADCAST_IDr 15262
#define FSRD_SPARE_REGISTER_3r 15263
#define FSRD_SRD_QUAD_CTRLr 15264
#define FSRD_SRD_QUAD_LN_FORCE_SPEED_STRAPSr 15265
#define FSRD_SRD_QUAD_STATUSr 15266
#define FSRD_WC_UC_MEM_ACCESSr 15267
#define FSRD_WC_UC_MEM_MASK_BITMAPr 15268
#define FT_ACTION_INHIBITEDr 15269
#define FT_AGE_CONTROLr 15270
#define FT_CMDWAIT_TIMEOUTr 15271
#define FT_CNTR_FIFO_STATUSr 15272
#define FT_CNTR_RAM_CONTROLr 15273
#define FT_CNTR_SER_CONTROLr 15274
#define FT_CONFIGr 15275
#define FT_CTR_POOLr 15276
#define FT_CURRENT_TIMEr 15277
#define FT_EVENT_CONFIGr 15278
#define FT_EXPORT_FIFO_COUNTERr 15279
#define FT_EXPORT_FIFO_READ_PTRr 15280
#define FT_EXPORT_FIFO_WRITE_PTRr 15281
#define FT_FLOWS_CREATEDr 15282
#define FT_FLOWS_MISSED_TCPr 15283
#define FT_FLOWS_MISSED_UDPr 15284
#define FT_HASH_CONTROLr 15285
#define FT_HOLDWAIT_TIMEOUTr 15286
#define FT_IN_USEr 15287
#define FT_L4_INVALIDr 15288
#define FT_L4_PORTS_EXCLUDEDr 15289
#define FT_NEW_TIMEOUTr 15290
#define FT_NO_COMMANDr 15291
#define FT_PDA_CONTROLr 15292
#define FT_POLICY_TMr 15293
#define FT_RAM_CONTROLr 15294
#define FT_REFRESH_CFGr 15295
#define FT_RESULT_DA_LSr 15296
#define FT_RESULT_DA_MSr 15297
#define FT_RESULT_EXT_PORTr 15298
#define FT_RESULT_LENGTH_TYPEr 15299
#define FT_SER_CONTROLr 15300
#define FT_SYN_DATAr 15301
#define FT_UPDATE_ERRr 15302
#define FULLMULTICASTDBUFFPOINTERSENDr 15303
#define FULLMULTICASTDBUFFPOINTERSSTARTr 15304
#define FUNCTIONAL_REFRESH_ENr 15305
#define FUSE_REGS_FP_TCAM0r 15306
#define FUSE_REGS_ING_L3_NEXT_HOP_0r 15307
#define FUSE_REGS_L2_ENTRY_0r 15308
#define FUSE_REGS_L2_ENTRY_1r 15309
#define FUSE_REGS_VLAN_MAC_0r 15310
#define GCIBACKOFFCSWEIGHTSr 15311
#define GCIBACKOFFMASKr 15312
#define GCIBACKOFFRANGETHRESHOLDSr 15313
#define GCIBKFFLEVELr 15314
#define GCILEAKYBUCKETCONFIGURATIONREGISTER1r 15315
#define GCILEAKYBUCKETCONFIGURATIONREGISTER2r 15316
#define GCILINKMASKr 15317
#define GCILKYMAXOC1r 15318
#define GCIMCICNTr 15319
#define GCIMCILEAKYBUCKETCONFIGURATIONREGISTER0r 15320
#define GCPOLr 15321
#define GCTRLr 15322
#define GE0_EEE_CONFIGr 15323
#define GE0_GBODE_CELL_CNTr 15324
#define GE0_GBODE_CELL_REQ_CNTr 15325
#define GE0_GBOD_OVRFLWr 15326
#define GE0_S3MII_SPEED_DEBUGr 15327
#define GE10_GBODE_CELL_CNTr 15328
#define GE10_GBODE_CELL_REQ_CNTr 15329
#define GE10_GBOD_OVRFLWr 15330
#define GE11_GBODE_CELL_CNTr 15331
#define GE11_GBODE_CELL_REQ_CNTr 15332
#define GE11_GBOD_OVRFLWr 15333
#define GE1_EEE_CONFIGr 15334
#define GE1_GBODE_CELL_CNTr 15335
#define GE1_GBODE_CELL_REQ_CNTr 15336
#define GE1_GBOD_OVRFLWr 15337
#define GE1_S3MII_SPEED_DEBUGr 15338
#define GE2_EEE_CONFIGr 15339
#define GE2_GBODE_CELL_CNTr 15340
#define GE2_GBODE_CELL_REQ_CNTr 15341
#define GE2_GBOD_OVRFLWr 15342
#define GE2_S3MII_SPEED_DEBUGr 15343
#define GE3_EEE_CONFIGr 15344
#define GE3_GBODE_CELL_CNTr 15345
#define GE3_GBODE_CELL_REQ_CNTr 15346
#define GE3_GBOD_OVRFLWr 15347
#define GE3_S3MII_SPEED_DEBUGr 15348
#define GE4_EEE_CONFIGr 15349
#define GE4_GBODE_CELL_CNTr 15350
#define GE4_GBODE_CELL_REQ_CNTr 15351
#define GE4_GBOD_OVRFLWr 15352
#define GE4_S3MII_SPEED_DEBUGr 15353
#define GE5_EEE_CONFIGr 15354
#define GE5_GBODE_CELL_CNTr 15355
#define GE5_GBODE_CELL_REQ_CNTr 15356
#define GE5_GBOD_OVRFLWr 15357
#define GE5_S3MII_SPEED_DEBUGr 15358
#define GE6_EEE_CONFIGr 15359
#define GE6_GBODE_CELL_CNTr 15360
#define GE6_GBODE_CELL_REQ_CNTr 15361
#define GE6_GBOD_OVRFLWr 15362
#define GE6_S3MII_SPEED_DEBUGr 15363
#define GE7_EEE_CONFIGr 15364
#define GE7_GBODE_CELL_CNTr 15365
#define GE7_GBODE_CELL_REQ_CNTr 15366
#define GE7_GBOD_OVRFLWr 15367
#define GE7_S3MII_SPEED_DEBUGr 15368
#define GE8_GBODE_CELL_CNTr 15369
#define GE8_GBODE_CELL_REQ_CNTr 15370
#define GE8_GBOD_OVRFLWr 15371
#define GE9_GBODE_CELL_CNTr 15372
#define GE9_GBODE_CELL_REQ_CNTr 15373
#define GE9_GBOD_OVRFLWr 15374
#define GENERALCLEARFLOWCONTROLCONFIGURATIONDBSHIGHPRIORITYr 15375
#define GENERALCLEARFLOWCONTROLCONFIGURATIONDBSLOWPRIORITYr 15376
#define GENERALCONFIGURATION0r 15377
#define GENERALCONFIGURATION1r 15378
#define GENERALCONTROLSr 15379
#define GENERALFLOWCONTROLCONFIGURATIONBDBHIGHPRIORITYr 15380
#define GENERALFLOWCONTROLCONFIGURATIONBDBLOWPRIORITYr 15381
#define GENERALPPCONFIGr 15382
#define GENERALREJECTCLEARCONFIGURATIONDBUFFS0r 15383
#define GENERALREJECTCLEARCONFIGURATIONDBUFFS1r 15384
#define GENERALREJECTCLEARCONFIGURATIONDBUFFS2r 15385
#define GENERALREJECTCLEARCONFIGURATIONDBUFFS3r 15386
#define GENERALREJECTCONFIGURATIONBDBS0r 15387
#define GENERALREJECTCONFIGURATIONBDBS1r 15388
#define GENERALREJECTCONFIGURATIONBDBS2r 15389
#define GENERALREJECTCONFIGURATIONBDBS3r 15390
#define GENERALREJECTCONFIGURATIONBDS0r 15391
#define GENERALREJECTCONFIGURATIONBDS1r 15392
#define GENERALREJECTCONFIGURATIONBDS2r 15393
#define GENERALREJECTCONFIGURATIONBDS3r 15394
#define GENERALREJECTSETCONFIGURATIONDBUFFS0r 15395
#define GENERALREJECTSETCONFIGURATIONDBUFFS1r 15396
#define GENERALREJECTSETCONFIGURATIONDBUFFS2r 15397
#define GENERALREJECTSETCONFIGURATIONDBUFFS3r 15398
#define GENERALSETFLOWCONTROLCONFIGURATIONDBSHIGHPRIORITYr 15399
#define GENERALSETFLOWCONTROLCONFIGURATIONDBSLOWPRIORITYr 15400
#define GENERALTRAP0_0r 15401
#define GENERALTRAP0_1r 15402
#define GENERALTRAP0_2r 15403
#define GENERALTRAP1_0r 15404
#define GENERALTRAP1_1r 15405
#define GENERALTRAP1_2r 15406
#define GENERALTRAP2_0r 15407
#define GENERALTRAP2_1r 15408
#define GENERALTRAP2_2r 15409
#define GENERALTRAP3_0r 15410
#define GENERALTRAP3_1r 15411
#define GENERALTRAP3_2r 15412
#define GENFCSTATUSVECr 15413
#define GE_EGR_PKT_DROP_CTLr 15414
#define GE_GBODE_CELL_CNTr 15415
#define GE_GBODE_CELL_REQ_CNTr 15416
#define GE_GBOD_OVRFLWr 15417
#define GE_PORT_CONFIGr 15418
#define GFMCCREDITCOUNTERr 15419
#define GFMCSHAPERCONFIGSr 15420
#define GGI_CONFIG0r 15421
#define GGI_CONFIG1r 15422
#define GGI_CONFIG2r 15423
#define GGI_CONFIG3r 15424
#define GGI_CONFIG4r 15425
#define GGI_CONFIG5r 15426
#define GGI_CONFIG6r 15427
#define GGP_NPRI_HI_DEBUGr 15428
#define GGP_NPRI_LO_DEBUGr 15429
#define GGP_PRI_HI_DEBUGr 15430
#define GGP_PRI_LO_DEBUGr 15431
#define GGP_RANK_HI_DEBUGr 15432
#define GGP_RANK_LO_DEBUGr 15433
#define GG_CI_BP_BSAr 15434
#define GG_CI_BP_BSBr 15435
#define GG_CONFIG0r 15436
#define GG_EF_TYPE_DECODEr 15437
#define GG_LOCAL_BSr 15438
#define GG_QM_BP_BSAr 15439
#define GG_QM_BP_BSBr 15440
#define GINTEr 15441
#define GINTSr 15442
#define GLBRSCTORCLOFPHPMAP_0r 15443
#define GLBRSCTORCLOFPHPMAP_1r 15444
#define GLBRSCTORCLOFPLPMAP_0r 15445
#define GLBRSCTORCLOFPLPMAP_1r 15446
#define GLBRSCTOSCHRCLHRMAPr 15447
#define GLOBALCREDITCOUNTERr 15448
#define GLOBALFLOWCONTROLSTATEr 15449
#define GLOBALFLOWSTATUSCOUNTERr 15450
#define GLOBALIQMREPORTCOUNTERr 15451
#define GLOBALREJECTSTATEr 15452
#define GLOBALRESOURCECOUNTERSr 15453
#define GLOBALRESOURCECOUNTERS2r 15454
#define GLOBALRESOURCECOUNTERSBDr 15455
#define GLOBALRESOURCEMINIMUMOCCUPANCYr 15456
#define GLOBALTIMECOUNTERCONFIGURATIONr 15457
#define GLOBAL_EMIRROR_DROP_COUNT_64r 15458
#define GLOBAL_HDRM_COUNTr 15459
#define GLOBAL_HDRM_LIMITr 15460
#define GLOBAL_MPLS_RANGE_1_LOWERr 15461
#define GLOBAL_MPLS_RANGE_1_UPPERr 15462
#define GLOBAL_MPLS_RANGE_2_LOWERr 15463
#define GLOBAL_MPLS_RANGE_2_UPPERr 15464
#define GLOBAL_SHARED_FILL_STATE_CONFIGr 15465
#define GLOBAL_SP_WRED_AVG_QSIZEr 15466
#define GLOBAL_SP_WRED_CONFIGr 15467
#define GLOBAL_TIMER_ACTIVATION_REGISTERr 15468
#define GLOBAL_TIMER_CONFIGURATION_REGISTERr 15469
#define GLOBAL_WREDAVGQSIZE_CELLr 15470
#define GLOBAL_WREDAVGQSIZE_PACKETr 15471
#define GLOBAL_WREDCONFIG_CELLr 15472
#define GLOBAL_WREDCONFIG_ECCPr 15473
#define GLOBAL_WREDCONFIG_PACKETr 15474
#define GLOBAL_WREDPARAM_CELLr 15475
#define GLOBAL_WREDPARAM_END_CELLr 15476
#define GLOBAL_WREDPARAM_NONTCP_CELLr 15477
#define GLOBAL_WREDPARAM_NONTCP_PACKETr 15478
#define GLOBAL_WREDPARAM_PACKETr 15479
#define GLOBAL_WREDPARAM_PRI0_END_CELLr 15480
#define GLOBAL_WREDPARAM_PRI0_START_CELLr 15481
#define GLOBAL_WREDPARAM_RED_CELLr 15482
#define GLOBAL_WREDPARAM_RED_END_CELLr 15483
#define GLOBAL_WREDPARAM_RED_PACKETr 15484
#define GLOBAL_WREDPARAM_RED_START_CELLr 15485
#define GLOBAL_WREDPARAM_START_CELLr 15486
#define GLOBAL_WREDPARAM_YELLOW_CELLr 15487
#define GLOBAL_WREDPARAM_YELLOW_END_CELLr 15488
#define GLOBAL_WREDPARAM_YELLOW_PACKETr 15489
#define GLOBAL_WREDPARAM_YELLOW_START_CELLr 15490
#define GLOBAL_WRED_AVG_QSIZE_BUFFEREr 15491
#define GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0r 15492
#define GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL1r 15493
#define GLOBAL_WRED_AVG_QSIZE_BUFFERIr 15494
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr 15495
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r 15496
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL1r 15497
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr 15498
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr 15499
#define GLOBAL_WRED_AVG_QSIZE_QENTRYr 15500
#define GLOBAL_WRED_CONFIG_BUFFEREr 15501
#define GLOBAL_WRED_CONFIG_BUFFERE_POOL0r 15502
#define GLOBAL_WRED_CONFIG_BUFFERE_POOL1r 15503
#define GLOBAL_WRED_CONFIG_BUFFERIr 15504
#define GLOBAL_WRED_CONFIG_QENTRYr 15505
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr 15506
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r 15507
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL1r 15508
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr 15509
#define GLOBAL_WRED_DROP_THD_NONTCP_QENTRYr 15510
#define GLOBAL_WRED_DROP_THD_TCP_BUFFEREr 15511
#define GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r 15512
#define GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL1r 15513
#define GLOBAL_WRED_DROP_THD_TCP_BUFFERIr 15514
#define GLOBAL_WRED_DROP_THD_TCP_QENTRYr 15515
#define GLOBAL_WRED_THD_0_ECCPr 15516
#define GLOBAL_WRED_THD_1_ECCPr 15517
#define GMAC0_BISTSTATUSr 15518
#define GMAC0_CLOCKCONTROLSTATUSr 15519
#define GMAC0_DEVCONTROLr 15520
#define GMAC0_DEVSTATUSr 15521
#define GMAC0_FIFOACCESSADDRr 15522
#define GMAC0_FIFOACCESSBYTEr 15523
#define GMAC0_FIFOACCESSDATAr 15524
#define GMAC0_FLOWCNTL_THr 15525
#define GMAC0_GMACIDLE_CNT_THr 15526
#define GMAC0_GPIOOUTPUTENr 15527
#define GMAC0_GPIOSELECTr 15528
#define GMAC0_GPTIMERr 15529
#define GMAC0_INTMASKr 15530
#define GMAC0_INTRCVLAZYr 15531
#define GMAC0_INTSTATUSr 15532
#define GMAC0_MEMORYECCSTATUSr 15533
#define GMAC0_PHYACCESSr 15534
#define GMAC0_PHYCONTROLr 15535
#define GMAC0_POWERCONTROLr 15536
#define GMAC0_RCVADDR_HIGHr 15537
#define GMAC0_RCVADDR_LOWr 15538
#define GMAC0_RCVCONTROLr 15539
#define GMAC0_RCVPTRr 15540
#define GMAC0_RCVSTATUS0r 15541
#define GMAC0_RCVSTATUS1r 15542
#define GMAC0_RXQCONTROLr 15543
#define GMAC0_RXSACHANGESr 15544
#define GMAC0_RXUNICASTPKTSr 15545
#define GMAC0_RX_64r 15546
#define GMAC0_RX_1024_1522r 15547
#define GMAC0_RX_128_255r 15548
#define GMAC0_RX_1523_2047r 15549
#define GMAC0_RX_2048_4095r 15550
#define GMAC0_RX_256_511r 15551
#define GMAC0_RX_4096_8191r 15552
#define GMAC0_RX_512_1023r 15553
#define GMAC0_RX_65_127r 15554
#define GMAC0_RX_8192_MAXr 15555
#define GMAC0_RX_ALIGNr 15556
#define GMAC0_RX_ALL_OCTETS_HIr 15557
#define GMAC0_RX_ALL_OCTETS_LOr 15558
#define GMAC0_RX_ALL_PKTSr 15559
#define GMAC0_RX_BRDCASTr 15560
#define GMAC0_RX_CNTRLr 15561
#define GMAC0_RX_CRCr 15562
#define GMAC0_RX_CRC_ALIGNr 15563
#define GMAC0_RX_DROPr 15564
#define GMAC0_RX_FRAGr 15565
#define GMAC0_RX_GD_OCTETS_HIr 15566
#define GMAC0_RX_GD_OCTETS_LOr 15567
#define GMAC0_RX_GD_PKTSr 15568
#define GMAC0_RX_JABr 15569
#define GMAC0_RX_MULTr 15570
#define GMAC0_RX_OVRr 15571
#define GMAC0_RX_PAUSr 15572
#define GMAC0_RX_SYMr 15573
#define GMAC0_RX_UNDr 15574
#define GMAC0_SERDESCONTROLr 15575
#define GMAC0_SERDESSTATUS0r 15576
#define GMAC0_SERDESSTATUS1r 15577
#define GMAC0_TXARB_WRR_THr 15578
#define GMAC0_TXQCONTROLr 15579
#define GMAC0_TXQOSQ0OCTET_HIr 15580
#define GMAC0_TXQOSQ0OCTET_LOr 15581
#define GMAC0_TXQOSQ0PKTr 15582
#define GMAC0_TXQOSQ1OCTET_HIr 15583
#define GMAC0_TXQOSQ1OCTET_LOr 15584
#define GMAC0_TXQOSQ1PKTr 15585
#define GMAC0_TXQOSQ2OCTET_HIr 15586
#define GMAC0_TXQOSQ2OCTET_LOr 15587
#define GMAC0_TXQOSQ2PKTr 15588
#define GMAC0_TXQOSQ3OCTET_HIr 15589
#define GMAC0_TXQOSQ3OCTET_LOr 15590
#define GMAC0_TXQOSQ3PKTr 15591
#define GMAC0_TXQRXQMEMORYCONTROLr 15592
#define GMAC0_TXUNICASTPKTr 15593
#define GMAC0_TX_64r 15594
#define GMAC0_TX_1024_1522r 15595
#define GMAC0_TX_128_255r 15596
#define GMAC0_TX_1523_2047r 15597
#define GMAC0_TX_1_COLr 15598
#define GMAC0_TX_2048_4095r 15599
#define GMAC0_TX_256_511r 15600
#define GMAC0_TX_4096_8191r 15601
#define GMAC0_TX_512_1023r 15602
#define GMAC0_TX_65_127r 15603
#define GMAC0_TX_8192_MAXr 15604
#define GMAC0_TX_ALL_OCTETS_HIr 15605
#define GMAC0_TX_ALL_OCTETS_LOr 15606
#define GMAC0_TX_ALL_PKTSr 15607
#define GMAC0_TX_BRDCASTr 15608
#define GMAC0_TX_COLr 15609
#define GMAC0_TX_CRSr 15610
#define GMAC0_TX_DEFr 15611
#define GMAC0_TX_EX_COLr 15612
#define GMAC0_TX_FRAGr 15613
#define GMAC0_TX_GD_OCTETS_HIr 15614
#define GMAC0_TX_GD_OCTETS_LOr 15615
#define GMAC0_TX_GD_PKTSr 15616
#define GMAC0_TX_JABr 15617
#define GMAC0_TX_LATEr 15618
#define GMAC0_TX_MULTr 15619
#define GMAC0_TX_M_COLr 15620
#define GMAC0_TX_OVERr 15621
#define GMAC0_TX_PAUSr 15622
#define GMAC0_TX_UNDERRUNr 15623
#define GMAC0_XMTADDR_HIGH_0r 15624
#define GMAC0_XMTADDR_LOW_0r 15625
#define GMAC0_XMTCONTROL_0r 15626
#define GMAC0_XMTPTR_0r 15627
#define GMAC0_XMTSTATUS0_0r 15628
#define GMAC0_XMTSTATUS1_0r 15629
#define GMAC1_BISTSTATUSr 15630
#define GMAC1_CLOCKCONTROLSTATUSr 15631
#define GMAC1_DEVCONTROLr 15632
#define GMAC1_DEVSTATUSr 15633
#define GMAC1_FIFOACCESSADDRr 15634
#define GMAC1_FIFOACCESSBYTEr 15635
#define GMAC1_FIFOACCESSDATAr 15636
#define GMAC1_FLOWCNTL_THr 15637
#define GMAC1_GMACIDLE_CNT_THr 15638
#define GMAC1_GPIOOUTPUTENr 15639
#define GMAC1_GPIOSELECTr 15640
#define GMAC1_GPTIMERr 15641
#define GMAC1_INTMASKr 15642
#define GMAC1_INTRCVLAZYr 15643
#define GMAC1_INTSTATUSr 15644
#define GMAC1_MEMORYECCSTATUSr 15645
#define GMAC1_PHYACCESSr 15646
#define GMAC1_PHYCONTROLr 15647
#define GMAC1_POWERCONTROLr 15648
#define GMAC1_RCVADDR_HIGHr 15649
#define GMAC1_RCVADDR_LOWr 15650
#define GMAC1_RCVCONTROLr 15651
#define GMAC1_RCVPTRr 15652
#define GMAC1_RCVSTATUS0r 15653
#define GMAC1_RCVSTATUS1r 15654
#define GMAC1_RXQCONTROLr 15655
#define GMAC1_RXSACHANGESr 15656
#define GMAC1_RXUNICASTPKTSr 15657
#define GMAC1_RX_64r 15658
#define GMAC1_RX_1024_1522r 15659
#define GMAC1_RX_128_255r 15660
#define GMAC1_RX_1523_2047r 15661
#define GMAC1_RX_2048_4095r 15662
#define GMAC1_RX_256_511r 15663
#define GMAC1_RX_4096_8191r 15664
#define GMAC1_RX_512_1023r 15665
#define GMAC1_RX_65_127r 15666
#define GMAC1_RX_8192_MAXr 15667
#define GMAC1_RX_ALIGNr 15668
#define GMAC1_RX_ALL_OCTETS_HIr 15669
#define GMAC1_RX_ALL_OCTETS_LOr 15670
#define GMAC1_RX_ALL_PKTSr 15671
#define GMAC1_RX_BRDCASTr 15672
#define GMAC1_RX_CNTRLr 15673
#define GMAC1_RX_CRCr 15674
#define GMAC1_RX_CRC_ALIGNr 15675
#define GMAC1_RX_DROPr 15676
#define GMAC1_RX_FRAGr 15677
#define GMAC1_RX_GD_OCTETS_HIr 15678
#define GMAC1_RX_GD_OCTETS_LOr 15679
#define GMAC1_RX_GD_PKTSr 15680
#define GMAC1_RX_JABr 15681
#define GMAC1_RX_MULTr 15682
#define GMAC1_RX_OVRr 15683
#define GMAC1_RX_PAUSr 15684
#define GMAC1_RX_SYMr 15685
#define GMAC1_RX_UNDr 15686
#define GMAC1_SERDESCONTROLr 15687
#define GMAC1_SERDESSTATUS0r 15688
#define GMAC1_SERDESSTATUS1r 15689
#define GMAC1_TXARB_WRR_THr 15690
#define GMAC1_TXQCONTROLr 15691
#define GMAC1_TXQOSQ0OCTET_HIr 15692
#define GMAC1_TXQOSQ0OCTET_LOr 15693
#define GMAC1_TXQOSQ0PKTr 15694
#define GMAC1_TXQOSQ1OCTET_HIr 15695
#define GMAC1_TXQOSQ1OCTET_LOr 15696
#define GMAC1_TXQOSQ1PKTr 15697
#define GMAC1_TXQOSQ2OCTET_HIr 15698
#define GMAC1_TXQOSQ2OCTET_LOr 15699
#define GMAC1_TXQOSQ2PKTr 15700
#define GMAC1_TXQOSQ3OCTET_HIr 15701
#define GMAC1_TXQOSQ3OCTET_LOr 15702
#define GMAC1_TXQOSQ3PKTr 15703
#define GMAC1_TXQRXQMEMORYCONTROLr 15704
#define GMAC1_TXUNICASTPKTr 15705
#define GMAC1_TX_64r 15706
#define GMAC1_TX_1024_1522r 15707
#define GMAC1_TX_128_255r 15708
#define GMAC1_TX_1523_2047r 15709
#define GMAC1_TX_1_COLr 15710
#define GMAC1_TX_2048_4095r 15711
#define GMAC1_TX_256_511r 15712
#define GMAC1_TX_4096_8191r 15713
#define GMAC1_TX_512_1023r 15714
#define GMAC1_TX_65_127r 15715
#define GMAC1_TX_8192_MAXr 15716
#define GMAC1_TX_ALL_OCTETS_HIr 15717
#define GMAC1_TX_ALL_OCTETS_LOr 15718
#define GMAC1_TX_ALL_PKTSr 15719
#define GMAC1_TX_BRDCASTr 15720
#define GMAC1_TX_COLr 15721
#define GMAC1_TX_CRSr 15722
#define GMAC1_TX_DEFr 15723
#define GMAC1_TX_EX_COLr 15724
#define GMAC1_TX_FRAGr 15725
#define GMAC1_TX_GD_OCTETS_HIr 15726
#define GMAC1_TX_GD_OCTETS_LOr 15727
#define GMAC1_TX_GD_PKTSr 15728
#define GMAC1_TX_JABr 15729
#define GMAC1_TX_LATEr 15730
#define GMAC1_TX_MULTr 15731
#define GMAC1_TX_M_COLr 15732
#define GMAC1_TX_OVERr 15733
#define GMAC1_TX_PAUSr 15734
#define GMAC1_TX_UNDERRUNr 15735
#define GMAC1_XMTADDR_HIGH_0r 15736
#define GMAC1_XMTADDR_LOW_0r 15737
#define GMAC1_XMTCONTROL_0r 15738
#define GMAC1_XMTPTR_0r 15739
#define GMAC1_XMTSTATUS0_0r 15740
#define GMAC1_XMTSTATUS1_0r 15741
#define GMACC0r 15742
#define GMACC1r 15743
#define GMACC2r 15744
#define GMHIGHBANKr 15745
#define GMII_CONFIG1r 15746
#define GMII_CONFIG2r 15747
#define GMII_EEE_DELAY_ENTRY_TIMERr 15748
#define GMII_EEE_WAKE_TIMERr 15749
#define GMLOWBANKr 15750
#define GMMEMWARMUPr 15751
#define GOODREPLIESCOUNTERr 15752
#define GPCSCr 15753
#define GPORT_CNTMAXSIZEr 15754
#define GPORT_CONFIGr 15755
#define GPORT_DROP_ON_WRONG_SOP_S0_CNTr 15756
#define GPORT_DROP_ON_WRONG_SOP_S1_CNTr 15757
#define GPORT_DROP_ON_WRONG_SOP_S3_CNTr 15758
#define GPORT_DROP_ON_WRONG_SOP_S4_CNTr 15759
#define GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr 15760
#define GPORT_EHG_RX_DATA_PARITY_STATUS_NACKr 15761
#define GPORT_EHG_RX_MASK_PARITY_STATUS_INTRr 15762
#define GPORT_EHG_RX_MASK_PARITY_STATUS_NACKr 15763
#define GPORT_EHG_TX_DATA_PARITY_STATUS_INTRr 15764
#define GPORT_EHG_TX_DATA_PARITY_STATUS_NACKr 15765
#define GPORT_EXTRA_SERDES_CTLr 15766
#define GPORT_FORCE_DOUBLE_BIT_ERRORr 15767
#define GPORT_FORCE_SINGLE_BIT_ERRORr 15768
#define GPORT_GBODE_TXFIFO_PARITY_STATUS_INTRr 15769
#define GPORT_GBOD_RXFIFO_PARITY_STATUS_INTRr 15770
#define GPORT_INTR_ENABLEr 15771
#define GPORT_INTR_STATUSr 15772
#define GPORT_LINK_STATUS_TO_CMICr 15773
#define GPORT_MAC_CRS_SELr 15774
#define GPORT_MODE_REGr 15775
#define GPORT_PARITY_CONTROLr 15776
#define GPORT_RSV_MASKr 15777
#define GPORT_RX_EEE_LPI_DURATION_COUNTERr 15778
#define GPORT_RX_EEE_LPI_EVENT_COUNTERr 15779
#define GPORT_SERDES_CTLr 15780
#define GPORT_SGNDET_EARLYCRSr 15781
#define GPORT_SGN_DET_SELr 15782
#define GPORT_SOP_S0r 15783
#define GPORT_SOP_S1r 15784
#define GPORT_SOP_S3r 15785
#define GPORT_SOP_S4r 15786
#define GPORT_STAT_UPDATE_MASKr 15787
#define GPORT_SW_FLOW_CONTROLr 15788
#define GPORT_TPIDr 15789
#define GPORT_TS_TIMER_31_0_REGr 15790
#define GPORT_TS_TIMER_47_32_REGr 15791
#define GPORT_TX_EEE_LPI_DURATION_COUNTERr 15792
#define GPORT_TX_EEE_LPI_EVENT_COUNTERr 15793
#define GPORT_UMAC_CONTROLr 15794
#define GR64r 15795
#define GR127r 15796
#define GR255r 15797
#define GR511r 15798
#define GR1023r 15799
#define GR1518r 15800
#define GR2047r 15801
#define GR4095r 15802
#define GR9216r 15803
#define GR16383r 15804
#define GRALNr 15805
#define GRBCAr 15806
#define GRBYTr 15807
#define GRCDEr 15808
#define GREETHTYPECUSTOMr 15809
#define GREETHTYPEIPV4r 15810
#define GREETHTYPEIPV6r 15811
#define GREETHTYPEMPLSr 15812
#define GRFCRr 15813
#define GRFCSr 15814
#define GRFLRr 15815
#define GRFRGr 15816
#define GRJBRr 15817
#define GRMCAr 15818
#define GRMGVr 15819
#define GRMTUEr 15820
#define GRNTBYTESSET0r 15821
#define GRNTBYTESSET1r 15822
#define GROVRr 15823
#define GRPKTr 15824
#define GRPOKr 15825
#define GRRBYTr 15826
#define GRRPKTr 15827
#define GRUCr 15828
#define GRUNDr 15829
#define GRXCFr 15830
#define GRXPFr 15831
#define GRXPPr 15832
#define GRXUOr 15833
#define GRX_EEE_LPI_DURATION_COUNTERr 15834
#define GRX_EEE_LPI_EVENT_COUNTERr 15835
#define GSA0r 15836
#define GSA1r 15837
#define GSBU_OVERSUB_FC_CONFIG1r 15838
#define GT64r 15839
#define GT127r 15840
#define GT255r 15841
#define GT511r 15842
#define GT1023r 15843
#define GT1518r 15844
#define GT2047r 15845
#define GT4095r 15846
#define GT9216r 15847
#define GT16383r 15848
#define GTBCAr 15849
#define GTBYTr 15850
#define GTDFRr 15851
#define GTEDFr 15852
#define GTFCSr 15853
#define GTFRGr 15854
#define GTJBRr 15855
#define GTLCLr 15856
#define GTMCAr 15857
#define GTMCLr 15858
#define GTMGVr 15859
#define GTNCLr 15860
#define GTOVRr 15861
#define GTPKTr 15862
#define GTPOKr 15863
#define GTSCLr 15864
#define GTUCr 15865
#define GTXCFr 15866
#define GTXCLr 15867
#define GTXPFr 15868
#define GTXPPr 15869
#define GTX_EEE_LPI_DURATION_COUNTERr 15870
#define GTX_EEE_LPI_EVENT_COUNTERr 15871
#define GXPORT_LAG_FAILOVER_CONFIGr 15872
#define GXPORT_LAG_FAILOVER_STATUSr 15873
#define HASH_CONTROLr 15874
#define HASH_TABLE_PARITY_CONTROLr 15875
#define HCFC_ERRr 15876
#define HDR_CAPTURE_CONTROLr 15877
#define HDR_CAPTURE_DATAr 15878
#define HDR_CAPTURE_MDATA0r 15879
#define HDR_CAPTURE_MDATA1r 15880
#define HEADERSTACKEXCEEDPROGRAMADDRESSr 15881
#define HEAD_PKT_LEN_ERR_QUEUE_CAPTr 15882
#define HEAD_PKT_LEN_ERR_STATUSr 15883
#define HEAD_PKT_LEN_ERR_STATUS_MASKr 15884
#define HES_L0_CONFIGr 15885
#define HES_PORT_CONFIGr 15886
#define HES_Q_COSMASKr 15887
#define HES_Q_COSWEIGHTSr 15888
#define HES_Q_MINSPr 15889
#define HES_Q_WERRCOUNTr 15890
#define HG_COUNTERS_PARITY_CONTROLr 15891
#define HG_COUNTERS_PARITY_STATUS_INTRr 15892
#define HG_COUNTERS_PARITY_STATUS_NACKr 15893
#define HG_EH_CONTROLr 15894
#define HG_LOOKUP_DESTINATIONr 15895
#define HG_TRUNK_BITMAPr 15896
#define HG_TRUNK_BITMAP_64r 15897
#define HG_TRUNK_FAILOVER_ENABLEr 15898
#define HG_TRUNK_FAILOVER_ENABLE_64r 15899
#define HG_TRUNK_GROUPr 15900
#define HG_TRUNK_GROUP_HIr 15901
#define HIGHPRIORITYDQCQDEPTHCONFIG1r 15902
#define HIGHPRIORITYDQCQDEPTHCONFIG2r 15903
#define HIGH_SPEED_PORT_BMP_0r 15904
#define HIGH_SPEED_PORT_BMP_1r 15905
#define HIGIG_BITMAPr 15906
#define HIGIG_BITMAP_64r 15907
#define HIGIG_TRUNK_CONTROLr 15908
#define HIGIG_TRUNK_CONTROL_64r 15909
#define HIGIG_TRUNK_GROUPr 15910
#define HOLCOS0MINXQCNTr 15911
#define HOLCOS1MINXQCNTr 15912
#define HOLCOS2MINXQCNTr 15913
#define HOLCOS3MINXQCNTr 15914
#define HOLCOSCELLMAXLIMITr 15915
#define HOLCOSMINXQCNTr 15916
#define HOLCOSPKTRESETLIMITr 15917
#define HOLCOSPKTSETLIMITr 15918
#define HOLCOSSTATUSr 15919
#define HOLCOSSTATUS_HIr 15920
#define HOLDr 15921
#define HOLDROP_PKT_CNTr 15922
#define HOLD_COS0r 15923
#define HOLD_COS1r 15924
#define HOLD_COS2r 15925
#define HOLD_COS3r 15926
#define HOLD_COS4r 15927
#define HOLD_COS5r 15928
#define HOLD_COS6r 15929
#define HOLD_COS7r 15930
#define HOLD_COS0_Xr 15931
#define HOLD_COS0_Yr 15932
#define HOLD_COS1_Xr 15933
#define HOLD_COS1_Yr 15934
#define HOLD_COS2_Xr 15935
#define HOLD_COS2_Yr 15936
#define HOLD_COS3_Xr 15937
#define HOLD_COS3_Yr 15938
#define HOLD_COS4_Xr 15939
#define HOLD_COS4_Yr 15940
#define HOLD_COS5_Xr 15941
#define HOLD_COS5_Yr 15942
#define HOLD_COS6_Xr 15943
#define HOLD_COS6_Yr 15944
#define HOLD_COS7_Xr 15945
#define HOLD_COS7_Yr 15946
#define HOLD_COS_PORT_SELECTr 15947
#define HOLD_COS_QMr 15948
#define HOLD_COS_QM_Xr 15949
#define HOLD_COS_QM_Yr 15950
#define HOLD_COS_SCr 15951
#define HOLD_COS_SC_Xr 15952
#define HOLD_COS_SC_Yr 15953
#define HOLD_Xr 15954
#define HOLD_Yr 15955
#define HOL_DROPr 15956
#define HOL_STAT_BMAPr 15957
#define HOL_STAT_BMAP_HIr 15958
#define HOL_STAT_CPUr 15959
#define HOL_STAT_PORTr 15960
#define HPTE_ECC_ERROR0r 15961
#define HPTE_ECC_ERROR0_MASKr 15962
#define HPTE_ECC_STATUS0r 15963
#define HPTE_ECC_STATUS1r 15964
#define HPTE_ECC_STATUS2r 15965
#define HRPORTEN_REGISTER_1r 15966
#define HRPORTEN_REGISTER_2r 15967
#define HRPORTEN_REGISTER_3r 15968
#define HR_FLOW_CONTROL_MASK_0_1r 15969
#define HR_FLOW_CONTROL_MASK_2_3r 15970
#define HSP_CONFIGr 15971
#define HSP_EMPTY_STATUS_P0r 15972
#define HSP_EMPTY_STATUS_P1r 15973
#define HSP_EN_COR_ERR_RPTr 15974
#define HSP_MEMORY_TMr 15975
#define HSP_PIPEX_SPECIAL_CONFIGr 15976
#define HSP_PIPEY_SPECIAL_CONFIGr 15977
#define HSP_SCHED_GLOBAL_CONFIGr 15978
#define HSP_SCHED_L0_NODE_CONFIGr 15979
#define HSP_SCHED_L0_NODE_CONNECTION_CONFIGr 15980
#define HSP_SCHED_L0_NODE_WEIGHTr 15981
#define HSP_SCHED_L1_NODE_CONFIGr 15982
#define HSP_SCHED_L1_NODE_WEIGHTr 15983
#define HSP_SCHED_L2_MC_QUEUE_CONFIGr 15984
#define HSP_SCHED_L2_MC_QUEUE_WEIGHTr 15985
#define HSP_SCHED_L2_UC_QUEUE_CONFIGr 15986
#define HSP_SCHED_L2_UC_QUEUE_WEIGHTr 15987
#define HSP_SCHED_PORT_CONFIGr 15988
#define IARB_DBGCTRLr 15989
#define IARB_DEBUGr 15990
#define IARB_ECC_ERRORr 15991
#define IARB_ECC_ERROR_MASKr 15992
#define IARB_EN_COR_ERR_RPTr 15993
#define IARB_ERRORr 15994
#define IARB_ERROR_MASKr 15995
#define IARB_HDR_ECC_CONTROLr 15996
#define IARB_HDR_ECC_STATUS_INTRr 15997
#define IARB_HW_CONTROLr 15998
#define IARB_IL_ECC_STATUSr 15999
#define IARB_LEARN_CONTROLr 16000
#define IARB_LEARN_FIFO_ECC_CONTROLr 16001
#define IARB_OAM_REFRESH_CONTROLr 16002
#define IARB_OLP_CONFIGr 16003
#define IARB_OLP_CONFIG_1r 16004
#define IARB_PDU_ECC_STATUSr 16005
#define IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTRr 16006
#define IARB_PIPE_Y_LERAN_FIFO_ECC_STATUS_INTRr 16007
#define IARB_PKT_ECC_CONTROLr 16008
#define IARB_PKT_ECC_STATUS_INTRr 16009
#define IARB_REGS_DEBUGr 16010
#define IARB_SBUS_TIMERr 16011
#define IARB_SER_CONTROLr 16012
#define IARB_TDM_CONTROLr 16013
#define IARB_TDM_MAPr 16014
#define IBCASTr 16015
#define IBCAST_BLOCK_MASKr 16016
#define IBCAST_BLOCK_MASK_64r 16017
#define IBCAST_BLOCK_MASK_HIr 16018
#define IBOD_BOD_FIFO_CONTROLr 16019
#define IBOD_CL0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr 16020
#define IBOD_CL0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr 16021
#define IBOD_CL0_FIFO_ECC_STATUS_INTRr 16022
#define IBOD_CL1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr 16023
#define IBOD_CL1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr 16024
#define IBOD_CL1_FIFO_ECC_STATUS_INTRr 16025
#define IBOD_CL2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr 16026
#define IBOD_CL2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr 16027
#define IBOD_CL2_FIFO_ECC_STATUS_INTRr 16028
#define IBOD_CLK_SHUTDOWNr 16029
#define IBOD_FIFO_EMPTYr 16030
#define IBOD_FIFO_FULL_ERR_STATUSr 16031
#define IBOD_INTR_MASKr 16032
#define IBOD_INTR_STATUSr 16033
#define IBOD_MEM_STBYr 16034
#define IBOD_MOOSE_CLP0_CTRLr 16035
#define IBOD_MOOSE_CLP0_MH_0r 16036
#define IBOD_MOOSE_CLP0_MH_1r 16037
#define IBOD_MOOSE_CLP0_MH_2r 16038
#define IBOD_MOOSE_CLP0_MH_3r 16039
#define IBOD_MOOSE_CLP0_SHr 16040
#define IBOD_MOOSE_CLP0_TSr 16041
#define IBOD_MOOSE_CLP1_CTRLr 16042
#define IBOD_MOOSE_CLP1_MH_0r 16043
#define IBOD_MOOSE_CLP1_MH_1r 16044
#define IBOD_MOOSE_CLP1_MH_2r 16045
#define IBOD_MOOSE_CLP1_MH_3r 16046
#define IBOD_MOOSE_CLP1_SHr 16047
#define IBOD_MOOSE_CLP1_TSr 16048
#define IBOD_MOOSE_XLP0_CTRLr 16049
#define IBOD_MOOSE_XLP0_MH_0r 16050
#define IBOD_MOOSE_XLP0_MH_1r 16051
#define IBOD_MOOSE_XLP0_MH_2r 16052
#define IBOD_MOOSE_XLP0_MH_3r 16053
#define IBOD_MOOSE_XLP0_SHr 16054
#define IBOD_MOOSE_XLP0_TSr 16055
#define IBOD_MOOSE_XLP1_CTRLr 16056
#define IBOD_MOOSE_XLP1_MH_0r 16057
#define IBOD_MOOSE_XLP1_MH_1r 16058
#define IBOD_MOOSE_XLP1_MH_2r 16059
#define IBOD_MOOSE_XLP1_MH_3r 16060
#define IBOD_MOOSE_XLP1_SHr 16061
#define IBOD_MOOSE_XLP1_TSr 16062
#define IBOD_MOOSE_XTP0_CTRLr 16063
#define IBOD_MOOSE_XTP0_MH_0r 16064
#define IBOD_MOOSE_XTP0_MH_1r 16065
#define IBOD_MOOSE_XTP0_MH_2r 16066
#define IBOD_MOOSE_XTP0_MH_3r 16067
#define IBOD_MOOSE_XTP0_SHr 16068
#define IBOD_MOOSE_XTP0_TSr 16069
#define IBOD_MOOSE_XTP1_CTRLr 16070
#define IBOD_MOOSE_XTP1_MH_0r 16071
#define IBOD_MOOSE_XTP1_MH_1r 16072
#define IBOD_MOOSE_XTP1_MH_2r 16073
#define IBOD_MOOSE_XTP1_MH_3r 16074
#define IBOD_MOOSE_XTP1_SHr 16075
#define IBOD_MOOSE_XTP1_TSr 16076
#define IBOD_MOOSE_XTP2_CTRLr 16077
#define IBOD_MOOSE_XTP2_MH_0r 16078
#define IBOD_MOOSE_XTP2_MH_1r 16079
#define IBOD_MOOSE_XTP2_MH_2r 16080
#define IBOD_MOOSE_XTP2_MH_3r 16081
#define IBOD_MOOSE_XTP2_SHr 16082
#define IBOD_MOOSE_XTP2_TSr 16083
#define IBOD_MOOSE_XTP3_CTRLr 16084
#define IBOD_MOOSE_XTP3_MH_0r 16085
#define IBOD_MOOSE_XTP3_MH_1r 16086
#define IBOD_MOOSE_XTP3_MH_2r 16087
#define IBOD_MOOSE_XTP3_MH_3r 16088
#define IBOD_MOOSE_XTP3_SHr 16089
#define IBOD_MOOSE_XTP3_TSr 16090
#define IBOD_XL0_FIFO_ECC_STATUS_INTRr 16091
#define IBOD_XL1_FIFO_ECC_STATUS_INTRr 16092
#define IBOD_XL_FIFO_ALMOST_FULL_ASSERT_DEASSERT_THRESHOLDr 16093
#define IBOD_XT0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr 16094
#define IBOD_XT0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr 16095
#define IBOD_XT0_FIFO_ECC_STATUS_INTRr 16096
#define IBOD_XT1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr 16097
#define IBOD_XT1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr 16098
#define IBOD_XT1_FIFO_ECC_STATUS_INTRr 16099
#define IBOD_XT2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr 16100
#define IBOD_XT2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr 16101
#define IBOD_XT2_FIFO_ECC_STATUS_INTRr 16102
#define IBOD_XT3_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr 16103
#define IBOD_XT3_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr 16104
#define IBOD_XT3_FIFO_ECC_STATUS_INTRr 16105
#define IBPBKPSTATUSr 16106
#define IBPBKPSTATUS_HIr 16107
#define IBPCELLCOUNTr 16108
#define IBPCELLSETLIMITr 16109
#define IBPDISCARDSETLIMITr 16110
#define IBPDISCSTATUSr 16111
#define IBPDISCSTATUS_HIr 16112
#define IBPPKTCOUNTr 16113
#define IBPPKTSETLIMITr 16114
#define IBP_DROP_PKT_CNTr 16115
#define ICFG_EN_COR_ERR_RPTr 16116
#define ICFG_SER_CONTROLr 16117
#define ICHCTL_CHID_0r 16118
#define ICHCTL_CHID_1r 16119
#define ICHCTL_CHID_2r 16120
#define ICHCTL_CHID_3r 16121
#define ICHCTL_CHID_4r 16122
#define ICHCTL_CHID_5r 16123
#define ICHCTL_CHID_6r 16124
#define ICHCTL_CHID_7r 16125
#define ICHCTL_CHID_8r 16126
#define ICHCTL_CHID_9r 16127
#define ICHCTL_CHID_10r 16128
#define ICHCTL_CHID_11r 16129
#define ICHCTL_CHID_12r 16130
#define ICHCTL_CHID_13r 16131
#define ICHCTL_CHID_14r 16132
#define ICHCTL_CHID_15r 16133
#define ICHCTL_CHID_16r 16134
#define ICHCTL_CHID_17r 16135
#define ICHCTL_CHID_18r 16136
#define ICHCTL_CHID_19r 16137
#define ICHCTL_CHID_20r 16138
#define ICHCTL_CHID_21r 16139
#define ICHCTL_CHID_22r 16140
#define ICHCTL_CHID_23r 16141
#define ICHCTL_CHID_24r 16142
#define ICHCTL_CHID_25r 16143
#define ICHCTL_CHID_26r 16144
#define ICHCTL_CHID_27r 16145
#define ICHCTL_CHID_28r 16146
#define ICHCTL_CHID_29r 16147
#define ICHCTL_CHID_30r 16148
#define ICHCTL_CHID_31r 16149
#define ICHCTL_CHID_32r 16150
#define ICHCTL_CHID_33r 16151
#define ICHCTL_CHID_34r 16152
#define ICHCTL_CHID_35r 16153
#define ICHCTL_CHID_36r 16154
#define ICHCTL_CHID_37r 16155
#define ICHCTL_CHID_38r 16156
#define ICHCTL_CHID_39r 16157
#define ICHCTL_CHID_40r 16158
#define ICHCTL_CHID_41r 16159
#define ICHCTL_CHID_42r 16160
#define ICHCTL_CHID_43r 16161
#define ICHCTL_CHID_44r 16162
#define ICHCTL_CHID_45r 16163
#define ICHCTL_CHID_46r 16164
#define ICHCTL_CHID_47r 16165
#define ICHCTL_CHID_48r 16166
#define ICHCTL_CHID_49r 16167
#define ICHCTL_CHID_50r 16168
#define ICHCTL_CHID_51r 16169
#define ICHCTL_CHID_52r 16170
#define ICHCTL_CHID_53r 16171
#define ICHCTL_CHID_54r 16172
#define ICHCTL_CHID_55r 16173
#define ICHCTL_CHID_56r 16174
#define ICHCTL_CHID_57r 16175
#define ICHCTL_CHID_58r 16176
#define ICHCTL_CHID_59r 16177
#define ICHCTL_CHID_60r 16178
#define ICHCTL_CHID_61r 16179
#define ICHCTL_CHID_62r 16180
#define ICHCTL_CHID_63r 16181
#define ICMAP0_CID_0r 16182
#define ICMAP0_CID_1r 16183
#define ICMAP0_CID_2r 16184
#define ICMAP0_CID_3r 16185
#define ICMAP0_CID_4r 16186
#define ICMAP0_CID_5r 16187
#define ICMAP0_CID_6r 16188
#define ICMAP0_CID_7r 16189
#define ICMAP0_CID_8r 16190
#define ICMAP0_CID_9r 16191
#define ICMAP0_CID_10r 16192
#define ICMAP0_CID_11r 16193
#define ICMAP0_CID_12r 16194
#define ICMAP0_CID_13r 16195
#define ICMAP0_CID_14r 16196
#define ICMAP0_CID_15r 16197
#define ICMAP10_CID_0r 16198
#define ICMAP10_CID_1r 16199
#define ICMAP10_CID_2r 16200
#define ICMAP10_CID_3r 16201
#define ICMAP10_CID_4r 16202
#define ICMAP10_CID_5r 16203
#define ICMAP10_CID_6r 16204
#define ICMAP10_CID_7r 16205
#define ICMAP10_CID_8r 16206
#define ICMAP10_CID_9r 16207
#define ICMAP10_CID_10r 16208
#define ICMAP10_CID_11r 16209
#define ICMAP10_CID_12r 16210
#define ICMAP10_CID_13r 16211
#define ICMAP10_CID_14r 16212
#define ICMAP10_CID_15r 16213
#define ICMAP11_CID_0r 16214
#define ICMAP11_CID_1r 16215
#define ICMAP11_CID_2r 16216
#define ICMAP11_CID_3r 16217
#define ICMAP11_CID_4r 16218
#define ICMAP11_CID_5r 16219
#define ICMAP11_CID_6r 16220
#define ICMAP11_CID_7r 16221
#define ICMAP11_CID_8r 16222
#define ICMAP11_CID_9r 16223
#define ICMAP11_CID_10r 16224
#define ICMAP11_CID_11r 16225
#define ICMAP11_CID_12r 16226
#define ICMAP11_CID_13r 16227
#define ICMAP11_CID_14r 16228
#define ICMAP11_CID_15r 16229
#define ICMAP12_CID_0r 16230
#define ICMAP12_CID_1r 16231
#define ICMAP12_CID_2r 16232
#define ICMAP12_CID_3r 16233
#define ICMAP12_CID_4r 16234
#define ICMAP12_CID_5r 16235
#define ICMAP12_CID_6r 16236
#define ICMAP12_CID_7r 16237
#define ICMAP12_CID_8r 16238
#define ICMAP12_CID_9r 16239
#define ICMAP12_CID_10r 16240
#define ICMAP12_CID_11r 16241
#define ICMAP12_CID_12r 16242
#define ICMAP12_CID_13r 16243
#define ICMAP12_CID_14r 16244
#define ICMAP12_CID_15r 16245
#define ICMAP13_CID_0r 16246
#define ICMAP13_CID_1r 16247
#define ICMAP13_CID_2r 16248
#define ICMAP13_CID_3r 16249
#define ICMAP13_CID_4r 16250
#define ICMAP13_CID_5r 16251
#define ICMAP13_CID_6r 16252
#define ICMAP13_CID_7r 16253
#define ICMAP13_CID_8r 16254
#define ICMAP13_CID_9r 16255
#define ICMAP13_CID_10r 16256
#define ICMAP13_CID_11r 16257
#define ICMAP13_CID_12r 16258
#define ICMAP13_CID_13r 16259
#define ICMAP13_CID_14r 16260
#define ICMAP13_CID_15r 16261
#define ICMAP14_CID_0r 16262
#define ICMAP14_CID_1r 16263
#define ICMAP14_CID_2r 16264
#define ICMAP14_CID_3r 16265
#define ICMAP14_CID_4r 16266
#define ICMAP14_CID_5r 16267
#define ICMAP14_CID_6r 16268
#define ICMAP14_CID_7r 16269
#define ICMAP14_CID_8r 16270
#define ICMAP14_CID_9r 16271
#define ICMAP14_CID_10r 16272
#define ICMAP14_CID_11r 16273
#define ICMAP14_CID_12r 16274
#define ICMAP14_CID_13r 16275
#define ICMAP14_CID_14r 16276
#define ICMAP14_CID_15r 16277
#define ICMAP15_CID_0r 16278
#define ICMAP15_CID_1r 16279
#define ICMAP15_CID_2r 16280
#define ICMAP15_CID_3r 16281
#define ICMAP15_CID_4r 16282
#define ICMAP15_CID_5r 16283
#define ICMAP15_CID_6r 16284
#define ICMAP15_CID_7r 16285
#define ICMAP15_CID_8r 16286
#define ICMAP15_CID_9r 16287
#define ICMAP15_CID_10r 16288
#define ICMAP15_CID_11r 16289
#define ICMAP15_CID_12r 16290
#define ICMAP15_CID_13r 16291
#define ICMAP15_CID_14r 16292
#define ICMAP15_CID_15r 16293
#define ICMAP16_CID_0r 16294
#define ICMAP16_CID_1r 16295
#define ICMAP16_CID_2r 16296
#define ICMAP16_CID_3r 16297
#define ICMAP16_CID_4r 16298
#define ICMAP16_CID_5r 16299
#define ICMAP16_CID_6r 16300
#define ICMAP16_CID_7r 16301
#define ICMAP16_CID_8r 16302
#define ICMAP16_CID_9r 16303
#define ICMAP16_CID_10r 16304
#define ICMAP16_CID_11r 16305
#define ICMAP16_CID_12r 16306
#define ICMAP16_CID_13r 16307
#define ICMAP16_CID_14r 16308
#define ICMAP16_CID_15r 16309
#define ICMAP17_CID_0r 16310
#define ICMAP17_CID_1r 16311
#define ICMAP17_CID_2r 16312
#define ICMAP17_CID_3r 16313
#define ICMAP17_CID_4r 16314
#define ICMAP17_CID_5r 16315
#define ICMAP17_CID_6r 16316
#define ICMAP17_CID_7r 16317
#define ICMAP17_CID_8r 16318
#define ICMAP17_CID_9r 16319
#define ICMAP17_CID_10r 16320
#define ICMAP17_CID_11r 16321
#define ICMAP17_CID_12r 16322
#define ICMAP17_CID_13r 16323
#define ICMAP17_CID_14r 16324
#define ICMAP17_CID_15r 16325
#define ICMAP18_CID_0r 16326
#define ICMAP18_CID_1r 16327
#define ICMAP18_CID_2r 16328
#define ICMAP18_CID_3r 16329
#define ICMAP18_CID_4r 16330
#define ICMAP18_CID_5r 16331
#define ICMAP18_CID_6r 16332
#define ICMAP18_CID_7r 16333
#define ICMAP18_CID_8r 16334
#define ICMAP18_CID_9r 16335
#define ICMAP18_CID_10r 16336
#define ICMAP18_CID_11r 16337
#define ICMAP18_CID_12r 16338
#define ICMAP18_CID_13r 16339
#define ICMAP18_CID_14r 16340
#define ICMAP18_CID_15r 16341
#define ICMAP19_CID_0r 16342
#define ICMAP19_CID_1r 16343
#define ICMAP19_CID_2r 16344
#define ICMAP19_CID_3r 16345
#define ICMAP19_CID_4r 16346
#define ICMAP19_CID_5r 16347
#define ICMAP19_CID_6r 16348
#define ICMAP19_CID_7r 16349
#define ICMAP19_CID_8r 16350
#define ICMAP19_CID_9r 16351
#define ICMAP19_CID_10r 16352
#define ICMAP19_CID_11r 16353
#define ICMAP19_CID_12r 16354
#define ICMAP19_CID_13r 16355
#define ICMAP19_CID_14r 16356
#define ICMAP19_CID_15r 16357
#define ICMAP1_CID_0r 16358
#define ICMAP1_CID_1r 16359
#define ICMAP1_CID_2r 16360
#define ICMAP1_CID_3r 16361
#define ICMAP1_CID_4r 16362
#define ICMAP1_CID_5r 16363
#define ICMAP1_CID_6r 16364
#define ICMAP1_CID_7r 16365
#define ICMAP1_CID_8r 16366
#define ICMAP1_CID_9r 16367
#define ICMAP1_CID_10r 16368
#define ICMAP1_CID_11r 16369
#define ICMAP1_CID_12r 16370
#define ICMAP1_CID_13r 16371
#define ICMAP1_CID_14r 16372
#define ICMAP1_CID_15r 16373
#define ICMAP20_CID_0r 16374
#define ICMAP20_CID_1r 16375
#define ICMAP20_CID_2r 16376
#define ICMAP20_CID_3r 16377
#define ICMAP20_CID_4r 16378
#define ICMAP20_CID_5r 16379
#define ICMAP20_CID_6r 16380
#define ICMAP20_CID_7r 16381
#define ICMAP20_CID_8r 16382
#define ICMAP20_CID_9r 16383
#define ICMAP20_CID_10r 16384
#define ICMAP20_CID_11r 16385
#define ICMAP20_CID_12r 16386
#define ICMAP20_CID_13r 16387
#define ICMAP20_CID_14r 16388
#define ICMAP20_CID_15r 16389
#define ICMAP21_CID_0r 16390
#define ICMAP21_CID_1r 16391
#define ICMAP21_CID_2r 16392
#define ICMAP21_CID_3r 16393
#define ICMAP21_CID_4r 16394
#define ICMAP21_CID_5r 16395
#define ICMAP21_CID_6r 16396
#define ICMAP21_CID_7r 16397
#define ICMAP21_CID_8r 16398
#define ICMAP21_CID_9r 16399
#define ICMAP21_CID_10r 16400
#define ICMAP21_CID_11r 16401
#define ICMAP21_CID_12r 16402
#define ICMAP21_CID_13r 16403
#define ICMAP21_CID_14r 16404
#define ICMAP21_CID_15r 16405
#define ICMAP22_CID_0r 16406
#define ICMAP22_CID_1r 16407
#define ICMAP22_CID_2r 16408
#define ICMAP22_CID_3r 16409
#define ICMAP22_CID_4r 16410
#define ICMAP22_CID_5r 16411
#define ICMAP22_CID_6r 16412
#define ICMAP22_CID_7r 16413
#define ICMAP22_CID_8r 16414
#define ICMAP22_CID_9r 16415
#define ICMAP22_CID_10r 16416
#define ICMAP22_CID_11r 16417
#define ICMAP22_CID_12r 16418
#define ICMAP22_CID_13r 16419
#define ICMAP22_CID_14r 16420
#define ICMAP22_CID_15r 16421
#define ICMAP23_CID_0r 16422
#define ICMAP23_CID_1r 16423
#define ICMAP23_CID_2r 16424
#define ICMAP23_CID_3r 16425
#define ICMAP23_CID_4r 16426
#define ICMAP23_CID_5r 16427
#define ICMAP23_CID_6r 16428
#define ICMAP23_CID_7r 16429
#define ICMAP23_CID_8r 16430
#define ICMAP23_CID_9r 16431
#define ICMAP23_CID_10r 16432
#define ICMAP23_CID_11r 16433
#define ICMAP23_CID_12r 16434
#define ICMAP23_CID_13r 16435
#define ICMAP23_CID_14r 16436
#define ICMAP23_CID_15r 16437
#define ICMAP24_CID_0r 16438
#define ICMAP24_CID_1r 16439
#define ICMAP24_CID_2r 16440
#define ICMAP24_CID_3r 16441
#define ICMAP24_CID_4r 16442
#define ICMAP24_CID_5r 16443
#define ICMAP24_CID_6r 16444
#define ICMAP24_CID_7r 16445
#define ICMAP24_CID_8r 16446
#define ICMAP24_CID_9r 16447
#define ICMAP24_CID_10r 16448
#define ICMAP24_CID_11r 16449
#define ICMAP24_CID_12r 16450
#define ICMAP24_CID_13r 16451
#define ICMAP24_CID_14r 16452
#define ICMAP24_CID_15r 16453
#define ICMAP25_CID_0r 16454
#define ICMAP25_CID_1r 16455
#define ICMAP25_CID_2r 16456
#define ICMAP25_CID_3r 16457
#define ICMAP25_CID_4r 16458
#define ICMAP25_CID_5r 16459
#define ICMAP25_CID_6r 16460
#define ICMAP25_CID_7r 16461
#define ICMAP25_CID_8r 16462
#define ICMAP25_CID_9r 16463
#define ICMAP25_CID_10r 16464
#define ICMAP25_CID_11r 16465
#define ICMAP25_CID_12r 16466
#define ICMAP25_CID_13r 16467
#define ICMAP25_CID_14r 16468
#define ICMAP25_CID_15r 16469
#define ICMAP26_CID_0r 16470
#define ICMAP26_CID_1r 16471
#define ICMAP26_CID_2r 16472
#define ICMAP26_CID_3r 16473
#define ICMAP26_CID_4r 16474
#define ICMAP26_CID_5r 16475
#define ICMAP26_CID_6r 16476
#define ICMAP26_CID_7r 16477
#define ICMAP26_CID_8r 16478
#define ICMAP26_CID_9r 16479
#define ICMAP26_CID_10r 16480
#define ICMAP26_CID_11r 16481
#define ICMAP26_CID_12r 16482
#define ICMAP26_CID_13r 16483
#define ICMAP26_CID_14r 16484
#define ICMAP26_CID_15r 16485
#define ICMAP27_CID_0r 16486
#define ICMAP27_CID_1r 16487
#define ICMAP27_CID_2r 16488
#define ICMAP27_CID_3r 16489
#define ICMAP27_CID_4r 16490
#define ICMAP27_CID_5r 16491
#define ICMAP27_CID_6r 16492
#define ICMAP27_CID_7r 16493
#define ICMAP27_CID_8r 16494
#define ICMAP27_CID_9r 16495
#define ICMAP27_CID_10r 16496
#define ICMAP27_CID_11r 16497
#define ICMAP27_CID_12r 16498
#define ICMAP27_CID_13r 16499
#define ICMAP27_CID_14r 16500
#define ICMAP27_CID_15r 16501
#define ICMAP28_CID_0r 16502
#define ICMAP28_CID_1r 16503
#define ICMAP28_CID_2r 16504
#define ICMAP28_CID_3r 16505
#define ICMAP28_CID_4r 16506
#define ICMAP28_CID_5r 16507
#define ICMAP28_CID_6r 16508
#define ICMAP28_CID_7r 16509
#define ICMAP28_CID_8r 16510
#define ICMAP28_CID_9r 16511
#define ICMAP28_CID_10r 16512
#define ICMAP28_CID_11r 16513
#define ICMAP28_CID_12r 16514
#define ICMAP28_CID_13r 16515
#define ICMAP28_CID_14r 16516
#define ICMAP28_CID_15r 16517
#define ICMAP29_CID_0r 16518
#define ICMAP29_CID_1r 16519
#define ICMAP29_CID_2r 16520
#define ICMAP29_CID_3r 16521
#define ICMAP29_CID_4r 16522
#define ICMAP29_CID_5r 16523
#define ICMAP29_CID_6r 16524
#define ICMAP29_CID_7r 16525
#define ICMAP29_CID_8r 16526
#define ICMAP29_CID_9r 16527
#define ICMAP29_CID_10r 16528
#define ICMAP29_CID_11r 16529
#define ICMAP29_CID_12r 16530
#define ICMAP29_CID_13r 16531
#define ICMAP29_CID_14r 16532
#define ICMAP29_CID_15r 16533
#define ICMAP2_CID_0r 16534
#define ICMAP2_CID_1r 16535
#define ICMAP2_CID_2r 16536
#define ICMAP2_CID_3r 16537
#define ICMAP2_CID_4r 16538
#define ICMAP2_CID_5r 16539
#define ICMAP2_CID_6r 16540
#define ICMAP2_CID_7r 16541
#define ICMAP2_CID_8r 16542
#define ICMAP2_CID_9r 16543
#define ICMAP2_CID_10r 16544
#define ICMAP2_CID_11r 16545
#define ICMAP2_CID_12r 16546
#define ICMAP2_CID_13r 16547
#define ICMAP2_CID_14r 16548
#define ICMAP2_CID_15r 16549
#define ICMAP30_CID_0r 16550
#define ICMAP30_CID_1r 16551
#define ICMAP30_CID_2r 16552
#define ICMAP30_CID_3r 16553
#define ICMAP30_CID_4r 16554
#define ICMAP30_CID_5r 16555
#define ICMAP30_CID_6r 16556
#define ICMAP30_CID_7r 16557
#define ICMAP30_CID_8r 16558
#define ICMAP30_CID_9r 16559
#define ICMAP30_CID_10r 16560
#define ICMAP30_CID_11r 16561
#define ICMAP30_CID_12r 16562
#define ICMAP30_CID_13r 16563
#define ICMAP30_CID_14r 16564
#define ICMAP30_CID_15r 16565
#define ICMAP31_CID_0r 16566
#define ICMAP31_CID_1r 16567
#define ICMAP31_CID_2r 16568
#define ICMAP31_CID_3r 16569
#define ICMAP31_CID_4r 16570
#define ICMAP31_CID_5r 16571
#define ICMAP31_CID_6r 16572
#define ICMAP31_CID_7r 16573
#define ICMAP31_CID_8r 16574
#define ICMAP31_CID_9r 16575
#define ICMAP31_CID_10r 16576
#define ICMAP31_CID_11r 16577
#define ICMAP31_CID_12r 16578
#define ICMAP31_CID_13r 16579
#define ICMAP31_CID_14r 16580
#define ICMAP31_CID_15r 16581
#define ICMAP3_CID_0r 16582
#define ICMAP3_CID_1r 16583
#define ICMAP3_CID_2r 16584
#define ICMAP3_CID_3r 16585
#define ICMAP3_CID_4r 16586
#define ICMAP3_CID_5r 16587
#define ICMAP3_CID_6r 16588
#define ICMAP3_CID_7r 16589
#define ICMAP3_CID_8r 16590
#define ICMAP3_CID_9r 16591
#define ICMAP3_CID_10r 16592
#define ICMAP3_CID_11r 16593
#define ICMAP3_CID_12r 16594
#define ICMAP3_CID_13r 16595
#define ICMAP3_CID_14r 16596
#define ICMAP3_CID_15r 16597
#define ICMAP4_CID_0r 16598
#define ICMAP4_CID_1r 16599
#define ICMAP4_CID_2r 16600
#define ICMAP4_CID_3r 16601
#define ICMAP4_CID_4r 16602
#define ICMAP4_CID_5r 16603
#define ICMAP4_CID_6r 16604
#define ICMAP4_CID_7r 16605
#define ICMAP4_CID_8r 16606
#define ICMAP4_CID_9r 16607
#define ICMAP4_CID_10r 16608
#define ICMAP4_CID_11r 16609
#define ICMAP4_CID_12r 16610
#define ICMAP4_CID_13r 16611
#define ICMAP4_CID_14r 16612
#define ICMAP4_CID_15r 16613
#define ICMAP5_CID_0r 16614
#define ICMAP5_CID_1r 16615
#define ICMAP5_CID_2r 16616
#define ICMAP5_CID_3r 16617
#define ICMAP5_CID_4r 16618
#define ICMAP5_CID_5r 16619
#define ICMAP5_CID_6r 16620
#define ICMAP5_CID_7r 16621
#define ICMAP5_CID_8r 16622
#define ICMAP5_CID_9r 16623
#define ICMAP5_CID_10r 16624
#define ICMAP5_CID_11r 16625
#define ICMAP5_CID_12r 16626
#define ICMAP5_CID_13r 16627
#define ICMAP5_CID_14r 16628
#define ICMAP5_CID_15r 16629
#define ICMAP6_CID_0r 16630
#define ICMAP6_CID_1r 16631
#define ICMAP6_CID_2r 16632
#define ICMAP6_CID_3r 16633
#define ICMAP6_CID_4r 16634
#define ICMAP6_CID_5r 16635
#define ICMAP6_CID_6r 16636
#define ICMAP6_CID_7r 16637
#define ICMAP6_CID_8r 16638
#define ICMAP6_CID_9r 16639
#define ICMAP6_CID_10r 16640
#define ICMAP6_CID_11r 16641
#define ICMAP6_CID_12r 16642
#define ICMAP6_CID_13r 16643
#define ICMAP6_CID_14r 16644
#define ICMAP6_CID_15r 16645
#define ICMAP7_CID_0r 16646
#define ICMAP7_CID_1r 16647
#define ICMAP7_CID_2r 16648
#define ICMAP7_CID_3r 16649
#define ICMAP7_CID_4r 16650
#define ICMAP7_CID_5r 16651
#define ICMAP7_CID_6r 16652
#define ICMAP7_CID_7r 16653
#define ICMAP7_CID_8r 16654
#define ICMAP7_CID_9r 16655
#define ICMAP7_CID_10r 16656
#define ICMAP7_CID_11r 16657
#define ICMAP7_CID_12r 16658
#define ICMAP7_CID_13r 16659
#define ICMAP7_CID_14r 16660
#define ICMAP7_CID_15r 16661
#define ICMAP8_CID_0r 16662
#define ICMAP8_CID_1r 16663
#define ICMAP8_CID_2r 16664
#define ICMAP8_CID_3r 16665
#define ICMAP8_CID_4r 16666
#define ICMAP8_CID_5r 16667
#define ICMAP8_CID_6r 16668
#define ICMAP8_CID_7r 16669
#define ICMAP8_CID_8r 16670
#define ICMAP8_CID_9r 16671
#define ICMAP8_CID_10r 16672
#define ICMAP8_CID_11r 16673
#define ICMAP8_CID_12r 16674
#define ICMAP8_CID_13r 16675
#define ICMAP8_CID_14r 16676
#define ICMAP8_CID_15r 16677
#define ICMAP9_CID_0r 16678
#define ICMAP9_CID_1r 16679
#define ICMAP9_CID_2r 16680
#define ICMAP9_CID_3r 16681
#define ICMAP9_CID_4r 16682
#define ICMAP9_CID_5r 16683
#define ICMAP9_CID_6r 16684
#define ICMAP9_CID_7r 16685
#define ICMAP9_CID_8r 16686
#define ICMAP9_CID_9r 16687
#define ICMAP9_CID_10r 16688
#define ICMAP9_CID_11r 16689
#define ICMAP9_CID_12r 16690
#define ICMAP9_CID_13r 16691
#define ICMAP9_CID_14r 16692
#define ICMAP9_CID_15r 16693
#define ICMPACTIONPROFILESr 16694
#define ICMPREDIRECTENABLEr 16695
#define ICMP_ERROR_TYPEr 16696
#define ICONTROL_OPCODEr 16697
#define ICONTROL_OPCODE_BITMAPr 16698
#define ICONTROL_OPCODE_BITMAP_64r 16699
#define ICONTROL_OPCODE_BITMAP_PARITY_CONTROLr 16700
#define ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTRr 16701
#define ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACKr 16702
#define ICOS_MAP_SELr 16703
#define ICOS_SELr 16704
#define ICOS_SEL_2r 16705
#define ICTRLr 16706
#define IDENTIFICATIONREGISTERr 16707
#define IDRDESCRIPTORCOUNTERr 16708
#define IDRERRORREJECTPACKETCOUNTERSr 16709
#define IDR_BCN_REGISTERr 16710
#define IDR_COMPATIBILITY_REGISTERr 16711
#define IDR_COUNTERS_FAP_PORTSr 16712
#define IDR_DISCARDED_OCTETS_CNTr 16713
#define IDR_DISCARDED_PACKETS_CNTr 16714
#define IDR_DROP_DESTINATION_CONFIGURATIONr 16715
#define IDR_DYNAMICCONFIGURATIONr 16716
#define IDR_DYNAMIC_CONFIGURATIONr 16717
#define IDR_ECC_1B_ERR_CNTr 16718
#define IDR_ECC_2B_ERR_CNTr 16719
#define IDR_ECC_ERR_1B_INITIATEr 16720
#define IDR_ECC_ERR_1B_MONITOR_MEM_MASKr 16721
#define IDR_ECC_ERR_2B_INITIATEr 16722
#define IDR_ECC_ERR_2B_MONITOR_MEM_MASKr 16723
#define IDR_ECC_INTERRUPT_REGISTERr 16724
#define IDR_ECC_INTERRUPT_REGISTER_MASKr 16725
#define IDR_ECC_INTERRUPT_REGISTER_TESTr 16726
#define IDR_ENABLE_DYNAMIC_MEMORY_ACCESSr 16727
#define IDR_ERROR_INITIATION_DATAr 16728
#define IDR_FBC_CACHE_CONFIGURATIONr 16729
#define IDR_FBC_EXTERNAL_FULL_MULTICAST_LIMIT_HIGHr 16730
#define IDR_FBC_EXTERNAL_FULL_MULTICAST_LIMIT_LOWr 16731
#define IDR_FBC_EXTERNAL_MINI_MULTICAST_LIMIT_HIGHr 16732
#define IDR_FBC_EXTERNAL_MINI_MULTICAST_LIMIT_LOWr 16733
#define IDR_FBC_EXTERNAL_OCB_MULTICAST_LIMIT_HIGHr 16734
#define IDR_FBC_EXTERNAL_OCB_MULTICAST_LIMIT_LOWr 16735
#define IDR_FBC_EXTERNAL_OCB_UNICAST_LIMIT_HIGHr 16736
#define IDR_FBC_EXTERNAL_OCB_UNICAST_LIMIT_LOWr 16737
#define IDR_FBC_EXTERNAL_UNICAST_LIMIT_HIGHr 16738
#define IDR_FBC_EXTERNAL_UNICAST_LIMIT_LOWr 16739
#define IDR_FBC_FULL_MULTICAST_AUTOGEN_ENDr 16740
#define IDR_FBC_FULL_MULTICAST_AUTOGEN_STARTr 16741
#define IDR_FBC_FULL_MULTICAST_THRESHOLDSr 16742
#define IDR_FBC_MINI_MULTICAST_AUTOGEN_ENDr 16743
#define IDR_FBC_MINI_MULTICAST_AUTOGEN_STARTr 16744
#define IDR_FBC_MINI_MULTICAST_THRESHOLDSr 16745
#define IDR_FBC_OCB_MULTICAST_AUTOGEN_ENDr 16746
#define IDR_FBC_OCB_MULTICAST_AUTOGEN_STARTr 16747
#define IDR_FBC_OCB_MULTICAST_THRESHOLDSr 16748
#define IDR_FBC_OCB_UNICAST_AUTOGEN_ENDr 16749
#define IDR_FBC_OCB_UNICAST_AUTOGEN_STARTr 16750
#define IDR_FBC_OCB_UNICAST_THRESHOLDSr 16751
#define IDR_FBC_UNICAST_AUTOGEN_ENDr 16752
#define IDR_FBC_UNICAST_AUTOGEN_STARTr 16753
#define IDR_FBC_UNICAST_THRESHOLDSr 16754
#define IDR_FORCE_CRC_ERRORr 16755
#define IDR_GLBL_CFGr 16756
#define IDR_GTIMERCONFIGURATIONr 16757
#define IDR_GTIMERTRIGGERr 16758
#define IDR_GTIMER_CONFIGURATIONr 16759
#define IDR_GTIMER_TRIGGERr 16760
#define IDR_INDIRECTCOMMANDr 16761
#define IDR_INDIRECTCOMMANDADDRESSr 16762
#define IDR_INDIRECTCOMMANDDATAINCREMENTr 16763
#define IDR_INDIRECTCOMMANDRDDATA_0r 16764
#define IDR_INDIRECTCOMMANDRDDATA_1r 16765
#define IDR_INDIRECTCOMMANDRDDATA_2r 16766
#define IDR_INDIRECTCOMMANDRDDATA_3r 16767
#define IDR_INDIRECTCOMMANDWRDATA_0r 16768
#define IDR_INDIRECTCOMMANDWRDATA_1r 16769
#define IDR_INDIRECTCOMMANDWRDATA_2r 16770
#define IDR_INDIRECTCOMMANDWRDATA_3r 16771
#define IDR_INDIRECT_COMMAND_ADDRESSr 16772
#define IDR_INDIRECT_COMMAND_DATA_INCREMENTr 16773
#define IDR_INDIRECT_COMMAND_RD_DATAr 16774
#define IDR_INDIRECT_COMMAND_WR_DATAr 16775
#define IDR_INDIRECT_WR_MASKr 16776
#define IDR_INGRESS_MULTICAST_INDICATIONr 16777
#define IDR_INTERRUPTREGISTERr 16778
#define IDR_INTERRUPTREGISTERMASKr 16779
#define IDR_INTERRUPT_MASK_REGISTERr 16780
#define IDR_INTERRUPT_REGISTERr 16781
#define IDR_INTERRUPT_REGISTER_TESTr 16782
#define IDR_INVALID_METER_POINTERr 16783
#define IDR_IRE_READY_CLKS_CNTr 16784
#define IDR_MCDA_CBL_STAT_CTRr 16785
#define IDR_MCDA_CFGr 16786
#define IDR_MCDA_EBL_STAT_CTRr 16787
#define IDR_MCDA_LAST_CMD_INDEXr 16788
#define IDR_MCDA_REFRESH_CFGr 16789
#define IDR_MCDA_STAT_CFGr 16790
#define IDR_MCDB_CBL_STAT_CTRr 16791
#define IDR_MCDB_CFGr 16792
#define IDR_MCDB_EBL_STAT_CTRr 16793
#define IDR_MCDB_LAST_CMD_INDEXr 16794
#define IDR_MCDB_REFRESH_CFGr 16795
#define IDR_MCDB_STAT_CFGr 16796
#define IDR_MEMORYINTERRUPTREGISTER0r 16797
#define IDR_MEMORYINTERRUPTREGISTER1r 16798
#define IDR_MEMORYINTERRUPTREGISTER2r 16799
#define IDR_MEMORYINTERRUPTREGISTER0MASKr 16800
#define IDR_MEMORYINTERRUPTREGISTER1MASKr 16801
#define IDR_MEMORYINTERRUPTREGISTER2MASKr 16802
#define IDR_MMU_DESC_CREDITS_CNTr 16803
#define IDR_MMU_ECC_ERR_CNTr 16804
#define IDR_MMU_ECC_ERR_REGr 16805
#define IDR_OCB_MULTICAST_RANGE_0r 16806
#define IDR_OCB_MULTICAST_RANGE_1r 16807
#define IDR_OCCUPIED_DBUFF_STATUSr 16808
#define IDR_OCCUPIED_DBUFF_THRESHOLDr 16809
#define IDR_PACKET_SIZESr 16810
#define IDR_PARITY_ERR_CNTr 16811
#define IDR_PAR_ERR_INITIATEr 16812
#define IDR_PAR_ERR_MEM_MASKr 16813
#define IDR_RCT_CPU_REQUEST_REGISTERr 16814
#define IDR_REASSEMBLY_ERRORSr 16815
#define IDR_REASSEMBLY_ERRORS_HITr 16816
#define IDR_REASSEMBLY_INTERRUPT_REGISTERr 16817
#define IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr 16818
#define IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr 16819
#define IDR_REASSEMBLY_TIMEOUTr 16820
#define IDR_RECEIVED_OCTETS_CNTr 16821
#define IDR_RECEIVED_PACKETS_CNTr 16822
#define IDR_REG_0085r 16823
#define IDR_REG_0090r 16824
#define IDR_REG_0091r 16825
#define IDR_REG_0092r 16826
#define IDR_REG_0093r 16827
#define IDR_REG_0151r 16828
#define IDR_REG_0220r 16829
#define IDR_REG_0221r 16830
#define IDR_REG_0222r 16831
#define IDR_REG_0223r 16832
#define IDR_REG_0224r 16833
#define IDR_REG_0225r 16834
#define IDR_REG_0226r 16835
#define IDR_REG_0227r 16836
#define IDR_REG_0228r 16837
#define IDR_REG_0229r 16838
#define IDR_REG_0230r 16839
#define IDR_REG_0231r 16840
#define IDR_REG_0232r 16841
#define IDR_REG_0233r 16842
#define IDR_REG_0234r 16843
#define IDR_REG_0235r 16844
#define IDR_REG_0236r 16845
#define IDR_REG_0237r 16846
#define IDR_REG_0238r 16847
#define IDR_REG_0239r 16848
#define IDR_REG_0241r 16849
#define IDR_REG_0250r 16850
#define IDR_REG_00AFr 16851
#define IDR_REG_00B4r 16852
#define IDR_REG_00B5r 16853
#define IDR_REG_00B6r 16854
#define IDR_REG_00B7r 16855
#define IDR_REG_00C1r 16856
#define IDR_REG_00C4r 16857
#define IDR_REG_00C5r 16858
#define IDR_REG_00C6r 16859
#define IDR_REG_00C7r 16860
#define IDR_REG_00C8r 16861
#define IDR_REG_00C9r 16862
#define IDR_REG_00CAr 16863
#define IDR_REG_00CBr 16864
#define IDR_REG_00CCr 16865
#define IDR_REG_00CDr 16866
#define IDR_REG_00CFr 16867
#define IDR_REG_021Br 16868
#define IDR_REG_021Cr 16869
#define IDR_REG_021Dr 16870
#define IDR_REG_021Er 16871
#define IDR_REG_021Fr 16872
#define IDR_REG_022Ar 16873
#define IDR_REG_022Br 16874
#define IDR_REG_022Cr 16875
#define IDR_REG_022Dr 16876
#define IDR_REG_022Er 16877
#define IDR_REG_022Fr 16878
#define IDR_REG_023Ar 16879
#define IDR_REG_023Br 16880
#define IDR_REG_023Cr 16881
#define IDR_REG_023Dr 16882
#define IDR_REG_023Er 16883
#define IDR_REG_023Fr 16884
#define IDR_REG_025Fr 16885
#define IDR_REG_026Er 16886
#define IDR_REG_027Dr 16887
#define IDR_REG_028Cr 16888
#define IDR_REG_029Br 16889
#define IDR_REG_02AAr 16890
#define IDR_REG_02B9r 16891
#define IDR_REG_02C8r 16892
#define IDR_RESET_STATUS_REGISTERr 16893
#define IDR_SBUS_BROADCAST_IDr 16894
#define IDR_SBUS_LAST_IN_CHAINr 16895
#define IDR_SPARE_REGISTER_2r 16896
#define IDR_STATICCONFIGURATIONr 16897
#define IDR_STATIC_CONFIGURATIONr 16898
#define IDR_TIMEOUT_REGr 16899
#define IDR_WATERMARK_REG_1r 16900
#define IDR_WATERMARK_REG_2r 16901
#define IDR_WATERMARK_REG_3r 16902
#define IDR_WATERMARK_REG_4r 16903
#define IDR_WATERMARK_REG_5r 16904
#define IDR_WATERMARK_REG_6r 16905
#define IDR_WATERMARK_REG_7r 16906
#define IE2E_CONTROLr 16907
#define IEEE1588_TIME_CONTROLr 16908
#define IEEE1588_TIME_FRAC_SEC_LOWERr 16909
#define IEEE1588_TIME_FRAC_SEC_UPPERr 16910
#define IEEE1588_TIME_FREQ_CONTROLr 16911
#define IEEE1588_TIME_LEAP_SEC_CONTROLr 16912
#define IEEE1588_TIME_SECr 16913
#define IEEE_1588r 16914
#define IEEE_1588_RXr 16915
#define IEEE_1588_TIMERr 16916
#define IEEE_1588_TXr 16917
#define IEGRBLKr 16918
#define IEGR_PORTr 16919
#define IEGR_PORT_64r 16920
#define IEGR_PORT_L3UC_MODSr 16921
#define IEMIRROR_CONTROLr 16922
#define IEMIRROR_CONTROL1r 16923
#define IEMIRROR_CONTROL1_64r 16924
#define IEMIRROR_CONTROL2_64r 16925
#define IEMIRROR_CONTROL3_64r 16926
#define IEMIRROR_CONTROL_64r 16927
#define IEMIRROR_CONTROL_HIr 16928
#define IESMIF_CONTROLr 16929
#define IESMIF_CONTROL2r 16930
#define IESMIF_ECB_ECC_STATUS_DBEr 16931
#define IESMIF_ECB_ECC_STATUS_SBEr 16932
#define IESMIF_ECB_SBE_SYNDROME12r 16933
#define IESMIF_ECC_CONTROLr 16934
#define IESMIF_EN_COR_ERR_RPTr 16935
#define IESMIF_INTR_CLEARr 16936
#define IESMIF_INTR_ENABLEr 16937
#define IESMIF_INTR_STATUSr 16938
#define IESMIF_MEMORY_CONTROLr 16939
#define IESMIF_PARITY_CONTROLr 16940
#define IESMIF_STATUS2r 16941
#define IESMIF_STATUS3r 16942
#define IESMIF_STATUS4r 16943
#define IESMIF_STATUS5r 16944
#define IESMIF_STATUS6r 16945
#define IESMIF_STATUS7r 16946
#define IFP_BUS_PARITY_DEBUGr 16947
#define IFP_COUNTER_MUX_DATA_STAGING_PARITY_CONTROLr 16948
#define IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr 16949
#define IFP_COUNTER_PARITY_CONTROLr 16950
#define IFP_COUNTER_PARITY_STATUSr 16951
#define IFP_COUNTER_PARITY_STATUS_INTRr 16952
#define IFP_COUNTER_PARITY_STATUS_NACKr 16953
#define IFP_COUNTER_TMr 16954
#define IFP_GM_LOGICAL_TO_PHYSICAL_MAPPINGr 16955
#define IFP_HW_CONTROLr 16956
#define IFP_ING_DVP_2_CONTROLr 16957
#define IFP_ING_DVP_2_PARITY_CONTROLr 16958
#define IFP_ING_DVP_2_PARITY_STATUS_INTRr 16959
#define IFP_ING_DVP_2_PARITY_STATUS_NACKr 16960
#define IFP_KEY_CLASSID_SELECTr 16961
#define IFP_METER_MUX_DATA_STAGING_PARITY_CONTROLr 16962
#define IFP_METER_MUX_DATA_STAGING_PARITY_STATUS_INTRr 16963
#define IFP_METER_PARITY_CONTROLr 16964
#define IFP_METER_PARITY_STATUSr 16965
#define IFP_METER_PARITY_STATUS_INTRr 16966
#define IFP_METER_PARITY_STATUS_NACKr 16967
#define IFP_METER_TABLE_TM_SLICE_0_2r 16968
#define IFP_METER_TABLE_TM_SLICE_12_14r 16969
#define IFP_METER_TABLE_TM_SLICE_15_15r 16970
#define IFP_METER_TABLE_TM_SLICE_3_5r 16971
#define IFP_METER_TABLE_TM_SLICE_6_8r 16972
#define IFP_METER_TABLE_TM_SLICE_9_11r 16973
#define IFP_METER_WRITE_LAST_REFRESH_NUMBERr 16974
#define IFP_PARITY_CONTROLr 16975
#define IFP_PARITY_ERRORr 16976
#define IFP_PARITY_ERROR_MASKr 16977
#define IFP_POLICY_PARITY_CONTROLr 16978
#define IFP_POLICY_PARITY_STATUSr 16979
#define IFP_POLICY_PARITY_STATUS_INTRr 16980
#define IFP_POLICY_PARITY_STATUS_NACKr 16981
#define IFP_POLICY_TABLE_PARITY_CONTROLr 16982
#define IFP_POLICY_TABLE_PARITY_STATUSr 16983
#define IFP_PORT_METER_MAP_CONTROLr 16984
#define IFP_PWR_WATCH_DOG_CONTROLr 16985
#define IFP_PWR_WATCH_DOG_STATUSr 16986
#define IFP_REDIRECTION_PROFILE_PARITY_CONTROLr 16987
#define IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTRr 16988
#define IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACKr 16989
#define IFP_STORM_CONTROL_PARITY_CONTROLr 16990
#define IFP_STORM_CONTROL_PARITY_STATUSr 16991
#define IFP_STORM_CONTROL_PARITY_STATUS_INTRr 16992
#define IFP_STORM_CONTROL_PARITY_STATUS_NACKr 16993
#define IGMP_MLD_PKT_CONTROLr 16994
#define IHB_ACTION_DISABLEr 16995
#define IHB_ACTION_PROFILE_GENERALr 16996
#define IHB_ACTION_PROFILE_IEEE_1588r 16997
#define IHB_ACTION_PROFILE_RPFr 16998
#define IHB_ACTION_PROFILE_SAME_INTERFACEr 16999
#define IHB_ACTION_PROFILE_SA_DROP_MAPr 17000
#define IHB_ACTION_PROFILE_SA_NOT_FOUND_MAPr 17001
#define IHB_ALL_ESADI_RBRIDGESr 17002
#define IHB_APP_PREFIX_CONTROLr 17003
#define IHB_BAD_REPLIES_COUNTERr 17004
#define IHB_BUILD_OAM_TS_HEADERr 17005
#define IHB_CONSISTENT_HASHING_CONFIGRATIONr 17006
#define IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr 17007
#define IHB_CONSISTENT_HASHING_LB_KEY_CFGr 17008
#define IHB_CONSISTENT_HASHING_VARIABLESr 17009
#define IHB_COS_PROFILE_TO_USE_LAYER_2_PCP_MAPr 17010
#define IHB_CPU_INFO_REPLY_COUNTERr 17011
#define IHB_CPU_INFO_REPLY_ERROR_COUNTERr 17012
#define IHB_CPU_INFO_REPLY_OVF_COUNTERr 17013
#define IHB_CPU_LOOKUP_REPLY_COUNTERr 17014
#define IHB_CPU_LOOKUP_REPLY_ERROR_COUNTERr 17015
#define IHB_CPU_LOOKUP_REPLY_OVF_COUNTERr 17016
#define IHB_CPU_RECORDS_COUNTERr 17017
#define IHB_CPU_RECORD_CONTROLr 17018
#define IHB_CPU_RECORD_DATA_LSBr 17019
#define IHB_CPU_RECORD_DATA_MSBr 17020
#define IHB_CPU_RECORD_OPCODEr 17021
#define IHB_CPU_RECORD_PRIOr 17022
#define IHB_CPU_TRAP_CODE_PROFILEr 17023
#define IHB_DBGDATA_1r 17024
#define IHB_DBGDATA_2r 17025
#define IHB_DBGDATA_3r 17026
#define IHB_DBG_FER_TRAPr 17027
#define IHB_DBG_FIRST_TM_COMMANDr 17028
#define IHB_DBG_FLP_CONSISTENT_HASHING_PROGRAMr 17029
#define IHB_DBG_FLP_FIFOr 17030
#define IHB_DBG_FLP_PACKETS_REJECTED_BY_EGW_CNTr 17031
#define IHB_DBG_FLP_PROGRAM_SELECTION_CAM_LINEr 17032
#define IHB_DBG_FLP_SELECTED_PROGRAMr 17033
#define IHB_DBG_FLP_TRAP_0r 17034
#define IHB_DBG_FLP_TRAP_1r 17035
#define IHB_DBG_IEEE_1588_IDENTIFICATION_CAM_LINEr 17036
#define IHB_DBG_LAST_KEY_Ar 17037
#define IHB_DBG_LAST_KEY_Br 17038
#define IHB_DBG_LAST_KEY_Cr 17039
#define IHB_DBG_LAST_KEY_Dr 17040
#define IHB_DBG_LAST_RESOLVED_TRAPr 17041
#define IHB_DBG_LAST_TRAP_CHANGE_DESTINATIONr 17042
#define IHB_DBG_PMF_SELECTED_CAM_LINE_0r 17043
#define IHB_DBG_PMF_SELECTED_CAM_LINE_1r 17044
#define IHB_DBG_PMF_SELECTED_PROGRAMr 17045
#define IHB_DEFAULT_LEM_PAYLOADr 17046
#define IHB_DEFAULT_TCAM_ACTIONr 17047
#define IHB_ECC_1B_ERR_CNTr 17048
#define IHB_ECC_2B_ERR_CNTr 17049
#define IHB_ECC_ERR_1B_INITIATEr 17050
#define IHB_ECC_ERR_1B_MONITOR_MEM_MASKr 17051
#define IHB_ECC_ERR_2B_INITIATEr 17052
#define IHB_ECC_ERR_2B_MONITOR_MEM_MASKr 17053
#define IHB_ECMP_LB_KEY_CFGr 17054
#define IHB_ELK_RESULT_CFGr 17055
#define IHB_ENABLE_DYNAMIC_MEMORY_ACCESSr 17056
#define IHB_ERROR_INITIATION_DATAr 17057
#define IHB_ETHERNET_ACTION_PROFILESr 17058
#define IHB_FC_ACTION_PROFILESr 17059
#define IHB_FLP_GENERAL_CFGr 17060
#define IHB_GENERAL_CFGSr 17061
#define IHB_GOOD_REPLIES_COUNTERr 17062
#define IHB_GTIMERCONFIGURATIONr 17063
#define IHB_GTIMERTRIGGERr 17064
#define IHB_GTIMER_CONFIGURATIONr 17065
#define IHB_GTIMER_TRIGGERr 17066
#define IHB_ICMP_ACTION_PROFILESr 17067
#define IHB_IGMP_ACTION_PROFILESr 17068
#define IHB_IGNORE_CP_CFGr 17069
#define IHB_INDIRECTCOMMANDr 17070
#define IHB_INDIRECTCOMMANDADDRESSr 17071
#define IHB_INDIRECTCOMMANDDATAINCREMENTr 17072
#define IHB_INDIRECTCOMMANDRDDATA_0r 17073
#define IHB_INDIRECTCOMMANDRDDATA_1r 17074
#define IHB_INDIRECTCOMMANDRDDATA_2r 17075
#define IHB_INDIRECTCOMMANDRDDATA_3r 17076
#define IHB_INDIRECTCOMMANDRDDATA_4r 17077
#define IHB_INDIRECTCOMMANDWRDATA_0r 17078
#define IHB_INDIRECTCOMMANDWRDATA_1r 17079
#define IHB_INDIRECTCOMMANDWRDATA_2r 17080
#define IHB_INDIRECTCOMMANDWRDATA_3r 17081
#define IHB_INDIRECTCOMMANDWRDATA_4r 17082
#define IHB_INDIRECT_COMMANDr 17083
#define IHB_INDIRECT_COMMAND_ADDRESSr 17084
#define IHB_INDIRECT_COMMAND_DATA_INCREMENTr 17085
#define IHB_INDIRECT_COMMAND_RD_DATAr 17086
#define IHB_INDIRECT_COMMAND_WR_DATAr 17087
#define IHB_INDIRECT_WR_MASKr 17088
#define IHB_INFO_DATAr 17089
#define IHB_INFO_OPCODEr 17090
#define IHB_INFO_REPLYr 17091
#define IHB_INFO_REPLY_DATAr 17092
#define IHB_INFO_SEQ_NUMr 17093
#define IHB_INTERLAKEN_CFGSr 17094
#define IHB_INTERNAL_FIELDS_DATAr 17095
#define IHB_INTERRUPTMASKREGISTERr 17096
#define IHB_INTERRUPTREGISTERr 17097
#define IHB_INTERRUPT_MASK_REGISTERr 17098
#define IHB_INTERRUPT_REGISTERr 17099
#define IHB_INTERRUPT_REGISTER_TESTr 17100
#define IHB_INVALID_DESTINATIONr 17101
#define IHB_IN_LIF_UC_RPF_MODEL_IS_STRICTr 17102
#define IHB_IPV4_ACTION_PROFILESr 17103
#define IHB_IPV6_ACTION_PROFILES_0r 17104
#define IHB_IPV6_ACTION_PROFILES_1r 17105
#define IHB_KEY_D_XOR_MASKSr 17106
#define IHB_LAG_LB_KEY_CFGr 17107
#define IHB_LAST_ERROR_SEQUENCE_RXr 17108
#define IHB_LBP_FIFOS_STATUSr 17109
#define IHB_LBP_GENERAL_CONFIG_0r 17110
#define IHB_LBP_GENERAL_CONFIG_1r 17111
#define IHB_LBP_GENERAL_CONFIG_2r 17112
#define IHB_LBP_GENERAL_CONFIG_3r 17113
#define IHB_LBP_GENERAL_CONFIG_4r 17114
#define IHB_LBP_GENERAL_CONFIG_5r 17115
#define IHB_LBP_GENERAL_CONFIG_6r 17116
#define IHB_LB_KEY_PARSER_LEAF_CONTEXT_PROFILEr 17117
#define IHB_LEARNING_CFGr 17118
#define IHB_LEARNS_COUNTERr 17119
#define IHB_LOOKUPS_COUNTERr 17120
#define IHB_LOOKUP_REPLYr 17121
#define IHB_LOOKUP_REPLY_DATAr 17122
#define IHB_LOOKUP_REPLY_OPCODEr 17123
#define IHB_LOOKUP_REPLY_SEQ_NUMr 17124
#define IHB_LPM_QUERY_CNTr 17125
#define IHB_LPM_QUERY_CONFIGURATIONr 17126
#define IHB_LPM_QUERY_KEYr 17127
#define IHB_LPM_QUERY_PAYLOADr 17128
#define IHB_LSR_ACTION_PROFILEr 17129
#define IHB_LSR_ELSP_RANGEr 17130
#define IHB_LSR_P2P_SERVICE_CFGr 17131
#define IHB_MEF_L_2_CP_DROP_BITMAPr 17132
#define IHB_MEF_L_2_CP_PEER_BITMAPr 17133
#define IHB_MPLS_ACTION_PROFILESr 17134
#define IHB_MPLS_EXP_MAPr 17135
#define IHB_NIF_PHYSICAL_ERR_COUNTERr 17136
#define IHB_OAM_BFD_MISCONFIGr 17137
#define IHB_OAM_BFD_OVER_IP_CFGr 17138
#define IHB_OAM_BFD_YOUR_DISCR_TO_LIF_CFGr 17139
#define IHB_OAM_COUNTER_DISABLE_MAPr 17140
#define IHB_OAM_COUNTER_INCREMENT_BITMAPr 17141
#define IHB_OAM_COUNTER_IN_RANGE_CFGr 17142
#define IHB_OAM_COUNTER_NOT_IN_RANGE_CFGr 17143
#define IHB_OAM_COUNTER_RANGEr 17144
#define IHB_OAM_DEFAULT_ACC_MEP_PROFILESr 17145
#define IHB_OAM_DEFAULT_COUNTERSr 17146
#define IHB_OAM_DEFAULT_EGRESS_BITMAPSr 17147
#define IHB_OAM_ETHERNET_CFGr 17148
#define IHB_OAM_IDENTIFICATION_ENABLEr 17149
#define IHB_OAM_IN_LIF_PROFILE_MAPr 17150
#define IHB_OAM_MEP_BITMAPr 17151
#define IHB_OAM_MEP_PASSIVE_ACTIVE_ENABLEr 17152
#define IHB_OAM_MIP_BITMAPr 17153
#define IHB_OAM_PACKET_INJECTED_BITMAPr 17154
#define IHB_OAM_SUB_TYPE_MAPr 17155
#define IHB_OEMA_CAM_ENTRIES_COUNTERr 17156
#define IHB_OEMA_DIAGNOSTICSr 17157
#define IHB_OEMA_DIAGNOSTICS_ACCESSED_MODEr 17158
#define IHB_OEMA_DIAGNOSTICS_INDEXr 17159
#define IHB_OEMA_DIAGNOSTICS_KEYr 17160
#define IHB_OEMA_DIAGNOSTICS_LOOKUP_RESULTr 17161
#define IHB_OEMA_DIAGNOSTICS_READ_RESULTr 17162
#define IHB_OEMA_ENTRIES_COUNTERr 17163
#define IHB_OEMA_ERROR_CAM_TABLE_FULL_COUNTERr 17164
#define IHB_OEMA_ERROR_DELETE_UNKNOWN_KEY_COUNTERr 17165
#define IHB_OEMA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr 17166
#define IHB_OEMA_ERROR_TABLE_COHERENCY_COUNTERr 17167
#define IHB_OEMA_GENERAL_EM_CONFIGURATION_REGISTERr 17168
#define IHB_OEMA_INTERRUPT_MASK_REGISTER_ONEr 17169
#define IHB_OEMA_INTERRUPT_REGISTER_ONEr 17170
#define IHB_OEMA_INTERRUPT_REGISTER_ONE_TESTr 17171
#define IHB_OEMA_KEY_TABLE_ENTRY_LIMITr 17172
#define IHB_OEMA_LAST_LOOKUPr 17173
#define IHB_OEMA_LOOKUP_ARBITER_LOOKUP_COUNTERr 17174
#define IHB_OEMA_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr 17175
#define IHB_OEMA_MANAGEMENT_UNIT_FAILUREr 17176
#define IHB_OEMA_REQUESTS_COUNTERr 17177
#define IHB_OEMA_RESET_STATUS_REGISTERr 17178
#define IHB_OEMA_WARNING_INSERTED_EXISTING_COUNTERr 17179
#define IHB_OEMB_CAM_ENTRIES_COUNTERr 17180
#define IHB_OEMB_DIAGNOSTICSr 17181
#define IHB_OEMB_DIAGNOSTICS_ACCESSED_MODEr 17182
#define IHB_OEMB_DIAGNOSTICS_INDEXr 17183
#define IHB_OEMB_DIAGNOSTICS_KEYr 17184
#define IHB_OEMB_DIAGNOSTICS_LOOKUP_RESULTr 17185
#define IHB_OEMB_DIAGNOSTICS_READ_RESULTr 17186
#define IHB_OEMB_ENTRIES_COUNTERr 17187
#define IHB_OEMB_ERROR_CAM_TABLE_FULL_COUNTERr 17188
#define IHB_OEMB_ERROR_DELETE_UNKNOWN_KEY_COUNTERr 17189
#define IHB_OEMB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr 17190
#define IHB_OEMB_ERROR_TABLE_COHERENCY_COUNTERr 17191
#define IHB_OEMB_GENERAL_EM_CONFIGURATION_REGISTERr 17192
#define IHB_OEMB_INTERRUPT_MASK_REGISTER_ONEr 17193
#define IHB_OEMB_INTERRUPT_REGISTER_ONEr 17194
#define IHB_OEMB_INTERRUPT_REGISTER_ONE_TESTr 17195
#define IHB_OEMB_KEY_TABLE_ENTRY_LIMITr 17196
#define IHB_OEMB_LAST_LOOKUPr 17197
#define IHB_OEMB_LOOKUP_ARBITER_LOOKUP_COUNTERr 17198
#define IHB_OEMB_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr 17199
#define IHB_OEMB_MANAGEMENT_UNIT_FAILUREr 17200
#define IHB_OEMB_REQUESTS_COUNTERr 17201
#define IHB_OEMB_RESET_STATUS_REGISTERr 17202
#define IHB_OEMB_WARNING_INSERTED_EXISTING_COUNTERr 17203
#define IHB_OUT_LIF_RANGEr 17204
#define IHB_PACKET_HEADER_SIZE_RANGEr 17205
#define IHB_PACKET_SIZEr 17206
#define IHB_PARITY_ERR_CNTr 17207
#define IHB_PAR_ERR_INITIATEr 17208
#define IHB_PAR_ERR_MEM_MASKr 17209
#define IHB_PETRAB_EEI_POP_COMMANDr 17210
#define IHB_PETRAB_PPH_EEP_SOURCEr 17211
#define IHB_PETRA_OUTLIF_MSB_MAPPEDr 17212
#define IHB_PHY_CHANNEL_CFGSr 17213
#define IHB_PMF_GENERALr 17214
#define IHB_PPH_FHEI_EEI_SIZEr 17215
#define IHB_PPH_FHEI_FWD_SIZEr 17216
#define IHB_PPH_FHEI_IVE_SIZEr 17217
#define IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr 17218
#define IHB_RECEIVE_FIFO_STATUSr 17219
#define IHB_REG_0085r 17220
#define IHB_REG_0090r 17221
#define IHB_REG_0091r 17222
#define IHB_REG_0092r 17223
#define IHB_REG_0093r 17224
#define IHB_REG_0281r 17225
#define IHB_REG_0305r 17226
#define IHB_REG_0307r 17227
#define IHB_REG_0309r 17228
#define IHB_REG_008Ar 17229
#define IHB_REG_008Br 17230
#define IHB_REG_008Cr 17231
#define IHB_REG_009A_1r 17232
#define IHB_REG_009A_2r 17233
#define IHB_REG_00A4_1r 17234
#define IHB_REG_00A4_2r 17235
#define IHB_REG_00AAr 17236
#define IHB_REG_00AFr 17237
#define IHB_REG_00B4r 17238
#define IHB_REG_00B5r 17239
#define IHB_REG_00B6r 17240
#define IHB_REG_00B7r 17241
#define IHB_REG_00E0r 17242
#define IHB_REG_00E1r 17243
#define IHB_REG_028Dr 17244
#define IHB_REG_02C1r 17245
#define IHB_REG_02CDr 17246
#define IHB_REG_030Ar 17247
#define IHB_RPF_CFGr 17248
#define IHB_SA_LOOKUP_RESULT_MAPPINGr 17249
#define IHB_SBUS_BROADCAST_IDr 17250
#define IHB_SBUS_LAST_IN_CHAINr 17251
#define IHB_SEQUENCE_EXPECTEDr 17252
#define IHB_SEQUENCE_TXr 17253
#define IHB_SPAREREGISTER2r 17254
#define IHB_SPR_CFGSr 17255
#define IHB_SPR_DLY_CFGSr 17256
#define IHB_TCAM_ACCESS_COUNTERr 17257
#define IHB_TCAM_ACCESS_COUNTER_SELECTORr 17258
#define IHB_TCAM_BANK_BLOCK_OWNERr 17259
#define IHB_TCAM_INTERFACE_ACCESS_BITMAPr 17260
#define IHB_TCAM_MANAGER_0r 17261
#define IHB_TCAM_MANAGER_1r 17262
#define IHB_TCAM_MATCH_BITMAPr 17263
#define IHB_TCAM_PROTECTION_ERRORr 17264
#define IHB_TCAM_QUERY_FAILUREr 17265
#define IHB_TCAM_RESET_BLOCK_BITMAPr 17266
#define IHB_TCP_ACTION_PROFILESr 17267
#define IHB_TOD_LAST_VALUEr 17268
#define IHB_TRANSMIT_CFGSr 17269
#define IHB_TRANSMIT_FIFO_STATUSr 17270
#define IHB_TRAP_IF_ACCESSEDr 17271
#define IHB_TX_APP_PREFIXr 17272
#define IHB_UDP_ACTION_PROFILESr 17273
#define IHB_VID_VALIDr 17274
#define IHG_LOOKUPr 17275
#define IHIGIG_CONTROLr 17276
#define IHOLDr 17277
#define IHOST_A9CPU0_AUTHSTATUSr 17278
#define IHOST_A9CPU0_BCR0r 17279
#define IHOST_A9CPU0_BCR1r 17280
#define IHOST_A9CPU0_BCR2r 17281
#define IHOST_A9CPU0_BCR3r 17282
#define IHOST_A9CPU0_BCR4r 17283
#define IHOST_A9CPU0_BCR5r 17284
#define IHOST_A9CPU0_BVR0r 17285
#define IHOST_A9CPU0_BVR1r 17286
#define IHOST_A9CPU0_BVR2r 17287
#define IHOST_A9CPU0_BVR3r 17288
#define IHOST_A9CPU0_BVR4r 17289
#define IHOST_A9CPU0_BVR5r 17290
#define IHOST_A9CPU0_CLAIMCLRr 17291
#define IHOST_A9CPU0_CLAIMSETr 17292
#define IHOST_A9CPU0_COMPID0r 17293
#define IHOST_A9CPU0_COMPID1r 17294
#define IHOST_A9CPU0_COMPID2r 17295
#define IHOST_A9CPU0_COMPID3r 17296
#define IHOST_A9CPU0_DEVTYPEr 17297
#define IHOST_A9CPU0_DIDRr 17298
#define IHOST_A9CPU0_DRCRr 17299
#define IHOST_A9CPU0_DSCRr 17300
#define IHOST_A9CPU0_DTRRXr 17301
#define IHOST_A9CPU0_DTRTXr 17302
#define IHOST_A9CPU0_ICTRLr 17303
#define IHOST_A9CPU0_LOCKACCESSr 17304
#define IHOST_A9CPU0_LOCKSTATUSr 17305
#define IHOST_A9CPU0_PCSRr 17306
#define IHOST_A9CPU0_PERID0r 17307
#define IHOST_A9CPU0_PERID1r 17308
#define IHOST_A9CPU0_PERID2r 17309
#define IHOST_A9CPU0_PERID3r 17310
#define IHOST_A9CPU0_PERID4r 17311
#define IHOST_A9CPU0_PRCRr 17312
#define IHOST_A9CPU0_PRSRr 17313
#define IHOST_A9CPU0_VCRr 17314
#define IHOST_A9CPU0_WCR0r 17315
#define IHOST_A9CPU0_WCR1r 17316
#define IHOST_A9CPU0_WCR2r 17317
#define IHOST_A9CPU0_WCR3r 17318
#define IHOST_A9CPU0_WCR4r 17319
#define IHOST_A9CPU0_WCR5r 17320
#define IHOST_A9CPU0_WFARr 17321
#define IHOST_A9CPU0_WVR0r 17322
#define IHOST_A9CPU0_WVR1r 17323
#define IHOST_A9CPU0_WVR2r 17324
#define IHOST_A9CPU0_WVR3r 17325
#define IHOST_A9CPU0_WVR4r 17326
#define IHOST_A9CPU0_WVR5r 17327
#define IHOST_A9CPU1_AUTHSTATUSr 17328
#define IHOST_A9CPU1_BCR0r 17329
#define IHOST_A9CPU1_BCR1r 17330
#define IHOST_A9CPU1_BCR2r 17331
#define IHOST_A9CPU1_BCR3r 17332
#define IHOST_A9CPU1_BCR4r 17333
#define IHOST_A9CPU1_BCR5r 17334
#define IHOST_A9CPU1_BVR0r 17335
#define IHOST_A9CPU1_BVR1r 17336
#define IHOST_A9CPU1_BVR2r 17337
#define IHOST_A9CPU1_BVR3r 17338
#define IHOST_A9CPU1_BVR4r 17339
#define IHOST_A9CPU1_BVR5r 17340
#define IHOST_A9CPU1_CLAIMCLRr 17341
#define IHOST_A9CPU1_CLAIMSETr 17342
#define IHOST_A9CPU1_COMPID0r 17343
#define IHOST_A9CPU1_COMPID1r 17344
#define IHOST_A9CPU1_COMPID2r 17345
#define IHOST_A9CPU1_COMPID3r 17346
#define IHOST_A9CPU1_DEVTYPEr 17347
#define IHOST_A9CPU1_DIDRr 17348
#define IHOST_A9CPU1_DRCRr 17349
#define IHOST_A9CPU1_DSCRr 17350
#define IHOST_A9CPU1_DTRRXr 17351
#define IHOST_A9CPU1_DTRTXr 17352
#define IHOST_A9CPU1_ICTRLr 17353
#define IHOST_A9CPU1_LOCKACCESSr 17354
#define IHOST_A9CPU1_LOCKSTATUSr 17355
#define IHOST_A9CPU1_PCSRr 17356
#define IHOST_A9CPU1_PERID0r 17357
#define IHOST_A9CPU1_PERID1r 17358
#define IHOST_A9CPU1_PERID2r 17359
#define IHOST_A9CPU1_PERID3r 17360
#define IHOST_A9CPU1_PERID4r 17361
#define IHOST_A9CPU1_PRCRr 17362
#define IHOST_A9CPU1_PRSRr 17363
#define IHOST_A9CPU1_VCRr 17364
#define IHOST_A9CPU1_WCR0r 17365
#define IHOST_A9CPU1_WCR1r 17366
#define IHOST_A9CPU1_WCR2r 17367
#define IHOST_A9CPU1_WCR3r 17368
#define IHOST_A9CPU1_WCR4r 17369
#define IHOST_A9CPU1_WCR5r 17370
#define IHOST_A9CPU1_WFARr 17371
#define IHOST_A9CPU1_WVR0r 17372
#define IHOST_A9CPU1_WVR1r 17373
#define IHOST_A9CPU1_WVR2r 17374
#define IHOST_A9CPU1_WVR3r 17375
#define IHOST_A9CPU1_WVR4r 17376
#define IHOST_A9CPU1_WVR5r 17377
#define IHOST_A9CTI0_ASICCTLr 17378
#define IHOST_A9CTI0_AUTHSTATUSr 17379
#define IHOST_A9CTI0_CLAIMCLRr 17380
#define IHOST_A9CTI0_CLAIMSETr 17381
#define IHOST_A9CTI0_COMPID0r 17382
#define IHOST_A9CTI0_COMPID1r 17383
#define IHOST_A9CTI0_COMPID2r 17384
#define IHOST_A9CTI0_COMPID3r 17385
#define IHOST_A9CTI0_CTIAPPCLEARr 17386
#define IHOST_A9CTI0_CTIAPPPULSEr 17387
#define IHOST_A9CTI0_CTIAPPSETr 17388
#define IHOST_A9CTI0_CTICHGATEr 17389
#define IHOST_A9CTI0_CTICHINSTATUSr 17390
#define IHOST_A9CTI0_CTICHOUTSTATUSr 17391
#define IHOST_A9CTI0_CTICONTROLr 17392
#define IHOST_A9CTI0_CTIINEN0r 17393
#define IHOST_A9CTI0_CTIINEN1r 17394
#define IHOST_A9CTI0_CTIINEN2r 17395
#define IHOST_A9CTI0_CTIINEN3r 17396
#define IHOST_A9CTI0_CTIINEN4r 17397
#define IHOST_A9CTI0_CTIINEN5r 17398
#define IHOST_A9CTI0_CTIINEN6r 17399
#define IHOST_A9CTI0_CTIINEN7r 17400
#define IHOST_A9CTI0_CTIINTACKr 17401
#define IHOST_A9CTI0_CTIOUTEN0r 17402
#define IHOST_A9CTI0_CTIOUTEN1r 17403
#define IHOST_A9CTI0_CTIOUTEN2r 17404
#define IHOST_A9CTI0_CTIOUTEN3r 17405
#define IHOST_A9CTI0_CTIOUTEN4r 17406
#define IHOST_A9CTI0_CTIOUTEN5r 17407
#define IHOST_A9CTI0_CTIOUTEN6r 17408
#define IHOST_A9CTI0_CTIOUTEN7r 17409
#define IHOST_A9CTI0_CTITRIGINSTATUSr 17410
#define IHOST_A9CTI0_CTITRIGOUTSTATUSr 17411
#define IHOST_A9CTI0_DEVIDr 17412
#define IHOST_A9CTI0_DEVTYPEr 17413
#define IHOST_A9CTI0_ICTRLr 17414
#define IHOST_A9CTI0_ITCHINr 17415
#define IHOST_A9CTI0_ITCHINACKr 17416
#define IHOST_A9CTI0_ITCHOUTr 17417
#define IHOST_A9CTI0_ITCHOUTACKr 17418
#define IHOST_A9CTI0_ITTRIGINr 17419
#define IHOST_A9CTI0_ITTRIGINACKr 17420
#define IHOST_A9CTI0_ITTRIGOUTr 17421
#define IHOST_A9CTI0_ITTRIGOUTACKr 17422
#define IHOST_A9CTI0_LOCKACCESSr 17423
#define IHOST_A9CTI0_LOCKSTATUSr 17424
#define IHOST_A9CTI0_PERID0r 17425
#define IHOST_A9CTI0_PERID1r 17426
#define IHOST_A9CTI0_PERID2r 17427
#define IHOST_A9CTI0_PERID3r 17428
#define IHOST_A9CTI0_PERID4r 17429
#define IHOST_A9CTI1_ASICCTLr 17430
#define IHOST_A9CTI1_AUTHSTATUSr 17431
#define IHOST_A9CTI1_CLAIMCLRr 17432
#define IHOST_A9CTI1_CLAIMSETr 17433
#define IHOST_A9CTI1_COMPID0r 17434
#define IHOST_A9CTI1_COMPID1r 17435
#define IHOST_A9CTI1_COMPID2r 17436
#define IHOST_A9CTI1_COMPID3r 17437
#define IHOST_A9CTI1_CTIAPPCLEARr 17438
#define IHOST_A9CTI1_CTIAPPPULSEr 17439
#define IHOST_A9CTI1_CTIAPPSETr 17440
#define IHOST_A9CTI1_CTICHGATEr 17441
#define IHOST_A9CTI1_CTICHINSTATUSr 17442
#define IHOST_A9CTI1_CTICHOUTSTATUSr 17443
#define IHOST_A9CTI1_CTICONTROLr 17444
#define IHOST_A9CTI1_CTIINEN0r 17445
#define IHOST_A9CTI1_CTIINEN1r 17446
#define IHOST_A9CTI1_CTIINEN2r 17447
#define IHOST_A9CTI1_CTIINEN3r 17448
#define IHOST_A9CTI1_CTIINEN4r 17449
#define IHOST_A9CTI1_CTIINEN5r 17450
#define IHOST_A9CTI1_CTIINEN6r 17451
#define IHOST_A9CTI1_CTIINEN7r 17452
#define IHOST_A9CTI1_CTIINTACKr 17453
#define IHOST_A9CTI1_CTIOUTEN0r 17454
#define IHOST_A9CTI1_CTIOUTEN1r 17455
#define IHOST_A9CTI1_CTIOUTEN2r 17456
#define IHOST_A9CTI1_CTIOUTEN3r 17457
#define IHOST_A9CTI1_CTIOUTEN4r 17458
#define IHOST_A9CTI1_CTIOUTEN5r 17459
#define IHOST_A9CTI1_CTIOUTEN6r 17460
#define IHOST_A9CTI1_CTIOUTEN7r 17461
#define IHOST_A9CTI1_CTITRIGINSTATUSr 17462
#define IHOST_A9CTI1_CTITRIGOUTSTATUSr 17463
#define IHOST_A9CTI1_DEVIDr 17464
#define IHOST_A9CTI1_DEVTYPEr 17465
#define IHOST_A9CTI1_ICTRLr 17466
#define IHOST_A9CTI1_ITCHINr 17467
#define IHOST_A9CTI1_ITCHINACKr 17468
#define IHOST_A9CTI1_ITCHOUTr 17469
#define IHOST_A9CTI1_ITCHOUTACKr 17470
#define IHOST_A9CTI1_ITTRIGINr 17471
#define IHOST_A9CTI1_ITTRIGINACKr 17472
#define IHOST_A9CTI1_ITTRIGOUTr 17473
#define IHOST_A9CTI1_ITTRIGOUTACKr 17474
#define IHOST_A9CTI1_LOCKACCESSr 17475
#define IHOST_A9CTI1_LOCKSTATUSr 17476
#define IHOST_A9CTI1_PERID0r 17477
#define IHOST_A9CTI1_PERID1r 17478
#define IHOST_A9CTI1_PERID2r 17479
#define IHOST_A9CTI1_PERID3r 17480
#define IHOST_A9CTI1_PERID4r 17481
#define IHOST_A9PMU0_PMCCNTRr 17482
#define IHOST_A9PMU0_PMCNTENCLRr 17483
#define IHOST_A9PMU0_PMCNTENSETr 17484
#define IHOST_A9PMU0_PMCRr 17485
#define IHOST_A9PMU0_PMEVCNTR0r 17486
#define IHOST_A9PMU0_PMEVCNTR1r 17487
#define IHOST_A9PMU0_PMEVCNTR2r 17488
#define IHOST_A9PMU0_PMEVCNTR3r 17489
#define IHOST_A9PMU0_PMEVCNTR4r 17490
#define IHOST_A9PMU0_PMEVCNTR5r 17491
#define IHOST_A9PMU0_PMINTENCLRr 17492
#define IHOST_A9PMU0_PMINTENSETr 17493
#define IHOST_A9PMU0_PMOVSRr 17494
#define IHOST_A9PMU0_PMSWINCr 17495
#define IHOST_A9PMU0_PMUSERENRr 17496
#define IHOST_A9PMU0_PMXEVTYPER0r 17497
#define IHOST_A9PMU0_PMXEVTYPER1r 17498
#define IHOST_A9PMU0_PMXEVTYPER2r 17499
#define IHOST_A9PMU0_PMXEVTYPER3r 17500
#define IHOST_A9PMU0_PMXEVTYPER4r 17501
#define IHOST_A9PMU0_PMXEVTYPER5r 17502
#define IHOST_A9PMU1_PMCCNTRr 17503
#define IHOST_A9PMU1_PMCNTENCLRr 17504
#define IHOST_A9PMU1_PMCNTENSETr 17505
#define IHOST_A9PMU1_PMCRr 17506
#define IHOST_A9PMU1_PMEVCNTR0r 17507
#define IHOST_A9PMU1_PMEVCNTR1r 17508
#define IHOST_A9PMU1_PMEVCNTR2r 17509
#define IHOST_A9PMU1_PMEVCNTR3r 17510
#define IHOST_A9PMU1_PMEVCNTR4r 17511
#define IHOST_A9PMU1_PMEVCNTR5r 17512
#define IHOST_A9PMU1_PMINTENCLRr 17513
#define IHOST_A9PMU1_PMINTENSETr 17514
#define IHOST_A9PMU1_PMOVSRr 17515
#define IHOST_A9PMU1_PMSWINCr 17516
#define IHOST_A9PMU1_PMUSERENRr 17517
#define IHOST_A9PMU1_PMXEVTYPER0r 17518
#define IHOST_A9PMU1_PMXEVTYPER1r 17519
#define IHOST_A9PMU1_PMXEVTYPER2r 17520
#define IHOST_A9PMU1_PMXEVTYPER3r 17521
#define IHOST_A9PMU1_PMXEVTYPER4r 17522
#define IHOST_A9PMU1_PMXEVTYPER5r 17523
#define IHOST_A9PTM0_COMPID0r 17524
#define IHOST_A9PTM0_COMPID1r 17525
#define IHOST_A9PTM0_COMPID2r 17526
#define IHOST_A9PTM0_COMPID3r 17527
#define IHOST_A9PTM0_ETMACTR1r 17528
#define IHOST_A9PTM0_ETMACTR2r 17529
#define IHOST_A9PTM0_ETMACTR3r 17530
#define IHOST_A9PTM0_ETMACTR4r 17531
#define IHOST_A9PTM0_ETMACTR5r 17532
#define IHOST_A9PTM0_ETMACTR6r 17533
#define IHOST_A9PTM0_ETMACTR7r 17534
#define IHOST_A9PTM0_ETMACTR8r 17535
#define IHOST_A9PTM0_ETMACVR1r 17536
#define IHOST_A9PTM0_ETMACVR2r 17537
#define IHOST_A9PTM0_ETMACVR3r 17538
#define IHOST_A9PTM0_ETMACVR4r 17539
#define IHOST_A9PTM0_ETMACVR5r 17540
#define IHOST_A9PTM0_ETMACVR6r 17541
#define IHOST_A9PTM0_ETMACVR7r 17542
#define IHOST_A9PTM0_ETMACVR8r 17543
#define IHOST_A9PTM0_ETMAUXCRr 17544
#define IHOST_A9PTM0_ETMCCERr 17545
#define IHOST_A9PTM0_ETMCCRr 17546
#define IHOST_A9PTM0_ETMCIDCMRr 17547
#define IHOST_A9PTM0_ETMCIDCVR1r 17548
#define IHOST_A9PTM0_ETMCNTENR1r 17549
#define IHOST_A9PTM0_ETMCNTENR2r 17550
#define IHOST_A9PTM0_ETMCNTRLDEVR1r 17551
#define IHOST_A9PTM0_ETMCNTRLDEVR2r 17552
#define IHOST_A9PTM0_ETMCNTRLDVR1r 17553
#define IHOST_A9PTM0_ETMCNTRLDVR2r 17554
#define IHOST_A9PTM0_ETMCNTVR1r 17555
#define IHOST_A9PTM0_ETMCNTVR2r 17556
#define IHOST_A9PTM0_ETMCRr 17557
#define IHOST_A9PTM0_ETMEXTINSELRr 17558
#define IHOST_A9PTM0_ETMEXTOUTEVR1r 17559
#define IHOST_A9PTM0_ETMEXTOUTEVR2r 17560
#define IHOST_A9PTM0_ETMIDRr 17561
#define IHOST_A9PTM0_ETMPDSRr 17562
#define IHOST_A9PTM0_ETMSCRr 17563
#define IHOST_A9PTM0_ETMSQ12EVRr 17564
#define IHOST_A9PTM0_ETMSQ13EVRr 17565
#define IHOST_A9PTM0_ETMSQ21EVRr 17566
#define IHOST_A9PTM0_ETMSQ23EVRr 17567
#define IHOST_A9PTM0_ETMSQ31EVRr 17568
#define IHOST_A9PTM0_ETMSQ32EVRr 17569
#define IHOST_A9PTM0_ETMSQRr 17570
#define IHOST_A9PTM0_ETMSRr 17571
#define IHOST_A9PTM0_ETMSSCRr 17572
#define IHOST_A9PTM0_ETMSYNCFRr 17573
#define IHOST_A9PTM0_ETMTECR1r 17574
#define IHOST_A9PTM0_ETMTEEVRr 17575
#define IHOST_A9PTM0_ETMTRACEIDRr 17576
#define IHOST_A9PTM0_ETMTRIGGERr 17577
#define IHOST_A9PTM0_ETMTSEVRr 17578
#define IHOST_A9PTM0_ITATBCTR0r 17579
#define IHOST_A9PTM0_ITATBCTR1r 17580
#define IHOST_A9PTM0_ITATBCTR2r 17581
#define IHOST_A9PTM0_ITATBDATA0r 17582
#define IHOST_A9PTM0_ITCTRLr 17583
#define IHOST_A9PTM0_ITMISCINr 17584
#define IHOST_A9PTM0_ITMISCOUTr 17585
#define IHOST_A9PTM0_ITTRIGGERr 17586
#define IHOST_A9PTM0_PERID0r 17587
#define IHOST_A9PTM0_PERID1r 17588
#define IHOST_A9PTM0_PERID2r 17589
#define IHOST_A9PTM0_PERID3r 17590
#define IHOST_A9PTM0_PERID4r 17591
#define IHOST_A9PTM1_COMPID0r 17592
#define IHOST_A9PTM1_COMPID1r 17593
#define IHOST_A9PTM1_COMPID2r 17594
#define IHOST_A9PTM1_COMPID3r 17595
#define IHOST_A9PTM1_ETMACTR1r 17596
#define IHOST_A9PTM1_ETMACTR2r 17597
#define IHOST_A9PTM1_ETMACTR3r 17598
#define IHOST_A9PTM1_ETMACTR4r 17599
#define IHOST_A9PTM1_ETMACTR5r 17600
#define IHOST_A9PTM1_ETMACTR6r 17601
#define IHOST_A9PTM1_ETMACTR7r 17602
#define IHOST_A9PTM1_ETMACTR8r 17603
#define IHOST_A9PTM1_ETMACVR1r 17604
#define IHOST_A9PTM1_ETMACVR2r 17605
#define IHOST_A9PTM1_ETMACVR3r 17606
#define IHOST_A9PTM1_ETMACVR4r 17607
#define IHOST_A9PTM1_ETMACVR5r 17608
#define IHOST_A9PTM1_ETMACVR6r 17609
#define IHOST_A9PTM1_ETMACVR7r 17610
#define IHOST_A9PTM1_ETMACVR8r 17611
#define IHOST_A9PTM1_ETMAUXCRr 17612
#define IHOST_A9PTM1_ETMCCERr 17613
#define IHOST_A9PTM1_ETMCCRr 17614
#define IHOST_A9PTM1_ETMCIDCMRr 17615
#define IHOST_A9PTM1_ETMCIDCVR1r 17616
#define IHOST_A9PTM1_ETMCNTENR1r 17617
#define IHOST_A9PTM1_ETMCNTENR2r 17618
#define IHOST_A9PTM1_ETMCNTRLDEVR1r 17619
#define IHOST_A9PTM1_ETMCNTRLDEVR2r 17620
#define IHOST_A9PTM1_ETMCNTRLDVR1r 17621
#define IHOST_A9PTM1_ETMCNTRLDVR2r 17622
#define IHOST_A9PTM1_ETMCNTVR1r 17623
#define IHOST_A9PTM1_ETMCNTVR2r 17624
#define IHOST_A9PTM1_ETMCRr 17625
#define IHOST_A9PTM1_ETMEXTINSELRr 17626
#define IHOST_A9PTM1_ETMEXTOUTEVR1r 17627
#define IHOST_A9PTM1_ETMEXTOUTEVR2r 17628
#define IHOST_A9PTM1_ETMIDRr 17629
#define IHOST_A9PTM1_ETMPDSRr 17630
#define IHOST_A9PTM1_ETMSCRr 17631
#define IHOST_A9PTM1_ETMSQ12EVRr 17632
#define IHOST_A9PTM1_ETMSQ13EVRr 17633
#define IHOST_A9PTM1_ETMSQ21EVRr 17634
#define IHOST_A9PTM1_ETMSQ23EVRr 17635
#define IHOST_A9PTM1_ETMSQ31EVRr 17636
#define IHOST_A9PTM1_ETMSQ32EVRr 17637
#define IHOST_A9PTM1_ETMSQRr 17638
#define IHOST_A9PTM1_ETMSRr 17639
#define IHOST_A9PTM1_ETMSSCRr 17640
#define IHOST_A9PTM1_ETMSYNCFRr 17641
#define IHOST_A9PTM1_ETMTECR1r 17642
#define IHOST_A9PTM1_ETMTEEVRr 17643
#define IHOST_A9PTM1_ETMTRACEIDRr 17644
#define IHOST_A9PTM1_ETMTRIGGERr 17645
#define IHOST_A9PTM1_ETMTSEVRr 17646
#define IHOST_A9PTM1_ITATBCTR0r 17647
#define IHOST_A9PTM1_ITATBCTR1r 17648
#define IHOST_A9PTM1_ITATBCTR2r 17649
#define IHOST_A9PTM1_ITATBDATA0r 17650
#define IHOST_A9PTM1_ITCTRLr 17651
#define IHOST_A9PTM1_ITMISCINr 17652
#define IHOST_A9PTM1_ITMISCOUTr 17653
#define IHOST_A9PTM1_ITTRIGGERr 17654
#define IHOST_A9PTM1_PERID0r 17655
#define IHOST_A9PTM1_PERID1r 17656
#define IHOST_A9PTM1_PERID2r 17657
#define IHOST_A9PTM1_PERID3r 17658
#define IHOST_A9PTM1_PERID4r 17659
#define IHOST_ARM_FUNNEL_AUTHSTATUSr 17660
#define IHOST_ARM_FUNNEL_CLAIM_TAG_CLEARr 17661
#define IHOST_ARM_FUNNEL_CLAIM_TAG_SETr 17662
#define IHOST_ARM_FUNNEL_COMPONENT_ID0r 17663
#define IHOST_ARM_FUNNEL_COMPONENT_ID1r 17664
#define IHOST_ARM_FUNNEL_COMPONENT_ID2r 17665
#define IHOST_ARM_FUNNEL_COMPONENT_ID3r 17666
#define IHOST_ARM_FUNNEL_DEVICE_IDr 17667
#define IHOST_ARM_FUNNEL_DEVICE_TYPE_IDENTIFIERr 17668
#define IHOST_ARM_FUNNEL_FUNNEL_CONTROLr 17669
#define IHOST_ARM_FUNNEL_ITATBCTR0r 17670
#define IHOST_ARM_FUNNEL_ITATBCTR1r 17671
#define IHOST_ARM_FUNNEL_ITATBCTR2r 17672
#define IHOST_ARM_FUNNEL_ITATBDATA0r 17673
#define IHOST_ARM_FUNNEL_ITCTRLr 17674
#define IHOST_ARM_FUNNEL_LOCKACCESSr 17675
#define IHOST_ARM_FUNNEL_LOCKSTATUSr 17676
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID0r 17677
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID1r 17678
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID2r 17679
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID3r 17680
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID4r 17681
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID5r 17682
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID6r 17683
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID7r 17684
#define IHOST_ARM_FUNNEL_PRIORITY_CONTROLr 17685
#define IHOST_AXITRACE_ACP_ATM_ADDRHIGH_0r 17686
#define IHOST_AXITRACE_ACP_ATM_ADDRHIGH_1r 17687
#define IHOST_AXITRACE_ACP_ATM_ADDRLOW_0r 17688
#define IHOST_AXITRACE_ACP_ATM_ADDRLOW_1r 17689
#define IHOST_AXITRACE_ACP_ATM_ARBUSYr 17690
#define IHOST_AXITRACE_ACP_ATM_ARCYCLESr 17691
#define IHOST_AXITRACE_ACP_ATM_AWBUSYr 17692
#define IHOST_AXITRACE_ACP_ATM_AWCYCLESr 17693
#define IHOST_AXITRACE_ACP_ATM_BBUSYr 17694
#define IHOST_AXITRACE_ACP_ATM_BCYCLESr 17695
#define IHOST_AXITRACE_ACP_ATM_CMDr 17696
#define IHOST_AXITRACE_ACP_ATM_CONFIGr 17697
#define IHOST_AXITRACE_ACP_ATM_FILTER_0r 17698
#define IHOST_AXITRACE_ACP_ATM_FILTER_1r 17699
#define IHOST_AXITRACE_ACP_ATM_OUTIDSr 17700
#define IHOST_AXITRACE_ACP_ATM_RBUSYr 17701
#define IHOST_AXITRACE_ACP_ATM_RCYCLESr 17702
#define IHOST_AXITRACE_ACP_ATM_RDBEATSr 17703
#define IHOST_AXITRACE_ACP_ATM_RDCMDSr 17704
#define IHOST_AXITRACE_ACP_ATM_RDMAXr 17705
#define IHOST_AXITRACE_ACP_ATM_RDMINr 17706
#define IHOST_AXITRACE_ACP_ATM_RDOUTSr 17707
#define IHOST_AXITRACE_ACP_ATM_RDSUMr 17708
#define IHOST_AXITRACE_ACP_ATM_STATUSr 17709
#define IHOST_AXITRACE_ACP_ATM_WBUSYr 17710
#define IHOST_AXITRACE_ACP_ATM_WCYCLESr 17711
#define IHOST_AXITRACE_ACP_ATM_WRBEATSr 17712
#define IHOST_AXITRACE_ACP_ATM_WRCMDSr 17713
#define IHOST_AXITRACE_ACP_ATM_WRMAXr 17714
#define IHOST_AXITRACE_ACP_ATM_WRMINr 17715
#define IHOST_AXITRACE_ACP_ATM_WROUTSr 17716
#define IHOST_AXITRACE_ACP_ATM_WRSUMr 17717
#define IHOST_AXITRACE_M0_ATM_ADDRHIGH_0r 17718
#define IHOST_AXITRACE_M0_ATM_ADDRHIGH_1r 17719
#define IHOST_AXITRACE_M0_ATM_ADDRLOW_0r 17720
#define IHOST_AXITRACE_M0_ATM_ADDRLOW_1r 17721
#define IHOST_AXITRACE_M0_ATM_ARBUSYr 17722
#define IHOST_AXITRACE_M0_ATM_ARCYCLESr 17723
#define IHOST_AXITRACE_M0_ATM_AWBUSYr 17724
#define IHOST_AXITRACE_M0_ATM_AWCYCLESr 17725
#define IHOST_AXITRACE_M0_ATM_BBUSYr 17726
#define IHOST_AXITRACE_M0_ATM_BCYCLESr 17727
#define IHOST_AXITRACE_M0_ATM_CMDr 17728
#define IHOST_AXITRACE_M0_ATM_CONFIGr 17729
#define IHOST_AXITRACE_M0_ATM_FILTER_0r 17730
#define IHOST_AXITRACE_M0_ATM_FILTER_1r 17731
#define IHOST_AXITRACE_M0_ATM_OUTIDSr 17732
#define IHOST_AXITRACE_M0_ATM_RBUSYr 17733
#define IHOST_AXITRACE_M0_ATM_RCYCLESr 17734
#define IHOST_AXITRACE_M0_ATM_RDBEATSr 17735
#define IHOST_AXITRACE_M0_ATM_RDCMDSr 17736
#define IHOST_AXITRACE_M0_ATM_RDMAXr 17737
#define IHOST_AXITRACE_M0_ATM_RDMINr 17738
#define IHOST_AXITRACE_M0_ATM_RDOUTSr 17739
#define IHOST_AXITRACE_M0_ATM_RDSUMr 17740
#define IHOST_AXITRACE_M0_ATM_STATUSr 17741
#define IHOST_AXITRACE_M0_ATM_WBUSYr 17742
#define IHOST_AXITRACE_M0_ATM_WCYCLESr 17743
#define IHOST_AXITRACE_M0_ATM_WRBEATSr 17744
#define IHOST_AXITRACE_M0_ATM_WRCMDSr 17745
#define IHOST_AXITRACE_M0_ATM_WRMAXr 17746
#define IHOST_AXITRACE_M0_ATM_WRMINr 17747
#define IHOST_AXITRACE_M0_ATM_WROUTSr 17748
#define IHOST_AXITRACE_M0_ATM_WRSUMr 17749
#define IHOST_AXITRACE_M1_ATM_ADDRHIGH_0r 17750
#define IHOST_AXITRACE_M1_ATM_ADDRHIGH_1r 17751
#define IHOST_AXITRACE_M1_ATM_ADDRHIGH_2r 17752
#define IHOST_AXITRACE_M1_ATM_ADDRHIGH_3r 17753
#define IHOST_AXITRACE_M1_ATM_ADDRLOW_0r 17754
#define IHOST_AXITRACE_M1_ATM_ADDRLOW_1r 17755
#define IHOST_AXITRACE_M1_ATM_ADDRLOW_2r 17756
#define IHOST_AXITRACE_M1_ATM_ADDRLOW_3r 17757
#define IHOST_AXITRACE_M1_ATM_ARBUSYr 17758
#define IHOST_AXITRACE_M1_ATM_ARCYCLESr 17759
#define IHOST_AXITRACE_M1_ATM_AWBUSYr 17760
#define IHOST_AXITRACE_M1_ATM_AWCYCLESr 17761
#define IHOST_AXITRACE_M1_ATM_BBUSYr 17762
#define IHOST_AXITRACE_M1_ATM_BCYCLESr 17763
#define IHOST_AXITRACE_M1_ATM_CMDr 17764
#define IHOST_AXITRACE_M1_ATM_CONFIGr 17765
#define IHOST_AXITRACE_M1_ATM_FILTER_0r 17766
#define IHOST_AXITRACE_M1_ATM_FILTER_1r 17767
#define IHOST_AXITRACE_M1_ATM_FILTER_2r 17768
#define IHOST_AXITRACE_M1_ATM_FILTER_3r 17769
#define IHOST_AXITRACE_M1_ATM_OUTIDSr 17770
#define IHOST_AXITRACE_M1_ATM_RBUSYr 17771
#define IHOST_AXITRACE_M1_ATM_RCYCLESr 17772
#define IHOST_AXITRACE_M1_ATM_RDBEATSr 17773
#define IHOST_AXITRACE_M1_ATM_RDCMDSr 17774
#define IHOST_AXITRACE_M1_ATM_RDMAXr 17775
#define IHOST_AXITRACE_M1_ATM_RDMINr 17776
#define IHOST_AXITRACE_M1_ATM_RDOUTSr 17777
#define IHOST_AXITRACE_M1_ATM_RDSUMr 17778
#define IHOST_AXITRACE_M1_ATM_STATUSr 17779
#define IHOST_AXITRACE_M1_ATM_WBUSYr 17780
#define IHOST_AXITRACE_M1_ATM_WCYCLESr 17781
#define IHOST_AXITRACE_M1_ATM_WRBEATSr 17782
#define IHOST_AXITRACE_M1_ATM_WRCMDSr 17783
#define IHOST_AXITRACE_M1_ATM_WRMAXr 17784
#define IHOST_AXITRACE_M1_ATM_WRMINr 17785
#define IHOST_AXITRACE_M1_ATM_WROUTSr 17786
#define IHOST_AXITRACE_M1_ATM_WRSUMr 17787
#define IHOST_GICCPU_ALIAS_BIN_PT_NSr 17788
#define IHOST_GICCPU_BIN_PTr 17789
#define IHOST_GICCPU_CONTROLr 17790
#define IHOST_GICCPU_CPU_IDENTr 17791
#define IHOST_GICCPU_EOIr 17792
#define IHOST_GICCPU_HI_PENDr 17793
#define IHOST_GICCPU_INTEG_ENABLEr 17794
#define IHOST_GICCPU_INTEG_MATCHr 17795
#define IHOST_GICCPU_INT_ACKr 17796
#define IHOST_GICCPU_INT_CFGr 17797
#define IHOST_GICCPU_INT_FIQ_SETr 17798
#define IHOST_GICCPU_PRIORITY_MASKr 17799
#define IHOST_GICCPU_RUN_PRIORITYr 17800
#define IHOST_GICDIST_ACTIVE_STATUS0r 17801
#define IHOST_GICDIST_ACTIVE_STATUS1r 17802
#define IHOST_GICDIST_ACTIVE_STATUS2r 17803
#define IHOST_GICDIST_ACTIVE_STATUS3r 17804
#define IHOST_GICDIST_ACTIVE_STATUS4r 17805
#define IHOST_GICDIST_ACTIVE_STATUS5r 17806
#define IHOST_GICDIST_ACTIVE_STATUS6r 17807
#define IHOST_GICDIST_ACTIVE_STATUS7r 17808
#define IHOST_GICDIST_DIST_IDENT_REGr 17809
#define IHOST_GICDIST_ENABLE_CLR0r 17810
#define IHOST_GICDIST_ENABLE_CLR1r 17811
#define IHOST_GICDIST_ENABLE_CLR2r 17812
#define IHOST_GICDIST_ENABLE_CLR3r 17813
#define IHOST_GICDIST_ENABLE_CLR4r 17814
#define IHOST_GICDIST_ENABLE_CLR5r 17815
#define IHOST_GICDIST_ENABLE_CLR6r 17816
#define IHOST_GICDIST_ENABLE_CLR7r 17817
#define IHOST_GICDIST_ENABLE_Sr 17818
#define IHOST_GICDIST_ENABLE_SET0r 17819
#define IHOST_GICDIST_ENABLE_SET1r 17820
#define IHOST_GICDIST_ENABLE_SET2r 17821
#define IHOST_GICDIST_ENABLE_SET3r 17822
#define IHOST_GICDIST_ENABLE_SET4r 17823
#define IHOST_GICDIST_ENABLE_SET5r 17824
#define IHOST_GICDIST_ENABLE_SET6r 17825
#define IHOST_GICDIST_ENABLE_SET7r 17826
#define IHOST_GICDIST_IC_TYPE_REGr 17827
#define IHOST_GICDIST_INT_CONFIG0r 17828
#define IHOST_GICDIST_INT_CONFIG1r 17829
#define IHOST_GICDIST_INT_CONFIG2r 17830
#define IHOST_GICDIST_INT_CONFIG3r 17831
#define IHOST_GICDIST_INT_CONFIG4r 17832
#define IHOST_GICDIST_INT_CONFIG5r 17833
#define IHOST_GICDIST_INT_CONFIG6r 17834
#define IHOST_GICDIST_INT_CONFIG7r 17835
#define IHOST_GICDIST_INT_CONFIG8r 17836
#define IHOST_GICDIST_INT_CONFIG9r 17837
#define IHOST_GICDIST_INT_CONFIG10r 17838
#define IHOST_GICDIST_INT_CONFIG11r 17839
#define IHOST_GICDIST_INT_CONFIG12r 17840
#define IHOST_GICDIST_INT_CONFIG13r 17841
#define IHOST_GICDIST_INT_CONFIG14r 17842
#define IHOST_GICDIST_INT_CONFIG15r 17843
#define IHOST_GICDIST_INT_SECURITY0r 17844
#define IHOST_GICDIST_INT_SECURITY1r 17845
#define IHOST_GICDIST_INT_SECURITY2r 17846
#define IHOST_GICDIST_INT_SECURITY3r 17847
#define IHOST_GICDIST_INT_SECURITY4r 17848
#define IHOST_GICDIST_INT_SECURITY5r 17849
#define IHOST_GICDIST_INT_SECURITY6r 17850
#define IHOST_GICDIST_INT_SECURITY7r 17851
#define IHOST_GICDIST_PCELL_ID_0r 17852
#define IHOST_GICDIST_PCELL_ID_1r 17853
#define IHOST_GICDIST_PCELL_ID_2r 17854
#define IHOST_GICDIST_PCELL_ID_3r 17855
#define IHOST_GICDIST_PENDING_CLR0r 17856
#define IHOST_GICDIST_PENDING_CLR1r 17857
#define IHOST_GICDIST_PENDING_CLR2r 17858
#define IHOST_GICDIST_PENDING_CLR3r 17859
#define IHOST_GICDIST_PENDING_CLR4r 17860
#define IHOST_GICDIST_PENDING_CLR5r 17861
#define IHOST_GICDIST_PENDING_CLR6r 17862
#define IHOST_GICDIST_PENDING_CLR7r 17863
#define IHOST_GICDIST_PENDING_SET0r 17864
#define IHOST_GICDIST_PENDING_SET1r 17865
#define IHOST_GICDIST_PENDING_SET2r 17866
#define IHOST_GICDIST_PENDING_SET3r 17867
#define IHOST_GICDIST_PENDING_SET4r 17868
#define IHOST_GICDIST_PENDING_SET5r 17869
#define IHOST_GICDIST_PENDING_SET6r 17870
#define IHOST_GICDIST_PENDING_SET7r 17871
#define IHOST_GICDIST_PERIPH_ID_1r 17872
#define IHOST_GICDIST_PERIPH_ID_2r 17873
#define IHOST_GICDIST_PERIPH_ID_3r 17874
#define IHOST_GICDIST_PERIPH_ID_4r 17875
#define IHOST_GICDIST_PERIPH_ID_5r 17876
#define IHOST_GICDIST_PERIPH_ID_6r 17877
#define IHOST_GICDIST_PERIPH_ID_7r 17878
#define IHOST_GICDIST_PPI_STATUSr 17879
#define IHOST_GICDIST_PRIORITY_LEVEL0r 17880
#define IHOST_GICDIST_PRIORITY_LEVEL1r 17881
#define IHOST_GICDIST_PRIORITY_LEVEL2r 17882
#define IHOST_GICDIST_PRIORITY_LEVEL3r 17883
#define IHOST_GICDIST_PRIORITY_LEVEL4r 17884
#define IHOST_GICDIST_PRIORITY_LEVEL5r 17885
#define IHOST_GICDIST_PRIORITY_LEVEL6r 17886
#define IHOST_GICDIST_PRIORITY_LEVEL7r 17887
#define IHOST_GICDIST_PRIORITY_LEVEL8r 17888
#define IHOST_GICDIST_PRIORITY_LEVEL9r 17889
#define IHOST_GICDIST_PRIORITY_LEVEL10r 17890
#define IHOST_GICDIST_PRIORITY_LEVEL11r 17891
#define IHOST_GICDIST_PRIORITY_LEVEL12r 17892
#define IHOST_GICDIST_PRIORITY_LEVEL13r 17893
#define IHOST_GICDIST_PRIORITY_LEVEL14r 17894
#define IHOST_GICDIST_PRIORITY_LEVEL15r 17895
#define IHOST_GICDIST_PRIORITY_LEVEL16r 17896
#define IHOST_GICDIST_PRIORITY_LEVEL17r 17897
#define IHOST_GICDIST_PRIORITY_LEVEL18r 17898
#define IHOST_GICDIST_PRIORITY_LEVEL19r 17899
#define IHOST_GICDIST_PRIORITY_LEVEL20r 17900
#define IHOST_GICDIST_PRIORITY_LEVEL21r 17901
#define IHOST_GICDIST_PRIORITY_LEVEL22r 17902
#define IHOST_GICDIST_PRIORITY_LEVEL23r 17903
#define IHOST_GICDIST_PRIORITY_LEVEL24r 17904
#define IHOST_GICDIST_PRIORITY_LEVEL25r 17905
#define IHOST_GICDIST_PRIORITY_LEVEL26r 17906
#define IHOST_GICDIST_PRIORITY_LEVEL27r 17907
#define IHOST_GICDIST_PRIORITY_LEVEL28r 17908
#define IHOST_GICDIST_PRIORITY_LEVEL29r 17909
#define IHOST_GICDIST_PRIORITY_LEVEL30r 17910
#define IHOST_GICDIST_PRIORITY_LEVEL31r 17911
#define IHOST_GICDIST_PRIORITY_LEVEL32r 17912
#define IHOST_GICDIST_PRIORITY_LEVEL33r 17913
#define IHOST_GICDIST_PRIORITY_LEVEL34r 17914
#define IHOST_GICDIST_PRIORITY_LEVEL35r 17915
#define IHOST_GICDIST_PRIORITY_LEVEL36r 17916
#define IHOST_GICDIST_PRIORITY_LEVEL37r 17917
#define IHOST_GICDIST_PRIORITY_LEVEL38r 17918
#define IHOST_GICDIST_PRIORITY_LEVEL39r 17919
#define IHOST_GICDIST_PRIORITY_LEVEL40r 17920
#define IHOST_GICDIST_PRIORITY_LEVEL41r 17921
#define IHOST_GICDIST_PRIORITY_LEVEL42r 17922
#define IHOST_GICDIST_PRIORITY_LEVEL43r 17923
#define IHOST_GICDIST_PRIORITY_LEVEL44r 17924
#define IHOST_GICDIST_PRIORITY_LEVEL45r 17925
#define IHOST_GICDIST_PRIORITY_LEVEL46r 17926
#define IHOST_GICDIST_PRIORITY_LEVEL47r 17927
#define IHOST_GICDIST_PRIORITY_LEVEL48r 17928
#define IHOST_GICDIST_PRIORITY_LEVEL49r 17929
#define IHOST_GICDIST_PRIORITY_LEVEL50r 17930
#define IHOST_GICDIST_PRIORITY_LEVEL51r 17931
#define IHOST_GICDIST_PRIORITY_LEVEL52r 17932
#define IHOST_GICDIST_PRIORITY_LEVEL53r 17933
#define IHOST_GICDIST_PRIORITY_LEVEL54r 17934
#define IHOST_GICDIST_PRIORITY_LEVEL55r 17935
#define IHOST_GICDIST_PRIORITY_LEVEL56r 17936
#define IHOST_GICDIST_PRIORITY_LEVEL57r 17937
#define IHOST_GICDIST_PRIORITY_LEVEL58r 17938
#define IHOST_GICDIST_PRIORITY_LEVEL59r 17939
#define IHOST_GICDIST_PRIORITY_LEVEL60r 17940
#define IHOST_GICDIST_PRIORITY_LEVEL61r 17941
#define IHOST_GICDIST_PRIORITY_LEVEL62r 17942
#define IHOST_GICDIST_PRIORITY_LEVEL63r 17943
#define IHOST_GICDIST_SPI_STATUS0r 17944
#define IHOST_GICDIST_SPI_STATUS1r 17945
#define IHOST_GICDIST_SPI_STATUS2r 17946
#define IHOST_GICDIST_SPI_STATUS3r 17947
#define IHOST_GICDIST_SPI_STATUS4r 17948
#define IHOST_GICDIST_SPI_STATUS5r 17949
#define IHOST_GICDIST_SPI_STATUS6r 17950
#define IHOST_GICDIST_SPI_TARGET0r 17951
#define IHOST_GICDIST_SPI_TARGET1r 17952
#define IHOST_GICDIST_SPI_TARGET2r 17953
#define IHOST_GICDIST_SPI_TARGET3r 17954
#define IHOST_GICDIST_SPI_TARGET4r 17955
#define IHOST_GICDIST_SPI_TARGET5r 17956
#define IHOST_GICDIST_SPI_TARGET6r 17957
#define IHOST_GICDIST_SPI_TARGET7r 17958
#define IHOST_GICDIST_SPI_TARGET8r 17959
#define IHOST_GICDIST_SPI_TARGET9r 17960
#define IHOST_GICDIST_SPI_TARGET10r 17961
#define IHOST_GICDIST_SPI_TARGET11r 17962
#define IHOST_GICDIST_SPI_TARGET12r 17963
#define IHOST_GICDIST_SPI_TARGET13r 17964
#define IHOST_GICDIST_SPI_TARGET14r 17965
#define IHOST_GICDIST_SPI_TARGET15r 17966
#define IHOST_GICDIST_SPI_TARGET16r 17967
#define IHOST_GICDIST_SPI_TARGET17r 17968
#define IHOST_GICDIST_SPI_TARGET18r 17969
#define IHOST_GICDIST_SPI_TARGET19r 17970
#define IHOST_GICDIST_SPI_TARGET20r 17971
#define IHOST_GICDIST_SPI_TARGET21r 17972
#define IHOST_GICDIST_SPI_TARGET22r 17973
#define IHOST_GICDIST_SPI_TARGET23r 17974
#define IHOST_GICDIST_SPI_TARGET24r 17975
#define IHOST_GICDIST_SPI_TARGET25r 17976
#define IHOST_GICDIST_SPI_TARGET26r 17977
#define IHOST_GICDIST_SPI_TARGET27r 17978
#define IHOST_GICDIST_SPI_TARGET28r 17979
#define IHOST_GICDIST_SPI_TARGET29r 17980
#define IHOST_GICDIST_SPI_TARGET30r 17981
#define IHOST_GICDIST_SPI_TARGET31r 17982
#define IHOST_GICDIST_SPI_TARGET32r 17983
#define IHOST_GICDIST_SPI_TARGET33r 17984
#define IHOST_GICDIST_SPI_TARGET34r 17985
#define IHOST_GICDIST_SPI_TARGET35r 17986
#define IHOST_GICDIST_SPI_TARGET36r 17987
#define IHOST_GICDIST_SPI_TARGET37r 17988
#define IHOST_GICDIST_SPI_TARGET38r 17989
#define IHOST_GICDIST_SPI_TARGET39r 17990
#define IHOST_GICDIST_SPI_TARGET40r 17991
#define IHOST_GICDIST_SPI_TARGET41r 17992
#define IHOST_GICDIST_SPI_TARGET42r 17993
#define IHOST_GICDIST_SPI_TARGET43r 17994
#define IHOST_GICDIST_SPI_TARGET44r 17995
#define IHOST_GICDIST_SPI_TARGET45r 17996
#define IHOST_GICDIST_SPI_TARGET46r 17997
#define IHOST_GICDIST_SPI_TARGET47r 17998
#define IHOST_GICDIST_SPI_TARGET48r 17999
#define IHOST_GICDIST_SPI_TARGET49r 18000
#define IHOST_GICDIST_SPI_TARGET50r 18001
#define IHOST_GICDIST_SPI_TARGET51r 18002
#define IHOST_GICDIST_SPI_TARGET52r 18003
#define IHOST_GICDIST_SPI_TARGET53r 18004
#define IHOST_GICDIST_SPI_TARGET54r 18005
#define IHOST_GICDIST_SPI_TARGET55r 18006
#define IHOST_GICDIST_SPI_TARGET56r 18007
#define IHOST_GICDIST_SPI_TARGET57r 18008
#define IHOST_GICDIST_SPI_TARGET58r 18009
#define IHOST_GICDIST_SPI_TARGET59r 18010
#define IHOST_GICDIST_SPI_TARGET60r 18011
#define IHOST_GICDIST_SPI_TARGET61r 18012
#define IHOST_GICDIST_SPI_TARGET62r 18013
#define IHOST_GICDIST_SPI_TARGET63r 18014
#define IHOST_GICDIST_STI_CONTROLr 18015
#define IHOST_GICTR_GIC_CMDr 18016
#define IHOST_GICTR_GIC_CONFIGr 18017
#define IHOST_GICTR_GIC_FIQ_LAT0r 18018
#define IHOST_GICTR_GIC_FIQ_LAT1r 18019
#define IHOST_GICTR_GIC_IRQ_LAT0r 18020
#define IHOST_GICTR_GIC_IRQ_LAT1r 18021
#define IHOST_GICTR_GIC_OUTIDSr 18022
#define IHOST_GICTR_GIC_STATUSr 18023
#define IHOST_GTIM_GLOB_COMP_HIr 18024
#define IHOST_GTIM_GLOB_COMP_LOWr 18025
#define IHOST_GTIM_GLOB_CTRLr 18026
#define IHOST_GTIM_GLOB_HIr 18027
#define IHOST_GTIM_GLOB_INCRr 18028
#define IHOST_GTIM_GLOB_LOWr 18029
#define IHOST_GTIM_GLOB_STATUSr 18030
#define IHOST_L2C_AUX_CONTROLr 18031
#define IHOST_L2C_CACHE_IDr 18032
#define IHOST_L2C_CACHE_SYNCr 18033
#define IHOST_L2C_CACHE_TYPEr 18034
#define IHOST_L2C_CLEAN_INDEX_WAYr 18035
#define IHOST_L2C_CLEAN_PAr 18036
#define IHOST_L2C_CLEAN_WAYr 18037
#define IHOST_L2C_CONTROLr 18038
#define IHOST_L2C_C_I_INDEX_WAYr 18039
#define IHOST_L2C_C_I_PAr 18040
#define IHOST_L2C_C_I_WAYr 18041
#define IHOST_L2C_DATA_LOCKDOWNr 18042
#define IHOST_L2C_DATA_RAM_CTRLr 18043
#define IHOST_L2C_DEBUG_CTRLr 18044
#define IHOST_L2C_EVENT_CTR0r 18045
#define IHOST_L2C_EVENT_CTR1r 18046
#define IHOST_L2C_EVENT_CTR_CFG0r 18047
#define IHOST_L2C_EVENT_CTR_CFG1r 18048
#define IHOST_L2C_EVENT_CTR_CTRLr 18049
#define IHOST_L2C_FILT_ENDr 18050
#define IHOST_L2C_FILT_STARTr 18051
#define IHOST_L2C_INSTR_LOCKDOWNr 18052
#define IHOST_L2C_INT_CLEARr 18053
#define IHOST_L2C_INT_MASKr 18054
#define IHOST_L2C_INT_RAW_STATUSr 18055
#define IHOST_L2C_INT_STATUSr 18056
#define IHOST_L2C_INV_PAr 18057
#define IHOST_L2C_INV_WAYr 18058
#define IHOST_L2C_PREFETCH_OFFSr 18059
#define IHOST_L2C_PWR_CTRLr 18060
#define IHOST_L2C_TAG_RAM_CTRLr 18061
#define IHOST_M0_IDM_INTERRUPT_STATUSr 18062
#define IHOST_M0_IDM_RESET_STATUSr 18063
#define IHOST_M0_IO_CONTROL_DIRECTr 18064
#define IHOST_M0_IO_STATUSr 18065
#define IHOST_M0_RESET_CONTROLr 18066
#define IHOST_PROC_CLK_ACTIVITY_MON1r 18067
#define IHOST_PROC_CLK_ACTIVITY_MON2r 18068
#define IHOST_PROC_CLK_APB0_CLKGATEr 18069
#define IHOST_PROC_CLK_APB_CLKGATE_DBG1r 18070
#define IHOST_PROC_CLK_APB_DIVr 18071
#define IHOST_PROC_CLK_APB_DIV_TRIGGERr 18072
#define IHOST_PROC_CLK_ARM_DIVr 18073
#define IHOST_PROC_CLK_ARM_PERIPH_CLKGATEr 18074
#define IHOST_PROC_CLK_ARM_SEG_TRGr 18075
#define IHOST_PROC_CLK_ARM_SEG_TRG_OVERRIDEr 18076
#define IHOST_PROC_CLK_ARM_SWITCH_CLKGATEr 18077
#define IHOST_PROC_CLK_ARM_SWITCH_DIVr 18078
#define IHOST_PROC_CLK_ARM_SWITCH_TRIGGERr 18079
#define IHOST_PROC_CLK_BUS_QUIESCr 18080
#define IHOST_PROC_CLK_CLKGATE_DBGr 18081
#define IHOST_PROC_CLK_CLKMONr 18082
#define IHOST_PROC_CLK_CORE0_CLKGATEr 18083
#define IHOST_PROC_CLK_CORE1_CLKGATEr 18084
#define IHOST_PROC_CLK_INTENr 18085
#define IHOST_PROC_CLK_INTSTATr 18086
#define IHOST_PROC_CLK_KPROC_CCU_PROF_CNTr 18087
#define IHOST_PROC_CLK_KPROC_CCU_PROF_CTLr 18088
#define IHOST_PROC_CLK_KPROC_CCU_PROF_DBGr 18089
#define IHOST_PROC_CLK_KPROC_CCU_PROF_SELr 18090
#define IHOST_PROC_CLK_LVM0_3r 18091
#define IHOST_PROC_CLK_LVM4_7r 18092
#define IHOST_PROC_CLK_LVM_ENr 18093
#define IHOST_PROC_CLK_PL310_DIVr 18094
#define IHOST_PROC_CLK_PL310_TRIGGERr 18095
#define IHOST_PROC_CLK_PLLARMAr 18096
#define IHOST_PROC_CLK_PLLARMBr 18097
#define IHOST_PROC_CLK_PLLARMCr 18098
#define IHOST_PROC_CLK_PLLARMCTRL0r 18099
#define IHOST_PROC_CLK_PLLARMCTRL1r 18100
#define IHOST_PROC_CLK_PLLARMCTRL2r 18101
#define IHOST_PROC_CLK_PLLARMCTRL3r 18102
#define IHOST_PROC_CLK_PLLARMCTRL4r 18103
#define IHOST_PROC_CLK_PLLARMCTRL5r 18104
#define IHOST_PROC_CLK_PLLARM_OFFSETr 18105
#define IHOST_PROC_CLK_PLL_DEBUGr 18106
#define IHOST_PROC_CLK_POLICY0_MASKr 18107
#define IHOST_PROC_CLK_POLICY1_MASKr 18108
#define IHOST_PROC_CLK_POLICY2_MASKr 18109
#define IHOST_PROC_CLK_POLICY3_MASKr 18110
#define IHOST_PROC_CLK_POLICY_CTLr 18111
#define IHOST_PROC_CLK_POLICY_DBGr 18112
#define IHOST_PROC_CLK_POLICY_FREQr 18113
#define IHOST_PROC_CLK_TGTMASK_DBG1r 18114
#define IHOST_PROC_CLK_VLT0_3r 18115
#define IHOST_PROC_CLK_VLT4_7r 18116
#define IHOST_PROC_CLK_WR_ACCESSr 18117
#define IHOST_PROC_RST_A9_CORE_SOFT_RSTNr 18118
#define IHOST_PROC_RST_SOFT_RSTNr 18119
#define IHOST_PROC_RST_WR_ACCESSr 18120
#define IHOST_PTIM_TIMER_COUNTERr 18121
#define IHOST_PTIM_TIMER_CTRLr 18122
#define IHOST_PTIM_TIMER_LOADr 18123
#define IHOST_PTIM_TIMER_STATUSr 18124
#define IHOST_PTIM_WATCHDOG_COUNTERr 18125
#define IHOST_PTIM_WATCHDOG_CTRLr 18126
#define IHOST_PTIM_WATCHDOG_DISABLEr 18127
#define IHOST_PTIM_WATCHDOG_LOADr 18128
#define IHOST_PTIM_WATCHDOG_RESET_STATUSr 18129
#define IHOST_PTIM_WATCHDOG_STATUSr 18130
#define IHOST_PWRWDOG0_IRDROP_CNTr 18131
#define IHOST_PWRWDOG0_IRDROP_CTRLr 18132
#define IHOST_PWRWDOG0_PWRWDOG_ACCU_CTRLr 18133
#define IHOST_PWRWDOG0_PWRWDOG_ACCU_STATr 18134
#define IHOST_PWRWDOG0_PWRWDOG_CTRLr 18135
#define IHOST_PWRWDOG0_PWRWDOG_DLYEN_CNTr 18136
#define IHOST_PWRWDOG0_PWRWDOG_STATr 18137
#define IHOST_PWRWDOG0_PWRWDOG_STAT_CNTr 18138
#define IHOST_S0_IDM_ERROR_LOG_ADDR_LSBr 18139
#define IHOST_S0_IDM_ERROR_LOG_COMPLETEr 18140
#define IHOST_S0_IDM_ERROR_LOG_CONTROLr 18141
#define IHOST_S0_IDM_ERROR_LOG_FLAGSr 18142
#define IHOST_S0_IDM_ERROR_LOG_IDr 18143
#define IHOST_S0_IDM_ERROR_LOG_STATUSr 18144
#define IHOST_S0_IDM_INTERRUPT_STATUSr 18145
#define IHOST_S0_IDM_RESET_READ_IDr 18146
#define IHOST_S0_IDM_RESET_STATUSr 18147
#define IHOST_S0_IDM_RESET_WRITE_IDr 18148
#define IHOST_S0_IO_CONTROL_DIRECTr 18149
#define IHOST_S0_IO_STATUSr 18150
#define IHOST_S0_RESET_CONTROLr 18151
#define IHOST_S1_IDM_ERROR_LOG_ADDR_LSBr 18152
#define IHOST_S1_IDM_ERROR_LOG_COMPLETEr 18153
#define IHOST_S1_IDM_ERROR_LOG_CONTROLr 18154
#define IHOST_S1_IDM_ERROR_LOG_FLAGSr 18155
#define IHOST_S1_IDM_ERROR_LOG_IDr 18156
#define IHOST_S1_IDM_ERROR_LOG_STATUSr 18157
#define IHOST_S1_IDM_INTERRUPT_STATUSr 18158
#define IHOST_S1_IDM_RESET_READ_IDr 18159
#define IHOST_S1_IDM_RESET_STATUSr 18160
#define IHOST_S1_IDM_RESET_WRITE_IDr 18161
#define IHOST_S1_IO_CONTROL_DIRECTr 18162
#define IHOST_S1_IO_STATUSr 18163
#define IHOST_S1_RESET_CONTROLr 18164
#define IHOST_SCU_ACCESS_CONTROLr 18165
#define IHOST_SCU_CONFIGr 18166
#define IHOST_SCU_CONTROLr 18167
#define IHOST_SCU_FILTER_ENDr 18168
#define IHOST_SCU_FILTER_STARTr 18169
#define IHOST_SCU_INVALIDATE_ALLr 18170
#define IHOST_SCU_POWER_STATUSr 18171
#define IHOST_SCU_SECURE_ACCESSr 18172
#define IHOST_SECTRAP_M0_TRAP_ADDRESSr 18173
#define IHOST_SECTRAP_M0_TRAP_CONFIGr 18174
#define IHOST_SECTRAP_M0_TRAP_STATUSr 18175
#define IHOST_SECTRAP_M1_TRAP_ADDRESSr 18176
#define IHOST_SECTRAP_M1_TRAP_CONFIGr 18177
#define IHOST_SECTRAP_M1_TRAP_STATUSr 18178
#define IHOST_SWSTM_R_CONFIGr 18179
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN00r 18180
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN01r 18181
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN02r 18182
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN03r 18183
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN04r 18184
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN05r 18185
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN06r 18186
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN07r 18187
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN08r 18188
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN09r 18189
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN10r 18190
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN11r 18191
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN12r 18192
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN13r 18193
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN14r 18194
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN15r 18195
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN16r 18196
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN17r 18197
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN18r 18198
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN19r 18199
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN20r 18200
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN21r 18201
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN22r 18202
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN23r 18203
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN24r 18204
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN25r 18205
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN26r 18206
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN27r 18207
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN28r 18208
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN29r 18209
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN30r 18210
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN31r 18211
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN32r 18212
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN33r 18213
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN34r 18214
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN35r 18215
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN36r 18216
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN37r 18217
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN38r 18218
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN39r 18219
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN40r 18220
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN41r 18221
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN42r 18222
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN43r 18223
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN44r 18224
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN45r 18225
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN46r 18226
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN47r 18227
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN48r 18228
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN49r 18229
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN50r 18230
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN51r 18231
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN52r 18232
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN53r 18233
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN54r 18234
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN55r 18235
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN56r 18236
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN57r 18237
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN58r 18238
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN59r 18239
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN60r 18240
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN61r 18241
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN62r 18242
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN63r 18243
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN64r 18244
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN65r 18245
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN66r 18246
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN67r 18247
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN68r 18248
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN69r 18249
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN70r 18250
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN71r 18251
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN72r 18252
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN73r 18253
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN74r 18254
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN75r 18255
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN76r 18256
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN77r 18257
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN78r 18258
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN79r 18259
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN80r 18260
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN81r 18261
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN82r 18262
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN83r 18263
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN84r 18264
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN85r 18265
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN86r 18266
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN87r 18267
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN88r 18268
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN89r 18269
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN90r 18270
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN91r 18271
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN92r 18272
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN93r 18273
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN94r 18274
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN95r 18275
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN96r 18276
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN97r 18277
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN98r 18278
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN99r 18279
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN0Ar 18280
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN0Br 18281
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN0Cr 18282
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN0Dr 18283
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN0Er 18284
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN0Fr 18285
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN1Ar 18286
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN1Br 18287
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN1Cr 18288
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN1Dr 18289
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN1Er 18290
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN1Fr 18291
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN2Ar 18292
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN2Br 18293
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN2Cr 18294
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN2Dr 18295
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN2Er 18296
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN2Fr 18297
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN3Ar 18298
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN3Br 18299
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN3Cr 18300
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN3Dr 18301
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN3Er 18302
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN3Fr 18303
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN4Ar 18304
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN4Br 18305
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN4Cr 18306
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN4Dr 18307
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN4Er 18308
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN4Fr 18309
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN5Ar 18310
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN5Br 18311
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN5Cr 18312
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN5Dr 18313
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN5Er 18314
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN5Fr 18315
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN6Ar 18316
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN6Br 18317
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN6Cr 18318
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN6Dr 18319
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN6Er 18320
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN6Fr 18321
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN7Ar 18322
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN7Br 18323
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN7Cr 18324
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN7Dr 18325
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN7Er 18326
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN7Fr 18327
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN8Ar 18328
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN8Br 18329
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN8Cr 18330
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN8Dr 18331
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN8Er 18332
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN8Fr 18333
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN9Ar 18334
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN9Br 18335
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN9Cr 18336
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN9Dr 18337
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN9Er 18338
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN9Fr 18339
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA0r 18340
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA1r 18341
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA2r 18342
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA3r 18343
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA4r 18344
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA5r 18345
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA6r 18346
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA7r 18347
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA8r 18348
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA9r 18349
#define IHOST_SWSTM_R_VAL_1BYTE_CHANAAr 18350
#define IHOST_SWSTM_R_VAL_1BYTE_CHANABr 18351
#define IHOST_SWSTM_R_VAL_1BYTE_CHANACr 18352
#define IHOST_SWSTM_R_VAL_1BYTE_CHANADr 18353
#define IHOST_SWSTM_R_VAL_1BYTE_CHANAEr 18354
#define IHOST_SWSTM_R_VAL_1BYTE_CHANAFr 18355
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB0r 18356
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB1r 18357
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB2r 18358
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB3r 18359
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB4r 18360
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB5r 18361
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB6r 18362
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB7r 18363
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB8r 18364
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB9r 18365
#define IHOST_SWSTM_R_VAL_1BYTE_CHANBAr 18366
#define IHOST_SWSTM_R_VAL_1BYTE_CHANBBr 18367
#define IHOST_SWSTM_R_VAL_1BYTE_CHANBCr 18368
#define IHOST_SWSTM_R_VAL_1BYTE_CHANBDr 18369
#define IHOST_SWSTM_R_VAL_1BYTE_CHANBEr 18370
#define IHOST_SWSTM_R_VAL_1BYTE_CHANBFr 18371
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC0r 18372
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC1r 18373
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC2r 18374
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC3r 18375
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC4r 18376
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC5r 18377
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC6r 18378
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC7r 18379
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC8r 18380
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC9r 18381
#define IHOST_SWSTM_R_VAL_1BYTE_CHANCAr 18382
#define IHOST_SWSTM_R_VAL_1BYTE_CHANCBr 18383
#define IHOST_SWSTM_R_VAL_1BYTE_CHANCCr 18384
#define IHOST_SWSTM_R_VAL_1BYTE_CHANCDr 18385
#define IHOST_SWSTM_R_VAL_1BYTE_CHANCEr 18386
#define IHOST_SWSTM_R_VAL_1BYTE_CHANCFr 18387
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND0r 18388
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND1r 18389
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND2r 18390
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND3r 18391
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND4r 18392
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND5r 18393
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND6r 18394
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND7r 18395
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND8r 18396
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND9r 18397
#define IHOST_SWSTM_R_VAL_1BYTE_CHANDAr 18398
#define IHOST_SWSTM_R_VAL_1BYTE_CHANDBr 18399
#define IHOST_SWSTM_R_VAL_1BYTE_CHANDCr 18400
#define IHOST_SWSTM_R_VAL_1BYTE_CHANDDr 18401
#define IHOST_SWSTM_R_VAL_1BYTE_CHANDEr 18402
#define IHOST_SWSTM_R_VAL_1BYTE_CHANDFr 18403
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE0r 18404
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE1r 18405
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE2r 18406
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE3r 18407
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE4r 18408
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE5r 18409
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE6r 18410
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE7r 18411
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE8r 18412
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE9r 18413
#define IHOST_SWSTM_R_VAL_1BYTE_CHANEAr 18414
#define IHOST_SWSTM_R_VAL_1BYTE_CHANEBr 18415
#define IHOST_SWSTM_R_VAL_1BYTE_CHANECr 18416
#define IHOST_SWSTM_R_VAL_1BYTE_CHANEDr 18417
#define IHOST_SWSTM_R_VAL_1BYTE_CHANEEr 18418
#define IHOST_SWSTM_R_VAL_1BYTE_CHANEFr 18419
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF0r 18420
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF1r 18421
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF2r 18422
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF3r 18423
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF4r 18424
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF5r 18425
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF6r 18426
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF7r 18427
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF8r 18428
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF9r 18429
#define IHOST_SWSTM_R_VAL_1BYTE_CHANFAr 18430
#define IHOST_SWSTM_R_VAL_1BYTE_CHANFBr 18431
#define IHOST_SWSTM_R_VAL_1BYTE_CHANFCr 18432
#define IHOST_SWSTM_R_VAL_1BYTE_CHANFDr 18433
#define IHOST_SWSTM_R_VAL_1BYTE_CHANFEr 18434
#define IHOST_SWSTM_R_VAL_1BYTE_CHANFFr 18435
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN00r 18436
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN01r 18437
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN02r 18438
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN03r 18439
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN04r 18440
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN05r 18441
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN06r 18442
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN07r 18443
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN08r 18444
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN09r 18445
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN10r 18446
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN11r 18447
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN12r 18448
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN13r 18449
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN14r 18450
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN15r 18451
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN16r 18452
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN17r 18453
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN18r 18454
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN19r 18455
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN20r 18456
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN21r 18457
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN22r 18458
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN23r 18459
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN24r 18460
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN25r 18461
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN26r 18462
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN27r 18463
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN28r 18464
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN29r 18465
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN30r 18466
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN31r 18467
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN32r 18468
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN33r 18469
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN34r 18470
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN35r 18471
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN36r 18472
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN37r 18473
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN38r 18474
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN39r 18475
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN40r 18476
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN41r 18477
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN42r 18478
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN43r 18479
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN44r 18480
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN45r 18481
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN46r 18482
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN47r 18483
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN48r 18484
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN49r 18485
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN50r 18486
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN51r 18487
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN52r 18488
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN53r 18489
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN54r 18490
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN55r 18491
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN56r 18492
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN57r 18493
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN58r 18494
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN59r 18495
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN60r 18496
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN61r 18497
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN62r 18498
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN63r 18499
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN64r 18500
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN65r 18501
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN66r 18502
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN67r 18503
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN68r 18504
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN69r 18505
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN70r 18506
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN71r 18507
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN72r 18508
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN73r 18509
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN74r 18510
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN75r 18511
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN76r 18512
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN77r 18513
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN78r 18514
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN79r 18515
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN80r 18516
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN81r 18517
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN82r 18518
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN83r 18519
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN84r 18520
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN85r 18521
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN86r 18522
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN87r 18523
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN88r 18524
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN89r 18525
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN90r 18526
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN91r 18527
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN92r 18528
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN93r 18529
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN94r 18530
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN95r 18531
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN96r 18532
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN97r 18533
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN98r 18534
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN99r 18535
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN0Ar 18536
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN0Br 18537
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN0Cr 18538
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN0Dr 18539
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN0Er 18540
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN0Fr 18541
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN1Ar 18542
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN1Br 18543
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN1Cr 18544
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN1Dr 18545
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN1Er 18546
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN1Fr 18547
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN2Ar 18548
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN2Br 18549
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN2Cr 18550
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN2Dr 18551
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN2Er 18552
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN2Fr 18553
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN3Ar 18554
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN3Br 18555
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN3Cr 18556
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN3Dr 18557
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN3Er 18558
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN3Fr 18559
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN4Ar 18560
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN4Br 18561
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN4Cr 18562
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN4Dr 18563
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN4Er 18564
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN4Fr 18565
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN5Ar 18566
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN5Br 18567
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN5Cr 18568
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN5Dr 18569
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN5Er 18570
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN5Fr 18571
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN6Ar 18572
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN6Br 18573
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN6Cr 18574
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN6Dr 18575
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN6Er 18576
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN6Fr 18577
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN7Ar 18578
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN7Br 18579
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN7Cr 18580
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN7Dr 18581
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN7Er 18582
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN7Fr 18583
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN8Ar 18584
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN8Br 18585
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN8Cr 18586
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN8Dr 18587
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN8Er 18588
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN8Fr 18589
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN9Ar 18590
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN9Br 18591
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN9Cr 18592
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN9Dr 18593
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN9Er 18594
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN9Fr 18595
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA0r 18596
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA1r 18597
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA2r 18598
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA3r 18599
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA4r 18600
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA5r 18601
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA6r 18602
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA7r 18603
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA8r 18604
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA9r 18605
#define IHOST_SWSTM_R_VAL_2BYTE_CHANAAr 18606
#define IHOST_SWSTM_R_VAL_2BYTE_CHANABr 18607
#define IHOST_SWSTM_R_VAL_2BYTE_CHANACr 18608
#define IHOST_SWSTM_R_VAL_2BYTE_CHANADr 18609
#define IHOST_SWSTM_R_VAL_2BYTE_CHANAEr 18610
#define IHOST_SWSTM_R_VAL_2BYTE_CHANAFr 18611
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB0r 18612
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB1r 18613
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB2r 18614
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB3r 18615
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB4r 18616
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB5r 18617
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB6r 18618
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB7r 18619
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB8r 18620
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB9r 18621
#define IHOST_SWSTM_R_VAL_2BYTE_CHANBAr 18622
#define IHOST_SWSTM_R_VAL_2BYTE_CHANBBr 18623
#define IHOST_SWSTM_R_VAL_2BYTE_CHANBCr 18624
#define IHOST_SWSTM_R_VAL_2BYTE_CHANBDr 18625
#define IHOST_SWSTM_R_VAL_2BYTE_CHANBEr 18626
#define IHOST_SWSTM_R_VAL_2BYTE_CHANBFr 18627
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC0r 18628
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC1r 18629
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC2r 18630
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC3r 18631
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC4r 18632
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC5r 18633
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC6r 18634
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC7r 18635
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC8r 18636
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC9r 18637
#define IHOST_SWSTM_R_VAL_2BYTE_CHANCAr 18638
#define IHOST_SWSTM_R_VAL_2BYTE_CHANCBr 18639
#define IHOST_SWSTM_R_VAL_2BYTE_CHANCCr 18640
#define IHOST_SWSTM_R_VAL_2BYTE_CHANCDr 18641
#define IHOST_SWSTM_R_VAL_2BYTE_CHANCEr 18642
#define IHOST_SWSTM_R_VAL_2BYTE_CHANCFr 18643
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND0r 18644
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND1r 18645
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND2r 18646
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND3r 18647
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND4r 18648
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND5r 18649
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND6r 18650
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND7r 18651
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND8r 18652
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND9r 18653
#define IHOST_SWSTM_R_VAL_2BYTE_CHANDAr 18654
#define IHOST_SWSTM_R_VAL_2BYTE_CHANDBr 18655
#define IHOST_SWSTM_R_VAL_2BYTE_CHANDCr 18656
#define IHOST_SWSTM_R_VAL_2BYTE_CHANDDr 18657
#define IHOST_SWSTM_R_VAL_2BYTE_CHANDEr 18658
#define IHOST_SWSTM_R_VAL_2BYTE_CHANDFr 18659
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE0r 18660
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE1r 18661
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE2r 18662
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE3r 18663
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE4r 18664
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE5r 18665
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE6r 18666
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE7r 18667
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE8r 18668
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE9r 18669
#define IHOST_SWSTM_R_VAL_2BYTE_CHANEAr 18670
#define IHOST_SWSTM_R_VAL_2BYTE_CHANEBr 18671
#define IHOST_SWSTM_R_VAL_2BYTE_CHANECr 18672
#define IHOST_SWSTM_R_VAL_2BYTE_CHANEDr 18673
#define IHOST_SWSTM_R_VAL_2BYTE_CHANEEr 18674
#define IHOST_SWSTM_R_VAL_2BYTE_CHANEFr 18675
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF0r 18676
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF1r 18677
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF2r 18678
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF3r 18679
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF4r 18680
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF5r 18681
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF6r 18682
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF7r 18683
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF8r 18684
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF9r 18685
#define IHOST_SWSTM_R_VAL_2BYTE_CHANFAr 18686
#define IHOST_SWSTM_R_VAL_2BYTE_CHANFBr 18687
#define IHOST_SWSTM_R_VAL_2BYTE_CHANFCr 18688
#define IHOST_SWSTM_R_VAL_2BYTE_CHANFDr 18689
#define IHOST_SWSTM_R_VAL_2BYTE_CHANFEr 18690
#define IHOST_SWSTM_R_VAL_2BYTE_CHANFFr 18691
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN00r 18692
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN01r 18693
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN02r 18694
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN03r 18695
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN04r 18696
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN05r 18697
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN06r 18698
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN07r 18699
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN08r 18700
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN09r 18701
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN10r 18702
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN11r 18703
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN12r 18704
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN13r 18705
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN14r 18706
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN15r 18707
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN16r 18708
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN17r 18709
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN18r 18710
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN19r 18711
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN20r 18712
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN21r 18713
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN22r 18714
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN23r 18715
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN24r 18716
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN25r 18717
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN26r 18718
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN27r 18719
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN28r 18720
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN29r 18721
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN30r 18722
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN31r 18723
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN32r 18724
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN33r 18725
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN34r 18726
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN35r 18727
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN36r 18728
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN37r 18729
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN38r 18730
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN39r 18731
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN40r 18732
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN41r 18733
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN42r 18734
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN43r 18735
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN44r 18736
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN45r 18737
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN46r 18738
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN47r 18739
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN48r 18740
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN49r 18741
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN50r 18742
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN51r 18743
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN52r 18744
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN53r 18745
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN54r 18746
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN55r 18747
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN56r 18748
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN57r 18749
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN58r 18750
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN59r 18751
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN60r 18752
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN61r 18753
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN62r 18754
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN63r 18755
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN64r 18756
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN65r 18757
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN66r 18758
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN67r 18759
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN68r 18760
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN69r 18761
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN70r 18762
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN71r 18763
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN72r 18764
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN73r 18765
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN74r 18766
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN75r 18767
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN76r 18768
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN77r 18769
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN78r 18770
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN79r 18771
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN80r 18772
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN81r 18773
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN82r 18774
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN83r 18775
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN84r 18776
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN85r 18777
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN86r 18778
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN87r 18779
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN88r 18780
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN89r 18781
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN90r 18782
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN91r 18783
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN92r 18784
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN93r 18785
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN94r 18786
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN95r 18787
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN96r 18788
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN97r 18789
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN98r 18790
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN99r 18791
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN0Ar 18792
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN0Br 18793
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN0Cr 18794
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN0Dr 18795
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN0Er 18796
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN0Fr 18797
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN1Ar 18798
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN1Br 18799
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN1Cr 18800
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN1Dr 18801
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN1Er 18802
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN1Fr 18803
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN2Ar 18804
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN2Br 18805
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN2Cr 18806
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN2Dr 18807
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN2Er 18808
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN2Fr 18809
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN3Ar 18810
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN3Br 18811
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN3Cr 18812
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN3Dr 18813
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN3Er 18814
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN3Fr 18815
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN4Ar 18816
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN4Br 18817
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN4Cr 18818
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN4Dr 18819
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN4Er 18820
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN4Fr 18821
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN5Ar 18822
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN5Br 18823
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN5Cr 18824
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN5Dr 18825
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN5Er 18826
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN5Fr 18827
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN6Ar 18828
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN6Br 18829
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN6Cr 18830
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN6Dr 18831
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN6Er 18832
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN6Fr 18833
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN7Ar 18834
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN7Br 18835
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN7Cr 18836
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN7Dr 18837
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN7Er 18838
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN7Fr 18839
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN8Ar 18840
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN8Br 18841
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN8Cr 18842
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN8Dr 18843
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN8Er 18844
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN8Fr 18845
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN9Ar 18846
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN9Br 18847
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN9Cr 18848
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN9Dr 18849
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN9Er 18850
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN9Fr 18851
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA0r 18852
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA1r 18853
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA2r 18854
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA3r 18855
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA4r 18856
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA5r 18857
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA6r 18858
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA7r 18859
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA8r 18860
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA9r 18861
#define IHOST_SWSTM_R_VAL_4BYTE_CHANAAr 18862
#define IHOST_SWSTM_R_VAL_4BYTE_CHANABr 18863
#define IHOST_SWSTM_R_VAL_4BYTE_CHANACr 18864
#define IHOST_SWSTM_R_VAL_4BYTE_CHANADr 18865
#define IHOST_SWSTM_R_VAL_4BYTE_CHANAEr 18866
#define IHOST_SWSTM_R_VAL_4BYTE_CHANAFr 18867
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB0r 18868
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB1r 18869
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB2r 18870
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB3r 18871
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB4r 18872
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB5r 18873
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB6r 18874
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB7r 18875
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB8r 18876
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB9r 18877
#define IHOST_SWSTM_R_VAL_4BYTE_CHANBAr 18878
#define IHOST_SWSTM_R_VAL_4BYTE_CHANBBr 18879
#define IHOST_SWSTM_R_VAL_4BYTE_CHANBCr 18880
#define IHOST_SWSTM_R_VAL_4BYTE_CHANBDr 18881
#define IHOST_SWSTM_R_VAL_4BYTE_CHANBEr 18882
#define IHOST_SWSTM_R_VAL_4BYTE_CHANBFr 18883
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC0r 18884
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC1r 18885
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC2r 18886
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC3r 18887
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC4r 18888
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC5r 18889
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC6r 18890
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC7r 18891
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC8r 18892
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC9r 18893
#define IHOST_SWSTM_R_VAL_4BYTE_CHANCAr 18894
#define IHOST_SWSTM_R_VAL_4BYTE_CHANCBr 18895
#define IHOST_SWSTM_R_VAL_4BYTE_CHANCCr 18896
#define IHOST_SWSTM_R_VAL_4BYTE_CHANCDr 18897
#define IHOST_SWSTM_R_VAL_4BYTE_CHANCEr 18898
#define IHOST_SWSTM_R_VAL_4BYTE_CHANCFr 18899
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND0r 18900
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND1r 18901
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND2r 18902
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND3r 18903
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND4r 18904
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND5r 18905
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND6r 18906
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND7r 18907
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND8r 18908
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND9r 18909
#define IHOST_SWSTM_R_VAL_4BYTE_CHANDAr 18910
#define IHOST_SWSTM_R_VAL_4BYTE_CHANDBr 18911
#define IHOST_SWSTM_R_VAL_4BYTE_CHANDCr 18912
#define IHOST_SWSTM_R_VAL_4BYTE_CHANDDr 18913
#define IHOST_SWSTM_R_VAL_4BYTE_CHANDEr 18914
#define IHOST_SWSTM_R_VAL_4BYTE_CHANDFr 18915
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE0r 18916
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE1r 18917
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE2r 18918
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE3r 18919
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE4r 18920
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE5r 18921
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE6r 18922
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE7r 18923
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE8r 18924
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE9r 18925
#define IHOST_SWSTM_R_VAL_4BYTE_CHANEAr 18926
#define IHOST_SWSTM_R_VAL_4BYTE_CHANEBr 18927
#define IHOST_SWSTM_R_VAL_4BYTE_CHANECr 18928
#define IHOST_SWSTM_R_VAL_4BYTE_CHANEDr 18929
#define IHOST_SWSTM_R_VAL_4BYTE_CHANEEr 18930
#define IHOST_SWSTM_R_VAL_4BYTE_CHANEFr 18931
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF0r 18932
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF1r 18933
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF2r 18934
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF3r 18935
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF4r 18936
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF5r 18937
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF6r 18938
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF7r 18939
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF8r 18940
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF9r 18941
#define IHOST_SWSTM_R_VAL_4BYTE_CHANFAr 18942
#define IHOST_SWSTM_R_VAL_4BYTE_CHANFBr 18943
#define IHOST_SWSTM_R_VAL_4BYTE_CHANFCr 18944
#define IHOST_SWSTM_R_VAL_4BYTE_CHANFDr 18945
#define IHOST_SWSTM_R_VAL_4BYTE_CHANFEr 18946
#define IHOST_SWSTM_R_VAL_4BYTE_CHANFFr 18947
#define IHOST_SWSTM_TS_R_CONFIGr 18948
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN00r 18949
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN01r 18950
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN02r 18951
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN03r 18952
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN04r 18953
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN05r 18954
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN06r 18955
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN07r 18956
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN08r 18957
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN09r 18958
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN10r 18959
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN11r 18960
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN12r 18961
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN13r 18962
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN14r 18963
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN15r 18964
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN16r 18965
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN17r 18966
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN18r 18967
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN19r 18968
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN20r 18969
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN21r 18970
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN22r 18971
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN23r 18972
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN24r 18973
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN25r 18974
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN26r 18975
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN27r 18976
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN28r 18977
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN29r 18978
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN30r 18979
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN31r 18980
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN32r 18981
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN33r 18982
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN34r 18983
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN35r 18984
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN36r 18985
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN37r 18986
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN38r 18987
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN39r 18988
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN40r 18989
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN41r 18990
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN42r 18991
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN43r 18992
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN44r 18993
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN45r 18994
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN46r 18995
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN47r 18996
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN48r 18997
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN49r 18998
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN50r 18999
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN51r 19000
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN52r 19001
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN53r 19002
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN54r 19003
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN55r 19004
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN56r 19005
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN57r 19006
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN58r 19007
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN59r 19008
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN60r 19009
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN61r 19010
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN62r 19011
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN63r 19012
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN64r 19013
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN65r 19014
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN66r 19015
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN67r 19016
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN68r 19017
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN69r 19018
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN70r 19019
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN71r 19020
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN72r 19021
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN73r 19022
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN74r 19023
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN75r 19024
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN76r 19025
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN77r 19026
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN78r 19027
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN79r 19028
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN80r 19029
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN81r 19030
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN82r 19031
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN83r 19032
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN84r 19033
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN85r 19034
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN86r 19035
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN87r 19036
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN88r 19037
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN89r 19038
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN90r 19039
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN91r 19040
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN92r 19041
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN93r 19042
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN94r 19043
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN95r 19044
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN96r 19045
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN97r 19046
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN98r 19047
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN99r 19048
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Ar 19049
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Br 19050
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Cr 19051
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Dr 19052
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Er 19053
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Fr 19054
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Ar 19055
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Br 19056
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Cr 19057
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Dr 19058
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Er 19059
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Fr 19060
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Ar 19061
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Br 19062
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Cr 19063
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Dr 19064
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Er 19065
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Fr 19066
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Ar 19067
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Br 19068
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Cr 19069
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Dr 19070
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Er 19071
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Fr 19072
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Ar 19073
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Br 19074
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Cr 19075
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Dr 19076
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Er 19077
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Fr 19078
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Ar 19079
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Br 19080
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Cr 19081
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Dr 19082
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Er 19083
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Fr 19084
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Ar 19085
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Br 19086
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Cr 19087
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Dr 19088
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Er 19089
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Fr 19090
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Ar 19091
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Br 19092
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Cr 19093
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Dr 19094
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Er 19095
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Fr 19096
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Ar 19097
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Br 19098
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Cr 19099
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Dr 19100
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Er 19101
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Fr 19102
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Ar 19103
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Br 19104
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Cr 19105
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Dr 19106
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Er 19107
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Fr 19108
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA0r 19109
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA1r 19110
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA2r 19111
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA3r 19112
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA4r 19113
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA5r 19114
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA6r 19115
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA7r 19116
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA8r 19117
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA9r 19118
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANAAr 19119
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANABr 19120
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANACr 19121
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANADr 19122
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANAEr 19123
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANAFr 19124
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB0r 19125
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB1r 19126
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB2r 19127
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB3r 19128
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB4r 19129
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB5r 19130
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB6r 19131
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB7r 19132
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB8r 19133
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB9r 19134
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBAr 19135
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBBr 19136
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBCr 19137
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBDr 19138
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBEr 19139
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBFr 19140
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC0r 19141
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC1r 19142
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC2r 19143
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC3r 19144
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC4r 19145
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC5r 19146
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC6r 19147
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC7r 19148
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC8r 19149
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC9r 19150
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCAr 19151
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCBr 19152
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCCr 19153
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCDr 19154
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCEr 19155
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCFr 19156
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND0r 19157
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND1r 19158
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND2r 19159
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND3r 19160
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND4r 19161
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND5r 19162
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND6r 19163
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND7r 19164
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND8r 19165
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND9r 19166
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDAr 19167
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDBr 19168
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDCr 19169
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDDr 19170
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDEr 19171
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDFr 19172
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE0r 19173
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE1r 19174
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE2r 19175
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE3r 19176
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE4r 19177
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE5r 19178
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE6r 19179
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE7r 19180
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE8r 19181
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE9r 19182
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEAr 19183
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEBr 19184
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANECr 19185
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEDr 19186
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEEr 19187
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEFr 19188
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF0r 19189
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF1r 19190
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF2r 19191
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF3r 19192
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF4r 19193
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF5r 19194
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF6r 19195
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF7r 19196
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF8r 19197
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF9r 19198
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFAr 19199
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFBr 19200
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFCr 19201
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFDr 19202
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFEr 19203
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFFr 19204
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN00r 19205
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN01r 19206
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN02r 19207
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN03r 19208
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN04r 19209
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN05r 19210
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN06r 19211
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN07r 19212
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN08r 19213
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN09r 19214
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN10r 19215
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN11r 19216
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN12r 19217
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN13r 19218
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN14r 19219
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN15r 19220
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN16r 19221
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN17r 19222
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN18r 19223
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN19r 19224
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN20r 19225
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN21r 19226
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN22r 19227
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN23r 19228
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN24r 19229
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN25r 19230
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN26r 19231
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN27r 19232
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN28r 19233
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN29r 19234
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN30r 19235
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN31r 19236
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN32r 19237
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN33r 19238
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN34r 19239
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN35r 19240
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN36r 19241
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN37r 19242
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN38r 19243
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN39r 19244
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN40r 19245
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN41r 19246
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN42r 19247
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN43r 19248
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN44r 19249
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN45r 19250
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN46r 19251
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN47r 19252
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN48r 19253
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN49r 19254
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN50r 19255
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN51r 19256
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN52r 19257
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN53r 19258
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN54r 19259
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN55r 19260
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN56r 19261
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN57r 19262
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN58r 19263
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN59r 19264
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN60r 19265
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN61r 19266
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN62r 19267
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN63r 19268
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN64r 19269
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN65r 19270
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN66r 19271
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN67r 19272
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN68r 19273
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN69r 19274
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN70r 19275
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN71r 19276
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN72r 19277
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN73r 19278
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN74r 19279
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN75r 19280
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN76r 19281
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN77r 19282
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN78r 19283
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN79r 19284
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN80r 19285
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN81r 19286
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN82r 19287
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN83r 19288
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN84r 19289
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN85r 19290
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN86r 19291
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN87r 19292
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN88r 19293
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN89r 19294
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN90r 19295
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN91r 19296
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN92r 19297
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN93r 19298
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN94r 19299
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN95r 19300
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN96r 19301
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN97r 19302
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN98r 19303
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN99r 19304
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Ar 19305
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Br 19306
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Cr 19307
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Dr 19308
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Er 19309
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Fr 19310
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Ar 19311
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Br 19312
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Cr 19313
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Dr 19314
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Er 19315
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Fr 19316
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Ar 19317
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Br 19318
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Cr 19319
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Dr 19320
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Er 19321
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Fr 19322
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Ar 19323
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Br 19324
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Cr 19325
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Dr 19326
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Er 19327
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Fr 19328
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Ar 19329
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Br 19330
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Cr 19331
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Dr 19332
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Er 19333
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Fr 19334
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Ar 19335
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Br 19336
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Cr 19337
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Dr 19338
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Er 19339
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Fr 19340
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Ar 19341
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Br 19342
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Cr 19343
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Dr 19344
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Er 19345
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Fr 19346
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Ar 19347
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Br 19348
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Cr 19349
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Dr 19350
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Er 19351
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Fr 19352
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Ar 19353
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Br 19354
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Cr 19355
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Dr 19356
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Er 19357
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Fr 19358
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Ar 19359
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Br 19360
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Cr 19361
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Dr 19362
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Er 19363
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Fr 19364
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA0r 19365
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA1r 19366
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA2r 19367
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA3r 19368
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA4r 19369
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA5r 19370
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA6r 19371
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA7r 19372
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA8r 19373
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA9r 19374
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANAAr 19375
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANABr 19376
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANACr 19377
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANADr 19378
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANAEr 19379
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANAFr 19380
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB0r 19381
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB1r 19382
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB2r 19383
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB3r 19384
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB4r 19385
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB5r 19386
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB6r 19387
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB7r 19388
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB8r 19389
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB9r 19390
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBAr 19391
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBBr 19392
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBCr 19393
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBDr 19394
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBEr 19395
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBFr 19396
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC0r 19397
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC1r 19398
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC2r 19399
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC3r 19400
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC4r 19401
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC5r 19402
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC6r 19403
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC7r 19404
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC8r 19405
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC9r 19406
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCAr 19407
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCBr 19408
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCCr 19409
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCDr 19410
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCEr 19411
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCFr 19412
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND0r 19413
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND1r 19414
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND2r 19415
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND3r 19416
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND4r 19417
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND5r 19418
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND6r 19419
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND7r 19420
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND8r 19421
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND9r 19422
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDAr 19423
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDBr 19424
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDCr 19425
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDDr 19426
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDEr 19427
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDFr 19428
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE0r 19429
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE1r 19430
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE2r 19431
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE3r 19432
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE4r 19433
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE5r 19434
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE6r 19435
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE7r 19436
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE8r 19437
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE9r 19438
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEAr 19439
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEBr 19440
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANECr 19441
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEDr 19442
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEEr 19443
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEFr 19444
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF0r 19445
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF1r 19446
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF2r 19447
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF3r 19448
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF4r 19449
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF5r 19450
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF6r 19451
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF7r 19452
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF8r 19453
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF9r 19454
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFAr 19455
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFBr 19456
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFCr 19457
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFDr 19458
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFEr 19459
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFFr 19460
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN00r 19461
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN01r 19462
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN02r 19463
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN03r 19464
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN04r 19465
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN05r 19466
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN06r 19467
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN07r 19468
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN08r 19469
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN09r 19470
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN10r 19471
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN11r 19472
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN12r 19473
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN13r 19474
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN14r 19475
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN15r 19476
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN16r 19477
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN17r 19478
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN18r 19479
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN19r 19480
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN20r 19481
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN21r 19482
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN22r 19483
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN23r 19484
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN24r 19485
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN25r 19486
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN26r 19487
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN27r 19488
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN28r 19489
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN29r 19490
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN30r 19491
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN31r 19492
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN32r 19493
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN33r 19494
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN34r 19495
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN35r 19496
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN36r 19497
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN37r 19498
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN38r 19499
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN39r 19500
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN40r 19501
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN41r 19502
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN42r 19503
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN43r 19504
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN44r 19505
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN45r 19506
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN46r 19507
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN47r 19508
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN48r 19509
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN49r 19510
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN50r 19511
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN51r 19512
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN52r 19513
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN53r 19514
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN54r 19515
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN55r 19516
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN56r 19517
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN57r 19518
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN58r 19519
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN59r 19520
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN60r 19521
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN61r 19522
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN62r 19523
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN63r 19524
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN64r 19525
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN65r 19526
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN66r 19527
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN67r 19528
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN68r 19529
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN69r 19530
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN70r 19531
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN71r 19532
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN72r 19533
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN73r 19534
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN74r 19535
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN75r 19536
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN76r 19537
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN77r 19538
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN78r 19539
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN79r 19540
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN80r 19541
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN81r 19542
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN82r 19543
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN83r 19544
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN84r 19545
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN85r 19546
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN86r 19547
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN87r 19548
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN88r 19549
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN89r 19550
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN90r 19551
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN91r 19552
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN92r 19553
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN93r 19554
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN94r 19555
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN95r 19556
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN96r 19557
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN97r 19558
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN98r 19559
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN99r 19560
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Ar 19561
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Br 19562
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Cr 19563
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Dr 19564
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Er 19565
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Fr 19566
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Ar 19567
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Br 19568
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Cr 19569
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Dr 19570
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Er 19571
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Fr 19572
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Ar 19573
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Br 19574
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Cr 19575
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Dr 19576
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Er 19577
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Fr 19578
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Ar 19579
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Br 19580
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Cr 19581
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Dr 19582
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Er 19583
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Fr 19584
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Ar 19585
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Br 19586
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Cr 19587
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Dr 19588
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Er 19589
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Fr 19590
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Ar 19591
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Br 19592
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Cr 19593
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Dr 19594
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Er 19595
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Fr 19596
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Ar 19597
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Br 19598
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Cr 19599
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Dr 19600
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Er 19601
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Fr 19602
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Ar 19603
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Br 19604
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Cr 19605
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Dr 19606
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Er 19607
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Fr 19608
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Ar 19609
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Br 19610
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Cr 19611
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Dr 19612
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Er 19613
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Fr 19614
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Ar 19615
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Br 19616
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Cr 19617
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Dr 19618
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Er 19619
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Fr 19620
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA0r 19621
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA1r 19622
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA2r 19623
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA3r 19624
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA4r 19625
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA5r 19626
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA6r 19627
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA7r 19628
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA8r 19629
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA9r 19630
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANAAr 19631
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANABr 19632
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANACr 19633
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANADr 19634
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANAEr 19635
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANAFr 19636
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB0r 19637
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB1r 19638
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB2r 19639
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB3r 19640
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB4r 19641
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB5r 19642
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB6r 19643
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB7r 19644
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB8r 19645
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB9r 19646
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBAr 19647
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBBr 19648
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBCr 19649
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBDr 19650
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBEr 19651
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBFr 19652
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC0r 19653
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC1r 19654
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC2r 19655
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC3r 19656
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC4r 19657
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC5r 19658
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC6r 19659
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC7r 19660
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC8r 19661
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC9r 19662
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCAr 19663
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCBr 19664
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCCr 19665
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCDr 19666
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCEr 19667
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCFr 19668
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND0r 19669
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND1r 19670
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND2r 19671
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND3r 19672
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND4r 19673
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND5r 19674
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND6r 19675
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND7r 19676
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND8r 19677
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND9r 19678
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDAr 19679
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDBr 19680
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDCr 19681
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDDr 19682
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDEr 19683
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDFr 19684
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE0r 19685
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE1r 19686
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE2r 19687
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE3r 19688
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE4r 19689
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE5r 19690
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE6r 19691
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE7r 19692
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE8r 19693
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE9r 19694
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEAr 19695
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEBr 19696
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANECr 19697
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEDr 19698
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEEr 19699
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEFr 19700
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF0r 19701
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF1r 19702
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF2r 19703
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF3r 19704
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF4r 19705
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF5r 19706
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF6r 19707
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF7r 19708
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF8r 19709
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF9r 19710
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFAr 19711
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFBr 19712
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFCr 19713
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFDr 19714
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFEr 19715
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFFr 19716
#define IHPENABLERSr 19717
#define IHPFIFOSTATUSr 19718
#define IHPFIFOTHRESHOLDSr 19719
#define IHP_ACTION_PROFILE_ACCEPTABLE_FRAME_TYPESr 19720
#define IHP_ACTION_PROFILE_PBP_SA_DROP_MAPr 19721
#define IHP_ALL_RBRIDGES_MAC_CONFIGr 19722
#define IHP_CONSISTENT_HASHING_CONFIGRATIONr 19723
#define IHP_COS_PROFILE_USE_L_2r 19724
#define IHP_COS_PROFILE_USE_L_3r 19725
#define IHP_DBGDATA_1r 19726
#define IHP_DBGDATA_2r 19727
#define IHP_DBGDATA_3r 19728
#define IHP_DBG_LLR_TRAP_0r 19729
#define IHP_DBG_LLR_TRAP_1r 19730
#define IHP_DE_TO_DP_MAPr 19731
#define IHP_DROP_PRECEDENCE_MAP_PCPr 19732
#define IHP_ECC_1B_ERR_CNTr 19733
#define IHP_ECC_2B_ERR_CNTr 19734
#define IHP_ECC_ERR_1B_MONITOR_MEM_MASKr 19735
#define IHP_ECC_ERR_2B_MONITOR_MEM_MASKr 19736
#define IHP_ERROR_INITIATION_DATAr 19737
#define IHP_ETHERNET_TAG_FORMATr 19738
#define IHP_ETHER_IP_CONFIGr 19739
#define IHP_FILTERING_ACTION_PROFILESr 19740
#define IHP_GENERAL_TRAPr 19741
#define IHP_GRE_ETH_TYPE_CUSTOMr 19742
#define IHP_GRE_ETH_TYPE_ETHERNETr 19743
#define IHP_GRE_ETH_TYPE_IPV4r 19744
#define IHP_GRE_ETH_TYPE_IPV6r 19745
#define IHP_GRE_ETH_TYPE_MPLSr 19746
#define IHP_GTIMERCONFIGURATIONr 19747
#define IHP_GTIMERTRIGGERr 19748
#define IHP_GTIMER_CONFIGURATIONr 19749
#define IHP_GTIMER_TRIGGERr 19750
#define IHP_HEADER_STACK_EXCEED_PROGRAM_ADDRESSr 19751
#define IHP_HIGH_VSI_CONFIGr 19752
#define IHP_HIGH_VSI_PROFILEr 19753
#define IHP_IHP_ENABLERSr 19754
#define IHP_INCOMING_UP_MAPr 19755
#define IHP_INDIRECTCOMMANDr 19756
#define IHP_INDIRECTCOMMANDADDRESSr 19757
#define IHP_INDIRECTCOMMANDDATAINCREMENTr 19758
#define IHP_INDIRECTCOMMANDRDDATA_0r 19759
#define IHP_INDIRECTCOMMANDRDDATA_1r 19760
#define IHP_INDIRECTCOMMANDRDDATA_2r 19761
#define IHP_INDIRECTCOMMANDRDDATA_3r 19762
#define IHP_INDIRECTCOMMANDRDDATA_4r 19763
#define IHP_INDIRECTCOMMANDWRDATA_0r 19764
#define IHP_INDIRECTCOMMANDWRDATA_1r 19765
#define IHP_INDIRECTCOMMANDWRDATA_2r 19766
#define IHP_INDIRECTCOMMANDWRDATA_3r 19767
#define IHP_INDIRECTCOMMANDWRDATA_4r 19768
#define IHP_INDIRECT_COMMANDr 19769
#define IHP_INDIRECT_COMMAND_ADDRESSr 19770
#define IHP_INDIRECT_COMMAND_DATA_INCREMENTr 19771
#define IHP_INDIRECT_COMMAND_RD_DATAr 19772
#define IHP_INDIRECT_COMMAND_WR_DATAr 19773
#define IHP_INDIRECT_WR_MASKr 19774
#define IHP_INITIAL_VLAN_ACTION_PROFILESr 19775
#define IHP_INITIATE_ECC_1B_ERRORSr 19776
#define IHP_INITIATE_ECC_2B_ERRORSr 19777
#define IHP_INITIATE_PAR_ERRr 19778
#define IHP_INTERRUPTMASKREGISTERr 19779
#define IHP_INTERRUPTREGISTERr 19780
#define IHP_INTERRUPT_MASK_REGISTERr 19781
#define IHP_INTERRUPT_REGISTERr 19782
#define IHP_INTERRUPT_REGISTER_TESTr 19783
#define IHP_IP_DEFAULT_ETHERNET_VSIr 19784
#define IHP_ISA_CAM_ENTRIES_COUNTERr 19785
#define IHP_ISA_DIAGNOSTICSr 19786
#define IHP_ISA_DIAGNOSTICS_ACCESSED_MODEr 19787
#define IHP_ISA_DIAGNOSTICS_INDEXr 19788
#define IHP_ISA_DIAGNOSTICS_KEYr 19789
#define IHP_ISA_DIAGNOSTICS_LOOKUP_RESULTr 19790
#define IHP_ISA_DIAGNOSTICS_READ_RESULTr 19791
#define IHP_ISA_ENTRIES_COUNTERr 19792
#define IHP_ISA_ERROR_CAM_TABLE_FULL_COUNTERr 19793
#define IHP_ISA_ERROR_DELETE_UNKNOWN_KEY_COUNTERr 19794
#define IHP_ISA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr 19795
#define IHP_ISA_ERROR_TABLE_COHERENCY_COUNTERr 19796
#define IHP_ISA_GENERAL_EM_CONFIGURATION_REGISTERr 19797
#define IHP_ISA_INTERRUPT_MASK_REGISTER_ONEr 19798
#define IHP_ISA_INTERRUPT_REGISTER_ONEr 19799
#define IHP_ISA_INTERRUPT_REGISTER_ONE_TESTr 19800
#define IHP_ISA_KEY_TABLE_ENTRY_LIMITr 19801
#define IHP_ISA_LAST_LOOKUPr 19802
#define IHP_ISA_LOOKUP_ARBITER_LOOKUP_COUNTERr 19803
#define IHP_ISA_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr 19804
#define IHP_ISA_MANAGEMENT_UNIT_FAILUREr 19805
#define IHP_ISA_REQUESTS_COUNTERr 19806
#define IHP_ISA_RESET_STATUS_REGISTERr 19807
#define IHP_ISA_WARNING_INSERTED_EXISTING_COUNTERr 19808
#define IHP_ISB_CAM_ENTRIES_COUNTERr 19809
#define IHP_ISB_DIAGNOSTICSr 19810
#define IHP_ISB_DIAGNOSTICS_ACCESSED_MODEr 19811
#define IHP_ISB_DIAGNOSTICS_INDEXr 19812
#define IHP_ISB_DIAGNOSTICS_KEYr 19813
#define IHP_ISB_DIAGNOSTICS_LOOKUP_RESULTr 19814
#define IHP_ISB_DIAGNOSTICS_READ_RESULTr 19815
#define IHP_ISB_ENTRIES_COUNTERr 19816
#define IHP_ISB_ERROR_CAM_TABLE_FULL_COUNTERr 19817
#define IHP_ISB_ERROR_DELETE_UNKNOWN_KEY_COUNTERr 19818
#define IHP_ISB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr 19819
#define IHP_ISB_ERROR_TABLE_COHERENCY_COUNTERr 19820
#define IHP_ISB_GENERAL_EM_CONFIGURATION_REGISTERr 19821
#define IHP_ISB_INTERRUPT_MASK_REGISTER_ONEr 19822
#define IHP_ISB_INTERRUPT_REGISTER_ONEr 19823
#define IHP_ISB_INTERRUPT_REGISTER_ONE_TESTr 19824
#define IHP_ISB_KEY_TABLE_ENTRY_LIMITr 19825
#define IHP_ISB_LAST_LOOKUPr 19826
#define IHP_ISB_LOOKUP_ARBITER_LOOKUP_COUNTERr 19827
#define IHP_ISB_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr 19828
#define IHP_ISB_MANAGEMENT_UNIT_FAILUREr 19829
#define IHP_ISB_REQUESTS_COUNTERr 19830
#define IHP_ISB_RESET_STATUS_REGISTERr 19831
#define IHP_ISB_WARNING_INSERTED_EXISTING_COUNTERr 19832
#define IHP_LAST_GENERATED_VALUESr 19833
#define IHP_LAST_RECEIVED_HEADER_REG_0r 19834
#define IHP_LAST_RECEIVED_HEADER_REG_1r 19835
#define IHP_LAST_RECEIVED_PORTr 19836
#define IHP_LEARN_DATA_VALUES_0r 19837
#define IHP_LEARN_DATA_VALUES_1r 19838
#define IHP_LINK_LAYER_LOOKUP_CFGr 19839
#define IHP_LL_MIRROR_VID_01r 19840
#define IHP_LL_MIRROR_VID_23r 19841
#define IHP_LL_MIRROR_VID_45r 19842
#define IHP_L_4_PORT_RANGES_2_TC_TABLEr 19843
#define IHP_MACT_AGE_AGING_MODEr 19844
#define IHP_MACT_AGE_AGING_RESOLUTIONr 19845
#define IHP_MACT_AGE_MACHINE_CONFIGURATIONr 19846
#define IHP_MACT_AGE_MACHINE_CURRENT_INDEXr 19847
#define IHP_MACT_AGE_MACHINE_META_CYCLEr 19848
#define IHP_MACT_AGE_MACHINE_STATUSr 19849
#define IHP_MACT_AR_TO_PB_TRANSLATION_ERR_EVENT_COUNTERr 19850
#define IHP_MACT_CAM_ENTRIES_COUNTERr 19851
#define IHP_MACT_CMD_TO_CMD_TRANSLATIONr 19852
#define IHP_MACT_COUNTER_DB_CNTR_PTR_CONFIGURATIONr 19853
#define IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr 19854
#define IHP_MACT_COUNTER_LIMIT_CONFIGURATIONr 19855
#define IHP_MACT_COUNTER_LIMIT_MACT_DB_ENTRIES_COUNTr 19856
#define IHP_MACT_CPU_REQUEST_REQUESTr 19857
#define IHP_MACT_CPU_REQUEST_TRIGGERr 19858
#define IHP_MACT_DIAGNOSTICSr 19859
#define IHP_MACT_DIAGNOSTICS_ACCESSED_MODEr 19860
#define IHP_MACT_DIAGNOSTICS_INDEXr 19861
#define IHP_MACT_DIAGNOSTICS_KEYr 19862
#define IHP_MACT_DIAGNOSTICS_LOOKUP_RESULTr 19863
#define IHP_MACT_DIAGNOSTICS_READ_RESULTr 19864
#define IHP_MACT_EGRESS_OPPORTUNISTIC_FIFO_DROP_COUNTERr 19865
#define IHP_MACT_ENTRIES_COUNTERr 19866
#define IHP_MACT_ERROR_CAM_TABLE_FULL_COUNTERr 19867
#define IHP_MACT_ERROR_CHANGE_FAIL_NON_EXIST_COUNTERr 19868
#define IHP_MACT_ERROR_CHANGE_REQUEST_OVER_STATIC_COUNTERr 19869
#define IHP_MACT_ERROR_DELETE_UNKNOWN_KEY_COUNTERr 19870
#define IHP_MACT_ERROR_LEARN_REQUEST_OVER_STATIC_COUNTERr 19871
#define IHP_MACT_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr 19872
#define IHP_MACT_ERROR_TABLE_COHERENCY_COUNTERr 19873
#define IHP_MACT_EVENTr 19874
#define IHP_MACT_EVENT_EXCEED_LIMIT_COUNTERSr 19875
#define IHP_MACT_EVENT_FID_OR_LIF_EXCEED_LIMIT_CNTR_PTRr 19876
#define IHP_MACT_EVENT_FIFO_CONFIGURATIONr 19877
#define IHP_MACT_EVENT_FIFO_EVENT_COUNTERr 19878
#define IHP_MACT_EVENT_FIFO_EVENT_DROP_COUNTERSr 19879
#define IHP_MACT_EVENT_FIFO_EVENT_FIFO_ENTRY_COUNTr 19880
#define IHP_MACT_EVENT_FIFO_HIGH_THRESHOLDr 19881
#define IHP_MACT_EVENT_FIFO_WATERMARKr 19882
#define IHP_MACT_FCNT_RESET_SEQUENCE_CONTROLr 19883
#define IHP_MACT_FLU_MACHINE_CONFIGURATIONr 19884
#define IHP_MACT_FLU_MACHINE_CURRENT_INDEXr 19885
#define IHP_MACT_FLU_MACHINE_END_INDEXr 19886
#define IHP_MACT_FLU_MACHINE_HIT_COUNTERr 19887
#define IHP_MACT_FLU_MACHINE_STATUSr 19888
#define IHP_MACT_GENERAL_EM_CONFIGURATION_REGISTERr 19889
#define IHP_MACT_INGRESS_LEARN_TYPEr 19890
#define IHP_MACT_INTERRUPT_MASK_REGISTER_ONEr 19891
#define IHP_MACT_INTERRUPT_MASK_REGISTER_THREEr 19892
#define IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr 19893
#define IHP_MACT_INTERRUPT_REGISTER_ONEr 19894
#define IHP_MACT_INTERRUPT_REGISTER_ONE_TESTr 19895
#define IHP_MACT_INTERRUPT_REGISTER_THREEr 19896
#define IHP_MACT_INTERRUPT_REGISTER_THREE_TESTr 19897
#define IHP_MACT_INTERRUPT_REGISTER_TWOr 19898
#define IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr 19899
#define IHP_MACT_KEY_TABLE_ENTRY_LIMITr 19900
#define IHP_MACT_LEARN_FILTER_PROPERTIESr 19901
#define IHP_MACT_LEARN_LOOKUP_EGRESS_LOOKUP_COUNTERr 19902
#define IHP_MACT_LEARN_LOOKUP_GENERAL_CONFIGURATIONr 19903
#define IHP_MACT_LEARN_LOOKUP_INGRESS_LOOKUP_COUNTERr 19904
#define IHP_MACT_LEARN_NOT_NEEDED_DROP_COUNTERr 19905
#define IHP_MACT_LEL_ERR_DATAr 19906
#define IHP_MACT_LOOKUP_ARBITER_DESTINATION_LOOKUP_COUNTERr 19907
#define IHP_MACT_LOOKUP_ARBITER_LEARN_LOOKUP_COUNTERr 19908
#define IHP_MACT_LOOKUP_ARBITER_LINK_LAYER_LOOKUP_COUNTERr 19909
#define IHP_MACT_LOOKUP_ARBITER_SOURCE_LOOKUP_COUNTERr 19910
#define IHP_MACT_LOOKUP_BURST_FIFO_PROPERTIESr 19911
#define IHP_MACT_LOOKUP_FILTER_PROPERTIESr 19912
#define IHP_MACT_LOOKUP_LOOKUP_MODEr 19913
#define IHP_MACT_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr 19914
#define IHP_MACT_MANAGEMENT_UNIT_FAILUREr 19915
#define IHP_MACT_MNGMNT_REQ_CONFIGURATIONr 19916
#define IHP_MACT_MNGMNT_REQ_COUNTERS_Ar 19917
#define IHP_MACT_MNGMNT_REQ_COUNTERS_Br 19918
#define IHP_MACT_MNGMNT_REQ_COUNTERS_Cr 19919
#define IHP_MACT_MNGMNT_REQ_EXCEED_LIMIT_CPU_ALLOWED_FIDr 19920
#define IHP_MACT_MNGMNT_REQ_EXCEED_LIMIT_FIDr 19921
#define IHP_MACT_MNGMNT_REQ_EXCEED_LIMIT_STATIC_ALLOWED_FIDr 19922
#define IHP_MACT_MNGMNT_REQ_FLU_DB_CONFIGURATIONr 19923
#define IHP_MACT_MNGMNT_REQ_REQUEST_COUNTERr 19924
#define IHP_MACT_MNGMNT_REQ_REQUEST_FIFO_ENTRY_COUNTr 19925
#define IHP_MACT_MNGMNT_REQ_REQUEST_FIFO_WATERMARKr 19926
#define IHP_MACT_OLP_REQUEST_REQUESTr 19927
#define IHP_MACT_OLP_REQUEST_TRIGGERr 19928
#define IHP_MACT_PB_TO_AR_TRANSLATION_ERR_LEARN_COUNTERr 19929
#define IHP_MACT_PB_TO_AR_TRANSLATION_ERR_REQUEST_COUNTERr 19930
#define IHP_MACT_REPLYr 19931
#define IHP_MACT_REPLY_FIFO_CONFIGURATIONr 19932
#define IHP_MACT_REPLY_FIFO_HIGH_THRESHOLDr 19933
#define IHP_MACT_REPLY_FIFO_REPLY_COUNTERr 19934
#define IHP_MACT_REPLY_FIFO_REPLY_DROP_COUNTERSr 19935
#define IHP_MACT_REPLY_FIFO_REPLY_FIFO_ENTRY_COUNTr 19936
#define IHP_MACT_REPLY_FIFO_WATERMARKr 19937
#define IHP_MACT_REQUESTS_COUNTERr 19938
#define IHP_MACT_RESET_STATUS_REGISTERr 19939
#define IHP_MACT_WARNING_CHANGE_NON_EXIST_FROM_OTHER_COUNTERr 19940
#define IHP_MACT_WARNING_CHANGE_NON_EXIST_FROM_SELF_COUNTERr 19941
#define IHP_MACT_WARNING_INSERTED_EXISTING_COUNTERr 19942
#define IHP_MACT_WARNING_LEARN_OVER_EXISTING_COUNTERr 19943
#define IHP_MAC_LAYER_TRAP_ARPr 19944
#define IHP_MAC_LAYER_TRAP_DHCPr 19945
#define IHP_MAC_LAYER_TRAP_ICMPr 19946
#define IHP_MAC_LAYER_TRAP_IGMPr 19947
#define IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr 19948
#define IHP_METER_TRAFFIC_CLASS_BITMAPr 19949
#define IHP_MPLS_LABEL_RANGE_BASE_LIFr 19950
#define IHP_MPLS_LABEL_RANGE_HIGHr 19951
#define IHP_MPLS_LABEL_RANGE_LOWr 19952
#define IHP_MY_ARP_IP_1r 19953
#define IHP_MY_ARP_IP_2r 19954
#define IHP_MY_B_MAC_LSB_BITMAPr 19955
#define IHP_MY_B_MAC_MCr 19956
#define IHP_MY_B_MAC_MSBr 19957
#define IHP_MY_MACr 19958
#define IHP_MY_TRILL_NICKNAMEr 19959
#define IHP_PARITY_ERR_CNTr 19960
#define IHP_PAR_0_ERR_MEM_MASKr 19961
#define IHP_PAR_1_ERR_MEM_MASKr 19962
#define IHP_PAR_3_ERR_MEM_MASKr 19963
#define IHP_PAR_ERR_MONITOR_MEM_MASKr 19964
#define IHP_PBP_ACTION_PROFILESr 19965
#define IHP_PBP_TE_BVID_RANGEr 19966
#define IHP_PCP_DECODING_TABLEr 19967
#define IHP_PROGRAM_ILLEGEL_ADDRESSr 19968
#define IHP_RCVD_PACKET_COUNTERr 19969
#define IHP_REG_0070r 19970
#define IHP_REG_0071r 19971
#define IHP_REG_0072r 19972
#define IHP_REG_0073r 19973
#define IHP_REG_0080r 19974
#define IHP_REG_0084r 19975
#define IHP_REG_0085r 19976
#define IHP_REG_0146r 19977
#define IHP_REG_0154r 19978
#define IHP_REG_0166r 19979
#define IHP_REG_0174r 19980
#define IHP_REG_0201r 19981
#define IHP_REG_0232r 19982
#define IHP_REG_0261r 19983
#define IHP_REG_0273r 19984
#define IHP_REG_007Ar 19985
#define IHP_REG_00A0r 19986
#define IHP_REG_00A5r 19987
#define IHP_REG_00A6r 19988
#define IHP_REG_00B0r 19989
#define IHP_REG_00B1r 19990
#define IHP_REG_00B2r 19991
#define IHP_REG_00B3r 19992
#define IHP_REG_00C1r 19993
#define IHP_REG_00CFr 19994
#define IHP_REG_00D2r 19995
#define IHP_REG_00D3r 19996
#define IHP_REG_00D4r 19997
#define IHP_REG_00D5r 19998
#define IHP_REG_00D6r 19999
#define IHP_REG_00D9r 20000
#define IHP_REG_00DAr 20001
#define IHP_REG_00DBr 20002
#define IHP_REG_00E0r 20003
#define IHP_REG_00E1r 20004
#define IHP_REG_01CCr 20005
#define IHP_REG_01CDr 20006
#define IHP_REG_01CEr 20007
#define IHP_REG_01CFr 20008
#define IHP_REG_01D4r 20009
#define IHP_REG_01D5r 20010
#define IHP_REG_022Br 20011
#define IHP_REG_022Cr 20012
#define IHP_REG_028Ar 20013
#define IHP_REG_02A1r 20014
#define IHP_REG_02B3r 20015
#define IHP_SBUS_LAST_IN_CHAINr 20016
#define IHP_SERVICE_TYPE_VALUESr 20017
#define IHP_SHARED_BFIDr 20018
#define IHP_SYNC_COUNTERr 20019
#define IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr 20020
#define IHP_TRAFFIC_CLASS_L_4_RANGEr 20021
#define IHP_TRAFFIC_CLASS_L_4_RANGE_CFGr 20022
#define IHP_TRAFFIC_CLASS_TO_USER_PRIORITYr 20023
#define IHP_TRILL_DEFAULT_VSIr 20024
#define IHP_TT_LIF_BANK_CONTETION_STATUSr 20025
#define IHP_UNDEF_PROGRAM_DATAr 20026
#define IHP_VRID_MY_MACr 20027
#define IHP_VSI_MASKS_BASEr 20028
#define IHP_VSI_MASKS_KEY_Ar 20029
#define IHP_VSI_MASKS_KEY_Br 20030
#define IHP_VSI_MASKS_KEY_Cr 20031
#define IHP_VSI_MASKS_RESULT_Ar 20032
#define IHP_VSI_MASKS_RESULT_Br 20033
#define IHP_VSI_MASKS_RESULT_Cr 20034
#define IHP_VSI_MASK_PROFILE_MAPr 20035
#define IHP_VSI_PROFILE_TO_VSI_ASSIGNMENT_MODE_TABLEr 20036
#define IHP_VSI_PROFILE_TO_VSI_TABLEr 20037
#define IHP_VTT_GENERAL_CONFIGS_0r 20038
#define IHP_VTT_GENERAL_CONFIGS_1r 20039
#define IHP_VTT_PROGRAM_ENCOUNTEREDr 20040
#define IHP_VTT_TRAPS_ENCOUNTEREDr 20041
#define IHP_VTT_TRAP_STRENGTHS_0r 20042
#define IHP_VTT_TRAP_STRENGTHS_1r 20043
#define IHP_VTT_TRAP_STRENGTHS_2r 20044
#define IHP_VTT_TRAP_STRENGTHS_3r 20045
#define IHP_VTT_TRAP_STRENGTHS_4r 20046
#define IHP_VTT_TRAP_STRENGTHS_5r 20047
#define IHP_VTT_TRAP_STRENGTHS_6r 20048
#define IHP_VTT_TRAP_STRENGTHS_8r 20049
#define IHP_VTT_TRAP_STRENGTHS_9r 20050
#define IHP_VTT_TRAP_STRENGTHS_10r 20051
#define IHP_VT_LIF_BANK_CONTETION_STATUSr 20052
#define IING_EGRMSKBMAPr 20053
#define IING_EGRMSKBMAP_64r 20054
#define IIPMCr 20055
#define IIPPKTSr 20056
#define IIRSEL_TM_REG_1r 20057
#define IKNOWN_MCAST_BLOCK_MASKr 20058
#define IKNOWN_MCAST_BLOCK_MASK_64r 20059
#define IL2L3_BUS_SER_CONTROLr 20060
#define IL2LU_INTR_ENABLEr 20061
#define IL2LU_INTR_STATUSr 20062
#define IL2LU_PWR_WATCH_DOG_CONTROLr 20063
#define IL2LU_PWR_WATCH_DOG_STATUSr 20064
#define IL2LU_SER_CONTROLr 20065
#define IL2LU_TM_REG_1r 20066
#define IL2LU_WW_REG_1r 20067
#define IL2MC_TM_REG_1r 20068
#define IL3LU_TM_REG_1r 20069
#define IL3MC_ERBFIFO_STATUSr 20070
#define IL3MC_ERB_CTLr 20071
#define IL3MC_ERB_INTR_CLEARr 20072
#define IL3MC_ERB_INTR_ENABLEr 20073
#define IL3MC_ERB_INTR_STATUSr 20074
#define IL3MC_EXTFP_POLICY_DED_INFOr 20075
#define IL3MC_EXTFP_POLICY_SEC_INFOr 20076
#define IL3MC_FP0RSPFIFO_RS_CTLr 20077
#define IL3MC_FP0RSPFIFO_RS_STATUSr 20078
#define IL3MC_FP1RSPFIFO_RS_CTLr 20079
#define IL3MC_FP1RSPFIFO_RS_STATUSr 20080
#define IL3MC_FPCREQFIFO_WS_STATUSr 20081
#define IL3MC_IPCF_PTR_MISMATCH_INFOr 20082
#define IL3MC_L2L3RSPFIFO_RS_CTLr 20083
#define IL3MC_L2L3RSPFIFO_RS_STATUSr 20084
#define IL3MC_TM_REG_1r 20085
#define ILAMAC_DEBUG_COUNTr 20086
#define ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr 20087
#define ILAMAC_RX_ALIGNMENT_FAILURES_ERRORS_COUNTr 20088
#define ILAMAC_RX_BAD_PACKETS_COUNTr 20089
#define ILAMAC_RX_BAD_TYPE_ERRORS_COUNTr 20090
#define ILAMAC_RX_BURSTMAX_ERRORS_COUNTr 20091
#define ILAMAC_RX_BYTES_COUNTr 20092
#define ILAMAC_RX_CHANOUT0r 20093
#define ILAMAC_RX_CHANOUT1r 20094
#define ILAMAC_RX_CONFIGr 20095
#define ILAMAC_RX_CRC_ERRORS_COUNTr 20096
#define ILAMAC_RX_DESCRAM_ERRORS_COUNTr 20097
#define ILAMAC_RX_FRAMING_ERRORS_COUNTr 20098
#define ILAMAC_RX_INTF_INTR0_CLEARr 20099
#define ILAMAC_RX_INTF_INTR0_ENABLEr 20100
#define ILAMAC_RX_INTF_INTR0_STSr 20101
#define ILAMAC_RX_INTF_INTR1_CLEARr 20102
#define ILAMAC_RX_INTF_INTR1_ENABLEr 20103
#define ILAMAC_RX_INTF_INTR1_STSr 20104
#define ILAMAC_RX_INTF_STATE0r 20105
#define ILAMAC_RX_INTF_STATE1r 20106
#define ILAMAC_RX_LANE_CRC_ERRORS_COUNTr 20107
#define ILAMAC_RX_LANE_INTR0_CLEARr 20108
#define ILAMAC_RX_LANE_INTR0_ENABLEr 20109
#define ILAMAC_RX_LANE_INTR0_STSr 20110
#define ILAMAC_RX_LANE_INTR1_CLEARr 20111
#define ILAMAC_RX_LANE_INTR1_ENABLEr 20112
#define ILAMAC_RX_LANE_INTR1_STSr 20113
#define ILAMAC_RX_LANE_INTR2_CLEARr 20114
#define ILAMAC_RX_LANE_INTR2_ENABLEr 20115
#define ILAMAC_RX_LANE_INTR2_STSr 20116
#define ILAMAC_RX_LANE_INTR3_CLEARr 20117
#define ILAMAC_RX_LANE_INTR3_ENABLEr 20118
#define ILAMAC_RX_LANE_INTR3_STSr 20119
#define ILAMAC_RX_LANE_STATEr 20120
#define ILAMAC_RX_PACKETS_COUNTr 20121
#define ILAMAC_RX_WORD_SYNC_ERRORS_COUNTr 20122
#define ILAMAC_TX_BYTES_COUNTr 20123
#define ILAMAC_TX_CONFIG0r 20124
#define ILAMAC_TX_CONFIG1r 20125
#define ILAMAC_TX_CONFIG2r 20126
#define ILAMAC_TX_CONFIG3r 20127
#define ILAMAC_TX_CONFIG4r 20128
#define ILAMAC_TX_CONFIG5r 20129
#define ILAMAC_TX_INTF_STATEr 20130
#define ILAMAC_TX_INTR_CLEARr 20131
#define ILAMAC_TX_INTR_ENABLEr 20132
#define ILAMAC_TX_INTR_STSr 20133
#define ILAMAC_TX_PACKETS_COUNTr 20134
#define ILKN0CONFIGURATIONr 20135
#define ILKN0IBRXFCSTATUSr 20136
#define ILKN0MULTIPLEUSEBITSr 20137
#define ILKN0NUMLANESCONFIGr 20138
#define ILKN0OOBRXCRCERRCNTr 20139
#define ILKN0OOBRXFCSTATUSr 20140
#define ILKN0OOBRXLANESSTATUSr 20141
#define ILKN1CONFIGURATIONr 20142
#define ILKN1IBRXFCSTATUSr 20143
#define ILKN1MULTIPLEUSEBITSr 20144
#define ILKN1NUMLANESCONFIGr 20145
#define ILKN1OOBRXCRCERRCNTr 20146
#define ILKN1OOBRXFCSTATUSr 20147
#define ILKN1OOBRXLANESSTATUSr 20148
#define ILKNINTERRUPTMASKREGISTERr 20149
#define ILKNINTERRUPTREGISTERr 20150
#define ILKNINVERTPOLARITYSIGNALSr 20151
#define ILKNMEMORYCONTROLr 20152
#define ILKNOOBCONFIGURATIONr 20153
#define ILKNOOBRXFCSTATUSSELr 20154
#define ILKNOOBTXFORCEr 20155
#define ILKNOOBTXMASKr 20156
#define ILKNRESETr 20157
#define ILKNRX0CONTROLLERCONFIG1r 20158
#define ILKNRX1CONTROLLERCONFIG1r 20159
#define ILKNRXCONTROLLERMAXOCCUPANCYr 20160
#define ILKNRXCONTROLLERSTATUSr 20161
#define ILKNRXLANESRESETr 20162
#define ILKNRXMULTIPLEUSEBITSSTATUSr 20163
#define ILKNRXTOSCHHRMASK_0r 20164
#define ILKNRXTOSCHHRMASK_1r 20165
#define ILKNTX0CONTROLLER_CONFIGr 20166
#define ILKNTX1CONTROLLER_CONFIGr 20167
#define ILKNTXCONTROLLERSTATUSr 20168
#define ILKNTXLANESRESETr 20169
#define ILNKBLKr 20170
#define ILOCAL_SW_DISABLE_DEFAULT_PBMr 20171
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_64r 20172
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr 20173
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r 20174
#define ILPM_MEMORY_DBGCTRL_1r 20175
#define ILPM_SER_CONTROLr 20176
#define ILPM_SER_CONTROL_1r 20177
#define ILPM_TM_REG_1r 20178
#define ILPM_TM_REG_2r 20179
#define ILTOMCr 20180
#define IL_DEBUG_CAT4K_OOBFCr 20181
#define IL_DEBUG_CONFIGr 20182
#define IL_DEBUG_CREDITr 20183
#define IL_ECC_DEBUG0r 20184
#define IL_ECC_ERROR_ADDR_0r 20185
#define IL_ECC_ERROR_ADDR_1r 20186
#define IL_ECC_ERROR_L2_INTERRUPT_MASKr 20187
#define IL_ECC_ERROR_L2_INTRr 20188
#define IL_ECC_ERROR_L2_INTR_MASKr 20189
#define IL_ERRINJ_CMDSTS_DONEr 20190
#define IL_ERRINJ_CMDSTS_GOr 20191
#define IL_ERRINJ_CONFIG_CONTINUOUSr 20192
#define IL_ERRINJ_CONFIG_COUNTr 20193
#define IL_ERRINJ_CONFIG_LANE_0r 20194
#define IL_FLOWCONTROL_CONFIGr 20195
#define IL_FLOWCONTROL_L2_INTERRUPT_MASKr 20196
#define IL_FLOWCONTROL_L2_INTRr 20197
#define IL_FLOWCONTROL_L2_INTR_MASKr 20198
#define IL_FLOWCONTROL_OOB_RX_STSr 20199
#define IL_FLOWCONTROL_RXFC_OVERRIDE_VAL0r 20200
#define IL_FLOWCONTROL_RXFC_OVERRIDE_VAL1r 20201
#define IL_FLOWCONTROL_RXFC_STS0r 20202
#define IL_FLOWCONTROL_RXFC_STS1r 20203
#define IL_FLOWCONTROL_TXFC_OVERRIDE_VAL0r 20204
#define IL_FLOWCONTROL_TXFC_OVERRIDE_VAL1r 20205
#define IL_FLOWCONTROL_TXFC_STS0r 20206
#define IL_FLOWCONTROL_TXFC_STS1r 20207
#define IL_GLOBAL_CONFIGr 20208
#define IL_GLOBAL_CONTROLr 20209
#define IL_GLOBAL_ERROR_STATUSr 20210
#define IL_HCFC_DEBUGr 20211
#define IL_HCFC_INTRr 20212
#define IL_HCFC_INTR_MASKr 20213
#define IL_HCFC_RX_CONFIG0r 20214
#define IL_HCFC_RX_CONFIG1r 20215
#define IL_HCFC_RX_CONFIG2r 20216
#define IL_HCFC_RX_CONFIG3r 20217
#define IL_HCFC_RX_CONFIG4r 20218
#define IL_HCFC_RX_REMAP0r 20219
#define IL_HCFC_RX_REMAP1r 20220
#define IL_HCFC_RX_REMAP2r 20221
#define IL_HCFC_RX_REMAP3r 20222
#define IL_HCFC_RX_REMAP4r 20223
#define IL_HCFC_RX_REMAP5r 20224
#define IL_HCFC_RX_REMAP6r 20225
#define IL_HCFC_RX_REMAP7r 20226
#define IL_HCFC_RX_REMAP8r 20227
#define IL_HCFC_RX_REMAP9r 20228
#define IL_HCFC_RX_REMAP10r 20229
#define IL_HCFC_RX_REMAP11r 20230
#define IL_HCFC_RX_REMAP12r 20231
#define IL_HCFC_RX_STATUS0r 20232
#define IL_HCFC_RX_STATUS1r 20233
#define IL_HCFC_TX_CONFIG0r 20234
#define IL_HCFC_TX_CONFIG1r 20235
#define IL_HCFC_TX_CONFIG2r 20236
#define IL_HCFC_TX_CONFIG3r 20237
#define IL_HCFC_TX_CONFIG4r 20238
#define IL_HCFC_TX_CONFIG5r 20239
#define IL_HCFC_TX_REMAP0r 20240
#define IL_HCFC_TX_REMAP1r 20241
#define IL_HCFC_TX_REMAP2r 20242
#define IL_HCFC_TX_REMAP3r 20243
#define IL_HCFC_TX_REMAP4r 20244
#define IL_HCFC_TX_REMAP5r 20245
#define IL_HCFC_TX_REMAP6r 20246
#define IL_HCFC_TX_REMAP7r 20247
#define IL_HCFC_TX_REMAP8r 20248
#define IL_HCFC_TX_REMAP9r 20249
#define IL_HCFC_TX_REMAP10r 20250
#define IL_HCFC_TX_REMAP11r 20251
#define IL_HCFC_TX_REMAP12r 20252
#define IL_HCFC_TX_STATUS0r 20253
#define IL_HCFC_TX_STATUS1r 20254
#define IL_IEEE_CRC32_CONFIGr 20255
#define IL_LOOPBACK_CONFIGr 20256
#define IL_MEMORY_INITr 20257
#define IL_MEMORY_INIT_DONEr 20258
#define IL_MEM_DEBUG0r 20259
#define IL_MEM_DEBUG1r 20260
#define IL_MEM_DEBUG2r 20261
#define IL_MU_LLFC_CONTROLr 20262
#define IL_MU_LLFC_STATUSr 20263
#define IL_PKTCAP_CHANNEL_SEL_0r 20264
#define IL_PKTCAP_CHANNEL_SEL_1r 20265
#define IL_PKTCAP_CONFIGr 20266
#define IL_PKTCAP_CONTROLr 20267
#define IL_PKTCAP_PKTHDR_0r 20268
#define IL_PKTCAP_PKTHDR_1r 20269
#define IL_PKTCAP_PKTHDR_2r 20270
#define IL_PKTCAP_PKTHDR_3r 20271
#define IL_PKTCAP_PKTHDR_4r 20272
#define IL_PKTCAP_PKTHDR_5r 20273
#define IL_PKTCAP_PKTHDR_6r 20274
#define IL_PKTCAP_PKTHDR_7r 20275
#define IL_PKTCAP_PKTHDR_8r 20276
#define IL_PKTCAP_PKTHDR_9r 20277
#define IL_PKTCAP_PKTHDR_10r 20278
#define IL_PKTCAP_PKTHDR_11r 20279
#define IL_PKTCAP_PKTHDR_12r 20280
#define IL_PKTCAP_PKTHDR_13r 20281
#define IL_PKTCAP_PKTHDR_14r 20282
#define IL_PKTCAP_PKTHDR_15r 20283
#define IL_PKTCAP_PKTHDR_16r 20284
#define IL_PKTCAP_PKTHDR_17r 20285
#define IL_PKTCAP_PKTHDR_18r 20286
#define IL_PKTCAP_PKTHDR_19r 20287
#define IL_PKTCAP_PKTHDR_20r 20288
#define IL_PKTCAP_PKTHDR_21r 20289
#define IL_PKTCAP_PKTHDR_22r 20290
#define IL_PKTCAP_PKTHDR_23r 20291
#define IL_PKTCAP_PKTHDR_24r 20292
#define IL_PKTCAP_PKTHDR_25r 20293
#define IL_PKTCAP_PKTHDR_26r 20294
#define IL_PKTCAP_PKTHDR_27r 20295
#define IL_PKTCAP_PKTHDR_28r 20296
#define IL_PKTCAP_PKTHDR_29r 20297
#define IL_PKTCAP_PKTHDR_30r 20298
#define IL_PKTCAP_PKTHDR_31r 20299
#define IL_PKTCAP_PKTHDR_32r 20300
#define IL_PKTCAP_PKTHDR_33r 20301
#define IL_PKTCAP_PKTHDR_34r 20302
#define IL_PKTCAP_PKTHDR_35r 20303
#define IL_PKTCAP_PKTHDR_36r 20304
#define IL_PKTCAP_PKTHDR_37r 20305
#define IL_PKTCAP_PKTHDR_38r 20306
#define IL_PKTCAP_PKTHDR_39r 20307
#define IL_PKTCAP_PKTHDR_40r 20308
#define IL_PKTCAP_PKTHDR_41r 20309
#define IL_PKTCAP_PKTHDR_42r 20310
#define IL_PKTCAP_PKTHDR_43r 20311
#define IL_PKTCAP_PKTHDR_44r 20312
#define IL_PKTCAP_PKTHDR_45r 20313
#define IL_PKTCAP_PKTHDR_46r 20314
#define IL_PKTCAP_PKTHDR_47r 20315
#define IL_PKTCAP_PKTHDR_48r 20316
#define IL_PKTCAP_PKTHDR_49r 20317
#define IL_PKTCAP_PKTHDR_50r 20318
#define IL_PKTCAP_PKTHDR_51r 20319
#define IL_PKTCAP_PKTHDR_52r 20320
#define IL_PKTCAP_PKTHDR_53r 20321
#define IL_PKTCAP_PKTHDR_54r 20322
#define IL_PKTCAP_PKTHDR_55r 20323
#define IL_PKTCAP_PKTHDR_56r 20324
#define IL_PKTCAP_PKTHDR_57r 20325
#define IL_PKTCAP_PKTHDR_58r 20326
#define IL_PKTCAP_PKTHDR_59r 20327
#define IL_PKTCAP_PKTHDR_60r 20328
#define IL_PKTCAP_PKTHDR_61r 20329
#define IL_PKTCAP_PKTHDR_62r 20330
#define IL_PKTCAP_PKTHDR_63r 20331
#define IL_PKTCAP_PKTSB_0r 20332
#define IL_PKTCAP_PKTSB_1r 20333
#define IL_PKTCAP_PKTSB_2r 20334
#define IL_PKTCAP_PKTSB_3r 20335
#define IL_PKTCAP_PKTSB_4r 20336
#define IL_PKTCAP_PKTSB_5r 20337
#define IL_PKTCAP_PKTSB_6r 20338
#define IL_PKTCAP_PKTSB_7r 20339
#define IL_PKTCAP_STATUSr 20340
#define IL_PKTINJ_CONFIG0r 20341
#define IL_PKTINJ_CONFIG1r 20342
#define IL_PKTINJ_CONFIG2r 20343
#define IL_PKTINJ_CONFIG3r 20344
#define IL_PKTINJ_CONFIG4r 20345
#define IL_PKTINJ_CONFIG5r 20346
#define IL_PKTINJ_CONTROLr 20347
#define IL_PKTINJ_PKTHDR_0r 20348
#define IL_PKTINJ_PKTHDR_1r 20349
#define IL_PKTINJ_PKTHDR_2r 20350
#define IL_PKTINJ_PKTHDR_3r 20351
#define IL_PKTINJ_PKTHDR_4r 20352
#define IL_PKTINJ_PKTHDR_5r 20353
#define IL_PKTINJ_PKTHDR_6r 20354
#define IL_PKTINJ_PKTHDR_7r 20355
#define IL_PKTINJ_PKTHDR_8r 20356
#define IL_PKTINJ_PKTHDR_9r 20357
#define IL_PKTINJ_PKTHDR_10r 20358
#define IL_PKTINJ_PKTHDR_11r 20359
#define IL_PKTINJ_PKTHDR_12r 20360
#define IL_PKTINJ_PKTHDR_13r 20361
#define IL_PKTINJ_PKTHDR_14r 20362
#define IL_PKTINJ_PKTHDR_15r 20363
#define IL_PKTINJ_PKTHDR_16r 20364
#define IL_PKTINJ_PKTHDR_17r 20365
#define IL_PKTINJ_PKTHDR_18r 20366
#define IL_PKTINJ_PKTHDR_19r 20367
#define IL_PKTINJ_PKTHDR_20r 20368
#define IL_PKTINJ_PKTHDR_21r 20369
#define IL_PKTINJ_PKTHDR_22r 20370
#define IL_PKTINJ_PKTHDR_23r 20371
#define IL_PKTINJ_PKTHDR_24r 20372
#define IL_PKTINJ_PKTHDR_25r 20373
#define IL_PKTINJ_PKTHDR_26r 20374
#define IL_PKTINJ_PKTHDR_27r 20375
#define IL_PKTINJ_PKTHDR_28r 20376
#define IL_PKTINJ_PKTHDR_29r 20377
#define IL_PKTINJ_PKTHDR_30r 20378
#define IL_PKTINJ_PKTHDR_31r 20379
#define IL_PKTINJ_PKTHDR_32r 20380
#define IL_PKTINJ_PKTHDR_33r 20381
#define IL_PKTINJ_PKTHDR_34r 20382
#define IL_PKTINJ_PKTHDR_35r 20383
#define IL_PKTINJ_PKTHDR_36r 20384
#define IL_PKTINJ_PKTHDR_37r 20385
#define IL_PKTINJ_PKTHDR_38r 20386
#define IL_PKTINJ_PKTHDR_39r 20387
#define IL_PKTINJ_PKTHDR_40r 20388
#define IL_PKTINJ_PKTHDR_41r 20389
#define IL_PKTINJ_PKTHDR_42r 20390
#define IL_PKTINJ_PKTHDR_43r 20391
#define IL_PKTINJ_PKTHDR_44r 20392
#define IL_PKTINJ_PKTHDR_45r 20393
#define IL_PKTINJ_PKTHDR_46r 20394
#define IL_PKTINJ_PKTHDR_47r 20395
#define IL_PKTINJ_PKTHDR_48r 20396
#define IL_PKTINJ_PKTHDR_49r 20397
#define IL_PKTINJ_PKTHDR_50r 20398
#define IL_PKTINJ_PKTHDR_51r 20399
#define IL_PKTINJ_PKTHDR_52r 20400
#define IL_PKTINJ_PKTHDR_53r 20401
#define IL_PKTINJ_PKTHDR_54r 20402
#define IL_PKTINJ_PKTHDR_55r 20403
#define IL_PKTINJ_PKTHDR_56r 20404
#define IL_PKTINJ_PKTHDR_57r 20405
#define IL_PKTINJ_PKTHDR_58r 20406
#define IL_PKTINJ_PKTHDR_59r 20407
#define IL_PKTINJ_PKTHDR_60r 20408
#define IL_PKTINJ_PKTHDR_61r 20409
#define IL_PKTINJ_PKTHDR_62r 20410
#define IL_PKTINJ_PKTHDR_63r 20411
#define IL_PKTINJ_STATUSr 20412
#define IL_RX_CDR_LOCK_CONTROLr 20413
#define IL_RX_CHAN_ENABLE0r 20414
#define IL_RX_CHAN_ENABLE1r 20415
#define IL_RX_CONFIGr 20416
#define IL_RX_CORE_CONFIG0r 20417
#define IL_RX_CORE_CONFIG1r 20418
#define IL_RX_CORE_CONTROL0r 20419
#define IL_RX_CORE_STATUS0r 20420
#define IL_RX_CORE_STATUS1r 20421
#define IL_RX_CORE_STATUS2r 20422
#define IL_RX_CORE_STAT_MU_0r 20423
#define IL_RX_ERRDET0_L2_INTERRUPT_MASKr 20424
#define IL_RX_ERRDET0_L2_INTRr 20425
#define IL_RX_ERRDET0_L2_INTR_MASKr 20426
#define IL_RX_ERRDET1_L2_INTERRUPT_MASKr 20427
#define IL_RX_ERRDET1_L2_INTRr 20428
#define IL_RX_ERRDET1_L2_INTR_MASKr 20429
#define IL_RX_ERRDET2_L2_INTERRUPT_MASKr 20430
#define IL_RX_ERRDET2_L2_INTRr 20431
#define IL_RX_ERRDET2_L2_INTR_MASKr 20432
#define IL_RX_ERRDET3_L2_INTERRUPT_MASKr 20433
#define IL_RX_ERRDET3_L2_INTRr 20434
#define IL_RX_ERRDET3_L2_INTR_MASKr 20435
#define IL_RX_ERRDET4_L2_INTERRUPT_MASKr 20436
#define IL_RX_ERRDET4_L2_INTRr 20437
#define IL_RX_ERRDET4_L2_INTR_MASKr 20438
#define IL_RX_ERRDET5_L2_INTERRUPT_MASKr 20439
#define IL_RX_ERRDET5_L2_INTRr 20440
#define IL_RX_ERRDET5_L2_INTR_MASKr 20441
#define IL_RX_LANE_SWAP_CONTROL_0r 20442
#define IL_RX_LANE_SWAP_CONTROL_1r 20443
#define IL_RX_LANE_SWAP_CONTROL_2r 20444
#define IL_RX_LANE_SWAP_CONTROL_3r 20445
#define IL_RX_LANE_SWAP_CONTROL_4r 20446
#define IL_RX_LANE_SWAP_CONTROL_5r 20447
#define IL_RX_LANE_SWAP_CONTROL_6r 20448
#define IL_RX_LANE_SWAP_CONTROL_7r 20449
#define IL_RX_LANE_SWAP_CONTROL_8r 20450
#define IL_RX_LANE_SWAP_CONTROL_9r 20451
#define IL_RX_LANE_SWAP_CONTROL_10r 20452
#define IL_RX_LANE_SWAP_CONTROL_11r 20453
#define IL_RX_LANE_SWAP_CONTROL_12r 20454
#define IL_RX_LANE_SWAP_CONTROL_13r 20455
#define IL_RX_LANE_SWAP_CONTROL_14r 20456
#define IL_RX_LANE_SWAP_CONTROL_15r 20457
#define IL_STATS_RXSAT0_INTERRUPT_MASKr 20458
#define IL_STATS_RXSAT0_INTRr 20459
#define IL_STATS_RXSAT0_INTR_MASKr 20460
#define IL_STATS_RXSAT1_INTERRUPT_MASKr 20461
#define IL_STATS_RXSAT1_INTRr 20462
#define IL_STATS_RXSAT1_INTR_MASKr 20463
#define IL_STATS_TXSAT0_INTERRUPT_MASKr 20464
#define IL_STATS_TXSAT0_INTRr 20465
#define IL_STATS_TXSAT0_INTR_MASKr 20466
#define IL_STATS_TXSAT1_INTERRUPT_MASKr 20467
#define IL_STATS_TXSAT1_INTRr 20468
#define IL_STATS_TXSAT1_INTR_MASKr 20469
#define IL_TX_CHAN_ENABLE0r 20470
#define IL_TX_CHAN_ENABLE1r 20471
#define IL_TX_CONFIGr 20472
#define IL_TX_CORE_CONFIG0r 20473
#define IL_TX_CORE_CONFIG1r 20474
#define IL_TX_CORE_CONFIG2r 20475
#define IL_TX_CORE_CONTROL0r 20476
#define IL_TX_CORE_CONTROL_MU_0r 20477
#define IL_TX_ERRDET0_L2_INTERRUPT_MASKr 20478
#define IL_TX_ERRDET0_L2_INTRr 20479
#define IL_TX_ERRDET0_L2_INTR_MASKr 20480
#define IL_TX_LANE_SWAP_CONTROL_0r 20481
#define IL_TX_LANE_SWAP_CONTROL_1r 20482
#define IL_TX_LANE_SWAP_CONTROL_2r 20483
#define IL_TX_LANE_SWAP_CONTROL_3r 20484
#define IL_TX_LANE_SWAP_CONTROL_4r 20485
#define IL_TX_LANE_SWAP_CONTROL_5r 20486
#define IL_TX_LANE_SWAP_CONTROL_6r 20487
#define IL_TX_LANE_SWAP_CONTROL_7r 20488
#define IL_TX_LANE_SWAP_CONTROL_8r 20489
#define IL_TX_LANE_SWAP_CONTROL_9r 20490
#define IL_TX_LANE_SWAP_CONTROL_10r 20491
#define IL_TX_LANE_SWAP_CONTROL_11r 20492
#define IL_TX_LANE_SWAP_CONTROL_12r 20493
#define IL_TX_LANE_SWAP_CONTROL_13r 20494
#define IL_TX_LANE_SWAP_CONTROL_14r 20495
#define IL_TX_LANE_SWAP_CONTROL_15r 20496
#define IL_TX_REF_CLOCK_SELECTr 20497
#define IMIRRORr 20498
#define IMIRROR_BITMAPr 20499
#define IMIRROR_BITMAP_64r 20500
#define IMIRROR_BITMAP_PARITY_CONTROLr 20501
#define IMIRROR_BITMAP_PARITY_STATUS_INTRr 20502
#define IMIRROR_BITMAP_PARITY_STATUS_NACKr 20503
#define IMIRROR_CONTROLr 20504
#define IMMU_FUSE_DEBUG0r 20505
#define IMMU_FUSE_DEBUG1r 20506
#define IMMU_FUSE_DEBUG2r 20507
#define IMPLS_SER_CONTROLr 20508
#define IMRP4r 20509
#define IMRP6r 20510
#define INCOMINGUPMAP0r 20511
#define INCOMINGUPMAP1r 20512
#define INCOMINGUPMAP2r 20513
#define INCOMINGUPMAP3r 20514
#define INCORRECT_STATUS_MESSAGE___REGISTER_1r 20515
#define INCORRECT_STATUS_MESSAGE___REGISTER_2r 20516
#define INCREMENTALMODECONFIGURATIONSr 20517
#define INGRESSMULTICASTINDICATIONr 20518
#define INGRESSSHAPESCHEDULERCONFIGr 20519
#define INGRESSSHAPINGQUEUEBOUNDARIESr 20520
#define INGRESS_SHAPING_PORT_CONFIGURATIONr 20521
#define ING_1588OMPLSr 20522
#define ING_1588_INGRESS_CTRL_PARITY_CONTROLr 20523
#define ING_1588_PARSING_CONTROLr 20524
#define ING_BYPASS_CTRLr 20525
#define ING_CONFIGr 20526
#define ING_CONFIG_2r 20527
#define ING_CONFIG_64r 20528
#define ING_COS_MAPr 20529
#define ING_COS_MODEr 20530
#define ING_COS_MODE_64r 20531
#define ING_CPUTOBMAPr 20532
#define ING_CTRLr 20533
#define ING_CTRL2r 20534
#define ING_DNAT_ADDRESS_TYPE_B0_PDAr 20535
#define ING_DNAT_ADDRESS_TYPE_B0_TMr 20536
#define ING_DNAT_ADDRESS_TYPE_B1_PDAr 20537
#define ING_DNAT_ADDRESS_TYPE_B1_TMr 20538
#define ING_DNAT_ADDRESS_TYPE_HASH_CONTROLr 20539
#define ING_DVP_PARITY_CONTROLr 20540
#define ING_DVP_PARITY_STATUS_INTRr 20541
#define ING_DVP_PARITY_STATUS_NACKr 20542
#define ING_DVP_TABLE_DBGCTRL_0r 20543
#define ING_DVP_TABLE_PARITY_CONTROLr 20544
#define ING_DVP_TABLE_PARITY_STATUS_INTRr 20545
#define ING_DVP_TABLE_PARITY_STATUS_NACKr 20546
#define ING_EAV_CLASSr 20547
#define ING_EGRMSKBMAPr 20548
#define ING_EGRMSKBMAP_64r 20549
#define ING_EGRMSKBMAP_PARITY_CONTROLr 20550
#define ING_EGRMSKBMAP_PARITY_STATUS_INTRr 20551
#define ING_EGRMSKBMAP_PARITY_STATUS_NACKr 20552
#define ING_EN_EFILTER_BITMAPr 20553
#define ING_EN_EFILTER_BITMAP_64r 20554
#define ING_EPC_LNKBMAPr 20555
#define ING_ETAG_PCP_MAPPING_CONTROL_DBGCTRLr 20556
#define ING_EVENT_DEBUGr 20557
#define ING_EVENT_DEBUG_2r 20558
#define ING_EVENT_DEBUG_3r 20559
#define ING_EVENT_DEBUG_2_Xr 20560
#define ING_EVENT_DEBUG_2_Yr 20561
#define ING_EVENT_DEBUG_3_Xr 20562
#define ING_EVENT_DEBUG_3_Yr 20563
#define ING_EVENT_DEBUG_MASKr 20564
#define ING_EVENT_DEBUG_Xr 20565
#define ING_EVENT_DEBUG_Yr 20566
#define ING_FCOE_ETHERTYPEr 20567
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r 20568
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r 20569
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r 20570
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r 20571
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r 20572
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r 20573
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r 20574
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r 20575
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_8r 20576
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_9r 20577
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_10r 20578
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_11r 20579
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_12r 20580
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_13r 20581
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_14r 20582
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_15r 20583
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r 20584
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r 20585
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r 20586
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r 20587
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r 20588
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r 20589
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r 20590
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r 20591
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r 20592
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r 20593
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r 20594
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r 20595
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r 20596
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r 20597
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r 20598
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r 20599
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r 20600
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r 20601
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r 20602
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r 20603
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r 20604
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r 20605
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r 20606
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r 20607
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_8r 20608
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_9r 20609
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_10r 20610
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_11r 20611
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_12r 20612
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_13r 20613
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_14r 20614
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_15r 20615
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r 20616
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r 20617
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r 20618
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r 20619
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r 20620
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r 20621
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r 20622
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r 20623
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_8r 20624
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_9r 20625
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_10r 20626
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_11r 20627
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_12r 20628
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_13r 20629
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_14r 20630
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_15r 20631
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r 20632
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r 20633
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r 20634
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r 20635
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r 20636
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r 20637
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r 20638
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r 20639
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r 20640
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r 20641
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r 20642
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r 20643
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r 20644
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r 20645
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r 20646
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r 20647
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r 20648
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r 20649
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r 20650
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r 20651
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r 20652
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r 20653
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r 20654
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r 20655
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_8r 20656
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_9r 20657
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_10r 20658
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_11r 20659
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_12r 20660
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_13r 20661
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_14r 20662
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_15r 20663
#define ING_FLEX_CTR_PKT_RES_MAP_PARITY_CONTROLr 20664
#define ING_FLEX_CTR_PKT_RES_MAP_PARITY_STATUS_INTRr 20665
#define ING_FLEX_CTR_PKT_RES_MAP_PARITY_STATUS_NACKr 20666
#define ING_GTP_CONTROLr 20667
#define ING_HASH_CONFIG_0r 20668
#define ING_HBFC_CNM_ETHERTYPEr 20669
#define ING_HBFC_CNTAG_ETHERTYPEr 20670
#define ING_HGTRUNKr 20671
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_CONTROLr 20672
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_INTRr 20673
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_NACKr 20674
#define ING_HW_RESET_CONTROL_1r 20675
#define ING_HW_RESET_CONTROL_2r 20676
#define ING_HW_RESET_CONTROL_2_Xr 20677
#define ING_HW_RESET_CONTROL_2_Yr 20678
#define ING_ICNM_IDr 20679
#define ING_ICNM_MACDA_LSr 20680
#define ING_ICNM_MACDA_MSr 20681
#define ING_ICNM_MACSA_LSr 20682
#define ING_ICNM_MACSA_MSr 20683
#define ING_IPFIX_CONFIGr 20684
#define ING_IPFIX_CURRENT_TIMEr 20685
#define ING_IPFIX_DBG_CONTROLr 20686
#define ING_IPFIX_EOP_BUF_PARITY_CONTROLr 20687
#define ING_IPFIX_EOP_BUF_PARITY_STATUS_INTRr 20688
#define ING_IPFIX_EOP_BUF_PARITY_STATUS_NACKr 20689
#define ING_IPFIX_EXPORT_FIFO_COUNTERr 20690
#define ING_IPFIX_EXPORT_FIFO_PARITY_CONTROLr 20691
#define ING_IPFIX_EXPORT_FIFO_PARITY_STATUSr 20692
#define ING_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr 20693
#define ING_IPFIX_EXPORT_FIFO_READ_PTRr 20694
#define ING_IPFIX_EXPORT_FIFO_WRITE_PTRr 20695
#define ING_IPFIX_FLOW_PARITY_CONTROLr 20696
#define ING_IPFIX_FLOW_PARITY_STATUS_INTRr 20697
#define ING_IPFIX_FLOW_PARITY_STATUS_NACKr 20698
#define ING_IPFIX_FLOW_RATE_CONTROLr 20699
#define ING_IPFIX_HASH_CONTROLr 20700
#define ING_IPFIX_MAXIMUM_IDLE_AGE_SETr 20701
#define ING_IPFIX_MAXIMUM_LIVE_TIME_SETr 20702
#define ING_IPFIX_MINIMUM_LIVE_TIME_SETr 20703
#define ING_IPFIX_MIRROR_CONTROL_64r 20704
#define ING_IPFIX_MISSED_BUCKET_FULL_COUNTr 20705
#define ING_IPFIX_MISSED_EXPORT_FULL_COUNTr 20706
#define ING_IPFIX_MISSED_PORT_LIMIT_COUNTr 20707
#define ING_IPFIX_PDA_CONTROLr 20708
#define ING_IPFIX_PORT_CONFIGr 20709
#define ING_IPFIX_PORT_LIMIT_STATUSr 20710
#define ING_IPFIX_PORT_RECORD_COUNTr 20711
#define ING_IPFIX_PORT_RECORD_LIMIT_SETr 20712
#define ING_IPFIX_PORT_SAMPLING_COUNTERr 20713
#define ING_IPFIX_RAM_CONTROLr 20714
#define ING_IPFIX_SAMPLING_LIMIT_SETr 20715
#define ING_IPFIX_SER_CONTROLr 20716
#define ING_IPFIX_SESSION_PARITY_CONTROLr 20717
#define ING_IPFIX_SESSION_PARITY_STATUSr 20718
#define ING_IPFIX_SESSION_PARITY_STATUS_INTR_0r 20719
#define ING_IPFIX_SESSION_PARITY_STATUS_INTR_1r 20720
#define ING_IPFIX_SESSION_PARITY_STATUS_NACK_0r 20721
#define ING_IPFIX_SESSION_PARITY_STATUS_NACK_1r 20722
#define ING_IPMC_PTR_CTRLr 20723
#define ING_L2_TUNNEL_PARSE_CONTROLr 20724
#define ING_L3_NEXT_HOP_DBGCTRLr 20725
#define ING_L3_NEXT_HOP_DEBUGr 20726
#define ING_L3_NEXT_HOP_PARITY_CONTROLr 20727
#define ING_L3_NEXT_HOP_PARITY_STATUSr 20728
#define ING_L3_NEXT_HOP_PARITY_STATUS_INTRr 20729
#define ING_L3_NEXT_HOP_PARITY_STATUS_NACKr 20730
#define ING_LLTAG_TPIDr 20731
#define ING_MIRROR_COS_CONTROLr 20732
#define ING_MIRTOBMAPr 20733
#define ING_MISC_CONFIGr 20734
#define ING_MISC_CONFIG2r 20735
#define ING_MISC_PORT_CONFIGr 20736
#define ING_MODMAP_CTRLr 20737
#define ING_MPLS_INNER_TPIDr 20738
#define ING_MPLS_TPIDr 20739
#define ING_MPLS_TPID_0r 20740
#define ING_MPLS_TPID_1r 20741
#define ING_MPLS_TPID_2r 20742
#define ING_MPLS_TPID_3r 20743
#define ING_NIV_CONFIGr 20744
#define ING_NIV_RX_FRAMES_ERROR_DROPr 20745
#define ING_NIV_RX_FRAMES_FORWARDING_DROPr 20746
#define ING_NIV_RX_FRAMES_VLAN_TAGGEDr 20747
#define ING_OLP_CONFIG_0_64r 20748
#define ING_OLP_CONFIG_1_64r 20749
#define ING_OUTER_TPIDr 20750
#define ING_OUTER_TPID_0r 20751
#define ING_OUTER_TPID_1r 20752
#define ING_OUTER_TPID_2r 20753
#define ING_OUTER_TPID_3r 20754
#define ING_PHYSICAL_PORT_TABLE_PARITY_CONTROLr 20755
#define ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_INTRr 20756
#define ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_NACKr 20757
#define ING_PORT_THROTTLE_CFGr 20758
#define ING_PORT_THROTTLE_ENABLE_64r 20759
#define ING_PRI_CNG_MAP_PARITY_CONTROLr 20760
#define ING_PRI_CNG_MAP_PARITY_STATUS_INTRr 20761
#define ING_PRI_CNG_MAP_PARITY_STATUS_NACKr 20762
#define ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr 20763
#define ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTRr 20764
#define ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACKr 20765
#define ING_QCN_CNM_ETHERTYPEr 20766
#define ING_QCN_CNTAG_ETHERTYPEr 20767
#define ING_QUEUE_MAP_PARITY_CONTROLr 20768
#define ING_QUEUE_MAP_PARITY_STATUS_INTRr 20769
#define ING_QUEUE_MAP_PARITY_STATUS_NACKr 20770
#define ING_Q_BEGINr 20771
#define ING_SCTP_CONTROLr 20772
#define ING_SERVICE_COUNTER_TABLE_PARITY_CONTROLr 20773
#define ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr 20774
#define ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr 20775
#define ING_SER_FIFO_CTRLr 20776
#define ING_SNAT_CAM_BIST_CONFIGr 20777
#define ING_SNAT_CAM_BIST_CONTROLr 20778
#define ING_SNAT_CAM_BIST_DBG_DATAr 20779
#define ING_SNAT_CAM_BIST_STATUSr 20780
#define ING_SVM_CONTROLr 20781
#define ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr 20782
#define ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr 20783
#define ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr 20784
#define ING_SVM_METER_TABLE_CONTROLr 20785
#define ING_SVM_METER_TABLE_PARITY_STATUS_INTRr 20786
#define ING_SVM_METER_TABLE_PARITY_STATUS_NACKr 20787
#define ING_SVM_METER_TABLE_PDAr 20788
#define ING_SVM_OFFSET_TABLE_CONTROLr 20789
#define ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr 20790
#define ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr 20791
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_0r 20792
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_1r 20793
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_2r 20794
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_3r 20795
#define ING_SVM_POLICY_TABLE_CONTROLr 20796
#define ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr 20797
#define ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr 20798
#define ING_SYS_RSVD_VIDr 20799
#define ING_TRILL_ADJACENCYr 20800
#define ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr 20801
#define ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr 20802
#define ING_TRILL_RX_PKTSr 20803
#define ING_UNTAGGED_PHB_PARITY_CONTROLr 20804
#define ING_UNTAGGED_PHB_PARITY_STATUS_INTRr 20805
#define ING_UNTAGGED_PHB_PARITY_STATUS_NACKr 20806
#define ING_VINTF_COUNTER_TABLE_PARITY_CONTROLr 20807
#define ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr 20808
#define ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr 20809
#define ING_VLAN_TAG_ACTION_PROFILE_CONTROL_DBGCTRLr 20810
#define ING_VOQFC_IDr 20811
#define ING_VOQFC_MACDA_LSr 20812
#define ING_VOQFC_MACDA_MSr 20813
#define ING_VP_VLAN_MEMBERSHIP_B0_PDAr 20814
#define ING_VP_VLAN_MEMBERSHIP_B0_TMr 20815
#define ING_VP_VLAN_MEMBERSHIP_B1_PDAr 20816
#define ING_VP_VLAN_MEMBERSHIP_B1_TMr 20817
#define ING_VP_VLAN_MEMBERSHIP_HASH_CONTROLr 20818
#define ING_WESP_PROTO_CONTROLr 20819
#define INITIALVLANACTIONPROFILESr 20820
#define INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROLr 20821
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUSr 20822
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr 20823
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr 20824
#define INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr 20825
#define INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTRr 20826
#define INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACKr 20827
#define INITIAL_L3_ECMP_PARITY_CONTROLr 20828
#define INITIAL_L3_ECMP_PARITY_STATUS_INTRr 20829
#define INITIAL_L3_ECMP_PARITY_STATUS_NACKr 20830
#define INITIAL_NHOP_PARITY_CONTROLr 20831
#define INITIAL_NHOP_PARITY_STATUSr 20832
#define INITIAL_NHOP_PARITY_STATUS_INTRr 20833
#define INITIAL_NHOP_PARITY_STATUS_NACKr 20834
#define INITIAL_PROT_NHI_TABLE_1_DMA_PARITY_CONTROLr 20835
#define INITIAL_PROT_NHI_TABLE_1_DMA_PARITY_STATUS_INTRr 20836
#define INITIAL_PROT_NHI_TABLE_1_DMA_PARITY_STATUS_NACKr 20837
#define INITIAL_PROT_NHI_TABLE_PARITY_CONTROLr 20838
#define INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTRr 20839
#define INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACKr 20840
#define INITSEQUENCEREGISTERr 20841
#define INI_ECMP_GRP_PARITY_CONTROLr 20842
#define INI_ECMP_GRP_PARITY_STATUS_INTRr 20843
#define INI_ECMP_GRP_PARITY_STATUS_NACKr 20844
#define INI_L3_ECMP_PARITY_CONTROLr 20845
#define INI_L3_ECMP_PARITY_STATUS_INTRr 20846
#define INI_L3_ECMP_PARITY_STATUS_NACKr 20847
#define INI_PROT_NHI_PARITY_CONTROLr 20848
#define INI_PROT_NHI_PARITY_STATUS_INTRr 20849
#define INI_PROT_NHI_PARITY_STATUS_NACKr 20850
#define INNER_TPIDr 20851
#define INONIPr 20852
#define INPUT_PORT_RX_ENABLEr 20853
#define INPUT_PORT_RX_ENABLE0_64r 20854
#define INPUT_PORT_RX_ENABLE1_64r 20855
#define INPUT_PORT_RX_ENABLE_64r 20856
#define INTERDIGITATEDMODEr 20857
#define INTERRUPTBLOCKMASKREGISTERr 20858
#define INTERRUPTBLOCKMASKREGISTERCONTr 20859
#define INTERRUPTBLOCKSOURCEREGISTERr 20860
#define INTERRUPTBLOCKSOURCEREGISTERCONTr 20861
#define INTERRUPTMASKREGISTER1r 20862
#define INTERRUPTMASKREGISTER2r 20863
#define INTERRUPTMASKREGISTER3r 20864
#define INTERRUPTMASKREGISTER4r 20865
#define INTERRUPTMASKREGISTER5r 20866
#define INTERRUPTREGISTER1r 20867
#define INTERRUPTREGISTER2r 20868
#define INTERRUPTREGISTER3r 20869
#define INTERRUPTREGISTER4r 20870
#define INTERRUPTREGISTER5r 20871
#define INTERRUPT_MASK_DATAr 20872
#define INTERRUPT_REGISTERr 20873
#define INTFI_CFGr 20874
#define INTFI_DEBUGr 20875
#define INTFI_DEBUG_FIFO_WR_POINTERr 20876
#define INTFI_ECC_1B_COUNTERr 20877
#define INTFI_ECC_2B_COUNTERr 20878
#define INTFI_ECC_CONTROLr 20879
#define INTFI_ECC_DEBUGr 20880
#define INTFI_ECC_ERRORr 20881
#define INTFI_ECC_INTR_MASKr 20882
#define INTFI_ECC_STATUSr 20883
#define INTFI_EN_COR_ERR_RPTr 20884
#define INTFI_ERROR_MASKr 20885
#define INTFI_ERROR_STATUSr 20886
#define INTFI_HCFC_DEBUGr 20887
#define INTFI_MAP_L0_TBL_ADDRr 20888
#define INTFI_MAP_L1_TBL_ADDRr 20889
#define INTFI_MAP_L2_TBL_ADDRr 20890
#define INTFI_MAP_TBL_ADDRr 20891
#define INTFI_MEMDEBUGr 20892
#define INTFI_OOBFC_MSG_RX_FAILED_CNTr 20893
#define INTFI_OOB_HCFC_BAD_RXD_COUNTr 20894
#define INTFI_OOB_HCFC_CAPTURE0r 20895
#define INTFI_OOB_HCFC_CAPTURE1r 20896
#define INTFI_OOB_HCFC_CAPTURE2r 20897
#define INTFI_OOB_HCFC_CAPTURE3r 20898
#define INTFI_OOB_HCFC_GOOD_RXD_COUNTr 20899
#define INTFI_PORT_CFGr 20900
#define INTFO_CONGST_STr 20901
#define INTFO_E2ECC_MERGE_MCQ_POOLr 20902
#define INTFO_E2ECC_MERGE_RQE_POOLr 20903
#define INTFO_E2ECC_POOL_STATE_REPORT_ENABLEr 20904
#define INTFO_FCN_ENr 20905
#define INTFO_HW_UPDATE_DISr 20906
#define INTFO_OOBFC_MSG_RX_FAILED_CNTr 20907
#define INTFO_OOBFC_MSG_RX_FAILED_CNT0r 20908
#define INTFO_OOBFC_MSG_RX_FAILED_CNT1r 20909
#define INTFO_OOBFC_MSG_RX_FAILED_CNT2r 20910
#define INTFO_OOBFC_MSG_RX_FAILED_CNT3r 20911
#define INTFO_QCN_SRAM_TMr 20912
#define INTLPDQCQFCCONFIGr 20913
#define INTLPDQCQFCSTATUSr 20914
#define INVALIDDESTINATIONr 20915
#define INVALIDPORTr 20916
#define IP0_BISRr 20917
#define IP0_BISR_REGr 20918
#define IP0_EP_BISR_RD_DATAr 20919
#define IP0_INTR_ENABLEr 20920
#define IP0_INTR_STATUSr 20921
#define IP1_BISRr 20922
#define IP1_BISR_RD_DATAr 20923
#define IP1_BISR_REGr 20924
#define IP1_INTR_ENABLEr 20925
#define IP1_INTR_ENABLE_1r 20926
#define IP1_INTR_STATUSr 20927
#define IP1_INTR_STATUS_1r 20928
#define IP1_PARITY_INTR_STATUSr 20929
#define IP2_BISRr 20930
#define IP2_BISR_RD_DATAr 20931
#define IP2_BISR_REGr 20932
#define IP2_INTR_ENABLEr 20933
#define IP2_INTR_ENABLE_1r 20934
#define IP2_INTR_ENABLE_2r 20935
#define IP2_INTR_STATUSr 20936
#define IP2_INTR_STATUS_1r 20937
#define IP2_INTR_STATUS_2r 20938
#define IP2_PARITY_INTR_STATUSr 20939
#define IP3_BISRr 20940
#define IP3_BISR_REGr 20941
#define IP3_INTR_ENABLEr 20942
#define IP3_INTR_ENABLE_1r 20943
#define IP3_INTR_ENABLE_2r 20944
#define IP3_INTR_STATUSr 20945
#define IP3_INTR_STATUS_1r 20946
#define IP3_INTR_STATUS_2r 20947
#define IP3_PARITY_INTR_STATUSr 20948
#define IP4FDr 20949
#define IP4_BISR_REGr 20950
#define IP4_INTR_ENABLEr 20951
#define IP4_INTR_STATUSr 20952
#define IP4_PARITY_STATUSr 20953
#define IP5_INTR_ENABLEr 20954
#define IP5_INTR_ENABLE_1r 20955
#define IP5_INTR_ENABLE_2r 20956
#define IP5_INTR_STATUSr 20957
#define IP5_INTR_STATUS_1r 20958
#define IP5_INTR_STATUS_2r 20959
#define IP6FDr 20960
#define IPARS_BUS_PARITY_DEBUGr 20961
#define IPARS_DBGCTRLr 20962
#define IPARS_DEBUGr 20963
#define IPARS_ECC_ERRORr 20964
#define IPARS_ECC_ERROR_MASKr 20965
#define IPARS_ECC_STATUSr 20966
#define IPARS_EN_COR_ERR_RPTr 20967
#define IPARS_HW_CONTROLr 20968
#define IPARS_MEM_INITr 20969
#define IPARS_PARITY_ERRORr 20970
#define IPARS_PARITY_ERROR_MASKr 20971
#define IPARS_REGS_DEBUGr 20972
#define IPARS_SER_CONTROLr 20973
#define IPARS_STM_ECCr 20974
#define IPARS_TM_REG_1r 20975
#define IPDSCPTOEXPMAP_0r 20976
#define IPDSCPTOEXPMAP_1r 20977
#define IPDSCPTOEXPMAP_2r 20978
#define IPFIX_AGE_CONTROLr 20979
#define IPFIX_RAM_CONTROLr 20980
#define IPG_HD_BKP_CNTLr 20981
#define IPIPE_PERR_CONTROLr 20982
#define IPMCGROUPMEMDEBUGr 20983
#define IPMCGROUPTBLMEMDEBUGr 20984
#define IPMCGRPMEMDEBUGr 20985
#define IPMCIDXINCACONFIGr 20986
#define IPMCIDXINCAENr 20987
#define IPMCIDXINCAEN_64r 20988
#define IPMCIDXINCBCONFIGr 20989
#define IPMCIDXINCBENr 20990
#define IPMCIDXINCBEN_64r 20991
#define IPMCIDXINCCCONFIGr 20992
#define IPMCIDXINCCENr 20993
#define IPMCIDXINCCEN_64r 20994
#define IPMCIDXINCCONFIGr 20995
#define IPMCINTFTBLMEMDEBUGr 20996
#define IPMCPARITYERRORPTRr 20997
#define IPMCREPLICATIONCFGr 20998
#define IPMCREPLICATIONCFG0r 20999
#define IPMCREPLICATIONCFG1r 21000
#define IPMCREPLICATIONCOUNTr 21001
#define IPMCREPLICATIONCOUNT0r 21002
#define IPMCREPLICATIONCOUNT1r 21003
#define IPMCREPOVERLMTPBMr 21004
#define IPMCREP_SRCHFAILr 21005
#define IPMCREP_SRCHFAIL_64r 21006
#define IPMCVLANMEMDEBUGr 21007
#define IPMC_L2_MTUr 21008
#define IPMC_L2_MTU_0r 21009
#define IPMC_L2_MTU_1r 21010
#define IPMC_L2_MTU_2r 21011
#define IPMC_L2_MTU_3r 21012
#define IPMC_L2_MTU_4r 21013
#define IPMC_L2_MTU_5r 21014
#define IPMC_L2_MTU_6r 21015
#define IPMC_L2_MTU_7r 21016
#define IPMC_L3_MTUr 21017
#define IPMC_L3_MTU_0r 21018
#define IPMC_L3_MTU_1r 21019
#define IPMC_L3_MTU_2r 21020
#define IPMC_L3_MTU_3r 21021
#define IPMC_L3_MTU_4r 21022
#define IPMC_L3_MTU_5r 21023
#define IPMC_L3_MTU_6r 21024
#define IPMC_L3_MTU_7r 21025
#define IPMC_MEMORY_DEBUG_TMr 21026
#define IPMC_MTU_CONFIGr 21027
#define IPROC_WRAP_GEN_PLL_CTRL0r 21028
#define IPROC_WRAP_GEN_PLL_CTRL1r 21029
#define IPROC_WRAP_GEN_PLL_CTRL2r 21030
#define IPROC_WRAP_GEN_PLL_CTRL3r 21031
#define IPROC_WRAP_GEN_PLL_CTRL4r 21032
#define IPROC_WRAP_GEN_PLL_CTRL5r 21033
#define IPROC_WRAP_GEN_PLL_STATUSr 21034
#define IPROC_WRAP_IPROC_XGPLL_CTRL_0r 21035
#define IPROC_WRAP_IPROC_XGPLL_CTRL_1r 21036
#define IPROC_WRAP_IPROC_XGPLL_CTRL_2r 21037
#define IPROC_WRAP_IPROC_XGPLL_CTRL_3r 21038
#define IPROC_WRAP_IPROC_XGPLL_CTRL_4r 21039
#define IPROC_WRAP_IPROC_XGPLL_STATUSr 21040
#define IPROC_WRAP_MISC_CONTROLr 21041
#define IPROC_WRAP_MISC_STATUSr 21042
#define IPROC_WRAP_USBPHY_CTRLr 21043
#define IPSCREDITCONFIGr 21044
#define IPSGENERALCONFIGURATIONSr 21045
#define IPS_ACTIVATE_TIMERr 21046
#define IPS_ACTIVE_PUSH_QUEUE_IDr 21047
#define IPS_ACTIVE_QUEUE_COUNTr 21048
#define IPS_AUTO_CREDIT_MECHANISM_FIRST_QUEUEr 21049
#define IPS_AUTO_CREDIT_MECHANISM_LAST_QUEUEr 21050
#define IPS_AUTO_CREDIT_MECHANISM_RATE_CONFIGURATIONr 21051
#define IPS_BFMC_1_CREDIT_COUNTERr 21052
#define IPS_BFMC_2_CREDIT_COUNTERr 21053
#define IPS_BFMC_3_CREDIT_COUNTERr 21054
#define IPS_BFMC_CLASS_CONFIGSr 21055
#define IPS_BFMC_SHAPER_CONFIGSr 21056
#define IPS_CAPTURE_QUEUE_DESCRIPTORr 21057
#define IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIGr 21058
#define IPS_CREDIT_FABRIC_LATENCY_COUNTERr 21059
#define IPS_CREDIT_FABRIC_LATENCY_COUNTER_CONFIGr 21060
#define IPS_CREDIT_OVERFLOW_QUEUE_NUMr 21061
#define IPS_CREDIT_WATCHDOG_CONFIGURATIONr 21062
#define IPS_CREDIT_WATCHDOG_CURRENT_TIMEr 21063
#define IPS_CRWD_EVENT_COUNTERr 21064
#define IPS_CR_WD_BOTTOM_Qr 21065
#define IPS_CR_WD_TOP_Qr 21066
#define IPS_DEL_QUEUE_NUMBERr 21067
#define IPS_DEQ_CMD_BYTE_COUNTERr 21068
#define IPS_DEQ_CMD_COUNTERr 21069
#define IPS_DEQ_CMD_TIMEOUT_QUEUE_NUMr 21070
#define IPS_DEQ_COMMAND_TIMEOUT_CONFIGURATIONr 21071
#define IPS_DQCQ_ID_FILTERr 21072
#define IPS_DQCQ_MAX_OCCUPANCY_HPr 21073
#define IPS_DQCQ_MAX_OCCUPANCY_LPr 21074
#define IPS_ECC_1B_ERR_CNTr 21075
#define IPS_ECC_2B_ERR_CNTr 21076
#define IPS_ECC_CONFIGURATION_REGISTERr 21077
#define IPS_ECC_ERR_1B_INITIATEr 21078
#define IPS_ECC_ERR_1B_MONITOR_MEM_MASKr 21079
#define IPS_ECC_ERR_2B_INITIATEr 21080
#define IPS_ECC_ERR_2B_MONITOR_MEM_MASKr 21081
#define IPS_EIR_CREDIT_REJECT_FLOW_CONTROL_THRESHOLDr 21082
#define IPS_EMPTY_DQCQ_IDr 21083
#define IPS_ENABLE_DYNAMIC_MEMORY_ACCESSr 21084
#define IPS_ENQ_BLOCK_OVERFLOW_QNUMr 21085
#define IPS_ERROR_INITIATION_DATAr 21086
#define IPS_FCR_CREDIT_COUNTERr 21087
#define IPS_FLOW_CONTROL_COUNTERr 21088
#define IPS_FLOW_CONTROL_COUNT_SELECTr 21089
#define IPS_FLOW_STATUS_FILTERr 21090
#define IPS_FLOW_STATUS_FILTER_MASKr 21091
#define IPS_FMC_CREDIT_FLOW_CONTROL_THRESHOLDr 21092
#define IPS_FMC_SCHEDULER_CONFIGSr 21093
#define IPS_FMS_DELAY_COUNTERr 21094
#define IPS_FMS_DELAY_COUNTER_CONFIGSr 21095
#define IPS_FMS_FLOW_STATUS_COUNTERr 21096
#define IPS_FMS_MAX_OCCUPANCYr 21097
#define IPS_FMS_PARAMETERSr 21098
#define IPS_FSMRQ_DELAY_COUNTERr 21099
#define IPS_FSMRQ_DELAY_COUNTER_CONFIGSr 21100
#define IPS_FSMRQ_FLOW_STATUS_COUNTERr 21101
#define IPS_FSMRQ_MAX_OCCUPANCYr 21102
#define IPS_FSMRQ_REQ_QUEUESr 21103
#define IPS_FSM_ON_MESSAGE_SHAPERr 21104
#define IPS_GFMC_CREDIT_COUNTERr 21105
#define IPS_GFMC_SHAPER_CONFIGSr 21106
#define IPS_GLOBAL_CREDIT_COUNTERr 21107
#define IPS_GLOBAL_FLOW_STATUS_COUNTERr 21108
#define IPS_GLOBAL_IQM_REPORT_COUNTERr 21109
#define IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG_1r 21110
#define IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG_2r 21111
#define IPS_INDIRECTCOMMANDr 21112
#define IPS_INDIRECTCOMMANDADDRESSr 21113
#define IPS_INDIRECTCOMMANDDATAINCREMENTr 21114
#define IPS_INDIRECTCOMMANDRDDATAr 21115
#define IPS_INDIRECTCOMMANDWRDATAr 21116
#define IPS_INDIRECT_COMMANDr 21117
#define IPS_INDIRECT_COMMAND_ADDRESSr 21118
#define IPS_INDIRECT_COMMAND_DATA_INCREMENTr 21119
#define IPS_INDIRECT_COMMAND_RD_DATAr 21120
#define IPS_INDIRECT_COMMAND_WR_DATAr 21121
#define IPS_INGRESS_SHAPE_SCHEDULER_CONFIGr 21122
#define IPS_INS_CREDIT_FABRIC_LATENCY_COUNTERr 21123
#define IPS_INS_FMS_DELAY_COUNTERr 21124
#define IPS_INS_FSMRQ_DELAY_COUNTERr 21125
#define IPS_INTERDIGITATED_MODEr 21126
#define IPS_INTERRUPTMASKREGISTERr 21127
#define IPS_INTERRUPTREGISTERr 21128
#define IPS_INTERRUPT_MASK_REGISTERr 21129
#define IPS_INTERRUPT_REGISTERr 21130
#define IPS_INTERRUPT_REGISTER_TESTr 21131
#define IPS_INT_LP_DQCQ_FC_CONFIGr 21132
#define IPS_INT_LP_DQCQ_FC_STATUSr 21133
#define IPS_IPS_CREDIT_CONFIGr 21134
#define IPS_IPS_CREDIT_CONFIG_1r 21135
#define IPS_IPS_CREDIT_CONFIG_2r 21136
#define IPS_IPS_CREDIT_CONFIG_3r 21137
#define IPS_IPS_CREDIT_CONFIG_4r 21138
#define IPS_IPS_GENERAL_CONFIGURATIONSr 21139
#define IPS_IPT_FLOW_CONTROL_CONFIGURATIONr 21140
#define IPS_IQM_REPORT_FILTERr 21141
#define IPS_IS_CREDIT_FLOW_CONTROL_THRESHOLDr 21142
#define IPS_LOST_CREDIT_QUEUE_NUMBERr 21143
#define IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_1r 21144
#define IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_2r 21145
#define IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_3r 21146
#define IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_4r 21147
#define IPS_MANUAL_QUEUE_OPERATIONr 21148
#define IPS_MANUAL_QUEUE_OPERATION_QUEUE_IDr 21149
#define IPS_MASKED_IQM_EVENT_COUNTERr 21150
#define IPS_MAX_ACTIVE_QUEUE_COUNTr 21151
#define IPS_MAX_CR_BALr 21152
#define IPS_MAX_CR_BAL_QUEUEr 21153
#define IPS_MAX_FSMRQ_REQ_QUEUESr 21154
#define IPS_MAX_PORT_QUEUE_SIZEr 21155
#define IPS_MIN_CR_BALr 21156
#define IPS_MIN_CR_BAL_QUEUEr 21157
#define IPS_OVERFLOW_DQCQ_IDr 21158
#define IPS_PARITY_ERR_CNTr 21159
#define IPS_PAR_ERR_INITIATEr 21160
#define IPS_PAR_ERR_MEM_MASKr 21161
#define IPS_PROGRAMMABLE_IQM_REPORT_COUNTERr 21162
#define IPS_PUSH_QUEUE_TYPES_CONFIGr 21163
#define IPS_QTYPE_FILTERr 21164
#define IPS_QUEUE_NUM_FILTERr 21165
#define IPS_QUEUE_NUM_FILTER_MASKr 21166
#define IPS_REG_0090r 21167
#define IPS_REG_0091r 21168
#define IPS_REG_0092r 21169
#define IPS_REG_0093r 21170
#define IPS_REG_0096r 21171
#define IPS_REG_0097r 21172
#define IPS_REG_0098r 21173
#define IPS_REG_0101r 21174
#define IPS_REG_0104r 21175
#define IPS_REG_0105r 21176
#define IPS_REG_0141r 21177
#define IPS_REG_0144r 21178
#define IPS_REG_0145r 21179
#define IPS_REG_0147r 21180
#define IPS_REG_0169r 21181
#define IPS_REG_0170r 21182
#define IPS_REG_0189r 21183
#define IPS_REG_0210r 21184
#define IPS_REG_0211r 21185
#define IPS_REG_00BFr 21186
#define IPS_REG_00C0r 21187
#define IPS_REG_00C1r 21188
#define IPS_REG_00C2r 21189
#define IPS_REG_00C3r 21190
#define IPS_REG_00C4r 21191
#define IPS_REG_00C5r 21192
#define IPS_REG_00C6r 21193
#define IPS_REG_014Ar 21194
#define IPS_REG_014Br 21195
#define IPS_REG_014Dr 21196
#define IPS_REG_014Er 21197
#define IPS_REG_016Ar 21198
#define IPS_REG_016Cr 21199
#define IPS_REG_016Dr 21200
#define IPS_REG_016Fr 21201
#define IPS_RETURNED_CREDIT_COUNTERr 21202
#define IPS_STORED_CREDITS_USAGE_CONFIGURATIONr 21203
#define IPS_SYSTEM_RED_AGING_CONFIGURATIONr 21204
#define IPS_TIMER_CONFIGURATIONr 21205
#define IPS_TIME_IN_NORMr 21206
#define IPS_TIME_IN_SLOWr 21207
#define IPTDATAFIFOCONFIGURATIONREGISTERr 21208
#define IPTDESCRIPTORCOUNTERr 21209
#define IPTENABLESr 21210
#define IPTE_DEBUG_ERROR0r 21211
#define IPTE_DEBUG_ERROR1r 21212
#define IPTE_DEBUG_ERROR2r 21213
#define IPTE_DEBUG_ERROR0_MASKr 21214
#define IPTE_DEBUG_ERROR1_MASKr 21215
#define IPTE_DEBUG_ERROR2_MASKr 21216
#define IPTE_ECC_ERROR0r 21217
#define IPTE_ECC_ERROR0_MASKr 21218
#define IPTE_ECC_STATUS0r 21219
#define IPTE_ECC_STATUS1r 21220
#define IPTE_ECC_STATUS2r 21221
#define IPTE_ECC_STATUS3r 21222
#define IPTFLOWCONTROLCONFIGURATIONr 21223
#define IPTFMCIPSFCMAP1r 21224
#define IPTFMCIPSFCMAP2r 21225
#define IPTINTRNLFMCFCMAPr 21226
#define IPTLASTHEADERr 21227
#define IPTPACKETCOUNTERr 21228
#define IPT_ARAD_PACKETS_FORMATr 21229
#define IPT_CFG_BYTE_CNTr 21230
#define IPT_CFG_BYTE_CNT_SRC_SELr 21231
#define IPT_CFG_EVENT_CNTr 21232
#define IPT_CFG_EVENT_CNT_SELr 21233
#define IPT_CNM_CONTORLr 21234
#define IPT_CNM_ETHER_TYPEr 21235
#define IPT_CNM_EXTERNAL_PP_SAMPLING_DATA_SIZEr 21236
#define IPT_CNM_FTMHr 21237
#define IPT_CNM_FTMH_2r 21238
#define IPT_CNM_FTMH_3r 21239
#define IPT_CNM_FTMH_DSP_EXTr 21240
#define IPT_CNM_FTMH_LB_EXTr 21241
#define IPT_CNM_FTMH_STACK_EXTr 21242
#define IPT_CNM_GENERATED_PACKET_ACTUAL_SIZEr 21243
#define IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr 21244
#define IPT_CNM_MAC_SAr 21245
#define IPT_CNM_PDUr 21246
#define IPT_CNM_PDU_CN_TAGr 21247
#define IPT_CNM_PDU_CPID_MSBr 21248
#define IPT_CNM_PPHr 21249
#define IPT_CNM_PPHFHEIr 21250
#define IPT_CNM_PPH_INLIFr 21251
#define IPT_CNM_PPH_VSIr 21252
#define IPT_CNM_XGS_FORMAT_CONTROLr 21253
#define IPT_CNM_XGS_FORMAT_CPID_HIGHr 21254
#define IPT_CNM_XGS_FORMAT_DATAr 21255
#define IPT_CNM_XGS_FORMAT_FRC_LITEr 21256
#define IPT_CNM_XGS_FORMAT_PPD_0r 21257
#define IPT_CNM_XGS_FORMAT_SAMPLED_DATA_SIZEr 21258
#define IPT_CNM_XGS_FORMAT_SIGNATURE_DAr 21259
#define IPT_CNM_XGS_FORMAT_SIGNATURE_ETHER_TYPEr 21260
#define IPT_CNM_XGS_FORMAT_SIGNATURE_SAr 21261
#define IPT_CPU_DEL_BUFF_CNTr 21262
#define IPT_CPU_D_BUFF_DELETE_CONTROLr 21263
#define IPT_CPU_D_BUFF_RELEASE_CONTROLr 21264
#define IPT_CPU_REL_BUFF_CNTr 21265
#define IPT_CRC_ERROR_COUNTERr 21266
#define IPT_CRC_ERROR_D_BUFF_DELETE_CONFIGSr 21267
#define IPT_CRC_ERR_BUFF_FIFO_FULL_CNTr 21268
#define IPT_CRC_ERR_DELETED_BUFFERS_FIFO_HEADr 21269
#define IPT_CRC_ERR_DELETED_BUFFERS_FIFO_STATUSr 21270
#define IPT_CRC_ERR_DEL_BUFF_CNTr 21271
#define IPT_CRC_ERR_RATE_CONFIGURATION_REGISTER_0r 21272
#define IPT_CRC_ERR_RATE_CONFIGURATION_REGISTER_1r 21273
#define IPT_CRC_ERR_WEIGHT_CONFIGURATION_REGISTER_0r 21274
#define IPT_CRC_ERR_WEIGHT_CONFIGURATION_REGISTER_1r 21275
#define IPT_DATA_QUEUE_EGQ_THRESHOLDr 21276
#define IPT_DEBUG_CONTROLSr 21277
#define IPT_DESTINATION_ID_FORMAT_TO_FABRICr 21278
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_01r 21279
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_23r 21280
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_10_11r 21281
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_12_13r 21282
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_14_15r 21283
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_4_5r 21284
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_6_7r 21285
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_8_9r 21286
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_0_1r 21287
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_10_11r 21288
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_12_13r 21289
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_14_15r 21290
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_2_3r 21291
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_4_5r 21292
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_6_7r 21293
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_8_9r 21294
#define IPT_DRAM_BUFFER_POINTER_QUEUE_MULTICAST_THRESHOLDr 21295
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_0_1r 21296
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_10_11r 21297
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_12_13r 21298
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_14_15r 21299
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_2_3r 21300
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_4_5r 21301
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_6_7r 21302
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_8_9r 21303
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_0_1r 21304
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_10_11r 21305
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_12_13r 21306
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_14_15r 21307
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_2_3r 21308
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_4_5r 21309
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_6_7r 21310
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_8_9r 21311
#define IPT_ECC_1B_ERR_CNTr 21312
#define IPT_ECC_2B_ERR_CNTr 21313
#define IPT_ECC_ERR_1B_INITIATEr 21314
#define IPT_ECC_ERR_1B_MONITOR_MEM_MASKr 21315
#define IPT_ECC_ERR_2B_INITIATEr 21316
#define IPT_ECC_ERR_2B_MONITOR_MEM_MASKr 21317
#define IPT_ECC_ERR_INTERRUPT_MASK_REGISTERr 21318
#define IPT_ECC_ERR_INTERRUPT_REGISTERr 21319
#define IPT_ECC_ERR_INTERRUPT_REGISTER_TESTr 21320
#define IPT_EGQ_PKT_CNTr 21321
#define IPT_ENABLE_DYNAMIC_MEMORY_ACCESSr 21322
#define IPT_ENQ_PKT_CNTr 21323
#define IPT_ERROR_INITIATION_DATAr 21324
#define IPT_FABRIC_HEADER_EXTENDED_MODEr 21325
#define IPT_FDT_CTRL_IRDY_CNTr 21326
#define IPT_FDT_NUM_LINKS_STATUS_0r 21327
#define IPT_FDT_NUM_LINKS_STATUS_1r 21328
#define IPT_FDT_PKT_CNTr 21329
#define IPT_FDT_QNUM_CNT_SELr 21330
#define IPT_FIFOS_MAX_OCC_0r 21331
#define IPT_FIFOS_MAX_OC_1r 21332
#define IPT_FIFOS_STATEr 21333
#define IPT_FMC_FC_STATUS_VECr 21334
#define IPT_FORCE_LOCAL_OR_FABRICr 21335
#define IPT_GCI_BACKOFF_CS_WEIGHTSr 21336
#define IPT_GCI_BACKOFF_RANGE_THRESHOLDSr 21337
#define IPT_GCI_BKFF_LEVELr 21338
#define IPT_GCI_CNTr 21339
#define IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_0r 21340
#define IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_1r 21341
#define IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_2r 21342
#define IPT_GCI_LKY_MAX_OC_1r 21343
#define IPT_GTIMERCONFIGr 21344
#define IPT_GTIMERCONFIGCONTr 21345
#define IPT_GTIMER_CONFIGURATIONr 21346
#define IPT_GTIMER_TRIGGERr 21347
#define IPT_HEADER_FIELDS_STAMP_WHEN_OTHERr 21348
#define IPT_INDIRECTCOMMANDr 21349
#define IPT_INDIRECTCOMMANDADDRESSr 21350
#define IPT_INDIRECTCOMMANDDATAINCREMENTr 21351
#define IPT_INDIRECTCOMMANDRDDATA_0r 21352
#define IPT_INDIRECTCOMMANDRDDATA_1r 21353
#define IPT_INDIRECTCOMMANDRDDATA_2r 21354
#define IPT_INDIRECTCOMMANDRDDATA_3r 21355
#define IPT_INDIRECTCOMMANDRDDATA_4r 21356
#define IPT_INDIRECTCOMMANDRDDATA_5r 21357
#define IPT_INDIRECTCOMMANDRDDATA_6r 21358
#define IPT_INDIRECTCOMMANDRDDATA_7r 21359
#define IPT_INDIRECTCOMMANDWRDATA_0r 21360
#define IPT_INDIRECTCOMMANDWRDATA_1r 21361
#define IPT_INDIRECTCOMMANDWRDATA_2r 21362
#define IPT_INDIRECTCOMMANDWRDATA_3r 21363
#define IPT_INDIRECTCOMMANDWRDATA_4r 21364
#define IPT_INDIRECTCOMMANDWRDATA_5r 21365
#define IPT_INDIRECTCOMMANDWRDATA_6r 21366
#define IPT_INDIRECTCOMMANDWRDATA_7r 21367
#define IPT_INDIRECT_COMMANDr 21368
#define IPT_INDIRECT_COMMAND_ADDRESSr 21369
#define IPT_INDIRECT_COMMAND_DATA_INCREMENTr 21370
#define IPT_INDIRECT_COMMAND_RD_DATAr 21371
#define IPT_INDIRECT_COMMAND_WR_DATAr 21372
#define IPT_INDIRECT_WR_MASKr 21373
#define IPT_INTERRUPTMASKREGISTERr 21374
#define IPT_INTERRUPTREGISTERr 21375
#define IPT_INTERRUPT_MASK_REGISTERr 21376
#define IPT_INTERRUPT_REGISTERr 21377
#define IPT_INTERRUPT_REGISTER_TESTr 21378
#define IPT_IPT_2_IPS_FC_STATUS_VECr 21379
#define IPT_IPT_2_IPS_FC_STATUS_VEC_2r 21380
#define IPT_IPT_ENABLESr 21381
#define IPT_IPT_FMC_IPS_FC_MAP_1r 21382
#define IPT_IPT_INTRNL_FMC_FC_MAPr 21383
#define IPT_LSBMIRRORDATABUSr 21384
#define IPT_LST_RD_DBUFFr 21385
#define IPT_MAPPING_QUEUE_TYPE_TO_MIRROR_PACKETr 21386
#define IPT_MAPPING_QUEUE_TYPE_TO_SNOOP_PACKETr 21387
#define IPT_MAPPING_QUEUE_TYPE_TO_TDM_PACKETr 21388
#define IPT_MAPPING_TRAFFIC_CLASSr 21389
#define IPT_MC_TRAFFIC_JITTER_SHAPER_4r 21390
#define IPT_MC_TRAFFIC_JITTER_SHAPER_5r 21391
#define IPT_MSBMIRRORDATABUSr 21392
#define IPT_PARITY_ERR_CNTr 21393
#define IPT_PAR_ERR_INITIATEr 21394
#define IPT_PAR_ERR_MEM_MASKr 21395
#define IPT_QNUM_CNT_SELr 21396
#define IPT_REG_0085r 21397
#define IPT_REG_0086r 21398
#define IPT_REG_0087r 21399
#define IPT_REG_0090r 21400
#define IPT_REG_0091r 21401
#define IPT_REG_0092r 21402
#define IPT_REG_0093r 21403
#define IPT_REG_0101r 21404
#define IPT_REG_00A3r 21405
#define IPT_REG_00AFr 21406
#define IPT_REG_00C0r 21407
#define IPT_REG_00C1r 21408
#define IPT_REG_00CEr 21409
#define IPT_REG_00CFr 21410
#define IPT_REG_01C0r 21411
#define IPT_REG_01C1r 21412
#define IPT_SHAPERS_GENERAL_CONFIGSr 21413
#define IPT_SHAPER_01_CALr 21414
#define IPT_SHAPER_01_DELAYr 21415
#define IPT_SHAPER_01_MAX_CREDITr 21416
#define IPT_SHAPER_23_CALr 21417
#define IPT_SHAPER_23_DELAYr 21418
#define IPT_SHAPER_23_MAX_CREDITr 21419
#define IPT_SHAPER_45_CALr 21420
#define IPT_SHAPER_45_DELAYr 21421
#define IPT_SHAPER_45_MAX_CREDITr 21422
#define IPT_SHAPER_4_SLOW_START_CALr 21423
#define IPT_SHAPER_4_SLOW_START_DELAYr 21424
#define IPT_SHAPER_5_SLOW_START_CALr 21425
#define IPT_SHAPER_5_SLOW_START_DELAYr 21426
#define IPT_SHAPER_67_CALr 21427
#define IPT_SHAPER_67_DELAYr 21428
#define IPT_SHAPER_67_MAX_CREDITr 21429
#define IPT_SHAPER_8_CALr 21430
#define IPT_SHAPER_8_DELAYr 21431
#define IPT_SHAPER_8_MAX_CREDITr 21432
#define IPT_SLOW_START_CFG_TIMER_PERIODr 21433
#define IPT_STAMPING_FABRIC_HEADER_ENABLEr 21434
#define IPT_STAMPING_FTMH_OUTLIF_ENABLEr 21435
#define IPT_STAMPING_USR_DEF_OUTLIF_ENABLEr 21436
#define IPT_TRANSMIT_DATA_QUEUE_SIZE_6r 21437
#define IPT_TRANSMIT_DATA_QUEUE_SIZE_0_1r 21438
#define IPT_TRANSMIT_DATA_QUEUE_SIZE_2_3r 21439
#define IPT_TRANSMIT_DATA_QUEUE_SIZE_4_5r 21440
#define IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_6r 21441
#define IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_0_1r 21442
#define IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_2_3r 21443
#define IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_4_5r 21444
#define IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_6r 21445
#define IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_0_1r 21446
#define IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_2_3r 21447
#define IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_4_5r 21448
#define IPT_WFQ_GENERAL_CONFIGSr 21449
#define IPT_WFQ_WEIGHT_0r 21450
#define IPT_WFQ_WEIGHT_1r 21451
#define IPV4ACTIONPROFILES0r 21452
#define IPV4ACTIONPROFILES1r 21453
#define IPV4CFGr 21454
#define IPV4EXPTOTOSMAP_0r 21455
#define IPV4EXPTOTOSMAP_1r 21456
#define IPV4EXPTOTOSMAP_2r 21457
#define IPV4EXPTOTOSMAP_3r 21458
#define IPV4IPMCIDXINCCONFIGr 21459
#define IPV4SIPr 21460
#define IPV4TOSr 21461
#define IPV4TTLr 21462
#define IPV4_FRAME_CHECKSr 21463
#define IPV6ACTIONPROFILES0r 21464
#define IPV6ACTIONPROFILES1r 21465
#define IPV6ACTIONPROFILES2r 21466
#define IPV6CFGr 21467
#define IPV6EXPTOTCMAP_0r 21468
#define IPV6EXPTOTCMAP_1r 21469
#define IPV6EXPTOTCMAP_2r 21470
#define IPV6EXPTOTCMAP_3r 21471
#define IPV6IPMCIDXINCCONFIGr 21472
#define IPV6_EXT_HEADER0r 21473
#define IPV6_EXT_HEADER1r 21474
#define IPV6_EXT_HEADER2r 21475
#define IPV6_EXT_HEADER3r 21476
#define IPV6_FRAME_CHECKSr 21477
#define IPV6_MIN_FRAG_SIZEr 21478
#define IP_COUNTERS_PARITY_CONTROLr 21479
#define IP_COUNTERS_PARITY_STATUS_INTRr 21480
#define IP_COUNTERS_PARITY_STATUS_NACKr 21481
#define IP_MULTICAST_TCAM_BIST_CONFIGr 21482
#define IP_MULTICAST_TCAM_BIST_CONTROLr 21483
#define IP_MULTICAST_TCAM_BIST_DBG_DATAr 21484
#define IP_MULTICAST_TCAM_BIST_STATUSr 21485
#define IP_PROTOCOL_FILTERr 21486
#define IP_TO_AXP_CREDIT_TRANSFERr 21487
#define IP_TO_CMICM_CREDIT_TRANSFERr 21488
#define IQMENABLERSr 21489
#define IQMGLBLFCSTATUSr 21490
#define IQMINITr 21491
#define IQMREPORTFILTERr 21492
#define IQMVSQFCSTATUSr 21493
#define IQMVSQFCSTATUSSELr 21494
#define IQM_BDB_CONFIGURATIONr 21495
#define IQM_BDB_DYN_SIZE_CNTr 21496
#define IQM_BDB_DYN_SIZE_TH_CFG_1r 21497
#define IQM_BDB_DYN_SIZE_TH_CFG_2r 21498
#define IQM_BDB_DYN_SIZE_TH_CFG_3r 21499
#define IQM_BDB_DYN_SIZE_TH_CFG_4r 21500
#define IQM_BUFF_DYN_SIZE_CNTr 21501
#define IQM_BUFF_DYN_SIZE_TH_CFG_1r 21502
#define IQM_BUFF_DYN_SIZE_TH_CFG_2r 21503
#define IQM_BUFF_DYN_SIZE_TH_CFG_3r 21504
#define IQM_BUFF_DYN_SIZE_TH_CFG_4r 21505
#define IQM_CNI_PACKET_COUNTERSr 21506
#define IQM_CNM_PCKT_CNTr 21507
#define IQM_CNTPROCESSOR_CONFIG_1r 21508
#define IQM_CNT_COMMAN_CFG_1_Ar 21509
#define IQM_CNT_COMMAN_CFG_1_Br 21510
#define IQM_CNT_COMMAN_CFG_1_Cr 21511
#define IQM_CNT_COMMAN_CFG_1_Dr 21512
#define IQM_CNT_COMMAN_CFG_2_Ar 21513
#define IQM_CNT_COMMAN_CFG_2_Br 21514
#define IQM_CNT_COMMAN_CFG_2_Cr 21515
#define IQM_CNT_COMMAN_CFG_2_Dr 21516
#define IQM_CNT_PROCESSOR_CONFIG_2r 21517
#define IQM_CP_CONFIGURATIONr 21518
#define IQM_CP_QUEUES_RANGE_0r 21519
#define IQM_CP_QUEUES_RANGE_1r 21520
#define IQM_DELETED_PACKET_COUNTERr 21521
#define IQM_DEQUEUE_BYTE_COUNTERr 21522
#define IQM_DEQUEUE_PACKET_COUNTERr 21523
#define IQM_DRAM_DYN_SIZE_CNTr 21524
#define IQM_DRAM_DYN_SIZE_TH_CFG_0r 21525
#define IQM_DRAM_DYN_SIZE_TH_CFG_1r 21526
#define IQM_DRAM_DYN_SIZE_TH_CFG_2r 21527
#define IQM_DRAM_DYN_SIZE_TH_CFG_3r 21528
#define IQM_DYN_REJECT_PACKET_COUNTERSr 21529
#define IQM_ECCINTERRUPTREGISTERr 21530
#define IQM_ECCINTERRUPTREGISTERMASKr 21531
#define IQM_ECC_1B_ERR_CNTr 21532
#define IQM_ECC_2B_ERR_CNTr 21533
#define IQM_ECC_CONFIGURATION_REGISTERr 21534
#define IQM_ECC_ERR_1B_MONITOR_MEM_MASKr 21535
#define IQM_ECC_ERR_2B_MONITOR_MEM_MASKr 21536
#define IQM_ECC_INTERRUPT_REGISTERr 21537
#define IQM_ECC_INTERRUPT_REGISTER_MASKr 21538
#define IQM_ECC_INTERRUPT_REGISTER_TESTr 21539
#define IQM_ECN_CONFIGURATIONr 21540
#define IQM_ECN_DSCRD_MSK_PACKET_COUNTERr 21541
#define IQM_ENABLE_DYNAMIC_MEMORY_ACCESSr 21542
#define IQM_ENQUEUE_BYTE_COUNTERr 21543
#define IQM_ENQUEUE_PACKET_COUNTERr 21544
#define IQM_ERROR_INITIATION_DATAr 21545
#define IQM_FORCE_CMNr 21546
#define IQM_FREE_BDB_RANGE_VALUESr 21547
#define IQM_FREE_BDB_THRESHOLD_0r 21548
#define IQM_FREE_BDB_THRESHOLD_1r 21549
#define IQM_FREE_BDB_THRESHOLD_2r 21550
#define IQM_FREE_FULL_MULTICAST_DBUFFS_COUNTERr 21551
#define IQM_FREE_FULL_MULTICAST_DBUFFS_MINIMUM_OCCUPANCYr 21552
#define IQM_FREE_FULL_MULTICAST_DBUFF_RANGE_VALUESr 21553
#define IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD_0r 21554
#define IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD_1r 21555
#define IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD_2r 21556
#define IQM_FREE_MINI_MULTICAST_DBUFFS_COUNTERr 21557
#define IQM_FREE_MINI_MULTICAST_DBUFFS_MINIMUM_OCCUPANCYr 21558
#define IQM_FREE_OCB_COUNTERSr 21559
#define IQM_FREE_RESOURCE_REJECTED_PACKET_COUNTER_1r 21560
#define IQM_FREE_RESOURCE_REJECTED_PACKET_COUNTER_2r 21561
#define IQM_FREE_UNICAST_DBUFFS_COUNTERr 21562
#define IQM_FREE_UNICAST_DBUFFS_MINIMUM_OCCUPANCYr 21563
#define IQM_FREE_UNICAST_DBUFF_RANGE_VALUESr 21564
#define IQM_FREE_UNICAST_DBUFF_THRESHOLD_0r 21565
#define IQM_FREE_UNICAST_DBUFF_THRESHOLD_1r 21566
#define IQM_FREE_UNICAST_DBUFF_THRESHOLD_2r 21567
#define IQM_FR_OCB_PRM_SEL_THr 21568
#define IQM_FR_RSRC_DYN_TH_SETTINGSr 21569
#define IQM_GENERAL_CLEAR_FLOW_CONTROL_CONFIGURATION_D_BS_HIGH_PRIORITYr 21570
#define IQM_GENERAL_CLEAR_FLOW_CONTROL_CONFIGURATION_D_BS_LOW_PRIORITYr 21571
#define IQM_GENERAL_FLOW_CONTROL_CONFIGURATION_BDB_HIGH_PRIORITYr 21572
#define IQM_GENERAL_FLOW_CONTROL_CONFIGURATION_BDB_LOW_PRIORITYr 21573
#define IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_0r 21574
#define IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_1r 21575
#define IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_2r 21576
#define IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_3r 21577
#define IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_0r 21578
#define IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_1r 21579
#define IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_2r 21580
#define IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_3r 21581
#define IQM_GENERAL_REJECT_CONFIGURATION_B_DS_0r 21582
#define IQM_GENERAL_REJECT_CONFIGURATION_B_DS_1r 21583
#define IQM_GENERAL_REJECT_CONFIGURATION_B_DS_2r 21584
#define IQM_GENERAL_REJECT_CONFIGURATION_B_DS_3r 21585
#define IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_0r 21586
#define IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_1r 21587
#define IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_2r 21588
#define IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_3r 21589
#define IQM_GENERAL_SET_FLOW_CONTROL_CONFIGURATION_D_BS_HIGH_PRIORITYr 21590
#define IQM_GENERAL_SET_FLOW_CONTROL_CONFIGURATION_D_BS_LOW_PRIORITYr 21591
#define IQM_GLOBALTIMECOUNTERr 21592
#define IQM_GLOBALTIMECOUNTERTRIGGERr 21593
#define IQM_GLOBAL_FLOW_CONTROL_STATEr 21594
#define IQM_GLOBAL_REJECT_STATEr 21595
#define IQM_GLOBAL_RESOURCE_COUNTERSr 21596
#define IQM_GLOBAL_RESOURCE_COUNTERS_2r 21597
#define IQM_GLOBAL_RESOURCE_COUNTERS_BDr 21598
#define IQM_GLOBAL_RESOURCE_COUNTERS_BD_2r 21599
#define IQM_GLOBAL_RESOURCE_MINIMUM_OCCUPANCYr 21600
#define IQM_GLOBAL_TIME_COUNTER_CONFIGURATIONr 21601
#define IQM_GTIMER_CONFIGURATIONr 21602
#define IQM_GTIMER_TRIGGERr 21603
#define IQM_IDR_ERROR_REJECT_PACKET_COUNTERSr 21604
#define IQM_INDIRECTCOMMANDr 21605
#define IQM_INDIRECTCOMMANDADDRESSr 21606
#define IQM_INDIRECTCOMMANDDATAINCREMENTr 21607
#define IQM_INDIRECTCOMMANDRDDATA_0r 21608
#define IQM_INDIRECTCOMMANDRDDATA_1r 21609
#define IQM_INDIRECTCOMMANDRDDATA_2r 21610
#define IQM_INDIRECT_COMMANDr 21611
#define IQM_INDIRECT_COMMAND_ADDRESSr 21612
#define IQM_INDIRECT_COMMAND_DATA_INCREMENTr 21613
#define IQM_INDIRECT_COMMAND_RD_DATAr 21614
#define IQM_INDIRECT_COMMAND_WR_DATAr 21615
#define IQM_INDIRECT_WR_MASKr 21616
#define IQM_INTERRUPTMASKREGISTERr 21617
#define IQM_INTERRUPTREGISTERr 21618
#define IQM_INTERRUPT_MASK_REGISTERr 21619
#define IQM_INTERRUPT_REGISTERr 21620
#define IQM_INTERRUPT_REGISTER_TESTr 21621
#define IQM_IQM_ENABLERSr 21622
#define IQM_IQM_INITr 21623
#define IQM_IRR_ERROR_REJECTED_PACKET_COUNTERSr 21624
#define IQM_ISP_PACKET_COUNTERr 21625
#define IQM_LST_PDM_READ_ADDRr 21626
#define IQM_LST_PDM_READ_DATAr 21627
#define IQM_MAXIMUM_OCCUPANCY_QUEUE_SIZE_0r 21628
#define IQM_MAXIMUM_OCCUPANCY_QUEUE_SIZE_1r 21629
#define IQM_OCCUPIED_UNICAST_DBUFFS_COUNTERr 21630
#define IQM_ONE_WAY_BYPASS_MODEr 21631
#define IQM_PACKET_QUEUES_CATEGORIES_0r 21632
#define IQM_PACKET_QUEUES_CATEGORIES_1r 21633
#define IQM_PACKET_QUEUES_CATEGORIES_2r 21634
#define IQM_PARITY_ERR_CNTr 21635
#define IQM_PAR_ERR_MEM_MASKr 21636
#define IQM_PDM_READ_CNTr 21637
#define IQM_PROGRAMMABLE_COUNTER_QUEUE_SELECT_0r 21638
#define IQM_PROGRAMMABLE_COUNTER_QUEUE_SELECT_1r 21639
#define IQM_QDC_TAG_CTRL_DBGr 21640
#define IQM_QDC_TAG_CTRL_DBG_SELr 21641
#define IQM_QUEUE_DELETED_PACKET_COUNTERr 21642
#define IQM_QUEUE_DEQUEUE_PACKET_COUNTERr 21643
#define IQM_QUEUE_ENQUEUE_PACKET_COUNTERr 21644
#define IQM_QUEUE_MAXIMUM_OCCUPANCY_QUEUE_SIZE_0r 21645
#define IQM_QUEUE_TOTAL_DISCARDED_PACKET_COUNTERr 21646
#define IQM_RATE_CLASS_RD_WEIGHTr 21647
#define IQM_REG_0085r 21648
#define IQM_REG_0090r 21649
#define IQM_REG_0091r 21650
#define IQM_REG_0092r 21651
#define IQM_REG_0093r 21652
#define IQM_REG_0124r 21653
#define IQM_REG_0236r 21654
#define IQM_REG_0237r 21655
#define IQM_REG_0239r 21656
#define IQM_REG_0241r 21657
#define IQM_REG_0243r 21658
#define IQM_REG_0245r 21659
#define IQM_REG_0258r 21660
#define IQM_REG_00A4_1r 21661
#define IQM_REG_00A4_2r 21662
#define IQM_REG_00AAr 21663
#define IQM_REG_00B0r 21664
#define IQM_REG_00B1r 21665
#define IQM_REG_00B2r 21666
#define IQM_REG_00B3r 21667
#define IQM_REG_00B8r 21668
#define IQM_REG_00B9r 21669
#define IQM_REG_00BAr 21670
#define IQM_REG_00BBr 21671
#define IQM_REG_00BCr 21672
#define IQM_REG_00BDr 21673
#define IQM_REG_00BEr 21674
#define IQM_REG_00BFr 21675
#define IQM_REG_00C0r 21676
#define IQM_REG_00C1r 21677
#define IQM_REG_00C2r 21678
#define IQM_REG_00C3r 21679
#define IQM_REG_00C4r 21680
#define IQM_REG_00C5r 21681
#define IQM_REG_00C6r 21682
#define IQM_REG_00C7r 21683
#define IQM_REG_00C8r 21684
#define IQM_REG_00C9r 21685
#define IQM_REG_00CAr 21686
#define IQM_REG_00CBr 21687
#define IQM_REG_00CDr 21688
#define IQM_REG_00CEr 21689
#define IQM_REG_023Br 21690
#define IQM_REG_023Dr 21691
#define IQM_REG_023Fr 21692
#define IQM_REG_AFr 21693
#define IQM_REJECT_ADMISSION_Ar 21694
#define IQM_REJECT_ADMISSION_Br 21695
#define IQM_REJECT_STATUS_BMPr 21696
#define IQM_RJCT_CNM_PCKT_CNTr 21697
#define IQM_RJCT_MC_OCB_TH_0r 21698
#define IQM_RJCT_MC_OCB_TH_1r 21699
#define IQM_RJCT_MC_OCB_TH_2r 21700
#define IQM_RJCT_MC_OCB_TH_3r 21701
#define IQM_RJCT_UC_OCB_TH_0r 21702
#define IQM_RJCT_UC_OCB_TH_1r 21703
#define IQM_RJCT_UC_OCB_TH_2r 21704
#define IQM_RJCT_UC_OCB_TH_3r 21705
#define IQM_SBUS_BROADCAST_IDr 21706
#define IQM_SBUS_LAST_IN_CHAINr 21707
#define IQM_STATISTICST_DROP_COUNTER_0r 21708
#define IQM_STATISTICST_DROP_COUNTER_1r 21709
#define IQM_STATISTICS_REPORT_CONFIGURATIONSr 21710
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_2r 21711
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_3r 21712
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_4r 21713
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_5r 21714
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_6r 21715
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_7r 21716
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_8r 21717
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_9r 21718
#define IQM_STATISTICS_TAG_CONFIGURATIONr 21719
#define IQM_STE_ENABLERSr 21720
#define IQM_TOTAL_DISCARDED_PACKET_COUNTERr 21721
#define IQM_TOT_DSCRD_BYTE_COUNTERr 21722
#define IQM_VSQ_DEQUEUE_PACKET_COUNTERr 21723
#define IQM_VSQ_ENQUEUE_PACKET_COUNTERr 21724
#define IQM_VSQ_MAXIMUM_OCCUPANCY_0r 21725
#define IQM_VSQ_MAXIMUM_OCCUPANCY_1r 21726
#define IQM_VSQ_PROGRAMMABLE_COUNTER_SELECTr 21727
#define IR64r 21728
#define IR127r 21729
#define IR255r 21730
#define IR511r 21731
#define IR1023r 21732
#define IR1518r 21733
#define IR2047r 21734
#define IR4095r 21735
#define IR8191r 21736
#define IR9216r 21737
#define IR16383r 21738
#define IRAGEr 21739
#define IRBCAr 21740
#define IRBYTr 21741
#define IRDISCr 21742
#define IRERBYTr 21743
#define IREREADYCLKSCNTr 21744
#define IRERPKTr 21745
#define IRE_CPUPACKETCOUNTERr 21746
#define IRE_CPU_CHANNELr 21747
#define IRE_CPU_CREDITS_CNTr 21748
#define IRE_CPU_PACKET_COUNTERr 21749
#define IRE_DYNAMICCONFIGURATIONr 21750
#define IRE_ECC_1B_ERR_CNTr 21751
#define IRE_ECC_2B_ERR_CNTr 21752
#define IRE_ECC_ERR_1B_INITIATEr 21753
#define IRE_ECC_ERR_1B_MONITOR_MEM_MASKr 21754
#define IRE_ECC_ERR_2B_INITIATEr 21755
#define IRE_ECC_ERR_2B_MONITOR_MEM_MASKr 21756
#define IRE_ECC_INTERRUPT_REGISTERr 21757
#define IRE_ECC_INTERRUPT_REGISTER_MASKr 21758
#define IRE_ECC_INTERRUPT_REGISTER_TESTr 21759
#define IRE_ENABLE_DYNAMIC_MEMORY_ACCESSr 21760
#define IRE_ERROR_INITIATION_DATAr 21761
#define IRE_FDT_CREDITS_CNTr 21762
#define IRE_GTIMERCONFIGURATIONr 21763
#define IRE_GTIMERTRIGGERr 21764
#define IRE_GTIMER_CONFIGURATIONr 21765
#define IRE_GTIMER_TRIGGERr 21766
#define IRE_IHP_FIFO_STATUSr 21767
#define IRE_IHP_FIFO_THRESHOLDSr 21768
#define IRE_IHP_SHAPERr 21769
#define IRE_IHP_SYNC_CLKS_CNTr 21770
#define IRE_INDIRECTCOMMANDr 21771
#define IRE_INDIRECTCOMMANDADDRESSr 21772
#define IRE_INDIRECTCOMMANDDATAINCREMENTr 21773
#define IRE_INDIRECTCOMMANDRDDATA_0r 21774
#define IRE_INDIRECTCOMMANDRDDATA_1r 21775
#define IRE_INDIRECTCOMMANDWRDATA_0r 21776
#define IRE_INDIRECTCOMMANDWRDATA_1r 21777
#define IRE_INDIRECT_COMMAND_ADDRESSr 21778
#define IRE_INDIRECT_COMMAND_DATA_INCREMENTr 21779
#define IRE_INDIRECT_COMMAND_RD_DATAr 21780
#define IRE_INDIRECT_COMMAND_WR_DATAr 21781
#define IRE_INDIRECT_WR_MASKr 21782
#define IRE_INTERRUPTMASKREGISTERr 21783
#define IRE_INTERRUPTREGISTERr 21784
#define IRE_INTERRUPT_MASK_REGISTERr 21785
#define IRE_INTERRUPT_REGISTERr 21786
#define IRE_INTERRUPT_REGISTER_TESTr 21787
#define IRE_INVALID_INTERFACEr 21788
#define IRE_NETWORK_INTERFACE_SHAPERr 21789
#define IRE_NIF_CREDITS_CNTr 21790
#define IRE_NIF_PACKET_COUNTERr 21791
#define IRE_OAMP_CREDITS_CNTr 21792
#define IRE_OAMP_FAP_PORT_CONFIGURATIONr 21793
#define IRE_OAMP_PACKET_COUNTERr 21794
#define IRE_OLP_CREDITS_CNTr 21795
#define IRE_OLP_FAP_PORT_CONFIGURATIONr 21796
#define IRE_OLP_PACKET_COUNTERr 21797
#define IRE_PACKET_EDIT_FIFO_STATUSr 21798
#define IRE_PACKET_EDIT_FIFO_THRESHOLDSr 21799
#define IRE_PARITY_ERR_CNTr 21800
#define IRE_PAR_ERR_INITIATEr 21801
#define IRE_PAR_ERR_MEM_MASKr 21802
#define IRE_RCY_CREDITS_CNTr 21803
#define IRE_RCY_PACKET_COUNTERr 21804
#define IRE_RECYCLING_SHAPERr 21805
#define IRE_REGISTER_INTERFACE_PACKET_CONTROLr 21806
#define IRE_REGI_PACKET_COUNTERr 21807
#define IRE_REGI_PKT_DATAr 21808
#define IRE_REG_0085r 21809
#define IRE_REG_0090r 21810
#define IRE_REG_0091r 21811
#define IRE_REG_0092r 21812
#define IRE_REG_0093r 21813
#define IRE_REG_0118r 21814
#define IRE_REG_0200r 21815
#define IRE_REG_00AFr 21816
#define IRE_REG_00B8r 21817
#define IRE_REG_00B9r 21818
#define IRE_REG_00BAr 21819
#define IRE_REG_00BBr 21820
#define IRE_REG_00C1r 21821
#define IRE_REG_00CFr 21822
#define IRE_REG_012Dr 21823
#define IRE_REG_FAP_PORT_CONFIGURATIONr 21824
#define IRE_SBUS_BROADCAST_IDr 21825
#define IRE_SBUS_LAST_IN_CHAINr 21826
#define IRE_SET_FTMH_VERSIONr 21827
#define IRE_STATIC_CONFIGURATIONr 21828
#define IRE_TAG_SWAP_ENABLEr 21829
#define IRE_TDM_CONTEXT_MAPr 21830
#define IRE_TDM_MODE_MAPr 21831
#define IRE_TDM_SIZEr 21832
#define IRE_WATERMARK_REGr 21833
#define IRE_WORD_FIFO_STATUSr 21834
#define IRE_WORD_FIFO_THRESHOLDSr 21835
#define IRFCSr 21836
#define IRFLRr 21837
#define IRFRGr 21838
#define IRJBRr 21839
#define IRJUNKr 21840
#define IRMAXr 21841
#define IRMCAr 21842
#define IRMEBr 21843
#define IRMEGr 21844
#define IROVRr 21845
#define IRPKTr 21846
#define IRPOKr 21847
#define IRRDPTOENQDPMAPr 21848
#define IRRERRORREJECTEDPACKETCOUNTERSr 21849
#define IRR_ARBITER_CONFIGURATIONr 21850
#define IRR_COMPATIBILITY_REGISTERr 21851
#define IRR_DYNAMICCONFIGURATIONr 21852
#define IRR_DYNAMIC_CONFIGURATIONr 21853
#define IRR_ECC_1B_ERR_CNTr 21854
#define IRR_ECC_2B_ERR_CNTr 21855
#define IRR_ECC_ERR_1B_INITIATEr 21856
#define IRR_ECC_ERR_1B_MONITOR_MEM_MASKr 21857
#define IRR_ECC_ERR_2B_INITIATEr 21858
#define IRR_ECC_ERR_2B_MONITOR_MEM_MASKr 21859
#define IRR_ECC_INTERRUPT_REGISTERr 21860
#define IRR_ECC_INTERRUPT_REGISTER_MASKr 21861
#define IRR_ECC_INTERRUPT_REGISTER_TESTr 21862
#define IRR_ENABLE_DYNAMIC_MEMORY_ACCESSr 21863
#define IRR_ERROR_INITIATION_DATAr 21864
#define IRR_ERR_IS_MAX_REPLICATION_MCIDr 21865
#define IRR_ERR_IS_REPLICATION_EMPTY_MCIDr 21866
#define IRR_ERR_MAX_REPLICATION_MCIDr 21867
#define IRR_ERR_REPLICATION_EMPTY_MCIDr 21868
#define IRR_FABRIC_MC_BASE_QUEUEr 21869
#define IRR_FLOW_BASE_QUEUEr 21870
#define IRR_FLOW_CONTROL_THRESHOLDSr 21871
#define IRR_GTIMERCONFIGURATIONr 21872
#define IRR_GTIMERTRIGGERr 21873
#define IRR_GTIMER_CONFIGURATIONr 21874
#define IRR_GTIMER_TRIGGERr 21875
#define IRR_IDR_READY_CLKS_CNTr 21876
#define IRR_INDIRECTCOMMANDr 21877
#define IRR_INDIRECTCOMMANDADDRESSr 21878
#define IRR_INDIRECTCOMMANDDATAINCREMENTr 21879
#define IRR_INDIRECTCOMMANDRDDATAr 21880
#define IRR_INDIRECTCOMMANDWRDATAr 21881
#define IRR_INDIRECT_COMMAND_ADDRESSr 21882
#define IRR_INDIRECT_COMMAND_DATA_INCREMENTr 21883
#define IRR_INDIRECT_COMMAND_RD_DATAr 21884
#define IRR_INDIRECT_COMMAND_WR_DATAr 21885
#define IRR_INDIRECT_WR_MASKr 21886
#define IRR_INTERRUPTREGISTERr 21887
#define IRR_INTERRUPTREGISTERMASKr 21888
#define IRR_INTERRUPT_MASK_REGISTERr 21889
#define IRR_INTERRUPT_REGISTERr 21890
#define IRR_INTERRUPT_REGISTER_TESTr 21891
#define IRR_IQM_CREDITS_CNTr 21892
#define IRR_IQM_DATA_READY_CLKS_CNTr 21893
#define IRR_IRR_CREDITS_CNTr 21894
#define IRR_MAX_REPLICATIONSr 21895
#define IRR_MCR_FIFO_CONFIGr 21896
#define IRR_MEMORYINTERRUPTREGISTER0r 21897
#define IRR_MEMORYINTERRUPTREGISTER1r 21898
#define IRR_MEMORYINTERRUPTREGISTER2r 21899
#define IRR_MEMORYINTERRUPTREGISTER0MASKr 21900
#define IRR_MEMORYINTERRUPTREGISTER1MASKr 21901
#define IRR_MEMORYINTERRUPTREGISTER2MASKr 21902
#define IRR_MULTICAST_FIFO_THRESHOLDr 21903
#define IRR_OUTLIF_SELECTIONr 21904
#define IRR_PARITY_ERR_CNTr 21905
#define IRR_PAR_ERR_INITIATEr 21906
#define IRR_PAR_ERR_MEM_MASKr 21907
#define IRR_PORT_IS_OUTBOUND_MIRRORr 21908
#define IRR_REG_0085r 21909
#define IRR_REG_0090r 21910
#define IRR_REG_0091r 21911
#define IRR_REG_0092r 21912
#define IRR_REG_0093r 21913
#define IRR_REG_0168r 21914
#define IRR_REG_0200r 21915
#define IRR_REG_0201r 21916
#define IRR_REG_0202r 21917
#define IRR_REG_0208r 21918
#define IRR_REG_0209r 21919
#define IRR_REG_0210r 21920
#define IRR_REG_0216r 21921
#define IRR_REG_0217r 21922
#define IRR_REG_0218r 21923
#define IRR_REG_0219r 21924
#define IRR_REG_00AFr 21925
#define IRR_REG_00B0r 21926
#define IRR_REG_00B1r 21927
#define IRR_REG_00B2r 21928
#define IRR_REG_00B3r 21929
#define IRR_REG_00CFr 21930
#define IRR_REG_020Fr 21931
#define IRR_REG_021Ar 21932
#define IRR_RESEQUENCER_FIFO_INDEXr 21933
#define IRR_SBUS_BROADCAST_IDr 21934
#define IRR_SBUS_LAST_IN_CHAINr 21935
#define IRR_SNOOP_SIZEr 21936
#define IRR_STATICCONFIGURATIONr 21937
#define IRR_STATIC_CONFIGURATIONr 21938
#define IRR_UC_FIFO_FULL_DROP_CNTr 21939
#define IRR_UC_FIFO_MIRROR_DROP_CNTr 21940
#define IRR_UC_FIFO_SNOOP_DROP_CNTr 21941
#define IRR_UC_FIFO_TH_CONFIGr 21942
#define IRR_WATERMARK_REG_0r 21943
#define IRR_WATERMARK_REG_1r 21944
#define IRR_WATERMARK_REG_2r 21945
#define IRR_WATERMARK_REG_3r 21946
#define IRR_WATERMARK_REG_4r 21947
#define IRSEL1_RMEP_PDA_CONTROLr 21948
#define IRSEL1_SER_CONTROLr 21949
#define IRSEL2_IPMC_PDA_CONTROLr 21950
#define IRSEL2_NEXT_HOP_PDA_CONTROLr 21951
#define IRSEL2_SER_CONTROLr 21952
#define IRSEL_TM_REG_1r 21953
#define IRUCr 21954
#define IRUCAr 21955
#define IRUNDr 21956
#define IRXCFr 21957
#define IRXPFr 21958
#define IRXPPr 21959
#define IRXUOr 21960
#define ISCREDITFLOWCONTROLTHRESHOLDr 21961
#define ISEC_DEBUG_1r 21962
#define ISEC_DEBUG_PKT_CAPTUREr 21963
#define ISEC_ECC_ERRORr 21964
#define ISEC_ECC_ERROR_MASKr 21965
#define ISEC_ERR_PKT_CNTr 21966
#define ISEC_FIPS_INDIRECT_ACCESSr 21967
#define ISEC_FIPS_INDIRECT_ADDRr 21968
#define ISEC_FIPS_INDIRECT_RD_DATAr 21969
#define ISEC_FIPS_INDIRECT_WR_DATAr 21970
#define ISEC_GLOBAL_CTRLr 21971
#define ISEC_GLOBAL_PRE_SCALEr 21972
#define ISEC_GLOBAL_TICK_TIMEr 21973
#define ISEC_GLOBAL_TIMERr 21974
#define ISEC_MASTER_CTRLr 21975
#define ISEC_PN_THDr 21976
#define ISEC_RUNT_PKT_CNTr 21977
#define ISEC_RUNT_THRESHOLDr 21978
#define ISEC_SA_EXPIRY_INTr 21979
#define ISEC_SA_EXPIRY_INT_MASKr 21980
#define ISEC_SOFT_SA_EXPIRY_INTr 21981
#define ISEC_SOFT_SA_EXPIRY_INT_MASKr 21982
#define ISEC_TOT_PKT_CNTr 21983
#define ISEMCAMENTRIESCOUNTERr 21984
#define ISEMDIAGNOSTICSr 21985
#define ISEMDIAGNOSTICSINDEXr 21986
#define ISEMDIAGNOSTICSKEYr 21987
#define ISEMDIAGNOSTICSLOOKUPRESULTr 21988
#define ISEMDIAGNOSTICSREADRESULTr 21989
#define ISEMEMCDEFRAGCONFIGURATIONREGISTERr 21990
#define ISEMENTRIESCOUNTERr 21991
#define ISEMERRORCAMTABLEFULLCOUNTERr 21992
#define ISEMERRORDELETEUNKNOWNKEYCOUNTERr 21993
#define ISEMERRORREACHEDMAXENTRYLIMITCOUNTERr 21994
#define ISEMINTERRUPTMASKREGISTERr 21995
#define ISEMINTERRUPTREGISTERr 21996
#define ISEMKEYTABLEENTRYLIMITr 21997
#define ISEMLOOKUPARBITERCOUNTERSr 21998
#define ISEMMANAGEMENTUNITCONFIGURATIONREGISTERr 21999
#define ISEMMANAGEMENTUNITFAILUREr 22000
#define ISEMREQUESTSCOUNTERr 22001
#define ISEMRESETSTATUSREGISTERr 22002
#define ISEMWARNINGINSERTEDEXISTINGCOUNTERr 22003
#define ISMODBLKr 22004
#define ISM_HW_RESET_CONTROL_0r 22005
#define ISM_HW_RESET_CONTROL_1r 22006
#define ISM_INTRr 22007
#define ISM_INTR_MASKr 22008
#define ISM_SER_FIFO_CTRLr 22009
#define ISPPACKETCOUNTERr 22010
#define ISS_MEMORY_CONTROL_0r 22011
#define ISS_MEMORY_CONTROL_1r 22012
#define ISS_MEMORY_CONTROL_2r 22013
#define ISS_MEMORY_CONTROL_3r 22014
#define ISS_MEMORY_CONTROL_4r 22015
#define ISS_MEMORY_CONTROL_5r 22016
#define ISS_MEMORY_CONTROL_6r 22017
#define ISS_MEMORY_CONTROL_7r 22018
#define ISS_MEMORY_CONTROL_8r 22019
#define ISS_MEMORY_CONTROL_9r 22020
#define ISS_MEMORY_CONTROL_10r 22021
#define ISS_MEMORY_CONTROL_11r 22022
#define ISS_MEMORY_CONTROL_12r 22023
#define ISS_MEMORY_CONTROL_13r 22024
#define ISS_MEMORY_CONTROL_14r 22025
#define ISS_MEMORY_CONTROL_15r 22026
#define ISS_MEMORY_CONTROL_16r 22027
#define ISS_MEMORY_CONTROL_17r 22028
#define ISS_MEMORY_CONTROL_18r 22029
#define ISS_MEMORY_CONTROL_19r 22030
#define ISS_MEMORY_CONTROL_20r 22031
#define ISS_MEMORY_CONTROL_21r 22032
#define ISS_MEMORY_CONTROL_22r 22033
#define ISS_MEMORY_CONTROL_23r 22034
#define ISS_MEMORY_CONTROL_24r 22035
#define ISS_MEMORY_CONTROL_25r 22036
#define ISS_MEMORY_CONTROL_26r 22037
#define ISS_MEMORY_CONTROL_27r 22038
#define ISS_MEMORY_CONTROL_28r 22039
#define ISS_MEMORY_CONTROL_29r 22040
#define ISS_MEMORY_CONTROL_30r 22041
#define ISS_MEMORY_CONTROL_31r 22042
#define ISS_MEMORY_CONTROL_32r 22043
#define ISS_MEMORY_CONTROL_33r 22044
#define ISS_MEMORY_CONTROL_34r 22045
#define ISS_MEMORY_CONTROL_35r 22046
#define ISS_MEMORY_CONTROL_36r 22047
#define ISS_MEMORY_CONTROL_37r 22048
#define ISS_MEMORY_CONTROL_38r 22049
#define ISS_MEMORY_CONTROL_39r 22050
#define ISS_MEMORY_CONTROL_40r 22051
#define ISS_MEMORY_CONTROL_41r 22052
#define ISS_MEMORY_CONTROL_42r 22053
#define ISS_MEMORY_CONTROL_43r 22054
#define ISS_MEMORY_CONTROL_44r 22055
#define ISS_MEMORY_CONTROL_45r 22056
#define ISS_MEMORY_CONTROL_46r 22057
#define ISS_MEMORY_CONTROL_47r 22058
#define ISS_MEMORY_CONTROL_48r 22059
#define ISS_MEMORY_CONTROL_49r 22060
#define ISS_MEMORY_CONTROL_50r 22061
#define ISS_MEMORY_CONTROL_51r 22062
#define ISS_MEMORY_CONTROL_52r 22063
#define ISS_MEMORY_CONTROL_53r 22064
#define ISS_MEMORY_CONTROL_54r 22065
#define ISS_MEMORY_CONTROL_55r 22066
#define ISS_MEMORY_CONTROL_56r 22067
#define ISS_MEMORY_CONTROL_57r 22068
#define ISS_MEMORY_CONTROL_58r 22069
#define ISS_MEMORY_CONTROL_59r 22070
#define ISS_MEMORY_CONTROL_60r 22071
#define ISS_MEMORY_CONTROL_61r 22072
#define ISS_MEMORY_CONTROL_62r 22073
#define ISS_MEMORY_CONTROL_63r 22074
#define ISS_MEMORY_CONTROL_64r 22075
#define ISS_MEMORY_CONTROL_65r 22076
#define ISS_MEMORY_CONTROL_66r 22077
#define ISS_MEMORY_CONTROL_67r 22078
#define ISS_MEMORY_CONTROL_68r 22079
#define ISS_MEMORY_CONTROL_69r 22080
#define ISS_MEMORY_CONTROL_70r 22081
#define ISS_MEMORY_CONTROL_71r 22082
#define ISS_MEMORY_CONTROL_72r 22083
#define ISS_MEMORY_CONTROL_73r 22084
#define ISS_MEMORY_CONTROL_74r 22085
#define ISS_MEMORY_CONTROL_75r 22086
#define ISS_MEMORY_CONTROL_76r 22087
#define ISS_MEMORY_CONTROL_77r 22088
#define ISS_MEMORY_CONTROL_78r 22089
#define ISS_MEMORY_CONTROL_79r 22090
#define ISS_MEMORY_CONTROL_80r 22091
#define ISS_MEMORY_CONTROL_81r 22092
#define ISS_MEMORY_CONTROL_82r 22093
#define ISS_MEMORY_CONTROL_83r 22094
#define ISS_MEMORY_CONTROL_84r 22095
#define ISW1_BUS_PARITY_DEBUGr 22096
#define ISW1_DSCP_TABLE_ECC_STATUSr 22097
#define ISW1_ECC_DEBUGr 22098
#define ISW1_ECC_ERRORr 22099
#define ISW1_ECC_ERROR_MASKr 22100
#define ISW1_ERRORr 22101
#define ISW1_ERROR_MASKr 22102
#define ISW1_HW_CONTROLr 22103
#define ISW1_INIT_DATAr 22104
#define ISW1_MEM_DEBUGr 22105
#define ISW1_MEM_INITr 22106
#define ISW1_PARITY_ERRORr 22107
#define ISW1_PARITY_ERROR_MASKr 22108
#define ISW1_REGS_DEBUGr 22109
#define ISW1_SER_CONTROLr 22110
#define ISW1_TM_REG_1r 22111
#define ISW1_UFLOW_A_0_ECC_STATUSr 22112
#define ISW1_UFLOW_A_1_ECC_STATUSr 22113
#define ISW1_UFLOW_B_0_ECC_STATUSr 22114
#define ISW1_UFLOW_B_1_ECC_STATUSr 22115
#define ISW2_BUS_PARITY_DEBUGr 22116
#define ISW2_DEBUG0r 22117
#define ISW2_DEBUG1r 22118
#define ISW2_DEBUG2r 22119
#define ISW2_DEBUG3r 22120
#define ISW2_DEBUG_CAPTURE_CAPTURE_FILTERr 22121
#define ISW2_DEBUG_CAPTURE_CSRr 22122
#define ISW2_DEBUG_CAPTURE_ING_EVENT_SELr 22123
#define ISW2_DEBUG_CAPTURE_TRIGGER_FILTERr 22124
#define ISW2_ECC_ERROR0r 22125
#define ISW2_ECC_ERROR1r 22126
#define ISW2_ECC_ERROR2r 22127
#define ISW2_ECC_ERROR0_MASKr 22128
#define ISW2_ECC_ERROR1_MASKr 22129
#define ISW2_ECC_ERROR2_MASKr 22130
#define ISW2_HW_CONTROLr 22131
#define ISW2_INIT_DATA0r 22132
#define ISW2_INIT_DATA1r 22133
#define ISW2_INIT_DATA2r 22134
#define ISW2_INIT_DATA3r 22135
#define ISW2_INIT_DATA4r 22136
#define ISW2_MEM_INIT0r 22137
#define ISW2_MEM_INIT1r 22138
#define ISW2_MEM_INIT2r 22139
#define ISW2_PARITY_ERRORr 22140
#define ISW2_PARITY_ERROR_MASKr 22141
#define ISW2_REGS_DEBUGr 22142
#define ISW2_SER_CONTROL_0r 22143
#define ISW2_SER_CONTROL_1r 22144
#define ISW2_SER_CONTROL_2r 22145
#define ISW2_TM_REG_1r 22146
#define IT64r 22147
#define IT127r 22148
#define IT255r 22149
#define IT511r 22150
#define IT1023r 22151
#define IT1518r 22152
#define IT2047r 22153
#define IT4095r 22154
#define IT8191r 22155
#define IT9216r 22156
#define IT16383r 22157
#define ITAGEr 22158
#define ITAGTCDPMAP_0r 22159
#define ITAGTCDPMAP_1r 22160
#define ITAG_ETHERTYPEr 22161
#define ITBCAr 22162
#define ITBYTr 22163
#define ITERRr 22164
#define ITE_CONFIGr 22165
#define ITE_SCHED_WRR_WEIGHT_COS0r 22166
#define ITE_SCHED_WRR_WEIGHT_COS1r 22167
#define ITE_SCHED_WRR_WEIGHT_COS2r 22168
#define ITE_SCHED_WRR_WEIGHT_COS3r 22169
#define ITE_SCHED_WRR_WEIGHT_COS4r 22170
#define ITE_SCHED_WRR_WEIGHT_COS5r 22171
#define ITE_SCHED_WRR_WEIGHT_COS6r 22172
#define ITE_SCHED_WRR_WEIGHT_COS7r 22173
#define ITFCSr 22174
#define ITFRGr 22175
#define ITMAXr 22176
#define ITMCAr 22177
#define ITOVRr 22178
#define ITPKTr 22179
#define ITPOKr 22180
#define ITUCr 22181
#define ITUCAr 22182
#define ITUFLr 22183
#define ITXPFr 22184
#define ITXPPr 22185
#define IUCASTr 22186
#define IUNHGIr 22187
#define IUNKHDRr 22188
#define IUNKNOWN_MCAST_BLOCK_MASKr 22189
#define IUNKNOWN_MCAST_BLOCK_MASK_64r 22190
#define IUNKNOWN_MCAST_BLOCK_MASK_HIr 22191
#define IUNKNOWN_OPCODEr 22192
#define IUNKNOWN_OPCODE_HIr 22193
#define IUNKNOWN_UCAST_BLOCK_MASKr 22194
#define IUNKNOWN_UCAST_BLOCK_MASK_64r 22195
#define IUNKNOWN_UCAST_BLOCK_MASK_HIr 22196
#define IUNKOPCr 22197
#define IUSER_TRUNK_HASH_SELECTr 22198
#define IVLAN_BUS_PARITY_DEBUGr 22199
#define IVLAN_DBGCTRLr 22200
#define IVLAN_ECC_ERRORr 22201
#define IVLAN_ECC_ERROR_MASKr 22202
#define IVLAN_INITr 22203
#define IVLAN_INIT_DATA0r 22204
#define IVLAN_INIT_DATA1r 22205
#define IVLAN_PARITY_ERRORr 22206
#define IVLAN_PARITY_ERROR_MASKr 22207
#define IVLAN_REGS_DEBUGr 22208
#define IVLAN_SER_CONTROLr 22209
#define IVLAN_TM_REG_1r 22210
#define IVXLT_BUS_PARITY_DEBUGr 22211
#define IVXLT_PARITY_ERRORr 22212
#define IVXLT_PARITY_ERROR_MASKr 22213
#define IVXLT_SER_CONTROLr 22214
#define IVXLT_TM_REG_1r 22215
#define IVXLT_TM_REG_2r 22216
#define JBCASCFG_CHID_0r 22217
#define JBCASCFG_CHID_1r 22218
#define JBCASCFG_CHID_2r 22219
#define JBCASCFG_CHID_3r 22220
#define JBCASCFG_CHID_4r 22221
#define JBCASCFG_CHID_5r 22222
#define JBCASCFG_CHID_6r 22223
#define JBCASCFG_CHID_7r 22224
#define JBCASCFG_CHID_8r 22225
#define JBCASCFG_CHID_9r 22226
#define JBCASCFG_CHID_10r 22227
#define JBCASCFG_CHID_11r 22228
#define JBCASCFG_CHID_12r 22229
#define JBCASCFG_CHID_13r 22230
#define JBCASCFG_CHID_14r 22231
#define JBCASCFG_CHID_15r 22232
#define JBCASCFG_CHID_16r 22233
#define JBCASCFG_CHID_17r 22234
#define JBCASCFG_CHID_18r 22235
#define JBCASCFG_CHID_19r 22236
#define JBCASCFG_CHID_20r 22237
#define JBCASCFG_CHID_21r 22238
#define JBCASCFG_CHID_22r 22239
#define JBCASCFG_CHID_23r 22240
#define JBCASCFG_CHID_24r 22241
#define JBCASCFG_CHID_25r 22242
#define JBCASCFG_CHID_26r 22243
#define JBCASCFG_CHID_27r 22244
#define JBCASCFG_CHID_28r 22245
#define JBCASCFG_CHID_29r 22246
#define JBCASCFG_CHID_30r 22247
#define JBCASCFG_CHID_31r 22248
#define JBCASCFG_CHID_32r 22249
#define JBCASCFG_CHID_33r 22250
#define JBCASCFG_CHID_34r 22251
#define JBCASCFG_CHID_35r 22252
#define JBCASCFG_CHID_36r 22253
#define JBCASCFG_CHID_37r 22254
#define JBCASCFG_CHID_38r 22255
#define JBCASCFG_CHID_39r 22256
#define JBCASCFG_CHID_40r 22257
#define JBCASCFG_CHID_41r 22258
#define JBCASCFG_CHID_42r 22259
#define JBCASCFG_CHID_43r 22260
#define JBCASCFG_CHID_44r 22261
#define JBCASCFG_CHID_45r 22262
#define JBCASCFG_CHID_46r 22263
#define JBCASCFG_CHID_47r 22264
#define JBCASCFG_CHID_48r 22265
#define JBCASCFG_CHID_49r 22266
#define JBCASCFG_CHID_50r 22267
#define JBCASCFG_CHID_51r 22268
#define JBCASCFG_CHID_52r 22269
#define JBCASCFG_CHID_53r 22270
#define JBCASCFG_CHID_54r 22271
#define JBCASCFG_CHID_55r 22272
#define JBCASCFG_CHID_56r 22273
#define JBCASCFG_CHID_57r 22274
#define JBCASCFG_CHID_58r 22275
#define JBCASCFG_CHID_59r 22276
#define JBCASCFG_CHID_60r 22277
#define JBCASCFG_CHID_61r 22278
#define JBCASCFG_CHID_62r 22279
#define JBCASCFG_CHID_63r 22280
#define JBCASWINr 22281
#define JBCHCFG1_CHID_0r 22282
#define JBCHCFG1_CHID_1r 22283
#define JBCHCFG1_CHID_2r 22284
#define JBCHCFG1_CHID_3r 22285
#define JBCHCFG1_CHID_4r 22286
#define JBCHCFG1_CHID_5r 22287
#define JBCHCFG1_CHID_6r 22288
#define JBCHCFG1_CHID_7r 22289
#define JBCHCFG1_CHID_8r 22290
#define JBCHCFG1_CHID_9r 22291
#define JBCHCFG1_CHID_10r 22292
#define JBCHCFG1_CHID_11r 22293
#define JBCHCFG1_CHID_12r 22294
#define JBCHCFG1_CHID_13r 22295
#define JBCHCFG1_CHID_14r 22296
#define JBCHCFG1_CHID_15r 22297
#define JBCHCFG1_CHID_16r 22298
#define JBCHCFG1_CHID_17r 22299
#define JBCHCFG1_CHID_18r 22300
#define JBCHCFG1_CHID_19r 22301
#define JBCHCFG1_CHID_20r 22302
#define JBCHCFG1_CHID_21r 22303
#define JBCHCFG1_CHID_22r 22304
#define JBCHCFG1_CHID_23r 22305
#define JBCHCFG1_CHID_24r 22306
#define JBCHCFG1_CHID_25r 22307
#define JBCHCFG1_CHID_26r 22308
#define JBCHCFG1_CHID_27r 22309
#define JBCHCFG1_CHID_28r 22310
#define JBCHCFG1_CHID_29r 22311
#define JBCHCFG1_CHID_30r 22312
#define JBCHCFG1_CHID_31r 22313
#define JBCHCFG1_CHID_32r 22314
#define JBCHCFG1_CHID_33r 22315
#define JBCHCFG1_CHID_34r 22316
#define JBCHCFG1_CHID_35r 22317
#define JBCHCFG1_CHID_36r 22318
#define JBCHCFG1_CHID_37r 22319
#define JBCHCFG1_CHID_38r 22320
#define JBCHCFG1_CHID_39r 22321
#define JBCHCFG1_CHID_40r 22322
#define JBCHCFG1_CHID_41r 22323
#define JBCHCFG1_CHID_42r 22324
#define JBCHCFG1_CHID_43r 22325
#define JBCHCFG1_CHID_44r 22326
#define JBCHCFG1_CHID_45r 22327
#define JBCHCFG1_CHID_46r 22328
#define JBCHCFG1_CHID_47r 22329
#define JBCHCFG1_CHID_48r 22330
#define JBCHCFG1_CHID_49r 22331
#define JBCHCFG1_CHID_50r 22332
#define JBCHCFG1_CHID_51r 22333
#define JBCHCFG1_CHID_52r 22334
#define JBCHCFG1_CHID_53r 22335
#define JBCHCFG1_CHID_54r 22336
#define JBCHCFG1_CHID_55r 22337
#define JBCHCFG1_CHID_56r 22338
#define JBCHCFG1_CHID_57r 22339
#define JBCHCFG1_CHID_58r 22340
#define JBCHCFG1_CHID_59r 22341
#define JBCHCFG1_CHID_60r 22342
#define JBCHCFG1_CHID_61r 22343
#define JBCHCFG1_CHID_62r 22344
#define JBCHCFG1_CHID_63r 22345
#define JBCHCFG2_CHID_0r 22346
#define JBCHCFG2_CHID_1r 22347
#define JBCHCFG2_CHID_2r 22348
#define JBCHCFG2_CHID_3r 22349
#define JBCHCFG2_CHID_4r 22350
#define JBCHCFG2_CHID_5r 22351
#define JBCHCFG2_CHID_6r 22352
#define JBCHCFG2_CHID_7r 22353
#define JBCHCFG2_CHID_8r 22354
#define JBCHCFG2_CHID_9r 22355
#define JBCHCFG2_CHID_10r 22356
#define JBCHCFG2_CHID_11r 22357
#define JBCHCFG2_CHID_12r 22358
#define JBCHCFG2_CHID_13r 22359
#define JBCHCFG2_CHID_14r 22360
#define JBCHCFG2_CHID_15r 22361
#define JBCHCFG2_CHID_16r 22362
#define JBCHCFG2_CHID_17r 22363
#define JBCHCFG2_CHID_18r 22364
#define JBCHCFG2_CHID_19r 22365
#define JBCHCFG2_CHID_20r 22366
#define JBCHCFG2_CHID_21r 22367
#define JBCHCFG2_CHID_22r 22368
#define JBCHCFG2_CHID_23r 22369
#define JBCHCFG2_CHID_24r 22370
#define JBCHCFG2_CHID_25r 22371
#define JBCHCFG2_CHID_26r 22372
#define JBCHCFG2_CHID_27r 22373
#define JBCHCFG2_CHID_28r 22374
#define JBCHCFG2_CHID_29r 22375
#define JBCHCFG2_CHID_30r 22376
#define JBCHCFG2_CHID_31r 22377
#define JBCHCFG2_CHID_32r 22378
#define JBCHCFG2_CHID_33r 22379
#define JBCHCFG2_CHID_34r 22380
#define JBCHCFG2_CHID_35r 22381
#define JBCHCFG2_CHID_36r 22382
#define JBCHCFG2_CHID_37r 22383
#define JBCHCFG2_CHID_38r 22384
#define JBCHCFG2_CHID_39r 22385
#define JBCHCFG2_CHID_40r 22386
#define JBCHCFG2_CHID_41r 22387
#define JBCHCFG2_CHID_42r 22388
#define JBCHCFG2_CHID_43r 22389
#define JBCHCFG2_CHID_44r 22390
#define JBCHCFG2_CHID_45r 22391
#define JBCHCFG2_CHID_46r 22392
#define JBCHCFG2_CHID_47r 22393
#define JBCHCFG2_CHID_48r 22394
#define JBCHCFG2_CHID_49r 22395
#define JBCHCFG2_CHID_50r 22396
#define JBCHCFG2_CHID_51r 22397
#define JBCHCFG2_CHID_52r 22398
#define JBCHCFG2_CHID_53r 22399
#define JBCHCFG2_CHID_54r 22400
#define JBCHCFG2_CHID_55r 22401
#define JBCHCFG2_CHID_56r 22402
#define JBCHCFG2_CHID_57r 22403
#define JBCHCFG2_CHID_58r 22404
#define JBCHCFG2_CHID_59r 22405
#define JBCHCFG2_CHID_60r 22406
#define JBCHCFG2_CHID_61r 22407
#define JBCHCFG2_CHID_62r 22408
#define JBCHCFG2_CHID_63r 22409
#define JBCSTAT_CHID_0r 22410
#define JBCSTAT_CHID_1r 22411
#define JBCSTAT_CHID_2r 22412
#define JBCSTAT_CHID_3r 22413
#define JBCSTAT_CHID_4r 22414
#define JBCSTAT_CHID_5r 22415
#define JBCSTAT_CHID_6r 22416
#define JBCSTAT_CHID_7r 22417
#define JBCSTAT_CHID_8r 22418
#define JBCSTAT_CHID_9r 22419
#define JBCSTAT_CHID_10r 22420
#define JBCSTAT_CHID_11r 22421
#define JBCSTAT_CHID_12r 22422
#define JBCSTAT_CHID_13r 22423
#define JBCSTAT_CHID_14r 22424
#define JBCSTAT_CHID_15r 22425
#define JBCSTAT_CHID_16r 22426
#define JBCSTAT_CHID_17r 22427
#define JBCSTAT_CHID_18r 22428
#define JBCSTAT_CHID_19r 22429
#define JBCSTAT_CHID_20r 22430
#define JBCSTAT_CHID_21r 22431
#define JBCSTAT_CHID_22r 22432
#define JBCSTAT_CHID_23r 22433
#define JBCSTAT_CHID_24r 22434
#define JBCSTAT_CHID_25r 22435
#define JBCSTAT_CHID_26r 22436
#define JBCSTAT_CHID_27r 22437
#define JBCSTAT_CHID_28r 22438
#define JBCSTAT_CHID_29r 22439
#define JBCSTAT_CHID_30r 22440
#define JBCSTAT_CHID_31r 22441
#define JBCSTAT_CHID_32r 22442
#define JBCSTAT_CHID_33r 22443
#define JBCSTAT_CHID_34r 22444
#define JBCSTAT_CHID_35r 22445
#define JBCSTAT_CHID_36r 22446
#define JBCSTAT_CHID_37r 22447
#define JBCSTAT_CHID_38r 22448
#define JBCSTAT_CHID_39r 22449
#define JBCSTAT_CHID_40r 22450
#define JBCSTAT_CHID_41r 22451
#define JBCSTAT_CHID_42r 22452
#define JBCSTAT_CHID_43r 22453
#define JBCSTAT_CHID_44r 22454
#define JBCSTAT_CHID_45r 22455
#define JBCSTAT_CHID_46r 22456
#define JBCSTAT_CHID_47r 22457
#define JBCSTAT_CHID_48r 22458
#define JBCSTAT_CHID_49r 22459
#define JBCSTAT_CHID_50r 22460
#define JBCSTAT_CHID_51r 22461
#define JBCSTAT_CHID_52r 22462
#define JBCSTAT_CHID_53r 22463
#define JBCSTAT_CHID_54r 22464
#define JBCSTAT_CHID_55r 22465
#define JBCSTAT_CHID_56r 22466
#define JBCSTAT_CHID_57r 22467
#define JBCSTAT_CHID_58r 22468
#define JBCSTAT_CHID_59r 22469
#define JBCSTAT_CHID_60r 22470
#define JBCSTAT_CHID_61r 22471
#define JBCSTAT_CHID_62r 22472
#define JBCSTAT_CHID_63r 22473
#define JBDEPC_TCID_0r 22474
#define JBDEPC_TCID_1r 22475
#define JBDEPC_TCID_2r 22476
#define JBDEPC_TCID_3r 22477
#define JBDEPC_TCID_4r 22478
#define JBDEPC_TCID_5r 22479
#define JBDEPC_TCID_6r 22480
#define JBDEPC_TCID_7r 22481
#define JBDEPC_TCID_8r 22482
#define JBDEPC_TCID_9r 22483
#define JBDEPC_TCID_10r 22484
#define JBDEPC_TCID_11r 22485
#define JBDEPC_TCID_12r 22486
#define JBDEPC_TCID_13r 22487
#define JBDEPC_TCID_14r 22488
#define JBDEPC_TCID_15r 22489
#define JBDMAX1_CHID_0r 22490
#define JBDMAX1_CHID_1r 22491
#define JBDMAX1_CHID_2r 22492
#define JBDMAX1_CHID_3r 22493
#define JBDMAX1_CHID_4r 22494
#define JBDMAX1_CHID_5r 22495
#define JBDMAX1_CHID_6r 22496
#define JBDMAX1_CHID_7r 22497
#define JBDMAX1_CHID_8r 22498
#define JBDMAX1_CHID_9r 22499
#define JBDMAX1_CHID_10r 22500
#define JBDMAX1_CHID_11r 22501
#define JBDMAX1_CHID_12r 22502
#define JBDMAX1_CHID_13r 22503
#define JBDMAX1_CHID_14r 22504
#define JBDMAX1_CHID_15r 22505
#define JBDMAX1_CHID_16r 22506
#define JBDMAX1_CHID_17r 22507
#define JBDMAX1_CHID_18r 22508
#define JBDMAX1_CHID_19r 22509
#define JBDMAX1_CHID_20r 22510
#define JBDMAX1_CHID_21r 22511
#define JBDMAX1_CHID_22r 22512
#define JBDMAX1_CHID_23r 22513
#define JBDMAX1_CHID_24r 22514
#define JBDMAX1_CHID_25r 22515
#define JBDMAX1_CHID_26r 22516
#define JBDMAX1_CHID_27r 22517
#define JBDMAX1_CHID_28r 22518
#define JBDMAX1_CHID_29r 22519
#define JBDMAX1_CHID_30r 22520
#define JBDMAX1_CHID_31r 22521
#define JBDMAX1_CHID_32r 22522
#define JBDMAX1_CHID_33r 22523
#define JBDMAX1_CHID_34r 22524
#define JBDMAX1_CHID_35r 22525
#define JBDMAX1_CHID_36r 22526
#define JBDMAX1_CHID_37r 22527
#define JBDMAX1_CHID_38r 22528
#define JBDMAX1_CHID_39r 22529
#define JBDMAX1_CHID_40r 22530
#define JBDMAX1_CHID_41r 22531
#define JBDMAX1_CHID_42r 22532
#define JBDMAX1_CHID_43r 22533
#define JBDMAX1_CHID_44r 22534
#define JBDMAX1_CHID_45r 22535
#define JBDMAX1_CHID_46r 22536
#define JBDMAX1_CHID_47r 22537
#define JBDMAX1_CHID_48r 22538
#define JBDMAX1_CHID_49r 22539
#define JBDMAX1_CHID_50r 22540
#define JBDMAX1_CHID_51r 22541
#define JBDMAX1_CHID_52r 22542
#define JBDMAX1_CHID_53r 22543
#define JBDMAX1_CHID_54r 22544
#define JBDMAX1_CHID_55r 22545
#define JBDMAX1_CHID_56r 22546
#define JBDMAX1_CHID_57r 22547
#define JBDMAX1_CHID_58r 22548
#define JBDMAX1_CHID_59r 22549
#define JBDMAX1_CHID_60r 22550
#define JBDMAX1_CHID_61r 22551
#define JBDMAX1_CHID_62r 22552
#define JBDMAX1_CHID_63r 22553
#define JBDMAX2_CHID_0r 22554
#define JBDMAX2_CHID_1r 22555
#define JBDMAX2_CHID_2r 22556
#define JBDMAX2_CHID_3r 22557
#define JBDMAX2_CHID_4r 22558
#define JBDMAX2_CHID_5r 22559
#define JBDMAX2_CHID_6r 22560
#define JBDMAX2_CHID_7r 22561
#define JBDMAX2_CHID_8r 22562
#define JBDMAX2_CHID_9r 22563
#define JBDMAX2_CHID_10r 22564
#define JBDMAX2_CHID_11r 22565
#define JBDMAX2_CHID_12r 22566
#define JBDMAX2_CHID_13r 22567
#define JBDMAX2_CHID_14r 22568
#define JBDMAX2_CHID_15r 22569
#define JBDMAX2_CHID_16r 22570
#define JBDMAX2_CHID_17r 22571
#define JBDMAX2_CHID_18r 22572
#define JBDMAX2_CHID_19r 22573
#define JBDMAX2_CHID_20r 22574
#define JBDMAX2_CHID_21r 22575
#define JBDMAX2_CHID_22r 22576
#define JBDMAX2_CHID_23r 22577
#define JBDMAX2_CHID_24r 22578
#define JBDMAX2_CHID_25r 22579
#define JBDMAX2_CHID_26r 22580
#define JBDMAX2_CHID_27r 22581
#define JBDMAX2_CHID_28r 22582
#define JBDMAX2_CHID_29r 22583
#define JBDMAX2_CHID_30r 22584
#define JBDMAX2_CHID_31r 22585
#define JBDMAX2_CHID_32r 22586
#define JBDMAX2_CHID_33r 22587
#define JBDMAX2_CHID_34r 22588
#define JBDMAX2_CHID_35r 22589
#define JBDMAX2_CHID_36r 22590
#define JBDMAX2_CHID_37r 22591
#define JBDMAX2_CHID_38r 22592
#define JBDMAX2_CHID_39r 22593
#define JBDMAX2_CHID_40r 22594
#define JBDMAX2_CHID_41r 22595
#define JBDMAX2_CHID_42r 22596
#define JBDMAX2_CHID_43r 22597
#define JBDMAX2_CHID_44r 22598
#define JBDMAX2_CHID_45r 22599
#define JBDMAX2_CHID_46r 22600
#define JBDMAX2_CHID_47r 22601
#define JBDMAX2_CHID_48r 22602
#define JBDMAX2_CHID_49r 22603
#define JBDMAX2_CHID_50r 22604
#define JBDMAX2_CHID_51r 22605
#define JBDMAX2_CHID_52r 22606
#define JBDMAX2_CHID_53r 22607
#define JBDMAX2_CHID_54r 22608
#define JBDMAX2_CHID_55r 22609
#define JBDMAX2_CHID_56r 22610
#define JBDMAX2_CHID_57r 22611
#define JBDMAX2_CHID_58r 22612
#define JBDMAX2_CHID_59r 22613
#define JBDMAX2_CHID_60r 22614
#define JBDMAX2_CHID_61r 22615
#define JBDMAX2_CHID_62r 22616
#define JBDMAX2_CHID_63r 22617
#define JBDMIN1_CHID_0r 22618
#define JBDMIN1_CHID_1r 22619
#define JBDMIN1_CHID_2r 22620
#define JBDMIN1_CHID_3r 22621
#define JBDMIN1_CHID_4r 22622
#define JBDMIN1_CHID_5r 22623
#define JBDMIN1_CHID_6r 22624
#define JBDMIN1_CHID_7r 22625
#define JBDMIN1_CHID_8r 22626
#define JBDMIN1_CHID_9r 22627
#define JBDMIN1_CHID_10r 22628
#define JBDMIN1_CHID_11r 22629
#define JBDMIN1_CHID_12r 22630
#define JBDMIN1_CHID_13r 22631
#define JBDMIN1_CHID_14r 22632
#define JBDMIN1_CHID_15r 22633
#define JBDMIN1_CHID_16r 22634
#define JBDMIN1_CHID_17r 22635
#define JBDMIN1_CHID_18r 22636
#define JBDMIN1_CHID_19r 22637
#define JBDMIN1_CHID_20r 22638
#define JBDMIN1_CHID_21r 22639
#define JBDMIN1_CHID_22r 22640
#define JBDMIN1_CHID_23r 22641
#define JBDMIN1_CHID_24r 22642
#define JBDMIN1_CHID_25r 22643
#define JBDMIN1_CHID_26r 22644
#define JBDMIN1_CHID_27r 22645
#define JBDMIN1_CHID_28r 22646
#define JBDMIN1_CHID_29r 22647
#define JBDMIN1_CHID_30r 22648
#define JBDMIN1_CHID_31r 22649
#define JBDMIN1_CHID_32r 22650
#define JBDMIN1_CHID_33r 22651
#define JBDMIN1_CHID_34r 22652
#define JBDMIN1_CHID_35r 22653
#define JBDMIN1_CHID_36r 22654
#define JBDMIN1_CHID_37r 22655
#define JBDMIN1_CHID_38r 22656
#define JBDMIN1_CHID_39r 22657
#define JBDMIN1_CHID_40r 22658
#define JBDMIN1_CHID_41r 22659
#define JBDMIN1_CHID_42r 22660
#define JBDMIN1_CHID_43r 22661
#define JBDMIN1_CHID_44r 22662
#define JBDMIN1_CHID_45r 22663
#define JBDMIN1_CHID_46r 22664
#define JBDMIN1_CHID_47r 22665
#define JBDMIN1_CHID_48r 22666
#define JBDMIN1_CHID_49r 22667
#define JBDMIN1_CHID_50r 22668
#define JBDMIN1_CHID_51r 22669
#define JBDMIN1_CHID_52r 22670
#define JBDMIN1_CHID_53r 22671
#define JBDMIN1_CHID_54r 22672
#define JBDMIN1_CHID_55r 22673
#define JBDMIN1_CHID_56r 22674
#define JBDMIN1_CHID_57r 22675
#define JBDMIN1_CHID_58r 22676
#define JBDMIN1_CHID_59r 22677
#define JBDMIN1_CHID_60r 22678
#define JBDMIN1_CHID_61r 22679
#define JBDMIN1_CHID_62r 22680
#define JBDMIN1_CHID_63r 22681
#define JBDMIN2_CHID_0r 22682
#define JBDMIN2_CHID_1r 22683
#define JBDMIN2_CHID_2r 22684
#define JBDMIN2_CHID_3r 22685
#define JBDMIN2_CHID_4r 22686
#define JBDMIN2_CHID_5r 22687
#define JBDMIN2_CHID_6r 22688
#define JBDMIN2_CHID_7r 22689
#define JBDMIN2_CHID_8r 22690
#define JBDMIN2_CHID_9r 22691
#define JBDMIN2_CHID_10r 22692
#define JBDMIN2_CHID_11r 22693
#define JBDMIN2_CHID_12r 22694
#define JBDMIN2_CHID_13r 22695
#define JBDMIN2_CHID_14r 22696
#define JBDMIN2_CHID_15r 22697
#define JBDMIN2_CHID_16r 22698
#define JBDMIN2_CHID_17r 22699
#define JBDMIN2_CHID_18r 22700
#define JBDMIN2_CHID_19r 22701
#define JBDMIN2_CHID_20r 22702
#define JBDMIN2_CHID_21r 22703
#define JBDMIN2_CHID_22r 22704
#define JBDMIN2_CHID_23r 22705
#define JBDMIN2_CHID_24r 22706
#define JBDMIN2_CHID_25r 22707
#define JBDMIN2_CHID_26r 22708
#define JBDMIN2_CHID_27r 22709
#define JBDMIN2_CHID_28r 22710
#define JBDMIN2_CHID_29r 22711
#define JBDMIN2_CHID_30r 22712
#define JBDMIN2_CHID_31r 22713
#define JBDMIN2_CHID_32r 22714
#define JBDMIN2_CHID_33r 22715
#define JBDMIN2_CHID_34r 22716
#define JBDMIN2_CHID_35r 22717
#define JBDMIN2_CHID_36r 22718
#define JBDMIN2_CHID_37r 22719
#define JBDMIN2_CHID_38r 22720
#define JBDMIN2_CHID_39r 22721
#define JBDMIN2_CHID_40r 22722
#define JBDMIN2_CHID_41r 22723
#define JBDMIN2_CHID_42r 22724
#define JBDMIN2_CHID_43r 22725
#define JBDMIN2_CHID_44r 22726
#define JBDMIN2_CHID_45r 22727
#define JBDMIN2_CHID_46r 22728
#define JBDMIN2_CHID_47r 22729
#define JBDMIN2_CHID_48r 22730
#define JBDMIN2_CHID_49r 22731
#define JBDMIN2_CHID_50r 22732
#define JBDMIN2_CHID_51r 22733
#define JBDMIN2_CHID_52r 22734
#define JBDMIN2_CHID_53r 22735
#define JBDMIN2_CHID_54r 22736
#define JBDMIN2_CHID_55r 22737
#define JBDMIN2_CHID_56r 22738
#define JBDMIN2_CHID_57r 22739
#define JBDMIN2_CHID_58r 22740
#define JBDMIN2_CHID_59r 22741
#define JBDMIN2_CHID_60r 22742
#define JBDMIN2_CHID_61r 22743
#define JBDMIN2_CHID_62r 22744
#define JBDMIN2_CHID_63r 22745
#define JBDSUM1_TCID_0r 22746
#define JBDSUM1_TCID_1r 22747
#define JBDSUM1_TCID_2r 22748
#define JBDSUM1_TCID_3r 22749
#define JBDSUM1_TCID_4r 22750
#define JBDSUM1_TCID_5r 22751
#define JBDSUM1_TCID_6r 22752
#define JBDSUM1_TCID_7r 22753
#define JBDSUM1_TCID_8r 22754
#define JBDSUM1_TCID_9r 22755
#define JBDSUM1_TCID_10r 22756
#define JBDSUM1_TCID_11r 22757
#define JBDSUM1_TCID_12r 22758
#define JBDSUM1_TCID_13r 22759
#define JBDSUM1_TCID_14r 22760
#define JBDSUM1_TCID_15r 22761
#define JBDSUM2_TCID_0r 22762
#define JBDSUM2_TCID_1r 22763
#define JBDSUM2_TCID_2r 22764
#define JBDSUM2_TCID_3r 22765
#define JBDSUM2_TCID_4r 22766
#define JBDSUM2_TCID_5r 22767
#define JBDSUM2_TCID_6r 22768
#define JBDSUM2_TCID_7r 22769
#define JBDSUM2_TCID_8r 22770
#define JBDSUM2_TCID_9r 22771
#define JBDSUM2_TCID_10r 22772
#define JBDSUM2_TCID_11r 22773
#define JBDSUM2_TCID_12r 22774
#define JBDSUM2_TCID_13r 22775
#define JBDSUM2_TCID_14r 22776
#define JBDSUM2_TCID_15r 22777
#define JBMISSPC_CHID_0r 22778
#define JBMISSPC_CHID_1r 22779
#define JBMISSPC_CHID_2r 22780
#define JBMISSPC_CHID_3r 22781
#define JBMISSPC_CHID_4r 22782
#define JBMISSPC_CHID_5r 22783
#define JBMISSPC_CHID_6r 22784
#define JBMISSPC_CHID_7r 22785
#define JBMISSPC_CHID_8r 22786
#define JBMISSPC_CHID_9r 22787
#define JBMISSPC_CHID_10r 22788
#define JBMISSPC_CHID_11r 22789
#define JBMISSPC_CHID_12r 22790
#define JBMISSPC_CHID_13r 22791
#define JBMISSPC_CHID_14r 22792
#define JBMISSPC_CHID_15r 22793
#define JBMISSPC_CHID_16r 22794
#define JBMISSPC_CHID_17r 22795
#define JBMISSPC_CHID_18r 22796
#define JBMISSPC_CHID_19r 22797
#define JBMISSPC_CHID_20r 22798
#define JBMISSPC_CHID_21r 22799
#define JBMISSPC_CHID_22r 22800
#define JBMISSPC_CHID_23r 22801
#define JBMISSPC_CHID_24r 22802
#define JBMISSPC_CHID_25r 22803
#define JBMISSPC_CHID_26r 22804
#define JBMISSPC_CHID_27r 22805
#define JBMISSPC_CHID_28r 22806
#define JBMISSPC_CHID_29r 22807
#define JBMISSPC_CHID_30r 22808
#define JBMISSPC_CHID_31r 22809
#define JBMISSPC_CHID_32r 22810
#define JBMISSPC_CHID_33r 22811
#define JBMISSPC_CHID_34r 22812
#define JBMISSPC_CHID_35r 22813
#define JBMISSPC_CHID_36r 22814
#define JBMISSPC_CHID_37r 22815
#define JBMISSPC_CHID_38r 22816
#define JBMISSPC_CHID_39r 22817
#define JBMISSPC_CHID_40r 22818
#define JBMISSPC_CHID_41r 22819
#define JBMISSPC_CHID_42r 22820
#define JBMISSPC_CHID_43r 22821
#define JBMISSPC_CHID_44r 22822
#define JBMISSPC_CHID_45r 22823
#define JBMISSPC_CHID_46r 22824
#define JBMISSPC_CHID_47r 22825
#define JBMISSPC_CHID_48r 22826
#define JBMISSPC_CHID_49r 22827
#define JBMISSPC_CHID_50r 22828
#define JBMISSPC_CHID_51r 22829
#define JBMISSPC_CHID_52r 22830
#define JBMISSPC_CHID_53r 22831
#define JBMISSPC_CHID_54r 22832
#define JBMISSPC_CHID_55r 22833
#define JBMISSPC_CHID_56r 22834
#define JBMISSPC_CHID_57r 22835
#define JBMISSPC_CHID_58r 22836
#define JBMISSPC_CHID_59r 22837
#define JBMISSPC_CHID_60r 22838
#define JBMISSPC_CHID_61r 22839
#define JBMISSPC_CHID_62r 22840
#define JBMISSPC_CHID_63r 22841
#define JBRSTRT_CHID_0r 22842
#define JBRSTRT_CHID_1r 22843
#define JBRSTRT_CHID_2r 22844
#define JBRSTRT_CHID_3r 22845
#define JBRSTRT_CHID_4r 22846
#define JBRSTRT_CHID_5r 22847
#define JBRSTRT_CHID_6r 22848
#define JBRSTRT_CHID_7r 22849
#define JBRSTRT_CHID_8r 22850
#define JBRSTRT_CHID_9r 22851
#define JBRSTRT_CHID_10r 22852
#define JBRSTRT_CHID_11r 22853
#define JBRSTRT_CHID_12r 22854
#define JBRSTRT_CHID_13r 22855
#define JBRSTRT_CHID_14r 22856
#define JBRSTRT_CHID_15r 22857
#define JBRSTRT_CHID_16r 22858
#define JBRSTRT_CHID_17r 22859
#define JBRSTRT_CHID_18r 22860
#define JBRSTRT_CHID_19r 22861
#define JBRSTRT_CHID_20r 22862
#define JBRSTRT_CHID_21r 22863
#define JBRSTRT_CHID_22r 22864
#define JBRSTRT_CHID_23r 22865
#define JBRSTRT_CHID_24r 22866
#define JBRSTRT_CHID_25r 22867
#define JBRSTRT_CHID_26r 22868
#define JBRSTRT_CHID_27r 22869
#define JBRSTRT_CHID_28r 22870
#define JBRSTRT_CHID_29r 22871
#define JBRSTRT_CHID_30r 22872
#define JBRSTRT_CHID_31r 22873
#define JBRSTRT_CHID_32r 22874
#define JBRSTRT_CHID_33r 22875
#define JBRSTRT_CHID_34r 22876
#define JBRSTRT_CHID_35r 22877
#define JBRSTRT_CHID_36r 22878
#define JBRSTRT_CHID_37r 22879
#define JBRSTRT_CHID_38r 22880
#define JBRSTRT_CHID_39r 22881
#define JBRSTRT_CHID_40r 22882
#define JBRSTRT_CHID_41r 22883
#define JBRSTRT_CHID_42r 22884
#define JBRSTRT_CHID_43r 22885
#define JBRSTRT_CHID_44r 22886
#define JBRSTRT_CHID_45r 22887
#define JBRSTRT_CHID_46r 22888
#define JBRSTRT_CHID_47r 22889
#define JBRSTRT_CHID_48r 22890
#define JBRSTRT_CHID_49r 22891
#define JBRSTRT_CHID_50r 22892
#define JBRSTRT_CHID_51r 22893
#define JBRSTRT_CHID_52r 22894
#define JBRSTRT_CHID_53r 22895
#define JBRSTRT_CHID_54r 22896
#define JBRSTRT_CHID_55r 22897
#define JBRSTRT_CHID_56r 22898
#define JBRSTRT_CHID_57r 22899
#define JBRSTRT_CHID_58r 22900
#define JBRSTRT_CHID_59r 22901
#define JBRSTRT_CHID_60r 22902
#define JBRSTRT_CHID_61r 22903
#define JBRSTRT_CHID_62r 22904
#define JBRSTRT_CHID_63r 22905
#define JBSLPCFGr 22906
#define JBSLPCMDr 22907
#define JBUNDRPC_CHID_0r 22908
#define JBUNDRPC_CHID_1r 22909
#define JBUNDRPC_CHID_2r 22910
#define JBUNDRPC_CHID_3r 22911
#define JBUNDRPC_CHID_4r 22912
#define JBUNDRPC_CHID_5r 22913
#define JBUNDRPC_CHID_6r 22914
#define JBUNDRPC_CHID_7r 22915
#define JBUNDRPC_CHID_8r 22916
#define JBUNDRPC_CHID_9r 22917
#define JBUNDRPC_CHID_10r 22918
#define JBUNDRPC_CHID_11r 22919
#define JBUNDRPC_CHID_12r 22920
#define JBUNDRPC_CHID_13r 22921
#define JBUNDRPC_CHID_14r 22922
#define JBUNDRPC_CHID_15r 22923
#define JBUNDRPC_CHID_16r 22924
#define JBUNDRPC_CHID_17r 22925
#define JBUNDRPC_CHID_18r 22926
#define JBUNDRPC_CHID_19r 22927
#define JBUNDRPC_CHID_20r 22928
#define JBUNDRPC_CHID_21r 22929
#define JBUNDRPC_CHID_22r 22930
#define JBUNDRPC_CHID_23r 22931
#define JBUNDRPC_CHID_24r 22932
#define JBUNDRPC_CHID_25r 22933
#define JBUNDRPC_CHID_26r 22934
#define JBUNDRPC_CHID_27r 22935
#define JBUNDRPC_CHID_28r 22936
#define JBUNDRPC_CHID_29r 22937
#define JBUNDRPC_CHID_30r 22938
#define JBUNDRPC_CHID_31r 22939
#define JBUNDRPC_CHID_32r 22940
#define JBUNDRPC_CHID_33r 22941
#define JBUNDRPC_CHID_34r 22942
#define JBUNDRPC_CHID_35r 22943
#define JBUNDRPC_CHID_36r 22944
#define JBUNDRPC_CHID_37r 22945
#define JBUNDRPC_CHID_38r 22946
#define JBUNDRPC_CHID_39r 22947
#define JBUNDRPC_CHID_40r 22948
#define JBUNDRPC_CHID_41r 22949
#define JBUNDRPC_CHID_42r 22950
#define JBUNDRPC_CHID_43r 22951
#define JBUNDRPC_CHID_44r 22952
#define JBUNDRPC_CHID_45r 22953
#define JBUNDRPC_CHID_46r 22954
#define JBUNDRPC_CHID_47r 22955
#define JBUNDRPC_CHID_48r 22956
#define JBUNDRPC_CHID_49r 22957
#define JBUNDRPC_CHID_50r 22958
#define JBUNDRPC_CHID_51r 22959
#define JBUNDRPC_CHID_52r 22960
#define JBUNDRPC_CHID_53r 22961
#define JBUNDRPC_CHID_54r 22962
#define JBUNDRPC_CHID_55r 22963
#define JBUNDRPC_CHID_56r 22964
#define JBUNDRPC_CHID_57r 22965
#define JBUNDRPC_CHID_58r 22966
#define JBUNDRPC_CHID_59r 22967
#define JBUNDRPC_CHID_60r 22968
#define JBUNDRPC_CHID_61r 22969
#define JBUNDRPC_CHID_62r 22970
#define JBUNDRPC_CHID_63r 22971
#define JTAG_M0_IDM_IDM_INTERRUPT_STATUSr 22972
#define JTAG_M0_IDM_IDM_RESET_CONTROLr 22973
#define JTAG_M0_IDM_IDM_RESET_STATUSr 22974
#define KNOWN_MCAST_BLOCK_MASKr 22975
#define KNOWN_MCAST_BLOCK_MASK_64r 22976
#define KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr 22977
#define KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr 22978
#define KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr 22979
#define L0_COSWEIGHTSr 22980
#define L0_WERRCOUNTr 22981
#define L2GRE_CONTROLr 22982
#define L2GRE_DEFAULT_NETWORK_SVPr 22983
#define L2GRE_DEFAULT_SVPr 22984
#define L2MC_DBGCTRLr 22985
#define L2MC_PARITY_CONTROLr 22986
#define L2MC_PARITY_STATUSr 22987
#define L2MC_PARITY_STATUS_INTRr 22988
#define L2MC_PARITY_STATUS_NACKr 22989
#define L2_AGE_DEBUGr 22990
#define L2_AGE_DEBUG_2r 22991
#define L2_AGE_TIMERr 22992
#define L2_AUX_HASH_CONTROLr 22993
#define L2_BULK_CONTROLr 22994
#define L2_BULK_KEY_TYPE_PORT_Ar 22995
#define L2_BULK_KEY_TYPE_PORT_Br 22996
#define L2_BULK_MATCH_PORT_Ar 22997
#define L2_BULK_MATCH_PORT_Br 22998
#define L2_ENDPOINT_ID_DBGCTRL_0r 22999
#define L2_ENDPOINT_ID_DBGCTRL_1r 23000
#define L2_ENDPOINT_ID_HASH_CONTROLr 23001
#define L2_ENTRY_ADDR_MASKr 23002
#define L2_ENTRY_CONTROLr 23003
#define L2_ENTRY_CONTROL_0r 23004
#define L2_ENTRY_CONTROL_1r 23005
#define L2_ENTRY_CONTROL_2r 23006
#define L2_ENTRY_CONTROL_3r 23007
#define L2_ENTRY_CONTROL_4r 23008
#define L2_ENTRY_CONTROL_5r 23009
#define L2_ENTRY_CONTROL_6r 23010
#define L2_ENTRY_DA_DBGCTRL_0r 23011
#define L2_ENTRY_DA_DBGCTRL_1r 23012
#define L2_ENTRY_DA_DBGCTRL_2r 23013
#define L2_ENTRY_DA_DBGCTRL_3r 23014
#define L2_ENTRY_DA_DBGCTRL_4r 23015
#define L2_ENTRY_DA_DBGCTRL_5r 23016
#define L2_ENTRY_DA_DBGCTRL_6r 23017
#define L2_ENTRY_DA_DBGCTRL_7r 23018
#define L2_ENTRY_DA_DBGCTRL_8r 23019
#define L2_ENTRY_DBGCTRL0r 23020
#define L2_ENTRY_DBGCTRL1r 23021
#define L2_ENTRY_DBGCTRL_0r 23022
#define L2_ENTRY_DBGCTRL_1r 23023
#define L2_ENTRY_DBGCTRL_2r 23024
#define L2_ENTRY_DBGCTRL_3r 23025
#define L2_ENTRY_LP_CONTROLr 23026
#define L2_ENTRY_PARITY_CONTROLr 23027
#define L2_ENTRY_PARITY_STATUSr 23028
#define L2_ENTRY_PARITY_STATUS_0r 23029
#define L2_ENTRY_PARITY_STATUS_1r 23030
#define L2_ENTRY_PARITY_STATUS_INTR_0r 23031
#define L2_ENTRY_PARITY_STATUS_INTR_1r 23032
#define L2_ENTRY_PARITY_STATUS_NACK_0r 23033
#define L2_ENTRY_PARITY_STATUS_NACK_1r 23034
#define L2_ENTRY_SA_DBGCTRL_0r 23035
#define L2_ENTRY_SA_DBGCTRL_1r 23036
#define L2_ENTRY_SA_DBGCTRL_2r 23037
#define L2_ENTRY_SA_DBGCTRL_3r 23038
#define L2_ENTRY_SA_DBGCTRL_4r 23039
#define L2_ENTRY_SA_DBGCTRL_5r 23040
#define L2_ENTRY_SA_DBGCTRL_6r 23041
#define L2_ENTRY_SA_DBGCTRL_7r 23042
#define L2_ENTRY_SA_DBGCTRL_8r 23043
#define L2_HITDA_DBGCTRLr 23044
#define L2_HITSA_DBGCTRLr 23045
#define L2_HIT_CONTROLr 23046
#define L2_HIT_DBGCTRLr 23047
#define L2_HIT_DBGCTRL_0r 23048
#define L2_HIT_DBGCTRL_1r 23049
#define L2_HIT_DBGCTRL_2r 23050
#define L2_HIT_DBGCTRL_3r 23051
#define L2_HIT_DBGCTRL_4r 23052
#define L2_LEARN_CONTROLr 23053
#define L2_LP_CONTROL_0r 23054
#define L2_LP_CONTROL_1r 23055
#define L2_LP_CONTROL_2r 23056
#define L2_MOD_FIFO_CLAIM_AVAILr 23057
#define L2_MOD_FIFO_CNTr 23058
#define L2_MOD_FIFO_DBGCTRLr 23059
#define L2_MOD_FIFO_ENABLEr 23060
#define L2_MOD_FIFO_MEMORY_CONTROL_0r 23061
#define L2_MOD_FIFO_PARITY_CONTROLr 23062
#define L2_MOD_FIFO_PARITY_STATUS_INTRr 23063
#define L2_MOD_FIFO_PARITY_STATUS_NACKr 23064
#define L2_MOD_FIFO_RD_PTRr 23065
#define L2_MOD_FIFO_WR_PTRr 23066
#define L2_TABLE_HASH_CONTROLr 23067
#define L2_USER_ENTRY_CAM_BIST_CONFIGr 23068
#define L2_USER_ENTRY_CAM_BIST_CONTROLr 23069
#define L2_USER_ENTRY_CAM_BIST_DBGCTRLr 23070
#define L2_USER_ENTRY_CAM_BIST_DBG_DATAr 23071
#define L2_USER_ENTRY_CAM_BIST_S10_STATUSr 23072
#define L2_USER_ENTRY_CAM_BIST_S2_STATUSr 23073
#define L2_USER_ENTRY_CAM_BIST_S3_STATUSr 23074
#define L2_USER_ENTRY_CAM_BIST_S5_STATUSr 23075
#define L2_USER_ENTRY_CAM_BIST_S6_STATUSr 23076
#define L2_USER_ENTRY_CAM_BIST_S8_STATUSr 23077
#define L2_USER_ENTRY_CAM_BIST_STATUSr 23078
#define L2_USER_ENTRY_CAM_CONTROLr 23079
#define L2_USER_ENTRY_CAM_DBGCTRLr 23080
#define L2_USER_ENTRY_DATA_DBGCTRLr 23081
#define L2_USER_ENTRY_DATA_PARITY_CONTROLr 23082
#define L2_USER_ENTRY_DATA_PARITY_STATUS_INTRr 23083
#define L2_USER_ENTRY_DATA_PARITY_STATUS_NACKr 23084
#define L2_USER_ENTRY_DBGCTRLr 23085
#define L3MC_DBGCTRLr 23086
#define L3MC_PARITY_CONTROLr 23087
#define L3MC_PARITY_STATUSr 23088
#define L3_AUX_HASH_CONTROLr 23089
#define L3_DEFIP_128_CAM_BIST_CONFIGr 23090
#define L3_DEFIP_128_CAM_BIST_CONTROLr 23091
#define L3_DEFIP_128_CAM_BIST_DBG_DATAr 23092
#define L3_DEFIP_128_CAM_BIST_STATUSr 23093
#define L3_DEFIP_128_CAM_DBGCTRLr 23094
#define L3_DEFIP_128_CAM_DBGCTRL0r 23095
#define L3_DEFIP_128_CAM_ENABLEr 23096
#define L3_DEFIP_128_DATA_DBGCTRLr 23097
#define L3_DEFIP_128_DATA_PARITY_CONTROLr 23098
#define L3_DEFIP_128_DATA_PARITY_STATUS_INTRr 23099
#define L3_DEFIP_128_DATA_PARITY_STATUS_NACKr 23100
#define L3_DEFIP_ALPM_CFGr 23101
#define L3_DEFIP_AUX_CTRLr 23102
#define L3_DEFIP_AUX_CTRL_1r 23103
#define L3_DEFIP_AUX_RAM_CTRL_0r 23104
#define L3_DEFIP_AUX_RAM_CTRL_1r 23105
#define L3_DEFIP_CAM_BIST_CONFIGr 23106
#define L3_DEFIP_CAM_BIST_CONTROLr 23107
#define L3_DEFIP_CAM_BIST_DBGCTRLr 23108
#define L3_DEFIP_CAM_BIST_DBGCTRL_0r 23109
#define L3_DEFIP_CAM_BIST_DBGCTRL_1r 23110
#define L3_DEFIP_CAM_BIST_DBG_DATAr 23111
#define L3_DEFIP_CAM_BIST_S10_STATUSr 23112
#define L3_DEFIP_CAM_BIST_S12_STATUSr 23113
#define L3_DEFIP_CAM_BIST_S2_STATUSr 23114
#define L3_DEFIP_CAM_BIST_S3_STATUSr 23115
#define L3_DEFIP_CAM_BIST_S5_STATUSr 23116
#define L3_DEFIP_CAM_BIST_S6_STATUSr 23117
#define L3_DEFIP_CAM_BIST_S8_STATUSr 23118
#define L3_DEFIP_CAM_BIST_STATUSr 23119
#define L3_DEFIP_CAM_CONTROL0r 23120
#define L3_DEFIP_CAM_CONTROL1r 23121
#define L3_DEFIP_CAM_DBGCTRL0r 23122
#define L3_DEFIP_CAM_DBGCTRL01r 23123
#define L3_DEFIP_CAM_DBGCTRL1r 23124
#define L3_DEFIP_CAM_DBGCTRL02r 23125
#define L3_DEFIP_CAM_DBGCTRL2r 23126
#define L3_DEFIP_CAM_DBGCTRL03r 23127
#define L3_DEFIP_CAM_DBGCTRL3r 23128
#define L3_DEFIP_CAM_DBGCTRL4r 23129
#define L3_DEFIP_CAM_DBGCTRL5r 23130
#define L3_DEFIP_CAM_DBGCTRL6r 23131
#define L3_DEFIP_CAM_DBGCTRL7r 23132
#define L3_DEFIP_CAM_DBGCTRL11r 23133
#define L3_DEFIP_CAM_DBGCTRL12r 23134
#define L3_DEFIP_CAM_DBGCTRL13r 23135
#define L3_DEFIP_CAM_DBGCTRL21r 23136
#define L3_DEFIP_CAM_DBGCTRL22r 23137
#define L3_DEFIP_CAM_DBGCTRL23r 23138
#define L3_DEFIP_CAM_DBGCTRL31r 23139
#define L3_DEFIP_CAM_DBGCTRL32r 23140
#define L3_DEFIP_CAM_DBGCTRL33r 23141
#define L3_DEFIP_CAM_DBGCTRL41r 23142
#define L3_DEFIP_CAM_DBGCTRL42r 23143
#define L3_DEFIP_CAM_DBGCTRL43r 23144
#define L3_DEFIP_CAM_DBGCTRL51r 23145
#define L3_DEFIP_CAM_DBGCTRL52r 23146
#define L3_DEFIP_CAM_DBGCTRL53r 23147
#define L3_DEFIP_CAM_DEBUG_DATA_0r 23148
#define L3_DEFIP_CAM_DEBUG_DATA_1r 23149
#define L3_DEFIP_CAM_DEBUG_DATA_2r 23150
#define L3_DEFIP_CAM_DEBUG_SENDr 23151
#define L3_DEFIP_CAM_ENABLEr 23152
#define L3_DEFIP_DATA_DBGCTRLr 23153
#define L3_DEFIP_DATA_DBGCTRL_0r 23154
#define L3_DEFIP_DATA_DBGCTRL_1r 23155
#define L3_DEFIP_DATA_DBGCTRL_2r 23156
#define L3_DEFIP_DATA_DBGCTRL_3r 23157
#define L3_DEFIP_DATA_DBGCTRL_4r 23158
#define L3_DEFIP_DATA_DBGCTRL_5r 23159
#define L3_DEFIP_DATA_PARITY_CONTROLr 23160
#define L3_DEFIP_DATA_PARITY_STATUS_INTRr 23161
#define L3_DEFIP_DATA_PARITY_STATUS_NACKr 23162
#define L3_DEFIP_DATA_PDA_CONTROL_0r 23163
#define L3_DEFIP_DATA_PDA_CONTROL_1r 23164
#define L3_DEFIP_DATA_PDA_CONTROL_2r 23165
#define L3_DEFIP_DATA_PDA_CONTROL_3r 23166
#define L3_DEFIP_KEY_SELr 23167
#define L3_DEFIP_KEY_SEL_0r 23168
#define L3_DEFIP_KEY_SEL_1r 23169
#define L3_DEFIP_PARITY_CONTROLr 23170
#define L3_DEFIP_PARITY_STATUSr 23171
#define L3_DEFIP_RPF_CONTROLr 23172
#define L3_ECMP_DBGCTRLr 23173
#define L3_ECMP_GROUP_PARITY_CONTROLr 23174
#define L3_ECMP_GROUP_PARITY_STATUS_INTRr 23175
#define L3_ECMP_GROUP_PARITY_STATUS_NACKr 23176
#define L3_ECMP_PARITY_CONTROLr 23177
#define L3_ECMP_PARITY_STATUS_INTRr 23178
#define L3_ECMP_PARITY_STATUS_NACKr 23179
#define L3_ENTRY_ADDR_MASKr 23180
#define L3_ENTRY_CONTROLr 23181
#define L3_ENTRY_CONTROL_0r 23182
#define L3_ENTRY_CONTROL_1r 23183
#define L3_ENTRY_CONTROL_2r 23184
#define L3_ENTRY_CONTROL_3r 23185
#define L3_ENTRY_CONTROL_4r 23186
#define L3_ENTRY_CONTROL_5r 23187
#define L3_ENTRY_CONTROL_6r 23188
#define L3_ENTRY_CONTROL_7r 23189
#define L3_ENTRY_CONTROL_8r 23190
#define L3_ENTRY_CONTROL_9r 23191
#define L3_ENTRY_CONTROL_10r 23192
#define L3_ENTRY_DBGCTRL0r 23193
#define L3_ENTRY_DBGCTRL1r 23194
#define L3_ENTRY_DBGCTRL2r 23195
#define L3_ENTRY_DBGCTRL3r 23196
#define L3_ENTRY_DBGCTRL4r 23197
#define L3_ENTRY_DBGCTRL5r 23198
#define L3_ENTRY_DBGCTRL6r 23199
#define L3_ENTRY_LP_CONTROLr 23200
#define L3_ENTRY_PARITY_CONTROLr 23201
#define L3_ENTRY_PARITY_STATUSr 23202
#define L3_ENTRY_PARITY_STATUS_0r 23203
#define L3_ENTRY_PARITY_STATUS_1r 23204
#define L3_ENTRY_PARITY_STATUS_INTR_0r 23205
#define L3_ENTRY_PARITY_STATUS_INTR_1r 23206
#define L3_ENTRY_PARITY_STATUS_NACK_0r 23207
#define L3_ENTRY_PARITY_STATUS_NACK_1r 23208
#define L3_HIT_DEBUGr 23209
#define L3_IIF_PARITY_CONTROLr 23210
#define L3_IIF_PARITY_STATUSr 23211
#define L3_IIF_PARITY_STATUS_INTRr 23212
#define L3_IIF_PARITY_STATUS_NACKr 23213
#define L3_IIF_PDA_CONTROLr 23214
#define L3_IPMC_1_PARITY_CONTROLr 23215
#define L3_IPMC_1_PARITY_STATUS_INTRr 23216
#define L3_IPMC_1_PARITY_STATUS_NACKr 23217
#define L3_IPMC_2_PARITY_CONTROLr 23218
#define L3_IPMC_2_PARITY_STATUS_INTRr 23219
#define L3_IPMC_2_PARITY_STATUS_NACKr 23220
#define L3_IPMC_PARITY_CONTROLr 23221
#define L3_IPMC_PARITY_STATUSr 23222
#define L3_IPMC_PARITY_STATUS_INTRr 23223
#define L3_IPMC_PARITY_STATUS_NACKr 23224
#define L3_IPMC_REMAP_PARITY_CONTROLr 23225
#define L3_IPMC_REMAP_PARITY_STATUS_INTRr 23226
#define L3_IPMC_REMAP_PARITY_STATUS_NACKr 23227
#define L3_LP_CONTROL_0r 23228
#define L3_LP_CONTROL_1r 23229
#define L3_LP_CONTROL_2r 23230
#define L3_LP_CONTROL_3r 23231
#define L3_LP_CONTROL_4r 23232
#define L3_MTU_VALUES_PARITY_CONTROLr 23233
#define L3_MTU_VALUES_PARITY_STATUSr 23234
#define L3_MTU_VALUES_PARITY_STATUS_INTRr 23235
#define L3_MTU_VALUES_PARITY_STATUS_NACKr 23236
#define L3_TABLE_HASH_CONTROLr 23237
#define L3_TUNNEL_CAM_BIST_CONFIGr 23238
#define L3_TUNNEL_CAM_BIST_DBG_DATAr 23239
#define L3_TUNNEL_CAM_BIST_S10_STATUSr 23240
#define L3_TUNNEL_CAM_BIST_S2_STATUSr 23241
#define L3_TUNNEL_CAM_BIST_S3_STATUSr 23242
#define L3_TUNNEL_CAM_BIST_S5_STATUSr 23243
#define L3_TUNNEL_CAM_BIST_S6_STATUSr 23244
#define L3_TUNNEL_CAM_BIST_S8_STATUSr 23245
#define L3_TUNNEL_CAM_BIST_STATUSr 23246
#define L3_TUNNEL_CAM_CONTROLr 23247
#define L3_TUNNEL_CAM_DBGCTRLr 23248
#define L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr 23249
#define L3_TUNNEL_DATA_ONLY_PARITY_STATUSr 23250
#define L3_TUNNEL_PARITY_CONTROLr 23251
#define L3_TUNNEL_PARITY_STATUS_INTRr 23252
#define L3_TUNNEL_PARITY_STATUS_NACKr 23253
#define L4PORTRANGES_2TCTABLEr 23254
#define L4PROTOCOLCODEREG0r 23255
#define L4PROTOCOLCODEREG1r 23256
#define L4PROTOCOLCODEREG2r 23257
#define L4PROTOCOLCODEREG3r 23258
#define LAGLBKEYCFGr 23259
#define LAG_FAILOVER_CONFIGr 23260
#define LAG_FAILOVER_RATE_LIMITERr 23261
#define LAG_FAILOVER_STATUSr 23262
#define LAG_LB_KEYSELECTr 23263
#define LANE_BAD_FRAMING_LAYER_ERRr 23264
#define LANE_FRAMING_ERRr 23265
#define LANE_META_FRAME_LENGTH_ERRr 23266
#define LANE_META_FRAME_REPEAT_ERRr 23267
#define LANE_META_FRAME_SYNC_WORD_ERRr 23268
#define LANE_SCRAMBLER_STATE_ERRr 23269
#define LANE_SYNCHRONIZATION_ACHIEVEDr 23270
#define LANE_SYNCHRONIZATION_ERRr 23271
#define LASTERRORSEQUENCERXr 23272
#define LASTGENERATEDVALUESr 23273
#define LASTRECEIVEDHEADERREG_0r 23274
#define LASTRECEIVEDHEADERREG_1r 23275
#define LASTRECEIVEDHEADERREG_2r 23276
#define LASTRECEIVEDHEADERREG_3r 23277
#define LASTRECEIVEDHEADERREG_4r 23278
#define LASTRECEIVEDHEADERREG_5r 23279
#define LASTRECEIVEDHEADERREG_6r 23280
#define LASTRECEIVEDHEADERREG_7r 23281
#define LASTRECEIVEDHEADERREG_8r 23282
#define LASTRECEIVEDHEADERREG_9r 23283
#define LASTRECEIVEDHEADERREG_10r 23284
#define LASTRECEIVEDHEADERREG_11r 23285
#define LASTRECEIVEDHEADERREG_12r 23286
#define LASTRECEIVEDHEADERREG_13r 23287
#define LASTRECEIVEDHEADERREG_14r 23288
#define LASTRECEIVEDHEADERREG_15r 23289
#define LASTRECEIVEDPORTr 23290
#define LAST_FLOW_RESTART_EVENTr 23291
#define LEAKYBUCKET0r 23292
#define LEAKYBUCKET1r 23293
#define LEAKYBUCKET2r 23294
#define LEAKYBUCKET3r 23295
#define LEAKYBUCKET4r 23296
#define LEAKYBUCKET5r 23297
#define LEAKYBUCKET6r 23298
#define LEAKYBUCKET7r 23299
#define LEAKYBUCKET8r 23300
#define LEAKYBUCKET9r 23301
#define LEAKYBUCKET10r 23302
#define LEAKYBUCKET11r 23303
#define LEAKYBUCKETCONTROLREGISTERr 23304
#define LEARNINGCFGr 23305
#define LEARNINGDIS_0r 23306
#define LEARNINGDIS_1r 23307
#define LEARNSCOUNTERr 23308
#define LEARN_CONTROLr 23309
#define LEARN_FIFO_ECC_CONTROLr 23310
#define LINKLAYERLOOKUPCFGr 23311
#define LINKLEVELFLOWCONTROLr 23312
#define LINKLEVELFLOWCONTROLANDCOMMACONFIGURATIONREGISTERr 23313
#define LINKLEVELFLOWCONTROLENABLEREGISTERr 23314
#define LINKSTATUSREGISTERr 23315
#define LINK_ACTIVE_MASKr 23316
#define LINK_LIST_DEBUG_TMr 23317
#define LINK_PARTNER_INTERFACE_STATUSr 23318
#define LINK_PARTNER_LANES_STATUSr 23319
#define LINK_STATUSr 23320
#define LINK_STATUS_64r 23321
#define LINK_STATUS_DEBOUNCE_TIMEOUTr 23322
#define LINK_STATUS_DEBOUNCE_TIMEOUT_0r 23323
#define LINK_STATUS_DEBOUNCE_TIMEOUT_1r 23324
#define LINK_STATUS_DEBOUNCE_TIMEOUT_2r 23325
#define LINK_STATUS_DEBOUNCE_TIMEOUT_3r 23326
#define LINK_STATUS_DEBOUNCE_TIMEOUT_4r 23327
#define LINK_STATUS_DEBOUNCE_TIMEOUT_5r 23328
#define LINK_STATUS_DEBOUNCE_TIMEOUT_6r 23329
#define LINK_STATUS_DEBOUNCE_TIMEOUT_7r 23330
#define LINK_STATUS_DEBOUNCE_TIMEOUT_8r 23331
#define LINK_STATUS_DEBOUNCE_TIMEOUT_9r 23332
#define LINK_STATUS_DEBOUNCE_TIMEOUT_10r 23333
#define LINK_STATUS_DEBOUNCE_TIMEOUT_11r 23334
#define LINK_STATUS_DEBOUNCE_TIMEOUT_12r 23335
#define LINK_STATUS_DEBOUNCE_TIMEOUT_13r 23336
#define LINK_STATUS_DEBOUNCE_TIMEOUT_14r 23337
#define LINK_STATUS_DEBOUNCE_TIMEOUT_15r 23338
#define LINK_STATUS_DEBOUNCE_TIMEOUT_16r 23339
#define LINK_STATUS_DEBOUNCE_TIMEOUT_17r 23340
#define LINK_STATUS_DEBOUNCE_TIMEOUT_18r 23341
#define LINK_STATUS_DEBOUNCE_TIMEOUT_19r 23342
#define LINK_STATUS_DEBOUNCE_TIMEOUT_20r 23343
#define LINK_STATUS_DEBOUNCE_TIMEOUT_21r 23344
#define LINK_STATUS_DEBOUNCE_TIMEOUT_22r 23345
#define LINK_STATUS_DEBOUNCE_TIMEOUT_23r 23346
#define LINK_STATUS_GLITCH_DETECTr 23347
#define LINK_STATUS_GLITCH_DETECT_0r 23348
#define LINK_STATUS_GLITCH_DETECT_1r 23349
#define LINK_STATUS_TIMERr 23350
#define LLFC_PAUSEQUANTAr 23351
#define LLMIRRORVID01r 23352
#define LLMIRRORVID23r 23353
#define LLMIRRORVID45r 23354
#define LLS_ACTIVATION_EVENT_SEENr 23355
#define LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_32_37r 23356
#define LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_38_43r 23357
#define LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_44_49r 23358
#define LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_50_55r 23359
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_15_8r 23360
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_23_16r 23361
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_31_24r 23362
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_39_32r 23363
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_47_40r 23364
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_55_48r 23365
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_63_56r 23366
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_7_0r 23367
#define LLS_AXP_PORT_56_CFG_WEIGHTr 23368
#define LLS_AXP_PORT_57_CFG_WEIGHTr 23369
#define LLS_AXP_PORT_58_CFG_WEIGHTr 23370
#define LLS_AXP_PORT_61_CFG_WEIGHTr 23371
#define LLS_AXP_PORT_62_CFG_WEIGHTr 23372
#define LLS_CAPT_ENQUEUE_VIOL_IDr 23373
#define LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr 23374
#define LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr 23375
#define LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr 23376
#define LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr 23377
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr 23378
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr 23379
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr 23380
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr 23381
#define LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr 23382
#define LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr 23383
#define LLS_CAPT_MAX_SHAPER_BUCKET_S0_OVERFLOW_IDr 23384
#define LLS_CAPT_MAX_SHAPER_BUCKET_S0_UNDERFLOW_IDr 23385
#define LLS_CAPT_MAX_SHAPER_BUCKET_S1_OVERFLOW_IDr 23386
#define LLS_CAPT_MAX_SHAPER_BUCKET_S1_UNDERFLOW_IDr 23387
#define LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr 23388
#define LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr 23389
#define LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr 23390
#define LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr 23391
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr 23392
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr 23393
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr 23394
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr 23395
#define LLS_CAPT_PORT_1_IN_4_VIOL_IDr 23396
#define LLS_CAPT_PORT_L2_COUNT_OVERFLOW_IDr 23397
#define LLS_CAPT_PORT_L2_COUNT_UNDERRUN_IDr 23398
#define LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr 23399
#define LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr 23400
#define LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr 23401
#define LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr 23402
#define LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr 23403
#define LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr 23404
#define LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr 23405
#define LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr 23406
#define LLS_CAPT_UPD2_S0_ERROR_OVERFLOW_IDr 23407
#define LLS_CAPT_UPD2_S0_ERROR_UNDERRUN_IDr 23408
#define LLS_CAPT_UPD2_S1_ERROR_OVERFLOW_IDr 23409
#define LLS_CAPT_UPD2_S1_ERROR_UNDERRUN_IDr 23410
#define LLS_CFG_ERR_BYTE_ADJUSTr 23411
#define LLS_CLEAR_S1_CREDITSr 23412
#define LLS_CONFIG0r 23413
#define LLS_CONFIG_SPAREr 23414
#define LLS_CONFIG_SP_MIN_PRIORITYr 23415
#define LLS_DEBUG_DEQ_BLOCKr 23416
#define LLS_DEBUG_ENQ_BLOCK_ON_L0r 23417
#define LLS_DEBUG_ENQ_BLOCK_ON_L1r 23418
#define LLS_DEBUG_ENQ_BLOCK_ON_L2r 23419
#define LLS_DEBUG_ENQ_BLOCK_ON_PORTr 23420
#define LLS_DEBUG_INJECT_ACTIVATIONr 23421
#define LLS_DEBUG_INJECT_S0_MAX_ACTIVATIONr 23422
#define LLS_DEBUG_INJECT_S1_MAX_ACTIVATIONr 23423
#define LLS_DEBUG_P_WERR_MAX_SC_RESETr 23424
#define LLS_DEQUEUE_EVENT_SEENr 23425
#define LLS_DYNAMIC_UPDATE_INTr 23426
#define LLS_DYNAMIC_UPDATE_INT_MASKr 23427
#define LLS_ERRORr 23428
#define LLS_ERROR2r 23429
#define LLS_ERROR2_MASKr 23430
#define LLS_ERROR_ECC_DEBUGr 23431
#define LLS_ERROR_MASKr 23432
#define LLS_ERROR_UPD2r 23433
#define LLS_ERROR_UPD2_MASKr 23434
#define LLS_ERROR_VIOLATE_1IN4_TDMr 23435
#define LLS_FC_CONFIGr 23436
#define LLS_FIXED_DEQ_LENr 23437
#define LLS_INITr 23438
#define LLS_L0_CHILD_STATE1_ECC_STATUSr 23439
#define LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr 23440
#define LLS_L0_CHILD_WEIGHT_CFG_ECC_STATUSr 23441
#define LLS_L0_CHILD_WEIGHT_WORKING_ECC_STATUSr 23442
#define LLS_L0_CONFIG_ECC_STATUSr 23443
#define LLS_L0_ECC_1B_COUNTERr 23444
#define LLS_L0_ECC_2B_COUNTERr 23445
#define LLS_L0_ECC_DEBUGr 23446
#define LLS_L0_ECC_DEBUG1r 23447
#define LLS_L0_ECC_ERROR1r 23448
#define LLS_L0_ECC_ERROR1_MASKr 23449
#define LLS_L0_EF_NEXT_ECC_STATUSr 23450
#define LLS_L0_EMPTY_SEEN_STATUSr 23451
#define LLS_L0_ERROR_ECC_STATUSr 23452
#define LLS_L0_ERROR_MIN_ECC_STATUSr 23453
#define LLS_L0_HEADS_TAILS_ECC_STATUSr 23454
#define LLS_L0_MIN_BUCKET_C_ECC_STATUSr 23455
#define LLS_L0_MIN_CONFIG_C_ECC_STATUSr 23456
#define LLS_L0_MIN_NEXT_ECC_STATUSr 23457
#define LLS_L0_PARENT_ECC_STATUSr 23458
#define LLS_L0_PARENT_STATE_ECC_STATUSr 23459
#define LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr 23460
#define LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr 23461
#define LLS_L0_WERR_MAX_SC_ECC_STATUSr 23462
#define LLS_L0_WERR_NEXT_ECC_STATUSr 23463
#define LLS_L1_CHILD_STATE1_ECC_STATUSr 23464
#define LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr 23465
#define LLS_L1_CHILD_WEIGHT_CFG_ECC_STATUSr 23466
#define LLS_L1_CHILD_WEIGHT_WORKING_ECC_STATUSr 23467
#define LLS_L1_CONFIG_ECC_STATUSr 23468
#define LLS_L1_ECC_1B_COUNTERr 23469
#define LLS_L1_ECC_2B_COUNTERr 23470
#define LLS_L1_ECC_DEBUG1r 23471
#define LLS_L1_ECC_ERROR1r 23472
#define LLS_L1_ECC_ERROR1_MASKr 23473
#define LLS_L1_EF_NEXT_ECC_STATUSr 23474
#define LLS_L1_EMPTY_SEEN_STATUSr 23475
#define LLS_L1_ERROR_ECC_STATUSr 23476
#define LLS_L1_ERROR_MIN_ECC_STATUSr 23477
#define LLS_L1_HEADS_TAILS_ECC_STATUSr 23478
#define LLS_L1_MIN_BUCKET_C_ECC_STATUSr 23479
#define LLS_L1_MIN_CONFIG_C_ECC_STATUSr 23480
#define LLS_L1_MIN_NEXT_ECC_STATUSr 23481
#define LLS_L1_PARENT_ECC_STATUSr 23482
#define LLS_L1_PARENT_STATE_ECC_STATUSr 23483
#define LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr 23484
#define LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr 23485
#define LLS_L1_WERR_MAX_SC_ECC_STATUSr 23486
#define LLS_L1_WERR_NEXT_ECC_STATUSr 23487
#define LLS_L2_ACT_MIN_ECC_STATUSr 23488
#define LLS_L2_ACT_SHAPER_ECC_STATUSr 23489
#define LLS_L2_ACT_XON_ECC_STATUSr 23490
#define LLS_L2_CHILD_STATE1_ECC_STATUSr 23491
#define LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr 23492
#define LLS_L2_CHILD_WEIGHT_WORKING_ECC_STATUSr 23493
#define LLS_L2_ECC_1B_COUNTERr 23494
#define LLS_L2_ECC_2B_COUNTERr 23495
#define LLS_L2_ECC_DEBUG1r 23496
#define LLS_L2_ECC_DEBUG2r 23497
#define LLS_L2_ECC_DEBUG3r 23498
#define LLS_L2_ECC_ERROR1r 23499
#define LLS_L2_ECC_ERROR1_MASKr 23500
#define LLS_L2_EMPTY_SEEN_STATUSr 23501
#define LLS_L2_ERROR_ECC_STATUSr 23502
#define LLS_L2_ERROR_MIN_ECC_STATUSr 23503
#define LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUSr 23504
#define LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUSr 23505
#define LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUSr 23506
#define LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUSr 23507
#define LLS_L2_MIN_NEXT_ECC_STATUSr 23508
#define LLS_L2_PARENT_ECC_STATUSr 23509
#define LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUSr 23510
#define LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUSr 23511
#define LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUSr 23512
#define LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUSr 23513
#define LLS_L2_WERR_NEXT_ECC_STATUSr 23514
#define LLS_LB_L0_COSr 23515
#define LLS_LINKPHY_CONFIG_COUNT_S1r 23516
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_001_000r 23517
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_003_002r 23518
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_005_004r 23519
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_007_006r 23520
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_009_008r 23521
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_011_010r 23522
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_013_012r 23523
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_015_014r 23524
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_017_016r 23525
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_019_018r 23526
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_021_020r 23527
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_023_022r 23528
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_025_024r 23529
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_027_026r 23530
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_029_028r 23531
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_031_030r 23532
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_033_032r 23533
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_035_034r 23534
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_037_036r 23535
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_039_038r 23536
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_041_040r 23537
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_043_042r 23538
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_045_044r 23539
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_047_046r 23540
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_049_048r 23541
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_051_050r 23542
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_053_052r 23543
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_055_054r 23544
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_057_056r 23545
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_059_058r 23546
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_061_060r 23547
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_063_062r 23548
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_065_064r 23549
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_067_066r 23550
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_069_068r 23551
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_071_070r 23552
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_073_072r 23553
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_075_074r 23554
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_077_076r 23555
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_079_078r 23556
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_081_080r 23557
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_083_082r 23558
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_085_084r 23559
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_087_086r 23560
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_089_088r 23561
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_091_090r 23562
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_093_092r 23563
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_095_094r 23564
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_097_096r 23565
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_099_098r 23566
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_101_100r 23567
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_103_102r 23568
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_105_104r 23569
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_107_106r 23570
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_109_108r 23571
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_111_110r 23572
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_113_112r 23573
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_115_114r 23574
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_117_116r 23575
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_119_118r 23576
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_121_120r 23577
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_123_122r 23578
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_125_124r 23579
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_127_126r 23580
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_129_128r 23581
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_131_130r 23582
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_133_132r 23583
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_135_134r 23584
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_137_136r 23585
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_139_138r 23586
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_141_140r 23587
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_143_142r 23588
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_145_144r 23589
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_147_146r 23590
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_149_148r 23591
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_151_150r 23592
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_153_152r 23593
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_155_154r 23594
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_157_156r 23595
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_159_158r 23596
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_161_160r 23597
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_163_162r 23598
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_165_164r 23599
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_167_166r 23600
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_169_168r 23601
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_171_170r 23602
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_173_172r 23603
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_175_174r 23604
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_177_176r 23605
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_179_178r 23606
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_181_180r 23607
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_183_182r 23608
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_185_184r 23609
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_187_186r 23610
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_189_188r 23611
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_191_190r 23612
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_193_192r 23613
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_195_194r 23614
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_197_196r 23615
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_199_198r 23616
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_201_200r 23617
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_203_202r 23618
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_205_204r 23619
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_207_206r 23620
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_209_208r 23621
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_211_210r 23622
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_213_212r 23623
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_215_214r 23624
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_217_216r 23625
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_219_218r 23626
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_221_220r 23627
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_223_222r 23628
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_225_224r 23629
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_227_226r 23630
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_229_228r 23631
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_231_230r 23632
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_233_232r 23633
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_235_234r 23634
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_237_236r 23635
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_239_238r 23636
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_241_240r 23637
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_243_242r 23638
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_245_244r 23639
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_247_246r 23640
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_249_248r 23641
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_251_250r 23642
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_253_252r 23643
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_255_254r 23644
#define LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_127_96r 23645
#define LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_31_0r 23646
#define LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_63_32r 23647
#define LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_95_64r 23648
#define LLS_LINKPHY_CPU_READ_S1_CREDITr 23649
#define LLS_LINKPHY_CREDIT_READ_IDr 23650
#define LLS_MAX_REFRESH_ENABLEr 23651
#define LLS_MEM_DCM_ERRORr 23652
#define LLS_MEM_DCM_L0r 23653
#define LLS_MEM_DCM_L1r 23654
#define LLS_MEM_DCM_L2r 23655
#define LLS_MEM_DCM_L2_ACTr 23656
#define LLS_MEM_DCM_PORTr 23657
#define LLS_MEM_DEBUG_L0_0r 23658
#define LLS_MEM_DEBUG_L0_1r 23659
#define LLS_MEM_DEBUG_L0_2r 23660
#define LLS_MEM_DEBUG_L0_3r 23661
#define LLS_MEM_DEBUG_L0_4r 23662
#define LLS_MEM_DEBUG_L0_5r 23663
#define LLS_MEM_DEBUG_L0_6r 23664
#define LLS_MEM_DEBUG_L0_7r 23665
#define LLS_MEM_DEBUG_L0_8r 23666
#define LLS_MEM_DEBUG_L0_ERRORr 23667
#define LLS_MEM_DEBUG_L1_2r 23668
#define LLS_MEM_DEBUG_L1_3r 23669
#define LLS_MEM_DEBUG_L1_4r 23670
#define LLS_MEM_DEBUG_L1_5r 23671
#define LLS_MEM_DEBUG_L1_6r 23672
#define LLS_MEM_DEBUG_L1_7r 23673
#define LLS_MEM_DEBUG_L1_8r 23674
#define LLS_MEM_DEBUG_L1_1Ar 23675
#define LLS_MEM_DEBUG_L1_1Br 23676
#define LLS_MEM_DEBUG_L1_1Dr 23677
#define LLS_MEM_DEBUG_L1_ERRORr 23678
#define LLS_MEM_DEBUG_L2_1r 23679
#define LLS_MEM_DEBUG_L2_2r 23680
#define LLS_MEM_DEBUG_L2_3r 23681
#define LLS_MEM_DEBUG_L2_4r 23682
#define LLS_MEM_DEBUG_L2_5r 23683
#define LLS_MEM_DEBUG_L2_6r 23684
#define LLS_MEM_DEBUG_L2_7r 23685
#define LLS_MEM_DEBUG_L2_ACT_MINr 23686
#define LLS_MEM_DEBUG_L2_ACT_SHAPERr 23687
#define LLS_MEM_DEBUG_L2_ACT_XONr 23688
#define LLS_MEM_DEBUG_L2_ERRORr 23689
#define LLS_MEM_DEBUG_PORT1r 23690
#define LLS_MEM_DEBUG_PORT4r 23691
#define LLS_MEM_DEBUG_PORT_TDMr 23692
#define LLS_MEM_DEBUG_S0_0r 23693
#define LLS_MEM_DEBUG_S0_ERRORr 23694
#define LLS_MEM_DEBUG_S1_0r 23695
#define LLS_MEM_DEBUG_S1_ERRORr 23696
#define LLS_MEM_L0_TM_0r 23697
#define LLS_MEM_L0_TM_1r 23698
#define LLS_MEM_L0_TM_2r 23699
#define LLS_MEM_L0_TM_3r 23700
#define LLS_MEM_L0_TM_4r 23701
#define LLS_MEM_L0_TM_5r 23702
#define LLS_MEM_L0_TM_6r 23703
#define LLS_MEM_L0_TM_7r 23704
#define LLS_MEM_L0_TM_8r 23705
#define LLS_MEM_L0_TM_9r 23706
#define LLS_MEM_L1_TM_0r 23707
#define LLS_MEM_L1_TM_1r 23708
#define LLS_MEM_L1_TM_2r 23709
#define LLS_MEM_L1_TM_3r 23710
#define LLS_MEM_L1_TM_4r 23711
#define LLS_MEM_L1_TM_5r 23712
#define LLS_MEM_L1_TM_6r 23713
#define LLS_MEM_L1_TM_7r 23714
#define LLS_MEM_L1_TM_8r 23715
#define LLS_MEM_L1_TM_9r 23716
#define LLS_MEM_L2_TM_0r 23717
#define LLS_MEM_L2_TM_2r 23718
#define LLS_MEM_L2_TM_3r 23719
#define LLS_MEM_L2_TM_4r 23720
#define LLS_MEM_L2_TM_5r 23721
#define LLS_MEM_L2_TM_6r 23722
#define LLS_MEM_PORT_TM_0r 23723
#define LLS_MEM_PORT_TM_1r 23724
#define LLS_MIN_CAP_CONFIGr 23725
#define LLS_MIN_CONFIGr 23726
#define LLS_MIN_REFRESH_ENABLEr 23727
#define LLS_MISC_ECC_ERROR1r 23728
#define LLS_MISC_ECC_ERROR1_MASKr 23729
#define LLS_PKT_ACC_CONFIG1r 23730
#define LLS_PKT_ACC_CONFIG2r 23731
#define LLS_PORT_01_LINKPHY_CONFIGr 23732
#define LLS_PORT_02_LINKPHY_CONFIGr 23733
#define LLS_PORT_03_LINKPHY_CONFIGr 23734
#define LLS_PORT_04_LINKPHY_CONFIGr 23735
#define LLS_PORT_05_LINKPHY_CONFIGr 23736
#define LLS_PORT_06_LINKPHY_CONFIGr 23737
#define LLS_PORT_07_LINKPHY_CONFIGr 23738
#define LLS_PORT_08_LINKPHY_CONFIGr 23739
#define LLS_PORT_09_LINKPHY_CONFIGr 23740
#define LLS_PORT_0_CREDITr 23741
#define LLS_PORT_10_CREDITr 23742
#define LLS_PORT_10_LINKPHY_CONFIGr 23743
#define LLS_PORT_11_CREDITr 23744
#define LLS_PORT_11_LINKPHY_CONFIGr 23745
#define LLS_PORT_12_CREDITr 23746
#define LLS_PORT_12_LINKPHY_CONFIGr 23747
#define LLS_PORT_13_CREDITr 23748
#define LLS_PORT_13_LINKPHY_CONFIGr 23749
#define LLS_PORT_14_CREDITr 23750
#define LLS_PORT_14_LINKPHY_CONFIGr 23751
#define LLS_PORT_15_CREDITr 23752
#define LLS_PORT_15_LINKPHY_CONFIGr 23753
#define LLS_PORT_16_CREDITr 23754
#define LLS_PORT_16_LINKPHY_CONFIGr 23755
#define LLS_PORT_17_CREDITr 23756
#define LLS_PORT_17_LINKPHY_CONFIGr 23757
#define LLS_PORT_18_CREDITr 23758
#define LLS_PORT_18_LINKPHY_CONFIGr 23759
#define LLS_PORT_19_CREDITr 23760
#define LLS_PORT_19_LINKPHY_CONFIGr 23761
#define LLS_PORT_1_CREDITr 23762
#define LLS_PORT_20_CREDITr 23763
#define LLS_PORT_20_LINKPHY_CONFIGr 23764
#define LLS_PORT_21_CREDITr 23765
#define LLS_PORT_21_LINKPHY_CONFIGr 23766
#define LLS_PORT_22_CREDITr 23767
#define LLS_PORT_22_LINKPHY_CONFIGr 23768
#define LLS_PORT_23_CREDITr 23769
#define LLS_PORT_23_LINKPHY_CONFIGr 23770
#define LLS_PORT_24_CREDITr 23771
#define LLS_PORT_24_LINKPHY_CONFIGr 23772
#define LLS_PORT_25_CREDITr 23773
#define LLS_PORT_25_LINKPHY_CONFIGr 23774
#define LLS_PORT_26_CREDITr 23775
#define LLS_PORT_26_LINKPHY_CONFIGr 23776
#define LLS_PORT_27_CREDITr 23777
#define LLS_PORT_27_LINKPHY_CONFIGr 23778
#define LLS_PORT_28_CREDITr 23779
#define LLS_PORT_28_LINKPHY_CONFIGr 23780
#define LLS_PORT_29_CREDITr 23781
#define LLS_PORT_29_LINKPHY_CONFIGr 23782
#define LLS_PORT_2_CREDITr 23783
#define LLS_PORT_30_CREDITr 23784
#define LLS_PORT_30_LINKPHY_CONFIGr 23785
#define LLS_PORT_31_CREDITr 23786
#define LLS_PORT_31_LINKPHY_CONFIGr 23787
#define LLS_PORT_32_CREDITr 23788
#define LLS_PORT_32_LINKPHY_CONFIGr 23789
#define LLS_PORT_33_CREDITr 23790
#define LLS_PORT_33_LINKPHY_CONFIGr 23791
#define LLS_PORT_34_CREDITr 23792
#define LLS_PORT_34_LINKPHY_CONFIGr 23793
#define LLS_PORT_35_CREDITr 23794
#define LLS_PORT_35_LINKPHY_CONFIGr 23795
#define LLS_PORT_36_CREDITr 23796
#define LLS_PORT_36_LINKPHY_CONFIGr 23797
#define LLS_PORT_37_CREDITr 23798
#define LLS_PORT_37_LINKPHY_CONFIGr 23799
#define LLS_PORT_38_CREDITr 23800
#define LLS_PORT_38_LINKPHY_CONFIGr 23801
#define LLS_PORT_39_CREDITr 23802
#define LLS_PORT_39_LINKPHY_CONFIGr 23803
#define LLS_PORT_3_CREDITr 23804
#define LLS_PORT_40_CREDITr 23805
#define LLS_PORT_40_LINKPHY_CONFIGr 23806
#define LLS_PORT_41_CREDITr 23807
#define LLS_PORT_42_CREDITr 23808
#define LLS_PORT_43_CREDITr 23809
#define LLS_PORT_44_CREDITr 23810
#define LLS_PORT_45_CREDITr 23811
#define LLS_PORT_46_CREDITr 23812
#define LLS_PORT_47_CREDITr 23813
#define LLS_PORT_48_CREDITr 23814
#define LLS_PORT_49_CREDITr 23815
#define LLS_PORT_4_CREDITr 23816
#define LLS_PORT_50_CREDITr 23817
#define LLS_PORT_51_CREDITr 23818
#define LLS_PORT_52_CREDITr 23819
#define LLS_PORT_53_CREDITr 23820
#define LLS_PORT_54_CREDITr 23821
#define LLS_PORT_55_CREDITr 23822
#define LLS_PORT_56_CREDITr 23823
#define LLS_PORT_57_CREDITr 23824
#define LLS_PORT_58_CREDITr 23825
#define LLS_PORT_59_CREDITr 23826
#define LLS_PORT_5_CREDITr 23827
#define LLS_PORT_60_CREDITr 23828
#define LLS_PORT_61_CREDITr 23829
#define LLS_PORT_62_CREDITr 23830
#define LLS_PORT_6_CREDITr 23831
#define LLS_PORT_7_CREDITr 23832
#define LLS_PORT_8_CREDITr 23833
#define LLS_PORT_9_CREDITr 23834
#define LLS_PORT_COE_LINKPHY_ENABLE_LOWERr 23835
#define LLS_PORT_COE_LINKPHY_ENABLE_UPPERr 23836
#define LLS_PORT_ECC_1B_COUNTERr 23837
#define LLS_PORT_ECC_2B_COUNTERr 23838
#define LLS_PORT_ECC_DEBUGr 23839
#define LLS_PORT_ECC_ERRORr 23840
#define LLS_PORT_ECC_ERROR_MASKr 23841
#define LLS_PORT_EMPTY_SEEN_STATUSr 23842
#define LLS_PORT_L2_COUNT_CPU_ADDRr 23843
#define LLS_PORT_L2_COUNT_CPU_DATAr 23844
#define LLS_PORT_SHAPER_CONFIG_C_ECC_STATUSr 23845
#define LLS_PORT_TDM_ECC_STATUSr 23846
#define LLS_PORT_WERR_MAX_SC_ECC_STATUSr 23847
#define LLS_S0S1_ECC_1B_COUNTERr 23848
#define LLS_S0S1_ECC_2B_COUNTERr 23849
#define LLS_S0_ERROR_ECC_STATUSr 23850
#define LLS_S0_SHAPER_BUCKET_ECC_STATUSr 23851
#define LLS_S0_SHAPER_CONFIG_C_ECC_STATUSr 23852
#define LLS_S1_ERROR_ECC_STATUSr 23853
#define LLS_S1_SHAPER_BUCKET_ECC_STATUSr 23854
#define LLS_S1_SHAPER_CONFIG_C_ECC_STATUSr 23855
#define LLS_S1_TAILS_ECC_STATUSr 23856
#define LLS_SHAPER_CONFIG_CALC_REORDERr 23857
#define LLS_SHAPER_LAST_ADDR_CONFIG0r 23858
#define LLS_SHAPER_LAST_ADDR_CONFIG1r 23859
#define LLS_SHAPER_LAST_ADDR_CONFIG2r 23860
#define LLS_SHAPER_LAST_ADDR_CONFIG3r 23861
#define LLS_SHAPER_REFRESH_CONFIGr 23862
#define LLS_SHAPER_REFRESH_CONFIG1r 23863
#define LLS_SHAPER_UNDERRUN_MONITOR_0_CFGr 23864
#define LLS_SHAPER_UNDERRUN_MONITOR_1_CFGr 23865
#define LLS_SHAPER_UNDERRUN_MONITOR_2_CFGr 23866
#define LLS_SHAPER_UNDERRUN_MONITOR_3_CFGr 23867
#define LLS_SHAPER_UNDERRUN_MONITOR_SEENr 23868
#define LLS_SOFT_RESETr 23869
#define LLS_SPARE_REGS1r 23870
#define LLS_SPARE_REGS2r 23871
#define LLS_SP_WERR_DYN_CHANGE_0r 23872
#define LLS_SP_WERR_DYN_CHANGE_1r 23873
#define LLS_SP_WERR_DYN_CHANGE_2r 23874
#define LLS_SP_WERR_DYN_CHANGE_3r 23875
#define LLS_SP_WERR_DYN_CHANGE_0Ar 23876
#define LLS_SP_WERR_DYN_CHANGE_0Br 23877
#define LLS_SP_WERR_DYN_CHANGE_0Cr 23878
#define LLS_SP_WERR_DYN_CHANGE_1Ar 23879
#define LLS_SP_WERR_DYN_CHANGE_1Br 23880
#define LLS_SP_WERR_DYN_CHANGE_1Cr 23881
#define LLS_SP_WERR_DYN_CHANGE_2Ar 23882
#define LLS_SP_WERR_DYN_CHANGE_2Br 23883
#define LLS_SP_WERR_DYN_CHANGE_2Cr 23884
#define LLS_SP_WERR_DYN_CHANGE_3Ar 23885
#define LLS_SP_WERR_DYN_CHANGE_3Br 23886
#define LLS_SP_WERR_DYN_CHANGE_3Cr 23887
#define LLS_TDM_AXP_SCHEDULINGr 23888
#define LLS_TDM_CAL_CFGr 23889
#define LLS_TDM_CAL_CFG_SWITCHr 23890
#define LLS_TDM_OPPORTUNISTIC_SPACINGr 23891
#define LLS_TDM_STATUSr 23892
#define LLS_TREX2_DEBUG_ENABLEr 23893
#define LMEP_1_PARITY_CONTROLr 23894
#define LMEP_1_PARITY_STATUS_INTRr 23895
#define LMEP_1_PARITY_STATUS_NACKr 23896
#define LMEP_COMMONr 23897
#define LMEP_COMMON_1r 23898
#define LMEP_COMMON_2r 23899
#define LMEP_DA_PDA_CONTROLr 23900
#define LMEP_PARITY_CONTROLr 23901
#define LMEP_PARITY_STATUSr 23902
#define LMEP_PARITY_STATUS_INTRr 23903
#define LMEP_PARITY_STATUS_NACKr 23904
#define LMEP_PDA_CONTROLr 23905
#define LOADING_BAND_THRESHOLDr 23906
#define LOCALFIFORCILEVELr 23907
#define LOCALLY_GENERATED_ACLr 23908
#define LOCALROUTECELLSCOUNTERr 23909
#define LOCALTDMCELLSCOUNTERr 23910
#define LOCAL_SW_DISABLE_CTRLr 23911
#define LOCAL_SW_DISABLE_DEFAULT_PBMr 23912
#define LOCAL_SW_DISABLE_DEFAULT_PBM_64r 23913
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr 23914
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r 23915
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr 23916
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTRr 23917
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACKr 23918
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr 23919
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTRr 23920
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACKr 23921
#define LOG_TO_PHY_PORT_MAPPINGr 23922
#define LOOKUPCONTROLr 23923
#define LOOKUPREPLYr 23924
#define LOOKUPREPLYDATAr 23925
#define LOOKUPREPLYSEQNUMr 23926
#define LOOKUPSCOUNTERr 23927
#define LOOPBACKENABLEREGISTERr 23928
#define LOPSTHr 23929
#define LOSTCREDITQUEUENUMBERr 23930
#define LOWPRIORITYDQCQDEPTHCONFIG1r 23931
#define LOWPRIORITYDQCQDEPTHCONFIG2r 23932
#define LOWPRIORITYDQCQDEPTHCONFIG3r 23933
#define LOWPRIORITYDQCQDEPTHCONFIG4r 23934
#define LPGLBRSCTONIFCLSBMAP_0r 23935
#define LPGLBRSCTONIFCLSBMAP_1r 23936
#define LPMQUERYCNTr 23937
#define LPMQUERYCONFIGURATIONr 23938
#define LPM_MEMORY_DBGCTRLr 23939
#define LPORT_ECC_CONTROLr 23940
#define LPORT_ECC_STATUS_INTRr 23941
#define LPORT_ECC_STATUS_NACKr 23942
#define LRA_BANK_ACTIVEr 23943
#define LRA_BUBBLEr 23944
#define LRA_BUBBLE_CNTr 23945
#define LRA_BUBBLE_DATAr 23946
#define LRA_BUBBLE_TIMER_CONFIGr 23947
#define LRA_CONFIG0r 23948
#define LRA_CONFIG1r 23949
#define LRA_DEBUGr 23950
#define LRA_ECC_DEBUGr 23951
#define LRA_ECC_ERR_CORR_STATUSr 23952
#define LRA_ECC_ERR_UCOR_STATUSr 23953
#define LRA_EPOCH_CONTROLr 23954
#define LRA_EPOCH_COUNT0r 23955
#define LRA_EPOCH_COUNT1r 23956
#define LRA_EPOCH_TIMERr 23957
#define LRA_ERRORr 23958
#define LRA_ERROR_MASKr 23959
#define LRA_ERROR_STATUSr 23960
#define LRA_EVENTr 23961
#define LRA_EVENT_MASKr 23962
#define LRA_PAR_ERR_STATUSr 23963
#define LRA_PD_ASSISTr 23964
#define LRA_RECEIVE_CNTr 23965
#define LRA_RECIRC_CNTr 23966
#define LRA_RESULT_TIMERr 23967
#define LRA_SER_EVENTr 23968
#define LRA_SER_EVENT_MASKr 23969
#define LRA_TMr 23970
#define LRA_TRANSMIT_CNTr 23971
#define LRB_BUBBLE_TABLE_CONFIGr 23972
#define LRB_BUBBLE_TABLE_TIMERr 23973
#define LRB_BUBBLE_TABLE_TIMER_UPDATEr 23974
#define LRB_CONFIG0r 23975
#define LRB_DEBUGr 23976
#define LRB_ECC_DEBUGr 23977
#define LRB_ECC_ERR_CORR_STATUSr 23978
#define LRB_ECC_ERR_UCOR_STATUSr 23979
#define LRB_ERRORr 23980
#define LRB_ERROR_MASKr 23981
#define LRB_EVENTr 23982
#define LRB_EVENT_MASKr 23983
#define LRB_LIST_CONFIG0_REGr 23984
#define LRB_LIST_CONFIG1_REGr 23985
#define LRB_LIST_CONFIG2_REGr 23986
#define LRB_LIST_CONFIG3_REGr 23987
#define LRB_LIST_CONFIG4_REGr 23988
#define LRB_LIST_DEQ_EVENTr 23989
#define LRB_LIST_DEQ_EVENT_MASKr 23990
#define LRB_LIST_ENQ_EVENTr 23991
#define LRB_LIST_ENQ_EVENT_MASKr 23992
#define LRB_PD_ASSISTr 23993
#define LRB_RESULT_RAM_INITr 23994
#define LRB_SER_EVENTr 23995
#define LRB_SER_EVENT_MASKr 23996
#define LRB_SHARED_DATAr 23997
#define LRB_SHARED_DATA_ACCr 23998
#define LRB_SVP_SEM_CONFIGr 23999
#define LRB_SVP_SEM_UPDATEr 24000
#define LRB_TMr 24001
#define LSRACTIONPROFILEr 24002
#define LSRELSPRANGEMAXr 24003
#define LSRELSPRANGEMINr 24004
#define LSTQDRREADDATAr 24005
#define LSTRDDBUFFr 24006
#define LWMCOSCELLSETLIMITr 24007
#define MACLAYERTRAPARPr 24008
#define MACLAYERTRAPDHCPr 24009
#define MACLAYERTRAPICMPr 24010
#define MACLAYERTRAPIGMPr 24011
#define MACSEC_CNTRLr 24012
#define MACSEC_PROG_TX_CRCr 24013
#define MACTAGEAGINGMODEr 24014
#define MACTAGEAGINGRESOLUTIONr 24015
#define MACTAGEMACHINECONFIGURATIONr 24016
#define MACTAGEMACHINECURRENTINDEXr 24017
#define MACTAGEMACHINEMETACYCLEr 24018
#define MACTAGEMACHINESTATUSr 24019
#define MACTCAMENTRIESCOUNTERr 24020
#define MACTCPUREQUESTREQUEST_0r 24021
#define MACTCPUREQUESTREQUEST_1r 24022
#define MACTCPUREQUESTTRIGGERr 24023
#define MACTDIAGNOSTICSr 24024
#define MACTDIAGNOSTICSINDEXr 24025
#define MACTDIAGNOSTICSKEYr 24026
#define MACTDIAGNOSTICSLOOKUPRESULTr 24027
#define MACTDIAGNOSTICSREADRESULTr 24028
#define MACTEMCDEFRAGCONFIGURATIONREGISTERr 24029
#define MACTENTRIESCOUNTERr 24030
#define MACTERRORCAMTABLEFULLCOUNTERr 24031
#define MACTERRORCHANGEFAILNONEXISTCOUNTERr 24032
#define MACTERRORCHANGEREQUESTOVERSTATICCOUNTERr 24033
#define MACTERRORDELETEUNKNOWNKEYCOUNTERr 24034
#define MACTERRORLEARNREQUESTOVERSTATICCOUNTERr 24035
#define MACTERRORREACHEDMAXENTRYLIMITCOUNTERr 24036
#define MACTEVENTr 24037
#define MACTEVENTFIFOCONFIGURATIONr 24038
#define MACTEVENTFIFOEVENTCOUNTERr 24039
#define MACTEVENTFIFOEVENTDROPCOUNTERSr 24040
#define MACTEVENTFIFOEVENTFIFOENTRYCOUNTr 24041
#define MACTEVENTFIFOHIGHTHRESHOLDr 24042
#define MACTEVENTFIFOWATERMARKr 24043
#define MACTFIDDBCONFIGURATIONr 24044
#define MACTFLUMACHINECONFIGURATIONr 24045
#define MACTFLUMACHINECURRENTINDEXr 24046
#define MACTFLUMACHINEENDINDEXr 24047
#define MACTFLUMACHINEHITCOUNTERr 24048
#define MACTFLUMACHINESTATUSr 24049
#define MACTINGRESSLEARNTYPEr 24050
#define MACTINTERRUPTMASKREGISTERr 24051
#define MACTINTERRUPTREGISTERr 24052
#define MACTKEYTABLEENTRYLIMITr 24053
#define MACTLEARNFILTERPROPERTIESr 24054
#define MACTLEARNLOOKUPEGRESSLOOKUPCOUNTERr 24055
#define MACTLEARNLOOKUPGENERALCONFIGURATIONr 24056
#define MACTLEARNLOOKUPINGRESSLOOKUPCOUNTERr 24057
#define MACTLEARNNOTNEEDEDDROPCOUNTERr 24058
#define MACTLOOKUPARBITERDESTINATIONLOOKUPCOUNTERr 24059
#define MACTLOOKUPARBITERLEARNLOOKUPCOUNTERr 24060
#define MACTLOOKUPARBITERLINKLAYERLOOKUPCOUNTERr 24061
#define MACTLOOKUPARBITERSOURCELOOKUPCOUNTERr 24062
#define MACTLOOKUPBURSTFIFOPROPERTIESr 24063
#define MACTLOOKUPFILTERPROPERTIESr 24064
#define MACTLOOKUPLOOKUPMODEr 24065
#define MACTMANAGEMENTUNITCONFIGURATIONREGISTERr 24066
#define MACTMANAGEMENTUNITFAILURE_0r 24067
#define MACTMANAGEMENTUNITFAILURE_1r 24068
#define MACTMNGMNTREQCONFIGURATIONr 24069
#define MACTMNGMNTREQCOUNTERSr 24070
#define MACTMNGMNTREQEXCEEDLIMITFIDr 24071
#define MACTMNGMNTREQEXCEEDLIMITSTATICALLOWEDFIDr 24072
#define MACTMNGMNTREQREQUESTCOUNTERr 24073
#define MACTMNGMNTREQREQUESTFIFOENTRYCOUNTr 24074
#define MACTMNGMNTREQREQUESTFIFOWATERMARKr 24075
#define MACTMNGMNTREQSYSTEMVSINOTFOUNDSYSTEMVSIr 24076
#define MACTOLPREQUESTREQUESTr 24077
#define MACTOLPREQUESTTRIGGERr 24078
#define MACTREPLYr 24079
#define MACTREPLYFIFOCONFIGURATIONr 24080
#define MACTREPLYFIFOREPLYCOUNTERr 24081
#define MACTREPLYFIFOREPLYDROPCOUNTERr 24082
#define MACTREPLYFIFOREPLYFIFOENTRYCOUNTr 24083
#define MACTREPLYFIFOWATERMARKr 24084
#define MACTREQUESTSCOUNTERr 24085
#define MACTRESETSTATUSREGISTERr 24086
#define MACTWARNINGCHANGENONEXISTFROMOTHERCOUNTERr 24087
#define MACTWARNINGCHANGENONEXISTFROMSELFCOUNTERr 24088
#define MACTWARNINGINSERTEDEXISTINGCOUNTERr 24089
#define MACTWARNINGLEARNOVEREXISTINGCOUNTERr 24090
#define MAC_0r 24091
#define MAC_1r 24092
#define MAC_BLOCK_TABLE_PARITY_CONTROLr 24093
#define MAC_BLOCK_TABLE_PARITY_STATUS_INTRr 24094
#define MAC_BLOCK_TABLE_PARITY_STATUS_NACKr 24095
#define MAC_CNTMAXSZr 24096
#define MAC_CORESPARE0r 24097
#define MAC_CTRLr 24098
#define MAC_GENERALCONFIGURATIONREGISTERr 24099
#define MAC_HCFC_CTRLr 24100
#define MAC_HCFC_STATUSr 24101
#define MAC_INTERRUPTMASKREGISTERr 24102
#define MAC_INTERRUPTREGISTERr 24103
#define MAC_IN_MAC_VSIr 24104
#define MAC_LIMIT_CONFIGr 24105
#define MAC_LIMIT_ENABLEr 24106
#define MAC_LIMIT_MEMORY_CONTROL_0r 24107
#define MAC_LIMIT_MEMORY_CONTROL_1r 24108
#define MAC_LIMIT_MEMORY_CONTROL_2r 24109
#define MAC_LIMIT_MEMORY_CONTROL_3r 24110
#define MAC_LIMIT_PARITY_CONTROLr 24111
#define MAC_LIMIT_RAM_DBGCTRLr 24112
#define MAC_LIMIT_RAM_DBGCTRL_0r 24113
#define MAC_LIMIT_RAM_DBGCTRL_1r 24114
#define MAC_MODEr 24115
#define MAC_PFC_COS0_XOFF_CNTr 24116
#define MAC_PFC_COS10_XOFF_CNTr 24117
#define MAC_PFC_COS11_XOFF_CNTr 24118
#define MAC_PFC_COS12_XOFF_CNTr 24119
#define MAC_PFC_COS13_XOFF_CNTr 24120
#define MAC_PFC_COS14_XOFF_CNTr 24121
#define MAC_PFC_COS15_XOFF_CNTr 24122
#define MAC_PFC_COS1_XOFF_CNTr 24123
#define MAC_PFC_COS2_XOFF_CNTr 24124
#define MAC_PFC_COS3_XOFF_CNTr 24125
#define MAC_PFC_COS4_XOFF_CNTr 24126
#define MAC_PFC_COS5_XOFF_CNTr 24127
#define MAC_PFC_COS6_XOFF_CNTr 24128
#define MAC_PFC_COS7_XOFF_CNTr 24129
#define MAC_PFC_COS8_XOFF_CNTr 24130
#define MAC_PFC_COS9_XOFF_CNTr 24131
#define MAC_PFC_CTRLr 24132
#define MAC_PFC_DAr 24133
#define MAC_PFC_DA_0r 24134
#define MAC_PFC_DA_1r 24135
#define MAC_PFC_FIELDr 24136
#define MAC_PFC_OPCODEr 24137
#define MAC_PFC_REFRESH_CTRLr 24138
#define MAC_PFC_TYPEr 24139
#define MAC_RSV_MASKr 24140
#define MAC_RXCTRLr 24141
#define MAC_RXLLFCMSGCNTr 24142
#define MAC_RXLLFCMSGFLDSr 24143
#define MAC_RXLSSCTRLr 24144
#define MAC_RXLSSSTATr 24145
#define MAC_RXMACSAr 24146
#define MAC_RXMAXSZr 24147
#define MAC_RXMUXCTRLr 24148
#define MAC_RXSPARE0r 24149
#define MAC_STAT_UPDATE_MASKr 24150
#define MAC_TXCTRLr 24151
#define MAC_TXLLFCCTRLr 24152
#define MAC_TXLLFCMSGFLDSr 24153
#define MAC_TXMACSAr 24154
#define MAC_TXMAXSZr 24155
#define MAC_TXMUXCTRLr 24156
#define MAC_TXPPPCTRLr 24157
#define MAC_TXPSETHRr 24158
#define MAC_TXSPARE0r 24159
#define MAC_TXTIMESTAMPFIFOREADr 24160
#define MAC_TXTIMESTAMPFIFOSTATUSr 24161
#define MAC_TX_STATUSr 24162
#define MAC_XGXS_CTRLr 24163
#define MAC_XGXS_STATr 24164
#define MAID_PARITY_CONTROLr 24165
#define MAID_PARITY_STATUS_INTRr 24166
#define MAID_PARITY_STATUS_NACKr 24167
#define MAID_REDUCTION_PARITY_CONTROLr 24168
#define MAID_REDUCTION_PARITY_STATUSr 24169
#define MAID_REDUCTION_PARITY_STATUS_INTRr 24170
#define MAID_REDUCTION_PARITY_STATUS_NACKr 24171
#define MALGCONFIGURATIONSr 24172
#define MALPRIORITY3INDEX0_3r 24173
#define MALPRIORITY3INDEX12_15r 24174
#define MALPRIORITY3INDEX4_7r 24175
#define MALPRIORITY3INDEX8_11r 24176
#define MALRESET1r 24177
#define MALRESET2r 24178
#define MANUALQUEUEOPERATIONr 24179
#define MAPOFPTOMIRRCHANNEL_0r 24180
#define MAPOFPTOMIRRCHANNEL_1r 24181
#define MAPOFPTOMIRRCHANNEL_2r 24182
#define MAPOFPTOMIRRCHANNEL_3r 24183
#define MAPOFPTOMIRRCHANNEL_4r 24184
#define MAPOFPTOMIRRCHANNEL_5r 24185
#define MAPOFPTOMIRRCHANNEL_6r 24186
#define MAPOFPTOMIRRCHANNEL_7r 24187
#define MAPPINGCONFIGURATIONFORCPUPORTSr 24188
#define MAPPINGCONFIGURATIONFORRECYCLINGPORTS_0r 24189
#define MAPPINGCONFIGURATIONFORRECYCLINGPORTS_1r 24190
#define MAPPINGCONFIGURATIONMAL0INSGMIIr 24191
#define MAPPINGCONFIGURATIONMAL0INSPAUI_0r 24192
#define MAPPINGCONFIGURATIONMAL0INSPAUI_1r 24193
#define MAPPINGCONFIGURATIONMAL10INSGMIIr 24194
#define MAPPINGCONFIGURATIONMAL10INSPAUI_0r 24195
#define MAPPINGCONFIGURATIONMAL10INSPAUI_1r 24196
#define MAPPINGCONFIGURATIONMAL11INSGMIIr 24197
#define MAPPINGCONFIGURATIONMAL11INSPAUI_0r 24198
#define MAPPINGCONFIGURATIONMAL11INSPAUI_1r 24199
#define MAPPINGCONFIGURATIONMAL12INSGMIIr 24200
#define MAPPINGCONFIGURATIONMAL12INSPAUI_0r 24201
#define MAPPINGCONFIGURATIONMAL12INSPAUI_1r 24202
#define MAPPINGCONFIGURATIONMAL13INSGMIIr 24203
#define MAPPINGCONFIGURATIONMAL13INSPAUI_0r 24204
#define MAPPINGCONFIGURATIONMAL13INSPAUI_1r 24205
#define MAPPINGCONFIGURATIONMAL14INSGMIIr 24206
#define MAPPINGCONFIGURATIONMAL14INSPAUI_0r 24207
#define MAPPINGCONFIGURATIONMAL14INSPAUI_1r 24208
#define MAPPINGCONFIGURATIONMAL15INSGMIIr 24209
#define MAPPINGCONFIGURATIONMAL15INSPAUI_0r 24210
#define MAPPINGCONFIGURATIONMAL15INSPAUI_1r 24211
#define MAPPINGCONFIGURATIONMAL1INSGMIIr 24212
#define MAPPINGCONFIGURATIONMAL1INSPAUI_0r 24213
#define MAPPINGCONFIGURATIONMAL1INSPAUI_1r 24214
#define MAPPINGCONFIGURATIONMAL2INSGMIIr 24215
#define MAPPINGCONFIGURATIONMAL2INSPAUI_0r 24216
#define MAPPINGCONFIGURATIONMAL2INSPAUI_1r 24217
#define MAPPINGCONFIGURATIONMAL3INSGMIIr 24218
#define MAPPINGCONFIGURATIONMAL3INSPAUI_0r 24219
#define MAPPINGCONFIGURATIONMAL3INSPAUI_1r 24220
#define MAPPINGCONFIGURATIONMAL4INSGMIIr 24221
#define MAPPINGCONFIGURATIONMAL4INSPAUI_0r 24222
#define MAPPINGCONFIGURATIONMAL4INSPAUI_1r 24223
#define MAPPINGCONFIGURATIONMAL5INSGMIIr 24224
#define MAPPINGCONFIGURATIONMAL5INSPAUI_0r 24225
#define MAPPINGCONFIGURATIONMAL5INSPAUI_1r 24226
#define MAPPINGCONFIGURATIONMAL6INSGMIIr 24227
#define MAPPINGCONFIGURATIONMAL6INSPAUI_0r 24228
#define MAPPINGCONFIGURATIONMAL6INSPAUI_1r 24229
#define MAPPINGCONFIGURATIONMAL7INSGMIIr 24230
#define MAPPINGCONFIGURATIONMAL7INSPAUI_0r 24231
#define MAPPINGCONFIGURATIONMAL7INSPAUI_1r 24232
#define MAPPINGCONFIGURATIONMAL8INSGMIIr 24233
#define MAPPINGCONFIGURATIONMAL8INSPAUI_0r 24234
#define MAPPINGCONFIGURATIONMAL8INSPAUI_1r 24235
#define MAPPINGCONFIGURATIONMAL9INSGMIIr 24236
#define MAPPINGCONFIGURATIONMAL9INSPAUI_0r 24237
#define MAPPINGCONFIGURATIONMAL9INSPAUI_1r 24238
#define MAPPINGQUEUETYPETOSNOOPPACKETr 24239
#define MAPPINGTRAFFICCLASSr 24240
#define MARVELCONFIGURATIONREGISTERr 24241
#define MARVELDXFORWARDLOWPRTABLE_0r 24242
#define MARVELDXFORWARDLOWPRTABLE_1r 24243
#define MARVELPORTMAPTABLECPU_0r 24244
#define MARVELPORTMAPTABLECPU_1r 24245
#define MARVELPORTMAPTABLECPU_2r 24246
#define MARVELPORTMAPTABLECPU_3r 24247
#define MARVELPORTMAPTABLECPU_4r 24248
#define MARVELPORTMAPTABLECPU_5r 24249
#define MARVELPORTMAPTABLECPU_6r 24250
#define MARVELPORTMAPTABLECPU_7r 24251
#define MARVELPORTMAPTABLEOTHER_0r 24252
#define MARVELPORTMAPTABLEOTHER_1r 24253
#define MARVELPORTMAPTABLEOTHER_2r 24254
#define MARVELPORTMAPTABLEOTHER_3r 24255
#define MASKALLINTERRUPTSr 24256
#define MASKCHECKBWTOPACKETDESCRIPTORr 24257
#define MASKEDIQMEVENTCOUNTERr 24258
#define MAXBUCKETr 24259
#define MAXBUCKETCONFIGr 24260
#define MAXBUCKETCONFIG1r 24261
#define MAXBUCKETCONFIG_64r 24262
#define MAXBUCKETMEMDEBUGr 24263
#define MAXCRBALr 24264
#define MAXFRr 24265
#define MAXFSMRQREQQUEUESr 24266
#define MAXIMUMANDMINIMUMPACKETSIZEr 24267
#define MAXIMUMOCCUPANCYQUEUESIZE0r 24268
#define MAXIMUMOCCUPANCYQUEUESIZE1r 24269
#define MAXIMUM_BASE_INDEXr 24270
#define MAXPORTQUEUESIZEr 24271
#define MAXREPLICATIONSr 24272
#define MA_INDEX_PARITY_CONTROLr 24273
#define MA_INDEX_PARITY_STATUSr 24274
#define MA_INDEX_PARITY_STATUS_INTRr 24275
#define MA_INDEX_PARITY_STATUS_NACKr 24276
#define MA_STATE_PARITY_CONTROLr 24277
#define MA_STATE_PARITY_STATUSr 24278
#define MA_STATE_PARITY_STATUS_INTRr 24279
#define MA_STATE_PARITY_STATUS_NACKr 24280
#define MBISTCLOCKPOWERDOWNREGISTERr 24281
#define MBISTRESETSr 24282
#define MB_MEMDEBUGr 24283
#define MCAST_STORM_CONTROLr 24284
#define MCFIFOMEMDEBUGr 24285
#define MCFIFO_CONFIGr 24286
#define MCFP_MEM_DEBUG_TMr 24287
#define MCI0THr 24288
#define MCI1THr 24289
#define MCPRIORITYLOOKUPTABLEr 24290
#define MCQE_MEM_DEBUG_TMr 24291
#define MCQN_MEM_DEBUG_TMr 24292
#define MCQ_CONFIGr 24293
#define MCQ_DIS_IPMC_REPLICATION0r 24294
#define MCQ_DIS_IPMC_REPLICATION1r 24295
#define MCQ_ERRINTRr 24296
#define MCQ_FIFO_BASE_REGr 24297
#define MCQ_FIFO_BASE_REG_56r 24298
#define MCQ_FIFO_BASE_REG_32_35r 24299
#define MCQ_FIFO_BASE_REG_36_39r 24300
#define MCQ_FIFO_BASE_REG_48_55r 24301
#define MCQ_FIFO_BASE_REG_CPUr 24302
#define MCQ_FIFO_BASE_REG_PASSTHRUr 24303
#define MCQ_FIFO_EMPTY_REGr 24304
#define MCQ_GRPTBLERRPTRr 24305
#define MCQ_IPMCREP_SRCHFAIL0r 24306
#define MCQ_IPMCREP_SRCHFAIL1r 24307
#define MCQ_IPMC_FAST_FLUSHr 24308
#define MCQ_IPMC_FAST_FLUSH0r 24309
#define MCQ_IPMC_FAST_FLUSH1r 24310
#define MCQ_IPMC_REPLICATION_STAT0r 24311
#define MCQ_IPMC_REPLICATION_STAT1r 24312
#define MCQ_MCFIFOERRPORTBMr 24313
#define MCQ_MCFIFOERRPTRr 24314
#define MCQ_REPLHEADERRPTRr 24315
#define MCQ_VLANTBLERRPTRr 24316
#define MCS_MEM_POWER_DOWN_CONTROLr 24317
#define MCS_MEM_POWER_DOWN_INPUTSr 24318
#define MCS_MEM_TM_CONTROL_REG_1r 24319
#define MCS_MEM_TM_CONTROL_REG_2r 24320
#define MCS_MEM_TM_CONTROL_REG_3r 24321
#define MCS_MEM_TM_CONTROL_REG_4r 24322
#define MCS_MEM_TM_CONTROL_REG_5r 24323
#define MCS_MEM_TM_CONTROL_REG_6r 24324
#define MCS_MEM_TM_CONTROL_REG_7r 24325
#define MCS_MEM_TM_CONTROL_REG_8r 24326
#define MCS_MEM_TM_CONTROL_REG_9r 24327
#define MCS_MEM_TM_CONTROL_REG_10r 24328
#define MCS_MEM_TM_CONTROL_REG_11r 24329
#define MCS_MEM_TM_CONTROL_REG_12r 24330
#define MC_CONTROL_1r 24331
#define MC_CONTROL_2r 24332
#define MC_CONTROL_3r 24333
#define MC_CONTROL_4r 24334
#define MC_CONTROL_5r 24335
#define MC_DISTRIBUTION_MAPr 24336
#define MC_TRAVERSE_RATEr 24337
#define MDIOCFGr 24338
#define MDIOOPr 24339
#define MDIOSTATr 24340
#define MEFL2CPDROPBITMAP_0r 24341
#define MEFL2CPDROPBITMAP_1r 24342
#define MEFL2CPPEERBITMAP_0r 24343
#define MEFL2CPPEERBITMAP_1r 24344
#define MEFL2CPTRANSPARENTBITMAP_0r 24345
#define MEFL2CPTRANSPARENTBITMAP_1r 24346
#define MEM0_DEBUGr 24347
#define MEM1_IPMCGRP_TBL_PARITYERRORPTRr 24348
#define MEM1_IPMCGRP_TBL_PARITYERROR_STATUSr 24349
#define MEM1_IPMCVLAN_TBL_PARITYERRORPTRr 24350
#define MEM1_IPMCVLAN_TBL_PARITYERROR_STATUSr 24351
#define MEMFAILINTMASKr 24352
#define MEMFAILINTSTATUSr 24353
#define MEMORYCONFIGURATIONREGISTERr 24354
#define MEMORY_TM_0r 24355
#define MEMORY_TM_1r 24356
#define MEM_FAIL_INT_CTRr 24357
#define MEM_FAIL_INT_ENr 24358
#define MEM_FAIL_INT_EN_64r 24359
#define MEM_FAIL_INT_STATr 24360
#define MEM_FAIL_INT_STAT_64r 24361
#define MEM_SER_FIFO_STSr 24362
#define MESH_TOPOLOGYDELAYTESTCELLSr 24363
#define MESH_TOPOLOGYENABLERSr 24364
#define MESH_TOPOLOGY_FAP_DETECT_CTRL_CELLS_CNTr 24365
#define MESH_TOPOLOGY_GLOBAL_REGr 24366
#define MESH_TOPOLOGY_GLOBAL_REG_1r 24367
#define MESH_TOPOLOGY_INITr 24368
#define MESH_TOPOLOGY_MESH_STATUSESr 24369
#define MESH_TOPOLOGY_MESH_TOPOLOGYr 24370
#define MESH_TOPOLOGY_MESH_TOPOLOGY_2r 24371
#define MESH_TOPOLOGY_REG_0000r 24372
#define MESH_TOPOLOGY_REG_0010r 24373
#define MESH_TOPOLOGY_REG_0018r 24374
#define MESH_TOPOLOGY_REG_50r 24375
#define MESH_TOPOLOGY_REG_51r 24376
#define MESH_TOPOLOGY_REG_52r 24377
#define MESH_TOPOLOGY_REG_53r 24378
#define MESH_TOPOLOGY_REG_0054r 24379
#define MESH_TOPOLOGY_REG_0058r 24380
#define MESH_TOPOLOGY_REG_86r 24381
#define MESH_TOPOLOGY_REG_88r 24382
#define MESH_TOPOLOGY_REG_0101r 24383
#define MESH_TOPOLOGY_REG_0102r 24384
#define MESH_TOPOLOGY_REG_0104r 24385
#define MESH_TOPOLOGY_REG_0105r 24386
#define MESH_TOPOLOGY_REG_0106r 24387
#define MESH_TOPOLOGY_REG_0107r 24388
#define MESH_TOPOLOGY_REG_0108r 24389
#define MESH_TOPOLOGY_REG_0109r 24390
#define MESH_TOPOLOGY_REG_0110r 24391
#define MESH_TOPOLOGY_REG_0111r 24392
#define MESH_TOPOLOGY_REG_0112r 24393
#define MESH_TOPOLOGY_REG_010Ar 24394
#define MESH_TOPOLOGY_REG_010Br 24395
#define MESH_TOPOLOGY_REG_010Cr 24396
#define MESH_TOPOLOGY_REG_010Dr 24397
#define MESH_TOPOLOGY_REG_010Er 24398
#define MESH_TOPOLOGY_REG_010Fr 24399
#define MESH_TOPOLOGY_REG_01A0r 24400
#define MESH_TOPOLOGY_REG_01A1r 24401
#define MESH_TOPOLOGY_REG_01A2r 24402
#define MESH_TOPOLOGY_REG_01A3r 24403
#define MESH_TOPOLOGY_REG_01A4r 24404
#define MESH_TOPOLOGY_REG_01A5r 24405
#define MESH_TOPOLOGY_REG_01A6r 24406
#define MESH_TOPOLOGY_REG_01A7r 24407
#define MESH_TOPOLOGY_REG_01A8r 24408
#define MESH_TOPOLOGY_REG_01A9r 24409
#define MESH_TOPOLOGY_REG_01AAr 24410
#define MESH_TOPOLOGY_REG_01ABr 24411
#define MESH_TOPOLOGY_REG_01ACr 24412
#define MESH_TOPOLOGY_REG_01ADr 24413
#define MESH_TOPOLOGY_REG_01AEr 24414
#define MESH_TOPOLOGY_REG_01AFr 24415
#define MESH_TOPOLOGY_REG_01B0r 24416
#define MESH_TOPOLOGY_REG_01B1r 24417
#define MESH_TOPOLOGY_REG_01B2r 24418
#define MESH_TOPOLOGY_REG_01B3r 24419
#define MESH_TOPOLOGY_REG_01B4r 24420
#define MESH_TOPOLOGY_REG_01B5r 24421
#define MESH_TOPOLOGY_REG_01B6r 24422
#define MESH_TOPOLOGY_REG_01B7r 24423
#define MESH_TOPOLOGY_REG_01B8r 24424
#define MESH_TOPOLOGY_REG_01B9r 24425
#define MESH_TOPOLOGY_REG_01BAr 24426
#define MESH_TOPOLOGY_REG_01BBr 24427
#define MESH_TOPOLOGY_REG_01BCr 24428
#define MESH_TOPOLOGY_REG_01BDr 24429
#define MESH_TOPOLOGY_REG_01BEr 24430
#define MESH_TOPOLOGY_REG_01BFr 24431
#define MESH_TOPOLOGY_REG_01C1r 24432
#define MESH_TOPOLOGY_REG_01C2r 24433
#define MESH_TOPOLOGY_REG_01C3r 24434
#define MESH_TOPOLOGY_REG_01C4r 24435
#define MESH_TOPOLOGY_REG_01C5r 24436
#define MESH_TOPOLOGY_REG_01C6r 24437
#define MESH_TOPOLOGY_REG_01C7r 24438
#define MESH_TOPOLOGY_REG_01C8r 24439
#define MESH_TOPOLOGY_REG_1A0r 24440
#define MESH_TOPOLOGY_REG_5Ar 24441
#define MESH_TOPOLOGY_REG_5Br 24442
#define MESH_TOPOLOGY_SBUS_BROADCAST_IDr 24443
#define MESH_TOPOLOGY_STATUS_1r 24444
#define MESH_TOPOLOGY_STATUS_2r 24445
#define MESH_TOPOLOGY_SYNC_MSG_RX_ADJ_FACTORr 24446
#define MESH_TOPOLOGY_SYS_CONFIG_0r 24447
#define MESH_TOPOLOGY_SYS_CONFIG_1r 24448
#define MESH_TOPOLOGY_SYS_CONFIG_2r 24449
#define MESH_TOPOLOGY_THRESHOLDSr 24450
#define MGMT_FRAME_ENABLEr 24451
#define MII_EEE_DELAY_ENTRY_TIMERr 24452
#define MII_EEE_WAKE_TIMERr 24453
#define MIM_DEFAULT_NETWORK_SVPr 24454
#define MIM_ENABLEr 24455
#define MIM_ETHERTYPEr 24456
#define MIM_LIP_2_LEP_FC_ENr 24457
#define MINBUCKETr 24458
#define MINBUCKETCONFIGr 24459
#define MINBUCKETCONFIG1r 24460
#define MINBUCKETCONFIG_64r 24461
#define MINBUCKETCOS0CONFIGr 24462
#define MINBUCKETCOS1CONFIGr 24463
#define MINBUCKETCOS2CONFIGr 24464
#define MINBUCKETCOS3CONFIGr 24465
#define MINBUCKETMEMDEBUGr 24466
#define MINIMULTICASTDBUFFPOINTERSENDr 24467
#define MINIMULTICASTDBUFFPOINTERSSTARTr 24468
#define MINSPCONFIGr 24469
#define MINSPCONFIG_CPUr 24470
#define MIRRORENABLE_0r 24471
#define MIRRORENABLE_1r 24472
#define MIRRORENABLE_2r 24473
#define MIRRORENABLE_3r 24474
#define MIRRORENABLE_4r 24475
#define MIRRORENABLE_5r 24476
#define MIRRORENABLE_6r 24477
#define MIRRORENABLE_7r 24478
#define MIRRORVIDREG0r 24479
#define MIRRORVIDREG1r 24480
#define MIRRORVIDREG2r 24481
#define MIRRORVIDREG3r 24482
#define MIRROR_CONTROLr 24483
#define MIRROR_SELECTr 24484
#define MISCCONFIGr 24485
#define MISSING_START_ERR_STATr 24486
#define MMRP_CONTROL_1r 24487
#define MMRP_CONTROL_2r 24488
#define MMU0_FUSE_DEBUGr 24489
#define MMU0_PLL_DEBUGr 24490
#define MMU1_FUSE_DEBUGr 24491
#define MMU1_PLL_DEBUGr 24492
#define MMU2_PLL_DEBUGr 24493
#define MMUBISRDBGRDDATAr 24494
#define MMUDESCCREDITSCNTr 24495
#define MMUEAVENABLEr 24496
#define MMUFLUSHCONTROLr 24497
#define MMUPORTENABLEr 24498
#define MMUPORTENABLE_HIr 24499
#define MMUPORTTXENABLEr 24500
#define MMUPORTTXENABLE_HIr 24501
#define MMU_ADM_ECC_COUNTERSr 24502
#define MMU_ADM_ECC_DEBUG_0r 24503
#define MMU_ADM_ECC_ERROR_0r 24504
#define MMU_ADM_ECC_ERROR_0_MASKr 24505
#define MMU_ADM_ECC_STATUS_0r 24506
#define MMU_ADM_QUEUE_DB_DEBUGr 24507
#define MMU_AGING_CTR_ECC_STATUSr 24508
#define MMU_AGING_EXP_ECC_STATUSr 24509
#define MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONSr 24510
#define MMU_CCPE_FIFO_MEM_ECC_STATUSr 24511
#define MMU_CCPE_MEM_ECC_STATUSr 24512
#define MMU_CCPI_FIFO_MEM_ECC_STATUSr 24513
#define MMU_CCPI_MEM_ECC_STATUSr 24514
#define MMU_CCP_ECC_1B_COUNTERr 24515
#define MMU_CCP_ECC_2B_COUNTERr 24516
#define MMU_CCP_EN_COR_ERR_RPTr 24517
#define MMU_CELLCNTCOSr 24518
#define MMU_CELLCNTINGr 24519
#define MMU_CELLCNTTOTALr 24520
#define MMU_CELLDATA_ECC_STATUSr 24521
#define MMU_CELLLINK_ECC_STATUSr 24522
#define MMU_CELLLMTCOS_LOWERr 24523
#define MMU_CELLLMTCOS_UPPERr 24524
#define MMU_CELLLMTINGr 24525
#define MMU_CELLLMTTOTAL_LOWERr 24526
#define MMU_CELLLMTTOTAL_UPPERr 24527
#define MMU_CFAP_ECC_STATUSr 24528
#define MMU_CFAP_EN_COR_ERR_RPTr 24529
#define MMU_CFGr 24530
#define MMU_CFG_HSP_CONFIGr 24531
#define MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_SETUPr 24532
#define MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_STATEr 24533
#define MMU_CNM_FORCE_GENr 24534
#define MMU_CRC_ERR_CNT_BANK_11_10_9_8r 24535
#define MMU_CRC_ERR_CNT_BANK_15_14_13_12r 24536
#define MMU_CRC_ERR_CNT_BANK_19_18_17_16r 24537
#define MMU_CRC_ERR_CNT_BANK_23_22_21_20r 24538
#define MMU_CRC_ERR_CNT_BANK_27_26_25_24r 24539
#define MMU_CRC_ERR_CNT_BANK_31_30_29_28r 24540
#define MMU_CRC_ERR_CNT_BANK_35_34_33_32r 24541
#define MMU_CRC_ERR_CNT_BANK_39_38_37_36r 24542
#define MMU_CRC_ERR_CNT_BANK_3_2_1_0r 24543
#define MMU_CRC_ERR_CNT_BANK_43_42_41_40r 24544
#define MMU_CRC_ERR_CNT_BANK_47_46_45_44r 24545
#define MMU_CRC_ERR_CNT_BANK_51_50_49_48r 24546
#define MMU_CRC_ERR_CNT_BANK_55_54_53_52r 24547
#define MMU_CRC_ERR_CNT_BANK_59_58_57_56r 24548
#define MMU_CRC_ERR_CNT_BANK_63_62_61_60r 24549
#define MMU_CRC_ERR_CNT_BANK_7_6_5_4r 24550
#define MMU_CRC_ERR_CNT_OCBr 24551
#define MMU_CTR_ECC_1B_COUNTERr 24552
#define MMU_CTR_ECC_2B_COUNTERr 24553
#define MMU_CTR_MEM_ECC_STATUSr 24554
#define MMU_CTR_PARITY_ERRr 24555
#define MMU_DEQ_EN_COR_ERR_RPTr 24556
#define MMU_DRAM_NUMBER_SWAPPINGr 24557
#define MMU_DRCA_RD_BYTE_COUNTERr 24558
#define MMU_DRCA_WR_BYTE_COUNTERr 24559
#define MMU_DRCB_RD_BYTE_COUNTERr 24560
#define MMU_DRCB_WR_BYTE_COUNTERr 24561
#define MMU_DRCC_RD_BYTE_COUNTERr 24562
#define MMU_DRCC_WR_BYTE_COUNTERr 24563
#define MMU_DRCD_RD_BYTE_COUNTERr 24564
#define MMU_DRCD_WR_BYTE_COUNTERr 24565
#define MMU_DRCE_RD_BYTE_COUNTERr 24566
#define MMU_DRCE_WR_BYTE_COUNTERr 24567
#define MMU_DRCF_RD_BYTE_COUNTERr 24568
#define MMU_DRCF_WR_BYTE_COUNTERr 24569
#define MMU_DRCG_RD_BYTE_COUNTERr 24570
#define MMU_DRCG_WR_BYTE_COUNTERr 24571
#define MMU_DRCH_RD_BYTE_COUNTERr 24572
#define MMU_DRCH_WR_BYTE_COUNTERr 24573
#define MMU_E2EFC_CNT_DEBUG_STATUS_0r 24574
#define MMU_E2EFC_CNT_DEBUG_STATUS_1r 24575
#define MMU_E2EFC_DEBUG_RX_RMT_IBP0r 24576
#define MMU_E2EFC_DEBUG_RX_RMT_IBP1r 24577
#define MMU_E2EFC_DEBUG_TX_RMT_IBP0r 24578
#define MMU_E2EFC_DEBUG_TX_RMT_IBP1r 24579
#define MMU_E2EFC_ERROR_0r 24580
#define MMU_E2EFC_ERROR_0_MASKr 24581
#define MMU_ECCINTERRUPTREGISTERr 24582
#define MMU_ECCINTERRUPTREGISTERMASKr 24583
#define MMU_ECC_1B_ERR_CNTr 24584
#define MMU_ECC_2B_ERR_CNTr 24585
#define MMU_ECC_CONFIGURATION_REGISTERr 24586
#define MMU_ECC_DEBUG0r 24587
#define MMU_ECC_DEBUG1r 24588
#define MMU_ECC_ERROR0r 24589
#define MMU_ECC_ERROR1r 24590
#define MMU_ECC_ERROR0_MASKr 24591
#define MMU_ECC_ERROR1_MASKr 24592
#define MMU_ECC_ERR_1B_INITIATE_1r 24593
#define MMU_ECC_ERR_1B_INITIATE_2r 24594
#define MMU_ECC_ERR_1B_MONITOR_MEM_MASK_1r 24595
#define MMU_ECC_ERR_1B_MONITOR_MEM_MASK_2r 24596
#define MMU_ECC_ERR_2B_INITIATE_1r 24597
#define MMU_ECC_ERR_2B_INITIATE_2r 24598
#define MMU_ECC_ERR_2B_MONITOR_MEM_MASK_1r 24599
#define MMU_ECC_ERR_2B_MONITOR_MEM_MASK_2r 24600
#define MMU_ECC_INTERRUPT_REGISTERr 24601
#define MMU_ECC_INTERRUPT_REGISTER_MASKr 24602
#define MMU_ECC_INTERRUPT_REGISTER_TESTr 24603
#define MMU_EGR_CTRLr 24604
#define MMU_EGR_PARADr 24605
#define MMU_EGS_PRIMODr 24606
#define MMU_EGS_WGTCOSr 24607
#define MMU_ENQ_CBP_STORE_DEBUG_0r 24608
#define MMU_ENQ_CFAPI_INTERNAL_RECYCLE_DEBUG_0r 24609
#define MMU_ENQ_CFAPI_RECYCLE_FIFO_LEVELr 24610
#define MMU_ENQ_CFG_ECC_DEBUG_0r 24611
#define MMU_ENQ_CFG_ECC_ERROR_0r 24612
#define MMU_ENQ_CFG_ECC_ERROR_0_MASKr 24613
#define MMU_ENQ_CFG_ECC_STATUS_0r 24614
#define MMU_ENQ_CFG_ECC_STATUS_1r 24615
#define MMU_ENQ_CFG_ECC_STATUS_2r 24616
#define MMU_ENQ_CFG_ECC_STATUS_3r 24617
#define MMU_ENQ_CFG_ECC_STATUS_4r 24618
#define MMU_ENQ_CONFIG_0r 24619
#define MMU_ENQ_DEBUGr 24620
#define MMU_ENQ_DEST_PPP_CFG_0r 24621
#define MMU_ENQ_DEST_PPP_CFG_1r 24622
#define MMU_ENQ_DEST_PPP_CFG_2r 24623
#define MMU_ENQ_DEST_PPP_CFG_3r 24624
#define MMU_ENQ_DEST_PPP_CFG_4r 24625
#define MMU_ENQ_DEST_PPP_CFG_5r 24626
#define MMU_ENQ_ECC_COUNTERSr 24627
#define MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_0r 24628
#define MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_1r 24629
#define MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_2r 24630
#define MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_3r 24631
#define MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_0r 24632
#define MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_1r 24633
#define MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_2r 24634
#define MMU_ENQ_EMA_PACKET_NUM_IN_USE_HI_WATERMARKr 24635
#define MMU_ENQ_EMA_QUEUE_SELECT_0r 24636
#define MMU_ENQ_EMA_QUEUE_SELECT_1r 24637
#define MMU_ENQ_EN_COR_ERR_RPTr 24638
#define MMU_ENQ_ERROR_0r 24639
#define MMU_ENQ_ERROR_0_MASKr 24640
#define MMU_ENQ_FAPCONFIG_0r 24641
#define MMU_ENQ_FAPFULLRESETPOINT_0r 24642
#define MMU_ENQ_FAPFULLSETPOINT_0r 24643
#define MMU_ENQ_FAPINIT_0r 24644
#define MMU_ENQ_FAPREADPOINTER_0r 24645
#define MMU_ENQ_FAPSTACKSTATUS_0r 24646
#define MMU_ENQ_FAP_ECC_DEBUG_0r 24647
#define MMU_ENQ_FAP_ECC_ERROR_0r 24648
#define MMU_ENQ_FAP_ECC_ERROR_0_MASKr 24649
#define MMU_ENQ_FAP_ECC_STATUS_0r 24650
#define MMU_ENQ_FAP_MEMDEBUG_0r 24651
#define MMU_ENQ_FAP_WATERMARKr 24652
#define MMU_ENQ_HIGIG_25_PRI_GRP0r 24653
#define MMU_ENQ_HIGIG_25_PRI_GRP1r 24654
#define MMU_ENQ_HIGIG_26_PRI_GRP0r 24655
#define MMU_ENQ_HIGIG_26_PRI_GRP1r 24656
#define MMU_ENQ_HIGIG_27_PRI_GRP0r 24657
#define MMU_ENQ_HIGIG_27_PRI_GRP1r 24658
#define MMU_ENQ_HIGIG_28_PRI_GRP0r 24659
#define MMU_ENQ_HIGIG_28_PRI_GRP1r 24660
#define MMU_ENQ_ILLEGAL_CELL_TYPE_0r 24661
#define MMU_ENQ_IP_PRI_TO_PG_PROFILE_0r 24662
#define MMU_ENQ_ITE_REORDER_DEBUG_0r 24663
#define MMU_ENQ_MC_EXT_DROP_COUNTER_0r 24664
#define MMU_ENQ_MC_INT_DROP_COUNTER_0r 24665
#define MMU_ENQ_MISSING_START_ERR_STAT_0r 24666
#define MMU_ENQ_MISSING_START_ERR_STAT_1r 24667
#define MMU_ENQ_PACKING_REAS_FIFO_PROFILE_THRESHr 24668
#define MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_0r 24669
#define MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_1r 24670
#define MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_2r 24671
#define MMU_ENQ_PACK_PKT_LEN_FIFO_DEBUG_0r 24672
#define MMU_ENQ_PACK_SRC_CTXT_FIFO_DEBUG_0r 24673
#define MMU_ENQ_PBI_SOP_DB_TMr 24674
#define MMU_ENQ_PORT_EMPTY_BMP0r 24675
#define MMU_ENQ_PORT_EMPTY_BMP1r 24676
#define MMU_ENQ_PROFILE_0_PRI_GRP0r 24677
#define MMU_ENQ_PROFILE_0_PRI_GRP1r 24678
#define MMU_ENQ_PROFILE_1_PRI_GRP0r 24679
#define MMU_ENQ_PROFILE_1_PRI_GRP1r 24680
#define MMU_ENQ_PROFILE_2_PRI_GRP0r 24681
#define MMU_ENQ_PROFILE_2_PRI_GRP1r 24682
#define MMU_ENQ_PROFILE_3_PRI_GRP0r 24683
#define MMU_ENQ_PROFILE_3_PRI_GRP1r 24684
#define MMU_ENQ_REORDER_FIFO_IN_USE_HI_WATERMARKr 24685
#define MMU_ENQ_RQE_QUEUE_SELECT_0r 24686
#define MMU_ENQ_RQE_QUEUE_SELECT_1r 24687
#define MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r 24688
#define MMU_ENQ_SOP_STORE_DEBUG_0r 24689
#define MMU_ENQ_SRC_PORT_STATE_DEBUG_0r 24690
#define MMU_ENQ_START_BY_START_ERR_STAT_0r 24691
#define MMU_ENQ_START_BY_START_ERR_STAT_1r 24692
#define MMU_ENQ_TRACE_IF_CAPT_0r 24693
#define MMU_ENQ_TRACE_IF_CAPT_1r 24694
#define MMU_ENQ_TRACE_IF_CAPT_2r 24695
#define MMU_ENQ_TRACE_IF_CAPT_3r 24696
#define MMU_ENQ_TRACE_IF_CAPT_4r 24697
#define MMU_ENQ_TRACE_IF_CAPT_5r 24698
#define MMU_ENQ_TRACE_IF_CAPT_6r 24699
#define MMU_ENQ_TRACE_IF_CAPT_7r 24700
#define MMU_ENQ_TRACE_IF_CAPT_8r 24701
#define MMU_ENQ_TRACE_IF_CAPT_9r 24702
#define MMU_ENQ_TRACE_IF_CAPT_10r 24703
#define MMU_ENQ_TRACE_IF_CAPT_11r 24704
#define MMU_ENQ_TRACE_IF_CAPT_12r 24705
#define MMU_ENQ_TRACE_IF_CAPT_13r 24706
#define MMU_ENQ_TRACE_IF_CAPT_14r 24707
#define MMU_ENQ_TRACE_IF_CAPT_15r 24708
#define MMU_ENQ_TRACE_IF_CAPT_16r 24709
#define MMU_ENQ_TRACE_IF_CAPT_17r 24710
#define MMU_ENQ_TRACE_IF_CAPT_18r 24711
#define MMU_ENQ_TRACE_IF_CAPT_19r 24712
#define MMU_ENQ_TRACE_IF_CONTROLr 24713
#define MMU_ENQ_TRACE_IF_COUNTERr 24714
#define MMU_ENQ_TRACE_IF_MASK_FIELD_0r 24715
#define MMU_ENQ_TRACE_IF_MASK_FIELD_1r 24716
#define MMU_ENQ_TRACE_IF_MASK_FIELD_2r 24717
#define MMU_ENQ_TRACE_IF_MASK_FIELD_3r 24718
#define MMU_ENQ_TRACE_IF_MASK_FIELD_4r 24719
#define MMU_ENQ_TRACE_IF_MASK_FIELD_5r 24720
#define MMU_ENQ_TRACE_IF_MASK_FIELD_6r 24721
#define MMU_ENQ_TRACE_IF_MASK_FIELD_7r 24722
#define MMU_ENQ_TRACE_IF_MASK_FIELD_8r 24723
#define MMU_ENQ_TRACE_IF_MASK_FIELD_9r 24724
#define MMU_ENQ_TRACE_IF_MASK_FIELD_10r 24725
#define MMU_ENQ_TRACE_IF_MASK_FIELD_11r 24726
#define MMU_ENQ_TRACE_IF_MASK_FIELD_12r 24727
#define MMU_ENQ_TRACE_IF_MASK_FIELD_13r 24728
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_0r 24729
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_1r 24730
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_2r 24731
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_3r 24732
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_4r 24733
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_5r 24734
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_6r 24735
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_7r 24736
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_8r 24737
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_9r 24738
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_10r 24739
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_11r 24740
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_12r 24741
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_13r 24742
#define MMU_EPRG_EN_COR_ERR_RPTr 24743
#define MMU_EPRG_FIFO_CONFIGr 24744
#define MMU_EPRG_FIFO_STATUSr 24745
#define MMU_EPRG_MEM_TMr 24746
#define MMU_ERROR_INITIATION_DATAr 24747
#define MMU_ERRSTATr 24748
#define MMU_ES_ARB_TDM_TABLE_ECC_STATUSr 24749
#define MMU_GENERALCONFIGURATIONREGISTERr 24750
#define MMU_GENERAL_CONFIGURATION_REGISTERr 24751
#define MMU_GENERAL_CONFIGURATION_REGISTER_2r 24752
#define MMU_GLOBALTIMECOUNTERr 24753
#define MMU_GLOBALTIMECOUNTERTRIGGERr 24754
#define MMU_GTIMER_CONFIGURATIONr 24755
#define MMU_GTIMER_TRIGGERr 24756
#define MMU_IDR_DESCRIPTOR_COUNTERr 24757
#define MMU_IDR_PACKET_COUNTERr 24758
#define MMU_INDIRECTCOMMANDr 24759
#define MMU_INDIRECTCOMMANDADDRESSr 24760
#define MMU_INDIRECTCOMMANDDATAINCREMENTr 24761
#define MMU_INDIRECTCOMMANDRDDATA_0r 24762
#define MMU_INDIRECTCOMMANDRDDATA_1r 24763
#define MMU_INDIRECTCOMMANDRDDATA_2r 24764
#define MMU_INDIRECTCOMMANDRDDATA_3r 24765
#define MMU_INDIRECTCOMMANDRDDATA_4r 24766
#define MMU_INDIRECTCOMMANDRDDATA_5r 24767
#define MMU_INDIRECTCOMMANDRDDATA_6r 24768
#define MMU_INDIRECTCOMMANDRDDATA_7r 24769
#define MMU_INDIRECTCOMMANDWRDATA_0r 24770
#define MMU_INDIRECTCOMMANDWRDATA_1r 24771
#define MMU_INDIRECTCOMMANDWRDATA_2r 24772
#define MMU_INDIRECTCOMMANDWRDATA_3r 24773
#define MMU_INDIRECTCOMMANDWRDATA_4r 24774
#define MMU_INDIRECTCOMMANDWRDATA_5r 24775
#define MMU_INDIRECTCOMMANDWRDATA_6r 24776
#define MMU_INDIRECTCOMMANDWRDATA_7r 24777
#define MMU_INDIRECT_COMMANDr 24778
#define MMU_INDIRECT_COMMAND_ADDRESSr 24779
#define MMU_INDIRECT_COMMAND_DATA_INCREMENTr 24780
#define MMU_INDIRECT_COMMAND_RD_DATAr 24781
#define MMU_INDIRECT_COMMAND_WR_DATAr 24782
#define MMU_ING_PARADr 24783
#define MMU_INITIATE_OPP_CRC_ERRr 24784
#define MMU_INTCLRr 24785
#define MMU_INTCTRLr 24786
#define MMU_INTERRUPTMASKREGISTERr 24787
#define MMU_INTERRUPTREGISTERr 24788
#define MMU_INTERRUPT_MASKr 24789
#define MMU_INTERRUPT_MASK_REGISTERr 24790
#define MMU_INTERRUPT_REGISTERr 24791
#define MMU_INTERRUPT_REGISTER_TESTr 24792
#define MMU_INTFO_CONGST_STr 24793
#define MMU_INTRr 24794
#define MMU_INTR_MASKr 24795
#define MMU_INTSTATr 24796
#define MMU_IPCTR_CONFIG_0r 24797
#define MMU_IPCTR_COUNTER1r 24798
#define MMU_IPCTR_COUNTER0_DRESOURCEr 24799
#define MMU_IPCTR_COUNTER1_SNAPr 24800
#define MMU_IPCTR_DROP_TYPEr 24801
#define MMU_IPCTR_ECC_COUNTERSr 24802
#define MMU_IPCTR_ECC_DEBUG_0r 24803
#define MMU_IPCTR_ECC_ERROR_0r 24804
#define MMU_IPCTR_ECC_ERROR_0_MASKr 24805
#define MMU_IPCTR_ECC_STATUS_0r 24806
#define MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr 24807
#define MMU_IPMC_GRP_TBL_ECC_STATUSr 24808
#define MMU_IPMC_VLAN_TBL_ECC_STATUSr 24809
#define MMU_IPT_DATA_FIFO_CONFIGURATION_REGISTERr 24810
#define MMU_IPT_DESCRIPTOR_COUNTERr 24811
#define MMU_IPT_PACKET_COUNTERr 24812
#define MMU_ITE_CFG_ECC_DEBUG_0r 24813
#define MMU_ITE_CFG_ECC_ERROR_0r 24814
#define MMU_ITE_CFG_ECC_ERROR_0_MASKr 24815
#define MMU_ITE_CFG_ECC_STATUS_0r 24816
#define MMU_ITE_CFG_ECC_STATUS_1r 24817
#define MMU_ITE_CTRL_DEBUG_0r 24818
#define MMU_ITE_DEBUG_STATUS_0r 24819
#define MMU_ITE_ECC_COUNTERSr 24820
#define MMU_ITE_EMA_ACCEPT_COUNTr 24821
#define MMU_ITE_EMA_DROP_COUNTr 24822
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r 24823
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r 24824
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r 24825
#define MMU_ITE_EMA_POOL_STATUSr 24826
#define MMU_ITE_EMA_STATUSr 24827
#define MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr 24828
#define MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr 24829
#define MMU_ITE_ERROR_0r 24830
#define MMU_ITE_ERROR_0_MASKr 24831
#define MMU_ITE_PACKET_PTR_STORE_DEBUG_0r 24832
#define MMU_ITE_QMGR_FLL_DEBUG_0r 24833
#define MMU_ITE_QMGR_QLL_DEBUG_0r 24834
#define MMU_ITE_Q_FLUSH_STATUS_0r 24835
#define MMU_ITE_WORK_QUEUE_DEBUG_0r 24836
#define MMU_LLA_PARADr 24837
#define MMU_LLFC_RX_CONFIGr 24838
#define MMU_LLFC_TX_CONFIG_1r 24839
#define MMU_LLFC_TX_CONFIG_2r 24840
#define MMU_LLFC_TX_CONFIG_3r 24841
#define MMU_LLFC_TX_CONFIG_4r 24842
#define MMU_MEM1_CLINKE_ECC_STATUSr 24843
#define MMU_MEM1_CLINKI_ECC_STATUSr 24844
#define MMU_MEM1_CLINK_ECC_COUNTERSr 24845
#define MMU_MEM_FAIL_ADDR_64r 24846
#define MMU_MTRO_CPU_PKT_ECC_STATUSr 24847
#define MMU_MTRO_SHAPE_G0_BUCKET_ECC_STATUSr 24848
#define MMU_MTRO_SHAPE_G0_CONFIG_ECC_STATUSr 24849
#define MMU_MTRO_SHAPE_G1_BUCKET_ECC_STATUSr 24850
#define MMU_MTRO_SHAPE_G1_CONFIG_ECC_STATUSr 24851
#define MMU_MTRO_SHAPE_G2_BUCKET_ECC_STATUSr 24852
#define MMU_MTRO_SHAPE_G2_CONFIG_ECC_STATUSr 24853
#define MMU_MTRO_SHAPE_G3_BUCKET_ECC_STATUSr 24854
#define MMU_MTRO_SHAPE_G3_CONFIG_ECC_STATUSr 24855
#define MMU_OCB_CONFIGURATION_REGISTERr 24856
#define MMU_OVQ_REPL_GROUP_DFTr 24857
#define MMU_OVQ_REPL_GROUP_PDAr 24858
#define MMU_PHY_CALIB_ENr 24859
#define MMU_PKTCNTCOSr 24860
#define MMU_PKTCNTINGr 24861
#define MMU_PKTHDR0_ECC_STATUSr 24862
#define MMU_PKTLENGTH_ECC_STATUSr 24863
#define MMU_PKTLINK_ECC_STATUSr 24864
#define MMU_PKTLMTCOS_LOWERr 24865
#define MMU_PKTLMTCOS_UPPERr 24866
#define MMU_PKTLMTINGr 24867
#define MMU_PORT_TO_LOGIC_PORT_MAPPINGr 24868
#define MMU_PORT_TO_PHY_PORT_MAPPINGr 24869
#define MMU_PP_DBE_CNTr 24870
#define MMU_PP_DBE_LOGr 24871
#define MMU_PP_ECC_CTRLr 24872
#define MMU_PP_SBE_CNTr 24873
#define MMU_PP_SBE_LOGr 24874
#define MMU_PQE_EN_COR_ERR_RPTr 24875
#define MMU_QCN_CNM_CTRL_64r 24876
#define MMU_QCN_CNM_CTRL_0_64r 24877
#define MMU_QCN_CNM_CTRL_1_64r 24878
#define MMU_QCN_CNM_LIMITr 24879
#define MMU_QCN_CPQ_SEQr 24880
#define MMU_QCN_EN_COR_ERR_RPTr 24881
#define MMU_QCN_MEM_DEBUGr 24882
#define MMU_QCN_MEM_TMr 24883
#define MMU_QCN_PARITY_ERRr 24884
#define MMU_QCN_QUEUE_STSr 24885
#define MMU_QSTRUCT_ECC_1B_COUNTERr 24886
#define MMU_QSTRUCT_ECC_2B_COUNTERr 24887
#define MMU_REG_0085r 24888
#define MMU_REG_0086r 24889
#define MMU_REG_0087r 24890
#define MMU_REG_0090r 24891
#define MMU_REG_0091r 24892
#define MMU_REG_0092r 24893
#define MMU_REG_0093r 24894
#define MMU_REG_0102r 24895
#define MMU_REG_0106r 24896
#define MMU_REG_0107r 24897
#define MMU_REG_0108r 24898
#define MMU_REG_00AFr 24899
#define MMU_REG_00B0r 24900
#define MMU_REG_00B1r 24901
#define MMU_REG_00B2r 24902
#define MMU_REG_00B3r 24903
#define MMU_REG_00C1r 24904
#define MMU_REG_00CAr 24905
#define MMU_REG_00CBr 24906
#define MMU_REG_00CCr 24907
#define MMU_REG_00CDr 24908
#define MMU_REG_00CFr 24909
#define MMU_REPL_GRP_TBL_ECC_STATUSr 24910
#define MMU_REPL_HEAD_TBL_ECC_STATUSr 24911
#define MMU_REPL_LIST_TBL_ECC_STATUSr 24912
#define MMU_REPL_MAP_TBL_ECC_STATUSr 24913
#define MMU_REPL_STATE_ERRPTRr 24914
#define MMU_REPL_STATE_MEMDEBUGr 24915
#define MMU_REPL_STATE_TBL_ECC_STATUSr 24916
#define MMU_RQE_FIFO_ECC_STATUSr 24917
#define MMU_RXD_NODST_PKTr 24918
#define MMU_RXD_PKTr 24919
#define MMU_SPARE_REG0r 24920
#define MMU_SPARE_REG1r 24921
#define MMU_STATUSr 24922
#define MMU_TDM_EN_COR_ERR_RPTr 24923
#define MMU_THDI_INTRr 24924
#define MMU_THDI_INTR_MASKr 24925
#define MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILEr 24926
#define MMU_THDM_DB_DEVICE_BST_STATr 24927
#define MMU_THDM_DB_DEVICE_BYPASSr 24928
#define MMU_THDM_DB_DEVICE_THR_CONFIGr 24929
#define MMU_THDM_DB_EN_COR_ERR_RPTr 24930
#define MMU_THDM_DB_MEMORY_TMr 24931
#define MMU_THDM_DB_POOL_DROP_STATESr 24932
#define MMU_THDM_DB_POOL_MCUC_BST_STATr 24933
#define MMU_THDM_DB_POOL_MCUC_BST_THRESHOLDr 24934
#define MMU_THDM_DB_POOL_MC_BST_STATr 24935
#define MMU_THDM_DB_POOL_MC_BST_THRESHOLDr 24936
#define MMU_THDM_DB_POOL_MC_SHARED_COUNTr 24937
#define MMU_THDM_DB_POOL_RED_RESUME_LIMITr 24938
#define MMU_THDM_DB_POOL_RED_SHARED_LIMITr 24939
#define MMU_THDM_DB_POOL_RESUME_LIMITr 24940
#define MMU_THDM_DB_POOL_SHARED_COUNTr 24941
#define MMU_THDM_DB_POOL_SHARED_LIMITr 24942
#define MMU_THDM_DB_POOL_YELLOW_RESUME_LIMITr 24943
#define MMU_THDM_DB_POOL_YELLOW_SHARED_LIMITr 24944
#define MMU_THDM_DB_PORTSP_BST_THRESHOLDr 24945
#define MMU_THDM_DB_PORTSP_DROP_STATE_BMP0_64r 24946
#define MMU_THDM_DB_PORTSP_DROP_STATE_BMP1_64r 24947
#define MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP0_64r 24948
#define MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP1_64r 24949
#define MMU_THDM_DB_PORTSP_RX_ENABLE0_64r 24950
#define MMU_THDM_DB_PORTSP_RX_ENABLE1_64r 24951
#define MMU_THDM_DB_PORTSP_SHARED_COUNTr 24952
#define MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SELr 24953
#define MMU_THDM_DB_PORTSP_TOTAL_COUNTr 24954
#define MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP0_64r 24955
#define MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP1_64r 24956
#define MMU_THDM_DB_QUEUE_E2E_DS_0r 24957
#define MMU_THDM_DB_QUEUE_E2E_DS_1r 24958
#define MMU_THDM_DB_QUEUE_E2E_SPID_0r 24959
#define MMU_THDM_DB_QUEUE_E2E_SPID_1r 24960
#define MMU_THDM_DB_QUEUE_MC_BST_THRESHOLD_PROFILEr 24961
#define MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_REDr 24962
#define MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr 24963
#define MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILEr 24964
#define MMU_THDM_MCQE_DEVICE_BST_STATr 24965
#define MMU_THDM_MCQE_DEVICE_BYPASSr 24966
#define MMU_THDM_MCQE_DEVICE_THR_CONFIGr 24967
#define MMU_THDM_MCQE_EN_COR_ERR_RPTr 24968
#define MMU_THDM_MCQE_MEMORY_TMr 24969
#define MMU_THDM_MCQE_POOL_DROP_STATESr 24970
#define MMU_THDM_MCQE_POOL_MC_BST_STATr 24971
#define MMU_THDM_MCQE_POOL_MC_BST_THRESHOLDr 24972
#define MMU_THDM_MCQE_POOL_RED_RESUME_LIMITr 24973
#define MMU_THDM_MCQE_POOL_RED_SHARED_LIMITr 24974
#define MMU_THDM_MCQE_POOL_RESUME_LIMITr 24975
#define MMU_THDM_MCQE_POOL_SHARED_COUNTr 24976
#define MMU_THDM_MCQE_POOL_SHARED_LIMITr 24977
#define MMU_THDM_MCQE_POOL_YELLOW_RESUME_LIMITr 24978
#define MMU_THDM_MCQE_POOL_YELLOW_SHARED_LIMITr 24979
#define MMU_THDM_MCQE_PORTSP_BST_THRESHOLDr 24980
#define MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP0_64r 24981
#define MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP1_64r 24982
#define MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP0_64r 24983
#define MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP1_64r 24984
#define MMU_THDM_MCQE_PORTSP_RX_ENABLE0_64r 24985
#define MMU_THDM_MCQE_PORTSP_RX_ENABLE1_64r 24986
#define MMU_THDM_MCQE_PORTSP_SHARED_COUNTr 24987
#define MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SELr 24988
#define MMU_THDM_MCQE_PORTSP_TOTAL_COUNTr 24989
#define MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64r 24990
#define MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP1_64r 24991
#define MMU_THDM_MCQE_QUEUE_MC_BST_THRESHOLD_PROFILEr 24992
#define MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_REDr 24993
#define MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr 24994
#define MMU_THDR_DB_BST_STATr 24995
#define MMU_THDR_DB_BST_STAT_PRIQr 24996
#define MMU_THDR_DB_BST_STAT_SPr 24997
#define MMU_THDR_DB_BST_THRESHOLD_PRIQr 24998
#define MMU_THDR_DB_BST_THRESHOLD_SPr 24999
#define MMU_THDR_DB_BYPASSr 25000
#define MMU_THDR_DB_CONFIGr 25001
#define MMU_THDR_DB_CONFIG1_PRIQr 25002
#define MMU_THDR_DB_CONFIG_PRIQr 25003
#define MMU_THDR_DB_CONFIG_SPr 25004
#define MMU_THDR_DB_LIMIT_COLOR_PRIQr 25005
#define MMU_THDR_DB_LIMIT_MIN_PRIQr 25006
#define MMU_THDR_DB_MIN_COUNT_PRIQr 25007
#define MMU_THDR_DB_RESET_OFFSET_COLOR_PRIQr 25008
#define MMU_THDR_DB_RESUME_COLOR_LIMIT_CALCULATED_PRIQr 25009
#define MMU_THDR_DB_RESUME_COLOR_LIMIT_SPr 25010
#define MMU_THDR_DB_SHARED_COUNT_PRIQr 25011
#define MMU_THDR_DB_SHARED_COUNT_SPr 25012
#define MMU_THDR_DB_SP_SHARED_LIMITr 25013
#define MMU_THDR_DB_STATUS_PRIQr 25014
#define MMU_THDR_DB_STATUS_SPr 25015
#define MMU_THDR_QE_BST_STATr 25016
#define MMU_THDR_QE_BST_STAT_PRIQr 25017
#define MMU_THDR_QE_BST_STAT_SPr 25018
#define MMU_THDR_QE_BST_THRESHOLD_PRIQr 25019
#define MMU_THDR_QE_BST_THRESHOLD_SPr 25020
#define MMU_THDR_QE_BYPASSr 25021
#define MMU_THDR_QE_CONFIGr 25022
#define MMU_THDR_QE_CONFIG1_PRIQr 25023
#define MMU_THDR_QE_CONFIG_PRIQr 25024
#define MMU_THDR_QE_CONFIG_SPr 25025
#define MMU_THDR_QE_DEBUGr 25026
#define MMU_THDR_QE_LIMIT_COLOR_PRIQr 25027
#define MMU_THDR_QE_LIMIT_MIN_PRIQr 25028
#define MMU_THDR_QE_MIN_COUNT_PRIQr 25029
#define MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr 25030
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_CALCULATED_PRIQr 25031
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr 25032
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr 25033
#define MMU_THDR_QE_SHARED_COUNT_PRIQr 25034
#define MMU_THDR_QE_SHARED_COUNT_SPr 25035
#define MMU_THDR_QE_STATUSr 25036
#define MMU_THDR_QE_STATUS_PRIQr 25037
#define MMU_THDR_QE_STATUS_SPr 25038
#define MMU_THDU_EN_COR_ERR_RPTr 25039
#define MMU_TOQ_BP_DEBUG0r 25040
#define MMU_TOQ_BP_DEBUG1r 25041
#define MMU_TOQ_ECC_1B_COUNTERr 25042
#define MMU_TOQ_ECC_2B_COUNTERr 25043
#define MMU_TOQ_EN_COR_ERR_RPTr 25044
#define MMU_TOQ_EOPE_ECC_STATUSr 25045
#define MMU_TOQ_PORT_STATE_ECC_STATUSr 25046
#define MMU_TOQ_QPACK_MODE_ECC_STATUSr 25047
#define MMU_TOQ_STATE_ECC_STATUSr 25048
#define MMU_TOQ_TCACHE_DEBUG0r 25049
#define MMU_TOQ_TCACHE_DEBUG1r 25050
#define MMU_TOQ_TCACHE_DEBUG2r 25051
#define MMU_TOQ_TCACHE_DEBUG3r 25052
#define MMU_TOQ_TCACHE_DEBUG4r 25053
#define MMU_TOQ_TCACHE_DEBUG5r 25054
#define MMU_TOQ_TCACHE_DEBUG6r 25055
#define MMU_TOQ_TCACHE_DEBUG7r 25056
#define MMU_TOQ_TRACE_DEQ_CAPT_0r 25057
#define MMU_TOQ_TRACE_DEQ_CAPT_1r 25058
#define MMU_TOQ_TRACE_DEQ_CAPT_2r 25059
#define MMU_TOQ_TRACE_DEQ_CONTROLr 25060
#define MMU_TOQ_TRACE_DEQ_COUNTERr 25061
#define MMU_TOQ_TRACE_DEQ_MASK_FIELDr 25062
#define MMU_TOQ_TRACE_DEQ_VALUE_FIELDr 25063
#define MMU_TOQ_TRACE_ENQ_CAPT_0r 25064
#define MMU_TOQ_TRACE_ENQ_CAPT_1r 25065
#define MMU_TOQ_TRACE_ENQ_CONTROLr 25066
#define MMU_TOQ_TRACE_ENQ_COUNTERr 25067
#define MMU_TOQ_TRACE_ENQ_MASK_FIELDr 25068
#define MMU_TOQ_TRACE_ENQ_VALUE_FIELDr 25069
#define MMU_TO_LOGIC_PORT_MAPPINGr 25070
#define MMU_TO_PHY_PORT_MAPPINGr 25071
#define MMU_TO_XLP0_E2ECC_STATUSr 25072
#define MMU_TO_XLP1_E2ECC_STATUSr 25073
#define MMU_TO_XLP_BKP_STATUSr 25074
#define MMU_TO_XPORT_BKPr 25075
#define MMU_UPK_ERRLOGr 25076
#define MMU_WRED_CFG_ECC_STATUSr 25077
#define MMU_WRED_PORT_CFG_ECC_STATUSr 25078
#define MMU_WRED_PORT_THD_0_ECC_STATUSr 25079
#define MMU_WRED_PORT_THD_1_ECC_STATUSr 25080
#define MMU_WRED_THD_0_ECC_STATUSr 25081
#define MMU_WRED_THD_1_ECC_STATUSr 25082
#define MMU_XQ_EGRMAXTIMEr 25083
#define MMU_XQ_PARADr 25084
#define MODMAP_CTRLr 25085
#define MODPORT_MAP_EM_PARITY_CONTROLr 25086
#define MODPORT_MAP_EM_PARITY_STATUSr 25087
#define MODPORT_MAP_IM_PARITY_CONTROLr 25088
#define MODPORT_MAP_IM_PARITY_STATUSr 25089
#define MODPORT_MAP_M0_PARITY_STATUS_INTRr 25090
#define MODPORT_MAP_M0_PARITY_STATUS_NACKr 25091
#define MODPORT_MAP_M1_PARITY_STATUS_INTRr 25092
#define MODPORT_MAP_M1_PARITY_STATUS_NACKr 25093
#define MODPORT_MAP_M2_PARITY_STATUS_INTRr 25094
#define MODPORT_MAP_M2_PARITY_STATUS_NACKr 25095
#define MODPORT_MAP_M3_PARITY_STATUS_INTRr 25096
#define MODPORT_MAP_M3_PARITY_STATUS_NACKr 25097
#define MODPORT_MAP_MIRROR_1_PARITY_CONTROLr 25098
#define MODPORT_MAP_MIRROR_1_PARITY_STATUS_INTRr 25099
#define MODPORT_MAP_MIRROR_1_PARITY_STATUS_NACKr 25100
#define MODPORT_MAP_MIRROR_PARITY_CONTROLr 25101
#define MODPORT_MAP_MIRROR_PARITY_STATUS_INTRr 25102
#define MODPORT_MAP_MIRROR_PARITY_STATUS_NACKr 25103
#define MODPORT_MAP_SELr 25104
#define MODPORT_MAP_SW_PARITY_CONTROLr 25105
#define MODPORT_MAP_SW_PARITY_STATUSr 25106
#define MODPORT_MAP_SW_PARITY_STATUS_INTRr 25107
#define MODPORT_MAP_SW_PARITY_STATUS_NACKr 25108
#define MOD_FIFO_CNTr 25109
#define MOD_MAP_PARITY_CONTROLr 25110
#define MOD_MAP_PARITY_STATUS_INTRr 25111
#define MOD_MAP_PARITY_STATUS_NACKr 25112
#define MORDRPC_CHID_0r 25113
#define MORDRPC_CHID_1r 25114
#define MORDRPC_CHID_2r 25115
#define MORDRPC_CHID_3r 25116
#define MORDRPC_CHID_4r 25117
#define MORDRPC_CHID_5r 25118
#define MORDRPC_CHID_6r 25119
#define MORDRPC_CHID_7r 25120
#define MORDRPC_CHID_8r 25121
#define MORDRPC_CHID_9r 25122
#define MORDRPC_CHID_10r 25123
#define MORDRPC_CHID_11r 25124
#define MORDRPC_CHID_12r 25125
#define MORDRPC_CHID_13r 25126
#define MORDRPC_CHID_14r 25127
#define MORDRPC_CHID_15r 25128
#define MORDRPC_CHID_16r 25129
#define MORDRPC_CHID_17r 25130
#define MORDRPC_CHID_18r 25131
#define MORDRPC_CHID_19r 25132
#define MORDRPC_CHID_20r 25133
#define MORDRPC_CHID_21r 25134
#define MORDRPC_CHID_22r 25135
#define MORDRPC_CHID_23r 25136
#define MORDRPC_CHID_24r 25137
#define MORDRPC_CHID_25r 25138
#define MORDRPC_CHID_26r 25139
#define MORDRPC_CHID_27r 25140
#define MORDRPC_CHID_28r 25141
#define MORDRPC_CHID_29r 25142
#define MORDRPC_CHID_30r 25143
#define MORDRPC_CHID_31r 25144
#define MORDRPC_CHID_32r 25145
#define MORDRPC_CHID_33r 25146
#define MORDRPC_CHID_34r 25147
#define MORDRPC_CHID_35r 25148
#define MORDRPC_CHID_36r 25149
#define MORDRPC_CHID_37r 25150
#define MORDRPC_CHID_38r 25151
#define MORDRPC_CHID_39r 25152
#define MORDRPC_CHID_40r 25153
#define MORDRPC_CHID_41r 25154
#define MORDRPC_CHID_42r 25155
#define MORDRPC_CHID_43r 25156
#define MORDRPC_CHID_44r 25157
#define MORDRPC_CHID_45r 25158
#define MORDRPC_CHID_46r 25159
#define MORDRPC_CHID_47r 25160
#define MORDRPC_CHID_48r 25161
#define MORDRPC_CHID_49r 25162
#define MORDRPC_CHID_50r 25163
#define MORDRPC_CHID_51r 25164
#define MORDRPC_CHID_52r 25165
#define MORDRPC_CHID_53r 25166
#define MORDRPC_CHID_54r 25167
#define MORDRPC_CHID_55r 25168
#define MORDRPC_CHID_56r 25169
#define MORDRPC_CHID_57r 25170
#define MORDRPC_CHID_58r 25171
#define MORDRPC_CHID_59r 25172
#define MORDRPC_CHID_60r 25173
#define MORDRPC_CHID_61r 25174
#define MORDRPC_CHID_62r 25175
#define MORDRPC_CHID_63r 25176
#define MOTP_CHECKSUM_STATUSr 25177
#define MPLSACTIONPROFILESr 25178
#define MPLSCONTROLWORDr 25179
#define MPLSEXPMAPr 25180
#define MPLSEXPMAPTABLEr 25181
#define MPLSLABELHASIPr 25182
#define MPLSLABELRANGE0HIGHr 25183
#define MPLSLABELRANGE0LOWr 25184
#define MPLSLABELRANGE1HIGHr 25185
#define MPLSLABELRANGE1LOWr 25186
#define MPLSLABELRANGE2HIGHr 25187
#define MPLSLABELRANGE2LOWr 25188
#define MPLSLABELVALUEBOSACTIONINDEXr 25189
#define MPLSLABELVALUECONFIGS0r 25190
#define MPLSLABELVALUECONFIGS1r 25191
#define MPLSLABELVALUECONFIGS2r 25192
#define MPLSLABELVALUECONFIGS3r 25193
#define MPLSLABELVALUECONFIGS4r 25194
#define MPLSLABELVALUECONFIGS5r 25195
#define MPLSLABELVALUECONFIGS6r 25196
#define MPLSLABELVALUECONFIGS7r 25197
#define MPLSLABELVALUECONFIGS8r 25198
#define MPLSLABELVALUECONFIGS9r 25199
#define MPLSLABELVALUECONFIGS10r 25200
#define MPLSLABELVALUECONFIGS11r 25201
#define MPLSLABELVALUECONFIGS12r 25202
#define MPLSLABELVALUECONFIGS13r 25203
#define MPLSLABELVALUECONFIGS14r 25204
#define MPLSLABELVALUECONFIGS15r 25205
#define MPLSLABELVALUENOBOSACTIONINDEXr 25206
#define MPLSLABELVALUEOVERPWEr 25207
#define MPLSPROFILEr 25208
#define MPLSRANGECONFIGS0r 25209
#define MPLSRANGECONFIGS1r 25210
#define MPLSRANGECONFIGS2r 25211
#define MPLS_CAM_DBGCTRL_0r 25212
#define MPLS_ENABLEr 25213
#define MPLS_ENTRY_DBGCTRLr 25214
#define MPLS_ENTRY_DBGCTRL_0r 25215
#define MPLS_ENTRY_DBGCTRL_1r 25216
#define MPLS_ENTRY_DBGCTRL_2r 25217
#define MPLS_ENTRY_DBGCTRL_3r 25218
#define MPLS_ENTRY_DBGCTRL_4r 25219
#define MPLS_ENTRY_DBGCTRL_5r 25220
#define MPLS_ENTRY_DBGCTRL_6r 25221
#define MPLS_ENTRY_DBGCTRL_7r 25222
#define MPLS_ENTRY_HASH_CONTROLr 25223
#define MPLS_ENTRY_PARITY_CONTROLr 25224
#define MPLS_ENTRY_PARITY_STATUSr 25225
#define MPLS_ENTRY_PARITY_STATUS_INTR_0r 25226
#define MPLS_ENTRY_PARITY_STATUS_INTR_1r 25227
#define MPLS_ENTRY_PARITY_STATUS_NACK_0r 25228
#define MPLS_ENTRY_PARITY_STATUS_NACK_1r 25229
#define MPLS_ETHERTYPEr 25230
#define MPLS_EXTENDED_LABEL_LOOKUP_ENABLEr 25231
#define MPLS_IP_NIBBLE_PEEKING_CTRLr 25232
#define MPLS_MEMORY_DBGCTRLr 25233
#define MPLS_MEMORY_DBGCTRL_0r 25234
#define MPLS_MEMORY_DBGCTRL_1r 25235
#define MPLS_SER_CONTROLr 25236
#define MPLS_STATION_CAM_BIST_CONFIGr 25237
#define MPLS_STATION_CAM_BIST_CONTROLr 25238
#define MPLS_STATION_CAM_BIST_DBG_DATAr 25239
#define MPLS_STATION_CAM_BIST_STATUSr 25240
#define MPLS_STATION_CAM_DBGCTRLr 25241
#define MRPSACONFIG2r 25242
#define MRPSALASTIDXr 25243
#define MRPSBCONFIG2r 25244
#define MRPSBLASTIDXr 25245
#define MRPSCONFIG1r 25246
#define MRPSCONFIG3r 25247
#define MSPI_CDRAM_00r 25248
#define MSPI_CDRAM_01r 25249
#define MSPI_CDRAM_02r 25250
#define MSPI_CDRAM_03r 25251
#define MSPI_CDRAM_04r 25252
#define MSPI_CDRAM_05r 25253
#define MSPI_CDRAM_06r 25254
#define MSPI_CDRAM_07r 25255
#define MSPI_CDRAM_08r 25256
#define MSPI_CDRAM_09r 25257
#define MSPI_CDRAM_10r 25258
#define MSPI_CDRAM_11r 25259
#define MSPI_CDRAM_12r 25260
#define MSPI_CDRAM_13r 25261
#define MSPI_CDRAM_14r 25262
#define MSPI_CDRAM_15r 25263
#define MSPI_CPTQPr 25264
#define MSPI_ENDQPr 25265
#define MSPI_NEWQPr 25266
#define MSPI_RXRAM_00r 25267
#define MSPI_RXRAM_01r 25268
#define MSPI_RXRAM_02r 25269
#define MSPI_RXRAM_03r 25270
#define MSPI_RXRAM_04r 25271
#define MSPI_RXRAM_05r 25272
#define MSPI_RXRAM_06r 25273
#define MSPI_RXRAM_07r 25274
#define MSPI_RXRAM_08r 25275
#define MSPI_RXRAM_09r 25276
#define MSPI_RXRAM_10r 25277
#define MSPI_RXRAM_11r 25278
#define MSPI_RXRAM_12r 25279
#define MSPI_RXRAM_13r 25280
#define MSPI_RXRAM_14r 25281
#define MSPI_RXRAM_15r 25282
#define MSPI_RXRAM_16r 25283
#define MSPI_RXRAM_17r 25284
#define MSPI_RXRAM_18r 25285
#define MSPI_RXRAM_19r 25286
#define MSPI_RXRAM_20r 25287
#define MSPI_RXRAM_21r 25288
#define MSPI_RXRAM_22r 25289
#define MSPI_RXRAM_23r 25290
#define MSPI_RXRAM_24r 25291
#define MSPI_RXRAM_25r 25292
#define MSPI_RXRAM_26r 25293
#define MSPI_RXRAM_27r 25294
#define MSPI_RXRAM_28r 25295
#define MSPI_RXRAM_29r 25296
#define MSPI_RXRAM_30r 25297
#define MSPI_RXRAM_31r 25298
#define MSPI_SPCR2r 25299
#define MSPI_SPCR0_LSBr 25300
#define MSPI_SPCR0_MSBr 25301
#define MSPI_SPCR1_LSBr 25302
#define MSPI_SPCR1_MSBr 25303
#define MSPI_STATUSr 25304
#define MSPI_TXRAM_00r 25305
#define MSPI_TXRAM_01r 25306
#define MSPI_TXRAM_02r 25307
#define MSPI_TXRAM_03r 25308
#define MSPI_TXRAM_04r 25309
#define MSPI_TXRAM_05r 25310
#define MSPI_TXRAM_06r 25311
#define MSPI_TXRAM_07r 25312
#define MSPI_TXRAM_08r 25313
#define MSPI_TXRAM_09r 25314
#define MSPI_TXRAM_10r 25315
#define MSPI_TXRAM_11r 25316
#define MSPI_TXRAM_12r 25317
#define MSPI_TXRAM_13r 25318
#define MSPI_TXRAM_14r 25319
#define MSPI_TXRAM_15r 25320
#define MSPI_TXRAM_16r 25321
#define MSPI_TXRAM_17r 25322
#define MSPI_TXRAM_18r 25323
#define MSPI_TXRAM_19r 25324
#define MSPI_TXRAM_20r 25325
#define MSPI_TXRAM_21r 25326
#define MSPI_TXRAM_22r 25327
#define MSPI_TXRAM_23r 25328
#define MSPI_TXRAM_24r 25329
#define MSPI_TXRAM_25r 25330
#define MSPI_TXRAM_26r 25331
#define MSPI_TXRAM_27r 25332
#define MSPI_TXRAM_28r 25333
#define MSPI_TXRAM_29r 25334
#define MSPI_TXRAM_30r 25335
#define MSPI_TXRAM_31r 25336
#define MSW_INTERRUPTMASKREGISTERr 25337
#define MSW_INTERRUPTREGISTERr 25338
#define MTP_COSr 25339
#define MTRI_BUCKET_OVERFLOW_INFOr 25340
#define MTRI_BUCKET_OVERFLOW_INTRr 25341
#define MTRI_BUCKET_OVERFLOW_MASKr 25342
#define MTRI_CONFIGr 25343
#define MTRI_IFGr 25344
#define MTRI_MEMDEBUGr 25345
#define MTRI_PORT_DISCr 25346
#define MTRI_PORT_WARNr 25347
#define MTRI_REFRESH_CONFIGr 25348
#define MTROMEMDEBUG_CONFIG_0_L0r 25349
#define MTROMEMDEBUG_CONFIG_0_L1r 25350
#define MTROMEMDEBUG_CONFIG_0_L2r 25351
#define MTROMEMDEBUG_CONFIG_0_PORTr 25352
#define MTROMEMDEBUG_CONFIG_1_L0r 25353
#define MTROMEMDEBUG_CONFIG_1_L1r 25354
#define MTROMEMDEBUG_CONFIG_1_L2r 25355
#define MTROMEMDEBUG_CONFIG_1_PORTr 25356
#define MTROMEMDEBUG_CONFIG_L0r 25357
#define MTROMEMDEBUG_CONFIG_L1r 25358
#define MTROMEMDEBUG_CONFIG_L2r 25359
#define MTRO_BUCKET_OVERFLOW_INFOr 25360
#define MTRO_BUCKET_OVERFLOW_INTRr 25361
#define MTRO_BUCKET_OVERFLOW_MASKr 25362
#define MTRO_CONFIGr 25363
#define MTRO_PG_METEREDr 25364
#define MTRO_PORT_METEREDr 25365
#define MTRO_REFRESH_CONFIGr 25366
#define MTRO_REFRESH_STATUSr 25367
#define MTRO_SHAPE_MAXMASKr 25368
#define MTRO_SHAPE_MINMASKr 25369
#define MTRPABUBBLECNTr 25370
#define MTRPACBLCNTr 25371
#define MTRPAEBLCNTr 25372
#define MTRPASTATSCFGr 25373
#define MTRPBBUBBLECNTr 25374
#define MTRPBCBLCNTr 25375
#define MTRPBEBLCNTr 25376
#define MTRPBSTATSCFGr 25377
#define MULTICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEAr 25378
#define MULTICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEBr 25379
#define MULTICASTPACKETHEADERSHIMLAYERTRANSLATIONr 25380
#define MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTERr 25381
#define MULTICAST_LINK_UPr 25382
#define MULTIPASS_LOOPBACK_BITMAP_64r 25383
#define MVR_PTR_MEM_DEBUGr 25384
#define MYARPIP1r 25385
#define MYARPIP2r 25386
#define MYBMACUCLSBBITMAP_0r 25387
#define MYBMACUCLSBBITMAP_1r 25388
#define MYBMACUCLSBBITMAP_2r 25389
#define MYBMACUCLSBBITMAP_3r 25390
#define MYBMACUCMSBCONFIGr 25391
#define MYMACMSBCONFIGr 25392
#define MY_STATION_CAM_BIST_CONFIGr 25393
#define MY_STATION_CAM_BIST_CONTROLr 25394
#define MY_STATION_CAM_BIST_DBG_DATAr 25395
#define MY_STATION_CAM_BIST_STATUSr 25396
#define MY_STATION_CAM_DBGCTRLr 25397
#define MY_STATION_DATA_PARITY_CONTROLr 25398
#define MY_STATION_DATA_PARITY_STATUS_INTRr 25399
#define MY_STATION_DATA_PARITY_STATUS_NACKr 25400
#define MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_INTRr 25401
#define MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_NACKr 25402
#define MY_TRILL_NICKNAMEr 25403
#define N2NT_00r 25404
#define N2NT_01r 25405
#define N2NT_02r 25406
#define N2NT_03r 25407
#define N2NT_04r 25408
#define N2NT_05r 25409
#define N2NT_06r 25410
#define N2NT_07r 25411
#define N2NT_08r 25412
#define N2NT_09r 25413
#define N2NT_10r 25414
#define N2NT_11r 25415
#define N2NT_12r 25416
#define N2NT_13r 25417
#define N2NT_14r 25418
#define N2NT_15r 25419
#define NAND_BLOCK_ERASE_COMPLETEr 25420
#define NAND_COPY_BACK_COMPLETEr 25421
#define NAND_DIRECT_READ_RD_MISSr 25422
#define NAND_ECC_MIPS_CORRr 25423
#define NAND_ECC_MIPS_UNCORRr 25424
#define NAND_IDM_IDM_ERROR_LOG_ADDR_LSBr 25425
#define NAND_IDM_IDM_ERROR_LOG_COMPLETEr 25426
#define NAND_IDM_IDM_ERROR_LOG_CONTROLr 25427
#define NAND_IDM_IDM_ERROR_LOG_FLAGSr 25428
#define NAND_IDM_IDM_ERROR_LOG_IDr 25429
#define NAND_IDM_IDM_ERROR_LOG_STATUSr 25430
#define NAND_IDM_IDM_INTERRUPT_STATUSr 25431
#define NAND_IDM_IDM_IO_CONTROL_DIRECTr 25432
#define NAND_IDM_IDM_IO_STATUSr 25433
#define NAND_IDM_IDM_RESET_CONTROLr 25434
#define NAND_IDM_IDM_RESET_READ_IDr 25435
#define NAND_IDM_IDM_RESET_STATUSr 25436
#define NAND_IDM_IDM_RESET_WRITE_IDr 25437
#define NAND_NAND_FLASH_ACC_CONTROL_CS0r 25438
#define NAND_NAND_FLASH_ACC_CONTROL_CS1r 25439
#define NAND_NAND_FLASH_BLK_WR_PROTECTr 25440
#define NAND_NAND_FLASH_BLOCK_ERASE_ADDRr 25441
#define NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr 25442
#define NAND_NAND_FLASH_BLOCK_LOCK_STATUSr 25443
#define NAND_NAND_FLASH_CMD_ADDRESSr 25444
#define NAND_NAND_FLASH_CMD_END_ADDRESSr 25445
#define NAND_NAND_FLASH_CMD_EXT_ADDRESSr 25446
#define NAND_NAND_FLASH_CMD_STARTr 25447
#define NAND_NAND_FLASH_CONFIG_CS0r 25448
#define NAND_NAND_FLASH_CONFIG_CS1r 25449
#define NAND_NAND_FLASH_COPY_BACK_ADDRr 25450
#define NAND_NAND_FLASH_COPY_BACK_EXT_ADDRr 25451
#define NAND_NAND_FLASH_CORR_ERROR_COUNTr 25452
#define NAND_NAND_FLASH_CORR_STAT_THRESHOLDr 25453
#define NAND_NAND_FLASH_CS_NAND_SELECTr 25454
#define NAND_NAND_FLASH_CS_NAND_XORr 25455
#define NAND_NAND_FLASH_ECC_CORR_ADDRr 25456
#define NAND_NAND_FLASH_ECC_CORR_EXT_ADDRr 25457
#define NAND_NAND_FLASH_ECC_UNC_ADDRr 25458
#define NAND_NAND_FLASH_ECC_UNC_EXT_ADDRr 25459
#define NAND_NAND_FLASH_FLASH_CACHE0r 25460
#define NAND_NAND_FLASH_FLASH_CACHE1r 25461
#define NAND_NAND_FLASH_FLASH_CACHE2r 25462
#define NAND_NAND_FLASH_FLASH_CACHE3r 25463
#define NAND_NAND_FLASH_FLASH_CACHE4r 25464
#define NAND_NAND_FLASH_FLASH_CACHE5r 25465
#define NAND_NAND_FLASH_FLASH_CACHE6r 25466
#define NAND_NAND_FLASH_FLASH_CACHE7r 25467
#define NAND_NAND_FLASH_FLASH_CACHE8r 25468
#define NAND_NAND_FLASH_FLASH_CACHE9r 25469
#define NAND_NAND_FLASH_FLASH_CACHE10r 25470
#define NAND_NAND_FLASH_FLASH_CACHE11r 25471
#define NAND_NAND_FLASH_FLASH_CACHE12r 25472
#define NAND_NAND_FLASH_FLASH_CACHE13r 25473
#define NAND_NAND_FLASH_FLASH_CACHE14r 25474
#define NAND_NAND_FLASH_FLASH_CACHE15r 25475
#define NAND_NAND_FLASH_FLASH_CACHE16r 25476
#define NAND_NAND_FLASH_FLASH_CACHE17r 25477
#define NAND_NAND_FLASH_FLASH_CACHE18r 25478
#define NAND_NAND_FLASH_FLASH_CACHE19r 25479
#define NAND_NAND_FLASH_FLASH_CACHE20r 25480
#define NAND_NAND_FLASH_FLASH_CACHE21r 25481
#define NAND_NAND_FLASH_FLASH_CACHE22r 25482
#define NAND_NAND_FLASH_FLASH_CACHE23r 25483
#define NAND_NAND_FLASH_FLASH_CACHE24r 25484
#define NAND_NAND_FLASH_FLASH_CACHE25r 25485
#define NAND_NAND_FLASH_FLASH_CACHE26r 25486
#define NAND_NAND_FLASH_FLASH_CACHE27r 25487
#define NAND_NAND_FLASH_FLASH_CACHE28r 25488
#define NAND_NAND_FLASH_FLASH_CACHE29r 25489
#define NAND_NAND_FLASH_FLASH_CACHE30r 25490
#define NAND_NAND_FLASH_FLASH_CACHE31r 25491
#define NAND_NAND_FLASH_FLASH_CACHE32r 25492
#define NAND_NAND_FLASH_FLASH_CACHE33r 25493
#define NAND_NAND_FLASH_FLASH_CACHE34r 25494
#define NAND_NAND_FLASH_FLASH_CACHE35r 25495
#define NAND_NAND_FLASH_FLASH_CACHE36r 25496
#define NAND_NAND_FLASH_FLASH_CACHE37r 25497
#define NAND_NAND_FLASH_FLASH_CACHE38r 25498
#define NAND_NAND_FLASH_FLASH_CACHE39r 25499
#define NAND_NAND_FLASH_FLASH_CACHE40r 25500
#define NAND_NAND_FLASH_FLASH_CACHE41r 25501
#define NAND_NAND_FLASH_FLASH_CACHE42r 25502
#define NAND_NAND_FLASH_FLASH_CACHE43r 25503
#define NAND_NAND_FLASH_FLASH_CACHE44r 25504
#define NAND_NAND_FLASH_FLASH_CACHE45r 25505
#define NAND_NAND_FLASH_FLASH_CACHE46r 25506
#define NAND_NAND_FLASH_FLASH_CACHE47r 25507
#define NAND_NAND_FLASH_FLASH_CACHE48r 25508
#define NAND_NAND_FLASH_FLASH_CACHE49r 25509
#define NAND_NAND_FLASH_FLASH_CACHE50r 25510
#define NAND_NAND_FLASH_FLASH_CACHE51r 25511
#define NAND_NAND_FLASH_FLASH_CACHE52r 25512
#define NAND_NAND_FLASH_FLASH_CACHE53r 25513
#define NAND_NAND_FLASH_FLASH_CACHE54r 25514
#define NAND_NAND_FLASH_FLASH_CACHE55r 25515
#define NAND_NAND_FLASH_FLASH_CACHE56r 25516
#define NAND_NAND_FLASH_FLASH_CACHE57r 25517
#define NAND_NAND_FLASH_FLASH_CACHE58r 25518
#define NAND_NAND_FLASH_FLASH_CACHE59r 25519
#define NAND_NAND_FLASH_FLASH_CACHE60r 25520
#define NAND_NAND_FLASH_FLASH_CACHE61r 25521
#define NAND_NAND_FLASH_FLASH_CACHE62r 25522
#define NAND_NAND_FLASH_FLASH_CACHE63r 25523
#define NAND_NAND_FLASH_FLASH_CACHE64r 25524
#define NAND_NAND_FLASH_FLASH_CACHE65r 25525
#define NAND_NAND_FLASH_FLASH_CACHE66r 25526
#define NAND_NAND_FLASH_FLASH_CACHE67r 25527
#define NAND_NAND_FLASH_FLASH_CACHE68r 25528
#define NAND_NAND_FLASH_FLASH_CACHE69r 25529
#define NAND_NAND_FLASH_FLASH_CACHE70r 25530
#define NAND_NAND_FLASH_FLASH_CACHE71r 25531
#define NAND_NAND_FLASH_FLASH_CACHE72r 25532
#define NAND_NAND_FLASH_FLASH_CACHE73r 25533
#define NAND_NAND_FLASH_FLASH_CACHE74r 25534
#define NAND_NAND_FLASH_FLASH_CACHE75r 25535
#define NAND_NAND_FLASH_FLASH_CACHE76r 25536
#define NAND_NAND_FLASH_FLASH_CACHE77r 25537
#define NAND_NAND_FLASH_FLASH_CACHE78r 25538
#define NAND_NAND_FLASH_FLASH_CACHE79r 25539
#define NAND_NAND_FLASH_FLASH_CACHE80r 25540
#define NAND_NAND_FLASH_FLASH_CACHE81r 25541
#define NAND_NAND_FLASH_FLASH_CACHE82r 25542
#define NAND_NAND_FLASH_FLASH_CACHE83r 25543
#define NAND_NAND_FLASH_FLASH_CACHE84r 25544
#define NAND_NAND_FLASH_FLASH_CACHE85r 25545
#define NAND_NAND_FLASH_FLASH_CACHE86r 25546
#define NAND_NAND_FLASH_FLASH_CACHE87r 25547
#define NAND_NAND_FLASH_FLASH_CACHE88r 25548
#define NAND_NAND_FLASH_FLASH_CACHE89r 25549
#define NAND_NAND_FLASH_FLASH_CACHE90r 25550
#define NAND_NAND_FLASH_FLASH_CACHE91r 25551
#define NAND_NAND_FLASH_FLASH_CACHE92r 25552
#define NAND_NAND_FLASH_FLASH_CACHE93r 25553
#define NAND_NAND_FLASH_FLASH_CACHE94r 25554
#define NAND_NAND_FLASH_FLASH_CACHE95r 25555
#define NAND_NAND_FLASH_FLASH_CACHE96r 25556
#define NAND_NAND_FLASH_FLASH_CACHE97r 25557
#define NAND_NAND_FLASH_FLASH_CACHE98r 25558
#define NAND_NAND_FLASH_FLASH_CACHE99r 25559
#define NAND_NAND_FLASH_FLASH_CACHE100r 25560
#define NAND_NAND_FLASH_FLASH_CACHE101r 25561
#define NAND_NAND_FLASH_FLASH_CACHE102r 25562
#define NAND_NAND_FLASH_FLASH_CACHE103r 25563
#define NAND_NAND_FLASH_FLASH_CACHE104r 25564
#define NAND_NAND_FLASH_FLASH_CACHE105r 25565
#define NAND_NAND_FLASH_FLASH_CACHE106r 25566
#define NAND_NAND_FLASH_FLASH_CACHE107r 25567
#define NAND_NAND_FLASH_FLASH_CACHE108r 25568
#define NAND_NAND_FLASH_FLASH_CACHE109r 25569
#define NAND_NAND_FLASH_FLASH_CACHE110r 25570
#define NAND_NAND_FLASH_FLASH_CACHE111r 25571
#define NAND_NAND_FLASH_FLASH_CACHE112r 25572
#define NAND_NAND_FLASH_FLASH_CACHE113r 25573
#define NAND_NAND_FLASH_FLASH_CACHE114r 25574
#define NAND_NAND_FLASH_FLASH_CACHE115r 25575
#define NAND_NAND_FLASH_FLASH_CACHE116r 25576
#define NAND_NAND_FLASH_FLASH_CACHE117r 25577
#define NAND_NAND_FLASH_FLASH_CACHE118r 25578
#define NAND_NAND_FLASH_FLASH_CACHE119r 25579
#define NAND_NAND_FLASH_FLASH_CACHE120r 25580
#define NAND_NAND_FLASH_FLASH_CACHE121r 25581
#define NAND_NAND_FLASH_FLASH_CACHE122r 25582
#define NAND_NAND_FLASH_FLASH_CACHE123r 25583
#define NAND_NAND_FLASH_FLASH_CACHE124r 25584
#define NAND_NAND_FLASH_FLASH_CACHE125r 25585
#define NAND_NAND_FLASH_FLASH_CACHE126r 25586
#define NAND_NAND_FLASH_FLASH_CACHE127r 25587
#define NAND_NAND_FLASH_FLASH_DEVICE_IDr 25588
#define NAND_NAND_FLASH_FLASH_DEVICE_ID_EXTr 25589
#define NAND_NAND_FLASH_FLASH_READ_ADDRr 25590
#define NAND_NAND_FLASH_FLASH_READ_EXT_ADDRr 25591
#define NAND_NAND_FLASH_INIT_STATUSr 25592
#define NAND_NAND_FLASH_INTFC_STATUSr 25593
#define NAND_NAND_FLASH_INV_READ_ADDRr 25594
#define NAND_NAND_FLASH_INV_READ_EXT_ADDRr 25595
#define NAND_NAND_FLASH_LL_OPr 25596
#define NAND_NAND_FLASH_LL_RDDATAr 25597
#define NAND_NAND_FLASH_MPLANE_BASE_ADDRESSr 25598
#define NAND_NAND_FLASH_MPLANE_BASE_EXT_ADDRESSr 25599
#define NAND_NAND_FLASH_MULTIPLANE_CTRLr 25600
#define NAND_NAND_FLASH_MULTIPLANE_OPCODES_1r 25601
#define NAND_NAND_FLASH_MULTIPLANE_OPCODES_2r 25602
#define NAND_NAND_FLASH_ONFI_DEBUG_DATAr 25603
#define NAND_NAND_FLASH_ONFI_STATUSr 25604
#define NAND_NAND_FLASH_PROGRAM_PAGE_ADDRr 25605
#define NAND_NAND_FLASH_PROGRAM_PAGE_EXT_ADDRr 25606
#define NAND_NAND_FLASH_READ_ERROR_COUNTr 25607
#define NAND_NAND_FLASH_REVISIONr 25608
#define NAND_NAND_FLASH_SEMAPHOREr 25609
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_0r 25610
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_4r 25611
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_8r 25612
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_10r 25613
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_14r 25614
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_18r 25615
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_20r 25616
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_24r 25617
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_28r 25618
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_30r 25619
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_34r 25620
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_38r 25621
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_1Cr 25622
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_2Cr 25623
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_3Cr 25624
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_Cr 25625
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_0r 25626
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_4r 25627
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_8r 25628
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_10r 25629
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_14r 25630
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_18r 25631
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_20r 25632
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_24r 25633
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_28r 25634
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_30r 25635
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_34r 25636
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_38r 25637
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_1Cr 25638
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_2Cr 25639
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_3Cr 25640
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_Cr 25641
#define NAND_NAND_FLASH_TIMING_1_CS0r 25642
#define NAND_NAND_FLASH_TIMING_1_CS1r 25643
#define NAND_NAND_FLASH_TIMING_2_CS0r 25644
#define NAND_NAND_FLASH_TIMING_2_CS1r 25645
#define NAND_NAND_FLASH_UNCORR_ERROR_COUNTr 25646
#define NAND_NAND_RB_Br 25647
#define NAND_PROGRAM_PAGE_COMPLETEr 25648
#define NAND_RO_CTLR_READYr 25649
#define NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTMASKREGISTERr 25650
#define NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTREGISTERr 25651
#define NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTMASKREGISTERr 25652
#define NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTREGISTERr 25653
#define NBI_BIST_CONTEXTS_MASKr 25654
#define NBI_BIST_ERROR_GENERATORr 25655
#define NBI_BIST_EVENTS_GENERATORr 25656
#define NBI_BIST_EVENTS_STATUSr 25657
#define NBI_BIST_FLOW_FIRST_DESCRIPTORr 25658
#define NBI_BIST_FLOW__SECOND_DESCRIPTORr 25659
#define NBI_BIST_GENERAL_CONFIGURATIONr 25660
#define NBI_BIST_RX_COUNTERS_1r 25661
#define NBI_BIST_RX_COUNTERS_2r 25662
#define NBI_BIST_RX_COUNTERS_3r 25663
#define NBI_BIST_RX_FLOW_COUNTERr 25664
#define NBI_BIST_RX_OK_BURSTS_COUNTERr 25665
#define NBI_BIST_RX_SHAPERr 25666
#define NBI_BIST_SEEDr 25667
#define NBI_BIST_STATUSr 25668
#define NBI_BIST_TX_ADDITIONAL_COUNTERr 25669
#define NBI_BIST_TX_BURSTS_COUNTERr 25670
#define NBI_BIST_TX_BURSTS_THRESHOLDr 25671
#define NBI_CHOOSE_RX_WCLK_33_LANE_FOR_MLDr 25672
#define NBI_CRC_32_LANE_ERR_INDICATIONr 25673
#define NBI_CRC_32_LANE_VALID_INDICATIONr 25674
#define NBI_ECC_1B_ERR_CNTr 25675
#define NBI_ECC_2B_ERR_CNTr 25676
#define NBI_ECC_ERR_1B_MONITOR_MEM_MASKr 25677
#define NBI_ECC_ERR_2B_MONITOR_MEM_MASKr 25678
#define NBI_ECC_INTERRUPT_MASK_REGISTERr 25679
#define NBI_ECC_INTERRUPT_REGISTERr 25680
#define NBI_ECC_INTERRUPT_REGISTER_TESTr 25681
#define NBI_ELK_CFGr 25682
#define NBI_ELK_CFG_ON_ILKN_PORT_10r 25683
#define NBI_ENABLE_INTERLAKENr 25684
#define NBI_ERROR_INITIATION_DATAr 25685
#define NBI_FC_BISTr 25686
#define NBI_FC_CHOOSE_PORT_FOR_PFCr 25687
#define NBI_FC_GEN_SAFC_REFRESH_TIMERr 25688
#define NBI_FC_ILKNr 25689
#define NBI_FC_ILKN_RX_0_CHFC_FORCEr 25690
#define NBI_FC_ILKN_RX_0_CHFC_FROM_CFC_RAWr 25691
#define NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_RAWr 25692
#define NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_ROCr 25693
#define NBI_FC_ILKN_RX_0_CHFC_TO_CFC_MASKr 25694
#define NBI_FC_ILKN_RX_0_LLFC_FROM_RX_CNTr 25695
#define NBI_FC_ILKN_RX_1_CHFC_FORCEr 25696
#define NBI_FC_ILKN_RX_1_CHFC_FROM_CFC_RAWr 25697
#define NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_RAWr 25698
#define NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_ROCr 25699
#define NBI_FC_ILKN_RX_1_CHFC_TO_CFC_MASKr 25700
#define NBI_FC_ILKN_RX_1_LLFC_FROM_RX_CNTr 25701
#define NBI_FC_ILKN_RX_CHFC_CAL_LENr 25702
#define NBI_FC_ILKN_TX_0_GEN_CHFC_FORCEr 25703
#define NBI_FC_ILKN_TX_0_GEN_CHFC_FROM_CFC_MASKr 25704
#define NBI_FC_ILKN_TX_0_GEN_CHFC_ROCr 25705
#define NBI_FC_ILKN_TX_0_GEN_LLFC_CNTr 25706
#define NBI_FC_ILKN_TX_0_LLFC_STOP_TX_CNTr 25707
#define NBI_FC_ILKN_TX_1_GEN_CHFC_FORCEr 25708
#define NBI_FC_ILKN_TX_1_GEN_CHFC_FROM_CFC_MASKr 25709
#define NBI_FC_ILKN_TX_1_GEN_CHFC_ROCr 25710
#define NBI_FC_ILKN_TX_1_GEN_LLFC_CNTr 25711
#define NBI_FC_ILKN_TX_1_LLFC_STOP_TX_CNTr 25712
#define NBI_FC_LLFC_STOP_TX_FORCEr 25713
#define NBI_FC_LLFC_STOP_TX_FROM_CFC_MASKr 25714
#define NBI_FC_MASK_FC_WHEN_LINK_FAILr 25715
#define NBI_FC_PFC_CFGr 25716
#define NBI_FC_PFC_DEBUG_INDICATIONSr 25717
#define NBI_FC_PFC_MLF_MASKr 25718
#define NBI_FC_PFC_RX_BITMAP_TYPE_Ar 25719
#define NBI_FC_PFC_RX_BITMAP_TYPE_Br 25720
#define NBI_FC_PFC_RX_BITMAP_TYPE_PER_PORTr 25721
#define NBI_FC_PFC_TX_BITMAP_TYPE_Ar 25722
#define NBI_FC_PFC_TX_BITMAP_TYPE_Br 25723
#define NBI_FC_PFC_TX_BITMAP_TYPE_PER_PORTr 25724
#define NBI_FC_RESETr 25725
#define NBI_FC_RTM_CONFIGr 25726
#define NBI_FC_RTM_TIMERr 25727
#define NBI_FC_RX_GEN_LLFC_FROM_MLFr 25728
#define NBI_FC_RX_GEN_PFC_FROM_MLFr 25729
#define NBI_FC_RX_LLFC_STOP_TX_FROM_MUBITSr 25730
#define NBI_FC_RX_MUBITS_TO_CFCr 25731
#define NBI_FC_TX_GEN_LLFC_FORCEr 25732
#define NBI_FC_TX_GEN_LLFC_FROM_CFCr 25733
#define NBI_FC_TX_GEN_LLFC_FROM_CFC_MASKr 25734
#define NBI_FC_TX_GEN_LLFC_FROM_MLF_MASKr 25735
#define NBI_FC_TX_GEN_LLFC_FROM_NPM_MASKr 25736
#define NBI_FC_TX_GEN_LLFC_TO_XMALr 25737
#define NBI_FC_TX_GEN_PFC_FORCEr 25738
#define NBI_FC_TX_LLFC_STOP_TX_FROM_CFCr 25739
#define NBI_FC_TX_LLFC_STOP_TX_TO_XMALr 25740
#define NBI_FC_TX_LOW_PASS_FILTERr 25741
#define NBI_FC_TX_MUBITS_FROM_CFCr 25742
#define NBI_FIFO_STATUS_HISTOGRAM_PORTSr 25743
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0r 25744
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1r 25745
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2r 25746
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3r 25747
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_0_THr 25748
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0r 25749
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1r 25750
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2r 25751
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3r 25752
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_1_THr 25753
#define NBI_FIFO_WRITE_POINTER_MLF_SELECTr 25754
#define NBI_FIFO_WRITE_POINTER_RESULTr 25755
#define NBI_GTIMERCONFIGURATIONr 25756
#define NBI_GTIMERTRIGGERr 25757
#define NBI_GTIMER_CONFIGURATIONr 25758
#define NBI_GTIMER_TRIGGERr 25759
#define NBI_HRF_RX_CONTROLLER_CONFIG_1r 25760
#define NBI_HRF_RX_CONTROLLER_MAX_OCCUPANCYr 25761
#define NBI_HRF_RX_CONTROLLER_STATUSr 25762
#define NBI_HRF_TX_CONTROLLER_CONFIGr 25763
#define NBI_HRF_TX_CONTROLLER_STATUSr 25764
#define NBI_HRF_TX_MLF_MAX_OCCUPANCYr 25765
#define NBI_ILKN_0_MULTIPLE_USE_BITSr 25766
#define NBI_ILKN_0_RETRANS_SEQ_AT_DISCr 25767
#define NBI_ILKN_1_MULTIPLE_USE_BITSr 25768
#define NBI_ILKN_1_RETRANS_SEQ_AT_DISCr 25769
#define NBI_ILKN_DEBUG_CONFIGr 25770
#define NBI_ILKN_DEBUG_STATUSr 25771
#define NBI_ILKN_INTERRUPT_MASK_REGISTERr 25772
#define NBI_ILKN_INTERRUPT_REGISTERr 25773
#define NBI_ILKN_INTERRUPT_REGISTER_TESTr 25774
#define NBI_ILKN_INVERT_POLARITY_SIGNALSr 25775
#define NBI_ILKN_MULTIPLE_USE_BITS_STATUSr 25776
#define NBI_ILKN_RESETr 25777
#define NBI_ILKN_RETRANSMIT_FSM_STATE_DEBUG_CONFIGr 25778
#define NBI_ILKN_RX_0_RETRANSMIT_CONFIGr 25779
#define NBI_ILKN_RX_0_RETRANSMIT_CONFIG_TIMERSr 25780
#define NBI_ILKN_RX_0_RETRANSMIT_DEBUG_INFORMATIONr 25781
#define NBI_ILKN_RX_1_RETRANSMIT_CONFIGr 25782
#define NBI_ILKN_RX_1_RETRANSMIT_CONFIG_TIMERSr 25783
#define NBI_ILKN_RX_1_RETRANSMIT_DEBUG_INFORMATIONr 25784
#define NBI_ILKN_RX_FORCE_RESYNCr 25785
#define NBI_ILKN_RX_LANES_RESETr 25786
#define NBI_ILKN_TX_0_RETRANSMIT_CONFIGr 25787
#define NBI_ILKN_TX_1_RETRANSMIT_CONFIGr 25788
#define NBI_ILKN_TX_LANES_RESETr 25789
#define NBI_INDIRECTCOMMANDr 25790
#define NBI_INDIRECTCOMMANDADDRESSr 25791
#define NBI_INDIRECTCOMMANDDATAINCREMENTr 25792
#define NBI_INDIRECTCOMMANDRDDATA_0r 25793
#define NBI_INDIRECTCOMMANDRDDATA_1r 25794
#define NBI_INDIRECTCOMMANDWRDATA_0r 25795
#define NBI_INDIRECTCOMMANDWRDATA_1r 25796
#define NBI_INDIRECT_COMMANDr 25797
#define NBI_INDIRECT_COMMAND_ADDRESSr 25798
#define NBI_INDIRECT_COMMAND_DATA_INCREMENTr 25799
#define NBI_INDIRECT_COMMAND_RD_DATAr 25800
#define NBI_INDIRECT_COMMAND_WR_DATAr 25801
#define NBI_INDIRECT_WR_MASKr 25802
#define NBI_INITIATE_1B_ECC_ERRORSr 25803
#define NBI_INITIATE_2B_ECC_ERRORSr 25804
#define NBI_INITIATE_PARITY_ERRORSr 25805
#define NBI_INTERRUPTMASKREGISTERr 25806
#define NBI_INTERRUPTREGISTERr 25807
#define NBI_INTERRUPT_MASK_REGISTERr 25808
#define NBI_INTERRUPT_REGISTERr 25809
#define NBI_INTERRUPT_REGISTER_TESTr 25810
#define NBI_IRE_SHAPER_CNTr 25811
#define NBI_LANE_BAD_FRAMING_LAYER_ERRr 25812
#define NBI_LANE_FRAMING_ERRr 25813
#define NBI_LANE_META_FRAME_LENGTH_ERRr 25814
#define NBI_LANE_META_FRAME_REPEAT_ERRr 25815
#define NBI_LANE_META_FRAME_SYNC_WORD_ERRr 25816
#define NBI_LANE_SCRAMBLER_STATE_ERRr 25817
#define NBI_LANE_SYNCHRONIZATION_ACHIEVEDr 25818
#define NBI_LANE_SYNCHRONIZATION_ERRr 25819
#define NBI_LANE_WORD_SYNCHRONIZATION_ACHIEVEDr 25820
#define NBI_LAST_RECEIVED_CONTROLSr 25821
#define NBI_LAST_RECEIVED_DATAr 25822
#define NBI_LAST_SENT_CONTROLSr 25823
#define NBI_LAST_SENT_DATAr 25824
#define NBI_LINK_ACTIVEr 25825
#define NBI_LINK_PARTNER_INTERFACE_STATUSr 25826
#define NBI_LINK_PARTNER_LANES_STATUSr 25827
#define NBI_LINK_PARTNER_LANES_STATUS_FROM_OOBr 25828
#define NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr 25829
#define NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr 25830
#define NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr 25831
#define NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATHr 25832
#define NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr 25833
#define NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr 25834
#define NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr 25835
#define NBI_NIF_CONNECT_XLP_1_TO_NBIr 25836
#define NBI_NIF_PORTS_CFGr 25837
#define NBI_NIF_STATISTIC_DUPLICATE_ENABLEr 25838
#define NBI_NIF_WC_CFGr 25839
#define NBI_NIF_WC_RX_SEQ_DONEr 25840
#define NBI_NIF_WC_TX_PLL_OVERRIDEr 25841
#define NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_0r 25842
#define NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_1r 25843
#define NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0r 25844
#define NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1r 25845
#define NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2r 25846
#define NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3r 25847
#define NBI_PARITY_ERR_CNTr 25848
#define NBI_PARITY_ERR_MONITOR_MEM_MASKr 25849
#define NBI_PORTS_INDICATIONSr 25850
#define NBI_PORT_EEE_LPI_RX_STATEr 25851
#define NBI_PORT_EEE_LPI_TX_STATEr 25852
#define NBI_PORT_METER_ADD_CFG_RXr 25853
#define NBI_PORT_METER_MASK_FOR_LLFCr 25854
#define NBI_PORT_METER_PORTS_RSTNr 25855
#define NBI_PORT_METER_RSTNr 25856
#define NBI_PORT_METER_THRESHOLDS_CFGr 25857
#define NBI_RECEIVED_RETRANSMIT_DEBUGr 25858
#define NBI_REG_0085r 25859
#define NBI_REG_0091r 25860
#define NBI_REG_0092r 25861
#define NBI_REG_0093r 25862
#define NBI_REG_00AFr 25863
#define NBI_REG_00B0r 25864
#define NBI_REG_00B1r 25865
#define NBI_REG_00B2r 25866
#define NBI_REG_00B3r 25867
#define NBI_REG_00B4r 25868
#define NBI_REG_00B5r 25869
#define NBI_REG_00B6r 25870
#define NBI_REG_00B7r 25871
#define NBI_REG_00BCr 25872
#define NBI_REG_00BDr 25873
#define NBI_REG_00BEr 25874
#define NBI_REG_00BFr 25875
#define NBI_REG_00CFr 25876
#define NBI_RESET_NBI_WITHOUT_ILKN_PORTSr 25877
#define NBI_RX_0_ILKN_CONTROLr 25878
#define NBI_RX_1_ILKN_CONTROLr 25879
#define NBI_RX_ELK_BURSTS_CNTr 25880
#define NBI_RX_ELK_ERR_BURSTS_CNTr 25881
#define NBI_RX_ELK_OCTETS_CNTr 25882
#define NBI_RX_ELK_STATUSr 25883
#define NBI_RX_ELK_THROWN_BURSTS_CNTr 25884
#define NBI_RX_ILKN_0_BURST_ERR_CNTr 25885
#define NBI_RX_ILKN_0_CRC_24_ERR_CNTr 25886
#define NBI_RX_ILKN_0_MISALIGNED_CNTr 25887
#define NBI_RX_ILKN_0_MISS_EOP_ERR_CNTr 25888
#define NBI_RX_ILKN_0_MISS_SOP_ERR_CNTr 25889
#define NBI_RX_ILKN_0_RETRANS_CRC_24_ERR_CNTr 25890
#define NBI_RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNTr 25891
#define NBI_RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNTr 25892
#define NBI_RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNTr 25893
#define NBI_RX_ILKN_0_RETRANS_RETRY_ERR_CNTr 25894
#define NBI_RX_ILKN_0_RETRANS_WDOG_ERR_CNTr 25895
#define NBI_RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNTr 25896
#define NBI_RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNTr 25897
#define NBI_RX_ILKN_0_SENT_RETRANS_REQ_CNTr 25898
#define NBI_RX_ILKN_1_BURST_ERR_CNTr 25899
#define NBI_RX_ILKN_1_CRC_24_ERR_CNTr 25900
#define NBI_RX_ILKN_1_MISALIGNED_CNTr 25901
#define NBI_RX_ILKN_1_MISS_EOP_ERR_CNTr 25902
#define NBI_RX_ILKN_1_MISS_SOP_ERR_CNTr 25903
#define NBI_RX_ILKN_1_RETRANS_CRC_24_ERR_CNTr 25904
#define NBI_RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNTr 25905
#define NBI_RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNTr 25906
#define NBI_RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNTr 25907
#define NBI_RX_ILKN_1_RETRANS_RETRY_ERR_CNTr 25908
#define NBI_RX_ILKN_1_RETRANS_WDOG_ERR_CNTr 25909
#define NBI_RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNTr 25910
#define NBI_RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNTr 25911
#define NBI_RX_ILKN_1_SENT_RETRANS_REQ_CNTr 25912
#define NBI_RX_ILKN_CRC_32_ERR_CNTr 25913
#define NBI_RX_ILKN_STATUSr 25914
#define NBI_RX_ILKN_STATUS_PARITY_ERRORr 25915
#define NBI_RX_MLF_CONFIGr 25916
#define NBI_RX_MLF_LLFC_THRESHOLDS_CONFIGr 25917
#define NBI_RX_MLF_MAX_OCCUPANCYr 25918
#define NBI_RX_MLF_MAX_OCCUPANCY_1r 25919
#define NBI_RX_MLF_PFC_THRESHOLDS_CONFIGr 25920
#define NBI_RX_MLF_RESET_PORTSr 25921
#define NBI_RX_MLF_STATUSr 25922
#define NBI_RX_MLF_STATUS_1r 25923
#define NBI_RX_NUM_RUNTSr 25924
#define NBI_RX_NUM_THROWN_EOPS_COUNTERr 25925
#define NBI_RX_PORT_OVF_PORTr 25926
#define NBI_RX_REQUEST_HIGH_ENABLEr 25927
#define NBI_RX_REQUEST_LOW_ENABLEr 25928
#define NBI_RX_ROUND_ROBIN_REQr 25929
#define NBI_SBUS_BROADCAST_IDr 25930
#define NBI_SBUS_LAST_IN_CHAINr 25931
#define NBI_STATISTICSr 25932
#define NBI_STATISTICSREADSELECTr 25933
#define NBI_STATISTICS_READ_DATAr 25934
#define NBI_STATISTICS_READ_SELECTr 25935
#define NBI_STATISTICS_RX_BINNINGr 25936
#define NBI_STATISTICS_RX_BURSTS_ERR_CNTr 25937
#define NBI_STATISTICS_RX_BURSTS_OK_CNTr 25938
#define NBI_STATISTICS_RX_FRAME_ERR_CNTr 25939
#define NBI_STATISTICS_RX_TOTAL_LENG_CNTr 25940
#define NBI_STATISTICS_STATUSr 25941
#define NBI_STATISTICS_TX_BINNINGr 25942
#define NBI_STATISTICS_TX_BURSTS_CNTr 25943
#define NBI_STATISTICS_TX_FRAME_ERR_CNTr 25944
#define NBI_STATISTICS_TX_TOTAL_LENG_CNTr 25945
#define NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr 25946
#define NBI_STAT_CNT_75P_INTERRUPT_REGISTERr 25947
#define NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr 25948
#define NBI_STAT_INTERRUPT_MASK_REGISTERr 25949
#define NBI_STAT_INTERRUPT_REGISTERr 25950
#define NBI_STAT_INTERRUPT_REGISTER_TESTr 25951
#define NBI_SYNC_ETH_CFGr 25952
#define NBI_SYNC_ETH_COUNTERr 25953
#define NBI_SYNC_ETH_SQUELCH_DIS_TH_REGr 25954
#define NBI_SYNC_ETH_SQUELCH_EN_TH_REGr 25955
#define NBI_TRANSMIT_RETRANSMIT_DEBUGr 25956
#define NBI_TXI_IRDYr 25957
#define NBI_TX_0_ILKN_CONTROLr 25958
#define NBI_TX_0_ILKN_STATUS_PARITY_ERRORr 25959
#define NBI_TX_1_ILKN_CONTROLr 25960
#define NBI_TX_1_ILKN_STATUS_PARITY_ERRr 25961
#define NBI_TX_ELK_BURSTS_CNTr 25962
#define NBI_TX_ELK_OCTETS_CNTr 25963
#define NBI_TX_FLUSH_EGRESSr 25964
#define NBI_TX_ILKN_0_FLUSHED_BURSTS_CNTr 25965
#define NBI_TX_ILKN_0_RECEIVED_RETRANS_REQ_CNTr 25966
#define NBI_TX_ILKN_1_FLUSHED_BURSTS_CNTr 25967
#define NBI_TX_ILKN_1_RECEIVED_RETRANS_REQ_CNTr 25968
#define NBI_TX_ILKN_RATE_LIMITER_CONFIGr 25969
#define NBI_TX_ILKN_STATUSr 25970
#define NBI_TX_MLF_CONFIGr 25971
#define NBI_TX_MLF_MAX_OCCUPANCYr 25972
#define NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr 25973
#define NBI_TX_MLF_RESET_PORTSr 25974
#define NBI_TX_MLF_STATUSr 25975
#define NBI_TX_PORTS_CONFIGr 25976
#define NBI_TX_PORT_OVF_PORTr 25977
#define NBI_TX_STOP_EGRESSr 25978
#define NBI_WC_BYPASS_MODEr 25979
#define NIFAFFCr 25980
#define NIFAFLOWCONTROLr 25981
#define NIFBFLOWCONTROLr 25982
#define NIFCLSBFCr 25983
#define NIFCLSBTOSCHHRMASK_0r 25984
#define NIFCLSBTOSCHHRMASK_1r 25985
#define NIFFCSELr 25986
#define NIFINTERLAKENMODEr 25987
#define NIFMALENABLEREGISTERr 25988
#define NIFPHYSICALERRCOUNTERr 25989
#define NIFPORTISSGMII_2_5r 25990
#define NIFTXINITCREDITSr 25991
#define NIF_0_3___16_19__CAL_CONFIGr 25992
#define NIF_0_3___16_19___32_35___48_51__RATESr 25993
#define NIF_4_15____20_31___36_47____52_63__CONFIGr 25994
#define NIF_CONFIGr 25995
#define NIF_ENABLEDr 25996
#define NIF_INTERRUPTMASKREGISTERr 25997
#define NIF_INTERRUPTREGISTERr 25998
#define NIF_MALRESETr 25999
#define NIF_MAL_INTERRUPTMASKREGISTERr 26000
#define NIF_MAL_INTERRUPTREGISTERr 26001
#define NIF_MAL_STATISTICSr 26002
#define NIF_MAL_STATISTICSREADSELECTr 26003
#define NIF_PTP1588r 26004
#define NIF_QSGMIIRESETr 26005
#define NIF_RXACTIVEr 26006
#define NIF_RXCLOCKSr 26007
#define NIF_STATUSr 26008
#define NIF_SYNCETH1r 26009
#define NIF_SYNCETH2r 26010
#define NIF_SYNCETH3r 26011
#define NIF_TXACTIVEr 26012
#define NIF_TXCLOCKSr 26013
#define NIV_ERROR_DROP_PARITY_CONTROLr 26014
#define NIV_ERROR_DROP_PARITY_STATUS_INTRr 26015
#define NIV_ERROR_DROP_PARITY_STATUS_NACKr 26016
#define NIV_ETHERTYPEr 26017
#define NIV_FORWARDING_DROP_PARITY_CONTROLr 26018
#define NIV_FORWARDING_DROP_PARITY_STATUS_INTRr 26019
#define NIV_FORWARDING_DROP_PARITY_STATUS_NACKr 26020
#define NIV_VLAN_TAGGED_PARITY_CONTROLr 26021
#define NIV_VLAN_TAGGED_PARITY_STATUS_INTRr 26022
#define NIV_VLAN_TAGGED_PARITY_STATUS_NACKr 26023
#define NODETYPE8B10Br 26024
#define NODETYPEFORCERXPLANEr 26025
#define NODETYPETESTr 26026
#define NONETHERNETMETERPOINTERr 26027
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr 26028
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTRr 26029
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACKr 26030
#define NRDYTH0_2r 26031
#define NRDYTH3_5r 26032
#define NRDYTH6_7r 26033
#define NRDYTHSEL_0r 26034
#define NRDYTHSEL_1r 26035
#define NRDYTHSEL_2r 26036
#define NRDYTHSEL_3r 26037
#define NTP_TIME_CONTROLr 26038
#define NTP_TIME_FRAC_SEC_LOWERr 26039
#define NTP_TIME_FRAC_SEC_UPPERr 26040
#define NTP_TIME_FREQ_CONTROLr 26041
#define NTP_TIME_LEAP_SEC_CONTROLr 26042
#define NTP_TIME_SECr 26043
#define NUMTHROWNBURSTSCOUNTERRX0PORT0r 26044
#define NUMTHROWNBURSTSCOUNTERRX0PORT1r 26045
#define NUMTHROWNBURSTSCOUNTERRX0PORT2r 26046
#define NUMTHROWNBURSTSCOUNTERRX0PORT3r 26047
#define NUMTHROWNBURSTSCOUNTERRX10PORT0r 26048
#define NUMTHROWNBURSTSCOUNTERRX10PORT1r 26049
#define NUMTHROWNBURSTSCOUNTERRX10PORT2r 26050
#define NUMTHROWNBURSTSCOUNTERRX10PORT3r 26051
#define NUMTHROWNBURSTSCOUNTERRX11PORT0r 26052
#define NUMTHROWNBURSTSCOUNTERRX11PORT1r 26053
#define NUMTHROWNBURSTSCOUNTERRX11PORT2r 26054
#define NUMTHROWNBURSTSCOUNTERRX11PORT3r 26055
#define NUMTHROWNBURSTSCOUNTERRX12PORT0r 26056
#define NUMTHROWNBURSTSCOUNTERRX12PORT1r 26057
#define NUMTHROWNBURSTSCOUNTERRX12PORT2r 26058
#define NUMTHROWNBURSTSCOUNTERRX12PORT3r 26059
#define NUMTHROWNBURSTSCOUNTERRX13PORT0r 26060
#define NUMTHROWNBURSTSCOUNTERRX13PORT1r 26061
#define NUMTHROWNBURSTSCOUNTERRX13PORT2r 26062
#define NUMTHROWNBURSTSCOUNTERRX13PORT3r 26063
#define NUMTHROWNBURSTSCOUNTERRX14PORT0r 26064
#define NUMTHROWNBURSTSCOUNTERRX14PORT1r 26065
#define NUMTHROWNBURSTSCOUNTERRX14PORT2r 26066
#define NUMTHROWNBURSTSCOUNTERRX14PORT3r 26067
#define NUMTHROWNBURSTSCOUNTERRX15PORT0r 26068
#define NUMTHROWNBURSTSCOUNTERRX15PORT1r 26069
#define NUMTHROWNBURSTSCOUNTERRX15PORT2r 26070
#define NUMTHROWNBURSTSCOUNTERRX15PORT3r 26071
#define NUMTHROWNBURSTSCOUNTERRX1PORT0r 26072
#define NUMTHROWNBURSTSCOUNTERRX1PORT1r 26073
#define NUMTHROWNBURSTSCOUNTERRX1PORT2r 26074
#define NUMTHROWNBURSTSCOUNTERRX1PORT3r 26075
#define NUMTHROWNBURSTSCOUNTERRX2PORT0r 26076
#define NUMTHROWNBURSTSCOUNTERRX2PORT1r 26077
#define NUMTHROWNBURSTSCOUNTERRX2PORT2r 26078
#define NUMTHROWNBURSTSCOUNTERRX2PORT3r 26079
#define NUMTHROWNBURSTSCOUNTERRX3PORT0r 26080
#define NUMTHROWNBURSTSCOUNTERRX3PORT1r 26081
#define NUMTHROWNBURSTSCOUNTERRX3PORT2r 26082
#define NUMTHROWNBURSTSCOUNTERRX3PORT3r 26083
#define NUMTHROWNBURSTSCOUNTERRX4PORT0r 26084
#define NUMTHROWNBURSTSCOUNTERRX4PORT1r 26085
#define NUMTHROWNBURSTSCOUNTERRX4PORT2r 26086
#define NUMTHROWNBURSTSCOUNTERRX4PORT3r 26087
#define NUMTHROWNBURSTSCOUNTERRX5PORT0r 26088
#define NUMTHROWNBURSTSCOUNTERRX5PORT1r 26089
#define NUMTHROWNBURSTSCOUNTERRX5PORT2r 26090
#define NUMTHROWNBURSTSCOUNTERRX5PORT3r 26091
#define NUMTHROWNBURSTSCOUNTERRX6PORT0r 26092
#define NUMTHROWNBURSTSCOUNTERRX6PORT1r 26093
#define NUMTHROWNBURSTSCOUNTERRX6PORT2r 26094
#define NUMTHROWNBURSTSCOUNTERRX6PORT3r 26095
#define NUMTHROWNBURSTSCOUNTERRX7PORT0r 26096
#define NUMTHROWNBURSTSCOUNTERRX7PORT1r 26097
#define NUMTHROWNBURSTSCOUNTERRX7PORT2r 26098
#define NUMTHROWNBURSTSCOUNTERRX7PORT3r 26099
#define NUMTHROWNBURSTSCOUNTERRX8PORT0r 26100
#define NUMTHROWNBURSTSCOUNTERRX8PORT1r 26101
#define NUMTHROWNBURSTSCOUNTERRX8PORT2r 26102
#define NUMTHROWNBURSTSCOUNTERRX8PORT3r 26103
#define NUMTHROWNBURSTSCOUNTERRX9PORT0r 26104
#define NUMTHROWNBURSTSCOUNTERRX9PORT1r 26105
#define NUMTHROWNBURSTSCOUNTERRX9PORT2r 26106
#define NUMTHROWNBURSTSCOUNTERRX9PORT3r 26107
#define NUMTHROWNBURSTSCOUNTERRXILKNPORT0r 26108
#define NUMTHROWNBURSTSCOUNTERRXILKNPORT1r 26109
#define OAMP_ARBITER_WEIGHTr 26110
#define OAMP_BFDCC_TX_MPLSr 26111
#define OAMP_BFDCV_TX_MPLSr 26112
#define OAMP_BFD_CC_MPLSTP_GACHr 26113
#define OAMP_BFD_CC_MPLSTP_GALr 26114
#define OAMP_BFD_CC_PACKETr 26115
#define OAMP_BFD_CV_MPLSTP_GACHr 26116
#define OAMP_BFD_CV_MPLSTP_GALr 26117
#define OAMP_BFD_CV_MPLSTP_MEPID_TLV_TYPEr 26118
#define OAMP_BFD_CV_MPLSTP_TLV_HEADERr 26119
#define OAMP_BFD_CV_PACKETr 26120
#define OAMP_BFD_DIAG_PROFILEr 26121
#define OAMP_BFD_EMC_CONSTr 26122
#define OAMP_BFD_FLADS_PROFILEr 26123
#define OAMP_BFD_IPV4_CONTROLr 26124
#define OAMP_BFD_IPV4_STATIC_REGISTERr 26125
#define OAMP_BFD_IPV4_UDP_SPORTr 26126
#define OAMP_BFD_I_MPLS_CONTROLr 26127
#define OAMP_BFD_I_PWE_CONTROLr 26128
#define OAMP_BFD_MPLS_DST_IPr 26129
#define OAMP_BFD_MPLS_UDP_SPORTr 26130
#define OAMP_BFD_MY_DISCRIMINATOR_RANGE_STARTr 26131
#define OAMP_BFD_PDU_STATIC_REGISTERr 26132
#define OAMP_BFD_PWE_CWr 26133
#define OAMP_BFD_PWE_ROUTER_ALERTr 26134
#define OAMP_BFD_REQ_INTERVAL_POINTERr 26135
#define OAMP_BFD_TX_IPV4_MULTI_HOPr 26136
#define OAMP_BFD_TX_MPLSr 26137
#define OAMP_BFD_TX_RATEr 26138
#define OAMP_CCM_MAC_SAr 26139
#define OAMP_CCM_TPID_MAPr 26140
#define OAMP_CPUPORTr 26141
#define OAMP_DOWN_PTCHr 26142
#define OAMP_DROPPED_EVENTS_COUNTr 26143
#define OAMP_ECC_1B_ERR_CNTr 26144
#define OAMP_ECC_2B_ERR_CNTr 26145
#define OAMP_ECC_ERR_MONITOR_MEM_MASKr 26146
#define OAMP_ECC_INTERRUPT_REGISTERr 26147
#define OAMP_ECC_INTERRUPT_REGISTER_MASKr 26148
#define OAMP_ECC_INTERRUPT_REGISTER_TESTr 26149
#define OAMP_ENABLE_INTERRUPT_MESSAGE_EVENTr 26150
#define OAMP_ERROR_INITIATION_DATAr 26151
#define OAMP_ETH_1731_MEP_PROFILEr 26152
#define OAMP_ETH_OAM_CONTROLr 26153
#define OAMP_GLOBAL_Fr 26154
#define OAMP_GTIMER_CONFIGURATIONr 26155
#define OAMP_GTIMER_TRIGGERr 26156
#define OAMP_ICC_MAP_REG_1r 26157
#define OAMP_ICC_MAP_REG_2r 26158
#define OAMP_INDIRECT_COMMANDr 26159
#define OAMP_INDIRECT_COMMAND_ADDRESSr 26160
#define OAMP_INDIRECT_COMMAND_DATA_INCREMENTr 26161
#define OAMP_INDIRECT_COMMAND_RD_DATAr 26162
#define OAMP_INDIRECT_COMMAND_WR_DATAr 26163
#define OAMP_INDIRECT_WR_MASKr 26164
#define OAMP_INITIATE_ECC_ERR_0r 26165
#define OAMP_INITIATE_PAR_ERR_0r 26166
#define OAMP_INTERFACE_STAT_TLVr 26167
#define OAMP_INTERRUPT_MASK_REGISTERr 26168
#define OAMP_INTERRUPT_MESSAGEr 26169
#define OAMP_INTERRUPT_REGISTERr 26170
#define OAMP_INTERRUPT_REGISTER_TESTr 26171
#define OAMP_IPV4_SRC_ADDR_SELECTr 26172
#define OAMP_IPV4_TOS_TTL_SELECTr 26173
#define OAMP_LMM_DA_OUIr 26174
#define OAMP_MODE_REGISTERr 26175
#define OAMP_MPLS_PWE_PROFILEr 26176
#define OAMP_NIBBLE_SELECT_FOR_PEr 26177
#define OAMP_NUMBER_OF_RMEPSr 26178
#define OAMP_OAM_TS_OFFSET_PROFILEr 26179
#define OAMP_PARITY_ERR_CNTr 26180
#define OAMP_PAR_0_ERR_MONITOR_MEM_MASKr 26181
#define OAMP_PE_FEM_CFG_1r 26182
#define OAMP_PE_FIRST_INSTr 26183
#define OAMP_PORT_STAT_TLVr 26184
#define OAMP_PROTECTION_PACKET_CONFr 26185
#define OAMP_PROTECTION_PACKET_HEADERr 26186
#define OAMP_PROTECTION_PACKET_HEADER_NUM_OF_BYTESr 26187
#define OAMP_PR_2_FWDDPr 26188
#define OAMP_PR_2_FW_DTCr 26189
#define OAMP_PUNT_EVENT_HENDLINGr 26190
#define OAMP_REG_0085r 26191
#define OAMP_REG_0086r 26192
#define OAMP_REG_0087r 26193
#define OAMP_REG_0090r 26194
#define OAMP_REG_0091r 26195
#define OAMP_REG_0092r 26196
#define OAMP_REG_0093r 26197
#define OAMP_REG_0141r 26198
#define OAMP_REG_0142r 26199
#define OAMP_REG_0154r 26200
#define OAMP_REG_0155r 26201
#define OAMP_REG_0201r 26202
#define OAMP_REG_00AFr 26203
#define OAMP_REG_00B0r 26204
#define OAMP_REG_00B1r 26205
#define OAMP_REG_00B2r 26206
#define OAMP_REG_00B3r 26207
#define OAMP_REG_00CFr 26208
#define OAMP_REG_020Dr 26209
#define OAMP_RFC_6374_DM_PDU_HEADERr 26210
#define OAMP_RFC_6374_FIX_QUALIFIERr 26211
#define OAMP_RFC_6374_LM_PDU_HEADERr 26212
#define OAMP_RMAPEM_CAM_ENTRIES_COUNTERr 26213
#define OAMP_RMAPEM_DIAGNOSTICSr 26214
#define OAMP_RMAPEM_DIAGNOSTICS_ACCESSED_MODEr 26215
#define OAMP_RMAPEM_DIAGNOSTICS_INDEXr 26216
#define OAMP_RMAPEM_DIAGNOSTICS_KEYr 26217
#define OAMP_RMAPEM_DIAGNOSTICS_LOOKUP_RESULTr 26218
#define OAMP_RMAPEM_DIAGNOSTICS_READ_RESULTr 26219
#define OAMP_RMAPEM_ENTRIES_COUNTERr 26220
#define OAMP_RMAPEM_ERROR_CAM_TABLE_FULL_COUNTERr 26221
#define OAMP_RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr 26222
#define OAMP_RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr 26223
#define OAMP_RMAPEM_ERROR_TABLE_COHERENCY_COUNTERr 26224
#define OAMP_RMAPEM_GENERAL_EM_CONFIGURATION_REGISTERr 26225
#define OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONEr 26226
#define OAMP_RMAPEM_INTERRUPT_REGISTER_ONEr 26227
#define OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TESTr 26228
#define OAMP_RMAPEM_KEY_TABLE_ENTRY_LIMITr 26229
#define OAMP_RMAPEM_LAST_LOOKUPr 26230
#define OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTERr 26231
#define OAMP_RMAPEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr 26232
#define OAMP_RMAPEM_MANAGEMENT_UNIT_FAILUREr 26233
#define OAMP_RMAPEM_REQUESTS_COUNTERr 26234
#define OAMP_RMAPEM_RESET_STATUS_REGISTERr 26235
#define OAMP_RMAPEM_WARNING_INSERTED_EXISTING_COUNTERr 26236
#define OAMP_RXB_DEBUGr 26237
#define OAMP_RX_TRAP_CODESr 26238
#define OAMP_SPARE_REGISTER_3r 26239
#define OAMP_STATUS_1_REGr 26240
#define OAMP_TIMER_CONFIGr 26241
#define OAMP_TST_LBM_CTRLr 26242
#define OAMP_TST_LBM_PACKET_HEADERr 26243
#define OAMP_TST_LBM_PACKET_HEADER_NUM_OF_BYTESr 26244
#define OAMP_TST_LBM_STATUSr 26245
#define OAMP_TX_PPHr 26246
#define OAMP_VALIDITY_CHECK_STICKYr 26247
#define OAMP_Y_1731O_MPLSTP_GACHr 26248
#define OAMP_Y_1731O_MPLSTP_GALr 26249
#define OAMP_Y_1731O_PWE_GACHr 26250
#define OAM_CCM_COUNT_64r 26251
#define OAM_CONTROLr 26252
#define OAM_CONTROL_1r 26253
#define OAM_CURRENT_TIMEr 26254
#define OAM_C_INTERFACE_DROP_CONTROLr 26255
#define OAM_DROP_CONTROLr 26256
#define OAM_LM_CNG_CONTROLr 26257
#define OAM_LM_COUNTERS_0_PARITY_CONTROLr 26258
#define OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr 26259
#define OAM_LM_COUNTERS_0_PARITY_STATUS_NACKr 26260
#define OAM_LM_COUNTERS_1_PARITY_CONTROLr 26261
#define OAM_LM_COUNTERS_1_PARITY_STATUS_INTRr 26262
#define OAM_LM_COUNTERS_1_PARITY_STATUS_NACKr 26263
#define OAM_LM_COUNTERS_PARITY_CONTROLr 26264
#define OAM_LM_COUNTERS_PARITY_STATUSr 26265
#define OAM_LM_COUNTERS_PARITY_STATUS_INTRr 26266
#define OAM_LM_COUNTERS_PARITY_STATUS_NACKr 26267
#define OAM_LM_CPU_DATA_CONTROLr 26268
#define OAM_PORT_INTERFACE_DROP_CONTROLr 26269
#define OAM_SEC_NS_COUNTER_64r 26270
#define OAM_SEC_NS_COUNTER_ENABLEr 26271
#define OAM_SVP_INTERFACE_DROP_CONTROLr 26272
#define OAM_S_C_INTERFACE_DROP_CONTROLr 26273
#define OAM_S_INTERFACE_DROP_CONTROLr 26274
#define OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr 26275
#define OAM_TIMER_CONTROLr 26276
#define OAM_TX_CONTROLr 26277
#define OBRXANIFFCr 26278
#define OBRXAOFPFCr 26279
#define OBRXASCHBFCr 26280
#define OBRXBNIFFCr 26281
#define OBRXBOFPFCr 26282
#define OBRXBSCHBFCr 26283
#define OBRXFCSELr 26284
#define OC768CONFIGURATIONr 26285
#define OC768QM3MASKr 26286
#define OCB_GLOBALFr 26287
#define OCB_GLOBAL_1r 26288
#define OCB_GTIMER_CONFIGURATIONr 26289
#define OCB_GTIMER_TRIGGERr 26290
#define OCB_INDIRECT_COMMANDr 26291
#define OCB_INDIRECT_COMMAND_ADDRESSr 26292
#define OCB_INDIRECT_COMMAND_DATA_INCREMENTr 26293
#define OCB_INDIRECT_READ_DATA_0r 26294
#define OCB_INDIRECT_READ_DATA_1r 26295
#define OCB_INDIRECT_WRITE_DATA_0r 26296
#define OCB_INDIRECT_WRITE_DATA_1r 26297
#define OCB_OCB_CONFIGURATION_REGISTERr 26298
#define OCB_OCB_EVEN_RD_CTRr 26299
#define OCB_OCB_EVEN_WR_CTRr 26300
#define OCB_OCB_ODD_RD_CTRr 26301
#define OCB_OCB_ODD_WR_CTRr 26302
#define OCB_REG_0020r 26303
#define OCB_REG_0040r 26304
#define OCB_REG_0085r 26305
#define OCB_REG_0086r 26306
#define OCB_REG_0087r 26307
#define OCB_REG_0090r 26308
#define OCB_REG_0091r 26309
#define OCB_REG_0092r 26310
#define OCB_REG_0093r 26311
#define OCB_REG_00AFr 26312
#define OCB_REG_00B4r 26313
#define OCB_REG_00B5r 26314
#define OCB_REG_00B6r 26315
#define OCB_REG_00B7r 26316
#define OCB_REG_00C1r 26317
#define OCB_REG_00CFr 26318
#define OCCG_INTERRUPT_MASK_REGISTERr 26319
#define OCCG_INTERRUPT_REGISTERr 26320
#define OCCG_REG_0050r 26321
#define OCCG_REG_0051r 26322
#define OCCG_REG_0052r 26323
#define OCCG_REG_0053r 26324
#define OCCG_REG_0055r 26325
#define OCCG_REG_0056r 26326
#define OCCG_REG_0059r 26327
#define OCCG_REG_0062r 26328
#define OCCG_REG_0063r 26329
#define OCCG_REG_0067r 26330
#define OCCG_REG_0068r 26331
#define OCCG_REG_0073r 26332
#define OCCG_REG_0078r 26333
#define OCCG_REG_005Ar 26334
#define OCCG_REG_005Er 26335
#define OCCG_REG_005Fr 26336
#define OCCG_REG_006Ar 26337
#define OCCG_REG_006Br 26338
#define OCCG_REG_006Fr 26339
#define OCCG_REG_007Cr 26340
#define OCCG_SYNC_TEST_MODE_OPERATIONr 26341
#define OCCG_TEST_MODE_CMD_REGr 26342
#define OCCG_TEST_MODE_CMD_RESULT_REGr 26343
#define OC_BLOCK_TABLE_PARITY_ERRORr 26344
#define OC_BLOCK_TABLE_PARITY_ERROR_MASKr 26345
#define OC_BLOCK_TABLE_PARITY_ERROR_STATUSr 26346
#define OC_CMU_PORT0_MAPPING_ERRORr 26347
#define OC_CMU_PORT0_MAPPING_ERROR_MASKr 26348
#define OC_CMU_PORT0_MAPPING_ERROR_STATUSr 26349
#define OC_CMU_PORT1_MAPPING_ERRORr 26350
#define OC_CMU_PORT1_MAPPING_ERROR_MASKr 26351
#define OC_CMU_PORT1_MAPPING_ERROR_STATUSr 26352
#define OC_CONFIGr 26353
#define OC_COP0_PORT_MAPPING_ERRORr 26354
#define OC_COP0_PORT_MAPPING_ERROR_MASKr 26355
#define OC_COP0_PORT_MAPPING_ERROR_STATUSr 26356
#define OC_COP1_PORT_MAPPING_ERRORr 26357
#define OC_COP1_PORT_MAPPING_ERROR_MASKr 26358
#define OC_COP1_PORT_MAPPING_ERROR_STATUSr 26359
#define OC_DEBUGr 26360
#define OC_LRP_BUBBLE_PORT_MAPPING_ERRORr 26361
#define OC_LRP_BUBBLE_PORT_MAPPING_ERROR_MASKr 26362
#define OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS0r 26363
#define OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS1r 26364
#define OC_LRP_PORT0_MAPPING_ERRORr 26365
#define OC_LRP_PORT0_MAPPING_ERROR_MASKr 26366
#define OC_LRP_PORT0_MAPPING_ERROR_STATUS0r 26367
#define OC_LRP_PORT0_MAPPING_ERROR_STATUS1r 26368
#define OC_LRP_PORT1_MAPPING_ERRORr 26369
#define OC_LRP_PORT1_MAPPING_ERROR_MASKr 26370
#define OC_LRP_PORT1_MAPPING_ERROR_STATUS0r 26371
#define OC_LRP_PORT1_MAPPING_ERROR_STATUS1r 26372
#define OC_LRP_PORT2_MAPPING_ERRORr 26373
#define OC_LRP_PORT2_MAPPING_ERROR_MASKr 26374
#define OC_LRP_PORT2_MAPPING_ERROR_STATUS0r 26375
#define OC_LRP_PORT2_MAPPING_ERROR_STATUS1r 26376
#define OC_LRP_PORT3_MAPPING_ERRORr 26377
#define OC_LRP_PORT3_MAPPING_ERROR_MASKr 26378
#define OC_LRP_PORT3_MAPPING_ERROR_STATUS0r 26379
#define OC_LRP_PORT3_MAPPING_ERROR_STATUS1r 26380
#define OC_LRP_PORT4_MAPPING_ERRORr 26381
#define OC_LRP_PORT4_MAPPING_ERROR_MASKr 26382
#define OC_LRP_PORT4_MAPPING_ERROR_STATUS0r 26383
#define OC_LRP_PORT4_MAPPING_ERROR_STATUS1r 26384
#define OC_LRP_PORT5_MAPPING_ERRORr 26385
#define OC_LRP_PORT5_MAPPING_ERROR_MASKr 26386
#define OC_LRP_PORT5_MAPPING_ERROR_STATUS0r 26387
#define OC_LRP_PORT5_MAPPING_ERROR_STATUS1r 26388
#define OC_LRP_PORT6_MAPPING_ERRORr 26389
#define OC_LRP_PORT6_MAPPING_ERROR_MASKr 26390
#define OC_LRP_PORT6_MAPPING_ERROR_STATUS0r 26391
#define OC_LRP_PORT6_MAPPING_ERROR_STATUS1r 26392
#define OC_LRP_PORT7_MAPPING_ERRORr 26393
#define OC_LRP_PORT7_MAPPING_ERROR_MASKr 26394
#define OC_LRP_PORT7_MAPPING_ERROR_STATUS0r 26395
#define OC_LRP_PORT7_MAPPING_ERROR_STATUS1r 26396
#define OC_LRP_PORT8_MAPPING_ERRORr 26397
#define OC_LRP_PORT8_MAPPING_ERROR_MASKr 26398
#define OC_LRP_PORT8_MAPPING_ERROR_STATUS0r 26399
#define OC_LRP_PORT8_MAPPING_ERROR_STATUS1r 26400
#define OC_LRP_PORT9_MAPPING_ERRORr 26401
#define OC_LRP_PORT9_MAPPING_ERROR_MASKr 26402
#define OC_LRP_PORT9_MAPPING_ERROR_STATUS0r 26403
#define OC_LRP_PORT9_MAPPING_ERROR_STATUS1r 26404
#define OC_MEMORY_ERRORr 26405
#define OC_MEMORY_ERROR_MASKr 26406
#define OC_MEMORY_ERROR_STATUS0r 26407
#define OC_MEMORY_ERROR_STATUS1r 26408
#define OC_MEMORY_ERROR_STATUS2r 26409
#define OC_MEMORY_INIT_CONTROLr 26410
#define OC_MEMORY_INIT_DATA0r 26411
#define OC_MEMORY_INIT_DATA1r 26412
#define OC_MEMORY_INIT_DATA2r 26413
#define OC_MEMORY_INIT_ENABLE0r 26414
#define OC_MEMORY_INIT_ENABLE1r 26415
#define OC_MEMORY_INIT_ENABLE2r 26416
#define OC_MEMORY_INIT_ENABLE3r 26417
#define OC_MEM_DEBUGr 26418
#define OC_MEM_ECC_DEBUGr 26419
#define OC_MISC_ERRORr 26420
#define OC_MISC_ERROR_MASKr 26421
#define OC_PD_ASSISTr 26422
#define OC_SEGMENT_TABLE_ECC_ERRORr 26423
#define OC_SEGMENT_TABLE_ECC_ERROR_MASKr 26424
#define OC_SEGMENT_TABLE_ECC_ERROR_STATUS0r 26425
#define OC_SEGMENT_TABLE_ECC_ERROR_STATUS1r 26426
#define OC_SEGMENT_TABLE_ECC_ERROR_STATUS2r 26427
#define OC_SEGMENT_TABLE_INIT_CONTROLr 26428
#define OC_TRACE_IF_CAPTURE0r 26429
#define OC_TRACE_IF_CAPTURE1r 26430
#define OC_TRACE_IF_CAPTURE2r 26431
#define OC_TRACE_IF_CAPTURE3r 26432
#define OC_TRACE_IF_CONTROLr 26433
#define OC_TRACE_IF_COUNTERr 26434
#define OC_TRACE_IF_FIELD_MASK0r 26435
#define OC_TRACE_IF_FIELD_MASK1r 26436
#define OC_TRACE_IF_FIELD_MASK2r 26437
#define OC_TRACE_IF_FIELD_MASK3r 26438
#define OC_TRACE_IF_FIELD_VALUE0r 26439
#define OC_TRACE_IF_FIELD_VALUE1r 26440
#define OC_TRACE_IF_FIELD_VALUE2r 26441
#define OC_TRACE_IF_FIELD_VALUE3r 26442
#define OC_TRACE_IF_STATUSr 26443
#define OC_TRACE_IF_STATUS_MASKr 26444
#define ODTCONFIGURATIONREGISTERr 26445
#define OFPAGINGENABLESETTINGS_0r 26446
#define OFPAGINGENABLESETTINGS_1r 26447
#define OFPFORCEAGING_0r 26448
#define OFPFORCEAGING_1r 26449
#define OFPTHRESHOLDTYPESELECT_0r 26450
#define OFPTHRESHOLDTYPESELECT_1r 26451
#define OFPTHRESHOLDTYPESELECT_2r 26452
#define OLPPACKETCOUNTERr 26453
#define OLPSTREAMINGINTERFACECONFIGURATIONSr 26454
#define OLPSTREAMINGINTERFACEINTERRUPTSr 26455
#define OLPSTREAMINGINTERFACEINTERRUPTSMASKREGISTERr 26456
#define OLP_CONFIGr 26457
#define OLP_CONFIGS_GENERALr 26458
#define OLP_DSP_ENGINE_CONFIGURATIONr 26459
#define OLP_DSP_HEADERr 26460
#define OLP_ECC_1B_ERR_CNTr 26461
#define OLP_ECC_2B_ERR_CNTr 26462
#define OLP_ECC_INTERRUPT_REGISTERr 26463
#define OLP_ECC_INTERRUPT_REGISTER_MASKr 26464
#define OLP_ECC_INTERRUPT_REGISTER_TESTr 26465
#define OLP_ENABLE_DYNAMIC_MEMORY_ACCESSr 26466
#define OLP_EP_TRANSACTION_COUNTERr 26467
#define OLP_ERROR_INITIATION_DATAr 26468
#define OLP_FIFO_0_EVENT_COUNTERr 26469
#define OLP_FIFO_1_EVENT_COUNTERr 26470
#define OLP_GLOBAL_REGISTER_1r 26471
#define OLP_GTIMER_CONFIGURATIONr 26472
#define OLP_GTIMER_TRIGGERr 26473
#define OLP_INCOMING_BAD_PACKET_COUNTERr 26474
#define OLP_INCOMING_EVENT_COUNTERr 26475
#define OLP_INCOMING_VALID_DSP_COMMANDS_COUNTERr 26476
#define OLP_INCOMING_VALID_PACKET_COUNTERr 26477
#define OLP_INDIRECTCOMMANDr 26478
#define OLP_INDIRECTCOMMANDADDRESSr 26479
#define OLP_INDIRECTCOMMANDDATAINCREMENTr 26480
#define OLP_INDIRECTCOMMANDRDDATAr 26481
#define OLP_INDIRECTCOMMANDWRDATAr 26482
#define OLP_INDIRECT_COMMAND_ADDRESSr 26483
#define OLP_INDIRECT_COMMAND_DATA_INCREMENTr 26484
#define OLP_INDIRECT_COMMAND_RD_DATAr 26485
#define OLP_INDIRECT_COMMAND_WR_DATAr 26486
#define OLP_INDIRECT_WR_MASKr 26487
#define OLP_INTERRUPTMASKREGISTERr 26488
#define OLP_INTERRUPTREGISTERr 26489
#define OLP_INTERRUPT_MASK_REGISTERr 26490
#define OLP_INTERRUPT_REGISTERr 26491
#define OLP_INTERRUPT_REGISTER_TESTr 26492
#define OLP_IP_TRANSACTION_COUNTERr 26493
#define OLP_LPBK_EVENT_COUNTERr 26494
#define OLP_OLP_GLOBAL_REGISTERS_0r 26495
#define OLP_OUTGOING_PACKET_COUNTERr 26496
#define OLP_OUTGOING_REQUEST_COUNTERr 26497
#define OLP_PARITY_ERR_CNTr 26498
#define OLP_PAR_ERR_INITIATEr 26499
#define OLP_PAR_ERR_MEM_MASKr 26500
#define OLP_REG_0085r 26501
#define OLP_REG_0090r 26502
#define OLP_REG_0091r 26503
#define OLP_REG_0092r 26504
#define OLP_REG_0093r 26505
#define OLP_REG_0100r 26506
#define OLP_REG_0109r 26507
#define OLP_REG_00BFr 26508
#define OLP_REG_00F0r 26509
#define OLP_REG_010Br 26510
#define OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICEr 26511
#define OLP_RX_CONFIGS_DSP_IDENTIFIERr 26512
#define OLP_RX_CONFIGS_GENERALr 26513
#define OLP_SBUS_BROADCAST_IDr 26514
#define OLP_SBUS_LAST_IN_CHAINr 26515
#define OLP_TX_CONFIGS_ARADr 26516
#define OLP_TX_CONFIGS_PETRA_Br 26517
#define OOBFC_CHANNEL_BASE_64r 26518
#define OOBFC_CHIF_CFGr 26519
#define OOBFC_CHIF_CFG0r 26520
#define OOBFC_CHIF_CFG1r 26521
#define OOBFC_CHIF_CFG2r 26522
#define OOBFC_CHIF_CFG3r 26523
#define OOBFC_ENG_PORT_EN0_64r 26524
#define OOBFC_ENG_PORT_EN1_64r 26525
#define OOBFC_ENG_PORT_EN_41r 26526
#define OOBFC_ENG_PORT_EN_64r 26527
#define OOBFC_ENG_PORT_EN_0_64r 26528
#define OOBFC_ENG_PORT_EN_1_64r 26529
#define OOBFC_ENG_PORT_QSEL0_64r 26530
#define OOBFC_ENG_PORT_QSEL1_64r 26531
#define OOBFC_ENG_PORT_QSEL_64r 26532
#define OOBFC_GCSr 26533
#define OOBFC_INGRES_PORT_PG_PORT_ENA_64r 26534
#define OOBFC_ING_PORT_EN0_64r 26535
#define OOBFC_ING_PORT_EN1_64r 26536
#define OOBFC_ING_PORT_EN_41r 26537
#define OOBFC_ING_PORT_EN_64r 26538
#define OOBFC_ING_PORT_EN_0_64r 26539
#define OOBFC_ING_PORT_EN_1_64r 26540
#define OOBFC_MSG_CRC_CNTr 26541
#define OOBFC_MSG_CRC_CNT0r 26542
#define OOBFC_MSG_CRC_CNT1r 26543
#define OOBFC_MSG_CRC_CNT2r 26544
#define OOBFC_MSG_CRC_CNT3r 26545
#define OOBFC_MSG_REG0r 26546
#define OOBFC_MSG_REG1r 26547
#define OOBFC_MSG_RX_TOT_CNTr 26548
#define OOBFC_MSG_RX_TOT_CNT0r 26549
#define OOBFC_MSG_RX_TOT_CNT1r 26550
#define OOBFC_MSG_RX_TOT_CNT2r 26551
#define OOBFC_MSG_RX_TOT_CNT3r 26552
#define OOBFC_MSG_TX_CNTr 26553
#define OOBFC_STSr 26554
#define OOBFC_TX_IDLEr 26555
#define OOBFC_TX_MESSAGE_GAPr 26556
#define OOBIF_DEBUGr 26557
#define OOBIF_RX_TESTr 26558
#define OOBIF_TX_TESTr 26559
#define OOBPADCONFIGURATIONr 26560
#define OOBRX0ERRORCOUNTERr 26561
#define OOBRX1ERRORCOUNTERr 26562
#define OOBRXTOSCHHRMASK_0r 26563
#define OOBRXTOSCHHRMASK_1r 26564
#define OP_BUFFER_DROP_STATESr 26565
#define OP_BUFFER_LIMIT_PRI0r 26566
#define OP_BUFFER_LIMIT_REDr 26567
#define OP_BUFFER_LIMIT_RED_CELLr 26568
#define OP_BUFFER_LIMIT_RED_CELLEr 26569
#define OP_BUFFER_LIMIT_RED_CELLE_POOL0r 26570
#define OP_BUFFER_LIMIT_RED_CELLE_POOL1r 26571
#define OP_BUFFER_LIMIT_RED_CELLIr 26572
#define OP_BUFFER_LIMIT_RED_PACKETr 26573
#define OP_BUFFER_LIMIT_RED_QENTRYr 26574
#define OP_BUFFER_LIMIT_RED_THDOEMAr 26575
#define OP_BUFFER_LIMIT_RED_THDORDEQr 26576
#define OP_BUFFER_LIMIT_RED_THDORQEQr 26577
#define OP_BUFFER_LIMIT_RESUME_REDr 26578
#define OP_BUFFER_LIMIT_RESUME_RED_CELLr 26579
#define OP_BUFFER_LIMIT_RESUME_RED_CELLEr 26580
#define OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0r 26581
#define OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL1r 26582
#define OP_BUFFER_LIMIT_RESUME_RED_CELLIr 26583
#define OP_BUFFER_LIMIT_RESUME_RED_PACKETr 26584
#define OP_BUFFER_LIMIT_RESUME_RED_QENTRYr 26585
#define OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr 26586
#define OP_BUFFER_LIMIT_RESUME_RED_THDORDEQr 26587
#define OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr 26588
#define OP_BUFFER_LIMIT_RESUME_YELLOWr 26589
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr 26590
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr 26591
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0r 26592
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL1r 26593
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr 26594
#define OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr 26595
#define OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr 26596
#define OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr 26597
#define OP_BUFFER_LIMIT_RESUME_YELLOW_THDORDEQr 26598
#define OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr 26599
#define OP_BUFFER_LIMIT_YELLOWr 26600
#define OP_BUFFER_LIMIT_YELLOW_CELLr 26601
#define OP_BUFFER_LIMIT_YELLOW_CELLEr 26602
#define OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0r 26603
#define OP_BUFFER_LIMIT_YELLOW_CELLE_POOL1r 26604
#define OP_BUFFER_LIMIT_YELLOW_CELLIr 26605
#define OP_BUFFER_LIMIT_YELLOW_PACKETr 26606
#define OP_BUFFER_LIMIT_YELLOW_QENTRYr 26607
#define OP_BUFFER_LIMIT_YELLOW_THDOEMAr 26608
#define OP_BUFFER_LIMIT_YELLOW_THDORDEQr 26609
#define OP_BUFFER_LIMIT_YELLOW_THDORQEQr 26610
#define OP_BUFFER_MAX_TOTAL_COUNT_CELLr 26611
#define OP_BUFFER_SHARED_COUNTr 26612
#define OP_BUFFER_SHARED_COUNT_CELLr 26613
#define OP_BUFFER_SHARED_COUNT_CELLEr 26614
#define OP_BUFFER_SHARED_COUNT_CELLE_POOL0r 26615
#define OP_BUFFER_SHARED_COUNT_CELLE_POOL1r 26616
#define OP_BUFFER_SHARED_COUNT_CELLIr 26617
#define OP_BUFFER_SHARED_COUNT_PACKETr 26618
#define OP_BUFFER_SHARED_COUNT_QENTRYr 26619
#define OP_BUFFER_SHARED_COUNT_THDOEMAr 26620
#define OP_BUFFER_SHARED_COUNT_THDORDEQr 26621
#define OP_BUFFER_SHARED_COUNT_THDORQEQr 26622
#define OP_BUFFER_SHARED_LIMITr 26623
#define OP_BUFFER_SHARED_LIMIT_CELLr 26624
#define OP_BUFFER_SHARED_LIMIT_CELLEr 26625
#define OP_BUFFER_SHARED_LIMIT_CELLE_POOL0r 26626
#define OP_BUFFER_SHARED_LIMIT_CELLE_POOL1r 26627
#define OP_BUFFER_SHARED_LIMIT_CELLIr 26628
#define OP_BUFFER_SHARED_LIMIT_PACKETr 26629
#define OP_BUFFER_SHARED_LIMIT_QENTRYr 26630
#define OP_BUFFER_SHARED_LIMIT_RESUMEr 26631
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLr 26632
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr 26633
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0r 26634
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL1r 26635
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr 26636
#define OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr 26637
#define OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr 26638
#define OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr 26639
#define OP_BUFFER_SHARED_LIMIT_RESUME_THDORDEQr 26640
#define OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr 26641
#define OP_BUFFER_SHARED_LIMIT_THDOEMAr 26642
#define OP_BUFFER_SHARED_LIMIT_THDORDEQr 26643
#define OP_BUFFER_SHARED_LIMIT_THDORQEQr 26644
#define OP_BUFFER_TOTAL_COUNTr 26645
#define OP_BUFFER_TOTAL_COUNT_CELLr 26646
#define OP_BUFFER_TOTAL_COUNT_PACKETr 26647
#define OP_CPU_QUEUE_BST_STATr 26648
#define OP_CPU_QUEUE_BST_THRESHOLDr 26649
#define OP_CPU_QUEUE_BST_THRESHOLD_PROFILEr 26650
#define OP_CPU_QUEUE_BST_TRIGGERr 26651
#define OP_E2ECC_PORT_CONFIGr 26652
#define OP_EP_PORT_MAPPING_TABLE_0r 26653
#define OP_EP_PORT_MAPPING_TABLE_1r 26654
#define OP_EP_PORT_MAPPING_TABLE_2r 26655
#define OP_EX_PORT_CONFIG_COS_MIN_0r 26656
#define OP_EX_PORT_CONFIG_COS_MIN_1r 26657
#define OP_EX_PORT_CONFIG_COS_MIN_2r 26658
#define OP_EX_PORT_CONFIG_SPID_0r 26659
#define OP_EX_PORT_CONFIG_SPID_1r 26660
#define OP_EX_PORT_CONFIG_SPID_2r 26661
#define OP_EX_PORT_CONFIG_SPID_3r 26662
#define OP_EX_PORT_CONFIG_SPID_4r 26663
#define OP_EX_QUEUE_MIN_COUNT_CELLr 26664
#define OP_EX_QUEUE_RESET_VALUE_CELLr 26665
#define OP_EX_QUEUE_SHARED_COUNT_CELLr 26666
#define OP_EX_QUEUE_TOTAL_COUNT_CELLr 26667
#define OP_MCUC_SP_BST_STATr 26668
#define OP_MCUC_SP_BST_THRESHOLDr 26669
#define OP_MC_SP_BST_STATr 26670
#define OP_MC_SP_BST_THRESHOLDr 26671
#define OP_PORT_CONFIGr 26672
#define OP_PORT_CONFIG1_CELLr 26673
#define OP_PORT_CONFIGLr 26674
#define OP_PORT_CONFIGUr 26675
#define OP_PORT_CONFIG_CELLr 26676
#define OP_PORT_CONFIG_PACKETr 26677
#define OP_PORT_DROP_STATE_BMPr 26678
#define OP_PORT_DROP_STATE_CELL_BMP0r 26679
#define OP_PORT_DROP_STATE_CELL_BMP1r 26680
#define OP_PORT_DROP_STATE_CELL_BMP0_64r 26681
#define OP_PORT_DROP_STATE_CELL_BMP1_64r 26682
#define OP_PORT_DROP_STATE_PACKET_BMP0r 26683
#define OP_PORT_DROP_STATE_PACKET_BMP1r 26684
#define OP_PORT_FIRST_FRAGMENT_COUNT_CELLr 26685
#define OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr 26686
#define OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr 26687
#define OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKETr 26688
#define OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr 26689
#define OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKETr 26690
#define OP_PORT_LIMIT_COLOR_CELLr 26691
#define OP_PORT_LIMIT_PRI0r 26692
#define OP_PORT_LIMIT_REDr 26693
#define OP_PORT_LIMIT_RED_CELLr 26694
#define OP_PORT_LIMIT_RED_PACKETr 26695
#define OP_PORT_LIMIT_RESUME_COLOR_CELLr 26696
#define OP_PORT_LIMIT_RESUME_RED_CELLr 26697
#define OP_PORT_LIMIT_RESUME_RED_PACKETr 26698
#define OP_PORT_LIMIT_RESUME_YELLOW_CELLr 26699
#define OP_PORT_LIMIT_RESUME_YELLOW_PACKETr 26700
#define OP_PORT_LIMIT_YELLOWr 26701
#define OP_PORT_LIMIT_YELLOW_CELLr 26702
#define OP_PORT_LIMIT_YELLOW_PACKETr 26703
#define OP_PORT_MC_RED_DROP_STATE_CELL_BMP0_64r 26704
#define OP_PORT_MC_YELLOW_DROP_STATE_CELL_BMP0_64r 26705
#define OP_PORT_REDIRECT_COUNT_CELLr 26706
#define OP_PORT_REDIRECT_COUNT_PACKETr 26707
#define OP_PORT_REDIRECT_DISC_RESUME_THD_CELLr 26708
#define OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr 26709
#define OP_PORT_REDIRECT_DISC_SET_THD_CELLr 26710
#define OP_PORT_REDIRECT_DISC_SET_THD_PACKETr 26711
#define OP_PORT_REDIRECT_XQ_COUNT_PACKETr 26712
#define OP_PORT_REDIRECT_XQ_DISC_RESUME_THD_PACKETr 26713
#define OP_PORT_REDIRECT_XQ_DISC_SET_THD_PACKETr 26714
#define OP_PORT_SHARED_COUNTr 26715
#define OP_PORT_SHARED_COUNT_CELLr 26716
#define OP_PORT_SHARED_COUNT_PACKETr 26717
#define OP_PORT_TOTAL_COUNTr 26718
#define OP_PORT_TOTAL_COUNT_CELLr 26719
#define OP_PORT_TOTAL_COUNT_PACKETr 26720
#define OP_QUEUE_CONFIGr 26721
#define OP_QUEUE_CONFIG1_CELLr 26722
#define OP_QUEUE_CONFIG1_PACKETr 26723
#define OP_QUEUE_CONFIG1_THDOEMAr 26724
#define OP_QUEUE_CONFIG1_THDORDEEr 26725
#define OP_QUEUE_CONFIG1_THDORDEIr 26726
#define OP_QUEUE_CONFIG1_THDORDEQr 26727
#define OP_QUEUE_CONFIG1_THDORQEEr 26728
#define OP_QUEUE_CONFIG1_THDORQEIr 26729
#define OP_QUEUE_CONFIG1_THDORQEQr 26730
#define OP_QUEUE_CONFIGLr 26731
#define OP_QUEUE_CONFIGUr 26732
#define OP_QUEUE_CONFIG_CELLr 26733
#define OP_QUEUE_CONFIG_PACKETr 26734
#define OP_QUEUE_CONFIG_THDOEMAr 26735
#define OP_QUEUE_CONFIG_THDORDEEr 26736
#define OP_QUEUE_CONFIG_THDORDEIr 26737
#define OP_QUEUE_CONFIG_THDORDEQr 26738
#define OP_QUEUE_CONFIG_THDORQEEr 26739
#define OP_QUEUE_CONFIG_THDORQEIr 26740
#define OP_QUEUE_CONFIG_THDORQEQr 26741
#define OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr 26742
#define OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKETr 26743
#define OP_QUEUE_FIRST_FRAGMENT_COUNT_CELLr 26744
#define OP_QUEUE_FIRST_FRAGMENT_COUNT_PACKETr 26745
#define OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr 26746
#define OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKETr 26747
#define OP_QUEUE_LIMIT_COLOR_CELLr 26748
#define OP_QUEUE_LIMIT_PRI0r 26749
#define OP_QUEUE_LIMIT_REDr 26750
#define OP_QUEUE_LIMIT_RED_CELLr 26751
#define OP_QUEUE_LIMIT_RED_PACKETr 26752
#define OP_QUEUE_LIMIT_RED_THDOEMAr 26753
#define OP_QUEUE_LIMIT_RED_THDORDEEr 26754
#define OP_QUEUE_LIMIT_RED_THDORDEIr 26755
#define OP_QUEUE_LIMIT_RED_THDORDEQr 26756
#define OP_QUEUE_LIMIT_RED_THDORQEEr 26757
#define OP_QUEUE_LIMIT_RED_THDORQEIr 26758
#define OP_QUEUE_LIMIT_RED_THDORQEQr 26759
#define OP_QUEUE_LIMIT_RESUME_COLOR_CELLr 26760
#define OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr 26761
#define OP_QUEUE_LIMIT_YELLOWr 26762
#define OP_QUEUE_LIMIT_YELLOW_CELLr 26763
#define OP_QUEUE_LIMIT_YELLOW_PACKETr 26764
#define OP_QUEUE_LIMIT_YELLOW_THDOEMAr 26765
#define OP_QUEUE_LIMIT_YELLOW_THDORDEEr 26766
#define OP_QUEUE_LIMIT_YELLOW_THDORDEIr 26767
#define OP_QUEUE_LIMIT_YELLOW_THDORDEQr 26768
#define OP_QUEUE_LIMIT_YELLOW_THDORQEEr 26769
#define OP_QUEUE_LIMIT_YELLOW_THDORQEIr 26770
#define OP_QUEUE_LIMIT_YELLOW_THDORQEQr 26771
#define OP_QUEUE_MIN_COUNTr 26772
#define OP_QUEUE_MIN_COUNT_CELLr 26773
#define OP_QUEUE_MIN_COUNT_PACKETr 26774
#define OP_QUEUE_MIN_COUNT_THDOEMAr 26775
#define OP_QUEUE_MIN_COUNT_THDORDEEr 26776
#define OP_QUEUE_MIN_COUNT_THDORDEIr 26777
#define OP_QUEUE_MIN_COUNT_THDORDEQr 26778
#define OP_QUEUE_MIN_COUNT_THDORQEEr 26779
#define OP_QUEUE_MIN_COUNT_THDORQEIr 26780
#define OP_QUEUE_MIN_COUNT_THDORQEQr 26781
#define OP_QUEUE_REDIRECT_CONFIG_CELLr 26782
#define OP_QUEUE_REDIRECT_CONFIG_PACKETr 26783
#define OP_QUEUE_REDIRECT_COUNT_CELLr 26784
#define OP_QUEUE_REDIRECT_COUNT_PACKETr 26785
#define OP_QUEUE_REDIRECT_RESET_OFFSET_CELLr 26786
#define OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr 26787
#define OP_QUEUE_REDIRECT_XQ_CONFIG_PACKETr 26788
#define OP_QUEUE_REDIRECT_XQ_COUNT_PACKETr 26789
#define OP_QUEUE_REDIRECT_XQ_RESET_OFFSET_PACKETr 26790
#define OP_QUEUE_RESET_OFFSETr 26791
#define OP_QUEUE_RESET_OFFSET_CELLr 26792
#define OP_QUEUE_RESET_OFFSET_PACKETr 26793
#define OP_QUEUE_RESET_OFFSET_RED_THDOEMAr 26794
#define OP_QUEUE_RESET_OFFSET_RED_THDORDEEr 26795
#define OP_QUEUE_RESET_OFFSET_RED_THDORDEIr 26796
#define OP_QUEUE_RESET_OFFSET_RED_THDORDEQr 26797
#define OP_QUEUE_RESET_OFFSET_RED_THDORQEEr 26798
#define OP_QUEUE_RESET_OFFSET_RED_THDORQEIr 26799
#define OP_QUEUE_RESET_OFFSET_RED_THDORQEQr 26800
#define OP_QUEUE_RESET_OFFSET_THDOEMAr 26801
#define OP_QUEUE_RESET_OFFSET_THDORDEEr 26802
#define OP_QUEUE_RESET_OFFSET_THDORDEIr 26803
#define OP_QUEUE_RESET_OFFSET_THDORDEQr 26804
#define OP_QUEUE_RESET_OFFSET_THDORQEEr 26805
#define OP_QUEUE_RESET_OFFSET_THDORQEIr 26806
#define OP_QUEUE_RESET_OFFSET_THDORQEQr 26807
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr 26808
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEEr 26809
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEIr 26810
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEQr 26811
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr 26812
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr 26813
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr 26814
#define OP_QUEUE_RESET_VALUEr 26815
#define OP_QUEUE_RESET_VALUE_CELLr 26816
#define OP_QUEUE_RESET_VALUE_PACKETr 26817
#define OP_QUEUE_RESET_VALUE_THDOEMAr 26818
#define OP_QUEUE_RESET_VALUE_THDORDEEr 26819
#define OP_QUEUE_RESET_VALUE_THDORDEIr 26820
#define OP_QUEUE_RESET_VALUE_THDORDEQr 26821
#define OP_QUEUE_RESET_VALUE_THDORQEEr 26822
#define OP_QUEUE_RESET_VALUE_THDORQEIr 26823
#define OP_QUEUE_RESET_VALUE_THDORQEQr 26824
#define OP_QUEUE_SHARED_COUNTr 26825
#define OP_QUEUE_SHARED_COUNT_CELLr 26826
#define OP_QUEUE_SHARED_COUNT_PACKETr 26827
#define OP_QUEUE_SHARED_COUNT_THDOEMAr 26828
#define OP_QUEUE_SHARED_COUNT_THDORDEEr 26829
#define OP_QUEUE_SHARED_COUNT_THDORDEIr 26830
#define OP_QUEUE_SHARED_COUNT_THDORDEQr 26831
#define OP_QUEUE_SHARED_COUNT_THDORQEEr 26832
#define OP_QUEUE_SHARED_COUNT_THDORQEIr 26833
#define OP_QUEUE_SHARED_COUNT_THDORQEQr 26834
#define OP_QUEUE_TOTAL_COUNTr 26835
#define OP_QUEUE_TOTAL_COUNT_CELLr 26836
#define OP_QUEUE_TOTAL_COUNT_PACKETr 26837
#define OP_QUEUE_TOTAL_COUNT_THDOEMAr 26838
#define OP_QUEUE_TOTAL_COUNT_THDORDEEr 26839
#define OP_QUEUE_TOTAL_COUNT_THDORDEIr 26840
#define OP_QUEUE_TOTAL_COUNT_THDORDEQr 26841
#define OP_QUEUE_TOTAL_COUNT_THDORQEEr 26842
#define OP_QUEUE_TOTAL_COUNT_THDORQEIr 26843
#define OP_QUEUE_TOTAL_COUNT_THDORQEQr 26844
#define OP_RESUME_OFFSET_COLOR_CELL_PROFILEr 26845
#define OP_RESUME_OFFSET_COLOR_PACKET_PROFILEr 26846
#define OP_SP_BST_THRESHOLD_SELr 26847
#define OP_THDU_CONFIGr 26848
#define OP_THR_CONFIGr 26849
#define OP_THR_CONFIG_PLUSr 26850
#define OP_UC_PORT_BST_THRESHOLDr 26851
#define OP_UC_PORT_CONFIG1_CELLr 26852
#define OP_UC_PORT_CONFIG_CELLr 26853
#define OP_UC_PORT_DROP_STATEr 26854
#define OP_UC_PORT_DROP_STATE_CELL_BMP0_64r 26855
#define OP_UC_PORT_DROP_STATE_CELL_BMP1_64r 26856
#define OP_UC_PORT_DROP_STATE_Xr 26857
#define OP_UC_PORT_DROP_STATE_Yr 26858
#define OP_UC_PORT_LIMIT_COLOR_CELLr 26859
#define OP_UC_PORT_LIMIT_RESUME_COLOR_CELLr 26860
#define OP_UC_PORT_RED_DROP_STATEr 26861
#define OP_UC_PORT_RED_DROP_STATE_Xr 26862
#define OP_UC_PORT_RED_DROP_STATE_Yr 26863
#define OP_UC_PORT_SHARED_COUNT_CELLr 26864
#define OP_UC_PORT_YELLOW_DROP_STATEr 26865
#define OP_UC_PORT_YELLOW_DROP_STATE_Xr 26866
#define OP_UC_PORT_YELLOW_DROP_STATE_Yr 26867
#define OP_UC_QGROUP_BST_THRESHOLDr 26868
#define OP_UC_QGROUP_DROP_STATEr 26869
#define OP_UC_QGROUP_DROP_STATE_Xr 26870
#define OP_UC_QGROUP_DROP_STATE_Yr 26871
#define OP_UC_QGROUP_RED_DROP_STATEr 26872
#define OP_UC_QGROUP_RED_DROP_STATE_Xr 26873
#define OP_UC_QGROUP_RED_DROP_STATE_Yr 26874
#define OP_UC_QGROUP_YELLOW_DROP_STATEr 26875
#define OP_UC_QGROUP_YELLOW_DROP_STATE_Xr 26876
#define OP_UC_QGROUP_YELLOW_DROP_STATE_Yr 26877
#define OP_UC_QUEUE_BST_THRESHOLDr 26878
#define OP_UC_QUEUE_DROP_STATEr 26879
#define OP_UC_QUEUE_DROP_STATE_Xr 26880
#define OP_UC_QUEUE_DROP_STATE_Yr 26881
#define OP_UC_QUEUE_MIN_COUNT_CELLr 26882
#define OP_UC_QUEUE_RED_DROP_STATEr 26883
#define OP_UC_QUEUE_RED_DROP_STATE_Xr 26884
#define OP_UC_QUEUE_RED_DROP_STATE_Yr 26885
#define OP_UC_QUEUE_RESET_VALUE_CELLr 26886
#define OP_UC_QUEUE_SHARED_COUNT_CELLr 26887
#define OP_UC_QUEUE_TOTAL_COUNT_CELLr 26888
#define OP_UC_QUEUE_YELLOW_DROP_STATEr 26889
#define OP_UC_QUEUE_YELLOW_DROP_STATE_Xr 26890
#define OP_UC_QUEUE_YELLOW_DROP_STATE_Yr 26891
#define OP_VOQ_MOP1B_CONFIGr 26892
#define OP_VOQ_PORT_CONFIGr 26893
#define OTMHEXTCONFIGr 26894
#define OTPC_CNTRLr 26895
#define OTPC_CNTRL_0r 26896
#define OTPC_CNTRL_1r 26897
#define OTPC_CPUADDR_REGr 26898
#define OTPC_CPU_DATAr 26899
#define OTPC_CPU_STATUSr 26900
#define OTPC_CPU_WRITE_REGr 26901
#define OTPC_MODE_REGr 26902
#define OTPC_SOFT_RESET_CNTRLr 26903
#define OUTER_TPID_0r 26904
#define OUTER_TPID_1r 26905
#define OUTER_TPID_2r 26906
#define OUTER_TPID_3r 26907
#define OUTLIFERRORCODE_0r 26908
#define OUTLIFERRORCODE_1r 26909
#define OUTOFBANDRX0CONFIGURATION0r 26910
#define OUTOFBANDRX0THRESHOLDCONFIGURATION0r 26911
#define OUTOFBANDRX0THRESHOLDCONFIGURATION1r 26912
#define OUTOFBANDRX1CONFIGURATION0r 26913
#define OUTOFBANDRX1THRESHOLDCONFIGURATION0r 26914
#define OUTOFBANDRX1THRESHOLDCONFIGURATION1r 26915
#define OUTOFBANDTXCONFIGURATION0r 26916
#define OUTOFBANDTXCONFIGURATION1r 26917
#define OUTPUTCLOCKCONTROLr 26918
#define OUTPUT_PORT_RX_ENABLEr 26919
#define OUTPUT_PORT_RX_ENABLE0_64r 26920
#define OUTPUT_PORT_RX_ENABLE1_64r 26921
#define OUTPUT_PORT_RX_ENABLE_64r 26922
#define OVERFLOWDQCQIDr 26923
#define OVERLAY_MODEr 26924
#define OVERRIDEINTERRUPTr 26925
#define OVQ_ADDRESS_RANGE_0r 26926
#define OVQ_ADDRESS_RANGE_1r 26927
#define OVQ_ADDRESS_RANGE_2r 26928
#define OVQ_ADDRESS_RANGE_3r 26929
#define OVQ_BLOCK_COUNTERr 26930
#define OVQ_BUBBLE_SIZE_REGr 26931
#define OVQ_BUBBLE_THRESHOLDr 26932
#define OVQ_DFTr 26933
#define OVQ_DISTRIBUTOR_DFTr 26934
#define OVQ_DROP_THRESHOLD0r 26935
#define OVQ_DROP_THRESHOLD_REGr 26936
#define OVQ_DROP_THRESHOLD_RESET_LIMITr 26937
#define OVQ_ECC_BITMAPr 26938
#define OVQ_FLOWCONTROL_COUNTERr 26939
#define OVQ_FLOWCONTROL_THRESHOLDr 26940
#define OVQ_LINKED_LIST_REGr 26941
#define OVQ_LINKED_LIST_SELECTr 26942
#define OVQ_LINKED_NEXTPTRr 26943
#define OVQ_LINKED_REGr 26944
#define OVQ_MCQ_CREDITSr 26945
#define OVQ_MCQ_STATEr 26946
#define OVQ_SCANNER_MAX_POINTERr 26947
#define OVQ_SCANNER_POINTERr 26948
#define P2PCFGr 26949
#define PACKETAGEDCOUNTERr 26950
#define PACKETCONFIGURATIONREGISTERr 26951
#define PACKETCOUNTERCONFIGURATIONr 26952
#define PACKETDELAYCONFIGURATIONr 26953
#define PACKETEDITFIFOSTATUSr 26954
#define PACKETEDITFIFOTHRESHOLDSr 26955
#define PACKETHEADERSIZERANGE0r 26956
#define PACKETHEADERSIZERANGE1r 26957
#define PACKETHEADERSIZERANGE2r 26958
#define PACKETLENGTHINCREMENTALVALUEr 26959
#define PACKETQUEUESCATEGORIES1r 26960
#define PACKETQUEUESCATEGORIES2r 26961
#define PACKETSIZESr 26962
#define PACKET_RESET_LIMIT_OFFSET_SPr 26963
#define PACKET_SPAP_RED_OFFSET_SPr 26964
#define PACKET_SPAP_YELLOW_OFFSET_SPr 26965
#define PAEBINTERRUPTMASKREGISTERr 26966
#define PAEBINTERRUPTREGISTERr 26967
#define PARITY_CHK_ENr 26968
#define PARITY_DEBUGr 26969
#define PARITY_ENr 26970
#define PARITY_ERROR_COUNTERr 26971
#define PARITY_ERROR_INTR_MASKr 26972
#define PARITY_ERROR_STATUS_0r 26973
#define PARITY_ERROR_STATUS_1r 26974
#define PARITY_ERROR_STATUS_0_64r 26975
#define PARITY_ERROR_STATUS_1_64r 26976
#define PARSERLASTNWKRECORD1r 26977
#define PARSERLASTNWKRECORD2r 26978
#define PARSERLASTSYSRECORDr 26979
#define PARS_RAM_DBGCTRLr 26980
#define PARS_RAM_DBGCTRL_2r 26981
#define PASSTHRU_NLF_MTU_CHECKr 26982
#define PASS_CONTROL_FRAMEr 26983
#define PAUSE_CONTROLr 26984
#define PAUSE_QUANTr 26985
#define PAXB_0_CFG_ADDRr 26986
#define PAXB_0_CFG_DATAr 26987
#define PAXB_0_CLK_CONTROLr 26988
#define PAXB_0_CMICD_TO_PCIE_INTR_ENr 26989
#define PAXB_0_CONFIG_IND_ADDRr 26990
#define PAXB_0_CONFIG_IND_DATAr 26991
#define PAXB_0_EP_LTR_CONTROLr 26992
#define PAXB_0_EP_LTR_STATUSr 26993
#define PAXB_0_EP_OBFF_STATUSr 26994
#define PAXB_0_EP_PM_CONTROLr 26995
#define PAXB_0_EP_PM_STATUSr 26996
#define PAXB_0_FUNC0_IMAP1r 26997
#define PAXB_0_FUNC0_IMAP2r 26998
#define PAXB_0_FUNC0_IMAP0_0r 26999
#define PAXB_0_FUNC0_IMAP0_1r 27000
#define PAXB_0_FUNC0_IMAP0_2r 27001
#define PAXB_0_FUNC0_IMAP0_3r 27002
#define PAXB_0_FUNC0_IMAP0_4r 27003
#define PAXB_0_FUNC0_IMAP0_5r 27004
#define PAXB_0_FUNC0_IMAP0_6r 27005
#define PAXB_0_FUNC0_IMAP0_7r 27006
#define PAXB_0_FUNC0_IMAP0_0123_REGS_TYPEr 27007
#define PAXB_0_FUNC0_IMAP0_0_UPPERr 27008
#define PAXB_0_FUNC0_IMAP0_1_UPPERr 27009
#define PAXB_0_FUNC0_IMAP0_2_UPPERr 27010
#define PAXB_0_FUNC0_IMAP0_3_UPPERr 27011
#define PAXB_0_FUNC0_IMAP0_4_UPPERr 27012
#define PAXB_0_FUNC0_IMAP0_5_UPPERr 27013
#define PAXB_0_FUNC0_IMAP0_6_UPPERr 27014
#define PAXB_0_FUNC0_IMAP0_7_UPPERr 27015
#define PAXB_0_FUNC0_IMAP1_UPPERr 27016
#define PAXB_0_FUNC0_IMAP2_UPPERr 27017
#define PAXB_0_FUNC1_IARR_1_SIZEr 27018
#define PAXB_0_FUNC1_IARR_2_SIZEr 27019
#define PAXB_0_FUNC1_IMAP1r 27020
#define PAXB_0_FUNC1_IMAP2r 27021
#define PAXB_0_FUNC1_IMAP0_0r 27022
#define PAXB_0_FUNC1_IMAP0_1r 27023
#define PAXB_0_FUNC1_IMAP0_2r 27024
#define PAXB_0_FUNC1_IMAP0_3r 27025
#define PAXB_0_FUNC1_IMAP0_4r 27026
#define PAXB_0_FUNC1_IMAP0_5r 27027
#define PAXB_0_FUNC1_IMAP0_6r 27028
#define PAXB_0_FUNC1_IMAP0_7r 27029
#define PAXB_0_FUNC1_IMAP0_0_UPPERr 27030
#define PAXB_0_FUNC1_IMAP0_1_UPPERr 27031
#define PAXB_0_FUNC1_IMAP0_2_UPPERr 27032
#define PAXB_0_FUNC1_IMAP0_3_UPPERr 27033
#define PAXB_0_FUNC1_IMAP0_4_UPPERr 27034
#define PAXB_0_FUNC1_IMAP0_5_UPPERr 27035
#define PAXB_0_FUNC1_IMAP0_6_UPPERr 27036
#define PAXB_0_FUNC1_IMAP0_7_UPPERr 27037
#define PAXB_0_FUNC1_IMAP1_UPPERr 27038
#define PAXB_0_FUNC1_IMAP2_UPPERr 27039
#define PAXB_0_IARR_0_LOWERr 27040
#define PAXB_0_IARR_0_UPPERr 27041
#define PAXB_0_IARR_1_LOWERr 27042
#define PAXB_0_IARR_1_UPPERr 27043
#define PAXB_0_IARR_2_LOWERr 27044
#define PAXB_0_IARR_2_UPPERr 27045
#define PAXB_0_MEM_CONTROLr 27046
#define PAXB_0_MEM_ECC_ERR_LOG_0r 27047
#define PAXB_0_MEM_ECC_ERR_LOG_1r 27048
#define PAXB_0_MISC_INTR_ENr 27049
#define PAXB_0_OARR_0r 27050
#define PAXB_0_OARR_1r 27051
#define PAXB_0_OARR_2r 27052
#define PAXB_0_OARR_0_UPPERr 27053
#define PAXB_0_OARR_1_UPPERr 27054
#define PAXB_0_OARR_2_UPPERr 27055
#define PAXB_0_OARR_FUNC0_MSI_PAGEr 27056
#define PAXB_0_OARR_FUNC0_MSI_PAGE_UPPERr 27057
#define PAXB_0_OARR_FUNC1_MSI_PAGEr 27058
#define PAXB_0_OARR_FUNC1_MSI_PAGE_UPPERr 27059
#define PAXB_0_OMAP_0_LOWERr 27060
#define PAXB_0_OMAP_0_UPPERr 27061
#define PAXB_0_OMAP_1_LOWERr 27062
#define PAXB_0_OMAP_1_UPPERr 27063
#define PAXB_0_OMAP_2_LOWERr 27064
#define PAXB_0_OMAP_2_UPPERr 27065
#define PAXB_0_PAXB_ENDIANNESSr 27066
#define PAXB_0_PAXB_INTR_CLEARr 27067
#define PAXB_0_PAXB_INTR_ENr 27068
#define PAXB_0_PAXB_INTR_STATUSr 27069
#define PAXB_0_PAXB_MISC_CONFIGr 27070
#define PAXB_0_PAXB_MISC_STATUSr 27071
#define PAXB_0_PAXB_RD_CMPL_BUF_INIT_DONEr 27072
#define PAXB_0_PAXB_RD_CMPL_BUF_INIT_STARTr 27073
#define PAXB_0_PAXB_TX_DEBUG_CFGr 27074
#define PAXB_0_PCIE_EP_AXI_CONFIGr 27075
#define PAXB_0_PCIE_ERROR_STATUSr 27076
#define PAXB_0_PCIE_LINK_STATUSr 27077
#define PAXB_0_PCIE_PAXB_RX_DEBUG_CONTROL_0r 27078
#define PAXB_0_PCIE_PAXB_RX_DEBUG_STATUS_0r 27079
#define PAXB_0_PCIE_RC_AXI_CONFIGr 27080
#define PAXB_0_PCIE_SYS_EP_INT_CSR0r 27081
#define PAXB_0_PCIE_SYS_EP_INT_CSR1r 27082
#define PAXB_0_PCIE_SYS_EP_INT_EN0r 27083
#define PAXB_0_PCIE_SYS_EP_INT_EN1r 27084
#define PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr 27085
#define PAXB_0_PCIE_SYS_EQ_1_OVERWRITTENr 27086
#define PAXB_0_PCIE_SYS_EQ_2_OVERWRITTENr 27087
#define PAXB_0_PCIE_SYS_EQ_3_OVERWRITTENr 27088
#define PAXB_0_PCIE_SYS_EQ_4_OVERWRITTENr 27089
#define PAXB_0_PCIE_SYS_EQ_5_OVERWRITTENr 27090
#define PAXB_0_PCIE_SYS_EQ_HEAD_0r 27091
#define PAXB_0_PCIE_SYS_EQ_HEAD_1r 27092
#define PAXB_0_PCIE_SYS_EQ_HEAD_2r 27093
#define PAXB_0_PCIE_SYS_EQ_HEAD_3r 27094
#define PAXB_0_PCIE_SYS_EQ_HEAD_4r 27095
#define PAXB_0_PCIE_SYS_EQ_HEAD_5r 27096
#define PAXB_0_PCIE_SYS_EQ_PAGEr 27097
#define PAXB_0_PCIE_SYS_EQ_PAGE_UPPERr 27098
#define PAXB_0_PCIE_SYS_EQ_TAIL_0r 27099
#define PAXB_0_PCIE_SYS_EQ_TAIL_1r 27100
#define PAXB_0_PCIE_SYS_EQ_TAIL_2r 27101
#define PAXB_0_PCIE_SYS_EQ_TAIL_3r 27102
#define PAXB_0_PCIE_SYS_EQ_TAIL_4r 27103
#define PAXB_0_PCIE_SYS_EQ_TAIL_5r 27104
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r 27105
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_1r 27106
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_2r 27107
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_3r 27108
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_4r 27109
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_5r 27110
#define PAXB_0_PCIE_SYS_HOST_INTR_0r 27111
#define PAXB_0_PCIE_SYS_HOST_INTR_1r 27112
#define PAXB_0_PCIE_SYS_HOST_INTR_2r 27113
#define PAXB_0_PCIE_SYS_HOST_INTR_3r 27114
#define PAXB_0_PCIE_SYS_HOST_INTR_CSRr 27115
#define PAXB_0_PCIE_SYS_HOST_INTR_ENr 27116
#define PAXB_0_PCIE_SYS_MSI_CTRL_0r 27117
#define PAXB_0_PCIE_SYS_MSI_CTRL_1r 27118
#define PAXB_0_PCIE_SYS_MSI_CTRL_2r 27119
#define PAXB_0_PCIE_SYS_MSI_CTRL_3r 27120
#define PAXB_0_PCIE_SYS_MSI_CTRL_4r 27121
#define PAXB_0_PCIE_SYS_MSI_CTRL_5r 27122
#define PAXB_0_PCIE_SYS_MSI_INTR_ENr 27123
#define PAXB_0_PCIE_SYS_MSI_PAGEr 27124
#define PAXB_0_PCIE_SYS_MSI_PAGE_UPPERr 27125
#define PAXB_0_PCIE_SYS_MSI_REQr 27126
#define PAXB_0_PCIE_SYS_RC_INTX_CSRr 27127
#define PAXB_0_PCIE_SYS_RC_INTX_ENr 27128
#define PAXB_0_RC_PM_CONTROLr 27129
#define PAXB_0_RC_PM_STATUSr 27130
#define PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr 27131
#define PAXB_0_RESET_STATUSr 27132
#define PAXB_0_STRAP_STATUSr 27133
#define PAXB_1_CFG_ADDRr 27134
#define PAXB_1_CFG_DATAr 27135
#define PAXB_1_CLK_CONTROLr 27136
#define PAXB_1_CMICD_TO_PCIE_INTR_ENr 27137
#define PAXB_1_CONFIG_IND_ADDRr 27138
#define PAXB_1_CONFIG_IND_DATAr 27139
#define PAXB_1_EP_LTR_CONTROLr 27140
#define PAXB_1_EP_LTR_STATUSr 27141
#define PAXB_1_EP_OBFF_STATUSr 27142
#define PAXB_1_EP_PM_CONTROLr 27143
#define PAXB_1_EP_PM_STATUSr 27144
#define PAXB_1_FUNC0_IMAP1r 27145
#define PAXB_1_FUNC0_IMAP2r 27146
#define PAXB_1_FUNC0_IMAP0_0r 27147
#define PAXB_1_FUNC0_IMAP0_1r 27148
#define PAXB_1_FUNC0_IMAP0_2r 27149
#define PAXB_1_FUNC0_IMAP0_3r 27150
#define PAXB_1_FUNC0_IMAP0_4r 27151
#define PAXB_1_FUNC0_IMAP0_5r 27152
#define PAXB_1_FUNC0_IMAP0_6r 27153
#define PAXB_1_FUNC0_IMAP0_7r 27154
#define PAXB_1_FUNC0_IMAP0_0123_REGS_TYPEr 27155
#define PAXB_1_FUNC0_IMAP0_0_UPPERr 27156
#define PAXB_1_FUNC0_IMAP0_1_UPPERr 27157
#define PAXB_1_FUNC0_IMAP0_2_UPPERr 27158
#define PAXB_1_FUNC0_IMAP0_3_UPPERr 27159
#define PAXB_1_FUNC0_IMAP0_4_UPPERr 27160
#define PAXB_1_FUNC0_IMAP0_5_UPPERr 27161
#define PAXB_1_FUNC0_IMAP0_6_UPPERr 27162
#define PAXB_1_FUNC0_IMAP0_7_UPPERr 27163
#define PAXB_1_FUNC0_IMAP1_UPPERr 27164
#define PAXB_1_FUNC0_IMAP2_UPPERr 27165
#define PAXB_1_FUNC1_IARR_1_SIZEr 27166
#define PAXB_1_FUNC1_IARR_2_SIZEr 27167
#define PAXB_1_FUNC1_IMAP1r 27168
#define PAXB_1_FUNC1_IMAP2r 27169
#define PAXB_1_FUNC1_IMAP0_0r 27170
#define PAXB_1_FUNC1_IMAP0_1r 27171
#define PAXB_1_FUNC1_IMAP0_2r 27172
#define PAXB_1_FUNC1_IMAP0_3r 27173
#define PAXB_1_FUNC1_IMAP0_4r 27174
#define PAXB_1_FUNC1_IMAP0_5r 27175
#define PAXB_1_FUNC1_IMAP0_6r 27176
#define PAXB_1_FUNC1_IMAP0_7r 27177
#define PAXB_1_FUNC1_IMAP0_0_UPPERr 27178
#define PAXB_1_FUNC1_IMAP0_1_UPPERr 27179
#define PAXB_1_FUNC1_IMAP0_2_UPPERr 27180
#define PAXB_1_FUNC1_IMAP0_3_UPPERr 27181
#define PAXB_1_FUNC1_IMAP0_4_UPPERr 27182
#define PAXB_1_FUNC1_IMAP0_5_UPPERr 27183
#define PAXB_1_FUNC1_IMAP0_6_UPPERr 27184
#define PAXB_1_FUNC1_IMAP0_7_UPPERr 27185
#define PAXB_1_FUNC1_IMAP1_UPPERr 27186
#define PAXB_1_FUNC1_IMAP2_UPPERr 27187
#define PAXB_1_IARR_0_LOWERr 27188
#define PAXB_1_IARR_0_UPPERr 27189
#define PAXB_1_IARR_1_LOWERr 27190
#define PAXB_1_IARR_1_UPPERr 27191
#define PAXB_1_IARR_2_LOWERr 27192
#define PAXB_1_IARR_2_UPPERr 27193
#define PAXB_1_MEM_CONTROLr 27194
#define PAXB_1_MEM_ECC_ERR_LOG_0r 27195
#define PAXB_1_MEM_ECC_ERR_LOG_1r 27196
#define PAXB_1_MISC_INTR_ENr 27197
#define PAXB_1_OARR_0r 27198
#define PAXB_1_OARR_1r 27199
#define PAXB_1_OARR_2r 27200
#define PAXB_1_OARR_0_UPPERr 27201
#define PAXB_1_OARR_1_UPPERr 27202
#define PAXB_1_OARR_2_UPPERr 27203
#define PAXB_1_OARR_FUNC0_MSI_PAGEr 27204
#define PAXB_1_OARR_FUNC0_MSI_PAGE_UPPERr 27205
#define PAXB_1_OARR_FUNC1_MSI_PAGEr 27206
#define PAXB_1_OARR_FUNC1_MSI_PAGE_UPPERr 27207
#define PAXB_1_OMAP_0_LOWERr 27208
#define PAXB_1_OMAP_0_UPPERr 27209
#define PAXB_1_OMAP_1_LOWERr 27210
#define PAXB_1_OMAP_1_UPPERr 27211
#define PAXB_1_OMAP_2_LOWERr 27212
#define PAXB_1_OMAP_2_UPPERr 27213
#define PAXB_1_PAXB_ENDIANNESSr 27214
#define PAXB_1_PAXB_INTR_CLEARr 27215
#define PAXB_1_PAXB_INTR_ENr 27216
#define PAXB_1_PAXB_INTR_STATUSr 27217
#define PAXB_1_PAXB_MISC_CONFIGr 27218
#define PAXB_1_PAXB_MISC_STATUSr 27219
#define PAXB_1_PAXB_RD_CMPL_BUF_INIT_DONEr 27220
#define PAXB_1_PAXB_RD_CMPL_BUF_INIT_STARTr 27221
#define PAXB_1_PAXB_TX_DEBUG_CFGr 27222
#define PAXB_1_PCIE_EP_AXI_CONFIGr 27223
#define PAXB_1_PCIE_ERROR_STATUSr 27224
#define PAXB_1_PCIE_LINK_STATUSr 27225
#define PAXB_1_PCIE_PAXB_RX_DEBUG_CONTROL_0r 27226
#define PAXB_1_PCIE_PAXB_RX_DEBUG_STATUS_0r 27227
#define PAXB_1_PCIE_RC_AXI_CONFIGr 27228
#define PAXB_1_PCIE_SYS_EP_INT_CSR0r 27229
#define PAXB_1_PCIE_SYS_EP_INT_CSR1r 27230
#define PAXB_1_PCIE_SYS_EP_INT_EN0r 27231
#define PAXB_1_PCIE_SYS_EP_INT_EN1r 27232
#define PAXB_1_PCIE_SYS_EQ_0_OVERWRITTENr 27233
#define PAXB_1_PCIE_SYS_EQ_1_OVERWRITTENr 27234
#define PAXB_1_PCIE_SYS_EQ_2_OVERWRITTENr 27235
#define PAXB_1_PCIE_SYS_EQ_3_OVERWRITTENr 27236
#define PAXB_1_PCIE_SYS_EQ_4_OVERWRITTENr 27237
#define PAXB_1_PCIE_SYS_EQ_5_OVERWRITTENr 27238
#define PAXB_1_PCIE_SYS_EQ_HEAD_0r 27239
#define PAXB_1_PCIE_SYS_EQ_HEAD_1r 27240
#define PAXB_1_PCIE_SYS_EQ_HEAD_2r 27241
#define PAXB_1_PCIE_SYS_EQ_HEAD_3r 27242
#define PAXB_1_PCIE_SYS_EQ_HEAD_4r 27243
#define PAXB_1_PCIE_SYS_EQ_HEAD_5r 27244
#define PAXB_1_PCIE_SYS_EQ_PAGEr 27245
#define PAXB_1_PCIE_SYS_EQ_PAGE_UPPERr 27246
#define PAXB_1_PCIE_SYS_EQ_TAIL_0r 27247
#define PAXB_1_PCIE_SYS_EQ_TAIL_1r 27248
#define PAXB_1_PCIE_SYS_EQ_TAIL_2r 27249
#define PAXB_1_PCIE_SYS_EQ_TAIL_3r 27250
#define PAXB_1_PCIE_SYS_EQ_TAIL_4r 27251
#define PAXB_1_PCIE_SYS_EQ_TAIL_5r 27252
#define PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_0r 27253
#define PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_1r 27254
#define PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_2r 27255
#define PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_3r 27256
#define PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_4r 27257
#define PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_5r 27258
#define PAXB_1_PCIE_SYS_HOST_INTR_0r 27259
#define PAXB_1_PCIE_SYS_HOST_INTR_1r 27260
#define PAXB_1_PCIE_SYS_HOST_INTR_2r 27261
#define PAXB_1_PCIE_SYS_HOST_INTR_3r 27262
#define PAXB_1_PCIE_SYS_HOST_INTR_CSRr 27263
#define PAXB_1_PCIE_SYS_HOST_INTR_ENr 27264
#define PAXB_1_PCIE_SYS_MSI_CTRL_0r 27265
#define PAXB_1_PCIE_SYS_MSI_CTRL_1r 27266
#define PAXB_1_PCIE_SYS_MSI_CTRL_2r 27267
#define PAXB_1_PCIE_SYS_MSI_CTRL_3r 27268
#define PAXB_1_PCIE_SYS_MSI_CTRL_4r 27269
#define PAXB_1_PCIE_SYS_MSI_CTRL_5r 27270
#define PAXB_1_PCIE_SYS_MSI_INTR_ENr 27271
#define PAXB_1_PCIE_SYS_MSI_PAGEr 27272
#define PAXB_1_PCIE_SYS_MSI_PAGE_UPPERr 27273
#define PAXB_1_PCIE_SYS_MSI_REQr 27274
#define PAXB_1_PCIE_SYS_RC_INTX_CSRr 27275
#define PAXB_1_PCIE_SYS_RC_INTX_ENr 27276
#define PAXB_1_RC_PM_CONTROLr 27277
#define PAXB_1_RC_PM_STATUSr 27278
#define PAXB_1_RESET_ENABLE_IN_PCIE_LINK_DOWNr 27279
#define PAXB_1_RESET_STATUSr 27280
#define PAXB_1_STRAP_STATUSr 27281
#define PBCASCFG_CHID_0r 27282
#define PBCASCFG_CHID_1r 27283
#define PBCASCFG_CHID_2r 27284
#define PBCASCFG_CHID_3r 27285
#define PBCASCFG_CHID_4r 27286
#define PBCASCFG_CHID_5r 27287
#define PBCASCFG_CHID_6r 27288
#define PBCASCFG_CHID_7r 27289
#define PBCASCFG_CHID_8r 27290
#define PBCASCFG_CHID_9r 27291
#define PBCASCFG_CHID_10r 27292
#define PBCASCFG_CHID_11r 27293
#define PBCASCFG_CHID_12r 27294
#define PBCASCFG_CHID_13r 27295
#define PBCASCFG_CHID_14r 27296
#define PBCASCFG_CHID_15r 27297
#define PBCASCFG_CHID_16r 27298
#define PBCASCFG_CHID_17r 27299
#define PBCASCFG_CHID_18r 27300
#define PBCASCFG_CHID_19r 27301
#define PBCASCFG_CHID_20r 27302
#define PBCASCFG_CHID_21r 27303
#define PBCASCFG_CHID_22r 27304
#define PBCASCFG_CHID_23r 27305
#define PBCASCFG_CHID_24r 27306
#define PBCASCFG_CHID_25r 27307
#define PBCASCFG_CHID_26r 27308
#define PBCASCFG_CHID_27r 27309
#define PBCASCFG_CHID_28r 27310
#define PBCASCFG_CHID_29r 27311
#define PBCASCFG_CHID_30r 27312
#define PBCASCFG_CHID_31r 27313
#define PBCASCFG_CHID_32r 27314
#define PBCASCFG_CHID_33r 27315
#define PBCASCFG_CHID_34r 27316
#define PBCASCFG_CHID_35r 27317
#define PBCASCFG_CHID_36r 27318
#define PBCASCFG_CHID_37r 27319
#define PBCASCFG_CHID_38r 27320
#define PBCASCFG_CHID_39r 27321
#define PBCASCFG_CHID_40r 27322
#define PBCASCFG_CHID_41r 27323
#define PBCASCFG_CHID_42r 27324
#define PBCASCFG_CHID_43r 27325
#define PBCASCFG_CHID_44r 27326
#define PBCASCFG_CHID_45r 27327
#define PBCASCFG_CHID_46r 27328
#define PBCASCFG_CHID_47r 27329
#define PBCASCFG_CHID_48r 27330
#define PBCASCFG_CHID_49r 27331
#define PBCASCFG_CHID_50r 27332
#define PBCASCFG_CHID_51r 27333
#define PBCASCFG_CHID_52r 27334
#define PBCASCFG_CHID_53r 27335
#define PBCASCFG_CHID_54r 27336
#define PBCASCFG_CHID_55r 27337
#define PBCASCFG_CHID_56r 27338
#define PBCASCFG_CHID_57r 27339
#define PBCASCFG_CHID_58r 27340
#define PBCASCFG_CHID_59r 27341
#define PBCASCFG_CHID_60r 27342
#define PBCASCFG_CHID_61r 27343
#define PBCASCFG_CHID_62r 27344
#define PBCASCFG_CHID_63r 27345
#define PBCHCFG_CHID_0r 27346
#define PBCHCFG_CHID_1r 27347
#define PBCHCFG_CHID_2r 27348
#define PBCHCFG_CHID_3r 27349
#define PBCHCFG_CHID_4r 27350
#define PBCHCFG_CHID_5r 27351
#define PBCHCFG_CHID_6r 27352
#define PBCHCFG_CHID_7r 27353
#define PBCHCFG_CHID_8r 27354
#define PBCHCFG_CHID_9r 27355
#define PBCHCFG_CHID_10r 27356
#define PBCHCFG_CHID_11r 27357
#define PBCHCFG_CHID_12r 27358
#define PBCHCFG_CHID_13r 27359
#define PBCHCFG_CHID_14r 27360
#define PBCHCFG_CHID_15r 27361
#define PBCHCFG_CHID_16r 27362
#define PBCHCFG_CHID_17r 27363
#define PBCHCFG_CHID_18r 27364
#define PBCHCFG_CHID_19r 27365
#define PBCHCFG_CHID_20r 27366
#define PBCHCFG_CHID_21r 27367
#define PBCHCFG_CHID_22r 27368
#define PBCHCFG_CHID_23r 27369
#define PBCHCFG_CHID_24r 27370
#define PBCHCFG_CHID_25r 27371
#define PBCHCFG_CHID_26r 27372
#define PBCHCFG_CHID_27r 27373
#define PBCHCFG_CHID_28r 27374
#define PBCHCFG_CHID_29r 27375
#define PBCHCFG_CHID_30r 27376
#define PBCHCFG_CHID_31r 27377
#define PBCHCFG_CHID_32r 27378
#define PBCHCFG_CHID_33r 27379
#define PBCHCFG_CHID_34r 27380
#define PBCHCFG_CHID_35r 27381
#define PBCHCFG_CHID_36r 27382
#define PBCHCFG_CHID_37r 27383
#define PBCHCFG_CHID_38r 27384
#define PBCHCFG_CHID_39r 27385
#define PBCHCFG_CHID_40r 27386
#define PBCHCFG_CHID_41r 27387
#define PBCHCFG_CHID_42r 27388
#define PBCHCFG_CHID_43r 27389
#define PBCHCFG_CHID_44r 27390
#define PBCHCFG_CHID_45r 27391
#define PBCHCFG_CHID_46r 27392
#define PBCHCFG_CHID_47r 27393
#define PBCHCFG_CHID_48r 27394
#define PBCHCFG_CHID_49r 27395
#define PBCHCFG_CHID_50r 27396
#define PBCHCFG_CHID_51r 27397
#define PBCHCFG_CHID_52r 27398
#define PBCHCFG_CHID_53r 27399
#define PBCHCFG_CHID_54r 27400
#define PBCHCFG_CHID_55r 27401
#define PBCHCFG_CHID_56r 27402
#define PBCHCFG_CHID_57r 27403
#define PBCHCFG_CHID_58r 27404
#define PBCHCFG_CHID_59r 27405
#define PBCHCFG_CHID_60r 27406
#define PBCHCFG_CHID_61r 27407
#define PBCHCFG_CHID_62r 27408
#define PBCHCFG_CHID_63r 27409
#define PBI_SRC_INPUT_FC_MAPPING_TABLE_0r 27410
#define PBI_SRC_INPUT_FC_MAPPING_TABLE_1r 27411
#define PBI_SRC_INPUT_FC_MAPPING_TABLE_2r 27412
#define PBI_SRC_INPUT_MAPPING_TABLE_0r 27413
#define PBI_SRC_INPUT_MAPPING_TABLE_1r 27414
#define PBI_SRC_INPUT_MAPPING_TABLE_2r 27415
#define PBPACTIONPROFILESr 27416
#define PBPTEBVIDRANGEr 27417
#define PB_BANK_ARB_CONFIG0r 27418
#define PB_BANK_ARB_CONFIG1r 27419
#define PB_BASM_MONITOR0r 27420
#define PB_BASM_MONITOR1r 27421
#define PB_BASM_MONITOR2r 27422
#define PB_BASM_MONITOR3r 27423
#define PB_BASM_MONITOR4r 27424
#define PB_BASM_STICKY_STATUSr 27425
#define PB_BW_FIFO_CONFIGr 27426
#define PB_CONFIGr 27427
#define PB_COUNTER_HI_WATERMARKS0r 27428
#define PB_ECC_DEBUG0r 27429
#define PB_ECC_DEBUG1r 27430
#define PB_ECC_ERRORr 27431
#define PB_ECC_ERROR_MASKr 27432
#define PB_ECC_STATUS0r 27433
#define PB_ECC_STATUS1r 27434
#define PB_ECC_STATUS2r 27435
#define PB_ECC_STATUS3r 27436
#define PB_ECC_STATUS4r 27437
#define PB_ERROR0r 27438
#define PB_ERROR0_MASKr 27439
#define PB_FIFO_DEPTHS0r 27440
#define PB_FIFO_DEPTHS1r 27441
#define PB_FIFO_DEPTHS2r 27442
#define PB_FIFO_HI_WATERMARKS0r 27443
#define PB_FIFO_HI_WATERMARKS1r 27444
#define PB_FIFO_HI_WATERMARKS2r 27445
#define PB_IN_FIFO_CONFIGr 27446
#define PB_MEM_INIT_DONEr 27447
#define PB_MEM_TM_CTRLr 27448
#define PB_PAGE_FIFO_CONFIG0r 27449
#define PB_PAGE_FIFO_CONFIG1r 27450
#define PB_PAGE_FIFO_CONFIG2r 27451
#define PB_PARITY_DEBUGr 27452
#define PB_PARITY_ERRORr 27453
#define PB_PARITY_ERROR_MASKr 27454
#define PB_PARITY_STATUSr 27455
#define PB_PA_FIFO_CONFIG0r 27456
#define PB_PA_FIFO_CONFIG1r 27457
#define PB_PD_ASSISTr 27458
#define PB_RD_REQ_COUNTERSr 27459
#define PB_RD_SIDE_FC_STATUSr 27460
#define PB_SBUS_CONFIGr 27461
#define PB_TRACE_IF_CAPT_PAGE_RD_PTEr 27462
#define PB_TRACE_IF_CAPT_PAGE_WR_PRE0r 27463
#define PB_TRACE_IF_CAPT_PAGE_WR_PRE1r 27464
#define PB_TRACE_IF_CAPT_PAGE_WR_PRE2r 27465
#define PB_TRACE_IF_CONTROL_PAGE_RD_PTEr 27466
#define PB_TRACE_IF_CONTROL_PAGE_WR_PREr 27467
#define PB_TRACE_IF_COUNTER_PAGE_RD_PTEr 27468
#define PB_TRACE_IF_COUNTER_PAGE_WR_PREr 27469
#define PB_TRACE_IF_MASK_PAGE_RD_PTEr 27470
#define PB_TRACE_IF_MASK_PAGE_WR_PRE0r 27471
#define PB_TRACE_IF_MASK_PAGE_WR_PRE1r 27472
#define PB_TRACE_IF_MASK_PAGE_WR_PRE2r 27473
#define PB_TRACE_IF_STATUSr 27474
#define PB_TRACE_IF_STATUS_MASKr 27475
#define PB_TRACE_IF_VALUE_PAGE_RD_PTEr 27476
#define PB_TRACE_IF_VALUE_PAGE_WR_PRE0r 27477
#define PB_TRACE_IF_VALUE_PAGE_WR_PRE1r 27478
#define PB_TRACE_IF_VALUE_PAGE_WR_PRE2r 27479
#define PB_WR_ACK_COUNTERS0r 27480
#define PB_WR_ACK_COUNTERS1r 27481
#define PB_WR_SIDE_FC_STATUSr 27482
#define PCBRG1_CID_0r 27483
#define PCBRG1_CID_1r 27484
#define PCBRG1_CID_2r 27485
#define PCBRG1_CID_3r 27486
#define PCBRG1_CID_4r 27487
#define PCBRG1_CID_5r 27488
#define PCBRG1_CID_6r 27489
#define PCBRG1_CID_7r 27490
#define PCBRG1_CID_8r 27491
#define PCBRG1_CID_9r 27492
#define PCBRG1_CID_10r 27493
#define PCBRG1_CID_11r 27494
#define PCBRG1_CID_12r 27495
#define PCBRG1_CID_13r 27496
#define PCBRG1_CID_14r 27497
#define PCBRG1_CID_15r 27498
#define PCBRG2_CID_0r 27499
#define PCBRG2_CID_1r 27500
#define PCBRG2_CID_2r 27501
#define PCBRG2_CID_3r 27502
#define PCBRG2_CID_4r 27503
#define PCBRG2_CID_5r 27504
#define PCBRG2_CID_6r 27505
#define PCBRG2_CID_7r 27506
#define PCBRG2_CID_8r 27507
#define PCBRG2_CID_9r 27508
#define PCBRG2_CID_10r 27509
#define PCBRG2_CID_11r 27510
#define PCBRG2_CID_12r 27511
#define PCBRG2_CID_13r 27512
#define PCBRG2_CID_14r 27513
#define PCBRG2_CID_15r 27514
#define PCIE_RST_CONTROLr 27515
#define PCPDECODINGTABLEr 27516
#define PCPDEIPROFILEUSETCDPr 27517
#define PDG_BISR_LOAD_BUSY_STATUSr 27518
#define PDG_BISR_LOAD_DONE_STATUSr 27519
#define PDG_BISR_LOAD_GO_STATUSr 27520
#define PDG_BISR_LOAD_TIMEOUT_STATUSr 27521
#define PDTPMC_TCID_0r 27522
#define PDTPMC_TCID_1r 27523
#define PDTPMC_TCID_2r 27524
#define PDTPMC_TCID_3r 27525
#define PDTPMC_TCID_4r 27526
#define PDTPMC_TCID_5r 27527
#define PDTPMC_TCID_6r 27528
#define PDTPMC_TCID_7r 27529
#define PDTPMC_TCID_8r 27530
#define PDTPMC_TCID_9r 27531
#define PDTPMC_TCID_10r 27532
#define PDTPMC_TCID_11r 27533
#define PDTPMC_TCID_12r 27534
#define PDTPMC_TCID_13r 27535
#define PDTPMC_TCID_14r 27536
#define PDTPMC_TCID_15r 27537
#define PD_CHECKSr 27538
#define PD_CHECKS_EVENTr 27539
#define PD_CHECKS_EVENT_MASKr 27540
#define PD_CONFIG0r 27541
#define PD_COPY_BUF_CTRLr 27542
#define PD_COPY_BUF_DATAr 27543
#define PD_COPY_BUF_LEVELr 27544
#define PD_DEBUGr 27545
#define PD_DROP_PKT_CNTr 27546
#define PD_ECC_DEBUGr 27547
#define PD_ECC_ERR_CORR_STATUSr 27548
#define PD_ECC_ERR_UCOR_STATUSr 27549
#define PD_EMB_LEN_CONFIGr 27550
#define PD_EVENTr 27551
#define PD_EVENT_MASKr 27552
#define PD_HDR_CONFIGr 27553
#define PD_HDR_COPY_CHECK0r 27554
#define PD_HDR_COPY_CHECK1r 27555
#define PD_HDR_COPY_CHECK2r 27556
#define PD_HDR_COPY_CHECK3r 27557
#define PD_HDR_COPY_CHECK4r 27558
#define PD_HDR_COPY_CHECK5r 27559
#define PD_HDR_COPY_CHECK6r 27560
#define PD_HDR_COPY_CHECK7r 27561
#define PD_HDR_COPY_CHECK8r 27562
#define PD_HDR_COPY_CHECK9r 27563
#define PD_HDR_COPY_CHECK10r 27564
#define PD_HDR_COPY_CHECK11r 27565
#define PD_HDR_COPY_CHECK12r 27566
#define PD_HDR_COPY_CHECK13r 27567
#define PD_HDR_COPY_CHECK14r 27568
#define PD_HDR_COPY_CHECK15r 27569
#define PD_HDR_COPY_MASK0r 27570
#define PD_HDR_COPY_MASK1r 27571
#define PD_HDR_COPY_MASK2r 27572
#define PD_HDR_COPY_MASK3r 27573
#define PD_HDR_COPY_MASK4r 27574
#define PD_HDR_COPY_MASK5r 27575
#define PD_HDR_COPY_MASK6r 27576
#define PD_HDR_COPY_MASK7r 27577
#define PD_HDR_COPY_MASK8r 27578
#define PD_HDR_COPY_MASK9r 27579
#define PD_HDR_COPY_MASK10r 27580
#define PD_HDR_COPY_MASK11r 27581
#define PD_HDR_COPY_MASK12r 27582
#define PD_HDR_COPY_MASK13r 27583
#define PD_HDR_COPY_MASK14r 27584
#define PD_HDR_COPY_MASK15r 27585
#define PD_IPV4_CONFIGr 27586
#define PD_LEN_UPDATE_CONFIGr 27587
#define PD_PD_ASSISTr 27588
#define PD_PKT_CNTr 27589
#define PD_SER_EVENTr 27590
#define PD_SER_EVENT_MASKr 27591
#define PD_TMr 27592
#define PD_TRUNC_CONFIGr 27593
#define PD_VALID_DQUEUESr 27594
#define PD_VALID_SQUEUESr 27595
#define PERIODICENABLEr 27596
#define PERIODICTRAININGCOUNTERr 27597
#define PERR_PTR_CTRr 27598
#define PERR_PTR_EXPr 27599
#define PERR_STATr 27600
#define PER_PORT_AGE_CONTROLr 27601
#define PER_PORT_REPL_CONTROLr 27602
#define PETRASOFTINITr 27603
#define PETRASOFTINIT1r 27604
#define PETRASOFTRESETr 27605
#define PE_ETHERTYPEr 27606
#define PE_PARITY_ERRORSr 27607
#define PE_SOP_EOP_ERRORSr 27608
#define PE_UNCORRECTABLE_ECC_ERRORSr 27609
#define PFAPCONFIGr 27610
#define PFAPDEBUGSCR0r 27611
#define PFAPDEBUGSCR1r 27612
#define PFAPDEBUGSCR2r 27613
#define PFAPFULLTHRESHOLDr 27614
#define PFAPMEMDEBUGr 27615
#define PFAPPARITYERRORPTRr 27616
#define PFAPREADPOINTERr 27617
#define PFC_COS0_XOFF_CNTr 27618
#define PFC_COS10_XOFF_CNTr 27619
#define PFC_COS11_XOFF_CNTr 27620
#define PFC_COS12_XOFF_CNTr 27621
#define PFC_COS13_XOFF_CNTr 27622
#define PFC_COS14_XOFF_CNTr 27623
#define PFC_COS15_XOFF_CNTr 27624
#define PFC_COS1_XOFF_CNTr 27625
#define PFC_COS2_XOFF_CNTr 27626
#define PFC_COS3_XOFF_CNTr 27627
#define PFC_COS4_XOFF_CNTr 27628
#define PFC_COS5_XOFF_CNTr 27629
#define PFC_COS6_XOFF_CNTr 27630
#define PFC_COS7_XOFF_CNTr 27631
#define PFC_COS8_XOFF_CNTr 27632
#define PFC_COS9_XOFF_CNTr 27633
#define PFC_XOFF_TIMERr 27634
#define PG0_HDRM_LIMIT_OFFSETr 27635
#define PG1_HDRM_LIMIT_OFFSETr 27636
#define PG2_HDRM_LIMIT_OFFSETr 27637
#define PG3_HDRM_LIMIT_OFFSETr 27638
#define PG4_HDRM_LIMIT_OFFSETr 27639
#define PG4_INTR_ENABLEr 27640
#define PG4_INTR_STATUSr 27641
#define PG5_HDRM_LIMIT_OFFSETr 27642
#define PG5_INTR_ENABLEr 27643
#define PG5_INTR_STATUSr 27644
#define PG6_HDRM_LIMIT_OFFSETr 27645
#define PG7_HDRM_LIMIT_OFFSETr 27646
#define PGW_BOD_ECC_ENABLEr 27647
#define PGW_BOD_OVERFLOW_ERRORr 27648
#define PGW_BOD_XLP0_ECC_STATUSr 27649
#define PGW_BOD_XLP1_ECC_STATUSr 27650
#define PGW_BOD_XLP2_ECC_STATUSr 27651
#define PGW_BOD_XLP3_ECC_STATUSr 27652
#define PGW_CELL_ASM_XLP0_TM_CONTROLr 27653
#define PGW_CELL_ASM_XLP1_TM_CONTROLr 27654
#define PGW_CELL_ASM_XLP2_TM_CONTROLr 27655
#define PGW_CELL_ASM_XLP3_TM_CONTROLr 27656
#define PGW_CLOCK_GATE_DISABLEr 27657
#define PGW_CLP_POWER_DOWN_ENABLEr 27658
#define PGW_CNTMAXSIZEr 27659
#define PGW_CPORT_TXFIFO_TM_CONTROLr 27660
#define PGW_ECC_CONTROLr 27661
#define PGW_EEE_COUNTER_MODEr 27662
#define PGW_FORCE_DOUBLE_BIT_ERRORr 27663
#define PGW_FORCE_SINGLE_BIT_ERRORr 27664
#define PGW_INTR_ENABLEr 27665
#define PGW_INTR_STATUSr 27666
#define PGW_LR_TDM_REG_0r 27667
#define PGW_LR_TDM_REG_1r 27668
#define PGW_LR_TDM_REG_2r 27669
#define PGW_LR_TDM_REG_3r 27670
#define PGW_LR_TDM_REG_4r 27671
#define PGW_LR_TDM_REG_5r 27672
#define PGW_LR_TDM_REG_6r 27673
#define PGW_LR_TDM_REG_7r 27674
#define PGW_MAC_RSV_MASKr 27675
#define PGW_MIB_RESETr 27676
#define PGW_MIB_RSC0_ECC_STATUSr 27677
#define PGW_MIB_RSC1_ECC_STATUSr 27678
#define PGW_MIB_TSC0_ECC_STATUSr 27679
#define PGW_MIB_TSC1_ECC_STATUSr 27680
#define PGW_OBM0_CONTROLr 27681
#define PGW_OBM0_ECC_ENABLEr 27682
#define PGW_OBM0_ECC_STATUSr 27683
#define PGW_OBM0_HIGH_PRI_BYTE_DROPr 27684
#define PGW_OBM0_HIGH_PRI_PKT_DROPr 27685
#define PGW_OBM0_INNER_TPIDr 27686
#define PGW_OBM0_LOW_PRI_BYTE_DROPr 27687
#define PGW_OBM0_LOW_PRI_PKT_DROPr 27688
#define PGW_OBM0_MAX_USAGEr 27689
#define PGW_OBM0_NIV_ETHERTYPEr 27690
#define PGW_OBM0_OUTER_TPIDr 27691
#define PGW_OBM0_PE_ETHERTYPEr 27692
#define PGW_OBM0_PRIORITY_MAPr 27693
#define PGW_OBM0_SHARED_CONFIGr 27694
#define PGW_OBM0_THRESHOLDr 27695
#define PGW_OBM0_USE_COUNTERr 27696
#define PGW_OBM1_CONTROLr 27697
#define PGW_OBM1_ECC_ENABLEr 27698
#define PGW_OBM1_ECC_STATUSr 27699
#define PGW_OBM1_HIGH_PRI_BYTE_DROPr 27700
#define PGW_OBM1_HIGH_PRI_PKT_DROPr 27701
#define PGW_OBM1_INNER_TPIDr 27702
#define PGW_OBM1_LOW_PRI_BYTE_DROPr 27703
#define PGW_OBM1_LOW_PRI_PKT_DROPr 27704
#define PGW_OBM1_MAX_USAGEr 27705
#define PGW_OBM1_NIV_ETHERTYPEr 27706
#define PGW_OBM1_OUTER_TPIDr 27707
#define PGW_OBM1_PE_ETHERTYPEr 27708
#define PGW_OBM1_PRIORITY_MAPr 27709
#define PGW_OBM1_SHARED_CONFIGr 27710
#define PGW_OBM1_THRESHOLDr 27711
#define PGW_OBM1_USE_COUNTERr 27712
#define PGW_OBM2_CONTROLr 27713
#define PGW_OBM2_ECC_ENABLEr 27714
#define PGW_OBM2_ECC_STATUSr 27715
#define PGW_OBM2_HIGH_PRI_BYTE_DROPr 27716
#define PGW_OBM2_HIGH_PRI_PKT_DROPr 27717
#define PGW_OBM2_INNER_TPIDr 27718
#define PGW_OBM2_LOW_PRI_BYTE_DROPr 27719
#define PGW_OBM2_LOW_PRI_PKT_DROPr 27720
#define PGW_OBM2_MAX_USAGEr 27721
#define PGW_OBM2_NIV_ETHERTYPEr 27722
#define PGW_OBM2_OUTER_TPIDr 27723
#define PGW_OBM2_PE_ETHERTYPEr 27724
#define PGW_OBM2_PRIORITY_MAPr 27725
#define PGW_OBM2_SHARED_CONFIGr 27726
#define PGW_OBM2_THRESHOLDr 27727
#define PGW_OBM2_USE_COUNTERr 27728
#define PGW_OBM3_CONTROLr 27729
#define PGW_OBM3_ECC_ENABLEr 27730
#define PGW_OBM3_ECC_STATUSr 27731
#define PGW_OBM3_HIGH_PRI_BYTE_DROPr 27732
#define PGW_OBM3_HIGH_PRI_PKT_DROPr 27733
#define PGW_OBM3_INNER_TPIDr 27734
#define PGW_OBM3_LOW_PRI_BYTE_DROPr 27735
#define PGW_OBM3_LOW_PRI_PKT_DROPr 27736
#define PGW_OBM3_MAX_USAGEr 27737
#define PGW_OBM3_NIV_ETHERTYPEr 27738
#define PGW_OBM3_OUTER_TPIDr 27739
#define PGW_OBM3_PE_ETHERTYPEr 27740
#define PGW_OBM3_PRIORITY_MAPr 27741
#define PGW_OBM3_SHARED_CONFIGr 27742
#define PGW_OBM3_THRESHOLDr 27743
#define PGW_OBM3_USE_COUNTERr 27744
#define PGW_OBM_PORT0_FC_CONFIGr 27745
#define PGW_OBM_PORT10_FC_CONFIGr 27746
#define PGW_OBM_PORT11_FC_CONFIGr 27747
#define PGW_OBM_PORT12_FC_CONFIGr 27748
#define PGW_OBM_PORT13_FC_CONFIGr 27749
#define PGW_OBM_PORT14_FC_CONFIGr 27750
#define PGW_OBM_PORT15_FC_CONFIGr 27751
#define PGW_OBM_PORT1_FC_CONFIGr 27752
#define PGW_OBM_PORT2_FC_CONFIGr 27753
#define PGW_OBM_PORT3_FC_CONFIGr 27754
#define PGW_OBM_PORT4_FC_CONFIGr 27755
#define PGW_OBM_PORT5_FC_CONFIGr 27756
#define PGW_OBM_PORT6_FC_CONFIGr 27757
#define PGW_OBM_PORT7_FC_CONFIGr 27758
#define PGW_OBM_PORT8_FC_CONFIGr 27759
#define PGW_OBM_PORT9_FC_CONFIGr 27760
#define PGW_OS_PORT_SPACING_REG_0r 27761
#define PGW_OS_PORT_SPACING_REG_1r 27762
#define PGW_OS_PORT_SPACING_REG_2r 27763
#define PGW_OS_PORT_SPACING_REG_3r 27764
#define PGW_OS_PORT_SPACING_REG_4r 27765
#define PGW_OS_PORT_SPACING_REG_5r 27766
#define PGW_OS_PORT_SPACING_REG_6r 27767
#define PGW_OS_PORT_SPACING_REG_7r 27768
#define PGW_OS_TDM_REG_0r 27769
#define PGW_OS_TDM_REG_1r 27770
#define PGW_OS_TDM_REG_2r 27771
#define PGW_OS_TDM_REG_3r 27772
#define PGW_OS_TDM_REG_4r 27773
#define PGW_OS_TDM_REG_5r 27774
#define PGW_OS_TDM_REG_6r 27775
#define PGW_OS_TDM_REG_7r 27776
#define PGW_TDM_CONTROLr 27777
#define PGW_TM_CONTROLr 27778
#define PGW_XGXS_COUNTER_MODEr 27779
#define PGW_XLP_POWER_DOWN_ENABLEr 27780
#define PG_COUNTr 27781
#define PG_COUNT_CELLr 27782
#define PG_COUNT_PACKETr 27783
#define PG_GBL_HDRM_COUNTr 27784
#define PG_HDRM_COUNTr 27785
#define PG_HDRM_COUNT_CELLr 27786
#define PG_HDRM_COUNT_PACKETr 27787
#define PG_HDRM_LIMITr 27788
#define PG_HDRM_LIMIT_CELLr 27789
#define PG_HDRM_LIMIT_PACKETr 27790
#define PG_MINr 27791
#define PG_MIN_CELLr 27792
#define PG_MIN_COUNTr 27793
#define PG_MIN_COUNT_CELLr 27794
#define PG_MIN_COUNT_PACKETr 27795
#define PG_MIN_PACKETr 27796
#define PG_PORT_MIN_COUNTr 27797
#define PG_PORT_MIN_COUNT_CELLr 27798
#define PG_PORT_MIN_COUNT_PACKETr 27799
#define PG_RDE_COUNT_PACKETr 27800
#define PG_RDE_MIN_COUNT_PACKETr 27801
#define PG_RDE_MIN_PACKETr 27802
#define PG_RDE_RESET_OFFSET_PACKETr 27803
#define PG_RDE_RESET_VALUE_PACKETr 27804
#define PG_RDE_SHARED_COUNT_PACKETr 27805
#define PG_RDE_THRESH_SEL2r 27806
#define PG_RESET_FLOORr 27807
#define PG_RESET_FLOOR_CELLr 27808
#define PG_RESET_OFFSETr 27809
#define PG_RESET_OFFSET_CELLr 27810
#define PG_RESET_OFFSET_PACKETr 27811
#define PG_RESET_SELr 27812
#define PG_RESET_VALUEr 27813
#define PG_RESET_VALUE_CELLr 27814
#define PG_RESET_VALUE_PACKETr 27815
#define PG_SHARED_COUNTr 27816
#define PG_SHARED_COUNT_CELLr 27817
#define PG_SHARED_COUNT_PACKETr 27818
#define PG_SHARED_LIMIT_CELLr 27819
#define PG_THRESH_SELr 27820
#define PG_THRESH_SEL2r 27821
#define PG_WL_COUNT_CELLr 27822
#define PG_WL_COUNT_PACKETr 27823
#define PG_WL_MIN_CELLr 27824
#define PG_WL_MIN_COUNT_CELLr 27825
#define PG_WL_MIN_COUNT_PACKETr 27826
#define PG_WL_MIN_PACKETr 27827
#define PG_WL_RESET_FLOOR_CELLr 27828
#define PG_WL_RESET_OFFSET_CELLr 27829
#define PG_WL_RESET_OFFSET_PACKETr 27830
#define PG_WL_RESET_VALUE_CELLr 27831
#define PG_WL_RESET_VALUE_PACKETr 27832
#define PG_WL_SHARED_COUNT_CELLr 27833
#define PG_WL_SHARED_COUNT_PACKETr 27834
#define PG_WL_THRESH_SEL2r 27835
#define PHB2_COS_MAP_PARITY_CONTROLr 27836
#define PHB2_COS_MAP_PARITY_STATUS_INTRr 27837
#define PHB2_COS_MAP_PARITY_STATUS_NACKr 27838
#define PIFCSRr 27839
#define PKTAGINGLIMITr 27840
#define PKTAGINGLIMIT0r 27841
#define PKTAGINGLIMIT1r 27842
#define PKTAGINGTIMERr 27843
#define PKTBUF_ESM_DROPCNTr 27844
#define PKTBUF_ESM_OFFSETr 27845
#define PKTEXTAGINGLIMIT0r 27846
#define PKTEXTAGINGLIMIT1r 27847
#define PKTEXTAGINGTIMERr 27848
#define PKTHDR0_0L_POWERDOWN_S0r 27849
#define PKTHDR0_0L_POWERDOWN_S1r 27850
#define PKTHDR0_0U_POWERDOWN_S2r 27851
#define PKTHDR0_1_POWERDOWN_S0r 27852
#define PKTHDR0_1_POWERDOWN_S1r 27853
#define PKTHDR0_1_POWERDOWN_S2r 27854
#define PKTHDRMEMDEBUGr 27855
#define PKTINTAGINGLIMIT0r 27856
#define PKTINTAGINGLIMIT1r 27857
#define PKTINTAGINGTIMERr 27858
#define PKTLENGTHMEMDEBUGr 27859
#define PKTLENGTH_POWERDOWN_S0r 27860
#define PKTLENGTH_POWERDOWN_S1r 27861
#define PKTLENGTH_POWERDOWN_S2r 27862
#define PKTLINKMEMDEBUGr 27863
#define PKTMAXBUCKETr 27864
#define PKTMAXBUCKETCONFIGr 27865
#define PKTPORTMAXBUCKETr 27866
#define PKTPORTMAXBUCKETCONFIGr 27867
#define PKTREASINTREGr 27868
#define PKTREASINTREGMASKr 27869
#define PKTSHAPECONFIGr 27870
#define PKT_DROP_ENABLEr 27871
#define PKT_LINK_MEM_DEBUG_TMr 27872
#define PLANE_CROSSOVERr 27873
#define PLLRESETSr 27874
#define PLLSTATUSr 27875
#define PMCPARITYENr 27876
#define PMFGENERALCONFIGURATION0r 27877
#define PMFGENERALCONFIGURATION1r 27878
#define PMFQUERYCNTr 27879
#define PMF_CPU_TRAPCODEPROFILEr 27880
#define PMF_DEFAULTTCAM_ACTIONr 27881
#define PMU_PDG_BISR_LOAD_DONE_STATUSr 27882
#define PNOR_DIRECT_CMDr 27883
#define PNOR_IDM_IDM_INTERRUPT_STATUSr 27884
#define PNOR_IDM_IDM_IO_CONTROL_DIRECTr 27885
#define PNOR_IDM_IDM_IO_STATUSr 27886
#define PNOR_IDM_IDM_RESET_CONTROLr 27887
#define PNOR_IDM_IDM_RESET_STATUSr 27888
#define PNOR_MEMC_STATUSr 27889
#define PNOR_MEMIF_CFGr 27890
#define PNOR_MEM_CFG_CLRr 27891
#define PNOR_MEM_CFG_SETr 27892
#define PNOR_OPMODE0_0r 27893
#define PNOR_OPMODE0_1r 27894
#define PNOR_OPMODE0_2r 27895
#define PNOR_PCELL_ID_0r 27896
#define PNOR_PCELL_ID_1r 27897
#define PNOR_PCELL_ID_2r 27898
#define PNOR_PCELL_ID_3r 27899
#define PNOR_PERIPH_ID_0r 27900
#define PNOR_PERIPH_ID_1r 27901
#define PNOR_PERIPH_ID_2r 27902
#define PNOR_PERIPH_ID_3r 27903
#define PNOR_REFRESH_0r 27904
#define PNOR_SET_CYCLESr 27905
#define PNOR_SET_OPMODEr 27906
#define PNOR_SRAM_CYCLES0_0r 27907
#define PNOR_SRAM_CYCLES0_1r 27908
#define PNOR_SRAM_CYCLES0_2r 27909
#define PNOR_USER_CONFIGr 27910
#define PNOR_USER_STATUSr 27911
#define POOL_DROP_STATEr 27912
#define PORTCNTMEMDEBUGr 27913
#define PORTGRPMETERINGBUCKETr 27914
#define PORTGRPMETERINGCONFIGr 27915
#define PORTGRPMETERINGCONFIG1r 27916
#define PORTGRP_WDRRCOUNTr 27917
#define PORTGRP_WDRR_CONFIGr 27918
#define PORT_BRIDGE_BMAPr 27919
#define PORT_BRIDGE_BMAP_64r 27920
#define PORT_BRIDGE_BMAP_HIr 27921
#define PORT_BRIDGE_MIRROR_BMAPr 27922
#define PORT_BRIDGE_MIRROR_BMAP_64r 27923
#define PORT_CBL_PARITY_CONTROLr 27924
#define PORT_CBL_PARITY_STATUS_INTRr 27925
#define PORT_CBL_PARITY_STATUS_NACKr 27926
#define PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr 27927
#define PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTRr 27928
#define PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACKr 27929
#define PORT_CBL_TABLE_PARITY_CONTROLr 27930
#define PORT_CBL_TABLE_PARITY_STATUSr 27931
#define PORT_CBL_TABLE_PARITY_STATUS_INTRr 27932
#define PORT_CBL_TABLE_PARITY_STATUS_NACKr 27933
#define PORT_CDC_RXFIFO_CELL_CNTr 27934
#define PORT_CDC_RXFIFO_ECC_STATUSr 27935
#define PORT_CDC_RXFIFO_OVRFLWr 27936
#define PORT_CDC_TXFIFO_CELL_CNTr 27937
#define PORT_CDC_TXFIFO_CELL_REQ_CNTr 27938
#define PORT_CDC_TXFIFO_ECC_STATUSr 27939
#define PORT_CDC_TXFIFO_OVRFLWr 27940
#define PORT_CMAC_MODEr 27941
#define PORT_CNTMAXSIZEr 27942
#define PORT_CONFIGr 27943
#define PORT_CONFIG0r 27944
#define PORT_CONFIG1r 27945
#define PORT_CONFIG2r 27946
#define PORT_CONFIG3r 27947
#define PORT_COUNTr 27948
#define PORT_COUNT_CELLr 27949
#define PORT_COUNT_PACKETr 27950
#define PORT_ECC_CONTROLr 27951
#define PORT_EEE_CLOCK_GATEr 27952
#define PORT_EEE_CORE0_CLOCK_GATE_COUNTERr 27953
#define PORT_EEE_CORE1_CLOCK_GATE_COUNTERr 27954
#define PORT_EEE_CORE2_CLOCK_GATE_COUNTERr 27955
#define PORT_EEE_CORE_0_CLOCK_GATE_COUNTERr 27956
#define PORT_EEE_CORE_1_CLOCK_GATE_COUNTERr 27957
#define PORT_EEE_CORE_2_CLOCK_GATE_COUNTERr 27958
#define PORT_EEE_COUNTER_MODEr 27959
#define PORT_EEE_DURATION_TIMER_PULSEr 27960
#define PORT_EHG0_RXFIFO_ECC_STATUSr 27961
#define PORT_EHG0_RX_DATA_ECC_STATUSr 27962
#define PORT_EHG0_RX_MASK_ECC_STATUSr 27963
#define PORT_EHG0_TX_DATA_ECC_STATUSr 27964
#define PORT_EHG1_RXFIFO_ECC_STATUSr 27965
#define PORT_EHG1_RX_DATA_ECC_STATUSr 27966
#define PORT_EHG1_RX_MASK_ECC_STATUSr 27967
#define PORT_EHG1_TX_DATA_ECC_STATUSr 27968
#define PORT_EHG2_RXFIFO_ECC_STATUSr 27969
#define PORT_EHG2_RX_DATA_ECC_STATUSr 27970
#define PORT_EHG2_RX_MASK_ECC_STATUSr 27971
#define PORT_EHG2_TX_DATA_ECC_STATUSr 27972
#define PORT_EHG_ECC_CONTROLr 27973
#define PORT_EHG_FORCE_DOUBLE_BIT_ERRORr 27974
#define PORT_EHG_FORCE_SINGLE_BIT_ERRORr 27975
#define PORT_EHG_RXFIFO_CELL_CNTr 27976
#define PORT_EHG_RXFIFO_OVRFLWr 27977
#define PORT_EHG_RX_CONTROLr 27978
#define PORT_EHG_RX_PKT_DROPr 27979
#define PORT_EHG_TPIDr 27980
#define PORT_EHG_TX_CONTROLr 27981
#define PORT_EHG_TX_IPV4IDr 27982
#define PORT_ENABLE_REGr 27983
#define PORT_FAULT_LINK_STATUSr 27984
#define PORT_FC_STATUSr 27985
#define PORT_FORCE_DOUBLE_BIT_ERRORr 27986
#define PORT_FORCE_SINGLE_BIT_ERRORr 27987
#define PORT_GROUP4_BOD_FIFO_ECC_ENABLEr 27988
#define PORT_GROUP4_BOD_FIFO_FULL_ERR_STATUSr 27989
#define PORT_GROUP4_CTRL_FIFO_FULL_ERR_STATUSr 27990
#define PORT_GROUP4_ISO_ENABLEr 27991
#define PORT_GROUP4_TDM_CONTROLr 27992
#define PORT_GROUP4_TDM_REG_0r 27993
#define PORT_GROUP4_TDM_REG_1r 27994
#define PORT_GROUP4_TDM_REG_2r 27995
#define PORT_GROUP4_TDM_REG_3r 27996
#define PORT_GROUP4_TDM_REG_4r 27997
#define PORT_GROUP4_TDM_REG_5r 27998
#define PORT_GROUP4_TDM_REG_6r 27999
#define PORT_GROUP4_TDM_REG_7r 28000
#define PORT_GROUP4_XLP0_BOD_FIFO_ECC_STATUS_INTRr 28001
#define PORT_GROUP4_XLP0_CTRL_FIFO_ECC_STATUS_INTRr 28002
#define PORT_GROUP4_XLP1_BOD_FIFO_ECC_STATUS_INTRr 28003
#define PORT_GROUP4_XLP1_CTRL_FIFO_ECC_STATUS_INTRr 28004
#define PORT_GROUP4_XLP2_BOD_FIFO_ECC_STATUS_INTRr 28005
#define PORT_GROUP4_XLP2_CTRL_FIFO_ECC_STATUS_INTRr 28006
#define PORT_GROUP4_XLP3_BOD_FIFO_ECC_STATUS_INTRr 28007
#define PORT_GROUP4_XLP3_CTRL_FIFO_ECC_STATUS_INTRr 28008
#define PORT_GROUP4_XLPORT_POWER_DOWN_ENABLEr 28009
#define PORT_GROUP5_BOD_FIFO_ECC_ENABLEr 28010
#define PORT_GROUP5_BOD_FIFO_FULL_ERR_STATUSr 28011
#define PORT_GROUP5_CTRL_FIFO_FULL_ERR_STATUSr 28012
#define PORT_GROUP5_ISO_ENABLEr 28013
#define PORT_GROUP5_QGPORT_ENABLEr 28014
#define PORT_GROUP5_TDM_CONTROLr 28015
#define PORT_GROUP5_TDM_REG_0r 28016
#define PORT_GROUP5_TDM_REG_1r 28017
#define PORT_GROUP5_TDM_REG_2r 28018
#define PORT_GROUP5_TDM_REG_3r 28019
#define PORT_GROUP5_TDM_REG_4r 28020
#define PORT_GROUP5_TDM_REG_5r 28021
#define PORT_GROUP5_TDM_REG_6r 28022
#define PORT_GROUP5_TDM_REG_7r 28023
#define PORT_GROUP5_XLP0_BOD_FIFO_ECC_STATUS_INTRr 28024
#define PORT_GROUP5_XLP0_CTRL_FIFO_ECC_STATUS_INTRr 28025
#define PORT_GROUP5_XLP1_BOD_FIFO_ECC_STATUS_INTRr 28026
#define PORT_GROUP5_XLP1_CTRL_FIFO_ECC_STATUS_INTRr 28027
#define PORT_GROUP5_XLP2_BOD_FIFO_ECC_STATUS_INTRr 28028
#define PORT_GROUP5_XLP2_CTRL_FIFO_ECC_STATUS_INTRr 28029
#define PORT_GROUP5_XLP3_BOD_FIFO_ECC_STATUS_INTRr 28030
#define PORT_GROUP5_XLP3_CTRL_FIFO_ECC_STATUS_INTRr 28031
#define PORT_GROUP5_XLP4_BOD_FIFO_ECC_STATUS_INTRr 28032
#define PORT_GROUP5_XLP4_CTRL_FIFO_ECC_STATUS_INTRr 28033
#define PORT_GROUP5_XLPORT_POWER_DOWN_ENABLEr 28034
#define PORT_HDRM_COUNTr 28035
#define PORT_HDRM_ENABLEr 28036
#define PORT_INITIAL_COPY_COUNT_WIDTHr 28037
#define PORT_INTR_ENABLEr 28038
#define PORT_INTR_STATUSr 28039
#define PORT_LAG_FAILOVER_SET_PARITY_CONTROLr 28040
#define PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTRr 28041
#define PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACKr 28042
#define PORT_LB_WREDAVGQSIZE_CELLr 28043
#define PORT_LED_CHAIN_CONFIGr 28044
#define PORT_LIMIT_STATESr 28045
#define PORT_LIMIT_STATE_0r 28046
#define PORT_LIMIT_STATE_1r 28047
#define PORT_LINKSTATUS_DOWNr 28048
#define PORT_LINKSTATUS_DOWN_CLEARr 28049
#define PORT_LLFC_CFGr 28050
#define PORT_MAC_CONTROLr 28051
#define PORT_MAX_PKT_SIZEr 28052
#define PORT_MAX_SHARED_CELLr 28053
#define PORT_MIB_RESETr 28054
#define PORT_MIB_RSC0_ECC_STATUSr 28055
#define PORT_MIB_RSC1_ECC_STATUSr 28056
#define PORT_MIB_RSC_0_ECC_STATUSr 28057
#define PORT_MIB_RSC_1_ECC_STATUSr 28058
#define PORT_MIB_TSC0_ECC_STATUSr 28059
#define PORT_MIB_TSC1_ECC_STATUSr 28060
#define PORT_MIB_TSC_0_ECC_STATUSr 28061
#define PORT_MIB_TSC_1_ECC_STATUSr 28062
#define PORT_MINr 28063
#define PORT_MIN_CELLr 28064
#define PORT_MIN_COUNTr 28065
#define PORT_MIN_COUNT_CELLr 28066
#define PORT_MIN_COUNT_PACKETr 28067
#define PORT_MIN_PACKETr 28068
#define PORT_MIN_PG_ENABLEr 28069
#define PORT_MLD_CTRL_REGr 28070
#define PORT_MODE_REGr 28071
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_CONTROLr 28072
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_INTRr 28073
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_NACKr 28074
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_CONTROLr 28075
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_INTRr 28076
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_NACKr 28077
#define PORT_OVQ_PAUSE_ENABLE0r 28078
#define PORT_OVQ_PAUSE_ENABLE1r 28079
#define PORT_OVQ_PAUSE_ENABLE_64r 28080
#define PORT_PAUSE_ENABLEr 28081
#define PORT_PAUSE_ENABLE0_64r 28082
#define PORT_PAUSE_ENABLE1_64r 28083
#define PORT_PAUSE_ENABLE_64r 28084
#define PORT_PFC_CFG0r 28085
#define PORT_PFC_CFG1r 28086
#define PORT_PFC_CFG2r 28087
#define PORT_PFC_CFG3r 28088
#define PORT_PG_SPIDr 28089
#define PORT_POWER_SAVEr 28090
#define PORT_PRI_GRPr 28091
#define PORT_PRI_GRP0r 28092
#define PORT_PRI_GRP1r 28093
#define PORT_PRI_GRP2r 28094
#define PORT_PRI_XON_ENABLEr 28095
#define PORT_QM_MINr 28096
#define PORT_QM_MIN_CELLr 28097
#define PORT_QM_MIN_COUNTr 28098
#define PORT_QM_MIN_COUNT_CELLr 28099
#define PORT_QM_MIN_COUNT_PACKETr 28100
#define PORT_QM_MIN_PACKETr 28101
#define PORT_QM_SHARED_COUNTr 28102
#define PORT_QM_SHARED_COUNT_CELLr 28103
#define PORT_QM_SHARED_COUNT_PACKETr 28104
#define PORT_RESET_FLOORr 28105
#define PORT_RESET_OFFSETr 28106
#define PORT_RESET_VALUEr 28107
#define PORT_RESUME_LIMIT_CELLr 28108
#define PORT_SC_MINr 28109
#define PORT_SC_MIN_CELLr 28110
#define PORT_SC_MIN_COUNTr 28111
#define PORT_SC_MIN_COUNT_CELLr 28112
#define PORT_SC_MIN_COUNT_PACKETr 28113
#define PORT_SC_MIN_PACKETr 28114
#define PORT_SC_SHARED_COUNTr 28115
#define PORT_SC_SHARED_COUNT_CELLr 28116
#define PORT_SC_SHARED_COUNT_PACKETr 28117
#define PORT_SGNDET_EARLYCRSr 28118
#define PORT_SHARED_COUNTr 28119
#define PORT_SHARED_COUNT_CELLr 28120
#define PORT_SHARED_COUNT_PACKETr 28121
#define PORT_SHARED_LIMITr 28122
#define PORT_SHARED_LIMIT_CELLr 28123
#define PORT_SHARED_LIMIT_PACKETr 28124
#define PORT_SHARED_MAX_PG_ENABLEr 28125
#define PORT_SOFT_RESETr 28126
#define PORT_SPARE0_REGr 28127
#define PORT_SP_WRED_AVG_QSIZEr 28128
#define PORT_SP_WRED_CONFIGr 28129
#define PORT_SW_FLOW_CONTROLr 28130
#define PORT_TABLE_ECC_CONTROLr 28131
#define PORT_TABLE_ECC_STATUS_INTRr 28132
#define PORT_TABLE_ECC_STATUS_NACKr 28133
#define PORT_TS_TIMER_31_0_REGr 28134
#define PORT_TS_TIMER_47_32_REGr 28135
#define PORT_TXFIFO0_ECC_STATUSr 28136
#define PORT_TXFIFO1_ECC_STATUSr 28137
#define PORT_TXFIFO2_ECC_STATUSr 28138
#define PORT_TXFIFO_0_ECC_STATUSr 28139
#define PORT_TXFIFO_1_ECC_STATUSr 28140
#define PORT_TXFIFO_2_ECC_STATUSr 28141
#define PORT_TXFIFO_CELL_CNTr 28142
#define PORT_TXFIFO_CELL_REQ_CNTr 28143
#define PORT_TXFIFO_OVRFLWr 28144
#define PORT_TXFIFO_PKT_DROP_CTLr 28145
#define PORT_WC_UCMEM_CTRLr 28146
#define PORT_WREDAVGQSIZE_CELLr 28147
#define PORT_WREDAVGQSIZE_PACKETr 28148
#define PORT_WREDCONFIG_CELLr 28149
#define PORT_WREDCONFIG_ECCPr 28150
#define PORT_WREDCONFIG_PACKETr 28151
#define PORT_WREDPARAM_CELLr 28152
#define PORT_WREDPARAM_END_CELLr 28153
#define PORT_WREDPARAM_NONTCP_CELLr 28154
#define PORT_WREDPARAM_NONTCP_PACKETr 28155
#define PORT_WREDPARAM_PACKETr 28156
#define PORT_WREDPARAM_PRI0_END_CELLr 28157
#define PORT_WREDPARAM_PRI0_START_CELLr 28158
#define PORT_WREDPARAM_RED_CELLr 28159
#define PORT_WREDPARAM_RED_END_CELLr 28160
#define PORT_WREDPARAM_RED_PACKETr 28161
#define PORT_WREDPARAM_RED_START_CELLr 28162
#define PORT_WREDPARAM_START_CELLr 28163
#define PORT_WREDPARAM_YELLOW_CELLr 28164
#define PORT_WREDPARAM_YELLOW_END_CELLr 28165
#define PORT_WREDPARAM_YELLOW_PACKETr 28166
#define PORT_WREDPARAM_YELLOW_START_CELLr 28167
#define PORT_WRED_THD_0_ECCPr 28168
#define PORT_WRED_THD_1_ECCPr 28169
#define PORT_XGXS0_CTRL_REGr 28170
#define PORT_XGXS0_LN0_STATUS0_REGr 28171
#define PORT_XGXS0_LN0_STATUS1_REGr 28172
#define PORT_XGXS0_LN1_STATUS0_REGr 28173
#define PORT_XGXS0_LN1_STATUS1_REGr 28174
#define PORT_XGXS0_LN2_STATUS0_REGr 28175
#define PORT_XGXS0_LN2_STATUS1_REGr 28176
#define PORT_XGXS0_LN3_STATUS0_REGr 28177
#define PORT_XGXS0_LN3_STATUS1_REGr 28178
#define PORT_XGXS0_STATUS_GEN_REGr 28179
#define PORT_XGXS1_CTRL_REGr 28180
#define PORT_XGXS1_LN0_STATUS0_REGr 28181
#define PORT_XGXS1_LN0_STATUS1_REGr 28182
#define PORT_XGXS1_LN1_STATUS0_REGr 28183
#define PORT_XGXS1_LN1_STATUS1_REGr 28184
#define PORT_XGXS1_LN2_STATUS0_REGr 28185
#define PORT_XGXS1_LN2_STATUS1_REGr 28186
#define PORT_XGXS1_LN3_STATUS0_REGr 28187
#define PORT_XGXS1_LN3_STATUS1_REGr 28188
#define PORT_XGXS1_STATUS_GEN_REGr 28189
#define PORT_XGXS2_CTRL_REGr 28190
#define PORT_XGXS2_LN0_STATUS0_REGr 28191
#define PORT_XGXS2_LN0_STATUS1_REGr 28192
#define PORT_XGXS2_LN1_STATUS0_REGr 28193
#define PORT_XGXS2_LN1_STATUS1_REGr 28194
#define PORT_XGXS2_LN2_STATUS0_REGr 28195
#define PORT_XGXS2_LN2_STATUS1_REGr 28196
#define PORT_XGXS2_LN3_STATUS0_REGr 28197
#define PORT_XGXS2_LN3_STATUS1_REGr 28198
#define PORT_XGXS2_STATUS_GEN_REGr 28199
#define PORT_XGXS_0_CTRL_REGr 28200
#define PORT_XGXS_0_LN_0_STATUS_0_REGr 28201
#define PORT_XGXS_0_LN_0_STATUS_1_REGr 28202
#define PORT_XGXS_0_LN_1_STATUS_0_REGr 28203
#define PORT_XGXS_0_LN_1_STATUS_1_REGr 28204
#define PORT_XGXS_0_LN_2_STATUS_0_REGr 28205
#define PORT_XGXS_0_LN_2_STATUS_1_REGr 28206
#define PORT_XGXS_0_LN_3_STATUS_0_REGr 28207
#define PORT_XGXS_0_LN_3_STATUS_1_REGr 28208
#define PORT_XGXS_0_STATUS_GEN_REGr 28209
#define PORT_XGXS_1_CTRL_REGr 28210
#define PORT_XGXS_1_LN_0_STATUS_0_REGr 28211
#define PORT_XGXS_1_LN_0_STATUS_1_REGr 28212
#define PORT_XGXS_1_LN_1_STATUS_0_REGr 28213
#define PORT_XGXS_1_LN_1_STATUS_1_REGr 28214
#define PORT_XGXS_1_LN_2_STATUS_0_REGr 28215
#define PORT_XGXS_1_LN_2_STATUS_1_REGr 28216
#define PORT_XGXS_1_LN_3_STATUS_0_REGr 28217
#define PORT_XGXS_1_LN_3_STATUS_1_REGr 28218
#define PORT_XGXS_1_STATUS_GEN_REGr 28219
#define PORT_XGXS_2_CTRL_REGr 28220
#define PORT_XGXS_2_LN_0_STATUS_0_REGr 28221
#define PORT_XGXS_2_LN_0_STATUS_1_REGr 28222
#define PORT_XGXS_2_LN_1_STATUS_0_REGr 28223
#define PORT_XGXS_2_LN_1_STATUS_1_REGr 28224
#define PORT_XGXS_2_LN_2_STATUS_0_REGr 28225
#define PORT_XGXS_2_LN_2_STATUS_1_REGr 28226
#define PORT_XGXS_2_LN_3_STATUS_0_REGr 28227
#define PORT_XGXS_2_LN_3_STATUS_1_REGr 28228
#define PORT_XGXS_2_STATUS_GEN_REGr 28229
#define PORT_XGXS_COUNTER_MODEr 28230
#define POWERDOWNCONFIGURATIONSr 28231
#define POWERUPCONFIGURATIONSr 28232
#define PPCONTEXTCUSTOMMACROSELECTr 28233
#define PPFC_ENr 28234
#define PPFC_TX_PKT_XOFF_TIMER_0_1_VALr 28235
#define PPFC_TX_PKT_XOFF_TIMER_2_3_VALr 28236
#define PPFC_TX_PKT_XOFF_TIMER_4_5_VALr 28237
#define PPFC_TX_PKT_XOFF_TIMER_6_7_VALr 28238
#define PPHRESERVEDDEFAULTr 28239
#define PPPEMPTYSTATUSr 28240
#define PPPEMPTYSTATUS_HIr 28241
#define PPP_CTRLr 28242
#define PPP_REFRESH_CTRLr 28243
#define PP_ALL_PKT_COUNTERr 28244
#define PP_ASSEMBLER_CONFIGr 28245
#define PP_ASSEMBLER_PROC_REG_CONFIGr 28246
#define PP_C0_PORT_A_ADDRr 28247
#define PP_C0_PORT_A_CMDr 28248
#define PP_C0_PORT_A_DATA_0r 28249
#define PP_C0_PORT_A_DATA_1r 28250
#define PP_C0_PORT_A_DATA_2r 28251
#define PP_C0_PORT_A_DATA_3r 28252
#define PP_C0_PORT_B_ADDRr 28253
#define PP_C0_PORT_B_CMDr 28254
#define PP_C0_PORT_B_DATA_0r 28255
#define PP_C0_PORT_B_DATA_1r 28256
#define PP_C0_PORT_B_DATA_2r 28257
#define PP_C0_PORT_B_DATA_3r 28258
#define PP_C1_PORT_A_ADDRr 28259
#define PP_C1_PORT_A_CMDr 28260
#define PP_C1_PORT_A_DATA_0r 28261
#define PP_C1_PORT_A_DATA_1r 28262
#define PP_C1_PORT_A_DATA_2r 28263
#define PP_C1_PORT_A_DATA_3r 28264
#define PP_C1_PORT_B_ADDRr 28265
#define PP_C1_PORT_B_CMDr 28266
#define PP_C1_PORT_B_DATA_0r 28267
#define PP_C1_PORT_B_DATA_1r 28268
#define PP_C1_PORT_B_DATA_2r 28269
#define PP_C1_PORT_B_DATA_3r 28270
#define PP_C2_PORT_A_ADDRr 28271
#define PP_C2_PORT_A_CMDr 28272
#define PP_C2_PORT_A_DATA_0r 28273
#define PP_C2_PORT_A_DATA_1r 28274
#define PP_C2_PORT_A_DATA_2r 28275
#define PP_C2_PORT_A_DATA_3r 28276
#define PP_C2_PORT_B_ADDRr 28277
#define PP_C2_PORT_B_CMDr 28278
#define PP_C2_PORT_B_DATA_0r 28279
#define PP_C2_PORT_B_DATA_1r 28280
#define PP_C2_PORT_B_DATA_2r 28281
#define PP_C2_PORT_B_DATA_3r 28282
#define PP_C3_PORT_A_ADDRr 28283
#define PP_C3_PORT_A_CMDr 28284
#define PP_C3_PORT_A_DATA_0r 28285
#define PP_C3_PORT_A_DATA_1r 28286
#define PP_C3_PORT_A_DATA_2r 28287
#define PP_C3_PORT_A_DATA_3r 28288
#define PP_C3_PORT_B_ADDRr 28289
#define PP_C3_PORT_B_CMDr 28290
#define PP_C3_PORT_B_DATA_0r 28291
#define PP_C3_PORT_B_DATA_1r 28292
#define PP_C3_PORT_B_DATA_2r 28293
#define PP_C3_PORT_B_DATA_3r 28294
#define PP_CAM_BIST_CONFIGr 28295
#define PP_CAM_BIST_CONTROLr 28296
#define PP_CAM_BIST_DBG_DATAr 28297
#define PP_CAM_BIST_STATUSr 28298
#define PP_CAM_CAPTURE_CONTROLr 28299
#define PP_CAM_CAPTURE_P0_STATUSr 28300
#define PP_CAM_CAPTURE_P1_STATUSr 28301
#define PP_CAM_CAPTURE_P2_STATUSr 28302
#define PP_CAM_CAPTURE_P3_STATUSr 28303
#define PP_CAM_CAPTURE_P4_STATUSr 28304
#define PP_CAM_CAPTURE_P5_STATUSr 28305
#define PP_CAM_CAPTURE_P6_STATUSr 28306
#define PP_CAM_RAM_ECC_DEBUGr 28307
#define PP_ECC_DEBUGr 28308
#define PP_ECC_ERROR0r 28309
#define PP_ECC_ERROR1r 28310
#define PP_ECC_ERROR2r 28311
#define PP_ECC_ERROR0_MASKr 28312
#define PP_ECC_ERROR1_MASKr 28313
#define PP_ECC_ERROR2_MASKr 28314
#define PP_ECC_STATUS0r 28315
#define PP_ECC_STATUS1r 28316
#define PP_ECC_STATUS2r 28317
#define PP_ECC_STATUS3r 28318
#define PP_ECC_STATUS4r 28319
#define PP_ECC_STATUS5r 28320
#define PP_ECC_STATUS6r 28321
#define PP_ECC_STATUS7r 28322
#define PP_ECC_STATUS8r 28323
#define PP_ERR_PKT_COUNTERr 28324
#define PP_GLOBAL_CONFIGr 28325
#define PP_GLOBAL_DEBUGr 28326
#define PP_GLOBAL_EVENTr 28327
#define PP_GLOBAL_EVENT_MASKr 28328
#define PP_HC_CONFIG0r 28329
#define PP_HC_CONFIG1r 28330
#define PP_HC_CONFIG2r 28331
#define PP_HC_CONFIG3r 28332
#define PP_HC_CONFIG4r 28333
#define PP_HC_CONFIG5r 28334
#define PP_HC_EVENT0r 28335
#define PP_HC_EVENT1r 28336
#define PP_HC_EVENT0_MASKr 28337
#define PP_HC_EVENT1_MASKr 28338
#define PP_HC_IPV4_FILTER0_CONFIG0r 28339
#define PP_HC_IPV4_FILTER0_CONFIG1r 28340
#define PP_HC_IPV4_FILTER1_CONFIG0r 28341
#define PP_HC_IPV4_FILTER1_CONFIG1r 28342
#define PP_HC_IPV4_FILTER2_CONFIG0r 28343
#define PP_HC_IPV4_FILTER2_CONFIG1r 28344
#define PP_HC_IPV4_FILTER3_CONFIG0r 28345
#define PP_HC_IPV4_FILTER3_CONFIG1r 28346
#define PP_HC_IPV6_FILTER0_CONFIG0r 28347
#define PP_HC_IPV6_FILTER0_CONFIG1r 28348
#define PP_HC_IPV6_FILTER0_CONFIG2r 28349
#define PP_HC_IPV6_FILTER0_CONFIG3r 28350
#define PP_HC_IPV6_FILTER0_CONFIG4r 28351
#define PP_HC_IPV6_FILTER0_CONFIG5r 28352
#define PP_HC_IPV6_FILTER0_CONFIG6r 28353
#define PP_HC_IPV6_FILTER0_CONFIG7r 28354
#define PP_HC_IPV6_FILTER1_CONFIG0r 28355
#define PP_HC_IPV6_FILTER1_CONFIG1r 28356
#define PP_HC_IPV6_FILTER1_CONFIG2r 28357
#define PP_HC_IPV6_FILTER1_CONFIG3r 28358
#define PP_HC_IPV6_FILTER1_CONFIG4r 28359
#define PP_HC_IPV6_FILTER1_CONFIG5r 28360
#define PP_HC_IPV6_FILTER1_CONFIG6r 28361
#define PP_HC_IPV6_FILTER1_CONFIG7r 28362
#define PP_HDR_COPY_CONTROL0r 28363
#define PP_HDR_COPY_CONTROL1r 28364
#define PP_HDR_COPY_CONTROL2r 28365
#define PP_LLA_CONFIGr 28366
#define PP_MODULE_CONTROLr 28367
#define PP_PARITY_DEBUGr 28368
#define PP_PD_ASSISTr 28369
#define PP_PRDM_ECC_DEBUGr 28370
#define PP_PROGRAM_GOr 28371
#define PP_PROPERTY_SEGMENT_ENTRY0_CONFIGr 28372
#define PP_PROPERTY_SEGMENT_ENTRY1_CONFIGr 28373
#define PP_PROPERTY_SEGMENT_ENTRY2_CONFIGr 28374
#define PP_PROPERTY_SEGMENT_ENTRY3_CONFIGr 28375
#define PP_PROPERTY_SEGMENT_ENTRY4_CONFIGr 28376
#define PP_PROPERTY_SEGMENT_ENTRY5_CONFIGr 28377
#define PP_PROPERTY_SEGMENT_ENTRY6_CONFIGr 28378
#define PP_PROPERTY_SEGMENT_ENTRY7_CONFIGr 28379
#define PP_PROPERTY_TABLE_CONFIGr 28380
#define PP_PROPERTY_TABLE_IACCESSr 28381
#define PP_PROPERTY_TABLE_IACCESS_DATA0r 28382
#define PP_PROPERTY_TABLE_IACCESS_DATA1r 28383
#define PP_PROPERTY_TABLE_IACCESS_DATA2r 28384
#define PP_RAM_CONFIG0r 28385
#define PP_RAM_CONFIG1r 28386
#define PP_RAM_CONFIG2r 28387
#define PP_RAM_CONFIG3r 28388
#define PP_RAM_CONFIG4r 28389
#define PP_RAM_CONFIG5r 28390
#define PP_RAM_CONFIG6r 28391
#define PP_RAM_CONFIG7r 28392
#define PP_RAM_CONFIG8r 28393
#define PP_RAM_CONFIG9r 28394
#define PP_RAM_CONFIG10r 28395
#define PP_RAM_CONFIG11r 28396
#define PP_RAM_CONFIG12r 28397
#define PP_RT_SQ_EG_PKT_COUNTERr 28398
#define PP_RT_SQ_IG_PKT_COUNTERr 28399
#define PP_SQ_DQ_00_PKT_COUNTERr 28400
#define PP_SQ_DQ_01_PKT_COUNTERr 28401
#define PP_SQ_DQ_10_PKT_COUNTERr 28402
#define PP_SQ_DQ_11_PKT_COUNTERr 28403
#define PP_TCAM_ECC_DEBUG0r 28404
#define PP_TCAM_ECC_DEBUG1r 28405
#define PP_TRACE_IF_LR_CAPT_0r 28406
#define PP_TRACE_IF_LR_CONTROLr 28407
#define PP_TRACE_IF_LR_COUNTERr 28408
#define PP_TRACE_IF_LR_FIELD_MASK0r 28409
#define PP_TRACE_IF_LR_FIELD_VALUE0r 28410
#define PP_TRACE_IF_PT_CAPT_0r 28411
#define PP_TRACE_IF_PT_CAPT_1r 28412
#define PP_TRACE_IF_PT_CAPT_2r 28413
#define PP_TRACE_IF_PT_CAPT_3r 28414
#define PP_TRACE_IF_PT_CAPT_4r 28415
#define PP_TRACE_IF_PT_CAPT_5r 28416
#define PP_TRACE_IF_PT_CAPT_6r 28417
#define PP_TRACE_IF_PT_CAPT_7r 28418
#define PP_TRACE_IF_PT_CAPT_8r 28419
#define PP_TRACE_IF_PT_CAPT_9r 28420
#define PP_TRACE_IF_PT_CAPT_10r 28421
#define PP_TRACE_IF_PT_CAPT_11r 28422
#define PP_TRACE_IF_PT_CAPT_12r 28423
#define PP_TRACE_IF_PT_CAPT_13r 28424
#define PP_TRACE_IF_PT_CAPT_14r 28425
#define PP_TRACE_IF_PT_CAPT_15r 28426
#define PP_TRACE_IF_PT_CAPT_16r 28427
#define PP_TRACE_IF_PT_CAPT_17r 28428
#define PP_TRACE_IF_PT_CAPT_18r 28429
#define PP_TRACE_IF_PT_CAPT_19r 28430
#define PP_TRACE_IF_PT_CAPT_20r 28431
#define PP_TRACE_IF_PT_CAPT_21r 28432
#define PP_TRACE_IF_PT_CAPT_22r 28433
#define PP_TRACE_IF_PT_CAPT_23r 28434
#define PP_TRACE_IF_PT_CAPT_24r 28435
#define PP_TRACE_IF_PT_CAPT_25r 28436
#define PP_TRACE_IF_PT_CAPT_26r 28437
#define PP_TRACE_IF_PT_CAPT_27r 28438
#define PP_TRACE_IF_PT_CAPT_28r 28439
#define PP_TRACE_IF_PT_CAPT_29r 28440
#define PP_TRACE_IF_PT_CAPT_30r 28441
#define PP_TRACE_IF_PT_CAPT_31r 28442
#define PP_TRACE_IF_PT_CAPT_32r 28443
#define PP_TRACE_IF_PT_CONTROLr 28444
#define PP_TRACE_IF_PT_COUNTERr 28445
#define PP_TRACE_IF_PT_FIELD_MASK0r 28446
#define PP_TRACE_IF_PT_FIELD_MASK1r 28447
#define PP_TRACE_IF_PT_FIELD_MASK2r 28448
#define PP_TRACE_IF_PT_FIELD_MASK3r 28449
#define PP_TRACE_IF_PT_FIELD_MASK4r 28450
#define PP_TRACE_IF_PT_FIELD_MASK5r 28451
#define PP_TRACE_IF_PT_FIELD_MASK6r 28452
#define PP_TRACE_IF_PT_FIELD_MASK7r 28453
#define PP_TRACE_IF_PT_FIELD_MASK8r 28454
#define PP_TRACE_IF_PT_FIELD_MASK9r 28455
#define PP_TRACE_IF_PT_FIELD_MASK10r 28456
#define PP_TRACE_IF_PT_FIELD_MASK11r 28457
#define PP_TRACE_IF_PT_FIELD_MASK12r 28458
#define PP_TRACE_IF_PT_FIELD_MASK13r 28459
#define PP_TRACE_IF_PT_FIELD_MASK14r 28460
#define PP_TRACE_IF_PT_FIELD_MASK15r 28461
#define PP_TRACE_IF_PT_FIELD_MASK16r 28462
#define PP_TRACE_IF_PT_FIELD_MASK17r 28463
#define PP_TRACE_IF_PT_FIELD_MASK18r 28464
#define PP_TRACE_IF_PT_FIELD_MASK19r 28465
#define PP_TRACE_IF_PT_FIELD_MASK20r 28466
#define PP_TRACE_IF_PT_FIELD_MASK21r 28467
#define PP_TRACE_IF_PT_FIELD_MASK22r 28468
#define PP_TRACE_IF_PT_FIELD_MASK23r 28469
#define PP_TRACE_IF_PT_FIELD_MASK24r 28470
#define PP_TRACE_IF_PT_FIELD_MASK25r 28471
#define PP_TRACE_IF_PT_FIELD_MASK26r 28472
#define PP_TRACE_IF_PT_FIELD_MASK27r 28473
#define PP_TRACE_IF_PT_FIELD_MASK28r 28474
#define PP_TRACE_IF_PT_FIELD_MASK29r 28475
#define PP_TRACE_IF_PT_FIELD_MASK30r 28476
#define PP_TRACE_IF_PT_FIELD_MASK31r 28477
#define PP_TRACE_IF_PT_FIELD_MASK32r 28478
#define PP_TRACE_IF_PT_FIELD_VALUE0r 28479
#define PP_TRACE_IF_PT_FIELD_VALUE1r 28480
#define PP_TRACE_IF_PT_FIELD_VALUE2r 28481
#define PP_TRACE_IF_PT_FIELD_VALUE3r 28482
#define PP_TRACE_IF_PT_FIELD_VALUE4r 28483
#define PP_TRACE_IF_PT_FIELD_VALUE5r 28484
#define PP_TRACE_IF_PT_FIELD_VALUE6r 28485
#define PP_TRACE_IF_PT_FIELD_VALUE7r 28486
#define PP_TRACE_IF_PT_FIELD_VALUE8r 28487
#define PP_TRACE_IF_PT_FIELD_VALUE9r 28488
#define PP_TRACE_IF_PT_FIELD_VALUE10r 28489
#define PP_TRACE_IF_PT_FIELD_VALUE11r 28490
#define PP_TRACE_IF_PT_FIELD_VALUE12r 28491
#define PP_TRACE_IF_PT_FIELD_VALUE13r 28492
#define PP_TRACE_IF_PT_FIELD_VALUE14r 28493
#define PP_TRACE_IF_PT_FIELD_VALUE15r 28494
#define PP_TRACE_IF_PT_FIELD_VALUE16r 28495
#define PP_TRACE_IF_PT_FIELD_VALUE17r 28496
#define PP_TRACE_IF_PT_FIELD_VALUE18r 28497
#define PP_TRACE_IF_PT_FIELD_VALUE19r 28498
#define PP_TRACE_IF_PT_FIELD_VALUE20r 28499
#define PP_TRACE_IF_PT_FIELD_VALUE21r 28500
#define PP_TRACE_IF_PT_FIELD_VALUE22r 28501
#define PP_TRACE_IF_PT_FIELD_VALUE23r 28502
#define PP_TRACE_IF_PT_FIELD_VALUE24r 28503
#define PP_TRACE_IF_PT_FIELD_VALUE25r 28504
#define PP_TRACE_IF_PT_FIELD_VALUE26r 28505
#define PP_TRACE_IF_PT_FIELD_VALUE27r 28506
#define PP_TRACE_IF_PT_FIELD_VALUE28r 28507
#define PP_TRACE_IF_PT_FIELD_VALUE29r 28508
#define PP_TRACE_IF_PT_FIELD_VALUE30r 28509
#define PP_TRACE_IF_PT_FIELD_VALUE31r 28510
#define PP_TRACE_IF_PT_FIELD_VALUE32r 28511
#define PP_TRACE_IF_STATUS_LRr 28512
#define PP_TRACE_IF_STATUS_LR_MASKr 28513
#define PP_TRACE_IF_STATUS_PTr 28514
#define PP_TRACE_IF_STATUS_PT_MASKr 28515
#define PQE0_FIFOEMPTY0r 28516
#define PQE0_FIFOEMPTY1r 28517
#define PQE0_FIFOOVERFLOW0r 28518
#define PQE0_FIFOOVERFLOW1r 28519
#define PQE0_FIFOPTREQUAL0r 28520
#define PQE0_FIFOPTREQUAL1r 28521
#define PQE0_MEMCFGr 28522
#define PQE0_MEMDEBUGr 28523
#define PQE0_QCNEMPTY0r 28524
#define PQE0_QCNEMPTY1r 28525
#define PQE1_FIFOEMPTY0r 28526
#define PQE1_FIFOEMPTY1r 28527
#define PQE1_FIFOOVERFLOW0r 28528
#define PQE1_FIFOOVERFLOW1r 28529
#define PQE1_FIFOPTREQUAL0r 28530
#define PQE1_FIFOPTREQUAL1r 28531
#define PQE1_MEMCFGr 28532
#define PQE1_MEMDEBUGr 28533
#define PQE1_QCNEMPTY0r 28534
#define PQE1_QCNEMPTY1r 28535
#define PQEFIFOEMPTY0r 28536
#define PQEFIFOEMPTY1r 28537
#define PQEFIFOEMPTY0_64r 28538
#define PQEFIFOEMPTY1_64r 28539
#define PQEFIFOEMPTY_64r 28540
#define PQEFIFOOVERFLOW0r 28541
#define PQEFIFOOVERFLOW1r 28542
#define PQEFIFOOVERFLOW0_64r 28543
#define PQEFIFOOVERFLOW1_64r 28544
#define PQEFIFOOVERFLOW_64r 28545
#define PQEFIFOPTREQUAL0r 28546
#define PQEFIFOPTREQUAL1r 28547
#define PQEFIFOPTREQUAL0_64r 28548
#define PQEFIFOPTREQUAL1_64r 28549
#define PQEFIFOPTREQUAL_64r 28550
#define PQEMEMCFGr 28551
#define PQEMEMDEBUGr 28552
#define PQEPARITYERRORADRr 28553
#define PQP2FQPOFPSTOP_0r 28554
#define PQP2FQPOFPSTOP_1r 28555
#define PQPCPUDELAYENr 28556
#define PQPDISCARDMULTICASTPACKETCOUNTERr 28557
#define PQPDISCARDUNICASTPACKETCOUNTERr 28558
#define PQPMULTICASTHIGHBYTESCOUNTERr 28559
#define PQPMULTICASTHIGHPACKETCOUNTERr 28560
#define PQPMULTICASTLOWBYTESCOUNTERr 28561
#define PQPMULTICASTLOWPACKETCOUNTERr 28562
#define PQPSPRPERPORTDIS_0r 28563
#define PQPSPRPERPORTDIS_1r 28564
#define PQPUNICASTHIGHBYTESCOUNTERr 28565
#define PQPUNICASTHIGHPACKETCOUNTERr 28566
#define PQPUNICASTLOWBYTESCOUNTERr 28567
#define PQPUNICASTLOWPACKETCOUNTERr 28568
#define PQ_C0_PORT_A_CMDr 28569
#define PQ_C0_PORT_A_DATA_0r 28570
#define PQ_C0_PORT_A_DATA_1r 28571
#define PQ_C0_PORT_A_DATA_2r 28572
#define PQ_C0_PORT_A_DATA_3r 28573
#define PQ_C0_PORT_A_RADDRr 28574
#define PQ_C0_PORT_A_WADDRr 28575
#define PQ_C0_PORT_B_CMDr 28576
#define PQ_C0_PORT_B_DATA_0r 28577
#define PQ_C0_PORT_B_DATA_1r 28578
#define PQ_C0_PORT_B_DATA_2r 28579
#define PQ_C0_PORT_B_DATA_3r 28580
#define PQ_C0_PORT_B_RADDRr 28581
#define PQ_C0_PORT_B_WADDRr 28582
#define PQ_C1_PORT_A_CMDr 28583
#define PQ_C1_PORT_A_DATA_0r 28584
#define PQ_C1_PORT_A_DATA_1r 28585
#define PQ_C1_PORT_A_DATA_2r 28586
#define PQ_C1_PORT_A_DATA_3r 28587
#define PQ_C1_PORT_A_RADDRr 28588
#define PQ_C1_PORT_A_WADDRr 28589
#define PQ_C1_PORT_B_CMDr 28590
#define PQ_C1_PORT_B_DATA_0r 28591
#define PQ_C1_PORT_B_DATA_1r 28592
#define PQ_C1_PORT_B_DATA_2r 28593
#define PQ_C1_PORT_B_DATA_3r 28594
#define PQ_C1_PORT_B_RADDRr 28595
#define PQ_C1_PORT_B_WADDRr 28596
#define PQ_C2_PORT_A_CMDr 28597
#define PQ_C2_PORT_A_DATA_0r 28598
#define PQ_C2_PORT_A_DATA_1r 28599
#define PQ_C2_PORT_A_DATA_2r 28600
#define PQ_C2_PORT_A_DATA_3r 28601
#define PQ_C2_PORT_A_RADDRr 28602
#define PQ_C2_PORT_A_WADDRr 28603
#define PQ_C2_PORT_B_CMDr 28604
#define PQ_C2_PORT_B_DATA_0r 28605
#define PQ_C2_PORT_B_DATA_1r 28606
#define PQ_C2_PORT_B_DATA_2r 28607
#define PQ_C2_PORT_B_DATA_3r 28608
#define PQ_C2_PORT_B_RADDRr 28609
#define PQ_C2_PORT_B_WADDRr 28610
#define PQ_C3_PORT_A_CMDr 28611
#define PQ_C3_PORT_A_DATA_0r 28612
#define PQ_C3_PORT_A_DATA_1r 28613
#define PQ_C3_PORT_A_DATA_2r 28614
#define PQ_C3_PORT_A_DATA_3r 28615
#define PQ_C3_PORT_A_RADDRr 28616
#define PQ_C3_PORT_A_WADDRr 28617
#define PQ_C3_PORT_B_CMDr 28618
#define PQ_C3_PORT_B_DATA_0r 28619
#define PQ_C3_PORT_B_DATA_1r 28620
#define PQ_C3_PORT_B_DATA_2r 28621
#define PQ_C3_PORT_B_DATA_3r 28622
#define PQ_C3_PORT_B_RADDRr 28623
#define PQ_C3_PORT_B_WADDRr 28624
#define PQ_MODULE_CONTROLr 28625
#define PQ_PROGRAM_GOr 28626
#define PRBPATr 28627
#define PRCNTSELr 28628
#define PRI2COSr 28629
#define PRI2COS_2r 28630
#define PRILUT_ADDR_DEBUGr 28631
#define PRIO2COSr 28632
#define PRIO2COS_0_PRI0r 28633
#define PRIO2COS_0_PRI1r 28634
#define PRIO2COS_0_PRI2r 28635
#define PRIO2COS_0_PRI3r 28636
#define PRIO2COS_0_PRI4r 28637
#define PRIO2COS_0_PRI5r 28638
#define PRIO2COS_0_PRI6r 28639
#define PRIO2COS_0_PRI7r 28640
#define PRIO2COS_0_PRI8r 28641
#define PRIO2COS_0_PRI9r 28642
#define PRIO2COS_0_PRI10r 28643
#define PRIO2COS_0_PRI11r 28644
#define PRIO2COS_0_PRI12r 28645
#define PRIO2COS_0_PRI13r 28646
#define PRIO2COS_0_PRI14r 28647
#define PRIO2COS_0_PRI15r 28648
#define PRIO2COS_1_PRI0r 28649
#define PRIO2COS_1_PRI1r 28650
#define PRIO2COS_1_PRI2r 28651
#define PRIO2COS_1_PRI3r 28652
#define PRIO2COS_1_PRI4r 28653
#define PRIO2COS_1_PRI5r 28654
#define PRIO2COS_1_PRI6r 28655
#define PRIO2COS_1_PRI7r 28656
#define PRIO2COS_1_PRI8r 28657
#define PRIO2COS_1_PRI9r 28658
#define PRIO2COS_1_PRI10r 28659
#define PRIO2COS_1_PRI11r 28660
#define PRIO2COS_1_PRI12r 28661
#define PRIO2COS_1_PRI13r 28662
#define PRIO2COS_1_PRI14r 28663
#define PRIO2COS_1_PRI15r 28664
#define PRIO2COS_CBFCr 28665
#define PRIO2COS_LLFCr 28666
#define PRIO2COS_LLFC0r 28667
#define PRIO2COS_LLFC1r 28668
#define PRIO2COS_LLFC2r 28669
#define PRIO2COS_LLFC3r 28670
#define PRIO2COS_PROFILEr 28671
#define PRIO2COS_PROFILE0r 28672
#define PRIO2COS_PROFILE1r 28673
#define PRIO2COS_PROFILE2r 28674
#define PRIO2COS_PROFILE3r 28675
#define PRIO2EXTQ_LLFCr 28676
#define PRIO2EXTQ_LLFC0r 28677
#define PRIO2EXTQ_LLFC1r 28678
#define PRIORITY_CONTROLr 28679
#define PRIORITY_MAPPING_SELECTr 28680
#define PRIVATEVLANFILTERr 28681
#define PROGRAMILLEGELADDRESSr 28682
#define PROGRAMMABLECONTROLCELLCOUNTER0r 28683
#define PROGRAMMABLECONTROLCELLCOUNTER1r 28684
#define PROGRAMMABLECONTROLCELLCOUNTER2r 28685
#define PROGRAMMABLECONTROLCELLCOUNTERMASK0r 28686
#define PROGRAMMABLECONTROLCELLCOUNTERMASK1r 28687
#define PROGRAMMABLECONTROLCELLCOUNTERMASK2r 28688
#define PROGRAMMABLECOUNTERQUEUESELECTr 28689
#define PROGRAMMABLEDATACELLCOUNTER0r 28690
#define PROGRAMMABLEDATACELLCOUNTER1r 28691
#define PROGRAMMABLEDATACELLCOUNTERMASK0r 28692
#define PROGRAMMABLEDATACELLCOUNTERMASK1r 28693
#define PROGRAMMABLEIQMREPORTCOUNTERr 28694
#define PROTOCOL_PKT_CONTROLr 28695
#define PRPLCr 28696
#define PRSRINTERRUPTMASKREGISTERr 28697
#define PRSRINTERRUPTREGISTERr 28698
#define PR_CL_PORT_EEE_LPI_STATEr 28699
#define PR_CL_PORT_MODE_LINK_STATUSr 28700
#define PR_GLOBAL_CONFIGr 28701
#define PR_GLOBAL_CONFIG_RESPONSEr 28702
#define PR_HDP_CONFIGr 28703
#define PR_HDP_ECC_DEBUGr 28704
#define PR_HDP_EG_ENQ_REQ_FIFO_FILL_LEVEL_DEBUGr 28705
#define PR_HDP_EG_ENQ_REQ_FIFO_WATERMARK_DEBUGr 28706
#define PR_HDP_ERROR_0r 28707
#define PR_HDP_ERROR_1r 28708
#define PR_HDP_ERROR_0_MASKr 28709
#define PR_HDP_ERROR_1_MASKr 28710
#define PR_HDP_HDP_ENQ_REQ_FIFO_STATUSr 28711
#define PR_HDP_HDR_DROP_STATUSr 28712
#define PR_HDP_IG_ENQ_REQ_FIFO_FILL_LEVEL_DEBUGr 28713
#define PR_HDP_IG_ENQ_REQ_FIFO_WATERMARK_DEBUGr 28714
#define PR_HDP_MEM_DEBUGr 28715
#define PR_HDP_PARITY_DEBUGr 28716
#define PR_HDP_STATS_DROP_PKT_BYTE_COUNTr 28717
#define PR_HDP_STATS_DROP_PKT_COUNTr 28718
#define PR_HDP_STATS_RCVD_PKT_COUNTr 28719
#define PR_ICC_CONFIG0r 28720
#define PR_ICC_CONFIG1r 28721
#define PR_ICC_ERROR_0r 28722
#define PR_ICC_ERROR_0_MASKr 28723
#define PR_ICC_ICC_RDATA_QUEUE_WATERMARK_DEBUGr 28724
#define PR_ICC_LOOKUP_CORE_CPU_BUBBLE_REQ_PERIODr 28725
#define PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_ECC_DEBUGr 28726
#define PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_MEM_DEBUGr 28727
#define PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_STATUSr 28728
#define PR_ICC_LOOKUP_CORE_TCAM_BIST_CONFIGr 28729
#define PR_ICC_LOOKUP_CORE_TCAM_BIST_CONTROLr 28730
#define PR_ICC_LOOKUP_CORE_TCAM_BIST_DBG_DATAr 28731
#define PR_ICC_LOOKUP_CORE_TCAM_BIST_STATUSr 28732
#define PR_ICC_LOOKUP_CORE_TCAM_ECC_DEBUG0r 28733
#define PR_ICC_LOOKUP_CORE_TCAM_ECC_RAM_ECC_DEBUGr 28734
#define PR_ICC_LOOKUP_CORE_TCAM_ECC_RAM_MEM_DEBUGr 28735
#define PR_ICC_LOOKUP_CORE_TCAM_MEM_DEBUGr 28736
#define PR_ICC_LOOKUP_CORE_TCAM_SCRUB_REQ_PERIODr 28737
#define PR_ICC_LOOKUP_CORE_TCAM_STATUSr 28738
#define PR_ICC_PKT_CTXT_DATA_BUFFER_ECC_DEBUGr 28739
#define PR_ICC_PKT_CTXT_DATA_BUFFER_MEM_DEBUGr 28740
#define PR_ICC_PKT_CTXT_DATA_BUFFER_STATUSr 28741
#define PR_ICC_RD_PKT_ID_ORDER_QUEUE_WATERMARK_DEBUGr 28742
#define PR_IDP_BUFFER_SEEN_CHECKr 28743
#define PR_IDP_BUFFER_SEEN_CHECK_RESPONSEr 28744
#define PR_IDP_CONFIGr 28745
#define PR_IDP_CONFIG0r 28746
#define PR_IDP_ECC_DEBUGr 28747
#define PR_IDP_ENQ_REQ_FIFO_FILL_LEVEL_DEBUGr 28748
#define PR_IDP_ENQ_REQ_FIFO_NFULL_THRESHOLDr 28749
#define PR_IDP_ENQ_REQ_FIFO_WATERMARK_DEBUGr 28750
#define PR_IDP_ENQ_REQ_TO_RESP_FIFO_FILL_LEVEL_DEBUGr 28751
#define PR_IDP_ENQ_REQ_TO_RESP_FIFO_WATERMARK_DEBUGr 28752
#define PR_IDP_ERROR_0r 28753
#define PR_IDP_ERROR_1r 28754
#define PR_IDP_ERROR_0_MASKr 28755
#define PR_IDP_ERROR_1_MASKr 28756
#define PR_IDP_FREE_CACHE_FIFO_FILL_LEVEL_DEBUGr 28757
#define PR_IDP_IDP_ENQ_REQ_FIFO_STATUSr 28758
#define PR_IDP_IDP_ENQ_REQ_TO_RESP_FIFO_STATUSr 28759
#define PR_IDP_IDP_FREE_CACHE_FIFO_STATUSr 28760
#define PR_IDP_IDP_PAGE_REQ_FIFO_STATUSr 28761
#define PR_IDP_MEM_DEBUGr 28762
#define PR_IDP_PAGE_REQ_FIFO_FILL_LEVEL_DEBUGr 28763
#define PR_IDP_PAGE_REQ_FIFO_WATERMARK_DEBUGr 28764
#define PR_IDP_PARITY_DEBUGr 28765
#define PR_IDP_POLICER_BUCKETC_RAILED_METER_ID_STATUSr 28766
#define PR_IDP_POLICER_BUCKETE_RAILED_METER_ID_STATUSr 28767
#define PR_IDP_POLICER_BUCKET_MEM_ECC_DEBUGr 28768
#define PR_IDP_POLICER_BUCKET_MEM_MEM_DEBUGr 28769
#define PR_IDP_POLICER_BUCKET_MEM_STATUSr 28770
#define PR_IDP_POLICER_CONFIGr 28771
#define PR_IDP_POLICER_CONFIG_MEM_ECC_DEBUGr 28772
#define PR_IDP_POLICER_CONFIG_MEM_MEM_DEBUGr 28773
#define PR_IDP_POLICER_CONFIG_MEM_STATUSr 28774
#define PR_IDP_POLICER_DISABLEr 28775
#define PR_IDP_POLICER_DP2DEr 28776
#define PR_IDP_POLICER_ERRORr 28777
#define PR_IDP_POLICER_ERROR_MASKr 28778
#define PR_IDP_POLICER_REF_ENABLE_CONFIGr 28779
#define PR_IDP_POLICER_REF_SCALE_CONFIGr 28780
#define PR_IDP_STATS_ACCEPT_PKT_BYTE_COUNTr 28781
#define PR_IDP_STATS_ACCEPT_PKT_COUNTr 28782
#define PR_IDP_STATS_CONFIGr 28783
#define PR_IDP_STATS_DROP_PKT_BYTE_COUNTr 28784
#define PR_IDP_STATS_DROP_PKT_COUNTr 28785
#define PR_IDP_STATS_DROP_PKT_REASONSr 28786
#define PR_IDP_STATS_GLOBAL_CLIENT_IF_DROP_PKTS_COUNTr 28787
#define PR_IDP_STATS_GLOBAL_DROP_PKTS_NO_FREE_PAGES_COUNTr 28788
#define PR_IDP_STATS_GLOBAL_DROP_PKTS_PB_ALMOST_FULL_COUNTr 28789
#define PR_IDP_STATS_GLOBAL_TOTAL_ACCEPTED_ENQUEUE_DONE_TO_QM_COUNTr 28790
#define PR_IDP_STATS_GLOBAL_TOTAL_DROPPED_ENQUEUE_DONE_TO_QM_COUNTr 28791
#define PR_IDP_STATS_GLOBAL_TOTAL_EOPS_RECEIVED_COUNTr 28792
#define PR_IDP_STATS_GLOBAL_TOTAL_PKTS_FULLY_DROPPED_COUNTr 28793
#define PR_IPRE_ADM_CTRL_BD_COUNTr 28794
#define PR_IPRE_ADM_CTRL_FD_COUNTr 28795
#define PR_IPRE_ADM_CTRL_FR_COUNTr 28796
#define PR_IPRE_ADM_CTRL_RT_COUNTr 28797
#define PR_IPRE_ADM_CTRL_TD_COUNTr 28798
#define PR_IPRE_BUFFER_FULL_ERROR_PORTr 28799
#define PR_IPRE_CI_CONFIG0r 28800
#define PR_IPRE_CI_CONFIG1r 28801
#define PR_IPRE_CI_CONFIG2r 28802
#define PR_IPRE_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28803
#define PR_IPRE_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28804
#define PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr 28805
#define PR_IPRE_CLSB_ADM_CTRL_MOP_ERROR_EV_PORTr 28806
#define PR_IPRE_CLSB_ADM_CTRL_SEOP_ERROR_EV_PORTr 28807
#define PR_IPRE_CLSB_ADM_CTRL_SOP_ERROR_EV_PORTr 28808
#define PR_IPRE_CL_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28809
#define PR_IPRE_CL_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28810
#define PR_IPRE_CWSB_ADM_CTRL_EOP_ERROR_EV_PORTr 28811
#define PR_IPRE_CWSB_ADM_CTRL_MOP_ERROR_EV_PORTr 28812
#define PR_IPRE_CWSB_ADM_CTRL_SEOP_ERROR_EV_PORTr 28813
#define PR_IPRE_CWSB_ADM_CTRL_SOP_ERROR_EV_PORTr 28814
#define PR_IPRE_CW_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28815
#define PR_IPRE_CW_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28816
#define PR_IPRE_EOP_ERROR_PORTr 28817
#define PR_IPRE_ERROR_0r 28818
#define PR_IPRE_ERROR_1r 28819
#define PR_IPRE_ERROR_2r 28820
#define PR_IPRE_ERROR_0_MASKr 28821
#define PR_IPRE_ERROR_1_MASKr 28822
#define PR_IPRE_ERROR_2_MASKr 28823
#define PR_IPRE_FC_CONFIGr 28824
#define PR_IPRE_FC_TX_STATE_CONFIG2r 28825
#define PR_IPRE_FC_TX_STATE_CONFIG5r 28826
#define PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_031_000r 28827
#define PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_063_032r 28828
#define PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_095_064r 28829
#define PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_127_096r 28830
#define PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_031_000r 28831
#define PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_063_032r 28832
#define PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_095_064r 28833
#define PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_127_096r 28834
#define PR_IPRE_FRAME_DISCARD_ERROR_PORTr 28835
#define PR_IPRE_IL_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28836
#define PR_IPRE_IL_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28837
#define PR_IPRE_IL_TX_LLFCr 28838
#define PR_IPRE_MOP_ERROR_PORTr 28839
#define PR_IPRE_RUNT_ERROR_PORTr 28840
#define PR_IPRE_RX_PORT_PAGE_BUFFER_CFGr 28841
#define PR_IPRE_RX_PORT_PAGE_BUFFER_CFG_COMPLETEr 28842
#define PR_IPRE_RX_PORT_PAGE_BUFFER_ECC_DEBUGr 28843
#define PR_IPRE_RX_PORT_PAGE_BUFFER_PORT_FILL_LEVEL_DEBUGr 28844
#define PR_IPRE_RX_PORT_PAGE_BUFFER_PORT_WATERMARK_DEBUGr 28845
#define PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_CTRL_BUFFER_LOWER_16B_STATUSr 28846
#define PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_CTRL_BUFFER_UPPER_16B_STATUSr 28847
#define PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_DATA_BUFFER_LOWER_16B_STATUSr 28848
#define PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_DATA_BUFFER_UPPER_16B_STATUSr 28849
#define PR_IPRE_RX_PORT_PAGE_LOWER_BUFFER_MEM_DEBUGr 28850
#define PR_IPRE_RX_PORT_PAGE_UPPER_BUFFER_MEM_DEBUGr 28851
#define PR_IPRE_SOP_ERROR_PORTr 28852
#define PR_IPRE_STRICT_PRIORITY_WRITE_ERROR_COUNTr 28853
#define PR_IPRE_STRICT_PRIORITY_WRITE_RUNT_COUNTr 28854
#define PR_IPRE_TAIL_DISCARD_ERROR_PORTr 28855
#define PR_IPRE_XLSB_ADM_CTRL_EOP_ERROR_EV_PORTr 28856
#define PR_IPRE_XLSB_ADM_CTRL_MOP_ERROR_EV_PORTr 28857
#define PR_IPRE_XLSB_ADM_CTRL_SEOP_ERROR_EV_PORTr 28858
#define PR_IPRE_XLSB_ADM_CTRL_SOP_ERROR_EV_PORTr 28859
#define PR_IPRE_XL_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28860
#define PR_IPRE_XL_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28861
#define PR_IPRE_XT0_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28862
#define PR_IPRE_XT0_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28863
#define PR_IPRE_XT1_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28864
#define PR_IPRE_XT1_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28865
#define PR_IPRE_XT2_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28866
#define PR_IPRE_XT2_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28867
#define PR_IPRE_XTSB0_ADM_CTRL_EOP_ERROR_EV_PORTr 28868
#define PR_IPRE_XTSB0_ADM_CTRL_MOP_ERROR_EV_PORTr 28869
#define PR_IPRE_XTSB0_ADM_CTRL_SEOP_ERROR_EV_PORTr 28870
#define PR_IPRE_XTSB0_ADM_CTRL_SOP_ERROR_EV_PORTr 28871
#define PR_IPRE_XTSB0_STATUSr 28872
#define PR_IPRE_XTSB1_ADM_CTRL_EOP_ERROR_EV_PORTr 28873
#define PR_IPRE_XTSB1_ADM_CTRL_MOP_ERROR_EV_PORTr 28874
#define PR_IPRE_XTSB1_ADM_CTRL_SEOP_ERROR_EV_PORTr 28875
#define PR_IPRE_XTSB1_ADM_CTRL_SOP_ERROR_EV_PORTr 28876
#define PR_IPRE_XTSB1_STATUSr 28877
#define PR_IPRE_XTSB2_ADM_CTRL_EOP_ERROR_EV_PORTr 28878
#define PR_IPRE_XTSB2_ADM_CTRL_MOP_ERROR_EV_PORTr 28879
#define PR_IPRE_XTSB2_ADM_CTRL_SEOP_ERROR_EV_PORTr 28880
#define PR_IPRE_XTSB2_ADM_CTRL_SOP_ERROR_EV_PORTr 28881
#define PR_IPRE_XTSB2_STATUSr 28882
#define PR_IPRE_XTSB_ECC_DEBUGr 28883
#define PR_IPRE_XTSB_MEM_DEBUGr 28884
#define PR_PD_ASSISTr 28885
#define PR_TRACE_IF_HPRE_ENQ_RSP_CAPT0r 28886
#define PR_TRACE_IF_HPRE_ENQ_RSP_CAPT1r 28887
#define PR_TRACE_IF_HPRE_ENQ_RSP_CONTROLr 28888
#define PR_TRACE_IF_HPRE_ENQ_RSP_COUNTERr 28889
#define PR_TRACE_IF_HPRE_ENQ_RSP_MASK0r 28890
#define PR_TRACE_IF_HPRE_ENQ_RSP_MASK1r 28891
#define PR_TRACE_IF_HPRE_ENQ_RSP_VALUE0r 28892
#define PR_TRACE_IF_HPRE_ENQ_RSP_VALUE1r 28893
#define PR_TRACE_IF_HPRE_FP_CAPT0r 28894
#define PR_TRACE_IF_HPRE_FP_CONTROLr 28895
#define PR_TRACE_IF_HPRE_FP_COUNTERr 28896
#define PR_TRACE_IF_HPRE_FP_MASK0r 28897
#define PR_TRACE_IF_HPRE_FP_VALUE0r 28898
#define PR_TRACE_IF_IPRE_ENQ_RSP_CAPT0r 28899
#define PR_TRACE_IF_IPRE_ENQ_RSP_CONTROLr 28900
#define PR_TRACE_IF_IPRE_ENQ_RSP_COUNTERr 28901
#define PR_TRACE_IF_IPRE_ENQ_RSP_MASK0r 28902
#define PR_TRACE_IF_IPRE_ENQ_RSP_VALUE0r 28903
#define PR_TRACE_IF_IPRE_FC_CAPT0r 28904
#define PR_TRACE_IF_IPRE_FC_CAPT1r 28905
#define PR_TRACE_IF_IPRE_FC_CAPT2r 28906
#define PR_TRACE_IF_IPRE_FC_CAPT3r 28907
#define PR_TRACE_IF_IPRE_FC_CAPT4r 28908
#define PR_TRACE_IF_IPRE_FC_CONTROLr 28909
#define PR_TRACE_IF_IPRE_FC_COUNTERr 28910
#define PR_TRACE_IF_IPRE_FC_MASK0r 28911
#define PR_TRACE_IF_IPRE_FC_MASK1r 28912
#define PR_TRACE_IF_IPRE_FC_MASK2r 28913
#define PR_TRACE_IF_IPRE_FC_MASK3r 28914
#define PR_TRACE_IF_IPRE_FC_MASK4r 28915
#define PR_TRACE_IF_IPRE_FC_VALUE0r 28916
#define PR_TRACE_IF_IPRE_FC_VALUE1r 28917
#define PR_TRACE_IF_IPRE_FC_VALUE2r 28918
#define PR_TRACE_IF_IPRE_FC_VALUE3r 28919
#define PR_TRACE_IF_IPRE_FC_VALUE4r 28920
#define PR_TRACE_IF_IPRE_FP_CAPT0r 28921
#define PR_TRACE_IF_IPRE_FP_CONTROLr 28922
#define PR_TRACE_IF_IPRE_FP_COUNTERr 28923
#define PR_TRACE_IF_IPRE_FP_MASK0r 28924
#define PR_TRACE_IF_IPRE_FP_VALUE0r 28925
#define PR_TRACE_IF_PED_TO_PR_CAPTr 28926
#define PR_TRACE_IF_PED_TO_PR_CONTROLr 28927
#define PR_TRACE_IF_PED_TO_PR_COUNTERr 28928
#define PR_TRACE_IF_PED_TO_PR_DELIM_CAPT0r 28929
#define PR_TRACE_IF_PED_TO_PR_DELIM_MASK0r 28930
#define PR_TRACE_IF_PED_TO_PR_DELIM_VALUE0r 28931
#define PR_TRACE_IF_PED_TO_PR_MASKr 28932
#define PR_TRACE_IF_PED_TO_PR_VALUEr 28933
#define PR_TRACE_IF_STATUSr 28934
#define PR_TRACE_IF_STATUS_MASKr 28935
#define PR_UNIFIED_PORTS_EEE_POWERDOWN_ENr 28936
#define PR_XL_PORT_EEE_LPI_STATEr 28937
#define PR_XL_PORT_MODE_LINK_STATUSr 28938
#define PR_XT0_PORT_EEE_LPI_STATEr 28939
#define PR_XT0_PORT_MODE_LINK_STATUSr 28940
#define PR_XT1_PORT_EEE_LPI_STATEr 28941
#define PR_XT1_PORT_MODE_LINK_STATUSr 28942
#define PR_XT2_PORT_EEE_LPI_STATEr 28943
#define PR_XT2_PORT_MODE_LINK_STATUSr 28944
#define PSINTEQr 28945
#define PSINTQSTr 28946
#define PSLPMC_TCID_0r 28947
#define PSLPMC_TCID_1r 28948
#define PSLPMC_TCID_2r 28949
#define PSLPMC_TCID_3r 28950
#define PSLPMC_TCID_4r 28951
#define PSLPMC_TCID_5r 28952
#define PSLPMC_TCID_6r 28953
#define PSLPMC_TCID_7r 28954
#define PSLPMC_TCID_8r 28955
#define PSLPMC_TCID_9r 28956
#define PSLPMC_TCID_10r 28957
#define PSLPMC_TCID_11r 28958
#define PSLPMC_TCID_12r 28959
#define PSLPMC_TCID_13r 28960
#define PSLPMC_TCID_14r 28961
#define PSLPMC_TCID_15r 28962
#define PSLTH_TCID_0r 28963
#define PSLTH_TCID_1r 28964
#define PSLTH_TCID_2r 28965
#define PSLTH_TCID_3r 28966
#define PSLTH_TCID_4r 28967
#define PSLTH_TCID_5r 28968
#define PSLTH_TCID_6r 28969
#define PSLTH_TCID_7r 28970
#define PSLTH_TCID_8r 28971
#define PSLTH_TCID_9r 28972
#define PSLTH_TCID_10r 28973
#define PSLTH_TCID_11r 28974
#define PSLTH_TCID_12r 28975
#define PSLTH_TCID_13r 28976
#define PSLTH_TCID_14r 28977
#define PSLTH_TCID_15r 28978
#define PSYSTAT_CHID_0r 28979
#define PSYSTAT_CHID_1r 28980
#define PSYSTAT_CHID_2r 28981
#define PSYSTAT_CHID_3r 28982
#define PSYSTAT_CHID_4r 28983
#define PSYSTAT_CHID_5r 28984
#define PSYSTAT_CHID_6r 28985
#define PSYSTAT_CHID_7r 28986
#define PSYSTAT_CHID_8r 28987
#define PSYSTAT_CHID_9r 28988
#define PSYSTAT_CHID_10r 28989
#define PSYSTAT_CHID_11r 28990
#define PSYSTAT_CHID_12r 28991
#define PSYSTAT_CHID_13r 28992
#define PSYSTAT_CHID_14r 28993
#define PSYSTAT_CHID_15r 28994
#define PSYSTAT_CHID_16r 28995
#define PSYSTAT_CHID_17r 28996
#define PSYSTAT_CHID_18r 28997
#define PSYSTAT_CHID_19r 28998
#define PSYSTAT_CHID_20r 28999
#define PSYSTAT_CHID_21r 29000
#define PSYSTAT_CHID_22r 29001
#define PSYSTAT_CHID_23r 29002
#define PSYSTAT_CHID_24r 29003
#define PSYSTAT_CHID_25r 29004
#define PSYSTAT_CHID_26r 29005
#define PSYSTAT_CHID_27r 29006
#define PSYSTAT_CHID_28r 29007
#define PSYSTAT_CHID_29r 29008
#define PSYSTAT_CHID_30r 29009
#define PSYSTAT_CHID_31r 29010
#define PSYSTAT_CHID_32r 29011
#define PSYSTAT_CHID_33r 29012
#define PSYSTAT_CHID_34r 29013
#define PSYSTAT_CHID_35r 29014
#define PSYSTAT_CHID_36r 29015
#define PSYSTAT_CHID_37r 29016
#define PSYSTAT_CHID_38r 29017
#define PSYSTAT_CHID_39r 29018
#define PSYSTAT_CHID_40r 29019
#define PSYSTAT_CHID_41r 29020
#define PSYSTAT_CHID_42r 29021
#define PSYSTAT_CHID_43r 29022
#define PSYSTAT_CHID_44r 29023
#define PSYSTAT_CHID_45r 29024
#define PSYSTAT_CHID_46r 29025
#define PSYSTAT_CHID_47r 29026
#define PSYSTAT_CHID_48r 29027
#define PSYSTAT_CHID_49r 29028
#define PSYSTAT_CHID_50r 29029
#define PSYSTAT_CHID_51r 29030
#define PSYSTAT_CHID_52r 29031
#define PSYSTAT_CHID_53r 29032
#define PSYSTAT_CHID_54r 29033
#define PSYSTAT_CHID_55r 29034
#define PSYSTAT_CHID_56r 29035
#define PSYSTAT_CHID_57r 29036
#define PSYSTAT_CHID_58r 29037
#define PSYSTAT_CHID_59r 29038
#define PSYSTAT_CHID_60r 29039
#define PSYSTAT_CHID_61r 29040
#define PSYSTAT_CHID_62r 29041
#define PSYSTAT_CHID_63r 29042
#define PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_CONTROLr 29043
#define PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_STATUS_INTRr 29044
#define PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_STATUS_NACKr 29045
#define PT_CL_CLIENT_DEBUG_CREDIT0r 29046
#define PT_CL_CLIENT_DEBUG_CREDIT1r 29047
#define PT_DEBUG_FORCE_PARITY_ERROR_0r 29048
#define PT_ECC_DEBUG0r 29049
#define PT_ECC_DEBUG1r 29050
#define PT_ECC_DEBUG2r 29051
#define PT_GEN_CONFIGr 29052
#define PT_HPTE_BKP_DETECT_DEBUG0r 29053
#define PT_HPTE_CONFIGr 29054
#define PT_HPTE_CONFIG1r 29055
#define PT_HPTE_DEBUG_AVAIL_IF_PARITY_ERROR_COUNTr 29056
#define PT_HPTE_DEBUG_DEQ_RESP_IF_PARITY_ERROR_COUNTr 29057
#define PT_HPTE_DEBUG_EGRESS_DEQ_PKT_COUNTr 29058
#define PT_HPTE_DEBUG_EGRESS_DEQ_RESP_PKT_COUNTr 29059
#define PT_HPTE_DEBUG_EGRESS_PP_REQ_COUNTr 29060
#define PT_HPTE_DEBUG_EGRESS_PP_RESP_COUNTr 29061
#define PT_HPTE_DEBUG_EGRESS_QM_AVAIL_COUNTr 29062
#define PT_HPTE_DEBUG_ERROR0r 29063
#define PT_HPTE_DEBUG_ERROR0_MASKr 29064
#define PT_HPTE_DEBUG_INGRESS_DEQ_PKT_COUNTr 29065
#define PT_HPTE_DEBUG_INGRESS_DEQ_RESP_PKT_COUNTr 29066
#define PT_HPTE_DEBUG_INGRESS_PP_REQ_COUNTr 29067
#define PT_HPTE_DEBUG_INGRESS_PP_RESP_COUNTr 29068
#define PT_HPTE_DEBUG_INGRESS_QM_AVAIL_COUNTr 29069
#define PT_HPTE_DEBUG_PB_LINE_COUNTr 29070
#define PT_HPTE_DEBUG_PB_REQ_COUNTr 29071
#define PT_HPTE_DEBUG_PB_RESP_COUNTr 29072
#define PT_HPTE_DEBUG_PB_RESP_IF_PARITY_ERROR_COUNTr 29073
#define PT_HPTE_DEBUG_PP_NULL_REQ_COUNTr 29074
#define PT_HPTE_DEBUG_PP_NULL_RESP_COUNTr 29075
#define PT_HPTE_DEQ_RESP_CREDIT_DEBUGr 29076
#define PT_HPTE_DEQ_RESP_CREDIT_DEBUG1r 29077
#define PT_HPTE_EGRESS_CONFIGr 29078
#define PT_HPTE_EGRESS_CONFIG1r 29079
#define PT_HPTE_EG_PREFETCH_FIFO_DEBUGr 29080
#define PT_HPTE_IG_PREFETCH_FIFO_DEBUGr 29081
#define PT_HPTE_INGRESS_CONFIGr 29082
#define PT_HPTE_INGRESS_CONFIG1r 29083
#define PT_HPTE_MEM_TM_CTRL0r 29084
#define PT_HPTE_MEM_TM_CTRL1r 29085
#define PT_HPTE_PREFETCH_DEBUGr 29086
#define PT_HPTE_SCHEDULER_CFGr 29087
#define PT_IPTE_BKP_DETECT_DEBUG0r 29088
#define PT_IPTE_CLIENT_CAL_CFGr 29089
#define PT_IPTE_CLIENT_CFG0r 29090
#define PT_IPTE_CLIENT_CFG1r 29091
#define PT_IPTE_CLIENT_CFG2r 29092
#define PT_IPTE_CLIENT_CFG3r 29093
#define PT_IPTE_CLIENT_CFG4r 29094
#define PT_IPTE_CLIENT_CFG5r 29095
#define PT_IPTE_CLIENT_CFG0_1r 29096
#define PT_IPTE_CONFIG0r 29097
#define PT_IPTE_CONFIG1r 29098
#define PT_IPTE_CONFIG2r 29099
#define PT_IPTE_CONFIG3r 29100
#define PT_IPTE_CREDIT_LOOP_DEBUG0r 29101
#define PT_IPTE_CREDIT_LOOP_DEBUG1r 29102
#define PT_IPTE_DEBUG_AVAIL_IF_PARITY_ERROR_COUNTr 29103
#define PT_IPTE_DEBUG_CLIENT0_BYTE_COUNTr 29104
#define PT_IPTE_DEBUG_CLIENT0_PKT_COUNTr 29105
#define PT_IPTE_DEBUG_CLIENT1_BYTE_COUNTr 29106
#define PT_IPTE_DEBUG_CLIENT1_PKT_COUNTr 29107
#define PT_IPTE_DEBUG_CLIENT2_BYTE_COUNTr 29108
#define PT_IPTE_DEBUG_CLIENT2_PKT_COUNTr 29109
#define PT_IPTE_DEBUG_CLIENT3_BYTE_COUNTr 29110
#define PT_IPTE_DEBUG_CLIENT3_PKT_COUNTr 29111
#define PT_IPTE_DEBUG_CLIENT4_BYTE_COUNTr 29112
#define PT_IPTE_DEBUG_CLIENT4_PKT_COUNTr 29113
#define PT_IPTE_DEBUG_CLIENT5_BYTE_COUNTr 29114
#define PT_IPTE_DEBUG_CLIENT5_PKT_COUNTr 29115
#define PT_IPTE_DEBUG_CLIENT_PORT_CREDIT_OVERFLOWr 29116
#define PT_IPTE_DEBUG_DEQ_PAGE_COUNTr 29117
#define PT_IPTE_DEBUG_DEQ_PKT_COUNTr 29118
#define PT_IPTE_DEBUG_DEQ_RESP_IF_PARITY_ERROR_COUNTr 29119
#define PT_IPTE_DEBUG_DEQ_RESP_PAGE_COUNTr 29120
#define PT_IPTE_DEBUG_DEQ_RESP_PKT_COUNTr 29121
#define PT_IPTE_DEBUG_PB_LINE_COUNTr 29122
#define PT_IPTE_DEBUG_PB_REQ_COUNTr 29123
#define PT_IPTE_DEBUG_PB_RESP_COUNTr 29124
#define PT_IPTE_DEBUG_PB_RESP_IF_PARITY_ERROR_COUNTr 29125
#define PT_IPTE_DEBUG_QM_AVAIL_COUNTr 29126
#define PT_IPTE_DS_PORT_CAL_CFGr 29127
#define PT_IPTE_FC_CHAN_CFG0r 29128
#define PT_IPTE_FC_CHAN_CFG1r 29129
#define PT_IPTE_FC_SAFC_CFG0r 29130
#define PT_IPTE_FC_SAFC_CFG1r 29131
#define PT_IPTE_FLOW_CONTROL_DEBUG0r 29132
#define PT_IPTE_FLOW_CONTROL_DEBUG1r 29133
#define PT_IPTE_FLOW_CONTROL_DEBUG2r 29134
#define PT_IPTE_FLOW_CONTROL_DEBUG3r 29135
#define PT_IPTE_FLOW_CONTROL_DEBUG4r 29136
#define PT_IPTE_FLOW_CONTROL_DEBUG5r 29137
#define PT_IPTE_FLOW_CONTROL_DEBUG6r 29138
#define PT_IPTE_FLOW_CONTROL_DEBUG7r 29139
#define PT_IPTE_FLOW_CONTROL_DEBUG8r 29140
#define PT_IPTE_FLOW_CONTROL_DEBUG9r 29141
#define PT_IPTE_FRAG_DEBUG0r 29142
#define PT_IPTE_FRAG_DEBUG1r 29143
#define PT_IPTE_MEM_TM_CTRL0r 29144
#define PT_IPTE_MEM_TM_CTRL1r 29145
#define PT_IPTE_PB_PAUSE_CONFIGr 29146
#define PT_IPTE_PORT0_WDRR_CFGr 29147
#define PT_IPTE_PORT1_WDRR_CFGr 29148
#define PT_IPTE_PORT2_WDRR_CFGr 29149
#define PT_IPTE_PORT_FIFO_CFGr 29150
#define PT_IPTE_PORT_FIFO_DEBUGr 29151
#define PT_IPTE_PORT_FIFO_INITr 29152
#define PT_IPTE_PORT_FIFO_WATERMARKr 29153
#define PT_IPTE_PORT_FIFO_WATERMARK_CFGr 29154
#define PT_IPTE_PORT_VACENCY_DEBUGr 29155
#define PT_IPTE_PREFETCH_DEBUGr 29156
#define PT_IPTE_PREFETCH_FIFO_DEBUGr 29157
#define PT_IPTE_QMAX_CONFIGr 29158
#define PT_IPTE_QMAX_DEBUG0r 29159
#define PT_IPTE_QMAX_DEBUG1r 29160
#define PT_IPTE_QMAX_DEBUG2r 29161
#define PT_IPTE_QMAX_DEBUG3r 29162
#define PT_IPTE_QM_CONFIGr 29163
#define PT_IPTE_SCHEDULER_CFGr 29164
#define PT_IPTE_TX_BYTE_COUNTr 29165
#define PT_IPTE_TX_PKT_COUNTr 29166
#define PT_MEM_INITr 29167
#define PT_MEM_INIT_DONEr 29168
#define PT_PD_ASSISTr 29169
#define PT_PREFETCH_FIFO_WATERMARKr 29170
#define PT_PREFETCH_FIFO_WATERMARK_CFGr 29171
#define PT_TRACE_IF_HPTE_PP_REQ_CAPT0r 29172
#define PT_TRACE_IF_HPTE_PP_REQ_CONTROLr 29173
#define PT_TRACE_IF_HPTE_PP_REQ_COUNTERr 29174
#define PT_TRACE_IF_HPTE_PP_REQ_MASK0r 29175
#define PT_TRACE_IF_HPTE_PP_REQ_VALUE0r 29176
#define PT_TRACE_IF_HPTE_QM_AVAIL_CAPT0r 29177
#define PT_TRACE_IF_HPTE_QM_AVAIL_CAPT1r 29178
#define PT_TRACE_IF_HPTE_QM_AVAIL_CONTROLr 29179
#define PT_TRACE_IF_HPTE_QM_AVAIL_COUNTERr 29180
#define PT_TRACE_IF_HPTE_QM_AVAIL_MASK0r 29181
#define PT_TRACE_IF_HPTE_QM_AVAIL_MASK1r 29182
#define PT_TRACE_IF_HPTE_QM_AVAIL_VALUE0r 29183
#define PT_TRACE_IF_HPTE_QM_AVAIL_VALUE1r 29184
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT0r 29185
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT1r 29186
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT2r 29187
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT3r 29188
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_CONTROLr 29189
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_COUNTERr 29190
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK0r 29191
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK1r 29192
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK2r 29193
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK3r 29194
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE0r 29195
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE1r 29196
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE2r 29197
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE3r 29198
#define PT_TRACE_IF_IPTE_QM_AVAIL_CAPT0r 29199
#define PT_TRACE_IF_IPTE_QM_AVAIL_CAPT1r 29200
#define PT_TRACE_IF_IPTE_QM_AVAIL_CONTROLr 29201
#define PT_TRACE_IF_IPTE_QM_AVAIL_COUNTERr 29202
#define PT_TRACE_IF_IPTE_QM_AVAIL_MASK0r 29203
#define PT_TRACE_IF_IPTE_QM_AVAIL_MASK1r 29204
#define PT_TRACE_IF_IPTE_QM_AVAIL_VALUE0r 29205
#define PT_TRACE_IF_IPTE_QM_AVAIL_VALUE1r 29206
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT0r 29207
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT1r 29208
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT2r 29209
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT3r 29210
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_CONTROLr 29211
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_COUNTERr 29212
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK0r 29213
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK1r 29214
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK2r 29215
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK3r 29216
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE0r 29217
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE1r 29218
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE2r 29219
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE3r 29220
#define PT_TRACE_IF_STATUSr 29221
#define PT_TRACE_IF_STATUS_MASKr 29222
#define PT_XL_CMIC_ILKN_CLIENT_DEBUG_CREDIT1r 29223
#define PT_XT0_CLIENT_DEBUG_CREDIT0r 29224
#define PT_XT0_CLIENT_DEBUG_CREDIT1r 29225
#define PT_XT1_CLIENT_DEBUG_CREDIT0r 29226
#define PT_XT1_CLIENT_DEBUG_CREDIT1r 29227
#define PT_XT2_CLIENT_DEBUG_CREDIT0r 29228
#define PT_XT2_CLIENT_DEBUG_CREDIT1r 29229
#define PUP_CTXT_HIT_ALLOWr 29230
#define PUP_DELAY_CALENDARr 29231
#define PUP_HI_PRI_EVENT_MSKr 29232
#define PUP_HI_PRI_QTYPE_MSKr 29233
#define PUP_MP_PRIORITYr 29234
#define PUP_NMP_PRIORITYr 29235
#define PUP_PRI_UPDATES_PER_TSr 29236
#define PURGE_PKT_CNTr 29237
#define PUSHQUEUETYPESCONFIGr 29238
#define PWIBLPC_CHID_0r 29239
#define PWIBLPC_CHID_1r 29240
#define PWIBLPC_CHID_2r 29241
#define PWIBLPC_CHID_3r 29242
#define PWIBLPC_CHID_4r 29243
#define PWIBLPC_CHID_5r 29244
#define PWIBLPC_CHID_6r 29245
#define PWIBLPC_CHID_7r 29246
#define PWIBLPC_CHID_8r 29247
#define PWIBLPC_CHID_9r 29248
#define PWIBLPC_CHID_10r 29249
#define PWIBLPC_CHID_11r 29250
#define PWIBLPC_CHID_12r 29251
#define PWIBLPC_CHID_13r 29252
#define PWIBLPC_CHID_14r 29253
#define PWIBLPC_CHID_15r 29254
#define PWIBLPC_CHID_16r 29255
#define PWIBLPC_CHID_17r 29256
#define PWIBLPC_CHID_18r 29257
#define PWIBLPC_CHID_19r 29258
#define PWIBLPC_CHID_20r 29259
#define PWIBLPC_CHID_21r 29260
#define PWIBLPC_CHID_22r 29261
#define PWIBLPC_CHID_23r 29262
#define PWIBLPC_CHID_24r 29263
#define PWIBLPC_CHID_25r 29264
#define PWIBLPC_CHID_26r 29265
#define PWIBLPC_CHID_27r 29266
#define PWIBLPC_CHID_28r 29267
#define PWIBLPC_CHID_29r 29268
#define PWIBLPC_CHID_30r 29269
#define PWIBLPC_CHID_31r 29270
#define PWIBLPC_CHID_32r 29271
#define PWIBLPC_CHID_33r 29272
#define PWIBLPC_CHID_34r 29273
#define PWIBLPC_CHID_35r 29274
#define PWIBLPC_CHID_36r 29275
#define PWIBLPC_CHID_37r 29276
#define PWIBLPC_CHID_38r 29277
#define PWIBLPC_CHID_39r 29278
#define PWIBLPC_CHID_40r 29279
#define PWIBLPC_CHID_41r 29280
#define PWIBLPC_CHID_42r 29281
#define PWIBLPC_CHID_43r 29282
#define PWIBLPC_CHID_44r 29283
#define PWIBLPC_CHID_45r 29284
#define PWIBLPC_CHID_46r 29285
#define PWIBLPC_CHID_47r 29286
#define PWIBLPC_CHID_48r 29287
#define PWIBLPC_CHID_49r 29288
#define PWIBLPC_CHID_50r 29289
#define PWIBLPC_CHID_51r 29290
#define PWIBLPC_CHID_52r 29291
#define PWIBLPC_CHID_53r 29292
#define PWIBLPC_CHID_54r 29293
#define PWIBLPC_CHID_55r 29294
#define PWIBLPC_CHID_56r 29295
#define PWIBLPC_CHID_57r 29296
#define PWIBLPC_CHID_58r 29297
#define PWIBLPC_CHID_59r 29298
#define PWIBLPC_CHID_60r 29299
#define PWIBLPC_CHID_61r 29300
#define PWIBLPC_CHID_62r 29301
#define PWIBLPC_CHID_63r 29302
#define PWIRPC_CHID_0r 29303
#define PWIRPC_CHID_1r 29304
#define PWIRPC_CHID_2r 29305
#define PWIRPC_CHID_3r 29306
#define PWIRPC_CHID_4r 29307
#define PWIRPC_CHID_5r 29308
#define PWIRPC_CHID_6r 29309
#define PWIRPC_CHID_7r 29310
#define PWIRPC_CHID_8r 29311
#define PWIRPC_CHID_9r 29312
#define PWIRPC_CHID_10r 29313
#define PWIRPC_CHID_11r 29314
#define PWIRPC_CHID_12r 29315
#define PWIRPC_CHID_13r 29316
#define PWIRPC_CHID_14r 29317
#define PWIRPC_CHID_15r 29318
#define PWIRPC_CHID_16r 29319
#define PWIRPC_CHID_17r 29320
#define PWIRPC_CHID_18r 29321
#define PWIRPC_CHID_19r 29322
#define PWIRPC_CHID_20r 29323
#define PWIRPC_CHID_21r 29324
#define PWIRPC_CHID_22r 29325
#define PWIRPC_CHID_23r 29326
#define PWIRPC_CHID_24r 29327
#define PWIRPC_CHID_25r 29328
#define PWIRPC_CHID_26r 29329
#define PWIRPC_CHID_27r 29330
#define PWIRPC_CHID_28r 29331
#define PWIRPC_CHID_29r 29332
#define PWIRPC_CHID_30r 29333
#define PWIRPC_CHID_31r 29334
#define PWIRPC_CHID_32r 29335
#define PWIRPC_CHID_33r 29336
#define PWIRPC_CHID_34r 29337
#define PWIRPC_CHID_35r 29338
#define PWIRPC_CHID_36r 29339
#define PWIRPC_CHID_37r 29340
#define PWIRPC_CHID_38r 29341
#define PWIRPC_CHID_39r 29342
#define PWIRPC_CHID_40r 29343
#define PWIRPC_CHID_41r 29344
#define PWIRPC_CHID_42r 29345
#define PWIRPC_CHID_43r 29346
#define PWIRPC_CHID_44r 29347
#define PWIRPC_CHID_45r 29348
#define PWIRPC_CHID_46r 29349
#define PWIRPC_CHID_47r 29350
#define PWIRPC_CHID_48r 29351
#define PWIRPC_CHID_49r 29352
#define PWIRPC_CHID_50r 29353
#define PWIRPC_CHID_51r 29354
#define PWIRPC_CHID_52r 29355
#define PWIRPC_CHID_53r 29356
#define PWIRPC_CHID_54r 29357
#define PWIRPC_CHID_55r 29358
#define PWIRPC_CHID_56r 29359
#define PWIRPC_CHID_57r 29360
#define PWIRPC_CHID_58r 29361
#define PWIRPC_CHID_59r 29362
#define PWIRPC_CHID_60r 29363
#define PWIRPC_CHID_61r 29364
#define PWIRPC_CHID_62r 29365
#define PWIRPC_CHID_63r 29366
#define PWOTPC_CHID_0r 29367
#define PWOTPC_CHID_1r 29368
#define PWOTPC_CHID_2r 29369
#define PWOTPC_CHID_3r 29370
#define PWOTPC_CHID_4r 29371
#define PWOTPC_CHID_5r 29372
#define PWOTPC_CHID_6r 29373
#define PWOTPC_CHID_7r 29374
#define PWOTPC_CHID_8r 29375
#define PWOTPC_CHID_9r 29376
#define PWOTPC_CHID_10r 29377
#define PWOTPC_CHID_11r 29378
#define PWOTPC_CHID_12r 29379
#define PWOTPC_CHID_13r 29380
#define PWOTPC_CHID_14r 29381
#define PWOTPC_CHID_15r 29382
#define PWOTPC_CHID_16r 29383
#define PWOTPC_CHID_17r 29384
#define PWOTPC_CHID_18r 29385
#define PWOTPC_CHID_19r 29386
#define PWOTPC_CHID_20r 29387
#define PWOTPC_CHID_21r 29388
#define PWOTPC_CHID_22r 29389
#define PWOTPC_CHID_23r 29390
#define PWOTPC_CHID_24r 29391
#define PWOTPC_CHID_25r 29392
#define PWOTPC_CHID_26r 29393
#define PWOTPC_CHID_27r 29394
#define PWOTPC_CHID_28r 29395
#define PWOTPC_CHID_29r 29396
#define PWOTPC_CHID_30r 29397
#define PWOTPC_CHID_31r 29398
#define PWOTPC_CHID_32r 29399
#define PWOTPC_CHID_33r 29400
#define PWOTPC_CHID_34r 29401
#define PWOTPC_CHID_35r 29402
#define PWOTPC_CHID_36r 29403
#define PWOTPC_CHID_37r 29404
#define PWOTPC_CHID_38r 29405
#define PWOTPC_CHID_39r 29406
#define PWOTPC_CHID_40r 29407
#define PWOTPC_CHID_41r 29408
#define PWOTPC_CHID_42r 29409
#define PWOTPC_CHID_43r 29410
#define PWOTPC_CHID_44r 29411
#define PWOTPC_CHID_45r 29412
#define PWOTPC_CHID_46r 29413
#define PWOTPC_CHID_47r 29414
#define PWOTPC_CHID_48r 29415
#define PWOTPC_CHID_49r 29416
#define PWOTPC_CHID_50r 29417
#define PWOTPC_CHID_51r 29418
#define PWOTPC_CHID_52r 29419
#define PWOTPC_CHID_53r 29420
#define PWOTPC_CHID_54r 29421
#define PWOTPC_CHID_55r 29422
#define PWOTPC_CHID_56r 29423
#define PWOTPC_CHID_57r 29424
#define PWOTPC_CHID_58r 29425
#define PWOTPC_CHID_59r 29426
#define PWOTPC_CHID_60r 29427
#define PWOTPC_CHID_61r 29428
#define PWOTPC_CHID_62r 29429
#define PWOTPC_CHID_63r 29430
#define PWR_WATCH_DOG_CONTROLr 29431
#define PWR_WATCH_DOG_CONTROL_MBr 29432
#define PWR_WATCH_DOG_CONTROL_MBXr 29433
#define PWR_WATCH_DOG_CONTROL_MBYr 29434
#define PWR_WATCH_DOG_STATUSr 29435
#define PWR_WATCH_DOG_STATUS_MBr 29436
#define PWR_WATCH_DOG_STATUS_MBXr 29437
#define PWR_WATCH_DOG_STATUS_MBYr 29438
#define QBLOCK_NEXT_MEMDEBUGr 29439
#define QBLOCK_NEXT_MEM_ECC_STATUS_0r 29440
#define QBLOCK_NEXT_MEM_ECC_STATUS_1r 29441
#define QBLOCK_NEXT_MEM_ECC_STATUS_2r 29442
#define QBLOCK_NEXT_MEM_ECC_STATUS_3r 29443
#define QBLOCK_NEXT_MEM_ECC_STATUS_4r 29444
#define QBLOCK_NEXT_MEM_ECC_STATUS_5r 29445
#define QBLOCK_NEXT_MEM_ECC_STATUS_6r 29446
#define QBLOCK_NEXT_MEM_ECC_STATUS_7r 29447
#define QCN_CNM_PRP_CNTr 29448
#define QCN_CNM_PRP_CTRLr 29449
#define QCN_CNM_PRP_DLF_COUNTr 29450
#define QCN_CNM_PRP_DLF_COUNT_Xr 29451
#define QCN_CNM_PRP_DLF_COUNT_Yr 29452
#define QCN_CNM_RVD_TBL_ECC_ERR1r 29453
#define QCN_CNM_RVD_TBL_ECC_ERR2r 29454
#define QCN_CNM_TIMER_TBL_ECC_ERR1r 29455
#define QCN_CNM_TIMER_TBL_ECC_ERR2r 29456
#define QCN_PFC_STATEr 29457
#define QCN_TBID_TBL_ECC_ERR1r 29458
#define QCN_TBID_TBL_ECC_ERR2r 29459
#define QCN_TOV_TBL_ECC_ERR1r 29460
#define QCN_TOV_TBL_ECC_ERR2r 29461
#define QDB_MEM_DEBUG_TMr 29462
#define QDCTAGCTRLDBGr 29463
#define QDCTAGCTRLDBGSELr 29464
#define QDRBISTENABLEr 29465
#define QDRCALIBRATIONBYPASSr 29466
#define QDRCALIBRATIONCONFIGURATIONREGISTERr 29467
#define QDRCALIBRATIONTRIGGERr 29468
#define QDRCONTROLLERRESETREGISTERr 29469
#define QDRCQEDGESELECTr 29470
#define QDRDLLOFFCONTROLr 29471
#define QDRDUMMYDATA0r 29472
#define QDRDUMMYDATA1r 29473
#define QDRDUMMYDATA2r 29474
#define QDRDUMMYDATA3r 29475
#define QDRDUMMYDATA4r 29476
#define QDRDUMMYDATA5r 29477
#define QDRDUMMYDATA6r 29478
#define QDRDUMMYDATA7r 29479
#define QDRECCBITCORRECTIONCOUNTERr 29480
#define QDRECCERRORCOUNTERr 29481
#define QDRINITSTATUSr 29482
#define QDRPHYRESETr 29483
#define QDRPLLCONFIGr 29484
#define QDRPLLEXTPROGr 29485
#define QDRPROTECTDISABLEr 29486
#define QDRREADCNTr 29487
#define QDRREPLYDELAYr 29488
#define QDRREPLYLOCKr 29489
#define QDRSEEKDATA1r 29490
#define QDRSEEKDATA2r 29491
#define QDR_INDIRECTCOMMANDr 29492
#define QDR_INDIRECTCOMMANDADDRESSr 29493
#define QDR_INDIRECTCOMMANDDATAINCREMENTr 29494
#define QDR_INDIRECTCOMMANDRDDATAr 29495
#define QDR_INDIRECTCOMMANDWRDATAr 29496
#define QDR_INTERRUPTMASKREGISTERr 29497
#define QDR_INTERRUPTREGISTERr 29498
#define QENTRY_LOWER_MEMDEBUG_0r 29499
#define QENTRY_LOWER_MEMDEBUG_1r 29500
#define QENTRY_LOWER_MEM_ECC_STATUS_0r 29501
#define QENTRY_LOWER_MEM_ECC_STATUS_1r 29502
#define QENTRY_LOWER_MEM_ECC_STATUS_2r 29503
#define QENTRY_LOWER_MEM_ECC_STATUS_3r 29504
#define QENTRY_LOWER_MEM_ECC_STATUS_4r 29505
#define QENTRY_LOWER_MEM_ECC_STATUS_5r 29506
#define QENTRY_LOWER_MEM_ECC_STATUS_6r 29507
#define QENTRY_LOWER_MEM_ECC_STATUS_7r 29508
#define QENTRY_UPPER_MEMDEBUG_0r 29509
#define QENTRY_UPPER_MEMDEBUG_1r 29510
#define QENTRY_UPPER_MEM_ECC_STATUS_0r 29511
#define QENTRY_UPPER_MEM_ECC_STATUS_1r 29512
#define QENTRY_UPPER_MEM_ECC_STATUS_2r 29513
#define QENTRY_UPPER_MEM_ECC_STATUS_3r 29514
#define QENTRY_UPPER_MEM_ECC_STATUS_4r 29515
#define QENTRY_UPPER_MEM_ECC_STATUS_5r 29516
#define QENTRY_UPPER_MEM_ECC_STATUS_6r 29517
#define QENTRY_UPPER_MEM_ECC_STATUS_7r 29518
#define QE_INTEROP_CONFIGr 29519
#define QE_TYPE_CHANNEL_MASK_A0_HIr 29520
#define QE_TYPE_CHANNEL_MASK_A0_LOr 29521
#define QE_TYPE_CHANNEL_MASK_A1_HIr 29522
#define QE_TYPE_CHANNEL_MASK_A1_LOr 29523
#define QE_TYPE_CHANNEL_MASK_A2_HIr 29524
#define QE_TYPE_CHANNEL_MASK_A2_LOr 29525
#define QE_TYPE_CHANNEL_MASK_A3_HIr 29526
#define QE_TYPE_CHANNEL_MASK_A3_LOr 29527
#define QE_TYPE_CHANNEL_MASK_B0_HIr 29528
#define QE_TYPE_CHANNEL_MASK_B0_LOr 29529
#define QE_TYPE_CHANNEL_MASK_B1_HIr 29530
#define QE_TYPE_CHANNEL_MASK_B1_LOr 29531
#define QE_TYPE_CHANNEL_MASK_B2_HIr 29532
#define QE_TYPE_CHANNEL_MASK_B2_LOr 29533
#define QE_TYPE_CHANNEL_MASK_B3_HIr 29534
#define QE_TYPE_CHANNEL_MASK_B3_LOr 29535
#define QGPORT_CONFIGr 29536
#define QGPORT_MAC_XGXS_CTRLr 29537
#define QGPORT_MAC_XGXS_STAT_GS0r 29538
#define QGPORT_MAC_XGXS_STAT_GS1r 29539
#define QGPORT_MAC_XGXS_STAT_GS2r 29540
#define QGPORT_MAC_XGXS_STAT_GS3r 29541
#define QMA_BP_SYNCr 29542
#define QMA_CONFIG0r 29543
#define QMA_CONFIG1r 29544
#define QMA_DEBUG1r 29545
#define QMA_DEBUG2r 29546
#define QMA_ECC_DEBUG0r 29547
#define QMA_ECC_ERROR0r 29548
#define QMA_ECC_ERROR0_MASKr 29549
#define QMA_ERROR0r 29550
#define QMA_ERROR1r 29551
#define QMA_ERROR2r 29552
#define QMA_ERROR0_MASKr 29553
#define QMA_ERROR1_MASKr 29554
#define QMA_ERROR2_MASKr 29555
#define QMA_HALT_CFGr 29556
#define QMA_IFENQR_DEBUGr 29557
#define QMA_LQ_WRED_PDROP0r 29558
#define QMA_LQ_WRED_PDROP1r 29559
#define QMA_QBUFFSPROFILE_ECC_STATUSr 29560
#define QMA_QS_SB_DEBUGr 29561
#define QMA_Q_MAX_BUFFS_ECC_STATUSr 29562
#define QMA_Q_MIN_BUFFS_ECC_STATUSr 29563
#define QMA_RAM_TM0r 29564
#define QMA_RAM_TM1r 29565
#define QMA_RANDGEN_ECC_STATUSr 29566
#define QMA_RAND_DEBUGr 29567
#define QMA_RBENQR_DEBUGr 29568
#define QMA_RBENQR_FIFO_ECC_STATUSr 29569
#define QMA_RB_SB_DEBUGr 29570
#define QMA_SW_RESETr 29571
#define QMA_TAG_DEBUGr 29572
#define QMA_VOQ_WRED_PDROP0r 29573
#define QMA_VOQ_WRED_PDROP1r 29574
#define QMA_VOQ_WRED_STATE_ECC_STATUSr 29575
#define QMA_WREDCURVE_ECC_STATUSr 29576
#define QMA_WRED_AVG_QUEUE_LENGTH_ECC_STATUSr 29577
#define QMA_WRED_CONFIGr 29578
#define QMB_ALLOCBUFFSCNT_ECC_STATUSr 29579
#define QMB_ARB_DEBUGr 29580
#define QMB_BUFFER_LIST_A_ECC_STATUSr 29581
#define QMB_BUFFER_LIST_B_ECC_STATUSr 29582
#define QMB_BUFFER_LIST_C_ECC_STATUSr 29583
#define QMB_BUFFER_LIST_D_ECC_STATUSr 29584
#define QMB_CONFIG0r 29585
#define QMB_CONFIG1r 29586
#define QMB_CONFIG2r 29587
#define QMB_CONFIG3r 29588
#define QMB_DEBUG0r 29589
#define QMB_DEBUG1r 29590
#define QMB_DEBUG2r 29591
#define QMB_DEBUG_CNT0r 29592
#define QMB_DEBUG_CNT1r 29593
#define QMB_DEBUG_CNT2r 29594
#define QMB_DEBUG_CNT3r 29595
#define QMB_DEBUG_CNT4r 29596
#define QMB_DEBUG_CNT5r 29597
#define QMB_DEBUG_CNT6r 29598
#define QMB_DEBUG_CNT7r 29599
#define QMB_DEQD_SB_DEBUGr 29600
#define QMB_ECC_DEBUG0r 29601
#define QMB_ECC_ERROR0r 29602
#define QMB_ECC_ERROR1r 29603
#define QMB_ECC_ERROR0_MASKr 29604
#define QMB_ECC_ERROR1_MASKr 29605
#define QMB_ECONTEXT_ALLOCBUFFSCNT_ECC_STATUSr 29606
#define QMB_ECONTEXT_INFLIGHTBUFFCNT_ECC_STATUSr 29607
#define QMB_ECONTEXT_TAIL_LLA_ECC_STATUSr 29608
#define QMB_EMPTY_QUEUE_GRANTr 29609
#define QMB_ENQD_DEBUGr 29610
#define QMB_ENQD_FIFO_ECC_STATUSr 29611
#define QMB_ENQD_SB_DEBUGr 29612
#define QMB_ENQR_DEBUGr 29613
#define QMB_ENQR_FIFO_ECC_STATUSr 29614
#define QMB_ENQ_REQ_DEBUG4r 29615
#define QMB_ERROR0r 29616
#define QMB_ERROR1r 29617
#define QMB_ERROR2r 29618
#define QMB_ERROR3r 29619
#define QMB_ERROR0_MASKr 29620
#define QMB_ERROR1_MASKr 29621
#define QMB_ERROR2_MASKr 29622
#define QMB_ERROR3_MASKr 29623
#define QMB_ETAGS_DEBUG0r 29624
#define QMB_ETAGS_DEBUG1r 29625
#define QMB_FLUSH_PENDING_ECC_STATUSr 29626
#define QMB_FL_DEBUG0r 29627
#define QMB_FL_DEBUG1r 29628
#define QMB_FL_DEBUG2r 29629
#define QMB_FL_DEBUG3r 29630
#define QMB_FL_DEBUG4r 29631
#define QMB_HALT_CFGr 29632
#define QMB_HEAD_LLA_ECC_STATUSr 29633
#define QMB_LLA_TRANS_ECC_STATUSr 29634
#define QMB_PFC_COS0_STATUS0r 29635
#define QMB_PFC_COS0_WATERMARKr 29636
#define QMB_PFC_COS1_STATUS0r 29637
#define QMB_PFC_COS1_WATERMARKr 29638
#define QMB_PFC_COS2_STATUS0r 29639
#define QMB_PFC_COS2_WATERMARKr 29640
#define QMB_PFC_COS3_STATUS0r 29641
#define QMB_PFC_COS3_WATERMARKr 29642
#define QMB_PFC_COS4_STATUS0r 29643
#define QMB_PFC_COS4_WATERMARKr 29644
#define QMB_PFC_COS5_STATUS0r 29645
#define QMB_PFC_COS5_WATERMARKr 29646
#define QMB_PFC_COS6_STATUS0r 29647
#define QMB_PFC_COS6_WATERMARKr 29648
#define QMB_PFC_COS7_STATUS0r 29649
#define QMB_PFC_COS7_WATERMARKr 29650
#define QMB_PFC_ERRORr 29651
#define QMB_PFC_ERROR_MASKr 29652
#define QMB_PFC_LINE_CNT_ECC_STATUSr 29653
#define QMB_PFC_LOSSLESS_STATUSr 29654
#define QMB_PFC_PG_RESERVE_DROP_0r 29655
#define QMB_PFC_PG_RESERVE_DROP_1r 29656
#define QMB_PFC_PG_TAIL_DROP_0r 29657
#define QMB_PFC_PG_TAIL_DROP_1r 29658
#define QMB_PFC_SP_PG_TAIL_DROPr 29659
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR0r 29660
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR1r 29661
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR2r 29662
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR3r 29663
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr 29664
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR1_MASKr 29665
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR2_MASKr 29666
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR3_MASKr 29667
#define QMB_PFC_SP_PG_XSTATE0r 29668
#define QMB_PFC_SP_PG_XSTATE1r 29669
#define QMB_PFC_SP_PG_XSTATE2r 29670
#define QMB_PFC_SP_PG_XSTATE3r 29671
#define QMB_PKT_HDR_ADJUST0r 29672
#define QMB_PKT_HDR_ADJUST1r 29673
#define QMB_PKT_HDR_ADJUST2r 29674
#define QMB_PKT_HDR_ADJUST3r 29675
#define QMB_PKT_HDR_ADJUST4r 29676
#define QMB_QUEUE_CONFIG_CTRLr 29677
#define QMB_QUEUE_CONFIG_DATAr 29678
#define QMB_RAM_TM0r 29679
#define QMB_RAM_TM1r 29680
#define QMB_SELECTED_Qr 29681
#define QMB_SLQ_BYTE_CNTr 29682
#define QMB_SLQ_COUNTER_ECC_STATUSr 29683
#define QMB_SLQ_PKT_CNTr 29684
#define QMB_SLQ_PTRr 29685
#define QMB_STATSCFG_ECC_STATUSr 29686
#define QMB_STATUS0r 29687
#define QMB_STATUS1r 29688
#define QMB_SW_RESETr 29689
#define QMB_TAIL_LLA_ECC_STATUSr 29690
#define QMB_TC_FP_ECC_STATUSr 29691
#define QMB_TRACE_IF_STATUSr 29692
#define QMB_TRACE_IF_STATUS_MASKr 29693
#define QMC_AGER_CONFIG0r 29694
#define QMC_AGER_CONFIG1r 29695
#define QMC_BUFFER_AGE_ECC_STATUSr 29696
#define QMC_CONFIG0r 29697
#define QMC_DC_CONFIG0r 29698
#define QMC_DC_CONFIG1r 29699
#define QMC_ECC_DEBUGr 29700
#define QMC_ECC_ERRORr 29701
#define QMC_ECC_ERROR_MASKr 29702
#define QMC_ERROR0r 29703
#define QMC_ERROR0_MASKr 29704
#define QMC_QAVG_CONFIG0r 29705
#define QMC_RAM_TM0r 29706
#define QMC_RATE_DELTA_MAX_ECC_STATUSr 29707
#define QMC_STATUS0r 29708
#define QMC_STATUS1r 29709
#define QMC_SW_RESETr 29710
#define QMC_VOQ_ARRIVALS_ECC_STATUSr 29711
#define QMC_VOQ_CONFIG_ECC_STATUSr 29712
#define QM_AGED_DROP_COUNTr 29713
#define QM_AGER_CONFIGr 29714
#define QM_AGER_DEBUGr 29715
#define QM_AGER_STATUSr 29716
#define QM_AG_ACCEPT_COUNTr 29717
#define QM_BUFFER_CONFIG0r 29718
#define QM_BUFFER_CONFIG1r 29719
#define QM_BUFFER_CONFIG2r 29720
#define QM_BUFFER_CONFIG3r 29721
#define QM_BUFFER_CONFIG4r 29722
#define QM_BUFFER_CONFIG5r 29723
#define QM_BUFFER_CONFIG6r 29724
#define QM_BUFFER_CONFIG7r 29725
#define QM_BUFFER_CONFIG8r 29726
#define QM_BUFFER_STATUS0r 29727
#define QM_BUFFER_STATUS1r 29728
#define QM_BUFFER_STATUS2r 29729
#define QM_BUFFER_STATUS3r 29730
#define QM_BUFFER_STATUS4r 29731
#define QM_CONFIGr 29732
#define QM_CS_CONFIG0r 29733
#define QM_CS_CONFIG1r 29734
#define QM_CS_QSTATSLKUP0r 29735
#define QM_CS_QSTATSLKUP1r 29736
#define QM_DEBUGr 29737
#define QM_DEBUG_ENQ_TAGr 29738
#define QM_DEBUG_HPRE_ENQr 29739
#define QM_DEBUG_HPRE_ENQDONEr 29740
#define QM_DEBUG_HPTE_DEQr 29741
#define QM_DEBUG_IPRE0_EG_ENQ_RESPr 29742
#define QM_DEBUG_IPRE0_IG_ENQ_RESPr 29743
#define QM_DEBUG_IPRE1_EG_ENQ_RESPr 29744
#define QM_DEBUG_IPRE1_IG_ENQ_RESPr 29745
#define QM_DEBUG_IPRE_EG_ENQr 29746
#define QM_DEBUG_IPRE_EG_ENQDONEr 29747
#define QM_DEBUG_IPRE_IG_ENQr 29748
#define QM_DEBUG_IPRE_IG_ENQDONEr 29749
#define QM_DEBUG_IPTE_EG_DEQr 29750
#define QM_DEBUG_IPTE_EG_DEQDONEr 29751
#define QM_DEBUG_IPTE_IG_DEQr 29752
#define QM_DEBUG_IPTE_IG_DEQDONEr 29753
#define QM_DEBUG_LB_DROPr 29754
#define QM_DQUEUE_CONFIG0r 29755
#define QM_DQUEUE_CONFIG1r 29756
#define QM_DQUEUE_CONFIG2r 29757
#define QM_DQUEUE_CONFIG3r 29758
#define QM_ECC_DEBUG0r 29759
#define QM_ECC_DEBUG1r 29760
#define QM_ECC_DEBUG2r 29761
#define QM_ECC_DEBUG3r 29762
#define QM_ECC_DEBUG4r 29763
#define QM_ECC_ERROR0r 29764
#define QM_ECC_ERROR1r 29765
#define QM_ECC_ERROR2r 29766
#define QM_ECC_ERROR3r 29767
#define QM_ECC_ERROR0_MASKr 29768
#define QM_ECC_ERROR1_MASKr 29769
#define QM_ECC_ERROR2_MASKr 29770
#define QM_ECC_ERROR3_MASKr 29771
#define QM_ECC_STATUS0r 29772
#define QM_ECC_STATUS1r 29773
#define QM_ECC_STATUS2r 29774
#define QM_ECC_STATUS3r 29775
#define QM_ECC_STATUS4r 29776
#define QM_ECC_STATUS5r 29777
#define QM_ECC_STATUS6r 29778
#define QM_ECC_STATUS7r 29779
#define QM_ECC_STATUS8r 29780
#define QM_ECC_STATUS9r 29781
#define QM_ECC_STATUS10r 29782
#define QM_ECC_STATUS11r 29783
#define QM_ECC_STATUS12r 29784
#define QM_ECC_STATUS13r 29785
#define QM_ECC_STATUS14r 29786
#define QM_ECC_STATUS15r 29787
#define QM_ECC_STATUS16r 29788
#define QM_ECC_STATUS17r 29789
#define QM_ECC_STATUS18r 29790
#define QM_ECC_STATUS19r 29791
#define QM_EGRESS_SQ_ACCEPT_COUNTr 29792
#define QM_EGRESS_SQ_DROP_COUNTr 29793
#define QM_ERRORr 29794
#define QM_ERROR_MASKr 29795
#define QM_FC_CONFIG0r 29796
#define QM_FC_CONFIG1r 29797
#define QM_FC_CONFIG2r 29798
#define QM_FC_DEBUG0r 29799
#define QM_FC_DEBUG1r 29800
#define QM_FC_DEBUG2r 29801
#define QM_FC_DEBUG3r 29802
#define QM_FC_DEBUG4r 29803
#define QM_FC_DEBUG5r 29804
#define QM_FC_STATUS0r 29805
#define QM_FC_STATUS1r 29806
#define QM_FC_STATUS2r 29807
#define QM_FC_STATUS3r 29808
#define QM_FC_STATUS4r 29809
#define QM_FP_CONFIG0r 29810
#define QM_FP_CONFIG1r 29811
#define QM_FP_FIFO_PTR0r 29812
#define QM_FP_FIFO_PTR1r 29813
#define QM_FP_FIFO_PTR2r 29814
#define QM_FP_FIFO_PTR3r 29815
#define QM_FP_FIFO_PTR4r 29816
#define QM_FP_STATUS0r 29817
#define QM_FP_STATUS1r 29818
#define QM_FP_STATUS2r 29819
#define QM_FP_STATUS3r 29820
#define QM_FP_STATUS4r 29821
#define QM_FP_STATUS5r 29822
#define QM_HCFC_CONFIG0r 29823
#define QM_HCFC_CONFIG1r 29824
#define QM_HPTE_PAUSE_CONFIG0r 29825
#define QM_HPTE_PAUSE_CONFIG1r 29826
#define QM_HPTE_PAUSE_DEBUG0r 29827
#define QM_HPTE_PAUSE_DEBUG1r 29828
#define QM_HPTE_PAUSE_DEBUG2r 29829
#define QM_HPTE_PAUSE_DEBUG3r 29830
#define QM_HPTE_PAUSE_DEBUG4r 29831
#define QM_HPTE_PAUSE_DEBUG5r 29832
#define QM_HPTE_PAUSE_STATUS0r 29833
#define QM_HPTE_PAUSE_STATUS1r 29834
#define QM_HPTE_PAUSE_STATUS2r 29835
#define QM_HPTE_PAUSE_STATUS3r 29836
#define QM_HPTE_PAUSE_STATUS4r 29837
#define QM_INGRESS_SQ_ACCEPT_COUNTr 29838
#define QM_INGRESS_SQ_DROP_COUNTr 29839
#define QM_IPRE_EG_PAUSE_DEBUGr 29840
#define QM_IPRE_IG_PAUSE_DEBUGr 29841
#define QM_LLFC_CONFIGr 29842
#define QM_LLFC_COS_TO_PG_MAP0r 29843
#define QM_LLFC_COS_TO_PG_MAP1r 29844
#define QM_LLFC_COS_TO_PG_MAP2r 29845
#define QM_LLFC_COS_TO_PG_MAP3r 29846
#define QM_MEM_INITr 29847
#define QM_MEM_INIT_STATUSr 29848
#define QM_MEM_TEST0r 29849
#define QM_MEM_TEST1r 29850
#define QM_MEM_TEST2r 29851
#define QM_MEM_TEST3r 29852
#define QM_MEM_TEST4r 29853
#define QM_MEM_TEST5r 29854
#define QM_MEM_TEST6r 29855
#define QM_MEM_TEST7r 29856
#define QM_MEM_TEST8r 29857
#define QM_MEM_TEST9r 29858
#define QM_MEM_TEST10r 29859
#define QM_MEM_TEST11r 29860
#define QM_MEM_TEST12r 29861
#define QM_PARITY_DEBUGr 29862
#define QM_PARITY_ERRORr 29863
#define QM_PARITY_ERROR_MASKr 29864
#define QM_PARITY_STATUSr 29865
#define QM_PD_ASSISTr 29866
#define QM_PED_EGRESS_ACCEPT_COUNTr 29867
#define QM_PED_EGRESS_DROP_COUNTr 29868
#define QM_PED_INGRESS_ACCEPT_COUNTr 29869
#define QM_PED_INGRESS_DROP_COUNTr 29870
#define QM_PFC_CONFIG0r 29871
#define QM_PFC_CONFIG1r 29872
#define QM_PFC_CONFIG2r 29873
#define QM_PFC_DEBUGr 29874
#define QM_PFC_ENQ_SRC_PORT_LKUP_CFGr 29875
#define QM_PFC_ENQ_SRC_PORT_LKUP_DEBUGr 29876
#define QM_PFC_MAX_THRESHOLD_COS0r 29877
#define QM_PFC_MAX_THRESHOLD_COS1r 29878
#define QM_PFC_MAX_THRESHOLD_COS2r 29879
#define QM_PFC_MAX_THRESHOLD_COS3r 29880
#define QM_PFC_MAX_THRESHOLD_COS4r 29881
#define QM_PFC_MAX_THRESHOLD_COS5r 29882
#define QM_PFC_MAX_THRESHOLD_COS6r 29883
#define QM_PFC_MAX_THRESHOLD_COS7r 29884
#define QM_PFC_PG_BUF_XON_THRESHOLD_0r 29885
#define QM_PFC_PG_BUF_XON_THRESHOLD_1r 29886
#define QM_PFC_PG_BUF_XON_THRESHOLD_2r 29887
#define QM_PFC_PG_BUF_XON_THRESHOLD_3r 29888
#define QM_PFC_PG_BUF_XON_THRESHOLD_4r 29889
#define QM_PFC_PG_BUF_XON_THRESHOLD_5r 29890
#define QM_PFC_PG_BUF_XON_THRESHOLD_6r 29891
#define QM_PFC_PG_BUF_XON_THRESHOLD_7r 29892
#define QM_PFC_RSVD_THRESHOLD_0r 29893
#define QM_PFC_RSVD_THRESHOLD_1r 29894
#define QM_PFC_RSVD_THRESHOLD_2r 29895
#define QM_PFC_RSVD_THRESHOLD_3r 29896
#define QM_PFC_RSVD_THRESHOLD_4r 29897
#define QM_PFC_RSVD_THRESHOLD_5r 29898
#define QM_PFC_RSVD_THRESHOLD_6r 29899
#define QM_PFC_RSVD_THRESHOLD_7r 29900
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r 29901
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_1r 29902
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_2r 29903
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_3r 29904
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_4r 29905
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_5r 29906
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_6r 29907
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_7r 29908
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r 29909
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_1r 29910
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_2r 29911
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_3r 29912
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_4r 29913
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_5r 29914
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_6r 29915
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_7r 29916
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r 29917
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_1r 29918
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_2r 29919
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_3r 29920
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_4r 29921
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_5r 29922
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_6r 29923
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_7r 29924
#define QM_PFC_THRESHOLD_COS0r 29925
#define QM_PFC_THRESHOLD_COS1r 29926
#define QM_PFC_THRESHOLD_COS2r 29927
#define QM_PFC_THRESHOLD_COS3r 29928
#define QM_PFC_THRESHOLD_COS4r 29929
#define QM_PFC_THRESHOLD_COS5r 29930
#define QM_PFC_THRESHOLD_COS6r 29931
#define QM_PFC_THRESHOLD_COS7r 29932
#define QM_QSB_RAND_SB_DEBUGr 29933
#define QM_QSB_RATE_SB_DEBUGr 29934
#define QM_QUEUE_STATUS0r 29935
#define QM_QUEUE_STATUS1r 29936
#define QM_RC_ACCEPT_COUNTr 29937
#define QM_REPL_STATUSr 29938
#define QM_RESERVED_DROP_COUNTr 29939
#define QM_RP_ACCEPT_COUNTr 29940
#define QM_RT_ACCEPT_COUNTr 29941
#define QM_TAIL_DROP_CONFIGr 29942
#define QM_TM_DROP_COUNT0r 29943
#define QM_TM_DROP_COUNT1r 29944
#define QM_TRACE_IF_HPRE_ENQDONE_CAPT0r 29945
#define QM_TRACE_IF_HPRE_ENQDONE_CAPT1r 29946
#define QM_TRACE_IF_HPRE_ENQDONE_CAPT2r 29947
#define QM_TRACE_IF_HPRE_ENQDONE_CAPT3r 29948
#define QM_TRACE_IF_HPRE_ENQDONE_CONTROLr 29949
#define QM_TRACE_IF_HPRE_ENQDONE_COUNTERr 29950
#define QM_TRACE_IF_HPRE_ENQDONE_MASK0r 29951
#define QM_TRACE_IF_HPRE_ENQDONE_MASK1r 29952
#define QM_TRACE_IF_HPRE_ENQDONE_MASK2r 29953
#define QM_TRACE_IF_HPRE_ENQDONE_MASK3r 29954
#define QM_TRACE_IF_HPRE_ENQDONE_VALUE0r 29955
#define QM_TRACE_IF_HPRE_ENQDONE_VALUE1r 29956
#define QM_TRACE_IF_HPRE_ENQDONE_VALUE2r 29957
#define QM_TRACE_IF_HPRE_ENQDONE_VALUE3r 29958
#define QM_TRACE_IF_HPRE_ENQUEUE_CAPT0r 29959
#define QM_TRACE_IF_HPRE_ENQUEUE_CAPT1r 29960
#define QM_TRACE_IF_HPRE_ENQUEUE_CAPT2r 29961
#define QM_TRACE_IF_HPRE_ENQUEUE_CAPT3r 29962
#define QM_TRACE_IF_HPRE_ENQUEUE_CAPT4r 29963
#define QM_TRACE_IF_HPRE_ENQUEUE_CAPT5r 29964
#define QM_TRACE_IF_HPRE_ENQUEUE_CONTROLr 29965
#define QM_TRACE_IF_HPRE_ENQUEUE_COUNTERr 29966
#define QM_TRACE_IF_HPRE_ENQUEUE_MASK0r 29967
#define QM_TRACE_IF_HPRE_ENQUEUE_MASK1r 29968
#define QM_TRACE_IF_HPRE_ENQUEUE_MASK2r 29969
#define QM_TRACE_IF_HPRE_ENQUEUE_MASK3r 29970
#define QM_TRACE_IF_HPRE_ENQUEUE_MASK4r 29971
#define QM_TRACE_IF_HPRE_ENQUEUE_MASK5r 29972
#define QM_TRACE_IF_HPRE_ENQUEUE_VALUE0r 29973
#define QM_TRACE_IF_HPRE_ENQUEUE_VALUE1r 29974
#define QM_TRACE_IF_HPRE_ENQUEUE_VALUE2r 29975
#define QM_TRACE_IF_HPRE_ENQUEUE_VALUE3r 29976
#define QM_TRACE_IF_HPRE_ENQUEUE_VALUE4r 29977
#define QM_TRACE_IF_HPRE_ENQUEUE_VALUE5r 29978
#define QM_TRACE_IF_HPTE_DEQUEUE_CAPT0r 29979
#define QM_TRACE_IF_HPTE_DEQUEUE_CAPT1r 29980
#define QM_TRACE_IF_HPTE_DEQUEUE_CAPT2r 29981
#define QM_TRACE_IF_HPTE_DEQUEUE_CONTROLr 29982
#define QM_TRACE_IF_HPTE_DEQUEUE_COUNTERr 29983
#define QM_TRACE_IF_HPTE_DEQUEUE_MASK0r 29984
#define QM_TRACE_IF_HPTE_DEQUEUE_MASK1r 29985
#define QM_TRACE_IF_HPTE_DEQUEUE_MASK2r 29986
#define QM_TRACE_IF_HPTE_DEQUEUE_VALUE0r 29987
#define QM_TRACE_IF_HPTE_DEQUEUE_VALUE1r 29988
#define QM_TRACE_IF_HPTE_DEQUEUE_VALUE2r 29989
#define QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_CAPT0r 29990
#define QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_CONTROLr 29991
#define QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_COUNTERr 29992
#define QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_MASK0r 29993
#define QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_VALUE0r 29994
#define QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT0r 29995
#define QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT1r 29996
#define QM_TRACE_IF_IPRE_EG_ENQDONE_CONTROLr 29997
#define QM_TRACE_IF_IPRE_EG_ENQDONE_COUNTERr 29998
#define QM_TRACE_IF_IPRE_EG_ENQDONE_MASK0r 29999
#define QM_TRACE_IF_IPRE_EG_ENQDONE_MASK1r 30000
#define QM_TRACE_IF_IPRE_EG_ENQDONE_VALUE0r 30001
#define QM_TRACE_IF_IPRE_EG_ENQDONE_VALUE1r 30002
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT0r 30003
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT1r 30004
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT2r 30005
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT3r 30006
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_CONTROLr 30007
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_COUNTERr 30008
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK0r 30009
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK1r 30010
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK2r 30011
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK3r 30012
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE0r 30013
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE1r 30014
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE2r 30015
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE3r 30016
#define QM_TRACE_IF_IPRE_IG_ENQDONE_CAPT0r 30017
#define QM_TRACE_IF_IPRE_IG_ENQDONE_CAPT1r 30018
#define QM_TRACE_IF_IPRE_IG_ENQDONE_CONTROLr 30019
#define QM_TRACE_IF_IPRE_IG_ENQDONE_COUNTERr 30020
#define QM_TRACE_IF_IPRE_IG_ENQDONE_MASK0r 30021
#define QM_TRACE_IF_IPRE_IG_ENQDONE_MASK1r 30022
#define QM_TRACE_IF_IPRE_IG_ENQDONE_VALUE0r 30023
#define QM_TRACE_IF_IPRE_IG_ENQDONE_VALUE1r 30024
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT0r 30025
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT1r 30026
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT2r 30027
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT3r 30028
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_CONTROLr 30029
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_COUNTERr 30030
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK0r 30031
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK1r 30032
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK2r 30033
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK3r 30034
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE0r 30035
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE1r 30036
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE2r 30037
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE3r 30038
#define QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT0r 30039
#define QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT1r 30040
#define QM_TRACE_IF_IPTE_EG_DEQDONE_CONTROLr 30041
#define QM_TRACE_IF_IPTE_EG_DEQDONE_COUNTERr 30042
#define QM_TRACE_IF_IPTE_EG_DEQDONE_MASK0r 30043
#define QM_TRACE_IF_IPTE_EG_DEQDONE_MASK1r 30044
#define QM_TRACE_IF_IPTE_EG_DEQDONE_VALUE0r 30045
#define QM_TRACE_IF_IPTE_EG_DEQDONE_VALUE1r 30046
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT0r 30047
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT1r 30048
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_CONTROLr 30049
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_COUNTERr 30050
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK0r 30051
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK1r 30052
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_VALUE0r 30053
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_VALUE1r 30054
#define QM_TRACE_IF_IPTE_IG_DEQDONE_CAPT0r 30055
#define QM_TRACE_IF_IPTE_IG_DEQDONE_CAPT1r 30056
#define QM_TRACE_IF_IPTE_IG_DEQDONE_CONTROLr 30057
#define QM_TRACE_IF_IPTE_IG_DEQDONE_COUNTERr 30058
#define QM_TRACE_IF_IPTE_IG_DEQDONE_MASK0r 30059
#define QM_TRACE_IF_IPTE_IG_DEQDONE_MASK1r 30060
#define QM_TRACE_IF_IPTE_IG_DEQDONE_VALUE0r 30061
#define QM_TRACE_IF_IPTE_IG_DEQDONE_VALUE1r 30062
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_CAPT0r 30063
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_CAPT1r 30064
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_CONTROLr 30065
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_COUNTERr 30066
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_MASK0r 30067
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_MASK1r 30068
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_VALUE0r 30069
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_VALUE1r 30070
#define QM_TRACE_IF_STATUSr 30071
#define QM_TRACE_IF_STATUS_MASKr 30072
#define QM_TX_DEQREQ_SB_DEBUGr 30073
#define QNUMCNTSELr 30074
#define QPORT_CNTMAXSIZEr 30075
#define QPORT_CONFIGr 30076
#define QPORT_RSV_MASKr 30077
#define QPORT_SGNDET_EARLYCRSr 30078
#define QPORT_STAT_UPDATE_MASKr 30079
#define QPORT_TPIDr 30080
#define QPP_BP_MONITOR_DEBUGr 30081
#define QSA_AGEEVENT_ECC_STATUSr 30082
#define QSA_AGEFLAGS_ECC_STATUSr 30083
#define QSA_AGEH_ECC_STATUSr 30084
#define QSA_AGEL_ECC_STATUSr 30085
#define QSA_AGETHRESH_ECC_STATUSr 30086
#define QSA_BSE_ECC_STATUSr 30087
#define QSA_BSN_ECC_STATUSr 30088
#define QSA_CALENDAR_AGER_ECC_DEBUGr 30089
#define QSA_CALENDAR_AGER_ECC_ERRORr 30090
#define QSA_CALENDAR_AGER_ECC_ERROR_MASKr 30091
#define QSA_CALENDAR_ECC_STATUSr 30092
#define QSA_E2NT_ECC_STATUSr 30093
#define QSA_ENQDEQD_SB_DEBUGr 30094
#define QSA_ERRORr 30095
#define QSA_ERROR_MASKr 30096
#define QSA_HALT_CFGr 30097
#define QSA_INITr 30098
#define QSA_MEM_DEBUG_AGEFLAGSr 30099
#define QSA_MEM_DEBUG_AGEHr 30100
#define QSA_MEM_DEBUG_AGELr 30101
#define QSA_MEM_DEBUG_ASSORTED0r 30102
#define QSA_MEM_DEBUG_ASSORTED1r 30103
#define QSA_MEM_DEBUG_ASSORTED2r 30104
#define QSA_Q2SC0_ECC_STATUSr 30105
#define QSA_Q2SC1_ECC_STATUSr 30106
#define QSA_QPARAMS_ECC_STATUSr 30107
#define QSA_QPP_ECC_DEBUGr 30108
#define QSA_QPP_ECC_ERRORr 30109
#define QSA_QPP_ECC_ERROR_MASKr 30110
#define QSA_QSTATE_ECC_STATUSr 30111
#define QSA_QTHRESH_ECC_STATUSr 30112
#define QSA_S2N_ECC_STATUSr 30113
#define QSA_SOFT_RESETr 30114
#define QSA_TRACE_IF_STATUSr 30115
#define QSA_TRACE_IF_STATUS_MASKr 30116
#define QSA_TREX2_DEBUG_ENABLEr 30117
#define QSA_TSTB_ECC_STATUSr 30118
#define QSB_BAA0_ECC_STATUSr 30119
#define QSB_BAA1_ECC_STATUSr 30120
#define QSB_BAA2_ECC_STATUSr 30121
#define QSB_BAA3_ECC_STATUSr 30122
#define QSB_BAA4_ECC_STATUSr 30123
#define QSB_BAA5_ECC_STATUSr 30124
#define QSB_BAA6_ECC_STATUSr 30125
#define QSB_BAA_ECC_DEBUGr 30126
#define QSB_BAA_ECC_ERRORr 30127
#define QSB_BAA_ECC_ERROR_MASKr 30128
#define QSB_ENABLEr 30129
#define QSB_GEN_ERROR_FLAGSr 30130
#define QSB_GEN_ERROR_FLAGS_MASKr 30131
#define QSB_GGP_ECC_STATUSr 30132
#define QSB_HALT_CFGr 30133
#define QSB_INITr 30134
#define QSB_MEM_DEBUG_ASSORTED0r 30135
#define QSB_MEM_DEBUG_ASSORTED1r 30136
#define QSB_MEM_DEBUG_BAA0r 30137
#define QSB_MEM_DEBUG_BAA1r 30138
#define QSB_MEM_DEBUG_BAA2r 30139
#define QSB_MEM_DEBUG_SHAPER0r 30140
#define QSB_MEM_DEBUG_SHAPER1r 30141
#define QSB_PLUT_ECC_STATUSr 30142
#define QSB_PUP0_ECC_STATUSr 30143
#define QSB_PUP1_ECC_STATUSr 30144
#define QSB_PUP_ERROR_FLAGSr 30145
#define QSB_PUP_ERROR_FLAGS_MASKr 30146
#define QSB_SHAPER0_ECC_STATUSr 30147
#define QSB_SHAPER1_ECC_STATUSr 30148
#define QSB_SHAPER2_ECC_STATUSr 30149
#define QSB_SHAPER3_ECC_STATUSr 30150
#define QSB_SHAPER4_ECC_STATUSr 30151
#define QSB_SHAPER_ECC_DEBUGr 30152
#define QSB_SHAPER_ECC_ERRORr 30153
#define QSB_SHAPER_ECC_ERROR_MASKr 30154
#define QSB_SOFT_RESETr 30155
#define QSB_SPP_ECC_STATUSr 30156
#define QSB_SPP_GGP_PUP_ECC_ERRORr 30157
#define QSB_SPP_GGP_PUP_ECC_ERROR_MASKr 30158
#define QSB_SPP_PUP_GGP_ECC_DEBUGr 30159
#define QSB_TRACE_IF_STATUSr 30160
#define QSB_TRACE_IF_STATUS_MASKr 30161
#define QSB_TREX2_DEBUG_ENABLEr 30162
#define QSPI_BSPI_REGISTERS_B0_CTRLr 30163
#define QSPI_BSPI_REGISTERS_B0_STATUSr 30164
#define QSPI_BSPI_REGISTERS_B1_CTRLr 30165
#define QSPI_BSPI_REGISTERS_B1_STATUSr 30166
#define QSPI_BSPI_REGISTERS_BITS_PER_CYCLEr 30167
#define QSPI_BSPI_REGISTERS_BITS_PER_PHASEr 30168
#define QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTEr 30169
#define QSPI_BSPI_REGISTERS_BSPI_PIO_DATAr 30170
#define QSPI_BSPI_REGISTERS_BSPI_PIO_IODIRr 30171
#define QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLEr 30172
#define QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLEr 30173
#define QSPI_BSPI_REGISTERS_BSPI_XOR_VALUEr 30174
#define QSPI_BSPI_REGISTERS_BUSY_STATUSr 30175
#define QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTEr 30176
#define QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLEr 30177
#define QSPI_BSPI_REGISTERS_INTR_STATUSr 30178
#define QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRLr 30179
#define QSPI_BSPI_REGISTERS_REVISION_IDr 30180
#define QSPI_BSPI_REGISTERS_SCRATCHr 30181
#define QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRLr 30182
#define QSPI_IDM_IDM_ERROR_LOG_ADDR_LSBr 30183
#define QSPI_IDM_IDM_ERROR_LOG_COMPLETEr 30184
#define QSPI_IDM_IDM_ERROR_LOG_CONTROLr 30185
#define QSPI_IDM_IDM_ERROR_LOG_FLAGSr 30186
#define QSPI_IDM_IDM_ERROR_LOG_IDr 30187
#define QSPI_IDM_IDM_ERROR_LOG_STATUSr 30188
#define QSPI_IDM_IDM_INTERRUPT_STATUSr 30189
#define QSPI_IDM_IDM_IO_CONTROL_DIRECTr 30190
#define QSPI_IDM_IDM_IO_STATUSr 30191
#define QSPI_IDM_IDM_RESET_CONTROLr 30192
#define QSPI_IDM_IDM_RESET_READ_IDr 30193
#define QSPI_IDM_IDM_RESET_STATUSr 30194
#define QSPI_IDM_IDM_RESET_WRITE_IDr 30195
#define QSPI_MSPI_CDRAM00r 30196
#define QSPI_MSPI_CDRAM01r 30197
#define QSPI_MSPI_CDRAM02r 30198
#define QSPI_MSPI_CDRAM03r 30199
#define QSPI_MSPI_CDRAM04r 30200
#define QSPI_MSPI_CDRAM05r 30201
#define QSPI_MSPI_CDRAM06r 30202
#define QSPI_MSPI_CDRAM07r 30203
#define QSPI_MSPI_CDRAM08r 30204
#define QSPI_MSPI_CDRAM09r 30205
#define QSPI_MSPI_CDRAM10r 30206
#define QSPI_MSPI_CDRAM11r 30207
#define QSPI_MSPI_CDRAM12r 30208
#define QSPI_MSPI_CDRAM13r 30209
#define QSPI_MSPI_CDRAM14r 30210
#define QSPI_MSPI_CDRAM15r 30211
#define QSPI_MSPI_CPTQPr 30212
#define QSPI_MSPI_DISABLE_FLUSH_GENr 30213
#define QSPI_MSPI_ENDQPr 30214
#define QSPI_MSPI_INTERRUPT_MSPI_DONEr 30215
#define QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr 30216
#define QSPI_MSPI_MSPI_STATUSr 30217
#define QSPI_MSPI_NEWQPr 30218
#define QSPI_MSPI_RXRAM00r 30219
#define QSPI_MSPI_RXRAM01r 30220
#define QSPI_MSPI_RXRAM02r 30221
#define QSPI_MSPI_RXRAM03r 30222
#define QSPI_MSPI_RXRAM04r 30223
#define QSPI_MSPI_RXRAM05r 30224
#define QSPI_MSPI_RXRAM06r 30225
#define QSPI_MSPI_RXRAM07r 30226
#define QSPI_MSPI_RXRAM08r 30227
#define QSPI_MSPI_RXRAM09r 30228
#define QSPI_MSPI_RXRAM10r 30229
#define QSPI_MSPI_RXRAM11r 30230
#define QSPI_MSPI_RXRAM12r 30231
#define QSPI_MSPI_RXRAM13r 30232
#define QSPI_MSPI_RXRAM14r 30233
#define QSPI_MSPI_RXRAM15r 30234
#define QSPI_MSPI_RXRAM16r 30235
#define QSPI_MSPI_RXRAM17r 30236
#define QSPI_MSPI_RXRAM18r 30237
#define QSPI_MSPI_RXRAM19r 30238
#define QSPI_MSPI_RXRAM20r 30239
#define QSPI_MSPI_RXRAM21r 30240
#define QSPI_MSPI_RXRAM22r 30241
#define QSPI_MSPI_RXRAM23r 30242
#define QSPI_MSPI_RXRAM24r 30243
#define QSPI_MSPI_RXRAM25r 30244
#define QSPI_MSPI_RXRAM26r 30245
#define QSPI_MSPI_RXRAM27r 30246
#define QSPI_MSPI_RXRAM28r 30247
#define QSPI_MSPI_RXRAM29r 30248
#define QSPI_MSPI_RXRAM30r 30249
#define QSPI_MSPI_RXRAM31r 30250
#define QSPI_MSPI_SPCR2r 30251
#define QSPI_MSPI_SPCR0_LSBr 30252
#define QSPI_MSPI_SPCR0_MSBr 30253
#define QSPI_MSPI_SPCR1_LSBr 30254
#define QSPI_MSPI_SPCR1_MSBr 30255
#define QSPI_MSPI_TXRAM00r 30256
#define QSPI_MSPI_TXRAM01r 30257
#define QSPI_MSPI_TXRAM02r 30258
#define QSPI_MSPI_TXRAM03r 30259
#define QSPI_MSPI_TXRAM04r 30260
#define QSPI_MSPI_TXRAM05r 30261
#define QSPI_MSPI_TXRAM06r 30262
#define QSPI_MSPI_TXRAM07r 30263
#define QSPI_MSPI_TXRAM08r 30264
#define QSPI_MSPI_TXRAM09r 30265
#define QSPI_MSPI_TXRAM10r 30266
#define QSPI_MSPI_TXRAM11r 30267
#define QSPI_MSPI_TXRAM12r 30268
#define QSPI_MSPI_TXRAM13r 30269
#define QSPI_MSPI_TXRAM14r 30270
#define QSPI_MSPI_TXRAM15r 30271
#define QSPI_MSPI_TXRAM16r 30272
#define QSPI_MSPI_TXRAM17r 30273
#define QSPI_MSPI_TXRAM18r 30274
#define QSPI_MSPI_TXRAM19r 30275
#define QSPI_MSPI_TXRAM20r 30276
#define QSPI_MSPI_TXRAM21r 30277
#define QSPI_MSPI_TXRAM22r 30278
#define QSPI_MSPI_TXRAM23r 30279
#define QSPI_MSPI_TXRAM24r 30280
#define QSPI_MSPI_TXRAM25r 30281
#define QSPI_MSPI_TXRAM26r 30282
#define QSPI_MSPI_TXRAM27r 30283
#define QSPI_MSPI_TXRAM28r 30284
#define QSPI_MSPI_TXRAM29r 30285
#define QSPI_MSPI_TXRAM30r 30286
#define QSPI_MSPI_TXRAM31r 30287
#define QSPI_MSPI_WRITE_LOCKr 30288
#define QSPI_RAF_CTRLr 30289
#define QSPI_RAF_CURR_ADDRr 30290
#define QSPI_RAF_FULLNESSr 30291
#define QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHEDr 30292
#define QSPI_RAF_INTERRUPT_LR_IMPATIENTr 30293
#define QSPI_RAF_INTERRUPT_LR_OVERREADr 30294
#define QSPI_RAF_INTERRUPT_LR_SESSION_DONEr 30295
#define QSPI_RAF_INTERRUPT_LR_TRUNCATEDr 30296
#define QSPI_RAF_NUM_WORDSr 30297
#define QSPI_RAF_READ_DATAr 30298
#define QSPI_RAF_START_ADDRr 30299
#define QSPI_RAF_STATUSr 30300
#define QSPI_RAF_WATERMARKr 30301
#define QSPI_RAF_WORD_CNTr 30302
#define QSTRUCT_FAP0_WATERMARKr 30303
#define QSTRUCT_FAP1_WATERMARKr 30304
#define QSTRUCT_FAP2_WATERMARKr 30305
#define QSTRUCT_FAP3_WATERMARKr 30306
#define QSTRUCT_FAPCONFIG_0r 30307
#define QSTRUCT_FAPCONFIG_1r 30308
#define QSTRUCT_FAPCONFIG_2r 30309
#define QSTRUCT_FAPCONFIG_3r 30310
#define QSTRUCT_FAPFULLRESETPOINT_0r 30311
#define QSTRUCT_FAPFULLRESETPOINT_1r 30312
#define QSTRUCT_FAPFULLRESETPOINT_2r 30313
#define QSTRUCT_FAPFULLRESETPOINT_3r 30314
#define QSTRUCT_FAPFULLSETPOINT_0r 30315
#define QSTRUCT_FAPFULLSETPOINT_1r 30316
#define QSTRUCT_FAPFULLSETPOINT_2r 30317
#define QSTRUCT_FAPFULLSETPOINT_3r 30318
#define QSTRUCT_FAPINIT_0r 30319
#define QSTRUCT_FAPINIT_1r 30320
#define QSTRUCT_FAPINIT_2r 30321
#define QSTRUCT_FAPINIT_3r 30322
#define QSTRUCT_FAPOTPCONFIG_0r 30323
#define QSTRUCT_FAPOTPCONFIG_1r 30324
#define QSTRUCT_FAPOTPCONFIG_2r 30325
#define QSTRUCT_FAPOTPCONFIG_3r 30326
#define QSTRUCT_FAPREADPOINTER_0r 30327
#define QSTRUCT_FAPREADPOINTER_1r 30328
#define QSTRUCT_FAPREADPOINTER_2r 30329
#define QSTRUCT_FAPREADPOINTER_3r 30330
#define QSTRUCT_FAPSTACKSTATUS_0r 30331
#define QSTRUCT_FAPSTACKSTATUS_1r 30332
#define QSTRUCT_FAPSTACKSTATUS_2r 30333
#define QSTRUCT_FAPSTACKSTATUS_3r 30334
#define QSTRUCT_FAP_BITMAP_ECC_DEBUGr 30335
#define QSTRUCT_FAP_MEMDEBUGr 30336
#define QSTRUCT_FAP_MEM_ECC_STATUS_0r 30337
#define QSTRUCT_FAP_MEM_ECC_STATUS_1r 30338
#define QSTRUCT_FAP_MEM_ECC_STATUS_2r 30339
#define QSTRUCT_FAP_MEM_ECC_STATUS_3r 30340
#define QSTRUCT_FAP_MEM_ERRORr 30341
#define QSTRUCT_FAP_MEM_ERROR_MASKr 30342
#define QSTRUCT_FAP_STACK_ECC_DEBUGr 30343
#define QSTRUCT_INTERRUPTr 30344
#define QSTRUCT_INTERRUPT_MASKr 30345
#define QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr 30346
#define QSTRUCT_QBLOCK_NEXT_ERRORr 30347
#define QSTRUCT_QBLOCK_NEXT_ERROR_MASKr 30348
#define QSTRUCT_QENTRY_LOWER_ECC_DEBUGr 30349
#define QSTRUCT_QENTRY_LOWER_ERRORr 30350
#define QSTRUCT_QENTRY_LOWER_ERROR_MASKr 30351
#define QSTRUCT_QENTRY_UPPER_ECC_DEBUGr 30352
#define QSTRUCT_QENTRY_UPPER_ERRORr 30353
#define QSTRUCT_QENTRY_UPPER_ERROR_MASKr 30354
#define QS_CALENDAR_TYPE_DECODEr 30355
#define QS_CONFIG0r 30356
#define QS_CONFIG1r 30357
#define QS_RATE_SB_DEBUGr 30358
#define QS_TS_HI_PRI_MSKr 30359
#define QS_TX_GRANT_SB_DEBUGr 30360
#define QTYPEFILTERr 30361
#define QUAD0_SERDES_CTRLr 30362
#define QUAD0_SERDES_STATUS0r 30363
#define QUAD0_SERDES_STATUS1r 30364
#define QUAD1_SERDES_CTRLr 30365
#define QUAD1_SERDES_STATUS0r 30366
#define QUAD1_SERDES_STATUS1r 30367
#define QUERYCNTENABLEr 30368
#define QUERYKEYr 30369
#define QUERYPAYLOADr 30370
#define QUEUEDELETEDPACKETCOUNTERr 30371
#define QUEUEDEQUEUEPACKETCOUNTERr 30372
#define QUEUEDISABLED_0r 30373
#define QUEUEDISABLED_1r 30374
#define QUEUEDISABLED_2r 30375
#define QUEUEDISABLED_3r 30376
#define QUEUEDISABLED_4r 30377
#define QUEUEENQUEUEPACKETCOUNTERr 30378
#define QUEUEMAXIMUMOCCUPANCYQUEUESIZE0r 30379
#define QUEUENUMFILTERr 30380
#define QUEUETOTALDISCARDEDPACKETCOUNTERr 30381
#define QUEUE_SRC_DEBUGr 30382
#define Q_DEPTH_THRESH0r 30383
#define Q_DEPTH_THRESH1r 30384
#define Q_DEPTH_THRESH2r 30385
#define Q_DEPTH_THRESH3r 30386
#define Q_DEPTH_THRESH4r 30387
#define Q_DEPTH_THRESH5r 30388
#define Q_DEPTH_THRESH6r 30389
#define Q_DEPTH_THRESH7r 30390
#define Q_DEPTH_THRESH8r 30391
#define Q_DEPTH_THRESH9r 30392
#define Q_DEPTH_THRESH10r 30393
#define Q_DEPTH_THRESH11r 30394
#define Q_DEPTH_THRESH12r 30395
#define Q_DEPTH_THRESH13r 30396
#define Q_DEPTH_THRESH14r 30397
#define Q_DEPTH_THRESH15r 30398
#define R64r 30399
#define R127r 30400
#define R255r 30401
#define R511r 30402
#define R1023r 30403
#define R1518r 30404
#define R2047r 30405
#define R4095r 30406
#define R9216r 30407
#define R16383r 30408
#define RAICFGr 30409
#define RALNr 30410
#define RAW_LINK_STATUSr 30411
#define RAW_LINK_STATUS_0r 30412
#define RAW_LINK_STATUS_1r 30413
#define RAW_LINK_STATUS_CHANGEr 30414
#define RAW_LINK_STATUS_CHANGE_0r 30415
#define RAW_LINK_STATUS_CHANGE_1r 30416
#define RAW_LINK_STATUS_CHANGE_MASKr 30417
#define RAW_LINK_STATUS_CHANGE_MASK_0r 30418
#define RAW_LINK_STATUS_CHANGE_MASK_1r 30419
#define RAW_LINK_STATUS_STICKYr 30420
#define RAW_LINK_STATUS_STICKY_0r 30421
#define RAW_LINK_STATUS_STICKY_1r 30422
#define RBCr 30423
#define RBCAr 30424
#define RBC_BYTEr 30425
#define RBYTr 30426
#define RB_CI_CONFIGr 30427
#define RB_CONFIGr 30428
#define RB_COS_MAP_TABLE_0r 30429
#define RB_COS_MAP_TABLE_1r 30430
#define RB_COS_MAP_TABLE_2r 30431
#define RB_COS_MAP_TABLE_3r 30432
#define RB_COS_MAP_TABLE_4r 30433
#define RB_COS_MAP_TABLE_5r 30434
#define RB_COS_MAP_TABLE_6r 30435
#define RB_COS_MAP_TABLE_7r 30436
#define RB_DEBUG_BAD_Q_IFH_0r 30437
#define RB_DEBUG_BAD_Q_IFH_1r 30438
#define RB_DEBUG_BAD_Q_IFH_2r 30439
#define RB_DEBUG_BAD_Q_IRH_0r 30440
#define RB_DEBUG_BAD_Q_IRH_1r 30441
#define RB_DEBUG_EDC_LINE_COUNTr 30442
#define RB_DEBUG_ERESP_BYTE_CNTr 30443
#define RB_DEBUG_ERESP_PCKT_CNTr 30444
#define RB_DEBUG_ERESP_TEST_BYTE_CNTr 30445
#define RB_DEBUG_ERESP_TEST_MESSAGE_0r 30446
#define RB_DEBUG_ERESP_TEST_MESSAGE_1r 30447
#define RB_DEBUG_ERESP_TEST_MESSAGE_2r 30448
#define RB_DEBUG_ERESP_TEST_MESSAGE_3r 30449
#define RB_DEBUG_ERESP_TEST_PCKT_CNTr 30450
#define RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr 30451
#define RB_DEBUG_ERROR_INJECT0r 30452
#define RB_DEBUG_ERROR_INJECT1r 30453
#define RB_DEBUG_ERROR_INJECT2r 30454
#define RB_DEBUG_ERROR_INJECT3r 30455
#define RB_DEBUG_ERROR_INJECT4r 30456
#define RB_DEBUG_ERROR_INJECT5r 30457
#define RB_DEBUG_ERROR_INJECT6r 30458
#define RB_DEBUG_ERROR_INJECT7r 30459
#define RB_DEBUG_ERROR_INJECT8r 30460
#define RB_DEBUG_IF0_BYTE_CNTr 30461
#define RB_DEBUG_IF0_DROP_COUNTr 30462
#define RB_DEBUG_IF0_PCKT_CNTr 30463
#define RB_DEBUG_IF0_TEST_BYTE_CNTr 30464
#define RB_DEBUG_IF0_TEST_IRH_0r 30465
#define RB_DEBUG_IF0_TEST_IRH_1r 30466
#define RB_DEBUG_IF0_TEST_PCKT_CNTr 30467
#define RB_DEBUG_IF0_TEST_PCKT_THRESHOLDr 30468
#define RB_DEBUG_IF1_BYTE_CNTr 30469
#define RB_DEBUG_IF1_DROP_COUNTr 30470
#define RB_DEBUG_IF1_PCKT_CNTr 30471
#define RB_DEBUG_IF1_TEST_BYTE_CNTr 30472
#define RB_DEBUG_IF1_TEST_IRH_0r 30473
#define RB_DEBUG_IF1_TEST_IRH_1r 30474
#define RB_DEBUG_IF1_TEST_PCKT_CNTr 30475
#define RB_DEBUG_IF1_TEST_PCKT_THRESHOLDr 30476
#define RB_DEBUG_IF2_BYTE_CNTr 30477
#define RB_DEBUG_IF2_DROP_COUNTr 30478
#define RB_DEBUG_IF2_PCKT_CNTr 30479
#define RB_DEBUG_IF2_TEST_BYTE_CNTr 30480
#define RB_DEBUG_IF2_TEST_IRH_0r 30481
#define RB_DEBUG_IF2_TEST_IRH_1r 30482
#define RB_DEBUG_IF2_TEST_PCKT_CNTr 30483
#define RB_DEBUG_IF2_TEST_PCKT_THRESHOLDr 30484
#define RB_DEBUG_IF3_BYTE_CNTr 30485
#define RB_DEBUG_IF3_DROP_COUNTr 30486
#define RB_DEBUG_IF3_PCKT_CNTr 30487
#define RB_DEBUG_IF3_TEST_BYTE_CNTr 30488
#define RB_DEBUG_IF3_TEST_IRH_0r 30489
#define RB_DEBUG_IF3_TEST_IRH_1r 30490
#define RB_DEBUG_IF3_TEST_PCKT_CNTr 30491
#define RB_DEBUG_IF3_TEST_PCKT_THRESHOLDr 30492
#define RB_DEBUG_IF4_BYTE_CNTr 30493
#define RB_DEBUG_IF4_DROP_COUNTr 30494
#define RB_DEBUG_IF4_PCKT_CNTr 30495
#define RB_DEBUG_IF4_TEST_BYTE_CNTr 30496
#define RB_DEBUG_IF4_TEST_IRH_0r 30497
#define RB_DEBUG_IF4_TEST_IRH_1r 30498
#define RB_DEBUG_IF4_TEST_PCKT_CNTr 30499
#define RB_DEBUG_IF4_TEST_PCKT_THRESHOLDr 30500
#define RB_DEBUG_IF5_BYTE_CNTr 30501
#define RB_DEBUG_IF5_DROP_COUNTr 30502
#define RB_DEBUG_IF5_PCKT_CNTr 30503
#define RB_DEBUG_IF5_TEST_BYTE_CNTr 30504
#define RB_DEBUG_IF5_TEST_IRH_0r 30505
#define RB_DEBUG_IF5_TEST_IRH_1r 30506
#define RB_DEBUG_IF5_TEST_PCKT_CNTr 30507
#define RB_DEBUG_IF5_TEST_PCKT_THRESHOLDr 30508
#define RB_DEBUG_IF6_BYTE_CNTr 30509
#define RB_DEBUG_IF6_DROP_COUNTr 30510
#define RB_DEBUG_IF6_PCKT_CNTr 30511
#define RB_DEBUG_IF6_TEST_BYTE_CNTr 30512
#define RB_DEBUG_IF6_TEST_IRH_0r 30513
#define RB_DEBUG_IF6_TEST_IRH_1r 30514
#define RB_DEBUG_IF6_TEST_PCKT_CNTr 30515
#define RB_DEBUG_IF6_TEST_PCKT_THRESHOLDr 30516
#define RB_DEBUG_TEST_CONFIGr 30517
#define RB_DEF_Q_IX_0r 30518
#define RB_DEF_Q_IX_1r 30519
#define RB_DEF_Q_IX_2r 30520
#define RB_DEF_Q_IX_3r 30521
#define RB_DRR_CONFIG0r 30522
#define RB_DRR_CONFIG1r 30523
#define RB_DRR_CONFIG2r 30524
#define RB_ECC_DEBUGr 30525
#define RB_ECC_ERROR_0r 30526
#define RB_ECC_ERROR_1r 30527
#define RB_ECC_ERROR_0_MASKr 30528
#define RB_ECC_ERROR_1_MASKr 30529
#define RB_ECC_STATUS0r 30530
#define RB_ECC_STATUS1r 30531
#define RB_ECC_STATUS2r 30532
#define RB_ECC_STATUS3r 30533
#define RB_ECC_STATUS4r 30534
#define RB_ECC_STATUS5r 30535
#define RB_ECC_STATUS6r 30536
#define RB_ECC_STATUS7r 30537
#define RB_ENQRESP_SB_DEBUGr 30538
#define RB_ERROR_0r 30539
#define RB_ERROR_1r 30540
#define RB_ERROR_2r 30541
#define RB_ERROR_0_MASKr 30542
#define RB_ERROR_1_MASKr 30543
#define RB_ERROR_2_MASKr 30544
#define RB_ERROR_HALT_MASK_0r 30545
#define RB_ERROR_HALT_MASK_1r 30546
#define RB_ERROR_HALT_MASK_2r 30547
#define RB_FC_E2ECC_CONFIGr 30548
#define RB_FC_E2ECC_HCFC_CONFIGr 30549
#define RB_FC_FORCE_MESSAGEr 30550
#define RB_FIRST_CI_LOOKUP0r 30551
#define RB_FIRST_CI_LOOKUP1r 30552
#define RB_FIRST_CI_LOOKUP2r 30553
#define RB_FIRST_CI_LOOKUP3r 30554
#define RB_FIRST_CI_LOOKUP4r 30555
#define RB_FIRST_CI_LOOKUP5r 30556
#define RB_IF0_BP_CONFIGr 30557
#define RB_IF0_BP_STATUSr 30558
#define RB_IF0_DATA_FIFO_RESOURCEr 30559
#define RB_IF0_DFIFO_CONFIGr 30560
#define RB_IF0_EREQFIFO_CONFIGr 30561
#define RB_IF0_EREQ_FIFO_RESOURCEr 30562
#define RB_IF0_ERESPFIFO_CONFIGr 30563
#define RB_IF0_ERESP_FIFO_RESOURCEr 30564
#define RB_IF0_NOHEAD_FIELDS_0r 30565
#define RB_IF0_NOHEAD_FIELDS_1r 30566
#define RB_IF1_BP_CONFIGr 30567
#define RB_IF1_BP_STATUSr 30568
#define RB_IF1_DATA_FIFO_RESOURCEr 30569
#define RB_IF1_DFIFO_CONFIGr 30570
#define RB_IF1_EREQFIFO_CONFIGr 30571
#define RB_IF1_EREQ_FIFO_RESOURCEr 30572
#define RB_IF1_ERESPFIFO_CONFIGr 30573
#define RB_IF1_ERESP_FIFO_RESOURCEr 30574
#define RB_IF1_NOHEAD_FIELDS_0r 30575
#define RB_IF1_NOHEAD_FIELDS_1r 30576
#define RB_IF2_BP_CONFIGr 30577
#define RB_IF2_BP_STATUSr 30578
#define RB_IF2_DATA_FIFO_RESOURCEr 30579
#define RB_IF2_DFIFO_CONFIGr 30580
#define RB_IF2_EREQFIFO_CONFIGr 30581
#define RB_IF2_EREQ_FIFO_RESOURCEr 30582
#define RB_IF2_ERESPFIFO_CONFIGr 30583
#define RB_IF2_ERESP_FIFO_RESOURCEr 30584
#define RB_IF2_NOHEAD_FIELDS_0r 30585
#define RB_IF2_NOHEAD_FIELDS_1r 30586
#define RB_IF3_BP_CONFIGr 30587
#define RB_IF3_BP_STATUSr 30588
#define RB_IF3_DATA_FIFO_RESOURCEr 30589
#define RB_IF3_DFIFO_CONFIGr 30590
#define RB_IF3_EREQFIFO_CONFIGr 30591
#define RB_IF3_EREQ_FIFO_RESOURCEr 30592
#define RB_IF3_ERESPFIFO_CONFIGr 30593
#define RB_IF3_ERESP_FIFO_RESOURCEr 30594
#define RB_IF3_NOHEAD_FIELDS_0r 30595
#define RB_IF3_NOHEAD_FIELDS_1r 30596
#define RB_IF4_BP_CONFIGr 30597
#define RB_IF4_BP_STATUSr 30598
#define RB_IF4_DATA_FIFO_RESOURCEr 30599
#define RB_IF4_DFIFO_CONFIGr 30600
#define RB_IF4_EREQFIFO_CONFIGr 30601
#define RB_IF4_EREQ_FIFO_RESOURCEr 30602
#define RB_IF4_ERESPFIFO_CONFIGr 30603
#define RB_IF4_ERESP_FIFO_RESOURCEr 30604
#define RB_IF4_NOHEAD_FIELDS_0r 30605
#define RB_IF4_NOHEAD_FIELDS_1r 30606
#define RB_IF5_BP_CONFIGr 30607
#define RB_IF5_BP_STATUSr 30608
#define RB_IF5_DATA_FIFO_RESOURCEr 30609
#define RB_IF5_DFIFO_CONFIGr 30610
#define RB_IF5_EREQFIFO_CONFIGr 30611
#define RB_IF5_EREQ_FIFO_RESOURCEr 30612
#define RB_IF5_ERESPFIFO_CONFIGr 30613
#define RB_IF5_ERESP_FIFO_RESOURCEr 30614
#define RB_IF5_NOHEAD_FIELDS_0r 30615
#define RB_IF5_NOHEAD_FIELDS_1r 30616
#define RB_IF6_BP_CONFIGr 30617
#define RB_IF6_BP_STATUSr 30618
#define RB_IF6_DATA_FIFO_RESOURCEr 30619
#define RB_IF6_DFIFO_CONFIGr 30620
#define RB_IF6_EREQFIFO_CONFIGr 30621
#define RB_IF6_EREQ_FIFO_RESOURCEr 30622
#define RB_IF6_ERESPFIFO_CONFIGr 30623
#define RB_IF6_ERESP_FIFO_RESOURCEr 30624
#define RB_IF6_NOHEAD_FIELDS_0r 30625
#define RB_IF6_NOHEAD_FIELDS_1r 30626
#define RB_PRED_CONFIG0r 30627
#define RB_PRED_CONFIG1r 30628
#define RB_PRED_CONFIG2r 30629
#define RB_PRED_CONFIG3r 30630
#define RB_PRED_CONFIG4r 30631
#define RB_PRED_CONFIG5r 30632
#define RB_PRED_CONFIG6r 30633
#define RB_PRED_CONFIG7r 30634
#define RB_PRED_CONFIG8r 30635
#define RB_PRED_CONFIG9r 30636
#define RB_PRED_CONFIG10r 30637
#define RB_PRED_CONFIG11r 30638
#define RB_PRED_CONFIG12r 30639
#define RB_RAM_TM0r 30640
#define RB_SEG_BASE_7r 30641
#define RB_SEG_BASE_1_2r 30642
#define RB_SEG_BASE_3_4r 30643
#define RB_SEG_BASE_5_6r 30644
#define RB_SW_RESETr 30645
#define RB_TWO_BYTE_DROP_CONFIG0r 30646
#define RB_TWO_BYTE_DROP_CONFIG1r 30647
#define RB_XP0_FC_HCFC_MESSAGE_0r 30648
#define RB_XP0_FC_HCFC_MESSAGE_1r 30649
#define RB_XP0_FC_HCFC_MESSAGE_2r 30650
#define RB_XP0_FC_HCFC_MESSAGE_3r 30651
#define RB_XP1_FC_HCFC_MESSAGE_0r 30652
#define RB_XP1_FC_HCFC_MESSAGE_1r 30653
#define RB_XP1_FC_HCFC_MESSAGE_2r 30654
#define RB_XP1_FC_HCFC_MESSAGE_3r 30655
#define RB_XP2_FC_HCFC_MESSAGE_0r 30656
#define RB_XP2_FC_HCFC_MESSAGE_1r 30657
#define RB_XP2_FC_HCFC_MESSAGE_2r 30658
#define RB_XP2_FC_HCFC_MESSAGE_3r 30659
#define RB_XP3_FC_HCFC_MESSAGE_0r 30660
#define RB_XP3_FC_HCFC_MESSAGE_1r 30661
#define RB_XP3_FC_HCFC_MESSAGE_2r 30662
#define RB_XP3_FC_HCFC_MESSAGE_3r 30663
#define RCHCFG_TCID_0r 30664
#define RCHCFG_TCID_1r 30665
#define RCHCFG_TCID_2r 30666
#define RCHCFG_TCID_3r 30667
#define RCHCFG_TCID_4r 30668
#define RCHCFG_TCID_5r 30669
#define RCHCFG_TCID_6r 30670
#define RCHCFG_TCID_7r 30671
#define RCHCFG_TCID_8r 30672
#define RCHCFG_TCID_9r 30673
#define RCHCFG_TCID_10r 30674
#define RCHCFG_TCID_11r 30675
#define RCHCFG_TCID_12r 30676
#define RCHCFG_TCID_13r 30677
#define RCHCFG_TCID_14r 30678
#define RCHCFG_TCID_15r 30679
#define RCI_DECREMENT_VALUESr 30680
#define RCI_PARAMSr 30681
#define RCOS0r 30682
#define RCOS1r 30683
#define RCOS2r 30684
#define RCOS3r 30685
#define RCOS4r 30686
#define RCOS5r 30687
#define RCOS6r 30688
#define RCOS7r 30689
#define RCOS14r 30690
#define RCOS15r 30691
#define RCOS0_BYTEr 30692
#define RCOS14_BYTEr 30693
#define RCOS15_BYTEr 30694
#define RCOS1_BYTEr 30695
#define RCOS2_BYTEr 30696
#define RCOS3_BYTEr 30697
#define RCOS4_BYTEr 30698
#define RCOS5_BYTEr 30699
#define RCOS6_BYTEr 30700
#define RCOS7_BYTEr 30701
#define RCTCPUREQUESTREGISTERr 30702
#define RCVDPACKETCOUNTERr 30703
#define RCVDTSO1_CID_0r 30704
#define RCVDTSO1_CID_1r 30705
#define RCVDTSO1_CID_2r 30706
#define RCVDTSO1_CID_3r 30707
#define RCVDTSO1_CID_4r 30708
#define RCVDTSO1_CID_5r 30709
#define RCVDTSO1_CID_6r 30710
#define RCVDTSO1_CID_7r 30711
#define RCVDTSO1_CID_8r 30712
#define RCVDTSO1_CID_9r 30713
#define RCVDTSO1_CID_10r 30714
#define RCVDTSO1_CID_11r 30715
#define RCVDTSO1_CID_12r 30716
#define RCVDTSO1_CID_13r 30717
#define RCVDTSO1_CID_14r 30718
#define RCVDTSO1_CID_15r 30719
#define RCVDTSO2_CID_0r 30720
#define RCVDTSO2_CID_1r 30721
#define RCVDTSO2_CID_2r 30722
#define RCVDTSO2_CID_3r 30723
#define RCVDTSO2_CID_4r 30724
#define RCVDTSO2_CID_5r 30725
#define RCVDTSO2_CID_6r 30726
#define RCVDTSO2_CID_7r 30727
#define RCVDTSO2_CID_8r 30728
#define RCVDTSO2_CID_9r 30729
#define RCVDTSO2_CID_10r 30730
#define RCVDTSO2_CID_11r 30731
#define RCVDTSO2_CID_12r 30732
#define RCVDTSO2_CID_13r 30733
#define RCVDTSO2_CID_14r 30734
#define RCVDTSO2_CID_15r 30735
#define RCV_COS_BYTES_ECC_STATUSr 30736
#define RCV_COS_PKTS_ECC_STATUSr 30737
#define RCV_DROP_AGG_ECC_STATUSr 30738
#define RCV_DROP_BYTES_ECC_STATUSr 30739
#define RCV_DROP_PKTS_ECC_STATUSr 30740
#define RCV_HIGIG_CMD_STATS_ECC_STATUSr 30741
#define RCV_IP_STATS_ECC_STATUSr 30742
#define RCV_L2_BYTES_ECC_STATUSr 30743
#define RCV_L2_PKTS_ECC_STATUSr 30744
#define RCV_VLAN_STATS_ECC_STATUSr 30745
#define RCYPACKETCOUNTERr 30746
#define RCY_CAL_CONFIGURATIONr 30747
#define RCY_RATE0r 30748
#define RCY_RATE1r 30749
#define RC_ECC_DEBUG0r 30750
#define RC_ECC_DEBUG1r 30751
#define RC_ECC_DEBUG2r 30752
#define RC_ECC_ERRORr 30753
#define RC_ECC_ERROR_MASKr 30754
#define RC_ECC_STATUS0r 30755
#define RC_ECC_STATUS1r 30756
#define RC_GLOBAL_CONFIGr 30757
#define RC_GLOBAL_DEBUGr 30758
#define RC_GLOBAL_DROP_CONFIGr 30759
#define RC_GLOBAL_ERRORr 30760
#define RC_GLOBAL_ERROR_MASKr 30761
#define RC_INSTCTRL_PROGRAM_CONFIGr 30762
#define RC_KEYMEM_CONFIGr 30763
#define RC_PD_ASSISTr 30764
#define RC_RESULTS_CONFIGr 30765
#define RC_RESULTS_DEBUGr 30766
#define RC_RESULTS_DEBUG_VALUEr 30767
#define RC_RESULTS_MATCH_CNTr 30768
#define RC_RESULTS_NON_MATCH_CNTr 30769
#define RC_RESULTS_RULE_CNTr 30770
#define RC_RESULTS_RULE_CNT_HI_CONFIGr 30771
#define RC_RESULTS_RULE_CNT_LO_CONFIGr 30772
#define RC_TEST_MODE_CONFIGr 30773
#define RC_TRACE_IF_LRP_CAPT_0r 30774
#define RC_TRACE_IF_LRP_CAPT_1r 30775
#define RC_TRACE_IF_LRP_CAPT_2r 30776
#define RC_TRACE_IF_LRP_CAPT_3r 30777
#define RC_TRACE_IF_LRP_CAPT_4r 30778
#define RC_TRACE_IF_LRP_CAPT_5r 30779
#define RC_TRACE_IF_LRP_CAPT_6r 30780
#define RC_TRACE_IF_LRP_CAPT_7r 30781
#define RC_TRACE_IF_LRP_CAPT_8r 30782
#define RC_TRACE_IF_LRP_CAPT_9r 30783
#define RC_TRACE_IF_LRP_CAPT_10r 30784
#define RC_TRACE_IF_LRP_CAPT_11r 30785
#define RC_TRACE_IF_LRP_CAPT_12r 30786
#define RC_TRACE_IF_LRP_CAPT_13r 30787
#define RC_TRACE_IF_LRP_CAPT_14r 30788
#define RC_TRACE_IF_LRP_CONTROLr 30789
#define RC_TRACE_IF_LRP_COUNTERr 30790
#define RC_TRACE_IF_LRP_FIELD_MASK0r 30791
#define RC_TRACE_IF_LRP_FIELD_MASK1r 30792
#define RC_TRACE_IF_LRP_FIELD_MASK2r 30793
#define RC_TRACE_IF_LRP_FIELD_MASK3r 30794
#define RC_TRACE_IF_LRP_FIELD_MASK4r 30795
#define RC_TRACE_IF_LRP_FIELD_MASK5r 30796
#define RC_TRACE_IF_LRP_FIELD_MASK6r 30797
#define RC_TRACE_IF_LRP_FIELD_MASK7r 30798
#define RC_TRACE_IF_LRP_FIELD_MASK8r 30799
#define RC_TRACE_IF_LRP_FIELD_MASK9r 30800
#define RC_TRACE_IF_LRP_FIELD_MASK10r 30801
#define RC_TRACE_IF_LRP_FIELD_MASK11r 30802
#define RC_TRACE_IF_LRP_FIELD_MASK12r 30803
#define RC_TRACE_IF_LRP_FIELD_MASK13r 30804
#define RC_TRACE_IF_LRP_FIELD_MASK14r 30805
#define RC_TRACE_IF_LRP_FIELD_VALUE0r 30806
#define RC_TRACE_IF_LRP_FIELD_VALUE1r 30807
#define RC_TRACE_IF_LRP_FIELD_VALUE2r 30808
#define RC_TRACE_IF_LRP_FIELD_VALUE3r 30809
#define RC_TRACE_IF_LRP_FIELD_VALUE4r 30810
#define RC_TRACE_IF_LRP_FIELD_VALUE5r 30811
#define RC_TRACE_IF_LRP_FIELD_VALUE6r 30812
#define RC_TRACE_IF_LRP_FIELD_VALUE7r 30813
#define RC_TRACE_IF_LRP_FIELD_VALUE8r 30814
#define RC_TRACE_IF_LRP_FIELD_VALUE9r 30815
#define RC_TRACE_IF_LRP_FIELD_VALUE10r 30816
#define RC_TRACE_IF_LRP_FIELD_VALUE11r 30817
#define RC_TRACE_IF_LRP_FIELD_VALUE12r 30818
#define RC_TRACE_IF_LRP_FIELD_VALUE13r 30819
#define RC_TRACE_IF_LRP_FIELD_VALUE14r 30820
#define RC_TRACE_IF_STATUSr 30821
#define RC_TRACE_IF_STATUS_MASKr 30822
#define RDBGC0r 30823
#define RDBGC1r 30824
#define RDBGC2r 30825
#define RDBGC3r 30826
#define RDBGC4r 30827
#define RDBGC5r 30828
#define RDBGC6r 30829
#define RDBGC7r 30830
#define RDBGC8r 30831
#define RDBGC0_ECC_STATUSr 30832
#define RDBGC0_SELECTr 30833
#define RDBGC1_ECC_STATUSr 30834
#define RDBGC1_SELECTr 30835
#define RDBGC2_ECC_STATUSr 30836
#define RDBGC2_SELECTr 30837
#define RDBGC3_ECC_STATUSr 30838
#define RDBGC3_SELECTr 30839
#define RDBGC4_ECC_STATUSr 30840
#define RDBGC4_SELECTr 30841
#define RDBGC5_ECC_STATUSr 30842
#define RDBGC5_SELECTr 30843
#define RDBGC6_ECC_STATUSr 30844
#define RDBGC6_SELECTr 30845
#define RDBGC7_ECC_STATUSr 30846
#define RDBGC7_SELECTr 30847
#define RDBGC8_ECC_STATUSr 30848
#define RDBGC8_SELECTr 30849
#define RDBGC_MEM_INST0_PARITY_CONTROLr 30850
#define RDBGC_MEM_INST0_PARITY_STATUS_INTRr 30851
#define RDBGC_MEM_INST0_PARITY_STATUS_NACKr 30852
#define RDBGC_MEM_INST1_PARITY_CONTROLr 30853
#define RDBGC_MEM_INST1_PARITY_STATUS_INTRr 30854
#define RDBGC_MEM_INST1_PARITY_STATUS_NACKr 30855
#define RDBGC_MEM_INST2_PARITY_CONTROLr 30856
#define RDBGC_MEM_INST2_PARITY_STATUS_INTRr 30857
#define RDBGC_MEM_INST2_PARITY_STATUS_NACKr 30858
#define RDBGC_SELECT_2r 30859
#define RDECELLCNTINGr 30860
#define RDECELLCNTQr 30861
#define RDEDESCP_MEMDEBUGr 30862
#define RDEECCPDROPCNTr 30863
#define RDEERRORCODEr 30864
#define RDEFREELISTr 30865
#define RDEHDRMEMDEBUGr 30866
#define RDEMEMDEBUGr 30867
#define RDEMEMDEBUG_64r 30868
#define RDEMINCELLLMTINGr 30869
#define RDEMINLMTCELLQr 30870
#define RDEMINLMTPKTQr 30871
#define RDEOVERLIMITDROPCNTr 30872
#define RDEPARITYERRORPTRr 30873
#define RDEPGMAPPINGr 30874
#define RDEPKTCNTQr 30875
#define RDEPORTMAXCELLEGRr 30876
#define RDEQEMPTYr 30877
#define RDEQFULLDROPCNTr 30878
#define RDEQPKTCNTr 30879
#define RDEQRSTr 30880
#define RDERDLIMITr 30881
#define RDERSTOFFSETCELLINGr 30882
#define RDERSTOFFSETCELLQr 30883
#define RDERSTOFFSETPKTQr 30884
#define RDESHRCELLLMTINGr 30885
#define RDESHRLMTCELLQr 30886
#define RDESHRLMTPKTQr 30887
#define RDETHDBYPASSr 30888
#define RDETHDIDROPCNTr 30889
#define RDETHDODROPr 30890
#define RDETHDODROPCNTr 30891
#define RDETOTALSHRLMTPKTEGRr 30892
#define RDE_ADM_DPC_STORE_ECC_STATUSr 30893
#define RDE_DEBUG_CTC_CTRr 30894
#define RDE_DEBUG_DROP_CTRr 30895
#define RDE_DEBUG_REDIR_CTRr 30896
#define RDE_DEBUG_TM1r 30897
#define RDE_DEBUG_TM2r 30898
#define RDE_DEBUG_TM3r 30899
#define RDE_DEBUG_TM4r 30900
#define RDE_DEBUG_TM5r 30901
#define RDE_DEBUG_TM6r 30902
#define RDE_DEQ_CELL_FIFO_ECC_STATUSr 30903
#define RDE_ECC_DEBUGr 30904
#define RDE_GLOBAL_CONFIGr 30905
#define RDE_ITE_REL_FIFO_ECC_STATUSr 30906
#define RDE_POOL_SELECTr 30907
#define RDE_PORT_COUNT_PACKETr 30908
#define RDE_PORT_SHARED_COUNT_PACKETr 30909
#define RDE_PORT_SHARED_LIMIT_PACKETr 30910
#define RDE_PQE_CELL_FIFO_ECC_STATUSr 30911
#define RDE_RPFAP_BITMAP_ECC_STATUSr 30912
#define RDE_RPFAP_CONFIGr 30913
#define RDE_RPFAP_FULLRESETPOINTr 30914
#define RDE_RPFAP_FULLSETPOINTr 30915
#define RDE_RPFAP_INITr 30916
#define RDE_RPFAP_LOWWATERMARKr 30917
#define RDE_RPFAP_READPOINTERr 30918
#define RDE_RPFAP_STACKSTATUSr 30919
#define RDE_RPFAP_STACK_ECC_STATUSr 30920
#define RDE_SER_COUNTr 30921
#define RDE_SER_COUNT_2BITr 30922
#define RDE_SER_MASKr 30923
#define RDE_SER_STATUSr 30924
#define RDE_TXQ_PTRLL_ECC_STATUSr 30925
#define RDE_TXQ_STATE_TBL_ECC_STATUSr 30926
#define RDE_TXQ_TOQ_FIFO_TBL_ECC_STATUSr 30927
#define RDISCr 30928
#define RDOS_DROPr 30929
#define RDOT1Qr 30930
#define RDROPr 30931
#define RDVLNr 30932
#define REACHABILITYCELLSCOUNTERr 30933
#define REASSEMBLYERRORSr 30934
#define REASSEMBLYERRORSHITr 30935
#define REASSEMBLYINTERRUPTREGISTERr 30936
#define REASSEMBLYINTERRUPTREGISTERMASKr 30937
#define REASSEMBLYREJECTTHRESHOLDENABLECONFIGURATIONr 30938
#define REASSEMBLYTIMEOUTr 30939
#define RECEIVEDOCTETS0CNTr 30940
#define RECEIVEDOCTETS1CNTr 30941
#define RECEIVEDOCTETS2CNTr 30942
#define RECEIVEDOCTETS3CNTr 30943
#define RECEIVEDPACKETS0CNTr 30944
#define RECEIVEDPACKETS1CNTr 30945
#define RECEIVEDPACKETS2CNTr 30946
#define RECEIVEDPACKETS3CNTr 30947
#define RECEIVERESETREGISTERr 30948
#define RECYCLINGINTERFACEPRIORITYSETTINGSr 30949
#define RECYCLINGSHAPERr 30950
#define REDIRECT_DROP_STATE_CELLr 30951
#define REDIRECT_DROP_STATE_PACKETr 30952
#define REDIRECT_XQ_DROP_STATE_PACKETr 30953
#define RED_CNG_DROP_CNTr 30954
#define REFRESH_COUNT_CONTROLr 30955
#define REGISTERINTERFACEPACKETCONTROLr 30956
#define REGISTERINTERFACEPACKETDATA_0r 30957
#define REGISTERINTERFACEPACKETDATA_1r 30958
#define REGISTERINTERFACEPACKETDATA_2r 30959
#define REGISTERINTERFACEPACKETDATA_3r 30960
#define REG_0020100r 30961
#define REG_0020200r 30962
#define REG_0020300r 30963
#define REG_0020400r 30964
#define REG_0020500r 30965
#define REG_0020600r 30966
#define REG_0020700r 30967
#define REG_0020800r 30968
#define REG_0020900r 30969
#define REG_0021900r 30970
#define REG_0022000r 30971
#define REG_0022100r 30972
#define REG_0022200r 30973
#define REG_0022300r 30974
#define REG_0022400r 30975
#define REG_0022500r 30976
#define REG_0022600r 30977
#define REG_0022700r 30978
#define REG_0022800r 30979
#define REG_0022900r 30980
#define REG_0023000r 30981
#define REG_0023100r 30982
#define REG_0023200r 30983
#define REG_0023300r 30984
#define REG_0023400r 30985
#define REG_0023500r 30986
#define REG_0023600r 30987
#define REG_0023700r 30988
#define REG_0023800r 30989
#define REG_0023900r 30990
#define REG_0024000r 30991
#define REG_0024100r 30992
#define REG_0024200r 30993
#define REG_0024300r 30994
#define REG_0024600r 30995
#define REG_0024800r 30996
#define REG_2028600r 30997
#define REG_2028700r 30998
#define REG_2028800r 30999
#define REG_2028900r 31000
#define REG_2029000r 31001
#define REG_2029100r 31002
#define REG_2029200r 31003
#define REG_2029300r 31004
#define REG_2029400r 31005
#define REG_2029700r 31006
#define REG_0020A00r 31007
#define REG_0020B00r 31008
#define REG_0020C00r 31009
#define REG_0020D00r 31010
#define REG_0020E00r 31011
#define REG_0020F00r 31012
#define REG_0021A00r 31013
#define REG_0021B00r 31014
#define REG_0021C00r 31015
#define REG_0021D00r 31016
#define REG_0021E00r 31017
#define REG_0021F00r 31018
#define REG_0022A00r 31019
#define REG_0022B00r 31020
#define REG_0022C00r 31021
#define REG_0022D00r 31022
#define REG_0022E00r 31023
#define REG_0022F00r 31024
#define REG_0023A00r 31025
#define REG_0023B00r 31026
#define REG_0023C00r 31027
#define REG_0023D00r 31028
#define REG_0023E00r 31029
#define REG_0023F00r 31030
#define REG_0024A00r 31031
#define REG_0024C00r 31032
#define REG_2028A00r 31033
#define REG_2028B00r 31034
#define REG_2028C00r 31035
#define REG_2028D00r 31036
#define REG_2028E00r 31037
#define REG_2028F00r 31038
#define REJECTADMISSIONr 31039
#define REJECTSTATUSBMPr 31040
#define REMOTE_CPU_DA_LSr 31041
#define REMOTE_CPU_DA_MSr 31042
#define REMOTE_CPU_LENGTH_TYPEr 31043
#define REORDPC_CHID_0r 31044
#define REORDPC_CHID_1r 31045
#define REORDPC_CHID_2r 31046
#define REORDPC_CHID_3r 31047
#define REORDPC_CHID_4r 31048
#define REORDPC_CHID_5r 31049
#define REORDPC_CHID_6r 31050
#define REORDPC_CHID_7r 31051
#define REORDPC_CHID_8r 31052
#define REORDPC_CHID_9r 31053
#define REORDPC_CHID_10r 31054
#define REORDPC_CHID_11r 31055
#define REORDPC_CHID_12r 31056
#define REORDPC_CHID_13r 31057
#define REORDPC_CHID_14r 31058
#define REORDPC_CHID_15r 31059
#define REORDPC_CHID_16r 31060
#define REORDPC_CHID_17r 31061
#define REORDPC_CHID_18r 31062
#define REORDPC_CHID_19r 31063
#define REORDPC_CHID_20r 31064
#define REORDPC_CHID_21r 31065
#define REORDPC_CHID_22r 31066
#define REORDPC_CHID_23r 31067
#define REORDPC_CHID_24r 31068
#define REORDPC_CHID_25r 31069
#define REORDPC_CHID_26r 31070
#define REORDPC_CHID_27r 31071
#define REORDPC_CHID_28r 31072
#define REORDPC_CHID_29r 31073
#define REORDPC_CHID_30r 31074
#define REORDPC_CHID_31r 31075
#define REORDPC_CHID_32r 31076
#define REORDPC_CHID_33r 31077
#define REORDPC_CHID_34r 31078
#define REORDPC_CHID_35r 31079
#define REORDPC_CHID_36r 31080
#define REORDPC_CHID_37r 31081
#define REORDPC_CHID_38r 31082
#define REORDPC_CHID_39r 31083
#define REORDPC_CHID_40r 31084
#define REORDPC_CHID_41r 31085
#define REORDPC_CHID_42r 31086
#define REORDPC_CHID_43r 31087
#define REORDPC_CHID_44r 31088
#define REORDPC_CHID_45r 31089
#define REORDPC_CHID_46r 31090
#define REORDPC_CHID_47r 31091
#define REORDPC_CHID_48r 31092
#define REORDPC_CHID_49r 31093
#define REORDPC_CHID_50r 31094
#define REORDPC_CHID_51r 31095
#define REORDPC_CHID_52r 31096
#define REORDPC_CHID_53r 31097
#define REORDPC_CHID_54r 31098
#define REORDPC_CHID_55r 31099
#define REORDPC_CHID_56r 31100
#define REORDPC_CHID_57r 31101
#define REORDPC_CHID_58r 31102
#define REORDPC_CHID_59r 31103
#define REORDPC_CHID_60r 31104
#define REORDPC_CHID_61r 31105
#define REORDPC_CHID_62r 31106
#define REORDPC_CHID_63r 31107
#define REPLHEADMEMDEBUGr 31108
#define REPLICATION_FIFO_DEBUG_TMr 31109
#define REPLIST_MEMDEBUGr 31110
#define REPLYTHRESHOLDr 31111
#define REPL_GROUP_INFO0_MEM_DEBUG_TMr 31112
#define REPL_GROUP_INFO1_MEM_DEBUG_TMr 31113
#define REPL_HEAD_PTR_REPLACEr 31114
#define REP_FIFO_SNAPSHOT_DONEr 31115
#define REP_FIFO_SNAPSHOT_ENr 31116
#define REP_FIFO_SNAPSHOT_INITr 31117
#define REP_ID_REMAP_CONTROLr 31118
#define RERPKTr 31119
#define RESEQUENCERCONFIGURATIONr 31120
#define RESEQUENCERERROROVERFLOWr 31121
#define RESEQUENCERERRORS0r 31122
#define RESEQUENCERERRORS1r 31123
#define RESEQUENCERERRORS2r 31124
#define RESEQUENCERFIFOINDEXr 31125
#define RESEQUENCERFIFOVALIDr 31126
#define RESEQUENCERPORTSr 31127
#define RESEQUENCERSTATUS0r 31128
#define RESEQUENCERSTATUS1r 31129
#define RESEQUENCERSTATUS2r 31130
#define RESEQUENCERTHRESHOLDSr 31131
#define RESETSTATUSREGISTERr 31132
#define RESET_ON_EMPTY_MAX_64r 31133
#define RETURNEDCREDITCOUNTERr 31134
#define REVCDr 31135
#define RFCRr 31136
#define RFCSr 31137
#define RFLRr 31138
#define RFRGr 31139
#define RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr 31140
#define RH_HGT_ETHERTYPE_ELIGIBILITY_CONTROLr 31141
#define RH_LAG_ETHERTYPE_ELIGIBILITY_CONTROLr 31142
#define RIPC4r 31143
#define RIPC6r 31144
#define RIPC4_HDR_ERRr 31145
#define RIPC4_MACSEC_HDR_ERRr 31146
#define RIPC4_MACSEC_PLAINr 31147
#define RIPC4_PLAINr 31148
#define RIPD4r 31149
#define RIPD6r 31150
#define RIPHCKSr 31151
#define RIPHCKS_ECC_STATUSr 31152
#define RIPHE4r 31153
#define RIPHE6r 31154
#define RJBRr 31155
#define RJCTCNMPCKTCNTr 31156
#define RMCr 31157
#define RMCAr 31158
#define RMCRCr 31159
#define RMC_BYTEr 31160
#define RMEP_MA_STATE_REFRESH_INDEXr 31161
#define RMEP_PARITY_CONTROLr 31162
#define RMEP_PARITY_STATUSr 31163
#define RMEP_PARITY_STATUS_INTRr 31164
#define RMEP_PARITY_STATUS_NACKr 31165
#define RMGVr 31166
#define RMTUEr 31167
#define ROM_S0_IDM_ERROR_LOG_ADDR_LSBr 31168
#define ROM_S0_IDM_ERROR_LOG_COMPLETEr 31169
#define ROM_S0_IDM_ERROR_LOG_CONTROLr 31170
#define ROM_S0_IDM_ERROR_LOG_FLAGSr 31171
#define ROM_S0_IDM_ERROR_LOG_IDr 31172
#define ROM_S0_IDM_ERROR_LOG_STATUSr 31173
#define ROM_S0_IDM_INTERRUPT_STATUSr 31174
#define ROM_S0_IDM_IO_CONTROL_DIRECTr 31175
#define ROM_S0_IDM_IO_STATUSr 31176
#define ROM_S0_IDM_RESET_CONTROLr 31177
#define ROM_S0_IDM_RESET_READ_IDr 31178
#define ROM_S0_IDM_RESET_STATUSr 31179
#define ROM_S0_IDM_RESET_WRITE_IDr 31180
#define ROVRr 31181
#define RPFC0r 31182
#define RPFC1r 31183
#define RPFC2r 31184
#define RPFC3r 31185
#define RPFC4r 31186
#define RPFC5r 31187
#define RPFC6r 31188
#define RPFC7r 31189
#define RPFCOFF0r 31190
#define RPFCOFF1r 31191
#define RPFCOFF2r 31192
#define RPFCOFF3r 31193
#define RPFCOFF4r 31194
#define RPFCOFF5r 31195
#define RPFCOFF6r 31196
#define RPFCOFF7r 31197
#define RPFCOFF_0r 31198
#define RPFCOFF_1r 31199
#define RPFCOFF_2r 31200
#define RPFCOFF_3r 31201
#define RPFCOFF_4r 31202
#define RPFCOFF_5r 31203
#define RPFCOFF_6r 31204
#define RPFCOFF_7r 31205
#define RPFC_0r 31206
#define RPFC_1r 31207
#define RPFC_2r 31208
#define RPFC_3r 31209
#define RPFC_4r 31210
#define RPFC_5r 31211
#define RPFC_6r 31212
#define RPFC_7r 31213
#define RPKTr 31214
#define RPOKr 31215
#define RPORTDr 31216
#define RPRMr 31217
#define RQE_DEBUG_FREE_LIST_MEMr 31218
#define RQE_DEBUG_FREE_LIST_OOP_CLRr 31219
#define RQE_DEBUG_SAME_PORT_THDM_ERRORr 31220
#define RQE_DEBUG_THDM_CHOKE_COUNTERr 31221
#define RQE_DEBUG_TM1r 31222
#define RQE_DEBUG_TM2r 31223
#define RQE_DEBUG_TM3r 31224
#define RQE_DEBUG_TM4r 31225
#define RQE_DEBUG_TM5r 31226
#define RQE_DEBUG_TM6r 31227
#define RQE_DEBUG_TM7r 31228
#define RQE_DEBUG_TM_DCM1r 31229
#define RQE_DEBUG_TM_DCM2r 31230
#define RQE_DEBUG_TM_DCM3r 31231
#define RQE_DEBUG_TM_DCM4r 31232
#define RQE_DEBUG_TM_DCM5r 31233
#define RQE_DEBUG_TM_DCM6r 31234
#define RQE_DEBUG_TM_DCM7r 31235
#define RQE_ENABLE_SINGLE_PACKET_MODEr 31236
#define RQE_ENABLE_THDM_PAUSEr 31237
#define RQE_EN_COR_ERR_RPTr 31238
#define RQE_EXTQ_REPLICATION_COUNTr 31239
#define RQE_EXTQ_REPLICATION_LIMITr 31240
#define RQE_GLOBAL_CONFIGr 31241
#define RQE_GLOBAL_DEBUG_STATUSr 31242
#define RQE_MAXBUCKETCONFIG_L0_Qr 31243
#define RQE_MAXBUCKETCONFIG_L1_Qr 31244
#define RQE_MAXBUCKET_L0_Qr 31245
#define RQE_MAXBUCKET_L1_Qr 31246
#define RQE_MAX_SHAPER_ENr 31247
#define RQE_MAX_SHAPER_LIMIT_COUNTr 31248
#define RQE_MAX_SHAPER_RATEr 31249
#define RQE_MAX_SHAPER_THRESHOLDr 31250
#define RQE_MAX_SHAPER_THRESHOLD_CLEARr 31251
#define RQE_MIRROR_CONFIGr 31252
#define RQE_PARITYERRORPOINTER1r 31253
#define RQE_PARITYERRORPOINTER2r 31254
#define RQE_PARITYERRORPOINTER3r 31255
#define RQE_PARITYERRORPOINTER4r 31256
#define RQE_PORT_CONFIGr 31257
#define RQE_PP_PORT_CONFIGr 31258
#define RQE_PRIORITY_QUEUE_ENTRYr 31259
#define RQE_PRIORITY_QUEUE_HEADr 31260
#define RQE_PRIORITY_QUEUE_TAILr 31261
#define RQE_PRIORITY_SCHEDULING_TYPEr 31262
#define RQE_PRIORITY_WERR_WEIGHTr 31263
#define RQE_QUEUE_OFFSETr 31264
#define RQE_REPLICATION_ENTRY_COUNTr 31265
#define RQE_REPLICATION_ENTRY_THRESHOLDr 31266
#define RQE_REP_BUF_WATERMARKr 31267
#define RQE_REP_BUF_WATERMARK_CLEARr 31268
#define RQE_SCHEDULER_CONFIGr 31269
#define RQE_SCHEDULER_WEIGHT_L0_QUEUEr 31270
#define RQE_SCHEDULER_WEIGHT_L1_QUEUEr 31271
#define RQE_SER_COUNTr 31272
#define RQE_SER_COUNT_2BITr 31273
#define RQE_SER_MASKr 31274
#define RQE_SER_STATUSr 31275
#define RQE_WERR_MAXSC_CLEARr 31276
#define RQE_WERR_MAXSC_RESETr 31277
#define RQE_WERR_WORKING_COUNTSr 31278
#define RQE_WERR_WORKING_COUNTS_CLEARr 31279
#define RQE_WORK_FIFO_ENTRY_COUNTr 31280
#define RQE_WORK_FIFO_ENTRY_THRESHOLDr 31281
#define RQE_WORK_QUEUE_DEBUG_STATUSr 31282
#define RQINQr 31283
#define RQPDISCARDPACKETCOUNTERr 31284
#define RQPPACKETCOUNTERr 31285
#define RRBYTr 31286
#define RRPKTr 31287
#define RSCHCRCr 31288
#define RSEL1_MISC_CONTROLr 31289
#define RSEL1_RAM_CONTROLr 31290
#define RSEL1_RAM_DBGCTRLr 31291
#define RSEL1_RAM_DBGCTRL2_64r 31292
#define RSEL1_RAM_DBGCTRL_2r 31293
#define RSEL1_RAM_DBGCTRL_3r 31294
#define RSEL1_RAM_DBGCTRL_4r 31295
#define RSEL1_RAM_DBGCTRL_64r 31296
#define RSEL2_CAM_DBGCTRLr 31297
#define RSEL2_HW_CONTROLr 31298
#define RSEL2_RAM_CONTROLr 31299
#define RSEL2_RAM_CONTROL_2r 31300
#define RSEL2_RAM_CONTROL_3r 31301
#define RSEL2_RAM_DBGCTRLr 31302
#define RSEL2_RAM_DBGCTRL2_64r 31303
#define RSEL2_RAM_DBGCTRL_64r 31304
#define RSEL2_RAM_LP_CONTROLr 31305
#define RSTOP_DROPr 31306
#define RSTORM_BCr 31307
#define RSTORM_BC_BYTEr 31308
#define RSTORM_MCr 31309
#define RSTORM_MC_BYTEr 31310
#define RSTORM_UCr 31311
#define RSTORM_UC_BYTEr 31312
#define RSV_READr 31313
#define RTAG7_FCOE_HASH_FIELD_BMAPr 31314
#define RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr 31315
#define RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr 31316
#define RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACKr 31317
#define RTAG7_HASH_CONTROLr 31318
#define RTAG7_HASH_CONTROL_2r 31319
#define RTAG7_HASH_CONTROL_3r 31320
#define RTAG7_HASH_CONTROL_4r 31321
#define RTAG7_HASH_CONTROL_64r 31322
#define RTAG7_HASH_CONTROL_2_64r 31323
#define RTAG7_HASH_CONTROL_L2GRE_MASK_Ar 31324
#define RTAG7_HASH_CONTROL_L2GRE_MASK_Br 31325
#define RTAG7_HASH_DLB_HGTr 31326
#define RTAG7_HASH_ECMPr 31327
#define RTAG7_HASH_ENTROPY_LABELr 31328
#define RTAG7_HASH_FIELD_BMAP_1r 31329
#define RTAG7_HASH_FIELD_BMAP_2r 31330
#define RTAG7_HASH_FIELD_BMAP_3r 31331
#define RTAG7_HASH_FIELD_BMAP_4r 31332
#define RTAG7_HASH_FIELD_BMAP_5r 31333
#define RTAG7_HASH_HG_TRUNKr 31334
#define RTAG7_HASH_HG_TRUNK_FAILOVERr 31335
#define RTAG7_HASH_LBIDr 31336
#define RTAG7_HASH_MPLS_ECMPr 31337
#define RTAG7_HASH_PLFSr 31338
#define RTAG7_HASH_SEED_Ar 31339
#define RTAG7_HASH_SEED_Br 31340
#define RTAG7_HASH_SELr 31341
#define RTAG7_HASH_TRILL_ECMPr 31342
#define RTAG7_HASH_TRUNKr 31343
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r 31344
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r 31345
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r 31346
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r 31347
#define RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr 31348
#define RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr 31349
#define RTAG7_MIM_OUTER_HASH_FIELD_BMAPr 31350
#define RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr 31351
#define RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr 31352
#define RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr 31353
#define RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr 31354
#define RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr 31355
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr 31356
#define RTAG7_PORT_BASED_HASH_CONTROLr 31357
#define RTAG7_PORT_BASED_HASH_PARITY_CONTROLr 31358
#define RTAG7_PORT_BASED_HASH_PARITY_STATUS_INTRr 31359
#define RTAG7_PORT_BASED_HASH_PARITY_STATUS_NACKr 31360
#define RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr 31361
#define RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr 31362
#define RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr 31363
#define RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr 31364
#define RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr 31365
#define RTPTSI1_TCID_0r 31366
#define RTPTSI1_TCID_1r 31367
#define RTPTSI1_TCID_2r 31368
#define RTPTSI1_TCID_3r 31369
#define RTPTSI1_TCID_4r 31370
#define RTPTSI1_TCID_5r 31371
#define RTPTSI1_TCID_6r 31372
#define RTPTSI1_TCID_7r 31373
#define RTPTSI1_TCID_8r 31374
#define RTPTSI1_TCID_9r 31375
#define RTPTSI1_TCID_10r 31376
#define RTPTSI1_TCID_11r 31377
#define RTPTSI1_TCID_12r 31378
#define RTPTSI1_TCID_13r 31379
#define RTPTSI1_TCID_14r 31380
#define RTPTSI1_TCID_15r 31381
#define RTPTSI2_TCID_0r 31382
#define RTPTSI2_TCID_1r 31383
#define RTPTSI2_TCID_2r 31384
#define RTPTSI2_TCID_3r 31385
#define RTPTSI2_TCID_4r 31386
#define RTPTSI2_TCID_5r 31387
#define RTPTSI2_TCID_6r 31388
#define RTPTSI2_TCID_7r 31389
#define RTPTSI2_TCID_8r 31390
#define RTPTSI2_TCID_9r 31391
#define RTPTSI2_TCID_10r 31392
#define RTPTSI2_TCID_11r 31393
#define RTPTSI2_TCID_12r 31394
#define RTPTSI2_TCID_13r 31395
#define RTPTSI2_TCID_14r 31396
#define RTPTSI2_TCID_15r 31397
#define RTPTSZ1r 31398
#define RTPTSZ2r 31399
#define RTP_ACL_RECEIVEDr 31400
#define RTP_ACL_VECTORr 31401
#define RTP_ALLOWED_LINKSr 31402
#define RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGESr 31403
#define RTP_ALLOWED_LINKS_REGISTER_PRIMr 31404
#define RTP_ALLOWED_LINKS_REGISTER_SCNDr 31405
#define RTP_ALL_MUL_DROP_THr 31406
#define RTP_ALL_REACHABLE_VECTORr 31407
#define RTP_ALRC_EXCLUDEr 31408
#define RTP_BYPASSr 31409
#define RTP_COEXIST_CONFIGURATION_REGISTERr 31410
#define RTP_CRH_INTERRUPT_MASK_REGISTERr 31411
#define RTP_CRH_INTERRUPT_REGISTERr 31412
#define RTP_DRHP_DROPPED_LOW_MULr 31413
#define RTP_DRHP_INTERRUPT_MASK_REGISTERr 31414
#define RTP_DRHP_INTERRUPT_REGISTERr 31415
#define RTP_DRHP_UNREACHABLEMULTICASTINFOr 31416
#define RTP_DRHS_DROPPED_LOW_MULr 31417
#define RTP_DRHS_INTERRUPT_MASK_REGISTERr 31418
#define RTP_DRHS_INTERRUPT_REGISTERr 31419
#define RTP_DRHS_UNREACHABLEMULTICASTINFOr 31420
#define RTP_DRH_LOAD_BALANCING_CONFIGr 31421
#define RTP_DRH_LOAD_BALANCING_FAULT_CONFIGr 31422
#define RTP_DRH_LOAD_BALANCING_OPTIMIZATIONr 31423
#define RTP_ECC_1B_ERR_CNTr 31424
#define RTP_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr 31425
#define RTP_ECC_1B_ERR_INTERRUPT_REGISTERr 31426
#define RTP_ECC_2B_ERR_CNTr 31427
#define RTP_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr 31428
#define RTP_ECC_2B_ERR_INTERRUPT_REGISTERr 31429
#define RTP_ECC_ERR_1B_INITIATEr 31430
#define RTP_ECC_ERR_1B_MONITOR_MEM_MASKr 31431
#define RTP_ECC_ERR_2B_INITIATEr 31432
#define RTP_ECC_ERR_2B_MONITOR_MEM_MASKr 31433
#define RTP_ENABLEr 31434
#define RTP_ERROR_INITIATION_DATAr 31435
#define RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0r 31436
#define RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1r 31437
#define RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2r 31438
#define RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3r 31439
#define RTP_EXTERNAL_PADS_VALUEr 31440
#define RTP_GENERAL_INTERRUPT_MASK_REGISTERr 31441
#define RTP_GENERAL_INTERRUPT_REGISTERr 31442
#define RTP_GTIMER_CONFIGURATIONr 31443
#define RTP_GTIMER_TRIGGERr 31444
#define RTP_INDIRECTCOMMANDr 31445
#define RTP_INDIRECTCOMMANDADDRESSr 31446
#define RTP_INDIRECTCOMMANDRDDATA_0r 31447
#define RTP_INDIRECTCOMMANDRDDATA_1r 31448
#define RTP_INDIRECTCOMMANDWRDATA_0r 31449
#define RTP_INDIRECTCOMMANDWRDATA_1r 31450
#define RTP_INDIRECT_COMMANDr 31451
#define RTP_INDIRECT_COMMAND_ADDRESSr 31452
#define RTP_INDIRECT_COMMAND_DATA_INCREMENTr 31453
#define RTP_INDIRECT_COMMAND_RD_DATAr 31454
#define RTP_INDIRECT_COMMAND_WR_DATAr 31455
#define RTP_INTERRUPTMASKREGISTERr 31456
#define RTP_INTERRUPTREGISTERr 31457
#define RTP_INTERRUPT_MASK_REGISTERr 31458
#define RTP_INTERRUPT_REGISTERr 31459
#define RTP_INTERRUPT_REGISTER_TESTr 31460
#define RTP_LINK_ACTIVE_MASKr 31461
#define RTP_LINK_BUNDLE_BITMAPr 31462
#define RTP_LINK_INTEGRITY_VECTORr 31463
#define RTP_LINK_STATE_VECTORr 31464
#define RTP_LOCALLY_GENERATED_ACLr 31465
#define RTP_LOW_PR_MULTHr 31466
#define RTP_LOW_PR_MUL_CTRLr 31467
#define RTP_MAXIMUM_BASE_INDEXr 31468
#define RTP_MC_DISTRIBUTION_MAPr 31469
#define RTP_MC_TRAVERSE_RATEr 31470
#define RTP_MIRROR_ADDRESSr 31471
#define RTP_MULICAST_ALLOWED_LINKS_REGISTERr 31472
#define RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTERr 31473
#define RTP_MULTICAST_LINK_UPr 31474
#define RTP_MULTICAST_MODE_SELECTIONr 31475
#define RTP_PARITY_ERR_CNTr 31476
#define RTP_PAR_ERR_INITIATEr 31477
#define RTP_PAR_ERR_INTERRUPT_MASK_REGISTERr 31478
#define RTP_PAR_ERR_INTERRUPT_REGISTERr 31479
#define RTP_PAR_ERR_MEM_MASKr 31480
#define RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr 31481
#define RTP_REACHABILITY_CLEAR_LINKS_REGISTERr 31482
#define RTP_REACHABILITY_MESSAGE_GENERATOR_CONFIGURATIONr 31483
#define RTP_REACHABILITY_MESSAGE_PROCESSOR_CONFIGURATIONr 31484
#define RTP_REG_0049r 31485
#define RTP_REG_0050r 31486
#define RTP_REG_0051r 31487
#define RTP_REG_0052r 31488
#define RTP_REG_0054r 31489
#define RTP_REG_0058r 31490
#define RTP_REG_0063r 31491
#define RTP_REG_0067r 31492
#define RTP_REG_0069r 31493
#define RTP_REG_0074r 31494
#define RTP_REG_0086r 31495
#define RTP_REG_0090r 31496
#define RTP_REG_0091r 31497
#define RTP_REG_0092r 31498
#define RTP_REG_0093r 31499
#define RTP_REG_0097r 31500
#define RTP_REG_0162r 31501
#define RTP_REG_005Ar 31502
#define RTP_REG_00AFr 31503
#define RTP_REG_00C0r 31504
#define RTP_REG_00CFr 31505
#define RTP_REG_01FAr 31506
#define RTP_RTP_BY_PASSr 31507
#define RTP_RTP_ENABLEr 31508
#define RTP_SBUS_BROADCAST_IDr 31509
#define RTP_SBUS_LAST_IN_CHAINr 31510
#define RTP_SPARE_REGISTER_3r 31511
#define RTP_UNICAST_ROUTE_UPDATE_DIRTYr 31512
#define RTP_UNICAST_TABLE_LAST_UPDATEr 31513
#define RTRFUr 31514
#define RTSECPr 31515
#define RTSFPHCr 31516
#define RTSGCFGr 31517
#define RUCr 31518
#define RUCAr 31519
#define RUC_BYTEr 31520
#define RUNDr 31521
#define RU_CONFIG1r 31522
#define RU_CONFIG2r 31523
#define RVLNr 31524
#define RVTAG3r 31525
#define RX0ILKNCONTROLr 31526
#define RX0ILKNSTATUSr 31527
#define RX1ILKNCONTROLr 31528
#define RX1ILKNSTATUSr 31529
#define RXCESCW_CHID_0r 31530
#define RXCESCW_CHID_1r 31531
#define RXCESCW_CHID_2r 31532
#define RXCESCW_CHID_3r 31533
#define RXCESCW_CHID_4r 31534
#define RXCESCW_CHID_5r 31535
#define RXCESCW_CHID_6r 31536
#define RXCESCW_CHID_7r 31537
#define RXCESCW_CHID_8r 31538
#define RXCESCW_CHID_9r 31539
#define RXCESCW_CHID_10r 31540
#define RXCESCW_CHID_11r 31541
#define RXCESCW_CHID_12r 31542
#define RXCESCW_CHID_13r 31543
#define RXCESCW_CHID_14r 31544
#define RXCESCW_CHID_15r 31545
#define RXCESCW_CHID_16r 31546
#define RXCESCW_CHID_17r 31547
#define RXCESCW_CHID_18r 31548
#define RXCESCW_CHID_19r 31549
#define RXCESCW_CHID_20r 31550
#define RXCESCW_CHID_21r 31551
#define RXCESCW_CHID_22r 31552
#define RXCESCW_CHID_23r 31553
#define RXCESCW_CHID_24r 31554
#define RXCESCW_CHID_25r 31555
#define RXCESCW_CHID_26r 31556
#define RXCESCW_CHID_27r 31557
#define RXCESCW_CHID_28r 31558
#define RXCESCW_CHID_29r 31559
#define RXCESCW_CHID_30r 31560
#define RXCESCW_CHID_31r 31561
#define RXCESCW_CHID_32r 31562
#define RXCESCW_CHID_33r 31563
#define RXCESCW_CHID_34r 31564
#define RXCESCW_CHID_35r 31565
#define RXCESCW_CHID_36r 31566
#define RXCESCW_CHID_37r 31567
#define RXCESCW_CHID_38r 31568
#define RXCESCW_CHID_39r 31569
#define RXCESCW_CHID_40r 31570
#define RXCESCW_CHID_41r 31571
#define RXCESCW_CHID_42r 31572
#define RXCESCW_CHID_43r 31573
#define RXCESCW_CHID_44r 31574
#define RXCESCW_CHID_45r 31575
#define RXCESCW_CHID_46r 31576
#define RXCESCW_CHID_47r 31577
#define RXCESCW_CHID_48r 31578
#define RXCESCW_CHID_49r 31579
#define RXCESCW_CHID_50r 31580
#define RXCESCW_CHID_51r 31581
#define RXCESCW_CHID_52r 31582
#define RXCESCW_CHID_53r 31583
#define RXCESCW_CHID_54r 31584
#define RXCESCW_CHID_55r 31585
#define RXCESCW_CHID_56r 31586
#define RXCESCW_CHID_57r 31587
#define RXCESCW_CHID_58r 31588
#define RXCESCW_CHID_59r 31589
#define RXCESCW_CHID_60r 31590
#define RXCESCW_CHID_61r 31591
#define RXCESCW_CHID_62r 31592
#define RXCESCW_CHID_63r 31593
#define RXCFr 31594
#define RXCHCFG_CHID_0r 31595
#define RXCHCFG_CHID_1r 31596
#define RXCHCFG_CHID_2r 31597
#define RXCHCFG_CHID_3r 31598
#define RXCHCFG_CHID_4r 31599
#define RXCHCFG_CHID_5r 31600
#define RXCHCFG_CHID_6r 31601
#define RXCHCFG_CHID_7r 31602
#define RXCHCFG_CHID_8r 31603
#define RXCHCFG_CHID_9r 31604
#define RXCHCFG_CHID_10r 31605
#define RXCHCFG_CHID_11r 31606
#define RXCHCFG_CHID_12r 31607
#define RXCHCFG_CHID_13r 31608
#define RXCHCFG_CHID_14r 31609
#define RXCHCFG_CHID_15r 31610
#define RXCHCFG_CHID_16r 31611
#define RXCHCFG_CHID_17r 31612
#define RXCHCFG_CHID_18r 31613
#define RXCHCFG_CHID_19r 31614
#define RXCHCFG_CHID_20r 31615
#define RXCHCFG_CHID_21r 31616
#define RXCHCFG_CHID_22r 31617
#define RXCHCFG_CHID_23r 31618
#define RXCHCFG_CHID_24r 31619
#define RXCHCFG_CHID_25r 31620
#define RXCHCFG_CHID_26r 31621
#define RXCHCFG_CHID_27r 31622
#define RXCHCFG_CHID_28r 31623
#define RXCHCFG_CHID_29r 31624
#define RXCHCFG_CHID_30r 31625
#define RXCHCFG_CHID_31r 31626
#define RXCHCFG_CHID_32r 31627
#define RXCHCFG_CHID_33r 31628
#define RXCHCFG_CHID_34r 31629
#define RXCHCFG_CHID_35r 31630
#define RXCHCFG_CHID_36r 31631
#define RXCHCFG_CHID_37r 31632
#define RXCHCFG_CHID_38r 31633
#define RXCHCFG_CHID_39r 31634
#define RXCHCFG_CHID_40r 31635
#define RXCHCFG_CHID_41r 31636
#define RXCHCFG_CHID_42r 31637
#define RXCHCFG_CHID_43r 31638
#define RXCHCFG_CHID_44r 31639
#define RXCHCFG_CHID_45r 31640
#define RXCHCFG_CHID_46r 31641
#define RXCHCFG_CHID_47r 31642
#define RXCHCFG_CHID_48r 31643
#define RXCHCFG_CHID_49r 31644
#define RXCHCFG_CHID_50r 31645
#define RXCHCFG_CHID_51r 31646
#define RXCHCFG_CHID_52r 31647
#define RXCHCFG_CHID_53r 31648
#define RXCHCFG_CHID_54r 31649
#define RXCHCFG_CHID_55r 31650
#define RXCHCFG_CHID_56r 31651
#define RXCHCFG_CHID_57r 31652
#define RXCHCFG_CHID_58r 31653
#define RXCHCFG_CHID_59r 31654
#define RXCHCFG_CHID_60r 31655
#define RXCHCFG_CHID_61r 31656
#define RXCHCFG_CHID_62r 31657
#define RXCHCFG_CHID_63r 31658
#define RXE2EIBPBKPSTATUSr 31659
#define RXERRDSCRDSPKTS_ECC_STATUSr 31660
#define RXFIFO_STATr 31661
#define RXFILLTHr 31662
#define RXILKN0BURSTERRCNTr 31663
#define RXILKN0CRC24ERRCNTr 31664
#define RXILKN0MISALIGNEDCNTr 31665
#define RXILKN0MISSEOPERRCNTr 31666
#define RXILKN0MISSSOPERRCNTr 31667
#define RXILKN1BURSTERRCNTr 31668
#define RXILKN1CRC24ERRCNTr 31669
#define RXILKN1MISALIGNEDCNTr 31670
#define RXILKN1MISSEOPERRCNTr 31671
#define RXILKN1MISSSOPERRCNTr 31672
#define RXILKNCRC32ERRCNTr 31673
#define RXILKNSTATUSPARITYERRORr 31674
#define RXLP_COUNTER_MEM_PARITY_STATUSr 31675
#define RXLP_COUNTER_MEM_PARITY_STATUS_NACKr 31676
#define RXLP_CTRLBUF_ECC_STATUSr 31677
#define RXLP_DATABUF_ECC_STATUSr 31678
#define RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr 31679
#define RXLP_DEBUG_COUNTER1_TRIGGER_SELECTr 31680
#define RXLP_DEBUG_COUNTER2_TRIGGER_SELECTr 31681
#define RXLP_DEBUG_COUNTER3_TRIGGER_SELECTr 31682
#define RXLP_DEBUG_COUNTER4_TRIGGER_SELECTr 31683
#define RXLP_DEBUG_COUNTER5_TRIGGER_SELECTr 31684
#define RXLP_DEBUG_COUNTER6_TRIGGER_SELECTr 31685
#define RXLP_DEBUG_COUNTER7_TRIGGER_SELECTr 31686
#define RXLP_DFC_CPU_UPDATE_REFRESHr 31687
#define RXLP_DFC_FRAMESr 31688
#define RXLP_DFC_FRAME_UNEXPECTED_MACDAr 31689
#define RXLP_DFC_FRAME_UNEXPECTED_MACSAr 31690
#define RXLP_DFC_HEADER_OPCODE_ERRORr 31691
#define RXLP_DFC_HEADER_TIME_ERRORr 31692
#define RXLP_DFC_LENGTH_CHECK_CONTROLr 31693
#define RXLP_DFC_LENGTH_ERRORr 31694
#define RXLP_DFC_MSG_START_BYTE_OFFSETr 31695
#define RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_HIr 31696
#define RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_LOr 31697
#define RXLP_DFC_STATUS_HIr 31698
#define RXLP_DFC_STATUS_LOr 31699
#define RXLP_ECC_INTERRUPT_ENABLEr 31700
#define RXLP_ECC_INTERRUPT_STATUSr 31701
#define RXLP_ECC_PARITY_CONTROLr 31702
#define RXLP_HW_RESET_CONTROLr 31703
#define RXLP_IARBBUF_ECC_STATUSr 31704
#define RXLP_INTERRUPT_DATA_LOG_ENABLEr 31705
#define RXLP_INTERRUPT_DATA_LOG_VALIDr 31706
#define RXLP_INTERRUPT_DATA_SOURCEr 31707
#define RXLP_INTERRUPT_ENABLEr 31708
#define RXLP_INTERRUPT_STATUSr 31709
#define RXLP_INT_STREAM_ID_BASEr 31710
#define RXLP_LENGTH_FIELD_SELECTORr 31711
#define RXLP_PORT_ACTIVE_STREAM_BITMAP_HIr 31712
#define RXLP_PORT_ACTIVE_STREAM_BITMAP_LOr 31713
#define RXLP_PORT_DFC_DESTINATION_MAC_ADDRr 31714
#define RXLP_PORT_DFC_MAC_TYPEr 31715
#define RXLP_PORT_DFC_OPCODEr 31716
#define RXLP_PORT_DFC_TIMEr 31717
#define RXLP_PORT_ENABLEr 31718
#define RXLP_PORT_FAR_END_MAC_ADDRr 31719
#define RXLP_PORT_LP_MODE_CONTROLr 31720
#define RXLP_PORT_NEAR_END_MAC_ADDRr 31721
#define RXLP_PORT_PURGE_CONTROLr 31722
#define RXLP_PORT_STREAM_ID_BASEr 31723
#define RXLP_PORT_VLAN_TPIDr 31724
#define RXLP_PURGE_MASTER_OVERRIDEr 31725
#define RXLP_RESIDUAL_CRC_ECC_STATUSr 31726
#define RXLP_SW_FLUSH_CONTROLr 31727
#define RXLP_TCI_FIELD_SELECTORr 31728
#define RXLP_TRIGGER_MEM_PARITY_STATUSr 31729
#define RXLP_TRIGGER_MEM_PARITY_STATUS_NACKr 31730
#define RXLP_UNEXPECTED_ETHERTYPEr 31731
#define RXLP_UNKNOWN_STREAM_IDr 31732
#define RXMLFCONFIG0r 31733
#define RXMLFCONFIG1r 31734
#define RXMLFCONFIG2r 31735
#define RXMLFCONFIG3r 31736
#define RXMLFCONFIG4r 31737
#define RXMLFCONFIG5r 31738
#define RXMLFCONFIG6r 31739
#define RXMLFCONFIG7r 31740
#define RXMLFCONFIG8r 31741
#define RXMLFCONFIG9r 31742
#define RXMLFCONFIG10r 31743
#define RXMLFCONFIG11r 31744
#define RXMLFCONFIG12r 31745
#define RXMLFCONFIG13r 31746
#define RXMLFCONFIG14r 31747
#define RXMLFCONFIG15r 31748
#define RXMLFMAXOCCUPANCY0r 31749
#define RXMLFMAXOCCUPANCY1r 31750
#define RXMLFMAXOCCUPANCY2r 31751
#define RXMLFMAXOCCUPANCY3r 31752
#define RXMLFMAXOCCUPANCY4r 31753
#define RXMLFMAXOCCUPANCY5r 31754
#define RXMLFMAXOCCUPANCY6r 31755
#define RXMLFMAXOCCUPANCY7r 31756
#define RXMLFMAXOCCUPANCY8r 31757
#define RXMLFMAXOCCUPANCY9r 31758
#define RXMLFMAXOCCUPANCY10r 31759
#define RXMLFMAXOCCUPANCY11r 31760
#define RXMLFMAXOCCUPANCY12r 31761
#define RXMLFMAXOCCUPANCY13r 31762
#define RXMLFMAXOCCUPANCY14r 31763
#define RXMLFMAXOCCUPANCY15r 31764
#define RXMLFRESETPORTS0TO31r 31765
#define RXMLFRESETPORTS32TO63r 31766
#define RXMLFSTATUS0r 31767
#define RXMLFSTATUS1r 31768
#define RXMLFSTATUS2r 31769
#define RXMLFSTATUS3r 31770
#define RXMLFSTATUS4r 31771
#define RXMLFSTATUS5r 31772
#define RXMLFSTATUS6r 31773
#define RXMLFSTATUS7r 31774
#define RXMLFSTATUS8r 31775
#define RXMLFSTATUS9r 31776
#define RXMLFSTATUS10r 31777
#define RXMLFSTATUS11r 31778
#define RXMLFSTATUS12r 31779
#define RXMLFSTATUS13r 31780
#define RXMLFSTATUS14r 31781
#define RXMLFSTATUS15r 31782
#define RXMLFTHRESHOLDSCONFIG0r 31783
#define RXMLFTHRESHOLDSCONFIG1r 31784
#define RXMLFTHRESHOLDSCONFIG2r 31785
#define RXMLFTHRESHOLDSCONFIG3r 31786
#define RXMLFTHRESHOLDSCONFIG4r 31787
#define RXMLFTHRESHOLDSCONFIG5r 31788
#define RXMLFTHRESHOLDSCONFIG6r 31789
#define RXMLFTHRESHOLDSCONFIG7r 31790
#define RXMLFTHRESHOLDSCONFIG8r 31791
#define RXMLFTHRESHOLDSCONFIG9r 31792
#define RXMLFTHRESHOLDSCONFIG10r 31793
#define RXMLFTHRESHOLDSCONFIG11r 31794
#define RXMLFTHRESHOLDSCONFIG12r 31795
#define RXMLFTHRESHOLDSCONFIG13r 31796
#define RXMLFTHRESHOLDSCONFIG14r 31797
#define RXMLFTHRESHOLDSCONFIG15r 31798
#define RXNUMTHROWNEOPSCOUNTERr 31799
#define RXPACKETTYPE_ECC_STATUSr 31800
#define RXPFr 31801
#define RXPORTOVFPORT32_63r 31802
#define RXPORTOVFPORT_0_TO31r 31803
#define RXPPr 31804
#define RXROUNDROBINREQr 31805
#define RXSASTATSINVALIDPKTS_ECC_STATUSr 31806
#define RXSASTATSNOTUSINGSAPKTS_ECC_STATUSr 31807
#define RXSASTATSNOTVALIDPKTS_ECC_STATUSr 31808
#define RXSASTATSOKPKTS_ECC_STATUSr 31809
#define RXSASTATSUNUSEDSAPKTS_ECC_STATUSr 31810
#define RXSCIUNKNOWNNONEPKTS_ECC_STATUSr 31811
#define RXSCSTATSDELAYEDPKTS_ECC_STATUSr 31812
#define RXSCSTATSINVALIDPKTS_ECC_STATUSr 31813
#define RXSCSTATSLATEPKTS_ECC_STATUSr 31814
#define RXSCSTATSNOTUSINGSAPKTS_ECC_STATUSr 31815
#define RXSCSTATSNOTVALIDPKTS_ECC_STATUSr 31816
#define RXSCSTATSOCTETSDECRYPTED_ECC_STATUSr 31817
#define RXSCSTATSOCTETSVALIDATED_ECC_STATUSr 31818
#define RXSCSTATSOKPKTS_ECC_STATUSr 31819
#define RXSCSTATSUNCHECKEDPKTS_ECC_STATUSr 31820
#define RXSCSTATSUNUSEDSAPKTS_ECC_STATUSr 31821
#define RXTAGUNTAGNONEBAD_ECC_STATUSr 31822
#define RXUDAr 31823
#define RXUOr 31824
#define RXWSAr 31825
#define RX_EEE_LPI_DURATION_COUNTERr 31826
#define RX_EEE_LPI_EVENT_COUNTERr 31827
#define RX_FIFO_DISCARD_SHORT_ERR_PACKET_PORT_0_TO_31r 31828
#define RX_FIFO_DISCARD_SHORT_ERR_PACKET_PORT_32_TO_63r 31829
#define RX_HCFC_COUNTERr 31830
#define RX_HCFC_CRC_COUNTERr 31831
#define RX_LLFC_CRC_COUNTERr 31832
#define RX_LLFC_LOG_COUNTERr 31833
#define RX_LLFC_PHY_COUNTERr 31834
#define RX_PAUSE_QUANTA_SCALEr 31835
#define RX_PROT_GROUP_TABLE_1_DMA_PARITY_CONTROLr 31836
#define RX_PROT_GROUP_TABLE_1_DMA_PARITY_STATUS_INTRr 31837
#define RX_PROT_GROUP_TABLE_1_DMA_PARITY_STATUS_NACKr 31838
#define RX_PROT_GROUP_TABLE_DBGCTRLr 31839
#define RX_PROT_GROUP_TABLE_DMA_PARITY_CONTROLr 31840
#define RX_PROT_GROUP_TABLE_DMA_PARITY_STATUS_INTRr 31841
#define RX_PROT_GROUP_TABLE_DMA_PARITY_STATUS_NACKr 31842
#define RX_REQUEST_HIGH_ENABLEr 31843
#define RX_REQUEST_LOW_ENABLEr 31844
#define R_64r 31845
#define R_127r 31846
#define R_255r 31847
#define R_511r 31848
#define R_1023r 31849
#define R_1518r 31850
#define R_2047r 31851
#define R_4095r 31852
#define R_9216r 31853
#define R_16383r 31854
#define S1V_CONFIGr 31855
#define S1V_COSMASKr 31856
#define S1V_COSWEIGHTSr 31857
#define S1V_MINSPCONFIGr 31858
#define S1V_WDRRCOUNTr 31859
#define S2_CONFIGr 31860
#define S2_COSMASKr 31861
#define S2_COSWEIGHTSr 31862
#define S2_MAXBUCKETr 31863
#define S2_MAXBUCKETCONFIG_64r 31864
#define S2_MINBUCKETr 31865
#define S2_MINBUCKETCONFIG_64r 31866
#define S2_MINSPCONFIGr 31867
#define S2_S3_ROUTINGr 31868
#define S2_WERRCOUNTr 31869
#define S3_CONFIGr 31870
#define S3_CONFIG_MCr 31871
#define S3_COSMASKr 31872
#define S3_COSMASK_MCr 31873
#define S3_COSWEIGHTSr 31874
#define S3_MAXBUCKETr 31875
#define S3_MAXBUCKETCONFIG_64r 31876
#define S3_MINBUCKETr 31877
#define S3_MINBUCKETCONFIG_64r 31878
#define S3_MINSPCONFIGr 31879
#define S3_MINSPCONFIG_MCr 31880
#define S3_WERRCOUNTr 31881
#define SA1_ECC_STATUSr 31882
#define SA2_ECC_STATUSr 31883
#define SAFC_PRI2COS_MAPPING_1r 31884
#define SAFC_PRI2COS_MAPPING_2r 31885
#define SAFC_RX_CONFIG_XPORT0r 31886
#define SAFC_RX_CONFIG_XPORT1r 31887
#define SAFC_RX_CONFIG_XPORT2r 31888
#define SAFC_RX_CONFIG_XPORT3r 31889
#define SAMSBr 31890
#define SA_LOOKUP_TYPEr 31891
#define SBS_CONTROLr 31892
#define SB_DEBUG_QS_CIr 31893
#define SB_DEBUG_RB_CIr 31894
#define SB_DEBUG_TX_CIr 31895
#define SCHEDULEDREJECTBUFFERTHRESHOLDr 31896
#define SCHEDULEDREJECTDESCRIPTORTHRESHOLDr 31897
#define SCHEDULER_CONFIGURATION_REGISTERr 31898
#define SCHEDULER_COUNTERr 31899
#define SCHHTH_0r 31900
#define SCHHTH_1r 31901
#define SCHHTH_2r 31902
#define SCHLTH_0r 31903
#define SCHLTH_1r 31904
#define SCHLTH_2r 31905
#define SCH_ASSIGNED_CREDIT_CONFIGURATIONr 31906
#define SCH_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERSr 31907
#define SCH_ATTEMPT_TO_ACTIVATE_FLOW___SCHEDULER_WITH_BAD_PARAMETERSr 31908
#define SCH_CIR_SHAPERS_CONFIGURATIONr 31909
#define SCH_CREDIT_COUNTERr 31910
#define SCH_CREDIT_COUNTER_CONFIGURATION_REG_1r 31911
#define SCH_CREDIT_COUNTER_CONFIGURATION_REG_2r 31912
#define SCH_CREDIT_SCHEDULER_COUNTER_IN_THE_CML_CONFIGURATIONr 31913
#define SCH_DEVICE_SCHEDULERr 31914
#define SCH_DVS_CONFIG_0r 31915
#define SCH_DVS_CONFIG_1r 31916
#define SCH_DVS_CREDIT_COUNTERr 31917
#define SCH_DVS_CREDIT_COUNTER_CONFIGURATION_REGISTERr 31918
#define SCH_DVS_FC_COUNTERS_CONFIGURATION_REGISTERr 31919
#define SCH_DVS_FLOW_CONTROL_COUNTERr 31920
#define SCH_DVS_LINK_STATUSr 31921
#define SCH_DVS_RCI_COUNTERr 31922
#define SCH_DVS_RCI_COUNTERS_CONFIGURATION_REGISTERr 31923
#define SCH_DVS_WEIGHT_CONFIGr 31924
#define SCH_ECC_1B_ERR_ADDRr 31925
#define SCH_ECC_1B_ERR_CNTr 31926
#define SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr 31927
#define SCH_ECC_1B_ERR_INTERRUPT_REGISTERr 31928
#define SCH_ECC_2B_ERR_ADDRr 31929
#define SCH_ECC_2B_ERR_CNTr 31930
#define SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr 31931
#define SCH_ECC_2B_ERR_INTERRUPT_REGISTERr 31932
#define SCH_ECC_ERR_1B_INITIATEr 31933
#define SCH_ECC_ERR_2B_INITIATEr 31934
#define SCH_ERROR_INITIATION_DATAr 31935
#define SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTERr 31936
#define SCH_FORCE_PORT_FC_REGISTERr 31937
#define SCH_FSF_COMPOSITE_CONFIGURATIONr 31938
#define SCH_GLOBAL_TIMER_ACTIVATION_REGISTERr 31939
#define SCH_GLOBAL_TIMER_CONFIGURATION_REGISTERr 31940
#define SCH_INCORRECT_STATUS_MESSAGE___REGISTER_1r 31941
#define SCH_INCORRECT_STATUS_MESSAGE___REGISTER_2r 31942
#define SCH_INDIRECTCOMMANDr 31943
#define SCH_INDIRECTCOMMANDADDRESSr 31944
#define SCH_INDIRECTCOMMANDRDDATAr 31945
#define SCH_INDIRECTCOMMANDWRDATAr 31946
#define SCH_INDIRECT_COMMANDr 31947
#define SCH_INDIRECT_COMMAND_ADDRESSr 31948
#define SCH_INDIRECT_COMMAND_RD_DATAr 31949
#define SCH_INDIRECT_COMMAND_WR_DATAr 31950
#define SCH_INGRESS_SHAPING_PORT_CONFIGURATIONr 31951
#define SCH_INTERRUPT_MASK_REGISTERr 31952
#define SCH_INTERRUPT_REGISTERr 31953
#define SCH_INTERRUPT_REGISTER_TESTr 31954
#define SCH_LAST_FLOW_RESTART_EVENTr 31955
#define SCH_MAX_PORT_QUEUE_SIZE_COUNTERr 31956
#define SCH_PARITY_ERR_ADDRr 31957
#define SCH_PARITY_ERR_CNTr 31958
#define SCH_PAR_ERR_INITIATEr 31959
#define SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr 31960
#define SCH_PAR_ERR_INTERRUPT_REGISTERr 31961
#define SCH_PIR_SHAPERS_CONFIGURATIONr 31962
#define SCH_PS_1P_PRIORITY_MODE_REGISTERr 31963
#define SCH_PS_2P_PRIORITY_MODE_REGISTERr 31964
#define SCH_RCI_DECREMENT_VALUESr 31965
#define SCH_RCI_PARAMSr 31966
#define SCH_REBOUNDED_CREDIT_CONFIGURATIONr 31967
#define SCH_REG_090r 31968
#define SCH_REG_091r 31969
#define SCH_REG_092r 31970
#define SCH_REG_093r 31971
#define SCH_REG_103r 31972
#define SCH_REG_213r 31973
#define SCH_REG_215r 31974
#define SCH_REG_00B4r 31975
#define SCH_REG_00B5r 31976
#define SCH_REG_00B6r 31977
#define SCH_REG_00B7r 31978
#define SCH_REG_00BCr 31979
#define SCH_REG_00BDr 31980
#define SCH_REG_00BEr 31981
#define SCH_REG_00BFr 31982
#define SCH_REG_0AFr 31983
#define SCH_REG_0E7r 31984
#define SCH_REG_0EBr 31985
#define SCH_REG_0EDr 31986
#define SCH_REG_0EEr 31987
#define SCH_REG_0F4r 31988
#define SCH_REG_0F5r 31989
#define SCH_REG_0F6r 31990
#define SCH_REG_0F7r 31991
#define SCH_REG_0F8r 31992
#define SCH_REG_0F9r 31993
#define SCH_REG_0FAr 31994
#define SCH_REG_0FDr 31995
#define SCH_REG_0FEr 31996
#define SCH_REG_0FFr 31997
#define SCH_REG_10Ar 31998
#define SCH_REG_10Br 31999
#define SCH_REG_11Cr 32000
#define SCH_REG_11Dr 32001
#define SCH_REG_12Dr 32002
#define SCH_REG_1A8r 32003
#define SCH_REG_1A9r 32004
#define SCH_REG_1ACr 32005
#define SCH_REG_1BCr 32006
#define SCH_REG_2AFr 32007
#define SCH_RETURNED_CREDITS_CFG_REGISTERr 32008
#define SCH_SBUS_LAST_IN_CHAINr 32009
#define SCH_SCHEDULER_CONFIGURATION_REGISTERr 32010
#define SCH_SCHEDULER_COUNTERr 32011
#define SCH_SCHEDULER_NOT_VALIDr 32012
#define SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_0r 32013
#define SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_1r 32014
#define SCH_SCL___SMP_MESSAGESr 32015
#define SCH_SELECT_FLOW_TO_QUEUE_MAPPINGr 32016
#define SCH_SHAPER_CONFIGURATION_REGISTER_1r 32017
#define SCH_SMP_BACK_UP_MESSAGESr 32018
#define SCH_SMP_MESSAGE_COUNTERr 32019
#define SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATIONr 32020
#define SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERSr 32021
#define SCH_SYSTEM_RED_CONFIGURATIONr 32022
#define SCIFCONTROLr 32023
#define SCIFSTATUSr 32024
#define SCL___SMP_MESSAGESr 32025
#define SCQM_QGRPr 32026
#define SCRATCHPAD0r 32027
#define SCRATCHPAD1r 32028
#define SC_BYTE_METER_CONFIGr 32029
#define SC_CMD_INJECT_CTRL0r 32030
#define SC_CMD_INJECT_CTRL1r 32031
#define SC_CMD_INJECT_CTRL2r 32032
#define SC_CMD_INJECT_DATA0r 32033
#define SC_CMD_INJECT_DATA1r 32034
#define SC_CMD_INJECT_DATA2r 32035
#define SC_CMD_INJECT_DATA3r 32036
#define SC_CMD_INJECT_DATA4r 32037
#define SC_CMD_INJECT_DATA5r 32038
#define SC_CMD_INJECT_DATA6r 32039
#define SC_CMD_INJECT_DATA7r 32040
#define SC_CMD_INJECT_DATA8r 32041
#define SC_CMD_INJECT_DATA9r 32042
#define SC_CONFIG0r 32043
#define SC_CONFIG1r 32044
#define SC_CONFIG2r 32045
#define SC_CONFIG3r 32046
#define SC_CONFIG_TDMCALSWAPr 32047
#define SC_DEBUG_CMD_CODE0r 32048
#define SC_DEBUG_CMD_CODE1r 32049
#define SC_DEBUG_CMD_CODE2r 32050
#define SC_ECC_DEBUGr 32051
#define SC_ECC_ERROR0r 32052
#define SC_ECC_ERROR0_MASKr 32053
#define SC_ECC_STATUS0r 32054
#define SC_ERROR0r 32055
#define SC_ERROR1r 32056
#define SC_ERROR2r 32057
#define SC_ERROR0_MASKr 32058
#define SC_ERROR1_MASKr 32059
#define SC_ERROR2_MASKr 32060
#define SC_LINK_ENABLE_REMAP0r 32061
#define SC_LINK_ENABLE_REMAP1r 32062
#define SC_LINK_ENABLE_REMAP2r 32063
#define SC_LINK_ENABLE_REMAP3r 32064
#define SC_LINK_STATUS_REMAP0r 32065
#define SC_LINK_STATUS_REMAP1r 32066
#define SC_LINK_STATUS_REMAP2r 32067
#define SC_LINK_STATUS_REMAP3r 32068
#define SC_LINK_STATUS_REMAP4r 32069
#define SC_LINK_STATUS_REMAP5r 32070
#define SC_SFI_PAUSE_STATUS0r 32071
#define SC_SFI_PAUSE_STATUS1r 32072
#define SC_STATUS0r 32073
#define SC_STATUS1r 32074
#define SC_STATUS_TDMCALSWAP0r 32075
#define SC_STATUS_TDMCALSWAP1r 32076
#define SC_SW_RESETr 32077
#define SC_TOP_SFI_ERROR0r 32078
#define SC_TOP_SFI_ERROR0_MASKr 32079
#define SC_TOP_SFI_NUM_REMAP0r 32080
#define SC_TOP_SFI_PORT_CONFIG0r 32081
#define SC_TOP_SFI_RX_SOT_CNTr 32082
#define SC_TOP_SFI_RX_TEST_CNTr 32083
#define SC_TOP_SFI_TX_TEST_CNTr 32084
#define SC_TOP_SI_CONFIG0r 32085
#define SC_TOP_SI_CONFIG1r 32086
#define SC_TOP_SI_CONFIG2r 32087
#define SC_TOP_SI_CONFIG3r 32088
#define SC_TOP_SI_DEBUG0r 32089
#define SC_TOP_SI_DEBUG1r 32090
#define SC_TOP_SI_ECC_DEBUGr 32091
#define SC_TOP_SI_ECC_ERRORr 32092
#define SC_TOP_SI_ECC_ERROR_MASKr 32093
#define SC_TOP_SI_ECC_STATUSr 32094
#define SC_TOP_SI_ERROR0r 32095
#define SC_TOP_SI_ERROR1r 32096
#define SC_TOP_SI_ERROR0_MASKr 32097
#define SC_TOP_SI_ERROR1_MASKr 32098
#define SC_TOP_SI_MEM_DEBUGr 32099
#define SC_TOP_SI_PRBS_STATUSr 32100
#define SC_TOP_SI_SD_CONFIGr 32101
#define SC_TOP_SI_SD_PLL_CONFIGr 32102
#define SC_TOP_SI_SD_RESETr 32103
#define SC_TOP_SI_SD_STATUSr 32104
#define SC_TOP_SI_STATEr 32105
#define SC_TOP_SI_STATUS0r 32106
#define SC_TOP_SI_STICKY_STATEr 32107
#define SC_TRACE_IF_QS_SC_PU_CAPT_0r 32108
#define SC_TRACE_IF_QS_SC_PU_CONTROLr 32109
#define SC_TRACE_IF_QS_SC_PU_COUNTERr 32110
#define SC_TRACE_IF_QS_SC_PU_MASK0_FIELDr 32111
#define SC_TRACE_IF_QS_SC_PU_VALUE0_FIELDr 32112
#define SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0r 32113
#define SC_TRACE_IF_SI_SC_RX_PORT0_CONTROLr 32114
#define SC_TRACE_IF_SI_SC_RX_PORT0_COUNTERr 32115
#define SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELDr 32116
#define SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELDr 32117
#define SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0r 32118
#define SC_TRACE_IF_SI_SC_RX_PORT1_CONTROLr 32119
#define SC_TRACE_IF_SI_SC_RX_PORT1_COUNTERr 32120
#define SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELDr 32121
#define SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELDr 32122
#define SC_TRACE_IF_STATUSr 32123
#define SC_TRACE_IF_STATUS_MASKr 32124
#define SDROM_REMAP_SELECTr 32125
#define SDROM_REMAP_SELECT_ENABLEr 32126
#define SELECTOUTPUTOFSYNCHRONOUSETHERNETPADSr 32127
#define SELECT_FLOW_TO_QUEUE_MAPPINGr 32128
#define SEMOPCODEOFFSET_0r 32129
#define SEMOPCODEOFFSET_1r 32130
#define SEMOPCODEOFFSET_2r 32131
#define SEMOPCODEUSAGEr 32132
#define SEQUENCEEXPECTEDr 32133
#define SEQUENCETXr 32134
#define SERVICETYPEVALUESr 32135
#define SERVICE_COS_MAP_PARITY_CONTROLr 32136
#define SERVICE_COS_MAP_PARITY_STATUS_INTRr 32137
#define SERVICE_COS_MAP_PARITY_STATUS_NACKr 32138
#define SER_CONFIG_REGr 32139
#define SER_ERROR_0r 32140
#define SER_ERROR_1r 32141
#define SER_MISSED_EVENTr 32142
#define SER_RANGE_0_ADDR_MASKr 32143
#define SER_RANGE_0_CONFIGr 32144
#define SER_RANGE_0_ENDr 32145
#define SER_RANGE_0_PROT_WORD_0r 32146
#define SER_RANGE_0_PROT_WORD_1r 32147
#define SER_RANGE_0_PROT_WORD_2r 32148
#define SER_RANGE_0_PROT_WORD_3r 32149
#define SER_RANGE_0_RESULTr 32150
#define SER_RANGE_0_STARTr 32151
#define SER_RANGE_10_ADDR_MASKr 32152
#define SER_RANGE_10_CONFIGr 32153
#define SER_RANGE_10_ENDr 32154
#define SER_RANGE_10_PROT_WORD_0r 32155
#define SER_RANGE_10_PROT_WORD_1r 32156
#define SER_RANGE_10_PROT_WORD_2r 32157
#define SER_RANGE_10_PROT_WORD_3r 32158
#define SER_RANGE_10_RESULTr 32159
#define SER_RANGE_10_STARTr 32160
#define SER_RANGE_11_ADDR_MASKr 32161
#define SER_RANGE_11_CONFIGr 32162
#define SER_RANGE_11_ENDr 32163
#define SER_RANGE_11_PROT_WORD_0r 32164
#define SER_RANGE_11_PROT_WORD_1r 32165
#define SER_RANGE_11_PROT_WORD_2r 32166
#define SER_RANGE_11_PROT_WORD_3r 32167
#define SER_RANGE_11_RESULTr 32168
#define SER_RANGE_11_STARTr 32169
#define SER_RANGE_12_ADDR_MASKr 32170
#define SER_RANGE_12_CONFIGr 32171
#define SER_RANGE_12_ENDr 32172
#define SER_RANGE_12_PROT_WORD_0r 32173
#define SER_RANGE_12_PROT_WORD_1r 32174
#define SER_RANGE_12_PROT_WORD_2r 32175
#define SER_RANGE_12_PROT_WORD_3r 32176
#define SER_RANGE_12_RESULTr 32177
#define SER_RANGE_12_STARTr 32178
#define SER_RANGE_13_ADDR_MASKr 32179
#define SER_RANGE_13_CONFIGr 32180
#define SER_RANGE_13_ENDr 32181
#define SER_RANGE_13_PROT_WORD_0r 32182
#define SER_RANGE_13_PROT_WORD_1r 32183
#define SER_RANGE_13_PROT_WORD_2r 32184
#define SER_RANGE_13_PROT_WORD_3r 32185
#define SER_RANGE_13_RESULTr 32186
#define SER_RANGE_13_STARTr 32187
#define SER_RANGE_14_ADDR_MASKr 32188
#define SER_RANGE_14_CONFIGr 32189
#define SER_RANGE_14_ENDr 32190
#define SER_RANGE_14_PROT_WORD_0r 32191
#define SER_RANGE_14_PROT_WORD_1r 32192
#define SER_RANGE_14_PROT_WORD_2r 32193
#define SER_RANGE_14_PROT_WORD_3r 32194
#define SER_RANGE_14_RESULTr 32195
#define SER_RANGE_14_STARTr 32196
#define SER_RANGE_15_ADDR_MASKr 32197
#define SER_RANGE_15_CONFIGr 32198
#define SER_RANGE_15_ENDr 32199
#define SER_RANGE_15_PROT_WORD_0r 32200
#define SER_RANGE_15_PROT_WORD_1r 32201
#define SER_RANGE_15_PROT_WORD_2r 32202
#define SER_RANGE_15_PROT_WORD_3r 32203
#define SER_RANGE_15_RESULTr 32204
#define SER_RANGE_15_STARTr 32205
#define SER_RANGE_16_ADDR_MASKr 32206
#define SER_RANGE_16_CONFIGr 32207
#define SER_RANGE_16_ENDr 32208
#define SER_RANGE_16_PROT_WORD_0r 32209
#define SER_RANGE_16_PROT_WORD_1r 32210
#define SER_RANGE_16_PROT_WORD_2r 32211
#define SER_RANGE_16_PROT_WORD_3r 32212
#define SER_RANGE_16_RESULTr 32213
#define SER_RANGE_16_STARTr 32214
#define SER_RANGE_17_ADDR_MASKr 32215
#define SER_RANGE_17_CONFIGr 32216
#define SER_RANGE_17_ENDr 32217
#define SER_RANGE_17_PROT_WORD_0r 32218
#define SER_RANGE_17_PROT_WORD_1r 32219
#define SER_RANGE_17_PROT_WORD_2r 32220
#define SER_RANGE_17_PROT_WORD_3r 32221
#define SER_RANGE_17_RESULTr 32222
#define SER_RANGE_17_STARTr 32223
#define SER_RANGE_18_ADDR_MASKr 32224
#define SER_RANGE_18_CONFIGr 32225
#define SER_RANGE_18_ENDr 32226
#define SER_RANGE_18_PROT_WORD_0r 32227
#define SER_RANGE_18_PROT_WORD_1r 32228
#define SER_RANGE_18_PROT_WORD_2r 32229
#define SER_RANGE_18_PROT_WORD_3r 32230
#define SER_RANGE_18_RESULTr 32231
#define SER_RANGE_18_STARTr 32232
#define SER_RANGE_19_ADDR_MASKr 32233
#define SER_RANGE_19_CONFIGr 32234
#define SER_RANGE_19_ENDr 32235
#define SER_RANGE_19_PROT_WORD_0r 32236
#define SER_RANGE_19_PROT_WORD_1r 32237
#define SER_RANGE_19_PROT_WORD_2r 32238
#define SER_RANGE_19_PROT_WORD_3r 32239
#define SER_RANGE_19_RESULTr 32240
#define SER_RANGE_19_STARTr 32241
#define SER_RANGE_1_ADDR_MASKr 32242
#define SER_RANGE_1_CONFIGr 32243
#define SER_RANGE_1_ENDr 32244
#define SER_RANGE_1_PROT_WORD_0r 32245
#define SER_RANGE_1_PROT_WORD_1r 32246
#define SER_RANGE_1_PROT_WORD_2r 32247
#define SER_RANGE_1_PROT_WORD_3r 32248
#define SER_RANGE_1_RESULTr 32249
#define SER_RANGE_1_STARTr 32250
#define SER_RANGE_20_ADDR_MASKr 32251
#define SER_RANGE_20_CONFIGr 32252
#define SER_RANGE_20_ENDr 32253
#define SER_RANGE_20_PROT_WORD_0r 32254
#define SER_RANGE_20_PROT_WORD_1r 32255
#define SER_RANGE_20_PROT_WORD_2r 32256
#define SER_RANGE_20_PROT_WORD_3r 32257
#define SER_RANGE_20_RESULTr 32258
#define SER_RANGE_20_STARTr 32259
#define SER_RANGE_21_ADDR_MASKr 32260
#define SER_RANGE_21_CONFIGr 32261
#define SER_RANGE_21_ENDr 32262
#define SER_RANGE_21_PROT_WORD_0r 32263
#define SER_RANGE_21_PROT_WORD_1r 32264
#define SER_RANGE_21_PROT_WORD_2r 32265
#define SER_RANGE_21_PROT_WORD_3r 32266
#define SER_RANGE_21_RESULTr 32267
#define SER_RANGE_21_STARTr 32268
#define SER_RANGE_22_ADDR_MASKr 32269
#define SER_RANGE_22_CONFIGr 32270
#define SER_RANGE_22_ENDr 32271
#define SER_RANGE_22_PROT_WORD_0r 32272
#define SER_RANGE_22_PROT_WORD_1r 32273
#define SER_RANGE_22_PROT_WORD_2r 32274
#define SER_RANGE_22_PROT_WORD_3r 32275
#define SER_RANGE_22_RESULTr 32276
#define SER_RANGE_22_STARTr 32277
#define SER_RANGE_23_ADDR_MASKr 32278
#define SER_RANGE_23_CONFIGr 32279
#define SER_RANGE_23_ENDr 32280
#define SER_RANGE_23_PROT_WORD_0r 32281
#define SER_RANGE_23_PROT_WORD_1r 32282
#define SER_RANGE_23_PROT_WORD_2r 32283
#define SER_RANGE_23_PROT_WORD_3r 32284
#define SER_RANGE_23_RESULTr 32285
#define SER_RANGE_23_STARTr 32286
#define SER_RANGE_24_ADDR_MASKr 32287
#define SER_RANGE_24_CONFIGr 32288
#define SER_RANGE_24_ENDr 32289
#define SER_RANGE_24_PROT_WORD_0r 32290
#define SER_RANGE_24_PROT_WORD_1r 32291
#define SER_RANGE_24_PROT_WORD_2r 32292
#define SER_RANGE_24_PROT_WORD_3r 32293
#define SER_RANGE_24_RESULTr 32294
#define SER_RANGE_24_STARTr 32295
#define SER_RANGE_25_ADDR_MASKr 32296
#define SER_RANGE_25_CONFIGr 32297
#define SER_RANGE_25_ENDr 32298
#define SER_RANGE_25_PROT_WORD_0r 32299
#define SER_RANGE_25_PROT_WORD_1r 32300
#define SER_RANGE_25_PROT_WORD_2r 32301
#define SER_RANGE_25_PROT_WORD_3r 32302
#define SER_RANGE_25_RESULTr 32303
#define SER_RANGE_25_STARTr 32304
#define SER_RANGE_26_ADDR_MASKr 32305
#define SER_RANGE_26_CONFIGr 32306
#define SER_RANGE_26_ENDr 32307
#define SER_RANGE_26_PROT_WORD_0r 32308
#define SER_RANGE_26_PROT_WORD_1r 32309
#define SER_RANGE_26_PROT_WORD_2r 32310
#define SER_RANGE_26_PROT_WORD_3r 32311
#define SER_RANGE_26_RESULTr 32312
#define SER_RANGE_26_STARTr 32313
#define SER_RANGE_27_ADDR_MASKr 32314
#define SER_RANGE_27_CONFIGr 32315
#define SER_RANGE_27_ENDr 32316
#define SER_RANGE_27_PROT_WORD_0r 32317
#define SER_RANGE_27_PROT_WORD_1r 32318
#define SER_RANGE_27_PROT_WORD_2r 32319
#define SER_RANGE_27_PROT_WORD_3r 32320
#define SER_RANGE_27_RESULTr 32321
#define SER_RANGE_27_STARTr 32322
#define SER_RANGE_28_ADDR_MASKr 32323
#define SER_RANGE_28_CONFIGr 32324
#define SER_RANGE_28_ENDr 32325
#define SER_RANGE_28_PROT_WORD_0r 32326
#define SER_RANGE_28_PROT_WORD_1r 32327
#define SER_RANGE_28_PROT_WORD_2r 32328
#define SER_RANGE_28_PROT_WORD_3r 32329
#define SER_RANGE_28_RESULTr 32330
#define SER_RANGE_28_STARTr 32331
#define SER_RANGE_29_ADDR_MASKr 32332
#define SER_RANGE_29_CONFIGr 32333
#define SER_RANGE_29_ENDr 32334
#define SER_RANGE_29_PROT_WORD_0r 32335
#define SER_RANGE_29_PROT_WORD_1r 32336
#define SER_RANGE_29_PROT_WORD_2r 32337
#define SER_RANGE_29_PROT_WORD_3r 32338
#define SER_RANGE_29_RESULTr 32339
#define SER_RANGE_29_STARTr 32340
#define SER_RANGE_2_ADDR_MASKr 32341
#define SER_RANGE_2_CONFIGr 32342
#define SER_RANGE_2_ENDr 32343
#define SER_RANGE_2_PROT_WORD_0r 32344
#define SER_RANGE_2_PROT_WORD_1r 32345
#define SER_RANGE_2_PROT_WORD_2r 32346
#define SER_RANGE_2_PROT_WORD_3r 32347
#define SER_RANGE_2_RESULTr 32348
#define SER_RANGE_2_STARTr 32349
#define SER_RANGE_30_ADDR_MASKr 32350
#define SER_RANGE_30_CONFIGr 32351
#define SER_RANGE_30_ENDr 32352
#define SER_RANGE_30_PROT_WORD_0r 32353
#define SER_RANGE_30_PROT_WORD_1r 32354
#define SER_RANGE_30_PROT_WORD_2r 32355
#define SER_RANGE_30_PROT_WORD_3r 32356
#define SER_RANGE_30_RESULTr 32357
#define SER_RANGE_30_STARTr 32358
#define SER_RANGE_31_ADDR_MASKr 32359
#define SER_RANGE_31_CONFIGr 32360
#define SER_RANGE_31_ENDr 32361
#define SER_RANGE_31_PROT_WORD_0r 32362
#define SER_RANGE_31_PROT_WORD_1r 32363
#define SER_RANGE_31_PROT_WORD_2r 32364
#define SER_RANGE_31_PROT_WORD_3r 32365
#define SER_RANGE_31_RESULTr 32366
#define SER_RANGE_31_STARTr 32367
#define SER_RANGE_3_ADDR_MASKr 32368
#define SER_RANGE_3_CONFIGr 32369
#define SER_RANGE_3_ENDr 32370
#define SER_RANGE_3_PROT_WORD_0r 32371
#define SER_RANGE_3_PROT_WORD_1r 32372
#define SER_RANGE_3_PROT_WORD_2r 32373
#define SER_RANGE_3_PROT_WORD_3r 32374
#define SER_RANGE_3_RESULTr 32375
#define SER_RANGE_3_STARTr 32376
#define SER_RANGE_4_ADDR_MASKr 32377
#define SER_RANGE_4_CONFIGr 32378
#define SER_RANGE_4_ENDr 32379
#define SER_RANGE_4_PROT_WORD_0r 32380
#define SER_RANGE_4_PROT_WORD_1r 32381
#define SER_RANGE_4_PROT_WORD_2r 32382
#define SER_RANGE_4_PROT_WORD_3r 32383
#define SER_RANGE_4_RESULTr 32384
#define SER_RANGE_4_STARTr 32385
#define SER_RANGE_5_ADDR_MASKr 32386
#define SER_RANGE_5_CONFIGr 32387
#define SER_RANGE_5_ENDr 32388
#define SER_RANGE_5_PROT_WORD_0r 32389
#define SER_RANGE_5_PROT_WORD_1r 32390
#define SER_RANGE_5_PROT_WORD_2r 32391
#define SER_RANGE_5_PROT_WORD_3r 32392
#define SER_RANGE_5_RESULTr 32393
#define SER_RANGE_5_STARTr 32394
#define SER_RANGE_6_ADDR_MASKr 32395
#define SER_RANGE_6_CONFIGr 32396
#define SER_RANGE_6_ENDr 32397
#define SER_RANGE_6_PROT_WORD_0r 32398
#define SER_RANGE_6_PROT_WORD_1r 32399
#define SER_RANGE_6_PROT_WORD_2r 32400
#define SER_RANGE_6_PROT_WORD_3r 32401
#define SER_RANGE_6_RESULTr 32402
#define SER_RANGE_6_STARTr 32403
#define SER_RANGE_7_ADDR_MASKr 32404
#define SER_RANGE_7_CONFIGr 32405
#define SER_RANGE_7_ENDr 32406
#define SER_RANGE_7_PROT_WORD_0r 32407
#define SER_RANGE_7_PROT_WORD_1r 32408
#define SER_RANGE_7_PROT_WORD_2r 32409
#define SER_RANGE_7_PROT_WORD_3r 32410
#define SER_RANGE_7_RESULTr 32411
#define SER_RANGE_7_STARTr 32412
#define SER_RANGE_8_ADDR_MASKr 32413
#define SER_RANGE_8_CONFIGr 32414
#define SER_RANGE_8_ENDr 32415
#define SER_RANGE_8_PROT_WORD_0r 32416
#define SER_RANGE_8_PROT_WORD_1r 32417
#define SER_RANGE_8_PROT_WORD_2r 32418
#define SER_RANGE_8_PROT_WORD_3r 32419
#define SER_RANGE_8_RESULTr 32420
#define SER_RANGE_8_STARTr 32421
#define SER_RANGE_9_ADDR_MASKr 32422
#define SER_RANGE_9_CONFIGr 32423
#define SER_RANGE_9_ENDr 32424
#define SER_RANGE_9_PROT_WORD_0r 32425
#define SER_RANGE_9_PROT_WORD_1r 32426
#define SER_RANGE_9_PROT_WORD_2r 32427
#define SER_RANGE_9_PROT_WORD_3r 32428
#define SER_RANGE_9_RESULTr 32429
#define SER_RANGE_9_STARTr 32430
#define SER_RANGE_ENABLEr 32431
#define SER_RESULT_MEM_PDAr 32432
#define SER_RESULT_MEM_TMr 32433
#define SER_RING_ERR_CTRLr 32434
#define SETFTMHVERSIONr 32435
#define SEVPMC1C1r 32436
#define SEVPMC1C2r 32437
#define SEVPMC2C1r 32438
#define SEVPMC2C2r 32439
#define SEVPMC3C1r 32440
#define SEVPMC3C2r 32441
#define SEVPMC4C1r 32442
#define SEVPMC4C2r 32443
#define SEVPMDH1r 32444
#define SEVPMDH2r 32445
#define SEVPMG1C1r 32446
#define SEVPMG1C2r 32447
#define SEVPMG2C1r 32448
#define SEVPMG2C2r 32449
#define SEVPMG3C1r 32450
#define SEVPMG3C2r 32451
#define SEVPMG4C1r 32452
#define SEVPMG4C2r 32453
#define SEVPMG5C1r 32454
#define SEVPMG5C2r 32455
#define SEVPMG6C1r 32456
#define SEVPMG6C2r 32457
#define SEVPMG7C1r 32458
#define SEVPMG7C2r 32459
#define SEVPMG8C1r 32460
#define SEVPMG8C2r 32461
#define SEVPMSP1r 32462
#define SEVPMSP2r 32463
#define SFD_OFFSETr 32464
#define SFI_ERROR0r 32465
#define SFI_ERROR0_MASKr 32466
#define SFI_NUM_REMAP0r 32467
#define SFI_PAUSE_STATUS0r 32468
#define SFI_PAUSE_STATUS1r 32469
#define SFI_PORT_CONFIG0r 32470
#define SFI_RX_SOT_CNTr 32471
#define SFI_RX_TEST_CNTr 32472
#define SFI_TOP_CONFIG0r 32473
#define SFI_TX_TEST_CNTr 32474
#define SFLOW_EGR_RAND_SEEDr 32475
#define SFLOW_EGR_THRESHOLDr 32476
#define SFLOW_ING_RAND_SEEDr 32477
#define SFLOW_ING_THRESHOLDr 32478
#define SFLOW_ING_THRESHOLD_PARITY_CONTROLr 32479
#define SFLOW_ING_THRESHOLD_PARITY_STATUS_INTRr 32480
#define SFLOW_ING_THRESHOLD_PARITY_STATUS_NACKr 32481
#define SF_TRACE_IF_CAPT_0r 32482
#define SF_TRACE_IF_CAPT_1r 32483
#define SF_TRACE_IF_CAPT_2r 32484
#define SF_TRACE_IF_CONTROLr 32485
#define SF_TRACE_IF_COUNTERr 32486
#define SF_TRACE_IF_FIELD_MASK0r 32487
#define SF_TRACE_IF_FIELD_VALUE0r 32488
#define SF_TRACE_IF_STATUSr 32489
#define SF_TRACE_IF_STATUS_MASKr 32490
#define SGMIIPORTDELAYr 32491
#define SHAPER01CALr 32492
#define SHAPER01DELAYr 32493
#define SHAPER01MAXCREDITr 32494
#define SHAPER23CALr 32495
#define SHAPER23DELAYr 32496
#define SHAPER23MAXCREDITr 32497
#define SHAPER45CALr 32498
#define SHAPER45DELAYr 32499
#define SHAPER45MAXCREDITr 32500
#define SHAPER4SLOWSTARTCALr 32501
#define SHAPER4SLOWSTARTDELAYr 32502
#define SHAPER5SLOWSTARTCALr 32503
#define SHAPER5SLOWSTARTDELAYr 32504
#define SHAPER67CALr 32505
#define SHAPER67DELAYr 32506
#define SHAPER67MAXCREDITr 32507
#define SHAPER8CALr 32508
#define SHAPER8DELAYr 32509
#define SHAPER8MAXCREDITr 32510
#define SHAPER_CONFIGURATION_REGISTER_1r 32511
#define SHAPER_EVENT_BLOCKr 32512
#define SHAPER_LOOP_SIZEr 32513
#define SHAPER_QUEUE_FABRIC_RANGE_ENDr 32514
#define SHAPER_QUEUE_FABRIC_RANGE_STARTr 32515
#define SHAPER_QUEUE_LOCAL_RANGE_ENDr 32516
#define SHAPER_QUEUE_LOCAL_RANGE_STARTr 32517
#define SHAPING_CONTROLr 32518
#define SHAPING_MODEr 32519
#define SHAPING_MODE_24Qr 32520
#define SHARED_TABLE_HASH_CONTROLr 32521
#define SHIMLAYERTRANSLATIONMULTICASTCLASSMAPPINGTABLEr 32522
#define SIMPLEREDCONFIGr 32523
#define SI_CONFIG0r 32524
#define SI_CONFIG1r 32525
#define SI_CONFIG2r 32526
#define SI_CONFIG3r 32527
#define SI_DEBUG0r 32528
#define SI_DEBUG1r 32529
#define SI_ECC_DEBUGr 32530
#define SI_ECC_ERRORr 32531
#define SI_ECC_ERROR_MASKr 32532
#define SI_ECC_STATUSr 32533
#define SI_ERROR0r 32534
#define SI_ERROR1r 32535
#define SI_ERROR0_MASKr 32536
#define SI_ERROR1_MASKr 32537
#define SI_MEM_DEBUGr 32538
#define SI_PRBS_STATUSr 32539
#define SI_SD_CONFIGr 32540
#define SI_SD_PLL_CONFIGr 32541
#define SI_SD_RESETr 32542
#define SI_SD_STATUSr 32543
#define SI_STATEr 32544
#define SI_STATUS0r 32545
#define SI_STICKY_STATEr 32546
#define SLOT_REQ_INTERFACEr 32547
#define SLOWSTARTCFGTIMERPERIODr 32548
#define SMMEMDEBUGr 32549
#define SMP_MESSAGE_COUNTERr 32550
#define SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATIONr 32551
#define SM_NLF_MTU_CHECKr 32552
#define SNAT_DISCARDSr 32553
#define SNAT_TRANSLATIONSr 32554
#define SNAT_TRANSLATIONS_NEEDEDr 32555
#define SNOOPSIZEr 32556
#define SOFTRESETPBMr 32557
#define SOFTRESETPBM_HIr 32558
#define SOME_RDI_DEFECT_STATUSr 32559
#define SOME_RMEP_CCM_DEFECT_STATUSr 32560
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr 32561
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTRr 32562
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACKr 32563
#define SOURCE_TRUNK_MAP_PARITY_CONTROLr 32564
#define SOURCE_TRUNK_MAP_PARITY_STATUSr 32565
#define SOURCE_VP_PARITY_CONTROLr 32566
#define SOURCE_VP_PARITY_STATUSr 32567
#define SOURCE_VP_PARITY_STATUS_INTRr 32568
#define SOURCE_VP_PARITY_STATUS_NACKr 32569
#define SOURCE_VP_PDA_CONTROL_0r 32570
#define SOURCE_VP_PDA_CONTROL_1r 32571
#define SP0_POOL_MODEr 32572
#define SPARE_NLF_MTU_CHECKr 32573
#define SPAUIPORTDELAYr 32574
#define SPAUISELr 32575
#define SPAUI_EXTENSIONS1r 32576
#define SPAUI_EXTENSIONS2r 32577
#define SPAUI_INSERTIDLECONFIGr 32578
#define SPORT_CTL_REGr 32579
#define SPORT_ECC_CONTROLr 32580
#define SPORT_FORCE_DOUBLE_BIT_ERRORr 32581
#define SPORT_FORCE_SINGLE_BIT_ERRORr 32582
#define SPORT_INTR_ENABLEr 32583
#define SPORT_INTR_STATUSr 32584
#define SPORT_RX_FIFO_MEM_ECC_STATUSr 32585
#define SPORT_TX_FIFO_MEM_ECC_STATUSr 32586
#define SPP_CFG_FIFO_THRESHr 32587
#define SPP_CFG_NO_OVERRIDEr 32588
#define SPP_PRIORITY0r 32589
#define SPP_PRIORITY1r 32590
#define SPRDLYr 32591
#define SPRDLYFRACTIONr 32592
#define SQFSUM1_TCID_0r 32593
#define SQFSUM1_TCID_1r 32594
#define SQFSUM1_TCID_2r 32595
#define SQFSUM1_TCID_3r 32596
#define SQFSUM1_TCID_4r 32597
#define SQFSUM1_TCID_5r 32598
#define SQFSUM1_TCID_6r 32599
#define SQFSUM1_TCID_7r 32600
#define SQFSUM1_TCID_8r 32601
#define SQFSUM1_TCID_9r 32602
#define SQFSUM1_TCID_10r 32603
#define SQFSUM1_TCID_11r 32604
#define SQFSUM1_TCID_12r 32605
#define SQFSUM1_TCID_13r 32606
#define SQFSUM1_TCID_14r 32607
#define SQFSUM1_TCID_15r 32608
#define SQFSUM2_TCID_0r 32609
#define SQFSUM2_TCID_1r 32610
#define SQFSUM2_TCID_2r 32611
#define SQFSUM2_TCID_3r 32612
#define SQFSUM2_TCID_4r 32613
#define SQFSUM2_TCID_5r 32614
#define SQFSUM2_TCID_6r 32615
#define SQFSUM2_TCID_7r 32616
#define SQFSUM2_TCID_8r 32617
#define SQFSUM2_TCID_9r 32618
#define SQFSUM2_TCID_10r 32619
#define SQFSUM2_TCID_11r 32620
#define SQFSUM2_TCID_12r 32621
#define SQFSUM2_TCID_13r 32622
#define SQFSUM2_TCID_14r 32623
#define SQFSUM2_TCID_15r 32624
#define SRAM_0_ECC_ERROR_ADDRESSr 32625
#define SRAM_0_ECC_ERROR_STATUSr 32626
#define SRAM_1_ECC_ERROR_ADDRESSr 32627
#define SRAM_1_ECC_ERROR_STATUSr 32628
#define SRAM_2_ECC_ERROR_ADDRESSr 32629
#define SRAM_2_ECC_ERROR_STATUSr 32630
#define SRAM_3_ECC_ERROR_ADDRESSr 32631
#define SRAM_3_ECC_ERROR_STATUSr 32632
#define SRAM_4_ECC_ERROR_ADDRESSr 32633
#define SRAM_4_ECC_ERROR_STATUSr 32634
#define SRAM_5_ECC_ERROR_ADDRESSr 32635
#define SRAM_5_ECC_ERROR_STATUSr 32636
#define SRAM_6_ECC_ERROR_ADDRESSr 32637
#define SRAM_6_ECC_ERROR_STATUSr 32638
#define SRAM_7_ECC_ERROR_ADDRESSr 32639
#define SRAM_7_ECC_ERROR_STATUSr 32640
#define SRAM_ECC_INTR_CLEARr 32641
#define SRAM_MEM_ARRAY_CTRLr 32642
#define SRAM_MEM_BAD_ADDRr 32643
#define SRAM_MEM_BAD_CMDr 32644
#define SRAM_MEM_BAD_DATAr 32645
#define SRAM_MEM_BAD_ECCr 32646
#define SRAM_MEM_CNTr 32647
#define SRAM_MEM_CTRLr 32648
#define SRAM_MEM_OPEN_BASE0r 32649
#define SRAM_MEM_OPEN_BASE1r 32650
#define SRAM_MEM_OPEN_BASE2r 32651
#define SRAM_MEM_OPEN_BASE3r 32652
#define SRAM_MEM_OPEN_ENA0r 32653
#define SRAM_MEM_OPEN_ENA1r 32654
#define SRAM_MEM_OPEN_ENA2r 32655
#define SRAM_MEM_OPEN_ENA3r 32656
#define SRAM_MEM_OPEN_END0r 32657
#define SRAM_MEM_OPEN_END1r 32658
#define SRAM_MEM_OPEN_END2r 32659
#define SRAM_MEM_OPEN_END3r 32660
#define SRAM_MEM_STATUSr 32661
#define SRAM_S0_IDM_ERROR_LOG_ADDR_LSBr 32662
#define SRAM_S0_IDM_ERROR_LOG_COMPLETEr 32663
#define SRAM_S0_IDM_ERROR_LOG_CONTROLr 32664
#define SRAM_S0_IDM_ERROR_LOG_FLAGSr 32665
#define SRAM_S0_IDM_ERROR_LOG_IDr 32666
#define SRAM_S0_IDM_ERROR_LOG_STATUSr 32667
#define SRAM_S0_IDM_INTERRUPT_STATUSr 32668
#define SRAM_S0_IDM_IO_CONTROL_DIRECTr 32669
#define SRAM_S0_IDM_IO_STATUSr 32670
#define SRAM_S0_IDM_RESET_CONTROLr 32671
#define SRAM_S0_IDM_RESET_READ_IDr 32672
#define SRAM_S0_IDM_RESET_STATUSr 32673
#define SRAM_S0_IDM_RESET_WRITE_IDr 32674
#define SRC_INTFr 32675
#define SRC_MODID_BLOCK_PARITY_CONTROLr 32676
#define SRC_MODID_BLOCK_PARITY_STATUSr 32677
#define SRC_MODID_EGRESS_PARITY_CONTROLr 32678
#define SRC_MODID_EGRESS_PARITY_STATUS_INTRr 32679
#define SRC_MODID_EGRESS_PARITY_STATUS_NACKr 32680
#define SRC_MODID_EGRESS_SELr 32681
#define SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr 32682
#define SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTRr 32683
#define SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACKr 32684
#define SRC_MOD_IDr 32685
#define SRC_TRUNK_ECC_CONTROLr 32686
#define SRC_TRUNK_ECC_STATUS_INTRr 32687
#define SRC_TRUNK_ECC_STATUS_NACKr 32688
#define SRC_TRUNK_MAP_PDA_CONTROLr 32689
#define SRC_TRUNK_PARITY_CONTROLr 32690
#define SRC_TRUNK_PARITY_STATUSr 32691
#define SRD0CMUCFGAr 32692
#define SRD0CMUCFGBr 32693
#define SRD0CMUSTATr 32694
#define SRD0LN0CFGAr 32695
#define SRD0LN0EBISTr 32696
#define SRD0LN0STATr 32697
#define SRD0LN1CFGAr 32698
#define SRD0LN1EBISTr 32699
#define SRD0LN1STATr 32700
#define SRD0LN2CFGAr 32701
#define SRD0LN2EBISTr 32702
#define SRD0LN2STATr 32703
#define SRD0LN3CFGAr 32704
#define SRD0LN3EBISTr 32705
#define SRD0LN3STATr 32706
#define SRD0_CMU_CFGAr 32707
#define SRD0_CMU_CFGBr 32708
#define SRD0_CMU_STATr 32709
#define SRD0_LN0_CFGAr 32710
#define SRD0_LN0_EBISTr 32711
#define SRD0_LN0_STATr 32712
#define SRD0_LN1_CFGAr 32713
#define SRD0_LN1_EBISTr 32714
#define SRD0_LN1_STATr 32715
#define SRD0_LN2_CFGAr 32716
#define SRD0_LN2_EBISTr 32717
#define SRD0_LN2_STATr 32718
#define SRD0_LN3_CFGAr 32719
#define SRD0_LN3_EBISTr 32720
#define SRD0_LN3_STATr 32721
#define SRD1CMUCFGAr 32722
#define SRD1CMUCFGBr 32723
#define SRD1CMUSTATr 32724
#define SRD1LN0CFGAr 32725
#define SRD1LN0EBISTr 32726
#define SRD1LN0STATr 32727
#define SRD1LN1CFGAr 32728
#define SRD1LN1EBISTr 32729
#define SRD1LN1STATr 32730
#define SRD1LN2CFGAr 32731
#define SRD1LN2EBISTr 32732
#define SRD1LN2STATr 32733
#define SRD1LN3CFGAr 32734
#define SRD1LN3EBISTr 32735
#define SRD1LN3STATr 32736
#define SRD1_CMU_CFGAr 32737
#define SRD1_CMU_CFGBr 32738
#define SRD1_CMU_STATr 32739
#define SRD1_LN0_CFGAr 32740
#define SRD1_LN0_EBISTr 32741
#define SRD1_LN0_STATr 32742
#define SRD1_LN1_CFGAr 32743
#define SRD1_LN1_EBISTr 32744
#define SRD1_LN1_STATr 32745
#define SRD1_LN2_CFGAr 32746
#define SRD1_LN2_EBISTr 32747
#define SRD1_LN2_STATr 32748
#define SRD1_LN3_CFGAr 32749
#define SRD1_LN3_EBISTr 32750
#define SRD1_LN3_STATr 32751
#define SRD2CMUCFGAr 32752
#define SRD2CMUCFGBr 32753
#define SRD2CMUSTATr 32754
#define SRD2LN0CFGAr 32755
#define SRD2LN0EBISTr 32756
#define SRD2LN0STATr 32757
#define SRD2LN1CFGAr 32758
#define SRD2LN1EBISTr 32759
#define SRD2LN1STATr 32760
#define SRD2LN2CFGAr 32761
#define SRD2LN2EBISTr 32762
#define SRD2LN2STATr 32763
#define SRD2LN3CFGAr 32764
#define SRD2LN3EBISTr 32765
#define SRD2LN3STATr 32766
#define SRD2_CMU_CFGAr 32767
#define SRD2_CMU_CFGBr 32768
#define SRD2_CMU_STATr 32769
#define SRD2_LN0_CFGAr 32770
#define SRD2_LN0_EBISTr 32771
#define SRD2_LN0_STATr 32772
#define SRD2_LN1_CFGAr 32773
#define SRD2_LN1_EBISTr 32774
#define SRD2_LN1_STATr 32775
#define SRD2_LN2_CFGAr 32776
#define SRD2_LN2_EBISTr 32777
#define SRD2_LN2_STATr 32778
#define SRD2_LN3_CFGAr 32779
#define SRD2_LN3_EBISTr 32780
#define SRD2_LN3_STATr 32781
#define SRD3CMUCFGAr 32782
#define SRD3CMUCFGBr 32783
#define SRD3CMUSTATr 32784
#define SRD3LN0CFGAr 32785
#define SRD3LN0EBISTr 32786
#define SRD3LN0STATr 32787
#define SRD3LN1CFGAr 32788
#define SRD3LN1EBISTr 32789
#define SRD3LN1STATr 32790
#define SRD3LN2CFGAr 32791
#define SRD3LN2EBISTr 32792
#define SRD3LN2STATr 32793
#define SRD3LN3CFGAr 32794
#define SRD3LN3EBISTr 32795
#define SRD3LN3STATr 32796
#define SRD3_CMU_CFGAr 32797
#define SRD3_CMU_CFGBr 32798
#define SRD3_CMU_STATr 32799
#define SRD3_LN0_CFGAr 32800
#define SRD3_LN0_EBISTr 32801
#define SRD3_LN0_STATr 32802
#define SRD3_LN1_CFGAr 32803
#define SRD3_LN1_EBISTr 32804
#define SRD3_LN1_STATr 32805
#define SRD3_LN2_CFGAr 32806
#define SRD3_LN2_EBISTr 32807
#define SRD3_LN2_STATr 32808
#define SRD3_LN3_CFGAr 32809
#define SRD3_LN3_EBISTr 32810
#define SRD3_LN3_STATr 32811
#define SRD4CMUCFGAr 32812
#define SRD4CMUCFGBr 32813
#define SRD4CMUSTATr 32814
#define SRD4LN0CFGAr 32815
#define SRD4LN0EBISTr 32816
#define SRD4LN0STATr 32817
#define SRD4LN1CFGAr 32818
#define SRD4LN1EBISTr 32819
#define SRD4LN1STATr 32820
#define SRD4LN2CFGAr 32821
#define SRD4LN2EBISTr 32822
#define SRD4LN2STATr 32823
#define SRD4LN3CFGAr 32824
#define SRD4LN3EBISTr 32825
#define SRD4LN3STATr 32826
#define SRD5CMUCFGAr 32827
#define SRD5CMUCFGBr 32828
#define SRD5CMUSTATr 32829
#define SRD5LN0CFGAr 32830
#define SRD5LN0EBISTr 32831
#define SRD5LN0STATr 32832
#define SRD5LN1CFGAr 32833
#define SRD5LN1EBISTr 32834
#define SRD5LN1STATr 32835
#define SRD5LN2CFGAr 32836
#define SRD5LN2EBISTr 32837
#define SRD5LN2STATr 32838
#define SRD5LN3CFGAr 32839
#define SRD5LN3EBISTr 32840
#define SRD5LN3STATr 32841
#define SRD6CMUCFGAr 32842
#define SRD6CMUCFGBr 32843
#define SRD6CMUSTATr 32844
#define SRD6LN0CFGAr 32845
#define SRD6LN0EBISTr 32846
#define SRD6LN0STATr 32847
#define SRD6LN1CFGAr 32848
#define SRD6LN1EBISTr 32849
#define SRD6LN1STATr 32850
#define SRD6LN2CFGAr 32851
#define SRD6LN2EBISTr 32852
#define SRD6LN2STATr 32853
#define SRD6LN3CFGAr 32854
#define SRD6LN3EBISTr 32855
#define SRD6LN3STATr 32856
#define SRDAEPBOPr 32857
#define SRDAEPBRDr 32858
#define SRDAIPUCFGr 32859
#define SRDBEPBOPr 32860
#define SRDBEPBRDr 32861
#define SRDBIPUCFGr 32862
#define SRDEPBOPr 32863
#define SRDEPBRDr 32864
#define SRDINTERRUPTMASKREGISTERr 32865
#define SRDINTERRUPTREGISTERr 32866
#define SRDIPUCFGr 32867
#define SRDLANEINTERRUPTMASKREGISTERr 32868
#define SRDLANEINTERRUPTREGISTERr 32869
#define SRP_CONTROL_1r 32870
#define SRP_CONTROL_2r 32871
#define STACKINGROUTEHISTORYSELECTr 32872
#define STAGE0_BANK_COLUMN_DISABLEr 32873
#define STAGE0_BANK_SIZEr 32874
#define STAGE0_HASH_OFFSETr 32875
#define STAGE0_MEMORY_CONTROL_0r 32876
#define STAGE0_MEMORY_CONTROL_1r 32877
#define STAGE0_MEMORY_CONTROL_2r 32878
#define STAGE0_MEMORY_CONTROL_3r 32879
#define STAGE0_MEMORY_CONTROL_4r 32880
#define STAGE0_MEMORY_CONTROL_5r 32881
#define STAGE0_MEMORY_CONTROL_6r 32882
#define STAGE0_MEMORY_CONTROL_7r 32883
#define STAGE0_MEMORY_CONTROL_8r 32884
#define STAGE0_MEMORY_CONTROL_9r 32885
#define STAGE0_MEMORY_CONTROL_10r 32886
#define STAGE0_MEMORY_CONTROL_11r 32887
#define STAGE0_MEMORY_CONTROL_12r 32888
#define STAGE0_MEMORY_CONTROL_13r 32889
#define STAGE0_MEMORY_CONTROL_14r 32890
#define STAGE0_MEMORY_CONTROL_15r 32891
#define STAGE0_MEMORY_CONTROL_16r 32892
#define STAGE0_MEMORY_CONTROL_17r 32893
#define STAGE0_MEMORY_CONTROL_18r 32894
#define STAGE0_MEMORY_CONTROL_19r 32895
#define STAGE0_MEMORY_CONTROL_20r 32896
#define STAGE0_MEMORY_CONTROL_21r 32897
#define STAGE0_MEMORY_CONTROL_22r 32898
#define STAGE0_MEMORY_CONTROL_23r 32899
#define STAGE0_MEMORY_CONTROL_24r 32900
#define STAGE0_MEMORY_CONTROL_25r 32901
#define STAGE0_MEMORY_CONTROL_26r 32902
#define STAGE0_MEMORY_CONTROL_27r 32903
#define STAGE1_BANK_COLUMN_DISABLEr 32904
#define STAGE1_BANK_SIZEr 32905
#define STAGE1_HASH_OFFSETr 32906
#define STAGE1_MEMORY_CONTROL_0r 32907
#define STAGE1_MEMORY_CONTROL_1r 32908
#define STAGE1_MEMORY_CONTROL_2r 32909
#define STAGE1_MEMORY_CONTROL_3r 32910
#define STAGE1_MEMORY_CONTROL_4r 32911
#define STAGE1_MEMORY_CONTROL_5r 32912
#define STAGE1_MEMORY_CONTROL_6r 32913
#define STAGE1_MEMORY_CONTROL_7r 32914
#define STAGE1_MEMORY_CONTROL_8r 32915
#define STAGE1_MEMORY_CONTROL_9r 32916
#define STAGE1_MEMORY_CONTROL_10r 32917
#define STAGE1_MEMORY_CONTROL_11r 32918
#define STAGE1_MEMORY_CONTROL_12r 32919
#define STAGE1_MEMORY_CONTROL_13r 32920
#define STAGE1_MEMORY_CONTROL_14r 32921
#define STAGE1_MEMORY_CONTROL_15r 32922
#define STAGE1_MEMORY_CONTROL_16r 32923
#define STAGE1_MEMORY_CONTROL_17r 32924
#define STAGE1_MEMORY_CONTROL_18r 32925
#define STAGE1_MEMORY_CONTROL_19r 32926
#define STAGE1_MEMORY_CONTROL_20r 32927
#define STAGE1_MEMORY_CONTROL_21r 32928
#define STAGE1_MEMORY_CONTROL_22r 32929
#define STAGE1_MEMORY_CONTROL_23r 32930
#define STAGE1_MEMORY_CONTROL_24r 32931
#define STAGE1_MEMORY_CONTROL_25r 32932
#define STAGE1_MEMORY_CONTROL_26r 32933
#define STAGE1_MEMORY_CONTROL_27r 32934
#define STAGE2_BANK_COLUMN_DISABLEr 32935
#define STAGE2_BANK_SIZEr 32936
#define STAGE2_HASH_OFFSETr 32937
#define STAGE2_MEMORY_CONTROL_0r 32938
#define STAGE2_MEMORY_CONTROL_1r 32939
#define STAGE2_MEMORY_CONTROL_2r 32940
#define STAGE2_MEMORY_CONTROL_3r 32941
#define STAGE2_MEMORY_CONTROL_4r 32942
#define STAGE2_MEMORY_CONTROL_5r 32943
#define STAGE2_MEMORY_CONTROL_6r 32944
#define STAGE2_MEMORY_CONTROL_7r 32945
#define STAGE2_MEMORY_CONTROL_8r 32946
#define STAGE2_MEMORY_CONTROL_9r 32947
#define STAGE2_MEMORY_CONTROL_10r 32948
#define STAGE2_MEMORY_CONTROL_11r 32949
#define STAGE2_MEMORY_CONTROL_12r 32950
#define STAGE2_MEMORY_CONTROL_13r 32951
#define STAGE2_MEMORY_CONTROL_14r 32952
#define STAGE2_MEMORY_CONTROL_15r 32953
#define STAGE2_MEMORY_CONTROL_16r 32954
#define STAGE2_MEMORY_CONTROL_17r 32955
#define STAGE2_MEMORY_CONTROL_18r 32956
#define STAGE2_MEMORY_CONTROL_19r 32957
#define STAGE2_MEMORY_CONTROL_20r 32958
#define STAGE2_MEMORY_CONTROL_21r 32959
#define STAGE2_MEMORY_CONTROL_22r 32960
#define STAGE2_MEMORY_CONTROL_23r 32961
#define STAGE2_MEMORY_CONTROL_24r 32962
#define STAGE2_MEMORY_CONTROL_25r 32963
#define STAGE2_MEMORY_CONTROL_26r 32964
#define STAGE2_MEMORY_CONTROL_27r 32965
#define STAGE3_BANK_COLUMN_DISABLEr 32966
#define STAGE3_BANK_SIZEr 32967
#define STAGE3_HASH_OFFSETr 32968
#define STAGE3_MEMORY_CONTROL_0r 32969
#define STAGE3_MEMORY_CONTROL_1r 32970
#define STAGE3_MEMORY_CONTROL_2r 32971
#define STAGE3_MEMORY_CONTROL_3r 32972
#define STAGE3_MEMORY_CONTROL_4r 32973
#define STAGE3_MEMORY_CONTROL_5r 32974
#define STAGE3_MEMORY_CONTROL_6r 32975
#define STAGE3_MEMORY_CONTROL_7r 32976
#define STAGE3_MEMORY_CONTROL_8r 32977
#define STAGE3_MEMORY_CONTROL_9r 32978
#define STAGE3_MEMORY_CONTROL_10r 32979
#define STAGE3_MEMORY_CONTROL_11r 32980
#define STAGE3_MEMORY_CONTROL_12r 32981
#define STAGE3_MEMORY_CONTROL_13r 32982
#define STAGE3_MEMORY_CONTROL_14r 32983
#define STAGE3_MEMORY_CONTROL_15r 32984
#define STAGE3_MEMORY_CONTROL_16r 32985
#define STAGE3_MEMORY_CONTROL_17r 32986
#define STAGE3_MEMORY_CONTROL_18r 32987
#define STAGE3_MEMORY_CONTROL_19r 32988
#define STAGE3_MEMORY_CONTROL_20r 32989
#define STAGE3_MEMORY_CONTROL_21r 32990
#define STAGE3_MEMORY_CONTROL_22r 32991
#define STAGE3_MEMORY_CONTROL_23r 32992
#define STAGE3_MEMORY_CONTROL_24r 32993
#define STAGE3_MEMORY_CONTROL_25r 32994
#define STAGE3_MEMORY_CONTROL_26r 32995
#define STAGE3_MEMORY_CONTROL_27r 32996
#define STAGE_INTRr 32997
#define STAMPINGFABRICHEADERENABLEr 32998
#define START_BY_START_ERRORr 32999
#define START_BY_START_ERROR0_64r 33000
#define START_BY_START_ERROR1_64r 33001
#define START_BY_START_ERROR_0r 33002
#define START_BY_START_ERROR_1r 33003
#define START_BY_START_ERROR_64r 33004
#define START_BY_START_ERR_STATr 33005
#define STATCNT75PPORT0_31INTERRUPTr 33006
#define STATCNT75PPORT0_31INTMASKREGISTERr 33007
#define STATCNT75PPORT32_63INTERRUPTr 33008
#define STATCNT75PPORT32_63INTMASKREGISTERr 33009
#define STATIFBIST1r 33010
#define STATIFBISTPATERN0r 33011
#define STATIFBISTPATERN1r 33012
#define STATINTERRUPTMASKREGISTERr 33013
#define STATINTERRUPTREGISTERr 33014
#define STATISTICSKEYSELECTr 33015
#define STATISTICSKEYSHIFTREG0r 33016
#define STATISTICSKEYSHIFTREG1r 33017
#define STATISTICSREADCOUNTERr 33018
#define STATISTICSREADLSBr 33019
#define STATISTICSREADMSBr 33020
#define STATISTICSREPORTCONFIGURATIONSr 33021
#define STATISTICSRXBINNINGr 33022
#define STATISTICSRXBURSTSERRCNTr 33023
#define STATISTICSRXBURSTSOKCNTr 33024
#define STATISTICSRXFRAMEERRCNTr 33025
#define STATISTICSSTATUSr 33026
#define STATISTICSTAGCONFIGURATIONr 33027
#define STATISTICSTXBURSTSCNTr 33028
#define STATISTICSTXFRAMEERRCNTr 33029
#define STL_GROUP_CONFIG0r 33030
#define STL_GROUP_CONFIG1r 33031
#define STL_GROUP_CONFIG2r 33032
#define STL_GROUP_CONFIG3r 33033
#define STL_GROUP_CONFIG4r 33034
#define STL_GROUP_CONFIG5r 33035
#define STOREDCREDITSUSAGECONFIGURATIONr 33036
#define STORM_CONTROL_METER_CONFIGr 33037
#define STORM_CONTROL_METER_MAPPINGr 33038
#define STSOSPER1_SI_0r 33039
#define STSOSPER1_SI_1r 33040
#define STSOSPER2_SI_0r 33041
#define STSOSPER2_SI_1r 33042
#define ST_TRANS_TBL_ECC_ERR1r 33043
#define ST_TRANS_TBL_ECC_ERR2r 33044
#define SUBPORT_TAG_TO_PP_PORT_MAP_CAM_BIST_CONFIGr 33045
#define SUBPORT_TAG_TO_PP_PORT_MAP_CAM_BIST_DBG_DATAr 33046
#define SUBPORT_TAG_TO_PP_PORT_MAP_CAM_BIST_STATUSr 33047
#define SUBPORT_TAG_TO_PP_PORT_MAP_CAM_DBGCTRLr 33048
#define SUBPORT_TAG_TO_PP_PORT_MAP_DATA_PARITY_CONTROLr 33049
#define SUBPORT_TAG_TO_PP_PORT_MAP_DATA_PARITY_STATUS_INTRr 33050
#define SUBPORT_TAG_TO_PP_PORT_MAP_DATA_PARITY_STATUS_NACKr 33051
#define SUBPORT_TAG_TPID_0r 33052
#define SUBPORT_TAG_TPID_1r 33053
#define SUBPORT_TAG_TPID_2r 33054
#define SUBPORT_TAG_TPID_3r 33055
#define SUSPEND_WAMU_PQr 33056
#define SVEMCAMENTRIESCOUNTERr 33057
#define SVEMDIAGNOSTICSr 33058
#define SVEMDIAGNOSTICSINDEXr 33059
#define SVEMDIAGNOSTICSKEYr 33060
#define SVEMDIAGNOSTICSLOOKUPRESULTr 33061
#define SVEMDIAGNOSTICSREADRESULTr 33062
#define SVEMEMCDEFRAGCONFIGURATIONREGISTERr 33063
#define SVEMENTRIESCOUNTERr 33064
#define SVEMERRORCAMTABLEFULLCOUNTERr 33065
#define SVEMERRORDELETEUNKNOWNKEYCOUNTERr 33066
#define SVEMERRORREACHEDMAXENTRYLIMITCOUNTERr 33067
#define SVEMKEYTABLEENTRYLIMITr 33068
#define SVEMLASTLOOKUPEGRESSr 33069
#define SVEMLASTLOOKUPLARGEEMr 33070
#define SVEMLOOKUPARBITEREGRESSLOOKUPCOUNTERr 33071
#define SVEMLOOKUPARBITERLARGEEMLOOKUPCOUNTERr 33072
#define SVEMMANAGEMENTUNITCONFIGURATIONREGISTERr 33073
#define SVEMMANAGEMENTUNITFAILUREr 33074
#define SVEMREQUESTSCOUNTERr 33075
#define SVEMRESETSTATUSREGISTERr 33076
#define SVEMWARNINGINSERTEDEXISTINGCOUNTERr 33077
#define SW1_RAM_DBGCTRLr 33078
#define SW1_RAM_DBGCTRL2_64r 33079
#define SW1_RAM_DBGCTRL_2r 33080
#define SW1_RAM_DBGCTRL_3r 33081
#define SW1_RAM_DBGCTRL_64r 33082
#define SW2_EOP_BUFFER_A_PARITY_CONTROLr 33083
#define SW2_EOP_BUFFER_A_PARITY_STATUS_INTRr 33084
#define SW2_EOP_BUFFER_B_PARITY_CONTROLr 33085
#define SW2_EOP_BUFFER_B_PARITY_STATUS_INTRr 33086
#define SW2_EOP_BUFFER_C_PARITY_CONTROLr 33087
#define SW2_EOP_BUFFER_C_PARITY_STATUS_INTRr 33088
#define SW2_FP_DST_ACTION_CONTROLr 33089
#define SW2_HW_CONTROLr 33090
#define SW2_OAM_LM_COUNTERS_PDA_CONTROL0r 33091
#define SW2_OAM_LM_COUNTERS_PDA_CONTROL1r 33092
#define SW2_RAM_CONTROL_0r 33093
#define SW2_RAM_CONTROL_1r 33094
#define SW2_RAM_CONTROL_2r 33095
#define SW2_RAM_CONTROL_3r 33096
#define SW2_RAM_CONTROL_4r 33097
#define SW2_RAM_CONTROL_5r 33098
#define SW2_RAM_CONTROL_6r 33099
#define SW2_RAM_CONTROL_7r 33100
#define SW2_RAM_CONTROL_8r 33101
#define SWITCH_CIR_EIR_IN_DUAL_SHAPERSr 33102
#define SYNCCOUNTERr 33103
#define SYSBRG1_SI_0r 33104
#define SYSBRG1_SI_1r 33105
#define SYSBRG2_SI_0r 33106
#define SYSBRG2_SI_1r 33107
#define SYSCLKCFG1_SI_0r 33108
#define SYSCLKCFG1_SI_1r 33109
#define SYSCLKCFG2_SI_0r 33110
#define SYSCLKCFG2_SI_1r 33111
#define SYSCLTS1_SI_0r 33112
#define SYSCLTS1_SI_1r 33113
#define SYSCLTS2_SI_0r 33114
#define SYSCLTS2_SI_1r 33115
#define SYSTEMREDAGINGCONFIGURATIONr 33116
#define SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr 33117
#define SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTRr 33118
#define SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACKr 33119
#define SYSTEM_CONFIG_PARITY_CONTROLr 33120
#define SYSTEM_CONFIG_PARITY_STATUS_INTRr 33121
#define SYSTEM_CONFIG_PARITY_STATUS_NACKr 33122
#define SYSTEM_HEADERS_CONFIGURATIONS0REGISTERr 33123
#define SYSTEM_RED_CONFIGURATIONr 33124
#define SYSTSO1_SI_0r 33125
#define SYSTSO1_SI_1r 33126
#define SYSTSO2_SI_0r 33127
#define SYSTSO2_SI_1r 33128
#define SYSTSOFPH_SI_0r 33129
#define SYSTSOFPH_SI_1r 33130
#define SYS_CONTROLr 33131
#define SYS_MAC_ACTIONr 33132
#define SYS_MAC_COUNTr 33133
#define SYS_MAC_LIMITr 33134
#define SYS_MAC_LIMIT_CONTROLr 33135
#define T64r 33136
#define T127r 33137
#define T255r 33138
#define T511r 33139
#define T1023r 33140
#define T1518r 33141
#define T2047r 33142
#define T4095r 33143
#define T9216r 33144
#define T16383r 33145
#define TABLE0_BANK_CONFIGr 33146
#define TABLE1_BANK_CONFIGr 33147
#define TABLE2_BANK_CONFIGr 33148
#define TABLE3_BANK_CONFIGr 33149
#define TABLE4_BANK_CONFIGr 33150
#define TAG_0r 33151
#define TAG_1r 33152
#define TBCAr 33153
#define TBYTr 33154
#define TCAMBISTREr 33155
#define TCAMBISTWRr 33156
#define TCAMCONTROLLERr 33157
#define TCAMPOWERr 33158
#define TCDPMAPPROFILE_0r 33159
#define TCDPMAPPROFILE_1r 33160
#define TCDPMAPPROFILE_2r 33161
#define TCPACTIONPROFILESr 33162
#define TCPUDP_PROTOCOLr 33163
#define TCPUDP_PROTOCOL_ENABLEr 33164
#define TDACTr 33165
#define TDBGC0r 33166
#define TDBGC1r 33167
#define TDBGC2r 33168
#define TDBGC3r 33169
#define TDBGC4r 33170
#define TDBGC5r 33171
#define TDBGC6r 33172
#define TDBGC7r 33173
#define TDBGC8r 33174
#define TDBGC9r 33175
#define TDBGC10r 33176
#define TDBGC11r 33177
#define TDBGC0_SELECTr 33178
#define TDBGC10_SELECTr 33179
#define TDBGC11_SELECTr 33180
#define TDBGC1_SELECTr 33181
#define TDBGC2_SELECTr 33182
#define TDBGC3_SELECTr 33183
#define TDBGC4_SELECTr 33184
#define TDBGC5_SELECTr 33185
#define TDBGC6_SELECTr 33186
#define TDBGC7_SELECTr 33187
#define TDBGC8_SELECTr 33188
#define TDBGC9_SELECTr 33189
#define TDBGC_SELECT_2r 33190
#define TDFRr 33191
#define TDMANDLINKLOADCONFIGURATIONr 33192
#define TDMCELLSCOUNTERr 33193
#define TDMCONFIGURATIONr 33194
#define TDMEHPCONFIGURATIONr 33195
#define TDMENCRCPERPORT_0r 33196
#define TDMENCRCPERPORT_1r 33197
#define TDMEPECONFIGURATIONr 33198
#define TDMFRAGNUMCONFIG1r 33199
#define TDMFRAGNUMCONFIG2r 33200
#define TDMGENERALCONFIGURATIONr 33201
#define TDMLINKMASKr 33202
#define TDMMCIDVALUECONFIGURATIONr 33203
#define TDM_ENr 33204
#define TDM_SIZEr 33205
#define TDM_SYNCr 33206
#define TDVLNr 33207
#define TECMUX1r 33208
#define TECMUX2r 33209
#define TEDFr 33210
#define TEPCFG_CID_0r 33211
#define TEPCFG_CID_1r 33212
#define TEPCFG_CID_2r 33213
#define TEPCFG_CID_3r 33214
#define TEPCFG_CID_4r 33215
#define TEPCFG_CID_5r 33216
#define TEPCFG_CID_6r 33217
#define TEPCFG_CID_7r 33218
#define TEPCFG_CID_8r 33219
#define TEPCFG_CID_9r 33220
#define TEPCFG_CID_10r 33221
#define TEPCFG_CID_11r 33222
#define TEPCFG_CID_12r 33223
#define TEPCFG_CID_13r 33224
#define TEPCFG_CID_14r 33225
#define TEPCFG_CID_15r 33226
#define TERRr 33227
#define TEST2r 33228
#define TESTMUXCONFIGr 33229
#define TESTREGISTERr 33230
#define TFCSr 33231
#define TFRGr 33232
#define THDIEMA_BUFFER_CELL_LIMIT_SPr 33233
#define THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr 33234
#define THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr 33235
#define THDIEMA_CELL_SPAP_RED_OFFSET_SPr 33236
#define THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr 33237
#define THDIEMA_COLOR_AWAREr 33238
#define THDIEMA_ECC_ERROR_SINGLE_BIT_ERROR_CNTr 33239
#define THDIEMA_FLOW_CONTROL_XOFF_STATEr 33240
#define THDIEMA_GLOBAL_HDRM_COUNTr 33241
#define THDIEMA_GLOBAL_HDRM_LIMITr 33242
#define THDIEMA_INPUT_PORT_RX_ENABLE0_64r 33243
#define THDIEMA_INPUT_PORT_RX_ENABLE1_64r 33244
#define THDIEMA_INPUT_PORT_RX_ENABLE_64r 33245
#define THDIEMA_MEMORY_TM_0r 33246
#define THDIEMA_MEMORY_TM_1r 33247
#define THDIEMA_PARITY_ERROR_COUNTERr 33248
#define THDIEMA_PARITY_ERROR_INTR_MASKr 33249
#define THDIEMA_PARITY_ERROR_STATUS_0r 33250
#define THDIEMA_PARITY_ERROR_STATUS_1r 33251
#define THDIEMA_PARITY_ERROR_STATUS_0_64r 33252
#define THDIEMA_PARITY_ERROR_STATUS_1_64r 33253
#define THDIEMA_PG_GBL_HDRM_COUNTr 33254
#define THDIEMA_PG_HDRM_COUNT_CELLr 33255
#define THDIEMA_PG_HDRM_LIMIT_CELLr 33256
#define THDIEMA_PG_MIN_CELLr 33257
#define THDIEMA_PG_MIN_COUNT_CELLr 33258
#define THDIEMA_PG_PORT_MIN_COUNT_CELLr 33259
#define THDIEMA_PG_RESET_FLOOR_CELLr 33260
#define THDIEMA_PG_RESET_OFFSET_CELLr 33261
#define THDIEMA_PG_RESET_VALUE_CELLr 33262
#define THDIEMA_PG_SHARED_COUNT_CELLr 33263
#define THDIEMA_PG_SHARED_LIMIT_CELLr 33264
#define THDIEMA_POOL_DROP_STATEr 33265
#define THDIEMA_PORT_COUNT_CELLr 33266
#define THDIEMA_PORT_FC_STATUSr 33267
#define THDIEMA_PORT_LIMIT_STATESr 33268
#define THDIEMA_PORT_LIMIT_STATE_0r 33269
#define THDIEMA_PORT_LIMIT_STATE_1r 33270
#define THDIEMA_PORT_MAX_PKT_SIZEr 33271
#define THDIEMA_PORT_MAX_SHARED_CELLr 33272
#define THDIEMA_PORT_MIN_CELLr 33273
#define THDIEMA_PORT_MIN_COUNT_CELLr 33274
#define THDIEMA_PORT_MIN_PG_ENABLEr 33275
#define THDIEMA_PORT_OVQ_PAUSE_ENABLE0r 33276
#define THDIEMA_PORT_OVQ_PAUSE_ENABLE1r 33277
#define THDIEMA_PORT_OVQ_PAUSE_ENABLE_64r 33278
#define THDIEMA_PORT_PAUSE_ENABLE0_64r 33279
#define THDIEMA_PORT_PAUSE_ENABLE1_64r 33280
#define THDIEMA_PORT_PAUSE_ENABLE_64r 33281
#define THDIEMA_PORT_PG_SPIDr 33282
#define THDIEMA_PORT_PRI_GRP0r 33283
#define THDIEMA_PORT_PRI_GRP1r 33284
#define THDIEMA_PORT_PRI_XON_ENABLEr 33285
#define THDIEMA_PORT_RESUME_LIMIT_CELLr 33286
#define THDIEMA_PORT_SHARED_COUNT_CELLr 33287
#define THDIEMA_PORT_SHARED_MAX_PG_ENABLEr 33288
#define THDIEMA_RDE_POOL_SELECTr 33289
#define THDIEMA_THDI_BST_PROFILE_THRESH_PG_HDRMr 33290
#define THDIEMA_THDI_BST_PROFILE_THRESH_PG_SHAREDr 33291
#define THDIEMA_THDI_BST_PROFILE_THRESH_PORT_SHAREDr 33292
#define THDIEMA_THDI_BST_PROFILE_THRESH_SPr 33293
#define THDIEMA_THDI_BST_SHADOW_SPr 33294
#define THDIEMA_THDI_BST_TRIGGER_STATUSr 33295
#define THDIEMA_THDI_BYPASSr 33296
#define THDIEMA_TOTAL_BUFFER_COUNT_CELLr 33297
#define THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr 33298
#define THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 33299
#define THDIEMA_USE_SP_SHAREDr 33300
#define THDIEXT_BUFFER_CELL_LIMIT_SPr 33301
#define THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr 33302
#define THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr 33303
#define THDIEXT_CELL_SPAP_RED_OFFSET_SPr 33304
#define THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr 33305
#define THDIEXT_COLOR_AWAREr 33306
#define THDIEXT_ECC_ERROR_SINGLE_BIT_ERROR_CNTr 33307
#define THDIEXT_FLOW_CONTROL_XOFF_STATEr 33308
#define THDIEXT_GLOBAL_HDRM_COUNTr 33309
#define THDIEXT_GLOBAL_HDRM_LIMITr 33310
#define THDIEXT_INPUT_PORT_RX_ENABLE0_64r 33311
#define THDIEXT_INPUT_PORT_RX_ENABLE1_64r 33312
#define THDIEXT_INPUT_PORT_RX_ENABLE_64r 33313
#define THDIEXT_MEMORY_TM_0r 33314
#define THDIEXT_MEMORY_TM_1r 33315
#define THDIEXT_PARITY_ERROR_COUNTERr 33316
#define THDIEXT_PARITY_ERROR_INTR_MASKr 33317
#define THDIEXT_PARITY_ERROR_STATUS_0r 33318
#define THDIEXT_PARITY_ERROR_STATUS_1r 33319
#define THDIEXT_PARITY_ERROR_STATUS_0_64r 33320
#define THDIEXT_PARITY_ERROR_STATUS_1_64r 33321
#define THDIEXT_PG_GBL_HDRM_COUNTr 33322
#define THDIEXT_PG_HDRM_COUNT_CELLr 33323
#define THDIEXT_PG_HDRM_LIMIT_CELLr 33324
#define THDIEXT_PG_MIN_CELLr 33325
#define THDIEXT_PG_MIN_COUNT_CELLr 33326
#define THDIEXT_PG_PORT_MIN_COUNT_CELLr 33327
#define THDIEXT_PG_RESET_FLOOR_CELLr 33328
#define THDIEXT_PG_RESET_OFFSET_CELLr 33329
#define THDIEXT_PG_RESET_VALUE_CELLr 33330
#define THDIEXT_PG_SHARED_COUNT_CELLr 33331
#define THDIEXT_PG_SHARED_LIMIT_CELLr 33332
#define THDIEXT_POOL_DROP_STATEr 33333
#define THDIEXT_PORT_COUNT_CELLr 33334
#define THDIEXT_PORT_FC_STATUSr 33335
#define THDIEXT_PORT_LIMIT_STATESr 33336
#define THDIEXT_PORT_LIMIT_STATE_0r 33337
#define THDIEXT_PORT_LIMIT_STATE_1r 33338
#define THDIEXT_PORT_MAX_PKT_SIZEr 33339
#define THDIEXT_PORT_MAX_SHARED_CELLr 33340
#define THDIEXT_PORT_MIN_CELLr 33341
#define THDIEXT_PORT_MIN_COUNT_CELLr 33342
#define THDIEXT_PORT_MIN_PG_ENABLEr 33343
#define THDIEXT_PORT_OVQ_PAUSE_ENABLE0r 33344
#define THDIEXT_PORT_OVQ_PAUSE_ENABLE1r 33345
#define THDIEXT_PORT_OVQ_PAUSE_ENABLE_64r 33346
#define THDIEXT_PORT_PAUSE_ENABLE0_64r 33347
#define THDIEXT_PORT_PAUSE_ENABLE1_64r 33348
#define THDIEXT_PORT_PAUSE_ENABLE_64r 33349
#define THDIEXT_PORT_PG_SPIDr 33350
#define THDIEXT_PORT_PRI_GRP0r 33351
#define THDIEXT_PORT_PRI_GRP1r 33352
#define THDIEXT_PORT_PRI_XON_ENABLEr 33353
#define THDIEXT_PORT_RESUME_LIMIT_CELLr 33354
#define THDIEXT_PORT_SHARED_COUNT_CELLr 33355
#define THDIEXT_PORT_SHARED_MAX_PG_ENABLEr 33356
#define THDIEXT_RDE_POOL_SELECTr 33357
#define THDIEXT_THDI_BST_PROFILE_THRESH_PG_HDRMr 33358
#define THDIEXT_THDI_BST_PROFILE_THRESH_PG_SHAREDr 33359
#define THDIEXT_THDI_BST_PROFILE_THRESH_PORT_SHAREDr 33360
#define THDIEXT_THDI_BST_PROFILE_THRESH_SPr 33361
#define THDIEXT_THDI_BST_SHADOW_SPr 33362
#define THDIEXT_THDI_BST_TRIGGER_STATUSr 33363
#define THDIEXT_THDI_BYPASSr 33364
#define THDIEXT_TOTAL_BUFFER_COUNT_CELLr 33365
#define THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr 33366
#define THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 33367
#define THDIEXT_USE_SP_SHAREDr 33368
#define THDIQEN_BUFFER_CELL_LIMIT_SPr 33369
#define THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr 33370
#define THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr 33371
#define THDIQEN_CELL_SPAP_RED_OFFSET_SPr 33372
#define THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr 33373
#define THDIQEN_COLOR_AWAREr 33374
#define THDIQEN_ECC_ERROR_SINGLE_BIT_ERROR_CNTr 33375
#define THDIQEN_FLOW_CONTROL_XOFF_STATEr 33376
#define THDIQEN_GLOBAL_HDRM_COUNTr 33377
#define THDIQEN_GLOBAL_HDRM_LIMITr 33378
#define THDIQEN_INPUT_PORT_RX_ENABLE0_64r 33379
#define THDIQEN_INPUT_PORT_RX_ENABLE1_64r 33380
#define THDIQEN_INPUT_PORT_RX_ENABLE_64r 33381
#define THDIQEN_MEMORY_TM_0r 33382
#define THDIQEN_MEMORY_TM_1r 33383
#define THDIQEN_PARITY_ERROR_COUNTERr 33384
#define THDIQEN_PARITY_ERROR_INTR_MASKr 33385
#define THDIQEN_PARITY_ERROR_STATUS_0r 33386
#define THDIQEN_PARITY_ERROR_STATUS_1r 33387
#define THDIQEN_PARITY_ERROR_STATUS_0_64r 33388
#define THDIQEN_PARITY_ERROR_STATUS_1_64r 33389
#define THDIQEN_PG_GBL_HDRM_COUNTr 33390
#define THDIQEN_PG_HDRM_COUNT_CELLr 33391
#define THDIQEN_PG_HDRM_LIMIT_CELLr 33392
#define THDIQEN_PG_MIN_CELLr 33393
#define THDIQEN_PG_MIN_COUNT_CELLr 33394
#define THDIQEN_PG_PORT_MIN_COUNT_CELLr 33395
#define THDIQEN_PG_RESET_FLOOR_CELLr 33396
#define THDIQEN_PG_RESET_OFFSET_CELLr 33397
#define THDIQEN_PG_RESET_VALUE_CELLr 33398
#define THDIQEN_PG_SHARED_COUNT_CELLr 33399
#define THDIQEN_PG_SHARED_LIMIT_CELLr 33400
#define THDIQEN_POOL_DROP_STATEr 33401
#define THDIQEN_PORT_COUNT_CELLr 33402
#define THDIQEN_PORT_FC_STATUSr 33403
#define THDIQEN_PORT_LIMIT_STATESr 33404
#define THDIQEN_PORT_LIMIT_STATE_0r 33405
#define THDIQEN_PORT_LIMIT_STATE_1r 33406
#define THDIQEN_PORT_MAX_PKT_SIZEr 33407
#define THDIQEN_PORT_MAX_SHARED_CELLr 33408
#define THDIQEN_PORT_MIN_CELLr 33409
#define THDIQEN_PORT_MIN_COUNT_CELLr 33410
#define THDIQEN_PORT_MIN_PG_ENABLEr 33411
#define THDIQEN_PORT_OVQ_PAUSE_ENABLE0r 33412
#define THDIQEN_PORT_OVQ_PAUSE_ENABLE1r 33413
#define THDIQEN_PORT_OVQ_PAUSE_ENABLE_64r 33414
#define THDIQEN_PORT_PAUSE_ENABLE0_64r 33415
#define THDIQEN_PORT_PAUSE_ENABLE1_64r 33416
#define THDIQEN_PORT_PAUSE_ENABLE_64r 33417
#define THDIQEN_PORT_PG_SPIDr 33418
#define THDIQEN_PORT_PRI_GRP0r 33419
#define THDIQEN_PORT_PRI_GRP1r 33420
#define THDIQEN_PORT_PRI_XON_ENABLEr 33421
#define THDIQEN_PORT_RESUME_LIMIT_CELLr 33422
#define THDIQEN_PORT_SHARED_COUNT_CELLr 33423
#define THDIQEN_PORT_SHARED_MAX_PG_ENABLEr 33424
#define THDIQEN_RDE_POOL_SELECTr 33425
#define THDIQEN_THDI_BST_PROFILE_THRESH_PG_HDRMr 33426
#define THDIQEN_THDI_BST_PROFILE_THRESH_PG_SHAREDr 33427
#define THDIQEN_THDI_BST_PROFILE_THRESH_PORT_SHAREDr 33428
#define THDIQEN_THDI_BST_PROFILE_THRESH_SPr 33429
#define THDIQEN_THDI_BST_SHADOW_SPr 33430
#define THDIQEN_THDI_BST_TRIGGER_STATUSr 33431
#define THDIQEN_THDI_BYPASSr 33432
#define THDIQEN_TOTAL_BUFFER_COUNT_CELLr 33433
#define THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr 33434
#define THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 33435
#define THDIQEN_USE_SP_SHAREDr 33436
#define THDIRQE_BUFFER_CELL_LIMIT_SPr 33437
#define THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr 33438
#define THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr 33439
#define THDIRQE_CELL_SPAP_RED_OFFSET_SPr 33440
#define THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr 33441
#define THDIRQE_COLOR_AWAREr 33442
#define THDIRQE_ECC_ERROR_SINGLE_BIT_ERROR_CNTr 33443
#define THDIRQE_FLOW_CONTROL_XOFF_STATEr 33444
#define THDIRQE_GLOBAL_HDRM_COUNTr 33445
#define THDIRQE_GLOBAL_HDRM_LIMITr 33446
#define THDIRQE_INPUT_PORT_RX_ENABLE0_64r 33447
#define THDIRQE_INPUT_PORT_RX_ENABLE1_64r 33448
#define THDIRQE_INPUT_PORT_RX_ENABLE_64r 33449
#define THDIRQE_MEMORY_TM_0r 33450
#define THDIRQE_MEMORY_TM_1r 33451
#define THDIRQE_PARITY_ERROR_COUNTERr 33452
#define THDIRQE_PARITY_ERROR_INTR_MASKr 33453
#define THDIRQE_PARITY_ERROR_STATUS_0r 33454
#define THDIRQE_PARITY_ERROR_STATUS_1r 33455
#define THDIRQE_PARITY_ERROR_STATUS_0_64r 33456
#define THDIRQE_PARITY_ERROR_STATUS_1_64r 33457
#define THDIRQE_PG_GBL_HDRM_COUNTr 33458
#define THDIRQE_PG_HDRM_COUNT_CELLr 33459
#define THDIRQE_PG_HDRM_LIMIT_CELLr 33460
#define THDIRQE_PG_MIN_CELLr 33461
#define THDIRQE_PG_MIN_COUNT_CELLr 33462
#define THDIRQE_PG_PORT_MIN_COUNT_CELLr 33463
#define THDIRQE_PG_RESET_FLOOR_CELLr 33464
#define THDIRQE_PG_RESET_OFFSET_CELLr 33465
#define THDIRQE_PG_RESET_VALUE_CELLr 33466
#define THDIRQE_PG_SHARED_COUNT_CELLr 33467
#define THDIRQE_PG_SHARED_LIMIT_CELLr 33468
#define THDIRQE_POOL_DROP_STATEr 33469
#define THDIRQE_PORT_COUNT_CELLr 33470
#define THDIRQE_PORT_FC_STATUSr 33471
#define THDIRQE_PORT_LIMIT_STATESr 33472
#define THDIRQE_PORT_LIMIT_STATE_0r 33473
#define THDIRQE_PORT_LIMIT_STATE_1r 33474
#define THDIRQE_PORT_MAX_PKT_SIZEr 33475
#define THDIRQE_PORT_MAX_SHARED_CELLr 33476
#define THDIRQE_PORT_MIN_CELLr 33477
#define THDIRQE_PORT_MIN_COUNT_CELLr 33478
#define THDIRQE_PORT_MIN_PG_ENABLEr 33479
#define THDIRQE_PORT_OVQ_PAUSE_ENABLE0r 33480
#define THDIRQE_PORT_OVQ_PAUSE_ENABLE1r 33481
#define THDIRQE_PORT_OVQ_PAUSE_ENABLE_64r 33482
#define THDIRQE_PORT_PAUSE_ENABLE0_64r 33483
#define THDIRQE_PORT_PAUSE_ENABLE1_64r 33484
#define THDIRQE_PORT_PAUSE_ENABLE_64r 33485
#define THDIRQE_PORT_PG_SPIDr 33486
#define THDIRQE_PORT_PRI_GRP0r 33487
#define THDIRQE_PORT_PRI_GRP1r 33488
#define THDIRQE_PORT_PRI_XON_ENABLEr 33489
#define THDIRQE_PORT_RESUME_LIMIT_CELLr 33490
#define THDIRQE_PORT_SHARED_COUNT_CELLr 33491
#define THDIRQE_PORT_SHARED_MAX_PG_ENABLEr 33492
#define THDIRQE_RDE_POOL_SELECTr 33493
#define THDIRQE_THDI_BST_PROFILE_THRESH_PG_HDRMr 33494
#define THDIRQE_THDI_BST_PROFILE_THRESH_PG_SHAREDr 33495
#define THDIRQE_THDI_BST_PROFILE_THRESH_PORT_SHAREDr 33496
#define THDIRQE_THDI_BST_PROFILE_THRESH_SPr 33497
#define THDIRQE_THDI_BST_SHADOW_SPr 33498
#define THDIRQE_THDI_BST_TRIGGER_STATUSr 33499
#define THDIRQE_THDI_BYPASSr 33500
#define THDIRQE_TOTAL_BUFFER_COUNT_CELLr 33501
#define THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr 33502
#define THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 33503
#define THDIRQE_USE_SP_SHAREDr 33504
#define THDI_BST_PG_HDRM_PROFILEr 33505
#define THDI_BST_PG_SHARED_PROFILEr 33506
#define THDI_BST_PROFILE_THRESH_PG_HDRMr 33507
#define THDI_BST_PROFILE_THRESH_PG_SHAREDr 33508
#define THDI_BST_PROFILE_THRESH_PORT_SHAREDr 33509
#define THDI_BST_PROFILE_THRESH_SPr 33510
#define THDI_BST_SHADOW_SPr 33511
#define THDI_BST_SP_GLOBAL_SHARED_CNTr 33512
#define THDI_BST_SP_GLOBAL_SHARED_PROFILEr 33513
#define THDI_BST_SP_SHARED_PROFILEr 33514
#define THDI_BST_TRIGGER_STATUSr 33515
#define THDI_BST_TRIGGER_STATUS_PIPEXr 33516
#define THDI_BST_TRIGGER_STATUS_PIPEYr 33517
#define THDI_BST_TRIGGER_STATUS_TYPE_PIPEXr 33518
#define THDI_BST_TRIGGER_STATUS_TYPE_PIPEYr 33519
#define THDI_BUFFER_CELL_LIMIT_PUBLIC_POOLr 33520
#define THDI_BUFFER_CELL_LIMIT_SPr 33521
#define THDI_BYPASSr 33522
#define THDI_CELL_RESET_LIMIT_OFFSET_SPr 33523
#define THDI_CELL_SPAP_RED_OFFSET_SPr 33524
#define THDI_CELL_SPAP_YELLOW_OFFSET_SPr 33525
#define THDI_EN_COR_ERR_RPTr 33526
#define THDI_FLOW_CONTROL_XOFF_STATEr 33527
#define THDI_GLOBAL_HDRM_COUNT_PIPEXr 33528
#define THDI_GLOBAL_HDRM_COUNT_PIPEYr 33529
#define THDI_GLOBAL_HDRM_LIMIT_PIPEXr 33530
#define THDI_GLOBAL_HDRM_LIMIT_PIPEYr 33531
#define THDI_GLOBAL_HDRM_RESERVED_PIPEXr 33532
#define THDI_GLOBAL_HDRM_RESERVED_PIPEYr 33533
#define THDI_INPUT_PORT_XON_ENABLESr 33534
#define THDI_MEMORY_PTPG_CFG_MEM_TM_0r 33535
#define THDI_MEMORY_PTPG_CFG_MEM_TM_1r 33536
#define THDI_MEMORY_PTSP_CFG_MEM_TM_0r 33537
#define THDI_MEMORY_PTSP_CFG_MEM_TM_1r 33538
#define THDI_MEMORY_TM_0r 33539
#define THDI_MEMORY_TM_1r 33540
#define THDI_MEM_INIT_STATUSr 33541
#define THDI_POOL_CONFIGr 33542
#define THDI_POOL_DROP_STATEr 33543
#define THDI_POOL_SHARED_COUNT_SPr 33544
#define THDI_PORT_LIMIT_STATESr 33545
#define THDI_PORT_MAX_PKT_SIZEr 33546
#define THDI_PORT_PG_SPIDr 33547
#define THDI_PORT_PRI_GRP0r 33548
#define THDI_PORT_PRI_GRP1r 33549
#define THDI_TOTAL_CELL_COUNT_PUBLIC_POOLr 33550
#define THDI_TO_OOBFC_SP_STr 33551
#define THDO_BST_PORT_ECC_ERROR_ADDRESSr 33552
#define THDO_BST_QGROUP_ECC_ERROR_ADDRESSr 33553
#define THDO_BST_QUEUE_ECC_ERROR_ADDRESSr 33554
#define THDO_BST_STATr 33555
#define THDO_BYPASSr 33556
#define THDO_CONFIG_PORT_ECC_ERROR_ADDRESSr 33557
#define THDO_CONFIG_QGROUP_ECC_ERROR_ADDRESSr 33558
#define THDO_CONFIG_QUEUE_ECC_ERROR_ADDRESSr 33559
#define THDO_COUNTER_PORT_ECC_ERROR_ADDRESSr 33560
#define THDO_COUNTER_QGROUP_ECC_ERROR_ADDRESSr 33561
#define THDO_COUNTER_QUEUE_ECC_ERROR_ADDRESSr 33562
#define THDO_CTRO_ECC_ERROR_ADDRr 33563
#define THDO_DEBUGr 33564
#define THDO_DEBUG_DCM_PMr 33565
#define THDO_DEBUG_TM_UC0r 33566
#define THDO_DEBUG_TM_UC1r 33567
#define THDO_DEBUG_TM_UCSP0r 33568
#define THDO_DEBUG_TM_UCSP1r 33569
#define THDO_DROP_CTR_CONFIGr 33570
#define THDO_INTEROP_CONFIGr 33571
#define THDO_INTEROP_CONFIG_PLUSr 33572
#define THDO_MEMDEBUG_CTRO_UC_DTYPEr 33573
#define THDO_MEMDEBUG_CTRO_UC_PKT_STOREr 33574
#define THDO_MEMDEBUG_OPNCONFIGr 33575
#define THDO_MEMDEBUG_OPNCOUNTr 33576
#define THDO_MEMDEBUG_OPNOFFSETr 33577
#define THDO_MEMDEBUG_OPNSTATUSr 33578
#define THDO_MEMDEBUG_QCONFIGr 33579
#define THDO_MEMDEBUG_QCOUNTr 33580
#define THDO_MEMDEBUG_QOFFSETr 33581
#define THDO_MEMDEBUG_QRESETr 33582
#define THDO_MEMDEBUG_QSTATUSr 33583
#define THDO_MEMORY_TM_0r 33584
#define THDO_MEMORY_TM_1r 33585
#define THDO_MISCCONFIGr 33586
#define THDO_OFFSET_QGROUP_ECC_ERROR_ADDRESSr 33587
#define THDO_OFFSET_QUEUE_ECC_ERROR_ADDRESSr 33588
#define THDO_PARITY_ERROR_ADDRESSr 33589
#define THDO_PARITY_ERROR_COUNTr 33590
#define THDO_PARITY_ERROR_COUNT_2BITr 33591
#define THDO_PARITY_ERROR_MASK1r 33592
#define THDO_PARITY_ERROR_MASK2r 33593
#define THDO_PARITY_ERROR_STATUS1r 33594
#define THDO_PARITY_ERROR_STATUS2r 33595
#define THDO_PARITY_ERROR_STATUS_64r 33596
#define THDO_PORT_DISABLE_CFG1r 33597
#define THDO_PORT_DISABLE_STATUSr 33598
#define THDO_PORT_E2ECC_COS_SPIDr 33599
#define THDO_QUEUE_DISABLE_CFG1r 33600
#define THDO_QUEUE_DISABLE_CFG2r 33601
#define THDO_QUEUE_DISABLE_STATUSr 33602
#define THDO_Q_TO_QGRP_MAP_ECC_ERROR_ADDRESSr 33603
#define THDO_RDE_SP_SELECTr 33604
#define THDO_RDE_WORK_QUEUE_DROP_STATUS_64r 33605
#define THDO_RESUME_QGROUP_ECC_ERROR_ADDRESSr 33606
#define THDO_RESUME_QUEUE_ECC_ERROR_ADDRESSr 33607
#define THDO_RQE_WORK_QUEUE_DROP_STATUS_64r 33608
#define THDO_TO_OOBFC_SP_STr 33609
#define THDO_UNICAST_DROP_EMIRROR_CNTr 33610
#define THDU_BST_STATr 33611
#define THDU_BYPASSr 33612
#define THDU_DEBUGr 33613
#define THDU_MEMORY_0_TMr 33614
#define THDU_MEMORY_1_TMr 33615
#define THDU_OUTPUT_PORT_RX_ENABLE0_64r 33616
#define THDU_OUTPUT_PORT_RX_ENABLE1_64r 33617
#define THDU_PORT_E2ECC_COS_SPIDr 33618
#define TICK_MODEr 33619
#define TIMECELLCOUNTr 33620
#define TIMEINNORMr 33621
#define TIMEINSLOWr 33622
#define TIMEOUTREGr 33623
#define TIMERCONFIGURATIONr 33624
#define TIMER_RAW_INTR_STATUSr 33625
#define TIME_DOMAINr 33626
#define TIME_DOMAIN_CONFIGr 33627
#define TJBDMAX1_TCID_0r 33628
#define TJBDMAX1_TCID_1r 33629
#define TJBDMAX1_TCID_2r 33630
#define TJBDMAX1_TCID_3r 33631
#define TJBDMAX1_TCID_4r 33632
#define TJBDMAX1_TCID_5r 33633
#define TJBDMAX1_TCID_6r 33634
#define TJBDMAX1_TCID_7r 33635
#define TJBDMAX1_TCID_8r 33636
#define TJBDMAX1_TCID_9r 33637
#define TJBDMAX1_TCID_10r 33638
#define TJBDMAX1_TCID_11r 33639
#define TJBDMAX1_TCID_12r 33640
#define TJBDMAX1_TCID_13r 33641
#define TJBDMAX1_TCID_14r 33642
#define TJBDMAX1_TCID_15r 33643
#define TJBDMAX2_TCID_0r 33644
#define TJBDMAX2_TCID_1r 33645
#define TJBDMAX2_TCID_2r 33646
#define TJBDMAX2_TCID_3r 33647
#define TJBDMAX2_TCID_4r 33648
#define TJBDMAX2_TCID_5r 33649
#define TJBDMAX2_TCID_6r 33650
#define TJBDMAX2_TCID_7r 33651
#define TJBDMAX2_TCID_8r 33652
#define TJBDMAX2_TCID_9r 33653
#define TJBDMAX2_TCID_10r 33654
#define TJBDMAX2_TCID_11r 33655
#define TJBDMAX2_TCID_12r 33656
#define TJBDMAX2_TCID_13r 33657
#define TJBDMAX2_TCID_14r 33658
#define TJBDMAX2_TCID_15r 33659
#define TJBRr 33660
#define TLCLr 33661
#define TMA_CONTROLr 33662
#define TMA_DEBUGr 33663
#define TMA_DIRECT0_TRACE_CAPT0r 33664
#define TMA_DIRECT0_TRACE_CAPT1r 33665
#define TMA_DIRECT0_TRACE_CONTROLr 33666
#define TMA_DIRECT0_TRACE_COUNTERr 33667
#define TMA_DIRECT0_TRACE_FIELD_MASK0r 33668
#define TMA_DIRECT0_TRACE_FIELD_MASK1r 33669
#define TMA_DIRECT0_TRACE_FIELD_VALUE0r 33670
#define TMA_DIRECT0_TRACE_FIELD_VALUE1r 33671
#define TMA_DIRECT1_TRACE_CAPT0r 33672
#define TMA_DIRECT1_TRACE_CAPT1r 33673
#define TMA_DIRECT1_TRACE_CONTROLr 33674
#define TMA_DIRECT1_TRACE_COUNTERr 33675
#define TMA_DIRECT1_TRACE_FIELD_MASK0r 33676
#define TMA_DIRECT1_TRACE_FIELD_MASK1r 33677
#define TMA_DIRECT1_TRACE_FIELD_VALUE0r 33678
#define TMA_DIRECT1_TRACE_FIELD_VALUE1r 33679
#define TMA_DIRECT2_TRACE_CAPT0r 33680
#define TMA_DIRECT2_TRACE_CAPT1r 33681
#define TMA_DIRECT2_TRACE_CONTROLr 33682
#define TMA_DIRECT2_TRACE_COUNTERr 33683
#define TMA_DIRECT2_TRACE_FIELD_MASK0r 33684
#define TMA_DIRECT2_TRACE_FIELD_MASK1r 33685
#define TMA_DIRECT2_TRACE_FIELD_VALUE0r 33686
#define TMA_DIRECT2_TRACE_FIELD_VALUE1r 33687
#define TMA_DIRECT3_TRACE_CAPT0r 33688
#define TMA_DIRECT3_TRACE_CAPT1r 33689
#define TMA_DIRECT3_TRACE_CONTROLr 33690
#define TMA_DIRECT3_TRACE_COUNTERr 33691
#define TMA_DIRECT3_TRACE_FIELD_MASK0r 33692
#define TMA_DIRECT3_TRACE_FIELD_MASK1r 33693
#define TMA_DIRECT3_TRACE_FIELD_VALUE0r 33694
#define TMA_DIRECT3_TRACE_FIELD_VALUE1r 33695
#define TMA_DIRECT_DEBUGr 33696
#define TMA_DIRECT_ERROR0r 33697
#define TMA_DIRECT_ERROR1r 33698
#define TMA_DIRECT_ERROR2r 33699
#define TMA_DIRECT_ERROR3r 33700
#define TMA_DIRECT_ERROR0_MASKr 33701
#define TMA_DIRECT_ERROR1_MASKr 33702
#define TMA_DIRECT_ERROR2_MASKr 33703
#define TMA_DIRECT_ERROR3_MASKr 33704
#define TMA_GLOBAL_ARRIVAL_COUNTER_DEBUG2r 33705
#define TMA_GLOBAL_ARRIVAL_TIMER_DEBUG0r 33706
#define TMA_GLOBAL_ARRIVAL_TIMER_DEBUG1r 33707
#define TMA_GLOBAL_TABLE_DEADLINE_CONFIGr 33708
#define TMA_GLOBAL_TABLE_ENTRY_CONFIGr 33709
#define TMA_HASH0_ECC_DEBUG_CONTROLr 33710
#define TMA_HASH1_ECC_DEBUG_CONTROLr 33711
#define TMA_HASH_ADJUST_HIGH_CONFIGr 33712
#define TMA_HASH_ADJUST_LOW_CONFIGr 33713
#define TMA_HASH_BYPASS_DEBUGr 33714
#define TMA_HASH_ECC_DEBUGr 33715
#define TMA_HASH_ECC_ERROR0r 33716
#define TMA_HASH_ECC_ERROR1r 33717
#define TMA_HASH_ECC_ERROR0_MASKr 33718
#define TMA_HASH_ECC_ERROR1_MASKr 33719
#define TMA_HASH_MEM_TM_DEBUGr 33720
#define TMA_HASH_RCNT_DEBUGr 33721
#define TMA_KEYPLODER_DEBUGr 33722
#define TMA_KEYPLODER_ECC_DEBUGr 33723
#define TMA_KEYPLODER_ECC_DEBUG_CONTROLr 33724
#define TMA_KEYPLODER_ERRORr 33725
#define TMA_KEYPLODER_ERROR_MASKr 33726
#define TMA_KEYPLODER_FREE_LIST_DEBUGr 33727
#define TMA_KEYPLODER_SUBKEY0_DEBUGr 33728
#define TMA_KEYPLODER_SUBKEY0_LOOKUP_CONFIGr 33729
#define TMA_KEYPLODER_SUBKEY0_SHIFT_CONFIGr 33730
#define TMA_KEYPLODER_SUBKEY1_DEBUGr 33731
#define TMA_KEYPLODER_SUBKEY1_LOOKUP_CONFIGr 33732
#define TMA_KEYPLODER_SUBKEY1_SHIFT_CONFIGr 33733
#define TMA_KEYPLODER_TAPS0_FIFO_DEBUGr 33734
#define TMA_KEYPLODER_TAPS1_FIFO_DEBUGr 33735
#define TMA_KEYPLODER_TRACE_CAPT0r 33736
#define TMA_KEYPLODER_TRACE_CAPT1r 33737
#define TMA_KEYPLODER_TRACE_CAPT2r 33738
#define TMA_KEYPLODER_TRACE_CAPT3r 33739
#define TMA_KEYPLODER_TRACE_CAPT4r 33740
#define TMA_KEYPLODER_TRACE_CAPT5r 33741
#define TMA_KEYPLODER_TRACE_CAPT6r 33742
#define TMA_KEYPLODER_TRACE_CAPT7r 33743
#define TMA_KEYPLODER_TRACE_CAPT8r 33744
#define TMA_KEYPLODER_TRACE_CAPT9r 33745
#define TMA_KEYPLODER_TRACE_CAPT10r 33746
#define TMA_KEYPLODER_TRACE_CAPT11r 33747
#define TMA_KEYPLODER_TRACE_CAPT12r 33748
#define TMA_KEYPLODER_TRACE_CAPT13r 33749
#define TMA_KEYPLODER_TRACE_CAPT14r 33750
#define TMA_KEYPLODER_TRACE_CAPT15r 33751
#define TMA_KEYPLODER_TRACE_CAPT16r 33752
#define TMA_KEYPLODER_TRACE_CAPT17r 33753
#define TMA_KEYPLODER_TRACE_CONTROLr 33754
#define TMA_KEYPLODER_TRACE_COUNTERr 33755
#define TMA_KEYPLODER_TRACE_FIELD_MASK0r 33756
#define TMA_KEYPLODER_TRACE_FIELD_MASK1r 33757
#define TMA_KEYPLODER_TRACE_FIELD_MASK2r 33758
#define TMA_KEYPLODER_TRACE_FIELD_MASK3r 33759
#define TMA_KEYPLODER_TRACE_FIELD_MASK4r 33760
#define TMA_KEYPLODER_TRACE_FIELD_MASK5r 33761
#define TMA_KEYPLODER_TRACE_FIELD_MASK6r 33762
#define TMA_KEYPLODER_TRACE_FIELD_MASK7r 33763
#define TMA_KEYPLODER_TRACE_FIELD_MASK8r 33764
#define TMA_KEYPLODER_TRACE_FIELD_MASK9r 33765
#define TMA_KEYPLODER_TRACE_FIELD_MASK10r 33766
#define TMA_KEYPLODER_TRACE_FIELD_MASK11r 33767
#define TMA_KEYPLODER_TRACE_FIELD_MASK12r 33768
#define TMA_KEYPLODER_TRACE_FIELD_MASK13r 33769
#define TMA_KEYPLODER_TRACE_FIELD_MASK14r 33770
#define TMA_KEYPLODER_TRACE_FIELD_MASK15r 33771
#define TMA_KEYPLODER_TRACE_FIELD_MASK16r 33772
#define TMA_KEYPLODER_TRACE_FIELD_MASK17r 33773
#define TMA_KEYPLODER_TRACE_FIELD_VALUE0r 33774
#define TMA_KEYPLODER_TRACE_FIELD_VALUE1r 33775
#define TMA_KEYPLODER_TRACE_FIELD_VALUE2r 33776
#define TMA_KEYPLODER_TRACE_FIELD_VALUE3r 33777
#define TMA_KEYPLODER_TRACE_FIELD_VALUE4r 33778
#define TMA_KEYPLODER_TRACE_FIELD_VALUE5r 33779
#define TMA_KEYPLODER_TRACE_FIELD_VALUE6r 33780
#define TMA_KEYPLODER_TRACE_FIELD_VALUE7r 33781
#define TMA_KEYPLODER_TRACE_FIELD_VALUE8r 33782
#define TMA_KEYPLODER_TRACE_FIELD_VALUE9r 33783
#define TMA_KEYPLODER_TRACE_FIELD_VALUE10r 33784
#define TMA_KEYPLODER_TRACE_FIELD_VALUE11r 33785
#define TMA_KEYPLODER_TRACE_FIELD_VALUE12r 33786
#define TMA_KEYPLODER_TRACE_FIELD_VALUE13r 33787
#define TMA_KEYPLODER_TRACE_FIELD_VALUE14r 33788
#define TMA_KEYPLODER_TRACE_FIELD_VALUE15r 33789
#define TMA_KEYPLODER_TRACE_FIELD_VALUE16r 33790
#define TMA_KEYPLODER_TRACE_FIELD_VALUE17r 33791
#define TMA_KEYPLODER_UPDATE_COUNT_DEBUGr 33792
#define TMA_PD_ASSIST_DEBUGr 33793
#define TMA_PM_CONFIGr 33794
#define TMA_PM_ECC_DEBUG0r 33795
#define TMA_PM_ECC_DEBUG1r 33796
#define TMA_PM_ECC_ERRORr 33797
#define TMA_PM_ECC_ERROR_MASKr 33798
#define TMA_PM_ECC_STATUSr 33799
#define TMA_PM_FILTER_CONFIGr 33800
#define TMA_PM_MEM_DEBUGr 33801
#define TMA_TRACE_STATUSr 33802
#define TMA_TRACE_STATUS_MASKr 33803
#define TMB_COMPLETION_DM0_TRACE_CAPT0r 33804
#define TMB_COMPLETION_DM0_TRACE_CAPT1r 33805
#define TMB_COMPLETION_DM0_TRACE_CAPT2r 33806
#define TMB_COMPLETION_DM0_TRACE_CAPT3r 33807
#define TMB_COMPLETION_DM0_TRACE_CAPT4r 33808
#define TMB_COMPLETION_DM0_TRACE_CONTROLr 33809
#define TMB_COMPLETION_DM0_TRACE_COUNTERr 33810
#define TMB_COMPLETION_DM0_TRACE_FIELD_MASK0r 33811
#define TMB_COMPLETION_DM0_TRACE_FIELD_MASK1r 33812
#define TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r 33813
#define TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r 33814
#define TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r 33815
#define TMB_COMPLETION_DM0_TRACE_FIELD_VALUE0r 33816
#define TMB_COMPLETION_DM0_TRACE_FIELD_VALUE1r 33817
#define TMB_COMPLETION_DM0_TRACE_FIELD_VALUE2r 33818
#define TMB_COMPLETION_DM0_TRACE_FIELD_VALUE3r 33819
#define TMB_COMPLETION_DM0_TRACE_FIELD_VALUE4r 33820
#define TMB_COMPLETION_DM1_TRACE_CAPT0r 33821
#define TMB_COMPLETION_DM1_TRACE_CAPT1r 33822
#define TMB_COMPLETION_DM1_TRACE_CAPT2r 33823
#define TMB_COMPLETION_DM1_TRACE_CAPT3r 33824
#define TMB_COMPLETION_DM1_TRACE_CAPT4r 33825
#define TMB_COMPLETION_DM1_TRACE_CONTROLr 33826
#define TMB_COMPLETION_DM1_TRACE_COUNTERr 33827
#define TMB_COMPLETION_DM1_TRACE_FIELD_MASK0r 33828
#define TMB_COMPLETION_DM1_TRACE_FIELD_MASK1r 33829
#define TMB_COMPLETION_DM1_TRACE_FIELD_MASK2r 33830
#define TMB_COMPLETION_DM1_TRACE_FIELD_MASK3r 33831
#define TMB_COMPLETION_DM1_TRACE_FIELD_MASK4r 33832
#define TMB_COMPLETION_DM1_TRACE_FIELD_VALUE0r 33833
#define TMB_COMPLETION_DM1_TRACE_FIELD_VALUE1r 33834
#define TMB_COMPLETION_DM1_TRACE_FIELD_VALUE2r 33835
#define TMB_COMPLETION_DM1_TRACE_FIELD_VALUE3r 33836
#define TMB_COMPLETION_DM1_TRACE_FIELD_VALUE4r 33837
#define TMB_COMPLETION_DM2_TRACE_CAPT0r 33838
#define TMB_COMPLETION_DM2_TRACE_CAPT1r 33839
#define TMB_COMPLETION_DM2_TRACE_CAPT2r 33840
#define TMB_COMPLETION_DM2_TRACE_CAPT3r 33841
#define TMB_COMPLETION_DM2_TRACE_CAPT4r 33842
#define TMB_COMPLETION_DM2_TRACE_CONTROLr 33843
#define TMB_COMPLETION_DM2_TRACE_COUNTERr 33844
#define TMB_COMPLETION_DM2_TRACE_FIELD_MASK0r 33845
#define TMB_COMPLETION_DM2_TRACE_FIELD_MASK1r 33846
#define TMB_COMPLETION_DM2_TRACE_FIELD_MASK2r 33847
#define TMB_COMPLETION_DM2_TRACE_FIELD_MASK3r 33848
#define TMB_COMPLETION_DM2_TRACE_FIELD_MASK4r 33849
#define TMB_COMPLETION_DM2_TRACE_FIELD_VALUE0r 33850
#define TMB_COMPLETION_DM2_TRACE_FIELD_VALUE1r 33851
#define TMB_COMPLETION_DM2_TRACE_FIELD_VALUE2r 33852
#define TMB_COMPLETION_DM2_TRACE_FIELD_VALUE3r 33853
#define TMB_COMPLETION_DM2_TRACE_FIELD_VALUE4r 33854
#define TMB_COMPLETION_DM3_TRACE_CAPT0r 33855
#define TMB_COMPLETION_DM3_TRACE_CAPT1r 33856
#define TMB_COMPLETION_DM3_TRACE_CAPT2r 33857
#define TMB_COMPLETION_DM3_TRACE_CAPT3r 33858
#define TMB_COMPLETION_DM3_TRACE_CAPT4r 33859
#define TMB_COMPLETION_DM3_TRACE_CONTROLr 33860
#define TMB_COMPLETION_DM3_TRACE_COUNTERr 33861
#define TMB_COMPLETION_DM3_TRACE_FIELD_MASK0r 33862
#define TMB_COMPLETION_DM3_TRACE_FIELD_MASK1r 33863
#define TMB_COMPLETION_DM3_TRACE_FIELD_MASK2r 33864
#define TMB_COMPLETION_DM3_TRACE_FIELD_MASK3r 33865
#define TMB_COMPLETION_DM3_TRACE_FIELD_MASK4r 33866
#define TMB_COMPLETION_DM3_TRACE_FIELD_VALUE0r 33867
#define TMB_COMPLETION_DM3_TRACE_FIELD_VALUE1r 33868
#define TMB_COMPLETION_DM3_TRACE_FIELD_VALUE2r 33869
#define TMB_COMPLETION_DM3_TRACE_FIELD_VALUE3r 33870
#define TMB_COMPLETION_DM3_TRACE_FIELD_VALUE4r 33871
#define TMB_COMPLETION_ECC_DEBUG0r 33872
#define TMB_COMPLETION_ECC_DEBUG1r 33873
#define TMB_COMPLETION_ECC_ERRORr 33874
#define TMB_COMPLETION_ECC_ERROR_MASKr 33875
#define TMB_COMPLETION_ECC_STATUSr 33876
#define TMB_COMPLETION_ERROR0r 33877
#define TMB_COMPLETION_ERROR1r 33878
#define TMB_COMPLETION_ERROR0_MASKr 33879
#define TMB_COMPLETION_ERROR1_MASKr 33880
#define TMB_COMPLETION_FIFO_DEBUG_CONTROLr 33881
#define TMB_COMPLETION_FIFO_DEBUG_DEPTH0r 33882
#define TMB_COMPLETION_FIFO_DEBUG_DEPTH1r 33883
#define TMB_COMPLETION_FIFO_DEBUG_DEPTH2r 33884
#define TMB_COMPLETION_FIFO_DEBUG_DEPTH3r 33885
#define TMB_COMPLETION_FIFO_DEBUG_DEPTH4r 33886
#define TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH0r 33887
#define TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH1r 33888
#define TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH2r 33889
#define TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH3r 33890
#define TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH4r 33891
#define TMB_COMPLETION_MEM_DEBUGr 33892
#define TMB_COMPLETION_MISS_ENTRY0_127_96r 33893
#define TMB_COMPLETION_MISS_ENTRY0_31_0r 33894
#define TMB_COMPLETION_MISS_ENTRY0_63_32r 33895
#define TMB_COMPLETION_MISS_ENTRY0_95_64r 33896
#define TMB_COMPLETION_MISS_ENTRY10_127_96r 33897
#define TMB_COMPLETION_MISS_ENTRY10_31_0r 33898
#define TMB_COMPLETION_MISS_ENTRY10_63_32r 33899
#define TMB_COMPLETION_MISS_ENTRY10_95_64r 33900
#define TMB_COMPLETION_MISS_ENTRY11_127_96r 33901
#define TMB_COMPLETION_MISS_ENTRY11_31_0r 33902
#define TMB_COMPLETION_MISS_ENTRY11_63_32r 33903
#define TMB_COMPLETION_MISS_ENTRY11_95_64r 33904
#define TMB_COMPLETION_MISS_ENTRY12_127_96r 33905
#define TMB_COMPLETION_MISS_ENTRY12_31_0r 33906
#define TMB_COMPLETION_MISS_ENTRY12_63_32r 33907
#define TMB_COMPLETION_MISS_ENTRY12_95_64r 33908
#define TMB_COMPLETION_MISS_ENTRY13_127_96r 33909
#define TMB_COMPLETION_MISS_ENTRY13_31_0r 33910
#define TMB_COMPLETION_MISS_ENTRY13_63_32r 33911
#define TMB_COMPLETION_MISS_ENTRY13_95_64r 33912
#define TMB_COMPLETION_MISS_ENTRY14_127_96r 33913
#define TMB_COMPLETION_MISS_ENTRY14_31_0r 33914
#define TMB_COMPLETION_MISS_ENTRY14_63_32r 33915
#define TMB_COMPLETION_MISS_ENTRY14_95_64r 33916
#define TMB_COMPLETION_MISS_ENTRY15_127_96r 33917
#define TMB_COMPLETION_MISS_ENTRY15_31_0r 33918
#define TMB_COMPLETION_MISS_ENTRY15_63_32r 33919
#define TMB_COMPLETION_MISS_ENTRY15_95_64r 33920
#define TMB_COMPLETION_MISS_ENTRY16_127_96r 33921
#define TMB_COMPLETION_MISS_ENTRY16_31_0r 33922
#define TMB_COMPLETION_MISS_ENTRY16_63_32r 33923
#define TMB_COMPLETION_MISS_ENTRY16_95_64r 33924
#define TMB_COMPLETION_MISS_ENTRY17_127_96r 33925
#define TMB_COMPLETION_MISS_ENTRY17_31_0r 33926
#define TMB_COMPLETION_MISS_ENTRY17_63_32r 33927
#define TMB_COMPLETION_MISS_ENTRY17_95_64r 33928
#define TMB_COMPLETION_MISS_ENTRY18_127_96r 33929
#define TMB_COMPLETION_MISS_ENTRY18_31_0r 33930
#define TMB_COMPLETION_MISS_ENTRY18_63_32r 33931
#define TMB_COMPLETION_MISS_ENTRY18_95_64r 33932
#define TMB_COMPLETION_MISS_ENTRY19_127_96r 33933
#define TMB_COMPLETION_MISS_ENTRY19_31_0r 33934
#define TMB_COMPLETION_MISS_ENTRY19_63_32r 33935
#define TMB_COMPLETION_MISS_ENTRY19_95_64r 33936
#define TMB_COMPLETION_MISS_ENTRY1_127_96r 33937
#define TMB_COMPLETION_MISS_ENTRY1_31_0r 33938
#define TMB_COMPLETION_MISS_ENTRY1_63_32r 33939
#define TMB_COMPLETION_MISS_ENTRY1_95_64r 33940
#define TMB_COMPLETION_MISS_ENTRY20_127_96r 33941
#define TMB_COMPLETION_MISS_ENTRY20_31_0r 33942
#define TMB_COMPLETION_MISS_ENTRY20_63_32r 33943
#define TMB_COMPLETION_MISS_ENTRY20_95_64r 33944
#define TMB_COMPLETION_MISS_ENTRY21_127_96r 33945
#define TMB_COMPLETION_MISS_ENTRY21_31_0r 33946
#define TMB_COMPLETION_MISS_ENTRY21_63_32r 33947
#define TMB_COMPLETION_MISS_ENTRY21_95_64r 33948
#define TMB_COMPLETION_MISS_ENTRY22_127_96r 33949
#define TMB_COMPLETION_MISS_ENTRY22_31_0r 33950
#define TMB_COMPLETION_MISS_ENTRY22_63_32r 33951
#define TMB_COMPLETION_MISS_ENTRY22_95_64r 33952
#define TMB_COMPLETION_MISS_ENTRY23_127_96r 33953
#define TMB_COMPLETION_MISS_ENTRY23_31_0r 33954
#define TMB_COMPLETION_MISS_ENTRY23_63_32r 33955
#define TMB_COMPLETION_MISS_ENTRY23_95_64r 33956
#define TMB_COMPLETION_MISS_ENTRY24_127_96r 33957
#define TMB_COMPLETION_MISS_ENTRY24_31_0r 33958
#define TMB_COMPLETION_MISS_ENTRY24_63_32r 33959
#define TMB_COMPLETION_MISS_ENTRY24_95_64r 33960
#define TMB_COMPLETION_MISS_ENTRY25_127_96r 33961
#define TMB_COMPLETION_MISS_ENTRY25_31_0r 33962
#define TMB_COMPLETION_MISS_ENTRY25_63_32r 33963
#define TMB_COMPLETION_MISS_ENTRY25_95_64r 33964
#define TMB_COMPLETION_MISS_ENTRY26_127_96r 33965
#define TMB_COMPLETION_MISS_ENTRY26_31_0r 33966
#define TMB_COMPLETION_MISS_ENTRY26_63_32r 33967
#define TMB_COMPLETION_MISS_ENTRY26_95_64r 33968
#define TMB_COMPLETION_MISS_ENTRY27_127_96r 33969
#define TMB_COMPLETION_MISS_ENTRY27_31_0r 33970
#define TMB_COMPLETION_MISS_ENTRY27_63_32r 33971
#define TMB_COMPLETION_MISS_ENTRY27_95_64r 33972
#define TMB_COMPLETION_MISS_ENTRY28_127_96r 33973
#define TMB_COMPLETION_MISS_ENTRY28_31_0r 33974
#define TMB_COMPLETION_MISS_ENTRY28_63_32r 33975
#define TMB_COMPLETION_MISS_ENTRY28_95_64r 33976
#define TMB_COMPLETION_MISS_ENTRY29_127_96r 33977
#define TMB_COMPLETION_MISS_ENTRY29_31_0r 33978
#define TMB_COMPLETION_MISS_ENTRY29_63_32r 33979
#define TMB_COMPLETION_MISS_ENTRY29_95_64r 33980
#define TMB_COMPLETION_MISS_ENTRY2_127_96r 33981
#define TMB_COMPLETION_MISS_ENTRY2_31_0r 33982
#define TMB_COMPLETION_MISS_ENTRY2_63_32r 33983
#define TMB_COMPLETION_MISS_ENTRY2_95_64r 33984
#define TMB_COMPLETION_MISS_ENTRY30_127_96r 33985
#define TMB_COMPLETION_MISS_ENTRY30_31_0r 33986
#define TMB_COMPLETION_MISS_ENTRY30_63_32r 33987
#define TMB_COMPLETION_MISS_ENTRY30_95_64r 33988
#define TMB_COMPLETION_MISS_ENTRY31_127_96r 33989
#define TMB_COMPLETION_MISS_ENTRY31_31_0r 33990
#define TMB_COMPLETION_MISS_ENTRY31_63_32r 33991
#define TMB_COMPLETION_MISS_ENTRY31_95_64r 33992
#define TMB_COMPLETION_MISS_ENTRY3_127_96r 33993
#define TMB_COMPLETION_MISS_ENTRY3_31_0r 33994
#define TMB_COMPLETION_MISS_ENTRY3_63_32r 33995
#define TMB_COMPLETION_MISS_ENTRY3_95_64r 33996
#define TMB_COMPLETION_MISS_ENTRY4_127_96r 33997
#define TMB_COMPLETION_MISS_ENTRY4_31_0r 33998
#define TMB_COMPLETION_MISS_ENTRY4_63_32r 33999
#define TMB_COMPLETION_MISS_ENTRY4_95_64r 34000
#define TMB_COMPLETION_MISS_ENTRY5_127_96r 34001
#define TMB_COMPLETION_MISS_ENTRY5_31_0r 34002
#define TMB_COMPLETION_MISS_ENTRY5_63_32r 34003
#define TMB_COMPLETION_MISS_ENTRY5_95_64r 34004
#define TMB_COMPLETION_MISS_ENTRY6_127_96r 34005
#define TMB_COMPLETION_MISS_ENTRY6_31_0r 34006
#define TMB_COMPLETION_MISS_ENTRY6_63_32r 34007
#define TMB_COMPLETION_MISS_ENTRY6_95_64r 34008
#define TMB_COMPLETION_MISS_ENTRY7_127_96r 34009
#define TMB_COMPLETION_MISS_ENTRY7_31_0r 34010
#define TMB_COMPLETION_MISS_ENTRY7_63_32r 34011
#define TMB_COMPLETION_MISS_ENTRY7_95_64r 34012
#define TMB_COMPLETION_MISS_ENTRY8_127_96r 34013
#define TMB_COMPLETION_MISS_ENTRY8_31_0r 34014
#define TMB_COMPLETION_MISS_ENTRY8_63_32r 34015
#define TMB_COMPLETION_MISS_ENTRY8_95_64r 34016
#define TMB_COMPLETION_MISS_ENTRY9_127_96r 34017
#define TMB_COMPLETION_MISS_ENTRY9_31_0r 34018
#define TMB_COMPLETION_MISS_ENTRY9_63_32r 34019
#define TMB_COMPLETION_MISS_ENTRY9_95_64r 34020
#define TMB_COMPLETION_PARITY_DEBUG_CONTROL0r 34021
#define TMB_COMPLETION_PARITY_DEBUG_CONTROL1r 34022
#define TMB_COMPLETION_PARITY_ERRORr 34023
#define TMB_COMPLETION_PARITY_ERROR_MASKr 34024
#define TMB_COMPLETION_SK00_TRACE_CAPT0r 34025
#define TMB_COMPLETION_SK00_TRACE_CAPT1r 34026
#define TMB_COMPLETION_SK00_TRACE_CAPT2r 34027
#define TMB_COMPLETION_SK00_TRACE_CAPT3r 34028
#define TMB_COMPLETION_SK00_TRACE_CAPT4r 34029
#define TMB_COMPLETION_SK00_TRACE_CONTROLr 34030
#define TMB_COMPLETION_SK00_TRACE_COUNTERr 34031
#define TMB_COMPLETION_SK00_TRACE_FIELD_MASK0r 34032
#define TMB_COMPLETION_SK00_TRACE_FIELD_MASK1r 34033
#define TMB_COMPLETION_SK00_TRACE_FIELD_MASK2r 34034
#define TMB_COMPLETION_SK00_TRACE_FIELD_MASK3r 34035
#define TMB_COMPLETION_SK00_TRACE_FIELD_MASK4r 34036
#define TMB_COMPLETION_SK00_TRACE_FIELD_VALUE0r 34037
#define TMB_COMPLETION_SK00_TRACE_FIELD_VALUE1r 34038
#define TMB_COMPLETION_SK00_TRACE_FIELD_VALUE2r 34039
#define TMB_COMPLETION_SK00_TRACE_FIELD_VALUE3r 34040
#define TMB_COMPLETION_SK00_TRACE_FIELD_VALUE4r 34041
#define TMB_COMPLETION_SK01_TRACE_CAPT0r 34042
#define TMB_COMPLETION_SK01_TRACE_CAPT1r 34043
#define TMB_COMPLETION_SK01_TRACE_CAPT2r 34044
#define TMB_COMPLETION_SK01_TRACE_CAPT3r 34045
#define TMB_COMPLETION_SK01_TRACE_CAPT4r 34046
#define TMB_COMPLETION_SK01_TRACE_CONTROLr 34047
#define TMB_COMPLETION_SK01_TRACE_COUNTERr 34048
#define TMB_COMPLETION_SK01_TRACE_FIELD_MASK0r 34049
#define TMB_COMPLETION_SK01_TRACE_FIELD_MASK1r 34050
#define TMB_COMPLETION_SK01_TRACE_FIELD_MASK2r 34051
#define TMB_COMPLETION_SK01_TRACE_FIELD_MASK3r 34052
#define TMB_COMPLETION_SK01_TRACE_FIELD_MASK4r 34053
#define TMB_COMPLETION_SK01_TRACE_FIELD_VALUE0r 34054
#define TMB_COMPLETION_SK01_TRACE_FIELD_VALUE1r 34055
#define TMB_COMPLETION_SK01_TRACE_FIELD_VALUE2r 34056
#define TMB_COMPLETION_SK01_TRACE_FIELD_VALUE3r 34057
#define TMB_COMPLETION_SK01_TRACE_FIELD_VALUE4r 34058
#define TMB_COMPLETION_SK10_TRACE_CAPT0r 34059
#define TMB_COMPLETION_SK10_TRACE_CAPT1r 34060
#define TMB_COMPLETION_SK10_TRACE_CAPT2r 34061
#define TMB_COMPLETION_SK10_TRACE_CAPT3r 34062
#define TMB_COMPLETION_SK10_TRACE_CAPT4r 34063
#define TMB_COMPLETION_SK10_TRACE_CONTROLr 34064
#define TMB_COMPLETION_SK10_TRACE_COUNTERr 34065
#define TMB_COMPLETION_SK10_TRACE_FIELD_MASK0r 34066
#define TMB_COMPLETION_SK10_TRACE_FIELD_MASK1r 34067
#define TMB_COMPLETION_SK10_TRACE_FIELD_MASK2r 34068
#define TMB_COMPLETION_SK10_TRACE_FIELD_MASK3r 34069
#define TMB_COMPLETION_SK10_TRACE_FIELD_MASK4r 34070
#define TMB_COMPLETION_SK10_TRACE_FIELD_VALUE0r 34071
#define TMB_COMPLETION_SK10_TRACE_FIELD_VALUE1r 34072
#define TMB_COMPLETION_SK10_TRACE_FIELD_VALUE2r 34073
#define TMB_COMPLETION_SK10_TRACE_FIELD_VALUE3r 34074
#define TMB_COMPLETION_SK10_TRACE_FIELD_VALUE4r 34075
#define TMB_COMPLETION_SK11_TRACE_CAPT0r 34076
#define TMB_COMPLETION_SK11_TRACE_CAPT1r 34077
#define TMB_COMPLETION_SK11_TRACE_CAPT2r 34078
#define TMB_COMPLETION_SK11_TRACE_CAPT3r 34079
#define TMB_COMPLETION_SK11_TRACE_CAPT4r 34080
#define TMB_COMPLETION_SK11_TRACE_CONTROLr 34081
#define TMB_COMPLETION_SK11_TRACE_COUNTERr 34082
#define TMB_COMPLETION_SK11_TRACE_FIELD_MASK0r 34083
#define TMB_COMPLETION_SK11_TRACE_FIELD_MASK1r 34084
#define TMB_COMPLETION_SK11_TRACE_FIELD_MASK2r 34085
#define TMB_COMPLETION_SK11_TRACE_FIELD_MASK3r 34086
#define TMB_COMPLETION_SK11_TRACE_FIELD_MASK4r 34087
#define TMB_COMPLETION_SK11_TRACE_FIELD_VALUE0r 34088
#define TMB_COMPLETION_SK11_TRACE_FIELD_VALUE1r 34089
#define TMB_COMPLETION_SK11_TRACE_FIELD_VALUE2r 34090
#define TMB_COMPLETION_SK11_TRACE_FIELD_VALUE3r 34091
#define TMB_COMPLETION_SK11_TRACE_FIELD_VALUE4r 34092
#define TMB_COMPLETION_TRACE_STATUSr 34093
#define TMB_COMPLETION_TRACE_STATUS_MASKr 34094
#define TMB_CONTROLr 34095
#define TMB_DEBUGr 34096
#define TMB_DISTRIBUTOR_CI_PARAMETERSr 34097
#define TMB_DISTRIBUTOR_CONFIGr 34098
#define TMB_DISTRIBUTOR_COST_WEIGHTS_CONFIGr 34099
#define TMB_DISTRIBUTOR_DEBUGr 34100
#define TMB_DISTRIBUTOR_ECC_DEBUG0r 34101
#define TMB_DISTRIBUTOR_ECC_DEBUG1r 34102
#define TMB_DISTRIBUTOR_ECC_DEBUG_CONTROLr 34103
#define TMB_DISTRIBUTOR_ECC_ERRORr 34104
#define TMB_DISTRIBUTOR_ECC_ERROR_MASKr 34105
#define TMB_DISTRIBUTOR_FUNNEL_FIFO_ERRORr 34106
#define TMB_DISTRIBUTOR_FUNNEL_FIFO_ERROR_MASKr 34107
#define TMB_DISTRIBUTOR_HALT_CLEARr 34108
#define TMB_DISTRIBUTOR_HALT_STATUSr 34109
#define TMB_DISTRIBUTOR_INTERFACE_FIFO_ERRORr 34110
#define TMB_DISTRIBUTOR_INTERFACE_FIFO_ERROR_MASKr 34111
#define TMB_DISTRIBUTOR_LB_STATSr 34112
#define TMB_DISTRIBUTOR_MEM_DEBUGr 34113
#define TMB_DISTRIBUTOR_REFRESH_CI_CONFIGr 34114
#define TMB_DISTRIBUTOR_REFRESH_CONFIGr 34115
#define TMB_DISTRIBUTOR_REFRESH_DEBUGr 34116
#define TMB_DISTRIBUTOR_REFRESH_ERRORr 34117
#define TMB_DISTRIBUTOR_REFRESH_ERROR_MASKr 34118
#define TMB_DISTRIBUTOR_REFRESH_STATUSr 34119
#define TMB_DISTRIBUTOR_REFRESH_TIMER_STATUSr 34120
#define TMB_DISTRIBUTOR_SCHEDULER_ERRORr 34121
#define TMB_DISTRIBUTOR_SCHEDULER_ERROR_MASKr 34122
#define TMB_GLOBAL_TABLE_CHAIN_CONFIGr 34123
#define TMB_GLOBAL_TABLE_DEADLINE_CONFIGr 34124
#define TMB_GLOBAL_TABLE_ENTRY_CONFIGr 34125
#define TMB_GLOBAL_TABLE_LAYOUT_CONFIGr 34126
#define TMB_GLOBAL_TABLE_SCRAMBLER_CONFIGr 34127
#define TMB_HASH_ADJUST_HIGH_CONFIGr 34128
#define TMB_HASH_ADJUST_LOW_CONFIGr 34129
#define TMB_HASH_BYPASS_DEBUGr 34130
#define TMB_HASH_ECC_DEBUGr 34131
#define TMB_HASH_ECC_DEBUG_CONTROLr 34132
#define TMB_HASH_ECC_ERRORr 34133
#define TMB_HASH_ECC_ERROR_MASKr 34134
#define TMB_HASH_MEM_TM_DEBUGr 34135
#define TMB_HASH_RCNT_DEBUGr 34136
#define TMB_KEYBUFFER_ECC_DEBUGr 34137
#define TMB_KEYBUFFER_ECC_ERRORr 34138
#define TMB_KEYBUFFER_ECC_ERROR_MASKr 34139
#define TMB_KEYBUFFER_ECC_STATUSr 34140
#define TMB_KEYBUFFER_RCNT_DEBUGr 34141
#define TMB_KEYBUFFER_TM_CONTROLr 34142
#define TMB_KEYBUFFER_WCNT_DEBUGr 34143
#define TMB_LB_PERF_MON_COUNTERr 34144
#define TMB_LB_PERF_MON_DEBUGr 34145
#define TMB_PD_ASSIST_DEBUGr 34146
#define TMB_PER_CI_COST_CONFIGr 34147
#define TMB_PER_CI_REFRESH_DELAYr 34148
#define TMB_UPDATER_BULK_DELETE_CONFIGr 34149
#define TMB_UPDATER_BULK_DELETE_DATA_118_96r 34150
#define TMB_UPDATER_BULK_DELETE_DATA_31_0r 34151
#define TMB_UPDATER_BULK_DELETE_DATA_63_32r 34152
#define TMB_UPDATER_BULK_DELETE_DATA_95_64r 34153
#define TMB_UPDATER_BULK_DELETE_DATA_MASK_118_96r 34154
#define TMB_UPDATER_BULK_DELETE_DATA_MASK_31_0r 34155
#define TMB_UPDATER_BULK_DELETE_DATA_MASK_63_32r 34156
#define TMB_UPDATER_BULK_DELETE_DATA_MASK_95_64r 34157
#define TMB_UPDATER_BULK_DELETE_EVENTr 34158
#define TMB_UPDATER_BULK_DELETE_EVENT_MASKr 34159
#define TMB_UPDATER_BULK_DELETE_KEY_127_96r 34160
#define TMB_UPDATER_BULK_DELETE_KEY_159_128r 34161
#define TMB_UPDATER_BULK_DELETE_KEY_175_160r 34162
#define TMB_UPDATER_BULK_DELETE_KEY_31_0r 34163
#define TMB_UPDATER_BULK_DELETE_KEY_63_32r 34164
#define TMB_UPDATER_BULK_DELETE_KEY_95_64r 34165
#define TMB_UPDATER_BULK_DELETE_KEY_MASK_127_96r 34166
#define TMB_UPDATER_BULK_DELETE_KEY_MASK_159_128r 34167
#define TMB_UPDATER_BULK_DELETE_KEY_MASK_175_160r 34168
#define TMB_UPDATER_BULK_DELETE_KEY_MASK_31_0r 34169
#define TMB_UPDATER_BULK_DELETE_KEY_MASK_63_32r 34170
#define TMB_UPDATER_BULK_DELETE_KEY_MASK_95_64r 34171
#define TMB_UPDATER_BULK_DELETE_STATUSr 34172
#define TMB_UPDATER_CMD_FIFO_DEPTHr 34173
#define TMB_UPDATER_DS_ARB_CREDIT_CONFIGr 34174
#define TMB_UPDATER_DS_ARB_DEADLINE_CONFIGAr 34175
#define TMB_UPDATER_DS_ARB_DEADLINE_CONFIGBr 34176
#define TMB_UPDATER_DS_ARB_PRIORITY_CONFIGr 34177
#define TMB_UPDATER_DS_ARB_RD_CREDIT_CONFIGr 34178
#define TMB_UPDATER_DS_ARB_WR_CREDIT_CONFIGr 34179
#define TMB_UPDATER_ECC_DEBUG0r 34180
#define TMB_UPDATER_ECC_DEBUG1r 34181
#define TMB_UPDATER_ECC_ERRORr 34182
#define TMB_UPDATER_ECC_ERROR_MASKr 34183
#define TMB_UPDATER_ECC_STATUSr 34184
#define TMB_UPDATER_ERRORr 34185
#define TMB_UPDATER_ERROR_MASKr 34186
#define TMB_UPDATER_FIFO_CONFIGr 34187
#define TMB_UPDATER_FIFO_POP_STATUSr 34188
#define TMB_UPDATER_FIFO_POP_STATUS_MASKr 34189
#define TMB_UPDATER_FIFO_PUSH_STATUSr 34190
#define TMB_UPDATER_FIFO_PUSH_STATUS_MASKr 34191
#define TMB_UPDATER_FREE_CHAIN_FIFO_DEPTHr 34192
#define TMB_UPDATER_FREE_CHAIN_FIFO_FLUSHr 34193
#define TMB_UPDATER_LR_EML_CONFIGr 34194
#define TMB_UPDATER_LR_EML_STATUSr 34195
#define TMB_UPDATER_MEM_DEBUGr 34196
#define TMB_UPDATER_RSP_FIFO_INACTIVITY_THRESHr 34197
#define TMCAr 34198
#define TMCLr 34199
#define TMDOMAINr 34200
#define TMGVr 34201
#define TM_QE_CACHE_HIT_CNT_DEBUGr 34202
#define TM_QE_CACHE_PENDING_CNT_DEBUGr 34203
#define TM_QE_CONFIGr 34204
#define TM_QE_DC_PTRSr 34205
#define TM_QE_DC_SPACEr 34206
#define TM_QE_DEBUGr 34207
#define TM_QE_DRAM_ECC_CLEAN_CNT_DEBUGr 34208
#define TM_QE_DRAM_REQ_CNT_DEBUGr 34209
#define TM_QE_DS_QE_REQ_CNT_DEBUGr 34210
#define TM_QE_DS_QE_TRACE_CAPT0r 34211
#define TM_QE_DS_QE_TRACE_CAPT1r 34212
#define TM_QE_DS_QE_TRACE_CAPT2r 34213
#define TM_QE_DS_QE_TRACE_CONTROLr 34214
#define TM_QE_DS_QE_TRACE_COUNTERr 34215
#define TM_QE_DS_QE_TRACE_FIELD_MASK0r 34216
#define TM_QE_DS_QE_TRACE_FIELD_MASK1r 34217
#define TM_QE_DS_QE_TRACE_FIELD_MASK2r 34218
#define TM_QE_DS_QE_TRACE_FIELD_VALUE0r 34219
#define TM_QE_DS_QE_TRACE_FIELD_VALUE1r 34220
#define TM_QE_DS_QE_TRACE_FIELD_VALUE2r 34221
#define TM_QE_ECC_DEBUGr 34222
#define TM_QE_EML_CHAIN_HIT_CNT_DEBUGr 34223
#define TM_QE_EML_FIRST_HIT_CNT_DEBUGr 34224
#define TM_QE_EML_SPLITCHAIN_HIT_CNT_DEBUGr 34225
#define TM_QE_ERRORr 34226
#define TM_QE_ERROR_MASKr 34227
#define TM_QE_FIFO_DEPTHr 34228
#define TM_QE_FIFO_MAX_DEPTHr 34229
#define TM_QE_FIFO_OVERFLOW_ERRORr 34230
#define TM_QE_FIFO_OVERFLOW_ERROR_MASKr 34231
#define TM_QE_FIFO_PARITY_ERRORr 34232
#define TM_QE_FIFO_PARITY_ERROR_MASKr 34233
#define TM_QE_FIFO_UNDERFLOW_ERRORr 34234
#define TM_QE_FIFO_UNDERFLOW_ERROR_MASKr 34235
#define TM_QE_HASH_ADJUST_HIGH_CONFIGr 34236
#define TM_QE_HASH_ADJUST_LOW_CONFIGr 34237
#define TM_QE_MEM_ECC_DEBUG_CONTROLr 34238
#define TM_QE_MEM_TM_DEBUGr 34239
#define TM_QE_MIN_DC_SPACEr 34240
#define TM_QE_NUM_TAGS_EMPTYr 34241
#define TM_QE_PD_ASSIST_DEBUGr 34242
#define TM_QE_QE_DS_REQ_CNT_DEBUGr 34243
#define TM_QE_QE_DS_TRACE_CAPT0r 34244
#define TM_QE_QE_DS_TRACE_CAPT1r 34245
#define TM_QE_QE_DS_TRACE_CAPT2r 34246
#define TM_QE_QE_DS_TRACE_CONTROLr 34247
#define TM_QE_QE_DS_TRACE_COUNTERr 34248
#define TM_QE_QE_DS_TRACE_FIELD_MASK0r 34249
#define TM_QE_QE_DS_TRACE_FIELD_MASK1r 34250
#define TM_QE_QE_DS_TRACE_FIELD_MASK2r 34251
#define TM_QE_QE_DS_TRACE_FIELD_VALUE0r 34252
#define TM_QE_QE_DS_TRACE_FIELD_VALUE1r 34253
#define TM_QE_QE_DS_TRACE_FIELD_VALUE2r 34254
#define TM_QE_TRACE_STATUSr 34255
#define TM_QE_TRACE_STATUS_MASKr 34256
#define TM_QE_XT_REQ0_CNT_DEBUGr 34257
#define TM_QE_XT_REQ1_CNT_DEBUGr 34258
#define TM_QE_XT_REQ2_CNT_DEBUGr 34259
#define TM_QE_XT_REQ3_CNT_DEBUGr 34260
#define TM_QE_XT_REQ4_CNT_DEBUGr 34261
#define TM_RESEQMEMr 34262
#define TNCLr 34263
#define TOP_AVS_CONTROLr 34264
#define TOP_AVS_SEL_REGr 34265
#define TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r 34266
#define TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1r 34267
#define TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr 34268
#define TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_0r 34269
#define TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1r 34270
#define TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2r 34271
#define TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3r 34272
#define TOP_BROAD_SYNC0_PLL_STATUSr 34273
#define TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r 34274
#define TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1r 34275
#define TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRLr 34276
#define TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_0r 34277
#define TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1r 34278
#define TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_2r 34279
#define TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_3r 34280
#define TOP_BROAD_SYNC1_PLL_STATUSr 34281
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r 34282
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r 34283
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r 34284
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r 34285
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r 34286
#define TOP_BROAD_SYNC_PLL_STATUSr 34287
#define TOP_BS_PLL0_CTRL_0r 34288
#define TOP_BS_PLL0_CTRL_1r 34289
#define TOP_BS_PLL0_CTRL_2r 34290
#define TOP_BS_PLL0_CTRL_3r 34291
#define TOP_BS_PLL0_CTRL_4r 34292
#define TOP_BS_PLL0_STATUSr 34293
#define TOP_BS_PLL1_CTRL_0r 34294
#define TOP_BS_PLL1_CTRL_1r 34295
#define TOP_BS_PLL1_CTRL_2r 34296
#define TOP_BS_PLL1_CTRL_3r 34297
#define TOP_BS_PLL1_CTRL_4r 34298
#define TOP_BS_PLL1_STATUSr 34299
#define TOP_BS_PLL_CTRL_0r 34300
#define TOP_BS_PLL_CTRL_1r 34301
#define TOP_BS_PLL_CTRL_2r 34302
#define TOP_BS_PLL_CTRL_3r 34303
#define TOP_BS_PLL_CTRL_4r 34304
#define TOP_BS_PLL_STATUSr 34305
#define TOP_CES_PLL_CTRL_REGISTER_0r 34306
#define TOP_CES_PLL_CTRL_REGISTER_1r 34307
#define TOP_CES_PLL_CTRL_REGISTER_2r 34308
#define TOP_CES_PLL_CTRL_REGISTER_3r 34309
#define TOP_CES_PLL_CTRL_REGISTER_4r 34310
#define TOP_CES_PLL_CTRL_REGISTER_5r 34311
#define TOP_CES_PLL_STATUSr 34312
#define TOP_CLOCKING_ENFORCE_PCGr 34313
#define TOP_CLOCKING_ENFORCE_PSGr 34314
#define TOP_CORE_CLK_FREQ_SELr 34315
#define TOP_CORE_PLL0_CTRL_REGISTER_0r 34316
#define TOP_CORE_PLL0_CTRL_REGISTER_1r 34317
#define TOP_CORE_PLL0_CTRL_REGISTER_2r 34318
#define TOP_CORE_PLL0_CTRL_REGISTER_3r 34319
#define TOP_CORE_PLL0_CTRL_REGISTER_4r 34320
#define TOP_CORE_PLL0_CTRL_REGISTER_5r 34321
#define TOP_CORE_PLL0_CTRL_REGISTER_6r 34322
#define TOP_CORE_PLL0_STATUSr 34323
#define TOP_CORE_PLL_CTRL0r 34324
#define TOP_CORE_PLL_CTRL1r 34325
#define TOP_CORE_PLL_CTRL2r 34326
#define TOP_CORE_PLL_CTRL3r 34327
#define TOP_CORE_PLL_CTRL4r 34328
#define TOP_CORE_PLL_CTRL5r 34329
#define TOP_CORE_PLL_CTRL6r 34330
#define TOP_CORE_PLL_CTRL7r 34331
#define TOP_CORE_PLL_CTRL8r 34332
#define TOP_CORE_PLL_CTRL9r 34333
#define TOP_CORE_PLL_CTRL_0r 34334
#define TOP_CORE_PLL_CTRL_1r 34335
#define TOP_CORE_PLL_CTRL_2r 34336
#define TOP_CORE_PLL_CTRL_3r 34337
#define TOP_CORE_PLL_CTRL_4r 34338
#define TOP_CORE_PLL_STATUSr 34339
#define TOP_DDR_PLL0_CTRL_REGISTER_0r 34340
#define TOP_DDR_PLL0_CTRL_REGISTER_1r 34341
#define TOP_DDR_PLL0_CTRL_REGISTER_2r 34342
#define TOP_DDR_PLL0_CTRL_REGISTER_3r 34343
#define TOP_DDR_PLL0_CTRL_REGISTER_4r 34344
#define TOP_DDR_PLL0_CTRL_REGISTER_5r 34345
#define TOP_DDR_PLL0_STATUSr 34346
#define TOP_DEV_REV_IDr 34347
#define TOP_GPIO_PULL_CTRLr 34348
#define TOP_HW_TAP_CONTROLr 34349
#define TOP_HW_TAP_MEM_DEBUGr 34350
#define TOP_HW_TAP_MEM_ECC_CTRLr 34351
#define TOP_HW_TAP_MEM_ECC_STATUSr 34352
#define TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr 34353
#define TOP_INT_REV_ID_REGr 34354
#define TOP_L1_RCVD_CLK_VALID_STATUS_0r 34355
#define TOP_L1_RCVD_CLK_VALID_STATUS_1r 34356
#define TOP_L1_RCVD_CLK_VALID_STATUS_2r 34357
#define TOP_L1_RCVD_CLK_VALID_STATUS_3r 34358
#define TOP_L1_SYNCE_CLK_LINK_STATUS_1r 34359
#define TOP_L1_SYNCE_CLK_LINK_STATUS_2r 34360
#define TOP_LCPLL_SOFT_RESET_REGr 34361
#define TOP_LOS_SEL_REGr 34362
#define TOP_MASTER_LCPLL_FBDIV_CTRL_0r 34363
#define TOP_MASTER_LCPLL_FBDIV_CTRL_1r 34364
#define TOP_MASTER_LCPLL_SAMPLE_DIV_CTRLr 34365
#define TOP_MCS_PLL_CTRL_0r 34366
#define TOP_MCS_PLL_CTRL_1r 34367
#define TOP_MCS_PLL_CTRL_2r 34368
#define TOP_MCS_PLL_CTRL_3r 34369
#define TOP_MCS_PLL_CTRL_4r 34370
#define TOP_MCS_PLL_STATUSr 34371
#define TOP_MEM_PWR_DWN_BITMAP0_STATUSr 34372
#define TOP_MEM_PWR_DWN_BITMAP1_STATUSr 34373
#define TOP_MEM_PWR_DWN_CTRL_CONFIGr 34374
#define TOP_MISC_CONTROLr 34375
#define TOP_MISC_CONTROL_0r 34376
#define TOP_MISC_CONTROL_1r 34377
#define TOP_MISC_CONTROL_2r 34378
#define TOP_MISC_CONTROL_3r 34379
#define TOP_MISC_CONTROL_4r 34380
#define TOP_MISC_STATUSr 34381
#define TOP_MISC_STATUS_0r 34382
#define TOP_MISC_STATUS_1r 34383
#define TOP_MISC_STATUS_2r 34384
#define TOP_MMU_PLL1_CTRL0r 34385
#define TOP_MMU_PLL1_CTRL1r 34386
#define TOP_MMU_PLL1_CTRL2r 34387
#define TOP_MMU_PLL1_CTRL3r 34388
#define TOP_MMU_PLL1_SSC_CTRLr 34389
#define TOP_MMU_PLL2_CTRL0r 34390
#define TOP_MMU_PLL2_CTRL1r 34391
#define TOP_MMU_PLL2_CTRL2r 34392
#define TOP_MMU_PLL2_CTRL3r 34393
#define TOP_MMU_PLL2_SSC_CTRLr 34394
#define TOP_MMU_PLL3_CTRL0r 34395
#define TOP_MMU_PLL3_CTRL1r 34396
#define TOP_MMU_PLL3_CTRL2r 34397
#define TOP_MMU_PLL3_CTRL3r 34398
#define TOP_MMU_PLL3_SSC_CTRLr 34399
#define TOP_MMU_PLL_INITr 34400
#define TOP_MMU_PLL_STATUS0r 34401
#define TOP_MMU_PLL_STATUS1r 34402
#define TOP_OSC_COUNT_STATr 34403
#define TOP_PARALLEL_LED_CTRLr 34404
#define TOP_PARALLEL_LED_FAULT_STATUS_0r 34405
#define TOP_PARALLEL_LED_FAULT_STATUS_1r 34406
#define TOP_PARALLEL_LED_FAULT_STATUS_MIXr 34407
#define TOP_PLL_BYP_AND_REFCLK_CONTROLr 34408
#define TOP_PVTMON_CALIBRATIONr 34409
#define TOP_PVTMON_CTRL_0r 34410
#define TOP_PVTMON_CTRL_1r 34411
#define TOP_PVTMON_RESULT_0r 34412
#define TOP_PVTMON_RESULT_1r 34413
#define TOP_PVTMON_RESULT_2r 34414
#define TOP_PVTMON_RESULT_3r 34415
#define TOP_PVTMON_RESULT_4r 34416
#define TOP_PVTMON_RESULT_5r 34417
#define TOP_PVTMON_RESULT_6r 34418
#define TOP_PVTMON_RESULT_7r 34419
#define TOP_PVTMON_RESULT_8r 34420
#define TOP_PVTMON_VDAC_DATAr 34421
#define TOP_QGPHY_CTRL_0r 34422
#define TOP_QGPHY_CTRL_1r 34423
#define TOP_QSGMII2X_CTRLr 34424
#define TOP_QUAD0_MDIO_CONFIG_0r 34425
#define TOP_QUAD0_MDIO_CONFIG_1r 34426
#define TOP_QUAD0_MDIO_CONFIG_2r 34427
#define TOP_QUAD1_MDIO_CONFIG_0r 34428
#define TOP_QUAD1_MDIO_CONFIG_1r 34429
#define TOP_QUAD1_MDIO_CONFIG_2r 34430
#define TOP_RING_OSC_CTRLr 34431
#define TOP_SERDES_LCPLL_FBDIV_CTRL_0r 34432
#define TOP_SERDES_LCPLL_FBDIV_CTRL_1r 34433
#define TOP_SERDES_LCPLL_SAMPLE_DIV_CTRLr 34434
#define TOP_SOFT_RESET_REGr 34435
#define TOP_SOFT_RESET_REG_2r 34436
#define TOP_SOFT_RESET_REG_3r 34437
#define TOP_SWITCH_FEATURE_ENABLEr 34438
#define TOP_SWITCH_FEATURE_ENABLE_0r 34439
#define TOP_SWITCH_FEATURE_ENABLE_1r 34440
#define TOP_SWITCH_FEATURE_ENABLE_2r 34441
#define TOP_SWITCH_FEATURE_ENABLE_3r 34442
#define TOP_SWITCH_FEATURE_ENABLE_4r 34443
#define TOP_SWITCH_FEATURE_ENABLE_5r 34444
#define TOP_SWITCH_FEATURE_ENABLE_6r 34445
#define TOP_SW_BOND_OVRD_CTRL0r 34446
#define TOP_SW_BOND_OVRD_CTRL1r 34447
#define TOP_TAP_CONTROLr 34448
#define TOP_THERMAL_PVTMON_CALIBRATIONr 34449
#define TOP_THERMAL_PVTMON_CTRLr 34450
#define TOP_THERMAL_PVTMON_CTRL_2r 34451
#define TOP_THERMAL_PVTMON_RESULT_0r 34452
#define TOP_THERMAL_PVTMON_RESULT_1r 34453
#define TOP_THERMAL_PVTMON_RESULT_2r 34454
#define TOP_THERMAL_PVTMON_RESULT_3r 34455
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r 34456
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r 34457
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r 34458
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r 34459
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r 34460
#define TOP_TIME_SYNC_PLL_STATUSr 34461
#define TOP_TOP_CORE_PLL_STATUS_1r 34462
#define TOP_TOP_CORE_PLL_STATUS_2r 34463
#define TOP_TOP_CORE_PLL_STATUS_3r 34464
#define TOP_TSC_AFE_PLL_STATUSr 34465
#define TOP_TSC_DISABLEr 34466
#define TOP_TS_PLL_CTRL_0r 34467
#define TOP_TS_PLL_CTRL_1r 34468
#define TOP_TS_PLL_CTRL_2r 34469
#define TOP_TS_PLL_CTRL_3r 34470
#define TOP_TS_PLL_CTRL_4r 34471
#define TOP_TS_PLL_STATUSr 34472
#define TOP_UC_TAP_CONTROLr 34473
#define TOP_UC_TAP_READ_DATAr 34474
#define TOP_UC_TAP_WRITE_DATAr 34475
#define TOP_XG0_LCPLL_FBDIV_CTRL_0r 34476
#define TOP_XG0_LCPLL_FBDIV_CTRL_1r 34477
#define TOP_XG0_LCPLL_SAMPLE_DIV_CTRLr 34478
#define TOP_XG1_LCPLL_FBDIV_CTRL_0r 34479
#define TOP_XG1_LCPLL_FBDIV_CTRL_1r 34480
#define TOP_XG1_LCPLL_SAMPLE_DIV_CTRLr 34481
#define TOP_XGXS0_PLL_CONTROL_1r 34482
#define TOP_XGXS0_PLL_CONTROL_2r 34483
#define TOP_XGXS0_PLL_CONTROL_3r 34484
#define TOP_XGXS0_PLL_CONTROL_4r 34485
#define TOP_XGXS0_PLL_CONTROL_5r 34486
#define TOP_XGXS0_PLL_STATUSr 34487
#define TOP_XGXS1_PLL_CONTROL_1r 34488
#define TOP_XGXS1_PLL_CONTROL_2r 34489
#define TOP_XGXS1_PLL_CONTROL_3r 34490
#define TOP_XGXS1_PLL_CONTROL_4r 34491
#define TOP_XGXS1_PLL_CONTROL_5r 34492
#define TOP_XGXS1_PLL_STATUSr 34493
#define TOP_XGXS_MDIO_CONFIG_0r 34494
#define TOP_XGXS_MDIO_CONFIG_1r 34495
#define TOP_XGXS_MDIO_CONFIG_2r 34496
#define TOP_XGXS_MDIO_CONFIG_3r 34497
#define TOP_XGXS_MDIO_CONFIG_4r 34498
#define TOP_XGXS_MDIO_CONFIG_5r 34499
#define TOP_XGXS_MDIO_CONFIG_6r 34500
#define TOP_XGXS_MDIO_CONFIG_7r 34501
#define TOP_XGXS_MDIO_CONFIG_8r 34502
#define TOP_XGXS_MDIO_CONFIG_9r 34503
#define TOP_XGXS_MDIO_CONFIG_10r 34504
#define TOP_XG_PLL0_CTRL_0r 34505
#define TOP_XG_PLL0_CTRL_1r 34506
#define TOP_XG_PLL0_CTRL_2r 34507
#define TOP_XG_PLL0_CTRL_3r 34508
#define TOP_XG_PLL0_CTRL_4r 34509
#define TOP_XG_PLL0_STATUSr 34510
#define TOP_XG_PLL1_CTRL_0r 34511
#define TOP_XG_PLL1_CTRL_1r 34512
#define TOP_XG_PLL1_CTRL_2r 34513
#define TOP_XG_PLL1_CTRL_3r 34514
#define TOP_XG_PLL1_CTRL_4r 34515
#define TOP_XG_PLL1_STATUSr 34516
#define TOP_XG_PLL2_CTRL_0r 34517
#define TOP_XG_PLL2_CTRL_1r 34518
#define TOP_XG_PLL2_CTRL_2r 34519
#define TOP_XG_PLL2_CTRL_3r 34520
#define TOP_XG_PLL2_CTRL_4r 34521
#define TOP_XG_PLL2_STATUSr 34522
#define TOP_XG_PLL3_CTRL_0r 34523
#define TOP_XG_PLL3_CTRL_1r 34524
#define TOP_XG_PLL3_CTRL_2r 34525
#define TOP_XG_PLL3_CTRL_3r 34526
#define TOP_XG_PLL3_CTRL_4r 34527
#define TOP_XG_PLL3_STATUSr 34528
#define TOQEMPTYr 34529
#define TOQEMPTY_64r 34530
#define TOQEMPTY_CPU_PORT_0r 34531
#define TOQEMPTY_CPU_PORT_1r 34532
#define TOQ_ACTIVATEQr 34533
#define TOQ_ACTIVATEQ_64r 34534
#define TOQ_ACTIVATEQ_CPU_PORT_0r 34535
#define TOQ_ACTIVATEQ_CPU_PORT_1r 34536
#define TOQ_BW_LIMITING_MIDPKT_EN0r 34537
#define TOQ_BW_LIMITING_MIDPKT_EN1r 34538
#define TOQ_CELLHDRERRPTRr 34539
#define TOQ_CELLLINKERRPTRr 34540
#define TOQ_CONFIGr 34541
#define TOQ_CONFIG_64r 34542
#define TOQ_COS_SWITCH_STATUSr 34543
#define TOQ_CPQLINKERRPTRr 34544
#define TOQ_DEBUG_EXT_PQE_WATERMARKr 34545
#define TOQ_DEBUG_INT_PQE_WATERMARKr 34546
#define TOQ_DEBUG_PQE_CREDITr 34547
#define TOQ_DEBUG_REG1r 34548
#define TOQ_DIS_IPMC_REPLICATIONr 34549
#define TOQ_DIS_IPMC_REPLICATION_64r 34550
#define TOQ_ECC_DEBUGr 34551
#define TOQ_EG_CREDITr 34552
#define TOQ_EMPTY_DEQ_STATUSr 34553
#define TOQ_ENQIPMCGRPERRPTR0r 34554
#define TOQ_ENQIPMCGRPERRPTR1r 34555
#define TOQ_ENQ_DROP_CNTr 34556
#define TOQ_EP_BP_STATUSr 34557
#define TOQ_EP_CREDITr 34558
#define TOQ_ERRINTRr 34559
#define TOQ_ERRINTR0r 34560
#define TOQ_ERRINTR1r 34561
#define TOQ_ERRINTR0_64r 34562
#define TOQ_ERRORr 34563
#define TOQ_ERROR1r 34564
#define TOQ_ERROR2r 34565
#define TOQ_ERROR1_MASKr 34566
#define TOQ_ERROR2_MASKr 34567
#define TOQ_ERROR_MASKr 34568
#define TOQ_EXT_MEM_BW_MAP_TABLEr 34569
#define TOQ_EXT_MEM_BW_TIMER_CFGr 34570
#define TOQ_FAST_FLUSHr 34571
#define TOQ_FATALr 34572
#define TOQ_FLUSH0r 34573
#define TOQ_FLUSH1r 34574
#define TOQ_FLUSH2r 34575
#define TOQ_FLUSH3r 34576
#define TOQ_GEN_CFGr 34577
#define TOQ_INTERRUPTr 34578
#define TOQ_INTERRUPT_MASKr 34579
#define TOQ_IPMCERRINTRr 34580
#define TOQ_IPMCGRPERRPTR0r 34581
#define TOQ_IPMCGRPERRPTR1r 34582
#define TOQ_IPMCVLANERRPTRr 34583
#define TOQ_IPMC_FAST_FLUSHr 34584
#define TOQ_IPMC_FAST_FLUSH_64r 34585
#define TOQ_IPMC_REPLICATION_STATr 34586
#define TOQ_IPMC_REPLICATION_STAT_64r 34587
#define TOQ_MC_CACHE_COUNT_DEBUGr 34588
#define TOQ_MC_CACHE_DEBUGr 34589
#define TOQ_MC_CFG0r 34590
#define TOQ_MC_CFG1r 34591
#define TOQ_MC_CFG2r 34592
#define TOQ_MEM_DEBUGr 34593
#define TOQ_MEM_DEBUG1r 34594
#define TOQ_MEM_DEBUG2r 34595
#define TOQ_MEM_DEBUG3r 34596
#define TOQ_PKTHDR1ERRPTRr 34597
#define TOQ_PKTLINKERRINTRr 34598
#define TOQ_PKTLINKERRPTRr 34599
#define TOQ_PORT_ACTIVATE_PIPE0r 34600
#define TOQ_PORT_ACTIVATE_PIPE1r 34601
#define TOQ_PORT_BW_CTRLr 34602
#define TOQ_PORT_NOTEMPTY_PIPE0r 34603
#define TOQ_PORT_NOTEMPTY_PIPE1r 34604
#define TOQ_PORT_STATUSr 34605
#define TOQ_PORT_STATUS_MASKr 34606
#define TOQ_PORT_STATUS_PIPE0r 34607
#define TOQ_PORT_STATUS_PIPE1r 34608
#define TOQ_PTR_SEL_CFGr 34609
#define TOQ_PTR_SEL_STATUS0r 34610
#define TOQ_PTR_SEL_STATUS1r 34611
#define TOQ_QEN_ACCOUNT_CFGr 34612
#define TOQ_QUEUESTATr 34613
#define TOQ_QUEUESTAT_64r 34614
#define TOQ_QUEUESTAT_CPU_PORT_0r 34615
#define TOQ_QUEUESTAT_CPU_PORT_1r 34616
#define TOQ_QUEUE_FLUSH0r 34617
#define TOQ_QUEUE_FLUSH1r 34618
#define TOQ_QUEUE_FLUSH2r 34619
#define TOQ_QUEUE_FLUSH3r 34620
#define TOQ_RDEFIFOERRPTRr 34621
#define TOQ_RDE_THRESHOLDr 34622
#define TOQ_SPAREr 34623
#define TOQ_STATUSr 34624
#define TOQ_UCQDBERRPTRr 34625
#define TOQ_UCQRPERRPTRr 34626
#define TOQ_UCQWPERRPTRr 34627
#define TOQ_UC_CACHE_COUNT_DEBUGr 34628
#define TOQ_UC_CACHE_DEBUGr 34629
#define TOQ_WAMULINKERRPTRr 34630
#define TOQ_WLP_THROTTLEr 34631
#define TOS_FN_PARITY_CONTROLr 34632
#define TOS_FN_PARITY_STATUS_INTRr 34633
#define TOS_FN_PARITY_STATUS_NACKr 34634
#define TOTALAVAILABLEDESCRIPTORCOUNTERr 34635
#define TOTALCELLSCOUNTERr 34636
#define TOTALCPPKTSTH_0r 34637
#define TOTALCPPKTSTH_1r 34638
#define TOTALCPPKTSTH_2r 34639
#define TOTALCPPKTSTH_3r 34640
#define TOTALCPPKTSTH_4r 34641
#define TOTALCPUUSEDPACKETSr 34642
#define TOTALCPWRDSTH_0r 34643
#define TOTALCPWRDSTH_1r 34644
#define TOTALCPWRDSTH_2r 34645
#define TOTALCPWRDSTH_3r 34646
#define TOTALCPWRDSTH_4r 34647
#define TOTALDISCARDEDPACKETCOUNTERr 34648
#define TOTALDYNCELLLIMITr 34649
#define TOTALDYNCELLRESETLIMITr 34650
#define TOTALDYNCELLSETLIMITr 34651
#define TOTALDYNCELLUSEDr 34652
#define TOTALMAL0USEDPACKETSr 34653
#define TOTALMAL10USEDPACKETSr 34654
#define TOTALMAL11USEDPACKETSr 34655
#define TOTALMAL12USEDPACKETSr 34656
#define TOTALMAL13USEDPACKETSr 34657
#define TOTALMAL14USEDPACKETSr 34658
#define TOTALMAL15USEDPACKETSr 34659
#define TOTALMAL1USEDPACKETSr 34660
#define TOTALMAL2USEDPACKETSr 34661
#define TOTALMAL3USEDPACKETSr 34662
#define TOTALMAL4USEDPACKETSr 34663
#define TOTALMAL5USEDPACKETSr 34664
#define TOTALMAL6USEDPACKETSr 34665
#define TOTALMAL7USEDPACKETSr 34666
#define TOTALMAL8USEDPACKETSr 34667
#define TOTALMAL9USEDPACKETSr 34668
#define TOTALRECYCLINGUSEDPACKETSr 34669
#define TOTALSCHEDULEDUSEDBUFFERSr 34670
#define TOTALSCHEDULEDUSEDDESCRIPTORCOUNTERr 34671
#define TOTALSCHEDULEDUSEDWORDSr 34672
#define TOTALUNSCHEDULEDUSEDBUFFERSr 34673
#define TOTALUNSCHEDULEDUSEDDESCRIPTORCOUNTERr 34674
#define TOTALUNSCHEDULEDUSEDWORDSr 34675
#define TOTALUSEDDESCRIPTORCOUNTERr 34676
#define TOTALUSEDMULTICASTHIGHDESCRIPTORCOUNTERr 34677
#define TOTALUSEDMULTICASTLOWDESCRIPTORCOUNTERr 34678
#define TOTALUSEDUNICASTHIGHDESCRIPTORCOUNTERr 34679
#define TOTALUSEDUNICASTLOWDESCRIPTORCOUNTERr 34680
#define TOTAL_BUFFER_COUNTr 34681
#define TOTAL_BUFFER_COUNT_CELLr 34682
#define TOTAL_BUFFER_COUNT_CELL_SPr 34683
#define TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 34684
#define TOTAL_BUFFER_COUNT_PACKETr 34685
#define TOTAL_BUFFER_COUNT_PACKET_SPr 34686
#define TOTAL_BUFFER_COUNT_PACKET_SP_SHAREDr 34687
#define TOTAL_LIMIT_STATEr 34688
#define TOTAL_SHARED_AVAIL_THRESHr 34689
#define TOTAL_SHARED_COUNTr 34690
#define TOTAL_SHARED_COUNT_CELLr 34691
#define TOTAL_SHARED_COUNT_PACKETr 34692
#define TOTAL_SHARED_LIMITr 34693
#define TOTAL_SHARED_LIMIT_CELLr 34694
#define TOTAL_SHARED_LIMIT_PACKETr 34695
#define TOTDSCRDBYTECOUNTERr 34696
#define TOT_PKT_CNTr 34697
#define TOVRr 34698
#define TPCEr 34699
#define TPCHSTr 34700
#define TPECFGr 34701
#define TPFC0r 34702
#define TPFC1r 34703
#define TPFC2r 34704
#define TPFC3r 34705
#define TPFC4r 34706
#define TPFC5r 34707
#define TPFC6r 34708
#define TPFC7r 34709
#define TPFC_0r 34710
#define TPFC_1r 34711
#define TPFC_2r 34712
#define TPFC_3r 34713
#define TPFC_4r 34714
#define TPFC_5r 34715
#define TPFC_6r 34716
#define TPFC_7r 34717
#define TPIDPROFILEMACINMACr 34718
#define TPIDPROFILESYSTEMr 34719
#define TPID_CONFIGURATION_REGISTER_0r 34720
#define TPID_CONFIGURATION_REGISTER_1r 34721
#define TPID_CONFIGURATION_REGISTER_2r 34722
#define TPID_PROFILE_CONFIGURATION_REGISTERr 34723
#define TPKTr 34724
#define TPOKr 34725
#define TPPCFGr 34726
#define TP_CAM_BIST_CONFIGr 34727
#define TP_CAM_BIST_CONTROLr 34728
#define TP_CAM_BIST_DBG_DATAr 34729
#define TP_CAM_BIST_STATUSr 34730
#define TP_ECC_DEBUG0r 34731
#define TP_ECC_DEBUG1r 34732
#define TP_ECC_DEBUG2r 34733
#define TP_ECC_DEBUG3r 34734
#define TP_ECC_ERRORr 34735
#define TP_ECC_ERROR_MASKr 34736
#define TP_ECC_STATUS0r 34737
#define TP_ECC_STATUS1r 34738
#define TP_GLOBAL_CONFIGr 34739
#define TP_GLOBAL_DEBUGr 34740
#define TP_GLOBAL_DEBUG_VALUE0r 34741
#define TP_GLOBAL_DEBUG_VALUE1r 34742
#define TP_GLOBAL_DEBUG_VALUE2r 34743
#define TP_GLOBAL_DEBUG_VALUE3r 34744
#define TP_GLOBAL_EVENTr 34745
#define TP_GLOBAL_EVENT_MASKr 34746
#define TP_GLOBAL_STATUSr 34747
#define TP_PD_ASSIST_DEBUGr 34748
#define TP_SEGMENT_CONFIG0_Sr 34749
#define TP_SEGMENT_CONFIG1_Sr 34750
#define TP_SEGMENT_CONFIG2_Sr 34751
#define TP_TCAM_SCAN_DEBUG0r 34752
#define TP_TCAM_SCAN_DEBUG1r 34753
#define TP_TCAM_SCAN_ERRORr 34754
#define TP_TCAM_SCAN_ERROR_MASKr 34755
#define TP_TCAM_SCAN_STATUSr 34756
#define TP_TEST_MODE_CONFIG0r 34757
#define TP_TEST_MODE_CONFIG1r 34758
#define TP_TRACE_IF_INPUT_CAPT_0r 34759
#define TP_TRACE_IF_INPUT_CAPT_1r 34760
#define TP_TRACE_IF_INPUT_CAPT_2r 34761
#define TP_TRACE_IF_INPUT_CAPT_3r 34762
#define TP_TRACE_IF_INPUT_CAPT_4r 34763
#define TP_TRACE_IF_INPUT_CONTROLr 34764
#define TP_TRACE_IF_INPUT_COUNTERr 34765
#define TP_TRACE_IF_INPUT_FIELD_MASK0r 34766
#define TP_TRACE_IF_INPUT_FIELD_MASK1r 34767
#define TP_TRACE_IF_INPUT_FIELD_MASK2r 34768
#define TP_TRACE_IF_INPUT_FIELD_MASK3r 34769
#define TP_TRACE_IF_INPUT_FIELD_MASK4r 34770
#define TP_TRACE_IF_INPUT_FIELD_VALUE0r 34771
#define TP_TRACE_IF_INPUT_FIELD_VALUE1r 34772
#define TP_TRACE_IF_INPUT_FIELD_VALUE2r 34773
#define TP_TRACE_IF_INPUT_FIELD_VALUE3r 34774
#define TP_TRACE_IF_INPUT_FIELD_VALUE4r 34775
#define TP_TRACE_IF_OUTPUT_CAPT_0r 34776
#define TP_TRACE_IF_OUTPUT_CAPT_1r 34777
#define TP_TRACE_IF_OUTPUT_CAPT_2r 34778
#define TP_TRACE_IF_OUTPUT_CAPT_3r 34779
#define TP_TRACE_IF_OUTPUT_CAPT_4r 34780
#define TP_TRACE_IF_OUTPUT_CAPT_5r 34781
#define TP_TRACE_IF_OUTPUT_CAPT_6r 34782
#define TP_TRACE_IF_OUTPUT_CONTROLr 34783
#define TP_TRACE_IF_OUTPUT_COUNTERr 34784
#define TP_TRACE_IF_OUTPUT_FIELD_MASK0r 34785
#define TP_TRACE_IF_OUTPUT_FIELD_MASK1r 34786
#define TP_TRACE_IF_OUTPUT_FIELD_MASK2r 34787
#define TP_TRACE_IF_OUTPUT_FIELD_MASK3r 34788
#define TP_TRACE_IF_OUTPUT_FIELD_MASK4r 34789
#define TP_TRACE_IF_OUTPUT_FIELD_MASK5r 34790
#define TP_TRACE_IF_OUTPUT_FIELD_MASK6r 34791
#define TP_TRACE_IF_OUTPUT_FIELD_VALUE0r 34792
#define TP_TRACE_IF_OUTPUT_FIELD_VALUE1r 34793
#define TP_TRACE_IF_OUTPUT_FIELD_VALUE2r 34794
#define TP_TRACE_IF_OUTPUT_FIELD_VALUE3r 34795
#define TP_TRACE_IF_OUTPUT_FIELD_VALUE4r 34796
#define TP_TRACE_IF_OUTPUT_FIELD_VALUE5r 34797
#define TP_TRACE_IF_OUTPUT_FIELD_VALUE6r 34798
#define TP_TRACE_IF_STATUS_INPUTr 34799
#define TP_TRACE_IF_STATUS_INPUT_MASKr 34800
#define TP_TRACE_IF_STATUS_OUTPUTr 34801
#define TP_TRACE_IF_STATUS_OUTPUT_MASKr 34802
#define TRACE_IF_DEQDONE_CAPT_0r 34803
#define TRACE_IF_DEQDONE_CAPT_1r 34804
#define TRACE_IF_DEQDONE_CAPT_2r 34805
#define TRACE_IF_DEQDONE_CONTROLr 34806
#define TRACE_IF_DEQDONE_COUNTERr 34807
#define TRACE_IF_DEQDONE_MASK0_FIELDr 34808
#define TRACE_IF_DEQDONE_MASK1_FIELDr 34809
#define TRACE_IF_DEQDONE_MASK2_FIELDr 34810
#define TRACE_IF_DEQDONE_VALUE0_FIELDr 34811
#define TRACE_IF_DEQDONE_VALUE1_FIELDr 34812
#define TRACE_IF_DEQDONE_VALUE2_FIELDr 34813
#define TRACE_IF_DEQD_CAPT_0r 34814
#define TRACE_IF_DEQD_CAPT_1r 34815
#define TRACE_IF_DEQD_CONTROLr 34816
#define TRACE_IF_DEQD_COUNTERr 34817
#define TRACE_IF_DEQD_MASK_FIELDr 34818
#define TRACE_IF_DEQD_VALUE_FIELDr 34819
#define TRACE_IF_DEQR_CONTROLr 34820
#define TRACE_IF_DEQR_COUNTERr 34821
#define TRACE_IF_DEQR_MASK_FIELDr 34822
#define TRACE_IF_DEQR_VALUE_FIELDr 34823
#define TRACE_IF_DEQ_CAPT_0r 34824
#define TRACE_IF_DEQ_CAPT_1r 34825
#define TRACE_IF_DEQ_CONTROLr 34826
#define TRACE_IF_DEQ_COUNTERr 34827
#define TRACE_IF_DEQ_MASK_FIELDr 34828
#define TRACE_IF_DEQ_VALUE_FIELDr 34829
#define TRACE_IF_ENQDONE_CAPT_0r 34830
#define TRACE_IF_ENQDONE_CAPT_1r 34831
#define TRACE_IF_ENQDONE_CONTROLr 34832
#define TRACE_IF_ENQDONE_COUNTERr 34833
#define TRACE_IF_ENQDONE_MASK0_FIELDr 34834
#define TRACE_IF_ENQDONE_MASK1_FIELDr 34835
#define TRACE_IF_ENQDONE_VALUE0_FIELDr 34836
#define TRACE_IF_ENQDONE_VALUE1_FIELDr 34837
#define TRACE_IF_ENQD_CONTROLr 34838
#define TRACE_IF_ENQD_COUNTERr 34839
#define TRACE_IF_ENQD_MASK_FIELDr 34840
#define TRACE_IF_ENQD_VALUE_FIELDr 34841
#define TRACE_IF_ENQR_CONTROLr 34842
#define TRACE_IF_ENQR_COUNTERr 34843
#define TRACE_IF_ENQR_MASK_FIELDr 34844
#define TRACE_IF_ENQR_VALUE_FIELDr 34845
#define TRACE_IF_ENQ_CAPT_0r 34846
#define TRACE_IF_ENQ_CAPT_1r 34847
#define TRACE_IF_ENQ_CONTROLr 34848
#define TRACE_IF_ENQ_COUNTERr 34849
#define TRACE_IF_ENQ_MASK_FIELDr 34850
#define TRACE_IF_ENQ_VALUE_FIELDr 34851
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_0r 34852
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_1r 34853
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_2r 34854
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_3r 34855
#define TRACE_IF_FABRIC_GRANT_REQ_CONTROLr 34856
#define TRACE_IF_FABRIC_GRANT_REQ_COUNTERr 34857
#define TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELDr 34858
#define TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELDr 34859
#define TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELDr 34860
#define TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELDr 34861
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELDr 34862
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELDr 34863
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELDr 34864
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELDr 34865
#define TRACE_IF_LOCAL_GRANT_REQ_CAPT_0r 34866
#define TRACE_IF_LOCAL_GRANT_REQ_CONTROLr 34867
#define TRACE_IF_LOCAL_GRANT_REQ_COUNTERr 34868
#define TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELDr 34869
#define TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELDr 34870
#define TRACE_IF_QM_QS_RATE_READ_CAPT_0r 34871
#define TRACE_IF_QM_QS_RATE_READ_CONTROLr 34872
#define TRACE_IF_QM_QS_RATE_READ_COUNTERr 34873
#define TRACE_IF_QM_QS_RATE_READ_MASK0_FIELDr 34874
#define TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELDr 34875
#define TRACE_IF_QS_DEQR_CAPTr 34876
#define TRACE_IF_RB_ENQD_CAPT_0r 34877
#define TRACE_IF_RB_ENQD_CAPT_1r 34878
#define TRACE_IF_RB_ENQR_CAPT_0r 34879
#define TRACE_IF_RB_ENQR_CAPT_1r 34880
#define TRACE_IF_SCI_QS_RATE_UPD_CAPT_0r 34881
#define TRACE_IF_SCI_QS_RATE_UPD_CAPT_1r 34882
#define TRACE_IF_SCI_QS_RATE_UPD_CONTROLr 34883
#define TRACE_IF_SCI_QS_RATE_UPD_COUNTERr 34884
#define TRACE_IF_SCI_QS_RATE_UPD_MASK0_FIELDr 34885
#define TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELDr 34886
#define TRACE_IF_SCI_QS_RATE_UPD_VALUE0_FIELDr 34887
#define TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELDr 34888
#define TRACE_IF_SCPB_CAPT_0r 34889
#define TRACE_IF_SCPB_CAPT_1r 34890
#define TRACE_IF_SCPB_CONTROLr 34891
#define TRACE_IF_SCPB_COUNTERr 34892
#define TRACE_IF_SCPB_MASK_FIELDr 34893
#define TRACE_IF_SCPB_VALUE_FIELDr 34894
#define TRACE_IF_STATUSr 34895
#define TRACE_IF_STATUS_MASKr 34896
#define TRAFFICCLASSL4RANGE0r 34897
#define TRAFFICCLASSL4RANGE1r 34898
#define TRAFFICCLASSL4RANGE2r 34899
#define TRAFFICCLASSL4RANGECFGr 34900
#define TRAFFICCLASSTOUSERPRIORITYr 34901
#define TRAININGSEQUENCEr 34902
#define TRAININGSEQUENCEADDRESSr 34903
#define TRAININGSEQUENCECONFIGURATIONREGISTERr 34904
#define TRAININGSEQUENCEWORD0r 34905
#define TRAININGSEQUENCEWORD1r 34906
#define TRAININGSEQUENCEWORD2r 34907
#define TRAININGSEQUENCEWORD3r 34908
#define TRAININGSEQUENCEWORD4r 34909
#define TRAININGSEQUENCEWORD5r 34910
#define TRAININGSEQUENCEWORD6r 34911
#define TRAININGSEQUENCEWORD7r 34912
#define TRANSMITCELLCOUNTERS0r 34913
#define TRANSMITCELLCOUNTERS1r 34914
#define TRANSMITCELLCOUNTERS2r 34915
#define TRANSMITCELLCOUNTERS3r 34916
#define TRANSMITCELLCOUNTERS4r 34917
#define TRANSMITCELLCOUNTERS5r 34918
#define TRANSMITCELLCOUNTERS6r 34919
#define TRANSMITCELLCOUNTERS7r 34920
#define TRANSMITCELLCOUNTERS8r 34921
#define TRANSMITCELLCOUNTERS9r 34922
#define TRANSMITCELLCOUNTERS10r 34923
#define TRANSMITCELLCOUNTERS11r 34924
#define TRANSMITCELLOUTPUTLINKNUMBERr 34925
#define TRANSMITDATACELLTRIGGERr 34926
#define TRANSMITDATAQUEUESIZE6r 34927
#define TRANSMITDATAQUEUESIZE0_1r 34928
#define TRANSMITDATAQUEUESIZE2_3r 34929
#define TRANSMITDATAQUEUESIZE4_5r 34930
#define TRANSMITDATAQUEUESTARTADRESS6r 34931
#define TRANSMITDATAQUEUESTARTADRESS0_1r 34932
#define TRANSMITDATAQUEUESTARTADRESS2_3r 34933
#define TRANSMITDATAQUEUESTARTADRESS4_5r 34934
#define TRANSMITDATAQUEUETHRESHOLD6r 34935
#define TRANSMITDATAQUEUETHRESHOLD0_1r 34936
#define TRANSMITDATAQUEUETHRESHOLD2_3r 34937
#define TRANSMITDATAQUEUETHRESHOLD4_5r 34938
#define TRANSMITTEDCONTROLCELLSCOUNTERr 34939
#define TRANSMITTEDCRCELLSCOUNTERr 34940
#define TRANSMITTEDDATACELLSCOUNTERr 34941
#define TRANSMITTEDFSCELLSCOUNTERr 34942
#define TRANSPARENTP2PACVSIr 34943
#define TRANSPARENTP2PPWEVSIr 34944
#define TRAPIFACCESSED0r 34945
#define TRAPIFACCESSED1r 34946
#define TRILLUNKNOWNr 34947
#define TRILL_DROP_CONTROLr 34948
#define TRILL_RBRIDGE_NICKNAME_SELECTr 34949
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr 34950
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr 34951
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr 34952
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr 34953
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr 34954
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr 34955
#define TRILL_RX_PKTS_PARITY_CONTROLr 34956
#define TRILL_RX_PKTS_PARITY_STATUS_INTRr 34957
#define TRILL_RX_PKTS_PARITY_STATUS_NACKr 34958
#define TRPKTr 34959
#define TRUNK_BITMAP_ECC_STATUSr 34960
#define TRUNK_BITMAP_TABLE_PARITY_CONTROLr 34961
#define TRUNK_BITMAP_TABLE_PARITY_STATUS_INTRr 34962
#define TRUNK_BITMAP_TABLE_PARITY_STATUS_NACKr 34963
#define TRUNK_EGR_MASK_PARITY_CONTROLr 34964
#define TRUNK_EGR_MASK_PARITY_STATUS_INTRr 34965
#define TRUNK_EGR_MASK_PARITY_STATUS_NACKr 34966
#define TRUNK_GROUP_PARITY_CONTROLr 34967
#define TRUNK_GROUP_PARITY_STATUS_INTRr 34968
#define TRUNK_GROUP_PARITY_STATUS_NACKr 34969
#define TRUNK_MEMBER_PARITY_CONTROLr 34970
#define TRUNK_MEMBER_PARITY_STATUS_INTRr 34971
#define TRUNK_MEMBER_PARITY_STATUS_NACKr 34972
#define TS125M1r 34973
#define TS125M2r 34974
#define TSCLr 34975
#define TSCLINKUPSTATUSFFROMFDRBr 34976
#define TSCLINKUPSTATUSFROMFDRAr 34977
#define TSOFPH_CID_0r 34978
#define TSOFPH_CID_1r 34979
#define TSOFPH_CID_2r 34980
#define TSOFPH_CID_3r 34981
#define TSOFPH_CID_4r 34982
#define TSOFPH_CID_5r 34983
#define TSOFPH_CID_6r 34984
#define TSOFPH_CID_7r 34985
#define TSOFPH_CID_8r 34986
#define TSOFPH_CID_9r 34987
#define TSOFPH_CID_10r 34988
#define TSOFPH_CID_11r 34989
#define TSOFPH_CID_12r 34990
#define TSOFPH_CID_13r 34991
#define TSOFPH_CID_14r 34992
#define TSOFPH_CID_15r 34993
#define TSOSPER1_CID_0r 34994
#define TSOSPER1_CID_1r 34995
#define TSOSPER1_CID_2r 34996
#define TSOSPER1_CID_3r 34997
#define TSOSPER1_CID_4r 34998
#define TSOSPER1_CID_5r 34999
#define TSOSPER1_CID_6r 35000
#define TSOSPER1_CID_7r 35001
#define TSOSPER1_CID_8r 35002
#define TSOSPER1_CID_9r 35003
#define TSOSPER1_CID_10r 35004
#define TSOSPER1_CID_11r 35005
#define TSOSPER1_CID_12r 35006
#define TSOSPER1_CID_13r 35007
#define TSOSPER1_CID_14r 35008
#define TSOSPER1_CID_15r 35009
#define TSOSPER2_CID_0r 35010
#define TSOSPER2_CID_1r 35011
#define TSOSPER2_CID_2r 35012
#define TSOSPER2_CID_3r 35013
#define TSOSPER2_CID_4r 35014
#define TSOSPER2_CID_5r 35015
#define TSOSPER2_CID_6r 35016
#define TSOSPER2_CID_7r 35017
#define TSOSPER2_CID_8r 35018
#define TSOSPER2_CID_9r 35019
#define TSOSPER2_CID_10r 35020
#define TSOSPER2_CID_11r 35021
#define TSOSPER2_CID_12r 35022
#define TSOSPER2_CID_13r 35023
#define TSOSPER2_CID_14r 35024
#define TSOSPER2_CID_15r 35025
#define TS_CONFIG0r 35026
#define TS_CONFIG1r 35027
#define TS_CONFIG2r 35028
#define TS_CONFIG3r 35029
#define TS_CONFIG4r 35030
#define TS_CONFIG5r 35031
#define TS_CONFIG6r 35032
#define TS_CONTROLr 35033
#define TS_CONTROL_1r 35034
#define TS_CONTROL_2r 35035
#define TS_DEBUG_INFOr 35036
#define TS_DEBUG_L1_STATUSr 35037
#define TS_DEBUG_L1_STATUS_MASKr 35038
#define TS_DEBUG_L2_STATUSr 35039
#define TS_DEBUG_L2_STATUS_MASKr 35040
#define TS_DEBUG_L3_STATUSr 35041
#define TS_DEBUG_L3_STATUS_MASKr 35042
#define TS_DEBUG_L4_STATUSr 35043
#define TS_DEBUG_L4_STATUS_MASKr 35044
#define TS_DEBUG_L5_STATUSr 35045
#define TS_DEBUG_L5_STATUS_MASKr 35046
#define TS_DEBUG_L6_STATUSr 35047
#define TS_DEBUG_L6_STATUS_MASKr 35048
#define TS_DEBUG_L7_STATUSr 35049
#define TS_DEBUG_L7_STATUS_MASKr 35050
#define TS_DEBUG_LEAF_STATUSr 35051
#define TS_DEBUG_LEAF_STATUS_MASKr 35052
#define TS_DEBUG_TRACE_GRANT_CAPT0r 35053
#define TS_DEBUG_TRACE_GRANT_CONTROLr 35054
#define TS_DEBUG_TRACE_GRANT_COUNTERr 35055
#define TS_DEBUG_TRACE_GRANT_FIELD_MASK0r 35056
#define TS_DEBUG_TRACE_GRANT_FIELD_VALUE0r 35057
#define TS_DEBUG_TRACE_PRI_CAPT0r 35058
#define TS_DEBUG_TRACE_PRI_CAPT1r 35059
#define TS_DEBUG_TRACE_PRI_CONTROLr 35060
#define TS_DEBUG_TRACE_PRI_COUNTERr 35061
#define TS_DEBUG_TRACE_PRI_FIELD_MASK0r 35062
#define TS_DEBUG_TRACE_PRI_FIELD_MASK1r 35063
#define TS_DEBUG_TRACE_PRI_FIELD_VALUE0r 35064
#define TS_DEBUG_TRACE_PRI_FIELD_VALUE1r 35065
#define TS_DEBUG_TRACE_STATUSr 35066
#define TS_DEBUG_TRACE_STATUS_MASKr 35067
#define TS_ECC_DEBUG0r 35068
#define TS_ECC_DEBUG1r 35069
#define TS_ECC_DEBUG2r 35070
#define TS_ECC_ERROR0r 35071
#define TS_ECC_ERROR1r 35072
#define TS_ECC_ERROR2r 35073
#define TS_ECC_ERROR0_MASKr 35074
#define TS_ECC_ERROR1_MASKr 35075
#define TS_ECC_ERROR2_MASKr 35076
#define TS_ECC_STATUS0r 35077
#define TS_ECC_STATUS1r 35078
#define TS_ECC_STATUS2r 35079
#define TS_ECC_STATUS3r 35080
#define TS_ECC_STATUS4r 35081
#define TS_ECC_STATUS5r 35082
#define TS_ECC_STATUS6r 35083
#define TS_ECC_STATUS7r 35084
#define TS_ECC_STATUS8r 35085
#define TS_ECC_STATUS9r 35086
#define TS_ECC_STATUS10r 35087
#define TS_ECC_STATUS11r 35088
#define TS_ECC_STATUS12r 35089
#define TS_ECC_STATUS13r 35090
#define TS_LEVEL1_CONFIG0r 35091
#define TS_LEVEL2_CONFIG0r 35092
#define TS_LEVEL3_CONFIG0r 35093
#define TS_LEVEL4_CONFIG0r 35094
#define TS_LEVEL5_CONFIG0r 35095
#define TS_LEVEL6_CONFIG0r 35096
#define TS_LEVEL7_CONFIG0r 35097
#define TS_MEM_DEBUG0r 35098
#define TS_MEM_DEBUG1r 35099
#define TS_MEM_DEBUG2r 35100
#define TS_MEM_DEBUG3r 35101
#define TS_MEM_DEBUG4r 35102
#define TS_PRI_SB_DEBUGr 35103
#define TS_QSB_RATE_SB_DEBUGr 35104
#define TS_STATUS_CNTRLr 35105
#define TS_TO_CORE_SYNC_ENABLEr 35106
#define TTLDECREMENTENABLEr 35107
#define TTLSCOPEr 35108
#define TTL_FN_PARITY_CONTROLr 35109
#define TTL_FN_PARITY_STATUS_INTRr 35110
#define TTL_FN_PARITY_STATUS_NACKr 35111
#define TUCAr 35112
#define TUFLr 35113
#define TVLNr 35114
#define TX0ILKNCONTROL0r 35115
#define TX0ILKNCONTROL1r 35116
#define TX0ILKNSTATUSr 35117
#define TX0ILKNSTATUSPARITYERRORr 35118
#define TX1ILKNCONTROL0r 35119
#define TX1ILKNCONTROL1r 35120
#define TX1ILKNSTATUSr 35121
#define TX1ILKNSTATUSPARITYERRr 35122
#define TXAEMPTHr 35123
#define TXAFULLTHr 35124
#define TXCASCFG_CHID_0r 35125
#define TXCASCFG_CHID_1r 35126
#define TXCASCFG_CHID_2r 35127
#define TXCASCFG_CHID_3r 35128
#define TXCASCFG_CHID_4r 35129
#define TXCASCFG_CHID_5r 35130
#define TXCASCFG_CHID_6r 35131
#define TXCASCFG_CHID_7r 35132
#define TXCASCFG_CHID_8r 35133
#define TXCASCFG_CHID_9r 35134
#define TXCASCFG_CHID_10r 35135
#define TXCASCFG_CHID_11r 35136
#define TXCASCFG_CHID_12r 35137
#define TXCASCFG_CHID_13r 35138
#define TXCASCFG_CHID_14r 35139
#define TXCASCFG_CHID_15r 35140
#define TXCASCFG_CHID_16r 35141
#define TXCASCFG_CHID_17r 35142
#define TXCASCFG_CHID_18r 35143
#define TXCASCFG_CHID_19r 35144
#define TXCASCFG_CHID_20r 35145
#define TXCASCFG_CHID_21r 35146
#define TXCASCFG_CHID_22r 35147
#define TXCASCFG_CHID_23r 35148
#define TXCASCFG_CHID_24r 35149
#define TXCASCFG_CHID_25r 35150
#define TXCASCFG_CHID_26r 35151
#define TXCASCFG_CHID_27r 35152
#define TXCASCFG_CHID_28r 35153
#define TXCASCFG_CHID_29r 35154
#define TXCASCFG_CHID_30r 35155
#define TXCASCFG_CHID_31r 35156
#define TXCASCFG_CHID_32r 35157
#define TXCASCFG_CHID_33r 35158
#define TXCASCFG_CHID_34r 35159
#define TXCASCFG_CHID_35r 35160
#define TXCASCFG_CHID_36r 35161
#define TXCASCFG_CHID_37r 35162
#define TXCASCFG_CHID_38r 35163
#define TXCASCFG_CHID_39r 35164
#define TXCASCFG_CHID_40r 35165
#define TXCASCFG_CHID_41r 35166
#define TXCASCFG_CHID_42r 35167
#define TXCASCFG_CHID_43r 35168
#define TXCASCFG_CHID_44r 35169
#define TXCASCFG_CHID_45r 35170
#define TXCASCFG_CHID_46r 35171
#define TXCASCFG_CHID_47r 35172
#define TXCASCFG_CHID_48r 35173
#define TXCASCFG_CHID_49r 35174
#define TXCASCFG_CHID_50r 35175
#define TXCASCFG_CHID_51r 35176
#define TXCASCFG_CHID_52r 35177
#define TXCASCFG_CHID_53r 35178
#define TXCASCFG_CHID_54r 35179
#define TXCASCFG_CHID_55r 35180
#define TXCASCFG_CHID_56r 35181
#define TXCASCFG_CHID_57r 35182
#define TXCASCFG_CHID_58r 35183
#define TXCASCFG_CHID_59r 35184
#define TXCASCFG_CHID_60r 35185
#define TXCASCFG_CHID_61r 35186
#define TXCASCFG_CHID_62r 35187
#define TXCASCFG_CHID_63r 35188
#define TXCASDELr 35189
#define TXCFr 35190
#define TXCHANNELNUMr 35191
#define TXCLr 35192
#define TXFIFO_STATr 35193
#define TXFILLTHr 35194
#define TXFLUSHEGRESS1r 35195
#define TXFLUSHEGRESS2r 35196
#define TXHDRCFG_CHID_0r 35197
#define TXHDRCFG_CHID_1r 35198
#define TXHDRCFG_CHID_2r 35199
#define TXHDRCFG_CHID_3r 35200
#define TXHDRCFG_CHID_4r 35201
#define TXHDRCFG_CHID_5r 35202
#define TXHDRCFG_CHID_6r 35203
#define TXHDRCFG_CHID_7r 35204
#define TXHDRCFG_CHID_8r 35205
#define TXHDRCFG_CHID_9r 35206
#define TXHDRCFG_CHID_10r 35207
#define TXHDRCFG_CHID_11r 35208
#define TXHDRCFG_CHID_12r 35209
#define TXHDRCFG_CHID_13r 35210
#define TXHDRCFG_CHID_14r 35211
#define TXHDRCFG_CHID_15r 35212
#define TXHDRCFG_CHID_16r 35213
#define TXHDRCFG_CHID_17r 35214
#define TXHDRCFG_CHID_18r 35215
#define TXHDRCFG_CHID_19r 35216
#define TXHDRCFG_CHID_20r 35217
#define TXHDRCFG_CHID_21r 35218
#define TXHDRCFG_CHID_22r 35219
#define TXHDRCFG_CHID_23r 35220
#define TXHDRCFG_CHID_24r 35221
#define TXHDRCFG_CHID_25r 35222
#define TXHDRCFG_CHID_26r 35223
#define TXHDRCFG_CHID_27r 35224
#define TXHDRCFG_CHID_28r 35225
#define TXHDRCFG_CHID_29r 35226
#define TXHDRCFG_CHID_30r 35227
#define TXHDRCFG_CHID_31r 35228
#define TXHDRCFG_CHID_32r 35229
#define TXHDRCFG_CHID_33r 35230
#define TXHDRCFG_CHID_34r 35231
#define TXHDRCFG_CHID_35r 35232
#define TXHDRCFG_CHID_36r 35233
#define TXHDRCFG_CHID_37r 35234
#define TXHDRCFG_CHID_38r 35235
#define TXHDRCFG_CHID_39r 35236
#define TXHDRCFG_CHID_40r 35237
#define TXHDRCFG_CHID_41r 35238
#define TXHDRCFG_CHID_42r 35239
#define TXHDRCFG_CHID_43r 35240
#define TXHDRCFG_CHID_44r 35241
#define TXHDRCFG_CHID_45r 35242
#define TXHDRCFG_CHID_46r 35243
#define TXHDRCFG_CHID_47r 35244
#define TXHDRCFG_CHID_48r 35245
#define TXHDRCFG_CHID_49r 35246
#define TXHDRCFG_CHID_50r 35247
#define TXHDRCFG_CHID_51r 35248
#define TXHDRCFG_CHID_52r 35249
#define TXHDRCFG_CHID_53r 35250
#define TXHDRCFG_CHID_54r 35251
#define TXHDRCFG_CHID_55r 35252
#define TXHDRCFG_CHID_56r 35253
#define TXHDRCFG_CHID_57r 35254
#define TXHDRCFG_CHID_58r 35255
#define TXHDRCFG_CHID_59r 35256
#define TXHDRCFG_CHID_60r 35257
#define TXHDRCFG_CHID_61r 35258
#define TXHDRCFG_CHID_62r 35259
#define TXHDRCFG_CHID_63r 35260
#define TXIIRDYr 35261
#define TXILKN0RATELIMITERCONFIGr 35262
#define TXILKN1RATELIMITERCONFIGr 35263
#define TXLLFCMSGCNTr 35264
#define TXLP_COUNTER_MEM_PARITY_STATUSr 35265
#define TXLP_COUNTER_MEM_PARITY_STATUS_NACKr 35266
#define TXLP_CTRLBUF_ECC_STATUSr 35267
#define TXLP_DATABUF_ECC_STATUSr 35268
#define TXLP_DEBUG_COUNTER_SELECT0r 35269
#define TXLP_DEBUG_COUNTER_SELECT1r 35270
#define TXLP_DEBUG_COUNTER_SELECT2r 35271
#define TXLP_DEBUG_COUNTER_SELECT3r 35272
#define TXLP_DEBUG_COUNTER_SELECT4r 35273
#define TXLP_DEBUG_COUNTER_SELECT5r 35274
#define TXLP_DEBUG_COUNTER_SELECT6r 35275
#define TXLP_DEBUG_COUNTER_SELECT7r 35276
#define TXLP_ECC_PARITY_CONTROLr 35277
#define TXLP_HW_RESET_CONTROL_0r 35278
#define TXLP_HW_RESET_CONTROL_1r 35279
#define TXLP_INT2EXT_STREAM_MAP_PARITY_STATUSr 35280
#define TXLP_INT2EXT_STREAM_MAP_PARITY_STATUS_NACKr 35281
#define TXLP_INTR_ENABLEr 35282
#define TXLP_INTR_STATUSr 35283
#define TXLP_INT_STREAM_ID_BASEr 35284
#define TXLP_LENGTH_FIELD_SELECTORr 35285
#define TXLP_MIN_STARTCNTr 35286
#define TXLP_PFC_CONTROLr 35287
#define TXLP_PORT_CREDIT_RESETr 35288
#define TXLP_PORT_ENABLEr 35289
#define TXLP_PORT_FAR_END_MAC_ADDRr 35290
#define TXLP_PORT_LP_MODE_CONTROLr 35291
#define TXLP_PORT_NEAR_END_MAC_ADDRr 35292
#define TXLP_PORT_VLAN_TPIDr 35293
#define TXLP_RAM_CONTROL_0r 35294
#define TXLP_RAM_CONTROL_1r 35295
#define TXLP_RAM_CONTROL_2r 35296
#define TXLP_RESICRCBUF_PARITY_STATUSr 35297
#define TXLP_RESIDATABUF_ECC_STATUSr 35298
#define TXLP_TCI_FIELD_SELECTORr 35299
#define TXLP_TRIGGER_MEM_PARITY_STATUSr 35300
#define TXLP_TRIGGER_MEM_PARITY_STATUS_NACKr 35301
#define TXMLFCONFIG0r 35302
#define TXMLFCONFIG1r 35303
#define TXMLFCONFIG2r 35304
#define TXMLFCONFIG3r 35305
#define TXMLFCONFIG4r 35306
#define TXMLFCONFIG5r 35307
#define TXMLFCONFIG6r 35308
#define TXMLFCONFIG7r 35309
#define TXMLFCONFIG8r 35310
#define TXMLFCONFIG9r 35311
#define TXMLFCONFIG10r 35312
#define TXMLFCONFIG11r 35313
#define TXMLFCONFIG12r 35314
#define TXMLFCONFIG13r 35315
#define TXMLFCONFIG14r 35316
#define TXMLFCONFIG15r 35317
#define TXMLFRESETPORTS0TO31r 35318
#define TXMLFRESETPORTS32TO63r 35319
#define TXMLFSTATUS0r 35320
#define TXMLFSTATUS1r 35321
#define TXMLFSTATUS2r 35322
#define TXMLFSTATUS3r 35323
#define TXMLFSTATUS4r 35324
#define TXMLFSTATUS5r 35325
#define TXMLFSTATUS6r 35326
#define TXMLFSTATUS7r 35327
#define TXMLFSTATUS8r 35328
#define TXMLFSTATUS9r 35329
#define TXMLFSTATUS10r 35330
#define TXMLFSTATUS11r 35331
#define TXMLFSTATUS12r 35332
#define TXMLFSTATUS13r 35333
#define TXMLFSTATUS14r 35334
#define TXMLFSTATUS15r 35335
#define TXPFr 35336
#define TXPPr 35337
#define TXPREAMBLEr 35338
#define TXRTPTS1_CHID_0r 35339
#define TXRTPTS1_CHID_1r 35340
#define TXRTPTS1_CHID_2r 35341
#define TXRTPTS1_CHID_3r 35342
#define TXRTPTS1_CHID_4r 35343
#define TXRTPTS1_CHID_5r 35344
#define TXRTPTS1_CHID_6r 35345
#define TXRTPTS1_CHID_7r 35346
#define TXRTPTS1_CHID_8r 35347
#define TXRTPTS1_CHID_9r 35348
#define TXRTPTS1_CHID_10r 35349
#define TXRTPTS1_CHID_11r 35350
#define TXRTPTS1_CHID_12r 35351
#define TXRTPTS1_CHID_13r 35352
#define TXRTPTS1_CHID_14r 35353
#define TXRTPTS1_CHID_15r 35354
#define TXRTPTS1_CHID_16r 35355
#define TXRTPTS1_CHID_17r 35356
#define TXRTPTS1_CHID_18r 35357
#define TXRTPTS1_CHID_19r 35358
#define TXRTPTS1_CHID_20r 35359
#define TXRTPTS1_CHID_21r 35360
#define TXRTPTS1_CHID_22r 35361
#define TXRTPTS1_CHID_23r 35362
#define TXRTPTS1_CHID_24r 35363
#define TXRTPTS1_CHID_25r 35364
#define TXRTPTS1_CHID_26r 35365
#define TXRTPTS1_CHID_27r 35366
#define TXRTPTS1_CHID_28r 35367
#define TXRTPTS1_CHID_29r 35368
#define TXRTPTS1_CHID_30r 35369
#define TXRTPTS1_CHID_31r 35370
#define TXRTPTS1_CHID_32r 35371
#define TXRTPTS1_CHID_33r 35372
#define TXRTPTS1_CHID_34r 35373
#define TXRTPTS1_CHID_35r 35374
#define TXRTPTS1_CHID_36r 35375
#define TXRTPTS1_CHID_37r 35376
#define TXRTPTS1_CHID_38r 35377
#define TXRTPTS1_CHID_39r 35378
#define TXRTPTS1_CHID_40r 35379
#define TXRTPTS1_CHID_41r 35380
#define TXRTPTS1_CHID_42r 35381
#define TXRTPTS1_CHID_43r 35382
#define TXRTPTS1_CHID_44r 35383
#define TXRTPTS1_CHID_45r 35384
#define TXRTPTS1_CHID_46r 35385
#define TXRTPTS1_CHID_47r 35386
#define TXRTPTS1_CHID_48r 35387
#define TXRTPTS1_CHID_49r 35388
#define TXRTPTS1_CHID_50r 35389
#define TXRTPTS1_CHID_51r 35390
#define TXRTPTS1_CHID_52r 35391
#define TXRTPTS1_CHID_53r 35392
#define TXRTPTS1_CHID_54r 35393
#define TXRTPTS1_CHID_55r 35394
#define TXRTPTS1_CHID_56r 35395
#define TXRTPTS1_CHID_57r 35396
#define TXRTPTS1_CHID_58r 35397
#define TXRTPTS1_CHID_59r 35398
#define TXRTPTS1_CHID_60r 35399
#define TXRTPTS1_CHID_61r 35400
#define TXRTPTS1_CHID_62r 35401
#define TXRTPTS1_CHID_63r 35402
#define TXRTPTS2_CHID_0r 35403
#define TXRTPTS2_CHID_1r 35404
#define TXRTPTS2_CHID_2r 35405
#define TXRTPTS2_CHID_3r 35406
#define TXRTPTS2_CHID_4r 35407
#define TXRTPTS2_CHID_5r 35408
#define TXRTPTS2_CHID_6r 35409
#define TXRTPTS2_CHID_7r 35410
#define TXRTPTS2_CHID_8r 35411
#define TXRTPTS2_CHID_9r 35412
#define TXRTPTS2_CHID_10r 35413
#define TXRTPTS2_CHID_11r 35414
#define TXRTPTS2_CHID_12r 35415
#define TXRTPTS2_CHID_13r 35416
#define TXRTPTS2_CHID_14r 35417
#define TXRTPTS2_CHID_15r 35418
#define TXRTPTS2_CHID_16r 35419
#define TXRTPTS2_CHID_17r 35420
#define TXRTPTS2_CHID_18r 35421
#define TXRTPTS2_CHID_19r 35422
#define TXRTPTS2_CHID_20r 35423
#define TXRTPTS2_CHID_21r 35424
#define TXRTPTS2_CHID_22r 35425
#define TXRTPTS2_CHID_23r 35426
#define TXRTPTS2_CHID_24r 35427
#define TXRTPTS2_CHID_25r 35428
#define TXRTPTS2_CHID_26r 35429
#define TXRTPTS2_CHID_27r 35430
#define TXRTPTS2_CHID_28r 35431
#define TXRTPTS2_CHID_29r 35432
#define TXRTPTS2_CHID_30r 35433
#define TXRTPTS2_CHID_31r 35434
#define TXRTPTS2_CHID_32r 35435
#define TXRTPTS2_CHID_33r 35436
#define TXRTPTS2_CHID_34r 35437
#define TXRTPTS2_CHID_35r 35438
#define TXRTPTS2_CHID_36r 35439
#define TXRTPTS2_CHID_37r 35440
#define TXRTPTS2_CHID_38r 35441
#define TXRTPTS2_CHID_39r 35442
#define TXRTPTS2_CHID_40r 35443
#define TXRTPTS2_CHID_41r 35444
#define TXRTPTS2_CHID_42r 35445
#define TXRTPTS2_CHID_43r 35446
#define TXRTPTS2_CHID_44r 35447
#define TXRTPTS2_CHID_45r 35448
#define TXRTPTS2_CHID_46r 35449
#define TXRTPTS2_CHID_47r 35450
#define TXRTPTS2_CHID_48r 35451
#define TXRTPTS2_CHID_49r 35452
#define TXRTPTS2_CHID_50r 35453
#define TXRTPTS2_CHID_51r 35454
#define TXRTPTS2_CHID_52r 35455
#define TXRTPTS2_CHID_53r 35456
#define TXRTPTS2_CHID_54r 35457
#define TXRTPTS2_CHID_55r 35458
#define TXRTPTS2_CHID_56r 35459
#define TXRTPTS2_CHID_57r 35460
#define TXRTPTS2_CHID_58r 35461
#define TXRTPTS2_CHID_59r 35462
#define TXRTPTS2_CHID_60r 35463
#define TXRTPTS2_CHID_61r 35464
#define TXRTPTS2_CHID_62r 35465
#define TXRTPTS2_CHID_63r 35466
#define TXSTOPEGRESS1r 35467
#define TXSTOPEGRESS2r 35468
#define TX_CI_CONFIGr 35469
#define TX_CNT_CONFIGr 35470
#define TX_CONFIG0r 35471
#define TX_CONFIG1r 35472
#define TX_CONFIG2r 35473
#define TX_CONFIG3r 35474
#define TX_CONFIG4r 35475
#define TX_CONFIG5r 35476
#define TX_CONFIG6r 35477
#define TX_DEBUG_CAPTURE_CONFIGr 35478
#define TX_DEBUG_CRC_ERROR_CNTr 35479
#define TX_DEBUG_DEQUEUE_REQUEST_0r 35480
#define TX_DEBUG_DEQUEUE_REQUEST_1r 35481
#define TX_DEBUG_DEQUEUE_REQUEST_2r 35482
#define TX_DEBUG_DEQUEUE_REQUEST_3r 35483
#define TX_DEBUG_DEQUEUE_REQUEST_4r 35484
#define TX_DEBUG_DEQUEUE_REQUEST_5r 35485
#define TX_DEBUG_GRANT_TO_DEQr 35486
#define TX_DEBUG_HEC_CORR_ERROR_CNTr 35487
#define TX_DEBUG_HEC_UNCORR_ERROR_CNTr 35488
#define TX_DEBUG_INFO_0r 35489
#define TX_DEBUG_INFO_1r 35490
#define TX_DEBUG_TEST_BYTE_CNTr 35491
#define TX_DEBUG_TEST_PCKT_CNTr 35492
#define TX_DEBUG_TEST_PCKT_THRESHOLDr 35493
#define TX_ECC_DEBUGr 35494
#define TX_ECC_ERROR_0r 35495
#define TX_ECC_ERROR_0_MASKr 35496
#define TX_ECC_STATUS0r 35497
#define TX_EEE_LPI_DURATION_COUNTERr 35498
#define TX_EEE_LPI_EVENT_COUNTERr 35499
#define TX_ERROR_0r 35500
#define TX_ERROR_0_MASKr 35501
#define TX_ERROR_HALT_MASK_0r 35502
#define TX_FIRST_CI_LOOKUP0r 35503
#define TX_FIRST_CI_LOOKUP1r 35504
#define TX_FIRST_CI_LOOKUP2r 35505
#define TX_FIRST_CI_LOOKUP3r 35506
#define TX_FIRST_CI_LOOKUP4r 35507
#define TX_FIRST_CI_LOOKUP5r 35508
#define TX_HCFC_COUNTERr 35509
#define TX_IPG_LENGTHr 35510
#define TX_LLFC_LOG_COUNTERr 35511
#define TX_PFC_CONFIGr 35512
#define TX_PFC_SRC_PORT_LKUP_CFGr 35513
#define TX_PFC_SRC_PORT_LKUP_DEBUGr 35514
#define TX_PKT_CNTr 35515
#define TX_PKT_CNT_31_0r 35516
#define TX_PKT_CNT_39_32r 35517
#define TX_PKT_CNT_39_32_SNAPr 35518
#define TX_PKT_HDR_ADJUST0r 35519
#define TX_PKT_HDR_ADJUST1r 35520
#define TX_PKT_HDR_ADJUST2r 35521
#define TX_PKT_HDR_ADJUST3r 35522
#define TX_PKT_HDR_ADJUST4r 35523
#define TX_PREAMBLEr 35524
#define TX_RAM_TM0r 35525
#define TX_SW_RESETr 35526
#define TX_TEST_IFH_0r 35527
#define TX_TEST_IFH_1r 35528
#define TX_TEST_IFH_2r 35529
#define TX_TS_DATAr 35530
#define TX_TS_SEQ_IDr 35531
#define TZPC_TZPCDECPROT0CLRr 35532
#define TZPC_TZPCDECPROT0SETr 35533
#define TZPC_TZPCDECPROT0STATr 35534
#define TZPC_TZPCDECPROT1CLRr 35535
#define TZPC_TZPCDECPROT1SETr 35536
#define TZPC_TZPCDECPROT1STATr 35537
#define TZPC_TZPCDECPROT2CLRr 35538
#define TZPC_TZPCDECPROT2SETr 35539
#define TZPC_TZPCDECPROT2STATr 35540
#define TZPC_TZPCR0SIZEr 35541
#define T_64r 35542
#define T_127r 35543
#define T_255r 35544
#define T_511r 35545
#define T_1023r 35546
#define T_1518r 35547
#define T_2047r 35548
#define T_4095r 35549
#define T_9216r 35550
#define T_16383r 35551
#define UCQDBMEMDEBUGr 35552
#define UCQRPMEMDEBUGr 35553
#define UCQWPMEMDEBUGr 35554
#define UCQ_CONFIGr 35555
#define UCQ_COS_EMPTY_REGr 35556
#define UCQ_EXTCOS1_EMPTY_REGr 35557
#define UCQ_FREE_MEMDEBUGr 35558
#define UCQ_FREE_MEMECC_ERRPTRr 35559
#define UCQ_UCQE0_MEMDEBUGr 35560
#define UCQ_UCQE1_MEMDEBUGr 35561
#define UCQ_UCQE2_MEMDEBUGr 35562
#define UCQ_UCQE3_MEMDEBUGr 35563
#define UCQ_UCQE_MEMECC_ERRPTRr 35564
#define UC_0_CONFIGr 35565
#define UC_0_DEBUG_CONFIGr 35566
#define UC_0_DEBUG_STATUSr 35567
#define UC_0_RST_CONTROLr 35568
#define UC_0_STATUSr 35569
#define UC_0_TIMER_INTR_MASKr 35570
#define UC_1_CONFIGr 35571
#define UC_1_DEBUG_CONFIGr 35572
#define UC_1_DEBUG_STATUSr 35573
#define UC_1_RST_CONTROLr 35574
#define UC_1_STATUSr 35575
#define UC_1_TIMER_INTR_MASKr 35576
#define UDF_CAM_BIST_CONFIGr 35577
#define UDF_CAM_BIST_DBG_DATAr 35578
#define UDF_CAM_BIST_STATUSr 35579
#define UDF_CAM_DBGCTRLr 35580
#define UDF_ETHERTYPE_MATCHr 35581
#define UDF_IPPROTO_MATCHr 35582
#define UDPACTIONPROFILESr 35583
#define UDRREG0r 35584
#define UDRREG1r 35585
#define UFLOW_AGED_COUNTr 35586
#define UFLOW_DEBUG_RANGEr 35587
#define UFLOW_HASH_CONTROL_RTAG7r 35588
#define UFLOW_INACTIVE_COUNTr 35589
#define UFLOW_LFSR_CONTROLr 35590
#define UFLOW_PORT_CONTROLr 35591
#define UFLOW_REBALANCE_COUNTr 35592
#define UFLOW_TABLE_CONTROLr 35593
#define UFLOW_TABLE_SIZEr 35594
#define UFLOW_TIMER_CONTROLr 35595
#define UFLOW_TIMER_STATUSr 35596
#define UMAC_EEE_CTRLr 35597
#define UMAC_EEE_REF_COUNTr 35598
#define UMAC_REV_IDr 35599
#define UMAC_RX_PKT_DROP_STATUSr 35600
#define UMAC_SYMMETRIC_IDLE_THRESHOLDr 35601
#define UMAC_TIMESTAMP_ADJUSTr 35602
#define UMAN_EP_FLSH_WAIT_CNTRr 35603
#define UMAN_IP_FLSH_WAIT_CNTRr 35604
#define UMAN_LINKUP_DLY_CNTRr 35605
#define UNDEFPROGRAMDATAr 35606
#define UNICASTDBUFFPOINTERSENDr 35607
#define UNICASTDBUFFPOINTERSSTARTr 35608
#define UNICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEAr 35609
#define UNICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEBr 35610
#define UNICASTPACKETHEADERSHIMLAYERTRANSLATIONr 35611
#define UNIMAC0_COMMAND_CONFIGr 35612
#define UNIMAC0_FLUSH_CONTROLr 35613
#define UNIMAC0_FRM_LENGTHr 35614
#define UNIMAC0_GMII_EEE_DELAY_ENTRY_TIMERr 35615
#define UNIMAC0_GMII_EEE_WAKE_TIMERr 35616
#define UNIMAC0_IPG_HD_BKP_CNTLr 35617
#define UNIMAC0_MAC_0r 35618
#define UNIMAC0_MAC_1r 35619
#define UNIMAC0_MAC_MODEr 35620
#define UNIMAC0_MAC_PFC_CTRLr 35621
#define UNIMAC0_MAC_PFC_DA_0r 35622
#define UNIMAC0_MAC_PFC_DA_1r 35623
#define UNIMAC0_MAC_PFC_OPCODEr 35624
#define UNIMAC0_MAC_PFC_REFRESH_CTRLr 35625
#define UNIMAC0_MAC_PFC_TYPEr 35626
#define UNIMAC0_MII_EEE_DELAY_ENTRY_TIMERr 35627
#define UNIMAC0_MII_EEE_WAKE_TIMERr 35628
#define UNIMAC0_PAUSE_CONTROLr 35629
#define UNIMAC0_PAUSE_QUANTr 35630
#define UNIMAC0_PFC_XOFF_TIMERr 35631
#define UNIMAC0_RXFIFO_STATr 35632
#define UNIMAC0_RX_PAUSE_QUANTA_SCALEr 35633
#define UNIMAC0_TAG_0r 35634
#define UNIMAC0_TAG_1r 35635
#define UNIMAC0_TS_STATUS_CNTRLr 35636
#define UNIMAC0_TXFIFO_STATr 35637
#define UNIMAC0_TX_IPG_LENGTHr 35638
#define UNIMAC0_TX_PREAMBLEr 35639
#define UNIMAC0_TX_TS_DATAr 35640
#define UNIMAC0_TX_TS_SEQ_IDr 35641
#define UNIMAC0_UMAC_EEE_CTRLr 35642
#define UNIMAC0_UMAC_EEE_REF_COUNTr 35643
#define UNIMAC0_UMAC_REV_IDr 35644
#define UNIMAC0_UMAC_RX_PKT_DROP_STATUSr 35645
#define UNIMAC0_UMAC_SYMMETRIC_IDLE_THRESHOLDr 35646
#define UNIMAC1_COMMAND_CONFIGr 35647
#define UNIMAC1_FLUSH_CONTROLr 35648
#define UNIMAC1_FRM_LENGTHr 35649
#define UNIMAC1_GMII_EEE_DELAY_ENTRY_TIMERr 35650
#define UNIMAC1_GMII_EEE_WAKE_TIMERr 35651
#define UNIMAC1_IPG_HD_BKP_CNTLr 35652
#define UNIMAC1_MAC_0r 35653
#define UNIMAC1_MAC_1r 35654
#define UNIMAC1_MAC_MODEr 35655
#define UNIMAC1_MAC_PFC_CTRLr 35656
#define UNIMAC1_MAC_PFC_DA_0r 35657
#define UNIMAC1_MAC_PFC_DA_1r 35658
#define UNIMAC1_MAC_PFC_OPCODEr 35659
#define UNIMAC1_MAC_PFC_REFRESH_CTRLr 35660
#define UNIMAC1_MAC_PFC_TYPEr 35661
#define UNIMAC1_MII_EEE_DELAY_ENTRY_TIMERr 35662
#define UNIMAC1_MII_EEE_WAKE_TIMERr 35663
#define UNIMAC1_PAUSE_CONTROLr 35664
#define UNIMAC1_PAUSE_QUANTr 35665
#define UNIMAC1_PFC_XOFF_TIMERr 35666
#define UNIMAC1_RXFIFO_STATr 35667
#define UNIMAC1_RX_PAUSE_QUANTA_SCALEr 35668
#define UNIMAC1_TAG_0r 35669
#define UNIMAC1_TAG_1r 35670
#define UNIMAC1_TS_STATUS_CNTRLr 35671
#define UNIMAC1_TXFIFO_STATr 35672
#define UNIMAC1_TX_IPG_LENGTHr 35673
#define UNIMAC1_TX_PREAMBLEr 35674
#define UNIMAC1_TX_TS_DATAr 35675
#define UNIMAC1_TX_TS_SEQ_IDr 35676
#define UNIMAC1_UMAC_EEE_CTRLr 35677
#define UNIMAC1_UMAC_EEE_REF_COUNTr 35678
#define UNIMAC1_UMAC_REV_IDr 35679
#define UNIMAC1_UMAC_RX_PKT_DROP_STATUSr 35680
#define UNIMAC1_UMAC_SYMMETRIC_IDLE_THRESHOLDr 35681
#define UNIMAC_PFC_CTRLr 35682
#define UNKNOWN_HGI_BITMAPr 35683
#define UNKNOWN_HGI_BITMAP_64r 35684
#define UNKNOWN_HGI_BITMAP_PARITY_CONTROLr 35685
#define UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTRr 35686
#define UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACKr 35687
#define UNKNOWN_MCAST_BLOCK_MASKr 35688
#define UNKNOWN_MCAST_BLOCK_MASK_64r 35689
#define UNKNOWN_MCAST_BLOCK_MASK_HIr 35690
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr 35691
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr 35692
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr 35693
#define UNKNOWN_UCAST_BLOCK_MASKr 35694
#define UNKNOWN_UCAST_BLOCK_MASK_64r 35695
#define UNKNOWN_UCAST_BLOCK_MASK_HIr 35696
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr 35697
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTRr 35698
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACKr 35699
#define UNREACHABLEDESTINATIONr 35700
#define UNREACHABLEDESTINATIONDISCARDEDCELLSCOUNTERr 35701
#define UNSCHEDULEDREJECTBUFFERTHRESHOLDr 35702
#define UNSCHEDULEDREJECTDESCRIPTORTHRESHOLDr 35703
#define USB2D_DEVCONFIGr 35704
#define USB2D_DEVCTRLr 35705
#define USB2D_DEVINTRr 35706
#define USB2D_DEVINTRMASKr 35707
#define USB2D_DEVSTATUSr 35708
#define USB2D_ENDPNTINTRr 35709
#define USB2D_ENDPNTINTRMASKr 35710
#define USB2D_ENDPNT_IN_BUFFER_0r 35711
#define USB2D_ENDPNT_IN_BUFFER_1r 35712
#define USB2D_ENDPNT_IN_BUFFER_2r 35713
#define USB2D_ENDPNT_IN_BUFFER_3r 35714
#define USB2D_ENDPNT_IN_BUFFER_4r 35715
#define USB2D_ENDPNT_IN_BUFFER_5r 35716
#define USB2D_ENDPNT_IN_BUFFER_6r 35717
#define USB2D_ENDPNT_IN_BUFFER_7r 35718
#define USB2D_ENDPNT_IN_BUFFER_8r 35719
#define USB2D_ENDPNT_IN_BUFFER_9r 35720
#define USB2D_ENDPNT_IN_CTRL_0r 35721
#define USB2D_ENDPNT_IN_CTRL_1r 35722
#define USB2D_ENDPNT_IN_CTRL_2r 35723
#define USB2D_ENDPNT_IN_CTRL_3r 35724
#define USB2D_ENDPNT_IN_CTRL_4r 35725
#define USB2D_ENDPNT_IN_CTRL_5r 35726
#define USB2D_ENDPNT_IN_CTRL_6r 35727
#define USB2D_ENDPNT_IN_CTRL_7r 35728
#define USB2D_ENDPNT_IN_CTRL_8r 35729
#define USB2D_ENDPNT_IN_CTRL_9r 35730
#define USB2D_ENDPNT_IN_DATADESCR_0r 35731
#define USB2D_ENDPNT_IN_DATADESCR_1r 35732
#define USB2D_ENDPNT_IN_DATADESCR_2r 35733
#define USB2D_ENDPNT_IN_DATADESCR_3r 35734
#define USB2D_ENDPNT_IN_DATADESCR_4r 35735
#define USB2D_ENDPNT_IN_DATADESCR_5r 35736
#define USB2D_ENDPNT_IN_DATADESCR_6r 35737
#define USB2D_ENDPNT_IN_DATADESCR_7r 35738
#define USB2D_ENDPNT_IN_DATADESCR_8r 35739
#define USB2D_ENDPNT_IN_DATADESCR_9r 35740
#define USB2D_ENDPNT_IN_MAXPACKSIZE_0r 35741
#define USB2D_ENDPNT_IN_MAXPACKSIZE_1r 35742
#define USB2D_ENDPNT_IN_MAXPACKSIZE_2r 35743
#define USB2D_ENDPNT_IN_MAXPACKSIZE_3r 35744
#define USB2D_ENDPNT_IN_MAXPACKSIZE_4r 35745
#define USB2D_ENDPNT_IN_MAXPACKSIZE_5r 35746
#define USB2D_ENDPNT_IN_MAXPACKSIZE_6r 35747
#define USB2D_ENDPNT_IN_MAXPACKSIZE_7r 35748
#define USB2D_ENDPNT_IN_MAXPACKSIZE_8r 35749
#define USB2D_ENDPNT_IN_MAXPACKSIZE_9r 35750
#define USB2D_ENDPNT_IN_STATUS_0r 35751
#define USB2D_ENDPNT_IN_STATUS_1r 35752
#define USB2D_ENDPNT_IN_STATUS_2r 35753
#define USB2D_ENDPNT_IN_STATUS_3r 35754
#define USB2D_ENDPNT_IN_STATUS_4r 35755
#define USB2D_ENDPNT_IN_STATUS_5r 35756
#define USB2D_ENDPNT_IN_STATUS_6r 35757
#define USB2D_ENDPNT_IN_STATUS_7r 35758
#define USB2D_ENDPNT_IN_STATUS_8r 35759
#define USB2D_ENDPNT_IN_STATUS_9r 35760
#define USB2D_ENDPNT_OUT_BUFSIZE_0r 35761
#define USB2D_ENDPNT_OUT_BUFSIZE_1r 35762
#define USB2D_ENDPNT_OUT_BUFSIZE_2r 35763
#define USB2D_ENDPNT_OUT_BUFSIZE_3r 35764
#define USB2D_ENDPNT_OUT_BUFSIZE_4r 35765
#define USB2D_ENDPNT_OUT_BUFSIZE_5r 35766
#define USB2D_ENDPNT_OUT_BUFSIZE_6r 35767
#define USB2D_ENDPNT_OUT_BUFSIZE_7r 35768
#define USB2D_ENDPNT_OUT_BUFSIZE_8r 35769
#define USB2D_ENDPNT_OUT_BUFSIZE_9r 35770
#define USB2D_ENDPNT_OUT_CTRL_0r 35771
#define USB2D_ENDPNT_OUT_CTRL_1r 35772
#define USB2D_ENDPNT_OUT_CTRL_2r 35773
#define USB2D_ENDPNT_OUT_CTRL_3r 35774
#define USB2D_ENDPNT_OUT_CTRL_4r 35775
#define USB2D_ENDPNT_OUT_CTRL_5r 35776
#define USB2D_ENDPNT_OUT_CTRL_6r 35777
#define USB2D_ENDPNT_OUT_CTRL_7r 35778
#define USB2D_ENDPNT_OUT_CTRL_8r 35779
#define USB2D_ENDPNT_OUT_CTRL_9r 35780
#define USB2D_ENDPNT_OUT_DATADESCR_0r 35781
#define USB2D_ENDPNT_OUT_DATADESCR_1r 35782
#define USB2D_ENDPNT_OUT_DATADESCR_2r 35783
#define USB2D_ENDPNT_OUT_DATADESCR_3r 35784
#define USB2D_ENDPNT_OUT_DATADESCR_4r 35785
#define USB2D_ENDPNT_OUT_DATADESCR_5r 35786
#define USB2D_ENDPNT_OUT_DATADESCR_6r 35787
#define USB2D_ENDPNT_OUT_DATADESCR_7r 35788
#define USB2D_ENDPNT_OUT_DATADESCR_8r 35789
#define USB2D_ENDPNT_OUT_DATADESCR_9r 35790
#define USB2D_ENDPNT_OUT_SETUPBUF_0r 35791
#define USB2D_ENDPNT_OUT_SETUPBUF_1r 35792
#define USB2D_ENDPNT_OUT_SETUPBUF_2r 35793
#define USB2D_ENDPNT_OUT_SETUPBUF_3r 35794
#define USB2D_ENDPNT_OUT_SETUPBUF_4r 35795
#define USB2D_ENDPNT_OUT_SETUPBUF_5r 35796
#define USB2D_ENDPNT_OUT_SETUPBUF_6r 35797
#define USB2D_ENDPNT_OUT_SETUPBUF_7r 35798
#define USB2D_ENDPNT_OUT_SETUPBUF_8r 35799
#define USB2D_ENDPNT_OUT_SETUPBUF_9r 35800
#define USB2D_ENDPNT_OUT_STATUS_0r 35801
#define USB2D_ENDPNT_OUT_STATUS_1r 35802
#define USB2D_ENDPNT_OUT_STATUS_2r 35803
#define USB2D_ENDPNT_OUT_STATUS_3r 35804
#define USB2D_ENDPNT_OUT_STATUS_4r 35805
#define USB2D_ENDPNT_OUT_STATUS_5r 35806
#define USB2D_ENDPNT_OUT_STATUS_6r 35807
#define USB2D_ENDPNT_OUT_STATUS_7r 35808
#define USB2D_ENDPNT_OUT_STATUS_8r 35809
#define USB2D_ENDPNT_OUT_STATUS_9r 35810
#define USB2D_IDM_IDM_INTERRUPT_STATUSr 35811
#define USB2D_IDM_IDM_IO_CONTROL_DIRECTr 35812
#define USB2D_IDM_IDM_IO_STATUSr 35813
#define USB2D_IDM_IDM_RESET_CONTROLr 35814
#define USB2D_IDM_IDM_RESET_STATUSr 35815
#define USB2D_LPMCTRLSTATUSr 35816
#define USB2D_RECPACKFRAMNO_0r 35817
#define USB2D_RECPACKFRAMNO_1r 35818
#define USB2D_RECPACKFRAMNO_2r 35819
#define USB2D_RECPACKFRAMNO_3r 35820
#define USB2D_RECPACKFRAMNO_4r 35821
#define USB2D_RECPACKFRAMNO_5r 35822
#define USB2D_RECPACKFRAMNO_6r 35823
#define USB2D_RECPACKFRAMNO_7r 35824
#define USB2D_RECPACKFRAMNO_8r 35825
#define USB2D_RECPACKFRAMNO_9r 35826
#define USB2D_RELEASE_NUMBERr 35827
#define USB2D_UDC20_ENDPOINT0r 35828
#define USB2D_UDC20_ENDPOINT1r 35829
#define USB2D_UDC20_ENDPOINT2r 35830
#define USB2D_UDC20_ENDPOINT3r 35831
#define USB2D_UDC20_ENDPOINT4r 35832
#define USB2D_UDC20_ENDPOINT5r 35833
#define USB2D_UDC20_ENDPOINT6r 35834
#define USB2D_UDC20_ENDPOINT7r 35835
#define USB2D_UDC20_ENDPOINT8r 35836
#define USB2D_UDC20_ENDPOINT9r 35837
#define USB2_IDM_IDM_INTERRUPT_STATUSr 35838
#define USB2_IDM_IDM_IO_CONTROL_DIRECTr 35839
#define USB2_IDM_IDM_IO_STATUSr 35840
#define USB2_IDM_IDM_RESET_CONTROLr 35841
#define USB2_IDM_IDM_RESET_STATUSr 35842
#define USBH_ASYNCLISTADDRr 35843
#define USBH_CONFIGFLAGr 35844
#define USBH_CTRLDSSEGMENTr 35845
#define USBH_EHCI_STATUSr 35846
#define USBH_FRAME_LENADJr 35847
#define USBH_FRINDEXr 35848
#define USBH_GPIO_OEr 35849
#define USBH_GPIO_SELr 35850
#define USBH_HCBULKCURRENTEDr 35851
#define USBH_HCBULKHEADEDr 35852
#define USBH_HCCAPBASEr 35853
#define USBH_HCCOMMANDSTATUSr 35854
#define USBH_HCCONTOLCURRENTEDr 35855
#define USBH_HCCONTROLr 35856
#define USBH_HCCONTROLHEADEDr 35857
#define USBH_HCCPARAMSr 35858
#define USBH_HCDONEHEADr 35859
#define USBH_HCFMINTERVALr 35860
#define USBH_HCFMNUMBERr 35861
#define USBH_HCFMREMAININGr 35862
#define USBH_HCHCCAr 35863
#define USBH_HCINTERRUPTDISABLEr 35864
#define USBH_HCINTERRUPTENABLEr 35865
#define USBH_HCINTERRUPTSTATUSr 35866
#define USBH_HCLSTHRESHOLDr 35867
#define USBH_HCPERIODCURRENTEDr 35868
#define USBH_HCPERIODICSTARTr 35869
#define USBH_HCREVISIONr 35870
#define USBH_HCRHDESCRIPTORAr 35871
#define USBH_HCRHDESCRIPTORBr 35872
#define USBH_HCRHPORT00r 35873
#define USBH_HCRHPORT01r 35874
#define USBH_HCRHSTATUSr 35875
#define USBH_HCSPARAMSr 35876
#define USBH_MDIO_CTRLr 35877
#define USBH_MDIO_RDDATr 35878
#define USBH_PERIODICLISTBASEr 35879
#define USBH_PHY_CTRL_P0r 35880
#define USBH_PHY_CTRL_P1r 35881
#define USBH_PORTSC_0r 35882
#define USBH_PORTSC_1r 35883
#define USBH_SB_ADDRHIr 35884
#define USBH_SHIM_CTRLr 35885
#define USBH_SHIM_MASTER_STATUSr 35886
#define USBH_SHIM_SLAVE_STATUSr 35887
#define USBH_TP_CTLr 35888
#define USBH_TP_OUTP0r 35889
#define USBH_TP_OUTP1r 35890
#define USBH_USBCMDr 35891
#define USBH_USBINTRr 35892
#define USBH_USBSTSr 35893
#define USBH_UTMI_P0CTLr 35894
#define USBH_UTMI_P1CTLr 35895
#define USCHTHDP0_0r 35896
#define USCHTHDP0_1r 35897
#define USCHTHDP0_2r 35898
#define USCHTHDP0_3r 35899
#define USCHTHDP1_0r 35900
#define USCHTHDP1_1r 35901
#define USCHTHDP1_2r 35902
#define USCHTHDP1_3r 35903
#define USCHTHDP2_0r 35904
#define USCHTHDP2_1r 35905
#define USCHTHDP2_2r 35906
#define USCHTHDP2_3r 35907
#define USCHTHDP3_0r 35908
#define USCHTHDP3_1r 35909
#define USCHTHDP3_2r 35910
#define USCHTHDP3_3r 35911
#define USCLTHDP0_0r 35912
#define USCLTHDP0_1r 35913
#define USCLTHDP0_2r 35914
#define USCLTHDP0_3r 35915
#define USCLTHDP1_0r 35916
#define USCLTHDP1_1r 35917
#define USCLTHDP1_2r 35918
#define USCLTHDP1_3r 35919
#define USCLTHDP2_0r 35920
#define USCLTHDP2_1r 35921
#define USCLTHDP2_2r 35922
#define USCLTHDP2_3r 35923
#define USCLTHDP3_0r 35924
#define USCLTHDP3_1r 35925
#define USCLTHDP3_2r 35926
#define USCLTHDP3_3r 35927
#define USER_TRUNK_HASH_SELECTr 35928
#define USE_SP_SHAREDr 35929
#define VERSIONREGISTERr 35930
#define VFI_1_PARITY_CONTROLr 35931
#define VFI_1_PARITY_STATUS_INTRr 35932
#define VFI_1_PARITY_STATUS_NACKr 35933
#define VFI_PARITY_CONTROLr 35934
#define VFI_PARITY_STATUS_INTRr 35935
#define VFI_PARITY_STATUS_NACKr 35936
#define VFI_PDA_CONTROLr 35937
#define VFP_CAM_BIST_CONFIGr 35938
#define VFP_CAM_BIST_CONTROLr 35939
#define VFP_CAM_BIST_DBG_DATAr 35940
#define VFP_CAM_BIST_S10_STATUSr 35941
#define VFP_CAM_BIST_S12_STATUSr 35942
#define VFP_CAM_BIST_S14_STATUSr 35943
#define VFP_CAM_BIST_S15_STATUSr 35944
#define VFP_CAM_BIST_S2_STATUSr 35945
#define VFP_CAM_BIST_S3_STATUSr 35946
#define VFP_CAM_BIST_S5_STATUSr 35947
#define VFP_CAM_BIST_S6_STATUSr 35948
#define VFP_CAM_BIST_S8_STATUSr 35949
#define VFP_CAM_BIST_STATUSr 35950
#define VFP_CAM_CONTROL_3_THRU_0r 35951
#define VFP_CAM_CONTROL_SLICE_3_0r 35952
#define VFP_CAM_CONTROL_TM_7_THRU_0r 35953
#define VFP_CAM_DEBUG_DATA_0r 35954
#define VFP_CAM_DEBUG_DATA_1r 35955
#define VFP_CAM_DEBUG_DATA_2r 35956
#define VFP_CAM_DEBUG_DATA_3r 35957
#define VFP_CAM_DEBUG_DATA_4r 35958
#define VFP_CAM_DEBUG_DATA_5r 35959
#define VFP_CAM_DEBUG_GLOBAL_MASKr 35960
#define VFP_CAM_DEBUG_SENDr 35961
#define VFP_KEY_CONTROLr 35962
#define VFP_KEY_CONTROL_1r 35963
#define VFP_KEY_CONTROL_2r 35964
#define VFP_POLICY_PARITY_CONTROLr 35965
#define VFP_POLICY_PARITY_STATUS_INTRr 35966
#define VFP_POLICY_PARITY_STATUS_NACKr 35967
#define VFP_POLICY_TABLE_PARITY_CONTROLr 35968
#define VFP_POLICY_TABLE_PARITY_STATUSr 35969
#define VFP_POLICY_TABLE_PDAr 35970
#define VFP_POLICY_TABLE_RAM_CONTROLr 35971
#define VFP_SLICE_CONTROLr 35972
#define VFP_SLICE_MAPr 35973
#define VFP_TCAM_BLKSELr 35974
#define VLAN_COS_MAP_PARITY_CONTROLr 35975
#define VLAN_COS_MAP_PARITY_STATUS_INTRr 35976
#define VLAN_COS_MAP_PARITY_STATUS_NACKr 35977
#define VLAN_CTRLr 35978
#define VLAN_DBGCTRLr 35979
#define VLAN_DEFAULT_PBMr 35980
#define VLAN_ECC_STATUSr 35981
#define VLAN_ING_PRI_CNG_MAP_DBGCTRLr 35982
#define VLAN_MAC_AUX_HASH_CONTROLr 35983
#define VLAN_MAC_DBGCTRLr 35984
#define VLAN_MAC_OR_XLATE_PARITY_CONTROLr 35985
#define VLAN_MAC_OR_XLATE_PARITY_STATUSr 35986
#define VLAN_MEMORY_DBGCTRLr 35987
#define VLAN_MPLS_PARITY_CONTROLr 35988
#define VLAN_MPLS_PARITY_STATUS_INTRr 35989
#define VLAN_MPLS_PARITY_STATUS_NACKr 35990
#define VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr 35991
#define VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTRr 35992
#define VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACKr 35993
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROLr 35994
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTRr 35995
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACKr 35996
#define VLAN_PARITY_CONTROLr 35997
#define VLAN_PARITY_STATUSr 35998
#define VLAN_PARITY_STATUS_INTRr 35999
#define VLAN_PARITY_STATUS_NACKr 36000
#define VLAN_PROFILE_2_ECC_STATUSr 36001
#define VLAN_PROFILE_2_PARITY_CONTROLr 36002
#define VLAN_PROFILE_2_PARITY_STATUS_INTRr 36003
#define VLAN_PROFILE_2_PARITY_STATUS_NACKr 36004
#define VLAN_PROTOCOL_DATA_DBGCTRLr 36005
#define VLAN_PROTOCOL_DATA_PARITY_CONTROLr 36006
#define VLAN_PROTOCOL_DATA_PARITY_STATUSr 36007
#define VLAN_PROT_PARITY_CONTROLr 36008
#define VLAN_PROT_PARITY_STATUS_INTRr 36009
#define VLAN_PROT_PARITY_STATUS_NACKr 36010
#define VLAN_RANGE_PARITY_CONTROLr 36011
#define VLAN_RANGE_PARITY_STATUS_INTRr 36012
#define VLAN_RANGE_PARITY_STATUS_NACKr 36013
#define VLAN_STACKING_MODEr 36014
#define VLAN_STG_ADDR_MASKr 36015
#define VLAN_STG_DBGCTRLr 36016
#define VLAN_STG_ECC_STATUSr 36017
#define VLAN_STG_PARITY_CONTROLr 36018
#define VLAN_STG_PARITY_STATUSr 36019
#define VLAN_STG_PARITY_STATUS_INTRr 36020
#define VLAN_STG_PARITY_STATUS_NACKr 36021
#define VLAN_SUBNET_CAM_BIST_CONFIGr 36022
#define VLAN_SUBNET_CAM_BIST_CONTROLr 36023
#define VLAN_SUBNET_CAM_BIST_DBG_DATAr 36024
#define VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALIDr 36025
#define VLAN_SUBNET_CAM_BIST_DEBUG_SENDr 36026
#define VLAN_SUBNET_CAM_BIST_S10_STATUSr 36027
#define VLAN_SUBNET_CAM_BIST_S2_STATUSr 36028
#define VLAN_SUBNET_CAM_BIST_S3_STATUSr 36029
#define VLAN_SUBNET_CAM_BIST_S5_STATUSr 36030
#define VLAN_SUBNET_CAM_BIST_S6_STATUSr 36031
#define VLAN_SUBNET_CAM_BIST_S8_STATUSr 36032
#define VLAN_SUBNET_CAM_BIST_STATUSr 36033
#define VLAN_SUBNET_CAM_CONTROLr 36034
#define VLAN_SUBNET_CAM_DBGCTRLr 36035
#define VLAN_SUBNET_DATA_DBGCTRLr 36036
#define VLAN_SUBNET_DATA_PARITY_CONTROLr 36037
#define VLAN_SUBNET_DATA_PARITY_STATUSr 36038
#define VLAN_SUBNET_PARITY_CONTROLr 36039
#define VLAN_SUBNET_PARITY_STATUS_INTRr 36040
#define VLAN_SUBNET_PARITY_STATUS_NACKr 36041
#define VLAN_TAG_ACTION_PROFILE_DBGCTRLr 36042
#define VLAN_XLATE_CAM_BIST_CONFIGr 36043
#define VLAN_XLATE_CAM_BIST_CONTROLr 36044
#define VLAN_XLATE_CAM_BIST_DBG_DATAr 36045
#define VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALIDr 36046
#define VLAN_XLATE_CAM_BIST_DEBUG_SENDr 36047
#define VLAN_XLATE_CAM_BIST_S10_STATUSr 36048
#define VLAN_XLATE_CAM_BIST_S2_STATUSr 36049
#define VLAN_XLATE_CAM_BIST_S3_STATUSr 36050
#define VLAN_XLATE_CAM_BIST_S5_STATUSr 36051
#define VLAN_XLATE_CAM_BIST_S6_STATUSr 36052
#define VLAN_XLATE_CAM_BIST_S8_STATUSr 36053
#define VLAN_XLATE_CAM_BIST_STATUSr 36054
#define VLAN_XLATE_CAM_CONTROLr 36055
#define VLAN_XLATE_CAM_DBGCTRLr 36056
#define VLAN_XLATE_DATA_DBGCTRLr 36057
#define VLAN_XLATE_DATA_DBGCTRL_0r 36058
#define VLAN_XLATE_DATA_DBGCTRL_1r 36059
#define VLAN_XLATE_DATA_DBGCTRL_2r 36060
#define VLAN_XLATE_DATA_DBGCTRL_3r 36061
#define VLAN_XLATE_DATA_DBGCTRL_4r 36062
#define VLAN_XLATE_DATA_DBGCTRL_5r 36063
#define VLAN_XLATE_DATA_DBGCTRL_6r 36064
#define VLAN_XLATE_DATA_DBGCTRL_7r 36065
#define VLAN_XLATE_DBGCTRLr 36066
#define VLAN_XLATE_DBGCTRL_0r 36067
#define VLAN_XLATE_DBGCTRL_1r 36068
#define VLAN_XLATE_DEBUG_DATA_0r 36069
#define VLAN_XLATE_DEBUG_DATA_1r 36070
#define VLAN_XLATE_HASH_CONTROLr 36071
#define VLAN_XLATE_LP_DATA_DBGCTRL_0r 36072
#define VLAN_XLATE_LP_DATA_DBGCTRL_1r 36073
#define VLAN_XLATE_LP_DATA_DBGCTRL_2r 36074
#define VLAN_XLATE_PARITY_CONTROLr 36075
#define VLAN_XLATE_PARITY_STATUSr 36076
#define VLAN_XLATE_PARITY_STATUS_0r 36077
#define VLAN_XLATE_PARITY_STATUS_1r 36078
#define VLAN_XLATE_PARITY_STATUS_INTR_0r 36079
#define VLAN_XLATE_PARITY_STATUS_INTR_1r 36080
#define VLAN_XLATE_PARITY_STATUS_NACK_0r 36081
#define VLAN_XLATE_PARITY_STATUS_NACK_1r 36082
#define VOQFC_CNTr 36083
#define VOQFC_MSG_PORT_SEL0r 36084
#define VOQFC_MSG_PORT_SEL1r 36085
#define VOQFC_MSG_PORT_SEL2r 36086
#define VOQFC_MSG_PORT_SEL3r 36087
#define VOQFC_MSG_PORT_SEL4r 36088
#define VOQFC_MSG_PORT_SEL5r 36089
#define VOQFC_MSG_PORT_SEL6r 36090
#define VOQFC_MSG_PORT_SEL7r 36091
#define VOQFC_STATE_MERGE_GRP0r 36092
#define VOQFC_STATE_MERGE_GRP1r 36093
#define VOQFC_STATE_MERGE_GRP2r 36094
#define VOQFC_STATE_MERGE_GRP3r 36095
#define VOQFC_STATE_MERGE_GRP4r 36096
#define VOQFC_STATE_MERGE_GRP5r 36097
#define VOQFC_STATE_MERGE_GRP6r 36098
#define VOQFC_STATE_MERGE_GRP7r 36099
#define VOQFC_STATE_PORT0_64r 36100
#define VOQFC_STATE_PORT1_64r 36101
#define VOQFC_STATE_PORT2_64r 36102
#define VOQFC_STATE_PORT3_64r 36103
#define VOQFC_STATE_PORT4_64r 36104
#define VOQFC_STATE_PORT5_64r 36105
#define VOQFC_STATE_PORT6_64r 36106
#define VOQFC_STATE_PORT7_64r 36107
#define VOQ_COS_MAP_PARITY_CONTROLr 36108
#define VOQ_COS_MAP_PARITY_STATUS_INTRr 36109
#define VOQ_COS_MAP_PARITY_STATUS_NACKr 36110
#define VOQ_WRED_AVG_QSIZEr 36111
#define VP_CAM_DBGCTRLr 36112
#define VP_RAM_CONTROL_0r 36113
#define VP_RAM_CONTROL_1r 36114
#define VP_RAM_CONTROL_2r 36115
#define VP_SER_CONTROLr 36116
#define VRF_MASKr 36117
#define VRF_PARITY_CONTROLr 36118
#define VRF_PARITY_STATUS_INTRr 36119
#define VRF_PARITY_STATUS_NACKr 36120
#define VRF_PDA_CONTROLr 36121
#define VRIDMYMACCONFIGr 36122
#define VSDSHAREDBFIDr 36123
#define VSIVALUES0r 36124
#define VSIVALUES1r 36125
#define VSQDEQUEUEPACKETCOUNTERr 36126
#define VSQENQUEUEPACKETCOUNTERr 36127
#define VSQMAXIMUMOCCUPANCY0r 36128
#define VSQMAXIMUMOCCUPANCY1r 36129
#define VSQPROGRAMMABLECOUNTERSELECTr 36130
#define VSQTCTHRESHOLDr 36131
#define VTTGENERALCONFIGSr 36132
#define VTTILLEGALRANGELABELr 36133
#define VTTPROGRAMENCOUNTEREDr 36134
#define VTTTRAPENCOUNTERED1r 36135
#define VTTTRAPENCOUNTERED2r 36136
#define VTTTRAPSTRENGTHS0r 36137
#define VTTTRAPSTRENGTHS1r 36138
#define VTTTRAPSTRENGTHS2r 36139
#define VTTTRAPSTRENGTHS3r 36140
#define VTTTRAPSTRENGTHS4r 36141
#define VTTTRAPSTRENGTHS5r 36142
#define VTTTRAPSTRENGTHS6r 36143
#define VTTTRAPSTRENGTHS7r 36144
#define VTTTRAPSTRENGTHS8r 36145
#define VTTTRAPSTRENGTHS9r 36146
#define VTTTRAPSTRENGTHS10r 36147
#define VTTTRAPSTRENGTHS11r 36148
#define VXLAN_CONTROLr 36149
#define VXLAN_DEFAULT_NETWORK_SVPr 36150
#define VXLT_DEBUG_CONTROL_0r 36151
#define VXLT_DEBUG_CONTROL_1r 36152
#define VXLT_DEBUG_EVENTr 36153
#define VXLT_DEBUG_EVENT_MASKr 36154
#define VXLT_DEBUG_STATUSr 36155
#define VXLT_DEBUG_STATUS_XLATE_0_Ar 36156
#define VXLT_DEBUG_STATUS_XLATE_0_Br 36157
#define VXLT_DEBUG_STATUS_XLATE_1_Ar 36158
#define VXLT_DEBUG_STATUS_XLATE_1_Br 36159
#define VXLT_PROTOCOL_INIT_DATA_DBGCTRLr 36160
#define VXLT_RAM_CONTROL_DBGCTRLr 36161
#define VXLT_SUBNET_DATA_RAM_DBGCTRLr 36162
#define VXLT_SUBNET_ECC_RAM_DBGCTRLr 36163
#define VXLT_XLATE_INIT_DATA_0_DBGCTRLr 36164
#define VXLT_XLATE_INIT_DATA_1_DBGCTRLr 36165
#define WAMUCELLCNTPGr 36166
#define WAMUDROPCNT2BERRr 36167
#define WAMUDROPCNTAGINGr 36168
#define WAMUDROPCNTGLBTHDIPKTr 36169
#define WAMUDROPCNTLENr 36170
#define WAMUDROPCNTLENBYTEr 36171
#define WAMUDROPCNTLRUr 36172
#define WAMUDROPCNTNOLRUr 36173
#define WAMUDROPCNTNOLRUBYTEr 36174
#define WAMUDROPCNTTHDr 36175
#define WAMUDROPCNTTHDBYTEr 36176
#define WAMUDROPCNTTHDIBYTEr 36177
#define WAMUDROPCNTTHDIPKTr 36178
#define WAMUDROPCNTTHDOBYTEr 36179
#define WAMUDROPCNTTHDOPKTr 36180
#define WAMUDROPCNTTYPEr 36181
#define WAMULINKMEMDEBUGr 36182
#define WAMUMEMDEBUGr 36183
#define WAMUMINLMTPGr 36184
#define WAMUMINLMTPKTQr 36185
#define WAMUNONFRAGMCNTr 36186
#define WAMUPARITYERRADRr 36187
#define WAMUPKTCNTPGr 36188
#define WAMUPKTCNTQr 36189
#define WAMUREASMBCNTr 36190
#define WAMURSTOFFSETCELLPGr 36191
#define WAMURSTOFFSETPKTPGr 36192
#define WAMURSTOFFSETPKTQr 36193
#define WAMUSHRLMTCELLPGr 36194
#define WAMUSHRLMTPKTPGr 36195
#define WAMUSHRLMTPKTQr 36196
#define WAMUSTATUSr 36197
#define WAMUTBFRAGMCNTr 36198
#define WAMUTHDBYPASSr 36199
#define WAMUTHDDROPSTr 36200
#define WAMUTOTALSHRLMTINGr 36201
#define WAMUTOTALSHRLMTPKTEGRr 36202
#define WAMU_PG_FIRST_FRAGMENT_DROP_OFFSETr 36203
#define WAMU_PG_MIN_CELLr 36204
#define WAMU_PG_MIN_COUNT_CELLr 36205
#define WAMU_PG_RESET_FLOOR_CELLr 36206
#define WAMU_PG_RESET_OFFSET_CELLr 36207
#define WAMU_PG_RESUME_LIMITr 36208
#define WAMU_PG_SHARED_COUNT_CELLr 36209
#define WAMU_PG_SHARED_LIMIT_CELLr 36210
#define WAMU_PG_XOFF_STATEr 36211
#define WAMU_POOL_SELECTr 36212
#define WAMU_PORT_SHARED_COUNT_CELLr 36213
#define WAMU_PRI_GRPr 36214
#define WAMU_TOTAL_COUNT_CELLr 36215
#define WCL_CTLr 36216
#define WCL_CUR_STSr 36217
#define WCL_INTR_CLEARr 36218
#define WCL_INTR_ENABLEr 36219
#define WCL_INTR_STSr 36220
#define WCL_RX_LOST_LOCK_COUNTr 36221
#define WDRRCOUNTr 36222
#define WDT0_WDOGCONTROLr 36223
#define WDT0_WDOGINTCLRr 36224
#define WDT0_WDOGITCRr 36225
#define WDT0_WDOGITOPr 36226
#define WDT0_WDOGLOADr 36227
#define WDT0_WDOGLOCKr 36228
#define WDT0_WDOGMISr 36229
#define WDT0_WDOGPCELLID0r 36230
#define WDT0_WDOGPCELLID1r 36231
#define WDT0_WDOGPCELLID2r 36232
#define WDT0_WDOGPCELLID3r 36233
#define WDT0_WDOGPERIPHID0r 36234
#define WDT0_WDOGPERIPHID1r 36235
#define WDT0_WDOGPERIPHID2r 36236
#define WDT0_WDOGPERIPHID3r 36237
#define WDT0_WDOGRISr 36238
#define WDT0_WDOGVALUEr 36239
#define WDT1_WDOGCONTROLr 36240
#define WDT1_WDOGINTCLRr 36241
#define WDT1_WDOGITCRr 36242
#define WDT1_WDOGITOPr 36243
#define WDT1_WDOGLOADr 36244
#define WDT1_WDOGLOCKr 36245
#define WDT1_WDOGMISr 36246
#define WDT1_WDOGPCELLID0r 36247
#define WDT1_WDOGPCELLID1r 36248
#define WDT1_WDOGPCELLID2r 36249
#define WDT1_WDOGPCELLID3r 36250
#define WDT1_WDOGPERIPHID0r 36251
#define WDT1_WDOGPERIPHID1r 36252
#define WDT1_WDOGPERIPHID2r 36253
#define WDT1_WDOGPERIPHID3r 36254
#define WDT1_WDOGRISr 36255
#define WDT1_WDOGVALUEr 36256
#define WDT_0_RESET_MASKr 36257
#define WDT_1_RESET_MASKr 36258
#define WERRCOUNTr 36259
#define WFQWEIGHT0r 36260
#define WFQWEIGHT1r 36261
#define WLAN_DECAP_NLF_MTU_CHECKr 36262
#define WLAN_ENCAP_NLF_MTU_CHECKr 36263
#define WLAN_SVP_ECC_CONTROLr 36264
#define WLAN_SVP_ECC_STATUS_INTRr 36265
#define WLAN_SVP_ECC_STATUS_NACKr 36266
#define WL_DROP_POLICYr 36267
#define WL_PORT_COUNT_CELLr 36268
#define WL_PORT_COUNT_PACKETr 36269
#define WL_PORT_SHARED_COUNT_CELLr 36270
#define WL_PORT_SHARED_COUNT_PACKETr 36271
#define WL_PORT_SHARED_LIMIT_CELLr 36272
#define WL_PORT_SHARED_LIMIT_PACKETr 36273
#define WORDFIFOSTATUSr 36274
#define WORDFIFOTHRESHOLDSr 36275
#define WREDAVGQSIZE_CELLr 36276
#define WREDAVGQSIZE_PACKETr 36277
#define WREDCONFIG_CELLr 36278
#define WREDCONFIG_ECCPr 36279
#define WREDCONFIG_PACKETr 36280
#define WREDMEMDEBUG_AVG_QSIZEr 36281
#define WREDMEMDEBUG_AVG_QSIZE_X_PIPE_TMr 36282
#define WREDMEMDEBUG_AVG_QSIZE_Y_PIPE_TMr 36283
#define WREDMEMDEBUG_CFG_CELLr 36284
#define WREDMEMDEBUG_CFG_PACKETr 36285
#define WREDMEMDEBUG_CONFIGr 36286
#define WREDMEMDEBUG_CONFIG_X_PIPE_TMr 36287
#define WREDMEMDEBUG_CONFIG_Y_PIPE_TMr 36288
#define WREDMEMDEBUG_DROP_CURVE_PROFILE_TMr 36289
#define WREDMEMDEBUG_DROP_THD_UC_DEQ0r 36290
#define WREDMEMDEBUG_DROP_THD_UC_DEQ1r 36291
#define WREDMEMDEBUG_DROP_THD_UC_ENQ0r 36292
#define WREDMEMDEBUG_DROP_THD_UC_ENQ1r 36293
#define WREDMEMDEBUG_OPN_AVG_QSIZEr 36294
#define WREDMEMDEBUG_OPN_CONFIGr 36295
#define WREDMEMDEBUG_OPN_DROP_THD_DEQr 36296
#define WREDMEMDEBUG_OPN_DROP_THD_ENQr 36297
#define WREDMEMDEBUG_PORT_SP_DROP_THDr 36298
#define WREDMEMDEBUG_PORT_SP_DROP_THD_X_PIPE_TMr 36299
#define WREDMEMDEBUG_PORT_SP_DROP_THD_Y_PIPE_TMr 36300
#define WREDMEMDEBUG_PORT_SP_SHARED_COUNTr 36301
#define WREDMEMDEBUG_PORT_SP_SHARED_COUNT_X_PIPE_TMr 36302
#define WREDMEMDEBUG_PORT_SP_SHARED_COUNT_Y_PIPE_TMr 36303
#define WREDMEMDEBUG_PROFILEr 36304
#define WREDMEMDEBUG_QGROUP_DROP_THDr 36305
#define WREDMEMDEBUG_QGROUP_DROP_THD_X_PIPE_TMr 36306
#define WREDMEMDEBUG_QGROUP_DROP_THD_Y_PIPE_TMr 36307
#define WREDMEMDEBUG_QGROUP_SHARED_COUNTr 36308
#define WREDMEMDEBUG_QGROUP_SHARED_COUNT_X_PIPE_TMr 36309
#define WREDMEMDEBUG_QGROUP_SHARED_COUNT_Y_PIPE_TMr 36310
#define WREDMEMDEBUG_QUEUE_AVG_QSIZEr 36311
#define WREDMEMDEBUG_QUEUE_CONFIGr 36312
#define WREDMEMDEBUG_QUEUE_DROP_THD_DEQr 36313
#define WREDMEMDEBUG_QUEUE_DROP_THD_ENQr 36314
#define WREDMEMDEBUG_QUEUE_OPN_MAPr 36315
#define WREDMEMDEBUG_THD_0_CELLr 36316
#define WREDMEMDEBUG_THD_0_PACKETr 36317
#define WREDMEMDEBUG_THD_1_CELLr 36318
#define WREDMEMDEBUG_THD_1_PACKETr 36319
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQr 36320
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0_TMr 36321
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_X_PIPE_1_TMr 36322
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_Y_PIPE_0_TMr 36323
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_Y_PIPE_1_TMr 36324
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQr 36325
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0_TMr 36326
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_X_PIPE_1_TMr 36327
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_0_TMr 36328
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_1_TMr 36329
#define WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNTr 36330
#define WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_X_PIPE_TMr 36331
#define WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_Y_PIPE_TMr 36332
#define WREDPARAM_CELLr 36333
#define WREDPARAM_END_CELLr 36334
#define WREDPARAM_NONTCP_CELLr 36335
#define WREDPARAM_NONTCP_PACKETr 36336
#define WREDPARAM_PACKETr 36337
#define WREDPARAM_PRI0_END_CELLr 36338
#define WREDPARAM_PRI0_START_CELLr 36339
#define WREDPARAM_RED_CELLr 36340
#define WREDPARAM_RED_END_CELLr 36341
#define WREDPARAM_RED_PACKETr 36342
#define WREDPARAM_RED_START_CELLr 36343
#define WREDPARAM_START_CELLr 36344
#define WREDPARAM_YELLOW_CELLr 36345
#define WREDPARAM_YELLOW_END_CELLr 36346
#define WREDPARAM_YELLOW_PACKETr 36347
#define WREDPARAM_YELLOW_START_CELLr 36348
#define WRED_AVG_QSIZEr 36349
#define WRED_CONFIGr 36350
#define WRED_DEBUG_ENQ_DROP_GLOBALr 36351
#define WRED_DEBUG_ENQ_DROP_PORTr 36352
#define WRED_MISCCONFIGr 36353
#define WRED_PARITY_ERROR_BITMAPr 36354
#define WRED_PARITY_ERROR_INFOr 36355
#define WRED_PARITY_ERROR_INFO_2BITr 36356
#define WRED_PARITY_ERROR_MASKr 36357
#define WRED_PARITY_ERROR_POINTERr 36358
#define WRED_PROFILE0_PARITY_ERROR_POINTERr 36359
#define WRED_PROFILE1_PARITY_ERROR_POINTERr 36360
#define WRED_PROFILE2_PARITY_ERROR_POINTERr 36361
#define WRED_PROFILE3_PARITY_ERROR_POINTERr 36362
#define WRED_PROFILE4_PARITY_ERROR_POINTERr 36363
#define WRED_PROFILE5_PARITY_ERROR_POINTERr 36364
#define WRED_PROFILE_PARITY_ERROR_BITMAPr 36365
#define WRED_PROFILE_PARITY_ERROR_MASKr 36366
#define WRED_REFRESH_CONTROLr 36367
#define WRED_THD_0_ECCPr 36368
#define WRED_THD_1_ECCPr 36369
#define WRITEREADRATESr 36370
#define WRRWEIGHTSr 36371
#define WRRWEIGHT_COSr 36372
#define XAUI_CONFIGr 36373
#define XBOD_OVRFLWr 36374
#define XCON_CCM_DEFECT_STATUSr 36375
#define XGPORT_EXTRA_XGXS_NEWCTL_REGr 36376
#define XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr 36377
#define XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr 36378
#define XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr 36379
#define XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr 36380
#define XGPORT_MODE_REGr 36381
#define XGPORT_SERDES_CTLr 36382
#define XGPORT_XGXS_CTRLr 36383
#define XGPORT_XGXS_NEWCTL_REGr 36384
#define XGPORT_XGXS_NEWSTATUS0_REGr 36385
#define XGPORT_XGXS_NEWSTATUS1_REGr 36386
#define XGPORT_XGXS_NEWSTATUS2_REGr 36387
#define XGPORT_XGXS_NEWSTATUS3_REGr 36388
#define XGPORT_XGXS_STATr 36389
#define XHOL_D0r 36390
#define XHOL_D1r 36391
#define XHOL_D2r 36392
#define XHOL_D3r 36393
#define XHOL_MH0r 36394
#define XHOL_MH1r 36395
#define XHOL_MH2r 36396
#define XHOL_MH3r 36397
#define XHOL_RX_MH_DATA0r 36398
#define XHOL_RX_MH_DATA1r 36399
#define XHOL_RX_MH_DATA2r 36400
#define XHOL_RX_MH_DATA3r 36401
#define XHOL_RX_MH_MASK0r 36402
#define XHOL_RX_MH_MASK1r 36403
#define XHOL_RX_MH_MASK2r 36404
#define XHOL_RX_MH_MASK3r 36405
#define XHOL_RX_MODID_DATAr 36406
#define XHOL_RX_MODID_MODEr 36407
#define XHOL_RX_PKT_DATA0r 36408
#define XHOL_RX_PKT_DATA1r 36409
#define XHOL_RX_PKT_DATA2r 36410
#define XHOL_RX_PKT_DATA3r 36411
#define XHOL_RX_PKT_MASK0r 36412
#define XHOL_RX_PKT_MASK1r 36413
#define XHOL_RX_PKT_MASK2r 36414
#define XHOL_RX_PKT_MASK3r 36415
#define XIBP_D0r 36416
#define XIBP_D1r 36417
#define XIBP_D2r 36418
#define XIBP_D3r 36419
#define XIBP_MH0r 36420
#define XIBP_MH1r 36421
#define XIBP_MH2r 36422
#define XIBP_MH3r 36423
#define XLMAC_CLEAR_FIFO_STATUSr 36424
#define XLMAC_CLEAR_RX_LSS_STATUSr 36425
#define XLMAC_CTRLr 36426
#define XLMAC_E2ECC_DATA_HDR_0r 36427
#define XLMAC_E2ECC_DATA_HDR_1r 36428
#define XLMAC_E2ECC_MODULE_HDR_0r 36429
#define XLMAC_E2ECC_MODULE_HDR_1r 36430
#define XLMAC_E2EFC_DATA_HDR_0r 36431
#define XLMAC_E2EFC_DATA_HDR_1r 36432
#define XLMAC_E2EFC_MODULE_HDR_0r 36433
#define XLMAC_E2EFC_MODULE_HDR_1r 36434
#define XLMAC_E2E_CTRLr 36435
#define XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr 36436
#define XLMAC_EEE_CTRLr 36437
#define XLMAC_EEE_TIMERSr 36438
#define XLMAC_FIFO_STATUSr 36439
#define XLMAC_GMII_EEE_CTRLr 36440
#define XLMAC_HIGIG_HDR_0r 36441
#define XLMAC_HIGIG_HDR_1r 36442
#define XLMAC_LAG_FAILOVER_STATUSr 36443
#define XLMAC_LLFC_CTRLr 36444
#define XLMAC_MACSEC_CTRLr 36445
#define XLMAC_MODEr 36446
#define XLMAC_PAUSE_CTRLr 36447
#define XLMAC_PFC_CTRLr 36448
#define XLMAC_PFC_DAr 36449
#define XLMAC_PFC_OPCODEr 36450
#define XLMAC_PFC_TYPEr 36451
#define XLMAC_RX_CTRLr 36452
#define XLMAC_RX_LLFC_MSG_FIELDSr 36453
#define XLMAC_RX_LSS_CTRLr 36454
#define XLMAC_RX_LSS_STATUSr 36455
#define XLMAC_RX_MAC_SAr 36456
#define XLMAC_RX_MAX_SIZEr 36457
#define XLMAC_RX_VLAN_TAGr 36458
#define XLMAC_SPARE0r 36459
#define XLMAC_SPARE1r 36460
#define XLMAC_TIMESTAMP_ADJUSTr 36461
#define XLMAC_TXFIFO_CELL_CNTr 36462
#define XLMAC_TXFIFO_CELL_REQ_CNTr 36463
#define XLMAC_TX_CTRLr 36464
#define XLMAC_TX_LLFC_MSG_FIELDSr 36465
#define XLMAC_TX_MAC_SAr 36466
#define XLMAC_TX_TIMESTAMP_FIFO_DATAr 36467
#define XLMAC_TX_TIMESTAMP_FIFO_STATUSr 36468
#define XLMAC_VERSION_IDr 36469
#define XLPORT_BOD_OVERFLOW_ERRORr 36470
#define XLPORT_BOD_XLP0_ECC_STATUSr 36471
#define XLPORT_CNTMAXSIZEr 36472
#define XLPORT_CONFIGr 36473
#define XLPORT_ECC_CONTROLr 36474
#define XLPORT_EEE_CLOCK_GATEr 36475
#define XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr 36476
#define XLPORT_EEE_COUNTER_MODEr 36477
#define XLPORT_EEE_DURATION_TIMER_PULSEr 36478
#define XLPORT_ENABLE_REGr 36479
#define XLPORT_FAULT_LINK_STATUSr 36480
#define XLPORT_FORCE_DOUBLE_BIT_ERRORr 36481
#define XLPORT_FORCE_SINGLE_BIT_ERRORr 36482
#define XLPORT_INTR_ENABLEr 36483
#define XLPORT_INTR_STATUSr 36484
#define XLPORT_LAG_FAILOVER_CONFIGr 36485
#define XLPORT_LED_CHAIN_CONFIGr 36486
#define XLPORT_LINKSTATUS_DOWNr 36487
#define XLPORT_LINKSTATUS_DOWN_CLEARr 36488
#define XLPORT_MAC_CONTROLr 36489
#define XLPORT_MAC_RSV_MASKr 36490
#define XLPORT_MEMORY_CONTROL0r 36491
#define XLPORT_MEMORY_CONTROL1r 36492
#define XLPORT_MEMORY_CONTROL2r 36493
#define XLPORT_MIB_RESETr 36494
#define XLPORT_MIB_RSC0_ECC_STATUSr 36495
#define XLPORT_MIB_RSC1_ECC_STATUSr 36496
#define XLPORT_MIB_RSC_MEM0_ECC_STATUSr 36497
#define XLPORT_MIB_RSC_MEM1_ECC_STATUSr 36498
#define XLPORT_MIB_RSC_MEM2_ECC_STATUSr 36499
#define XLPORT_MIB_RSC_MEM3_ECC_STATUSr 36500
#define XLPORT_MIB_RSC_MEM4_ECC_STATUSr 36501
#define XLPORT_MIB_TSC0_ECC_STATUSr 36502
#define XLPORT_MIB_TSC1_ECC_STATUSr 36503
#define XLPORT_MIB_TSC_MEM0_ECC_STATUSr 36504
#define XLPORT_MIB_TSC_MEM1_ECC_STATUSr 36505
#define XLPORT_MIB_TSC_MEM2_ECC_STATUSr 36506
#define XLPORT_MIB_TSC_MEM3_ECC_STATUSr 36507
#define XLPORT_MODE_REGr 36508
#define XLPORT_PORT_ENABLEr 36509
#define XLPORT_POWER_SAVEr 36510
#define XLPORT_SGNDET_EARLYCRSr 36511
#define XLPORT_SOFT_RESETr 36512
#define XLPORT_SPARE0_REGr 36513
#define XLPORT_SW_FLOW_CONTROLr 36514
#define XLPORT_TM_CONTROLr 36515
#define XLPORT_TSC_PLL_LOCK_STATUSr 36516
#define XLPORT_TS_TIMER_31_0_REGr 36517
#define XLPORT_TS_TIMER_47_32_REGr 36518
#define XLPORT_TXFIFO0_ECC_STATUSr 36519
#define XLPORT_TXFIFO1_ECC_STATUSr 36520
#define XLPORT_TXFIFO2_ECC_STATUSr 36521
#define XLPORT_TXFIFO3_ECC_STATUSr 36522
#define XLPORT_TXFIFO_CTRLr 36523
#define XLPORT_TXFIFO_MEM_ECC_STATUSr 36524
#define XLPORT_TXFIFO_OVERFLOWr 36525
#define XLPORT_WC_UCMEM_CTRLr 36526
#define XLPORT_XGXS0_CTRL_REGr 36527
#define XLPORT_XGXS0_LN0_STATUS0_REGr 36528
#define XLPORT_XGXS0_LN1_STATUS0_REGr 36529
#define XLPORT_XGXS0_LN2_STATUS0_REGr 36530
#define XLPORT_XGXS0_LN3_STATUS0_REGr 36531
#define XLPORT_XGXS0_STATUS0_REGr 36532
#define XLPORT_XGXS0_STATUS1_REGr 36533
#define XLPORT_XGXS1_STATUS0_REGr 36534
#define XLPORT_XGXS1_STATUS1_REGr 36535
#define XLPORT_XGXS2_STATUS0_REGr 36536
#define XLPORT_XGXS2_STATUS1_REGr 36537
#define XLPORT_XGXS3_STATUS0_REGr 36538
#define XLPORT_XGXS3_STATUS1_REGr 36539
#define XLPORT_XGXS_COUNTER_MODEr 36540
#define XLPORT_XGXS_CTRL_REGr 36541
#define XLPORT_XGXS_STATUS_GEN_REGr 36542
#define XLPORT_XMAC_CONTROLr 36543
#define XLP_EEE_COUNTER_MODEr 36544
#define XLP_REG_060200r 36545
#define XLP_REG_060300r 36546
#define XLP_REG_061500r 36547
#define XLP_REG_062000r 36548
#define XLP_REG_062200r 36549
#define XLP_REG_062500r 36550
#define XLP_REG_061E00r 36551
#define XLP_REG_061F00r 36552
#define XLP_TO_MMU_BKP_STATUSr 36553
#define XLP_TXFIFO_CELL_CNTr 36554
#define XLP_TXFIFO_CELL_REQ_CNTr 36555
#define XLP_TXFIFO_OVRFLWr 36556
#define XLP_TXFIFO_PKT_DROP_CTLr 36557
#define XLP_XMAC_CLEAR_FIFO_STATUSr 36558
#define XLP_XMAC_CLEAR_RX_LSS_STATUSr 36559
#define XLP_XMAC_CTRLr 36560
#define XLP_XMAC_EEE_1_SEC_LINK_STATUS_TIMERr 36561
#define XLP_XMAC_EEE_CTRLr 36562
#define XLP_XMAC_EEE_TIMERSr 36563
#define XLP_XMAC_FIFO_STATUSr 36564
#define XLP_XMAC_GMII_EEE_CTRLr 36565
#define XLP_XMAC_LH_HDR_3r 36566
#define XLP_XMAC_LLFC_CTRLr 36567
#define XLP_XMAC_MODEr 36568
#define XLP_XMAC_OSTS_TIMESTAMP_ADJUSTr 36569
#define XLP_XMAC_PAUSE_CTRLr 36570
#define XLP_XMAC_PFC_CTRLr 36571
#define XLP_XMAC_PFC_DAr 36572
#define XLP_XMAC_PFC_OPCODEr 36573
#define XLP_XMAC_PFC_TYPEr 36574
#define XLP_XMAC_RX_CTRLr 36575
#define XLP_XMAC_RX_LLFC_MSG_FIELDSr 36576
#define XLP_XMAC_RX_LSS_CTRLr 36577
#define XLP_XMAC_RX_LSS_STATUSr 36578
#define XLP_XMAC_RX_MAC_SAr 36579
#define XLP_XMAC_RX_MAX_SIZEr 36580
#define XLP_XMAC_RX_VLAN_TAGr 36581
#define XLP_XMAC_TX_CTRLr 36582
#define XLP_XMAC_TX_FIFO_CREDITSr 36583
#define XLP_XMAC_TX_LLFC_MSG_FIELDSr 36584
#define XLP_XMAC_TX_MAC_SAr 36585
#define XLP_XMAC_TX_TIMESTAMP_FIFO_DATAr 36586
#define XLP_XMAC_TX_TIMESTAMP_FIFO_STATUSr 36587
#define XLP_XMAC_VERSION_IDr 36588
#define XMAC_CLEAR_FIFO_STATUSr 36589
#define XMAC_CLEAR_RX_LSS_STATUSr 36590
#define XMAC_CTRLr 36591
#define XMAC_EEE_1_SEC_LINK_STATUS_TIMERr 36592
#define XMAC_EEE_CTRLr 36593
#define XMAC_EEE_TIMERSr 36594
#define XMAC_FIFO_STATUSr 36595
#define XMAC_GMII_EEE_CTRLr 36596
#define XMAC_HCFC_CTRLr 36597
#define XMAC_LLFC_CTRLr 36598
#define XMAC_MACSEC_CTRLr 36599
#define XMAC_MODEr 36600
#define XMAC_OSTS_TIMESTAMP_ADJUSTr 36601
#define XMAC_PAUSE_CTRLr 36602
#define XMAC_PFC_CTRLr 36603
#define XMAC_PFC_DAr 36604
#define XMAC_PFC_OPCODEr 36605
#define XMAC_PFC_TYPEr 36606
#define XMAC_RX_CTRLr 36607
#define XMAC_RX_LLFC_MSG_FIELDSr 36608
#define XMAC_RX_LSS_CTRLr 36609
#define XMAC_RX_LSS_STATUSr 36610
#define XMAC_RX_MAC_SAr 36611
#define XMAC_RX_MAX_SIZEr 36612
#define XMAC_RX_VLAN_TAGr 36613
#define XMAC_SPARE0r 36614
#define XMAC_SPARE1r 36615
#define XMAC_TX_CTRLr 36616
#define XMAC_TX_FIFO_CREDITSr 36617
#define XMAC_TX_LLFC_MSG_FIELDSr 36618
#define XMAC_TX_MAC_SAr 36619
#define XMAC_TX_TIMESTAMP_FIFO_DATAr 36620
#define XMAC_TX_TIMESTAMP_FIFO_STATUSr 36621
#define XMAC_VERSION_IDr 36622
#define XMODIDr 36623
#define XMODID_DUAL_ENr 36624
#define XMODID_ENr 36625
#define XPAUSE_D0r 36626
#define XPAUSE_D1r 36627
#define XPAUSE_D2r 36628
#define XPAUSE_D3r 36629
#define XPAUSE_MH0r 36630
#define XPAUSE_MH1r 36631
#define XPAUSE_MH2r 36632
#define XPAUSE_MH3r 36633
#define XPAUSE_RX_DA_LSr 36634
#define XPAUSE_RX_DA_MSr 36635
#define XPAUSE_RX_LENGTH_TYPEr 36636
#define XPAUSE_RX_OPCODEr 36637
#define XPAUSE_TX_PKT_XOFF_VALr 36638
#define XPAUSE_WATCHDOG_INIT_VALr 36639
#define XPAUSE_WATCHDOG_THRESHr 36640
#define XPORT_CONFIGr 36641
#define XPORT_ECC_CONTROLr 36642
#define XPORT_EEE_DURATION_TIMER_PULSEr 36643
#define XPORT_FORCE_DOUBLE_BIT_ERRORr 36644
#define XPORT_FORCE_SINGLE_BIT_ERRORr 36645
#define XPORT_INTR_ENABLEr 36646
#define XPORT_INTR_STATUSr 36647
#define XPORT_LINKSTATUS_DOWNr 36648
#define XPORT_LINKSTATUS_DOWN_CLEARr 36649
#define XPORT_MEMORY_CONTROLr 36650
#define XPORT_MEMORY_CONTROL0r 36651
#define XPORT_MEMORY_CONTROL1r 36652
#define XPORT_MEMORY_CONTROL2r 36653
#define XPORT_MIB_RESETr 36654
#define XPORT_MIB_RSC_MEM0_ECC_STATUSr 36655
#define XPORT_MIB_RSC_MEM1_ECC_STATUSr 36656
#define XPORT_MIB_RSC_MEM2_ECC_STATUSr 36657
#define XPORT_MIB_RSC_MEM3_ECC_STATUSr 36658
#define XPORT_MIB_RSC_MEM4_ECC_STATUSr 36659
#define XPORT_MIB_TSC_MEM0_ECC_STATUSr 36660
#define XPORT_MIB_TSC_MEM1_ECC_STATUSr 36661
#define XPORT_MIB_TSC_MEM2_ECC_STATUSr 36662
#define XPORT_MIB_TSC_MEM3_ECC_STATUSr 36663
#define XPORT_MODE_REGr 36664
#define XPORT_PORT_ENABLEr 36665
#define XPORT_RXFIFO_MEM0_ECC_STATUSr 36666
#define XPORT_RXFIFO_MEM1_ECC_STATUSr 36667
#define XPORT_RXFIFO_MEM2_ECC_STATUSr 36668
#define XPORT_RXFIFO_MEM3_ECC_STATUSr 36669
#define XPORT_RXFIFO_MEM4_ECC_STATUSr 36670
#define XPORT_RX_FIFO_MEM_ECC_STATUSr 36671
#define XPORT_TO_MMU_BKPr 36672
#define XPORT_TO_MMU_BKP_HGr 36673
#define XPORT_TXFIFO_MEM_ECC_STATUSr 36674
#define XPORT_TX_FIFO_MEM_ECC_STATUSr 36675
#define XPORT_WC_UCMEM_CTRLr 36676
#define XPORT_XGXS0_STATUS0_REGr 36677
#define XPORT_XGXS0_STATUS1_REGr 36678
#define XPORT_XGXS1_STATUS0_REGr 36679
#define XPORT_XGXS1_STATUS1_REGr 36680
#define XPORT_XGXS2_STATUS0_REGr 36681
#define XPORT_XGXS2_STATUS1_REGr 36682
#define XPORT_XGXS3_STATUS0_REGr 36683
#define XPORT_XGXS3_STATUS1_REGr 36684
#define XPORT_XGXS_COUNTER_MODEr 36685
#define XPORT_XGXS_CTRLr 36686
#define XPORT_XGXS_GEN_STATUS_REGr 36687
#define XPORT_XGXS_NEWCTL_REGr 36688
#define XPORT_XGXS_NEWSTATUS0_REGr 36689
#define XPORT_XGXS_NEWSTATUS1_REGr 36690
#define XPORT_XGXS_NEWSTATUS2_REGr 36691
#define XPORT_XGXS_NEWSTATUS3_REGr 36692
#define XPORT_XGXS_STATUS_REGr 36693
#define XPORT_XMAC_CONTROLr 36694
#define XP_EEE_COUNTER_MODEr 36695
#define XP_EGR_PKT_DROP_CTLr 36696
#define XP_TXFIFO_CELL_CNTr 36697
#define XP_TXFIFO_CELL_REQ_CNTr 36698
#define XP_TXFIFO_OVRFLWr 36699
#define XP_TXFIFO_PKT_DROP_CTLr 36700
#define XP_XBODE_CELL_CNTr 36701
#define XP_XBODE_CELL_REQ_CNTr 36702
#define XQCOSARBSELr 36703
#define XQCOSPTRr 36704
#define XQEMPTYr 36705
#define XQFLLPARITYERRORPTRr 36706
#define XQMEMDEBUGr 36707
#define XQPARITYERRORPBMr 36708
#define XQPARITYERRORPBM_HIr 36709
#define XQPARITYERRORPTRr 36710
#define XQPORT_EHG_RX_DATA_PARITY_STATUS_INTRr 36711
#define XQPORT_EHG_RX_DATA_PARITY_STATUS_NACKr 36712
#define XQPORT_EHG_RX_MASK_PARITY_STATUS_INTRr 36713
#define XQPORT_EHG_RX_MASK_PARITY_STATUS_NACKr 36714
#define XQPORT_EHG_TX_DATA_PARITY_STATUS_INTRr 36715
#define XQPORT_EHG_TX_DATA_PARITY_STATUS_NACKr 36716
#define XQPORT_FORCE_DOUBLE_BIT_ERRORr 36717
#define XQPORT_FORCE_SINGLE_BIT_ERRORr 36718
#define XQPORT_INTR_ENABLEr 36719
#define XQPORT_INTR_STATUSr 36720
#define XQPORT_MODE_REGr 36721
#define XQPORT_PARITY_CONTROLr 36722
#define XQPORT_XGXS_NEWCTL_REGr 36723
#define XQPORT_XGXS_NEWSTATUS0_REGr 36724
#define XQPORT_XGXS_NEWSTATUS1_REGr 36725
#define XQPORT_XGXS_NEWSTATUS2_REGr 36726
#define XQPORT_XGXS_NEWSTATUS3_REGr 36727
#define XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTRr 36728
#define XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTRr 36729
#define XQREADPOINTERr 36730
#define XTHOLr 36731
#define XTHOL_64r 36732
#define XTIBPr 36733
#define XTPSEr 36734
#define X_CPU_SLOT_COUNTr 36735
#define X_GPORT_CNTMAXSIZEr 36736
#define X_GPORT_CONFIGr 36737
#define X_GPORT_SGNDET_EARLYCRSr 36738
#define X_TDM_ENr 36739
#define YELLOW_CNG_DROP_CNTr 36740
#define Y_CPU_SLOT_COUNTr 36741
#define Y_TDM_ENr 36742
#define NUM_SOC_REG 36743

typedef int soc_mem_t;

#define INVALIDm -1
#define ACTIONPROFILETABLEm 0
#define AGER_EVENTm 1
#define AGER_FLAGSm 2
#define AGER_THRESHOLDm 3
#define AGER_TS_0_HIm 4
#define AGER_TS_0_LOm 5
#define AGER_TS_1_HIm 6
#define AGER_TS_1_LOm 7
#define AGING_CTR_MEMm 8
#define AGING_EXP_MEMm 9
#define ALLOCBUFFSCNTm 10
#define ALTERNATE_EMIRROR_BITMAPm 11
#define ARB_TDM_TABLEm 12
#define ARB_TDM_TABLE_0m 13
#define ARB_TDM_TABLE_1m 14
#define AUXTABLEm 15
#define AXP_CH_NLF_INPUT_COUNTER_TABLEm 16
#define AXP_CH_NLF_OUTPUT_COUNTER_TABLEm 17
#define AXP_SM_CHAR_REMAP0m 18
#define AXP_SM_CHAR_REMAP1m 19
#define AXP_SM_CHAR_REMAP2m 20
#define AXP_SM_CHAR_REMAP3m 21
#define AXP_SM_CHAR_REMAP4m 22
#define AXP_SM_CHAR_REMAP5m 23
#define AXP_SM_CHAR_REMAP6m 24
#define AXP_SM_CHAR_REMAP7m 25
#define AXP_SM_CHAR_REMAP8m 26
#define AXP_SM_CHAR_REMAP9m 27
#define AXP_SM_CHAR_REMAP10m 28
#define AXP_SM_CHAR_REMAP11m 29
#define AXP_SM_CHAR_REMAP12m 30
#define AXP_SM_CHAR_REMAP13m 31
#define AXP_SM_CHAR_REMAP14m 32
#define AXP_SM_CHAR_REMAP15m 33
#define AXP_SM_CHAR_REMAP16m 34
#define AXP_SM_CHAR_REMAP17m 35
#define AXP_SM_CHAR_REMAP18m 36
#define AXP_SM_CHAR_REMAP19m 37
#define AXP_SM_CHAR_REMAP20m 38
#define AXP_SM_CHAR_REMAP21m 39
#define AXP_SM_CHAR_REMAP22m 40
#define AXP_SM_CHAR_REMAP23m 41
#define AXP_SM_CHAR_REMAP24m 42
#define AXP_SM_CHAR_REMAP25m 43
#define AXP_SM_CHAR_REMAP26m 44
#define AXP_SM_CHAR_REMAP27m 45
#define AXP_SM_CHAR_REMAP28m 46
#define AXP_SM_CHAR_REMAP29m 47
#define AXP_SM_CHAR_REMAP30m 48
#define AXP_SM_CHAR_REMAP31m 49
#define AXP_SM_FLOW_TABLE_BULK_MATCH_DATAm 50
#define AXP_SM_FLOW_TABLE_BULK_MATCH_MASKm 51
#define AXP_SM_FLOW_TABLE_BULK_REPLACE_DATAm 52
#define AXP_SM_FLOW_TABLE_BULK_REPLACE_MASKm 53
#define AXP_SM_FLOW_TABLE_MEMm 54
#define AXP_SM_MATCH_COUNTERS_MEM0m 55
#define AXP_SM_MATCH_COUNTERS_MEM1m 56
#define AXP_SM_MATCH_COUNTERS_MEM2m 57
#define AXP_SM_MATCH_COUNTERS_MEM3m 58
#define AXP_SM_MATCH_TABLE_BULK_MATCH_DATAm 59
#define AXP_SM_MATCH_TABLE_BULK_MATCH_MASKm 60
#define AXP_SM_MATCH_TABLE_BULK_REPLACE_DATAm 61
#define AXP_SM_MATCH_TABLE_BULK_REPLACE_MASKm 62
#define AXP_SM_MATCH_TABLE_MEM0m 63
#define AXP_SM_MATCH_TABLE_MEM1m 64
#define AXP_SM_MATCH_TABLE_MEM2m 65
#define AXP_SM_MATCH_TABLE_MEM3m 66
#define AXP_SM_PACKET_BUFFER_MEMm 67
#define AXP_SM_STATE_TABLE_BULK_MATCH_DATAm 68
#define AXP_SM_STATE_TABLE_BULK_MATCH_MASKm 69
#define AXP_SM_STATE_TABLE_BULK_REPLACE_DATAm 70
#define AXP_SM_STATE_TABLE_BULK_REPLACE_MASKm 71
#define AXP_SM_STATE_TABLE_MEM0m 72
#define AXP_SM_STATE_TABLE_MEM1m 73
#define AXP_SM_STATE_TABLE_MEM2m 74
#define AXP_SM_STATE_TABLE_MEM3m 75
#define AXP_SM_STATE_TABLE_MEM4m 76
#define AXP_SM_STATE_TABLE_MEM5m 77
#define AXP_SM_STATE_TABLE_MEM6m 78
#define AXP_SM_STATE_TABLE_MEM7m 79
#define AXP_WLAN_COS_MAPm 80
#define AXP_WRX_SVP_ASSIGNMENTm 81
#define AXP_WRX_WCDm 82
#define AXP_WTX_DSCP_MAPm 83
#define AXP_WTX_DVP_PROFILEm 84
#define AXP_WTX_FRAG_IDm 85
#define AXP_WTX_PRI_MAPm 86
#define AXP_WTX_TRUNK_BLOCK_MASKm 87
#define AXP_WTX_TRUNK_GROUP_BITMAPm 88
#define AXP_WTX_TUNNELm 89
#define BAA_BUCKET_0m 90
#define BAA_BUCKET_1m 91
#define BAA_BUCKET_2m 92
#define BAA_BUCKET_3m 93
#define BAA_EVENTm 94
#define BAA_LEAK_A0m 95
#define BAA_LEAK_A1m 96
#define BAA_LEAK_A2m 97
#define BAA_LEAK_A3m 98
#define BAA_LEAK_B0m 99
#define BAA_LEAK_B1m 100
#define BAA_LEAK_B2m 101
#define BAA_LEAK_B3m 102
#define BAA_STATE_HUNGRYm 103
#define BAA_STATE_STARVINGm 104
#define BCAST_BLOCK_MASKm 105
#define BDBLLm 106
#define BDQm 107
#define BRDC_FSRD_FSRD_WL_EXT_MEMm 108
#define BSAFE_CMD_DATA_INm 109
#define BSAFE_CMD_DATA_OUTm 110
#define BUFFER_AGEm 111
#define BUFFER_LISTm 112
#define BUFLINKm 113
#define BURST_SIZE_PER_ESETm 114
#define BURST_SIZE_PER_NODEm 115
#define BVDDANOTFOUNDm 116
#define BVDFIDCLASSm 117
#define BVDTOPOLOGYIDm 118
#define CALENDARm 119
#define CALENDAR0m 120
#define CALENDAR1m 121
#define CALRXAm 122
#define CALRXBm 123
#define CALTXm 124
#define CBLOCK_MOD_LOOKUPm 125
#define CBMm 126
#define CCMm 127
#define CCP_MEMm 128
#define CELL_BUFFER0m 129
#define CELL_BUFFER1m 130
#define CELL_BUFFER2m 131
#define CELL_BUFFER3m 132
#define CELL_CHK_MEMm 133
#define CELL_DATA0_MEMm 134
#define CELL_DATA10_MEMm 135
#define CELL_DATA11_MEMm 136
#define CELL_DATA12_MEMm 137
#define CELL_DATA13_MEMm 138
#define CELL_DATA14_MEMm 139
#define CELL_DATA15_MEMm 140
#define CELL_DATA1_MEMm 141
#define CELL_DATA2_MEMm 142
#define CELL_DATA3_MEMm 143
#define CELL_DATA4_MEMm 144
#define CELL_DATA5_MEMm 145
#define CELL_DATA6_MEMm 146
#define CELL_DATA7_MEMm 147
#define CELL_DATA8_MEMm 148
#define CELL_DATA9_MEMm 149
#define CELL_HDR_MEMm 150
#define CFAP_MEMm 151
#define CFC_CAT_2_TC_MAP_HCFCm 152
#define CFC_CAT_2_TC_MAP_NIFm 153
#define CFC_ILKN_RX_0_CALm 154
#define CFC_ILKN_RX_1_CALm 155
#define CFC_ILKN_TX_0_CALm 156
#define CFC_ILKN_TX_1_CALm 157
#define CFC_NIF_PFC_MAPm 158
#define CFC_RCL_VSQ_MAPm 159
#define CFC_SPI_OOB_RX_0_CALm 160
#define CFC_SPI_OOB_RX_1_CALm 161
#define CFC_SPI_OOB_TX_0_CALm 162
#define CFC_SPI_OOB_TX_1_CALm 163
#define CFMTRAPm 164
#define CHANNEL_MAP_TABLEm 165
#define CHANNEL_SHAPER_TABLEm 166
#define CHANNEL_WERR_TABLEm 167
#define CL_SCHEDULERS_CONFIGURATIONm 168
#define CL_SCHEDULERS_TYPEm 169
#define CM_EJECTION_FIFOm 170
#define CNTSMEMAm 171
#define CNTSMEMBm 172
#define CNTXm 173
#define COMPLETEPCm 174
#define CONTEXTMRUm 175
#define COPYENGINE0PROGRAMm 176
#define COPYENGINE1PROGRAMm 177
#define COPYENGINE2PROGRAMm 178
#define COS_MAP_SELm 179
#define CO_COHERENT_TABLE_CMDm 180
#define CO_COHERENT_TABLE_RSPm 181
#define CO_COHERENT_TABLE_STATEm 182
#define CO_METER_CMDm 183
#define CO_METER_MONITOR_COUNTERm 184
#define CO_METER_PROFILEm 185
#define CO_METER_RSPm 186
#define CO_METER_STATEm 187
#define CO_SEQUENCE_CHECKER_CMDm 188
#define CO_SEQUENCE_CHECKER_RSPm 189
#define CO_SEQUENCE_CHECKER_STATEm 190
#define CO_WATCHDOG_TIMER_CMDm 191
#define CO_WATCHDOG_TIMER_EXPIRED_FIFOm 192
#define CO_WATCHDOG_TIMER_RSPm 193
#define CO_WATCHDOG_TIMER_STATEm 194
#define CPDMDm 195
#define CPDMSm 196
#define CPMm 197
#define CPPRMm 198
#define CPUSCMm 199
#define CPU_COS_MAPm 200
#define CPU_COS_MAP_DATA_ONLYm 201
#define CPU_COS_MAP_ONLYm 202
#define CPU_PBMm 203
#define CPU_PBM_2m 204
#define CPU_TS_MAPm 205
#define CRBALTHm 206
#define CRDTDISm 207
#define CRMAm 208
#define CRPS_CRPS_0_CNTS_MEMm 209
#define CRPS_CRPS_0_OVTH_MEMm 210
#define CRPS_CRPS_1_CNTS_MEMm 211
#define CRPS_CRPS_1_OVTH_MEMm 212
#define CRPS_CRPS_2_CNTS_MEMm 213
#define CRPS_CRPS_2_OVTH_MEMm 214
#define CRPS_CRPS_3_CNTS_MEMm 215
#define CRPS_CRPS_3_OVTH_MEMm 216
#define CRPS_MEM_0080000m 217
#define CRPS_MEM_0090000m 218
#define CRPS_MEM_0100000m 219
#define CRPS_MEM_0110000m 220
#define CRPS_MEM_0120000m 221
#define CRPS_MEM_0130000m 222
#define CRPS_MEM_0140000m 223
#define CRPS_MEM_00A0000m 224
#define CRPS_MEM_00B0000m 225
#define CRPS_MEM_00C0000m 226
#define CRPS_MEM_00D0000m 227
#define CRPS_MEM_00E0000m 228
#define CRPS_MEM_00F0000m 229
#define CRWDTHm 230
#define CS_BRICK_CONFIG_TABLEm 231
#define CS_EJECTION_MESSAGE_TABLEm 232
#define CTFMEMm 233
#define CTR_DEQ_STATUS_MEMm 234
#define CTR_FLEX_COUNT_0m 235
#define CTR_FLEX_COUNT_1m 236
#define CTR_FLEX_COUNT_2m 237
#define CTR_FLEX_COUNT_3m 238
#define CTR_FLEX_COUNT_4m 239
#define CTR_FLEX_COUNT_5m 240
#define CTR_FLEX_COUNT_6m 241
#define CTR_FLEX_COUNT_7m 242
#define CTR_FLEX_COUNT_8m 243
#define CTR_FLEX_COUNT_9m 244
#define CTR_FLEX_COUNT_10m 245
#define CTR_FLEX_COUNT_11m 246
#define CTR_MEMm 247
#define CTXTMEMm 248
#define CX_DEBUG_MEMm 249
#define DBF0m 250
#define DBF1m 251
#define DCMm 252
#define DC_MEMm 253
#define DDPm 254
#define DEBUG_CAPTUREm 255
#define DESIGNATEDVLANTABLEm 256
#define DESTINATIONSTATUSm 257
#define DESTINATIONTABLEm 258
#define DEST_MOD_PROXY_TABLEm 259
#define DEST_TRUNK_BITMAPm 260
#define DEVICE_RATE_MEMORYm 261
#define DEVICE_STREAM_ID_TO_PP_PORT_MAPm 262
#define DFMm 263
#define DIRECTACTIONTABLEm 264
#define DIRECT_1STPASSKEYPROFILERESOLVEDDATAm 265
#define DIRECT_2NDPASSKEYPROFILERESOLVEDDATAm 266
#define DISCARD_COUNTER_TABm 267
#define DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAPm 268
#define DLB_ECMP_FLOWSETm 269
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGEm 270
#define DLB_ECMP_GROUP_CONTROLm 271
#define DLB_ECMP_GROUP_MEMBERSHIPm 272
#define DLB_ECMP_GROUP_STATSm 273
#define DLB_ECMP_HIST_GROUP_LOADm 274
#define DLB_ECMP_HIST_LOADm 275
#define DLB_ECMP_HIST_QSIZEm 276
#define DLB_ECMP_INST_GROUP_LOADm 277
#define DLB_ECMP_INST_LOADm 278
#define DLB_ECMP_INST_QSIZEm 279
#define DLB_ECMP_MEMBERSHIP_REVERSE_MAPm 280
#define DLB_ECMP_MEMBER_ATTRIBUTEm 281
#define DLB_ECMP_MEMBER_STATUSm 282
#define DLB_ECMP_MEMBER_SW_STATEm 283
#define DLB_ECMP_OPTIMAL_CANDIDATEm 284
#define DLB_ECMP_PLA_QUANTIZE_THRESHOLDm 285
#define DLB_ECMP_QUALITY_CONTROLm 286
#define DLB_ECMP_QUALITY_MAPPINGm 287
#define DLB_ECMP_QUALITY_RESULTm 288
#define DLB_ECMP_VLA_EXPECTED_LOADING_THRESHOLDm 289
#define DLB_ECMP_VLA_MEMBER_IMBALANCE_THRESHOLDm 290
#define DLB_ECMP_VLA_QUALITY_MEASURE_CONTROLm 291
#define DLB_HGT_ETHERTYPE_ELIGIBILITY_MAPm 292
#define DLB_HGT_FLOWSETm 293
#define DLB_HGT_FLOWSET_PORTm 294
#define DLB_HGT_FLOWSET_PORT_Xm 295
#define DLB_HGT_FLOWSET_PORT_Ym 296
#define DLB_HGT_FLOWSET_TIMESTAMPm 297
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGEm 298
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Xm 299
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Ym 300
#define DLB_HGT_FLOWSET_TIMESTAMP_Xm 301
#define DLB_HGT_FLOWSET_TIMESTAMP_Ym 302
#define DLB_HGT_FLOWSET_Xm 303
#define DLB_HGT_FLOWSET_Ym 304
#define DLB_HGT_GLB_QUANTIZE_THRESHOLDSm 305
#define DLB_HGT_GROUP_CONTROLm 306
#define DLB_HGT_GROUP_CONTROL_Xm 307
#define DLB_HGT_GROUP_CONTROL_Ym 308
#define DLB_HGT_GROUP_MEMBERSHIPm 309
#define DLB_HGT_GROUP_STATSm 310
#define DLB_HGT_GROUP_STATS_Xm 311
#define DLB_HGT_GROUP_STATS_Ym 312
#define DLB_HGT_HIST_LOADm 313
#define DLB_HGT_INST_LOADm 314
#define DLB_HGT_LINK_CONTROLm 315
#define DLB_HGT_MEMBER_ATTRIBUTEm 316
#define DLB_HGT_MEMBER_HW_STATEm 317
#define DLB_HGT_MEMBER_STATUSm 318
#define DLB_HGT_MEMBER_SW_STATEm 319
#define DLB_HGT_OPTIMAL_CANDIDATEm 320
#define DLB_HGT_OPTIMAL_CANDIDATE_Xm 321
#define DLB_HGT_OPTIMAL_CANDIDATE_Ym 322
#define DLB_HGT_PLA_QUANTIZE_THRESHOLDm 323
#define DLB_HGT_PORT_MEMBER_MAPm 324
#define DLB_HGT_PORT_QUALITY_MAPPINGm 325
#define DLB_HGT_PORT_STATEm 326
#define DLB_HGT_QUALITY_CONTROLm 327
#define DLB_HGT_QUALITY_MAPPINGm 328
#define DLB_HGT_QUALITY_RESULTm 329
#define DLB_HGT_QUANTIZE_THRESHOLDm 330
#define DLB_HGT_RR_SELECTION_POINTERm 331
#define DLB_LAG_ETHERTYPE_ELIGIBILITY_MAPm 332
#define DLB_LAG_FLOWSETm 333
#define DLB_LAG_FLOWSET_TIMESTAMP_PAGEm 334
#define DLB_LAG_GROUP_CONTROLm 335
#define DLB_LAG_GROUP_MEMBERSHIPm 336
#define DLB_LAG_GROUP_STATSm 337
#define DLB_LAG_HIST_GROUP_LOADm 338
#define DLB_LAG_HIST_LOADm 339
#define DLB_LAG_HIST_QSIZEm 340
#define DLB_LAG_INST_GROUP_LOADm 341
#define DLB_LAG_INST_LOADm 342
#define DLB_LAG_INST_QSIZEm 343
#define DLB_LAG_MEMBERSHIP_REVERSE_MAPm 344
#define DLB_LAG_MEMBER_ATTRIBUTEm 345
#define DLB_LAG_MEMBER_STATUSm 346
#define DLB_LAG_MEMBER_SW_STATEm 347
#define DLB_LAG_OPTIMAL_CANDIDATEm 348
#define DLB_LAG_PLA_QUANTIZE_THRESHOLDm 349
#define DLB_LAG_QUALITY_CONTROLm 350
#define DLB_LAG_QUALITY_MAPPINGm 351
#define DLB_LAG_QUALITY_RESULTm 352
#define DLB_LAG_VLA_EXPECTED_LOADING_THRESHOLDm 353
#define DLB_LAG_VLA_MEMBER_IMBALANCE_THRESHOLDm 354
#define DLB_LAG_VLA_QUALITY_MEASURE_CONTROLm 355
#define DLL_RAMm 356
#define DMT_MEMm 357
#define DPMm 358
#define DPM2m 359
#define DRAM_ADDRESS_SPACEm 360
#define DRMAm 361
#define DSCP_TABLEm 362
#define DSPGF1MEMm 363
#define DSPGF2MEMm 364
#define DSPRFMEMm 365
#define DT_MEMm 366
#define DUAL_SHAPER_MEMORYm 367
#define DWMm 368
#define DWM_NEWm 369
#define E2E_HOL_STATUSm 370
#define E2E_HOL_STATUS_1m 371
#define ECI_MEM_00010000m 372
#define ECMPGROUPSIZEm 373
#define ECONTEXT_ALLOCBUFFSCNTm 374
#define ECONTEXT_INFLIGHTBUFFCNTm 375
#define ECONTEXT_TAIL_LLAm 376
#define EDC_LOOKUPm 377
#define EEPORIENTATIONm 378
#define EFP_COUNTER_TABLEm 379
#define EFP_COUNTER_TABLE_Xm 380
#define EFP_COUNTER_TABLE_Ym 381
#define EFP_METER_TABLEm 382
#define EFP_METER_TABLE_Xm 383
#define EFP_METER_TABLE_Ym 384
#define EFP_POLICY_TABLEm 385
#define EFP_TCAMm 386
#define EGQCTLm 387
#define EGQDATAm 388
#define EGQ_ACTION_PROFILE_TABLEm 389
#define EGQ_AUX_TABLEm 390
#define EGQ_CBMm 391
#define EGQ_CCMm 392
#define EGQ_CH_0_SCMm 393
#define EGQ_CH_1_SCMm 394
#define EGQ_CH_2_SCMm 395
#define EGQ_CH_3_SCMm 396
#define EGQ_CH_4_SCMm 397
#define EGQ_CH_5_SCMm 398
#define EGQ_CH_6_SCMm 399
#define EGQ_CH_7_SCMm 400
#define EGQ_CH_8_SCMm 401
#define EGQ_CH_9_SCMm 402
#define EGQ_CNM_QUANTA_TO_FC_MAPm 403
#define EGQ_DCMm 404
#define EGQ_DSP_PTR_MAPm 405
#define EGQ_DWMm 406
#define EGQ_DWM_8Pm 407
#define EGQ_EPS_PRIO_MAPm 408
#define EGQ_FBMm 409
#define EGQ_FDMm 410
#define EGQ_FQP_NIF_PORT_MUXm 411
#define EGQ_HEADER_MAPm 412
#define EGQ_INGRESSVLANEDITCOMMANDMAPm 413
#define EGQ_IVEC_TABLEm 414
#define EGQ_MAP_OUTLIF_TO_DSPm 415
#define EGQ_MAP_PS_TO_IFCm 416
#define EGQ_MC_SP_TC_MAPm 417
#define EGQ_NONCH_SCMm 418
#define EGQ_PCTm 419
#define EGQ_PDCMm 420
#define EGQ_PDCMAXm 421
#define EGQ_PDCT_TABLEm 422
#define EGQ_PER_PORT_LB_RANGEm 423
#define EGQ_PMCm 424
#define EGQ_PMF_KEY_GEN_LSBm 425
#define EGQ_PMF_KEY_GEN_MSBm 426
#define EGQ_PMF_PROGRAM_SELECTION_CAMm 427
#define EGQ_PPCTm 428
#define EGQ_PP_PPCTm 429
#define EGQ_PQP_NIF_PORT_MUXm 430
#define EGQ_PQSMm 431
#define EGQ_PQSMAXm 432
#define EGQ_PQST_TABLEm 433
#define EGQ_QDCMm 434
#define EGQ_QDCMAXm 435
#define EGQ_QDCT_TABLEm 436
#define EGQ_QM_0m 437
#define EGQ_QM_1m 438
#define EGQ_QM_2m 439
#define EGQ_QM_3m 440
#define EGQ_QP_CBMm 441
#define EGQ_QP_PMCm 442
#define EGQ_QP_SCMm 443
#define EGQ_QQSMm 444
#define EGQ_QQSMAXm 445
#define EGQ_QQST_TABLEm 446
#define EGQ_RCMMCm 447
#define EGQ_RCMUCm 448
#define EGQ_RDMMCm 449
#define EGQ_RDMUCm 450
#define EGQ_RPDMm 451
#define EGQ_RRDMm 452
#define EGQ_TCG_CBMm 453
#define EGQ_TCG_PMCm 454
#define EGQ_TCG_SCMm 455
#define EGQ_TC_DP_MAPm 456
#define EGQ_TTL_SCOPEm 457
#define EGQ_VLAN_TABLEm 458
#define EGQ_VSI_MEMBERSHIPm 459
#define EGQ_VSI_PROFILEm 460
#define EGRESSEDITCMDm 461
#define EGR_1588_SAm 462
#define EGR_AXP_PORT_PROPERTYm 463
#define EGR_COS_MAPm 464
#define EGR_CPU_COS_MAPm 465
#define EGR_DSCP_ECN_MAPm 466
#define EGR_DSCP_TABLEm 467
#define EGR_DVP_ATTRIBUTEm 468
#define EGR_DVP_ATTRIBUTE_1m 469
#define EGR_EDB_XMIT_CTRLm 470
#define EGR_EHG_QOS_MAPPING_TABLEm 471
#define EGR_EINITBUF_DATA_RAM_0m 472
#define EGR_EINITBUF_DATA_RAM_1m 473
#define EGR_EINITBUF_DATA_RAM_2m 474
#define EGR_EINITBUF_DATA_RAM_3m 475
#define EGR_EINITBUF_ECC_RAMm 476
#define EGR_EM_MTP_INDEXm 477
#define EGR_ENABLEm 478
#define EGR_EP_REDIRECT_EM_MTP_INDEXm 479
#define EGR_ERSPANm 480
#define EGR_ETAG_PCP_MAPPINGm 481
#define EGR_FCOE_CONTROL_1m 482
#define EGR_FC_HEADER_TYPEm 483
#define EGR_FLEX_CTR_COUNTER_TABLE_0m 484
#define EGR_FLEX_CTR_COUNTER_TABLE_1m 485
#define EGR_FLEX_CTR_COUNTER_TABLE_2m 486
#define EGR_FLEX_CTR_COUNTER_TABLE_3m 487
#define EGR_FLEX_CTR_COUNTER_TABLE_4m 488
#define EGR_FLEX_CTR_COUNTER_TABLE_5m 489
#define EGR_FLEX_CTR_COUNTER_TABLE_6m 490
#define EGR_FLEX_CTR_COUNTER_TABLE_7m 491
#define EGR_FLEX_CTR_COUNTER_TABLE_0_Xm 492
#define EGR_FLEX_CTR_COUNTER_TABLE_0_Ym 493
#define EGR_FLEX_CTR_COUNTER_TABLE_1_Xm 494
#define EGR_FLEX_CTR_COUNTER_TABLE_1_Ym 495
#define EGR_FLEX_CTR_COUNTER_TABLE_2_Xm 496
#define EGR_FLEX_CTR_COUNTER_TABLE_2_Ym 497
#define EGR_FLEX_CTR_COUNTER_TABLE_3_Xm 498
#define EGR_FLEX_CTR_COUNTER_TABLE_3_Ym 499
#define EGR_FLEX_CTR_OFFSET_TABLE_0m 500
#define EGR_FLEX_CTR_OFFSET_TABLE_1m 501
#define EGR_FLEX_CTR_OFFSET_TABLE_2m 502
#define EGR_FLEX_CTR_OFFSET_TABLE_3m 503
#define EGR_FLEX_CTR_OFFSET_TABLE_4m 504
#define EGR_FLEX_CTR_OFFSET_TABLE_5m 505
#define EGR_FLEX_CTR_OFFSET_TABLE_6m 506
#define EGR_FLEX_CTR_OFFSET_TABLE_7m 507
#define EGR_FLEX_CTR_PKT_PRI_MAPm 508
#define EGR_FLEX_CTR_PKT_RES_MAPm 509
#define EGR_FLEX_CTR_PORT_MAPm 510
#define EGR_FLEX_CTR_PRI_CNG_MAPm 511
#define EGR_FLEX_CTR_TOS_MAPm 512
#define EGR_FRAGMENT_ID_TABLEm 513
#define EGR_FRAGMENT_ID_TABLE_Xm 514
#define EGR_FRAGMENT_ID_TABLE_Ym 515
#define EGR_GPP_ATTRIBUTESm 516
#define EGR_GPP_ATTRIBUTES_MODBASEm 517
#define EGR_IFP_MOD_FIELDSm 518
#define EGR_IL_CHANNEL_MAPm 519
#define EGR_IM_MTP_INDEXm 520
#define EGR_ING_PORTm 521
#define EGR_IPFIX_DSCP_XLATE_TABLEm 522
#define EGR_IPFIX_EOP_BUFFERm 523
#define EGR_IPFIX_EXPORT_FIFOm 524
#define EGR_IPFIX_IPV4_MASK_SET_Am 525
#define EGR_IPFIX_IPV6_MASK_SET_Am 526
#define EGR_IPFIX_PROFILEm 527
#define EGR_IPFIX_SESSION_TABLEm 528
#define EGR_IPMCm 529
#define EGR_IP_TUNNELm 530
#define EGR_IP_TUNNEL_IPV6m 531
#define EGR_IP_TUNNEL_MPLSm 532
#define EGR_L3_INTFm 533
#define EGR_L3_NEXT_HOPm 534
#define EGR_LM_COUNTER_CONTROLm 535
#define EGR_MAC_DA_PROFILEm 536
#define EGR_MAP_MHm 537
#define EGR_MASKm 538
#define EGR_MASK_MODBASEm 539
#define EGR_MAX_USED_ENTRIESm 540
#define EGR_MAX_USED_ENTRIES_Xm 541
#define EGR_MAX_USED_ENTRIES_Ym 542
#define EGR_MA_INDEXm 543
#define EGR_MIRROR_ENCAP_CONTROLm 544
#define EGR_MIRROR_ENCAP_DATA_1m 545
#define EGR_MIRROR_ENCAP_DATA_2m 546
#define EGR_MMU_REQUESTSm 547
#define EGR_MMU_REQUESTS_Xm 548
#define EGR_MMU_REQUESTS_Ym 549
#define EGR_MOD_MAP_TABLEm 550
#define EGR_MPLS_EXP_MAPPING_1m 551
#define EGR_MPLS_EXP_MAPPING_2m 552
#define EGR_MPLS_EXP_PRI_MAPPINGm 553
#define EGR_MPLS_PRI_MAPPINGm 554
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm 555
#define EGR_MP_GROUPm 556
#define EGR_NAT_PACKET_EDIT_INFOm 557
#define EGR_NETWORK_PRUNE_CONTROLm 558
#define EGR_OAM_DGLP_PROFILEm 559
#define EGR_OAM_FLEXIBLE_DOMAIN_CONTROLm 560
#define EGR_OAM_LM_COUNTERS_0m 561
#define EGR_OAM_LM_COUNTERS_1m 562
#define EGR_OAM_MAC_ADDRESSm 563
#define EGR_OAM_OPCODE_CONTROL_PROFILEm 564
#define EGR_OAM_OPCODE_GROUPm 565
#define EGR_OLP_CONFIGm 566
#define EGR_OLP_DGPP_CONFIGm 567
#define EGR_OLP_HEADER_TYPE_MAPPINGm 568
#define EGR_PCP_DE_MAPPINGm 569
#define EGR_PERQ_XMT_COUNTERSm 570
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDRm 571
#define EGR_PERQ_XMT_COUNTERS_Xm 572
#define EGR_PERQ_XMT_COUNTERS_Ym 573
#define EGR_PFC_CONTROLm 574
#define EGR_PHYSICAL_PORTm 575
#define EGR_PORTm 576
#define EGR_PORT_CREDIT_RESETm 577
#define EGR_PORT_REQUESTSm 578
#define EGR_PORT_REQUESTS_Xm 579
#define EGR_PORT_REQUESTS_Ym 580
#define EGR_PP_PORT_GPP_TRANSLATION_1m 581
#define EGR_PP_PORT_GPP_TRANSLATION_2m 582
#define EGR_PRI_CNG_MAPm 583
#define EGR_PW_INIT_COUNTERSm 584
#define EGR_PW_INIT_COUNTERS_Xm 585
#define EGR_PW_INIT_COUNTERS_Ym 586
#define EGR_QCN_CNM_CONTROL_TABLEm 587
#define EGR_QUEUE_TO_PP_PORT_MAPm 588
#define EGR_SCI_TABLEm 589
#define EGR_SERVICE_COUNTER_TABLEm 590
#define EGR_SERVICE_COUNTER_TABLE_Xm 591
#define EGR_SERVICE_COUNTER_TABLE_Ym 592
#define EGR_SERVICE_PRI_MAPm 593
#define EGR_SER_FIFOm 594
#define EGR_SER_FIFO_Xm 595
#define EGR_SER_FIFO_Ym 596
#define EGR_SUBPORT_TAG_DOT1P_MAPm 597
#define EGR_TRILL_PARSE_CONTROLm 598
#define EGR_TRILL_PARSE_CONTROL_2m 599
#define EGR_TRILL_RBRIDGE_NICKNAMESm 600
#define EGR_TRILL_TREE_PROFILEm 601
#define EGR_VFIm 602
#define EGR_VFT_FIELDS_PROFILEm 603
#define EGR_VFT_PRI_MAPm 604
#define EGR_VINTF_COUNTER_TABLEm 605
#define EGR_VINTF_COUNTER_TABLE_Xm 606
#define EGR_VINTF_COUNTER_TABLE_Ym 607
#define EGR_VLANm 608
#define EGR_VLAN_STGm 609
#define EGR_VLAN_TAG_ACTION_PROFILEm 610
#define EGR_VLAN_Xm 611
#define EGR_VLAN_XLATEm 612
#define EGR_VLAN_XLATE_DATA_ONLYm 613
#define EGR_VLAN_XLATE_LPm 614
#define EGR_VLAN_XLATE_MASKm 615
#define EGR_VLAN_XLATE_ONLYm 616
#define EGR_VLAN_XLATE_OVERFLOWm 617
#define EGR_VLAN_XLATE_SCRATCHm 618
#define EGR_VLAN_Ym 619
#define EGR_VPLAG_GROUPm 620
#define EGR_VPLAG_MEMBERm 621
#define EGR_VP_VLAN_MEMBERSHIPm 622
#define EGR_VSAN_INTPRI_MAPm 623
#define EGR_WLAN_ATTRIBUTESm 624
#define EGR_WLAN_DVPm 625
#define EG_FDM_PORT_REGSm 626
#define EG_FD_FCTm 627
#define EG_FD_FIFO_COUNTm 628
#define EG_FD_FIFO_THRESHm 629
#define EG_FD_FIFO_THRESH_OFFSET_REDm 630
#define EG_FD_FIFO_THRESH_OFFSET_YELLOWm 631
#define EG_FD_FIFO_THRESH_RESET_OFFSETm 632
#define EG_FD_GMTm 633
#define EG_FD_MDBm 634
#define EG_FD_PER_PORT_DROP_COUNT1m 635
#define EG_FD_PER_PORT_DROP_COUNT2m 636
#define EG_FD_SVTm 637
#define EMIRROR_CONTROLm 638
#define EMIRROR_CONTROL1m 639
#define EMIRROR_CONTROL2m 640
#define EMIRROR_CONTROL3m 641
#define EMPTYQCRBALm 642
#define EM_MTP_INDEXm 643
#define ENCAPSULATIONDB_BANK1m 644
#define ENCAPSULATIONDB_BANK2m 645
#define ENDPOINT_COS_MAPm 646
#define ENDPOINT_QUEUE_MAPm 647
#define EPC_LINK_BMAPm 648
#define EPNI_ACE_TABLEm 649
#define EPNI_ACE_TO_FHEIm 650
#define EPNI_ACE_TO_OUT_LIFm 651
#define EPNI_ACE_TO_OUT_PP_PORTm 652
#define EPNI_AC_FORMATm 653
#define EPNI_COUNTER_SOURCE_MAPm 654
#define EPNI_DATA_FORMATm 655
#define EPNI_DSCP_EXP_TO_PCP_DEIm 656
#define EPNI_DSCP_REMARKm 657
#define EPNI_EEDB_BANKm 658
#define EPNI_ESEM_MANAGEMENT_REQUESTm 659
#define EPNI_ESEM_STEP_TABLEm 660
#define EPNI_ETH_OAM_OPCODE_MAPm 661
#define EPNI_EVEC_TABLEm 662
#define EPNI_EXP_REMARKm 663
#define EPNI_HEADER_MAPm 664
#define EPNI_INGRESSVLANEDITCOMMANDMAPm 665
#define EPNI_IPV4_TUNNEL_FORMATm 666
#define EPNI_IP_TOS_MARKINGm 667
#define EPNI_ISID_TABLEm 668
#define EPNI_IVEC_TABLEm 669
#define EPNI_LFEM_FIELD_SELECT_MAPm 670
#define EPNI_LINK_LAYER_OR_ARP_FORMATm 671
#define EPNI_LLVP_TABLEm 672
#define EPNI_MEM_520000m 673
#define EPNI_MEM_630000m 674
#define EPNI_MEM_640000m 675
#define EPNI_MEM_760000m 676
#define EPNI_MEM_770000m 677
#define EPNI_MEM_5A0000m 678
#define EPNI_MEM_5B0000m 679
#define EPNI_MEM_6C0000m 680
#define EPNI_MEM_6D0000m 681
#define EPNI_MIRROR_PROFILE_MAPm 682
#define EPNI_MIRROR_PROFILE_TABLEm 683
#define EPNI_MPLS_CMD_PROFILEm 684
#define EPNI_MPLS_POP_FORMATm 685
#define EPNI_MPLS_PUSH_FORMATm 686
#define EPNI_MPLS_SWAP_FORMATm 687
#define EPNI_MY_CFM_MAC_TABLEm 688
#define EPNI_OUT_RIF_FORMATm 689
#define EPNI_PCP_DEI_MAPm 690
#define EPNI_PP_COUNTER_TABLEm 691
#define EPNI_PP_PCTm 692
#define EPNI_PP_REMARK_PROFILEm 693
#define EPNI_PRGE_DATAm 694
#define EPNI_PRGE_INSTRUCTION_0m 695
#define EPNI_PRGE_INSTRUCTION_1m 696
#define EPNI_PRGE_INSTRUCTION_2m 697
#define EPNI_PRGE_INSTRUCTION_3m 698
#define EPNI_PRGE_INSTRUCTION_4m 699
#define EPNI_PRGE_INSTRUCTION_5m 700
#define EPNI_PRGE_INSTRUCTION_6m 701
#define EPNI_PRGE_INSTRUCTION_7m 702
#define EPNI_PRGE_INSTRUCTION_8m 703
#define EPNI_PRGE_INSTRUCTION_9m 704
#define EPNI_PRGE_INSTRUCTION_10m 705
#define EPNI_PRGE_INSTRUCTION_11m 706
#define EPNI_PRGE_PROGRAMm 707
#define EPNI_PRGE_PROGRAM_SELECTION_CAMm 708
#define EPNI_REMARK_IPV4_TO_DSCPm 709
#define EPNI_REMARK_IPV4_TO_EXPm 710
#define EPNI_REMARK_IPV6_TO_DSCPm 711
#define EPNI_REMARK_IPV6_TO_EXPm 712
#define EPNI_REMARK_MPLS_TO_DSCPm 713
#define EPNI_REMARK_MPLS_TO_EXPm 714
#define EPNI_STPm 715
#define EPNI_TRILL_FORMATm 716
#define EPNI_TX_TAG_TABLEm 717
#define EP_CLASS_RESOLUTIONm 718
#define EP_DEST_PORT_MAPm 719
#define EP_HDR_PARSING_CTRLm 720
#define EP_LENGTH_ADJ_MAPm 721
#define EP_OI2QB_MAPm 722
#define EP_PREDICTIVE_RANGINGm 723
#define EP_REDIRECT_EM_MTP_INDEXm 724
#define EP_STATS_CTRLm 725
#define EP_VLAN_XLATE_1m 726
#define EP_VLAN_XLATE_1_HIT_ONLYm 727
#define ERPPDEBUGm 728
#define ESBS_PORT_TO_PIPE_MAPPINGm 729
#define ESEC_PKT_HEADER_CAPTURE_BUFFERm 730
#define ESEC_SA_KEY_TABLEm 731
#define ESEC_SA_TABLEm 732
#define ESEC_SC_TABLEm 733
#define ESEMMANAGEMENTREQUESTm 734
#define ESET_TO_NODE_TYPEm 735
#define ESET_TYPE_TABm 736
#define ESM_ACL_ACTION_CONTROLm 737
#define ESM_ACL_PROFILEm 738
#define ESM_HWTL_OBSERVED_ET_RSPm 739
#define ESM_KEY_ID_TO_FIELD_MAPPERm 740
#define ESM_L3_PROTOCOL_FNm 741
#define ESM_PKT_TYPE_IDm 742
#define ESM_PKT_TYPE_ID_DATA_ONLYm 743
#define ESM_PKT_TYPE_ID_ONLYm 744
#define ESM_RANGE_CHECKm 745
#define ESM_SEARCH_PROFILEm 746
#define ES_ARB_TDM_TABLEm 747
#define ES_PIPE0_LLS_L0_CHILD_STATE1m 748
#define ES_PIPE0_LLS_L0_CHILD_WEIGHT_CFGm 749
#define ES_PIPE0_LLS_L0_CHILD_WEIGHT_WORKINGm 750
#define ES_PIPE0_LLS_L0_ERRORm 751
#define ES_PIPE0_LLS_L0_HEADS_TAILSm 752
#define ES_PIPE0_LLS_L0_MEMA_CONFIGm 753
#define ES_PIPE0_LLS_L0_MEMB_CONFIGm 754
#define ES_PIPE0_LLS_L0_MIN_NEXTm 755
#define ES_PIPE0_LLS_L0_PARENTm 756
#define ES_PIPE0_LLS_L0_PARENT_STATEm 757
#define ES_PIPE0_LLS_L0_WERR_MAX_SCm 758
#define ES_PIPE0_LLS_L0_WERR_NEXTm 759
#define ES_PIPE0_LLS_L0_XOFFm 760
#define ES_PIPE0_LLS_L1_CHILD_STATE1m 761
#define ES_PIPE0_LLS_L1_CHILD_WEIGHT_CFGm 762
#define ES_PIPE0_LLS_L1_CHILD_WEIGHT_WORKINGm 763
#define ES_PIPE0_LLS_L1_ERRORm 764
#define ES_PIPE0_LLS_L1_HEADS_TAILSm 765
#define ES_PIPE0_LLS_L1_MEMA_CONFIGm 766
#define ES_PIPE0_LLS_L1_MEMB_CONFIGm 767
#define ES_PIPE0_LLS_L1_MIN_NEXTm 768
#define ES_PIPE0_LLS_L1_PARENTm 769
#define ES_PIPE0_LLS_L1_PARENT_STATEm 770
#define ES_PIPE0_LLS_L1_WERR_MAX_SCm 771
#define ES_PIPE0_LLS_L1_WERR_NEXTm 772
#define ES_PIPE0_LLS_L1_XOFFm 773
#define ES_PIPE0_LLS_L2_CHILD_STATE1m 774
#define ES_PIPE0_LLS_L2_CHILD_WEIGHT_CFGm 775
#define ES_PIPE0_LLS_L2_CHILD_WEIGHT_WORKINGm 776
#define ES_PIPE0_LLS_L2_ERRORm 777
#define ES_PIPE0_LLS_L2_MIN_NEXTm 778
#define ES_PIPE0_LLS_L2_PARENTm 779
#define ES_PIPE0_LLS_L2_WERR_NEXTm 780
#define ES_PIPE0_LLS_L2_XOFFm 781
#define ES_PIPE0_LLS_PORT_HEADS_TAILSm 782
#define ES_PIPE0_LLS_PORT_MEMA_CONFIGm 783
#define ES_PIPE0_LLS_PORT_MEMB_CONFIGm 784
#define ES_PIPE0_LLS_PORT_PARENT_STATEm 785
#define ES_PIPE0_LLS_PORT_WERR_MAX_SCm 786
#define ES_PIPE0_TDM_TABLE_0m 787
#define ES_PIPE0_TDM_TABLE_1m 788
#define ES_PIPE1_LLS_L0_CHILD_STATE1m 789
#define ES_PIPE1_LLS_L0_CHILD_WEIGHT_CFGm 790
#define ES_PIPE1_LLS_L0_CHILD_WEIGHT_WORKINGm 791
#define ES_PIPE1_LLS_L0_ERRORm 792
#define ES_PIPE1_LLS_L0_HEADS_TAILSm 793
#define ES_PIPE1_LLS_L0_MEMA_CONFIGm 794
#define ES_PIPE1_LLS_L0_MEMB_CONFIGm 795
#define ES_PIPE1_LLS_L0_MIN_NEXTm 796
#define ES_PIPE1_LLS_L0_PARENTm 797
#define ES_PIPE1_LLS_L0_PARENT_STATEm 798
#define ES_PIPE1_LLS_L0_WERR_MAX_SCm 799
#define ES_PIPE1_LLS_L0_WERR_NEXTm 800
#define ES_PIPE1_LLS_L0_XOFFm 801
#define ES_PIPE1_LLS_L1_CHILD_STATE1m 802
#define ES_PIPE1_LLS_L1_CHILD_WEIGHT_CFGm 803
#define ES_PIPE1_LLS_L1_CHILD_WEIGHT_WORKINGm 804
#define ES_PIPE1_LLS_L1_ERRORm 805
#define ES_PIPE1_LLS_L1_HEADS_TAILSm 806
#define ES_PIPE1_LLS_L1_MEMA_CONFIGm 807
#define ES_PIPE1_LLS_L1_MEMB_CONFIGm 808
#define ES_PIPE1_LLS_L1_MIN_NEXTm 809
#define ES_PIPE1_LLS_L1_PARENTm 810
#define ES_PIPE1_LLS_L1_PARENT_STATEm 811
#define ES_PIPE1_LLS_L1_WERR_MAX_SCm 812
#define ES_PIPE1_LLS_L1_WERR_NEXTm 813
#define ES_PIPE1_LLS_L1_XOFFm 814
#define ES_PIPE1_LLS_L2_CHILD_STATE1m 815
#define ES_PIPE1_LLS_L2_CHILD_WEIGHT_CFGm 816
#define ES_PIPE1_LLS_L2_CHILD_WEIGHT_WORKINGm 817
#define ES_PIPE1_LLS_L2_ERRORm 818
#define ES_PIPE1_LLS_L2_MIN_NEXTm 819
#define ES_PIPE1_LLS_L2_PARENTm 820
#define ES_PIPE1_LLS_L2_WERR_NEXTm 821
#define ES_PIPE1_LLS_L2_XOFFm 822
#define ES_PIPE1_LLS_PORT_HEADS_TAILSm 823
#define ES_PIPE1_LLS_PORT_MEMA_CONFIGm 824
#define ES_PIPE1_LLS_PORT_MEMB_CONFIGm 825
#define ES_PIPE1_LLS_PORT_PARENT_STATEm 826
#define ES_PIPE1_LLS_PORT_WERR_MAX_SCm 827
#define ES_PIPE1_TDM_TABLE_0m 828
#define ES_PIPE1_TDM_TABLE_1m 829
#define ETHERNETMETERCONFIGm 830
#define ETHERNETMETERPROFILESm 831
#define ETPPDEBUGm 832
#define ETPP_BYPASSm 833
#define ETU_CP_FIFOm 834
#define ETU_DBG_CP_FIFO_RSPm 835
#define ETU_DBG_REQ_REUSE_FREE_ENTRYm 836
#define ETU_DBG_RX_LAST_RSPm 837
#define ETU_DBG_RX_RAW_RSPm 838
#define ETU_TX_RAW_REQ_DATA_WORDm 839
#define ET_INST_OPC_TABLEm 840
#define ET_PA_XLATm 841
#define ET_PA_XLAT_DEBUGm 842
#define ET_UINST_MEMm 843
#define EXP_TABLEm 844
#define EXT_ACL144_TCAMm 845
#define EXT_ACL144_TCAM_IPV4m 846
#define EXT_ACL144_TCAM_IPV6m 847
#define EXT_ACL144_TCAM_L2m 848
#define EXT_ACL160_FP_POLICY_1Xm 849
#define EXT_ACL160_FP_POLICY_2Xm 850
#define EXT_ACL160_FP_POLICY_3Xm 851
#define EXT_ACL160_FP_POLICY_4Xm 852
#define EXT_ACL160_FP_POLICY_6Xm 853
#define EXT_ACL160_TCAMm 854
#define EXT_ACL288_TCAMm 855
#define EXT_ACL288_TCAM_IPV4m 856
#define EXT_ACL288_TCAM_L2m 857
#define EXT_ACL320_FP_POLICY_1Xm 858
#define EXT_ACL320_FP_POLICY_2Xm 859
#define EXT_ACL320_FP_POLICY_3Xm 860
#define EXT_ACL320_FP_POLICY_4Xm 861
#define EXT_ACL320_FP_POLICY_6Xm 862
#define EXT_ACL320_TCAMm 863
#define EXT_ACL360_TCAM_DATAm 864
#define EXT_ACL360_TCAM_DATA_IPV6_SHORTm 865
#define EXT_ACL360_TCAM_MASKm 866
#define EXT_ACL360_TCAM_MASK_IPV6_SHORTm 867
#define EXT_ACL432_TCAM_DATAm 868
#define EXT_ACL432_TCAM_DATA_IPV6_LONGm 869
#define EXT_ACL432_TCAM_DATA_L2_IPV4m 870
#define EXT_ACL432_TCAM_DATA_L2_IPV6m 871
#define EXT_ACL432_TCAM_MASKm 872
#define EXT_ACL432_TCAM_MASK_IPV6_LONGm 873
#define EXT_ACL432_TCAM_MASK_L2_IPV6m 874
#define EXT_ACL480_FP_POLICY_1Xm 875
#define EXT_ACL480_FP_POLICY_2Xm 876
#define EXT_ACL480_FP_POLICY_3Xm 877
#define EXT_ACL480_FP_POLICY_4Xm 878
#define EXT_ACL480_FP_POLICY_6Xm 879
#define EXT_ACL480_TCAM_DATAm 880
#define EXT_ACL480_TCAM_MASKm 881
#define EXT_ACL80_FP_POLICY_1Xm 882
#define EXT_ACL80_FP_POLICY_2Xm 883
#define EXT_ACL80_FP_POLICY_3Xm 884
#define EXT_ACL80_FP_POLICY_4Xm 885
#define EXT_ACL80_FP_POLICY_6Xm 886
#define EXT_ACL80_TCAMm 887
#define EXT_DEFIP_DATAm 888
#define EXT_DEFIP_DATA_IPV4m 889
#define EXT_DEFIP_DATA_IPV6_64m 890
#define EXT_DEFIP_DATA_IPV6_128m 891
#define EXT_DST_HBITSm 892
#define EXT_DST_HIT_BITSm 893
#define EXT_DST_HIT_BITS_IPV4m 894
#define EXT_DST_HIT_BITS_IPV4_UCASTm 895
#define EXT_DST_HIT_BITS_IPV4_UCAST_WIDEm 896
#define EXT_DST_HIT_BITS_IPV6_64m 897
#define EXT_DST_HIT_BITS_IPV6_128m 898
#define EXT_DST_HIT_BITS_IPV6_128_UCASTm 899
#define EXT_DST_HIT_BITS_IPV6_128_UCAST_WIDEm 900
#define EXT_DST_HIT_BITS_L2m 901
#define EXT_DST_HIT_BITS_L2_WIDEm 902
#define EXT_FP_CNTRm 903
#define EXT_FP_CNTR8m 904
#define EXT_FP_CNTR8_ACL144_IPV4m 905
#define EXT_FP_CNTR8_ACL144_IPV6m 906
#define EXT_FP_CNTR8_ACL144_L2m 907
#define EXT_FP_CNTR8_ACL288_IPV4m 908
#define EXT_FP_CNTR8_ACL288_L2m 909
#define EXT_FP_CNTR8_ACL360_IPV6_SHORTm 910
#define EXT_FP_CNTR8_ACL432_IPV6_LONGm 911
#define EXT_FP_CNTR8_ACL432_L2_IPV4m 912
#define EXT_FP_CNTR8_ACL432_L2_IPV6m 913
#define EXT_FP_CNTR_ACL144_IPV4m 914
#define EXT_FP_CNTR_ACL144_IPV6m 915
#define EXT_FP_CNTR_ACL144_L2m 916
#define EXT_FP_CNTR_ACL288_IPV4m 917
#define EXT_FP_CNTR_ACL288_L2m 918
#define EXT_FP_CNTR_ACL360_IPV6_SHORTm 919
#define EXT_FP_CNTR_ACL432_IPV6_LONGm 920
#define EXT_FP_CNTR_ACL432_L2_IPV4m 921
#define EXT_FP_CNTR_ACL432_L2_IPV6m 922
#define EXT_FP_POLICYm 923
#define EXT_FP_POLICY_1Xm 924
#define EXT_FP_POLICY_2Xm 925
#define EXT_FP_POLICY_3Xm 926
#define EXT_FP_POLICY_4Xm 927
#define EXT_FP_POLICY_6Xm 928
#define EXT_FP_POLICY_ACL144_IPV4m 929
#define EXT_FP_POLICY_ACL144_IPV6m 930
#define EXT_FP_POLICY_ACL144_IPV4_1Xm 931
#define EXT_FP_POLICY_ACL144_IPV4_2Xm 932
#define EXT_FP_POLICY_ACL144_IPV4_3Xm 933
#define EXT_FP_POLICY_ACL144_IPV4_4Xm 934
#define EXT_FP_POLICY_ACL144_IPV4_6Xm 935
#define EXT_FP_POLICY_ACL144_IPV6_1Xm 936
#define EXT_FP_POLICY_ACL144_IPV6_2Xm 937
#define EXT_FP_POLICY_ACL144_IPV6_3Xm 938
#define EXT_FP_POLICY_ACL144_IPV6_4Xm 939
#define EXT_FP_POLICY_ACL144_IPV6_6Xm 940
#define EXT_FP_POLICY_ACL144_L2m 941
#define EXT_FP_POLICY_ACL144_L2_1Xm 942
#define EXT_FP_POLICY_ACL144_L2_2Xm 943
#define EXT_FP_POLICY_ACL144_L2_3Xm 944
#define EXT_FP_POLICY_ACL144_L2_4Xm 945
#define EXT_FP_POLICY_ACL144_L2_6Xm 946
#define EXT_FP_POLICY_ACL288_IPV4m 947
#define EXT_FP_POLICY_ACL288_IPV4_1Xm 948
#define EXT_FP_POLICY_ACL288_IPV4_2Xm 949
#define EXT_FP_POLICY_ACL288_IPV4_3Xm 950
#define EXT_FP_POLICY_ACL288_IPV4_4Xm 951
#define EXT_FP_POLICY_ACL288_IPV4_6Xm 952
#define EXT_FP_POLICY_ACL288_L2m 953
#define EXT_FP_POLICY_ACL288_L2_1Xm 954
#define EXT_FP_POLICY_ACL288_L2_2Xm 955
#define EXT_FP_POLICY_ACL288_L2_3Xm 956
#define EXT_FP_POLICY_ACL288_L2_4Xm 957
#define EXT_FP_POLICY_ACL288_L2_6Xm 958
#define EXT_FP_POLICY_ACL360_IPV6_SHORTm 959
#define EXT_FP_POLICY_ACL360_IPV6_SHORT_1Xm 960
#define EXT_FP_POLICY_ACL360_IPV6_SHORT_2Xm 961
#define EXT_FP_POLICY_ACL360_IPV6_SHORT_3Xm 962
#define EXT_FP_POLICY_ACL360_IPV6_SHORT_4Xm 963
#define EXT_FP_POLICY_ACL360_IPV6_SHORT_6Xm 964
#define EXT_FP_POLICY_ACL432_IPV6_LONGm 965
#define EXT_FP_POLICY_ACL432_IPV6_LONG_1Xm 966
#define EXT_FP_POLICY_ACL432_IPV6_LONG_2Xm 967
#define EXT_FP_POLICY_ACL432_IPV6_LONG_3Xm 968
#define EXT_FP_POLICY_ACL432_IPV6_LONG_4Xm 969
#define EXT_FP_POLICY_ACL432_IPV6_LONG_6Xm 970
#define EXT_FP_POLICY_ACL432_L2_IPV4m 971
#define EXT_FP_POLICY_ACL432_L2_IPV6m 972
#define EXT_FP_POLICY_ACL432_L2_IPV4_1Xm 973
#define EXT_FP_POLICY_ACL432_L2_IPV4_2Xm 974
#define EXT_FP_POLICY_ACL432_L2_IPV4_3Xm 975
#define EXT_FP_POLICY_ACL432_L2_IPV4_4Xm 976
#define EXT_FP_POLICY_ACL432_L2_IPV4_6Xm 977
#define EXT_FP_POLICY_ACL432_L2_IPV6_1Xm 978
#define EXT_FP_POLICY_ACL432_L2_IPV6_2Xm 979
#define EXT_FP_POLICY_ACL432_L2_IPV6_3Xm 980
#define EXT_FP_POLICY_ACL432_L2_IPV6_4Xm 981
#define EXT_FP_POLICY_ACL432_L2_IPV6_6Xm 982
#define EXT_IFP_ACTION_PROFILEm 983
#define EXT_IPV4_DEFIPm 984
#define EXT_IPV4_DEFIP_TCAMm 985
#define EXT_IPV4_TCAMm 986
#define EXT_IPV4_UCASTm 987
#define EXT_IPV4_UCAST_TCAMm 988
#define EXT_IPV4_UCAST_WIDEm 989
#define EXT_IPV4_UCAST_WIDE_TCAMm 990
#define EXT_IPV6_128_DEFIPm 991
#define EXT_IPV6_128_DEFIP_TCAMm 992
#define EXT_IPV6_128_TCAMm 993
#define EXT_IPV6_128_UCASTm 994
#define EXT_IPV6_128_UCAST_TCAMm 995
#define EXT_IPV6_128_UCAST_WIDEm 996
#define EXT_IPV6_128_UCAST_WIDE_TCAMm 997
#define EXT_IPV6_64_DEFIPm 998
#define EXT_IPV6_64_DEFIP_TCAMm 999
#define EXT_IPV6_64_TCAMm 1000
#define EXT_L2_ENTRYm 1001
#define EXT_L2_ENTRY_1m 1002
#define EXT_L2_ENTRY_2m 1003
#define EXT_L2_ENTRY_DATAm 1004
#define EXT_L2_ENTRY_DATA_ONLYm 1005
#define EXT_L2_ENTRY_DATA_ONLY_WIDEm 1006
#define EXT_L2_ENTRY_TCAMm 1007
#define EXT_L2_ENTRY_TCAM_WIDEm 1008
#define EXT_L2_MOD_FIFOm 1009
#define EXT_L3_UCAST_DATAm 1010
#define EXT_L3_UCAST_DATA_IPV4m 1011
#define EXT_L3_UCAST_DATA_IPV6_128m 1012
#define EXT_L3_UCAST_DATA_WIDEm 1013
#define EXT_L3_UCAST_DATA_WIDE_IPV4m 1014
#define EXT_L3_UCAST_DATA_WIDE_IPV6_128m 1015
#define EXT_LOC_SRC_HBITSm 1016
#define EXT_LOC_SRC_HIT_BITS_L2m 1017
#define EXT_LOC_SRC_HIT_BITS_L2_WIDEm 1018
#define EXT_SRC_HBITSm 1019
#define EXT_SRC_HIT_BITSm 1020
#define EXT_SRC_HIT_BITS_IPV4m 1021
#define EXT_SRC_HIT_BITS_IPV4_UCASTm 1022
#define EXT_SRC_HIT_BITS_IPV4_UCAST_WIDEm 1023
#define EXT_SRC_HIT_BITS_IPV6_64m 1024
#define EXT_SRC_HIT_BITS_IPV6_128m 1025
#define EXT_SRC_HIT_BITS_IPV6_128_UCASTm 1026
#define EXT_SRC_HIT_BITS_IPV6_128_UCAST_WIDEm 1027
#define EXT_SRC_HIT_BITS_L2m 1028
#define EXT_SRC_HIT_BITS_L2_WIDEm 1029
#define EXT_TCAM_VBITm 1030
#define EXT_TCAM_VBIT_ACL80m 1031
#define EXT_TCAM_VBIT_ACL160m 1032
#define EXT_TCAM_VBIT_ACL320m 1033
#define EXT_TCAM_VBIT_ACL480m 1034
#define EXT_TCAM_VBIT_DEFIP_IPV4m 1035
#define EXT_TCAM_VBIT_DEFIP_IPV6_64m 1036
#define EXT_TCAM_VBIT_DEFIP_IPV6_128m 1037
#define EXT_TCAM_VBIT_IPV4_UCASTm 1038
#define EXT_TCAM_VBIT_IPV4_UCAST_WIDEm 1039
#define EXT_TCAM_VBIT_IPV6_128_UCASTm 1040
#define EXT_TCAM_VBIT_IPV6_128_UCAST_WIDEm 1041
#define EXT_TCAM_VBIT_L2_ENTRY_1m 1042
#define EXT_TCAM_VBIT_L2_ENTRY_2m 1043
#define FBMm 1044
#define FCOE_HOP_COUNT_FNm 1045
#define FCR_FCR_CRM_Am 1046
#define FCR_FCR_CRM_Bm 1047
#define FC_CREDITSm 1048
#define FC_HEADER_TYPEm 1049
#define FC_MAP_PROFILEm 1050
#define FDFm 1051
#define FDMm 1052
#define FDTCTLm 1053
#define FDTDATAm 1054
#define FDT_IN_BAND_MEMm 1055
#define FDT_IRE_TDM_MASKSm 1056
#define FDT_MEM_100000m 1057
#define FECENTRY0m 1058
#define FECENTRY1m 1059
#define FECENTRYACCESSED0m 1060
#define FECENTRYACCESSED1m 1061
#define FECENTRYDEFAULTm 1062
#define FECENTRYETHORTRILLm 1063
#define FECENTRYGENERALm 1064
#define FECENTRYIPm 1065
#define FECSUPERENTRYm 1066
#define FEM0_4B_1STPASSKEYPROFILERESOLVEDDATAm 1067
#define FEM0_4B_1STPASSMAPINDEXTABLEm 1068
#define FEM0_4B_1STPASSMAPTABLEm 1069
#define FEM0_4B_1STPASSPROGRAMRESOLVEDDATAm 1070
#define FEM0_4B_2NDPASSKEYPROFILERESOLVEDDATAm 1071
#define FEM0_4B_2NDPASSMAPINDEXTABLEm 1072
#define FEM0_4B_2NDPASSMAPTABLEm 1073
#define FEM0_4B_2NDPASSPROGRAMRESOLVEDDATAm 1074
#define FEM1_4B_1STPASSKEYPROFILERESOLVEDDATAm 1075
#define FEM1_4B_1STPASSMAPINDEXTABLEm 1076
#define FEM1_4B_1STPASSMAPTABLEm 1077
#define FEM1_4B_1STPASSPROGRAMRESOLVEDDATAm 1078
#define FEM1_4B_2NDPASSKEYPROFILERESOLVEDDATAm 1079
#define FEM1_4B_2NDPASSMAPINDEXTABLEm 1080
#define FEM1_4B_2NDPASSMAPTABLEm 1081
#define FEM1_4B_2NDPASSPROGRAMRESOLVEDDATAm 1082
#define FEM2_14B_1STPASSKEYPROFILERESOLVEDDATAm 1083
#define FEM2_14B_1STPASSMAPINDEXTABLEm 1084
#define FEM2_14B_1STPASSMAPTABLEm 1085
#define FEM2_14B_1STPASSOFFSETTABLEm 1086
#define FEM2_14B_1STPASSPROGRAMRESOLVEDDATAm 1087
#define FEM2_14B_2NDPASSKEYPROFILERESOLVEDDATAm 1088
#define FEM2_14B_2NDPASSMAPINDEXTABLEm 1089
#define FEM2_14B_2NDPASSMAPTABLEm 1090
#define FEM2_14B_2NDPASSOFFSETTABLEm 1091
#define FEM2_14B_2NDPASSPROGRAMRESOLVEDDATAm 1092
#define FEM3_14B_1STPASSKEYPROFILERESOLVEDDATAm 1093
#define FEM3_14B_1STPASSMAPINDEXTABLEm 1094
#define FEM3_14B_1STPASSMAPTABLEm 1095
#define FEM3_14B_1STPASSOFFSETTABLEm 1096
#define FEM3_14B_1STPASSPROGRAMRESOLVEDDATAm 1097
#define FEM3_14B_2NDPASSKEYPROFILERESOLVEDDATAm 1098
#define FEM3_14B_2NDPASSMAPINDEXTABLEm 1099
#define FEM3_14B_2NDPASSMAPTABLEm 1100
#define FEM3_14B_2NDPASSOFFSETTABLEm 1101
#define FEM3_14B_2NDPASSPROGRAMRESOLVEDDATAm 1102
#define FEM4_14B_1STPASSKEYPROFILERESOLVEDDATAm 1103
#define FEM4_14B_1STPASSMAPINDEXTABLEm 1104
#define FEM4_14B_1STPASSMAPTABLEm 1105
#define FEM4_14B_1STPASSOFFSETTABLEm 1106
#define FEM4_14B_1STPASSPROGRAMRESOLVEDDATAm 1107
#define FEM4_14B_2NDPASSKEYPROFILERESOLVEDDATAm 1108
#define FEM4_14B_2NDPASSMAPINDEXTABLEm 1109
#define FEM4_14B_2NDPASSMAPTABLEm 1110
#define FEM4_14B_2NDPASSOFFSETTABLEm 1111
#define FEM4_14B_2NDPASSPROGRAMRESOLVEDDATAm 1112
#define FEM5_17B_1STPASSKEYPROFILERESOLVEDDATAm 1113
#define FEM5_17B_1STPASSMAPINDEXTABLEm 1114
#define FEM5_17B_1STPASSMAPTABLEm 1115
#define FEM5_17B_1STPASSOFFSETTABLEm 1116
#define FEM5_17B_1STPASSPROGRAMRESOLVEDDATAm 1117
#define FEM5_17B_2NDPASSKEYPROFILERESOLVEDDATAm 1118
#define FEM5_17B_2NDPASSMAPINDEXTABLEm 1119
#define FEM5_17B_2NDPASSMAPTABLEm 1120
#define FEM5_17B_2NDPASSOFFSETTABLEm 1121
#define FEM5_17B_2NDPASSPROGRAMRESOLVEDDATAm 1122
#define FEM6_17B_1STPASSKEYPROFILERESOLVEDDATAm 1123
#define FEM6_17B_1STPASSMAPINDEXTABLEm 1124
#define FEM6_17B_1STPASSMAPTABLEm 1125
#define FEM6_17B_1STPASSOFFSETTABLEm 1126
#define FEM6_17B_1STPASSPROGRAMRESOLVEDDATAm 1127
#define FEM6_17B_2NDPASSKEYPROFILERESOLVEDDATAm 1128
#define FEM6_17B_2NDPASSMAPINDEXTABLEm 1129
#define FEM6_17B_2NDPASSMAPTABLEm 1130
#define FEM6_17B_2NDPASSOFFSETTABLEm 1131
#define FEM6_17B_2NDPASSPROGRAMRESOLVEDDATAm 1132
#define FEM7_17B_1STPASSKEYPROFILERESOLVEDDATAm 1133
#define FEM7_17B_1STPASSMAPINDEXTABLEm 1134
#define FEM7_17B_1STPASSMAPTABLEm 1135
#define FEM7_17B_1STPASSOFFSETTABLEm 1136
#define FEM7_17B_1STPASSPROGRAMRESOLVEDDATAm 1137
#define FEM7_17B_2NDPASSKEYPROFILERESOLVEDDATAm 1138
#define FEM7_17B_2NDPASSMAPINDEXTABLEm 1139
#define FEM7_17B_2NDPASSMAPTABLEm 1140
#define FEM7_17B_2NDPASSOFFSETTABLEm 1141
#define FEM7_17B_2NDPASSPROGRAMRESOLVEDDATAm 1142
#define FF_FC_CONFIGm 1143
#define FF_FC_MEM_CONFIGm 1144
#define FIDCLASS_2FIDm 1145
#define FIFO_GROUP_MAP_TABLEm 1146
#define FIFO_MAP_TABLEm 1147
#define FIFO_SHAPER_TABLE_0m 1148
#define FIFO_SHAPER_TABLE_1m 1149
#define FIFO_SHAPER_TABLE_2m 1150
#define FIFO_SHAPER_TABLE_3m 1151
#define FIFO_WERR_TABLEm 1152
#define FILTERMATCHCOUNTm 1153
#define FLOOD_LEARN_MATCH_VLANS_PORT_Am 1154
#define FLOOD_LEARN_MATCH_VLANS_PORT_Bm 1155
#define FLOW_CONTROL_BASE_TABLEm 1156
#define FLOW_CONTROL_MAP_TABLEm 1157
#define FLOW_CONTROL_STATE_TABLEm 1158
#define FLOW_CONTROL_TRANSLATE_TABLEm 1159
#define FLOW_DESCRIPTOR_MEMORY_STATICm 1160
#define FLOW_GROUP_MEMORYm 1161
#define FLOW_SUB_FLOWm 1162
#define FLOW_TO_FIP_MAPPINGm 1163
#define FLOW_TO_QUEUE_MAPPINGm 1164
#define FLPKEYPROGRAMMAPm 1165
#define FLUSCNTm 1166
#define FLUSHDBm 1167
#define FLUSH_PENDINGm 1168
#define FLWIDm 1169
#define FORCE_STATUS_MESSAGEm 1170
#define FP_COUNTER_TABLEm 1171
#define FP_COUNTER_TABLE_Xm 1172
#define FP_COUNTER_TABLE_Ym 1173
#define FP_FLEX_KEY_SELECTORm 1174
#define FP_GLOBAL_MASK_TCAMm 1175
#define FP_GLOBAL_MASK_TCAM_Xm 1176
#define FP_GLOBAL_MASK_TCAM_Ym 1177
#define FP_GM_FIELDSm 1178
#define FP_GM_FIELDS_Xm 1179
#define FP_GM_FIELDS_Ym 1180
#define FP_HG_CLASSID_SELECTm 1181
#define FP_I2E_CLASSID_SELECTm 1182
#define FP_METER_TABLEm 1183
#define FP_METER_TABLE_Xm 1184
#define FP_METER_TABLE_Ym 1185
#define FP_POLICY_TABLEm 1186
#define FP_PORT_FIELD_SELm 1187
#define FP_PORT_METER_MAPm 1188
#define FP_RANGE_CHECKm 1189
#define FP_SC_BCAST_METER_TABLEm 1190
#define FP_SC_DLF_METER_TABLEm 1191
#define FP_SC_MCAST_METER_TABLEm 1192
#define FP_SC_METER_TABLEm 1193
#define FP_SLICE_ENTRY_PORT_SELm 1194
#define FP_SLICE_KEY_CONTROLm 1195
#define FP_SLICE_MAPm 1196
#define FP_STORM_CONTROL_METERSm 1197
#define FP_STORM_CONTROL_METERS_Xm 1198
#define FP_STORM_CONTROL_METERS_Ym 1199
#define FP_TCAMm 1200
#define FP_TCAM_PLUS_POLICYm 1201
#define FP_TCAM_Xm 1202
#define FP_TCAM_Ym 1203
#define FP_UDF_OFFSETm 1204
#define FP_UDF_TCAMm 1205
#define FQPNIFPORTMUXm 1206
#define FRAME_PARSINGm 1207
#define FREEPCBMEMORYm 1208
#define FSMm 1209
#define FSMEXTm 1210
#define FSRD_FSRD_WL_EXT_MEMm 1211
#define FT_AGE_PROFILEm 1212
#define FT_DST_LAG_CONFIGm 1213
#define FT_DST_PORT_CONFIGm 1214
#define FT_EOP_TBLm 1215
#define FT_EXPORT_CNTR_ONLYm 1216
#define FT_EXPORT_DATA_ONLYm 1217
#define FT_EXPORT_FIFOm 1218
#define FT_L4PORTm 1219
#define FT_POLICYm 1220
#define FT_SESSIONm 1221
#define FT_SESSION_IPV6m 1222
#define FWDACTPROFILEm 1223
#define GLOBALMETERPROFILESm 1224
#define GLOBALMETERSTATUSm 1225
#define GLOBAL_STATSm 1226
#define GPORT_EHG_RX_TUNNEL_DATAm 1227
#define GPORT_EHG_RX_TUNNEL_MASKm 1228
#define GPORT_EHG_TX_TUNNEL_DATAm 1229
#define GROUP_MAX_SHAPER_TABLEm 1230
#define GROUP_MEMBER_TABLEm 1231
#define GTP_PORT_TABLEm 1232
#define HEADERPROFILEm 1233
#define HEAD_LLAm 1234
#define HGT_DLB_CONTROLm 1235
#define HG_TRUNK_BITMAPm 1236
#define HG_TRUNK_FAILOVER_ENABLEm 1237
#define HG_TRUNK_FAILOVER_SETm 1238
#define HG_TRUNK_GROUPm 1239
#define HG_TRUNK_MEMBERm 1240
#define HIGHDYNAMICAm 1241
#define HIGHDYNAMICBm 1242
#define HIGIG_TRUNK_CONTROLm 1243
#define HPFMEMm 1244
#define HPTE_DQUEUE_LOOKUPm 1245
#define HPTE_EG_DEQ_RESPONSEm 1246
#define HPTE_EG_PREFETCH_FIFOm 1247
#define HPTE_IG_DEQ_RESPONSEm 1248
#define HPTE_IG_PREFETCH_FIFOm 1249
#define HPTE_QUEUE_CONTEXTm 1250
#define HPTE_WDRR_CREDIT_CFGm 1251
#define HPTE_WDRR_STATEm 1252
#define HR_SCHEDULER_CONFIGURATIONm 1253
#define HSP_SCHED_L0_ACCUM_COMP_MEM_0m 1254
#define HSP_SCHED_L0_ACCUM_COMP_MEM_1m 1255
#define HSP_SCHED_L0_CREDIT_MEM_0m 1256
#define HSP_SCHED_L0_CREDIT_MEM_1m 1257
#define HSP_SCHED_L1_ACCUM_COMP_MEM_0m 1258
#define HSP_SCHED_L1_ACCUM_COMP_MEM_1m 1259
#define HSP_SCHED_L1_CREDIT_MEM_0m 1260
#define HSP_SCHED_L1_CREDIT_MEM_1m 1261
#define HSP_SCHED_L2_ACCUM_COMP_MEM_0m 1262
#define HSP_SCHED_L2_ACCUM_COMP_MEM_1m 1263
#define HSP_SCHED_L2_CREDIT_MEM_0m 1264
#define HSP_SCHED_L2_CREDIT_MEM_1m 1265
#define HSP_UCQ_FREEm 1266
#define HSP_UCQ_UCQEm 1267
#define IARB_ING_PHYSICAL_PORTm 1268
#define IARB_MAIN_TDMm 1269
#define IARB_MAIN_TDM_Xm 1270
#define IARB_MAIN_TDM_Ym 1271
#define IARB_TDM_TABLEm 1272
#define IARB_TDM_TABLE_1m 1273
#define IBOD_MOOSE_CLP0_CTRL_MEMm 1274
#define IBOD_MOOSE_CLP0_DATA_MEM_0m 1275
#define IBOD_MOOSE_CLP0_DATA_MEM_1m 1276
#define IBOD_MOOSE_CLP1_CTRL_MEMm 1277
#define IBOD_MOOSE_CLP1_DATA_MEM_0m 1278
#define IBOD_MOOSE_CLP1_DATA_MEM_1m 1279
#define IBOD_MOOSE_CLP2_CTRL_MEMm 1280
#define IBOD_MOOSE_CLP2_DATA_MEM_0m 1281
#define IBOD_MOOSE_CLP2_DATA_MEM_1m 1282
#define IBOD_MOOSE_XLP0_CTRL_MEMm 1283
#define IBOD_MOOSE_XLP0_DATA_MEMm 1284
#define IBOD_MOOSE_XLP1_CTRL_MEMm 1285
#define IBOD_MOOSE_XLP1_DATA_MEMm 1286
#define IBOD_MOOSE_XTP0_CTRL_MEMm 1287
#define IBOD_MOOSE_XTP0_DATA_MEMm 1288
#define IBOD_MOOSE_XTP1_CTRL_MEMm 1289
#define IBOD_MOOSE_XTP1_DATA_MEMm 1290
#define IBOD_MOOSE_XTP2_CTRL_MEMm 1291
#define IBOD_MOOSE_XTP2_DATA_MEMm 1292
#define IBOD_MOOSE_XTP3_CTRL_MEMm 1293
#define IBOD_MOOSE_XTP3_DATA_MEMm 1294
#define ICONTROL_OPCODE_BITMAPm 1295
#define IDFm 1296
#define IDP0_DFIFO_0m 1297
#define IDP0_DFIFO_1m 1298
#define IDP0_EREQFIFOm 1299
#define IDP0_ERESPFIFOm 1300
#define IDP1_DFIFO_0m 1301
#define IDP1_DFIFO_1m 1302
#define IDP1_EREQFIFOm 1303
#define IDP1_ERESPFIFOm 1304
#define IDR_COMPLETE_PCm 1305
#define IDR_CONTEXT_COLORm 1306
#define IDR_CONTEXT_MRUm 1307
#define IDR_CONTEXT_SIZEm 1308
#define IDR_DROP_PRECEDENCE_MAPPINGm 1309
#define IDR_ETHERNET_METER_CONFIGm 1310
#define IDR_ETHERNET_METER_PROFILESm 1311
#define IDR_GLOBAL_METER_PROFILESm 1312
#define IDR_GLOBAL_METER_STATUSm 1313
#define IDR_MCDA_DYNAMICm 1314
#define IDR_MCDA_PCUCm 1315
#define IDR_MCDA_PRFCFG_0m 1316
#define IDR_MCDA_PRFCFG_FORMAT_0m 1317
#define IDR_MCDA_PRFCFG_FORMAT_1m 1318
#define IDR_MCDA_PRFSELm 1319
#define IDR_MCDB_DYNAMICm 1320
#define IDR_MCDB_PCUCm 1321
#define IDR_MCDB_PRFCFG_0m 1322
#define IDR_MCDB_PRFSELm 1323
#define IDR_MEM_00000m 1324
#define IDR_MEM_10000m 1325
#define IDR_MEM_30000m 1326
#define IDR_MEM_40000m 1327
#define IDR_MEM_50000m 1328
#define IDR_MEM_60000m 1329
#define IDR_MEM_100000m 1330
#define IDR_MEM_110000m 1331
#define IDR_MEM_120000m 1332
#define IDR_MEM_140000m 1333
#define IDR_MEM_180000m 1334
#define IDR_MEM_1B0000m 1335
#define IDR_MEM_1F0000m 1336
#define IDR_OCB_BUFFER_TYPEm 1337
#define IDR_PCD_MAPm 1338
#define IFP_COS_MAPm 1339
#define IFP_PORT_FIELD_SELm 1340
#define IFP_REDIRECTION_PROFILEm 1341
#define IHB_CONSISTENT_HASHING_PROGRAM_SEL_TCAMm 1342
#define IHB_CONSISTENT_HASHING_PROGRAM_VARIABLESm 1343
#define IHB_CPU_TRAP_CODE_CTRm 1344
#define IHB_DBG_LAST_FEMm 1345
#define IHB_DBG_LAST_FESm 1346
#define IHB_DESTINATION_STATUSm 1347
#define IHB_DSCP_EXP_MAPm 1348
#define IHB_DSCP_EXP_REMARKm 1349
#define IHB_ELK_PAYLOAD_FORMATm 1350
#define IHB_ETHERNET_OAM_OPCODE_MAPm 1351
#define IHB_FEC_ECMPm 1352
#define IHB_FEC_ECMP_IS_STATEFULm 1353
#define IHB_FEC_ENTRYm 1354
#define IHB_FEC_ENTRY_ACCESSEDm 1355
#define IHB_FEC_ENTRY_FORMAT_Am 1356
#define IHB_FEC_ENTRY_FORMAT_Bm 1357
#define IHB_FEC_ENTRY_FORMAT_Cm 1358
#define IHB_FEC_ENTRY_FORMAT_NULLm 1359
#define IHB_FEC_ENTRY_GENERALm 1360
#define IHB_FEC_SUPER_ENTRYm 1361
#define IHB_FEM_0_4B_MAP_TABLEm 1362
#define IHB_FEM_10_16B_MAP_TABLEm 1363
#define IHB_FEM_11_16B_MAP_TABLEm 1364
#define IHB_FEM_12_16B_MAP_TABLEm 1365
#define IHB_FEM_13_19B_MAP_TABLEm 1366
#define IHB_FEM_14_19B_MAP_TABLEm 1367
#define IHB_FEM_15_19B_MAP_TABLEm 1368
#define IHB_FEM_1_4B_MAP_TABLEm 1369
#define IHB_FEM_2_16B_MAP_TABLEm 1370
#define IHB_FEM_3_16B_MAP_TABLEm 1371
#define IHB_FEM_4_16B_MAP_TABLEm 1372
#define IHB_FEM_5_19B_MAP_TABLEm 1373
#define IHB_FEM_6_19B_MAP_TABLEm 1374
#define IHB_FEM_7_19B_MAP_TABLEm 1375
#define IHB_FEM_8_4B_MAP_TABLEm 1376
#define IHB_FEM_9_4B_MAP_TABLEm 1377
#define IHB_FEM_BIT_SELECTm 1378
#define IHB_FEM_MAP_INDEX_TABLEm 1379
#define IHB_FLP_CONSISTENT_HASHING_KEY_GENm 1380
#define IHB_FLP_KEY_CONSTRUCTIONm 1381
#define IHB_FLP_LOOKUPSm 1382
#define IHB_FLP_PROCESSm 1383
#define IHB_FLP_PROGRAM_KEY_GEN_VARm 1384
#define IHB_FLP_PROGRAM_SELECTION_CAMm 1385
#define IHB_FLP_PTC_PROGRAM_SELECTm 1386
#define IHB_FWD_ACT_PROFILEm 1387
#define IHB_HEADER_PROFILEm 1388
#define IHB_IEEE_1588_ACTIONm 1389
#define IHB_IEEE_1588_IDENTIFICATION_CAMm 1390
#define IHB_IN_PORT_KEY_GEN_VARm 1391
#define IHB_IPP_LAG_TO_LAG_RANGEm 1392
#define IHB_LB_PFC_PROFILEm 1393
#define IHB_LB_VECTOR_PROGRAM_MAPm 1394
#define IHB_LPMm 1395
#define IHB_LPM_2m 1396
#define IHB_LPM_3m 1397
#define IHB_LPM_4m 1398
#define IHB_LPM_5m 1399
#define IHB_LPM_6m 1400
#define IHB_L_4_OPSm 1401
#define IHB_MEM_230000m 1402
#define IHB_MEM_250000m 1403
#define IHB_MEM_260000m 1404
#define IHB_MEM_270000m 1405
#define IHB_MEM_1040000m 1406
#define IHB_MEM_1050000m 1407
#define IHB_MEM_1520000m 1408
#define IHB_MEM_1530000m 1409
#define IHB_MEM_1640000m 1410
#define IHB_MEM_1650000m 1411
#define IHB_MEM_10E0000m 1412
#define IHB_MEM_10F0000m 1413
#define IHB_MEM_14A0000m 1414
#define IHB_MEM_15B0000m 1415
#define IHB_MEM_15C0000m 1416
#define IHB_MEM_16E0000m 1417
#define IHB_MEM_16F0000m 1418
#define IHB_MEM_E00000m 1419
#define IHB_MEM_E10000m 1420
#define IHB_MEM_EA0000m 1421
#define IHB_MEM_F20000m 1422
#define IHB_MEM_F30000m 1423
#define IHB_MEM_FB0000m 1424
#define IHB_MEM_FC0000m 1425
#define IHB_MRR_ACT_PROFILEm 1426
#define IHB_MY_BFD_DIPm 1427
#define IHB_OAMAm 1428
#define IHB_OAMBm 1429
#define IHB_OAM_CHANNEL_TYPEm 1430
#define IHB_OAM_COUNTER_FIFOm 1431
#define IHB_OAM_MY_CFM_MACm 1432
#define IHB_OEMA_MANAGEMENT_REQUESTm 1433
#define IHB_OEMA_STEP_TABLEm 1434
#define IHB_OEMB_MANAGEMENT_REQUESTm 1435
#define IHB_OEMB_STEP_TABLEm 1436
#define IHB_OPCODE_MAP_RXm 1437
#define IHB_OPCODE_MAP_TXm 1438
#define IHB_PATH_SELECTm 1439
#define IHB_PFC_INFOm 1440
#define IHB_PINFO_COUNTERSm 1441
#define IHB_PINFO_FERm 1442
#define IHB_PINFO_FLPm 1443
#define IHB_PINFO_LBPm 1444
#define IHB_PINFO_PMFm 1445
#define IHB_PMF_FEM_PROGRAMm 1446
#define IHB_PMF_FES_PROGRAMm 1447
#define IHB_PMF_INITIAL_KEY_2ND_PASSm 1448
#define IHB_PMF_PASS_1_KEY_GEN_LSBm 1449
#define IHB_PMF_PASS_1_KEY_GEN_MSBm 1450
#define IHB_PMF_PASS_1_LOOKUPm 1451
#define IHB_PMF_PASS_2_KEY_GEN_LSBm 1452
#define IHB_PMF_PASS_2_KEY_GEN_MSBm 1453
#define IHB_PMF_PASS_2_KEY_UPDATEm 1454
#define IHB_PMF_PASS_2_LOOKUPm 1455
#define IHB_PMF_PROGRAM_COUNTERSm 1456
#define IHB_PMF_PROGRAM_GENERALm 1457
#define IHB_PMF_PROGRAM_SELECTION_CAMm 1458
#define IHB_PROGRAM_KEY_GEN_VARm 1459
#define IHB_PTC_INFO_PMFm 1460
#define IHB_PTC_KEY_GEN_VARm 1461
#define IHB_SNOOP_ACTIONm 1462
#define IHB_SNP_ACT_PROFILEm 1463
#define IHB_TCAM_ACCESS_PROFILEm 1464
#define IHB_TCAM_ACTIONm 1465
#define IHB_TCAM_ACTION_24m 1466
#define IHB_TCAM_ACTION_25m 1467
#define IHB_TCAM_ACTION_26m 1468
#define IHB_TCAM_ACTION_27m 1469
#define IHB_TCAM_ACTION_HIT_INDICATIONm 1470
#define IHB_TCAM_ACTION_HIT_INDICATION_24m 1471
#define IHB_TCAM_ACTION_HIT_INDICATION_25m 1472
#define IHB_TCAM_ACTION_HIT_INDICATION_26m 1473
#define IHB_TCAM_ACTION_HIT_INDICATION_27m 1474
#define IHB_TCAM_BANKm 1475
#define IHB_TCAM_BANK_COMMANDm 1476
#define IHB_TCAM_BANK_REPLYm 1477
#define IHB_TCAM_ENTRY_PARITYm 1478
#define IHB_TCAM_ENTRY_PARITY_12m 1479
#define IHB_TCAM_ENTRY_PARITY_13m 1480
#define IHB_TCAM_PD_PROFILEm 1481
#define IHB_TIME_STAMP_FIFOm 1482
#define IHB_UNKNOWN_DA_MAPm 1483
#define IHB_VRF_CONFIGm 1484
#define IHP_ACTION_PROFILE_MPLS_VALUEm 1485
#define IHP_BVD_CFGm 1486
#define IHP_BVD_FID_CLASSm 1487
#define IHP_BVD_TOPOLOGY_IDm 1488
#define IHP_DEFAULT_COUNTER_SOURCEm 1489
#define IHP_DESIGNATED_VLAN_TABLEm 1490
#define IHP_FID_CLASS_2_FIDm 1491
#define IHP_INGRESS_VLAN_EDIT_COMMAND_TABLEm 1492
#define IHP_IN_RIF_CONFIG_TABLEm 1493
#define IHP_ISA_MANAGEMENT_REQUESTm 1494
#define IHP_ISA_STEP_TABLEm 1495
#define IHP_ISB_MANAGEMENT_REQUESTm 1496
#define IHP_ISB_STEP_TABLEm 1497
#define IHP_LIF_ACCESSEDm 1498
#define IHP_LIF_TABLEm 1499
#define IHP_LIF_TABLE_AC_MPm 1500
#define IHP_LIF_TABLE_AC_P2P_TO_ACm 1501
#define IHP_LIF_TABLE_AC_P2P_TO_PBBm 1502
#define IHP_LIF_TABLE_AC_P2P_TO_PWEm 1503
#define IHP_LIF_TABLE_IP_TTm 1504
#define IHP_LIF_TABLE_ISID_MPm 1505
#define IHP_LIF_TABLE_ISID_P2Pm 1506
#define IHP_LIF_TABLE_LABEL_PROTOCOL_OR_LSPm 1507
#define IHP_LIF_TABLE_LABEL_PWE_MPm 1508
#define IHP_LIF_TABLE_LABEL_PWE_P2Pm 1509
#define IHP_LIF_TABLE_TRILLm 1510
#define IHP_LLR_LLVPm 1511
#define IHP_LL_MIRROR_PROFILEm 1512
#define IHP_MACT_AGING_CONFIGURATION_TABLEm 1513
#define IHP_MACT_FID_COUNTER_DBm 1514
#define IHP_MACT_FID_COUNTER_PROFILE_DBm 1515
#define IHP_MACT_FID_PROFILE_DBm 1516
#define IHP_MACT_FLUSH_DBm 1517
#define IHP_MACT_FORMAT_1m 1518
#define IHP_MACT_FORMAT_2m 1519
#define IHP_MACT_FORMAT_0_TYPE_0m 1520
#define IHP_MACT_FORMAT_0_TYPE_1m 1521
#define IHP_MACT_FORMAT_0_TYPE_2m 1522
#define IHP_MACT_FORMAT_3_TYPE_0m 1523
#define IHP_MACT_FORMAT_3_TYPE_1m 1524
#define IHP_MACT_PORT_MINE_TABLE_LAG_PORTm 1525
#define IHP_MACT_PORT_MINE_TABLE_PHYSICAL_PORTm 1526
#define IHP_MACT_STEP_TABLEm 1527
#define IHP_MEM_300000m 1528
#define IHP_MEM_380000m 1529
#define IHP_MEM_420000m 1530
#define IHP_MEM_430000m 1531
#define IHP_MEM_500000m 1532
#define IHP_MEM_580000m 1533
#define IHP_MEM_590000m 1534
#define IHP_MEM_610000m 1535
#define IHP_MEM_620000m 1536
#define IHP_MEM_740000m 1537
#define IHP_MEM_750000m 1538
#define IHP_MEM_820000m 1539
#define IHP_MEM_830000m 1540
#define IHP_MEM_940000m 1541
#define IHP_MEM_950000m 1542
#define IHP_MEM_6A0000m 1543
#define IHP_MEM_6B0000m 1544
#define IHP_MEM_7A0000m 1545
#define IHP_MEM_8B0000m 1546
#define IHP_MEM_8C0000m 1547
#define IHP_MEM_9E0000m 1548
#define IHP_MEM_9F0000m 1549
#define IHP_MEM_A10000m 1550
#define IHP_MEM_A90000m 1551
#define IHP_MEM_AA0000m 1552
#define IHP_MEM_B20000m 1553
#define IHP_MEM_B30000m 1554
#define IHP_MEM_BB0000m 1555
#define IHP_MEM_BC0000m 1556
#define IHP_MEM_C50000m 1557
#define IHP_MEM_C60000m 1558
#define IHP_PACKET_FORMAT_TABLEm 1559
#define IHP_PARSER_CUSTOM_MACRO_PARAMETERSm 1560
#define IHP_PARSER_CUSTOM_MACRO_PROTOCOLSm 1561
#define IHP_PARSER_CUSTOM_MACRO_WORD_MAPm 1562
#define IHP_PARSER_ETH_PROTOCOLSm 1563
#define IHP_PARSER_IPV4_NEXT_PROTOCOL_SIZEm 1564
#define IHP_PARSER_IPV6_NEXT_PROTOCOL_SIZEm 1565
#define IHP_PARSER_IP_PROTOCOLSm 1566
#define IHP_PARSER_MPLS_NEXT_PROTOCOL_SPECULATE_MAPm 1567
#define IHP_PARSER_PROGRAMm 1568
#define IHP_PARSER_PROGRAM_POINTER_FEM_BIT_SELECT_TABLEm 1569
#define IHP_PARSER_PROGRAM_POINTER_FEM_FIELD_SELECT_MAPm 1570
#define IHP_PARSER_PROGRAM_POINTER_FEM_MAP_INDEX_TABLEm 1571
#define IHP_PFQ_0_FEM_BIT_SELECT_TABLEm 1572
#define IHP_PFQ_0_FEM_FIELD_SELECT_MAPm 1573
#define IHP_PFQ_0_FEM_MAP_INDEX_TABLEm 1574
#define IHP_PINFO_LLRm 1575
#define IHP_PORT_PROTOCOLm 1576
#define IHP_PP_PORT_INFOm 1577
#define IHP_PTC_INFOm 1578
#define IHP_PTC_PARSER_PROGRAM_POINTER_CONFIGm 1579
#define IHP_PTC_PFQ_0_CONFIGm 1580
#define IHP_PTC_SYS_PORT_CONFIGm 1581
#define IHP_PTC_VIRTUAL_PORT_CONFIGm 1582
#define IHP_RECYCLE_COMMANDm 1583
#define IHP_RESERVED_MCm 1584
#define IHP_SRC_SYSTEM_PORT_FEM_BIT_SELECT_TABLEm 1585
#define IHP_SRC_SYSTEM_PORT_FEM_FIELD_SELECT_MAPm 1586
#define IHP_SRC_SYSTEM_PORT_FEM_MAP_INDEX_TABLEm 1587
#define IHP_STP_TABLEm 1588
#define IHP_SUBNET_CLASSIFYm 1589
#define IHP_TC_DP_MAP_TABLEm 1590
#define IHP_TERMINATION_PROFILE_TABLEm 1591
#define IHP_TOS_2_COSm 1592
#define IHP_VIRTUAL_PORT_FEM_BIT_SELECT_TABLEm 1593
#define IHP_VIRTUAL_PORT_FEM_FIELD_SELECT_MAPm 1594
#define IHP_VIRTUAL_PORT_FEM_MAP_INDEX_TABLEm 1595
#define IHP_VIRTUAL_PORT_TABLEm 1596
#define IHP_VLAN_EDIT_PCP_DEI_MAPm 1597
#define IHP_VLAN_PORT_MEMBERSHIP_TABLEm 1598
#define IHP_VLAN_RANGE_COMPRESSION_TABLEm 1599
#define IHP_VRID_MY_MAC_CAMm 1600
#define IHP_VRID_MY_MAC_MAPm 1601
#define IHP_VRID_TO_VRF_MAPm 1602
#define IHP_VSI_HIGH_DA_NOT_FOUND_DESTINATIONm 1603
#define IHP_VSI_HIGH_MY_MACm 1604
#define IHP_VSI_HIGH_PROFILEm 1605
#define IHP_VSI_LOW_CFG_1m 1606
#define IHP_VSI_LOW_CFG_2m 1607
#define IHP_VTT_1ST_KEY_PROG_SEL_TCAMm 1608
#define IHP_VTT_1ST_LOOKUP_PROGRAM_0m 1609
#define IHP_VTT_1ST_LOOKUP_PROGRAM_1m 1610
#define IHP_VTT_2ND_KEY_PROG_SEL_TCAMm 1611
#define IHP_VTT_2ND_LOOKUP_PROGRAM_0m 1612
#define IHP_VTT_2ND_LOOKUP_PROGRAM_1m 1613
#define IHP_VTT_IN_PP_PORT_CONFIGm 1614
#define IHP_VTT_IN_PP_PORT_VLAN_CONFIGm 1615
#define IHP_VTT_LLVPm 1616
#define IHP_VTT_PP_PORT_TT_KEY_VARm 1617
#define IHP_VTT_PP_PORT_VSI_PROFILESm 1618
#define IHP_VTT_PP_PORT_VT_KEY_VARm 1619
#define IHP_VTT_PTC_CONFIGm 1620
#define ILKN0CALRXm 1621
#define ILKN0CALTXm 1622
#define ILKN0SCHMAPm 1623
#define ILKN1CALRXm 1624
#define ILKN1CALTXm 1625
#define ILKN1SCHMAPm 1626
#define IL_CHANNEL_REMAP0m 1627
#define IL_CHANNEL_REMAP1m 1628
#define IL_STAT_MEM_0m 1629
#define IL_STAT_MEM_1m 1630
#define IL_STAT_MEM_2m 1631
#define IL_STAT_MEM_3m 1632
#define IL_STAT_MEM_4m 1633
#define IMEMm 1634
#define IMEM_PMEM_DMAm 1635
#define IMIRROR_BITMAPm 1636
#define IM_MTP_INDEXm 1637
#define INCTRLBCASTPKTSm 1638
#define INCTRLBYTm 1639
#define INCTRLDISCPKTSm 1640
#define INCTRLERRPKTSm 1641
#define INCTRLMCASTPKTSm 1642
#define INCTRLUCASTPKTSm 1643
#define INGRESSVLANEDITCOMMANDTABLEm 1644
#define INGRESS_OAM_OPCODE_GROUPm 1645
#define ING_1588_INGRESS_CTRLm 1646
#define ING_1588_TS_DISPOSITION_PROFILE_TABLEm 1647
#define ING_ACTIVE_L3_IIF_PROFILEm 1648
#define ING_DNAT_ADDRESS_TYPEm 1649
#define ING_DVP_2_TABLEm 1650
#define ING_DVP_TABLEm 1651
#define ING_EGRMSKBMAPm 1652
#define ING_EN_EFILTER_BITMAPm 1653
#define ING_ETAG_PCP_MAPPINGm 1654
#define ING_FC_HEADER_TYPEm 1655
#define ING_FLEX_CTR_COUNTER_TABLE_0m 1656
#define ING_FLEX_CTR_COUNTER_TABLE_1m 1657
#define ING_FLEX_CTR_COUNTER_TABLE_2m 1658
#define ING_FLEX_CTR_COUNTER_TABLE_3m 1659
#define ING_FLEX_CTR_COUNTER_TABLE_4m 1660
#define ING_FLEX_CTR_COUNTER_TABLE_5m 1661
#define ING_FLEX_CTR_COUNTER_TABLE_6m 1662
#define ING_FLEX_CTR_COUNTER_TABLE_7m 1663
#define ING_FLEX_CTR_COUNTER_TABLE_8m 1664
#define ING_FLEX_CTR_COUNTER_TABLE_9m 1665
#define ING_FLEX_CTR_COUNTER_TABLE_10m 1666
#define ING_FLEX_CTR_COUNTER_TABLE_11m 1667
#define ING_FLEX_CTR_COUNTER_TABLE_12m 1668
#define ING_FLEX_CTR_COUNTER_TABLE_13m 1669
#define ING_FLEX_CTR_COUNTER_TABLE_14m 1670
#define ING_FLEX_CTR_COUNTER_TABLE_15m 1671
#define ING_FLEX_CTR_COUNTER_TABLE_0_Xm 1672
#define ING_FLEX_CTR_COUNTER_TABLE_0_Ym 1673
#define ING_FLEX_CTR_COUNTER_TABLE_1_Xm 1674
#define ING_FLEX_CTR_COUNTER_TABLE_1_Ym 1675
#define ING_FLEX_CTR_COUNTER_TABLE_2_Xm 1676
#define ING_FLEX_CTR_COUNTER_TABLE_2_Ym 1677
#define ING_FLEX_CTR_COUNTER_TABLE_3_Xm 1678
#define ING_FLEX_CTR_COUNTER_TABLE_3_Ym 1679
#define ING_FLEX_CTR_COUNTER_TABLE_4_Xm 1680
#define ING_FLEX_CTR_COUNTER_TABLE_4_Ym 1681
#define ING_FLEX_CTR_COUNTER_TABLE_5_Xm 1682
#define ING_FLEX_CTR_COUNTER_TABLE_5_Ym 1683
#define ING_FLEX_CTR_COUNTER_TABLE_6_Xm 1684
#define ING_FLEX_CTR_COUNTER_TABLE_6_Ym 1685
#define ING_FLEX_CTR_COUNTER_TABLE_7_Xm 1686
#define ING_FLEX_CTR_COUNTER_TABLE_7_Ym 1687
#define ING_FLEX_CTR_OFFSET_TABLE_0m 1688
#define ING_FLEX_CTR_OFFSET_TABLE_1m 1689
#define ING_FLEX_CTR_OFFSET_TABLE_2m 1690
#define ING_FLEX_CTR_OFFSET_TABLE_3m 1691
#define ING_FLEX_CTR_OFFSET_TABLE_4m 1692
#define ING_FLEX_CTR_OFFSET_TABLE_5m 1693
#define ING_FLEX_CTR_OFFSET_TABLE_6m 1694
#define ING_FLEX_CTR_OFFSET_TABLE_7m 1695
#define ING_FLEX_CTR_OFFSET_TABLE_8m 1696
#define ING_FLEX_CTR_OFFSET_TABLE_9m 1697
#define ING_FLEX_CTR_OFFSET_TABLE_10m 1698
#define ING_FLEX_CTR_OFFSET_TABLE_11m 1699
#define ING_FLEX_CTR_OFFSET_TABLE_12m 1700
#define ING_FLEX_CTR_OFFSET_TABLE_13m 1701
#define ING_FLEX_CTR_OFFSET_TABLE_14m 1702
#define ING_FLEX_CTR_OFFSET_TABLE_15m 1703
#define ING_FLEX_CTR_PKT_PRI_MAPm 1704
#define ING_FLEX_CTR_PKT_RES_MAPm 1705
#define ING_FLEX_CTR_PORT_MAPm 1706
#define ING_FLEX_CTR_PRI_CNG_MAPm 1707
#define ING_FLEX_CTR_TOS_MAPm 1708
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILEm 1709
#define ING_IPFIX_DSCP_XLATE_TABLEm 1710
#define ING_IPFIX_EOP_BUFFERm 1711
#define ING_IPFIX_EXPORT_FIFOm 1712
#define ING_IPFIX_FLOW_RATE_METER_TABLEm 1713
#define ING_IPFIX_IPV4_MASK_SET_Am 1714
#define ING_IPFIX_IPV4_MASK_SET_Bm 1715
#define ING_IPFIX_IPV6_MASK_SET_Am 1716
#define ING_IPFIX_IPV6_MASK_SET_Bm 1717
#define ING_IPFIX_PROFILEm 1718
#define ING_IPFIX_SESSION_TABLEm 1719
#define ING_IPV6_MC_RESERVED_ADDRESSm 1720
#define ING_L3_NEXT_HOPm 1721
#define ING_L3_NEXT_HOP_Am 1722
#define ING_L3_NEXT_HOP_ATTRIBUTE_1m 1723
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEXm 1724
#define ING_L3_NEXT_HOP_Bm 1725
#define ING_MOD_MAP_TABLEm 1726
#define ING_MPLS_EXP_MAPPINGm 1727
#define ING_NETWORK_PRUNE_CONTROLm 1728
#define ING_NLF_PORT_MAPm 1729
#define ING_OAM_DGLP_PROFILEm 1730
#define ING_OAM_FLEXIBLE_DOMAIN_CONTROLm 1731
#define ING_OUTER_DOT1P_MAPPING_TABLEm 1732
#define ING_PHYSICAL_PORT_TABLEm 1733
#define ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLEm 1734
#define ING_PORT_THROTTLE_ENABLEm 1735
#define ING_PRI_CNG_MAPm 1736
#define ING_PW_TERM_COUNTERSm 1737
#define ING_PW_TERM_SEQ_NUMm 1738
#define ING_PW_TERM_SEQ_NUM_Xm 1739
#define ING_PW_TERM_SEQ_NUM_Ym 1740
#define ING_QUEUE_MAPm 1741
#define ING_QUEUE_OFFSET_MAPPING_TABLEm 1742
#define ING_ROUTED_INT_PRI_MAPPINGm 1743
#define ING_SERVICE_COUNTER_TABLEm 1744
#define ING_SERVICE_COUNTER_TABLE_Xm 1745
#define ING_SERVICE_COUNTER_TABLE_Ym 1746
#define ING_SERVICE_PRI_MAPm 1747
#define ING_SER_FIFOm 1748
#define ING_SER_FIFO_Xm 1749
#define ING_SER_FIFO_Ym 1750
#define ING_SNATm 1751
#define ING_SNAT_DATA_ONLYm 1752
#define ING_SNAT_HIT_ONLYm 1753
#define ING_SNAT_HIT_ONLY_Xm 1754
#define ING_SNAT_HIT_ONLY_Ym 1755
#define ING_SNAT_ONLYm 1756
#define ING_SVM_PKT_PRI_MAPm 1757
#define ING_SVM_PKT_RES_MAPm 1758
#define ING_SVM_PORT_MAPm 1759
#define ING_SVM_PRI_CNG_MAPm 1760
#define ING_SVM_TOS_MAPm 1761
#define ING_TRILL_PARSE_CONTROLm 1762
#define ING_TRILL_PAYLOAD_PARSE_CONTROLm 1763
#define ING_UNTAGGED_PHBm 1764
#define ING_VFT_PRI_MAPm 1765
#define ING_VINTF_COUNTER_TABLEm 1766
#define ING_VINTF_COUNTER_TABLE_Xm 1767
#define ING_VINTF_COUNTER_TABLE_Ym 1768
#define ING_VLAN_RANGEm 1769
#define ING_VLAN_TAG_ACTION_PROFILEm 1770
#define ING_VP_VLAN_MEMBERSHIPm 1771
#define ING_VSANm 1772
#define INITIAL_ING_L3_NEXT_HOPm 1773
#define INITIAL_L3_ECMPm 1774
#define INITIAL_L3_ECMP_COUNTm 1775
#define INITIAL_L3_ECMP_GROUPm 1776
#define INITIAL_L3_ECMP_Xm 1777
#define INITIAL_L3_ECMP_Ym 1778
#define INITIAL_PROT_GROUP_TABLEm 1779
#define INITIAL_PROT_NHI_TABLEm 1780
#define INITIAL_PROT_NHI_TABLE_1m 1781
#define INITIAL_PROT_NHI_TABLE_1_DMAm 1782
#define INRIFCONFIGTABLEm 1783
#define INTERFACE_MAX_SHAPER_TABLEm 1784
#define IPEXPMAPm 1785
#define IPMC_VLAN_TBL0m 1786
#define IPMC_VLAN_TBL1m 1787
#define IPORT_TABLEm 1788
#define IPOVERMPLSEXPMAPPINGm 1789
#define IPS_CRBALm 1790
#define IPS_CRBALTHm 1791
#define IPS_CRWDTHm 1792
#define IPS_EMPTYQCRBALm 1793
#define IPS_FLWIDm 1794
#define IPS_MAXQSZm 1795
#define IPS_MEM_180000m 1796
#define IPS_MEM_200000m 1797
#define IPS_MEM_220000m 1798
#define IPS_MEM_240000m 1799
#define IPS_MEM_260000m 1800
#define IPS_MEM_280000m 1801
#define IPS_MEM_1A0000m 1802
#define IPS_MEM_1E0000m 1803
#define IPS_QDESCm 1804
#define IPS_QDESC_TABLEm 1805
#define IPS_QPM_1m 1806
#define IPS_QPM_2m 1807
#define IPS_QPM_1_NO_SYS_REDm 1808
#define IPS_QPM_2_SYS_REDm 1809
#define IPS_QPRISELm 1810
#define IPS_QSZm 1811
#define IPS_QSZTHm 1812
#define IPS_QTYPEm 1813
#define IPS_Q_PRIORITY_BIT_MAPm 1814
#define IPTCTRLFIFOm 1815
#define IPTE_CLIENT_CALm 1816
#define IPTE_PORT_CALm 1817
#define IPTE_PORT_CONTEXTm 1818
#define IPTE_PREFETCH_FIFOm 1819
#define IPTE_QMAX_BUCKETm 1820
#define IPTE_QMAX_BURSTm 1821
#define IPTE_QMAX_RATEm 1822
#define IPTE_RESIDUAL_DBm 1823
#define IPTE_RRPCm 1824
#define IPTE_TX_STATSm 1825
#define IPTE_WDRR_CREDIT_CFGm 1826
#define IPTE_WDRR_STATEm 1827
#define IPT_BDQm 1828
#define IPT_EGQCTLm 1829
#define IPT_EGQDATAm 1830
#define IPT_EGQ_TXQ_RD_ADDRm 1831
#define IPT_EGQ_TXQ_WR_ADDRm 1832
#define IPT_FDTCTLm 1833
#define IPT_FDTDATAm 1834
#define IPT_FDT_TXQ_RD_ADDRm 1835
#define IPT_FDT_TXQ_WR_ADDRm 1836
#define IPT_GCI_BACKOFF_MASKm 1837
#define IPT_ITM_TO_OTM_MAPm 1838
#define IPT_MEM_80000m 1839
#define IPT_MOP_MMUm 1840
#define IPT_PCQm 1841
#define IPT_PRIORITY_BITS_MAPPING_2_FDTm 1842
#define IPT_PRIORITY_BITS_MAP_2_FDTm 1843
#define IPT_SNP_MIR_CMD_MAPm 1844
#define IPT_SOP_MMUm 1845
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEm 1846
#define IPV6_PROXY_ENABLE_TABLEm 1847
#define IP_MULTICAST_TCAMm 1848
#define IP_OPTION_CONTROL_PROFILE_TABLEm 1849
#define IQM_BDBLLm 1850
#define IQM_CNG_QUE_SETm 1851
#define IQM_CNREDm 1852
#define IQM_CPDMDm 1853
#define IQM_CPDMSm 1854
#define IQM_CPPRMm 1855
#define IQM_CRDTDISm 1856
#define IQM_DBFFMm 1857
#define IQM_DELFFMm 1858
#define IQM_FLUSCNTm 1859
#define IQM_FRDMTm 1860
#define IQM_GRSPRMm 1861
#define IQM_ITMPMm 1862
#define IQM_MEM_1400000m 1863
#define IQM_MEM_1600000m 1864
#define IQM_MEM_8000000m 1865
#define IQM_MEM_7E00000m 1866
#define IQM_MNUSCNTm 1867
#define IQM_NIFTCMm 1868
#define IQM_OCBPRMm 1869
#define IQM_PDMm 1870
#define IQM_PQDMDm 1871
#define IQM_PQDMSm 1872
#define IQM_PQREDm 1873
#define IQM_PQWQm 1874
#define IQM_SCRBUFFTHm 1875
#define IQM_SPRDPRMm 1876
#define IQM_SRCQRNGm 1877
#define IQM_SRDPRBm 1878
#define IQM_TAILm 1879
#define IQM_VQFCPR_MAm 1880
#define IQM_VQFCPR_MBm 1881
#define IQM_VQFCPR_MCm 1882
#define IQM_VQFCPR_MDm 1883
#define IQM_VQFCPR_MEm 1884
#define IQM_VQFCPR_MFm 1885
#define IQM_VQPR_MAm 1886
#define IQM_VQPR_MBm 1887
#define IQM_VQPR_MCm 1888
#define IQM_VQPR_MDm 1889
#define IQM_VQPR_MEm 1890
#define IQM_VQPR_MFm 1891
#define IQM_VSQDRC_Am 1892
#define IQM_VSQDRC_Bm 1893
#define IQM_VSQDRC_Cm 1894
#define IQM_VSQDRC_Dm 1895
#define IQM_VSQDRC_Em 1896
#define IQM_VSQDRC_Fm 1897
#define IQM_VSQ_A_MX_OCm 1898
#define IQM_VSQ_B_MX_OCm 1899
#define IQM_VSQ_C_MX_OCm 1900
#define IQM_VSQ_D_MX_OCm 1901
#define IQM_VSQ_E_MX_OCm 1902
#define IQM_VSQ_F_MX_OCm 1903
#define IQM_VS_QA_AVGm 1904
#define IQM_VS_QA_QSZm 1905
#define IQM_VS_QB_AVGm 1906
#define IQM_VS_QB_QSZm 1907
#define IQM_VS_QC_AVGm 1908
#define IQM_VS_QC_QSZm 1909
#define IQM_VS_QD_AVGm 1910
#define IQM_VS_QD_QSZm 1911
#define IQM_VS_QE_AVGm 1912
#define IQM_VS_QE_QSZm 1913
#define IQM_VS_QF_AVGm 1914
#define IQM_VS_QF_QSZm 1915
#define IRDBm 1916
#define IRE_CPU_CTXT_MAPm 1917
#define IRE_CTXT_MEM_CONTROLm 1918
#define IRE_NIF_CTXT_MAPm 1919
#define IRE_NIF_PORT_MAPm 1920
#define IRE_NIF_PORT_TO_CTXT_BIT_MAPm 1921
#define IRE_RCY_CTXT_MAPm 1922
#define IRE_TDM_CONFIGm 1923
#define IRR_DESTINATION_TABLEm 1924
#define IRR_FLOW_TABLEm 1925
#define IRR_FREE_PCB_MEMORYm 1926
#define IRR_IRDBm 1927
#define IRR_ISF_MEMORYm 1928
#define IRR_IS_FREE_PCB_MEMORYm 1929
#define IRR_IS_PCB_LINK_TABLEm 1930
#define IRR_LAG_MAPPINGm 1931
#define IRR_LAG_NEXT_MEMBERm 1932
#define IRR_LAG_TO_LAG_RANGEm 1933
#define IRR_MCDBm 1934
#define IRR_MCDB_EGRESS_FORMAT_0m 1935
#define IRR_MCDB_EGRESS_FORMAT_1m 1936
#define IRR_MCDB_EGRESS_FORMAT_2m 1937
#define IRR_MCDB_EGRESS_FORMAT_4m 1938
#define IRR_MCDB_EGRESS_FORMAT_5m 1939
#define IRR_MCDB_EGRESS_FORMAT_6m 1940
#define IRR_MCDB_EGRESS_FORMAT_7m 1941
#define IRR_MCDB_EGRESS_SPECIAL_FORMATm 1942
#define IRR_MCDB_EGRESS_TDM_FORMATm 1943
#define IRR_MCR_MEMORYm 1944
#define IRR_MEM_300000m 1945
#define IRR_MEM_340000m 1946
#define IRR_MEM_3C0000m 1947
#define IRR_PCBLINKTABLEm 1948
#define IRR_PCB_LINK_TABLEm 1949
#define IRR_SMOOTH_DIVISIONm 1950
#define IRR_SNOOP_MIRROR_TABLE_0m 1951
#define IRR_SNOOP_MIRROR_TABLE_1m 1952
#define IRR_STACK_FEC_RESOLVEm 1953
#define IRR_STACK_TRUNK_RESOLVEm 1954
#define IRR_TRAFFIC_CLASS_MAPPINGm 1955
#define ISBS_PORT_TO_PIPE_MAPPINGm 1956
#define ISEC_BYPASS_FILTER_TABLEm 1957
#define ISEC_DEBUG_RAMm 1958
#define ISEC_SA_KEY_TABLEm 1959
#define ISEC_SA_TABLEm 1960
#define ISEC_SC_TABLEm 1961
#define ISEMMANAGEMENTREQUESTm 1962
#define ISFMEMORYm 1963
#define ISFREEPCBMEMORYm 1964
#define ISM_SER_FIFOm 1965
#define ISPCBLINKTABLEm 1966
#define ISPCMEMORYm 1967
#define KEYA_PROGRAMINSTRUCTIONTABLE0m 1968
#define KEYA_PROGRAMINSTRUCTIONTABLE1m 1969
#define KEYA_PROGRAMINSTRUCTIONTABLE2m 1970
#define KEYA_PROGRAMINSTRUCTIONTABLE3m 1971
#define KEYB_PROGRAMINSTRUCTIONTABLE0m 1972
#define KEYB_PROGRAMINSTRUCTIONTABLE1m 1973
#define KEYB_PROGRAMINSTRUCTIONTABLE2m 1974
#define KEYB_PROGRAMINSTRUCTIONTABLE3m 1975
#define KEYPROFILEMAPINDEXm 1976
#define KNOWN_MCAST_BLOCK_MASKm 1977
#define L1_BKm 1978
#define L1_BPm 1979
#define L1_LAm 1980
#define L1_N0m 1981
#define L1_N1m 1982
#define L1_N2m 1983
#define L1_NGm 1984
#define L1_NMm 1985
#define L1_NPm 1986
#define L2MCm 1987
#define L2Xm 1988
#define L2_BKm 1989
#define L2_BPm 1990
#define L2_BULKm 1991
#define L2_BULK_MATCH_DATAm 1992
#define L2_BULK_MATCH_MASKm 1993
#define L2_BULK_MATCH_VLANS_PORT_Am 1994
#define L2_BULK_MATCH_VLANS_PORT_Bm 1995
#define L2_BULK_REPLACE_DATAm 1996
#define L2_BULK_REPLACE_MASKm 1997
#define L2_ENDPOINT_IDm 1998
#define L2_ENTRY_1m 1999
#define L2_ENTRY_2m 2000
#define L2_ENTRY_1_HIT_ONLYm 2001
#define L2_ENTRY_2_HIT_ONLYm 2002
#define L2_ENTRY_LPm 2003
#define L2_ENTRY_ONLYm 2004
#define L2_ENTRY_OVERFLOWm 2005
#define L2_ENTRY_SCRATCHm 2006
#define L2_HITDA_ONLYm 2007
#define L2_HITDA_ONLY_Xm 2008
#define L2_HITDA_ONLY_Ym 2009
#define L2_HITSA_ONLYm 2010
#define L2_HITSA_ONLY_Xm 2011
#define L2_HITSA_ONLY_Ym 2012
#define L2_LAm 2013
#define L2_LEARN_INSERT_FAILUREm 2014
#define L2_MBm 2015
#define L2_MOD_FIFOm 2016
#define L2_N0m 2017
#define L2_N1m 2018
#define L2_N2m 2019
#define L2_NGm 2020
#define L2_NMm 2021
#define L2_NPm 2022
#define L2_USER_ENTRYm 2023
#define L2_USER_ENTRY_DATA_ONLYm 2024
#define L2_USER_ENTRY_ONLYm 2025
#define L3_BKm 2026
#define L3_BPm 2027
#define L3_DEFIPm 2028
#define L3_DEFIP_128m 2029
#define L3_DEFIP_128_DATA_ONLYm 2030
#define L3_DEFIP_128_HIT_ONLYm 2031
#define L3_DEFIP_128_HIT_ONLY_Xm 2032
#define L3_DEFIP_128_HIT_ONLY_Ym 2033
#define L3_DEFIP_128_ONLYm 2034
#define L3_DEFIP_128_Xm 2035
#define L3_DEFIP_128_Ym 2036
#define L3_DEFIP_ALPM_HIT_ONLYm 2037
#define L3_DEFIP_ALPM_HIT_ONLY_Xm 2038
#define L3_DEFIP_ALPM_HIT_ONLY_Ym 2039
#define L3_DEFIP_ALPM_IPV4m 2040
#define L3_DEFIP_ALPM_IPV4_1m 2041
#define L3_DEFIP_ALPM_IPV6_64m 2042
#define L3_DEFIP_ALPM_IPV6_128m 2043
#define L3_DEFIP_ALPM_IPV6_64_1m 2044
#define L3_DEFIP_ALPM_RAWm 2045
#define L3_DEFIP_AUX_HITBIT_UPDATEm 2046
#define L3_DEFIP_AUX_SCRATCHm 2047
#define L3_DEFIP_AUX_TABLEm 2048
#define L3_DEFIP_DATA_ONLYm 2049
#define L3_DEFIP_HIT_ONLYm 2050
#define L3_DEFIP_HIT_ONLY_Xm 2051
#define L3_DEFIP_HIT_ONLY_Ym 2052
#define L3_DEFIP_ONLYm 2053
#define L3_DEFIP_PAIR_128m 2054
#define L3_DEFIP_PAIR_128_DATA_ONLYm 2055
#define L3_DEFIP_PAIR_128_HIT_ONLYm 2056
#define L3_DEFIP_PAIR_128_HIT_ONLY_Xm 2057
#define L3_DEFIP_PAIR_128_HIT_ONLY_Ym 2058
#define L3_DEFIP_PAIR_128_ONLYm 2059
#define L3_DEFIP_Xm 2060
#define L3_DEFIP_Ym 2061
#define L3_ECMPm 2062
#define L3_ECMP_COUNTm 2063
#define L3_ENTRY_1m 2064
#define L3_ENTRY_2m 2065
#define L3_ENTRY_4m 2066
#define L3_ENTRY_1_HIT_ONLYm 2067
#define L3_ENTRY_2_HIT_ONLYm 2068
#define L3_ENTRY_4_HIT_ONLYm 2069
#define L3_ENTRY_HIT_ONLYm 2070
#define L3_ENTRY_HIT_ONLY_Xm 2071
#define L3_ENTRY_HIT_ONLY_Ym 2072
#define L3_ENTRY_IPV4_MULTICASTm 2073
#define L3_ENTRY_IPV4_MULTICAST_SCRATCHm 2074
#define L3_ENTRY_IPV4_MULTICAST_Xm 2075
#define L3_ENTRY_IPV4_MULTICAST_Ym 2076
#define L3_ENTRY_IPV4_UNICASTm 2077
#define L3_ENTRY_IPV4_UNICAST_SCRATCHm 2078
#define L3_ENTRY_IPV4_UNICAST_Xm 2079
#define L3_ENTRY_IPV4_UNICAST_Ym 2080
#define L3_ENTRY_IPV6_MULTICASTm 2081
#define L3_ENTRY_IPV6_MULTICAST_SCRATCHm 2082
#define L3_ENTRY_IPV6_MULTICAST_Xm 2083
#define L3_ENTRY_IPV6_MULTICAST_Ym 2084
#define L3_ENTRY_IPV6_UNICASTm 2085
#define L3_ENTRY_IPV6_UNICAST_SCRATCHm 2086
#define L3_ENTRY_IPV6_UNICAST_Xm 2087
#define L3_ENTRY_IPV6_UNICAST_Ym 2088
#define L3_ENTRY_LPm 2089
#define L3_ENTRY_ONLYm 2090
#define L3_ENTRY_VALID_ONLYm 2091
#define L3_IIFm 2092
#define L3_IIF_PROFILEm 2093
#define L3_IPMCm 2094
#define L3_IPMC_1m 2095
#define L3_IPMC_2m 2096
#define L3_IPMC_REMAPm 2097
#define L3_LAm 2098
#define L3_MBm 2099
#define L3_MTU_VALUESm 2100
#define L3_N0m 2101
#define L3_N1m 2102
#define L3_N2m 2103
#define L3_NGm 2104
#define L3_NMm 2105
#define L3_NPm 2106
#define L3_TUNNELm 2107
#define L3_TUNNEL_DATA_ONLYm 2108
#define L3_TUNNEL_ONLYm 2109
#define L4_BKm 2110
#define L4_BPm 2111
#define L4_FLm 2112
#define L4_FSm 2113
#define L4_LAm 2114
#define L4_MBm 2115
#define L4_N0m 2116
#define L4_N1m 2117
#define L4_N2m 2118
#define L4_NGm 2119
#define L4_NMm 2120
#define L4_NPm 2121
#define L5_BKm 2122
#define L5_BPm 2123
#define L5_FLm 2124
#define L5_FSm 2125
#define L5_MBm 2126
#define L5_N0m 2127
#define L5_N1m 2128
#define L5_N2m 2129
#define L5_NGm 2130
#define L5_NMm 2131
#define L5_NPm 2132
#define L6_BKm 2133
#define L6_BPm 2134
#define L6_FLm 2135
#define L6_FSm 2136
#define L6_MBm 2137
#define L6_N0m 2138
#define L6_N1m 2139
#define L6_N2m 2140
#define L6_NGm 2141
#define L6_NMm 2142
#define L6_NPm 2143
#define L7_BKm 2144
#define L7_BPm 2145
#define L7_N0m 2146
#define L7_N1m 2147
#define L7_N2m 2148
#define L7_NGm 2149
#define L7_NMm 2150
#define L7_NPm 2151
#define LAGMAPPINGm 2152
#define LAGNEXTMEMBERm 2153
#define LAGTOLAGRANGEm 2154
#define LAST_SENTm 2155
#define LBPFCPROFILEm 2156
#define LBVECTORPROGRAMMAPm 2157
#define LEAFNODE_TO_QUEUEm 2158
#define LFEM0FIELDSELECTMAPm 2159
#define LFEM1FIELDSELECTMAPm 2160
#define LFEM2FIELDSELECTMAPm 2161
#define LF_QDm 2162
#define LF_QPm 2163
#define LINK_STATUSm 2164
#define LLA_TRANSm 2165
#define LLMIRRORPROFILEm 2166
#define LLRLLVPm 2167
#define LLS_L0_CHILD_STATE1m 2168
#define LLS_L0_CHILD_STATE1_Am 2169
#define LLS_L0_CHILD_WEIGHT_CFGm 2170
#define LLS_L0_CHILD_WEIGHT_CFG_CNTm 2171
#define LLS_L0_CHILD_WEIGHT_WORKINGm 2172
#define LLS_L0_CONFIGm 2173
#define LLS_L0_CONFIG_Am 2174
#define LLS_L0_EF_NEXTm 2175
#define LLS_L0_ERRORm 2176
#define LLS_L0_ERROR_MINm 2177
#define LLS_L0_HEADS_TAILSm 2178
#define LLS_L0_MIN_BUCKET_Cm 2179
#define LLS_L0_MIN_CONFIG_Cm 2180
#define LLS_L0_MIN_NEXTm 2181
#define LLS_L0_PARENTm 2182
#define LLS_L0_PARENT_STATEm 2183
#define LLS_L0_PARENT_STATE_Am 2184
#define LLS_L0_SHAPER_BUCKET_Cm 2185
#define LLS_L0_SHAPER_CONFIG_Cm 2186
#define LLS_L0_WERR_MAX_SCm 2187
#define LLS_L0_WERR_NEXTm 2188
#define LLS_L0_XOFFm 2189
#define LLS_L1_CHILD_STATE1m 2190
#define LLS_L1_CHILD_STATE1_Am 2191
#define LLS_L1_CHILD_WEIGHT_CFGm 2192
#define LLS_L1_CHILD_WEIGHT_CFG_CNTm 2193
#define LLS_L1_CHILD_WEIGHT_WORKINGm 2194
#define LLS_L1_CONFIGm 2195
#define LLS_L1_CONFIG_Am 2196
#define LLS_L1_EF_NEXTm 2197
#define LLS_L1_ERRORm 2198
#define LLS_L1_ERROR_MINm 2199
#define LLS_L1_HEADS_TAILSm 2200
#define LLS_L1_MIN_BUCKET_Cm 2201
#define LLS_L1_MIN_CONFIG_Cm 2202
#define LLS_L1_MIN_NEXTm 2203
#define LLS_L1_PARENTm 2204
#define LLS_L1_PARENT_STATEm 2205
#define LLS_L1_PARENT_STATE_Am 2206
#define LLS_L1_SHAPER_BUCKET_Cm 2207
#define LLS_L1_SHAPER_CONFIG_Cm 2208
#define LLS_L1_WERR_MAX_SCm 2209
#define LLS_L1_WERR_NEXTm 2210
#define LLS_L1_XOFFm 2211
#define LLS_L2_ACT_MINm 2212
#define LLS_L2_ACT_SHAPERm 2213
#define LLS_L2_ACT_XONm 2214
#define LLS_L2_CHILD_STATE1m 2215
#define LLS_L2_CHILD_STATE1_Am 2216
#define LLS_L2_CHILD_WEIGHT_CFGm 2217
#define LLS_L2_CHILD_WEIGHT_CFG_CNTm 2218
#define LLS_L2_CHILD_WEIGHT_WORKINGm 2219
#define LLS_L2_EMPTY_STATEm 2220
#define LLS_L2_ERRORm 2221
#define LLS_L2_ERROR_MINm 2222
#define LLS_L2_MIN_BUCKET_LOWER_Cm 2223
#define LLS_L2_MIN_BUCKET_UPPER_Cm 2224
#define LLS_L2_MIN_CONFIG_LOWER_Cm 2225
#define LLS_L2_MIN_CONFIG_UPPER_Cm 2226
#define LLS_L2_MIN_NEXTm 2227
#define LLS_L2_PARENTm 2228
#define LLS_L2_SHAPER_BUCKET_LOWERm 2229
#define LLS_L2_SHAPER_BUCKET_UPPERm 2230
#define LLS_L2_SHAPER_CONFIG_LOWERm 2231
#define LLS_L2_SHAPER_CONFIG_UPPERm 2232
#define LLS_L2_WERR_NEXTm 2233
#define LLS_L2_XOFFm 2234
#define LLS_PORT_CONFIGm 2235
#define LLS_PORT_CONFIG_Am 2236
#define LLS_PORT_ERRORm 2237
#define LLS_PORT_HEADSm 2238
#define LLS_PORT_PARENT_STATEm 2239
#define LLS_PORT_PARENT_STATE_Am 2240
#define LLS_PORT_SHAPER_BUCKET_Cm 2241
#define LLS_PORT_SHAPER_CONFIG_Cm 2242
#define LLS_PORT_TAILSm 2243
#define LLS_PORT_TDMm 2244
#define LLS_PORT_WERR_MAX_SCm 2245
#define LLS_PORT_XOFFm 2246
#define LLS_S0_ERRORm 2247
#define LLS_S0_SHAPER_BUCKET_Cm 2248
#define LLS_S0_SHAPER_CONFIG_Cm 2249
#define LLS_S1_CONFIGm 2250
#define LLS_S1_ERRORm 2251
#define LLS_S1_HEADSm 2252
#define LLS_S1_PARENT_STATEm 2253
#define LLS_S1_SHAPER_BUCKET_Cm 2254
#define LLS_S1_SHAPER_CONFIG_Cm 2255
#define LLS_S1_TAILSm 2256
#define LLVPPROGSELm 2257
#define LLVPTABLEm 2258
#define LMEPm 2259
#define LMEP_1m 2260
#define LMEP_DAm 2261
#define LM_COUNTER_CONTROLm 2262
#define LOCAL_SW_DISABLE_DEFAULT_PBMm 2263
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm 2264
#define LPM1m 2265
#define LPM2m 2266
#define LPM3m 2267
#define LPM4m 2268
#define LPM5m 2269
#define LPM6m 2270
#define LPORT_TABm 2271
#define LRA_INST_B0_MEM0m 2272
#define LRA_INST_B0_MEM1m 2273
#define LRA_INST_B0_MEM2m 2274
#define LRA_INST_B0_MEM3m 2275
#define LRA_INST_B0_MEM4m 2276
#define LRA_INST_B0_MEM5m 2277
#define LRA_INST_B1_MEM0m 2278
#define LRA_INST_B1_MEM1m 2279
#define LRA_INST_B1_MEM2m 2280
#define LRA_INST_B1_MEM3m 2281
#define LRA_INST_B1_MEM4m 2282
#define LRA_INST_B1_MEM5m 2283
#define LRA_INST_DEBUGm 2284
#define LRA_INST_TASK_MAPm 2285
#define LRB_BUBBLE_INTERVAL_TABLEm 2286
#define LRB_DM_SEGMENT_TABLEm 2287
#define LRB_PROGRAM_TRANSLATIONm 2288
#define LSMm 2289
#define LSMEXTm 2290
#define MACTAGINGCONFIGURATIONTABLEm 2291
#define MACTFIDCOUNTERDBm 2292
#define MACTFIDCOUNTERPROFILEDBm 2293
#define MACTPLDTFORMAT1m 2294
#define MACTPLDTFORMAT2m 2295
#define MACTPLDTFORMAT1ASDETHERNETm 2296
#define MACTPLDTFORMAT1ASDILMm 2297
#define MACTPLDTFORMAT1ASDPBPm 2298
#define MACTPLDTFORMAT1ASDSP2Pm 2299
#define MACTPLDTFORMAT1ASDTP2Pm 2300
#define MACTPLDTFORMAT2AUTHm 2301
#define MACTPLDTFORMAT2TRILLm 2302
#define MAC_BLOCKm 2303
#define MAC_LIMIT_PORT_MAP_TABLEm 2304
#define MAC_LIMIT_TRUNK_MAP_TABLEm 2305
#define MAID_REDUCTIONm 2306
#define MAXQSZm 2307
#define MA_INDEXm 2308
#define MA_STATEm 2309
#define MC1FIFOm 2310
#define MC2FIFOm 2311
#define MCDBm 2312
#define MCRMEMORYm 2313
#define MDMm 2314
#define MEM_EGR_MODMAPm 2315
#define MEM_INGBUFm 2316
#define MEM_ING_MODMAPm 2317
#define MEM_ING_SRCMODBLKm 2318
#define MEM_IPMCm 2319
#define MEM_LLAm 2320
#define MEM_MCm 2321
#define MEM_PPm 2322
#define MEM_TRUNK_PORT_POOLm 2323
#define MEM_UCm 2324
#define MEM_VIDm 2325
#define MEM_XQm 2326
#define MEM_XQ_PTRSm 2327
#define MIRROR_CONTROLm 2328
#define MMU_ADM_QUEUE_DBm 2329
#define MMU_ADM_SRC_CTXT_DBm 2330
#define MMU_AGING_CTRm 2331
#define MMU_AGING_CTR_EXTm 2332
#define MMU_AGING_CTR_INTm 2333
#define MMU_AGING_EXPm 2334
#define MMU_AGING_EXP_EXTm 2335
#define MMU_AGING_EXP_INTm 2336
#define MMU_AGING_LMT_EXTm 2337
#define MMU_AGING_LMT_INTm 2338
#define MMU_AGING_MASK_TBL_PIPE0m 2339
#define MMU_AGING_MASK_TBL_PIPE1m 2340
#define MMU_ARB_TDM_TABLEm 2341
#define MMU_CBPCELLHEADERm 2342
#define MMU_CBPDATA0m 2343
#define MMU_CBPDATA1m 2344
#define MMU_CBPDATA2m 2345
#define MMU_CBPDATA3m 2346
#define MMU_CBPDATA4m 2347
#define MMU_CBPDATA5m 2348
#define MMU_CBPDATA6m 2349
#define MMU_CBPDATA7m 2350
#define MMU_CBPDATA8m 2351
#define MMU_CBPDATA9m 2352
#define MMU_CBPDATA10m 2353
#define MMU_CBPDATA11m 2354
#define MMU_CBPDATA12m 2355
#define MMU_CBPDATA13m 2356
#define MMU_CBPDATA14m 2357
#define MMU_CBPDATA15m 2358
#define MMU_CBPDATA16m 2359
#define MMU_CBPDATA17m 2360
#define MMU_CBPDATA18m 2361
#define MMU_CBPDATA19m 2362
#define MMU_CBPDATA20m 2363
#define MMU_CBPDATA21m 2364
#define MMU_CBPDATA22m 2365
#define MMU_CBPDATA23m 2366
#define MMU_CBPDATA24m 2367
#define MMU_CBPDATA25m 2368
#define MMU_CBPDATA26m 2369
#define MMU_CBPDATA27m 2370
#define MMU_CBPDATA28m 2371
#define MMU_CBPDATA29m 2372
#define MMU_CBPDATA30m 2373
#define MMU_CBPDATA31m 2374
#define MMU_CBPDATA32m 2375
#define MMU_CBPDATA33m 2376
#define MMU_CBPDATA34m 2377
#define MMU_CBPDATA35m 2378
#define MMU_CBPDATA36m 2379
#define MMU_CBPDATA37m 2380
#define MMU_CBPDATA38m 2381
#define MMU_CBPDATA39m 2382
#define MMU_CBPDATA40m 2383
#define MMU_CBPDATA41m 2384
#define MMU_CBPDATA42m 2385
#define MMU_CBPDATA43m 2386
#define MMU_CBPDATA44m 2387
#define MMU_CBPDATA45m 2388
#define MMU_CBPDATA46m 2389
#define MMU_CBPDATA47m 2390
#define MMU_CBPDATA48m 2391
#define MMU_CBPDATA49m 2392
#define MMU_CBPDATA50m 2393
#define MMU_CBPDATA51m 2394
#define MMU_CBPDATA52m 2395
#define MMU_CBPDATA53m 2396
#define MMU_CBPDATA54m 2397
#define MMU_CBPDATA55m 2398
#define MMU_CBPDATA56m 2399
#define MMU_CBPDATA57m 2400
#define MMU_CBPDATA58m 2401
#define MMU_CBPDATA59m 2402
#define MMU_CBPDATA60m 2403
#define MMU_CBPDATA61m 2404
#define MMU_CBPDATA62m 2405
#define MMU_CBPDATA63m 2406
#define MMU_CBPDATA64m 2407
#define MMU_CBPDATA65m 2408
#define MMU_CBPDATA66m 2409
#define MMU_CBPDATA67m 2410
#define MMU_CBPDATA68m 2411
#define MMU_CBPDATA69m 2412
#define MMU_CBPDATA70m 2413
#define MMU_CBPDATA71m 2414
#define MMU_CBPDATA72m 2415
#define MMU_CBPDATA73m 2416
#define MMU_CBPDATA74m 2417
#define MMU_CBPDATA75m 2418
#define MMU_CBPDATA76m 2419
#define MMU_CBPDATA77m 2420
#define MMU_CBPDATA78m 2421
#define MMU_CBPDATA79m 2422
#define MMU_CBPDATA80m 2423
#define MMU_CBPDATA81m 2424
#define MMU_CBPDATA82m 2425
#define MMU_CBPDATA83m 2426
#define MMU_CBPDATA84m 2427
#define MMU_CBPDATA85m 2428
#define MMU_CBPDATA86m 2429
#define MMU_CBPDATA87m 2430
#define MMU_CBPDATA88m 2431
#define MMU_CBPDATA89m 2432
#define MMU_CBPDATA90m 2433
#define MMU_CBPDATA91m 2434
#define MMU_CBPDATA92m 2435
#define MMU_CBPDATA93m 2436
#define MMU_CBPDATA94m 2437
#define MMU_CBPDATA95m 2438
#define MMU_CBPDATA96m 2439
#define MMU_CBPDATA97m 2440
#define MMU_CBPDATA98m 2441
#define MMU_CBPDATA99m 2442
#define MMU_CBPDATA100m 2443
#define MMU_CBPDATA101m 2444
#define MMU_CBPDATA102m 2445
#define MMU_CBPDATA103m 2446
#define MMU_CBPI_0m 2447
#define MMU_CBPI_1m 2448
#define MMU_CBPI_2m 2449
#define MMU_CBPI_3m 2450
#define MMU_CBPI_4m 2451
#define MMU_CBPI_5m 2452
#define MMU_CBPI_6m 2453
#define MMU_CBPI_7m 2454
#define MMU_CBPI_8m 2455
#define MMU_CBPI_9m 2456
#define MMU_CBPI_10m 2457
#define MMU_CBPI_11m 2458
#define MMU_CBPPKTHEADER0m 2459
#define MMU_CBPPKTHEADER1m 2460
#define MMU_CBPPKTHEADER2m 2461
#define MMU_CBPPKTHEADER0_MEM0m 2462
#define MMU_CBPPKTHEADER0_MEM1m 2463
#define MMU_CBPPKTHEADER0_MEM2m 2464
#define MMU_CBPPKTHEADER0_MEM3m 2465
#define MMU_CBPPKTHEADER1_MEM0m 2466
#define MMU_CBPPKTHEADER1_MEM1m 2467
#define MMU_CBPPKTHEADER1_MEM2m 2468
#define MMU_CBPPKTHEADERCPUm 2469
#define MMU_CBPPKTHEADER_EXTm 2470
#define MMU_CBPPKTLENGTHm 2471
#define MMU_CCPm 2472
#define MMU_CCP0_RESEQ_MEMm 2473
#define MMU_CCP1_RESEQ_MEMm 2474
#define MMU_CCPE_MEMm 2475
#define MMU_CCPI_MEMm 2476
#define MMU_CCP_MEMm 2477
#define MMU_CCP_RELEASE_FIFOm 2478
#define MMU_CELLCHKm 2479
#define MMU_CELLCHK0m 2480
#define MMU_CELLCHK1m 2481
#define MMU_CELLCHK2m 2482
#define MMU_CELLCHK3m 2483
#define MMU_CELLLINKm 2484
#define MMU_CELLLINKEm 2485
#define MMU_CELLLINKIm 2486
#define MMU_CELL_LINKm 2487
#define MMU_CFAPm 2488
#define MMU_CFAPE_BITMAPm 2489
#define MMU_CFAPE_STACKm 2490
#define MMU_CFAPI_BITMAPm 2491
#define MMU_CFAPI_STACKm 2492
#define MMU_CFAP_BANK0m 2493
#define MMU_CFAP_BANK1m 2494
#define MMU_CFAP_BANK2m 2495
#define MMU_CFAP_BANK3m 2496
#define MMU_CFAP_BANK4m 2497
#define MMU_CFAP_BANK5m 2498
#define MMU_CFAP_BANK6m 2499
#define MMU_CFAP_BANK7m 2500
#define MMU_CFAP_BANK8m 2501
#define MMU_CFAP_BANK9m 2502
#define MMU_CFAP_BANK10m 2503
#define MMU_CFAP_BANK11m 2504
#define MMU_CFAP_BANK12m 2505
#define MMU_CFAP_BANK13m 2506
#define MMU_CFAP_BANK14m 2507
#define MMU_CFAP_BANK15m 2508
#define MMU_CFAP_MEMm 2509
#define MMU_CHFC_SYSPORT_MAPPINGm 2510
#define MMU_CPQLINKm 2511
#define MMU_CTR_COLOR_DROP_MEMm 2512
#define MMU_CTR_ING_DROP_MEMm 2513
#define MMU_CTR_MC_DROP_MEMm 2514
#define MMU_CTR_MC_DROP_MEM0m 2515
#define MMU_CTR_MC_DROP_MEM1m 2516
#define MMU_CTR_MTRI_DROP_MEMm 2517
#define MMU_CTR_UC_DROP_MEMm 2518
#define MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm 2519
#define MMU_DEQ_RDE_DESCP_MEMm 2520
#define MMU_DRAM_ADDRESS_SPACEm 2521
#define MMU_ENQ_CBP_32B_WR_STORE_0m 2522
#define MMU_ENQ_CBP_32B_WR_STORE_1m 2523
#define MMU_ENQ_CBP_32B_WR_STORE_2m 2524
#define MMU_ENQ_CFAPI_INTERNAL_RECYCLEm 2525
#define MMU_ENQ_FAP_BITMAPm 2526
#define MMU_ENQ_FAP_STACKm 2527
#define MMU_ENQ_PACKING_CTXT_FIFOS_FP_LLm 2528
#define MMU_ENQ_PBI_DBm 2529
#define MMU_ENQ_RQE_WR_COMPLETE_0m 2530
#define MMU_ENQ_RQE_WR_COMPLETE_1m 2531
#define MMU_ENQ_RQE_WR_COMPLETE_2m 2532
#define MMU_ENQ_RQE_WR_COMPLETE_3m 2533
#define MMU_ENQ_RQE_WR_COMPLETE_4m 2534
#define MMU_ENQ_RQE_WR_COMPLETE_5m 2535
#define MMU_ENQ_SRC_PORT_STATE_0m 2536
#define MMU_ENQ_SRC_PORT_STATE_1m 2537
#define MMU_ENQ_SRC_PORT_STATE_2m 2538
#define MMU_ENQ_SRC_PPP_TO_S1_LOOKUPm 2539
#define MMU_EPRG_MEMm 2540
#define MMU_EXT_MC_GROUP_MAPm 2541
#define MMU_EXT_MC_QUEUE_LIST0m 2542
#define MMU_EXT_MC_QUEUE_LIST1m 2543
#define MMU_EXT_MC_QUEUE_LIST4m 2544
#define MMU_FDFm 2545
#define MMU_IDFm 2546
#define MMU_INTFI_BASE_INDEX_TBLm 2547
#define MMU_INTFI_BASE_TBLm 2548
#define MMU_INTFI_DEBUG_MEMm 2549
#define MMU_INTFI_FC_MAP_TBL0m 2550
#define MMU_INTFI_FC_MAP_TBL1m 2551
#define MMU_INTFI_FC_MAP_TBL2m 2552
#define MMU_INTFI_FC_STATE_TBLm 2553
#define MMU_INTFI_FC_ST_TBL0m 2554
#define MMU_INTFI_FC_ST_TBL1m 2555
#define MMU_INTFI_FC_ST_TBL2m 2556
#define MMU_INTFI_MAP_TBLm 2557
#define MMU_INTFI_MERGE_ST_TBLm 2558
#define MMU_INTFI_OFFSET_MAP_TBLm 2559
#define MMU_INTFI_PFC_ST_TBLm 2560
#define MMU_INTFI_ST_TRANS_TBLm 2561
#define MMU_INTFI_XLATE_TBLm 2562
#define MMU_INTFI_XPIPE_FC_MAP_TBL0m 2563
#define MMU_INTFI_XPIPE_FC_MAP_TBL1m 2564
#define MMU_INTFI_XPIPE_FC_MAP_TBL2m 2565
#define MMU_INTFI_YPIPE_FC_MAP_TBL0m 2566
#define MMU_INTFI_YPIPE_FC_MAP_TBL1m 2567
#define MMU_INTFI_YPIPE_FC_MAP_TBL2m 2568
#define MMU_INTFO_QCN_CNM_RVD_TBLm 2569
#define MMU_INTFO_QCN_CNM_TIMER_TBLm 2570
#define MMU_INTFO_QCN_TBID_TBLm 2571
#define MMU_INTFO_QCN_TOV_TBLm 2572
#define MMU_INTFO_TC2PRI_MAPPINGm 2573
#define MMU_IPCTR_CTXT_COUNTER_0m 2574
#define MMU_IPCTR_PG_COUNTER_0m 2575
#define MMU_IPCTR_PG_COUNTER_1m 2576
#define MMU_IPMC_GROUP_TBL0m 2577
#define MMU_IPMC_GROUP_TBL1m 2578
#define MMU_IPMC_GROUP_TBL2m 2579
#define MMU_IPMC_GROUP_TBL3m 2580
#define MMU_IPMC_GROUP_TBL4m 2581
#define MMU_IPMC_GROUP_TBL5m 2582
#define MMU_IPMC_GROUP_TBL6m 2583
#define MMU_IPMC_GROUP_TBL7m 2584
#define MMU_IPMC_GROUP_TBL8m 2585
#define MMU_IPMC_GROUP_TBL9m 2586
#define MMU_IPMC_GROUP_TBL10m 2587
#define MMU_IPMC_GROUP_TBL11m 2588
#define MMU_IPMC_GROUP_TBL12m 2589
#define MMU_IPMC_GROUP_TBL13m 2590
#define MMU_IPMC_GROUP_TBL14m 2591
#define MMU_IPMC_GROUP_TBL15m 2592
#define MMU_IPMC_GROUP_TBL16m 2593
#define MMU_IPMC_GROUP_TBL17m 2594
#define MMU_IPMC_GROUP_TBL18m 2595
#define MMU_IPMC_GROUP_TBL19m 2596
#define MMU_IPMC_GROUP_TBL20m 2597
#define MMU_IPMC_GROUP_TBL21m 2598
#define MMU_IPMC_GROUP_TBL22m 2599
#define MMU_IPMC_GROUP_TBL23m 2600
#define MMU_IPMC_GROUP_TBL24m 2601
#define MMU_IPMC_GROUP_TBL25m 2602
#define MMU_IPMC_GROUP_TBL26m 2603
#define MMU_IPMC_GROUP_TBL27m 2604
#define MMU_IPMC_GROUP_TBL28m 2605
#define MMU_IPMC_GROUP_TBL29m 2606
#define MMU_IPMC_GROUP_TBL30m 2607
#define MMU_IPMC_GROUP_TBL31m 2608
#define MMU_IPMC_GROUP_TBL32m 2609
#define MMU_IPMC_GROUP_TBL33m 2610
#define MMU_IPMC_GROUP_TBL34m 2611
#define MMU_IPMC_GROUP_TBL35m 2612
#define MMU_IPMC_GROUP_TBL36m 2613
#define MMU_IPMC_GROUP_TBL37m 2614
#define MMU_IPMC_GROUP_TBL38m 2615
#define MMU_IPMC_GROUP_TBL39m 2616
#define MMU_IPMC_GROUP_TBL40m 2617
#define MMU_IPMC_GROUP_TBL41m 2618
#define MMU_IPMC_GROUP_TBL42m 2619
#define MMU_IPMC_GROUP_TBL43m 2620
#define MMU_IPMC_GROUP_TBL44m 2621
#define MMU_IPMC_GROUP_TBL45m 2622
#define MMU_IPMC_GROUP_TBL46m 2623
#define MMU_IPMC_GROUP_TBL47m 2624
#define MMU_IPMC_GROUP_TBL48m 2625
#define MMU_IPMC_GROUP_TBL49m 2626
#define MMU_IPMC_GROUP_TBL50m 2627
#define MMU_IPMC_GROUP_TBL51m 2628
#define MMU_IPMC_GROUP_TBL52m 2629
#define MMU_IPMC_GROUP_TBL53m 2630
#define MMU_IPMC_GROUP_TBL54m 2631
#define MMU_IPMC_GROUP_TBL55m 2632
#define MMU_IPMC_GROUP_TBL56m 2633
#define MMU_IPMC_GROUP_TBL57m 2634
#define MMU_IPMC_GROUP_TBL58m 2635
#define MMU_IPMC_GROUP_TBL59m 2636
#define MMU_IPMC_GROUP_TBL60m 2637
#define MMU_IPMC_GROUP_TBL61m 2638
#define MMU_IPMC_GROUP_TBL62m 2639
#define MMU_IPMC_GROUP_TBL63m 2640
#define MMU_IPMC_GROUP_TBL64m 2641
#define MMU_IPMC_GROUP_TBL65m 2642
#define MMU_IPMC_VLAN_TBLm 2643
#define MMU_IPMC_VLAN_TBL_MEM0m 2644
#define MMU_IPMC_VLAN_TBL_MEM1m 2645
#define MMU_ITE_CTRL_0m 2646
#define MMU_ITE_CTRL_1m 2647
#define MMU_ITE_PACKET_PTR_STOREm 2648
#define MMU_ITE_QMGR_FLLm 2649
#define MMU_ITE_QMGR_QLLm 2650
#define MMU_ITE_WORK_QUEUE_0m 2651
#define MMU_ITE_WORK_QUEUE_1m 2652
#define MMU_ITE_WORK_QUEUE_2m 2653
#define MMU_MAX_BUCKET_GPORTm 2654
#define MMU_MCFPm 2655
#define MMU_MCQDB0m 2656
#define MMU_MCQDB1m 2657
#define MMU_MCQEm 2658
#define MMU_MCQNm 2659
#define MMU_MC_FIFO0m 2660
#define MMU_MC_FIFO1m 2661
#define MMU_MC_FIFO2m 2662
#define MMU_MC_FIFO3m 2663
#define MMU_MC_FIFO4m 2664
#define MMU_MC_FIFO5m 2665
#define MMU_MC_FIFO6m 2666
#define MMU_MC_FIFO7m 2667
#define MMU_MC_FIFO8m 2668
#define MMU_MC_FIFO9m 2669
#define MMU_MC_FIFO10m 2670
#define MMU_MC_FIFO11m 2671
#define MMU_MC_FIFO12m 2672
#define MMU_MC_FIFO13m 2673
#define MMU_MC_FIFO14m 2674
#define MMU_MC_FIFO15m 2675
#define MMU_MC_FIFO16m 2676
#define MMU_MC_FIFO17m 2677
#define MMU_MC_FIFO18m 2678
#define MMU_MC_FIFO19m 2679
#define MMU_MC_FIFO20m 2680
#define MMU_MC_FIFO21m 2681
#define MMU_MC_FIFO22m 2682
#define MMU_MC_FIFO23m 2683
#define MMU_MC_FIFO24m 2684
#define MMU_MC_FIFO25m 2685
#define MMU_MC_FIFO26m 2686
#define MMU_MC_FIFO27m 2687
#define MMU_MC_FIFO28m 2688
#define MMU_MC_FIFO29m 2689
#define MMU_MC_FIFO30m 2690
#define MMU_MC_FIFO31m 2691
#define MMU_MC_FIFO32m 2692
#define MMU_MC_FIFO33m 2693
#define MMU_MC_FIFO34m 2694
#define MMU_MC_FIFO35m 2695
#define MMU_MC_FIFO36m 2696
#define MMU_MC_FIFO37m 2697
#define MMU_MC_FIFO38m 2698
#define MMU_MC_FIFO39m 2699
#define MMU_MC_FIFO40m 2700
#define MMU_MC_FIFO41m 2701
#define MMU_MC_FIFO42m 2702
#define MMU_MC_FIFO43m 2703
#define MMU_MC_FIFO44m 2704
#define MMU_MC_FIFO45m 2705
#define MMU_MC_FIFO46m 2706
#define MMU_MC_FIFO47m 2707
#define MMU_MC_FIFO48m 2708
#define MMU_MC_FIFO49m 2709
#define MMU_MC_FIFO50m 2710
#define MMU_MC_FIFO51m 2711
#define MMU_MC_FIFO52m 2712
#define MMU_MC_FIFO53m 2713
#define MMU_MC_FIFO54m 2714
#define MMU_MC_FIFO55m 2715
#define MMU_MC_FIFO56m 2716
#define MMU_MC_FIFO57m 2717
#define MMU_MC_FIFO58m 2718
#define MMU_MC_FIFO59m 2719
#define MMU_MC_FIFO60m 2720
#define MMU_MC_FIFO61m 2721
#define MMU_MC_FIFO62m 2722
#define MMU_MC_FIFO63m 2723
#define MMU_MC_FIFO64m 2724
#define MMU_MC_FIFO65m 2725
#define MMU_MC_FIFO48_1m 2726
#define MMU_MC_FIFO49_1m 2727
#define MMU_MC_FIFO50_1m 2728
#define MMU_MC_FIFO51_1m 2729
#define MMU_MC_FIFO52_1m 2730
#define MMU_MC_FIFO53_1m 2731
#define MMU_MC_FIFO54_1m 2732
#define MMU_MC_FIFO55_1m 2733
#define MMU_MC_FIFO57_1m 2734
#define MMU_MC_FIFO57_2m 2735
#define MMU_MC_FIFO57_3m 2736
#define MMU_MC_FIFO59_1m 2737
#define MMU_MC_FIFO59_2m 2738
#define MMU_MIN_BUCKET_GPORTm 2739
#define MMU_MTRI_BKPMETERINGBUCKET_MEM_0m 2740
#define MMU_MTRI_BKPMETERINGBUCKET_MEM_1m 2741
#define MMU_MTRI_BKPMETERINGCONFIG_MEM_0m 2742
#define MMU_MTRI_BKPMETERINGCONFIG_MEM_1m 2743
#define MMU_MTRO_BUCKET_L0_MEMm 2744
#define MMU_MTRO_BUCKET_L0_MEM_0m 2745
#define MMU_MTRO_BUCKET_L0_MEM_1m 2746
#define MMU_MTRO_BUCKET_L1_MEMm 2747
#define MMU_MTRO_BUCKET_L1_MEM_0m 2748
#define MMU_MTRO_BUCKET_L1_MEM_1m 2749
#define MMU_MTRO_BUCKET_L2_MEMm 2750
#define MMU_MTRO_BUCKET_L2_MEM_0m 2751
#define MMU_MTRO_BUCKET_L2_MEM_1m 2752
#define MMU_MTRO_EGRMETERINGBUCKET_MEM_0m 2753
#define MMU_MTRO_EGRMETERINGBUCKET_MEM_1m 2754
#define MMU_MTRO_EGRMETERINGCONFIG_MEM_0m 2755
#define MMU_MTRO_EGRMETERINGCONFIG_MEM_1m 2756
#define MMU_MTRO_L0_MEMm 2757
#define MMU_MTRO_L0_MEM_0m 2758
#define MMU_MTRO_L0_MEM_1m 2759
#define MMU_MTRO_L1_MEMm 2760
#define MMU_MTRO_L1_MEM_0m 2761
#define MMU_MTRO_L1_MEM_1m 2762
#define MMU_MTRO_L2_MEMm 2763
#define MMU_MTRO_L2_MEM_0m 2764
#define MMU_MTRO_L2_MEM_1m 2765
#define MMU_OVQ_BANK0_MEM0m 2766
#define MMU_OVQ_BANK0_MEM1m 2767
#define MMU_OVQ_BANK0_MEM2m 2768
#define MMU_OVQ_BANK0_MEM3m 2769
#define MMU_OVQ_BANK1_MEM0m 2770
#define MMU_OVQ_BANK1_MEM1m 2771
#define MMU_OVQ_BANK1_MEM2m 2772
#define MMU_OVQ_BANK1_MEM3m 2773
#define MMU_OVQ_BANK2_MEM0m 2774
#define MMU_OVQ_BANK2_MEM1m 2775
#define MMU_OVQ_BANK2_MEM2m 2776
#define MMU_OVQ_BANK2_MEM3m 2777
#define MMU_OVQ_BANK3_MEM0m 2778
#define MMU_OVQ_BANK3_MEM1m 2779
#define MMU_OVQ_BANK3_MEM2m 2780
#define MMU_OVQ_BANK3_MEM3m 2781
#define MMU_OVQ_DISTRIBUTOR_MEM0m 2782
#define MMU_OVQ_DISTRIBUTOR_MEM1m 2783
#define MMU_OVQ_DISTRIBUTOR_MEM2m 2784
#define MMU_OVQ_DISTRIBUTOR_MEM3m 2785
#define MMU_PDB0m 2786
#define MMU_PDB1m 2787
#define MMU_PFAP_MEMm 2788
#define MMU_PKTHDRm 2789
#define MMU_PKTLINKm 2790
#define MMU_PKTLINK0m 2791
#define MMU_PKTLINK1m 2792
#define MMU_PKTLINK2m 2793
#define MMU_PKTLINK3m 2794
#define MMU_PKTLINK4m 2795
#define MMU_PKTLINK5m 2796
#define MMU_PKTLINK6m 2797
#define MMU_PKTLINK7m 2798
#define MMU_PKTLINK8m 2799
#define MMU_PKTLINK9m 2800
#define MMU_PKTLINK10m 2801
#define MMU_PKTLINK11m 2802
#define MMU_PKTLINK12m 2803
#define MMU_PKTLINK13m 2804
#define MMU_PKTLINK14m 2805
#define MMU_PKTLINK15m 2806
#define MMU_PKTLINK16m 2807
#define MMU_PKTLINK17m 2808
#define MMU_PKTLINK18m 2809
#define MMU_PKTLINK19m 2810
#define MMU_PKTLINK20m 2811
#define MMU_PKTLINK21m 2812
#define MMU_PKTLINK22m 2813
#define MMU_PKTLINK23m 2814
#define MMU_PKTLINK24m 2815
#define MMU_PKTLINK25m 2816
#define MMU_PKTLINK26m 2817
#define MMU_PKTLINK27m 2818
#define MMU_PKTLINK28m 2819
#define MMU_PKTLINK29m 2820
#define MMU_PKTLINK30m 2821
#define MMU_PKTLINK31m 2822
#define MMU_PKTLINK32m 2823
#define MMU_PKTLINK33m 2824
#define MMU_PKTLINK34m 2825
#define MMU_PKTLINK35m 2826
#define MMU_PKTLINK36m 2827
#define MMU_PKTLINK37m 2828
#define MMU_PKTLINK38m 2829
#define MMU_PKTLINK39m 2830
#define MMU_PKTLINK40m 2831
#define MMU_PKTLINK41m 2832
#define MMU_PKTLINK42m 2833
#define MMU_PKTLINK43m 2834
#define MMU_PKTLINK44m 2835
#define MMU_PKTLINK45m 2836
#define MMU_PKTLINK46m 2837
#define MMU_PKTLINK47m 2838
#define MMU_PKTLINK48m 2839
#define MMU_PKTLINK49m 2840
#define MMU_PKTLINK50m 2841
#define MMU_PKTLINK51m 2842
#define MMU_PKTLINK52m 2843
#define MMU_PKTLINK53m 2844
#define MMU_PKTLINK54m 2845
#define MMU_PKT_LINKm 2846
#define MMU_PORTCNTm 2847
#define MMU_PQE0_MEMm 2848
#define MMU_PQE1_MEMm 2849
#define MMU_PQE_MEMm 2850
#define MMU_PQE_MEM0m 2851
#define MMU_PQE_MEM1m 2852
#define MMU_QCN_CNM_COUNTERm 2853
#define MMU_QCN_CNM_QUEUEm 2854
#define MMU_QCN_CNM_QUEUE0m 2855
#define MMU_QCN_CNM_QUEUE1m 2856
#define MMU_QCN_CPQCFGm 2857
#define MMU_QCN_CPQST_QLENm 2858
#define MMU_QCN_CPQST_TSSLSm 2859
#define MMU_QCN_ENABLEm 2860
#define MMU_QCN_ENABLE_0m 2861
#define MMU_QCN_ENABLE_1m 2862
#define MMU_QCN_QFBTBm 2863
#define MMU_QCN_QLEN_SHADOWm 2864
#define MMU_QCN_QLEN_SHADOW0m 2865
#define MMU_QCN_QLEN_SHADOW1m 2866
#define MMU_QCN_SITBm 2867
#define MMU_QSTRUCT_QBLOCK_BM_0m 2868
#define MMU_QSTRUCT_QBLOCK_BM_1m 2869
#define MMU_QSTRUCT_QBLOCK_BM_2m 2870
#define MMU_QSTRUCT_QBLOCK_BM_3m 2871
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_0m 2872
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_1m 2873
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_2m 2874
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_3m 2875
#define MMU_QSTRUCT_QBLOCK_NEXT_0m 2876
#define MMU_QSTRUCT_QBLOCK_NEXT_1m 2877
#define MMU_QSTRUCT_QBLOCK_NEXT_2m 2878
#define MMU_QSTRUCT_QBLOCK_NEXT_3m 2879
#define MMU_QSTRUCT_QBLOCK_NEXT_4m 2880
#define MMU_QSTRUCT_QBLOCK_NEXT_5m 2881
#define MMU_QSTRUCT_QBLOCK_NEXT_6m 2882
#define MMU_QSTRUCT_QBLOCK_NEXT_7m 2883
#define MMU_QSTRUCT_QENTRY_LOWER_0m 2884
#define MMU_QSTRUCT_QENTRY_LOWER_1m 2885
#define MMU_QSTRUCT_QENTRY_LOWER_2m 2886
#define MMU_QSTRUCT_QENTRY_LOWER_3m 2887
#define MMU_QSTRUCT_QENTRY_LOWER_4m 2888
#define MMU_QSTRUCT_QENTRY_LOWER_5m 2889
#define MMU_QSTRUCT_QENTRY_LOWER_6m 2890
#define MMU_QSTRUCT_QENTRY_LOWER_7m 2891
#define MMU_QSTRUCT_QENTRY_UPPER_0m 2892
#define MMU_QSTRUCT_QENTRY_UPPER_1m 2893
#define MMU_QSTRUCT_QENTRY_UPPER_2m 2894
#define MMU_QSTRUCT_QENTRY_UPPER_3m 2895
#define MMU_QSTRUCT_QENTRY_UPPER_4m 2896
#define MMU_QSTRUCT_QENTRY_UPPER_5m 2897
#define MMU_QSTRUCT_QENTRY_UPPER_6m 2898
#define MMU_QSTRUCT_QENTRY_UPPER_7m 2899
#define MMU_RAFA_RADDR_STATUSm 2900
#define MMU_RAFB_RADDR_STATUSm 2901
#define MMU_RAFC_RADDR_STATUSm 2902
#define MMU_RAFD_RADDR_STATUSm 2903
#define MMU_RAFE_RADDR_STATUSm 2904
#define MMU_RAFF_RADDR_STATUSm 2905
#define MMU_RAFG_RADDR_STATUSm 2906
#define MMU_RAFH_RADDR_STATUSm 2907
#define MMU_RAF_WADDRm 2908
#define MMU_RDEHEADER_MEM0m 2909
#define MMU_RDEHEADER_MEM1m 2910
#define MMU_RDE_ADM_DPC_STORE_MEMm 2911
#define MMU_RDE_CFIFO_MEM0m 2912
#define MMU_RDE_CFIFO_MEM1m 2913
#define MMU_RDE_COSPCP_MEMm 2914
#define MMU_RDE_DESCP_MEMm 2915
#define MMU_RDE_FREEDESCPLIST_MEMm 2916
#define MMU_RDE_FREELIST_MEMm 2917
#define MMU_RDE_FREEPKTLIST_MEMm 2918
#define MMU_RDE_ITE_REL_FIFO_MEMm 2919
#define MMU_RDE_PKTLINK_MEMm 2920
#define MMU_RDE_PQE_FIFO_MEMm 2921
#define MMU_RDE_PRCP_MEMm 2922
#define MMU_RDE_REAL_CELL_FIFO_MEMm 2923
#define MMU_RDE_TXQ_FLLm 2924
#define MMU_RDE_TXQ_QLLm 2925
#define MMU_RDE_TXQ_STATEm 2926
#define MMU_RDFA_WADDR_STATUSm 2927
#define MMU_RDFB_WADDR_STATUSm 2928
#define MMU_RDFC_WADDR_STATUSm 2929
#define MMU_RDFD_WADDR_STATUSm 2930
#define MMU_RDFE_WADDR_STATUSm 2931
#define MMU_RDFF_WADDR_STATUSm 2932
#define MMU_RDFG_WADDR_STATUSm 2933
#define MMU_RDFH_WADDR_STATUSm 2934
#define MMU_RDF_RADDRm 2935
#define MMU_REPL_GROUPm 2936
#define MMU_REPL_GROUP_INFO0m 2937
#define MMU_REPL_GROUP_INFO1m 2938
#define MMU_REPL_GROUP_INITIAL_COPY_COUNTm 2939
#define MMU_REPL_GRP_TBL0m 2940
#define MMU_REPL_GRP_TBL1m 2941
#define MMU_REPL_GRP_TBL2m 2942
#define MMU_REPL_HEAD_TBLm 2943
#define MMU_REPL_HEAD_TBL_PIPE0m 2944
#define MMU_REPL_HEAD_TBL_PIPE1m 2945
#define MMU_REPL_LIST_TBLm 2946
#define MMU_REPL_LIST_TBL_PIPE0m 2947
#define MMU_REPL_LIST_TBL_PIPE1m 2948
#define MMU_REPL_MAP_TBLm 2949
#define MMU_REPL_STATE_TBLm 2950
#define MMU_REPL_STATE_TBL_PIPE0m 2951
#define MMU_REPL_STATE_TBL_PIPE1m 2952
#define MMU_RPFAP_BITMAPm 2953
#define MMU_RPFAP_STACKm 2954
#define MMU_RQE_QMGR_FLLm 2955
#define MMU_RQE_QMGR_QLLm 2956
#define MMU_RQE_QUEUE_OP_NODE_MAPm 2957
#define MMU_RQE_WORK_QUEUEm 2958
#define MMU_SMm 2959
#define MMU_THDM_DB_PORTSP_BST_0m 2960
#define MMU_THDM_DB_PORTSP_BST_1m 2961
#define MMU_THDM_DB_PORTSP_CONFIG_0m 2962
#define MMU_THDM_DB_PORTSP_CONFIG_1m 2963
#define MMU_THDM_DB_PORTSP_CONFIG_0Am 2964
#define MMU_THDM_DB_PORTSP_CONFIG_0Bm 2965
#define MMU_THDM_DB_PORTSP_CONFIG_0Cm 2966
#define MMU_THDM_DB_PORTSP_CONFIG_1Am 2967
#define MMU_THDM_DB_PORTSP_CONFIG_1Bm 2968
#define MMU_THDM_DB_PORTSP_CONFIG_1Cm 2969
#define MMU_THDM_DB_QUEUE_BST_0m 2970
#define MMU_THDM_DB_QUEUE_BST_1m 2971
#define MMU_THDM_DB_QUEUE_CONFIG_0m 2972
#define MMU_THDM_DB_QUEUE_CONFIG_1m 2973
#define MMU_THDM_DB_QUEUE_CONFIG_0Am 2974
#define MMU_THDM_DB_QUEUE_CONFIG_0Bm 2975
#define MMU_THDM_DB_QUEUE_CONFIG_0Cm 2976
#define MMU_THDM_DB_QUEUE_CONFIG_1Am 2977
#define MMU_THDM_DB_QUEUE_CONFIG_1Bm 2978
#define MMU_THDM_DB_QUEUE_CONFIG_1Cm 2979
#define MMU_THDM_DB_QUEUE_COUNT_0m 2980
#define MMU_THDM_DB_QUEUE_COUNT_1m 2981
#define MMU_THDM_DB_QUEUE_OFFSET_0m 2982
#define MMU_THDM_DB_QUEUE_OFFSET_1m 2983
#define MMU_THDM_DB_QUEUE_OFFSET_0Am 2984
#define MMU_THDM_DB_QUEUE_OFFSET_0Bm 2985
#define MMU_THDM_DB_QUEUE_OFFSET_0Cm 2986
#define MMU_THDM_DB_QUEUE_OFFSET_1Am 2987
#define MMU_THDM_DB_QUEUE_OFFSET_1Bm 2988
#define MMU_THDM_DB_QUEUE_OFFSET_1Cm 2989
#define MMU_THDM_DB_QUEUE_RESUME_0m 2990
#define MMU_THDM_DB_QUEUE_RESUME_1m 2991
#define MMU_THDM_MCQE_PORTSP_BST_0m 2992
#define MMU_THDM_MCQE_PORTSP_BST_1m 2993
#define MMU_THDM_MCQE_PORTSP_CONFIG_0m 2994
#define MMU_THDM_MCQE_PORTSP_CONFIG_1m 2995
#define MMU_THDM_MCQE_PORTSP_CONFIG_0Am 2996
#define MMU_THDM_MCQE_PORTSP_CONFIG_0Bm 2997
#define MMU_THDM_MCQE_PORTSP_CONFIG_1Am 2998
#define MMU_THDM_MCQE_PORTSP_CONFIG_1Bm 2999
#define MMU_THDM_MCQE_QUEUE_BST_0m 3000
#define MMU_THDM_MCQE_QUEUE_BST_1m 3001
#define MMU_THDM_MCQE_QUEUE_CONFIG_0m 3002
#define MMU_THDM_MCQE_QUEUE_CONFIG_1m 3003
#define MMU_THDM_MCQE_QUEUE_CONFIG_0Am 3004
#define MMU_THDM_MCQE_QUEUE_CONFIG_0Bm 3005
#define MMU_THDM_MCQE_QUEUE_CONFIG_0Cm 3006
#define MMU_THDM_MCQE_QUEUE_CONFIG_1Am 3007
#define MMU_THDM_MCQE_QUEUE_CONFIG_1Bm 3008
#define MMU_THDM_MCQE_QUEUE_CONFIG_1Cm 3009
#define MMU_THDM_MCQE_QUEUE_COUNT_0m 3010
#define MMU_THDM_MCQE_QUEUE_COUNT_1m 3011
#define MMU_THDM_MCQE_QUEUE_OFFSET_0m 3012
#define MMU_THDM_MCQE_QUEUE_OFFSET_1m 3013
#define MMU_THDM_MCQE_QUEUE_OFFSET_0Am 3014
#define MMU_THDM_MCQE_QUEUE_OFFSET_0Bm 3015
#define MMU_THDM_MCQE_QUEUE_OFFSET_0Cm 3016
#define MMU_THDM_MCQE_QUEUE_OFFSET_1Am 3017
#define MMU_THDM_MCQE_QUEUE_OFFSET_1Bm 3018
#define MMU_THDM_MCQE_QUEUE_OFFSET_1Cm 3019
#define MMU_THDM_MCQE_QUEUE_RESUME_0m 3020
#define MMU_THDM_MCQE_QUEUE_RESUME_1m 3021
#define MMU_THDO_BST_PORTm 3022
#define MMU_THDO_BST_QGROUPm 3023
#define MMU_THDO_BST_QUEUEm 3024
#define MMU_THDO_CONFIG_0m 3025
#define MMU_THDO_CONFIG_1m 3026
#define MMU_THDO_CONFIG_EX_0m 3027
#define MMU_THDO_CONFIG_EX_1m 3028
#define MMU_THDO_CONFIG_PORTm 3029
#define MMU_THDO_CONFIG_QGROUPm 3030
#define MMU_THDO_CONFIG_QUEUEm 3031
#define MMU_THDO_CONFIG_SP_0m 3032
#define MMU_THDO_CONFIG_SP_1m 3033
#define MMU_THDO_COUNTER_PORTm 3034
#define MMU_THDO_COUNTER_QGROUPm 3035
#define MMU_THDO_COUNTER_QUEUEm 3036
#define MMU_THDO_CTRO_UC_DTYPEm 3037
#define MMU_THDO_CTRO_UC_PKT_STOREm 3038
#define MMU_THDO_OFFSET_0m 3039
#define MMU_THDO_OFFSET_1m 3040
#define MMU_THDO_OFFSET_EX_0m 3041
#define MMU_THDO_OFFSET_EX_1m 3042
#define MMU_THDO_OFFSET_QGROUPm 3043
#define MMU_THDO_OFFSET_QUEUEm 3044
#define MMU_THDO_OFFSET_SP_0m 3045
#define MMU_THDO_OFFSET_SP_1m 3046
#define MMU_THDO_OPNCONFIG_CELLm 3047
#define MMU_THDO_OPNCONFIG_QENTRYm 3048
#define MMU_THDO_OPNCOUNT_CELLm 3049
#define MMU_THDO_OPNOFFSET_CELLm 3050
#define MMU_THDO_OPNOFFSET_QENTRYm 3051
#define MMU_THDO_OPNSTATUS_CELLm 3052
#define MMU_THDO_OPNSTATUS_QENTRYm 3053
#define MMU_THDO_QCONFIG_CELLm 3054
#define MMU_THDO_QCONFIG_QENTRYm 3055
#define MMU_THDO_QCOUNT_CELL_0m 3056
#define MMU_THDO_QDRPRST_0m 3057
#define MMU_THDO_QDRPRST_1m 3058
#define MMU_THDO_QDRPRST_EX_0m 3059
#define MMU_THDO_QDRPRST_EX_1m 3060
#define MMU_THDO_QDRPRST_SP_0m 3061
#define MMU_THDO_QDRPRST_SP_1m 3062
#define MMU_THDO_QOFFSET_CELLm 3063
#define MMU_THDO_QOFFSET_QENTRYm 3064
#define MMU_THDO_QREDRST_0m 3065
#define MMU_THDO_QREDRST_1m 3066
#define MMU_THDO_QREDRST_EX_0m 3067
#define MMU_THDO_QREDRST_EX_1m 3068
#define MMU_THDO_QREDRST_SP_0m 3069
#define MMU_THDO_QREDRST_SP_1m 3070
#define MMU_THDO_QRESET_VALUE_CELL_0m 3071
#define MMU_THDO_QRESET_VALUE_QENTRY_0m 3072
#define MMU_THDO_QSTATUS_CELL_0m 3073
#define MMU_THDO_QSTATUS_QENTRY_0m 3074
#define MMU_THDO_QYELRST_0m 3075
#define MMU_THDO_QYELRST_1m 3076
#define MMU_THDO_QYELRST_EX_0m 3077
#define MMU_THDO_QYELRST_EX_1m 3078
#define MMU_THDO_QYELRST_SP_0m 3079
#define MMU_THDO_QYELRST_SP_1m 3080
#define MMU_THDO_Q_TO_QGRP_MAPm 3081
#define MMU_THDO_RESUME_QGROUPm 3082
#define MMU_THDO_RESUME_QUEUEm 3083
#define MMU_THDU_XPIPE_BST_PORTm 3084
#define MMU_THDU_XPIPE_BST_QGROUPm 3085
#define MMU_THDU_XPIPE_BST_QUEUEm 3086
#define MMU_THDU_XPIPE_CONFIG_PORTm 3087
#define MMU_THDU_XPIPE_CONFIG_QGROUPm 3088
#define MMU_THDU_XPIPE_CONFIG_QUEUEm 3089
#define MMU_THDU_XPIPE_COUNTER_PORTm 3090
#define MMU_THDU_XPIPE_COUNTER_QGROUPm 3091
#define MMU_THDU_XPIPE_COUNTER_QUEUEm 3092
#define MMU_THDU_XPIPE_OFFSET_QGROUPm 3093
#define MMU_THDU_XPIPE_OFFSET_QUEUEm 3094
#define MMU_THDU_XPIPE_Q_TO_QGRP_MAPm 3095
#define MMU_THDU_XPIPE_Q_TO_QGRP_MAP_0m 3096
#define MMU_THDU_XPIPE_Q_TO_QGRP_MAP_1m 3097
#define MMU_THDU_XPIPE_RESUME_PORTm 3098
#define MMU_THDU_XPIPE_RESUME_PORT_0m 3099
#define MMU_THDU_XPIPE_RESUME_PORT_1m 3100
#define MMU_THDU_XPIPE_RESUME_QGROUPm 3101
#define MMU_THDU_XPIPE_RESUME_QUEUEm 3102
#define MMU_THDU_YPIPE_BST_PORTm 3103
#define MMU_THDU_YPIPE_BST_QGROUPm 3104
#define MMU_THDU_YPIPE_BST_QUEUEm 3105
#define MMU_THDU_YPIPE_CONFIG_PORTm 3106
#define MMU_THDU_YPIPE_CONFIG_QGROUPm 3107
#define MMU_THDU_YPIPE_CONFIG_QUEUEm 3108
#define MMU_THDU_YPIPE_COUNTER_PORTm 3109
#define MMU_THDU_YPIPE_COUNTER_QGROUPm 3110
#define MMU_THDU_YPIPE_COUNTER_QUEUEm 3111
#define MMU_THDU_YPIPE_OFFSET_QGROUPm 3112
#define MMU_THDU_YPIPE_OFFSET_QUEUEm 3113
#define MMU_THDU_YPIPE_Q_TO_QGRP_MAPm 3114
#define MMU_THDU_YPIPE_Q_TO_QGRP_MAP_0m 3115
#define MMU_THDU_YPIPE_Q_TO_QGRP_MAP_1m 3116
#define MMU_THDU_YPIPE_RESUME_PORTm 3117
#define MMU_THDU_YPIPE_RESUME_PORT_0m 3118
#define MMU_THDU_YPIPE_RESUME_PORT_1m 3119
#define MMU_THDU_YPIPE_RESUME_QGROUPm 3120
#define MMU_THDU_YPIPE_RESUME_QUEUEm 3121
#define MMU_TOQRDEm 3122
#define MMU_TOQ_EOPE_TBLm 3123
#define MMU_TOQ_IPMC_GROUP_TBL0m 3124
#define MMU_TOQ_IPMC_GROUP_TBL1m 3125
#define MMU_TOQ_IPMC_GROUP_TBL2m 3126
#define MMU_TOQ_IPMC_GROUP_TBL3m 3127
#define MMU_TOQ_IPMC_GROUP_TBL4m 3128
#define MMU_TOQ_IPMC_GROUP_TBL5m 3129
#define MMU_TOQ_IPMC_GROUP_TBL6m 3130
#define MMU_TOQ_PORT_STATE_MEMm 3131
#define MMU_TOQ_QPACK_MODEm 3132
#define MMU_TOQ_STATE_MEM0m 3133
#define MMU_TOQ_STATE_MEM1m 3134
#define MMU_UCQDB0m 3135
#define MMU_UCQDB1m 3136
#define MMU_UCQ_RPm 3137
#define MMU_UCQ_WPm 3138
#define MMU_UC_QDBm 3139
#define MMU_WAFA_HALFA_RADDR_STATUSm 3140
#define MMU_WAFA_HALFB_RADDR_STATUSm 3141
#define MMU_WAFB_HALFA_RADDR_STATUSm 3142
#define MMU_WAFB_HALFB_RADDR_STATUSm 3143
#define MMU_WAFC_HALFA_RADDR_STATUSm 3144
#define MMU_WAFC_HALFB_RADDR_STATUSm 3145
#define MMU_WAFD_HALFA_RADDR_STATUSm 3146
#define MMU_WAFD_HALFB_RADDR_STATUSm 3147
#define MMU_WAFE_HALFA_RADDR_STATUSm 3148
#define MMU_WAFE_HALFB_RADDR_STATUSm 3149
#define MMU_WAFF_HALFA_RADDR_STATUSm 3150
#define MMU_WAFF_HALFB_RADDR_STATUSm 3151
#define MMU_WAFG_HALFA_RADDR_STATUSm 3152
#define MMU_WAFG_HALFB_RADDR_STATUSm 3153
#define MMU_WAFH_HALFA_RADDR_STATUSm 3154
#define MMU_WAFH_HALFB_RADDR_STATUSm 3155
#define MMU_WAF_HALFA_WADDRm 3156
#define MMU_WAF_HALFB_WADDRm 3157
#define MMU_WAMULINKm 3158
#define MMU_WAMU_MEM0m 3159
#define MMU_WAMU_MEM1m 3160
#define MMU_WAMU_MEM2m 3161
#define MMU_WAMU_MEM3m 3162
#define MMU_WRED_AVG_QSIZEm 3163
#define MMU_WRED_AVG_QSIZE_X_PIPEm 3164
#define MMU_WRED_AVG_QSIZE_Y_PIPEm 3165
#define MMU_WRED_CFG_CELLm 3166
#define MMU_WRED_CFG_PACKETm 3167
#define MMU_WRED_CONFIGm 3168
#define MMU_WRED_CONFIG_X_PIPEm 3169
#define MMU_WRED_CONFIG_Y_PIPEm 3170
#define MMU_WRED_DROP_CURVE_PROFILE_0m 3171
#define MMU_WRED_DROP_CURVE_PROFILE_1m 3172
#define MMU_WRED_DROP_CURVE_PROFILE_2m 3173
#define MMU_WRED_DROP_CURVE_PROFILE_3m 3174
#define MMU_WRED_DROP_CURVE_PROFILE_4m 3175
#define MMU_WRED_DROP_CURVE_PROFILE_5m 3176
#define MMU_WRED_DROP_CURVE_PROFILE_0_X_PIPEm 3177
#define MMU_WRED_DROP_CURVE_PROFILE_0_Y_PIPEm 3178
#define MMU_WRED_DROP_CURVE_PROFILE_1_X_PIPEm 3179
#define MMU_WRED_DROP_CURVE_PROFILE_1_Y_PIPEm 3180
#define MMU_WRED_DROP_CURVE_PROFILE_2_X_PIPEm 3181
#define MMU_WRED_DROP_CURVE_PROFILE_2_Y_PIPEm 3182
#define MMU_WRED_DROP_CURVE_PROFILE_3_X_PIPEm 3183
#define MMU_WRED_DROP_CURVE_PROFILE_3_Y_PIPEm 3184
#define MMU_WRED_DROP_CURVE_PROFILE_4_X_PIPEm 3185
#define MMU_WRED_DROP_CURVE_PROFILE_4_Y_PIPEm 3186
#define MMU_WRED_DROP_CURVE_PROFILE_5_X_PIPEm 3187
#define MMU_WRED_DROP_CURVE_PROFILE_5_Y_PIPEm 3188
#define MMU_WRED_DROP_THD_UC_DEQ0m 3189
#define MMU_WRED_DROP_THD_UC_DEQ1m 3190
#define MMU_WRED_DROP_THD_UC_ENQ0m 3191
#define MMU_WRED_DROP_THD_UC_ENQ1m 3192
#define MMU_WRED_OPN_AVG_QSIZE_BUFFERm 3193
#define MMU_WRED_OPN_AVG_QSIZE_QENTRYm 3194
#define MMU_WRED_OPN_CONFIG_BUFFERm 3195
#define MMU_WRED_OPN_CONFIG_QENTRYm 3196
#define MMU_WRED_OPN_DROP_THD_DEQm 3197
#define MMU_WRED_OPN_DROP_THD_ENQm 3198
#define MMU_WRED_PORT_CFG_CELLm 3199
#define MMU_WRED_PORT_CFG_PACKETm 3200
#define MMU_WRED_PORT_SP_DROP_THDm 3201
#define MMU_WRED_PORT_SP_DROP_THD_X_PIPEm 3202
#define MMU_WRED_PORT_SP_DROP_THD_Y_PIPEm 3203
#define MMU_WRED_PORT_SP_SHARED_COUNTm 3204
#define MMU_WRED_PORT_SP_SHARED_COUNT_X_PIPEm 3205
#define MMU_WRED_PORT_SP_SHARED_COUNT_Y_PIPEm 3206
#define MMU_WRED_PORT_THD_0_CELLm 3207
#define MMU_WRED_PORT_THD_0_PACKETm 3208
#define MMU_WRED_PORT_THD_1_CELLm 3209
#define MMU_WRED_PORT_THD_1_PACKETm 3210
#define MMU_WRED_QGROUP_DROP_THDm 3211
#define MMU_WRED_QGROUP_DROP_THD_X_PIPEm 3212
#define MMU_WRED_QGROUP_DROP_THD_Y_PIPEm 3213
#define MMU_WRED_QGROUP_SHARED_COUNTm 3214
#define MMU_WRED_QGROUP_SHARED_COUNT_X_PIPEm 3215
#define MMU_WRED_QGROUP_SHARED_COUNT_Y_PIPEm 3216
#define MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm 3217
#define MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm 3218
#define MMU_WRED_QUEUE_CONFIG_BUFFERm 3219
#define MMU_WRED_QUEUE_CONFIG_QENTRYm 3220
#define MMU_WRED_QUEUE_DROP_THD_DEQm 3221
#define MMU_WRED_QUEUE_DROP_THD_ENQ_0m 3222
#define MMU_WRED_QUEUE_DROP_THD_ENQ_1m 3223
#define MMU_WRED_QUEUE_OP_NODE_MAPm 3224
#define MMU_WRED_THD_0_CELLm 3225
#define MMU_WRED_THD_0_PACKETm 3226
#define MMU_WRED_THD_1_CELLm 3227
#define MMU_WRED_THD_1_PACKETm 3228
#define MMU_WRED_UC_QUEUE_DROP_THD_DEQm 3229
#define MMU_WRED_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0m 3230
#define MMU_WRED_UC_QUEUE_DROP_THD_DEQ_Y_PIPE_1m 3231
#define MMU_WRED_UC_QUEUE_DROP_THD_ENQm 3232
#define MMU_WRED_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0m 3233
#define MMU_WRED_UC_QUEUE_DROP_THD_ENQ_X_PIPE_1m 3234
#define MMU_WRED_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_0m 3235
#define MMU_WRED_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_1m 3236
#define MMU_WRED_UC_QUEUE_TOTAL_COUNTm 3237
#define MMU_WRED_UC_QUEUE_TOTAL_COUNT_X_PIPEm 3238
#define MMU_WRED_UC_QUEUE_TOTAL_COUNT_Y_PIPEm 3239
#define MMU_XQ0m 3240
#define MMU_XQ1m 3241
#define MMU_XQ2m 3242
#define MMU_XQ3m 3243
#define MMU_XQ4m 3244
#define MMU_XQ5m 3245
#define MMU_XQ6m 3246
#define MMU_XQ7m 3247
#define MMU_XQ8m 3248
#define MMU_XQ9m 3249
#define MMU_XQ10m 3250
#define MMU_XQ11m 3251
#define MMU_XQ12m 3252
#define MMU_XQ13m 3253
#define MMU_XQ14m 3254
#define MMU_XQ15m 3255
#define MMU_XQ16m 3256
#define MMU_XQ17m 3257
#define MMU_XQ18m 3258
#define MMU_XQ19m 3259
#define MMU_XQ20m 3260
#define MMU_XQ21m 3261
#define MMU_XQ22m 3262
#define MMU_XQ23m 3263
#define MMU_XQ24m 3264
#define MMU_XQ25m 3265
#define MMU_XQ26m 3266
#define MMU_XQ27m 3267
#define MMU_XQ28m 3268
#define MMU_XQ29m 3269
#define MMU_XQ30m 3270
#define MMU_XQ31m 3271
#define MMU_XQ32m 3272
#define MMU_XQ33m 3273
#define MMU_XQ34m 3274
#define MMU_XQ35m 3275
#define MMU_XQ36m 3276
#define MMU_XQ37m 3277
#define MMU_XQ38m 3278
#define MMU_XQ39m 3279
#define MMU_XQ40m 3280
#define MMU_XQ41m 3281
#define MMU_XQ42m 3282
#define MMU_XQ43m 3283
#define MMU_XQ44m 3284
#define MMU_XQ45m 3285
#define MMU_XQ46m 3286
#define MMU_XQ47m 3287
#define MMU_XQ48m 3288
#define MMU_XQ49m 3289
#define MMU_XQ50m 3290
#define MMU_XQ51m 3291
#define MMU_XQ52m 3292
#define MMU_XQ53m 3293
#define MNUSCNTm 3294
#define MODPORT_MAPm 3295
#define MODPORT_MAP_EMm 3296
#define MODPORT_MAP_IMm 3297
#define MODPORT_MAP_M0m 3298
#define MODPORT_MAP_M1m 3299
#define MODPORT_MAP_M2m 3300
#define MODPORT_MAP_M3m 3301
#define MODPORT_MAP_MIRRORm 3302
#define MODPORT_MAP_MIRROR_1m 3303
#define MODPORT_MAP_SWm 3304
#define MOPMMUm 3305
#define MPLSLABELRANGEENCOUNTEREDm 3306
#define MPLSTUNNELTERMINATIONVALIDm 3307
#define MPLS_ENTRYm 3308
#define MPLS_ENTRY_1m 3309
#define MPLS_ENTRY_1_HIT_ONLYm 3310
#define MPLS_ENTRY_2_HIT_ONLYm 3311
#define MPLS_ENTRY_EXTDm 3312
#define MPLS_ENTRY_SCRATCHm 3313
#define MPLS_STATION_TCAMm 3314
#define MRMm 3315
#define MRRACTPROFILEm 3316
#define MTRMPm 3317
#define MULTIPASS_LOOPBACK_BITMAPm 3318
#define MY_STATION_TCAMm 3319
#define MY_STATION_TCAM_DATA_ONLYm 3320
#define MY_STATION_TCAM_ENTRY_ONLYm 3321
#define NBI_MEM_92000m 3322
#define NBI_MEM_93000m 3323
#define NBI_MEM_94000m 3324
#define NBI_MEM_95000m 3325
#define NBI_MLF_RX_MEM_A_CTRLm 3326
#define NBI_MLF_RX_MEM_B_CTRLm 3327
#define NBI_MLF_TX_MEM_CTRLm 3328
#define NBI_RBINS_MEMm 3329
#define NBI_RLENG_MEMm 3330
#define NBI_RPKTS_MEMm 3331
#define NBI_RTYPE_MEMm 3332
#define NBI_TBINS_MEMm 3333
#define NBI_TLENG_MEMm 3334
#define NBI_TPKTS_MEMm 3335
#define NBI_TTYPE_MEMm 3336
#define NHI_GROUP_TC_PROFILEm 3337
#define NIFCLSB2OFPm 3338
#define NIFCTXTMAPm 3339
#define NIFMAL0SCMm 3340
#define NIFMAL10SCMm 3341
#define NIFMAL11SCMm 3342
#define NIFMAL12SCMm 3343
#define NIFMAL13SCMm 3344
#define NIFMAL14SCMm 3345
#define NIFMAL15SCMm 3346
#define NIFMAL1SCMm 3347
#define NIFMAL2SCMm 3348
#define NIFMAL3SCMm 3349
#define NIFMAL4SCMm 3350
#define NIFMAL5SCMm 3351
#define NIFMAL6SCMm 3352
#define NIFMAL7SCMm 3353
#define NIFMAL8SCMm 3354
#define NIFMAL9SCMm 3355
#define NIFPORTTOCTXTBITMAPm 3356
#define NONUCAST_TRUNK_BLOCK_MASKm 3357
#define NORMALDYNAMICAm 3358
#define NORMALDYNAMICBm 3359
#define NUM_QCN_CNM_RECEIVEDm 3360
#define OAMP_LMM_DA_NIC_TABLEm 3361
#define OAMP_LOCAL_PORT_2_SYSTEM_PORTm 3362
#define OAMP_MEM_10000m 3363
#define OAMP_MEM_20000m 3364
#define OAMP_MEM_40000m 3365
#define OAMP_MEM_50000m 3366
#define OAMP_MEM_60000m 3367
#define OAMP_MEM_70000m 3368
#define OAMP_MEM_80000m 3369
#define OAMP_MEM_100000m 3370
#define OAMP_MEM_180000m 3371
#define OAMP_MEM_190000m 3372
#define OAMP_MEM_210000m 3373
#define OAMP_MEM_220000m 3374
#define OAMP_MEM_340000m 3375
#define OAMP_MEM_350000m 3376
#define OAMP_MEM_2A0000m 3377
#define OAMP_MEM_2B0000m 3378
#define OAMP_MEM_B0000m 3379
#define OAMP_MEM_C0000m 3380
#define OAMP_MEP_DBm 3381
#define OAMP_MEP_DB_BFD_CC_ON_MPLSTPm 3382
#define OAMP_MEP_DB_BFD_CV_ON_MPLSTPm 3383
#define OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOPm 3384
#define OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOPm 3385
#define OAMP_MEP_DB_BFD_ON_MPLSm 3386
#define OAMP_MEP_DB_BFD_ON_PWEm 3387
#define OAMP_MEP_DB_DM_STATm 3388
#define OAMP_MEP_DB_LM_DBm 3389
#define OAMP_MEP_DB_LM_STATm 3390
#define OAMP_MEP_DB_RFC_6374_ON_MPLSTPm 3391
#define OAMP_MEP_DB_Y_1731_ON_MPLSTPm 3392
#define OAMP_MEP_DB_Y_1731_ON_PWEm 3393
#define OAMP_PE_GEN_MEMm 3394
#define OAMP_PE_PROGRAMm 3395
#define OAMP_PE_PROG_TCAMm 3396
#define OAMP_RMAPEM_MANAGEMENT_REQUESTm 3397
#define OAMP_RMAPEM_STEP_TABLEm 3398
#define OAMP_RMEP_DBm 3399
#define OAMP_UMC_TABLEm 3400
#define OAM_LM_COUNTERSm 3401
#define OAM_LM_COUNTERS_0m 3402
#define OAM_LM_COUNTERS_1m 3403
#define OAM_OPCODE_CONTROL_PROFILEm 3404
#define OCB_OCBM_EVENm 3405
#define OCB_OCBM_ODDm 3406
#define OC_CMU_PORT0_BLOCKm 3407
#define OC_CMU_PORT1_BLOCKm 3408
#define OC_COP0_PORT_BLOCKm 3409
#define OC_COP1_PORT_BLOCKm 3410
#define OC_LRP_BUBBLE_PORT_BLOCKm 3411
#define OC_LRP_BUBBLE_PORT_SEGMENTm 3412
#define OC_LRP_PORT0_BLOCKm 3413
#define OC_LRP_PORT0_SEGMENTm 3414
#define OC_LRP_PORT1_BLOCKm 3415
#define OC_LRP_PORT1_SEGMENTm 3416
#define OC_LRP_PORT2_BLOCKm 3417
#define OC_LRP_PORT2_SEGMENTm 3418
#define OC_LRP_PORT3_BLOCKm 3419
#define OC_LRP_PORT3_SEGMENTm 3420
#define OC_LRP_PORT4_BLOCKm 3421
#define OC_LRP_PORT4_SEGMENTm 3422
#define OC_LRP_PORT5_BLOCKm 3423
#define OC_LRP_PORT5_SEGMENTm 3424
#define OC_LRP_PORT6_BLOCKm 3425
#define OC_LRP_PORT6_SEGMENTm 3426
#define OC_LRP_PORT7_BLOCKm 3427
#define OC_LRP_PORT7_SEGMENTm 3428
#define OC_LRP_PORT8_BLOCKm 3429
#define OC_LRP_PORT8_SEGMENTm 3430
#define OC_LRP_PORT9_BLOCKm 3431
#define OC_LRP_PORT9_SEGMENTm 3432
#define OC_MEMORYm 3433
#define OLMm 3434
#define OLP_DSP_EVENT_ROUTEm 3435
#define OLP_MEM_00000m 3436
#define OOB0SCHMAPm 3437
#define OOB1SCHMAPm 3438
#define OUTCTRLBCASTPKTSm 3439
#define OUTCTRLBYTm 3440
#define OUTCTRLERRPKTSm 3441
#define OUTCTRLMCASTPKTSm 3442
#define OUTCTRLUCASTPKTSm 3443
#define OUTUNCTRLBCASTPKTSm 3444
#define OUTUNCTRLBYTm 3445
#define OUTUNCTRLERRPKTSm 3446
#define OUTUNCTRLMCASTPKTSm 3447
#define OUTUNCTRLUCASTPKTSm 3448
#define OVTHMEMAm 3449
#define OVTHMEMBm 3450
#define PACKETFORMATCODEPROFILEm 3451
#define PACKETFORMATTABLEm 3452
#define PARSERCUSTOMMACROPARAMETERSm 3453
#define PARSERCUSTOMMACROPROTOCOLSm 3454
#define PARSERETHPROTOCOLSm 3455
#define PARSERIPPROTOCOLSm 3456
#define PARSERPROGRAM1m 3457
#define PARSERPROGRAM2m 3458
#define PATHSELECTm 3459
#define PBBCFMTABLEm 3460
#define PBI_DEBUG_TABLEm 3461
#define PB_PAYLOAD_MEM_BANK0m 3462
#define PB_PAYLOAD_MEM_BANK1m 3463
#define PB_PAYLOAD_MEM_BANK2m 3464
#define PB_PAYLOAD_MEM_BANK3m 3465
#define PB_PAYLOAD_MEM_BANK4m 3466
#define PB_PAYLOAD_MEM_BANK5m 3467
#define PB_PAYLOAD_MEM_BANK6m 3468
#define PB_PAYLOAD_MEM_BANK7m 3469
#define PB_PAYLOAD_MEM_BANK8m 3470
#define PB_PAYLOAD_MEM_BANK9m 3471
#define PB_PAYLOAD_MEM_BANK10m 3472
#define PB_PAYLOAD_MEM_BANK11m 3473
#define PB_PAYLOAD_MEM_BANK12m 3474
#define PB_PAYLOAD_MEM_BANK13m 3475
#define PB_PAYLOAD_MEM_BANK14m 3476
#define PB_PAYLOAD_MEM_BANK15m 3477
#define PCMEMORYm 3478
#define PCPm 3479
#define PCQm 3480
#define PCTm 3481
#define PDMm 3482
#define PEFMEMm 3483
#define PFC_ENQ_SRC_PORT_LKUPm 3484
#define PFC_SP_PG_LINE_CNTm 3485
#define PFS_PACKET_TYPE_OFFSETm 3486
#define PGEMEMm 3487
#define PHB2_COS_MAPm 3488
#define PHYSICAL_PORT_BASE_QUEUEm 3489
#define PINFOFERm 3490
#define PINFOFLPm 3491
#define PINFOLBPm 3492
#define PINFOLLRm 3493
#define PINFOPMFm 3494
#define PINFOPMF_KEYGENVARm 3495
#define PLMm 3496
#define PMCm 3497
#define PMEM0m 3498
#define PMEM1m 3499
#define PMEM2m 3500
#define PMEM3m 3501
#define PMEM4m 3502
#define PMEM5m 3503
#define PMEM6m 3504
#define PMEM7m 3505
#define PMEM8m 3506
#define PMEM9m 3507
#define PMEM10m 3508
#define PMEM11m 3509
#define PMEM12m 3510
#define PMEM13m 3511
#define PMEM14m 3512
#define PMEM15m 3513
#define PMEM16m 3514
#define PMEM17m 3515
#define PMEM18m 3516
#define PMEM19m 3517
#define PMEM20m 3518
#define PMEM21m 3519
#define PMEM22m 3520
#define PMEM23m 3521
#define PORTMINETABLELAGPORTm 3522
#define PORTMINETABLEPHYSICALPORTm 3523
#define PORTPROTOCOLm 3524
#define PORT_BRIDGE_BMAPm 3525
#define PORT_BRIDGE_MIRROR_BMAPm 3526
#define PORT_CBL_TABLEm 3527
#define PORT_CBL_TABLE_MODBASEm 3528
#define PORT_COS_MAPm 3529
#define PORT_EHG_RX_TUNNEL_DATAm 3530
#define PORT_EHG_RX_TUNNEL_MASKm 3531
#define PORT_EHG_TX_TUNNEL_DATAm 3532
#define PORT_LAG_FAILOVER_SETm 3533
#define PORT_OR_TRUNK_MAC_ACTIONm 3534
#define PORT_OR_TRUNK_MAC_COUNTm 3535
#define PORT_OR_TRUNK_MAC_LIMITm 3536
#define PORT_QUEUE_SIZEm 3537
#define PORT_TABm 3538
#define PORT_WC_UCMEM_DATAm 3539
#define PPCONTEXTFEMBITSELECTTABLEm 3540
#define PPCONTEXTFEMFIELDSELECTMAPm 3541
#define PPCONTEXTFEMMAPINDEXTABLEm 3542
#define PPCTm 3543
#define PPPORTFEMBITSELECTTABLEm 3544
#define PPPORTFEMFIELDSELECTMAPm 3545
#define PPPORTFEMMAPINDEXTABLEm 3546
#define PPPORTINFOm 3547
#define PPPORTVALUESm 3548
#define PP_CAM_RAMm 3549
#define PP_CPDMm 3550
#define PP_HASH_BIT_TEMPLATEm 3551
#define PP_HASH_BYTE_TEMPLATEm 3552
#define PP_IQSMm 3553
#define PP_PCTm 3554
#define PP_PORT_GPP_TRANSLATION_1m 3555
#define PP_PORT_GPP_TRANSLATION_2m 3556
#define PP_PORT_GPP_TRANSLATION_3m 3557
#define PP_PORT_GPP_TRANSLATION_4m 3558
#define PP_PORT_TO_PHYSICAL_PORT_MAPm 3559
#define PP_PPCTm 3560
#define PP_SQDMm 3561
#define PP_TCAMm 3562
#define PQDMDm 3563
#define PQDMSm 3564
#define PQREDm 3565
#define PQWQm 3566
#define PRCMm 3567
#define PRDMm 3568
#define PRFCFGAm 3569
#define PRFCFGBm 3570
#define PRFSELAm 3571
#define PRFSELBm 3572
#define PRI_LUTm 3573
#define PROGRAMSELECTIONMAP0m 3574
#define PROGRAMSELECTIONMAP1m 3575
#define PROGRAMSELECTIONMAP2m 3576
#define PROGRAMSELECTIONMAP3m 3577
#define PROGRAMSELECTIONMAP4m 3578
#define PROGRAMSELECTIONMAP5m 3579
#define PROGRAMSELECTIONMAP6m 3580
#define PROGRAMSELECTIONMAP7m 3581
#define PROGRAMTRANSLATIONMAPm 3582
#define PROGRAMVARSm 3583
#define PROGRAMVARSTABLEm 3584
#define PROG_MEMm 3585
#define PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLEm 3586
#define PR_ICC_LOOKUP_CORE_PORT_DEFAULTS_TABLEm 3587
#define PR_ICC_LOOKUP_CORE_TCAM_TABLEm 3588
#define PR_IDP_POLICER_METER_BUCKETm 3589
#define PR_IDP_POLICER_METER_CONFIGm 3590
#define PTP_LABEL_RANGE_PROFILE_TABLEm 3591
#define PUPFIFO_HIm 3592
#define PUPFIFO_LOm 3593
#define QBUFFSPROFILEm 3594
#define QDEPTH_THRESH0m 3595
#define QDEPTH_THRESH1m 3596
#define QDESCm 3597
#define QDRDLLMEMm 3598
#define QDRMEMm 3599
#define QL_TABLE0m 3600
#define QL_TABLE1m 3601
#define QMm 3602
#define QM_ALLOCATION_WATERMARKm 3603
#define QM_BUFFER_STATE0m 3604
#define QM_BUFFER_STATE2m 3605
#define QM_BUFFER_STATE3m 3606
#define QM_BUFFER_STATE_AGEm 3607
#define QM_DEQUEUE_CONTEXT0m 3608
#define QM_DEQUEUE_CONTEXT1m 3609
#define QM_DEST_QUEUE_HEADPTRm 3610
#define QM_DEST_QUEUE_STATEm 3611
#define QM_DQ_NEXT_BUFFERm 3612
#define QM_EGRESS_BUFFER_STATE1m 3613
#define QM_FREE_PAGE_FIFO0m 3614
#define QM_FREE_PAGE_FIFO1m 3615
#define QM_FREE_PAGE_FIFO2m 3616
#define QM_FREE_PAGE_FIFO3m 3617
#define QM_FREE_PAGE_FIFO4m 3618
#define QM_INGRESS_BUFFER_STATE1m 3619
#define QM_NEXT_PAGEm 3620
#define QM_PAGE_ROTATIONm 3621
#define QM_REPLICATION_CONTEXTm 3622
#define QM_REPLICATION_DEREFm 3623
#define QM_REPLICATION_LRP_STATEm 3624
#define QM_REPLICATION_REFm 3625
#define QM_REPLICATION_REP_COPYm 3626
#define QM_SCOREBOARD0m 3627
#define QM_SCOREBOARD1m 3628
#define QM_SOURCE_QUEUEm 3629
#define QM_SOURCE_QUEUE_CONFIGm 3630
#define QM_SOURCE_QUEUE_HEADPTRm 3631
#define QM_SOURCE_QUEUE_STATE0m 3632
#define QM_SOURCE_QUEUE_STATE1m 3633
#define QM_SQ_NEXT_BUFFERm 3634
#define QPRISELm 3635
#define QSMm 3636
#define QSZm 3637
#define QSZTHm 3638
#define QTYPEm 3639
#define QUEUE_MAPm 3640
#define QUEUE_PARAMETER_HIm 3641
#define QUEUE_PARAMETER_LOm 3642
#define QUEUE_STATE_HIm 3643
#define QUEUE_STATE_LOm 3644
#define QUEUE_TO_SC_0m 3645
#define QUEUE_TO_SC_1m 3646
#define QUEUE_TO_SC_2m 3647
#define QUEUE_TO_SC_3m 3648
#define Q_MAX_BUFFSm 3649
#define Q_MIN_BUFFSm 3650
#define Q_PRIORITY_BIT_MAPm 3651
#define RAFARADDRSTATUSm 3652
#define RAFBRADDRSTATUSm 3653
#define RAFCRADDRSTATUSm 3654
#define RAFDRADDRSTATUSm 3655
#define RAFERADDRSTATUSm 3656
#define RAFFRADDRSTATUSm 3657
#define RAFWADDRm 3658
#define RANDGENm 3659
#define RATE_DELTA_MAXm 3660
#define RAW_ENTRY_TABLEm 3661
#define RAW_HITBIT_TABLEm 3662
#define RCL2OFPm 3663
#define RCNTm 3664
#define RCYCTXTMAPm 3665
#define RCYSCMm 3666
#define RDFAWADDRSTATUSm 3667
#define RDFBWADDRSTATUSm 3668
#define RDFCWADDRSTATUSm 3669
#define RDFDWADDRSTATUSm 3670
#define RDFEWADDRSTATUSm 3671
#define RDFFWADDRSTATUSm 3672
#define RDFRADDRm 3673
#define RDMm 3674
#define REPLICATION_FIFO_BANK0m 3675
#define REPLICATION_FIFO_BANK1m 3676
#define RESERVEDMCm 3677
#define RH_ECMP_DROPSm 3678
#define RH_ECMP_DROPS_Xm 3679
#define RH_ECMP_DROPS_Ym 3680
#define RH_ECMP_ETHERTYPE_ELIGIBILITY_MAPm 3681
#define RH_ECMP_FLOWSETm 3682
#define RH_HGT_DROPSm 3683
#define RH_HGT_DROPS_Xm 3684
#define RH_HGT_DROPS_Ym 3685
#define RH_HGT_ETHERTYPE_ELIGIBILITY_MAPm 3686
#define RH_HGT_FLOWSETm 3687
#define RH_HGT_GROUP_CONTROLm 3688
#define RH_LAG_DROPSm 3689
#define RH_LAG_DROPS_Xm 3690
#define RH_LAG_DROPS_Ym 3691
#define RH_LAG_ETHERTYPE_ELIGIBILITY_MAPm 3692
#define RH_LAG_FLOWSETm 3693
#define RMEPm 3694
#define RPDMm 3695
#define RPDMHDRm 3696
#define RPFMEMORYm 3697
#define RQE_FREE_LISTm 3698
#define RQE_LINK_LISTm 3699
#define RRDMm 3700
#define RTAG7_FLOW_BASED_HASHm 3701
#define RTAG7_PORT_BASED_HASHm 3702
#define RTP_CRMAm 3703
#define RTP_CUCTm 3704
#define RTP_DLLUPm 3705
#define RTP_DLLUSm 3706
#define RTP_DRMAm 3707
#define RTP_DUCTPm 3708
#define RTP_DUCTSm 3709
#define RTP_FFLBPm 3710
#define RTP_FFLBSm 3711
#define RTP_MCLBTPm 3712
#define RTP_MCLBTSm 3713
#define RTP_MCTm 3714
#define RTP_MEM_800000m 3715
#define RTP_MEM_900000m 3716
#define RTP_MEM_1100000m 3717
#define RTP_MEM_A00000m 3718
#define RTP_MEM_C00000m 3719
#define RTP_MEM_D00000m 3720
#define RTP_MULTI_CAST_TABLE_UPDATEm 3721
#define RTP_MULTI_TBm 3722
#define RTP_RCGLBTm 3723
#define RTP_RMHMTm 3724
#define RTP_RRMAm 3725
#define RTP_SCTINCm 3726
#define RTP_SLSCTm 3727
#define RTP_TOTSFm 3728
#define RT_BKm 3729
#define RT_FMm 3730
#define RT_FSm 3731
#define RT_IFm 3732
#define RT_STm 3733
#define RXBADTAGPKTSm 3734
#define RXLP_CHANNEL_CONTROL_BUFFERm 3735
#define RXLP_DEBUG_COUNTER0m 3736
#define RXLP_DEBUG_COUNTER1m 3737
#define RXLP_DEBUG_COUNTER2m 3738
#define RXLP_DEBUG_COUNTER3m 3739
#define RXLP_DEBUG_COUNTER4m 3740
#define RXLP_DEBUG_COUNTER5m 3741
#define RXLP_DEBUG_COUNTER6m 3742
#define RXLP_DEBUG_COUNTER7m 3743
#define RXLP_DEBUG_COUNTER8m 3744
#define RXLP_DEBUG_COUNTER9m 3745
#define RXLP_DEBUG_COUNTER10m 3746
#define RXLP_DEBUG_COUNTER11m 3747
#define RXLP_DFC_MSG_BIT_REMAP_PORT_0m 3748
#define RXLP_DFC_MSG_BIT_REMAP_PORT_1m 3749
#define RXLP_DFC_MSG_BIT_REMAP_PORT_2m 3750
#define RXLP_DFC_MSG_BIT_REMAP_PORT_3m 3751
#define RXLP_ERROR_ACTION_MAP_DATAm 3752
#define RXLP_ERROR_ACTION_MAP_TCAMm 3753
#define RXLP_INTERNAL_STREAM_MAP_PORT_0m 3754
#define RXLP_INTERNAL_STREAM_MAP_PORT_1m 3755
#define RXLP_INTERNAL_STREAM_MAP_PORT_2m 3756
#define RXLP_INTERNAL_STREAM_MAP_PORT_3m 3757
#define RXLP_INTR_DATA_MEMm 3758
#define RXLP_MAX_FRAME_SIZEm 3759
#define RXNOSCIPKTSm 3760
#define RXNOTAGPKTSm 3761
#define RXSAINVLDPKTSm 3762
#define RXSANOTUSINGSAPKTSm 3763
#define RXSANOTVLDPKTSm 3764
#define RXSAOKPKTSm 3765
#define RXSAUNUSEDSAPKTSm 3766
#define RXSCDCRPTBYTm 3767
#define RXSCDLYPKTSm 3768
#define RXSCINVLDPKTSm 3769
#define RXSCLATEPKTSm 3770
#define RXSCNOTUSINGSAPKTSm 3771
#define RXSCNOTVLDPKTSm 3772
#define RXSCOKPKTSm 3773
#define RXSCUNCHKPKTSm 3774
#define RXSCUNUSEDSAPKTSm 3775
#define RXSCVLDTBYTm 3776
#define RXUNKNOWNSCIPKTSm 3777
#define RXUNTAGPKTSm 3778
#define RX_PROT_GROUP_TABLEm 3779
#define RX_PROT_GROUP_TABLE_1m 3780
#define RX_PROT_GROUP_TABLE_1_DMAm 3781
#define RX_PROT_GROUP_TABLE_DMAm 3782
#define SCHEDULER_CREDIT_GENERATION_CALENDARm 3783
#define SCHEDULER_ENABLE_MEMORYm 3784
#define SCHEDULER_INITm 3785
#define SCH_BUCKET_DEFICIT__BDFm 3786
#define SCH_CH_NIF_CALENDAR_CONFIGURATION__CNCCm 3787
#define SCH_CH_NIF_RATES_CONFIGURATION__CNRCm 3788
#define SCH_CIR_SHAPERS_STATIC_TABEL__CSSTm 3789
#define SCH_CIR_SHAPER_CALENDAR__CSCm 3790
#define SCH_CL_SCHEDULERS_CONFIGURATION__SCCm 3791
#define SCH_CL_SCHEDULERS_TYPE__SCTm 3792
#define SCH_DEVICE_RATE_MEMORY__DRMm 3793
#define SCH_DSP_2_PORT_MAP__DSPPm 3794
#define SCH_DUAL_SHAPER_MEMORY__DSMm 3795
#define SCH_FC_MAP__FCMm 3796
#define SCH_FLOW_DESCRIPTOR_MEMORY_STATIC__FDMSm 3797
#define SCH_FLOW_GROUP_MEMORY__FGMm 3798
#define SCH_FLOW_INSTALLED_MEMORY__FIMm 3799
#define SCH_FLOW_STATUS_MEMORY__FSMm 3800
#define SCH_FLOW_SUB_FLOW__FSFm 3801
#define SCH_FLOW_TO_FIP_MAPPING__FFMm 3802
#define SCH_FLOW_TO_QUEUE_MAPPING__FQMm 3803
#define SCH_FORCE_STATUS_MESSAGEm 3804
#define SCH_HR_SCHEDULER_CONFIGURATION__SHCm 3805
#define SCH_MEM_01300000m 3806
#define SCH_MEM_01400000m 3807
#define SCH_MEM_01500000m 3808
#define SCH_MEM_01600000m 3809
#define SCH_MEM_01700000m 3810
#define SCH_MEM_01800000m 3811
#define SCH_MEM_01900000m 3812
#define SCH_MEM_03000000m 3813
#define SCH_MEM_03100000m 3814
#define SCH_MEM_03200000m 3815
#define SCH_MEM_03300000m 3816
#define SCH_MEM_03400000m 3817
#define SCH_MEM_03500000m 3818
#define SCH_MEM_04700000m 3819
#define SCH_MEM_07100000m 3820
#define SCH_MEM_01A00000m 3821
#define SCH_MEM_01B00000m 3822
#define SCH_MEM_01C00000m 3823
#define SCH_MEM_01F00000m 3824
#define SCH_MEM_04A00000m 3825
#define SCH_MEM_04D00000m 3826
#define SCH_ONE_PORT_NIF_CONFIGURATION__OPNCm 3827
#define SCH_PIR_SHAPERS_STATIC_TABEL__PSSTm 3828
#define SCH_PIR_SHAPER_CALENDAR__PSCm 3829
#define SCH_PORT_ENABLE__PORTENm 3830
#define SCH_PORT_GROUP__PFGMm 3831
#define SCH_PORT_QUEUE_SIZE__PQSm 3832
#define SCH_PORT_SCHEDULER_MAP__PSMm 3833
#define SCH_PORT_SCHEDULER_WEIGHTS__PSWm 3834
#define SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR__CALm 3835
#define SCH_SCHEDULER_ENABLE_MEMORY__SEMm 3836
#define SCH_SCHEDULER_INITm 3837
#define SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC__SHDSm 3838
#define SCH_TOKEN_MEMORY_CONTROLLER__TMCm 3839
#define SEMOPCODEIPOFFSETSm 3840
#define SEMOPCODEPCPDEIOFFSETSm 3841
#define SEMOPCODETCDPOFFSETSm 3842
#define SEMRESULTm 3843
#define SEMRESULTACCESSEDm 3844
#define SEMRESULTTABLEm 3845
#define SEMRESULTTABLEACMPm 3846
#define SEMRESULTTABLEACP2PTOACm 3847
#define SEMRESULTTABLEACP2PTOPBBm 3848
#define SEMRESULTTABLEACP2PTOPWEm 3849
#define SEMRESULTTABLEIPTTm 3850
#define SEMRESULTTABLEISIDMPm 3851
#define SEMRESULTTABLEISIDP2Pm 3852
#define SEMRESULTTABLELABELLSPm 3853
#define SEMRESULTTABLELABELPWEMPm 3854
#define SEMRESULTTABLELABELPWEP2Pm 3855
#define SEMRESULTTABLELABELVRLm 3856
#define SEMRESULTTABLETRILLm 3857
#define SEQMm 3858
#define SERVICE_COS_MAPm 3859
#define SERVICE_PORT_MAPm 3860
#define SERVICE_QUEUE_MAPm 3861
#define SER_MEMORYm 3862
#define SER_RESULT_0m 3863
#define SER_RESULT_1m 3864
#define SER_RESULT_DATA_0m 3865
#define SER_RESULT_DATA_1m 3866
#define SER_RESULT_EXPECTED_0m 3867
#define SER_RESULT_EXPECTED_1m 3868
#define SHAPER_BUCKET_0m 3869
#define SHAPER_BUCKET_1m 3870
#define SHAPER_BUCKET_2m 3871
#define SHAPER_BUCKET_3m 3872
#define SHAPER_DESCRIPTOR_MEMORY_STATICm 3873
#define SHAPER_EVENTm 3874
#define SHAPER_LEAK_0m 3875
#define SHAPER_LEAK_1m 3876
#define SHAPER_LEAK_2m 3877
#define SHAPER_LEAK_3m 3878
#define SHAPER_STATEm 3879
#define SLQ_COUNTERm 3880
#define SMOOTHDIVISIONm 3881
#define SNOOPACTIONm 3882
#define SNOOPMIRRORTABLE0m 3883
#define SNOOPMIRRORTABLE1m 3884
#define SNPACTPROFILEm 3885
#define SOPMMUm 3886
#define SOURCE_MOD_PROXY_TABLEm 3887
#define SOURCE_NODE_TYPE_TABm 3888
#define SOURCE_TRUNK_MAP_MODBASEm 3889
#define SOURCE_TRUNK_MAP_TABLEm 3890
#define SOURCE_VPm 3891
#define SOURCE_VP_2m 3892
#define SOURCE_VP_ATTRIBUTES_2m 3893
#define SPORT_EHG_RX_TUNNEL_DATAm 3894
#define SPORT_EHG_RX_TUNNEL_MASKm 3895
#define SPORT_EHG_TX_TUNNEL_DATAm 3896
#define SPRDPRMm 3897
#define SRCDESTPORTFORL3ACL_KEYm 3898
#define SRCQRNGm 3899
#define SRCSYSTEMPORTFEMBITSELECTTABLEm 3900
#define SRCSYSTEMPORTFEMFIELDSELECTMAPm 3901
#define SRCSYSTEMPORTFEMMAPINDEXTABLEm 3902
#define SRC_MODID_BLOCKm 3903
#define SRC_MODID_EGRESSm 3904
#define SRC_MODID_INGRESS_BLOCKm 3905
#define SRDPRBm 3906
#define STATSCFGm 3907
#define STG_TABm 3908
#define STMm 3909
#define STPm 3910
#define STPTABLEm 3911
#define SUBNETCLASSIFYm 3912
#define SUBPORT_MAP_TABLEm 3913
#define SUBPORT_SHAPER_TABLEm 3914
#define SUBPORT_TAG_TO_PP_PORT_MAPm 3915
#define SUBPORT_TAG_TO_PP_PORT_MAP_DATA_ONLYm 3916
#define SUBPORT_TAG_TO_PP_PORT_MAP_ONLYm 3917
#define SUBPORT_WERR_TABLEm 3918
#define SVEMMANAGEMENTREQUESTm 3919
#define SVM_MACROFLOW_INDEX_TABLEm 3920
#define SVM_METER_TABLEm 3921
#define SVM_OFFSET_TABLEm 3922
#define SVM_POLICY_TABLEm 3923
#define SVP_DISABLE_VLAN_CHECKS_TABm 3924
#define SYSPm 3925
#define SYSPORT_PRI_HIm 3926
#define SYSPORT_PRI_LOm 3927
#define SYSPORT_TO_NODEm 3928
#define SYSPORT_TO_QUEUEm 3929
#define SYSTEM_CONFIG_TABLEm 3930
#define SYSTEM_CONFIG_TABLE_MODBASEm 3931
#define SYS_PORTMAPm 3932
#define TABLE0_LOG_TO_PHY_MAPm 3933
#define TABLE1_LOG_TO_PHY_MAPm 3934
#define TABLE2_LOG_TO_PHY_MAPm 3935
#define TABLE3_LOG_TO_PHY_MAPm 3936
#define TABLE4_LOG_TO_PHY_MAPm 3937
#define TAILm 3938
#define TAIL_LLAm 3939
#define TAPS_BB_CMD_NOPm 3940
#define TAPS_BB_CMD_READm 3941
#define TAPS_BB_CMD_WRITEm 3942
#define TAPS_BB_RAW_CMD_READm 3943
#define TAPS_BB_RAW_CMD_WRITEm 3944
#define TAPS_BRR_CMD_NOPm 3945
#define TAPS_BRR_CMD_READm 3946
#define TAPS_BRR_CMD_WRITEm 3947
#define TAPS_BRR_WIDE_CMD_READm 3948
#define TAPS_BRR_WIDE_CMD_WRITEm 3949
#define TAPS_RPB_CMD_FIND_BUCKETm 3950
#define TAPS_RPB_CMD_NOPm 3951
#define TAPS_RPB_CMD_PROPAGATEm 3952
#define TAPS_RPB_CMD_READm 3953
#define TAPS_RPB_CMD_REPLACEm 3954
#define TAPS_RPB_CMD_WRITEm 3955
#define TAPS_RPB_RAW_TCAM_CMD_READm 3956
#define TAPS_RPB_RAW_TCAM_CMD_WRITEm 3957
#define TCAMACTION0m 3958
#define TCAMACTION1m 3959
#define TCAMACTION2m 3960
#define TCAMACTION3m 3961
#define TCAMBANKm 3962
#define TCAM_1STPASSKEYPROFILERESOLVEDDATAm 3963
#define TCAM_2NDPASSKEYPROFILERESOLVEDDATAm 3964
#define TCAM_KEYRESOLUTIONPROFILEm 3965
#define TCDPMAPm 3966
#define TCDPMAPTABLEm 3967
#define TCP_FNm 3968
#define TC_FREE_POOLm 3969
#define TDMCONFIGm 3970
#define TDM_TABLEm 3971
#define THDIEMA_THDI_PORT_PG_CNTRSm 3972
#define THDIEMA_THDI_PORT_PG_CONFIGm 3973
#define THDIEMA_THDI_PORT_SP_CNTRSm 3974
#define THDIEMA_THDI_PORT_SP_CONFIGm 3975
#define THDIEXT_THDI_PORT_PG_CNTRSm 3976
#define THDIEXT_THDI_PORT_PG_CONFIGm 3977
#define THDIEXT_THDI_PORT_SP_CNTRSm 3978
#define THDIEXT_THDI_PORT_SP_CONFIGm 3979
#define THDIQEN_THDI_PORT_PG_CNTRSm 3980
#define THDIQEN_THDI_PORT_PG_CONFIGm 3981
#define THDIQEN_THDI_PORT_SP_CNTRSm 3982
#define THDIQEN_THDI_PORT_SP_CONFIGm 3983
#define THDIRQE_THDI_PORT_PG_CNTRSm 3984
#define THDIRQE_THDI_PORT_PG_CONFIGm 3985
#define THDIRQE_THDI_PORT_SP_CNTRSm 3986
#define THDIRQE_THDI_PORT_SP_CONFIGm 3987
#define THDI_PORT_PG_BSTm 3988
#define THDI_PORT_PG_BST_Xm 3989
#define THDI_PORT_PG_BST_Ym 3990
#define THDI_PORT_PG_CNTRSm 3991
#define THDI_PORT_PG_CNTRS_RT1_Xm 3992
#define THDI_PORT_PG_CNTRS_RT1_Ym 3993
#define THDI_PORT_PG_CNTRS_RT2_Xm 3994
#define THDI_PORT_PG_CNTRS_RT2_Ym 3995
#define THDI_PORT_PG_CNTRS_SH1_Xm 3996
#define THDI_PORT_PG_CNTRS_SH1_Ym 3997
#define THDI_PORT_PG_CNTRS_SH2_Xm 3998
#define THDI_PORT_PG_CNTRS_SH2_Ym 3999
#define THDI_PORT_PG_CONFIGm 4000
#define THDI_PORT_PG_CONFIG0_Xm 4001
#define THDI_PORT_PG_CONFIG0_Ym 4002
#define THDI_PORT_PG_CONFIG1_Xm 4003
#define THDI_PORT_PG_CONFIG1_Ym 4004
#define THDI_PORT_PG_CONFIG2_Xm 4005
#define THDI_PORT_PG_CONFIG2_Ym 4006
#define THDI_PORT_PG_CONFIG_Xm 4007
#define THDI_PORT_PG_CONFIG_Ym 4008
#define THDI_PORT_SP_BSTm 4009
#define THDI_PORT_SP_BST_Xm 4010
#define THDI_PORT_SP_BST_Ym 4011
#define THDI_PORT_SP_CNTRSm 4012
#define THDI_PORT_SP_CNTRS_RT_Xm 4013
#define THDI_PORT_SP_CNTRS_RT_Ym 4014
#define THDI_PORT_SP_CNTRS_SH_Xm 4015
#define THDI_PORT_SP_CNTRS_SH_Ym 4016
#define THDI_PORT_SP_CONFIGm 4017
#define THDI_PORT_SP_CONFIG0_Xm 4018
#define THDI_PORT_SP_CONFIG0_Ym 4019
#define THDI_PORT_SP_CONFIG1_Xm 4020
#define THDI_PORT_SP_CONFIG1_Ym 4021
#define THDI_PORT_SP_CONFIG2_Xm 4022
#define THDI_PORT_SP_CONFIG2_Ym 4023
#define THDI_PORT_SP_CONFIG_Xm 4024
#define THDI_PORT_SP_CONFIG_Ym 4025
#define THDO_CONFIG_0Am 4026
#define THDO_CONFIG_0Bm 4027
#define THDO_CONFIG_1Am 4028
#define THDO_CONFIG_1Bm 4029
#define THDO_CONFIG_EX_0Am 4030
#define THDO_CONFIG_EX_0Bm 4031
#define THDO_CONFIG_EX_1Am 4032
#define THDO_CONFIG_EX_1Bm 4033
#define THDO_OFFSET_0Am 4034
#define THDO_OFFSET_0Bm 4035
#define THDO_OFFSET_1Am 4036
#define THDO_OFFSET_1Bm 4037
#define THDO_OFFSET_EX_0Am 4038
#define THDO_OFFSET_EX_0Bm 4039
#define THDO_OFFSET_EX_1Am 4040
#define THDO_OFFSET_EX_1Bm 4041
#define THDO_OPNCOUNT_QENTRYm 4042
#define THDO_QCOUNT_CELL_1m 4043
#define THDO_QCOUNT_QENTRY_0m 4044
#define THDO_QCOUNT_QENTRY_1m 4045
#define THDO_QRESET_VALUE_CELL_1m 4046
#define THDO_QRESET_VALUE_QENTRY_1m 4047
#define THDO_QSTATUS_CELL_1m 4048
#define THDO_QSTATUS_QENTRY_1m 4049
#define TIMESLOT_BURST_SIZE_BYTESm 4050
#define TMA_HASH0_RANDTABLE0m 4051
#define TMA_HASH0_RANDTABLE1m 4052
#define TMA_HASH0_RANDTABLE2m 4053
#define TMA_HASH0_RANDTABLE3m 4054
#define TMA_HASH0_RANDTABLE4m 4055
#define TMA_HASH0_RANDTABLE5m 4056
#define TMA_HASH0_RANDTABLE6m 4057
#define TMA_HASH0_RANDTABLE7m 4058
#define TMA_HASH1_RANDTABLE0m 4059
#define TMA_HASH1_RANDTABLE1m 4060
#define TMA_HASH1_RANDTABLE2m 4061
#define TMA_HASH1_RANDTABLE3m 4062
#define TMA_HASH1_RANDTABLE4m 4063
#define TMA_HASH1_RANDTABLE5m 4064
#define TMA_HASH1_RANDTABLE6m 4065
#define TMA_HASH1_RANDTABLE7m 4066
#define TMA_PM_HIST0m 4067
#define TMA_PM_HIST1m 4068
#define TMA_PM_HIST2m 4069
#define TMA_PM_HIST3m 4070
#define TMA_PM_HIST4m 4071
#define TMA_PM_HIST5m 4072
#define TMA_PM_HIST6m 4073
#define TMA_PM_HIST7m 4074
#define TMB_DISTRIBUTOR_REGION_DEFINITIONm 4075
#define TMB_DISTRIBUTOR_SCRAMBLE_TABLE0m 4076
#define TMB_DISTRIBUTOR_SCRAMBLE_TABLE1m 4077
#define TMB_DISTRIBUTOR_SCRAMBLE_TABLE2m 4078
#define TMB_HASH0_RANDTABLE0m 4079
#define TMB_HASH0_RANDTABLE1m 4080
#define TMB_HASH0_RANDTABLE2m 4081
#define TMB_HASH0_RANDTABLE3m 4082
#define TMB_HASH0_RANDTABLE4m 4083
#define TMB_HASH0_RANDTABLE5m 4084
#define TMB_HASH0_RANDTABLE6m 4085
#define TMB_HASH0_RANDTABLE7m 4086
#define TMB_LPM_DBUCKET_IPV4_128m 4087
#define TMB_LPM_DBUCKET_IPV4_256m 4088
#define TMB_LPM_DBUCKET_IPV6_128m 4089
#define TMB_LPM_DBUCKET_IPV6_256m 4090
#define TMB_UPDATER_CMD_EML_DELETEm 4091
#define TMB_UPDATER_CMD_EML_INS_BEGIN_ENDm 4092
#define TMB_UPDATER_CMD_FIFO0m 4093
#define TMB_UPDATER_CMD_FIFO1m 4094
#define TMB_UPDATER_CMD_LOCK_RELEASEm 4095
#define TMB_UPDATER_CMD_NOPm 4096
#define TMB_UPDATER_CMD_RAW_READm 4097
#define TMB_UPDATER_CMD_RAW_WRITEm 4098
#define TMB_UPDATER_CMD_XL_READm 4099
#define TMB_UPDATER_CMD_XL_WRITEm 4100
#define TMB_UPDATER_FREE_CHAIN_FIFO0m 4101
#define TMB_UPDATER_FREE_CHAIN_FIFO1m 4102
#define TMB_UPDATER_FREE_CHAIN_FIFO2m 4103
#define TMB_UPDATER_FREE_CHAIN_FIFO3m 4104
#define TMB_UPDATER_RECYCLE_CHAIN_FIFOm 4105
#define TMB_UPDATER_RESPONSEm 4106
#define TMB_UPDATER_RSP_FIFO0m 4107
#define TMB_UPDATER_RSP_FIFO1m 4108
#define TMB_UPDATER_TAPS_RESPONSEm 4109
#define TMPORTPPCONTEXTCONFIGm 4110
#define TMPORTPPPORTCONFIGm 4111
#define TMPORTSYSPORTCONFIGm 4112
#define TOKEN_MEMORY_CONTROLLERm 4113
#define TOS_2COSm 4114
#define TOS_FNm 4115
#define TRAFFICCLASSMAPPINGm 4116
#define TRILL_DROP_STATSm 4117
#define TRILL_DROP_STATS_Xm 4118
#define TRILL_DROP_STATS_Ym 4119
#define TRUNK32_CONFIG_TABLEm 4120
#define TRUNK32_PORT_TABLEm 4121
#define TRUNK_BITMAPm 4122
#define TRUNK_CBL_TABLEm 4123
#define TRUNK_EGR_MASKm 4124
#define TRUNK_GROUPm 4125
#define TRUNK_MEMBERm 4126
#define TTLSCOPEm 4127
#define TTL_FNm 4128
#define TXLP_DEBUG_COUNTER0m 4129
#define TXLP_DEBUG_COUNTER1m 4130
#define TXLP_DEBUG_COUNTER2m 4131
#define TXLP_DEBUG_COUNTER3m 4132
#define TXLP_DEBUG_COUNTER4m 4133
#define TXLP_DEBUG_COUNTER5m 4134
#define TXLP_DEBUG_COUNTER6m 4135
#define TXLP_DEBUG_COUNTER7m 4136
#define TXLP_DEBUG_COUNTER8m 4137
#define TXLP_DEBUG_COUNTER9m 4138
#define TXLP_DEBUG_COUNTER10m 4139
#define TXLP_DEBUG_COUNTER11m 4140
#define TXLP_INT2EXT_STREAM_MAP_TABLEm 4141
#define TXLP_PORT_ADDR_MAP_TABLEm 4142
#define TXLP_PORT_MMU_REQUESTSm 4143
#define TXLP_PORT_REQUESTSm 4144
#define TXLP_PORT_STREAM_BITMAP_TABLEm 4145
#define TXLP_PORT_USED_ENTRIESm 4146
#define TXLP_STREAM_ADDR_MAP_TABLEm 4147
#define TXLP_STREAM_MMU_REQUESTSm 4148
#define TXLP_STREAM_USED_ENTRIESm 4149
#define TXSACRPTPKTSm 4150
#define TXSAPRTCPKTSm 4151
#define TXSCCRPTBYTm 4152
#define TXSCCRPTPKTSm 4153
#define TXSCPRTCBYTm 4154
#define TXSCPRTCPKTSm 4155
#define TXTAGTABLEm 4156
#define TXUNTAGPKTSm 4157
#define TX_PFC_SRC_PORT_LKUPm 4158
#define TX_PROT_GROUP_TABLEm 4159
#define TX_SFI_CFIFOm 4160
#define TX_SFI_DFIFOm 4161
#define TYPE_RESOLUTION_TABLEm 4162
#define UCFIFOm 4163
#define UDF_CONDITIONAL_CHECK_TABLE_CAMm 4164
#define UDF_CONDITIONAL_CHECK_TABLE_RAMm 4165
#define UDF_OFFSETm 4166
#define UFLOW_Am 4167
#define UFLOW_Bm 4168
#define UNKNOWNDAACTIONPROFILESm 4169
#define UNKNOWN_HGI_BITMAPm 4170
#define UNKNOWN_MCAST_BLOCK_MASKm 4171
#define UNKNOWN_UCAST_BLOCK_MASKm 4172
#define VFIm 4173
#define VFI_1m 4174
#define VFP_HASH_FIELD_BMAP_TABLE_Am 4175
#define VFP_HASH_FIELD_BMAP_TABLE_Bm 4176
#define VFP_POLICY_TABLEm 4177
#define VFP_TCAMm 4178
#define VLANEDITPCPDEIMAPm 4179
#define VLANPORTMEMBERSHIPTABLEm 4180
#define VLANRANGECOMPRESSIONTABLEm 4181
#define VLANTABLEm 4182
#define VLAN_COS_MAPm 4183
#define VLAN_MACm 4184
#define VLAN_MAC_OVERFLOWm 4185
#define VLAN_MAC_SCRATCHm 4186
#define VLAN_MPLSm 4187
#define VLAN_OR_VFI_MAC_COUNTm 4188
#define VLAN_OR_VFI_MAC_LIMITm 4189
#define VLAN_PROFILE_2m 4190
#define VLAN_PROFILE_TABm 4191
#define VLAN_PROTOCOLm 4192
#define VLAN_PROTOCOL_DATAm 4193
#define VLAN_SUBNETm 4194
#define VLAN_SUBNET_DATA_ONLYm 4195
#define VLAN_SUBNET_ONLYm 4196
#define VLAN_TABm 4197
#define VLAN_XLATEm 4198
#define VLAN_XLATE_1m 4199
#define VLAN_XLATE_1_HIT_ONLYm 4200
#define VLAN_XLATE_2_HIT_ONLYm 4201
#define VLAN_XLATE_DATA_ONLYm 4202
#define VLAN_XLATE_EXTDm 4203
#define VLAN_XLATE_LPm 4204
#define VLAN_XLATE_MASKm 4205
#define VLAN_XLATE_ONLYm 4206
#define VLAN_XLATE_OVERFLOWm 4207
#define VLAN_XLATE_SCRATCHm 4208
#define VOQ_ARRIVALSm 4209
#define VOQ_CONFIGm 4210
#define VOQ_COS_MAPm 4211
#define VOQ_MOD_MAPm 4212
#define VOQ_PORT_MAPm 4213
#define VQFCPRMAm 4214
#define VQFCPRMBm 4215
#define VQFCPRMCm 4216
#define VQFCPRMDm 4217
#define VQPRMAm 4218
#define VQPRMBm 4219
#define VQPRMCm 4220
#define VQPRMDm 4221
#define VRFm 4222
#define VRFCONFIGm 4223
#define VRIDMYMACMAPm 4224
#define VSIDANOTFOUNDm 4225
#define VSIFIDCLASSm 4226
#define VSIISIDm 4227
#define VSIMEMBERSHIPm 4228
#define VSIMYMACm 4229
#define VSITOPOLOGYIDm 4230
#define VSQA_AVGm 4231
#define VSQA_QSZm 4232
#define VSQB_AVGm 4233
#define VSQB_QSZm 4234
#define VSQC_AVGm 4235
#define VSQC_QSZm 4236
#define VSQDRC_Am 4237
#define VSQDRC_Bm 4238
#define VSQDRC_Cm 4239
#define VSQDRC_Dm 4240
#define VSQD_AVGm 4241
#define VSQD_QSZm 4242
#define VTT1STKEYCONSTRUCTION0m 4243
#define VTT1STKEYCONSTRUCTION1m 4244
#define VTT2NDKEYCONSTRUCTIONm 4245
#define VTTINPPPORTCONFIGm 4246
#define VTTINPPPORTVLANCONFIGm 4247
#define VTTLLVPm 4248
#define WAFAHALFARADDRSTATUSm 4249
#define WAFAHALFBRADDRSTATUSm 4250
#define WAFBHALFARADDRSTATUSm 4251
#define WAFBHALFBRADDRSTATUSm 4252
#define WAFCHALFARADDRSTATUSm 4253
#define WAFCHALFBRADDRSTATUSm 4254
#define WAFDHALFARADDRSTATUSm 4255
#define WAFDHALFBRADDRSTATUSm 4256
#define WAFEHALFARADDRSTATUSm 4257
#define WAFEHALFBRADDRSTATUSm 4258
#define WAFFHALFARADDRSTATUSm 4259
#define WAFFHALFBRADDRSTATUSm 4260
#define WAFHALFAWADDRm 4261
#define WAFHALFBWADDRm 4262
#define WDFMEMm 4263
#define WDMm 4264
#define WLAN_SVP_TABLEm 4265
#define WRED_AVG_QUEUE_LENGTHm 4266
#define WRED_CURVEm 4267
#define WRED_STATEm 4268
#define XLPORT_WC_UCMEM_DATAm 4269
#define XPORT_EHG_RX_TUNNEL_DATAm 4270
#define XPORT_EHG_RX_TUNNEL_MASKm 4271
#define XPORT_EHG_TX_TUNNEL_DATAm 4272
#define XPORT_WC_UCMEM_DATAm 4273
#define XQPORT_EHG_RX_TUNNEL_DATAm 4274
#define XQPORT_EHG_RX_TUNNEL_MASKm 4275
#define XQPORT_EHG_TX_TUNNEL_DATAm 4276
#define X_ARB_TDM_TABLEm 4277
#define Y_ARB_TDM_TABLEm 4278
#define NUM_SOC_MEM 4279

typedef int soc_field_t;

/* NOTE: 'FIELDf' is the zero value */
#define INVALIDf -1
#define Af 0
#define A9JTAG_M0_READ_QOSf 1
#define A9JTAG_M0_WRITE_QOSf 2
#define A9JTAG_S0_SECURITYf 3
#define A9_ATB_SOFT_RSTNf 4
#define A9_AXI_SOFT_RSTNf 5
#define A9_CORE_0_SOFT_RSTNf 6
#define A9_CORE_1_CLK_ENf 7
#define A9_CORE_1_HW_SW_GATING_SELf 8
#define A9_CORE_1_HYST_ENf 9
#define A9_CORE_1_HYST_VALf 10
#define A9_CORE_1_SOFT_RSTNf 11
#define A9_CORE_1_STPRSTSf 12
#define A9_MP_CORE_SOFT_RSTNf 13
#define AAAKf 14
#define AARB_ECO_OFFf 15
#define ABORTf 16
#define ABORT_ACKf 17
#define ABORT_ACK_DISINTf 18
#define ABORT_BEFORE_COMPLETEf 19
#define ABORT_DMAf 20
#define ABORT_DMA_CH0f 21
#define ABORT_DMA_CH1f 22
#define ABORT_DMA_CH2f 23
#define ABORT_DMA_CH3f 24
#define ABORT_DMA_IF_SER_CHECK_FAILSf 25
#define ABORT_STAT_DMAf 26
#define ACCf 27
#define ACCELERATE_AGERf 28
#define ACCEPTf 29
#define ACCEPTABLEFRAMETYPEf 30
#define ACCEPTABLEFRAMETYPEACTIONf 31
#define ACCEPTABLEFRAMETYPETABLEf 32
#define ACCEPTABLE_FRAME_TYPEf 33
#define ACCEPTABLE_FRAME_TYPE_ACTIONf 34
#define ACCEPTABLE_FRAME_TYPE_DENYf 35
#define ACCEPTABLE_FRAME_TYPE_DENY_MASKf 36
#define ACCEPTABLE_FRAME_TYPE_PROFILEf 37
#define ACCEPTABLE_FRAME_TYPE_TABLEf 38
#define ACCEPTED_PACKETSf 39
#define ACCEPTONEPACKETf 40
#define ACCEPTUNTAGGEDf 41
#define ACCEPT_ONE_PACKETf 42
#define ACCEPT_SOPf 43
#define ACCEPT_UNTAGGEDf 44
#define ACCESSTYPEf 45
#define ACCESS_32BITf 46
#define ACCESS_MODEf 47
#define ACCESS_TYPE_1f 48
#define ACCESS_TYPE_2f 49
#define ACCESS_TYPE_3f 50
#define ACCESS_TYPE_4f 51
#define ACCESS_TYPE_5f 52
#define ACCESS_TYPE_6f 53
#define ACCESS_TYPE_7f 54
#define ACCESS_TYPE_8f 55
#define ACCOUNTING_SELf 56
#define ACCUM_COMP_CNTf 57
#define ACCURACYf 58
#define ACC_DATAf 59
#define ACC_LM_FARf 60
#define ACC_LM_NEARf 61
#define ACC_MEP_PROFILE_FOR_PROFILE_0f 62
#define ACC_MEP_PROFILE_FOR_PROFILE_1f 63
#define ACC_MEP_PROFILE_FOR_PROFILE_2f 64
#define ACC_MEP_PROFILE_FOR_PROFILE_3f 65
#define ACC_TYPEf 66
#define ACE_TABLE_DATAf 67
#define ACE_TABLE_INITIATE_PAR_ERRf 68
#define ACE_TABLE_PARITY_ERR_MASKf 69
#define ACE_TO_FHEI_INITIATE_PAR_ERRf 70
#define ACE_TO_FHEI_PARITY_ERR_MASKf 71
#define ACE_TO_OUT_LIF_INITIATE_PAR_ERRf 72
#define ACE_TO_OUT_LIF_PARITY_ERR_MASKf 73
#define ACE_TO_OUT_PP_PORT_INITIATE_PAR_ERRf 74
#define ACE_TO_OUT_PP_PORT_PARITY_ERR_MASKf 75
#define ACE_VARIABLEf 76
#define ACE_VARIABLE_MASKf 77
#define ACHf 78
#define ACKf 79
#define ACK_DISINTf 80
#define ACK_INTIDf 81
#define ACLf 82
#define ACLDP0f 83
#define ACLDP1f 84
#define ACLMf 85
#define ACLRECIEVEf 86
#define ACL_DATAf 87
#define ACL_PROFILEf 88
#define ACL_RECIEVEf 89
#define ACL_VECf 90
#define ACP2PTOACVSIf 91
#define ACP2PTOPWEVSIf 92
#define ACR_BLOCK_AFTER_DEQ_DONEf 93
#define ACR_BLOCK_AGER_1_IN_2f 94
#define ACR_BYTES_TO_REMOVEf 95
#define ACR_COUNTER_Af 96
#define ACR_COUNTER_Bf 97
#define ACR_DESTINATIONf 98
#define ACR_DPf 99
#define ACR_DP_METER_COMMANDf 100
#define ACR_ECMP_LB_KEY_PACKET_DATAf 101
#define ACR_EEIf 102
#define ACR_EGRESS_LEARN_ENABLEf 103
#define ACR_EXCLUDE_SRCf 104
#define ACR_FORWARDf 105
#define ACR_FORWARDING_CODEf 106
#define ACR_FORWARDING_OFFSETf 107
#define ACR_FWD_HDR_ENCAPSULATIONf 108
#define ACR_IEEE_1588f 109
#define ACR_IGNORE_CPf 110
#define ACR_INGRESS_LEARN_ENABLEf 111
#define ACR_INGRESS_SHAPING_DESTINATIONf 112
#define ACR_IN_DSCP_EXPf 113
#define ACR_IN_LIFf 114
#define ACR_IN_LIF_PROFILEf 115
#define ACR_IN_PORTf 116
#define ACR_IN_RIFf 117
#define ACR_IN_TTLf 118
#define ACR_LAG_LB_KEY_PACKET_DATAf 119
#define ACR_LEARN_DATA_0_TO_15f 120
#define ACR_LEARN_DATA_16_TO_39f 121
#define ACR_LEARN_FIDf 122
#define ACR_LEARN_OR_TRANSPLANTf 123
#define ACR_LEARN_SA_0_TO_15f 124
#define ACR_LEARN_SA_16_TO_47f 125
#define ACR_METER_Af 126
#define ACR_METER_Bf 127
#define ACR_MIRRORf 128
#define ACR_NATIVE_VSIf 129
#define ACR_OAMf 130
#define ACR_ORIENTATION_IS_HUBf 131
#define ACR_OUTBOUND_MIRROR_DISABLEf 132
#define ACR_OUT_LIFf 133
#define ACR_PACKET_IS_BOOTP_DHCPf 134
#define ACR_PPH_TYPEf 135
#define ACR_RPF_DESTINATIONf 136
#define ACR_RPF_DESTINATION_VALIDf 137
#define ACR_SEQUENCE_NUMBER_TAGf 138
#define ACR_SNOOPf 139
#define ACR_SRC_SYSTEM_PORT_IDf 140
#define ACR_STACKING_ROUTE_HISTORY_BITMAPf 141
#define ACR_STATISTICS_TAGf 142
#define ACR_ST_VSQ_POINTERf 143
#define ACR_SYSTEM_HEADER_PROFILE_INDEXf 144
#define ACR_TCf 145
#define ACR_UNKNOWN_ADDRf 146
#define ACR_USER_HEADER_1f 147
#define ACR_USER_HEADER_2f 148
#define ACR_USER_PRIORITYf 149
#define ACR_VLAN_EDIT_COMMANDf 150
#define ACR_VLAN_EDIT_PCP_DEIf 151
#define ACR_VLAN_EDIT_VID_1f 152
#define ACR_VLAN_EDIT_VID_2f 153
#define ACR_VRFf 154
#define ACR_VSIf 155
#define ACTFLOWBADPARAMSf 156
#define ACTFLOWBADPARAMSMASKf 157
#define ACTFLOWBADSCHf 158
#define ACTFLOWCOSNVALIDf 159
#define ACTFLOWIDf 160
#define ACTIONf 161
#define ACTION0f 162
#define ACTION1f 163
#define ACTIONDROPf 164
#define ACTIONPROFILEACCEPTABLEFRAMETYPE0FWDf 165
#define ACTIONPROFILEACCEPTABLEFRAMETYPE0SNPf 166
#define ACTIONPROFILEACCEPTABLEFRAMETYPE1FWDf 167
#define ACTIONPROFILEACCEPTABLEFRAMETYPE1SNPf 168
#define ACTIONPROFILEACCEPTABLEFRAMETYPE2FWDf 169
#define ACTIONPROFILEACCEPTABLEFRAMETYPE2SNPf 170
#define ACTIONPROFILEACCEPTABLEFRAMETYPE3FWDf 171
#define ACTIONPROFILEACCEPTABLEFRAMETYPE3SNPf 172
#define ACTIONPROFILEARPFWDf 173
#define ACTIONPROFILEARPSNPf 174
#define ACTIONPROFILEBOUNCEBACKf 175
#define ACTIONPROFILECFMTRAPf 176
#define ACTIONPROFILECNMINTERCEPTf 177
#define ACTIONPROFILEDANOTFOUND0FWDf 178
#define ACTIONPROFILEDANOTFOUND0SNPf 179
#define ACTIONPROFILEDANOTFOUND1FWDf 180
#define ACTIONPROFILEDANOTFOUND1SNPf 181
#define ACTIONPROFILEDANOTFOUND2FWDf 182
#define ACTIONPROFILEDANOTFOUND2SNPf 183
#define ACTIONPROFILEDANOTFOUND3FWDf 184
#define ACTIONPROFILEDANOTFOUND3SNPf 185
#define ACTIONPROFILEDANOTFOUNDINDEXf 186
#define ACTIONPROFILEDEFAULTMCV6FWDf 187
#define ACTIONPROFILEDEFAULTMCV6SNPf 188
#define ACTIONPROFILEDEFAULTUCV6FWDf 189
#define ACTIONPROFILEDEFAULTUCV6SNPf 190
#define ACTIONPROFILEDHCPCLIENTFWDf 191
#define ACTIONPROFILEDHCPCLIENTSNPf 192
#define ACTIONPROFILEDHCPSERVERFWDf 193
#define ACTIONPROFILEDHCPSERVERSNPf 194
#define ACTIONPROFILEDHCPV6CLIENTFWDf 195
#define ACTIONPROFILEDHCPV6CLIENTSNPf 196
#define ACTIONPROFILEDHCPV6SERVERFWDf 197
#define ACTIONPROFILEDHCPV6SERVERSNPf 198
#define ACTIONPROFILEDSSSTACKINGf 199
#define ACTIONPROFILEELKERRORFWDf 200
#define ACTIONPROFILEELKERRORSNPf 201
#define ACTIONPROFILEETHFLICMPV6MLDMCLISTENERQUERYFWDf 202
#define ACTIONPROFILEETHFLICMPV6MLDMCLISTENERQUERYSNPf 203
#define ACTIONPROFILEETHFLICMPV6MLDREPORTDONEFWDf 204
#define ACTIONPROFILEETHFLICMPV6MLDREPORTDONESNPf 205
#define ACTIONPROFILEETHFLICMPV6MLDUNDEFINEDFWDf 206
#define ACTIONPROFILEETHFLICMPV6MLDUNDEFINEDSNPf 207
#define ACTIONPROFILEETHFLIGMPMEMBERSHIPQUERYFWDf 208
#define ACTIONPROFILEETHFLIGMPMEMBERSHIPQUERYSNPf 209
#define ACTIONPROFILEETHFLIGMPREPORTLEAVEMSGFWDf 210
#define ACTIONPROFILEETHFLIGMPREPORTLEAVEMSGSNPf 211
#define ACTIONPROFILEETHFLIGMPUNDEFINEDFWDf 212
#define ACTIONPROFILEETHFLIGMPUNDEFINEDSNPf 213
#define ACTIONPROFILEETHMEFL2CPDROPFWDf 214
#define ACTIONPROFILEETHMEFL2CPDROPSNPf 215
#define ACTIONPROFILEETHMEFL2CPPEERFWDf 216
#define ACTIONPROFILEETHMEFL2CPPEERSNPf 217
#define ACTIONPROFILEEXCLUDESRCf 218
#define ACTIONPROFILEFACILITYINVALIDFWDf 219
#define ACTIONPROFILEFACILITYINVALIDSNPf 220
#define ACTIONPROFILEFECENTRYACCESSEDFWDf 221
#define ACTIONPROFILEFECENTRYACCESSEDSNPf 222
#define ACTIONPROFILEICMPDATAGT_576FWDf 223
#define ACTIONPROFILEICMPDATAGT_576SNPf 224
#define ACTIONPROFILEICMPFRAGMENTEDFWDf 225
#define ACTIONPROFILEICMPFRAGMENTEDSNPf 226
#define ACTIONPROFILEICMPREDIRECTFWDf 227
#define ACTIONPROFILEICMPREDIRECTSNPf 228
#define ACTIONPROFILEICMPV6MLDMCLISTENERQUERYFWDf 229
#define ACTIONPROFILEICMPV6MLDMCLISTENERQUERYSNPf 230
#define ACTIONPROFILEICMPV6MLDREPORTDONEMSGFWDf 231
#define ACTIONPROFILEICMPV6MLDREPORTDONEMSGSNPf 232
#define ACTIONPROFILEICMPV6MLDUNDEFINEDFWDf 233
#define ACTIONPROFILEICMPV6MLDUNDEFINEDSNPf 234
#define ACTIONPROFILEIGMPMEMBERSHIPQUERYFWDf 235
#define ACTIONPROFILEIGMPMEMBERSHIPQUERYSNPf 236
#define ACTIONPROFILEIGMPREPORTLEAVEMSGFWDf 237
#define ACTIONPROFILEIGMPREPORTLEAVEMSGSNPf 238
#define ACTIONPROFILEIGMPUNDEFINEDFWDf 239
#define ACTIONPROFILEIGMPUNDEFINEDSNPf 240
#define ACTIONPROFILEILLEGALEEPf 241
#define ACTIONPROFILEIPV4CHECKSUMERRORFWDf 242
#define ACTIONPROFILEIPV4CHECKSUMERRORSNPf 243
#define ACTIONPROFILEIPV4DIPZEROFWDf 244
#define ACTIONPROFILEIPV4DIPZEROSNPf 245
#define ACTIONPROFILEIPV4HASOPTIONSFWDf 246
#define ACTIONPROFILEIPV4HASOPTIONSSNPf 247
#define ACTIONPROFILEIPV4HEADERLENGTHERRORFWDf 248
#define ACTIONPROFILEIPV4HEADERLENGTHERRORSNPf 249
#define ACTIONPROFILEIPV4SIPEQUALDIPFWDf 250
#define ACTIONPROFILEIPV4SIPEQUALDIPSNPf 251
#define ACTIONPROFILEIPV4SIPISMCFWDf 252
#define ACTIONPROFILEIPV4SIPISMCSNPf 253
#define ACTIONPROFILEIPV4TOTALLENGTHERRORFWDf 254
#define ACTIONPROFILEIPV4TOTALLENGTHERRORSNPf 255
#define ACTIONPROFILEIPV4TTL0FWDf 256
#define ACTIONPROFILEIPV4TTL0SNPf 257
#define ACTIONPROFILEIPV4TTL1FWDf 258
#define ACTIONPROFILEIPV4TTL1SNPf 259
#define ACTIONPROFILEIPV4VERSIONERRORFWDf 260
#define ACTIONPROFILEIPV4VERSIONERRORSNPf 261
#define ACTIONPROFILEIPV6HOPCOUNT0FWDf 262
#define ACTIONPROFILEIPV6HOPCOUNT0SNPf 263
#define ACTIONPROFILEIPV6HOPCOUNT1FWDf 264
#define ACTIONPROFILEIPV6HOPCOUNT1SNPf 265
#define ACTIONPROFILEIPV6IPV4COMPATIBLEDESTINATIONFWDf 266
#define ACTIONPROFILEIPV6IPV4COMPATIBLEDESTINATIONSNPf 267
#define ACTIONPROFILEIPV6IPV4MAPPEDDESTINATIONFWDf 268
#define ACTIONPROFILEIPV6IPV4MAPPEDDESTINATIONSNPf 269
#define ACTIONPROFILEIPV6LINKLOCALDESTINATIONFWDf 270
#define ACTIONPROFILEIPV6LINKLOCALDESTINATIONSNPf 271
#define ACTIONPROFILEIPV6LINKLOCALSOURCEFWDf 272
#define ACTIONPROFILEIPV6LINKLOCALSOURCESNPf 273
#define ACTIONPROFILEIPV6LOOPBACKADDRESSFWDf 274
#define ACTIONPROFILEIPV6LOOPBACKADDRESSSNPf 275
#define ACTIONPROFILEIPV6MULTICASTDESTINATIONFWDf 276
#define ACTIONPROFILEIPV6MULTICASTDESTINATIONSNPf 277
#define ACTIONPROFILEIPV6MULTICASTSOURCEFWDf 278
#define ACTIONPROFILEIPV6MULTICASTSOURCESNPf 279
#define ACTIONPROFILEIPV6NEXTHEADERNULLFWDf 280
#define ACTIONPROFILEIPV6NEXTHEADERNULLSNPf 281
#define ACTIONPROFILEIPV6SITELOCALDESTINATIONFWDf 282
#define ACTIONPROFILEIPV6SITELOCALDESTINATIONSNPf 283
#define ACTIONPROFILEIPV6SITELOCALSOURCEFWDf 284
#define ACTIONPROFILEIPV6SITELOCALSOURCESNPf 285
#define ACTIONPROFILEIPV6UNSPECIFIEDDESTINATIONFWDf 286
#define ACTIONPROFILEIPV6UNSPECIFIEDDESTINATIONSNPf 287
#define ACTIONPROFILEIPV6UNSPECIFIEDSOURCEFWDf 288
#define ACTIONPROFILEIPV6UNSPECIFIEDSOURCESNPf 289
#define ACTIONPROFILEIPV6VERSIONERRORFWDf 290
#define ACTIONPROFILEIPV6VERSIONERRORSNPf 291
#define ACTIONPROFILELAGMULTICASTf 292
#define ACTIONPROFILEMCEXPLICITRPFFAILFWDf 293
#define ACTIONPROFILEMCEXPLICITRPFFAILSNPf 294
#define ACTIONPROFILEMCUSESIPASISRPFFAILFWDf 295
#define ACTIONPROFILEMCUSESIPASISRPFFAILSNPf 296
#define ACTIONPROFILEMCUSESIPECMPFWDf 297
#define ACTIONPROFILEMCUSESIPECMPSNPf 298
#define ACTIONPROFILEMCUSESIPRPFFAILFWDf 299
#define ACTIONPROFILEMCUSESIPRPFFAILSNPf 300
#define ACTIONPROFILEMPLSCONTROLWORDDROPFWDf 301
#define ACTIONPROFILEMPLSCONTROLWORDDROPSNPf 302
#define ACTIONPROFILEMPLSCONTROLWORDTRAPFWDf 303
#define ACTIONPROFILEMPLSCONTROLWORDTRAPSNPf 304
#define ACTIONPROFILEMPLSP2PMPLSX4FWDf 305
#define ACTIONPROFILEMPLSP2PMPLSX4SNPf 306
#define ACTIONPROFILEMPLSP2PNOBOSFWDf 307
#define ACTIONPROFILEMPLSP2PNOBOSSNPf 308
#define ACTIONPROFILEMPLSTTL0FWDf 309
#define ACTIONPROFILEMPLSTTL0SNPf 310
#define ACTIONPROFILEMPLSTTL1FWDf 311
#define ACTIONPROFILEMPLSTTL1SNPf 312
#define ACTIONPROFILEMPLSUNKNOWNLABELFWDf 313
#define ACTIONPROFILEMPLSUNKNOWNLABELSNPf 314
#define ACTIONPROFILEMTUVIOLATIONf 315
#define ACTIONPROFILEMYARPFWDf 316
#define ACTIONPROFILEMYARPSNPf 317
#define ACTIONPROFILENOVSITRANSLATIONf 318
#define ACTIONPROFILEP2PMISCONFIGURATIONFWDf 319
#define ACTIONPROFILEP2PMISCONFIGURATIONSNPf 320
#define ACTIONPROFILEPBPLEARNSNOOPFWDf 321
#define ACTIONPROFILEPBPLEARNSNOOPSNPf 322
#define ACTIONPROFILEPBPSADROP0FWDf 323
#define ACTIONPROFILEPBPSADROP0SNPf 324
#define ACTIONPROFILEPBPSADROP1FWDf 325
#define ACTIONPROFILEPBPSADROP1SNPf 326
#define ACTIONPROFILEPBPSADROP2FWDf 327
#define ACTIONPROFILEPBPSADROP2SNPf 328
#define ACTIONPROFILEPBPSADROP3FWDf 329
#define ACTIONPROFILEPBPSADROP3SNPf 330
#define ACTIONPROFILEPBPTETRANSPLANTFWDf 331
#define ACTIONPROFILEPBPTETRANSPLANTSNPf 332
#define ACTIONPROFILEPBPTEUNKNOWNTUNNELFWDf 333
#define ACTIONPROFILEPBPTEUNKNOWNTUNNELSNPf 334
#define ACTIONPROFILEPBPTRANSPLANTFWDf 335
#define ACTIONPROFILEPBPTRANSPLANTSNPf 336
#define ACTIONPROFILEPORTNOTPERMITTEDFWDf 337
#define ACTIONPROFILEPORTNOTPERMITTEDSNPf 338
#define ACTIONPROFILEPRIVATEVLANf 339
#define ACTIONPROFILERQPDISCARDf 340
#define ACTIONPROFILESAAUTHENTICATIONFAILEDFWDf 341
#define ACTIONPROFILESAAUTHENTICATIONFAILEDSNPf 342
#define ACTIONPROFILESADROP0FWDf 343
#define ACTIONPROFILESADROP0SNPf 344
#define ACTIONPROFILESADROP1FWDf 345
#define ACTIONPROFILESADROP1SNPf 346
#define ACTIONPROFILESADROP2FWDf 347
#define ACTIONPROFILESADROP2SNPf 348
#define ACTIONPROFILESADROP3FWDf 349
#define ACTIONPROFILESADROP3SNPf 350
#define ACTIONPROFILESADROPINDEXf 351
#define ACTIONPROFILESAEQUALSDAFWDf 352
#define ACTIONPROFILESAEQUALSDASNPf 353
#define ACTIONPROFILESAMEINTERFACEFWDf 354
#define ACTIONPROFILESAMEINTERFACESNPf 355
#define ACTIONPROFILESAMULTICASTFWDf 356
#define ACTIONPROFILESAMULTICASTSNPf 357
#define ACTIONPROFILESANOTFOUND0FWDf 358
#define ACTIONPROFILESANOTFOUND0SNPf 359
#define ACTIONPROFILESANOTFOUND1FWDf 360
#define ACTIONPROFILESANOTFOUND1SNPf 361
#define ACTIONPROFILESANOTFOUND2FWDf 362
#define ACTIONPROFILESANOTFOUND2SNPf 363
#define ACTIONPROFILESANOTFOUND3FWDf 364
#define ACTIONPROFILESANOTFOUND3SNPf 365
#define ACTIONPROFILESANOTFOUNDINDEXf 366
#define ACTIONPROFILESPLITHORIZONf 367
#define ACTIONPROFILESRCEQUALDESTf 368
#define ACTIONPROFILETABLEf 369
#define ACTIONPROFILETCPEQUALPORTSFWDf 370
#define ACTIONPROFILETCPEQUALPORTSSNPf 371
#define ACTIONPROFILETCPFRAGMENTINCOMPLETEHEADERFWDf 372
#define ACTIONPROFILETCPFRAGMENTINCOMPLETEHEADERSNPf 373
#define ACTIONPROFILETCPFRAGMENTOFFSETLT8FWDf 374
#define ACTIONPROFILETCPFRAGMENTOFFSETLT8SNPf 375
#define ACTIONPROFILETCPSNFLAGSZEROFWDf 376
#define ACTIONPROFILETCPSNFLAGSZEROSNPf 377
#define ACTIONPROFILETCPSNZEROFLAGSSETFWDf 378
#define ACTIONPROFILETCPSNZEROFLAGSSETSNPf 379
#define ACTIONPROFILETCPSYNFINFWDf 380
#define ACTIONPROFILETCPSYNFINSNPf 381
#define ACTIONPROFILETRILLSAMEINTERFACEf 382
#define ACTIONPROFILETRILLTTLZEROf 383
#define ACTIONPROFILETRILLUNKNOWNMCFWDf 384
#define ACTIONPROFILETRILLUNKNOWNMCSNPf 385
#define ACTIONPROFILETRILLUNKNOWNUCFWDf 386
#define ACTIONPROFILETRILLUNKNOWNUCSNPf 387
#define ACTIONPROFILETTLSCOPEf 388
#define ACTIONPROFILEUCLOOSERPFFWDf 389
#define ACTIONPROFILEUCLOOSERPFSNPf 390
#define ACTIONPROFILEUCSTRICTRPFFAILFWDf 391
#define ACTIONPROFILEUCSTRICTRPFFAILSNPf 392
#define ACTIONPROFILEUDPEQUALPORTSFWDf 393
#define ACTIONPROFILEUDPEQUALPORTSSNPf 394
#define ACTIONPROFILEUNACCEPTABLEFRAMETYPEf 395
#define ACTIONPROFILEUNEXPECTEDVIDFWDf 396
#define ACTIONPROFILEUNEXPECTEDVIDSNPf 397
#define ACTIONPROFILEUNKNOWNDAf 398
#define ACTIONPROFILEVLANMEMBERSHIPf 399
#define ACTIONPROFILE_8021XFWDf 400
#define ACTIONPROFILE_8021XSNPf 401
#define ACTIONSf 402
#define ACTIONTRANSPLANTPAYLOADDATAf 403
#define ACTIONTRANSPLANTPAYLOADMASKf 404
#define ACTIONTYPEf 405
#define ACTION_1f 406
#define ACTION_2f 407
#define ACTION_3f 408
#define ACTION_BITMAPf 409
#define ACTION_CFAPf 410
#define ACTION_CONTROL_TMf 411
#define ACTION_DROPf 412
#define ACTION_EN_THDIf 413
#define ACTION_EN_THDOf 414
#define ACTION_INDEXf 415
#define ACTION_PRI_MODIFIERf 416
#define ACTION_PROFILE_8021X_FWDf 417
#define ACTION_PROFILE_8021X_SNPf 418
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_0_FWDf 419
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_0_SNPf 420
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_1_FWDf 421
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_1_SNPf 422
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_2_FWDf 423
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_2_SNPf 424
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_3_FWDf 425
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_3_SNPf 426
#define ACTION_PROFILE_ARP_FWDf 427
#define ACTION_PROFILE_ARP_SNPf 428
#define ACTION_PROFILE_BOUNCE_BACKf 429
#define ACTION_PROFILE_CNM_INTERCEPTf 430
#define ACTION_PROFILE_DA_NOT_FOUND_INDEXf 431
#define ACTION_PROFILE_DHCPV6_CLIENT_FWDf 432
#define ACTION_PROFILE_DHCPV6_CLIENT_SNPf 433
#define ACTION_PROFILE_DHCPV6_SERVER_FWDf 434
#define ACTION_PROFILE_DHCPV6_SERVER_SNPf 435
#define ACTION_PROFILE_DHCP_CLIENT_FWDf 436
#define ACTION_PROFILE_DHCP_CLIENT_SNPf 437
#define ACTION_PROFILE_DHCP_SERVER_FWDf 438
#define ACTION_PROFILE_DHCP_SERVER_SNPf 439
#define ACTION_PROFILE_DSS_STACKINGf 440
#define ACTION_PROFILE_ELK_ERROR_FWDf 441
#define ACTION_PROFILE_ELK_ERROR_SNPf 442
#define ACTION_PROFILE_ELK_REJECTED_FWDf 443
#define ACTION_PROFILE_ELK_REJECTED_SNPf 444
#define ACTION_PROFILE_ETH_FL_ICMPV6_MLD_MC_LISTENER_QUERY_FWDf 445
#define ACTION_PROFILE_ETH_FL_ICMPV6_MLD_MC_LISTENER_QUERY_SNPf 446
#define ACTION_PROFILE_ETH_FL_ICMPV6_MLD_REPORT_DONE_FWDf 447
#define ACTION_PROFILE_ETH_FL_ICMPV6_MLD_REPORT_DONE_SNPf 448
#define ACTION_PROFILE_ETH_FL_ICMPV6_MLD_UNDEFINED_FWDf 449
#define ACTION_PROFILE_ETH_FL_ICMPV6_MLD_UNDEFINED_SNPf 450
#define ACTION_PROFILE_ETH_FL_IGMP_MEMBERSHIP_QUERY_FWDf 451
#define ACTION_PROFILE_ETH_FL_IGMP_MEMBERSHIP_QUERY_SNPf 452
#define ACTION_PROFILE_ETH_FL_IGMP_REPORT_LEAVE_MSG_FWDf 453
#define ACTION_PROFILE_ETH_FL_IGMP_REPORT_LEAVE_MSG_SNPf 454
#define ACTION_PROFILE_ETH_FL_IGMP_UNDEFINED_FWDf 455
#define ACTION_PROFILE_ETH_FL_IGMP_UNDEFINED_SNPf 456
#define ACTION_PROFILE_ETH_MEF_L_2_CP_DROP_FWDf 457
#define ACTION_PROFILE_ETH_MEF_L_2_CP_DROP_SNPf 458
#define ACTION_PROFILE_ETH_MEF_L_2_CP_PEER_FWDf 459
#define ACTION_PROFILE_ETH_MEF_L_2_CP_PEER_SNPf 460
#define ACTION_PROFILE_EXCLUDE_SRCf 461
#define ACTION_PROFILE_FABRIC_PROVIDED_SECURITY_FWDf 462
#define ACTION_PROFILE_FABRIC_PROVIDED_SECURITY_SNPf 463
#define ACTION_PROFILE_FACILITY_INVALID_FWDf 464
#define ACTION_PROFILE_FACILITY_INVALID_SNPf 465
#define ACTION_PROFILE_FEC_ENTRY_ACCESSED_FWDf 466
#define ACTION_PROFILE_FEC_ENTRY_ACCESSED_SNPf 467
#define ACTION_PROFILE_ICMPV6_MLD_MC_LISTENER_QUERY_FWDf 468
#define ACTION_PROFILE_ICMPV6_MLD_MC_LISTENER_QUERY_SNPf 469
#define ACTION_PROFILE_ICMPV6_MLD_REPORT_DONE_MSG_FWDf 470
#define ACTION_PROFILE_ICMPV6_MLD_REPORT_DONE_MSG_SNPf 471
#define ACTION_PROFILE_ICMPV6_MLD_UNDEFINED_FWDf 472
#define ACTION_PROFILE_ICMPV6_MLD_UNDEFINED_SNPf 473
#define ACTION_PROFILE_ICMP_DATA_GT_576_FWDf 474
#define ACTION_PROFILE_ICMP_DATA_GT_576_SNPf 475
#define ACTION_PROFILE_ICMP_FRAGMENTED_FWDf 476
#define ACTION_PROFILE_ICMP_FRAGMENTED_SNPf 477
#define ACTION_PROFILE_ICMP_REDIRECT_FWDf 478
#define ACTION_PROFILE_ICMP_REDIRECT_SNPf 479
#define ACTION_PROFILE_IGMP_MEMBERSHIP_QUERY_FWDf 480
#define ACTION_PROFILE_IGMP_MEMBERSHIP_QUERY_SNPf 481
#define ACTION_PROFILE_IGMP_REPORT_LEAVE_MSG_FWDf 482
#define ACTION_PROFILE_IGMP_REPORT_LEAVE_MSG_SNPf 483
#define ACTION_PROFILE_IGMP_UNDEFINED_FWDf 484
#define ACTION_PROFILE_IGMP_UNDEFINED_SNPf 485
#define ACTION_PROFILE_INDEXf 486
#define ACTION_PROFILE_INVALID_OTMf 487
#define ACTION_PROFILE_IPV4_CHECKSUM_ERRORf 488
#define ACTION_PROFILE_IPV4_CHECKSUM_ERROR_FWDf 489
#define ACTION_PROFILE_IPV4_CHECKSUM_ERROR_SNPf 490
#define ACTION_PROFILE_IPV4_DIP_EQUALS_ZEROf 491
#define ACTION_PROFILE_IPV4_DIP_ZERO_FWDf 492
#define ACTION_PROFILE_IPV4_DIP_ZERO_SNPf 493
#define ACTION_PROFILE_IPV4_HAS_OPTIONS_FWDf 494
#define ACTION_PROFILE_IPV4_HAS_OPTIONS_SNPf 495
#define ACTION_PROFILE_IPV4_HEADER_LENGTH_ERRORf 496
#define ACTION_PROFILE_IPV4_HEADER_LENGTH_ERROR_FWDf 497
#define ACTION_PROFILE_IPV4_HEADER_LENGTH_ERROR_SNPf 498
#define ACTION_PROFILE_IPV4_OPTIONSf 499
#define ACTION_PROFILE_IPV4_SIP_EQUALS_DIPf 500
#define ACTION_PROFILE_IPV4_SIP_EQUAL_DIP_FWDf 501
#define ACTION_PROFILE_IPV4_SIP_EQUAL_DIP_SNPf 502
#define ACTION_PROFILE_IPV4_SIP_IS_MCf 503
#define ACTION_PROFILE_IPV4_SIP_IS_MC_FWDf 504
#define ACTION_PROFILE_IPV4_SIP_IS_MC_SNPf 505
#define ACTION_PROFILE_IPV4_TOTAL_LENGTH_ERRORf 506
#define ACTION_PROFILE_IPV4_TOTAL_LENGTH_ERROR_FWDf 507
#define ACTION_PROFILE_IPV4_TOTAL_LENGTH_ERROR_SNPf 508
#define ACTION_PROFILE_IPV4_TTL_0_FWDf 509
#define ACTION_PROFILE_IPV4_TTL_0_SNPf 510
#define ACTION_PROFILE_IPV4_TTL_1_FWDf 511
#define ACTION_PROFILE_IPV4_TTL_1_SNPf 512
#define ACTION_PROFILE_IPV4_VERSION_ERROR_FWDf 513
#define ACTION_PROFILE_IPV4_VERSION_ERROR_SNPf 514
#define ACTION_PROFILE_IPV6_DIP_IS_MCf 515
#define ACTION_PROFILE_IPV6_HOP_BY_HOPf 516
#define ACTION_PROFILE_IPV6_HOP_COUNT_0_FWDf 517
#define ACTION_PROFILE_IPV6_HOP_COUNT_0_SNPf 518
#define ACTION_PROFILE_IPV6_HOP_COUNT_1_FWDf 519
#define ACTION_PROFILE_IPV6_HOP_COUNT_1_SNPf 520
#define ACTION_PROFILE_IPV6_IPV4_COMPATIBLE_DESTINATION_FWDf 521
#define ACTION_PROFILE_IPV6_IPV4_COMPATIBLE_DESTINATION_SNPf 522
#define ACTION_PROFILE_IPV6_IPV4_COMPATIBLE_DSTf 523
#define ACTION_PROFILE_IPV6_IPV4_MAPPED_DESTINATION_FWDf 524
#define ACTION_PROFILE_IPV6_IPV4_MAPPED_DESTINATION_SNPf 525
#define ACTION_PROFILE_IPV6_IPV4_MAPPED_DSTf 526
#define ACTION_PROFILE_IPV6_LINK_LOCAL_DESTINATION_FWDf 527
#define ACTION_PROFILE_IPV6_LINK_LOCAL_DESTINATION_SNPf 528
#define ACTION_PROFILE_IPV6_LINK_LOCAL_DSTf 529
#define ACTION_PROFILE_IPV6_LINK_LOCAL_SOURCE_FWDf 530
#define ACTION_PROFILE_IPV6_LINK_LOCAL_SOURCE_SNPf 531
#define ACTION_PROFILE_IPV6_LINK_LOCAL_SRCf 532
#define ACTION_PROFILE_IPV6_LOOPBACKf 533
#define ACTION_PROFILE_IPV6_LOOPBACK_ADDRESS_FWDf 534
#define ACTION_PROFILE_IPV6_LOOPBACK_ADDRESS_SNPf 535
#define ACTION_PROFILE_IPV6_MULTICAST_DESTINATION_FWDf 536
#define ACTION_PROFILE_IPV6_MULTICAST_DESTINATION_SNPf 537
#define ACTION_PROFILE_IPV6_MULTICAST_SOURCE_FWDf 538
#define ACTION_PROFILE_IPV6_MULTICAST_SOURCE_SNPf 539
#define ACTION_PROFILE_IPV6_NEXT_HEADER_NULL_FWDf 540
#define ACTION_PROFILE_IPV6_NEXT_HEADER_NULL_SNPf 541
#define ACTION_PROFILE_IPV6_SIP_IS_MCf 542
#define ACTION_PROFILE_IPV6_SITE_LOCAL_DESTINATION_FWDf 543
#define ACTION_PROFILE_IPV6_SITE_LOCAL_DESTINATION_SNPf 544
#define ACTION_PROFILE_IPV6_SITE_LOCAL_DSTf 545
#define ACTION_PROFILE_IPV6_SITE_LOCAL_SOURCE_FWDf 546
#define ACTION_PROFILE_IPV6_SITE_LOCAL_SOURCE_SNPf 547
#define ACTION_PROFILE_IPV6_SITE_LOCAL_SRCf 548
#define ACTION_PROFILE_IPV6_UNSPECIFIED_DESTINATION_FWDf 549
#define ACTION_PROFILE_IPV6_UNSPECIFIED_DESTINATION_SNPf 550
#define ACTION_PROFILE_IPV6_UNSPECIFIED_DSTf 551
#define ACTION_PROFILE_IPV6_UNSPECIFIED_SOURCE_FWDf 552
#define ACTION_PROFILE_IPV6_UNSPECIFIED_SOURCE_SNPf 553
#define ACTION_PROFILE_IPV6_UNSPECIFIED_SRCf 554
#define ACTION_PROFILE_IPV6_VERSION_ERROR_FWDf 555
#define ACTION_PROFILE_IPV6_VERSION_ERROR_SNPf 556
#define ACTION_PROFILE_IP_TTL_EQUALS_ONEf 557
#define ACTION_PROFILE_IP_TTL_EQUALS_ZEROf 558
#define ACTION_PROFILE_IP_VERSION_ERRORf 559
#define ACTION_PROFILE_LAG_MULTICASTf 560
#define ACTION_PROFILE_L_4_IGMP_MEMBERSHIP_QUERY_FWDf 561
#define ACTION_PROFILE_L_4_IGMP_MEMBERSHIP_QUERY_SNPf 562
#define ACTION_PROFILE_L_4_IGMP_REPORT_LEAVE_MSG_FWDf 563
#define ACTION_PROFILE_L_4_IGMP_REPORT_LEAVE_MSG_SNPf 564
#define ACTION_PROFILE_L_4_IGMP_UNDEFINED_FWDf 565
#define ACTION_PROFILE_L_4_IGMP_UNDEFINED_SNPf 566
#define ACTION_PROFILE_MC_EXPLICIT_RPF_FAIL_FWDf 567
#define ACTION_PROFILE_MC_EXPLICIT_RPF_FAIL_SNPf 568
#define ACTION_PROFILE_MC_USE_SIP_RPF_FAIL_FWDf 569
#define ACTION_PROFILE_MC_USE_SIP_RPF_FAIL_SNPf 570
#define ACTION_PROFILE_MPLS_CONTROL_WORD_DROP_FWDf 571
#define ACTION_PROFILE_MPLS_CONTROL_WORD_DROP_SNPf 572
#define ACTION_PROFILE_MPLS_CONTROL_WORD_TRAP_FWDf 573
#define ACTION_PROFILE_MPLS_CONTROL_WORD_TRAP_SNPf 574
#define ACTION_PROFILE_MPLS_P2P_MPLSX_4_FWDf 575
#define ACTION_PROFILE_MPLS_P2P_MPLSX_4_SNPf 576
#define ACTION_PROFILE_MPLS_P2P_NO_BOS_FWDf 577
#define ACTION_PROFILE_MPLS_P2P_NO_BOS_SNPf 578
#define ACTION_PROFILE_MPLS_TTL_0_FWDf 579
#define ACTION_PROFILE_MPLS_TTL_0_SNPf 580
#define ACTION_PROFILE_MPLS_TTL_1_FWDf 581
#define ACTION_PROFILE_MPLS_TTL_1_SNPf 582
#define ACTION_PROFILE_MTU_VIOLATIONf 583
#define ACTION_PROFILE_MY_ARP_FWDf 584
#define ACTION_PROFILE_MY_ARP_SNPf 585
#define ACTION_PROFILE_PBP_LEARN_SNOOP_FWDf 586
#define ACTION_PROFILE_PBP_LEARN_SNOOP_SNPf 587
#define ACTION_PROFILE_PBP_SA_DROP_0_FWDf 588
#define ACTION_PROFILE_PBP_SA_DROP_0_SNPf 589
#define ACTION_PROFILE_PBP_SA_DROP_1_FWDf 590
#define ACTION_PROFILE_PBP_SA_DROP_1_SNPf 591
#define ACTION_PROFILE_PBP_SA_DROP_2_FWDf 592
#define ACTION_PROFILE_PBP_SA_DROP_2_SNPf 593
#define ACTION_PROFILE_PBP_SA_DROP_3_FWDf 594
#define ACTION_PROFILE_PBP_SA_DROP_3_SNPf 595
#define ACTION_PROFILE_PBP_TE_TRANSPLANT_FWDf 596
#define ACTION_PROFILE_PBP_TE_TRANSPLANT_SNPf 597
#define ACTION_PROFILE_PBP_TE_UNKNOWN_TUNNEL_FWDf 598
#define ACTION_PROFILE_PBP_TE_UNKNOWN_TUNNEL_SNPf 599
#define ACTION_PROFILE_PBP_TRANSPLANT_FWDf 600
#define ACTION_PROFILE_PBP_TRANSPLANT_SNPf 601
#define ACTION_PROFILE_PORT_NOT_PERMITTED_FWDf 602
#define ACTION_PROFILE_PORT_NOT_PERMITTED_SNPf 603
#define ACTION_PROFILE_PRIVATE_VLANf 604
#define ACTION_PROFILE_RQP_DISCARDf 605
#define ACTION_PROFILE_SAME_INTERFACE_FWDf 606
#define ACTION_PROFILE_SAME_INTERFACE_SNPf 607
#define ACTION_PROFILE_SA_AUTHENTICATION_FAILED_FWDf 608
#define ACTION_PROFILE_SA_AUTHENTICATION_FAILED_SNPf 609
#define ACTION_PROFILE_SA_DROP_0_FWDf 610
#define ACTION_PROFILE_SA_DROP_0_SNPf 611
#define ACTION_PROFILE_SA_DROP_1_FWDf 612
#define ACTION_PROFILE_SA_DROP_1_SNPf 613
#define ACTION_PROFILE_SA_DROP_2_FWDf 614
#define ACTION_PROFILE_SA_DROP_2_SNPf 615
#define ACTION_PROFILE_SA_DROP_3_FWDf 616
#define ACTION_PROFILE_SA_DROP_3_SNPf 617
#define ACTION_PROFILE_SA_DROP_INDEXf 618
#define ACTION_PROFILE_SA_EQUALS_DA_FWDf 619
#define ACTION_PROFILE_SA_EQUALS_DA_SNPf 620
#define ACTION_PROFILE_SA_MULTICAST_FWDf 621
#define ACTION_PROFILE_SA_MULTICAST_SNPf 622
#define ACTION_PROFILE_SA_NOT_FOUND_0_FWDf 623
#define ACTION_PROFILE_SA_NOT_FOUND_0_SNPf 624
#define ACTION_PROFILE_SA_NOT_FOUND_1_FWDf 625
#define ACTION_PROFILE_SA_NOT_FOUND_1_SNPf 626
#define ACTION_PROFILE_SA_NOT_FOUND_2_FWDf 627
#define ACTION_PROFILE_SA_NOT_FOUND_2_SNPf 628
#define ACTION_PROFILE_SA_NOT_FOUND_3_FWDf 629
#define ACTION_PROFILE_SA_NOT_FOUND_3_SNPf 630
#define ACTION_PROFILE_SA_NOT_FOUND_INDEXf 631
#define ACTION_PROFILE_SIP_TRANSPLANT_DETECTION_FWDf 632
#define ACTION_PROFILE_SIP_TRANSPLANT_DETECTION_SNPf 633
#define ACTION_PROFILE_SPLIT_HORIZONf 634
#define ACTION_PROFILE_SRC_EQUAL_DESTf 635
#define ACTION_PROFILE_TCP_EQUAL_PORTS_FWDf 636
#define ACTION_PROFILE_TCP_EQUAL_PORTS_SNPf 637
#define ACTION_PROFILE_TCP_FRAGMENT_INCOMPLETE_HEADER_FWDf 638
#define ACTION_PROFILE_TCP_FRAGMENT_INCOMPLETE_HEADER_SNPf 639
#define ACTION_PROFILE_TCP_FRAGMENT_OFFSET_LT_8_FWDf 640
#define ACTION_PROFILE_TCP_FRAGMENT_OFFSET_LT_8_SNPf 641
#define ACTION_PROFILE_TCP_SN_FLAGS_ZERO_FWDf 642
#define ACTION_PROFILE_TCP_SN_FLAGS_ZERO_SNPf 643
#define ACTION_PROFILE_TCP_SN_ZERO_FLAGS_SET_FWDf 644
#define ACTION_PROFILE_TCP_SN_ZERO_FLAGS_SET_SNPf 645
#define ACTION_PROFILE_TCP_SYN_FIN_FWDf 646
#define ACTION_PROFILE_TCP_SYN_FIN_SNPf 647
#define ACTION_PROFILE_TRILL_SAME_INTERFACEf 648
#define ACTION_PROFILE_TRILL_TTL_ZEROf 649
#define ACTION_PROFILE_TTL_SCOPEf 650
#define ACTION_PROFILE_UC_LOOSE_RPF_FWDf 651
#define ACTION_PROFILE_UC_LOOSE_RPF_SNPf 652
#define ACTION_PROFILE_UC_STRICT_RPF_FAIL_FWDf 653
#define ACTION_PROFILE_UC_STRICT_RPF_FAIL_SNPf 654
#define ACTION_PROFILE_UDP_EQUAL_PORTS_FWDf 655
#define ACTION_PROFILE_UDP_EQUAL_PORTS_SNPf 656
#define ACTION_PROFILE_UNACCEPTABLE_FRAME_TYPEf 657
#define ACTION_PROFILE_UNEXPECTED_VID_FWDf 658
#define ACTION_PROFILE_UNEXPECTED_VID_SNPf 659
#define ACTION_PROFILE_UNKNOWN_DAf 660
#define ACTION_PROFILE_VLAN_MEMBERSHIPf 661
#define ACTION_SELECTf 662
#define ACTION_TRANSPLANT_ACCESSED_CLEARf 663
#define ACTION_TRANSPLANT_PAYLOAD_DATAf 664
#define ACTION_TRANSPLANT_PAYLOAD_MASKf 665
#define ACTION_TYPEf 666
#define ACTIVATEGTIMERf 667
#define ACTIVATEQf 668
#define ACTIVATETIMERf 669
#define ACTIVATE_GTIMERf 670
#define ACTIVATE_PD_CREDITSf 671
#define ACTIVATE_TIMERf 672
#define ACTIVEf 673
#define ACTIVE0f 674
#define ACTIVE1f 675
#define ACTIVE2f 676
#define ACTIVEDESCRf 677
#define ACTIVEDESCR_0f 678
#define ACTIVEPUSHQUEUENUMf 679
#define ACTIVEQUEUECOUNTf 680
#define ACTIVE_COSf 681
#define ACTIVE_L3_IIF_PROFILE_INDEXf 682
#define ACTIVE_PORT_BITMAPf 683
#define ACTIVE_PORT_BITMAP_HIf 684
#define ACTIVE_PORT_BITMAP_LOf 685
#define ACTIVE_PORT_BITMAP_W0f 686
#define ACTIVE_PORT_BITMAP_W1f 687
#define ACTIVE_PORT_BITMAP_W2f 688
#define ACTIVE_PUSH_QUEUE_NUMf 689
#define ACTIVE_QUEUE_COUNTf 690
#define ACTIVE_READf 691
#define ACTIVE_STATUSf 692
#define ACTIVE_STREAM_BITMAPf 693
#define ACTIVE_WRITEf 694
#define ACTLINKSFBRCSHPENf 695
#define ACTUAL_AINDEXf 696
#define ACT_FLOW_BAD_PARAMSf 697
#define ACT_FLOW_BAD_PARAMS_MASKf 698
#define ACT_FLOW_BAD_SCHf 699
#define ACT_FLOW_COSN_VALIDf 700
#define ACT_FLOW_IDf 701
#define ACT_FREQf 702
#define ACT_L2_MINf 703
#define ACT_L2_SHAPERf 704
#define ACT_L2_XONf 705
#define ACT_LINKS_FBRC_SHP_ENf 706
#define ACT_LOW_INTf 707
#define ACT_LOW_INTRf 708
#define ACT_POLICYf 709
#define AC_0_ACTION_DROPf 710
#define AC_0_ACTION_OAM_LIF_SETf 711
#define AC_0_ACTION_PCP_DEI_PROFILEf 712
#define AC_0_ACTION_VID_1f 713
#define AC_0_ACTION_VID_2f 714
#define AC_0_ACTION_VLAN_EDIT_PROFILEf 715
#define AC_0_ENTRY_FORMATf 716
#define AC_1_ACTION_DROPf 717
#define AC_1_ACTION_OAM_LIF_SETf 718
#define AC_1_ACTION_PCP_DEI_PROFILEf 719
#define AC_1_ACTION_VID_1f 720
#define AC_1_ACTION_VID_2f 721
#define AC_1_ACTION_VLAN_EDIT_PROFILEf 722
#define AC_1_ENTRY_FORMATf 723
#define AC_ENTRY_FORMATf 724
#define AC_P2P_TO_AC_VSI_PROFILEf 725
#define AC_P2P_TO_PBB_VSI_PROFILEf 726
#define AC_P2P_TO_PWE_VSI_PROFILEf 727
#define ADf 728
#define AD28_TBXf 729
#define ADATAf 730
#define ADATA0f 731
#define ADATA1f 732
#define ADATA10f 733
#define ADATA11f 734
#define ADATA2f 735
#define ADATA3f 736
#define ADATA4f 737
#define ADATA5f 738
#define ADATA6f 739
#define ADATA7f 740
#define ADATA8f 741
#define ADATA9f 742
#define ADDDRAMCRCf 743
#define ADDL_REPSf 744
#define ADDMITLOGICf 745
#define ADDMIT_LOGICf 746
#define ADDNETWORKHEADERf 747
#define ADDRf 748
#define ADDR32f 749
#define ADDR64f 750
#define ADDRAf 751
#define ADDRBf 752
#define ADDRCf 753
#define ADDRDf 754
#define ADDREf 755
#define ADDRESSf 756
#define ADDRESSMAPCONFIGGENf 757
#define ADDRESSMAPCONFIGRDf 758
#define ADDRESSSHIFTMODEf 759
#define ADDRESS_COLLISIONf 760
#define ADDRESS_COLLISION_DISINTf 761
#define ADDRESS_FILTER_ENABLEf 762
#define ADDRESS_MAP_CONFIG_GENf 763
#define ADDRESS_MAP_CONFIG_RDf 764
#define ADDRESS_MIRRORINGf 765
#define ADDRESS_SHIFT_MODEf 766
#define ADDREXTf 767
#define ADDREXT_0f 768
#define ADDRFf 769
#define ADDRRESSf 770
#define ADDRTERMHALFf 771
#define ADDR_0f 772
#define ADDR_1f 773
#define ADDR_19_TO_0f 774
#define ADDR_2f 775
#define ADDR_3f 776
#define ADDR_31_0f 777
#define ADDR_4f 778
#define ADDR_4BYTE_N_3BYTEf 779
#define ADDR_5f 780
#define ADDR_63_32f 781
#define ADDR_95_64f 782
#define ADDR_BPC_SELECTf 783
#define ADDR_BPP_SELECTf 784
#define ADDR_CMP_ACCESS_TYPE_1f 785
#define ADDR_CMP_ACCESS_TYPE_2f 786
#define ADDR_CMP_ACCESS_TYPE_3f 787
#define ADDR_CMP_ACCESS_TYPE_4f 788
#define ADDR_CMP_ACCESS_TYPE_5f 789
#define ADDR_CMP_ACCESS_TYPE_6f 790
#define ADDR_CMP_ACCESS_TYPE_7f 791
#define ADDR_CMP_ACCESS_TYPE_8f 792
#define ADDR_CMP_ENf 793
#define ADDR_CMP_VALUE_1f 794
#define ADDR_CMP_VALUE_2f 795
#define ADDR_CMP_VALUE_3f 796
#define ADDR_CMP_VALUE_4f 797
#define ADDR_CMP_VALUE_5f 798
#define ADDR_CMP_VALUE_6f 799
#define ADDR_CMP_VALUE_7f 800
#define ADDR_CMP_VALUE_8f 801
#define ADDR_COMPSf 802
#define ADDR_COMP_VAL_1f 803
#define ADDR_COMP_VAL_2f 804
#define ADDR_COMP_VAL_3f 805
#define ADDR_COMP_VAL_4f 806
#define ADDR_COMP_VAL_5f 807
#define ADDR_COMP_VAL_6f 808
#define ADDR_COMP_VAL_7f 809
#define ADDR_COMP_VAL_8f 810
#define ADDR_HIGH_0f 811
#define ADDR_HIGH_1f 812
#define ADDR_HIGH_2f 813
#define ADDR_HIGH_3f 814
#define ADDR_LOW_0f 815
#define ADDR_LOW_1f 816
#define ADDR_LOW_2f 817
#define ADDR_LOW_3f 818
#define ADDR_MASKf 819
#define ADDR_MASK0f 820
#define ADDR_MASK1f 821
#define ADDR_MASK2f 822
#define ADDR_MATCH0f 823
#define ADDR_MATCH1f 824
#define ADDR_MATCH2f 825
#define ADDR_ND_OVERRIDE_VALf 826
#define ADDR_OVR_ENf 827
#define ADDR_PD_OVERRIDE_VALf 828
#define ADDR_SEL0f 829
#define ADDR_SEL1f 830
#define ADDR_SEL2f 831
#define ADDR_SPACEf 832
#define ADD_DELETE_Nf 833
#define ADD_DESTINATION_PORTf 834
#define ADD_DRAM_CRCf 835
#define ADD_EGRESS_PORT_BASE_QUEUEf 836
#define ADD_EH_QUEUE_TAG_IN_HIGIG_HDRf 837
#define ADD_ENTROPY_LABELf 838
#define ADD_INNER_TAGf 839
#define ADD_ODT_CLK_DIFFTYPE_DIFFCSf 840
#define ADD_ODT_CLK_R2W_SAMECSf 841
#define ADD_ODT_CLK_SAMETYPE_DIFFCSf 842
#define ADD_ODT_CLK_W2R_SAMECSf 843
#define ADD_OPP_CRCf 844
#define ADD_OPTIONAL_HEADERf 845
#define ADD_PACKET_CRCf 846
#define ADD_PPH_EEP_EXTf 847
#define ADD_TRILL_OUTER_VLANf 848
#define ADD_VIDf 849
#define ADD_VSI_DESTf 850
#define ADFPCNTR_DEDf 851
#define ADFPCNTR_SECf 852
#define ADJf 853
#define ADJACENTf 854
#define ADJUSTf 855
#define ADL2DST_DEDf 856
#define ADL2DST_SECf 857
#define ADL2SRC_DEDf 858
#define ADL2SRC_SECf 859
#define ADL2_DEDf 860
#define ADL2_SECf 861
#define ADL3DST_DEDf 862
#define ADL3DST_SECf 863
#define ADL3SRC_DEDf 864
#define ADL3SRC_SECf 865
#define ADL3_DEDf 866
#define ADL3_SECf 867
#define ADMTHf 868
#define ADM_CTRL_FIFOf 869
#define ADM_CTRL_FIFO_ECC_ENf 870
#define ADM_CTRL_FIFO_ECC_EN_COR_ERR_RPTf 871
#define ADM_CTRL_FIFO_FULLf 872
#define ADM_CTRL_FIFO_FULL_DENYf 873
#define ADM_CTRL_FIFO_INJECT_DBEf 874
#define ADM_CTRL_FIFO_INJECT_SBEf 875
#define ADM_CTRL_FIFO_UNDERFLOWf 876
#define ADM_DPC_STORE_FORCE_UNCORRECTABLE_ERRORf 877
#define ADM_INTRf 878
#define ADM_INTR_DISINTf 879
#define ADM_THf 880
#define ADOPT_PRI_MAPf 881
#define ADPADf 882
#define ADREQ0FIFOCOUNT_GTE_HITHRf 883
#define ADREQ0FIFO_FULLf 884
#define ADREQ0FIFO_OVERFLOWf 885
#define ADREQ0FIFO_TMf 886
#define ADREQ1FIFOCOUNT_GTE_HITHRf 887
#define ADREQ1FIFO_FULLf 888
#define ADREQ1FIFO_OVERFLOWf 889
#define ADREQ1FIFO_TMf 890
#define ADRSf 891
#define ADR_MODEf 892
#define ADS_CORRECTED_ERRORf 893
#define ADS_CORRECTED_ERROR_DISINTf 894
#define ADS_DISABLE_ECCf 895
#define ADS_ECC_CORRUPTf 896
#define ADS_ECC_ERROR_ADDRESSf 897
#define ADS_TMf 898
#define ADS_UNCORRECTABLE_ERRORf 899
#define ADS_UNCORRECTABLE_ERROR_DISINTf 900
#define ADV0f 901
#define ADV1f 902
#define ADV2f 903
#define ADVAACLARPENf 904
#define ADVASTATISTICSENf 905
#define ADVA_COUNT_OUT_PORT_FLAGf 906
#define AD_1X_PARITY_ENf 907
#define AD_2X_PARITY_ENf 908
#define AD_3X_PARITY_ENf 909
#define AD_4X_PARITY_ENf 910
#define AD_6X_PARITY_ENf 911
#define AD_BAf 912
#define AD_CAf 913
#define AD_EXT_CNTRf 914
#define AD_EXT_L2f 915
#define AD_EXT_L3f 916
#define AD_EXT_L4f 917
#define AD_MODEf 918
#define AD_RA_BASEf 919
#define AD_RSVDf 920
#define AD_TBXf 921
#define AD_WIDTHf 922
#define AF0INVWEIGHTf 923
#define AF1INVWEIGHTf 924
#define AF2INVWEIGHTf 925
#define AF3INVWEIGHTf 926
#define AFE_NON_DRIVINGf 927
#define AFIFO_RSTf 928
#define AFREADYMf 929
#define AFVALIDMMf 930
#define AF_0_INV_WEIGHTf 931
#define AF_1_INV_WEIGHTf 932
#define AF_2_INV_WEIGHTf 933
#define AF_3_INV_WEIGHTf 934
#define AGEf 935
#define AGEDf 936
#define AGED_INDICATORf 937
#define AGED_PKT_COSf 938
#define AGED_PKT_DROPf 939
#define AGED_PKT_DST_PORT_NUMf 940
#define AGED_PKT_SRC_PORT_NUMf 941
#define AGEENf 942
#define AGEPAYLOADf 943
#define AGER_ACKf 944
#define AGER_CHECKER_ENABLEf 945
#define AGER_DEBUG_DISABLE_AGEFLAGS_SLOTSf 946
#define AGER_DEBUG_DISABLE_AGEFLAGS_WRDELAYf 947
#define AGER_ENABLEf 948
#define AGER_EVENTf 949
#define AGER_EVENT_COUNTf 950
#define AGER_EVENT_DISINTf 951
#define AGER_FILL_THRESH_HITf 952
#define AGER_FILL_THRESH_HIT_DISINTf 953
#define AGER_FILL_THRESH_HIT_HALT_ENf 954
#define AGER_PENDING_FIFO_OVERFLOWf 955
#define AGER_PENDING_FIFO_OVERFLOW_DISINTf 956
#define AGER_PROFILE0_THRESH0f 957
#define AGER_PROFILE0_THRESH1f 958
#define AGER_PROFILE10_THRESH0f 959
#define AGER_PROFILE10_THRESH1f 960
#define AGER_PROFILE11_THRESH0f 961
#define AGER_PROFILE11_THRESH1f 962
#define AGER_PROFILE12_THRESH0f 963
#define AGER_PROFILE12_THRESH1f 964
#define AGER_PROFILE13_THRESH0f 965
#define AGER_PROFILE13_THRESH1f 966
#define AGER_PROFILE14_THRESH0f 967
#define AGER_PROFILE14_THRESH1f 968
#define AGER_PROFILE15_THRESH0f 969
#define AGER_PROFILE15_THRESH1f 970
#define AGER_PROFILE1_THRESH0f 971
#define AGER_PROFILE1_THRESH1f 972
#define AGER_PROFILE2_THRESH0f 973
#define AGER_PROFILE2_THRESH1f 974
#define AGER_PROFILE3_THRESH0f 975
#define AGER_PROFILE3_THRESH1f 976
#define AGER_PROFILE4_THRESH0f 977
#define AGER_PROFILE4_THRESH1f 978
#define AGER_PROFILE5_THRESH0f 979
#define AGER_PROFILE5_THRESH1f 980
#define AGER_PROFILE6_THRESH0f 981
#define AGER_PROFILE6_THRESH1f 982
#define AGER_PROFILE7_THRESH0f 983
#define AGER_PROFILE7_THRESH1f 984
#define AGER_PROFILE8_THRESH0f 985
#define AGER_PROFILE8_THRESH1f 986
#define AGER_PROFILE9_THRESH0f 987
#define AGER_PROFILE9_THRESH1f 988
#define AGER_QMB_FIFO_OVERFLOWf 989
#define AGER_QMB_FIFO_OVERFLOW_DISINTf 990
#define AGER_RD_FIFO_OVERFLOWf 991
#define AGER_RD_FIFO_OVERFLOW_DISINTf 992
#define AGER_REQf 993
#define AGER_SCALING_FACTORf 994
#define AGER_TAIL_BUFFERf 995
#define AGER_TAIL_QUEUEf 996
#define AGER_TICK_TOO_SMALLf 997
#define AGER_TICK_TOO_SMALL_DISINTf 998
#define AGER_TICK_TOO_SMALL_HALT_ENf 999
#define AGER_WR_FIFO_OVERFLOWf 1000
#define AGER_WR_FIFO_OVERFLOW_DISINTf 1001
#define AGESTATUSf 1002
#define AGE_CMD_COMPLETEf 1003
#define AGE_COUNTf 1004
#define AGE_ENf 1005
#define AGE_ENAf 1006
#define AGE_ENABLEf 1007
#define AGE_FLAGS_QUEUE0f 1008
#define AGE_FLAGS_QUEUE1f 1009
#define AGE_FLAGS_QUEUE10f 1010
#define AGE_FLAGS_QUEUE11f 1011
#define AGE_FLAGS_QUEUE12f 1012
#define AGE_FLAGS_QUEUE13f 1013
#define AGE_FLAGS_QUEUE14f 1014
#define AGE_FLAGS_QUEUE15f 1015
#define AGE_FLAGS_QUEUE16f 1016
#define AGE_FLAGS_QUEUE17f 1017
#define AGE_FLAGS_QUEUE18f 1018
#define AGE_FLAGS_QUEUE19f 1019
#define AGE_FLAGS_QUEUE2f 1020
#define AGE_FLAGS_QUEUE20f 1021
#define AGE_FLAGS_QUEUE21f 1022
#define AGE_FLAGS_QUEUE22f 1023
#define AGE_FLAGS_QUEUE23f 1024
#define AGE_FLAGS_QUEUE24f 1025
#define AGE_FLAGS_QUEUE25f 1026
#define AGE_FLAGS_QUEUE26f 1027
#define AGE_FLAGS_QUEUE27f 1028
#define AGE_FLAGS_QUEUE28f 1029
#define AGE_FLAGS_QUEUE29f 1030
#define AGE_FLAGS_QUEUE3f 1031
#define AGE_FLAGS_QUEUE30f 1032
#define AGE_FLAGS_QUEUE31f 1033
#define AGE_FLAGS_QUEUE4f 1034
#define AGE_FLAGS_QUEUE5f 1035
#define AGE_FLAGS_QUEUE6f 1036
#define AGE_FLAGS_QUEUE7f 1037
#define AGE_FLAGS_QUEUE8f 1038
#define AGE_FLAGS_QUEUE9f 1039
#define AGE_INCREMENTER_ENABLEf 1040
#define AGE_INDEXf 1041
#define AGE_IPFIX_ERRf 1042
#define AGE_MAXCNTf 1043
#define AGE_PERIODf 1044
#define AGE_PROCf 1045
#define AGE_PROC_BUSYf 1046
#define AGE_PROFILEf 1047
#define AGE_QUEUE0f 1048
#define AGE_QUEUE1f 1049
#define AGE_QUEUE10f 1050
#define AGE_QUEUE11f 1051
#define AGE_QUEUE12f 1052
#define AGE_QUEUE13f 1053
#define AGE_QUEUE14f 1054
#define AGE_QUEUE15f 1055
#define AGE_QUEUE16f 1056
#define AGE_QUEUE17f 1057
#define AGE_QUEUE18f 1058
#define AGE_QUEUE19f 1059
#define AGE_QUEUE2f 1060
#define AGE_QUEUE20f 1061
#define AGE_QUEUE21f 1062
#define AGE_QUEUE22f 1063
#define AGE_QUEUE23f 1064
#define AGE_QUEUE24f 1065
#define AGE_QUEUE25f 1066
#define AGE_QUEUE26f 1067
#define AGE_QUEUE27f 1068
#define AGE_QUEUE28f 1069
#define AGE_QUEUE29f 1070
#define AGE_QUEUE3f 1071
#define AGE_QUEUE30f 1072
#define AGE_QUEUE31f 1073
#define AGE_QUEUE4f 1074
#define AGE_QUEUE5f 1075
#define AGE_QUEUE6f 1076
#define AGE_QUEUE7f 1077
#define AGE_QUEUE8f 1078
#define AGE_QUEUE9f 1079
#define AGE_START_ADDRf 1080
#define AGE_THRESH_QUEUE0f 1081
#define AGE_THRESH_QUEUE1f 1082
#define AGE_THRESH_QUEUE10f 1083
#define AGE_THRESH_QUEUE11f 1084
#define AGE_THRESH_QUEUE12f 1085
#define AGE_THRESH_QUEUE13f 1086
#define AGE_THRESH_QUEUE14f 1087
#define AGE_THRESH_QUEUE15f 1088
#define AGE_THRESH_QUEUE16f 1089
#define AGE_THRESH_QUEUE17f 1090
#define AGE_THRESH_QUEUE18f 1091
#define AGE_THRESH_QUEUE19f 1092
#define AGE_THRESH_QUEUE2f 1093
#define AGE_THRESH_QUEUE20f 1094
#define AGE_THRESH_QUEUE21f 1095
#define AGE_THRESH_QUEUE22f 1096
#define AGE_THRESH_QUEUE23f 1097
#define AGE_THRESH_QUEUE24f 1098
#define AGE_THRESH_QUEUE25f 1099
#define AGE_THRESH_QUEUE26f 1100
#define AGE_THRESH_QUEUE27f 1101
#define AGE_THRESH_QUEUE28f 1102
#define AGE_THRESH_QUEUE29f 1103
#define AGE_THRESH_QUEUE3f 1104
#define AGE_THRESH_QUEUE30f 1105
#define AGE_THRESH_QUEUE31f 1106
#define AGE_THRESH_QUEUE4f 1107
#define AGE_THRESH_QUEUE5f 1108
#define AGE_THRESH_QUEUE6f 1109
#define AGE_THRESH_QUEUE7f 1110
#define AGE_THRESH_QUEUE8f 1111
#define AGE_THRESH_QUEUE9f 1112
#define AGE_TICK_COUNTf 1113
#define AGE_TICK_OVERFLOWf 1114
#define AGE_VALf 1115
#define AGGREGATION_GROUP_SELECTf 1116
#define AGGRESSIVEf 1117
#define AGGRFCENf 1118
#define AGINGBITf 1119
#define AGINGCFGINFOf 1120
#define AGINGCFGINFOCREATEAGEDOUTEVENTf 1121
#define AGINGCFGINFOCREATEREFRESHEVENTf 1122
#define AGINGCFGINFODELETEENTRYf 1123
#define AGINGCFGINFOEVENf 1124
#define AGINGCFGINFOODDf 1125
#define AGINGENAf 1126
#define AGINGFCf 1127
#define AGINGLIMITCOS0f 1128
#define AGINGLIMITCOS1f 1129
#define AGINGLIMITCOS2f 1130
#define AGINGLIMITCOS3f 1131
#define AGINGLIMITCOS4f 1132
#define AGINGLIMITCOS5f 1133
#define AGINGLIMITCOS6f 1134
#define AGINGLIMITCOS7f 1135
#define AGINGLIMITPRI0f 1136
#define AGINGLIMITPRI1f 1137
#define AGINGLIMITPRI10f 1138
#define AGINGLIMITPRI11f 1139
#define AGINGLIMITPRI12f 1140
#define AGINGLIMITPRI13f 1141
#define AGINGLIMITPRI14f 1142
#define AGINGLIMITPRI15f 1143
#define AGINGLIMITPRI2f 1144
#define AGINGLIMITPRI3f 1145
#define AGINGLIMITPRI4f 1146
#define AGINGLIMITPRI5f 1147
#define AGINGLIMITPRI6f 1148
#define AGINGLIMITPRI7f 1149
#define AGINGLIMITPRI8f 1150
#define AGINGLIMITPRI9f 1151
#define AGINGMASKf 1152
#define AGINGONLYDECPQSf 1153
#define AGINGRDQf 1154
#define AGINGTICKSELf 1155
#define AGINGTIMEf 1156
#define AGINGTIMERCFGf 1157
#define AGING_BITf 1158
#define AGING_CFG_INFOf 1159
#define AGING_CFG_INFO_CREATE_AGED_OUT_EVENTf 1160
#define AGING_CFG_INFO_CREATE_REFRESH_EVENTf 1161
#define AGING_CFG_INFO_DELETE_ENTRYf 1162
#define AGING_CTRf 1163
#define AGING_CTR_CORRECTED_ERRORf 1164
#define AGING_CTR_CORRECTED_ERROR_DISINTf 1165
#define AGING_CTR_ENABLE_ECCf 1166
#define AGING_CTR_FORCE_UNCORRECTABLE_ERRORf 1167
#define AGING_CTR_PAR_ERRf 1168
#define AGING_CTR_PAR_ERR_ENf 1169
#define AGING_CTR_UNCORRECTED_ERRORf 1170
#define AGING_CTR_UNCORRECTED_ERROR_DISINTf 1171
#define AGING_EXPf 1172
#define AGING_EXP_CORRECTED_ERRORf 1173
#define AGING_EXP_CORRECTED_ERROR_DISINTf 1174
#define AGING_EXP_ENABLE_ECCf 1175
#define AGING_EXP_FORCE_UNCORRECTABLE_ERRORf 1176
#define AGING_EXP_PAR_ERRf 1177
#define AGING_EXP_PAR_ERR_ENf 1178
#define AGING_EXP_UNCORRECTED_ERRORf 1179
#define AGING_EXP_UNCORRECTED_ERROR_DISINTf 1180
#define AGING_INTRf 1181
#define AGING_INTR_DISINTf 1182
#define AGING_LIMITf 1183
#define AGING_MASK_DATAf 1184
#define AGING_MASK_TBL_PIPE0f 1185
#define AGING_MASK_TBL_PIPE1f 1186
#define AGING_ONLY_DEC_PQSf 1187
#define AGING_PARITY_CHK_ENf 1188
#define AGING_PARITY_ENf 1189
#define AGING_REFRESH_ENf 1190
#define AGING_TIMER_CFGf 1191
#define AG_DROPPED_PACKETSf 1192
#define AINDEXf 1193
#define AINDEX_STATUSf 1194
#define ALf 1195
#define ALDWP_EXTf 1196
#define ALEf 1197
#define ALGORITHMf 1198
#define ALG_BKT_PTRf 1199
#define ALG_BKT_PTR0f 1200
#define ALG_BKT_PTR1f 1201
#define ALG_HIT_IDXf 1202
#define ALG_HIT_IDX0f 1203
#define ALG_HIT_IDX1f 1204
#define ALIGNER_STRIPPING_64B_FIX_ENf 1205
#define ALIGNLCKBKTRSTENAf 1206
#define ALIGN_LCK_BKT_RST_ENAf 1207
#define ALIGN_RIGHTf 1208
#define ALLf 1209
#define ALLESADIRBRIDGESf 1210
#define ALLINTMASKf 1211
#define ALLOCATION_WATERMARK_DISABLE_PARITY_ERRORf 1212
#define ALLOCATION_WATERMARK_ERROR_ADDRf 1213
#define ALLOCATION_WATERMARK_FORCE_PARITY_ERRORf 1214
#define ALLOCATION_WATERMARK_MEM_INITf 1215
#define ALLOCATION_WATERMARK_MEM_INIT_DONEf 1216
#define ALLOCATION_WATERMARK_PARITY_ERRORf 1217
#define ALLOCATION_WATERMARK_PARITY_ERROR_DISINTf 1218
#define ALLOCATION_WATERMARK_PRESERVE_ON_READf 1219
#define ALLOCBUFFCNTf 1220
#define ALLOCBUFFSCNTf 1221
#define ALLOCBUFFSCNT_A_CORRECTED_ERRORf 1222
#define ALLOCBUFFSCNT_A_CORRECTED_ERROR_DISINTf 1223
#define ALLOCBUFFSCNT_A_UNCORRECTED_ERRORf 1224
#define ALLOCBUFFSCNT_A_UNCORRECTED_ERROR_DISINTf 1225
#define ALLOCBUFFSCNT_B_CORRECTED_ERRORf 1226
#define ALLOCBUFFSCNT_B_CORRECTED_ERROR_DISINTf 1227
#define ALLOCBUFFSCNT_B_UNCORRECTED_ERRORf 1228
#define ALLOCBUFFSCNT_B_UNCORRECTED_ERROR_DISINTf 1229
#define ALLOCBUFFSCNT_ENABLE_ECCf 1230
#define ALLOCBUFFSCNT_FORCE_UNCORRECTABLE_ERRORf 1231
#define ALLOCBUFFSCNT_MEM_TMf 1232
#define ALLOC_LOC_OVERFLOWf 1233
#define ALLOWANCEf 1234
#define ALLOWCONSECUTIVE16BYTEf 1235
#define ALLOWEDLINKSf 1236
#define ALLOWEDLINKSFORRMf 1237
#define ALLOWED_LINKSf 1238
#define ALLOWED_LINKS_FOR_RMf 1239
#define ALLOWED_LINKS_PRIMf 1240
#define ALLOWED_LINKS_SCNDf 1241
#define ALLOWED_PORT_BITMAPf 1242
#define ALLOWED_PORT_BITMAP_HIf 1243
#define ALLOWED_PORT_BITMAP_LOf 1244
#define ALLOWED_PORT_BITMAP_W0f 1245
#define ALLOWED_PORT_BITMAP_W1f 1246
#define ALLOWED_PORT_BITMAP_W2f 1247
#define ALLOWED_PORT_BITMAP_W3f 1248
#define ALLOWED_PORT_BITMAP_W4f 1249
#define ALLOWED_PORT_BITMAP_W5f 1250
#define ALLOW_CONSECUTIVE_16_BYTEf 1251
#define ALLOW_GLOBAL_ROUTEf 1252
#define ALLOW_IPMC_INDEX_WRAP_AROUNDf 1253
#define ALLOW_L2MC_INDEX_WRAP_AROUNDf 1254
#define ALLOW_MOVE_IN_CLASSf 1255
#define ALLOW_NON_TRILL_FRAMESf 1256
#define ALLOW_SRC_MODf 1257
#define ALLOW_TRILL_FRAMESf 1258
#define ALLRBRIDGESMACf 1259
#define ALL_CORE_PLL_TO_CMIC_LOCKf 1260
#define ALL_CYCLES_ENf 1261
#define ALL_DROP_ACCEPTf 1262
#define ALL_ESADI_RBRIDGESf 1263
#define ALL_GLOBAL_MASK_TCAMS_TM_13_0f 1264
#define ALL_GLOBAL_MASK_TCAMS_TM_7_0f 1265
#define ALL_MUL_DROP_TH_HIGHf 1266
#define ALL_MUL_DROP_TH_LOWf 1267
#define ALL_MUL_ENf 1268
#define ALL_Q_XOFF_THRESHOLDf 1269
#define ALL_Q_XON_THRESHOLDf 1270
#define ALL_RBRIDGES_MACf 1271
#define ALL_TCAMS_TM_13_0f 1272
#define ALL_TCAMS_TM_7_0f 1273
#define ALL_UNDERRUN_Q_XOFF_THRESHOLDf 1274
#define ALL_UNDERRUN_Q_XON_THRESHOLDf 1275
#define ALL_VLAN_MEMBERf 1276
#define ALMOST_EMPTYf 1277
#define ALMOST_FULL_THRESHf 1278
#define ALPAVAILREQUESTf 1279
#define ALPCLOCKAVAILABLEf 1280
#define ALPHAf 1281
#define ALPM_ADDRESS_SWIZZLE_MODEf 1282
#define ALPM_BYPASS_ENABLEf 1283
#define ALRC_EXCLUDE_N_DEVICEf 1284
#define ALRC_EXCLUDE_N_VALIDf 1285
#define ALRC_VECf 1286
#define ALTf 1287
#define ALTERNATE_EMIRROR_BITMAP_PARITY_ENf 1288
#define ALTERNATE_EMIRROR_BITMAP_PAR_ERRf 1289
#define ALTERNATE_EMIRROR_BITMAP_PDAf 1290
#define ALTERNATE_EMIRROR_BITMAP_PMf 1291
#define ALTERNATE_EMIRROR_BITMAP_TMf 1292
#define ALTERNATE_EMIRROR_BITMAP_WWf 1293
#define ALTOAf 1294
#define ALTOBf 1295
#define ALTOBMASKf 1296
#define ALTOMASKf 1297
#define ALTO_P_INTf 1298
#define ALTO_P_INT_MASKf 1299
#define ALTO_S_INTf 1300
#define ALTO_S_INT_MASKf 1301
#define ALU_ACTIONf 1302
#define ALWAYSDO2NDLOOKUPf 1303
#define ALWAYS_ADD_PPH_LEARN_EXTf 1304
#define ALWAYS_APPLY_CPU_PRI_SELf 1305
#define ALWAYS_CRC_REGENf 1306
#define ALWAYS_DRIVE_DBUSf 1307
#define AMAC_FA_M0_READ_QOSf 1308
#define AMAC_FA_M0_WRITE_QOSf 1309
#define AMAC_FA_M1_READ_QOSf 1310
#define AMAC_FA_M1_WRITE_QOSf 1311
#define AMAC_M0_READ_QOSf 1312
#define AMAC_M0_WRITE_QOSf 1313
#define AMAC_M1_READ_QOSf 1314
#define AMAC_M1_WRITE_QOSf 1315
#define AMOUNT_HIGHf 1316
#define AMOUNT_LOWf 1317
#define ANf 1318
#define ANA_LDO_CTRLf 1319
#define ANDf 1320
#define ANDMASKf 1321
#define AND_MASKf 1322
#define AND_ORNf 1323
#define ANEMICf 1324
#define ANNUMCLKSIN100USf 1325
#define ANYSTARTf 1326
#define ANY_RMEP_TLV_INTERFACE_DORMANT_TO_UP_TRANSITION_INT_ENABLEf 1327
#define ANY_RMEP_TLV_INTERFACE_DOWNf 1328
#define ANY_RMEP_TLV_INTERFACE_DOWN_INTRf 1329
#define ANY_RMEP_TLV_INTERFACE_DOWN_INT_ENABLEf 1330
#define ANY_RMEP_TLV_INTERFACE_DOWN_TO_UP_TRANSITION_INT_ENABLEf 1331
#define ANY_RMEP_TLV_INTERFACE_LLDOWN_TO_UP_TRANSITION_INT_ENABLEf 1332
#define ANY_RMEP_TLV_INTERFACE_NOTPRESENT_TO_UP_TRANSITION_INT_ENABLEf 1333
#define ANY_RMEP_TLV_INTERFACE_TESTING_TO_UP_TRANSITION_INT_ENABLEf 1334
#define ANY_RMEP_TLV_INTERFACE_UNKNOWN_TO_UP_TRANSITION_INT_ENABLEf 1335
#define ANY_RMEP_TLV_INTERFACE_UPf 1336
#define ANY_RMEP_TLV_INTERFACE_UP_INTRf 1337
#define ANY_RMEP_TLV_INTERFACE_UP_INT_ENABLEf 1338
#define ANY_RMEP_TLV_INTERFACE_UP_TO_DORMANT_TRANSITION_INT_ENABLEf 1339
#define ANY_RMEP_TLV_INTERFACE_UP_TO_DOWN_TRANSITION_INT_ENABLEf 1340
#define ANY_RMEP_TLV_INTERFACE_UP_TO_LLDOWN_TRANSITION_INT_ENABLEf 1341
#define ANY_RMEP_TLV_INTERFACE_UP_TO_NOTPRESENT_TRANSITION_INT_ENABLEf 1342
#define ANY_RMEP_TLV_INTERFACE_UP_TO_TESTING_TRANSITION_INT_ENABLEf 1343
#define ANY_RMEP_TLV_INTERFACE_UP_TO_UNKNOWN_TRANSITION_INT_ENABLEf 1344
#define ANY_RMEP_TLV_PORT_DOWNf 1345
#define ANY_RMEP_TLV_PORT_DOWN_INTRf 1346
#define ANY_RMEP_TLV_PORT_DOWN_INT_ENABLEf 1347
#define ANY_RMEP_TLV_PORT_UPf 1348
#define ANY_RMEP_TLV_PORT_UP_INTRf 1349
#define ANY_RMEP_TLV_PORT_UP_INT_ENABLEf 1350
#define AN_COMPLETEINTf 1351
#define AN_COMPLETEINTMASKf 1352
#define AN_CONTROLf 1353
#define AN_ERRORINTf 1354
#define AN_ERRORINTMASKf 1355
#define AN_N__COMPLETEf 1356
#define AN_N__ENABLEf 1357
#define AN_N__ERRORf 1358
#define AN_N__FSM_COMPLETEACKf 1359
#define AN_N__FSM_IDLEDETECTf 1360
#define AN_N__FSM_RESTARTf 1361
#define AN_N__FSM_STATEf 1362
#define AN_N__LINKSPEEDOVRDf 1363
#define AN_N__LINKSTATUSf 1364
#define AN_N__LP_PAUSEOVRDf 1365
#define AN_N__REMOTEFAULTf 1366
#define AN_N__RESTARTf 1367
#define AN_N__RESTARTONRUDIINVALIDf 1368
#define AN_N__RXCFGREGf 1369
#define AN_N__SGMIIPHYMODEf 1370
#define AN_N__TXCFGREGf 1371
#define AN_N__TXFSMZEROENf 1372
#define AN_N__XMITf 1373
#define AN_N__XMIT_OVRDf 1374
#define AN_RESTARTINTf 1375
#define AN_RESTARTINTMASKf 1376
#define APf 1377
#define APB0_ACTIVE_MASKf 1378
#define APB0_ACTVSTSf 1379
#define APB0_CLK_ENf 1380
#define APB0_FREE_ACTVSTSf 1381
#define APB0_FREE_DIVf 1382
#define APB0_FREE_DIV_OVERRIDEf 1383
#define APB0_HW_SW_GATING_SELf 1384
#define APB0_HYST_ENf 1385
#define APB0_HYST_VALf 1386
#define APB0_POLICY0_MASKf 1387
#define APB0_POLICY1_MASKf 1388
#define APB0_POLICY2_MASKf 1389
#define APB0_POLICY3_MASKf 1390
#define APB0_POLICY_OVERRIDEf 1391
#define APB0_POLICY_OVERRIDE_VALUEf 1392
#define APB0_STPRSTSf 1393
#define APB0_TARGET_MASKf 1394
#define APBITPOSf 1395
#define APBV_S0_SECURITYf 1396
#define APBW_S0_SECURITYf 1397
#define APBX_S0_SECURITYf 1398
#define APBY_S0_SECURITYf 1399
#define APBZ_S0_SECURITYf 1400
#define APB_CLK_DIVf 1401
#define APB_CLK_OVERRIDEf 1402
#define APB_DEBUG_RESET_Nf 1403
#define APB_LITTLE_ENDIAN_MODEf 1404
#define APB_SOFT_RSTNf 1405
#define APERIODIC_INTERVALf 1406
#define APP0f 1407
#define APP1f 1408
#define APP2f 1409
#define APPCLEARf 1410
#define APPLY_EGR_MASK_ON_L2f 1411
#define APPLY_EGR_MASK_ON_L3f 1412
#define APPLY_EGR_MASK_ON_UC_ONLYf 1413
#define APPLY_FWD_RESULT_Af 1414
#define APPLY_MTU_CHECK_ON_HIGIG_IPMCf 1415
#define APPLY_SRCMOD_BLOCK_ON_UC_ONLYf 1416
#define APPSETf 1417
#define APPULSEf 1418
#define APP_START_CLK_If 1419
#define APREBITf 1420
#define AP_BIT_POSf 1421
#define ARAD_B_ECO_ENf 1422
#define ARAD_FTMH_EXCLUDE_SRCf 1423
#define ARBITERf 1424
#define ARBITERINGRESSSHAPINGWEIGHTf 1425
#define ARBITERMULTICASTWEIGHTf 1426
#define ARBITERTHRESHOLDf 1427
#define ARBITER_INGRESS_SHAPING_WEIGHTf 1428
#define ARBITER_MULTICAST_WEIGHTf 1429
#define ARBITER_THRESHOLDf 1430
#define ARBUSYf 1431
#define ARB_FIFO_OVERFLOW_ERR_0f 1432
#define ARB_FIFO_OVERFLOW_ERR_0_DINSTf 1433
#define ARB_FIFO_OVERFLOW_ERR_1f 1434
#define ARB_FIFO_OVERFLOW_ERR_1_DINSTf 1435
#define ARB_FIFO_OVERFLOW_ERR_2f 1436
#define ARB_FIFO_OVERFLOW_ERR_2_DINSTf 1437
#define ARB_FIFO_OVERFLOW_ERR_3f 1438
#define ARB_FIFO_OVERFLOW_ERR_3_DINSTf 1439
#define ARB_MODEf 1440
#define ARB_REFRESH_DELAYf 1441
#define ARB_RESETTLEf 1442
#define ARCACHEf 1443
#define ARCACHE_CONFIGf 1444
#define ARCACHE_JTAG_M0f 1445
#define ARCAHCE_CONFIGf 1446
#define ARCH_VERf 1447
#define ARCYCLESf 1448
#define AREFRESHf 1449
#define ARESETf 1450
#define ARMf 1451
#define ARMEDf 1452
#define ARM_ACTIVE_MASKf 1453
#define ARM_ACTVSTSf 1454
#define ARM_CLK_ENf 1455
#define ARM_HW_SW_GATING_SELf 1456
#define ARM_HYST_ENf 1457
#define ARM_HYST_VALf 1458
#define ARM_PERIPH_ACTVSTSf 1459
#define ARM_PERIPH_CLK_ENf 1460
#define ARM_PERIPH_HW_SW_GATING_SELf 1461
#define ARM_PERIPH_HYST_ENf 1462
#define ARM_PERIPH_HYST_VALf 1463
#define ARM_PERIPH_POLICY_OVERRIDEf 1464
#define ARM_PERIPH_POLICY_OVERRIDE_VALUEf 1465
#define ARM_PERIPH_SOFT_RSTNf 1466
#define ARM_PERIPH_STPRSTSf 1467
#define ARM_PL310_DRAM_DIVf 1468
#define ARM_PL310_DRAM_OVERRIDEf 1469
#define ARM_PL310_TRAM_DIVf 1470
#define ARM_PL310_TRAM_OVERRIDEf 1471
#define ARM_PLL_SELECTf 1472
#define ARM_PLL_SELECT_OVERRIDEf 1473
#define ARM_POLICY0_MASKf 1474
#define ARM_POLICY1_MASKf 1475
#define ARM_POLICY2_MASKf 1476
#define ARM_POLICY3_MASKf 1477
#define ARM_RST_Nf 1478
#define ARM_STPRSTSf 1479
#define ARM_SWITCH_ACTVSTSf 1480
#define ARM_SWITCH_CLK_DIVf 1481
#define ARM_SWITCH_CLK_ENf 1482
#define ARM_SWITCH_CLK_OVERRIDEf 1483
#define ARM_SWITCH_DIVf 1484
#define ARM_SWITCH_DIV_OVERRIDEf 1485
#define ARM_SWITCH_HW_SW_GATING_SELf 1486
#define ARM_SWITCH_HYST_ENf 1487
#define ARM_SWITCH_HYST_VALf 1488
#define ARM_SWITCH_POLICY_OVERRIDEf 1489
#define ARM_SWITCH_POLICY_OVERRIDE_VALUEf 1490
#define ARM_SWITCH_REQGNT_INHf 1491
#define ARM_SWITCH_STPRSTSf 1492
#define ARM_TARGET_MASKf 1493
#define ARM_TRIGGERf 1494
#define ARM_TRIGGER_OVERRIDEf 1495
#define ARPROTf 1496
#define ARPTRAPIGNOREDAf 1497
#define ARP_ETHERTYPEf 1498
#define ARP_LL_ACTION_DROPf 1499
#define ARP_LL_ACTION_MACf 1500
#define ARP_LL_ACTION_NEXT_OUT_LIF_LSBf 1501
#define ARP_LL_ACTION_NEXT_OUT_LIF_VALIDf 1502
#define ARP_LL_ACTION_OAM_LIF_SETf 1503
#define ARP_LL_ACTION_REMARK_PROFILEf 1504
#define ARP_LL_ACTION_VSIf 1505
#define ARP_LL_ACTION_VSI_VALIDf 1506
#define ARP_LL_ENTRY_FORMATf 1507
#define ARP_PTRf 1508
#define ARP_RARP_TERMINATION_ALLOWEDf 1509
#define ARP_RARP_TO_FPf 1510
#define ARP_REPLY_DROPf 1511
#define ARP_REPLY_TO_CPUf 1512
#define ARP_REQUEST_DROPf 1513
#define ARP_REQUEST_TO_CPUf 1514
#define ARP_TRAP_IGNORE_DAf 1515
#define ARP_VALIDATION_ENf 1516
#define ARRIVAL_BYTE_CNTf 1517
#define ARRIVAL_BYTE_CNT_INVALIDf 1518
#define ARRIVAL_UPDATE_ON_DROPf 1519
#define ARRIVAL_USAGE_CTRLf 1520
#define ARUSERf 1521
#define ARUSER_CONFIGf 1522
#define AR_Bf 1523
#define AR_KIf 1524
#define AR_MAX_OTFf 1525
#define AR_MAX_OTIf 1526
#define AR_MAX_QOSf 1527
#define AR_MIN_QOSf 1528
#define AR_Pf 1529
#define AR_Rf 1530
#define AR_TGT_LATENCYf 1531
#define ASDf 1532
#define ASDACPREFIXf 1533
#define ASF_CELLf 1534
#define ASF_CELL_NUMf 1535
#define ASF_CFAP_FULL_DROP_ENf 1536
#define ASF_ENf 1537
#define ASF_ENABLEf 1538
#define ASF_ENABLE_HS_PORT_EP_CREDIT_CHKf 1539
#define ASF_ENQ_TO_DEQ_CREDIT_CHECK_ENf 1540
#define ASF_EP_CREDIT_HIGH_THD_CHK_ENf 1541
#define ASF_FIFO0_WMCNTf 1542
#define ASF_FIFO1_WMCNTf 1543
#define ASF_FIFO2_WMCNTf 1544
#define ASF_FIFO3_WMCNTf 1545
#define ASF_FIFO4_WMCNTf 1546
#define ASF_FIFO_THRESHOLDf 1547
#define ASF_HS_FIFO_DEPTHf 1548
#define ASF_HS_FIFO_THRESHOLDf 1549
#define ASF_PKT_SIZEf 1550
#define ASF_PORT_SPEEDf 1551
#define ASF_QUEUE_SIZEf 1552
#define ASF_STATE_TO_LLS_MODEf 1553
#define ASF_STATE_TO_SQS_MODEf 1554
#define ASICCTLf 1555
#define ASIC_CONTROLf 1556
#define ASSIGNED_CREDIT_WORTHf 1557
#define ASSIGNED_QUALITYf 1558
#define ASSOCIATED_DATAf 1559
#define ASSOCIATIVITYf 1560
#define ASSOCIATIVITY_1f 1561
#define ASSOCIATIVITY_2f 1562
#define ASSUME_MRU_FOR_TAIL_DROPf 1563
#define ASWf 1564
#define ASYNCHBYTEORDERERRf 1565
#define ASYNCHBYTEORDERERRMASKf 1566
#define ASYNCHPACKETDATAVALIDf 1567
#define ASYNCHPACKETDATAVALIDMASKf 1568
#define ASYNCHRONOUS_SCHEDULE_ENABLEf 1569
#define ASYNCHRONOUS_SCHEDULE_PARK_CAPABILITYf 1570
#define ASYNCHRONOUS_SCHEDULE_PARK_MODE_COUNTf 1571
#define ASYNCHRONOUS_SCHEDULE_PARK_MODE_ENABLEf 1572
#define ASYNCHRONOUS_SCHEDULE_STATUSf 1573
#define ASYNC_RESUME_DISABLE_If 1574
#define ATBIDf 1575
#define ATBYTESMf 1576
#define ATB_IDf 1577
#define ATCLKENf 1578
#define ATDATAMMf 1579
#define ATE_ERR_THRESHf 1580
#define ATE_TEST_ENABLEf 1581
#define ATIDMf 1582
#define ATREADYMMf 1583
#define ATTEN_FREFf 1584
#define ATVALIDMf 1585
#define AUGMENT_PREVIOUS_STAGEf 1586
#define AUTHENTICATION_FAILf 1587
#define AUTHENTICATION_STATUSf 1588
#define AUTOCRFRSTQUEf 1589
#define AUTOCRLASTQUEf 1590
#define AUTOCRRATEf 1591
#define AUTOINCR_EN_Gf 1592
#define AUTOINCR_Gf 1593
#define AUTOLOAD_DONEf 1594
#define AUTONEG_COMPLETEf 1595
#define AUTORELOAD_ENf 1596
#define AUTO_ADJUSTf 1597
#define AUTO_CLf 1598
#define AUTO_CR_FRST_QUEf 1599
#define AUTO_CR_LAST_QUEf 1600
#define AUTO_CR_RATEf 1601
#define AUTO_DEVICE_ID_CONFIGf 1602
#define AUTO_DQ_IDDQ_MODEf 1603
#define AUTO_DQ_RXENB_MODEf 1604
#define AUTO_INCRf 1605
#define AUTO_INITf 1606
#define AUTO_INIT_DONEf 1607
#define AUTO_INIT_FAILf 1608
#define AUTO_INIT_STATEf 1609
#define AUTO_NEG_COMPLETEf 1610
#define AUTO_OEBf 1611
#define AUTO_PADf 1612
#define AUTO_REFRESH_MODEf 1613
#define AUTO_RELOAD_ENf 1614
#define AUTO_SAMPLE_ENf 1615
#define AUTO_SWITCH_EVENT_CTRLf 1616
#define AUTO_SWITCH_EVENT_CTRL_DISINTf 1617
#define AUTO_SWITCH_EVENT_DATAf 1618
#define AUTO_SWITCH_EVENT_DATA_DISINTf 1619
#define AUXf 1620
#define AUX1_FIFO_ECC_ENf 1621
#define AUX1_FIFO_ECC_EN_COR_ERR_RPTf 1622
#define AUX1_FIFO_INJECT_DBEf 1623
#define AUX1_FIFO_INJECT_SBEf 1624
#define AUXILIARYDATATABLEMODEf 1625
#define AUXILIARY_DATA_TABLE_MODEf 1626
#define AUXPAYLOAD23f 1627
#define AUXPAYLOADMSBf 1628
#define AUXTABLEf 1629
#define AUX_AXP_SLOT_ENf 1630
#define AUX_CMICM_SLOT_ENf 1631
#define AUX_CTRLf 1632
#define AUX_DATA_SRC_PORT_IS_PBPf 1633
#define AUX_EP_LB_SLOT_ENf 1634
#define AUX_ING_L3_NEXT_HOP_TMf 1635
#define AUX_IS_ADf 1636
#define AUX_IS_CSf 1637
#define AUX_IS_ODTf 1638
#define AUX_SELf 1639
#define AUX_TABLE_DATAf 1640
#define AUX_TABLE_INITIATE_PAR_ERRf 1641
#define AUX_TABLE_PARITY_ERR_MASKf 1642
#define AUX_TAG_1_SELf 1643
#define AUX_TAG_2_SELf 1644
#define AVAILf 1645
#define AVAILABLEf 1646
#define AVAILABLEFREEBUFFERSf 1647
#define AVAILABLEFREEDESCRIPTORSf 1648
#define AVAILSCHBUFSf 1649
#define AVAILSCHDSCSf 1650
#define AVAILUSCBUFSf 1651
#define AVAILUSCDESCf 1652
#define AVDD1P0_0P9f 1653
#define AVERAGEf 1654
#define AVERAGE_IPGf 1655
#define AVGIPGf 1656
#define AVGQSIZEf 1657
#define AVGQSIZE_CELLf 1658
#define AVGQSIZE_PACKETf 1659
#define AVG_PORT_LOADING_FRACTIONf 1660
#define AVG_PORT_LOADING_REALNUMf 1661
#define AVG_PORT_QSIZE_FRACTIONf 1662
#define AVG_PORT_QSIZE_REALNUMf 1663
#define AVG_QSIZEf 1664
#define AVG_QSIZE_FRACTIONf 1665
#define AVRGENf 1666
#define AVRGSIZEENf 1667
#define AVRG_ENf 1668
#define AVRG_SIZE_ENf 1669
#define AVS_SELf 1670
#define AVS_STATUSf 1671
#define AWAR_MAX_OTFf 1672
#define AWAR_MAX_OTIf 1673
#define AWBUSYf 1674
#define AWCACHEf 1675
#define AWCACHE_CONFIGf 1676
#define AWCACHE_JTAG_M0f 1677
#define AWCAHCE_CONFIGf 1678
#define AWCYCLESf 1679
#define AWPROTf 1680
#define AWUSERf 1681
#define AWUSER_CONFIGf 1682
#define AW_Bf 1683
#define AW_KIf 1684
#define AW_MAX_OTFf 1685
#define AW_MAX_OTIf 1686
#define AW_MAX_QOSf 1687
#define AW_MIN_QOSf 1688
#define AW_Pf 1689
#define AW_Rf 1690
#define AW_TGT_LATENCYf 1691
#define AXI0_FIFO_TYPE_REGf 1692
#define AXI0_PORT_ORDERINGf 1693
#define AXI0_PRIORITY0_RELATIVE_PRIORITYf 1694
#define AXI0_PRIORITY1_RELATIVE_PRIORITYf 1695
#define AXI0_PRIORITY2_RELATIVE_PRIORITYf 1696
#define AXI0_PRIORITY3_RELATIVE_PRIORITYf 1697
#define AXI0_PRIORITY4_RELATIVE_PRIORITYf 1698
#define AXI0_PRIORITY5_RELATIVE_PRIORITYf 1699
#define AXI0_PRIORITY6_RELATIVE_PRIORITYf 1700
#define AXI0_PRIORITY7_RELATIVE_PRIORITYf 1701
#define AXI0_PRIORITY_RELAXf 1702
#define AXI1_FIFO_TYPE_REGf 1703
#define AXI1_PORT_ORDERINGf 1704
#define AXI1_PRIORITY0_RELATIVE_PRIORITYf 1705
#define AXI1_PRIORITY1_RELATIVE_PRIORITYf 1706
#define AXI1_PRIORITY2_RELATIVE_PRIORITYf 1707
#define AXI1_PRIORITY3_RELATIVE_PRIORITYf 1708
#define AXI1_PRIORITY4_RELATIVE_PRIORITYf 1709
#define AXI1_PRIORITY5_RELATIVE_PRIORITYf 1710
#define AXI1_PRIORITY6_RELATIVE_PRIORITYf 1711
#define AXI1_PRIORITY7_RELATIVE_PRIORITYf 1712
#define AXI1_PRIORITY_RELAXf 1713
#define AXI2_FIFO_TYPE_REGf 1714
#define AXI2_PORT_ORDERINGf 1715
#define AXI2_PRIORITY0_RELATIVE_PRIORITYf 1716
#define AXI2_PRIORITY1_RELATIVE_PRIORITYf 1717
#define AXI2_PRIORITY2_RELATIVE_PRIORITYf 1718
#define AXI2_PRIORITY3_RELATIVE_PRIORITYf 1719
#define AXI2_PRIORITY4_RELATIVE_PRIORITYf 1720
#define AXI2_PRIORITY5_RELATIVE_PRIORITYf 1721
#define AXI2_PRIORITY6_RELATIVE_PRIORITYf 1722
#define AXI2_PRIORITY7_RELATIVE_PRIORITYf 1723
#define AXI2_PRIORITY_RELAXf 1724
#define AXI_APCMDf 1725
#define AXI_BIG_ENDIAN_MODEf 1726
#define AXI_PORT_SELf 1727
#define AXI_S0_AWCACHE_0f 1728
#define AXI_S0_AWCOBUFf 1729
#define AXI_S0_USE_MASTERf 1730
#define AXI_S1_AWCACHE_0f 1731
#define AXI_S1_AWCOBUFf 1732
#define AXI_S1_USE_MASTERf 1733
#define AXI_S2_AWCACHE_0f 1734
#define AXI_S2_AWCOBUFf 1735
#define AXI_S2_USE_MASTERf 1736
#define AXP_BUFFER_1BIT_ERROR_REPORTf 1737
#define AXP_BUF_ECC_ENf 1738
#define AXP_INT_BUF_MASKf 1739
#define AXP_INT_BUF_STATUSf 1740
#define AXP_LOCK_CYCLESf 1741
#define AXP_MASKf 1742
#define AXP_SM_MASKf 1743
#define AXP_SM_STATUSf 1744
#define AXP_STATUSf 1745
#define AXP_WLAN_COS_MAP_PARITY_ENf 1746
#define AXP_WLAN_COS_MAP_PDAf 1747
#define AXP_WLAN_COS_MAP_TMf 1748
#define AXP_WRX_MASKf 1749
#define AXP_WRX_STATUSf 1750
#define AXP_WTX_MASKf 1751
#define AXP_WTX_STATUSf 1752
#define AXUSER_CONFIG_1_0f 1753
#define AXUSER_CONFIG_3_2f 1754
#define AXUSER_CONFIG_4f 1755
#define B0_ADDRESSf 1756
#define B0_EMPTYf 1757
#define B0_FLUSHf 1758
#define B0_FULLf 1759
#define B0_HITf 1760
#define B0_L2_ENDPOINT_ID_0_PDAf 1761
#define B0_L2_ENDPOINT_ID_0_TMf 1762
#define B0_L2_ENDPOINT_ID_1_PDAf 1763
#define B0_L2_ENDPOINT_ID_1_TMf 1764
#define B0_MISSf 1765
#define B0_PREFETCH_ACTIVEf 1766
#define B0_PREF_ACTf 1767
#define B0_PREF_ADDRf 1768
#define B1_ADDRESSf 1769
#define B1_EMPTYf 1770
#define B1_FLUSHf 1771
#define B1_FULLf 1772
#define B1_HITf 1773
#define B1_L2_ENDPOINT_ID_0_PDAf 1774
#define B1_L2_ENDPOINT_ID_0_TMf 1775
#define B1_L2_ENDPOINT_ID_1_PDAf 1776
#define B1_L2_ENDPOINT_ID_1_TMf 1777
#define B1_MISSf 1778
#define B1_PREFETCH_ACTIVEf 1779
#define B1_PREF_ACTf 1780
#define B1_PREF_ADDRf 1781
#define BAf 1782
#define BAA0f 1783
#define BAA1f 1784
#define BAA2f 1785
#define BAA_ACKf 1786
#define BAA_BACKPRESSUREf 1787
#define BAA_CHANGE_SOONf 1788
#define BAA_CHANGE_SOON_UPDATE_FROM_QPPf 1789
#define BAA_EVENT_FIFO_DEPTHf 1790
#define BAA_EVENT_FIFO_FULL_HALT_ENf 1791
#define BAA_FILL_THRESH_HIT_HALT_ENf 1792
#define BAA_FORCE_BACKPRESSURE_FROM_QPPf 1793
#define BAA_HUNGRY_FLAGSf 1794
#define BAA_LOOP_SIZE_EXP1f 1795
#define BAA_LOOP_SIZE_EXP2f 1796
#define BAA_NEXT_HUNGRY_MODEf 1797
#define BAA_RATE_EXPf 1798
#define BAA_RATE_MANTf 1799
#define BAA_REQf 1800
#define BAA_SATISFIED_FLAGSf 1801
#define BAA_WORKINGf 1802
#define BACKGROUND_EJECT_ENABLEf 1803
#define BACKGROUND_EJECT_RATEf 1804
#define BACKGROUND_ESET_REFRESH_RANGEf 1805
#define BACKGROUND_SYSPORT_REFRESH_RANGEf 1806
#define BACKLOGENTERQCRBALTHf 1807
#define BACKLOGEXITQCRBALTHf 1808
#define BACKLOG_ENTER_Q_CR_BAL_THf 1809
#define BACKLOG_EXIT_Q_CR_BAL_THf 1810
#define BACKOFFENTERQCRBALTHf 1811
#define BACKOFFEXITQCRBALTHf 1812
#define BACKOFF_ENTER_Q_CR_BAL_THf 1813
#define BACKOFF_EXIT_Q_CR_BAL_THf 1814
#define BACKPRESSUREf 1815
#define BACKPRESSURE_ENf 1816
#define BACKPRESSURE_STICKYf 1817
#define BACKUP_MSG_ENABLEf 1818
#define BACK_UP_MSG_2_SCH_ONLYf 1819
#define BAC_SM_OPT_ENf 1820
#define BADQ_DROP_DEQR_CNTf 1821
#define BADQ_DROP_ENQR_CNTf 1822
#define BADREPLIESCOUNTERf 1823
#define BAD_CHANNEL_NUMf 1824
#define BAD_CHANNEL_NUM_MASKf 1825
#define BAD_LKP_TYPEf 1826
#define BAD_LKP_TYPE_MASKf 1827
#define BAD_LRN_TYPEf 1828
#define BAD_LRN_TYPE_MASKf 1829
#define BAD_MVR_DROP_COUNTf 1830
#define BAD_REASSEMBLY_CONTEXTf 1831
#define BAD_REASSEMBLY_CONTEXT_VALIDf 1832
#define BAD_REPLIES_COUNTERf 1833
#define BAD_TDIP_DROPf 1834
#define BANKf 1835
#define BANK0f 1836
#define BANK0_COLUMN_DISABLEf 1837
#define BANK0_HASH_OFFSETf 1838
#define BANK0_HIT_PDA0f 1839
#define BANK0_HIT_PDA1f 1840
#define BANK0_HIT_TM0f 1841
#define BANK0_HIT_TM1f 1842
#define BANK0_PDA0f 1843
#define BANK0_PDA1f 1844
#define BANK0_PDA10f 1845
#define BANK0_PDA11f 1846
#define BANK0_PDA12f 1847
#define BANK0_PDA13f 1848
#define BANK0_PDA14f 1849
#define BANK0_PDA15f 1850
#define BANK0_PDA16f 1851
#define BANK0_PDA17f 1852
#define BANK0_PDA18f 1853
#define BANK0_PDA19f 1854
#define BANK0_PDA2f 1855
#define BANK0_PDA20f 1856
#define BANK0_PDA21f 1857
#define BANK0_PDA22f 1858
#define BANK0_PDA23f 1859
#define BANK0_PDA24f 1860
#define BANK0_PDA25f 1861
#define BANK0_PDA26f 1862
#define BANK0_PDA27f 1863
#define BANK0_PDA28f 1864
#define BANK0_PDA29f 1865
#define BANK0_PDA3f 1866
#define BANK0_PDA30f 1867
#define BANK0_PDA31f 1868
#define BANK0_PDA32f 1869
#define BANK0_PDA33f 1870
#define BANK0_PDA34f 1871
#define BANK0_PDA35f 1872
#define BANK0_PDA4f 1873
#define BANK0_PDA5f 1874
#define BANK0_PDA6f 1875
#define BANK0_PDA7f 1876
#define BANK0_PDA8f 1877
#define BANK0_PDA9f 1878
#define BANK0_SIZE_LIMITf 1879
#define BANK0_TM0f 1880
#define BANK0_TM1f 1881
#define BANK0_TM10f 1882
#define BANK0_TM11f 1883
#define BANK0_TM12f 1884
#define BANK0_TM13f 1885
#define BANK0_TM14f 1886
#define BANK0_TM15f 1887
#define BANK0_TM16f 1888
#define BANK0_TM17f 1889
#define BANK0_TM18f 1890
#define BANK0_TM19f 1891
#define BANK0_TM2f 1892
#define BANK0_TM20f 1893
#define BANK0_TM21f 1894
#define BANK0_TM22f 1895
#define BANK0_TM23f 1896
#define BANK0_TM24f 1897
#define BANK0_TM25f 1898
#define BANK0_TM26f 1899
#define BANK0_TM27f 1900
#define BANK0_TM28f 1901
#define BANK0_TM29f 1902
#define BANK0_TM3f 1903
#define BANK0_TM30f 1904
#define BANK0_TM31f 1905
#define BANK0_TM32f 1906
#define BANK0_TM33f 1907
#define BANK0_TM34f 1908
#define BANK0_TM35f 1909
#define BANK0_TM4f 1910
#define BANK0_TM5f 1911
#define BANK0_TM6f 1912
#define BANK0_TM7f 1913
#define BANK0_TM8f 1914
#define BANK0_TM9f 1915
#define BANK1f 1916
#define BANK1_COLUMN_DISABLEf 1917
#define BANK1_HASH_OFFSETf 1918
#define BANK1_HIT_PDA0f 1919
#define BANK1_HIT_TM0f 1920
#define BANK1_PDA0f 1921
#define BANK1_PDA1f 1922
#define BANK1_PDA10f 1923
#define BANK1_PDA11f 1924
#define BANK1_PDA12f 1925
#define BANK1_PDA13f 1926
#define BANK1_PDA14f 1927
#define BANK1_PDA15f 1928
#define BANK1_PDA16f 1929
#define BANK1_PDA17f 1930
#define BANK1_PDA18f 1931
#define BANK1_PDA19f 1932
#define BANK1_PDA2f 1933
#define BANK1_PDA20f 1934
#define BANK1_PDA21f 1935
#define BANK1_PDA22f 1936
#define BANK1_PDA23f 1937
#define BANK1_PDA24f 1938
#define BANK1_PDA25f 1939
#define BANK1_PDA26f 1940
#define BANK1_PDA27f 1941
#define BANK1_PDA28f 1942
#define BANK1_PDA29f 1943
#define BANK1_PDA3f 1944
#define BANK1_PDA30f 1945
#define BANK1_PDA31f 1946
#define BANK1_PDA32f 1947
#define BANK1_PDA33f 1948
#define BANK1_PDA34f 1949
#define BANK1_PDA35f 1950
#define BANK1_PDA4f 1951
#define BANK1_PDA5f 1952
#define BANK1_PDA6f 1953
#define BANK1_PDA7f 1954
#define BANK1_PDA8f 1955
#define BANK1_PDA9f 1956
#define BANK1_SIZE_LIMITf 1957
#define BANK1_TM0f 1958
#define BANK1_TM1f 1959
#define BANK1_TM10f 1960
#define BANK1_TM11f 1961
#define BANK1_TM12f 1962
#define BANK1_TM13f 1963
#define BANK1_TM14f 1964
#define BANK1_TM15f 1965
#define BANK1_TM16f 1966
#define BANK1_TM17f 1967
#define BANK1_TM18f 1968
#define BANK1_TM19f 1969
#define BANK1_TM2f 1970
#define BANK1_TM20f 1971
#define BANK1_TM21f 1972
#define BANK1_TM22f 1973
#define BANK1_TM23f 1974
#define BANK1_TM24f 1975
#define BANK1_TM25f 1976
#define BANK1_TM26f 1977
#define BANK1_TM27f 1978
#define BANK1_TM28f 1979
#define BANK1_TM29f 1980
#define BANK1_TM3f 1981
#define BANK1_TM30f 1982
#define BANK1_TM31f 1983
#define BANK1_TM32f 1984
#define BANK1_TM33f 1985
#define BANK1_TM34f 1986
#define BANK1_TM35f 1987
#define BANK1_TM4f 1988
#define BANK1_TM5f 1989
#define BANK1_TM6f 1990
#define BANK1_TM7f 1991
#define BANK1_TM8f 1992
#define BANK1_TM9f 1993
#define BANK2f 1994
#define BANK2_COLUMN_DISABLEf 1995
#define BANK2_HASH_OFFSETf 1996
#define BANK2_HIT_PDA0f 1997
#define BANK2_HIT_TM0f 1998
#define BANK2_PDA0f 1999
#define BANK2_PDA1f 2000
#define BANK2_PDA10f 2001
#define BANK2_PDA11f 2002
#define BANK2_PDA12f 2003
#define BANK2_PDA13f 2004
#define BANK2_PDA14f 2005
#define BANK2_PDA15f 2006
#define BANK2_PDA16f 2007
#define BANK2_PDA17f 2008
#define BANK2_PDA18f 2009
#define BANK2_PDA19f 2010
#define BANK2_PDA2f 2011
#define BANK2_PDA20f 2012
#define BANK2_PDA21f 2013
#define BANK2_PDA22f 2014
#define BANK2_PDA23f 2015
#define BANK2_PDA24f 2016
#define BANK2_PDA25f 2017
#define BANK2_PDA26f 2018
#define BANK2_PDA27f 2019
#define BANK2_PDA28f 2020
#define BANK2_PDA29f 2021
#define BANK2_PDA3f 2022
#define BANK2_PDA30f 2023
#define BANK2_PDA31f 2024
#define BANK2_PDA32f 2025
#define BANK2_PDA33f 2026
#define BANK2_PDA34f 2027
#define BANK2_PDA35f 2028
#define BANK2_PDA4f 2029
#define BANK2_PDA5f 2030
#define BANK2_PDA6f 2031
#define BANK2_PDA7f 2032
#define BANK2_PDA8f 2033
#define BANK2_PDA9f 2034
#define BANK2_SIZE_LIMITf 2035
#define BANK2_TM0f 2036
#define BANK2_TM1f 2037
#define BANK2_TM10f 2038
#define BANK2_TM11f 2039
#define BANK2_TM12f 2040
#define BANK2_TM13f 2041
#define BANK2_TM14f 2042
#define BANK2_TM15f 2043
#define BANK2_TM16f 2044
#define BANK2_TM17f 2045
#define BANK2_TM18f 2046
#define BANK2_TM19f 2047
#define BANK2_TM2f 2048
#define BANK2_TM20f 2049
#define BANK2_TM21f 2050
#define BANK2_TM22f 2051
#define BANK2_TM23f 2052
#define BANK2_TM24f 2053
#define BANK2_TM25f 2054
#define BANK2_TM26f 2055
#define BANK2_TM27f 2056
#define BANK2_TM28f 2057
#define BANK2_TM29f 2058
#define BANK2_TM3f 2059
#define BANK2_TM30f 2060
#define BANK2_TM31f 2061
#define BANK2_TM32f 2062
#define BANK2_TM33f 2063
#define BANK2_TM34f 2064
#define BANK2_TM35f 2065
#define BANK2_TM4f 2066
#define BANK2_TM5f 2067
#define BANK2_TM6f 2068
#define BANK2_TM7f 2069
#define BANK2_TM8f 2070
#define BANK2_TM9f 2071
#define BANK3f 2072
#define BANK3_COLUMN_DISABLEf 2073
#define BANK3_HASH_OFFSETf 2074
#define BANK3_HIT_PDA0f 2075
#define BANK3_HIT_TM0f 2076
#define BANK3_PDA0f 2077
#define BANK3_PDA1f 2078
#define BANK3_PDA10f 2079
#define BANK3_PDA11f 2080
#define BANK3_PDA12f 2081
#define BANK3_PDA13f 2082
#define BANK3_PDA14f 2083
#define BANK3_PDA15f 2084
#define BANK3_PDA16f 2085
#define BANK3_PDA17f 2086
#define BANK3_PDA18f 2087
#define BANK3_PDA19f 2088
#define BANK3_PDA2f 2089
#define BANK3_PDA20f 2090
#define BANK3_PDA21f 2091
#define BANK3_PDA22f 2092
#define BANK3_PDA23f 2093
#define BANK3_PDA24f 2094
#define BANK3_PDA25f 2095
#define BANK3_PDA26f 2096
#define BANK3_PDA27f 2097
#define BANK3_PDA28f 2098
#define BANK3_PDA29f 2099
#define BANK3_PDA3f 2100
#define BANK3_PDA30f 2101
#define BANK3_PDA31f 2102
#define BANK3_PDA32f 2103
#define BANK3_PDA33f 2104
#define BANK3_PDA34f 2105
#define BANK3_PDA35f 2106
#define BANK3_PDA4f 2107
#define BANK3_PDA5f 2108
#define BANK3_PDA6f 2109
#define BANK3_PDA7f 2110
#define BANK3_PDA8f 2111
#define BANK3_PDA9f 2112
#define BANK3_SIZE_LIMITf 2113
#define BANK3_TM0f 2114
#define BANK3_TM1f 2115
#define BANK3_TM10f 2116
#define BANK3_TM11f 2117
#define BANK3_TM12f 2118
#define BANK3_TM13f 2119
#define BANK3_TM14f 2120
#define BANK3_TM15f 2121
#define BANK3_TM16f 2122
#define BANK3_TM17f 2123
#define BANK3_TM18f 2124
#define BANK3_TM19f 2125
#define BANK3_TM2f 2126
#define BANK3_TM20f 2127
#define BANK3_TM21f 2128
#define BANK3_TM22f 2129
#define BANK3_TM23f 2130
#define BANK3_TM24f 2131
#define BANK3_TM25f 2132
#define BANK3_TM26f 2133
#define BANK3_TM27f 2134
#define BANK3_TM28f 2135
#define BANK3_TM29f 2136
#define BANK3_TM3f 2137
#define BANK3_TM30f 2138
#define BANK3_TM31f 2139
#define BANK3_TM32f 2140
#define BANK3_TM33f 2141
#define BANK3_TM34f 2142
#define BANK3_TM35f 2143
#define BANK3_TM4f 2144
#define BANK3_TM5f 2145
#define BANK3_TM6f 2146
#define BANK3_TM7f 2147
#define BANK3_TM8f 2148
#define BANK3_TM9f 2149
#define BANK4_COLUMN_DISABLEf 2150
#define BANK4_HASH_OFFSETf 2151
#define BANK4_HIT_PDA0f 2152
#define BANK4_HIT_TM0f 2153
#define BANK4_PDA0f 2154
#define BANK4_PDA1f 2155
#define BANK4_SIZE_LIMITf 2156
#define BANK4_TM0f 2157
#define BANK4_TM1f 2158
#define BANK5_HASH_OFFSETf 2159
#define BANK6_HASH_OFFSETf 2160
#define BANK7_HASH_OFFSETf 2161
#define BANK8_HASH_OFFSETf 2162
#define BANK9_HASH_OFFSETf 2163
#define BANKADDRESSf 2164
#define BANKA_DB_ID_AND_VALUEf 2165
#define BANKA_DB_ID_OR_VALUEf 2166
#define BANKA_KEYSELECTf 2167
#define BANKA_REQUESTCOLLISIONINTf 2168
#define BANKA_REQUESTCOLLISIONINTMASKf 2169
#define BANKB_DB_ID_AND_VALUEf 2170
#define BANKB_DB_ID_OR_VALUEf 2171
#define BANKB_KEYSELECTf 2172
#define BANKB_REQUESTCOLLISIONINTf 2173
#define BANKB_REQUESTCOLLISIONINTMASKf 2174
#define BANKC_DB_ID_AND_VALUEf 2175
#define BANKC_DB_ID_OR_VALUEf 2176
#define BANKC_KEYSELECTf 2177
#define BANKC_REQUESTCOLLISIONINTf 2178
#define BANKC_REQUESTCOLLISIONINTMASKf 2179
#define BANKD_DB_ID_AND_VALUEf 2180
#define BANKD_DB_ID_OR_VALUEf 2181
#define BANKD_KEYSELECTf 2182
#define BANKD_REQUESTCOLLISIONINTf 2183
#define BANKD_REQUESTCOLLISIONINTMASKf 2184
#define BANKINTERLEAVINGMODEf 2185
#define BANK_0_CRC_ERR_COUNTf 2186
#define BANK_10_CRC_ERR_COUNTf 2187
#define BANK_11_CRC_ERR_COUNTf 2188
#define BANK_12_CRC_ERR_COUNTf 2189
#define BANK_13_CRC_ERR_COUNTf 2190
#define BANK_14_CRC_ERR_COUNTf 2191
#define BANK_15_CRC_ERR_COUNTf 2192
#define BANK_16_CRC_ERR_COUNTf 2193
#define BANK_17_CRC_ERR_COUNTf 2194
#define BANK_18_CRC_ERR_COUNTf 2195
#define BANK_19_CRC_ERR_COUNTf 2196
#define BANK_1_CRC_ERR_COUNTf 2197
#define BANK_20_CRC_ERR_COUNTf 2198
#define BANK_21_CRC_ERR_COUNTf 2199
#define BANK_22_CRC_ERR_COUNTf 2200
#define BANK_23_CRC_ERR_COUNTf 2201
#define BANK_24_CRC_ERR_COUNTf 2202
#define BANK_25_CRC_ERR_COUNTf 2203
#define BANK_26_CRC_ERR_COUNTf 2204
#define BANK_27_CRC_ERR_COUNTf 2205
#define BANK_28_CRC_ERR_COUNTf 2206
#define BANK_29_CRC_ERR_COUNTf 2207
#define BANK_2_CRC_ERR_COUNTf 2208
#define BANK_30_CRC_ERR_COUNTf 2209
#define BANK_31_CRC_ERR_COUNTf 2210
#define BANK_32_CRC_ERR_COUNTf 2211
#define BANK_33_CRC_ERR_COUNTf 2212
#define BANK_34_CRC_ERR_COUNTf 2213
#define BANK_35_CRC_ERR_COUNTf 2214
#define BANK_36_CRC_ERR_COUNTf 2215
#define BANK_37_CRC_ERR_COUNTf 2216
#define BANK_38_CRC_ERR_COUNTf 2217
#define BANK_39_CRC_ERR_COUNTf 2218
#define BANK_3_CRC_ERR_COUNTf 2219
#define BANK_40_CRC_ERR_COUNTf 2220
#define BANK_41_CRC_ERR_COUNTf 2221
#define BANK_42_CRC_ERR_COUNTf 2222
#define BANK_43_CRC_ERR_COUNTf 2223
#define BANK_44_CRC_ERR_COUNTf 2224
#define BANK_45_CRC_ERR_COUNTf 2225
#define BANK_46_CRC_ERR_COUNTf 2226
#define BANK_47_CRC_ERR_COUNTf 2227
#define BANK_48_CRC_ERR_COUNTf 2228
#define BANK_49_CRC_ERR_COUNTf 2229
#define BANK_4_CRC_ERR_COUNTf 2230
#define BANK_50_CRC_ERR_COUNTf 2231
#define BANK_51_CRC_ERR_COUNTf 2232
#define BANK_52_CRC_ERR_COUNTf 2233
#define BANK_53_CRC_ERR_COUNTf 2234
#define BANK_54_CRC_ERR_COUNTf 2235
#define BANK_55_CRC_ERR_COUNTf 2236
#define BANK_56_CRC_ERR_COUNTf 2237
#define BANK_57_CRC_ERR_COUNTf 2238
#define BANK_58_CRC_ERR_COUNTf 2239
#define BANK_59_CRC_ERR_COUNTf 2240
#define BANK_5_CRC_ERR_COUNTf 2241
#define BANK_60_CRC_ERR_COUNTf 2242
#define BANK_61_CRC_ERR_COUNTf 2243
#define BANK_62_CRC_ERR_COUNTf 2244
#define BANK_63_CRC_ERR_COUNTf 2245
#define BANK_6_CRC_ERR_COUNTf 2246
#define BANK_7_CRC_ERR_COUNTf 2247
#define BANK_8_CRC_ERR_COUNTf 2248
#define BANK_9_CRC_ERR_COUNTf 2249
#define BANK_ADDRESSf 2250
#define BANK_DIFFf 2251
#define BANK_INTERLEAVING_MODEf 2252
#define BANK_SPLIT_ENf 2253
#define BANK_SWAPf 2254
#define BANK_SWAP_DONEf 2255
#define BANK_SWITCH_TIMERf 2256
#define BANK_UNAVAILABLE_RDf 2257
#define BANK_UNAVAILABLE_WRf 2258
#define BANK_WR_UNAVAILABLEf 2259
#define BASEf 2260
#define BASEQUEUENUMf 2261
#define BASE_ADDRf 2262
#define BASE_ADDRESSf 2263
#define BASE_ADDRESS_LOWf 2264
#define BASE_CNTRIDf 2265
#define BASE_FLOWf 2266
#define BASE_LENGTHf 2267
#define BASE_MAC_SAf 2268
#define BASE_OFFSET0f 2269
#define BASE_OFFSET1f 2270
#define BASE_OFFSET2f 2271
#define BASE_OFFSET3f 2272
#define BASE_OFFSET4f 2273
#define BASE_OFFSET5f 2274
#define BASE_OFFSET6f 2275
#define BASE_OFFSET7f 2276
#define BASE_PTRf 2277
#define BASE_PTR_0f 2278
#define BASE_PTR_0_RESERVEDf 2279
#define BASE_PTR_1f 2280
#define BASE_PTR_1_RESERVEDf 2281
#define BASE_PTR_2f 2282
#define BASE_PTR_2_RESERVEDf 2283
#define BASE_PTR_3f 2284
#define BASE_PTR_3_RESERVEDf 2285
#define BASE_QID0f 2286
#define BASE_QID1f 2287
#define BASE_QUEUEf 2288
#define BASE_QUEUE_NUMf 2289
#define BASE_QUEUE_NUMBERf 2290
#define BASE_QUEUE_NUM_0f 2291
#define BASE_QUEUE_NUM_1f 2292
#define BASE_Q_PAIR_NUMf 2293
#define BASE_UPDATE_INTERVALf 2294
#define BASE_VRF_L3IIF_OVIDf 2295
#define BATM_ABCDf 2296
#define BATM_AISAf 2297
#define BATM_AISEf 2298
#define BATM_AISIf 2299
#define BATM_AISLf 2300
#define BATM_AISSf 2301
#define BATM_AOPSTHf 2302
#define BATM_APRMf 2303
#define BATM_ARBIf 2304
#define BATM_ARCHf 2305
#define BATM_ATSCOUNTf 2306
#define BATM_ATSIGMAf 2307
#define BATM_B7SEf 2308
#define BATM_BANKf 2309
#define BATM_BASETSf 2310
#define BATM_BAUDf 2311
#define BATM_BOMEf 2312
#define BATM_BOMIf 2313
#define BATM_BOMSf 2314
#define BATM_BORDf 2315
#define BATM_BPVEf 2316
#define BATM_BPVIf 2317
#define BATM_BRGSEL1f 2318
#define BATM_BRGSEL2f 2319
#define BATM_BRSTRTCf 2320
#define BATM_BSLPf 2321
#define BATM_BSLPSZf 2322
#define BATM_C4MFEf 2323
#define BATM_C4MFIf 2324
#define BATM_C4MFSf 2325
#define BATM_CAISEf 2326
#define BATM_CAISIf 2327
#define BATM_CAISSf 2328
#define BATM_CASPLSZf 2329
#define BATM_CASSTf 2330
#define BATM_CASWINf 2331
#define BATM_CCXPf 2332
#define BATM_CESCWf 2333
#define BATM_CHENf 2334
#define BATM_CHGDELf 2335
#define BATM_CHLBf 2336
#define BATM_CHPMCNf 2337
#define BATM_CHSELf 2338
#define BATM_CLOSEf 2339
#define BATM_CLOSIf 2340
#define BATM_CLOSSf 2341
#define BATM_CMCf 2342
#define BATM_CMFEf 2343
#define BATM_CMFIf 2344
#define BATM_CMFSf 2345
#define BATM_CNf 2346
#define BATM_CNIEf 2347
#define BATM_CNISf 2348
#define BATM_CODSf 2349
#define BATM_COFACf 2350
#define BATM_COMSELf 2351
#define BATM_COREIDf 2352
#define BATM_CRBITf 2353
#define BATM_CRCERRCf 2354
#define BATM_CRFCSSf 2355
#define BATM_CROEf 2356
#define BATM_CRPORT1f 2357
#define BATM_CRPORT2f 2358
#define BATM_CRSEL1f 2359
#define BATM_CRSEL2f 2360
#define BATM_CSENf 2361
#define BATM_CWIf 2362
#define BATM_CWIEf 2363
#define BATM_DBAf 2364
#define BATM_DIRf 2365
#define BATM_DLSSf 2366
#define BATM_DRO3PCf 2367
#define BATM_DROPCf 2368
#define BATM_DRPVf 2369
#define BATM_E1IDLEf 2370
#define BATM_E1LCSf 2371
#define BATM_EBECf 2372
#define BATM_EC1Df 2373
#define BATM_EC2Df 2374
#define BATM_ECCIf 2375
#define BATM_ECEf 2376
#define BATM_ECIEf 2377
#define BATM_EPKTPLSZf 2378
#define BATM_ERRCPf 2379
#define BATM_EXZCf 2380
#define BATM_EXZEf 2381
#define BATM_EXZIf 2382
#define BATM_EXZSf 2383
#define BATM_F0IEf 2384
#define BATM_F1IEf 2385
#define BATM_F1LBf 2386
#define BATM_FAECf 2387
#define BATM_FAISf 2388
#define BATM_FBPVf 2389
#define BATM_FCRCf 2390
#define BATM_FFAWf 2391
#define BATM_FILLBPATf 2392
#define BATM_FPDEf 2393
#define BATM_FPEf 2394
#define BATM_FPHSZf 2395
#define BATM_FPHTSf 2396
#define BATM_FR0If 2397
#define BATM_FR1If 2398
#define BATM_FRAIf 2399
#define BATM_FSIGSf 2400
#define BATM_FTIPf 2401
#define BATM_GC1POLf 2402
#define BATM_GC2POLf 2403
#define BATM_GC3POLf 2404
#define BATM_GC4POLf 2405
#define BATM_GC5POLf 2406
#define BATM_GC6POLf 2407
#define BATM_GC7POLf 2408
#define BATM_GC8POLf 2409
#define BATM_GCXPf 2410
#define BATM_GPMCNf 2411
#define BATM_GTREf 2412
#define BATM_HABEf 2413
#define BATM_HABIf 2414
#define BATM_HABSf 2415
#define BATM_HC16Ef 2416
#define BATM_HC16If 2417
#define BATM_HC16Sf 2418
#define BATM_HCRCf 2419
#define BATM_HDLRf 2420
#define BATM_HDLTf 2421
#define BATM_HDRSZf 2422
#define BATM_HDSLf 2423
#define BATM_HEMEf 2424
#define BATM_HEMIf 2425
#define BATM_HEMSf 2426
#define BATM_HREEf 2427
#define BATM_HREIf 2428
#define BATM_HRESf 2429
#define BATM_HRFEf 2430
#define BATM_HRFIf 2431
#define BATM_HRFSf 2432
#define BATM_HRHEf 2433
#define BATM_HRHIf 2434
#define BATM_HRHSf 2435
#define BATM_HROEf 2436
#define BATM_HROIf 2437
#define BATM_HROSf 2438
#define BATM_HTEEf 2439
#define BATM_HTEIf 2440
#define BATM_HTESf 2441
#define BATM_HTFEf 2442
#define BATM_HTFIf 2443
#define BATM_HTFSf 2444
#define BATM_HTHEf 2445
#define BATM_HTHIf 2446
#define BATM_HTHSf 2447
#define BATM_HTOEf 2448
#define BATM_HTOIf 2449
#define BATM_HTOSf 2450
#define BATM_IDLEBPATf 2451
#define BATM_INRCf 2452
#define BATM_INTRCf 2453
#define BATM_INVf 2454
#define BATM_IPKTPLSZf 2455
#define BATM_J1RAIf 2456
#define BATM_JBBOPf 2457
#define BATM_JBDEPSUMf 2458
#define BATM_JBSTATEf 2459
#define BATM_L1LBf 2460
#define BATM_L2CKf 2461
#define BATM_LACTf 2462
#define BATM_LACTIf 2463
#define BATM_LACTIEf 2464
#define BATM_LASTf 2465
#define BATM_LCVECf 2466
#define BATM_LDACf 2467
#define BATM_LDACTf 2468
#define BATM_LDAIf 2469
#define BATM_LDAIEf 2470
#define BATM_LOPSTHf 2471
#define BATM_LOSAf 2472
#define BATM_LOSEf 2473
#define BATM_LOSIf 2474
#define BATM_LOSSf 2475
#define BATM_LPBf 2476
#define BATM_LPRSf 2477
#define BATM_LPRUf 2478
#define BATM_LSQSIGMAf 2479
#define BATM_MAXDEPTHf 2480
#define BATM_MBITf 2481
#define BATM_MCMLf 2482
#define BATM_MIIRf 2483
#define BATM_MIITf 2484
#define BATM_MINDEPTHf 2485
#define BATM_MISPKTCf 2486
#define BATM_MNRFf 2487
#define BATM_MPRSf 2488
#define BATM_MPRUf 2489
#define BATM_MSSf 2490
#define BATM_NCHGDELf 2491
#define BATM_OCTf 2492
#define BATM_OOFAf 2493
#define BATM_OOFEf 2494
#define BATM_OOFIf 2495
#define BATM_OOFSf 2496
#define BATM_OSCTf 2497
#define BATM_PDIRf 2498
#define BATM_PDTDCf 2499
#define BATM_PEf 2500
#define BATM_PIf 2501
#define BATM_PKTCOUNTf 2502
#define BATM_PLENPCf 2503
#define BATM_PLLBf 2504
#define BATM_PMIf 2505
#define BATM_PMIEf 2506
#define BATM_PMRCf 2507
#define BATM_PNDCHIDf 2508
#define BATM_PNENf 2509
#define BATM_PNIf 2510
#define BATM_PNIEf 2511
#define BATM_POLf 2512
#define BATM_PORTSELf 2513
#define BATM_PPDEf 2514
#define BATM_PPRSf 2515
#define BATM_PPRUf 2516
#define BATM_PRBFPATf 2517
#define BATM_PRBIf 2518
#define BATM_PRBIEf 2519
#define BATM_PRBMSf 2520
#define BATM_PRBSECf 2521
#define BATM_PRENf 2522
#define BATM_PRMEf 2523
#define BATM_PRMIf 2524
#define BATM_PRMSf 2525
#define BATM_PRTSf 2526
#define BATM_PSIf 2527
#define BATM_PSIEf 2528
#define BATM_PSISf 2529
#define BATM_PSLDCf 2530
#define BATM_PSLEf 2531
#define BATM_PSLPf 2532
#define BATM_PSLPSZf 2533
#define BATM_PSLTHf 2534
#define BATM_PSYNf 2535
#define BATM_QUESTATf 2536
#define BATM_R1LBf 2537
#define BATM_RAIEf 2538
#define BATM_RAIIf 2539
#define BATM_RAILf 2540
#define BATM_RAISf 2541
#define BATM_RASIGf 2542
#define BATM_RBITf 2543
#define BATM_RBOMCf 2544
#define BATM_RCI1f 2545
#define BATM_RCI2f 2546
#define BATM_RCRCf 2547
#define BATM_RCSf 2548
#define BATM_REO3PCf 2549
#define BATM_RESERVEDf 2550
#define BATM_REVIDf 2551
#define BATM_RHDFDPTHf 2552
#define BATM_RHDLCDf 2553
#define BATM_RMAIEf 2554
#define BATM_RMAIIf 2555
#define BATM_RMAISf 2556
#define BATM_RNf 2557
#define BATM_RNSEf 2558
#define BATM_RNSIf 2559
#define BATM_RPRSf 2560
#define BATM_RPRUf 2561
#define BATM_RPSEf 2562
#define BATM_RPSIf 2563
#define BATM_RSA6f 2564
#define BATM_RSFZf 2565
#define BATM_RSRCf 2566
#define BATM_RSTf 2567
#define BATM_RSVf 2568
#define BATM_RSVDf 2569
#define BATM_RTESf 2570
#define BATM_RTPEf 2571
#define BATM_RTPTSf 2572
#define BATM_RTSMf 2573
#define BATM_RTSPf 2574
#define BATM_RXFILLTHf 2575
#define BATM_RXOf 2576
#define BATM_RXSA4f 2577
#define BATM_RXSA5f 2578
#define BATM_RXSA6f 2579
#define BATM_RXSA7f 2580
#define BATM_RXSA8f 2581
#define BATM_RXSLBRPf 2582
#define BATM_RXSLBWPf 2583
#define BATM_RXSLIPCf 2584
#define BATM_SA68f 2585
#define BATM_SA6Af 2586
#define BATM_SA6Cf 2587
#define BATM_SA6CHf 2588
#define BATM_SA6CIf 2589
#define BATM_SA6CIEf 2590
#define BATM_SA6Df 2591
#define BATM_SA6Ef 2592
#define BATM_SA6Ff 2593
#define BATM_SA6Xf 2594
#define BATM_SANSf 2595
#define BATM_SBRSEL1f 2596
#define BATM_SBRSEL2f 2597
#define BATM_SEFCf 2598
#define BATM_SEFEf 2599
#define BATM_SEFIf 2600
#define BATM_SEFSf 2601
#define BATM_SIGEf 2602
#define BATM_SIGFMTf 2603
#define BATM_SIGMSf 2604
#define BATM_SLPCHf 2605
#define BATM_SMPERf 2606
#define BATM_SNf 2607
#define BATM_SPCf 2608
#define BATM_SPDf 2609
#define BATM_SPERSZf 2610
#define BATM_STPSZf 2611
#define BATM_STRf 2612
#define BATM_SYNCf 2613
#define BATM_SYSCLKSELf 2614
#define BATM_SYSREFSELf 2615
#define BATM_SYSTSOMODEf 2616
#define BATM_SYS_TSI_PERf 2617
#define BATM_SYS_TSTMPf 2618
#define BATM_T1D4f 2619
#define BATM_T1E1f 2620
#define BATM_T1IDLEf 2621
#define BATM_T1LCSf 2622
#define BATM_T1OOFf 2623
#define BATM_TABTf 2624
#define BATM_TBOMCf 2625
#define BATM_TCRCf 2626
#define BATM_TCSf 2627
#define BATM_TEOEf 2628
#define BATM_TEOMf 2629
#define BATM_TEOVf 2630
#define BATM_TFMSf 2631
#define BATM_THDLCDf 2632
#define BATM_TIMESTAMPf 2633
#define BATM_TNSEf 2634
#define BATM_TNSIf 2635
#define BATM_TPIf 2636
#define BATM_TPIEf 2637
#define BATM_TPSEf 2638
#define BATM_TPSIf 2639
#define BATM_TRGTCHf 2640
#define BATM_TRGTCHIDf 2641
#define BATM_TRLBf 2642
#define BATM_TRMf 2643
#define BATM_TSBEf 2644
#define BATM_TSEf 2645
#define BATM_TSFZf 2646
#define BATM_TSGf 2647
#define BATM_TSLBf 2648
#define BATM_TSLBNf 2649
#define BATM_TSNf 2650
#define BATM_TSR125f 2651
#define BATM_TSRCf 2652
#define BATM_TSTMPf 2653
#define BATM_TXAEMPTHf 2654
#define BATM_TXAFULLTHf 2655
#define BATM_TXFILLTHf 2656
#define BATM_TXPREAMBLEf 2657
#define BATM_TXSA4f 2658
#define BATM_TXSA5f 2659
#define BATM_TXSA6f 2660
#define BATM_TXSA7f 2661
#define BATM_TXSA8f 2662
#define BATM_TXSLBRPf 2663
#define BATM_TXSLBWPf 2664
#define BATM_TXSLIPCf 2665
#define BATM_TXUf 2666
#define BATM_UFPf 2667
#define BATM_UNDRNCf 2668
#define BATM_VLDf 2669
#define BATM_VLNf 2670
#define BATM_WSZLMTf 2671
#define BBf 2672
#define BBUSYf 2673
#define BBX0_DISABLE_ECCf 2674
#define BBX0_ECC_CORRUPTf 2675
#define BBX10_DISABLE_ECCf 2676
#define BBX10_ECC_CORRUPTf 2677
#define BBX11_DISABLE_ECCf 2678
#define BBX11_ECC_CORRUPTf 2679
#define BBX12_DISABLE_ECCf 2680
#define BBX12_ECC_CORRUPTf 2681
#define BBX13_DISABLE_ECCf 2682
#define BBX13_ECC_CORRUPTf 2683
#define BBX14_DISABLE_ECCf 2684
#define BBX14_ECC_CORRUPTf 2685
#define BBX15_DISABLE_ECCf 2686
#define BBX15_ECC_CORRUPTf 2687
#define BBX16_DISABLE_ECCf 2688
#define BBX16_ECC_CORRUPTf 2689
#define BBX17_DISABLE_ECCf 2690
#define BBX17_ECC_CORRUPTf 2691
#define BBX18_DISABLE_ECCf 2692
#define BBX18_ECC_CORRUPTf 2693
#define BBX19_DISABLE_ECCf 2694
#define BBX19_ECC_CORRUPTf 2695
#define BBX1_DISABLE_ECCf 2696
#define BBX1_ECC_CORRUPTf 2697
#define BBX20_DISABLE_ECCf 2698
#define BBX20_ECC_CORRUPTf 2699
#define BBX21_DISABLE_ECCf 2700
#define BBX21_ECC_CORRUPTf 2701
#define BBX22_DISABLE_ECCf 2702
#define BBX22_ECC_CORRUPTf 2703
#define BBX23_DISABLE_ECCf 2704
#define BBX23_ECC_CORRUPTf 2705
#define BBX2_DISABLE_ECCf 2706
#define BBX2_ECC_CORRUPTf 2707
#define BBX3_DISABLE_ECCf 2708
#define BBX3_ECC_CORRUPTf 2709
#define BBX4_DISABLE_ECCf 2710
#define BBX4_ECC_CORRUPTf 2711
#define BBX5_DISABLE_ECCf 2712
#define BBX5_ECC_CORRUPTf 2713
#define BBX6_DISABLE_ECCf 2714
#define BBX6_ECC_CORRUPTf 2715
#define BBX7_DISABLE_ECCf 2716
#define BBX7_ECC_CORRUPTf 2717
#define BBX8_DISABLE_ECCf 2718
#define BBX8_ECC_CORRUPTf 2719
#define BBX9_DISABLE_ECCf 2720
#define BBX9_ECC_CORRUPTf 2721
#define BBX_CORRECTED_ERRORf 2722
#define BBX_CORRECTED_ERROR_DISINTf 2723
#define BBX_ECC_ERROR_ADDRESSf 2724
#define BBX_TMf 2725
#define BBX_UNCORRECTABLE_ERRORf 2726
#define BBX_UNCORRECTABLE_ERROR_DISINTf 2727
#define BCf 2728
#define BC10_ACTIVE_DMPULLUPf 2729
#define BC10_ACTIVE_DPPULLUPf 2730
#define BC10_DMPULLDOWNf 2731
#define BC10_DPPULLDOWNf 2732
#define BC10_IDLE_DMPULLDOWNf 2733
#define BC10_IDLE_DPPULLDOWNf 2734
#define BCAST_BLOCK_MASK_PARITY_ENf 2735
#define BCAST_BLOCK_MASK_PAR_ERRf 2736
#define BCAST_BLOCK_MASK_TMf 2737
#define BCAST_ENABLEf 2738
#define BCAST_MASK_SELf 2739
#define BCAST_METER_INDEXf 2740
#define BCEDf 2741
#define BCLR_MEM_ADDR_ENDf 2742
#define BCLR_MEM_ADDR_STARTf 2743
#define BCNMODEf 2744
#define BCNSNOOPCMDf 2745
#define BCNTHRESHOLDf 2746
#define BCN_MODEf 2747
#define BCN_SNOOP_CMDf 2748
#define BCN_THRESHOLDf 2749
#define BCOUNTf 2750
#define BCYCLESf 2751
#define BC_IDXf 2752
#define BC_INDEXf 2753
#define BC_METER_INDEXf 2754
#define BC_NS_FIFO_OVERFLOWf 2755
#define BC_NS_FIFO_OVERFLOW_DISINTf 2756
#define BC_TRILL_NETWORK_RECEIVERS_PRESENTf 2757
#define BDf 2758
#define BDBLLf 2759
#define BDBLLONEBERRFIXEDf 2760
#define BDBLLONEBERRFIXEDMASKf 2761
#define BDBLLTWOBERRf 2762
#define BDBLLTWOBERRMASKf 2763
#define BDBLL_ECC__N_B_ERR_MASKf 2764
#define BDBSIZEf 2765
#define BDB_DYN_SIZEf 2766
#define BDB_DYN_SIZE_RJCTf 2767
#define BDB_DYN_SIZE_RJCT_CLR_TH_0f 2768
#define BDB_DYN_SIZE_RJCT_CLR_TH_1f 2769
#define BDB_DYN_SIZE_RJCT_CLR_TH_2f 2770
#define BDB_DYN_SIZE_RJCT_CLR_TH_3f 2771
#define BDB_DYN_SIZE_RJCT_SET_TH_0f 2772
#define BDB_DYN_SIZE_RJCT_SET_TH_1f 2773
#define BDB_DYN_SIZE_RJCT_SET_TH_2f 2774
#define BDB_DYN_SIZE_RJCT_SET_TH_3f 2775
#define BDB_LIST_SIZEf 2776
#define BDB_PTRf 2777
#define BDB_SIZEf 2778
#define BDB_USEf 2779
#define BDQf 2780
#define BDQECCERRORf 2781
#define BDQECCERRORMASKf 2782
#define BDQECCFIXEDf 2783
#define BDQECCFIXEDMASKf 2784
#define BDQMAXOCf 2785
#define BDQMAXOCQNUMf 2786
#define BDQS_EMPTYf 2787
#define BDQS_EMPTY_MASKf 2788
#define BDQS_FULLf 2789
#define BDQS_FULL_MASKf 2790
#define BDQ_ECC_1B_ERR_MASKf 2791
#define BDQ_ECC_2B_ERR_MASKf 2792
#define BDQ_INITIATE_ECC_1B_ERRf 2793
#define BDQ_INITIATE_ECC_2B_ERRf 2794
#define BDQ_MAX_OCf 2795
#define BDQ_MAX_OC_QNUMf 2796
#define BD_DATA_BUF_DISABLE_ECCf 2797
#define BD_DATA_BUF_ECC_CORRUPTf 2798
#define BD_DATA_BUF_TMf 2799
#define BEf 2800
#define BEATSf 2801
#define BEATS_ENf 2802
#define BEATS_FILTEREDf 2803
#define BEAT_COUNTf 2804
#define BEC_FAULT_OOF_RST_ENAf 2805
#define BEC_N_RX_LOCAL_RX_NOT_SYNCEDf 2806
#define BEC_N_RX_REMOTE_RX_NOT_SYNCEDf 2807
#define BEC_N_RX_RETRIES_CNT_EXPIREDf 2808
#define BEC_N_RX_STATEf 2809
#define BEC_N_RX_STATE_VALIDf 2810
#define BEC_N_RX_TIMEOUT_BLOCKSf 2811
#define BEC_N_RX_TIMEOUT_RETRIESf 2812
#define BEC_N_TX_MAX_SAME_ACK_SEQ_NUMf 2813
#define BEC_N_TX_RETRANSMIT_INITIATE_ECC_1B_ERRf 2814
#define BEC_N_TX_RETRANSMIT_INITIATE_ECC_2B_ERRf 2815
#define BEC_N_TX_RETRIES_CNT_EXPIREDf 2816
#define BEC_N_TX_SAME_ACK_MASK_PERIODf 2817
#define BEC_N_TX_SAME_ACK_MASK_THRESHOLDf 2818
#define BEC_N_TX_STATEf 2819
#define BEC_N_TX_STATE_VALIDf 2820
#define BEC_N_TX_TIMEOUT_RETRIESf 2821
#define BEC_N_TX_TOO_FAR_FAULTf 2822
#define BEFORELASTSEGSIZEf 2823
#define BENCH_MODEf 2824
#define BER_GEN_BITMAPf 2825
#define BER_GEN_PERIODf 2826
#define BEST_MATCHf 2827
#define BEST_MATCH_IDf 2828
#define BEST_MATCH_PRIORITYf 2829
#define BEST_MATCH_SO_FARf 2830
#define BEST_MATCH_STOPf 2831
#define BEST_MATCH_VALIDf 2832
#define BE_CHECK_ENf 2833
#define BFf 2834
#define BFD__ASSOCIATED_DATAf 2835
#define BFD__BFD_CPU_QUEUE_CLASSf 2836
#define BFD__BFD_DST_MODf 2837
#define BFD__BFD_DST_PORTf 2838
#define BFD__BFD_DST_Tf 2839
#define BFD__BFD_INT_PRIf 2840
#define BFD__BFD_REMOTEf 2841
#define BFD__BFD_RX_SESSION_INDEXf 2842
#define BFD__DATAf 2843
#define BFD__DATA_Af 2844
#define BFD__DATA_Bf 2845
#define BFD__DGPPf 2846
#define BFD__DPf 2847
#define BFD__DUMMY_1f 2848
#define BFD__HASH_LSBf 2849
#define BFD__INT_PRIf 2850
#define BFD__KEYf 2851
#define BFD__LABELf 2852
#define BFD__MODULE_IDf 2853
#define BFD__OLP_HDR_ADDf 2854
#define BFD__PENDINGf 2855
#define BFD__PORT_NUMf 2856
#define BFD__REMOTEf 2857
#define BFD__RESERVED_102_73f 2858
#define BFD__RESERVED_68_39f 2859
#define BFD__RX_SESSION_IDXf 2860
#define BFD__SESSION_IDENTIFIER_TYPEf 2861
#define BFD__STATIC_BITf 2862
#define BFD__YOUR_DISCRIMINATORf 2863
#define BFDCC_EMC_CONSTf 2864
#define BFDCC_MPLS_DPf 2865
#define BFDCC_MPLS_TCf 2866
#define BFDCV_MPLS_DPf 2867
#define BFDCV_MPLS_TCf 2868
#define BFD_ACH_TYPE_IPV4f 2869
#define BFD_ACH_TYPE_IPV6f 2870
#define BFD_ACH_TYPE_MPLSTP_CCf 2871
#define BFD_ACH_TYPE_MPLSTP_CVf 2872
#define BFD_ACH_TYPE_RAWf 2873
#define BFD_ACH_TYPE_USER_DEFINEDf 2874
#define BFD_CC_MPLSTP_GACHf 2875
#define BFD_CC_MPLSTP_GALf 2876
#define BFD_CC_PACKETf 2877
#define BFD_CPU_QUEUE_CLASSf 2878
#define BFD_CV_MPLSTP_GACHf 2879
#define BFD_CV_MPLSTP_GALf 2880
#define BFD_CV_MPLSTP_MEPID_TLV_TYPEf 2881
#define BFD_CV_MPLSTP_TLV_HEADERf 2882
#define BFD_CV_PACKETf 2883
#define BFD_DIAGf 2884
#define BFD_DIAG_PROF_0f 2885
#define BFD_DIAG_PROF_1f 2886
#define BFD_DIAG_PROF_10f 2887
#define BFD_DIAG_PROF_11f 2888
#define BFD_DIAG_PROF_12f 2889
#define BFD_DIAG_PROF_13f 2890
#define BFD_DIAG_PROF_14f 2891
#define BFD_DIAG_PROF_15f 2892
#define BFD_DIAG_PROF_2f 2893
#define BFD_DIAG_PROF_3f 2894
#define BFD_DIAG_PROF_4f 2895
#define BFD_DIAG_PROF_5f 2896
#define BFD_DIAG_PROF_6f 2897
#define BFD_DIAG_PROF_7f 2898
#define BFD_DIAG_PROF_8f 2899
#define BFD_DIAG_PROF_9f 2900
#define BFD_DST_MODf 2901
#define BFD_DST_PORTf 2902
#define BFD_DST_Tf 2903
#define BFD_ENABLEf 2904
#define BFD_FLAGSf 2905
#define BFD_FLAGS_PROF_0f 2906
#define BFD_FLAGS_PROF_1f 2907
#define BFD_FLAGS_PROF_2f 2908
#define BFD_FLAGS_PROF_3f 2909
#define BFD_FLAGS_PROF_4f 2910
#define BFD_FLAGS_PROF_5f 2911
#define BFD_FLAGS_PROF_6f 2912
#define BFD_FLAGS_PROF_7f 2913
#define BFD_INT_PRIf 2914
#define BFD_INVALID_YOUR_DISCR_LIFf 2915
#define BFD_IPV4_CHECK_MY_DISCf 2916
#define BFD_IPV4_CHECK_SOURCE_IPf 2917
#define BFD_IPV4_CHECK_UDP_SRC_PORTf 2918
#define BFD_IPV4_CHECK_YOUR_DISCf 2919
#define BFD_IPV4_EMC_CONSTf 2920
#define BFD_IPV4_MULTI_HOP_DPf 2921
#define BFD_IPV4_MULTI_HOP_TCf 2922
#define BFD_IPV4_UDP_SPORTf 2923
#define BFD_LENGTHf 2924
#define BFD_MPLS_CHECK_MY_DISCf 2925
#define BFD_MPLS_CHECK_UDP_SRC_PORTf 2926
#define BFD_MPLS_CHECK_YOUR_DISCf 2927
#define BFD_MPLS_DPf 2928
#define BFD_MPLS_DST_IPf 2929
#define BFD_MPLS_EMC_CONSTf 2930
#define BFD_MPLS_TCf 2931
#define BFD_MPLS_UDP_SPORTf 2932
#define BFD_MY_DISCRIMINATOR_RANGE_STARTf 2933
#define BFD_PWE_CHECK_MY_DISCf 2934
#define BFD_PWE_CHECK_YOUR_DISCf 2935
#define BFD_PWE_CWf 2936
#define BFD_PWE_EMC_CONSTf 2937
#define BFD_PWE_ROUTER_ALERTf 2938
#define BFD_REMOTEf 2939
#define BFD_REQ_INTERVAL_0f 2940
#define BFD_REQ_INTERVAL_1f 2941
#define BFD_REQ_INTERVAL_2f 2942
#define BFD_REQ_INTERVAL_3f 2943
#define BFD_REQ_INTERVAL_4f 2944
#define BFD_REQ_INTERVAL_5f 2945
#define BFD_REQ_INTERVAL_6f 2946
#define BFD_REQ_INTERVAL_7f 2947
#define BFD_REQ_MIN_ECHO_RX_INTERVALf 2948
#define BFD_RX_SESSION_INDEXf 2949
#define BFD_STAf 2950
#define BFD_TX_RATE_0f 2951
#define BFD_TX_RATE_1f 2952
#define BFD_TX_RATE_2f 2953
#define BFD_TX_RATE_3f 2954
#define BFD_TX_RATE_4f 2955
#define BFD_TX_RATE_5f 2956
#define BFD_TX_RATE_6f 2957
#define BFD_TX_RATE_7f 2958
#define BFD_UDP_PORT1_HOPf 2959
#define BFD_UDP_PORTM_HOPf 2960
#define BFD_UNKNOWN_ACH_CHANNEL_TYPE_TOCPUf 2961
#define BFD_UNKNOWN_ACH_ERRORf 2962
#define BFD_UNKNOWN_ACH_VERSION_TOCPUf 2963
#define BFD_UNKNOWN_BFD_VERSIONf 2964
#define BFD_UNKNOWN_CONTROL_PACKETf 2965
#define BFD_UNKNOWN_CONTROL_PACKET_TOCPUf 2966
#define BFD_UNKNOWN_VERSION_TOCPUf 2967
#define BFD_VERSf 2968
#define BFD_VER_MULTIPOINT_CHECK_ENABLEf 2969
#define BFD_YOUR_DISCRIMINATOR_NOT_FOUND_TOCPUf 2970
#define BFD_YOUR_DISCR_RANGE_MAXf 2971
#define BFD_YOUR_DISCR_RANGE_MINf 2972
#define BFMC0FCMAPf 2973
#define BFMC1FCMAPf 2974
#define BFMC2FCMAPf 2975
#define BFMCCLASS2Wf 2976
#define BFMCCLASS3Wf 2977
#define BFMCCLASS4Wf 2978
#define BFMCMAXBURSTf 2979
#define BFMCMAXCRRATEf 2980
#define BFMCWFQENf 2981
#define BFMC_0_FC_MAPf 2982
#define BFMC_1_FC_MAPf 2983
#define BFMC_2_FC_MAPf 2984
#define BFMC_CLASS_2_Wf 2985
#define BFMC_CLASS_3_Wf 2986
#define BFMC_CLASS_4_Wf 2987
#define BFMC_MAX_BURSTf 2988
#define BFMC_MAX_CR_RATEf 2989
#define BFMC_WFQ_ENf 2990
#define BG_ADJf 2991
#define BHEDf 2992
#define BHH_ACH_TYPEf 2993
#define BHH_ENABLEf 2994
#define BHH_SESSION_NOT_FOUNDf 2995
#define BHH_SESSION_NOT_FOUND_TO_CPUf 2996
#define BIASGEN_DAC_CTRLf 2997
#define BIASGEN_DAC_ENf 2998
#define BIASGEN_RESETf 2999
#define BIASIN_ENf 3000
#define BIAS_CTRLf 3001
#define BIDXf 3002
#define BIGENDIANf 3003
#define BIGMACRSTLf 3004
#define BIGMAC_RESETf 3005
#define BIG_ICMPV6_PKT_SIZEf 3006
#define BIG_ICMP_PKT_SIZEf 3007
#define BIN_PT_NSf 3008
#define BIP_EVEN_ERR_CNTf 3009
#define BIP_ODD_ERR_CNTf 3010
#define BIP_ON_TS_HDRf 3011
#define BISRPRESENTf 3012
#define BISRRDDATAf 3013
#define BISR_LOAD_DONEf 3014
#define BISR_LOAD_GOf 3015
#define BISR_LOAD_STARTf 3016
#define BISR_RD_DATAf 3017
#define BISR_RD_DATA_HIf 3018
#define BISR_RSTNf 3019
#define BISR_SHIFT_DONEf 3020
#define BISTADDRBITNUMf 3021
#define BISTADDRESSSHIFTMODEf 3022
#define BISTADDRESSTESTf 3023
#define BISTBITMASKf 3024
#define BISTBTCHOSINGMETHODf 3025
#define BISTBURSTACTIONSf 3026
#define BISTBURSTMASK0f 3027
#define BISTBURSTMASK1f 3028
#define BISTCHCHOSINGMETHODf 3029
#define BISTCHECKERENABLEf 3030
#define BISTCONTEXTSMASKf 3031
#define BISTDATARANDOMMODEf 3032
#define BISTDATASHIFTMODEf 3033
#define BISTDATASHIFTMODOFFSETf 3034
#define BISTENf 3035
#define BISTENDADDRESSf 3036
#define BISTERRADDRESSf 3037
#define BISTERRBITCOUNTERf 3038
#define BISTERRBURSTCOUNTERf 3039
#define BISTERRDATA1f 3040
#define BISTERRDATA2f 3041
#define BISTERROCCURREDf 3042
#define BISTFINISHEDf 3043
#define BISTFULLMASK0f 3044
#define BISTFULLMASK1f 3045
#define BISTFULLMASK2f 3046
#define BISTFULLMASK3f 3047
#define BISTFULLMASK4f 3048
#define BISTFULLMASK5f 3049
#define BISTFULLMASK6f 3050
#define BISTFULLMASK7f 3051
#define BISTGAPf 3052
#define BISTGENERATORENABLEf 3053
#define BISTGLOBALERRCOUNTERf 3054
#define BISTLASTADDRERRf 3055
#define BISTLASTDATAERR0f 3056
#define BISTLASTDATAERR1f 3057
#define BISTLASTDATAERR2f 3058
#define BISTLASTDATAERR3f 3059
#define BISTLASTDATAERR4f 3060
#define BISTLASTDATAERR5f 3061
#define BISTLASTDATAERR6f 3062
#define BISTLASTDATAERR7f 3063
#define BISTMODEf 3064
#define BISTNUMACTIONSf 3065
#define BISTOFFSETADDRESSf 3066
#define BISTPATTERN0f 3067
#define BISTPATTERN1f 3068
#define BISTPATTERN2f 3069
#define BISTPATTERN3f 3070
#define BISTPATTERN4f 3071
#define BISTPATTERN5f 3072
#define BISTPATTERN6f 3073
#define BISTPATTERN7f 3074
#define BISTPATTERNBITMODEf 3075
#define BISTPTRN0f 3076
#define BISTPTRN1f 3077
#define BISTRDTHf 3078
#define BISTREADDELAYf 3079
#define BISTREADINFINITEf 3080
#define BISTREADNUMf 3081
#define BISTRXDONEf 3082
#define BISTRXERRBCTf 3083
#define BISTRXERRBCTCNTf 3084
#define BISTRXERRBURSTINDEXCNTf 3085
#define BISTRXERRCRCf 3086
#define BISTRXERRDATAf 3087
#define BISTRXERRDATACNTf 3088
#define BISTRXERRINCRCERRCNTf 3089
#define BISTRXERRINDEXf 3090
#define BISTRXERRLENGTHf 3091
#define BISTRXERRLENGTHBURSTSCNTf 3092
#define BISTRXERRSOBf 3093
#define BISTRXERRSOBCNTf 3094
#define BISTRXFLOWCNTf 3095
#define BISTRXOKBURSTSCNTf 3096
#define BISTRXSHAPERCLEARf 3097
#define BISTRXSHAPERCYCLEf 3098
#define BISTRXSHAPERDUTYf 3099
#define BISTRXSHAPERFORCEf 3100
#define BISTSEEDf 3101
#define BISTSINGLEMASKf 3102
#define BISTSTARTADDRESSf 3103
#define BISTTXBURSTCNTf 3104
#define BISTTXBURSTTHf 3105
#define BISTTXCRCERRBURSTSCNTf 3106
#define BISTTXDONEf 3107
#define BISTTXFLOWCNTf 3108
#define BISTWRITEINFINITEf 3109
#define BISTWRITENUMf 3110
#define BISTWRTHf 3111
#define BIST_ADDR_CHECKf 3112
#define BIST_ARAPCMDf 3113
#define BIST_ARPRIORITYf 3114
#define BIST_AWAPCMDf 3115
#define BIST_AWCACHE_0f 3116
#define BIST_AWCOBUFf 3117
#define BIST_AWPRIORITYf 3118
#define BIST_AWUSERf 3119
#define BIST_CHECKER_RSTNf 3120
#define BIST_CH_CHOSING_METHODf 3121
#define BIST_CMD_WAIT_PRDf 3122
#define BIST_CONTEXTS_MASKf 3123
#define BIST_DATA_CHECKf 3124
#define BIST_DATA_MASKf 3125
#define BIST_DBG_COMPARE_ENf 3126
#define BIST_DBG_DATA_SLICE_OR_STATUS_SELf 3127
#define BIST_DBG_DATA_VALIDf 3128
#define BIST_DEBUG_COMPARE_ENf 3129
#define BIST_DONEf 3130
#define BIST_DONE_ALLf 3131
#define BIST_ENf 3132
#define BIST_EN0f 3133
#define BIST_EN1f 3134
#define BIST_EN10f 3135
#define BIST_EN11f 3136
#define BIST_EN12f 3137
#define BIST_EN13f 3138
#define BIST_EN14f 3139
#define BIST_EN15f 3140
#define BIST_EN2f 3141
#define BIST_EN3f 3142
#define BIST_EN4f 3143
#define BIST_EN5f 3144
#define BIST_EN6f 3145
#define BIST_EN7f 3146
#define BIST_EN8f 3147
#define BIST_EN9f 3148
#define BIST_END_ADDRESSf 3149
#define BIST_ERR_ANYf 3150
#define BIST_ERR_CNTf 3151
#define BIST_EVENTS_ACTIVEf 3152
#define BIST_EVENTS_CNT_STATUSf 3153
#define BIST_EVENTS_GEN_COUNTf 3154
#define BIST_EVENTS_GEN_RESETf 3155
#define BIST_EVENTS_GEN_T_0f 3156
#define BIST_EVENTS_GEN_T_1f 3157
#define BIST_EVENTS_GEN_T_2f 3158
#define BIST_EVENTS_GEN_T_3f 3159
#define BIST_EXP_DATAf 3160
#define BIST_FAILf 3161
#define BIST_FAIL_ADDRf 3162
#define BIST_FAIL_DATAf 3163
#define BIST_FINISHEDf 3164
#define BIST_FINISHED_PERIODf 3165
#define BIST_FULL_MASK_0f 3166
#define BIST_FULL_MASK_1f 3167
#define BIST_FULL_MASK_2f 3168
#define BIST_FULL_MASK_3f 3169
#define BIST_FULL_MASK_4f 3170
#define BIST_FULL_MASK_5f 3171
#define BIST_FULL_MASK_6f 3172
#define BIST_FULL_MASK_7f 3173
#define BIST_GENERATOR_RSTNf 3174
#define BIST_GOf 3175
#define BIST_LAST_ADDR_ERRf 3176
#define BIST_LAST_DATA_ERRf 3177
#define BIST_MASK_DATA_TO_IREf 3178
#define BIST_MODEf 3179
#define BIST_NUM_ACTIONSf 3180
#define BIST_PATTERN_0f 3181
#define BIST_PATTERN_1f 3182
#define BIST_PATTERN_2f 3183
#define BIST_PATTERN_3f 3184
#define BIST_PATTERN_4f 3185
#define BIST_PATTERN_5f 3186
#define BIST_PATTERN_6f 3187
#define BIST_PATTERN_7f 3188
#define BIST_RESETBf 3189
#define BIST_RESULTf 3190
#define BIST_RX_DONEf 3191
#define BIST_RX_ERR_BCTf 3192
#define BIST_RX_ERR_BCT_CNTf 3193
#define BIST_RX_ERR_BURST_INDEX_CNTf 3194
#define BIST_RX_ERR_CRCf 3195
#define BIST_RX_ERR_DATAf 3196
#define BIST_RX_ERR_DATA_CNTf 3197
#define BIST_RX_ERR_INDEXf 3198
#define BIST_RX_ERR_IN_CRC_ERR_CNTf 3199
#define BIST_RX_ERR_LENGTHf 3200
#define BIST_RX_ERR_LENGTH_BURSTS_CNTf 3201
#define BIST_RX_ERR_SOBf 3202
#define BIST_RX_ERR_SOB_CNTf 3203
#define BIST_RX_FLOW_CNTf 3204
#define BIST_RX_OK_BURSTS_CNTf 3205
#define BIST_RX_SHAPER_CLEARf 3206
#define BIST_RX_SHAPER_CYCLEf 3207
#define BIST_RX_SHAPER_DUTYf 3208
#define BIST_RX_SHAPER_FORCEf 3209
#define BIST_SEEDf 3210
#define BIST_SINGLE_MASKf 3211
#define BIST_SKIP_ERROR_CNTf 3212
#define BIST_START_ADDRESSf 3213
#define BIST_STATUSf 3214
#define BIST_TX_BURST_CNTf 3215
#define BIST_TX_BURST_THf 3216
#define BIST_TX_CRC_ERR_BURSTS_CNTf 3217
#define BIST_TX_DONEf 3218
#define BIST_TX_FLOW_CNTf 3219
#define BITMAPf 3220
#define BITMAP_CORRECTED_ERRORf 3221
#define BITMAP_CORRECTED_ERROR_DISINTf 3222
#define BITMAP_ECC_ERROR_ADDRESSf 3223
#define BITMAP_ENABLE_ECCf 3224
#define BITMAP_FORCE_UNCORRECTABLE_ERRORf 3225
#define BITMAP_HIf 3226
#define BITMAP_LOf 3227
#define BITMAP_UNCORRECTED_ERRORf 3228
#define BITMAP_UNCORRECTED_ERROR_DISINTf 3229
#define BITMAP_W0f 3230
#define BITMAP_W1f 3231
#define BITMAP_W2f 3232
#define BITMAP_W3f 3233
#define BITMAP_W4f 3234
#define BITMAP_W5f 3235
#define BITPOSf 3236
#define BITSf 3237
#define BITSEf 3238
#define BITSELECTf 3239
#define BITS_RSVDf 3240
#define BITS_TO_CLEARf 3241
#define BIT_64_ADDRESSING_CAPABILITY1f 3242
#define BIT_BANG_ENf 3243
#define BIT_CALf 3244
#define BIT_ENABLEf 3245
#define BIT_INDEXf 3246
#define BIT_MODEf 3247
#define BIT_ORDER_INVERTf 3248
#define BIT_POSf 3249
#define BIT_REFRESHf 3250
#define BIT_SELECTf 3251
#define BIT_VALf 3252
#define BIT_WIDTHf 3253
#define BJ_ADJf 3254
#define BK2BK_ESM_ELIGIBLEf 3255
#define BKGND_PROC_ERRf 3256
#define BKGND_PROC_SECf 3257
#define BKPDISCARD_ACCT_ENf 3258
#define BKPDISCARD_ENf 3259
#define BKPPAUSE_DISABLEf 3260
#define BKPT_ADDR_MASKAf 3261
#define BKPT_ADDR_MASKBf 3262
#define BKPT_ADDR_MASKCf 3263
#define BKPT_ADDR_MASKDf 3264
#define BKPT_ADDR_MASKEf 3265
#define BKPT_ADDR_MASKFf 3266
#define BKPT_VALUEAf 3267
#define BKPT_VALUEBf 3268
#define BKPT_VALUECf 3269
#define BKPT_VALUEDf 3270
#define BKPT_VALUEEf 3271
#define BKPT_VALUEFf 3272
#define BKP_DISC_PRIORITY_UPDATE_ENABLEf 3273
#define BKTCf 3274
#define BKTC_NODECf 3275
#define BKTC_OVERFLOWf 3276
#define BKTC_STRICTf 3277
#define BKTEf 3278
#define BKTE_NODECf 3279
#define BKTE_OVERFLOWf 3280
#define BKTE_STRICTf 3281
#define BKTFILLRATEf 3282
#define BKTLINKDNTHf 3283
#define BKTLINKUPTHf 3284
#define BKT_Cf 3285
#define BKT_Ef 3286
#define BKT_FILL_RATEf 3287
#define BKT_FULL_MIRRORf 3288
#define BKT_INDEXf 3289
#define BKT_LINK_DN_THf 3290
#define BKT_LINK_UP_THf 3291
#define BKT_PTRf 3292
#define BKT_UPDATE_SEL_BMPf 3293
#define BKUP_PORT_SELf 3294
#define BLEf 3295
#define BLFf 3296
#define BLINDf 3297
#define BLKf 3298
#define BLKSELf 3299
#define BLKSEL_ENf 3300
#define BLK_ADR_BYTESf 3301
#define BLK_BITMAPf 3302
#define BLK_BITMAP_0f 3303
#define BLK_BITMAP_1f 3304
#define BLK_BITMAP_HIf 3305
#define BLK_BITMAP_LOf 3306
#define BLK_BITMAP_W0f 3307
#define BLK_BITMAP_W1f 3308
#define BLK_BITMAP_W2f 3309
#define BLK_END_ADDRf 3310
#define BLK_SIZEf 3311
#define BLOCKf 3312
#define BLOCK01f 3313
#define BLOCK23f 3314
#define BLOCKCOUNTf 3315
#define BLOCKED_PORTS_FP_DISABLEf 3316
#define BLOCK_ALLOCf 3317
#define BLOCK_DISABLEf 3318
#define BLOCK_IDf 3319
#define BLOCK_MASKf 3320
#define BLOCK_MASK_Af 3321
#define BLOCK_MASK_A_HIf 3322
#define BLOCK_MASK_A_LOf 3323
#define BLOCK_MASK_A_W0f 3324
#define BLOCK_MASK_A_W1f 3325
#define BLOCK_MASK_A_W2f 3326
#define BLOCK_MASK_Bf 3327
#define BLOCK_MASK_B_HIf 3328
#define BLOCK_MASK_B_LOf 3329
#define BLOCK_MASK_B_W0f 3330
#define BLOCK_MASK_B_W1f 3331
#define BLOCK_MASK_B_W2f 3332
#define BLOCK_MASK_HIf 3333
#define BLOCK_MASK_LOf 3334
#define BLOCK_MASK_W0f 3335
#define BLOCK_MASK_W1f 3336
#define BLOCK_MASK_W2f 3337
#define BLOCK_MAXf 3338
#define BLOCK_MOP_ALSOf 3339
#define BLOCK_SIZEf 3340
#define BLS_TIME0f 3341
#define BLS_TIME1f 3342
#define BLS_TIME2f 3343
#define BMAPf 3344
#define BMP_PTRf 3345
#define BM_ADDRf 3346
#define BM_INFOf 3347
#define BM_PTR1f 3348
#define BM_PTR10f 3349
#define BM_PTR11f 3350
#define BM_PTR12f 3351
#define BM_PTR13f 3352
#define BM_PTR14f 3353
#define BM_PTR15f 3354
#define BM_PTR2f 3355
#define BM_PTR3f 3356
#define BM_PTR4f 3357
#define BM_PTR5f 3358
#define BM_PTR6f 3359
#define BM_PTR7f 3360
#define BM_PTR8f 3361
#define BM_PTR9f 3362
#define BNAf 3363
#define BOD_ECC_ENABLEf 3364
#define BOD_FIFO_ECC_ENABLEf 3365
#define BOD_SOP_EOP_SEQ_CHK_DISABLEf 3366
#define BOD_SW_RST_Lf 3367
#define BOD_XLP0_ERRf 3368
#define BOND_1588_ENABLEf 3369
#define BOND_AVS_STATUSf 3370
#define BOND_CBP_BUFFER_SIZEf 3371
#define BOND_CES_ENABLEf 3372
#define BOND_CES_ENABLE_OVERRIDEf 3373
#define BOND_CES_FRAMER_BYP_MODEf 3374
#define BOND_CES_FRM_BYP_OVERRIDEf 3375
#define BOND_CMICM_MCS_CONFIGf 3376
#define BOND_CMICM_MCS_SRAM_0_PSM_VDDf 3377
#define BOND_CMICM_MCS_SRAM_1_PSM_VDDf 3378
#define BOND_CMICM_MCS_SRAM_2_PSM_VDDf 3379
#define BOND_CMICM_MCS_SRAM_3_PSM_VDDf 3380
#define BOND_CMICM_MCS_SRAM_4_PSM_VDDf 3381
#define BOND_CMICM_MCS_SRAM_5_PSM_VDDf 3382
#define BOND_CMICM_MCS_SRAM_6_PSM_VDDf 3383
#define BOND_CMICM_MCS_SRAM_7_PSM_VDDf 3384
#define BOND_CMICM_MCS_UC_0_DCACHE_PSM_VDDf 3385
#define BOND_CMICM_MCS_UC_0_DTCM_PSM_VDDf 3386
#define BOND_CMICM_MCS_UC_0_ICACHE_PSM_VDDf 3387
#define BOND_CMICM_MCS_UC_0_ITCM_PSM_VDDf 3388
#define BOND_CMICM_MCS_UC_1_DCACHE_PSM_VDDf 3389
#define BOND_CMICM_MCS_UC_1_DTCM_PSM_VDDf 3390
#define BOND_CMICM_MCS_UC_1_ICACHE_PSM_VDDf 3391
#define BOND_CMICM_MCS_UC_1_ITCM_PSM_VDDf 3392
#define BOND_CMICM_PCIE_MAX_LINK_SPEEDf 3393
#define BOND_CMICM_PCIE_MAX_LINK_WIDTHf 3394
#define BOND_CORE_PLL_CH0_MDIVf 3395
#define BOND_CORE_PLL_FB_OFFSETf 3396
#define BOND_CORE_PLL_FB_PHASE_ENf 3397
#define BOND_CORE_PLL_KAf 3398
#define BOND_CORE_PLL_KIf 3399
#define BOND_CORE_PLL_KPf 3400
#define BOND_CORE_PLL_NDIV_INTf 3401
#define BOND_CORE_PLL_PDIVf 3402
#define BOND_CORE_PLL_VCO_DIV2f 3403
#define BOND_EFP_SLICE_ENf 3404
#define BOND_FEATURE_ENf 3405
#define BOND_FORCE_HIGIG_MODE_BIGMACf 3406
#define BOND_FP_SLICE_ENf 3407
#define BOND_GX80_ENf 3408
#define BOND_GX81_ENf 3409
#define BOND_GX82_ENf 3410
#define BOND_HYPERCORE_ENABLEf 3411
#define BOND_IHOST_CPU_DISABLEf 3412
#define BOND_IHOST_NUMCPUSf 3413
#define BOND_IHOST_VCO_FREQ_LIMITf 3414
#define BOND_IPROC_DDR_PHY_ENABLEf 3415
#define BOND_IPROC_IHOST_L2C_ADDRFILT_ENf 3416
#define BOND_IPROC_IHOST_L2C_ADDRFILT_RANGEf 3417
#define BOND_IPROC_INT_SRAM_ENABLEf 3418
#define BOND_IPROC_PCIE0_LINK_SPEEDf 3419
#define BOND_IPROC_PCIE0_LINK_WIDTHf 3420
#define BOND_IPROC_PCIE1_LINK_SPEEDf 3421
#define BOND_IPROC_STRAP_SKU_VECTf 3422
#define BOND_IP_MPLS_ENTRY_SIZEf 3423
#define BOND_IP_VLAN_XLATE_SIZEf 3424
#define BOND_L2_ENTRY_SIZEf 3425
#define BOND_L2_MC_ENf 3426
#define BOND_L3_DEFIP_CAM_ENf 3427
#define BOND_L3_ENf 3428
#define BOND_L3_ENABLEf 3429
#define BOND_L3_ENTRY_SIZEf 3430
#define BOND_L3_IIF_ENf 3431
#define BOND_L3_MC_ENf 3432
#define BOND_L3_NEXT_HOP_ENf 3433
#define BOND_LINKPHY_ENABLEf 3434
#define BOND_MAX_QUEUESf 3435
#define BOND_METRO_ENf 3436
#define BOND_MIM_ENABLEf 3437
#define BOND_MMU_256K_BUFFERS_ENABLEf 3438
#define BOND_MMU_EXT_BUFFER_ENABLEf 3439
#define BOND_MMU_INT_MEM_SIZEf 3440
#define BOND_MMU_PACKING_ENABLEf 3441
#define BOND_MMU_PLL_CH0_MDIVf 3442
#define BOND_MMU_PLL_CH1_MDIVf 3443
#define BOND_MMU_PLL_CH2_MDIVf 3444
#define BOND_MMU_PLL_KAf 3445
#define BOND_MMU_PLL_KIf 3446
#define BOND_MMU_PLL_KPf 3447
#define BOND_MMU_PLL_NDIV_INTf 3448
#define BOND_MMU_PLL_PDIVf 3449
#define BOND_MMU_PLL_VCO_DIV2f 3450
#define BOND_MMU_TM_QUEUE_SIZEf 3451
#define BOND_MPLS_ENABLEf 3452
#define BOND_NEON_PWRUPf 3453
#define BOND_OAM_ENABLEf 3454
#define BOND_OLP_ENABLEf 3455
#define BOND_PKG_MODE_SELf 3456
#define BOND_PORT_16_23_ENf 3457
#define BOND_PORT_16_23_ENABLEf 3458
#define BOND_PORT_8_15_ENf 3459
#define BOND_PORT_8_15_ENABLEf 3460
#define BOND_QSGMII_MODE_ENABLEf 3461
#define BOND_SOURCE_VP_ENf 3462
#define BOND_SPI_CODE_SIZEf 3463
#define BOND_SPI_MASTER_CLK_DIVf 3464
#define BOND_TELECOM_DPLL_ENf 3465
#define BOND_TEMP_MON_DATA_25Cf 3466
#define BOND_THROUGHPUTf 3467
#define BOND_TRIPLE_VLAN_ENf 3468
#define BOND_TS_HIERARCHYf 3469
#define BOND_UNICORE_2_TO_5_ENABLEf 3470
#define BOND_UNICORE_6_TO_7_ENABLEf 3471
#define BOND_UNICORE_ENf 3472
#define BOND_UNICORE_XAUI_ENABLEf 3473
#define BOND_VFP_SLICE_ENf 3474
#define BOND_VT_ENABLEf 3475
#define BOND_WARPCORE_ENABLEf 3476
#define BOND_WARPCORE_KR_ENABLEf 3477
#define BOND_XQPORT0_XMODE_ENf 3478
#define BOND_XQPORT1_XMODE_ENf 3479
#define BOND_XQPORT2_XMODE_ENf 3480
#define BOND_XQPORT3_XMODE_ENf 3481
#define BOOTROMUSEDf 3482
#define BOOT_ADDRf 3483
#define BOOT_ENf 3484
#define BOUNCEBACKDISCARDf 3485
#define BOUNCEBACKTHRESHOLDf 3486
#define BOUNCE_BACK_INTf 3487
#define BOUNCE_BACK_INT_MASKf 3488
#define BOUNCE_BACK_THRESHOLDf 3489
#define BPDUf 3490
#define BPDU_INVALID_VLAN_DROPf 3491
#define BPM_LENGTHf 3492
#define BPM_LENGTH0f 3493
#define BPM_LENGTH1f 3494
#define BPONALPf 3495
#define BPONHTf 3496
#define BPROFILE_MEM_TMf 3497
#define BP_NO_BOFFf 3498
#define BP_TREX2_DEBUG_ENABLEf 3499
#define BRANCH_OUTf 3500
#define BRENf 3501
#define BRICK0_COLLISION_ERRORf 3502
#define BRICK0_COLLISION_ERROR_DISINTf 3503
#define BRICK0_EJECT_OVERFLOW_ERRORf 3504
#define BRICK0_EJECT_OVERFLOW_ERROR_DISINTf 3505
#define BRICK0_EJECT_THRESH_ERRORf 3506
#define BRICK0_EJECT_THRESH_ERROR_DISINTf 3507
#define BRICK0_PARITY_ERRORf 3508
#define BRICK0_PARITY_ERROR_ADDRESSf 3509
#define BRICK0_PARITY_ERROR_DISINTf 3510
#define BRICK10_COLLISION_ERRORf 3511
#define BRICK10_COLLISION_ERROR_DISINTf 3512
#define BRICK10_EJECT_OVERFLOW_ERRORf 3513
#define BRICK10_EJECT_OVERFLOW_ERROR_DISINTf 3514
#define BRICK10_EJECT_THRESH_ERRORf 3515
#define BRICK10_EJECT_THRESH_ERROR_DISINTf 3516
#define BRICK10_PARITY_ERRORf 3517
#define BRICK10_PARITY_ERROR_ADDRESSf 3518
#define BRICK10_PARITY_ERROR_DISINTf 3519
#define BRICK11_COLLISION_ERRORf 3520
#define BRICK11_COLLISION_ERROR_DISINTf 3521
#define BRICK11_EJECT_OVERFLOW_ERRORf 3522
#define BRICK11_EJECT_OVERFLOW_ERROR_DISINTf 3523
#define BRICK11_EJECT_THRESH_ERRORf 3524
#define BRICK11_EJECT_THRESH_ERROR_DISINTf 3525
#define BRICK11_PARITY_ERRORf 3526
#define BRICK11_PARITY_ERROR_ADDRESSf 3527
#define BRICK11_PARITY_ERROR_DISINTf 3528
#define BRICK12_COLLISION_ERRORf 3529
#define BRICK12_COLLISION_ERROR_DISINTf 3530
#define BRICK12_EJECT_OVERFLOW_ERRORf 3531
#define BRICK12_EJECT_OVERFLOW_ERROR_DISINTf 3532
#define BRICK12_EJECT_THRESH_ERRORf 3533
#define BRICK12_EJECT_THRESH_ERROR_DISINTf 3534
#define BRICK12_PARITY_ERRORf 3535
#define BRICK12_PARITY_ERROR_ADDRESSf 3536
#define BRICK12_PARITY_ERROR_DISINTf 3537
#define BRICK13_COLLISION_ERRORf 3538
#define BRICK13_COLLISION_ERROR_DISINTf 3539
#define BRICK13_EJECT_OVERFLOW_ERRORf 3540
#define BRICK13_EJECT_OVERFLOW_ERROR_DISINTf 3541
#define BRICK13_EJECT_THRESH_ERRORf 3542
#define BRICK13_EJECT_THRESH_ERROR_DISINTf 3543
#define BRICK13_PARITY_ERRORf 3544
#define BRICK13_PARITY_ERROR_ADDRESSf 3545
#define BRICK13_PARITY_ERROR_DISINTf 3546
#define BRICK14_COLLISION_ERRORf 3547
#define BRICK14_COLLISION_ERROR_DISINTf 3548
#define BRICK14_EJECT_OVERFLOW_ERRORf 3549
#define BRICK14_EJECT_OVERFLOW_ERROR_DISINTf 3550
#define BRICK14_EJECT_THRESH_ERRORf 3551
#define BRICK14_EJECT_THRESH_ERROR_DISINTf 3552
#define BRICK14_PARITY_ERRORf 3553
#define BRICK14_PARITY_ERROR_ADDRESSf 3554
#define BRICK14_PARITY_ERROR_DISINTf 3555
#define BRICK15_COLLISION_ERRORf 3556
#define BRICK15_COLLISION_ERROR_DISINTf 3557
#define BRICK15_EJECT_OVERFLOW_ERRORf 3558
#define BRICK15_EJECT_OVERFLOW_ERROR_DISINTf 3559
#define BRICK15_EJECT_THRESH_ERRORf 3560
#define BRICK15_EJECT_THRESH_ERROR_DISINTf 3561
#define BRICK15_PARITY_ERRORf 3562
#define BRICK15_PARITY_ERROR_ADDRESSf 3563
#define BRICK15_PARITY_ERROR_DISINTf 3564
#define BRICK16_COLLISION_ERRORf 3565
#define BRICK16_COLLISION_ERROR_DISINTf 3566
#define BRICK16_EJECT_OVERFLOW_ERRORf 3567
#define BRICK16_EJECT_OVERFLOW_ERROR_DISINTf 3568
#define BRICK16_EJECT_THRESH_ERRORf 3569
#define BRICK16_EJECT_THRESH_ERROR_DISINTf 3570
#define BRICK16_PARITY_ERRORf 3571
#define BRICK16_PARITY_ERROR_ADDRESSf 3572
#define BRICK16_PARITY_ERROR_DISINTf 3573
#define BRICK17_COLLISION_ERRORf 3574
#define BRICK17_COLLISION_ERROR_DISINTf 3575
#define BRICK17_EJECT_OVERFLOW_ERRORf 3576
#define BRICK17_EJECT_OVERFLOW_ERROR_DISINTf 3577
#define BRICK17_EJECT_THRESH_ERRORf 3578
#define BRICK17_EJECT_THRESH_ERROR_DISINTf 3579
#define BRICK17_PARITY_ERRORf 3580
#define BRICK17_PARITY_ERROR_ADDRESSf 3581
#define BRICK17_PARITY_ERROR_DISINTf 3582
#define BRICK18_COLLISION_ERRORf 3583
#define BRICK18_COLLISION_ERROR_DISINTf 3584
#define BRICK18_EJECT_OVERFLOW_ERRORf 3585
#define BRICK18_EJECT_OVERFLOW_ERROR_DISINTf 3586
#define BRICK18_EJECT_THRESH_ERRORf 3587
#define BRICK18_EJECT_THRESH_ERROR_DISINTf 3588
#define BRICK18_PARITY_ERRORf 3589
#define BRICK18_PARITY_ERROR_ADDRESSf 3590
#define BRICK18_PARITY_ERROR_DISINTf 3591
#define BRICK19_COLLISION_ERRORf 3592
#define BRICK19_COLLISION_ERROR_DISINTf 3593
#define BRICK19_EJECT_OVERFLOW_ERRORf 3594
#define BRICK19_EJECT_OVERFLOW_ERROR_DISINTf 3595
#define BRICK19_EJECT_THRESH_ERRORf 3596
#define BRICK19_EJECT_THRESH_ERROR_DISINTf 3597
#define BRICK19_PARITY_ERRORf 3598
#define BRICK19_PARITY_ERROR_ADDRESSf 3599
#define BRICK19_PARITY_ERROR_DISINTf 3600
#define BRICK1_COLLISION_ERRORf 3601
#define BRICK1_COLLISION_ERROR_DISINTf 3602
#define BRICK1_EJECT_OVERFLOW_ERRORf 3603
#define BRICK1_EJECT_OVERFLOW_ERROR_DISINTf 3604
#define BRICK1_EJECT_THRESH_ERRORf 3605
#define BRICK1_EJECT_THRESH_ERROR_DISINTf 3606
#define BRICK1_PARITY_ERRORf 3607
#define BRICK1_PARITY_ERROR_ADDRESSf 3608
#define BRICK1_PARITY_ERROR_DISINTf 3609
#define BRICK20_COLLISION_ERRORf 3610
#define BRICK20_COLLISION_ERROR_DISINTf 3611
#define BRICK20_EJECT_OVERFLOW_ERRORf 3612
#define BRICK20_EJECT_OVERFLOW_ERROR_DISINTf 3613
#define BRICK20_EJECT_THRESH_ERRORf 3614
#define BRICK20_EJECT_THRESH_ERROR_DISINTf 3615
#define BRICK20_PARITY_ERRORf 3616
#define BRICK20_PARITY_ERROR_ADDRESSf 3617
#define BRICK20_PARITY_ERROR_DISINTf 3618
#define BRICK21_COLLISION_ERRORf 3619
#define BRICK21_COLLISION_ERROR_DISINTf 3620
#define BRICK21_EJECT_OVERFLOW_ERRORf 3621
#define BRICK21_EJECT_OVERFLOW_ERROR_DISINTf 3622
#define BRICK21_EJECT_THRESH_ERRORf 3623
#define BRICK21_EJECT_THRESH_ERROR_DISINTf 3624
#define BRICK21_PARITY_ERRORf 3625
#define BRICK21_PARITY_ERROR_ADDRESSf 3626
#define BRICK21_PARITY_ERROR_DISINTf 3627
#define BRICK22_COLLISION_ERRORf 3628
#define BRICK22_COLLISION_ERROR_DISINTf 3629
#define BRICK22_EJECT_OVERFLOW_ERRORf 3630
#define BRICK22_EJECT_OVERFLOW_ERROR_DISINTf 3631
#define BRICK22_EJECT_THRESH_ERRORf 3632
#define BRICK22_EJECT_THRESH_ERROR_DISINTf 3633
#define BRICK22_PARITY_ERRORf 3634
#define BRICK22_PARITY_ERROR_ADDRESSf 3635
#define BRICK22_PARITY_ERROR_DISINTf 3636
#define BRICK23_COLLISION_ERRORf 3637
#define BRICK23_COLLISION_ERROR_DISINTf 3638
#define BRICK23_EJECT_OVERFLOW_ERRORf 3639
#define BRICK23_EJECT_OVERFLOW_ERROR_DISINTf 3640
#define BRICK23_EJECT_THRESH_ERRORf 3641
#define BRICK23_EJECT_THRESH_ERROR_DISINTf 3642
#define BRICK23_PARITY_ERRORf 3643
#define BRICK23_PARITY_ERROR_ADDRESSf 3644
#define BRICK23_PARITY_ERROR_DISINTf 3645
#define BRICK24_COLLISION_ERRORf 3646
#define BRICK24_COLLISION_ERROR_DISINTf 3647
#define BRICK24_EJECT_OVERFLOW_ERRORf 3648
#define BRICK24_EJECT_OVERFLOW_ERROR_DISINTf 3649
#define BRICK24_EJECT_THRESH_ERRORf 3650
#define BRICK24_EJECT_THRESH_ERROR_DISINTf 3651
#define BRICK24_PARITY_ERRORf 3652
#define BRICK24_PARITY_ERROR_ADDRESSf 3653
#define BRICK24_PARITY_ERROR_DISINTf 3654
#define BRICK25_COLLISION_ERRORf 3655
#define BRICK25_COLLISION_ERROR_DISINTf 3656
#define BRICK25_EJECT_OVERFLOW_ERRORf 3657
#define BRICK25_EJECT_OVERFLOW_ERROR_DISINTf 3658
#define BRICK25_EJECT_THRESH_ERRORf 3659
#define BRICK25_EJECT_THRESH_ERROR_DISINTf 3660
#define BRICK25_PARITY_ERRORf 3661
#define BRICK25_PARITY_ERROR_ADDRESSf 3662
#define BRICK25_PARITY_ERROR_DISINTf 3663
#define BRICK26_COLLISION_ERRORf 3664
#define BRICK26_COLLISION_ERROR_DISINTf 3665
#define BRICK26_EJECT_OVERFLOW_ERRORf 3666
#define BRICK26_EJECT_OVERFLOW_ERROR_DISINTf 3667
#define BRICK26_EJECT_THRESH_ERRORf 3668
#define BRICK26_EJECT_THRESH_ERROR_DISINTf 3669
#define BRICK26_PARITY_ERRORf 3670
#define BRICK26_PARITY_ERROR_ADDRESSf 3671
#define BRICK26_PARITY_ERROR_DISINTf 3672
#define BRICK27_COLLISION_ERRORf 3673
#define BRICK27_COLLISION_ERROR_DISINTf 3674
#define BRICK27_EJECT_OVERFLOW_ERRORf 3675
#define BRICK27_EJECT_OVERFLOW_ERROR_DISINTf 3676
#define BRICK27_EJECT_THRESH_ERRORf 3677
#define BRICK27_EJECT_THRESH_ERROR_DISINTf 3678
#define BRICK27_PARITY_ERRORf 3679
#define BRICK27_PARITY_ERROR_ADDRESSf 3680
#define BRICK27_PARITY_ERROR_DISINTf 3681
#define BRICK28_COLLISION_ERRORf 3682
#define BRICK28_COLLISION_ERROR_DISINTf 3683
#define BRICK28_EJECT_OVERFLOW_ERRORf 3684
#define BRICK28_EJECT_OVERFLOW_ERROR_DISINTf 3685
#define BRICK28_EJECT_THRESH_ERRORf 3686
#define BRICK28_EJECT_THRESH_ERROR_DISINTf 3687
#define BRICK28_PARITY_ERRORf 3688
#define BRICK28_PARITY_ERROR_ADDRESSf 3689
#define BRICK28_PARITY_ERROR_DISINTf 3690
#define BRICK29_COLLISION_ERRORf 3691
#define BRICK29_COLLISION_ERROR_DISINTf 3692
#define BRICK29_EJECT_OVERFLOW_ERRORf 3693
#define BRICK29_EJECT_OVERFLOW_ERROR_DISINTf 3694
#define BRICK29_EJECT_THRESH_ERRORf 3695
#define BRICK29_EJECT_THRESH_ERROR_DISINTf 3696
#define BRICK29_PARITY_ERRORf 3697
#define BRICK29_PARITY_ERROR_ADDRESSf 3698
#define BRICK29_PARITY_ERROR_DISINTf 3699
#define BRICK2_COLLISION_ERRORf 3700
#define BRICK2_COLLISION_ERROR_DISINTf 3701
#define BRICK2_EJECT_OVERFLOW_ERRORf 3702
#define BRICK2_EJECT_OVERFLOW_ERROR_DISINTf 3703
#define BRICK2_EJECT_THRESH_ERRORf 3704
#define BRICK2_EJECT_THRESH_ERROR_DISINTf 3705
#define BRICK2_PARITY_ERRORf 3706
#define BRICK2_PARITY_ERROR_ADDRESSf 3707
#define BRICK2_PARITY_ERROR_DISINTf 3708
#define BRICK30_COLLISION_ERRORf 3709
#define BRICK30_COLLISION_ERROR_DISINTf 3710
#define BRICK30_EJECT_OVERFLOW_ERRORf 3711
#define BRICK30_EJECT_OVERFLOW_ERROR_DISINTf 3712
#define BRICK30_EJECT_THRESH_ERRORf 3713
#define BRICK30_EJECT_THRESH_ERROR_DISINTf 3714
#define BRICK30_PARITY_ERRORf 3715
#define BRICK30_PARITY_ERROR_ADDRESSf 3716
#define BRICK30_PARITY_ERROR_DISINTf 3717
#define BRICK31_COLLISION_ERRORf 3718
#define BRICK31_COLLISION_ERROR_DISINTf 3719
#define BRICK31_EJECT_OVERFLOW_ERRORf 3720
#define BRICK31_EJECT_OVERFLOW_ERROR_DISINTf 3721
#define BRICK31_EJECT_THRESH_ERRORf 3722
#define BRICK31_EJECT_THRESH_ERROR_DISINTf 3723
#define BRICK31_PARITY_ERRORf 3724
#define BRICK31_PARITY_ERROR_ADDRESSf 3725
#define BRICK31_PARITY_ERROR_DISINTf 3726
#define BRICK3_COLLISION_ERRORf 3727
#define BRICK3_COLLISION_ERROR_DISINTf 3728
#define BRICK3_EJECT_OVERFLOW_ERRORf 3729
#define BRICK3_EJECT_OVERFLOW_ERROR_DISINTf 3730
#define BRICK3_EJECT_THRESH_ERRORf 3731
#define BRICK3_EJECT_THRESH_ERROR_DISINTf 3732
#define BRICK3_PARITY_ERRORf 3733
#define BRICK3_PARITY_ERROR_ADDRESSf 3734
#define BRICK3_PARITY_ERROR_DISINTf 3735
#define BRICK4_COLLISION_ERRORf 3736
#define BRICK4_COLLISION_ERROR_DISINTf 3737
#define BRICK4_EJECT_OVERFLOW_ERRORf 3738
#define BRICK4_EJECT_OVERFLOW_ERROR_DISINTf 3739
#define BRICK4_EJECT_THRESH_ERRORf 3740
#define BRICK4_EJECT_THRESH_ERROR_DISINTf 3741
#define BRICK4_PARITY_ERRORf 3742
#define BRICK4_PARITY_ERROR_ADDRESSf 3743
#define BRICK4_PARITY_ERROR_DISINTf 3744
#define BRICK5_COLLISION_ERRORf 3745
#define BRICK5_COLLISION_ERROR_DISINTf 3746
#define BRICK5_EJECT_OVERFLOW_ERRORf 3747
#define BRICK5_EJECT_OVERFLOW_ERROR_DISINTf 3748
#define BRICK5_EJECT_THRESH_ERRORf 3749
#define BRICK5_EJECT_THRESH_ERROR_DISINTf 3750
#define BRICK5_PARITY_ERRORf 3751
#define BRICK5_PARITY_ERROR_ADDRESSf 3752
#define BRICK5_PARITY_ERROR_DISINTf 3753
#define BRICK6_COLLISION_ERRORf 3754
#define BRICK6_COLLISION_ERROR_DISINTf 3755
#define BRICK6_EJECT_OVERFLOW_ERRORf 3756
#define BRICK6_EJECT_OVERFLOW_ERROR_DISINTf 3757
#define BRICK6_EJECT_THRESH_ERRORf 3758
#define BRICK6_EJECT_THRESH_ERROR_DISINTf 3759
#define BRICK6_PARITY_ERRORf 3760
#define BRICK6_PARITY_ERROR_ADDRESSf 3761
#define BRICK6_PARITY_ERROR_DISINTf 3762
#define BRICK7_COLLISION_ERRORf 3763
#define BRICK7_COLLISION_ERROR_DISINTf 3764
#define BRICK7_EJECT_OVERFLOW_ERRORf 3765
#define BRICK7_EJECT_OVERFLOW_ERROR_DISINTf 3766
#define BRICK7_EJECT_THRESH_ERRORf 3767
#define BRICK7_EJECT_THRESH_ERROR_DISINTf 3768
#define BRICK7_PARITY_ERRORf 3769
#define BRICK7_PARITY_ERROR_ADDRESSf 3770
#define BRICK7_PARITY_ERROR_DISINTf 3771
#define BRICK8_COLLISION_ERRORf 3772
#define BRICK8_COLLISION_ERROR_DISINTf 3773
#define BRICK8_EJECT_OVERFLOW_ERRORf 3774
#define BRICK8_EJECT_OVERFLOW_ERROR_DISINTf 3775
#define BRICK8_EJECT_THRESH_ERRORf 3776
#define BRICK8_EJECT_THRESH_ERROR_DISINTf 3777
#define BRICK8_PARITY_ERRORf 3778
#define BRICK8_PARITY_ERROR_ADDRESSf 3779
#define BRICK8_PARITY_ERROR_DISINTf 3780
#define BRICK9_COLLISION_ERRORf 3781
#define BRICK9_COLLISION_ERROR_DISINTf 3782
#define BRICK9_EJECT_OVERFLOW_ERRORf 3783
#define BRICK9_EJECT_OVERFLOW_ERROR_DISINTf 3784
#define BRICK9_EJECT_THRESH_ERRORf 3785
#define BRICK9_EJECT_THRESH_ERROR_DISINTf 3786
#define BRICK9_PARITY_ERRORf 3787
#define BRICK9_PARITY_ERROR_ADDRESSf 3788
#define BRICK9_PARITY_ERROR_DISINTf 3789
#define BRICK_0_ENABLE_PARITYf 3790
#define BRICK_0_FORCE_PARITY_ERRORf 3791
#define BRICK_10_ENABLE_PARITYf 3792
#define BRICK_10_FORCE_PARITY_ERRORf 3793
#define BRICK_11_ENABLE_PARITYf 3794
#define BRICK_11_FORCE_PARITY_ERRORf 3795
#define BRICK_12_ENABLE_PARITYf 3796
#define BRICK_12_FORCE_PARITY_ERRORf 3797
#define BRICK_13_ENABLE_PARITYf 3798
#define BRICK_13_FORCE_PARITY_ERRORf 3799
#define BRICK_14_ENABLE_PARITYf 3800
#define BRICK_14_FORCE_PARITY_ERRORf 3801
#define BRICK_15_ENABLE_PARITYf 3802
#define BRICK_15_FORCE_PARITY_ERRORf 3803
#define BRICK_16_ENABLE_PARITYf 3804
#define BRICK_16_FORCE_PARITY_ERRORf 3805
#define BRICK_17_ENABLE_PARITYf 3806
#define BRICK_17_FORCE_PARITY_ERRORf 3807
#define BRICK_18_ENABLE_PARITYf 3808
#define BRICK_18_FORCE_PARITY_ERRORf 3809
#define BRICK_19_ENABLE_PARITYf 3810
#define BRICK_19_FORCE_PARITY_ERRORf 3811
#define BRICK_1_ENABLE_PARITYf 3812
#define BRICK_1_FORCE_PARITY_ERRORf 3813
#define BRICK_20_ENABLE_PARITYf 3814
#define BRICK_20_FORCE_PARITY_ERRORf 3815
#define BRICK_21_ENABLE_PARITYf 3816
#define BRICK_21_FORCE_PARITY_ERRORf 3817
#define BRICK_22_ENABLE_PARITYf 3818
#define BRICK_22_FORCE_PARITY_ERRORf 3819
#define BRICK_23_ENABLE_PARITYf 3820
#define BRICK_23_FORCE_PARITY_ERRORf 3821
#define BRICK_24_ENABLE_PARITYf 3822
#define BRICK_24_FORCE_PARITY_ERRORf 3823
#define BRICK_25_ENABLE_PARITYf 3824
#define BRICK_25_FORCE_PARITY_ERRORf 3825
#define BRICK_26_ENABLE_PARITYf 3826
#define BRICK_26_FORCE_PARITY_ERRORf 3827
#define BRICK_27_ENABLE_PARITYf 3828
#define BRICK_27_FORCE_PARITY_ERRORf 3829
#define BRICK_28_ENABLE_PARITYf 3830
#define BRICK_28_FORCE_PARITY_ERRORf 3831
#define BRICK_29_ENABLE_PARITYf 3832
#define BRICK_29_FORCE_PARITY_ERRORf 3833
#define BRICK_2_ENABLE_PARITYf 3834
#define BRICK_2_FORCE_PARITY_ERRORf 3835
#define BRICK_30_ENABLE_PARITYf 3836
#define BRICK_30_FORCE_PARITY_ERRORf 3837
#define BRICK_31_ENABLE_PARITYf 3838
#define BRICK_31_FORCE_PARITY_ERRORf 3839
#define BRICK_3_ENABLE_PARITYf 3840
#define BRICK_3_FORCE_PARITY_ERRORf 3841
#define BRICK_4_ENABLE_PARITYf 3842
#define BRICK_4_FORCE_PARITY_ERRORf 3843
#define BRICK_5_ENABLE_PARITYf 3844
#define BRICK_5_FORCE_PARITY_ERRORf 3845
#define BRICK_6_ENABLE_PARITYf 3846
#define BRICK_6_FORCE_PARITY_ERRORf 3847
#define BRICK_7_ENABLE_PARITYf 3848
#define BRICK_7_FORCE_PARITY_ERRORf 3849
#define BRICK_8_ENABLE_PARITYf 3850
#define BRICK_8_FORCE_PARITY_ERRORf 3851
#define BRICK_9_ENABLE_PARITYf 3852
#define BRICK_9_FORCE_PARITY_ERRORf 3853
#define BRKLINKf 3854
#define BRLENf 3855
#define BROADCAST_IDf 3856
#define BROADREACH_MODEf 3857
#define BROADREACH_SPEED_MODEf 3858
#define BROADSYNC_INTERRUPTf 3859
#define BROADSYNC_INTRf 3860
#define BROAD_SYNC0_LCPLL_FBDIV_0f 3861
#define BROAD_SYNC0_LCPLL_FBDIV_1f 3862
#define BROAD_SYNC0_LCPLL_HO_BYP_ENABLEf 3863
#define BROAD_SYNC0_PLL_STATUSf 3864
#define BROAD_SYNC1_LCPLL_FBDIV_0f 3865
#define BROAD_SYNC1_LCPLL_FBDIV_1f 3866
#define BROAD_SYNC1_LCPLL_HO_BYP_ENABLEf 3867
#define BROAD_SYNC1_PLL_STATUSf 3868
#define BROAD_SYNC_PLL_STATUSf 3869
#define BRPf 3870
#define BRR0_DISABLE_ECCf 3871
#define BRR0_ECC_CORRUPTf 3872
#define BRR1_DISABLE_ECCf 3873
#define BRR1_ECC_CORRUPTf 3874
#define BRR2_DISABLE_ECCf 3875
#define BRR2_ECC_CORRUPTf 3876
#define BRR3_DISABLE_ECCf 3877
#define BRR3_ECC_CORRUPTf 3878
#define BRR4_DISABLE_ECCf 3879
#define BRR4_ECC_CORRUPTf 3880
#define BRR5_DISABLE_ECCf 3881
#define BRR5_ECC_CORRUPTf 3882
#define BRR_CORRECTED_ERRORf 3883
#define BRR_CORRECTED_ERROR_DISINTf 3884
#define BRR_ECC_ERROR_ADDRESSf 3885
#define BRR_TMf 3886
#define BRR_UNCORRECTABLE_ERRORf 3887
#define BRR_UNCORRECTABLE_ERROR_DISINTf 3888
#define BS0_PLL_CLK_IN_SELf 3889
#define BS1_PLL_CLK_IN_SELf 3890
#define BSAf 3891
#define BSAFE_OP_DONEf 3892
#define BSE_CMDMEM_DONEf 3893
#define BSNVALf 3894
#define BSPI_CMD_BYTEf 3895
#define BSPI_FLASH_UPPER_ADDRf 3896
#define BSPI_FLEX_MODE_ENABLEf 3897
#define BSPI_MODE_BYTEf 3898
#define BSPI_PIO_DATAf 3899
#define BSPI_PIO_DIRf 3900
#define BSPI_PIO_MODEf 3901
#define BSPI_XOR_ENABLEf 3902
#define BSPI_XOR_VALUEf 3903
#define BSSIDf 3904
#define BSSID_ENf 3905
#define BSTLENf 3906
#define BST_CFAP_INTf 3907
#define BST_CFAP_INT_ENf 3908
#define BST_HW_SNAPSHOT_EN_CFAPf 3909
#define BST_HW_SNAPSHOT_EN_THDIf 3910
#define BST_HW_SNAPSHOT_EN_THDOf 3911
#define BST_PG_HDRM_THRESHf 3912
#define BST_PG_SHARED_THRESHf 3913
#define BST_PORT_1B_ECC_ERRf 3914
#define BST_PORT_2B_ECC_ERRf 3915
#define BST_PORT_SHARED_THRESHf 3916
#define BST_PORT_TMf 3917
#define BST_PROFILEf 3918
#define BST_QGROUP_1B_ECC_ERRf 3919
#define BST_QGROUP_2B_ECC_ERRf 3920
#define BST_QGROUP_TMf 3921
#define BST_QUEUE_1B_ECC_ERRf 3922
#define BST_QUEUE_2B_ECC_ERRf 3923
#define BST_QUEUE_TMf 3924
#define BST_SP_SHARED_THRESHf 3925
#define BST_STATf 3926
#define BST_STAT_HDRMf 3927
#define BST_STAT_SHAREDf 3928
#define BST_STAT_TRIGGERED_TYPEf 3929
#define BST_THDI_INTf 3930
#define BST_THDI_INT_ENf 3931
#define BST_THDO_INTf 3932
#define BST_THDO_INT_ENf 3933
#define BST_THRf 3934
#define BST_THRESHOLDf 3935
#define BST_THRESHOLD_HDRMf 3936
#define BST_THRESHOLD_PROFILEf 3937
#define BST_THRESHOLD_PROFILE_HDRMf 3938
#define BST_THRESHOLD_PROFILE_SHAREDf 3939
#define BST_THRESHOLD_SHAREDf 3940
#define BST_TRACKING_MODEf 3941
#define BST_TRACK_EN_CFAPf 3942
#define BST_TRACK_EN_THDIf 3943
#define BST_TRACK_EN_THDOf 3944
#define BSYf 3945
#define BSYNC0_RX_HB_STATUSf 3946
#define BSYNC0_RX_HB_STATUS_CLRf 3947
#define BSYNC0_RX_HB_STATUS_ENABLEf 3948
#define BSYNC0_TX_HB_STATUSf 3949
#define BSYNC0_TX_HB_STATUS_CLRf 3950
#define BSYNC0_TX_HB_STATUS_ENABLEf 3951
#define BSYNC1_RX_HB_STATUSf 3952
#define BSYNC1_RX_HB_STATUS_CLRf 3953
#define BSYNC1_RX_HB_STATUS_ENABLEf 3954
#define BSYNC1_TX_HB_STATUSf 3955
#define BSYNC1_TX_HB_STATUS_CLRf 3956
#define BSYNC1_TX_HB_STATUS_ENABLEf 3957
#define BS_CLK_OUTPUT_ENABLEf 3958
#define BS_CLK_OUTPUT_LOWf 3959
#define BS_CLK_SELECTf 3960
#define BS_HB_OUTPUT_ENABLEf 3961
#define BS_HB_OUTPUT_LOWf 3962
#define BS_PLL0_BYPf 3963
#define BS_PLL0_PWRDWNf 3964
#define BS_PLL0_REFCLK_SELf 3965
#define BS_PLL1_BYPf 3966
#define BS_PLL1_PWRDWNf 3967
#define BS_PLL1_REFCLK_SELf 3968
#define BS_PLL_CLK_IN_SELf 3969
#define BS_PLL_LOCKEDf 3970
#define BS_PLL_LOCKED_LOSTf 3971
#define BS_PLL_STAT_OUTf 3972
#define BS_TC_OUTPUT_ENABLEf 3973
#define BS_TC_OUTPUT_LOWf 3974
#define BUBBLE_CNTLf 3975
#define BUBBLE_CYCLEf 3976
#define BUBBLE_INSERT_GAPf 3977
#define BUBBLE_RATEf 3978
#define BUCKETf 3979
#define BUCKETCOUNTf 3980
#define BUCKETC_HAS_RAILED_ERRORf 3981
#define BUCKETC_HAS_RAILED_ERROR_DISINTf 3982
#define BUCKETE_HAS_RAILED_ERRORf 3983
#define BUCKETE_HAS_RAILED_ERROR_DISINTf 3984
#define BUCKETSIZEf 3985
#define BUCKET_COUNTf 3986
#define BUCKET_IDXf 3987
#define BUCKET_IDX_0f 3988
#define BUCKET_IDX_1f 3989
#define BUCKET_INDEXf 3990
#define BUCKET_MEM_0_TMf 3991
#define BUCKET_MEM_1_TMf 3992
#define BUCKET_MEM_CORRECTED_ECC_ERRORf 3993
#define BUCKET_MEM_CORRECTED_ECC_ERROR_DISINTf 3994
#define BUCKET_MEM_UNCORRECTED_ECC_ERRORf 3995
#define BUCKET_MEM_UNCORRECTED_ECC_ERROR_DISINTf 3996
#define BUCKET_TABLE_PTRf 3997
#define BUCKET_TYPEf 3998
#define BUFFAGE_CORRECTED_ERRORf 3999
#define BUFFAGE_CORRECTED_ERROR_DISINTf 4000
#define BUFFAGE_ENABLE_ECCf 4001
#define BUFFAGE_FORCE_UNCORRECTABLE_ERRORf 4002
#define BUFFAGE_MEM_TMf 4003
#define BUFFAGE_UNCORRECTED_ERRORf 4004
#define BUFFAGE_UNCORRECTED_ERROR_DISINTf 4005
#define BUFFERf 4006
#define BUFFER0_EOP_STATEf 4007
#define BUFFER1_EOP_STATEf 4008
#define BUFFER2_EOP_STATEf 4009
#define BUFFER3_EOP_STATEf 4010
#define BUFFER4_EOP_STATEf 4011
#define BUFFER5_EOP_STATEf 4012
#define BUFFER6_EOP_STATEf 4013
#define BUFFER7_EOP_STATEf 4014
#define BUFFERLINKf 4015
#define BUFFERLIST_000_CORRECTED_ERRORf 4016
#define BUFFERLIST_000_CORRECTED_ERROR_DISINTf 4017
#define BUFFERLIST_000_UNCORRECTED_ERRORf 4018
#define BUFFERLIST_000_UNCORRECTED_ERROR_DISINTf 4019
#define BUFFERLIST_001_CORRECTED_ERRORf 4020
#define BUFFERLIST_001_CORRECTED_ERROR_DISINTf 4021
#define BUFFERLIST_001_UNCORRECTED_ERRORf 4022
#define BUFFERLIST_001_UNCORRECTED_ERROR_DISINTf 4023
#define BUFFERLIST_010_CORRECTED_ERRORf 4024
#define BUFFERLIST_010_CORRECTED_ERROR_DISINTf 4025
#define BUFFERLIST_010_UNCORRECTED_ERRORf 4026
#define BUFFERLIST_010_UNCORRECTED_ERROR_DISINTf 4027
#define BUFFERLIST_011_CORRECTED_ERRORf 4028
#define BUFFERLIST_011_CORRECTED_ERROR_DISINTf 4029
#define BUFFERLIST_011_UNCORRECTED_ERRORf 4030
#define BUFFERLIST_011_UNCORRECTED_ERROR_DISINTf 4031
#define BUFFERLIST_100_CORRECTED_ERRORf 4032
#define BUFFERLIST_100_CORRECTED_ERROR_DISINTf 4033
#define BUFFERLIST_100_UNCORRECTED_ERRORf 4034
#define BUFFERLIST_100_UNCORRECTED_ERROR_DISINTf 4035
#define BUFFERLIST_101_CORRECTED_ERRORf 4036
#define BUFFERLIST_101_CORRECTED_ERROR_DISINTf 4037
#define BUFFERLIST_101_UNCORRECTED_ERRORf 4038
#define BUFFERLIST_101_UNCORRECTED_ERROR_DISINTf 4039
#define BUFFERLIST_110_CORRECTED_ERRORf 4040
#define BUFFERLIST_110_CORRECTED_ERROR_DISINTf 4041
#define BUFFERLIST_110_UNCORRECTED_ERRORf 4042
#define BUFFERLIST_110_UNCORRECTED_ERROR_DISINTf 4043
#define BUFFERLIST_111_CORRECTED_ERRORf 4044
#define BUFFERLIST_111_CORRECTED_ERROR_DISINTf 4045
#define BUFFERLIST_111_UNCORRECTED_ERRORf 4046
#define BUFFERLIST_111_UNCORRECTED_ERROR_DISINTf 4047
#define BUFFERLIST_ENABLE_ECCf 4048
#define BUFFERLIST_FORCE_UNCORRECTABLE_ERRORf 4049
#define BUFFERS_IN_PKTf 4050
#define BUFFERS_IN_PKT_MASKf 4051
#define BUFFERS_IN_PKT_VALUEf 4052
#define BUFFER_2_DELETEf 4053
#define BUFFER_2_RELEASEf 4054
#define BUFFER_AGEf 4055
#define BUFFER_AGE_THRESHOLDf 4056
#define BUFFER_BMf 4057
#define BUFFER_CELL_OFFSETf 4058
#define BUFFER_COLOR_RESUME_INDEXf 4059
#define BUFFER_EXTf 4060
#define BUFFER_FULL_ERRORf 4061
#define BUFFER_FULL_ERROR_DISINTf 4062
#define BUFFER_IDf 4063
#define BUFFER_INTf 4064
#define BUFFER_LIST_MEM_TMf 4065
#define BUFFER_MEM_CORRECTED_ERRORf 4066
#define BUFFER_MEM_ECC_ERROR_ADDRESSf 4067
#define BUFFER_MEM_ENABLE_ECCf 4068
#define BUFFER_MEM_FORCE_UNCORRECTABLE_ERRORf 4069
#define BUFFER_MEM_UNCORRECTED_ERRORf 4070
#define BUFFER_OFFSETf 4071
#define BUFFER_OFFSET_PTR_03_00f 4072
#define BUFFER_OFFSET_PTR_03_00_MASKf 4073
#define BUFFER_OFFSET_PTR_03_00_VALUEf 4074
#define BUFFER_OFFSET_PTR_07_04f 4075
#define BUFFER_OFFSET_PTR_07_04_MASKf 4076
#define BUFFER_OFFSET_PTR_07_04_VALUEf 4077
#define BUFFER_PTRf 4078
#define BUFFER_SIZEf 4079
#define BUFFER_STATE0_CORRECTED_ERRORf 4080
#define BUFFER_STATE0_CORRECTED_ERROR_DISINTf 4081
#define BUFFER_STATE0_DISABLE_ECCf 4082
#define BUFFER_STATE0_ERROR_ADDRf 4083
#define BUFFER_STATE0_FORCE_ECC_ERRORf 4084
#define BUFFER_STATE0_MEM_INITf 4085
#define BUFFER_STATE0_MEM_INIT_DONEf 4086
#define BUFFER_STATE0_TMf 4087
#define BUFFER_STATE0_UNCORRECTED_ERRORf 4088
#define BUFFER_STATE0_UNCORRECTED_ERROR_DISINTf 4089
#define BUFFER_STATE2_CORRECTED_ERROR_Af 4090
#define BUFFER_STATE2_CORRECTED_ERROR_A_DISINTf 4091
#define BUFFER_STATE2_DISABLE_ECCf 4092
#define BUFFER_STATE2_ERROR_ADDR_Af 4093
#define BUFFER_STATE2_FORCE_ECC_ERROR_Af 4094
#define BUFFER_STATE2_FORCE_ECC_ERROR_Bf 4095
#define BUFFER_STATE2_MEM_INITf 4096
#define BUFFER_STATE2_MEM_INIT_DONEf 4097
#define BUFFER_STATE2_TMA_MEM0f 4098
#define BUFFER_STATE2_TMA_MEM1f 4099
#define BUFFER_STATE2_TMB_MEM0f 4100
#define BUFFER_STATE2_TMB_MEM1f 4101
#define BUFFER_STATE2_UNCORRECTED_ERROR_Af 4102
#define BUFFER_STATE2_UNCORRECTED_ERROR_A_DISINTf 4103
#define BUFFER_STATE3_CORRECTED_ERRORf 4104
#define BUFFER_STATE3_CORRECTED_ERROR_DISINTf 4105
#define BUFFER_STATE3_DISABLE_ECCf 4106
#define BUFFER_STATE3_ERROR_ADDRf 4107
#define BUFFER_STATE3_FORCE_ECC_ERRORf 4108
#define BUFFER_STATE3_MEM_INITf 4109
#define BUFFER_STATE3_MEM_INIT_DONEf 4110
#define BUFFER_STATE3_TMf 4111
#define BUFFER_STATE3_UNCORRECTED_ERRORf 4112
#define BUFFER_STATE3_UNCORRECTED_ERROR_DISINTf 4113
#define BUFFER_STATE_AGE_CORRECTED_ERROR_Af 4114
#define BUFFER_STATE_AGE_CORRECTED_ERROR_A_DISINTf 4115
#define BUFFER_STATE_AGE_DISABLE_ECCf 4116
#define BUFFER_STATE_AGE_ERROR_ADDR_Af 4117
#define BUFFER_STATE_AGE_FORCE_ECC_ERROR_Af 4118
#define BUFFER_STATE_AGE_FORCE_ECC_ERROR_Bf 4119
#define BUFFER_STATE_AGE_MEM_INITf 4120
#define BUFFER_STATE_AGE_MEM_INIT_DONEf 4121
#define BUFFER_STATE_AGE_TMAf 4122
#define BUFFER_STATE_AGE_TMBf 4123
#define BUFFER_STATE_AGE_UNCORRECTED_ERROR_Af 4124
#define BUFFER_STATE_AGE_UNCORRECTED_ERROR_A_DISINTf 4125
#define BUFFER_TYPEf 4126
#define BUFFER_TYPE_WATERMARKf 4127
#define BUFFS_TEMPLATEf 4128
#define BUFF_DYN_SIZEf 4129
#define BUFF_DYN_SIZE_RJCTf 4130
#define BUFF_DYN_SIZE_RJCT_CLR_TH_0f 4131
#define BUFF_DYN_SIZE_RJCT_CLR_TH_1f 4132
#define BUFF_DYN_SIZE_RJCT_CLR_TH_2f 4133
#define BUFF_DYN_SIZE_RJCT_CLR_TH_3f 4134
#define BUFF_DYN_SIZE_RJCT_SET_TH_0f 4135
#define BUFF_DYN_SIZE_RJCT_SET_TH_1f 4136
#define BUFF_DYN_SIZE_RJCT_SET_TH_2f 4137
#define BUFF_DYN_SIZE_RJCT_SET_TH_3f 4138
#define BUFF_LINESf 4139
#define BUFF_RLS_CNTf 4140
#define BUFF_SIZEf 4141
#define BUFF_SIZE_BD_SELf 4142
#define BUFF_TEMPLATEf 4143
#define BUFF_TYPEf 4144
#define BUFF_TYPE0f 4145
#define BUFF_TYPE1f 4146
#define BUFLINKDISECCf 4147
#define BUFLINKECCERRf 4148
#define BUFLINKECCFIXf 4149
#define BUF_DEPTHf 4150
#define BUF_LINK_ECC_1B_ERR_MASKf 4151
#define BUF_LINK_ECC_2B_ERR_MASKf 4152
#define BUF_LINK_INITIATE_ECC_1B_ERRf 4153
#define BUF_LINK_INITIATE_ECC_2B_ERRf 4154
#define BUF_SHRf 4155
#define BUILD_FTMHf 4156
#define BUILD_OAM_TS_HEADERf 4157
#define BUILD_PPHf 4158
#define BULK_CLEAR_ACTIVEf 4159
#define BULK_CLEAR_DONEf 4160
#define BULK_CLEAR_ENABLEf 4161
#define BULK_DELf 4162
#define BULK_DEL_DEADLINEf 4163
#define BULK_DEL_RD_PRIf 4164
#define BULK_DEL_WR_PRIf 4165
#define BULK_OPS_ENABLEf 4166
#define BUNDLE_GROUP_CNT_1f 4167
#define BUNDLE_GROUP_CNT_2f 4168
#define BUNDLE_GROUP_CNT_RESETf 4169
#define BUNDLE_IGNORE_NON_COMPLETEf 4170
#define BUNDLE_MASK_1f 4171
#define BUNDLE_MASK_2f 4172
#define BUND_0_LD_TH_0f 4173
#define BUND_0_LD_TH_1f 4174
#define BUND_0_LD_TH_2f 4175
#define BUND_1_LD_TH_0f 4176
#define BUND_1_LD_TH_1f 4177
#define BUND_1_LD_TH_2f 4178
#define BUND_2_LD_TH_0f 4179
#define BUND_2_LD_TH_1f 4180
#define BUND_2_LD_TH_2f 4181
#define BUND_3_LD_TH_0f 4182
#define BUND_3_LD_TH_1f 4183
#define BUND_3_LD_TH_2f 4184
#define BURSTf 4185
#define BURSTALIGNEN_0f 4186
#define BURSTERRFOLLOWSOPDIFCONTEXTf 4187
#define BURSTERRFOLLOWSOPDIFCONTEXTMASKf 4188
#define BURSTERRFOLLOWSOPISERRf 4189
#define BURSTERRFOLLOWSOPISERRMASKf 4190
#define BURSTERRFOLLOWSOPISSOPf 4191
#define BURSTERRFOLLOWSOPISSOPMASKf 4192
#define BURSTERRFOLLOWSOPNOTVALIDf 4193
#define BURSTERRFOLLOWSOPNOTVALIDMASKf 4194
#define BURSTEXPf 4195
#define BURSTLENf 4196
#define BURSTLEN_0f 4197
#define BURSTMANTISSAf 4198
#define BURSTSIZEMODEf 4199
#define BURST_ALIGN0f 4200
#define BURST_ALIGN1f 4201
#define BURST_ALIGN2f 4202
#define BURST_ENTRIESf 4203
#define BURST_ERR_FOLLOW_SOP_DIF_CONTEXTf 4204
#define BURST_ERR_FOLLOW_SOP_DIF_CONTEXT_MASKf 4205
#define BURST_ERR_FOLLOW_SOP_IS_ERRf 4206
#define BURST_ERR_FOLLOW_SOP_IS_ERR_MASKf 4207
#define BURST_ERR_FOLLOW_SOP_IS_SOPf 4208
#define BURST_ERR_FOLLOW_SOP_IS_SOP_MASKf 4209
#define BURST_ERR_FOLLOW_SOP_NOT_VALIDf 4210
#define BURST_ERR_FOLLOW_SOP_NOT_VALID_MASKf 4211
#define BURST_EXPf 4212
#define BURST_EXPONENTf 4213
#define BURST_MANTISSAf 4214
#define BURST_ON_FLY_BITf 4215
#define BURST_SIZE_BYTESf 4216
#define BURST_SIZE_ESETf 4217
#define BURST_SIZE_MODEf 4218
#define BURST_SIZE_NODEf 4219
#define BURST_STAT_SELf 4220
#define BUSf 4221
#define BUS0_1_SELf 4222
#define BUS16f 4223
#define BUS16_MODEf 4224
#define BUS2_SELf 4225
#define BUS8f 4226
#define BUSYf 4227
#define BUSY_ENf 4228
#define BUSY_FILTEREDf 4229
#define BUSY_IDf 4230
#define BUS_16f 4231
#define BUS_8f 4232
#define BUS_ENf 4233
#define BUS_ERROR_INTERRUPTf 4234
#define BUS_ERROR_RESETf 4235
#define BUS_IDf 4236
#define BUS_NUMBERf 4237
#define BUS_PARITY_ERRORf 4238
#define BUS_PARITY_ERROR_DISINTf 4239
#define BUS_PARITY_ERR_DROPf 4240
#define BUS_PARITY_TO_CPUf 4241
#define BVDTOPOLOGYIDf 4242
#define BVD_CFG_INITIATE_PAR_ERRf 4243
#define BVD_CFG_PARITY_ERR_MASKf 4244
#define BVD_FID_CLASS_INITIATE_PAR_ERRf 4245
#define BVD_FID_CLASS_PARITY_ERR_MASKf 4246
#define BVD_TOPOLOGY_ID_INITIATE_PAR_ERRf 4247
#define BVD_TOPOLOGY_ID_PARITY_ERR_MASKf 4248
#define BVIDf 4249
#define BW_FIFOf 4250
#define BW_FIFO_ASSERTED_FCf 4251
#define BW_FIFO_ASSERTED_FULLf 4252
#define BW_FIFO_CTRL_CORRECTED_ERRORf 4253
#define BW_FIFO_CTRL_CORRECTED_ERROR_DISINTf 4254
#define BW_FIFO_CTRL_DISABLE_ECCf 4255
#define BW_FIFO_CTRL_ECC_CORRUPTf 4256
#define BW_FIFO_CTRL_ERROR_ADDRf 4257
#define BW_FIFO_CTRL_ERROR_BANKf 4258
#define BW_FIFO_CTRL_UNCORRECTED_ERRORf 4259
#define BW_FIFO_CTRL_UNCORRECTED_ERROR_DISINTf 4260
#define BW_FIFO_DATA_CORRECTED_ERRORf 4261
#define BW_FIFO_DATA_CORRECTED_ERROR_DISINTf 4262
#define BW_FIFO_DATA_DISABLE_ECCf 4263
#define BW_FIFO_DATA_ECC_CORRUPTf 4264
#define BW_FIFO_DATA_ERROR_ADDRf 4265
#define BW_FIFO_DATA_ERROR_BANKf 4266
#define BW_FIFO_DATA_UNCORRECTED_ERRORf 4267
#define BW_FIFO_DATA_UNCORRECTED_ERROR_DISINTf 4268
#define BW_FIFO_INIT_DONEf 4269
#define BW_FIFO_OVERFLOWf 4270
#define BW_FIFO_OVERFLOW_DISINTf 4271
#define BW_FIFO_THRESH0f 4272
#define BW_FIFO_THRESH1f 4273
#define BW_FIFO_TMf 4274
#define BW_PREF_HOLD_TIMERf 4275
#define BW_PREF_LIMIT_TIMERf 4276
#define BW_TIMER_VALUEf 4277
#define BW_TIMER_VALUE_1_8f 4278
#define BW_TIMER_VALUE_9_16f 4279
#define BYPf 4280
#define BYPASSf 4281
#define BYPASSCALIBf 4282
#define BYPASSMMUf 4283
#define BYPASSSHAPERf 4284
#define BYPASSSYSTEMVSIEMf 4285
#define BYPASSUPDATEf 4286
#define BYPASS_AUTOLOADf 4287
#define BYPASS_CRC32Cf 4288
#define BYPASS_DOWNSIZERf 4289
#define BYPASS_ENf 4290
#define BYPASS_HASHf 4291
#define BYPASS_ISS_MEMORY_LPf 4292
#define BYPASS_L2_ENTRY_LPf 4293
#define BYPASS_L2_LANE_LPf 4294
#define BYPASS_L3_ENTRY_LPf 4295
#define BYPASS_L3_LANE_LPf 4296
#define BYPASS_LEVELf 4297
#define BYPASS_LPM_LANE_LPf 4298
#define BYPASS_MODEf 4299
#define BYPASS_OTP_CLKf 4300
#define BYPASS_PLLf 4301
#define BYPASS_PORf 4302
#define BYPASS_RESET_FILTERf 4303
#define BYPASS_RSTFSM_CTRLf 4304
#define BYPASS_SCRAMBLERf 4305
#define BYPASS_SCRAMBLER_CRCf 4306
#define BYPASS_SDMODf 4307
#define BYPASS_SHAPERf 4308
#define BYPASS_UPDATEf 4309
#define BYP_BIASGENf 4310
#define BYTE0_SELf 4311
#define BYTE10_SELf 4312
#define BYTE11_SELf 4313
#define BYTE12_SELf 4314
#define BYTE13_SELf 4315
#define BYTE14_SELf 4316
#define BYTE15_SELf 4317
#define BYTE1_SELf 4318
#define BYTE2_SELf 4319
#define BYTE3_SELf 4320
#define BYTE4_SELf 4321
#define BYTE5_SELf 4322
#define BYTE6_SELf 4323
#define BYTE7_SELf 4324
#define BYTE8_SELf 4325
#define BYTE9_SELf 4326
#define BYTECNTf 4327
#define BYTEENABLEf 4328
#define BYTELANE0f 4329
#define BYTELANE1f 4330
#define BYTELANE2f 4331
#define BYTELANE3f 4332
#define BYTESTOEOPf 4333
#define BYTESTOPREPENDf 4334
#define BYTESTOREMOVEHEADERf 4335
#define BYTESTOREMOVEOFFSETf 4336
#define BYTESTOSKIPf 4337
#define BYTESTOSTRIPf 4338
#define BYTES_DROPPEDf 4339
#define BYTES_TO_REMOVEf 4340
#define BYTES_TO_REMOVE_FIXf 4341
#define BYTES_TO_REMOVE_HEADERf 4342
#define BYTE_0f 4343
#define BYTE_1f 4344
#define BYTE_2f 4345
#define BYTE_3f 4346
#define BYTE_4f 4347
#define BYTE_5f 4348
#define BYTE_6f 4349
#define BYTE_7f 4350
#define BYTE_ADDR_SELf 4351
#define BYTE_ADDR_SELBf 4352
#define BYTE_ADDR_SELCf 4353
#define BYTE_ADDR_SELDf 4354
#define BYTE_ADDR_SELEf 4355
#define BYTE_ADDR_SELFf 4356
#define BYTE_ADDR_SELGf 4357
#define BYTE_ADDR_SELG1f 4358
#define BYTE_ADDR_SELG2f 4359
#define BYTE_ADDR_SELHf 4360
#define BYTE_ADDR_SELH1f 4361
#define BYTE_ADDR_SELH2f 4362
#define BYTE_AMOUNTf 4363
#define BYTE_COUNTf 4364
#define BYTE_COUNT0f 4365
#define BYTE_COUNT1f 4366
#define BYTE_COUNT2f 4367
#define BYTE_COUNT3f 4368
#define BYTE_COUNT4f 4369
#define BYTE_COUNT5f 4370
#define BYTE_COUNT6f 4371
#define BYTE_COUNT7f 4372
#define BYTE_COUNTERf 4373
#define BYTE_COUNTER_HIf 4374
#define BYTE_COUNTER_LOf 4375
#define BYTE_COUNT_FRACTIONf 4376
#define BYTE_COUNT_REALf 4377
#define BYTE_DROP_COUNTf 4378
#define BYTE_MODEf 4379
#define BYTE_OFFSETf 4380
#define BYTE_OFS_0f 4381
#define BYTE_OFS_1f 4382
#define BYTE_OFS_10f 4383
#define BYTE_OFS_11f 4384
#define BYTE_OFS_12f 4385
#define BYTE_OFS_13f 4386
#define BYTE_OFS_14f 4387
#define BYTE_OFS_15f 4388
#define BYTE_OFS_16f 4389
#define BYTE_OFS_17f 4390
#define BYTE_OFS_18f 4391
#define BYTE_OFS_19f 4392
#define BYTE_OFS_2f 4393
#define BYTE_OFS_20f 4394
#define BYTE_OFS_21f 4395
#define BYTE_OFS_22f 4396
#define BYTE_OFS_23f 4397
#define BYTE_OFS_24f 4398
#define BYTE_OFS_25f 4399
#define BYTE_OFS_26f 4400
#define BYTE_OFS_27f 4401
#define BYTE_OFS_28f 4402
#define BYTE_OFS_29f 4403
#define BYTE_OFS_3f 4404
#define BYTE_OFS_30f 4405
#define BYTE_OFS_31f 4406
#define BYTE_OFS_32f 4407
#define BYTE_OFS_33f 4408
#define BYTE_OFS_34f 4409
#define BYTE_OFS_35f 4410
#define BYTE_OFS_36f 4411
#define BYTE_OFS_37f 4412
#define BYTE_OFS_38f 4413
#define BYTE_OFS_39f 4414
#define BYTE_OFS_4f 4415
#define BYTE_OFS_40f 4416
#define BYTE_OFS_41f 4417
#define BYTE_OFS_42f 4418
#define BYTE_OFS_43f 4419
#define BYTE_OFS_44f 4420
#define BYTE_OFS_45f 4421
#define BYTE_OFS_46f 4422
#define BYTE_OFS_47f 4423
#define BYTE_OFS_48f 4424
#define BYTE_OFS_49f 4425
#define BYTE_OFS_5f 4426
#define BYTE_OFS_50f 4427
#define BYTE_OFS_51f 4428
#define BYTE_OFS_52f 4429
#define BYTE_OFS_53f 4430
#define BYTE_OFS_54f 4431
#define BYTE_OFS_55f 4432
#define BYTE_OFS_56f 4433
#define BYTE_OFS_57f 4434
#define BYTE_OFS_58f 4435
#define BYTE_OFS_59f 4436
#define BYTE_OFS_6f 4437
#define BYTE_OFS_60f 4438
#define BYTE_OFS_61f 4439
#define BYTE_OFS_62f 4440
#define BYTE_OFS_63f 4441
#define BYTE_OFS_7f 4442
#define BYTE_OFS_8f 4443
#define BYTE_OFS_9f 4444
#define BYTE_SELf 4445
#define BYTE_THRESHOLDf 4446
#define BYTE_VALUEf 4447
#define BYT_CNT_WRAPf 4448
#define C1f 4449
#define C2f 4450
#define C3f 4451
#define C45_SELf 4452
#define CACHEf 4453
#define CACHE_DATA_CORRECTED_ERRORf 4454
#define CACHE_DATA_CORRECTED_ERROR_DISINTf 4455
#define CACHE_DATA_ENABLE_ECCf 4456
#define CACHE_DATA_FORCE_ERRORf 4457
#define CACHE_DATA_TM0f 4458
#define CACHE_DATA_TM1f 4459
#define CACHE_DATA_UNCORRECTED_ERRORf 4460
#define CACHE_DATA_UNCORRECTED_ERROR_DISINTf 4461
#define CACHE_EARLY_CREDITf 4462
#define CACHE_ENABLEf 4463
#define CACHE_IDf 4464
#define CACHE_MODE_ENf 4465
#define CACHE_MODE_LAST_PAGEf 4466
#define CACHE_SYNCf 4467
#define CACHE_VALIDf 4468
#define CAL0_ENDf 4469
#define CAL0_END_SINGLEf 4470
#define CAL1_ENDf 4471
#define CAL1_END_SINGLEf 4472
#define CALALENf 4473
#define CALBLENf 4474
#define CALCALLENAf 4475
#define CALCALLENBf 4476
#define CALENDAR_ACTIVE_IDf 4477
#define CALENDAR_ENABLEf 4478
#define CALENDAR_GT2_PER_TS_ERRORf 4479
#define CALENDAR_GT2_PER_TS_ERROR_DISINTf 4480
#define CALENDAR_GT2_PER_TS_HALT_ENf 4481
#define CALENDAR_PROFILEf 4482
#define CALENDAR_QUEUE0f 4483
#define CALENDAR_QUEUE1f 4484
#define CALENDAR_SOT_BEFORE_TX_ERRORf 4485
#define CALENDAR_SOT_BEFORE_TX_ERROR_DISINTf 4486
#define CALENDAR_SOT_BEFORE_TX_HALT_ENf 4487
#define CALENDAR_TYPE_DECODEf 4488
#define CALIB_ALWAYSf 4489
#define CALIB_AUTOf 4490
#define CALIB_BIST_ERR_OCCURREDf 4491
#define CALIB_BIST_FULL_ERR_CNTf 4492
#define CALIB_BIT_OFFSETf 4493
#define CALIB_BYPASSf 4494
#define CALIB_BYTEf 4495
#define CALIB_BYTE_ERRORf 4496
#define CALIB_BYTE_SELf 4497
#define CALIB_CLOCKSf 4498
#define CALIB_DQS_CLOCKSf 4499
#define CALIB_DQS_PAIRf 4500
#define CALIB_FASTf 4501
#define CALIB_FTMf 4502
#define CALIB_IDLEf 4503
#define CALIB_LOCKf 4504
#define CALIB_ONCEf 4505
#define CALIB_PHYBISTf 4506
#define CALIB_RD_DATA_DLY_ERRORf 4507
#define CALIB_READ_EN_ERRORf 4508
#define CALIB_SEQ_ADDf 4509
#define CALIB_SEQ_ADD_VALf 4510
#define CALIB_STEPSf 4511
#define CALIB_TESTf 4512
#define CALIB_TOTALf 4513
#define CALIB_WAIT_BEFORE_WRITEf 4514
#define CALIB_WAIT_BIST_EN_AFTER_FINISHEDf 4515
#define CALIB_WAIT_DYN_VDL_2_BIST_ENf 4516
#define CALIB_WAIT_STARTf 4517
#define CALIB_WAIT_UPDTf 4518
#define CAL_0_PAR_ERRORf 4519
#define CAL_0_PAR_ERROR_INITf 4520
#define CAL_0_PAR_ERROR_MASKf 4521
#define CAL_1_PAR_ERRORf 4522
#define CAL_1_PAR_ERROR_INITf 4523
#define CAL_1_PAR_ERROR_MASKf 4524
#define CAL_2_PAR_ERRORf 4525
#define CAL_2_PAR_ERROR_INITf 4526
#define CAL_2_PAR_ERROR_MASKf 4527
#define CAL_3_PAR_ERRORf 4528
#define CAL_3_PAR_ERROR_INITf 4529
#define CAL_3_PAR_ERROR_MASKf 4530
#define CAL_4_PAR_ERRORf 4531
#define CAL_4_PAR_ERROR_INITf 4532
#define CAL_4_PAR_ERROR_MASKf 4533
#define CAL_ACKf 4534
#define CAL_AGER0_OVERRIDEf 4535
#define CAL_AGER1_OVERRIDEf 4536
#define CAL_A_LENf 4537
#define CAL_B_LENf 4538
#define CAL_CAL_LEN_Af 4539
#define CAL_CAL_LEN_Bf 4540
#define CAL_ENf 4541
#define CAL_END_ADDRf 4542
#define CAL_EPOCH_MID_CYCLEf 4543
#define CAL_EPOCH_MID_CYCLE_DISINTf 4544
#define CAL_EPOCH_MID_CYCLE_HALT_ENf 4545
#define CAL_QPP_BW_ERRORf 4546
#define CAL_QPP_BW_ERROR_DISINTf 4547
#define CAL_QPP_BW_ERROR_HALT_ENf 4548
#define CAL_REQf 4549
#define CAL_SIZEf 4550
#define CAM0_BLKSELf 4551
#define CAM0_ENTRYf 4552
#define CAM0_HITf 4553
#define CAM0_SAMf 4554
#define CAM0_TMf 4555
#define CAM10_BLKSELf 4556
#define CAM10_TMf 4557
#define CAM11_BLKSELf 4558
#define CAM11_TMf 4559
#define CAM12_BLKSELf 4560
#define CAM12_TMf 4561
#define CAM13_BLKSELf 4562
#define CAM13_TMf 4563
#define CAM14_BLKSELf 4564
#define CAM14_TMf 4565
#define CAM15_BLKSELf 4566
#define CAM15_TMf 4567
#define CAM16_BLKSELf 4568
#define CAM16_TMf 4569
#define CAM17_BLKSELf 4570
#define CAM17_TMf 4571
#define CAM18_BLKSELf 4572
#define CAM18_TMf 4573
#define CAM19_BLKSELf 4574
#define CAM19_TMf 4575
#define CAM1_BLKSELf 4576
#define CAM1_ENTRYf 4577
#define CAM1_HITf 4578
#define CAM1_SAMf 4579
#define CAM1_TMf 4580
#define CAM20_BLKSELf 4581
#define CAM20_TMf 4582
#define CAM21_BLKSELf 4583
#define CAM21_TMf 4584
#define CAM22_BLKSELf 4585
#define CAM22_TMf 4586
#define CAM23_BLKSELf 4587
#define CAM23_TMf 4588
#define CAM24_BLKSELf 4589
#define CAM24_TMf 4590
#define CAM25_BLKSELf 4591
#define CAM25_TMf 4592
#define CAM26_BLKSELf 4593
#define CAM26_TMf 4594
#define CAM27_BLKSELf 4595
#define CAM27_TMf 4596
#define CAM28_BLKSELf 4597
#define CAM28_TMf 4598
#define CAM29_BLKSELf 4599
#define CAM29_TMf 4600
#define CAM2_BLKSELf 4601
#define CAM2_SAMf 4602
#define CAM2_TMf 4603
#define CAM30_BLKSELf 4604
#define CAM30_TMf 4605
#define CAM31_BLKSELf 4606
#define CAM31_TMf 4607
#define CAM3_BLKSELf 4608
#define CAM3_SAMf 4609
#define CAM3_TMf 4610
#define CAM4_BLKSELf 4611
#define CAM4_SAMf 4612
#define CAM4_TMf 4613
#define CAM5_BLKSELf 4614
#define CAM5_SAMf 4615
#define CAM5_TMf 4616
#define CAM6_BLKSELf 4617
#define CAM6_TMf 4618
#define CAM7_BLKSELf 4619
#define CAM7_TMf 4620
#define CAM8_BLKSELf 4621
#define CAM8_TMf 4622
#define CAM9_BLKSELf 4623
#define CAM9_TMf 4624
#define CAM_0_ENABLEf 4625
#define CAM_10_ENABLEf 4626
#define CAM_11_ENABLEf 4627
#define CAM_12_ENABLEf 4628
#define CAM_13_ENABLEf 4629
#define CAM_14_ENABLEf 4630
#define CAM_15_ENABLEf 4631
#define CAM_1_ENABLEf 4632
#define CAM_2_ENABLEf 4633
#define CAM_3_ENABLEf 4634
#define CAM_4_ENABLEf 4635
#define CAM_5_ENABLEf 4636
#define CAM_6_ENABLEf 4637
#define CAM_7_ENABLEf 4638
#define CAM_8_ENABLEf 4639
#define CAM_9_ENABLEf 4640
#define CAM_BIST_DONEf 4641
#define CAM_BIST_ENABLE_SLICE_0f 4642
#define CAM_BIST_ENABLE_SLICE_0_LOWERf 4643
#define CAM_BIST_ENABLE_SLICE_0_UPPERf 4644
#define CAM_BIST_ENABLE_SLICE_1f 4645
#define CAM_BIST_ENABLE_SLICE_1_LOWERf 4646
#define CAM_BIST_ENABLE_SLICE_1_UPPERf 4647
#define CAM_BIST_ENABLE_SLICE_2f 4648
#define CAM_BIST_ENABLE_SLICE_2_LOWERf 4649
#define CAM_BIST_ENABLE_SLICE_2_UPPERf 4650
#define CAM_BIST_ENABLE_SLICE_3f 4651
#define CAM_BIST_ENABLE_SLICE_3_LOWERf 4652
#define CAM_BIST_ENABLE_SLICE_3_UPPERf 4653
#define CAM_BIST_GOf 4654
#define CAM_BIST_SKIP_COUNTf 4655
#define CAM_BIST_STATUSf 4656
#define CAM_BIST_STATUS_DATA_SEL_f 4657
#define CAM_BLKSELf 4658
#define CAM_CONTROL_SLICE_0f 4659
#define CAM_CONTROL_SLICE_1f 4660
#define CAM_CONTROL_SLICE_2f 4661
#define CAM_CONTROL_SLICE_3f 4662
#define CAM_DEBUG_ENABLE_SLICE_0f 4663
#define CAM_DEBUG_ENABLE_SLICE_0_LOWERf 4664
#define CAM_DEBUG_ENABLE_SLICE_0_UPPERf 4665
#define CAM_DEBUG_ENABLE_SLICE_1f 4666
#define CAM_DEBUG_ENABLE_SLICE_1_LOWERf 4667
#define CAM_DEBUG_ENABLE_SLICE_1_UPPERf 4668
#define CAM_DEBUG_ENABLE_SLICE_2f 4669
#define CAM_DEBUG_ENABLE_SLICE_2_LOWERf 4670
#define CAM_DEBUG_ENABLE_SLICE_2_UPPERf 4671
#define CAM_DEBUG_ENABLE_SLICE_3f 4672
#define CAM_DEBUG_ENABLE_SLICE_3_LOWERf 4673
#define CAM_DEBUG_ENABLE_SLICE_3_UPPERf 4674
#define CAM_PAIR_0_ENABLEf 4675
#define CAM_PAIR_10_ENABLEf 4676
#define CAM_PAIR_11_ENABLEf 4677
#define CAM_PAIR_12_ENABLEf 4678
#define CAM_PAIR_13_ENABLEf 4679
#define CAM_PAIR_14_ENABLEf 4680
#define CAM_PAIR_15_ENABLEf 4681
#define CAM_PAIR_1_ENABLEf 4682
#define CAM_PAIR_2_ENABLEf 4683
#define CAM_PAIR_3_ENABLEf 4684
#define CAM_PAIR_4_ENABLEf 4685
#define CAM_PAIR_5_ENABLEf 4686
#define CAM_PAIR_6_ENABLEf 4687
#define CAM_PAIR_7_ENABLEf 4688
#define CAM_PAIR_8_ENABLEf 4689
#define CAM_PAIR_9_ENABLEf 4690
#define CAM_RAM_P0_CORRECTED_ERRORf 4691
#define CAM_RAM_P0_CORRECTED_ERROR_DISINTf 4692
#define CAM_RAM_P0_DISABLE_ECCf 4693
#define CAM_RAM_P0_ECC_CORRUPTf 4694
#define CAM_RAM_P0_ERROR_ADDRESSf 4695
#define CAM_RAM_P0_TMf 4696
#define CAM_RAM_P0_UNCORRECTABLE_ERRORf 4697
#define CAM_RAM_P0_UNCORRECTABLE_ERROR_DISINTf 4698
#define CAM_RAM_P1_CORRECTED_ERRORf 4699
#define CAM_RAM_P1_CORRECTED_ERROR_DISINTf 4700
#define CAM_RAM_P1_DISABLE_ECCf 4701
#define CAM_RAM_P1_ECC_CORRUPTf 4702
#define CAM_RAM_P1_ERROR_ADDRESSf 4703
#define CAM_RAM_P1_TMf 4704
#define CAM_RAM_P1_UNCORRECTABLE_ERRORf 4705
#define CAM_RAM_P1_UNCORRECTABLE_ERROR_DISINTf 4706
#define CAM_RAM_P2_CORRECTED_ERRORf 4707
#define CAM_RAM_P2_CORRECTED_ERROR_DISINTf 4708
#define CAM_RAM_P2_DISABLE_ECCf 4709
#define CAM_RAM_P2_ECC_CORRUPTf 4710
#define CAM_RAM_P2_ERROR_ADDRESSf 4711
#define CAM_RAM_P2_TMf 4712
#define CAM_RAM_P2_UNCORRECTABLE_ERRORf 4713
#define CAM_RAM_P2_UNCORRECTABLE_ERROR_DISINTf 4714
#define CAM_RAM_P3_CORRECTED_ERRORf 4715
#define CAM_RAM_P3_CORRECTED_ERROR_DISINTf 4716
#define CAM_RAM_P3_DISABLE_ECCf 4717
#define CAM_RAM_P3_ECC_CORRUPTf 4718
#define CAM_RAM_P3_ERROR_ADDRESSf 4719
#define CAM_RAM_P3_TMf 4720
#define CAM_RAM_P3_UNCORRECTABLE_ERRORf 4721
#define CAM_RAM_P3_UNCORRECTABLE_ERROR_DISINTf 4722
#define CAM_RAM_P4_CORRECTED_ERRORf 4723
#define CAM_RAM_P4_CORRECTED_ERROR_DISINTf 4724
#define CAM_RAM_P4_DISABLE_ECCf 4725
#define CAM_RAM_P4_ECC_CORRUPTf 4726
#define CAM_RAM_P4_ERROR_ADDRESSf 4727
#define CAM_RAM_P4_TMf 4728
#define CAM_RAM_P4_UNCORRECTABLE_ERRORf 4729
#define CAM_RAM_P4_UNCORRECTABLE_ERROR_DISINTf 4730
#define CAM_RAM_P5_CORRECTED_ERRORf 4731
#define CAM_RAM_P5_CORRECTED_ERROR_DISINTf 4732
#define CAM_RAM_P5_DISABLE_ECCf 4733
#define CAM_RAM_P5_ECC_CORRUPTf 4734
#define CAM_RAM_P5_ERROR_ADDRESSf 4735
#define CAM_RAM_P5_TMf 4736
#define CAM_RAM_P5_UNCORRECTABLE_ERRORf 4737
#define CAM_RAM_P5_UNCORRECTABLE_ERROR_DISINTf 4738
#define CAM_RAM_P6_CORRECTED_ERRORf 4739
#define CAM_RAM_P6_CORRECTED_ERROR_DISINTf 4740
#define CAM_RAM_P6_DISABLE_ECCf 4741
#define CAM_RAM_P6_ECC_CORRUPTf 4742
#define CAM_RAM_P6_ERROR_ADDRESSf 4743
#define CAM_RAM_P6_TMf 4744
#define CAM_RAM_P6_UNCORRECTABLE_ERRORf 4745
#define CAM_RAM_P6_UNCORRECTABLE_ERROR_DISINTf 4746
#define CAM_S10_STATUSf 4747
#define CAM_S12_STATUSf 4748
#define CAM_S14_STATUSf 4749
#define CAM_S15_STATUSf 4750
#define CAM_S2_STATUSf 4751
#define CAM_S3_STATUSf 4752
#define CAM_S5_STATUSf 4753
#define CAM_S6_STATUSf 4754
#define CAM_S8_STATUSf 4755
#define CAM_TMf 4756
#define CAPFORCESLOWDOWNf 4757
#define CAPFORCESLOWDOWN_ENf 4758
#define CAPLENGTHf 4759
#define CAPRESTARTf 4760
#define CAPSELECTM_ENf 4761
#define CAPSELECT_3_0f 4762
#define CAPSELECT_4f 4763
#define CAPTUREf 4764
#define CAPTURECRSf 4765
#define CAPTURECRSENf 4766
#define CAPTURED_CELLf 4767
#define CAPTURED_CELL_VALIDf 4768
#define CAPTURED_DATAf 4769
#define CAPTUREFSMRQCTRLf 4770
#define CAPTUREFSMRQCTRLENf 4771
#define CAPTUREINDQCQf 4772
#define CAPTUREINDQCQENf 4773
#define CAPTUREONEPKTDEQf 4774
#define CAPTUREONEPKTDEQENf 4775
#define CAPTUREWDDELf 4776
#define CAPTUREWDDELENf 4777
#define CAPTURE_CELL_FORMAT_MODEf 4778
#define CAPTURE_CRSf 4779
#define CAPTURE_CRS_ENf 4780
#define CAPTURE_DEQUEUE_REQUESTf 4781
#define CAPTURE_DONEf 4782
#define CAPTURE_ENf 4783
#define CAPTURE_ENABLEf 4784
#define CAPTURE_FIFO_DISCARD_CNTf 4785
#define CAPTURE_FIFO_DISCARD_CNT_OVERFLOWf 4786
#define CAPTURE_FLTR_CELL_0f 4787
#define CAPTURE_FLTR_CELL_1f 4788
#define CAPTURE_FLTR_MASK_0f 4789
#define CAPTURE_FLTR_MASK_1f 4790
#define CAPTURE_FSMRQ_CTRLf 4791
#define CAPTURE_FSMRQ_CTRL_ENf 4792
#define CAPTURE_HIT_CNTf 4793
#define CAPTURE_HIT_CNT_OVERFLOWf 4794
#define CAPTURE_IN_DQCQf 4795
#define CAPTURE_IN_DQCQ_ENf 4796
#define CAPTURE_MODEf 4797
#define CAPTURE_MTCH_LOGIC_NOT_FLTR_0f 4798
#define CAPTURE_MTCH_LOGIC_NOT_FLTR_1f 4799
#define CAPTURE_ONE_PKT_DEQf 4800
#define CAPTURE_ONE_PKT_DEQ_ENf 4801
#define CAPTURE_OPERATIONf 4802
#define CAPTURE_PROGRAM_NUMf 4803
#define CAPTURE_SELf 4804
#define CAPTURE_STATEf 4805
#define CAPTURE_STATUSf 4806
#define CAPTURE_TEST_FRAME_HEADERf 4807
#define CAPTURE_TRACE_KEYf 4808
#define CAPTURE_TRACE_PKTf 4809
#define CAPTURE_WD_DELf 4810
#define CAPTURE_WD_DEL_ENf 4811
#define CAPT_DATAf 4812
#define CAPWAP_BSSID_ENf 4813
#define CAPWAP_DROPf 4814
#define CAPWAP_IP_PAD_STRIP_ENf 4815
#define CAPWAP_MTU_SELf 4816
#define CAP_AVERAGEf 4817
#define CAP_LOADING_AVERAGEf 4818
#define CAP_LOADING_AVGf 4819
#define CAP_QSIZE_AVERAGEf 4820
#define CAP_QSIZE_AVGf 4821
#define CAP_RETRY_ENf 4822
#define CARRY_1588_HEADER_INDEXf 4823
#define CASf 4824
#define CASCADED_PORT_TYPEf 4825
#define CASLAT_LIN_F0f 4826
#define CASLAT_LIN_F1f 4827
#define CAS_Nf 4828
#define CAT4K_OOBFC_TRANS_DETECTf 4829
#define CAT4K_OOBFC_TRANS_DETECT_POSEDGEf 4830
#define CAT4K_OOBFC_VALUEf 4831
#define CAT_2_TC_0_MAP_HCFC_ENAf 4832
#define CAT_2_TC_0_MAP_NIF_ENAf 4833
#define CAT_2_TC_1_MAP_HCFC_ENAf 4834
#define CAT_2_TC_1_MAP_NIF_ENAf 4835
#define CAT_2_TC_2_MAP_HCFC_ENAf 4836
#define CAT_2_TC_2_MAP_NIF_ENAf 4837
#define CAT_2_TC_3_MAP_HCFC_ENAf 4838
#define CAT_2_TC_3_MAP_NIF_ENAf 4839
#define CAT_2_TC_4_MAP_HCFC_ENAf 4840
#define CAT_2_TC_4_MAP_NIF_ENAf 4841
#define CAT_2_TC_5_MAP_HCFC_ENAf 4842
#define CAT_2_TC_5_MAP_NIF_ENAf 4843
#define CAT_2_TC_6_MAP_HCFC_ENAf 4844
#define CAT_2_TC_6_MAP_NIF_ENAf 4845
#define CAT_2_TC_7_MAP_HCFC_ENAf 4846
#define CAT_2_TC_7_MAP_NIF_ENAf 4847
#define CAT_2_TC_MAP_HCFC_INITIATE_PAR_ERRf 4848
#define CAT_2_TC_MAP_HCFC_PARITY_ERR_MASKf 4849
#define CAT_2_TC_MAP_NIF_INITIATE_PAR_ERRf 4850
#define CAT_2_TC_MAP_NIF_PARITY_ERR_MASKf 4851
#define CAUSEf 4852
#define CBA_MISMATCHf 4853
#define CBA_MMf 4854
#define CBI_CORRECTED_ERRORf 4855
#define CBI_CORRECTED_ERROR_DISINTf 4856
#define CBI_UNCORRECTED_ERRORf 4857
#define CBI_UNCORRECTED_ERROR_DISINTf 4858
#define CBLf 4859
#define CBLDROPf 4860
#define CBLOCKSf 4861
#define CBLOCKS_MOD_CORRECTED_ERRORf 4862
#define CBLOCKS_MOD_CORRECTED_ERROR_DISINTf 4863
#define CBLOCKS_MOD_ECC_ERROR_ADDRESSf 4864
#define CBLOCKS_MOD_ENABLE_ECCf 4865
#define CBLOCKS_MOD_FORCE_UNCORRECTABLE_ERRORf 4866
#define CBLOCKS_MOD_UNCORRECTED_ERRORf 4867
#define CBLOCKS_MOD_UNCORRECTED_ERROR_DISINTf 4868
#define CBLOCK_MOD_TMf 4869
#define CBL_0f 4870
#define CBL_1f 4871
#define CBL_2f 4872
#define CBL_3f 4873
#define CBL_DCMf 4874
#define CBL_MODBASE_DCMf 4875
#define CBL_MODBASE_PMf 4876
#define CBL_MODBASE_TMf 4877
#define CBL_PMf 4878
#define CBL_TMf 4879
#define CBMf 4880
#define CBPCELLHDRPARITYERRORf 4881
#define CBPCELLHDRPARITYERRORINTMASKf 4882
#define CBPDATAf 4883
#define CBPERRORPOINTERf 4884
#define CBPFULLSTATUSf 4885
#define CBPI_DATAf 4886
#define CBPPKTHDRPARITYERRORf 4887
#define CBPPKTHDRPARITYERRORINTMASKf 4888
#define CBP_32B_WR_STORE_CORRECTED_ERRORf 4889
#define CBP_32B_WR_STORE_CORRECTED_ERROR_DISINTf 4890
#define CBP_32B_WR_STORE_ECC_ERROR_ADDRESSf 4891
#define CBP_32B_WR_STORE_ENABLE_ECCf 4892
#define CBP_32B_WR_STORE_FORCE_UNCORRECTABLE_ERRORf 4893
#define CBP_32B_WR_STORE_UNCORRECTED_ERRORf 4894
#define CBP_32B_WR_STORE_UNCORRECTED_ERROR_DISINTf 4895
#define CBP_FULLf 4896
#define CBSf 4897
#define CBSRf 4898
#define CBS_EXPONENTf 4899
#define CBS_MANTISSAf 4900
#define CBS_MANTISSA_64f 4901
#define CBS_MANT_64f 4902
#define CB_REQUESTED_BAD_ITAG_DISINTf 4903
#define CB_REQUESTED_BAD_ITAG_ERRORf 4904
#define CB_REQ_FIFO_OVERFLOWf 4905
#define CB_REQ_FIFO_OVERFLOW_DISINTf 4906
#define CB_REQ_FIFO_PARITYf 4907
#define CB_REQ_FIFO_PARITY_DISINTf 4908
#define CB_REQ_FIFO_UNDERFLOWf 4909
#define CB_REQ_FIFO_UNDERFLOW_DISINTf 4910
#define CCBE_CONTROL_DATA_REPLICATION_CREDIT_RETURN_1_ERRORf 4911
#define CCBE_CONTROL_DATA_REPLICATION_CREDIT_RETURN_1_ERROR_DISINTf 4912
#define CCBE_CONTROL_DATA_REPLICATION_CREDIT_RETURN_2_ERRORf 4913
#define CCBE_CONTROL_DATA_REPLICATION_CREDIT_RETURN_2_ERROR_DISINTf 4914
#define CCBE_CONTROL_DATA_REPLICATION_ERRORf 4915
#define CCBE_CONTROL_DATA_REPLICATION_ERROR_DISINTf 4916
#define CCEDf 4917
#define CCMf 4918
#define CCMDMA_2BIT_ECCERRf 4919
#define CCMDMA_BUFFf 4920
#define CCM_2f 4921
#define CCM_3f 4922
#define CCM_4f 4923
#define CCM_5f 4924
#define CCM_6f 4925
#define CCM_7f 4926
#define CCM_CLASS_0f 4927
#define CCM_CLASS_1f 4928
#define CCM_CLASS_2f 4929
#define CCM_CLASS_3f 4930
#define CCM_CLASS_4f 4931
#define CCM_CLASS_5f 4932
#define CCM_CLASS_6f 4933
#define CCM_CLASS_7f 4934
#define CCM_COPYTO_CPUf 4935
#define CCM_DP_0f 4936
#define CCM_DP_1f 4937
#define CCM_DP_2f 4938
#define CCM_DP_3f 4939
#define CCM_DP_4f 4940
#define CCM_DP_5f 4941
#define CCM_DP_6f 4942
#define CCM_DP_7f 4943
#define CCM_DROPf 4944
#define CCM_INITIATE_PAR_ERRf 4945
#define CCM_INTERVALf 4946
#define CCM_PARITY_ERR_MASKf 4947
#define CCM_PROCESS_IN_HWf 4948
#define CCM_TPID_0f 4949
#define CCM_TPID_1f 4950
#define CCM_TPID_2f 4951
#define CCM_TPID_3f 4952
#define CCNDELSELf 4953
#define CCPf 4954
#define CCP0_1B_ERRf 4955
#define CCP0_RESEQf 4956
#define CCP1_1B_ERRf 4957
#define CCP1_RESEQf 4958
#define CCPE_BUFFER_OVERFLOW_ERRORf 4959
#define CCPE_BUFFER_OVERFLOW_ERROR_DISINTf 4960
#define CCPE_BUFFER_TRACK_OVERLOADf 4961
#define CCPE_BUFFER_TRACK_OVERLOAD_DISINTf 4962
#define CCPE_CORRECTED_ERRORf 4963
#define CCPE_CORRECTED_ERROR_DISINTf 4964
#define CCPE_ENABLE_ECCf 4965
#define CCPE_FIFO_CORRECTED_ERRORf 4966
#define CCPE_FIFO_CORRECTED_ERROR_DISINTf 4967
#define CCPE_FIFO_NFULL_THRESHOLDf 4968
#define CCPE_FIFO_SCHEDULING_CFGf 4969
#define CCPE_FIFO_UNCORRECTED_ERRORf 4970
#define CCPE_FIFO_UNCORRECTED_ERROR_DISINTf 4971
#define CCPE_FORCE_UNCORRECTABLE_ERRORf 4972
#define CCPE_ILLEGAL_SRCPG_INTRf 4973
#define CCPE_ILLEGAL_SRCPG_INTR_DISINTf 4974
#define CCPE_RQE_UPD_NEGATIVEf 4975
#define CCPE_RQE_UPD_NEGATIVE_DISINTf 4976
#define CCPE_SOP_HOLDUP_OVERLOADf 4977
#define CCPE_SOP_HOLDUP_OVERLOAD_DISINTf 4978
#define CCPE_UNCORRECTED_ERRORf 4979
#define CCPE_UNCORRECTED_ERROR_DISINTf 4980
#define CCPI_BUFFER_TRACK_OVERLOADf 4981
#define CCPI_BUFFER_TRACK_OVERLOAD_DISINTf 4982
#define CCPI_CORRECTED_ERRORf 4983
#define CCPI_CORRECTED_ERROR_DISINTf 4984
#define CCPI_ENABLE_ECCf 4985
#define CCPI_FIFO_CORRECTED_ERRORf 4986
#define CCPI_FIFO_CORRECTED_ERROR_DISINTf 4987
#define CCPI_FIFO_UNCORRECTED_ERRORf 4988
#define CCPI_FIFO_UNCORRECTED_ERROR_DISINTf 4989
#define CCPI_FORCE_UNCORRECTABLE_ERRORf 4990
#define CCPI_ILLEGAL_SRCPG_INTRf 4991
#define CCPI_ILLEGAL_SRCPG_INTR_DISINTf 4992
#define CCPI_RQE_UPD_NEGATIVEf 4993
#define CCPI_RQE_UPD_NEGATIVE_DISINTf 4994
#define CCPI_SOP_HOLDUP_OVERLOADf 4995
#define CCPI_SOP_HOLDUP_OVERLOAD_DISINTf 4996
#define CCPI_UNCORRECTED_ERRORf 4997
#define CCPI_UNCORRECTED_ERROR_DISINTf 4998
#define CCPPARITYERRORf 4999
#define CCPPARITYERRORINTMASKf 5000
#define CCPPARITYERRORPTRf 5001
#define CCPRANGEf 5002
#define CCP_0_CHF_DSCRD_CNTf 5003
#define CCP_0_CHF_DSCRD_CNT_OVFf 5004
#define CCP_0_CHF_OVF_INTf 5005
#define CCP_0_CHF_OVF_INT_MASKf 5006
#define CCP_0_CLF_DSCRD_CNTf 5007
#define CCP_0_CLF_DSCRD_CNT_OVFf 5008
#define CCP_0_CLF_OVF_INTf 5009
#define CCP_0_CLF_OVF_INT_MASKf 5010
#define CCP_0_ILLCELL_INPUT_LINKf 5011
#define CCP_0_ILLCELL_SOURCE_IDf 5012
#define CCP_0_ILLCELL_TYPEf 5013
#define CCP_0_ILLCELL_VALIDf 5014
#define CCP_0_ILL_CELL_INTf 5015
#define CCP_0_ILL_CELL_INT_MASKf 5016
#define CCP_0_PRG_CELL_CNTf 5017
#define CCP_0_PRG_CELL_CNT_OVFf 5018
#define CCP_0_PRG_CELL_TYPEf 5019
#define CCP_0_PRG_COUNT_ALL_CELL_TYPESf 5020
#define CCP_0_PRG_LINK_NUMf 5021
#define CCP_0_SRC_DV_CNG_LINK_INTf 5022
#define CCP_0_SRC_DV_CNG_LINK_INT_MASKf 5023
#define CCP_1_CHF_DSCRD_CNTf 5024
#define CCP_1_CHF_DSCRD_CNT_OVFf 5025
#define CCP_1_CHF_OVF_INTf 5026
#define CCP_1_CHF_OVF_INT_MASKf 5027
#define CCP_1_CLF_DSCRD_CNTf 5028
#define CCP_1_CLF_DSCRD_CNT_OVFf 5029
#define CCP_1_CLF_OVF_INTf 5030
#define CCP_1_CLF_OVF_INT_MASKf 5031
#define CCP_1_ILLCELL_INPUT_LINKf 5032
#define CCP_1_ILLCELL_SOURCE_IDf 5033
#define CCP_1_ILLCELL_TYPEf 5034
#define CCP_1_ILLCELL_VALIDf 5035
#define CCP_1_ILL_CELL_INTf 5036
#define CCP_1_ILL_CELL_INT_MASKf 5037
#define CCP_1_PRG_CELL_CNTf 5038
#define CCP_1_PRG_CELL_CNT_OVFf 5039
#define CCP_1_PRG_CELL_TYPEf 5040
#define CCP_1_PRG_COUNT_ALL_CELL_TYPESf 5041
#define CCP_1_PRG_LINK_NUMf 5042
#define CCP_1_SRC_DV_CNG_LINK_INTf 5043
#define CCP_1_SRC_DV_CNG_LINK_INT_MASKf 5044
#define CCP_CORRECTED_ERRORf 5045
#define CCP_CORRECTED_ERROR_DISINTf 5046
#define CCP_DONEf 5047
#define CCP_DONE_0f 5048
#define CCP_DONE_1f 5049
#define CCP_EMPTYf 5050
#define CCP_ENABLE_ECCf 5051
#define CCP_FORCE_UNCORRECTABLE_ERRORf 5052
#define CCP_FORMATf 5053
#define CCP_FORMAT_PKT0f 5054
#define CCP_FORMAT_PKT1f 5055
#define CCP_FULLf 5056
#define CCP_INTRf 5057
#define CCP_INTR_DISINTf 5058
#define CCP_MEMf 5059
#define CCP_NOT_READYf 5060
#define CCP_OVERFLOWf 5061
#define CCP_PARITY_CHK_ENf 5062
#define CCP_PARITY_ENf 5063
#define CCP_PAR_ERRf 5064
#define CCP_PAR_ERR_ENf 5065
#define CCP_UNCORRECTED_ERRORf 5066
#define CCP_UNCORRECTED_ERROR_DISINTf 5067
#define CCP_UPDATEf 5068
#define CCSf 5069
#define CCS_0_INITf 5070
#define CCS_0_INTf 5071
#define CCS_0_INT_FORCEf 5072
#define CCS_0_INT_MASKf 5073
#define CCS_0_RESETf 5074
#define CCS_1_INITf 5075
#define CCS_1_INTf 5076
#define CCS_1_INT_FORCEf 5077
#define CCS_1_INT_MASKf 5078
#define CCS_1_RESETf 5079
#define CC_DEf 5080
#define CC_DPf 5081
#define CC_FIFO_OVERFLOWf 5082
#define CC_FIFO_OVERFLOW_DISINTf 5083
#define CC_FIFO_PARITYf 5084
#define CC_FIFO_PARITY_DISINTf 5085
#define CC_FIFO_UNDERFLOWf 5086
#define CC_FIFO_UNDERFLOW_DISINTf 5087
#define CDBGRSTREQf 5088
#define CDC_CLEARf 5089
#define CDC_RXFIFO_MEMf 5090
#define CDC_RXFIFO_MEM_ENf 5091
#define CDC_RXFIFO_MEM_ERRf 5092
#define CDC_TXFIFO_MEMf 5093
#define CDC_TXFIFO_MEM_ENf 5094
#define CDC_TXFIFO_MEM_ERRf 5095
#define CDMA_FIFOS_MEM_INITIATE_ECC_1B_ERRf 5096
#define CDMA_FIFOS_MEM_INITIATE_ECC_2B_ERRf 5097
#define CDMA_LP_CELLS_DISCARD_CNTf 5098
#define CDMA_LP_CELLS_DISCARD_CNT_OVERFLOWf 5099
#define CDMA_LP_FIF_OVF_INTf 5100
#define CDMA_LP_FIF_OVF_INT_MASKf 5101
#define CDMA_LP_FIF_WTR_MRKf 5102
#define CDMA_LP_WTR_MRK_FIF_NUMf 5103
#define CDMA_OVF_FIF_NUMf 5104
#define CDMA_OVF_FIF_NUM_VALIDf 5105
#define CDMA_PRG_LP_FIF_NUM_FOR_WTR_MRKf 5106
#define CDMA_PRG_LP_FIF_WTR_MRKf 5107
#define CDMB_FIFOS_MEM_INITIATE_ECC_1B_ERRf 5108
#define CDMB_FIFOS_MEM_INITIATE_ECC_2B_ERRf 5109
#define CDMB_LP_CELLS_DISCARD_CNTf 5110
#define CDMB_LP_CELLS_DISCARD_CNT_OVERFLOWf 5111
#define CDMB_LP_FIF_OVF_INTf 5112
#define CDMB_LP_FIF_OVF_INT_MASKf 5113
#define CDMB_LP_FIF_WTR_MRKf 5114
#define CDMB_LP_WTR_MRK_FIF_NUMf 5115
#define CDMB_OVF_FIF_NUMf 5116
#define CDMB_OVF_FIF_NUM_VALIDf 5117
#define CDMB_PRG_LP_FIF_NUM_FOR_WTR_MRKf 5118
#define CDMB_PRG_LP_FIF_WTR_MRKf 5119
#define CDM_FIFOS_MEM_0_ECC_1B_ERR_MASKf 5120
#define CDM_FIFOS_MEM_0_ECC_2B_ERR_MASKf 5121
#define CDM_FIFOS_MEM_1_ECC_1B_ERR_MASKf 5122
#define CDM_FIFOS_MEM_1_ECC_2B_ERR_MASKf 5123
#define CDRAMf 5124
#define CDREASSEMBLYECCERROR_Nf 5125
#define CDREASSEMBLYECCERROR_N_MASKf 5126
#define CDR_LOCK_MASKf 5127
#define CELLCOUNTf 5128
#define CELLCRCCHECKENf 5129
#define CELLCRCERRORf 5130
#define CELLDATA_CORRECTED_ERRORf 5131
#define CELLDATA_CORRECTED_ERROR_DISINTf 5132
#define CELLDATA_ENABLE_ECCf 5133
#define CELLDATA_FORCE_UNCORRECTABLE_ERRORf 5134
#define CELLDATA_UNCORRECTED_ERRORf 5135
#define CELLDATA_UNCORRECTED_ERROR_DISINTf 5136
#define CELLECCERRORf 5137
#define CELLECCERRORINTMASKf 5138
#define CELLECCERRORPOINTERf 5139
#define CELLECCERRORTYPEf 5140
#define CELLERRf 5141
#define CELLERRORPOINTERf 5142
#define CELLLINK_CORRECTED_ERRORf 5143
#define CELLLINK_CORRECTED_ERROR_DISINTf 5144
#define CELLLINK_ENABLE_ECCf 5145
#define CELLLINK_FORCE_UNCORRECTABLE_ERRORf 5146
#define CELLLINK_UNCORRECTED_ERRORf 5147
#define CELLLINK_UNCORRECTED_ERROR_DISINTf 5148
#define CELLLMTf 5149
#define CELLMAXLIMITf 5150
#define CELLMAXRESUMELIMITf 5151
#define CELLNOTIPERRORf 5152
#define CELLNOTIPERRORPOINTERf 5153
#define CELLNOTIPINTMASKf 5154
#define CELLPTR_MISMATCHf 5155
#define CELLRESETLIMITf 5156
#define CELLSf 5157
#define CELLSETLIMITf 5158
#define CELLS_IN_PKTf 5159
#define CELLWIDTHf 5160
#define CELL_ASM_BOD_FIFO_0_TMf 5161
#define CELL_ASM_BOD_FIFO_1_TMf 5162
#define CELL_ASM_BOD_FIFO_2_TMf 5163
#define CELL_ASM_BOD_FIFO_3_TMf 5164
#define CELL_ASM_BOD_FIFO_4_TMf 5165
#define CELL_ASM_BOD_FIFO_5_TMf 5166
#define CELL_ASM_BOD_FIFO_6_TMf 5167
#define CELL_ASM_BOD_FIFO_7_TMf 5168
#define CELL_BUFFER0_CORRECTED_ERRORf 5169
#define CELL_BUFFER0_CORRECTED_ERROR_DISINTf 5170
#define CELL_BUFFER0_ENABLE_ECCf 5171
#define CELL_BUFFER0_FORCE_UNCORRECTABLE_ERRORf 5172
#define CELL_BUFFER0_UNCORRECTED_ERRORf 5173
#define CELL_BUFFER0_UNCORRECTED_ERROR_DISINTf 5174
#define CELL_BUFFER1_CORRECTED_ERRORf 5175
#define CELL_BUFFER1_CORRECTED_ERROR_DISINTf 5176
#define CELL_BUFFER1_ENABLE_ECCf 5177
#define CELL_BUFFER1_FORCE_UNCORRECTABLE_ERRORf 5178
#define CELL_BUFFER1_UNCORRECTED_ERRORf 5179
#define CELL_BUFFER1_UNCORRECTED_ERROR_DISINTf 5180
#define CELL_BUFFER2_CORRECTED_ERRORf 5181
#define CELL_BUFFER2_CORRECTED_ERROR_DISINTf 5182
#define CELL_BUFFER2_ENABLE_ECCf 5183
#define CELL_BUFFER2_FORCE_UNCORRECTABLE_ERRORf 5184
#define CELL_BUFFER2_UNCORRECTED_ERRORf 5185
#define CELL_BUFFER2_UNCORRECTED_ERROR_DISINTf 5186
#define CELL_BUFFER3_CORRECTED_ERRORf 5187
#define CELL_BUFFER3_CORRECTED_ERROR_DISINTf 5188
#define CELL_BUFFER3_ENABLE_ECCf 5189
#define CELL_BUFFER3_FORCE_UNCORRECTABLE_ERRORf 5190
#define CELL_BUFFER3_UNCORRECTED_ERRORf 5191
#define CELL_BUFFER3_UNCORRECTED_ERROR_DISINTf 5192
#define CELL_CHKf 5193
#define CELL_CHK_ECCf 5194
#define CELL_CHK_PARITYf 5195
#define CELL_CLASSIFICATION_EXT_ERRORf 5196
#define CELL_CLASSIFICATION_EXT_ERROR_DISINTf 5197
#define CELL_CLASSIFICATION_INT_ERRORf 5198
#define CELL_CLASSIFICATION_INT_ERROR_DISINTf 5199
#define CELL_CNTf 5200
#define CELL_COUNTf 5201
#define CELL_CRC_SUMf 5202
#define CELL_DATAf 5203
#define CELL_DATA_CORRECTED_ERRORf 5204
#define CELL_DATA_CORRECTED_ERROR_DISINTf 5205
#define CELL_DATA_ENABLE_ECCf 5206
#define CELL_DATA_ERROR_INTRf 5207
#define CELL_DATA_FORCE_UNCORRECTABLE_ERRORf 5208
#define CELL_DATA_UNCORRECTED_ERRORf 5209
#define CELL_DATA_UNCORRECTED_ERROR_DISINTf 5210
#define CELL_DISC_LIMITf 5211
#define CELL_EOPf 5212
#define CELL_ERRORf 5213
#define CELL_ERROR_MASKf 5214
#define CELL_ERROR_VALUEf 5215
#define CELL_HDRf 5216
#define CELL_HDR_CORRECTED_ERRORf 5217
#define CELL_HDR_CORRECTED_ERROR_DISINTf 5218
#define CELL_HDR_ENABLE_ECCf 5219
#define CELL_HDR_FORCE_UNCORRECTABLE_ERRORf 5220
#define CELL_HDR_UNCORRECTED_ERRORf 5221
#define CELL_HDR_UNCORRECTED_ERROR_DISINTf 5222
#define CELL_IN_CNTf 5223
#define CELL_IN_CNT_Of 5224
#define CELL_LENGTHf 5225
#define CELL_LIMIT_COUNTf 5226
#define CELL_LIMIT_PERIODf 5227
#define CELL_LIMIT_TIMER_CONFIGURATIONf 5228
#define CELL_LINKf 5229
#define CELL_PKT_LENGTHf 5230
#define CELL_PTRf 5231
#define CELL_REL_VALIDf 5232
#define CELL_REQf 5233
#define CELL_RESET_LIMITf 5234
#define CELL_SET_LIMITf 5235
#define CELL_SOPf 5236
#define CELL_TYPE_ERR_INTf 5237
#define CELL_TYPE_ERR_INT_MASKf 5238
#define CELL_TYPE_ERR_SRCf 5239
#define CEP_C_VLAN_EDITf 5240
#define CES_PLL_CLK_IN_SELf 5241
#define CES_PLL_STATUSf 5242
#define CE_CAREf 5243
#define CF0_0_CORRECTED_ERRORf 5244
#define CF0_0_CORRECTED_ERROR_DISINTf 5245
#define CF0_0_DISABLE_ECCf 5246
#define CF0_0_ECC_ERROR_ADDRESSf 5247
#define CF0_0_FORCE_ERRORf 5248
#define CF0_0_UNCORRECTED_ERRORf 5249
#define CF0_0_UNCORRECTED_ERROR_DISINTf 5250
#define CF0_1_CORRECTED_ERRORf 5251
#define CF0_1_CORRECTED_ERROR_DISINTf 5252
#define CF0_1_DISABLE_ECCf 5253
#define CF0_1_ECC_ERROR_ADDRESSf 5254
#define CF0_1_FORCE_ERRORf 5255
#define CF0_1_UNCORRECTED_ERRORf 5256
#define CF0_1_UNCORRECTED_ERROR_DISINTf 5257
#define CF1_0_CORRECTED_ERRORf 5258
#define CF1_0_CORRECTED_ERROR_DISINTf 5259
#define CF1_0_DISABLE_ECCf 5260
#define CF1_0_ECC_ERROR_ADDRESSf 5261
#define CF1_0_FORCE_ERRORf 5262
#define CF1_0_UNCORRECTED_ERRORf 5263
#define CF1_0_UNCORRECTED_ERROR_DISINTf 5264
#define CF1_1_CORRECTED_ERRORf 5265
#define CF1_1_CORRECTED_ERROR_DISINTf 5266
#define CF1_1_DISABLE_ECCf 5267
#define CF1_1_ECC_ERROR_ADDRESSf 5268
#define CF1_1_FORCE_ERRORf 5269
#define CF1_1_UNCORRECTED_ERRORf 5270
#define CF1_1_UNCORRECTED_ERROR_DISINTf 5271
#define CFAPf 5272
#define CFAPEFULLRESETPOINTf 5273
#define CFAPEFULLSETPOINTf 5274
#define CFAPEPOOLSIZEf 5275
#define CFAPEREADPOINTERf 5276
#define CFAPE_BUFF_FULL_CAPTf 5277
#define CFAPE_BUFF_PTR_CAPTf 5278
#define CFAPE_BUFF_VLD_CAPTf 5279
#define CFAPFAILERRORf 5280
#define CFAPFAILINTMASKf 5281
#define CFAPFULLRESETPOINTf 5282
#define CFAPFULLSETPOINTf 5283
#define CFAPIFULLRESETPOINTf 5284
#define CFAPIFULLSETPOINTf 5285
#define CFAPINITf 5286
#define CFAPIPOOLSIZEf 5287
#define CFAPIREADPOINTERf 5288
#define CFAPI_BUFF_FULL_CAPTf 5289
#define CFAPI_BUFF_PTR_CAPTf 5290
#define CFAPI_BUFF_VLD_CAPTf 5291
#define CFAPI_INTERNAL_RECYCLE_CORRECTED_ERRORf 5292
#define CFAPI_INTERNAL_RECYCLE_CORRECTED_ERROR_DISINTf 5293
#define CFAPI_INTERNAL_RECYCLE_ECC_ERROR_ADDRESSf 5294
#define CFAPI_INTERNAL_RECYCLE_ENABLE_ECCf 5295
#define CFAPI_INTERNAL_RECYCLE_FORCE_UNCORRECTABLE_ERRORf 5296
#define CFAPI_INTERNAL_RECYCLE_UNCORRECTED_ERRORf 5297
#define CFAPI_INTERNAL_RECYCLE_UNCORRECTED_ERROR_DISINTf 5298
#define CFAPPARITYERRORf 5299
#define CFAPPARITYERRORINTMASKf 5300
#define CFAPPARITYERRORPTRf 5301
#define CFAPPOOLSIZEf 5302
#define CFAPREADPOINTERf 5303
#define CFAP_1B_ERRf 5304
#define CFAP_BANK0f 5305
#define CFAP_BANK1f 5306
#define CFAP_BANK10f 5307
#define CFAP_BANK11f 5308
#define CFAP_BANK12f 5309
#define CFAP_BANK13f 5310
#define CFAP_BANK14f 5311
#define CFAP_BANK15f 5312
#define CFAP_BANK2f 5313
#define CFAP_BANK3f 5314
#define CFAP_BANK4f 5315
#define CFAP_BANK5f 5316
#define CFAP_BANK6f 5317
#define CFAP_BANK7f 5318
#define CFAP_BANK8f 5319
#define CFAP_BANK9f 5320
#define CFAP_CELL_PTRf 5321
#define CFAP_CELL_PTR_MASKf 5322
#define CFAP_CELL_PTR_VALUEf 5323
#define CFAP_CORRECTED_ERRORf 5324
#define CFAP_CORRECTED_ERROR_DISINTf 5325
#define CFAP_ENABLE_ECCf 5326
#define CFAP_ERRORf 5327
#define CFAP_ERROR_DISINTf 5328
#define CFAP_FORCE_UNCORRECTABLE_ERRORf 5329
#define CFAP_FULLf 5330
#define CFAP_INTRf 5331
#define CFAP_INTR_DISINTf 5332
#define CFAP_MEM_FAILf 5333
#define CFAP_MEM_FAIL_DISINTf 5334
#define CFAP_MEM_FAIL_ENf 5335
#define CFAP_PARITY_CHK_ENf 5336
#define CFAP_PARITY_ENf 5337
#define CFAP_PAR_ERRf 5338
#define CFAP_PAR_ERR_ENf 5339
#define CFAP_PTRf 5340
#define CFAP_PTR_VLDf 5341
#define CFAP_UNCORRECTED_ERRORf 5342
#define CFAP_UNCORRECTED_ERROR_DISINTf 5343
#define CFCENf 5344
#define CFCFCDISf 5345
#define CFCFLOWCONTROLf 5346
#define CFCINITf 5347
#define CFCINTMASKf 5348
#define CFCINTREGf 5349
#define CFCRESETf 5350
#define CFC_ENf 5351
#define CFC_FLOW_CONTROLf 5352
#define CFC_INITf 5353
#define CFC_RESETf 5354
#define CFGf 5355
#define CFGATCMSZf 5356
#define CFGBTCMSZf 5357
#define CFGBYTECNTf 5358
#define CFGBYTECNTSRCSELf 5359
#define CFGCPUHIGHERENf 5360
#define CFGCPUREQENf 5361
#define CFGDELHIGHERENf 5362
#define CFGDELREQENf 5363
#define CFGDOT1ADf 5364
#define CFGEEf 5365
#define CFGEVENTCNTf 5366
#define CFGEVENTCNTOVFf 5367
#define CFGEVENTCNTSELf 5368
#define CFGIEf 5369
#define CFGILAKEN0f 5370
#define CFGILAKEN1f 5371
#define CFGNMFIf 5372
#define CFGOLPHIGHERENf 5373
#define CFGOLPREQENf 5374
#define CFGRCYHIGHERENf 5375
#define CFGRCYREQENf 5376
#define CFG_48_BITS_1588_TS_ENABLEf 5377
#define CFG_BUG_FIX_18_DISABLEf 5378
#define CFG_BUG_FIX_86_DISABLEf 5379
#define CFG_BUG_FIX_87_DISABLEf 5380
#define CFG_BUG_FIX_98_DISABLEf 5381
#define CFG_BYTE_CNTf 5382
#define CFG_BYTE_CNT_OVFf 5383
#define CFG_BYTE_CNT_SRC_SELf 5384
#define CFG_CODEf 5385
#define CFG_CODE_EXTf 5386
#define CFG_CPU_HIGHER_ENf 5387
#define CFG_CPU_REQ_ENf 5388
#define CFG_CUD_MAPPING_ENABLEf 5389
#define CFG_DATA_ENTRY_TYPE_IS_LL_ETHERNETf 5390
#define CFG_DEL_HIGHER_ENf 5391
#define CFG_DEL_REQ_ENf 5392
#define CFG_DRIVE_IDLEf 5393
#define CFG_ENABLE_DSCP_MARKINGf 5394
#define CFG_ENABLE_ETAGf 5395
#define CFG_ENABLE_FILTERING_PER_FWD_CODEf 5396
#define CFG_EN_VXLAN_ENCAPSULATIONf 5397
#define CFG_EVENT_CNTf 5398
#define CFG_EVENT_CNT_OVFf 5399
#define CFG_EVENT_CNT_SELf 5400
#define CFG_EVE_ETAG_FORMATf 5401
#define CFG_FLOWCONTROL_TYPEf 5402
#define CFG_GENERATED_ETAG_RESERVED_VALUESf 5403
#define CFG_GRE_ETHERTYPE_ETHERNETf 5404
#define CFG_GRE_ETHERTYPE_IPV4f 5405
#define CFG_GRE_ETHERTYPE_IPV6f 5406
#define CFG_INITf 5407
#define CFG_KEEP_ING_ECIDf 5408
#define CFG_LINK_XOFFf 5409
#define CFG_MARKING_DP_MAPf 5410
#define CFG_MC_DB_SP_0_FC_THf 5411
#define CFG_MC_DB_SP_1_FC_THf 5412
#define CFG_MC_PD_SP_0_FC_THf 5413
#define CFG_MC_PD_SP_1_FC_THf 5414
#define CFG_MDC_FREE_RUNNINGf 5415
#define CFG_MPLS_PIPE_FIX_ENABLEf 5416
#define CFG_NATIVE_ETHERNET_COMPENSATIONf 5417
#define CFG_NEW_TRILL_FORMAT_DISABLEf 5418
#define CFG_N_BYTE_QUANTAf 5419
#define CFG_N_MAX_THf 5420
#define CFG_N_SOP_COMf 5421
#define CFG_N_TIME_QUANTAf 5422
#define CFG_N_XOFF_THf 5423
#define CFG_N_XON_THf 5424
#define CFG_OAM_HIGHER_ENf 5425
#define CFG_OAM_REQ_ENf 5426
#define CFG_OLP_HIGHER_ENf 5427
#define CFG_OLP_REQ_ENf 5428
#define CFG_OUTER_TAGf 5429
#define CFG_PDf 5430
#define CFG_PLUS_F_24_DISABLEf 5431
#define CFG_PLUS_F_5_DISABLEf 5432
#define CFG_PQE_DISABLE_COUNTf 5433
#define CFG_PTABLE_TMf 5434
#define CFG_RCY_HIGHER_ENf 5435
#define CFG_RCY_REQ_ENf 5436
#define CFG_RDE_Q_MAP_BASEf 5437
#define CFG_REPL_GRP_ATOMIC_ENf 5438
#define CFG_RX_CHANNEL_MODEf 5439
#define CFG_RX_IEEE_CRC32_CHECK_ENf 5440
#define CFG_RX_IEEE_CRC32_CHECK_OFFSET16f 5441
#define CFG_RX_IEEE_CRC32_STRIP_ENf 5442
#define CFG_RX_WC_BITFLIPf 5443
#define CFG_SCHEDULER_PKT_SZ_COMP_ENABLEf 5444
#define CFG_SPP_IDLE_CTXTCLOSEf 5445
#define CFG_SPP_IDLE_CUPDf 5446
#define CFG_SPP_IDLE_DEQf 5447
#define CFG_TA_LENGTHf 5448
#define CFG_TICK_CNTf 5449
#define CFG_TRILL_NICKNAME_BRIDGINGf 5450
#define CFG_TRILL_NICKNAME_ROUTINGf 5451
#define CFG_TX_CHANNEL_MODEf 5452
#define CFG_TX_IEEE_CRC32_GEN_APPEND_ENf 5453
#define CFG_TX_IEEE_CRC32_GEN_OFFSET16f 5454
#define CFG_TX_IEEE_CRC32_GEN_STRIP_ENf 5455
#define CFG_TX_WC_BITFLIPf 5456
#define CFG_TYPEf 5457
#define CFG_UDP_DEST_PORT_VXLANf 5458
#define CFG_UDP_SRC_PORT_VXLANf 5459
#define CFG_USE_HOST_INDEX_FOR_DA_CALC_ENABLEf 5460
#define CFG_VXLAN_FLAGSf 5461
#define CFG_VXLAN_RESERVED_1f 5462
#define CFG_VXLAN_RESERVED_2f 5463
#define CFG_WDOGINT_MASKf 5464
#define CFIf 5465
#define CFI0_CNGf 5466
#define CFI1_CNGf 5467
#define CFI_0_MAPPINGf 5468
#define CFI_1_MAPPINGf 5469
#define CFI_AS_CNGf 5470
#define CFI_DROPf 5471
#define CFI_OR_L3DISABLEf 5472
#define CFMACCELARATEDINGRESSFWDf 5473
#define CFMACCELARATEDINGRESSSNPf 5474
#define CFMMAXLEVELf 5475
#define CFMPPCONTEXTf 5476
#define CFMTRAPDISCARDf 5477
#define CFMTRAPVALIDf 5478
#define CF_MEM_TMf 5479
#define CF_UPDATE_ENABLEf 5480
#define CF_UPDATE_MODEf 5481
#define CGFCf 5482
#define CGFGf 5483
#define CGMII_MODEf 5484
#define CGM_DB_TH_SP_OR_SHAREDf 5485
#define CGM_DISABLE_MC_DP_IS_ELIG_DB_TESTf 5486
#define CGM_DISABLE_MC_INTERFACE_PD_TESTf 5487
#define CGM_DISABLE_MC_POOL_SIZE_DB_TESTf 5488
#define CGM_DISABLE_MC_POOL_SIZE_PD_TESTf 5489
#define CGM_DISABLE_MC_PORT_SIZE_LIMIT_PD_TESTf 5490
#define CGM_DISABLE_MC_QUEUE_SIZE_LIMIT_PD_TESTf 5491
#define CGM_DISABLE_MC_REP_PORT_SIZE_LIMIT_SIZE_256_TESTf 5492
#define CGM_DISABLE_MC_REP_QUEUE_SIZE_LIMIT_SIZE_256_TESTf 5493
#define CGM_DISABLE_MC_SHARED_SCHEME_DB_TESTf 5494
#define CGM_DISABLE_MC_SHARED_SCHEME_PD_TESTf 5495
#define CGM_DISABLE_MC_SP_LIMIT_DB_TESTf 5496
#define CGM_DISABLE_MC_SP_LIMIT_PD_TESTf 5497
#define CGM_DISABLE_MC_TC_RSVD_DB_TESTf 5498
#define CGM_DISABLE_MC_TC_RSVD_PD_TESTf 5499
#define CGM_DISABLE_TOTAL_DB_TESTf 5500
#define CGM_DISABLE_TOTAL_PD_TESTf 5501
#define CGM_DISABLE_UC_POOL_SIZE_DB_TESTf 5502
#define CGM_DISABLE_UC_POOL_SIZE_PD_TESTf 5503
#define CGM_DISABLE_UC_PORT_SIZE_LIMIT_PD_TESTf 5504
#define CGM_DISABLE_UC_PORT_SIZE_LIMIT_SIZE_256_TESTf 5505
#define CGM_DISABLE_UC_QUEUE_SIZE_LIMIT_PD_TESTf 5506
#define CGM_DISABLE_UC_QUEUE_SIZE_LIMIT_SIZE_256_TESTf 5507
#define CGM_DISCARD_ENf 5508
#define CGM_DP_ELIGIBLE_TO_USE_RESOURCESf 5509
#define CGM_DROP_CTR_PKT_OR_DBf 5510
#define CGM_INTERFACEf 5511
#define CGM_MAP_IF_2_THf 5512
#define CGM_MAP_TC_TO_SPf 5513
#define CGM_MAX_VALUES_DISABLE_UPDATEf 5514
#define CGM_MC_DB_DROPPED_CNTf 5515
#define CGM_MC_DB_SP_TC_TH_0f 5516
#define CGM_MC_DB_SP_TC_TH_1f 5517
#define CGM_MC_DB_SP_TC_TH_10f 5518
#define CGM_MC_DB_SP_TC_TH_11f 5519
#define CGM_MC_DB_SP_TC_TH_12f 5520
#define CGM_MC_DB_SP_TC_TH_13f 5521
#define CGM_MC_DB_SP_TC_TH_14f 5522
#define CGM_MC_DB_SP_TC_TH_15f 5523
#define CGM_MC_DB_SP_TC_TH_2f 5524
#define CGM_MC_DB_SP_TC_TH_3f 5525
#define CGM_MC_DB_SP_TC_TH_4f 5526
#define CGM_MC_DB_SP_TC_TH_5f 5527
#define CGM_MC_DB_SP_TC_TH_6f 5528
#define CGM_MC_DB_SP_TC_TH_7f 5529
#define CGM_MC_DB_SP_TC_TH_8f 5530
#define CGM_MC_DB_SP_TC_TH_9f 5531
#define CGM_MC_DB_TC_FC_TH_0f 5532
#define CGM_MC_DB_TC_FC_TH_1f 5533
#define CGM_MC_DB_TC_FC_TH_2f 5534
#define CGM_MC_DB_TC_FC_TH_3f 5535
#define CGM_MC_DB_TC_FC_TH_4f 5536
#define CGM_MC_DB_TC_FC_TH_5f 5537
#define CGM_MC_DB_TC_FC_TH_6f 5538
#define CGM_MC_DB_TC_FC_TH_7f 5539
#define CGM_MC_DPf 5540
#define CGM_MC_INTERFACE_MAP_PD_THf 5541
#define CGM_MC_INTERFACE_PD_TH_0f 5542
#define CGM_MC_INTERFACE_PD_TH_1f 5543
#define CGM_MC_INTERFACE_PD_TH_2f 5544
#define CGM_MC_INTERFACE_PD_TH_3f 5545
#define CGM_MC_PD_SP_TC_TH_0f 5546
#define CGM_MC_PD_SP_TC_TH_1f 5547
#define CGM_MC_PD_SP_TC_TH_10f 5548
#define CGM_MC_PD_SP_TC_TH_11f 5549
#define CGM_MC_PD_SP_TC_TH_12f 5550
#define CGM_MC_PD_SP_TC_TH_13f 5551
#define CGM_MC_PD_SP_TC_TH_14f 5552
#define CGM_MC_PD_SP_TC_TH_15f 5553
#define CGM_MC_PD_SP_TC_TH_2f 5554
#define CGM_MC_PD_SP_TC_TH_3f 5555
#define CGM_MC_PD_SP_TC_TH_4f 5556
#define CGM_MC_PD_SP_TC_TH_5f 5557
#define CGM_MC_PD_SP_TC_TH_6f 5558
#define CGM_MC_PD_SP_TC_TH_7f 5559
#define CGM_MC_PD_SP_TC_TH_8f 5560
#define CGM_MC_PD_SP_TC_TH_9f 5561
#define CGM_MC_PD_TC_FC_TH_0f 5562
#define CGM_MC_PD_TC_FC_TH_1f 5563
#define CGM_MC_PD_TC_FC_TH_2f 5564
#define CGM_MC_PD_TC_FC_TH_3f 5565
#define CGM_MC_PD_TC_FC_TH_4f 5566
#define CGM_MC_PD_TC_FC_TH_5f 5567
#define CGM_MC_PD_TC_FC_TH_6f 5568
#define CGM_MC_PD_TC_FC_TH_7f 5569
#define CGM_MC_REP_DB_DROPPED_CNTf 5570
#define CGM_MC_REP_PD_DROPPED_CNTf 5571
#define CGM_MC_RSVD_DB_SP_0_MAX_VALf 5572
#define CGM_MC_RSVD_DB_SP_1_MAX_VALf 5573
#define CGM_MC_RSVD_DB_SP_TH_0f 5574
#define CGM_MC_RSVD_DB_SP_TH_1f 5575
#define CGM_MC_RSVD_DB_SP_TH_10f 5576
#define CGM_MC_RSVD_DB_SP_TH_11f 5577
#define CGM_MC_RSVD_DB_SP_TH_12f 5578
#define CGM_MC_RSVD_DB_SP_TH_13f 5579
#define CGM_MC_RSVD_DB_SP_TH_14f 5580
#define CGM_MC_RSVD_DB_SP_TH_15f 5581
#define CGM_MC_RSVD_DB_SP_TH_2f 5582
#define CGM_MC_RSVD_DB_SP_TH_3f 5583
#define CGM_MC_RSVD_DB_SP_TH_4f 5584
#define CGM_MC_RSVD_DB_SP_TH_5f 5585
#define CGM_MC_RSVD_DB_SP_TH_6f 5586
#define CGM_MC_RSVD_DB_SP_TH_7f 5587
#define CGM_MC_RSVD_DB_SP_TH_8f 5588
#define CGM_MC_RSVD_DB_SP_TH_9f 5589
#define CGM_MC_RSVD_PD_SP_0_MAX_VALf 5590
#define CGM_MC_RSVD_PD_SP_1_MAX_VALf 5591
#define CGM_MC_SEf 5592
#define CGM_MC_SPf 5593
#define CGM_MC_TCf 5594
#define CGM_PD_TH_SP_OR_SHAREDf 5595
#define CGM_PORT_PROFILEf 5596
#define CGM_UC_DB_DROPPED_BY_PQP_CNTf 5597
#define CGM_UC_DB_DROPPED_BY_RQP_CNTf 5598
#define CGM_UC_PD_DROPPED_CNTf 5599
#define CGM_UC_PD_INTERFACE_FC_TH_0f 5600
#define CGM_UC_PD_INTERFACE_FC_TH_1f 5601
#define CGM_UC_PD_INTERFACE_FC_TH_2f 5602
#define CGM_UC_PD_INTERFACE_FC_TH_3f 5603
#define CGM_UC_PD_INTERFACE_FC_TH_4f 5604
#define CGM_UC_PD_INTERFACE_FC_TH_5f 5605
#define CGM_UC_PD_INTERFACE_FC_TH_6f 5606
#define CGM_UC_PD_INTERFACE_FC_TH_7f 5607
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_0f 5608
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_1f 5609
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_2f 5610
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_3f 5611
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_4f 5612
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_5f 5613
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_6f 5614
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_7f 5615
#define CH0_ABORT_DMAf 5616
#define CH0_CHAIN_DONEf 5617
#define CH0_CLK_ENABLEf 5618
#define CH0_COS_BMPf 5619
#define CH0_COS_BMP_HIf 5620
#define CH0_DESCRD_ADDR_DECODE_ERRf 5621
#define CH0_DESCRD_CMPLT_CLRf 5622
#define CH0_DESC_DONEf 5623
#define CH0_DIRECTIONf 5624
#define CH0_DMA_ACTIVEf 5625
#define CH0_DMA_ENf 5626
#define CH0_DROP_RX_PKT_ON_CHAIN_ENDf 5627
#define CH0_INTR_COALESCING_CLRf 5628
#define CH0_INTR_COALESCING_INTRf 5629
#define CH0_MDELf 5630
#define CH0_MDIVf 5631
#define CH0_NO_MOD_PBMPf 5632
#define CH0_PKTWRRD_ADDR_DECODE_ERRf 5633
#define CH0_PKTWR_ECC_ERRf 5634
#define CH0_SEL_INTR_ON_DESC_OR_PKTf 5635
#define CH0_STWR_ECC_ERRf 5636
#define CH0_STWT_ADDR_DECODE_ERRf 5637
#define CH1_ABORT_DMAf 5638
#define CH1_CHAIN_DONEf 5639
#define CH1_CLK_ENABLEf 5640
#define CH1_COS_BMPf 5641
#define CH1_COS_BMP_HIf 5642
#define CH1_DESCRD_ADDR_DECODE_ERRf 5643
#define CH1_DESCRD_CMPLT_CLRf 5644
#define CH1_DESC_DONEf 5645
#define CH1_DIRECTIONf 5646
#define CH1_DMA_ACTIVEf 5647
#define CH1_DMA_ENf 5648
#define CH1_DROP_RX_PKT_ON_CHAIN_ENDf 5649
#define CH1_INTR_COALESCING_CLRf 5650
#define CH1_INTR_COALESCING_INTRf 5651
#define CH1_MDELf 5652
#define CH1_MDIVf 5653
#define CH1_NO_MOD_PBMPf 5654
#define CH1_PKTWRRD_ADDR_DECODE_ERRf 5655
#define CH1_PKTWR_ECC_ERRf 5656
#define CH1_SEL_INTR_ON_DESC_OR_PKTf 5657
#define CH1_STWR_ECC_ERRf 5658
#define CH1_STWT_ADDR_DECODE_ERRf 5659
#define CH2_ABORT_DMAf 5660
#define CH2_CHAIN_DONEf 5661
#define CH2_CLK_ENABLEf 5662
#define CH2_COS_BMPf 5663
#define CH2_COS_BMP_HIf 5664
#define CH2_DESCRD_ADDR_DECODE_ERRf 5665
#define CH2_DESCRD_CMPLT_CLRf 5666
#define CH2_DESC_DONEf 5667
#define CH2_DIRECTIONf 5668
#define CH2_DMA_ACTIVEf 5669
#define CH2_DMA_ENf 5670
#define CH2_DROP_RX_PKT_ON_CHAIN_ENDf 5671
#define CH2_INTR_COALESCING_CLRf 5672
#define CH2_INTR_COALESCING_INTRf 5673
#define CH2_MDELf 5674
#define CH2_MDIVf 5675
#define CH2_NO_MOD_PBMPf 5676
#define CH2_PKTWRRD_ADDR_DECODE_ERRf 5677
#define CH2_PKTWR_ECC_ERRf 5678
#define CH2_SEL_INTR_ON_DESC_OR_PKTf 5679
#define CH2_STWR_ECC_ERRf 5680
#define CH2_STWT_ADDR_DECODE_ERRf 5681
#define CH3_ABORT_DMAf 5682
#define CH3_CHAIN_DONEf 5683
#define CH3_CLK_ENABLEf 5684
#define CH3_COS_BMPf 5685
#define CH3_COS_BMP_HIf 5686
#define CH3_DESCRD_ADDR_DECODE_ERRf 5687
#define CH3_DESCRD_CMPLT_CLRf 5688
#define CH3_DESC_DONEf 5689
#define CH3_DIRECTIONf 5690
#define CH3_DMA_ACTIVEf 5691
#define CH3_DMA_ENf 5692
#define CH3_DROP_RX_PKT_ON_CHAIN_ENDf 5693
#define CH3_INTR_COALESCING_CLRf 5694
#define CH3_INTR_COALESCING_INTRf 5695
#define CH3_MDELf 5696
#define CH3_MDIVf 5697
#define CH3_NO_MOD_PBMPf 5698
#define CH3_PKTWRRD_ADDR_DECODE_ERRf 5699
#define CH3_PKTWR_ECC_ERRf 5700
#define CH3_SEL_INTR_ON_DESC_OR_PKTf 5701
#define CH3_STWR_ECC_ERRf 5702
#define CH3_STWT_ADDR_DECODE_ERRf 5703
#define CH4_CLK_ENABLEf 5704
#define CH4_MDELf 5705
#define CH4_MDIVf 5706
#define CH5_CLK_ENABLEf 5707
#define CH5_MDELf 5708
#define CH5_MDIVf 5709
#define CHAINf 5710
#define CHAIN_FIFO_TMf 5711
#define CHAIN_INDEXf 5712
#define CHAIN_VALIDf 5713
#define CHANGE_CNGf 5714
#define CHANGE_CPU_COSf 5715
#define CHANGE_DSCPf 5716
#define CHANGE_DSCP_TOSf 5717
#define CHANGE_ECNf 5718
#define CHANGE_ECN_MASKf 5719
#define CHANGE_ECN_VALUEf 5720
#define CHANGE_INNER_CFIf 5721
#define CHANGE_INNER_DOT1Pf 5722
#define CHANGE_INNER_VLANf 5723
#define CHANGE_INT_PRIf 5724
#define CHANGE_INT_PRIORITYf 5725
#define CHANGE_MAC_DAf 5726
#define CHANGE_MAC_SAf 5727
#define CHANGE_OUTER_CFIf 5728
#define CHANGE_OUTER_DOT1Pf 5729
#define CHANGE_OUTER_VLANf 5730
#define CHANGE_PKT_PRIf 5731
#define CHANGE_PKT_PRIORITYf 5732
#define CHANGE_PRIORITYf 5733
#define CHANGE_VLANf 5734
#define CHANNELf 5735
#define CHANNEL_BASEf 5736
#define CHANNEL_ENABLE_TYPE0f 5737
#define CHANNEL_ENABLE_TYPE1f 5738
#define CHANNEL_ENABLE_TYPE2f 5739
#define CHANNEL_ENABLE_TYPE3f 5740
#define CHANNEL_FC_31_0f 5741
#define CHANNEL_FC_63_32f 5742
#define CHANNEL_MASK_Af 5743
#define CHANNEL_MASK_A0f 5744
#define CHANNEL_MASK_A1f 5745
#define CHANNEL_MASK_Bf 5746
#define CHANNEL_MASK_B0f 5747
#define CHANNEL_MASK_B1f 5748
#define CHANNEL_NUMf 5749
#define CHANNEL_NUM_SELf 5750
#define CHANNEL_NUM_VALUEf 5751
#define CHANNEL_OFFSET_0_31f 5752
#define CHANNEL_OFFSET_32_63f 5753
#define CHANNEL_OFFSET_64_95f 5754
#define CHANNEL_STATUSf 5755
#define CHANNEL_TYPEf 5756
#define CHAR_REMAP_ENABLEf 5757
#define CHECKBWTOOFPf 5758
#define CHECKERf 5759
#define CHECKER_DISABLEf 5760
#define CHECKER_MODE32f 5761
#define CHECKER_OFFSETf 5762
#define CHECKSUM_ERRORf 5763
#define CHECK_BOSf 5764
#define CHECK_BW_TO_IFCf 5765
#define CHECK_BW_TO_IFC_ENf 5766
#define CHECK_BW_TO_OFPf 5767
#define CHECK_COMPLETEf 5768
#define CHECK_CONTIGUOUS_FLOWf 5769
#define CHECK_CROSS_SIG_FLAG_INDEXf 5770
#define CHECK_CROSS_SIG_FLAG_IS_CLEAREDf 5771
#define CHECK_CROSS_SIG_FLAG_IS_SETf 5772
#define CHECK_ELK_ERRORf 5773
#define CHECK_ENABLEf 5774
#define CHECK_FIRST_PACKETf 5775
#define CHECK_INTRA_CROSS_SIG_FLAG_INDEXf 5776
#define CHECK_L4_PAYLOAD_LENGTH_MAXf 5777
#define CHECK_L4_PAYLOAD_LENGTH_MINf 5778
#define CHECK_L4_PORT_MASKf 5779
#define CHECK_L4_PORT_MAXf 5780
#define CHECK_L4_PORT_MINf 5781
#define CHECK_L4_PORT_MODEf 5782
#define CHECK_L4_PORT_SELECTf 5783
#define CHECK_L4_PORT_VALUEf 5784
#define CHECK_L4_PROTOCOLf 5785
#define CHECK_LAST_BYTE_ANCHORf 5786
#define CHECK_PKT_DIRECTIONf 5787
#define CHECK_STATUSf 5788
#define CHECK_TIMESTAMP_MISSf 5789
#define CHEDf 5790
#define CHERRORPOINTERf 5791
#define CHF_0_ECC_1B_ERR_GENf 5792
#define CHF_0_ECC_1B_ERR_MASKf 5793
#define CHF_0_ECC_2B_ERR_GENf 5794
#define CHF_0_ECC_2B_ERR_MASKf 5795
#define CHF_1_ECC_1B_ERR_GENf 5796
#define CHF_1_ECC_1B_ERR_MASKf 5797
#define CHF_1_ECC_2B_ERR_GENf 5798
#define CHF_1_ECC_2B_ERR_MASKf 5799
#define CHICKEN_BIT_BFD_DIAG_PROFILEf 5800
#define CHILDREN_CONNECTION_MAPf 5801
#define CHILD_ALLOWANCEf 5802
#define CHILD_ALLOWANCE0f 5803
#define CHILD_ALLOWANCE1f 5804
#define CHILD_ALLOWANCE2f 5805
#define CHILD_ALLOWANCE3f 5806
#define CHILD_ALLOWANCE4f 5807
#define CHILD_ALLOWANCE5f 5808
#define CHILD_ALLOWANCE6f 5809
#define CHILD_ALLOWANCE7f 5810
#define CHILD_CREDITOR_STATEf 5811
#define CHILD_PRIf 5812
#define CHILD_PRI0f 5813
#define CHILD_PRI1f 5814
#define CHILD_PRI2f 5815
#define CHILD_PRI3f 5816
#define CHILD_PRI4f 5817
#define CHILD_PRI5f 5818
#define CHILD_PRI6f 5819
#define CHILD_PRI7f 5820
#define CHILD_STATE_CHECK_ACTIVE_DYN_UPD_ENABLEf 5821
#define CHILD_STATE_C_ACTIVE_CLR_MODEf 5822
#define CHILD_WEIGHT0f 5823
#define CHILD_WEIGHT1f 5824
#define CHILD_WEIGHT2f 5825
#define CHILD_WEIGHT3f 5826
#define CHILD_WEIGHT4f 5827
#define CHILD_WEIGHT5f 5828
#define CHILD_WEIGHT6f 5829
#define CHILD_WEIGHT7f 5830
#define CHINSTATUSf 5831
#define CHIPIDf 5832
#define CHIPID_SPI_SLAVEf 5833
#define CHIPTYPEf 5834
#define CHIPVERf 5835
#define CHIP_FUNC_INTRf 5836
#define CHIP_FUNC_INTR_0f 5837
#define CHIP_FUNC_INTR_1f 5838
#define CHIP_FUNC_INTR_2f 5839
#define CHIP_FUNC_INTR_3f 5840
#define CHIP_FUNC_INTR_4f 5841
#define CHIP_FUNC_INTR_5f 5842
#define CHIP_FUNC_INTR_6f 5843
#define CHIP_FUNC_INTR_7f 5844
#define CHIP_IDf 5845
#define CHIP_NMBRf 5846
#define CHIP_PARITY_INTERUPT_STATUSf 5847
#define CHIP_SIZEf 5848
#define CHIP_SOFT_RESETf 5849
#define CHIP_SOFT_RESET_MASKf 5850
#define CHIP_TYPEf 5851
#define CHIP_VERf 5852
#define CHIP_WIDTHf 5853
#define CHK_PAR_DEFIP_DATAf 5854
#define CHK_PAR_FP_POLICY_1Xf 5855
#define CHK_PAR_FP_POLICY_2Xf 5856
#define CHK_PAR_FP_POLICY_3Xf 5857
#define CHK_PAR_FP_POLICY_4Xf 5858
#define CHK_PAR_FP_POLICY_6Xf 5859
#define CHK_PAR_L2_ENTRY_DATAf 5860
#define CHK_PAR_L2_ENTRY_DATA_WIDEf 5861
#define CHK_PAR_L3_UCAST_DATAf 5862
#define CHK_PAR_L3_UCAST_DATA_WIDEf 5863
#define CHK_PAR_XLAT0f 5864
#define CHK_PAR_XLAT1f 5865
#define CHNf 5866
#define CHNIFXXMAXCRRATEf 5867
#define CHNIFXXWEIGHTf 5868
#define CHN_SHAPER_CORRECTED_ERRORf 5869
#define CHN_SHAPER_CORRECTED_ERROR_DISINTf 5870
#define CHN_SHAPER_ENABLE_ECCf 5871
#define CHN_SHAPER_FORCE_UNCORRECTABLE_ERRORf 5872
#define CHN_SHAPER_TM_ENABLEf 5873
#define CHN_SHAPER_UNCORRECTED_ERRORf 5874
#define CHN_SHAPER_UNCORRECTED_ERROR_DISINTf 5875
#define CHN_WERR_CORRECTED_ERRORf 5876
#define CHN_WERR_CORRECTED_ERROR_DISINTf 5877
#define CHN_WERR_ENABLE_ECCf 5878
#define CHN_WERR_FORCE_UNCORRECTABLE_ERRORf 5879
#define CHN_WERR_TM_ENABLEf 5880
#define CHN_WERR_UNCORRECTED_ERRORf 5881
#define CHN_WERR_UNCORRECTED_ERROR_DISINTf 5882
#define CHOOSE_RX_WCLK_33_LANE_FOR_MLD_0f 5883
#define CHOOSE_RX_WCLK_33_LANE_FOR_MLD_1f 5884
#define CHOSENRXPORTFORWRITEPOINTERf 5885
#define CHOSENTXPORTFORWRITEPOINTERf 5886
#define CHOSEN_RX_PORT_FOR_WRITE_POINTERf 5887
#define CHOSEN_TX_PORT_FOR_WRITE_POINTERf 5888
#define CHOUTSTATUSf 5889
#define CHUNKBITMAPf 5890
#define CHUNKFIFOECCERROR_Nf 5891
#define CHUNKFIFOECCERROR_N_MASKf 5892
#define CHUNKSIZEf 5893
#define CHUNKSTATUSECCERROR_Nf 5894
#define CHUNKSTATUSECCERROR_N_MASKf 5895
#define CHUNKSTATUSINITDONEf 5896
#define CHUNK_BITMAPf 5897
#define CHUNK_FIFO_ECC__N_B_ERR_MASKf 5898
#define CHUNK_FIFO_INITIATE_ECC_N_B_ERRf 5899
#define CHUNK_FIFO_WATERMARKf 5900
#define CHUNK_SIZEf 5901
#define CHUNK_STATUS_ECC__N_B_ERR_MASKf 5902
#define CHUNK_STATUS_INITIATE_ECC_N_B_ERRf 5903
#define CHUNK_STATUS_INIT_DONEf 5904
#define CH_0_MAX_BURSTf 5905
#define CH_0_RATEf 5906
#define CH_0_SCM_INITIATE_PAR_ERRf 5907
#define CH_0_SCM_PARITY_ERR_MASKf 5908
#define CH_0_SPR_CAL_LEN_Af 5909
#define CH_0_SPR_CAL_LEN_Bf 5910
#define CH_0_SPR_MAX_BURST_Af 5911
#define CH_0_SPR_MAX_BURST_Bf 5912
#define CH_0_SPR_RATE_Af 5913
#define CH_0_SPR_RATE_Bf 5914
#define CH_1_MAX_BURSTf 5915
#define CH_1_RATEf 5916
#define CH_1_SCM_INITIATE_PAR_ERRf 5917
#define CH_1_SCM_PARITY_ERR_MASKf 5918
#define CH_1_SPR_CAL_LEN_Af 5919
#define CH_1_SPR_CAL_LEN_Bf 5920
#define CH_1_SPR_MAX_BURST_Af 5921
#define CH_1_SPR_MAX_BURST_Bf 5922
#define CH_1_SPR_RATE_Af 5923
#define CH_1_SPR_RATE_Bf 5924
#define CH_2_MAX_BURSTf 5925
#define CH_2_RATEf 5926
#define CH_2_SCM_INITIATE_PAR_ERRf 5927
#define CH_2_SCM_PARITY_ERR_MASKf 5928
#define CH_2_SPR_CAL_LEN_Af 5929
#define CH_2_SPR_CAL_LEN_Bf 5930
#define CH_2_SPR_MAX_BURST_Af 5931
#define CH_2_SPR_MAX_BURST_Bf 5932
#define CH_2_SPR_RATE_Af 5933
#define CH_2_SPR_RATE_Bf 5934
#define CH_3_MAX_BURSTf 5935
#define CH_3_RATEf 5936
#define CH_3_SCM_INITIATE_PAR_ERRf 5937
#define CH_3_SCM_PARITY_ERR_MASKf 5938
#define CH_3_SPR_CAL_LEN_Af 5939
#define CH_3_SPR_CAL_LEN_Bf 5940
#define CH_3_SPR_MAX_BURST_Af 5941
#define CH_3_SPR_MAX_BURST_Bf 5942
#define CH_3_SPR_RATE_Af 5943
#define CH_3_SPR_RATE_Bf 5944
#define CH_4_MAX_BURSTf 5945
#define CH_4_RATEf 5946
#define CH_4_SCM_INITIATE_PAR_ERRf 5947
#define CH_4_SCM_PARITY_ERR_MASKf 5948
#define CH_4_SPR_CAL_LEN_Af 5949
#define CH_4_SPR_CAL_LEN_Bf 5950
#define CH_4_SPR_MAX_BURST_Af 5951
#define CH_4_SPR_MAX_BURST_Bf 5952
#define CH_4_SPR_RATE_Af 5953
#define CH_4_SPR_RATE_Bf 5954
#define CH_5_MAX_BURSTf 5955
#define CH_5_RATEf 5956
#define CH_5_SCM_INITIATE_PAR_ERRf 5957
#define CH_5_SCM_PARITY_ERR_MASKf 5958
#define CH_5_SPR_CAL_LEN_Af 5959
#define CH_5_SPR_CAL_LEN_Bf 5960
#define CH_5_SPR_MAX_BURST_Af 5961
#define CH_5_SPR_MAX_BURST_Bf 5962
#define CH_5_SPR_RATE_Af 5963
#define CH_5_SPR_RATE_Bf 5964
#define CH_6_MAX_BURSTf 5965
#define CH_6_RATEf 5966
#define CH_6_SCM_INITIATE_PAR_ERRf 5967
#define CH_6_SCM_PARITY_ERR_MASKf 5968
#define CH_6_SPR_CAL_LEN_Af 5969
#define CH_6_SPR_CAL_LEN_Bf 5970
#define CH_6_SPR_MAX_BURST_Af 5971
#define CH_6_SPR_MAX_BURST_Bf 5972
#define CH_6_SPR_RATE_Af 5973
#define CH_6_SPR_RATE_Bf 5974
#define CH_7_MAX_BURSTf 5975
#define CH_7_RATEf 5976
#define CH_7_SCM_INITIATE_PAR_ERRf 5977
#define CH_7_SCM_PARITY_ERR_MASKf 5978
#define CH_7_SPR_CAL_LEN_Af 5979
#define CH_7_SPR_CAL_LEN_Bf 5980
#define CH_7_SPR_MAX_BURST_Af 5981
#define CH_7_SPR_MAX_BURST_Bf 5982
#define CH_7_SPR_RATE_Af 5983
#define CH_7_SPR_RATE_Bf 5984
#define CH_8_MAX_BURSTf 5985
#define CH_8_RATEf 5986
#define CH_8_SCM_INITIATE_PAR_ERRf 5987
#define CH_8_SCM_PARITY_ERR_MASKf 5988
#define CH_8_SPR_CAL_LEN_Af 5989
#define CH_8_SPR_CAL_LEN_Bf 5990
#define CH_8_SPR_MAX_BURST_Af 5991
#define CH_8_SPR_MAX_BURST_Bf 5992
#define CH_8_SPR_RATE_Af 5993
#define CH_8_SPR_RATE_Bf 5994
#define CH_9_MAX_BURSTf 5995
#define CH_9_RATEf 5996
#define CH_9_SCM_INITIATE_PAR_ERRf 5997
#define CH_9_SCM_PARITY_ERR_MASKf 5998
#define CH_9_SPR_CAL_LEN_Af 5999
#define CH_9_SPR_CAL_LEN_Bf 6000
#define CH_9_SPR_MAX_BURST_Af 6001
#define CH_9_SPR_MAX_BURST_Bf 6002
#define CH_9_SPR_RATE_Af 6003
#define CH_9_SPR_RATE_Bf 6004
#define CH_EN_CNT_Af 6005
#define CH_EN_CNT_Bf 6006
#define CH_ERRf 6007
#define CH_EVNT_ERRf 6008
#define CH_MODEf 6009
#define CH_NI_FXX_MAX_CR_RATEf 6010
#define CH_NI_FXX_SUM_OF_PORTSf 6011
#define CH_NI_FXX_WEIGHTf 6012
#define CH_PERIPH_ERRf 6013
#define CH_PORT_NUMf 6014
#define CH_PORT_NUM0f 6015
#define CH_PORT_NUM1f 6016
#define CH_PORT_NUM2f 6017
#define CH_RDWR_ERRf 6018
#define CI0_INTRf 6019
#define CI0_INTR_DISINTf 6020
#define CI0_RD_REQ_FULLf 6021
#define CI0_WR_REQ_FULLf 6022
#define CI1_INTRf 6023
#define CI1_INTR_DISINTf 6024
#define CI1_RD_REQ_FULLf 6025
#define CI1_WR_REQ_FULLf 6026
#define CI2_INTRf 6027
#define CI2_INTR_DISINTf 6028
#define CI2_RD_REQ_FULLf 6029
#define CI2_WR_REQ_FULLf 6030
#define CI3_INTRf 6031
#define CI3_INTR_DISINTf 6032
#define CI3_RD_REQ_FULLf 6033
#define CI3_WR_REQ_FULLf 6034
#define CI4_INTRf 6035
#define CI4_INTR_DISINTf 6036
#define CI4_RD_REQ_FULLf 6037
#define CI4_WR_REQ_FULLf 6038
#define CI5_INTRf 6039
#define CI5_INTR_DISINTf 6040
#define CI5_RD_REQ_FULLf 6041
#define CI5_WR_REQ_FULLf 6042
#define CID0f 6043
#define CID1f 6044
#define CID2f 6045
#define CID3f 6046
#define CIFf 6047
#define CIF_LOST2_HITHRf 6048
#define CIF_LOST2_HITHR0f 6049
#define CIF_LOST2_HITHR1f 6050
#define CIG_INTf 6051
#define CIG_INT_MASKf 6052
#define CIPHER_SUITE_PROTECTIONf 6053
#define CIRf 6054
#define CIR_EXPONENTf 6055
#define CIR_MANTf 6056
#define CIR_MANTISSAf 6057
#define CIR_MANTISSA_64f 6058
#define CIR_MANT_EXPf 6059
#define CIR_REVERSE_EXPONENTf 6060
#define CIR_REV_EXP_2f 6061
#define CIR_SHAPERS_CAL_ACCESS_PERIODf 6062
#define CIR_SHAPERS_CAL_LENGTHf 6063
#define CISFORMATf 6064
#define CISKEW_SEG_RAM_TMf 6065
#define CI_BP_BURST_SIZEf 6066
#define CI_BUFFER_OVERFLOWf 6067
#define CI_BUFFER_OVERFLOW_DISINTf 6068
#define CI_BUFFER_OVERFLOW_MASKf 6069
#define CI_CREDITS_PENDINGf 6070
#define CI_CREDITS_PENDING_DISINTf 6071
#define CI_DISTf 6072
#define CI_FIFO_OVERFLOW_STATUSf 6073
#define CI_LOOKUP_0f 6074
#define CI_LOOKUP_1f 6075
#define CI_LOOKUP_10f 6076
#define CI_LOOKUP_11f 6077
#define CI_LOOKUP_12f 6078
#define CI_LOOKUP_13f 6079
#define CI_LOOKUP_14f 6080
#define CI_LOOKUP_15f 6081
#define CI_LOOKUP_16f 6082
#define CI_LOOKUP_17f 6083
#define CI_LOOKUP_18f 6084
#define CI_LOOKUP_19f 6085
#define CI_LOOKUP_2f 6086
#define CI_LOOKUP_20f 6087
#define CI_LOOKUP_21f 6088
#define CI_LOOKUP_22f 6089
#define CI_LOOKUP_23f 6090
#define CI_LOOKUP_24f 6091
#define CI_LOOKUP_25f 6092
#define CI_LOOKUP_26f 6093
#define CI_LOOKUP_27f 6094
#define CI_LOOKUP_28f 6095
#define CI_LOOKUP_29f 6096
#define CI_LOOKUP_3f 6097
#define CI_LOOKUP_30f 6098
#define CI_LOOKUP_31f 6099
#define CI_LOOKUP_32f 6100
#define CI_LOOKUP_33f 6101
#define CI_LOOKUP_34f 6102
#define CI_LOOKUP_35f 6103
#define CI_LOOKUP_36f 6104
#define CI_LOOKUP_37f 6105
#define CI_LOOKUP_38f 6106
#define CI_LOOKUP_39f 6107
#define CI_LOOKUP_4f 6108
#define CI_LOOKUP_40f 6109
#define CI_LOOKUP_5f 6110
#define CI_LOOKUP_6f 6111
#define CI_LOOKUP_7f 6112
#define CI_LOOKUP_8f 6113
#define CI_LOOKUP_9f 6114
#define CI_LVLf 6115
#define CI_PARITY_ERRORf 6116
#define CI_PARITY_ERROR_DISINTf 6117
#define CI_PHY_CKEf 6118
#define CI_PI_FIFO_OVERFLOWf 6119
#define CI_PI_FIFO_OVERFLOW_DISINTf 6120
#define CI_QS_CONGESTION_HALT_ENf 6121
#define CI_REFRESH_DELAYf 6122
#define CI_RESET_Nf 6123
#define CI_TMf 6124
#define CI_TM_DISINTf 6125
#define CI_WB_FILL_WATERMARKHf 6126
#define CI_WB_FILL_WATERMARKH_CLRf 6127
#define CK25_DISABLEf 6128
#define CKEf 6129
#define CKE_DELAYf 6130
#define CKE_IDDQf 6131
#define CKE_INACTIVEf 6132
#define CKE_INIT_COUNTf 6133
#define CKE_OEBf 6134
#define CKE_REBf 6135
#define CKE_RETf 6136
#define CKE_STATUSf 6137
#define CKSRE_F0f 6138
#define CKSRE_F1f 6139
#define CKSRX_F0f 6140
#define CKSRX_F1f 6141
#define CK_DISf 6142
#define CK_ERRORSf 6143
#define CLf 6144
#define CL0_CTRL_FIFO_FULL_ERR_INTR_MASKf 6145
#define CL0_CTRL_FIFO_FULL_ERR_INTR_STATUSf 6146
#define CL0_CTRL_FIFO_PERR_INTR_MASKf 6147
#define CL0_CTRL_FIFO_PERR_INTR_STATUSf 6148
#define CL0_DATA_FIFO_FULL_ERR_INTR_MASKf 6149
#define CL0_DATA_FIFO_FULL_ERR_INTR_STATUSf 6150
#define CL0_DATA_FIFO_PERR_INTR_MASKf 6151
#define CL0_DATA_FIFO_PERR_INTR_STATUSf 6152
#define CL0_PORT_RESET_Nf 6153
#define CL0_RESET_Nf 6154
#define CL1_CTRL_FIFO_FULL_ERR_INTR_MASKf 6155
#define CL1_CTRL_FIFO_FULL_ERR_INTR_STATUSf 6156
#define CL1_CTRL_FIFO_PERR_INTR_MASKf 6157
#define CL1_CTRL_FIFO_PERR_INTR_STATUSf 6158
#define CL1_DATA_FIFO_FULL_ERR_INTR_MASKf 6159
#define CL1_DATA_FIFO_FULL_ERR_INTR_STATUSf 6160
#define CL1_DATA_FIFO_PERR_INTR_MASKf 6161
#define CL1_DATA_FIFO_PERR_INTR_STATUSf 6162
#define CL1_PORT_RESET_Nf 6163
#define CL1_RESET_Nf 6164
#define CL2_CTRL_FIFO_FULL_ERR_INTR_MASKf 6165
#define CL2_CTRL_FIFO_FULL_ERR_INTR_STATUSf 6166
#define CL2_CTRL_FIFO_PERR_INTR_MASKf 6167
#define CL2_CTRL_FIFO_PERR_INTR_STATUSf 6168
#define CL2_DATA_FIFO_FULL_ERR_INTR_MASKf 6169
#define CL2_DATA_FIFO_FULL_ERR_INTR_STATUSf 6170
#define CL2_DATA_FIFO_PERR_INTR_MASKf 6171
#define CL2_DATA_FIFO_PERR_INTR_STATUSf 6172
#define CLAIM_TAGSAf 6173
#define CLAIM_TAGSBf 6174
#define CLAIM_TAG_CLEARf 6175
#define CLAIM_TAG_SETf 6176
#define CLAM_SHELL_MODEf 6177
#define CLASS0_LIMITf 6178
#define CLASS1_LIMITf 6179
#define CLASS2_LIMITf 6180
#define CLASS3_LIMITf 6181
#define CLASSA_THD_SEL_6LSBf 6182
#define CLASSB_THD_SEL_6LSBf 6183
#define CLASSIFICATION_TAGf 6184
#define CLASSIFICATION_TAG_HIf 6185
#define CLASSIFICATION_TAG_UPPERf 6186
#define CLASSTABLEf 6187
#define CLASS_Af 6188
#define CLASS_Bf 6189
#define CLASS_BASED_SMf 6190
#define CLASS_BASED_SM_ENABLEf 6191
#define CLASS_BASED_SM_PREVENTED_DROPf 6192
#define CLASS_BASED_SM_PREVENTED_TOCPUf 6193
#define CLASS_IDf 6194
#define CLASS_ID0f 6195
#define CLASS_ID1f 6196
#define CLASS_ID_0f 6197
#define CLASS_ID_1f 6198
#define CLASS_ID_2f 6199
#define CLASS_ID_3f 6200
#define CLASS_ID_FULLf 6201
#define CLASS_ID_MSBf 6202
#define CLASS_TABLEf 6203
#define CLAUSE_22_REGADRf 6204
#define CLAUSE_45_DTYPEf 6205
#define CLAUSE_45_REGADRf 6206
#define CLCONFIGf 6207
#define CLEf 6208
#define CLEARf 6209
#define CLEARCFGf 6210
#define CLEARGTIMERf 6211
#define CLEARMPLSLABELENCOUNTEREDBITTRIGGERf 6212
#define CLEARREASREJSCHDBUFFTHf 6213
#define CLEARREASREJSCHDDESCTHf 6214
#define CLEARREASREJUNSCHDBUFFTHf 6215
#define CLEARREASREJUNSCHDDESCTHf 6216
#define CLEARTHRESHOLDBDf 6217
#define CLEARTHRESHOLDWORDSf 6218
#define CLEAR_ADDRf 6219
#define CLEAR_COUNTERSf 6220
#define CLEAR_CSf 6221
#define CLEAR_DATAf 6222
#define CLEAR_DOUBLE_BIT_ERR_STATUSf 6223
#define CLEAR_DROP_STATE_ON_CONFIG_UPDATEf 6224
#define CLEAR_ECC_STATUSf 6225
#define CLEAR_ETPA_IS_LASTf 6226
#define CLEAR_FOR_RESERVED_0f 6227
#define CLEAR_FOR_RESERVED_1f 6228
#define CLEAR_FOR_RESERVED_2f 6229
#define CLEAR_FOR_RESERVED_3f 6230
#define CLEAR_FOR_SRAM_0_ECC_COR_1B_INTRf 6231
#define CLEAR_FOR_SRAM_0_ECC_DET_2B_INTRf 6232
#define CLEAR_FOR_SRAM_1_ECC_COR_1B_INTRf 6233
#define CLEAR_FOR_SRAM_1_ECC_DET_2B_INTRf 6234
#define CLEAR_FOR_SRAM_2_ECC_COR_1B_INTRf 6235
#define CLEAR_FOR_SRAM_2_ECC_DET_2B_INTRf 6236
#define CLEAR_FOR_SRAM_3_ECC_COR_1B_INTRf 6237
#define CLEAR_FOR_SRAM_3_ECC_DET_2B_INTRf 6238
#define CLEAR_FOR_SRAM_4_ECC_COR_1B_INTRf 6239
#define CLEAR_FOR_SRAM_4_ECC_DET_2B_INTRf 6240
#define CLEAR_FOR_SRAM_5_ECC_COR_1B_INTRf 6241
#define CLEAR_FOR_SRAM_5_ECC_DET_2B_INTRf 6242
#define CLEAR_FOR_SRAM_6_ECC_COR_1B_INTRf 6243
#define CLEAR_FOR_SRAM_6_ECC_DET_2B_INTRf 6244
#define CLEAR_FOR_SRAM_7_ECC_COR_1B_INTRf 6245
#define CLEAR_FOR_SRAM_7_ECC_DET_2B_INTRf 6246
#define CLEAR_FREE_LIST_GOf 6247
#define CLEAR_GTIMERf 6248
#define CLEAR_HALTf 6249
#define CLEAR_INCOMING_ECNf 6250
#define CLEAR_LINK_INTERRUPTION_STATUSf 6251
#define CLEAR_LOCAL_FAULT_STATUSf 6252
#define CLEAR_MAX_FIFO_DEPTHf 6253
#define CLEAR_MAX_REFRESHES_ISSUEDf 6254
#define CLEAR_MINMAX_FIFO_DEPTHf 6255
#define CLEAR_POOL_DROP_STATE_ON_COLOR_CONFIGf 6256
#define CLEAR_REf 6257
#define CLEAR_REMOTE_FAULT_STATUSf 6258
#define CLEAR_RX_HCFC_MSG_OVERFLOWf 6259
#define CLEAR_RX_LLFC_MSG_OVERFLOWf 6260
#define CLEAR_RX_MSG_OVERFLOWf 6261
#define CLEAR_RX_PKT_OVERFLOWf 6262
#define CLEAR_SINGLE_BIT_ERR_STATUSf 6263
#define CLEAR_STATUSf 6264
#define CLEAR_TAPS01_MAX_FIFO_DEPTHf 6265
#define CLEAR_THRESHOLD_BDf 6266
#define CLEAR_THRESHOLD_WORDSf 6267
#define CLEAR_TX_HCFC_MSG_OVERFLOWf 6268
#define CLEAR_TX_LLFC_MSG_OVERFLOWf 6269
#define CLEAR_TX_PKT_OVERFLOWf 6270
#define CLEAR_TX_PKT_UNDERFLOWf 6271
#define CLEAR_TX_TS_FIFO_OVERFLOWf 6272
#define CLEAR_WEf 6273
#define CLERRORPOINTERf 6274
#define CLFf 6275
#define CLFCf 6276
#define CLF_0_ECC_1B_ERR_GENf 6277
#define CLF_0_ECC_1B_ERR_MASKf 6278
#define CLF_0_ECC_2B_ERR_GENf 6279
#define CLF_0_ECC_2B_ERR_MASKf 6280
#define CLF_1_ECC_1B_ERR_GENf 6281
#define CLF_1_ECC_1B_ERR_MASKf 6282
#define CLF_1_ECC_2B_ERR_GENf 6283
#define CLF_1_ECC_2B_ERR_MASKf 6284
#define CLH_ENf 6285
#define CLIENT0f 6286
#define CLIENT1f 6287
#define CLIENT_128B_SCHEDULE_QUANTUMf 6288
#define CLIENT_ENf 6289
#define CLIENT_GE_CLOCK_SPACINGf 6290
#define CLIENT_IDf 6291
#define CLIENT_QUAD0_PORT0_START_ENf 6292
#define CLIENT_QUAD0_PORT1_START_ENf 6293
#define CLIENT_QUAD0_PORT2_START_ENf 6294
#define CLIENT_QUAD0_PORT3_START_ENf 6295
#define CLIENT_QUAD1_PORT0_START_ENf 6296
#define CLIENT_QUAD1_PORT1_START_ENf 6297
#define CLIENT_QUAD1_PORT2_START_ENf 6298
#define CLIENT_QUAD1_PORT3_START_ENf 6299
#define CLIENT_QUAD2_PORT0_START_ENf 6300
#define CLIENT_QUAD2_PORT1_START_ENf 6301
#define CLIENT_QUAD2_PORT2_START_ENf 6302
#define CLIENT_QUAD2_PORT3_START_ENf 6303
#define CLINKE_CORRECTED_ERRORf 6304
#define CLINKE_CORRECTED_ERROR_DISINTf 6305
#define CLINKE_UNCORRECTED_ERRORf 6306
#define CLINKE_UNCORRECTED_ERROR_DISINTf 6307
#define CLINKI_CORRECTED_ERRORf 6308
#define CLINKI_CORRECTED_ERROR_DISINTf 6309
#define CLINKI_UNCORRECTED_ERRORf 6310
#define CLINKI_UNCORRECTED_ERROR_DISINTf 6311
#define CLK0_IDDQf 6312
#define CLK0_OEBf 6313
#define CLK0_PAD_DISf 6314
#define CLK0_REBf 6315
#define CLK0_RXENBf 6316
#define CLK1_IDDQf 6317
#define CLK1_OEBf 6318
#define CLK1_PAD_DISf 6319
#define CLK1_REBf 6320
#define CLK1_RXENBf 6321
#define CLKMGR_ACCf 6322
#define CLKMON_CTLf 6323
#define CLKMON_OUTf 6324
#define CLKMON_SELf 6325
#define CLKSRCSELf 6326
#define CLK_250_SELf 6327
#define CLK_25_SELf 6328
#define CLK_DIVf 6329
#define CLK_DIV_RATIOf 6330
#define CLK_DIV_RSTNf 6331
#define CLK_ENf 6332
#define CLK_ENABLEf 6333
#define CLK_ENFORCEf 6334
#define CLK_ENFORCE_GPORTf 6335
#define CLK_ENFORCE_XLPORTf 6336
#define CLK_GATING_ENf 6337
#define CLK_GRANf 6338
#define CLK_LOW_CNT_WIDTHf 6339
#define CLK_OUT_ENf 6340
#define CLK_PAD_OEBf 6341
#define CLK_RECOVERY_BKUP_RESETf 6342
#define CLK_RECOVERY_BKUP_SELECTf 6343
#define CLK_RECOVERY_PRI_RESETf 6344
#define CLK_RECOVERY_PRI_SELECTf 6345
#define CLK_SELECTf 6346
#define CLLU_0_INITIATE_PAR_ERRf 6347
#define CLLU_0_PARITY_ERR_MASKf 6348
#define CLLU_1_INITIATE_PAR_ERRf 6349
#define CLLU_1_PARITY_ERR_MASKf 6350
#define CLOCKING_4Xf 6351
#define CLOCKSf 6352
#define CLOCKS_PER_EPOCHf 6353
#define CLOCK_SCALINGf 6354
#define CLOSE_DESCf 6355
#define CLP0f 6356
#define CLP0_ECC_ENf 6357
#define CLP0_ENf 6358
#define CLP0_POWER_DOWNf 6359
#define CLP0_RESETf 6360
#define CLP0_X0_FIFO_EMPTYf 6361
#define CLP0_X1_FIFO_EMPTYf 6362
#define CLP0_X2_FIFO_EMPTYf 6363
#define CLP1f 6364
#define CLP1_ECC_ENf 6365
#define CLP1_ENf 6366
#define CLP1_RESETf 6367
#define CLP1_X0_FIFO_EMPTYf 6368
#define CLP1_X1_FIFO_EMPTYf 6369
#define CLP1_X2_FIFO_EMPTYf 6370
#define CLP2f 6371
#define CLP2_ECC_ENf 6372
#define CLP2_ENf 6373
#define CLP2_RESETf 6374
#define CLP2_X0_FIFO_EMPTYf 6375
#define CLP3f 6376
#define CLP3_ECC_ENf 6377
#define CLP3_ENf 6378
#define CLP3_RESETf 6379
#define CLP_0_INITf 6380
#define CLP_0_RESETf 6381
#define CLP_1_INITf 6382
#define CLP_1_RESETf 6383
#define CLP_CTRL_BUFFER_TMf 6384
#define CLP_N_EEE_PD_ENf 6385
#define CLP_N_OTP_PORT_BOND_OPTIONf 6386
#define CLRf 6387
#define CLRCFGf 6388
#define CLRDROPCTRf 6389
#define CLR_BIST_LAST_DATA_ERRf 6390
#define CLR_CNTf 6391
#define CLR_LINK_STATUS_CHANGEf 6392
#define CLR_RX_PAUSE_STATUS_CHANGEf 6393
#define CLR_STATUSf 6394
#define CLR_STICKYf 6395
#define CLR_STK_EXCf 6396
#define CLR_STK_PIPEf 6397
#define CLR_TX_PAUSE_STATUS_CHANGEf 6398
#define CLR_XMIT_CREDITf 6399
#define CLSB_ADM_CTRL_EOP_ERROR_EVf 6400
#define CLSB_ADM_CTRL_EOP_ERROR_EV_DISINTf 6401
#define CLSB_ADM_CTRL_MOP_ERROR_EVf 6402
#define CLSB_ADM_CTRL_MOP_ERROR_EV_DISINTf 6403
#define CLSB_ADM_CTRL_SEOP_ERROR_EVf 6404
#define CLSB_ADM_CTRL_SEOP_ERROR_EV_DISINTf 6405
#define CLSB_ADM_CTRL_SOP_ERROR_EVf 6406
#define CLSB_ADM_CTRL_SOP_ERROR_EV_DISINTf 6407
#define CLSB_OVERFLOW_EVf 6408
#define CLSB_OVERFLOW_EV_DISINTf 6409
#define CLSCHTYPEf 6410
#define CL_CLIENT_IFf 6411
#define CL_CONFIGf 6412
#define CL_EEE_POWERDOWN_ENf 6413
#define CL_PORT0_CREDITf 6414
#define CL_PORT10_CREDITf 6415
#define CL_PORT11_CREDITf 6416
#define CL_PORT1_CREDITf 6417
#define CL_PORT2_CREDITf 6418
#define CL_PORT3_CREDITf 6419
#define CL_PORT4_CREDITf 6420
#define CL_PORT5_CREDITf 6421
#define CL_PORT6_CREDITf 6422
#define CL_PORT7_CREDITf 6423
#define CL_PORT8_CREDITf 6424
#define CL_PORT9_CREDITf 6425
#define CL_PORT_IDf 6426
#define CL_PORT_QSGMII_SELf 6427
#define CL_SCH_TYPEf 6428
#define CMAC_EEE_TIMERS_HIf 6429
#define CMAC_EEE_TIMERS_LOf 6430
#define CMAC_MACSEC_CTRL_HIf 6431
#define CMAC_MACSEC_CTRL_LOf 6432
#define CMAC_PAUSE_CTRL_HIf 6433
#define CMAC_PAUSE_CTRL_LOf 6434
#define CMAC_RESETf 6435
#define CMAC_TX_CTRL_HIf 6436
#define CMAC_TX_CTRL_LOf 6437
#define CMAC_VERSIONf 6438
#define CMBRSTSIZEf 6439
#define CMC0_CLK_ENf 6440
#define CMC0_ECC_CHECK_ENf 6441
#define CMC0_MAX_BUFLIMITf 6442
#define CMC0_MIN_BUFLIMITf 6443
#define CMC1_CLK_ENf 6444
#define CMC1_ECC_CHECK_ENf 6445
#define CMC1_MAX_BUFLIMITf 6446
#define CMC1_MIN_BUFLIMITf 6447
#define CMC2_CLK_ENf 6448
#define CMC2_ECC_CHECK_ENf 6449
#define CMC2_MAX_BUFLIMITf 6450
#define CMC2_MIN_BUFLIMITf 6451
#define CMCID_M0_READ_QOSf 6452
#define CMCID_M0_WRITE_QOSf 6453
#define CMDf 6454
#define CMD0_DEADLINEf 6455
#define CMD0_RD_PRIf 6456
#define CMD0_WR_PRIf 6457
#define CMD1_DEADLINEf 6458
#define CMD1_RD_PRIf 6459
#define CMD1_WR_PRIf 6460
#define CMDS_ENf 6461
#define CMDS_FILTEREDf 6462
#define CMD_BPC_SELECTf 6463
#define CMD_BPP_SELECTf 6464
#define CMD_DATAf 6465
#define CMD_DINf 6466
#define CMD_DONEf 6467
#define CMD_DOUTf 6468
#define CMD_ERRf 6469
#define CMD_FIFO0_AFULLf 6470
#define CMD_FIFO0_AFULL_DISINTf 6471
#define CMD_FIFO0_DISABLE_ECCf 6472
#define CMD_FIFO0_ECC_CORRUPTf 6473
#define CMD_FIFO0_LOSf 6474
#define CMD_FIFO0_LOS_DISINTf 6475
#define CMD_FIFO1_AFULLf 6476
#define CMD_FIFO1_AFULL_DISINTf 6477
#define CMD_FIFO1_DISABLE_ECCf 6478
#define CMD_FIFO1_ECC_CORRUPTf 6479
#define CMD_FIFO1_LOSf 6480
#define CMD_FIFO1_LOS_DISINTf 6481
#define CMD_FIFO_AFULL_THRESHf 6482
#define CMD_IRDYf 6483
#define CMD_ISYNCf 6484
#define CMD_ORDYf 6485
#define CMD_OSYNCf 6486
#define CMD_REQf 6487
#define CMD_RSP_FIFO_TMf 6488
#define CMD_SEGMENT_ERRORf 6489
#define CMD_SEGMENT_ERROR_DISINTf 6490
#define CMD_SEGMENT_ERROR_NUMBERf 6491
#define CMD_SEGMENT_ERROR_OFFSETf 6492
#define CMD_TYPEf 6493
#define CMD_VLDf 6494
#define CMD_VLD_MASKf 6495
#define CMEM_DISABLE_ECCf 6496
#define CMEM_ECC_CORRUPTf 6497
#define CMICMINTIMERf 6498
#define CMICMODE_I2C_SELf 6499
#define CMICM_BISR_BYPASS_ENABLEf 6500
#define CMICM_CREDITS_ON_INITf 6501
#define CMICM_OUTSTANDING_REQ_COUNTf 6502
#define CMICSLOTSELf 6503
#define CMICTXCOSMASKf 6504
#define CMIC_BASE_PORTf 6505
#define CMIC_BSAFE_CLKGEN_RST_Lf 6506
#define CMIC_BSAFE_RST_Lf 6507
#define CMIC_BUFFER_1BIT_ERROR_REPORTf 6508
#define CMIC_BUF_ECC_ENf 6509
#define CMIC_BUF_ENABLEf 6510
#define CMIC_CLIENT_IFf 6511
#define CMIC_DDR0_RST_Lf 6512
#define CMIC_DDR1_RST_Lf 6513
#define CMIC_DIAG_MODE_ERRORf 6514
#define CMIC_DIAG_MODE_ERROR_DISINTf 6515
#define CMIC_DIAG_MODE_ERROR_MASKf 6516
#define CMIC_EP_RST_Lf 6517
#define CMIC_ESM_RST_Lf 6518
#define CMIC_FP_RST_Lf 6519
#define CMIC_G2P50_RST_Lf 6520
#define CMIC_G2P51_RST_Lf 6521
#define CMIC_G2P52_RST_Lf 6522
#define CMIC_G2P53_RST_Lf 6523
#define CMIC_GP0_RST_Lf 6524
#define CMIC_GP1_RST_Lf 6525
#define CMIC_GP2_RST_Lf 6526
#define CMIC_GP_RST_Lf 6527
#define CMIC_GX12_RST_Lf 6528
#define CMIC_GX2_RST_Lf 6529
#define CMIC_GX4_RST_Lf 6530
#define CMIC_GX8_0_RST_Lf 6531
#define CMIC_GX8_1_RST_Lf 6532
#define CMIC_GX8_2_RST_Lf 6533
#define CMIC_GX8_SERDES_0_RST_Lf 6534
#define CMIC_GX8_SERDES_1_RST_Lf 6535
#define CMIC_GX8_SERDES_2_RST_Lf 6536
#define CMIC_GX9_RST_Lf 6537
#define CMIC_GXP_RST_Lf 6538
#define CMIC_IP_RST_Lf 6539
#define CMIC_LINK_STATUS_CHANGE_STICKYf 6540
#define CMIC_LOCK_CYCLESf 6541
#define CMIC_MCS_PING_PONG_RDBUF0_MEM0_STBYf 6542
#define CMIC_MCS_PING_PONG_RDBUF0_MEM0_TMf 6543
#define CMIC_MCS_PING_PONG_RDBUF0_MEM1_STBYf 6544
#define CMIC_MCS_PING_PONG_RDBUF0_MEM1_TMf 6545
#define CMIC_MCS_PING_PONG_RDBUF1_MEM0_STBYf 6546
#define CMIC_MCS_PING_PONG_RDBUF1_MEM0_TMf 6547
#define CMIC_MCS_PING_PONG_RDBUF1_MEM1_STBYf 6548
#define CMIC_MCS_PING_PONG_RDBUF1_MEM1_TMf 6549
#define CMIC_MCS_PING_PONG_WRBUF0_MEM0_STBYf 6550
#define CMIC_MCS_PING_PONG_WRBUF0_MEM0_TMf 6551
#define CMIC_MCS_PING_PONG_WRBUF0_MEM1_STBYf 6552
#define CMIC_MCS_PING_PONG_WRBUF0_MEM1_TMf 6553
#define CMIC_MCS_PING_PONG_WRBUF1_MEM0_STBYf 6554
#define CMIC_MCS_PING_PONG_WRBUF1_MEM0_TMf 6555
#define CMIC_MCS_PING_PONG_WRBUF1_MEM1_STBYf 6556
#define CMIC_MCS_PING_PONG_WRBUF1_MEM1_TMf 6557
#define CMIC_MMU_RST_Lf 6558
#define CMIC_OTPC_RST_Lf 6559
#define CMIC_PG0_RST_Lf 6560
#define CMIC_PG1_RST_Lf 6561
#define CMIC_PG2_RST_Lf 6562
#define CMIC_PG3_RST_Lf 6563
#define CMIC_PORT_CREDITf 6564
#define CMIC_PVT_RST_Lf 6565
#define CMIC_QGPHY0_RST_Lf 6566
#define CMIC_QGPHY1_RST_Lf 6567
#define CMIC_QSGMII2X0_RST_Lf 6568
#define CMIC_QSGMII2X1_RST_Lf 6569
#define CMIC_QSGMII2X_SERDES_0_RST_Lf 6570
#define CMIC_QSGMII2X_SERDES_1_RST_Lf 6571
#define CMIC_QSGMII2X_SERDES_2_RST_Lf 6572
#define CMIC_REMOVE_HIGIG_HDRf 6573
#define CMIC_REQ_ENABLEf 6574
#define CMIC_RX_FC_MASKf 6575
#define CMIC_RX_FC_STATUSf 6576
#define CMIC_SP_RST_Lf 6577
#define CMIC_TCAM_RST_Lf 6578
#define CMIC_TEMP_MON_PEAK_RST_Lf 6579
#define CMIC_TO_BS_PLL0_SW_OVWRf 6580
#define CMIC_TO_BS_PLL1_SW_OVWRf 6581
#define CMIC_TO_CORE_PLL_LOADf 6582
#define CMIC_TO_MCS_PLL_LOADf 6583
#define CMIC_TO_TS_PLL_LOADf 6584
#define CMIC_TO_XG_PLL0_SW_OVWRf 6585
#define CMIC_TO_XG_PLL1_SW_OVWRf 6586
#define CMIC_TO_XG_PLL2_SW_OVWRf 6587
#define CMIC_TO_XG_PLL3_SW_OVWRf 6588
#define CMIC_TX_FC_MASKf 6589
#define CMIC_TX_FC_SELECTf 6590
#define CMIC_TX_FC_STATUSf 6591
#define CMIC_XG0_PLL_RST_Lf 6592
#define CMIC_XG1_PLL_RST_Lf 6593
#define CMIC_XGP0_RST_Lf 6594
#define CMIC_XGP1_RST_Lf 6595
#define CMIC_XGP2_RST_Lf 6596
#define CMIC_XGP3_RST_Lf 6597
#define CMIC_XGPLL_LOCKf 6598
#define CMIC_XGXS_RST_Lf 6599
#define CMIC_XG_PLL0_POST_RST_Lf 6600
#define CMIC_XG_PLL0_RST_Lf 6601
#define CMIC_XG_PLL1_POST_RST_Lf 6602
#define CMIC_XG_PLL1_RST_Lf 6603
#define CMIC_XG_PLL2_POST_RST_Lf 6604
#define CMIC_XG_PLL2_RST_Lf 6605
#define CMIC_XG_PLL3_POST_RST_Lf 6606
#define CMIC_XG_PLL3_RST_Lf 6607
#define CMIC_XG_PLL_LOCKf 6608
#define CMIC_XG_PLL_RST_Lf 6609
#define CMIC_XP0_RST_Lf 6610
#define CMIC_XP1_RST_Lf 6611
#define CMIC_XP2_RST_Lf 6612
#define CMIC_XP3_RST_Lf 6613
#define CMIC_XP_RST_Lf 6614
#define CMIC_XQP0_RST_Lf 6615
#define CMIC_XQP1_RST_Lf 6616
#define CMIC_XQP2_RST_Lf 6617
#define CMIC_XQP3_RST_Lf 6618
#define CMLf 6619
#define CMLSCHCREDITCNTf 6620
#define CMLSCHCREDITOVFf 6621
#define CMLSCH_CREDIT_CNTf 6622
#define CMLSCH_CREDIT_OVFf 6623
#define CML_2ED_OUT_ENf 6624
#define CML_BMAC_MOVEf 6625
#define CML_BMAC_NEWf 6626
#define CML_BYP_ENf 6627
#define CML_FLAGS_MOVEf 6628
#define CML_FLAGS_NEWf 6629
#define CML_OUTPUT_ENf 6630
#define CML_OVERRIDE_ENABLE_MOVEf 6631
#define CML_OVERRIDE_ENABLE_NEWf 6632
#define CML_OVERRIDE_MOVEf 6633
#define CML_OVERRIDE_NEWf 6634
#define CMP_ACTIONf 6635
#define CMP_EM_RDAT_FRf 6636
#define CMSBf 6637
#define CMTXBYTEMODEf 6638
#define CMTXPERIODf 6639
#define CMU_PORT0_CORRECTED_ERRORf 6640
#define CMU_PORT0_CORRECTED_ERROR_DISINTf 6641
#define CMU_PORT0_DISABLE_PARITYf 6642
#define CMU_PORT0_FORCE_UNCORRECTABLE_ERRORf 6643
#define CMU_PORT0_OC_MEM_DISABLE_ECCf 6644
#define CMU_PORT0_UNCORRECTED_ERRORf 6645
#define CMU_PORT0_UNCORRECTED_ERROR_DISINTf 6646
#define CMU_PORT1_CORRECTED_ERRORf 6647
#define CMU_PORT1_CORRECTED_ERROR_DISINTf 6648
#define CMU_PORT1_DISABLE_PARITYf 6649
#define CMU_PORT1_FORCE_UNCORRECTABLE_ERRORf 6650
#define CMU_PORT1_OC_MEM_DISABLE_ECCf 6651
#define CMU_PORT1_UNCORRECTED_ERRORf 6652
#define CMU_PORT1_UNCORRECTED_ERROR_DISINTf 6653
#define CMU_PW_ERRf 6654
#define CMU_PW_ERR_DISINTf 6655
#define CM_BUFFERf 6656
#define CM_ECC_BUFFER_TMf 6657
#define CM_ECC_ENf 6658
#define CM_ECC_ERRf 6659
#define CM_ENf 6660
#define CM_FIFO_OVERFLOWf 6661
#define CM_FIFO_OVERFLOW_DISINTf 6662
#define CM_FIFO_OVERFLOW_MASKf 6663
#define CM_FIFO_UNDERRUNf 6664
#define CM_FIFO_UNDERRUN_DISINTf 6665
#define CM_FIFO_UNDERRUN_MASKf 6666
#define CM_PAR_ERRf 6667
#define CM_RESETf 6668
#define CM_RESET_Nf 6669
#define CM_STARTCNTf 6670
#define CM_TMf 6671
#define CNf 6672
#define CNAKf 6673
#define CNCTVTY_LNK_0f 6674
#define CNCTVTY_LNK_1f 6675
#define CNCTVTY_LNK_10f 6676
#define CNCTVTY_LNK_11f 6677
#define CNCTVTY_LNK_12f 6678
#define CNCTVTY_LNK_13f 6679
#define CNCTVTY_LNK_14f 6680
#define CNCTVTY_LNK_15f 6681
#define CNCTVTY_LNK_16f 6682
#define CNCTVTY_LNK_17f 6683
#define CNCTVTY_LNK_18f 6684
#define CNCTVTY_LNK_19f 6685
#define CNCTVTY_LNK_2f 6686
#define CNCTVTY_LNK_20f 6687
#define CNCTVTY_LNK_21f 6688
#define CNCTVTY_LNK_22f 6689
#define CNCTVTY_LNK_23f 6690
#define CNCTVTY_LNK_24f 6691
#define CNCTVTY_LNK_25f 6692
#define CNCTVTY_LNK_26f 6693
#define CNCTVTY_LNK_27f 6694
#define CNCTVTY_LNK_28f 6695
#define CNCTVTY_LNK_29f 6696
#define CNCTVTY_LNK_3f 6697
#define CNCTVTY_LNK_30f 6698
#define CNCTVTY_LNK_31f 6699
#define CNCTVTY_LNK_4f 6700
#define CNCTVTY_LNK_5f 6701
#define CNCTVTY_LNK_6f 6702
#define CNCTVTY_LNK_7f 6703
#define CNCTVTY_LNK_8f 6704
#define CNCTVTY_LNK_9f 6705
#define CNCTVTY_LNK_EVTSf 6706
#define CNGf 6707
#define CNGCELLSETLIMITf 6708
#define CNGDYNCELLLIMITf 6709
#define CNGPKTSETLIMITf 6710
#define CNGPKTSETLIMIT0f 6711
#define CNGPKTSETLIMIT1f 6712
#define CNGPORTPKTLIMIT0f 6713
#define CNGPORTPKTLIMIT1f 6714
#define CNGQ_ON_BUFF_ENf 6715
#define CNGSTLVLBETTERWEIGHTf 6716
#define CNGSTLVLTHRESH0f 6717
#define CNGSTLVLTHRESH1f 6718
#define CNGSTLVLTHRESH2f 6719
#define CNGSTLVLWORSEWEIGHTf 6720
#define CNGST_LVL_BETTER_WEIGHTf 6721
#define CNGST_LVL_THRESH_0f 6722
#define CNGST_LVL_THRESH_1f 6723
#define CNGST_LVL_THRESH_2f 6724
#define CNGST_LVL_WORSE_WEIGHTf 6725
#define CNGTOTALDYNCELLLIMITf 6726
#define CNG_DROP_ENf 6727
#define CNG_MASKf 6728
#define CNG_QNUMf 6729
#define CNG_SIZEf 6730
#define CNG_VALUEf 6731
#define CNI_PKT_CNTf 6732
#define CNI_PKT_CNT_OVFf 6733
#define CNMCNT_TMf 6734
#define CNMCPID0TOFCTYPEf 6735
#define CNMCPID1TOFCTYPEf 6736
#define CNMCPID2TOFCTYPEf 6737
#define CNMCPID3TOFCTYPEf 6738
#define CNMCPID4TOFCTYPEf 6739
#define CNMCPID5TOFCTYPEf 6740
#define CNMCPID6TOFCTYPEf 6741
#define CNMCPID7TOFCTYPEf 6742
#define CNMDISABLECNTAGf 6743
#define CNMDUNEHEADERFORMATf 6744
#define CNMENABLEf 6745
#define CNMETHERTYPEf 6746
#define CNMEXTCPIDMSBf 6747
#define CNMFTMHDPf 6748
#define CNMFTMHMIRRORDISABLEf 6749
#define CNMFTMHOTMISITMf 6750
#define CNMFTMHOTMPORTf 6751
#define CNMFTMHQSIGf 6752
#define CNMFTMHSRCSYSPORTf 6753
#define CNMFTMHTRAFFICCLASSf 6754
#define CNMINGRESSVLANEDITCMDMAPf 6755
#define CNMINTERCEPTDISCARDf 6756
#define CNMLMTf 6757
#define CNMMACSAf 6758
#define CNMORIGVLANPRIORITYf 6759
#define CNMORIGVLANUSETCf 6760
#define CNMPDUCPIDBASEf 6761
#define CNMPDUCPIDMSBf 6762
#define CNMPDURESERVEDVf 6763
#define CNMPDUVERSIONf 6764
#define CNMPKTCNTf 6765
#define CNMPKTCNTOVFf 6766
#define CNMPKTRJCTf 6767
#define CNMPKTRJCTMASKf 6768
#define CNMPPHEDITPCPDEIf 6769
#define CNMPPHPKTISCTLf 6770
#define CNMPPHVLANEDITCMDWITHCNMf 6771
#define CNMPPHVLANEDITCMDWITHOUTCNMf 6772
#define CNMP_PH_EDIT_DEIf 6773
#define CNMP_PH_EDIT_PCPf 6774
#define CNMP_PH_VLAN_EDIT_CMD_WITHOUT_CNTGf 6775
#define CNMP_PH_VLAN_EDIT_CMD_WITH_CNTGf 6776
#define CNMQ_TMf 6777
#define CNMSAMPLINGMODEf 6778
#define CNMSHPENf 6779
#define CNMSHPINTRVLf 6780
#define CNMSHPMAXBURSTf 6781
#define CNMSHPPKTEVNTf 6782
#define CNMSMPMODEENf 6783
#define CNMTIMERGRANULARITYf 6784
#define CNM_ACTUAL_SIZE_FREEZEDf 6785
#define CNM_ACTUAL_SIZE_VALIDf 6786
#define CNM_ADD_CFG_CN_TAGf 6787
#define CNM_ADD_ENCP_FRMf 6788
#define CNM_CALC_FABRIC_CRC_DISf 6789
#define CNM_CNTf 6790
#define CNM_CN_TAG_ETHER_TYPEf 6791
#define CNM_CN_TAG_FLOW_IDf 6792
#define CNM_COUNT_DROPSf 6793
#define CNM_COUNT_FLOW_CONTROLf 6794
#define CNM_CPID_0_TO_FC_TYPEf 6795
#define CNM_CPID_1_TO_FC_TYPEf 6796
#define CNM_CPID_2_TO_FC_TYPEf 6797
#define CNM_CPID_3_TO_FC_TYPEf 6798
#define CNM_CPID_4_TO_FC_TYPEf 6799
#define CNM_CPID_5_TO_FC_TYPEf 6800
#define CNM_CPID_6_TO_FC_TYPEf 6801
#define CNM_CPID_7_TO_FC_TYPEf 6802
#define CNM_DATAf 6803
#define CNM_DISABLE_CN_TAGf 6804
#define CNM_DRAM_PKT_TOO_SMALL_ENCPf 6805
#define CNM_DRAM_PKT_TOO_SMALL_ENCP_MASKf 6806
#define CNM_DROPf 6807
#define CNM_DSP_EXT_DSPf 6808
#define CNM_DSP_EXT_USE_ORIG_DSPf 6809
#define CNM_DUNE_HEADER_FORMATf 6810
#define CNM_ENABLEf 6811
#define CNM_ETHERNET_TYPE_CODEf 6812
#define CNM_ETHER_TYPEf 6813
#define CNM_FHEI_5_BYTES_FIX_ENf 6814
#define CNM_FTMH_CNIf 6815
#define CNM_FTMH_DPf 6816
#define CNM_FTMH_DSP_EXT_PRESENTf 6817
#define CNM_FTMH_MCID_OUTLIFf 6818
#define CNM_FTMH_MIRROR_DISABLEf 6819
#define CNM_FTMH_OTM_PORTf 6820
#define CNM_FTMH_OUTLIF_IS_SRC_SYS_PORTf 6821
#define CNM_FTMH_PPH_TYPEf 6822
#define CNM_FTMH_Q_SIGf 6823
#define CNM_FTMH_RESERVED_LSBSf 6824
#define CNM_FTMH_SRC_SYS_PORTf 6825
#define CNM_FTMH_TM_ACTION_IS_MCf 6826
#define CNM_FTMH_TRAFFIC_CLASSf 6827
#define CNM_FTMH_USE_ORIG_SRC_SYS_PORTf 6828
#define CNM_GEN_IF_NO_CN_TAGf 6829
#define CNM_GEN_IF_NO_PPHf 6830
#define CNM_GEN_PKT_ACTUAL_SIZEf 6831
#define CNM_INGRESS_VLAN_EDIT_CMD_MAPf 6832
#define CNM_INTERCEPT_INTf 6833
#define CNM_INTERCEPT_INT_MASKf 6834
#define CNM_INTRCPT_DROP_ENf 6835
#define CNM_INTRCPT_ENf 6836
#define CNM_INTRCPT_FC_ENf 6837
#define CNM_INTRCPT_FC_VEC_INDEXf 6838
#define CNM_LB_EXT_LB_KEYf 6839
#define CNM_LB_EXT_USE_ORIG_KEYf 6840
#define CNM_LOCAL_SRC_PORT_BASEf 6841
#define CNM_MAC_SAf 6842
#define CNM_NON_DUNE_FORMAT_MODEf 6843
#define CNM_NON_DUNE_SAMP_DATA_SIZEf 6844
#define CNM_ORIG_VLAN_CFIf 6845
#define CNM_ORIG_VLAN_IDf 6846
#define CNM_ORIG_VLAN_PRIORITYf 6847
#define CNM_ORIG_VLAN_USE_ORIGf 6848
#define CNM_ORIG_VLAN_USE_TCf 6849
#define CNM_PACKETS_CNTf 6850
#define CNM_PACKET_DELETEDf 6851
#define CNM_PACKET_DELETED_MASKf 6852
#define CNM_PDU_CPID_MSBf 6853
#define CNM_PDU_RESERVED_Vf 6854
#define CNM_PDU_VERSIONf 6855
#define CNM_PKT_CNTf 6856
#define CNM_PKT_CNT_OVFf 6857
#define CNM_PKT_RJCTf 6858
#define CNM_PKT_RJCT_MASKf 6859
#define CNM_PPH_EDIT_VIDf 6860
#define CNM_PPH_FHEI_SIZEf 6861
#define CNM_PPH_FWD_CODEf 6862
#define CNM_PPH_FWD_HEADER_OFFSETf 6863
#define CNM_PPH_INLIFf 6864
#define CNM_PPH_INLIF_ORIENTATIONf 6865
#define CNM_PPH_INLIF_USE_ORIG_INLIFf 6866
#define CNM_PPH_LEARN_ALLOWEDf 6867
#define CNM_PPH_PKT_IS_CTLf 6868
#define CNM_PPH_SNOOP_CPU_CODEf 6869
#define CNM_PPH_UNKNOWN_DAf 6870
#define CNM_PPH_VSIf 6871
#define CNM_PPH_VSI_USE_ORIG_VSIf 6872
#define CNM_QUEUE0f 6873
#define CNM_QUEUE1f 6874
#define CNM_Q_MEMf 6875
#define CNM_REMOVE_DRAM_CRC_DISf 6876
#define CNM_SHP_ENf 6877
#define CNM_SHP_INTRVLf 6878
#define CNM_SHP_MAX_BURSTf 6879
#define CNM_SHP_PKT_EVNTf 6880
#define CNM_SMP_MODE_ENf 6881
#define CNM_STACK_EXT_HISTORY_BMAPf 6882
#define CNM_STACK_EXT_USE_ORIG_BMAPf 6883
#define CNM_TIMER_GRANULARITYf 6884
#define CNM_USE_OTM_PORT_TYPEf 6885
#define CNM_USE_VLAN_PRIORITY_BITSf 6886
#define CNM_XGS_CONTROL_DATA_LENGTHf 6887
#define CNM_XGS_CONTROL_OPCODEf 6888
#define CNM_XGS_CONTROL_RESERVEDf 6889
#define CNM_XGS_DATA_CPID_HIGHf 6890
#define CNM_XGS_DATA_RESERVEDf 6891
#define CNM_XGS_DPf 6892
#define CNM_XGS_EHVf 6893
#define CNM_XGS_LBIDf 6894
#define CNM_XGS_PPD_0f 6895
#define CNM_XGS_PPD_TYPEf 6896
#define CNM_XGS_REP_COPYf 6897
#define CNM_XGS_RESERVEDf 6898
#define CNM_XGS_SAMP_DATA_SIZEf 6899
#define CNM_XGS_SIGNATURE_DAf 6900
#define CNM_XGS_SIGNATURE_ETHER_TYPEf 6901
#define CNM_XGS_SIGNATURE_SAf 6902
#define CNP_ES_COUNT_WRAPf 6903
#define CNP_EXT_SEARCHf 6904
#define CNP_EXT_SEARCH_COUNTf 6905
#define CNP_SEARCH_REQf 6906
#define CNP_SEARCH_REQ_COUNT_MSBf 6907
#define CNRED_PARITY_ERR_MASKf 6908
#define CNSf 6909
#define CNTf 6910
#define CNTAG_DELETE_PRI_BITMAPf 6911
#define CNTAG_PRESENTf 6912
#define CNTAG_PRESENT_MASKf 6913
#define CNTBYGTIMERf 6914
#define CNTBYNIFf 6915
#define CNTBYPORTf 6916
#define CNTBYTIMERf 6917
#define CNTCLFCf 6918
#define CNTDEVICEFCf 6919
#define CNTFAPRCIEVENTSf 6920
#define CNTHIGHFCf 6921
#define CNTINTERFACEFCf 6922
#define CNTINTREGMASKf 6923
#define CNTLOWFCf 6924
#define CNTL_FRAME_COSf 6925
#define CNTL_FRAME_DPf 6926
#define CNTL_FRM_ENAf 6927
#define CNTMAXSIZEf 6928
#define CNTRASRDPRDf 6929
#define CNTRASWRPRDf 6930
#define CNTRCIBYLEVELf 6931
#define CNTRCIEVENTSf 6932
#define CNTRCI_BY_LEVELf 6933
#define CNTRDAPPRDf 6934
#define CNTRDPRDf 6935
#define CNTRDWRPRDf 6936
#define CNTRIDf 6937
#define CNTRLBURSTPERIODf 6938
#define CNTRLCELLCHARf 6939
#define CNTRLINTRLVDMODEf 6940
#define CNTRL_BURST_PERIODf 6941
#define CNTRL_INTRLVD_MODEf 6942
#define CNTR_ERRf 6943
#define CNTWIDTHf 6944
#define CNTWRAPPRDf 6945
#define CNTWRPRDf 6946
#define CNTWRRDPRDf 6947
#define CNTXT_ALMOST_FULL_THf 6948
#define CNTXT_FULL_THf 6949
#define CNTX_INITIATE_PAR_ERRf 6950
#define CNTX_PARITY_ERR_MASKf 6951
#define CNT_BY_GTIMERf 6952
#define CNT_BY_NIFf 6953
#define CNT_BY_PORTf 6954
#define CNT_BY_TIMERf 6955
#define CNT_DEVICE_FCf 6956
#define CNT_FAPRCI_EVENTSf 6957
#define CNT_INTERFACE_FCf 6958
#define CNT_MEMf 6959
#define CNT_MODEf 6960
#define CNT_PORT_FCf 6961
#define CNT_RASRDPRDf 6962
#define CNT_RASWRPRDf 6963
#define CNT_RCI_EVENTSf 6964
#define CNT_RDAPPRDf 6965
#define CNT_RDWRPRDf 6966
#define CNT_RD_PRDf 6967
#define CNT_VALUEf 6968
#define CNT_WRAPPRDf 6969
#define CNT_WRRDPRDf 6970
#define CNT_WR_PRDf 6971
#define CNWf 6972
#define CO0_RESET_Nf 6973
#define CO1_RESET_Nf 6974
#define CODEf 6975
#define CODE_16f 6976
#define CODE_16_PREFIXf 6977
#define CODE_16_PTR_MSBf 6978
#define CODE_WRAPf 6979
#define CODE_WRAP_DISINTf 6980
#define COEXISTDUPX2UNICASTBITMAPf 6981
#define COE_PORT_COUNT_S1Sf 6982
#define COE_VLAN_PAUSE_ENABLEf 6983
#define COE_VLAN_PAUSE_TOCPUf 6984
#define COHERENT_TABLE_FORMATf 6985
#define COHERENT_TABLE_OVERFLOW_MODEf 6986
#define COHERENT_TABLE_RETURN_NEXTf 6987
#define COLORAWAREf 6988
#define COLOR_AWAREf 6989
#define COLOR_BLINDf 6990
#define COLOR_ENABLEf 6991
#define COLOR_LIMIT_DYNAMICf 6992
#define COLOR_TMf 6993
#define COLUMNf 6994
#define COLUMNADDRf 6995
#define COLUMN_OFFSETf 6996
#define COL_ADR_BYTESf 6997
#define COL_DIFFf 6998
#define COL_WINf 6999
#define COMBINEf 7000
#define COMMANDf 7001
#define COMMAND_AGE_COUNTf 7002
#define COMMAND_DONEf 7003
#define COMMAND_FIFO_0_OVERFLOWf 7004
#define COMMAND_FIFO_0_OVERFLOW_DISINTf 7005
#define COMMAND_FIFO_1_OVERFLOWf 7006
#define COMMAND_FIFO_1_OVERFLOW_DISINTf 7007
#define COMMITTED_BUCKETCOUNTf 7008
#define COMMITTED_BUCKETSIZEf 7009
#define COMMITTED_REFRESHCOUNTf 7010
#define COMMITTED_REFRESHMAXf 7011
#define COMMON__CNTAG_DELETE_PRI_BITMAPf 7012
#define COMMON__DELETE_VNTAGf 7013
#define COMMON__DISABLE_VLAN_CHECKf 7014
#define COMMON__DISABLE_VP_PRUNINGf 7015
#define COMMON__ENABLE_VPLAG_RESOLUTIONf 7016
#define COMMON__ENABLE_VPLAG_SRC_PRUNINGf 7017
#define COMMON__EN_EFILTERf 7018
#define COMMON__FCOE_ROUTE_ENABLEf 7019
#define COMMON__MTU_ENABLEf 7020
#define COMMON__MTU_VALUEf 7021
#define COMMON__VLAN_MEMBERSHIP_PROFILEf 7022
#define COMMON__VPLAG_GROUP_PTRf 7023
#define COMMON_SCHAN_DONEf 7024
#define COMPAREf 7025
#define COMPAREKEY_16MSBSDATAf 7026
#define COMPAREKEY_16MSBSMASKf 7027
#define COMPAREPAYLOADDATAf 7028
#define COMPAREPAYLOADMASKf 7029
#define COMPAREVALIDf 7030
#define COMPARE_ACCESSED_DATAf 7031
#define COMPARE_ACCESSED_MASKf 7032
#define COMPARE_KEY_20_DATAf 7033
#define COMPARE_KEY_20_MASKf 7034
#define COMPARE_KEY_DATA_LOCATIONf 7035
#define COMPARE_MASKf 7036
#define COMPARE_PAYLOAD_DATAf 7037
#define COMPARE_PAYLOAD_MASKf 7038
#define COMPARE_PREFIXf 7039
#define COMPARE_PTR_MSBf 7040
#define COMPARE_RESERVEf 7041
#define COMPARE_VALIDf 7042
#define COMPARE_VLANf 7043
#define COMPATIBLEMCBRIDGEFALLBACKf 7044
#define COMPATIBLE_MC_BRIDGE_FALLBACKf 7045
#define COMPENSATIONf 7046
#define COMPLETEf 7047
#define COMPLETEPCECCERROR_Nf 7048
#define COMPLETEPCECCERROR_N_MASKf 7049
#define COMPLETE_PC_ECC__N_B_ERR_MASKf 7050
#define COMPLETE_PC_INITIATE_ECC_N_B_ERRf 7051
#define COMPLETE_PC_WATERMARKf 7052
#define COMPONENT_CLASSf 7053
#define COMPONENT_ID0f 7054
#define COMPONENT_ID1f 7055
#define COMPONENT_ID2f 7056
#define COMPONENT_ID3f 7057
#define COMPONENT_ID_0f 7058
#define COMPONENT_ID_1f 7059
#define COMPONENT_ID_2f 7060
#define COMPONENT_ID_3f 7061
#define COMPOSITE_ERROR_DROPf 7062
#define COMPRESS_INFO_FIFOf 7063
#define COMPRESS_INFO_FIFO_CORRECTED_ERRORf 7064
#define COMPRESS_INFO_FIFO_CORRECTED_ERROR_DISINTf 7065
#define COMPRESS_INFO_FIFO_DISABLE_ECCf 7066
#define COMPRESS_INFO_FIFO_ECC_CORRUPTf 7067
#define COMPRESS_INFO_FIFO_INIT_DONEf 7068
#define COMPRESS_INFO_FIFO_IN_0_OVERFLOWf 7069
#define COMPRESS_INFO_FIFO_IN_0_OVERFLOW_DISINTf 7070
#define COMPRESS_INFO_FIFO_IN_1_OVERFLOWf 7071
#define COMPRESS_INFO_FIFO_IN_1_OVERFLOW_DISINTf 7072
#define COMPRESS_INFO_FIFO_IN_2_OVERFLOWf 7073
#define COMPRESS_INFO_FIFO_IN_2_OVERFLOW_DISINTf 7074
#define COMPRESS_INFO_FIFO_UNCORRECTED_ERRORf 7075
#define COMPRESS_INFO_FIFO_UNCORRECTED_ERROR_DISINTf 7076
#define COMP_EN_Gf 7077
#define CONCATENATE_HASH_FIELDSf 7078
#define CONCATENATE_HASH_FIELDS_DLB_ECMPf 7079
#define CONCATENATE_HASH_FIELDS_DLB_HGTf 7080
#define CONCATENATE_HASH_FIELDS_DLB_LAGf 7081
#define CONCATENATE_HASH_FIELDS_ECMPf 7082
#define CONCATENATE_HASH_FIELDS_ENTROPY_LABELf 7083
#define CONCATENATE_HASH_FIELDS_HG_TRUNKf 7084
#define CONCATENATE_HASH_FIELDS_HG_TRUNK_FAILOVERf 7085
#define CONCATENATE_HASH_FIELDS_HG_TRUNK_NONUCf 7086
#define CONCATENATE_HASH_FIELDS_HG_TRUNK_UCf 7087
#define CONCATENATE_HASH_FIELDS_L2GRE_ECMPf 7088
#define CONCATENATE_HASH_FIELDS_LBID_NONUCf 7089
#define CONCATENATE_HASH_FIELDS_LBID_OR_ENTROPY_LABELf 7090
#define CONCATENATE_HASH_FIELDS_LBID_UCf 7091
#define CONCATENATE_HASH_FIELDS_MPLS_ECMPf 7092
#define CONCATENATE_HASH_FIELDS_PLFSf 7093
#define CONCATENATE_HASH_FIELDS_RH_ECMPf 7094
#define CONCATENATE_HASH_FIELDS_RH_HGTf 7095
#define CONCATENATE_HASH_FIELDS_RH_LAGf 7096
#define CONCATENATE_HASH_FIELDS_TRILL_ECMPf 7097
#define CONCATENATE_HASH_FIELDS_TRUNKf 7098
#define CONCATENATE_HASH_FIELDS_TRUNK_NONUCf 7099
#define CONCATENATE_HASH_FIELDS_TRUNK_UCf 7100
#define CONCATENATE_HASH_FIELDS_VPLAGf 7101
#define CONCATENATE_HASH_FIELDS_VXLAN_ECMPf 7102
#define CONCURRENTAPf 7103
#define CONDf 7104
#define CONDITIONAL_UPDATEf 7105
#define CONFIDENTIALITY_OFFSETf 7106
#define CONFIGURATIONf 7107
#define CONFIGURATION_COMPLETEf 7108
#define CONFIGURE_FLAG_CFf 7109
#define CONFIG_1f 7110
#define CONFIG_2f 7111
#define CONFIG_3f 7112
#define CONFIG_4f 7113
#define CONFIG_5f 7114
#define CONFIG_6f 7115
#define CONFIG_CNM_VERSIONf 7116
#define CONFIG_INNER_TPID_ENABLEf 7117
#define CONFIG_LOCKf 7118
#define CONFIG_MEM_0_TMf 7119
#define CONFIG_MEM_1_TMf 7120
#define CONFIG_MEM_CORRECTED_ECC_ERRORf 7121
#define CONFIG_MEM_CORRECTED_ECC_ERROR_DISINTf 7122
#define CONFIG_MEM_UNCORRECTED_ECC_ERRORf 7123
#define CONFIG_MEM_UNCORRECTED_ECC_ERROR_DISINTf 7124
#define CONFIG_OUTER_TPID_ENABLEf 7125
#define CONFIG_PORT_1B_ECC_ERRf 7126
#define CONFIG_PORT_2B_ECC_ERRf 7127
#define CONFIG_PORT_TMf 7128
#define CONFIG_QGROUP_1B_ECC_ERRf 7129
#define CONFIG_QGROUP_2B_ECC_ERRf 7130
#define CONFIG_QGROUP_TMf 7131
#define CONFIG_QUEUE_1B_ECC_ERRf 7132
#define CONFIG_QUEUE_2B_ECC_ERRf 7133
#define CONFIG_QUEUE_TMf 7134
#define CONFIG_RAND_LB_MODEf 7135
#define CONF_REG_TEST_MODEf 7136
#define CONGESTION_CONTROL_DROPf 7137
#define CONGESTION_STATEf 7138
#define CONGST_STf 7139
#define CONG_DETECT_THRESH_0f 7140
#define CONG_DETECT_THRESH_1f 7141
#define CONG_DETECT_THRESH_2f 7142
#define CONG_STATEf 7143
#define CONNECTIONCLASSf 7144
#define CONNECTION_CLASSf 7145
#define CONNECT_STATUS_CHANGEf 7146
#define CONSADDR4BANKSf 7147
#define CONSADDR8BANKSf 7148
#define CONSBANKSADDRMAPMODEf 7149
#define CONSISTENT_HASHING_CPU_TRAP_CODEf 7150
#define CONSISTENT_HASHING_ECMP_LB_KEY_SEEDf 7151
#define CONSISTENT_HASHING_ENf 7152
#define CONSISTENT_HASHING_ENABLEf 7153
#define CONSISTENT_HASHING_FORBIDDEN_TRAPSf 7154
#define CONSISTENT_HASHING_LAG_LB_HASH_INDEXf 7155
#define CONSISTENT_HASHING_LAG_LB_KEY_SEEDf 7156
#define CONSISTENT_HASHING_LAG_LB_KEY_SHIFTf 7157
#define CONSISTENT_HASHING_LOOKUP_TYPEf 7158
#define CONSISTENT_HASHING_PROGRAM_CRC_SEEDf 7159
#define CONSISTENT_HASHING_STATE_LEARN_ENABLEf 7160
#define CONSISTENT_HASHING_STRENGTHf 7161
#define CONSTANT_RATE_FLOW_ENABLEf 7162
#define CONSTANT_RATE_FLOW_PETRAf 7163
#define CONSTVALf 7164
#define CONST_VALf 7165
#define CONS_ADDR_4_BANKSf 7166
#define CONS_ADDR_8_BANKSf 7167
#define CONS_BANKS_ADDR_MAP_MODEf 7168
#define CONTf 7169
#define CONTEXTf 7170
#define CONTEXTCELLCNTf 7171
#define CONTEXTCELLCNTOf 7172
#define CONTEXTID_SIZEf 7173
#define CONTEXTOUTBOUNDMIRRORf 7174
#define CONTEXTSf 7175
#define CONTEXTSBITMAPPINGf 7176
#define CONTEXTSTATf 7177
#define CONTEXTSTATUSBITERRORf 7178
#define CONTEXTSTATUSBITERRORMASKf 7179
#define CONTEXTSTATUSECCERROR_Nf 7180
#define CONTEXTSTATUSECCERROR_N_MASKf 7181
#define CONTEXTSTATUSINITDONEf 7182
#define CONTEXTS_BIT_MAPPINGf 7183
#define CONTEXTS_SHARED_ROUND_ROBIN_ENf 7184
#define CONTEXT_ADDR_LSB_CW0f 7185
#define CONTEXT_ADDR_LSB_CW1f 7186
#define CONTEXT_ADDR_LSB_CW2f 7187
#define CONTEXT_BASE_PTRf 7188
#define CONTEXT_BREAK_PLANE_A_CNTf 7189
#define CONTEXT_BREAK_PLANE_B_CNTf 7190
#define CONTEXT_CELL_CNTf 7191
#define CONTEXT_CELL_CNTOf 7192
#define CONTEXT_CLOSE_GT2_PER_TS_ERRORf 7193
#define CONTEXT_CLOSE_GT2_PER_TS_ERROR_DISINTf 7194
#define CONTEXT_CLOSE_GT2_PER_TS_HALT_ENf 7195
#define CONTEXT_CLOSE_NOT_OPEN_ERRORf 7196
#define CONTEXT_CLOSE_NOT_OPEN_ERROR_DISINTf 7197
#define CONTEXT_CLOSE_NOT_OPEN_HALT_ENf 7198
#define CONTEXT_CLOSE_SAW1_EXP0_ERRORf 7199
#define CONTEXT_CLOSE_SAW1_EXP0_ERROR_DISINTf 7200
#define CONTEXT_CLOSE_SAW1_EXP0_HALT_ENf 7201
#define CONTEXT_CLOSE_SAW2_EXP1_ERRORf 7202
#define CONTEXT_CLOSE_SAW2_EXP1_ERROR_DISINTf 7203
#define CONTEXT_CLOSE_SAW2_EXP1_HALT_ENf 7204
#define CONTEXT_CLOSE_SOT_BEFORE_TX_ERRORf 7205
#define CONTEXT_CLOSE_SOT_BEFORE_TX_ERROR_DISINTf 7206
#define CONTEXT_CLOSE_SOT_BEFORE_TX_HALT_ENf 7207
#define CONTEXT_COLORf 7208
#define CONTEXT_COMPSf 7209
#define CONTEXT_ID_CMP_MASKf 7210
#define CONTEXT_ID_CMP_VALUEf 7211
#define CONTEXT_ID_CTRL_1f 7212
#define CONTEXT_ID_CTRL_2f 7213
#define CONTEXT_ID_CTRL_3f 7214
#define CONTEXT_ID_CTRL_4f 7215
#define CONTEXT_ID_CTRL_5f 7216
#define CONTEXT_ID_CTRL_6f 7217
#define CONTEXT_ID_CTRL_7f 7218
#define CONTEXT_ID_CTRL_8f 7219
#define CONTEXT_ID_MASKf 7220
#define CONTEXT_ID_VAL_1f 7221
#define CONTEXT_MRU_INITIATE_PAR_ERRf 7222
#define CONTEXT_MRU_PARITY_ERR_MASKf 7223
#define CONTEXT_SIZEf 7224
#define CONTEXT_STATf 7225
#define CONTEXT_STATUS_CONTROL_ECC__N_B_ERR_MASKf 7226
#define CONTEXT_STATUS_CONTROL_INITIATE_ECC_N_B_ERRf 7227
#define CONTEXT_STATUS_DATA_INITIATE_PAR_ERRf 7228
#define CONTEXT_STATUS_DATA_PARITY_ERR_MASKf 7229
#define CONTEXT_STATUS_INIT_DONEf 7230
#define CONTEXT_STORAGE_MODEf 7231
#define CONTEXT_TAGf 7232
#define CONTINUEONFAILf 7233
#define CONTINUE_BYTEf 7234
#define CONTINUOUSf 7235
#define CONTROLf 7236
#define CONTROLCELLFIFOBUFFERf 7237
#define CONTROLLED_PORT_ENABLEDf 7238
#define CONTROLLER_BUSYf 7239
#define CONTROL_CELL_FIFO_BUFFERf 7240
#define CONTROL_ERRORf 7241
#define CONTROL_PKT_MIB_COUNTER_MEM0_TMf 7242
#define CONTROL_PKT_MIB_COUNTER_MEM1_TMf 7243
#define CONTROL_WORD_HD_0f 7244
#define CONTROL_WORD_HD_1f 7245
#define CONTROL_WORD_HD_2f 7246
#define CONTROL_WORD_HD_3f 7247
#define CONTROL_WORD_MACRO_RESOLVED_0f 7248
#define CONTROL_WORD_MACRO_RESOLVED_1f 7249
#define CONTROL_WORD_MACRO_RESOLVED_2f 7250
#define CONTROL_WORD_TBP_0f 7251
#define CONTROL_WORD_TBP_0_POLARITYf 7252
#define CONTROL_WORD_TBP_1f 7253
#define CONTROL_WORD_TBP_1_POLARITYf 7254
#define CONTROL_WORD_TBP_2f 7255
#define CONTROL_WORD_TBP_2_POLARITYf 7256
#define CONTROL_WORD_TYPEf 7257
#define CONT_AFTER_CMDf 7258
#define CONT_BYTEf 7259
#define COP0_PORT_CORRECTED_ERRORf 7260
#define COP0_PORT_CORRECTED_ERROR_DISINTf 7261
#define COP0_PORT_DISABLE_PARITYf 7262
#define COP0_PORT_FORCE_UNCORRECTABLE_ERRORf 7263
#define COP0_PORT_OC_MEM_DISABLE_ECCf 7264
#define COP0_PORT_UNCORRECTED_ERRORf 7265
#define COP0_PORT_UNCORRECTED_ERROR_DISINTf 7266
#define COP1_PORT_CORRECTED_ERRORf 7267
#define COP1_PORT_CORRECTED_ERROR_DISINTf 7268
#define COP1_PORT_DISABLE_PARITYf 7269
#define COP1_PORT_FORCE_UNCORRECTABLE_ERRORf 7270
#define COP1_PORT_OC_MEM_DISABLE_ECCf 7271
#define COP1_PORT_UNCORRECTED_ERRORf 7272
#define COP1_PORT_UNCORRECTED_ERROR_DISINTf 7273
#define COPYDATAf 7274
#define COPYENGINE1PROGRAMf 7275
#define COPYENGINE2PROGRAMf 7276
#define COPYPROGRAMVARIABLEf 7277
#define COPYTO_CPUf 7278
#define COPY_BACK_COMPLETEf 7279
#define COPY_CORE_IS_IS_TO_CPUf 7280
#define COPY_COUNTf 7281
#define COPY_COUNT_0f 7282
#define COPY_COUNT_1f 7283
#define COPY_DONEf 7284
#define COPY_DROPf 7285
#define COPY_ENABLEf 7286
#define COPY_LAST_FSR_VSC_128_HDRf 7287
#define COPY_LAST_LSR_SOP_HDRf 7288
#define COPY_LAST_PRP_ERR_HDRf 7289
#define COPY_LAST_PRP_SOP_HDRf 7290
#define COPY_LAST_PRP_SOP_HDR_START_BUFf 7291
#define COPY_MASKf 7292
#define COPY_OP_COMPLETEf 7293
#define COPY_OP_COMPLETE_DISINTf 7294
#define COPY_OUT_INTERRUPTf 7295
#define COPY_OUT_INTERRUPT_DISINTf 7296
#define COPY_OVERFLOWf 7297
#define COPY_OVERFLOW_DISINTf 7298
#define COPY_QUARTERf 7299
#define COPY_SQUEUEf 7300
#define COPY_SQUEUE7_MASKf 7301
#define COPY_STREAMf 7302
#define COPY_TO_CPUf 7303
#define COPY_TO_CPU_CAPTf 7304
#define COPY_TO_CPU_MASKf 7305
#define COPY_TO_CPU_SETf 7306
#define COPY_TO_CPU_SET_ENABLEf 7307
#define COPY_TO_CPU_VALUEf 7308
#define COPY_TO_PASSTHRU_NLFf 7309
#define COPY_VARIABLEf 7310
#define COPY_VARIABLE_MASKf 7311
#define COP_DPf 7312
#define COP_LATENCYf 7313
#define CORE0f 7314
#define CORE1f 7315
#define CORE2f 7316
#define CORECOUNTf 7317
#define CORELOCKf 7318
#define COREPLLREFCLOCKDIVIDERf 7319
#define COREPLLVCOFBCLOCKDIVIDERf 7320
#define CORESIGHT_TRACE_IDf 7321
#define CORE_0f 7322
#define CORE_1f 7323
#define CORE_2f 7324
#define CORE_CLK_CPORTf 7325
#define CORE_CLK_FREQ_SELf 7326
#define CORE_CLOCK_OFFf 7327
#define CORE_CLR_COUNTf 7328
#define CORE_HALTf 7329
#define CORE_LOCAL_LPBKf 7330
#define CORE_PERST_Nf 7331
#define CORE_PLL0_LOCKf 7332
#define CORE_PLL0_STATf 7333
#define CORE_PLL0_TO_CMIC_LOCKf 7334
#define CORE_PLL1_LOCKf 7335
#define CORE_PLL1_STATf 7336
#define CORE_PLL1_TO_CMIC_LOCKf 7337
#define CORE_PLL2_LOCKf 7338
#define CORE_PLL2_STATf 7339
#define CORE_PLL2_TO_CMIC_LOCKf 7340
#define CORE_PLL3_LOCKf 7341
#define CORE_PLL3_STATf 7342
#define CORE_PLL3_TO_CMIC_LOCKf 7343
#define CORE_PLL4_TO_CMIC_LOCKf 7344
#define CORE_PLL5_TO_CMIC_LOCKf 7345
#define CORE_PLL_BYPf 7346
#define CORE_PLL_BYPASSf 7347
#define CORE_PLL_CLKIN_SELf 7348
#define CORE_PLL_CMIC_LOCKf 7349
#define CORE_PLL_LOCKf 7350
#define CORE_PLL_LOCKEDf 7351
#define CORE_PLL_LOCKED_LOSTf 7352
#define CORE_PLL_MSTR_TO_CMIC_LOCKf 7353
#define CORE_PLL_MSTR_TO_CMIC_LOCK_LOSTf 7354
#define CORE_PLL_M_DIVIDERf 7355
#define CORE_PLL_N_DIVIDERf 7356
#define CORE_PLL_STATUSf 7357
#define CORE_PLL_STAT_OUTf 7358
#define CORE_PORT_MODEf 7359
#define CORE_RB_RST_Nf 7360
#define CORE_REMOTE_LPBKf 7361
#define CORE_RESETf 7362
#define CORE_RESET_Nf 7363
#define CORE_RESTARTf 7364
#define CORRECTABLE_ECC_ERROR_ADDRESSf 7365
#define CORRECTABLE_ECC_ERROR_MEM_IDf 7366
#define CORRECTABLE_ERROR_ADDRESSf 7367
#define CORRECTABLE_ERROR_MEMORY_IDf 7368
#define CORRECTED0f 7369
#define CORRECTED1f 7370
#define CORRECTED10f 7371
#define CORRECTED11f 7372
#define CORRECTED12f 7373
#define CORRECTED13f 7374
#define CORRECTED14f 7375
#define CORRECTED15f 7376
#define CORRECTED16f 7377
#define CORRECTED17f 7378
#define CORRECTED18f 7379
#define CORRECTED19f 7380
#define CORRECTED2f 7381
#define CORRECTED20f 7382
#define CORRECTED21f 7383
#define CORRECTED22f 7384
#define CORRECTED23f 7385
#define CORRECTED24f 7386
#define CORRECTED25f 7387
#define CORRECTED26f 7388
#define CORRECTED27f 7389
#define CORRECTED28f 7390
#define CORRECTED29f 7391
#define CORRECTED3f 7392
#define CORRECTED30f 7393
#define CORRECTED31f 7394
#define CORRECTED32f 7395
#define CORRECTED33f 7396
#define CORRECTED34f 7397
#define CORRECTED35f 7398
#define CORRECTED36f 7399
#define CORRECTED4f 7400
#define CORRECTED5f 7401
#define CORRECTED6f 7402
#define CORRECTED7f 7403
#define CORRECTED8f 7404
#define CORRECTED9f 7405
#define CORRECTED_BITMAP_ERROR_0f 7406
#define CORRECTED_BITMAP_ERROR_0_DISINTf 7407
#define CORRECTED_BITMAP_ERROR_1f 7408
#define CORRECTED_BITMAP_ERROR_1_DISINTf 7409
#define CORRECTED_BITMAP_ERROR_2f 7410
#define CORRECTED_BITMAP_ERROR_2_DISINTf 7411
#define CORRECTED_BITMAP_ERROR_3f 7412
#define CORRECTED_BITMAP_ERROR_3_DISINTf 7413
#define CORRECTED_ERRORf 7414
#define CORRECTED_ERROR_0f 7415
#define CORRECTED_ERROR_0_DISINTf 7416
#define CORRECTED_ERROR_1f 7417
#define CORRECTED_ERROR_1_DISINTf 7418
#define CORRECTED_ERROR_2f 7419
#define CORRECTED_ERROR_2_DISINTf 7420
#define CORRECTED_ERROR_3f 7421
#define CORRECTED_ERROR_3_DISINTf 7422
#define CORRECTED_ERROR_4f 7423
#define CORRECTED_ERROR_4_DISINTf 7424
#define CORRECTED_ERROR_5f 7425
#define CORRECTED_ERROR_5_DISINTf 7426
#define CORRECTED_ERROR_6f 7427
#define CORRECTED_ERROR_6_DISINTf 7428
#define CORRECTED_ERROR_7f 7429
#define CORRECTED_ERROR_7_DISINTf 7430
#define CORRECTED_ERROR_DISINTf 7431
#define CORRECTED_STACK_ERROR_0f 7432
#define CORRECTED_STACK_ERROR_0_DISINTf 7433
#define CORRECTED_STACK_ERROR_1f 7434
#define CORRECTED_STACK_ERROR_1_DISINTf 7435
#define CORRECTED_STACK_ERROR_2f 7436
#define CORRECTED_STACK_ERROR_2_DISINTf 7437
#define CORRECTED_STACK_ERROR_3f 7438
#define CORRECTED_STACK_ERROR_3_DISINTf 7439
#define CORRECT_1Bf 7440
#define CORRUPT_1Bf 7441
#define CORRUPT_2Bf 7442
#define CORR_ERROR_COUNTf 7443
#define CORR_STAT_THRESHOLD_CS0f 7444
#define CORR_STAT_THRESHOLD_CS1f 7445
#define COR_1B_ERRf 7446
#define COR_1B_ERR0f 7447
#define COR_1B_ERR1f 7448
#define COSf 7449
#define COS0f 7450
#define COS0THDMODEf 7451
#define COS0WEIGHTf 7452
#define COS0_23_BMPf 7453
#define COS0_7_BMPf 7454
#define COS0_DROP_STATEf 7455
#define COS0_ENABLEf 7456
#define COS0_HOL_BITMAPf 7457
#define COS0_HOL_BITMAP_HIf 7458
#define COS0_HOL_BITMAP_LOf 7459
#define COS0_IS_SPf 7460
#define COS0_PGf 7461
#define COS0_SPIDf 7462
#define COS0_USED_PRI0_SHAREDf 7463
#define COS0_USED_Q_MINf 7464
#define COS0_USED_Q_SHAREDf 7465
#define COS0_USED_RED_SHAREDf 7466
#define COS0_USED_YELLOW_SHAREDf 7467
#define COS1f 7468
#define COS10f 7469
#define COS11f 7470
#define COS12f 7471
#define COS13f 7472
#define COS14f 7473
#define COS15f 7474
#define COS15_14_BMPf 7475
#define COS1THDMODEf 7476
#define COS1WEIGHTf 7477
#define COS1_DROP_STATEf 7478
#define COS1_ENABLEf 7479
#define COS1_HOL_BITMAPf 7480
#define COS1_HOL_BITMAP_HIf 7481
#define COS1_HOL_BITMAP_LOf 7482
#define COS1_IS_SPf 7483
#define COS1_PGf 7484
#define COS1_SPIDf 7485
#define COS1_USED_PRI0_SHAREDf 7486
#define COS1_USED_Q_MINf 7487
#define COS1_USED_Q_SHAREDf 7488
#define COS1_USED_RED_SHAREDf 7489
#define COS1_USED_YELLOW_SHAREDf 7490
#define COS2f 7491
#define COS2THDMODEf 7492
#define COS2WEIGHTf 7493
#define COS2_DROP_STATEf 7494
#define COS2_ENABLEf 7495
#define COS2_HOL_BITMAPf 7496
#define COS2_HOL_BITMAP_HIf 7497
#define COS2_HOL_BITMAP_LOf 7498
#define COS2_IS_SPf 7499
#define COS2_PGf 7500
#define COS2_SPIDf 7501
#define COS2_USED_PRI0_SHAREDf 7502
#define COS2_USED_Q_MINf 7503
#define COS2_USED_Q_SHAREDf 7504
#define COS2_USED_RED_SHAREDf 7505
#define COS2_USED_YELLOW_SHAREDf 7506
#define COS3f 7507
#define COS3THDMODEf 7508
#define COS3WEIGHTf 7509
#define COS3_DROP_STATEf 7510
#define COS3_ENABLEf 7511
#define COS3_HOL_BITMAPf 7512
#define COS3_HOL_BITMAP_HIf 7513
#define COS3_HOL_BITMAP_LOf 7514
#define COS3_IS_SPf 7515
#define COS3_PGf 7516
#define COS3_SPIDf 7517
#define COS3_USED_PRI0_SHAREDf 7518
#define COS3_USED_Q_MINf 7519
#define COS3_USED_Q_SHAREDf 7520
#define COS3_USED_RED_SHAREDf 7521
#define COS3_USED_YELLOW_SHAREDf 7522
#define COS4f 7523
#define COS4THDMODEf 7524
#define COS4WEIGHTf 7525
#define COS4_DROP_STATEf 7526
#define COS4_ENABLEf 7527
#define COS4_HOL_BITMAPf 7528
#define COS4_HOL_BITMAP_HIf 7529
#define COS4_HOL_BITMAP_LOf 7530
#define COS4_IS_SPf 7531
#define COS4_PGf 7532
#define COS4_SPIDf 7533
#define COS4_USED_PRI0_SHAREDf 7534
#define COS4_USED_Q_MINf 7535
#define COS4_USED_Q_SHAREDf 7536
#define COS4_USED_RED_SHAREDf 7537
#define COS4_USED_YELLOW_SHAREDf 7538
#define COS5f 7539
#define COS5THDMODEf 7540
#define COS5WEIGHTf 7541
#define COS5_DROP_STATEf 7542
#define COS5_ENABLEf 7543
#define COS5_HOL_BITMAPf 7544
#define COS5_HOL_BITMAP_HIf 7545
#define COS5_HOL_BITMAP_LOf 7546
#define COS5_IS_SPf 7547
#define COS5_PGf 7548
#define COS5_SPIDf 7549
#define COS5_USED_PRI0_SHAREDf 7550
#define COS5_USED_Q_MINf 7551
#define COS5_USED_Q_SHAREDf 7552
#define COS5_USED_RED_SHAREDf 7553
#define COS5_USED_YELLOW_SHAREDf 7554
#define COS6f 7555
#define COS6THDMODEf 7556
#define COS6WEIGHTf 7557
#define COS6_DROP_STATEf 7558
#define COS6_ENABLEf 7559
#define COS6_HOL_BITMAPf 7560
#define COS6_HOL_BITMAP_HIf 7561
#define COS6_HOL_BITMAP_LOf 7562
#define COS6_IS_SPf 7563
#define COS6_PGf 7564
#define COS6_SPIDf 7565
#define COS6_USED_PRI0_SHAREDf 7566
#define COS6_USED_Q_MINf 7567
#define COS6_USED_Q_SHAREDf 7568
#define COS6_USED_RED_SHAREDf 7569
#define COS6_USED_YELLOW_SHAREDf 7570
#define COS7f 7571
#define COS7THDMODEf 7572
#define COS7WEIGHTf 7573
#define COS7_DROP_STATEf 7574
#define COS7_ENABLEf 7575
#define COS7_HOL_BITMAPf 7576
#define COS7_HOL_BITMAP_HIf 7577
#define COS7_HOL_BITMAP_LOf 7578
#define COS7_IS_SPf 7579
#define COS7_PGf 7580
#define COS7_SPIDf 7581
#define COS7_USED_PRI0_SHAREDf 7582
#define COS7_USED_Q_MINf 7583
#define COS7_USED_Q_SHAREDf 7584
#define COS7_USED_RED_SHAREDf 7585
#define COS7_USED_YELLOW_SHAREDf 7586
#define COS8f 7587
#define COS8_ENABLEf 7588
#define COS8_IS_SPf 7589
#define COS8_SPIDf 7590
#define COS9f 7591
#define COS9_ENABLEf 7592
#define COS9_IS_SPf 7593
#define COS9_SPIDf 7594
#define COSARBf 7595
#define COSCNT0f 7596
#define COSCNT1f 7597
#define COSCNT2f 7598
#define COSCNT3f 7599
#define COSCNT4f 7600
#define COSCNT5f 7601
#define COSCNT6f 7602
#define COSCNT7f 7603
#define COSC_TEST_ENABLEf 7604
#define COSLC_COUNTf 7605
#define COSMASKf 7606
#define COSMASKRXENf 7607
#define COSPROFILEf 7608
#define COSPROFILEUSEL2f 7609
#define COSPROFILEUSEL3f 7610
#define COSQUEUESTATf 7611
#define COSTf 7612
#define COST0f 7613
#define COST1f 7614
#define COST2f 7615
#define COSWEIGHTSf 7616
#define COS_0f 7617
#define COS_1f 7618
#define COS_2f 7619
#define COS_3f 7620
#define COS_4f 7621
#define COS_5f 7622
#define COS_6f 7623
#define COS_7f 7624
#define COS_BITMAPf 7625
#define COS_BIT_OFFSETf 7626
#define COS_BMPf 7627
#define COS_BYTE_OFFSETf 7628
#define COS_COUNTf 7629
#define COS_ENABLEf 7630
#define COS_IS_SPf 7631
#define COS_MAP_0f 7632
#define COS_MAP_1f 7633
#define COS_MAP_10f 7634
#define COS_MAP_11f 7635
#define COS_MAP_12f 7636
#define COS_MAP_13f 7637
#define COS_MAP_14f 7638
#define COS_MAP_15f 7639
#define COS_MAP_16f 7640
#define COS_MAP_17f 7641
#define COS_MAP_18f 7642
#define COS_MAP_19f 7643
#define COS_MAP_2f 7644
#define COS_MAP_20f 7645
#define COS_MAP_21f 7646
#define COS_MAP_22f 7647
#define COS_MAP_23f 7648
#define COS_MAP_24f 7649
#define COS_MAP_25f 7650
#define COS_MAP_26f 7651
#define COS_MAP_27f 7652
#define COS_MAP_28f 7653
#define COS_MAP_29f 7654
#define COS_MAP_3f 7655
#define COS_MAP_30f 7656
#define COS_MAP_31f 7657
#define COS_MAP_32f 7658
#define COS_MAP_33f 7659
#define COS_MAP_34f 7660
#define COS_MAP_35f 7661
#define COS_MAP_36f 7662
#define COS_MAP_37f 7663
#define COS_MAP_38f 7664
#define COS_MAP_39f 7665
#define COS_MAP_4f 7666
#define COS_MAP_40f 7667
#define COS_MAP_41f 7668
#define COS_MAP_42f 7669
#define COS_MAP_43f 7670
#define COS_MAP_44f 7671
#define COS_MAP_45f 7672
#define COS_MAP_46f 7673
#define COS_MAP_47f 7674
#define COS_MAP_48f 7675
#define COS_MAP_49f 7676
#define COS_MAP_5f 7677
#define COS_MAP_50f 7678
#define COS_MAP_51f 7679
#define COS_MAP_52f 7680
#define COS_MAP_53f 7681
#define COS_MAP_54f 7682
#define COS_MAP_55f 7683
#define COS_MAP_56f 7684
#define COS_MAP_57f 7685
#define COS_MAP_58f 7686
#define COS_MAP_59f 7687
#define COS_MAP_6f 7688
#define COS_MAP_60f 7689
#define COS_MAP_61f 7690
#define COS_MAP_62f 7691
#define COS_MAP_63f 7692
#define COS_MAP_7f 7693
#define COS_MAP_8f 7694
#define COS_MAP_9f 7695
#define COS_MAP_PROFILEf 7696
#define COS_MASKf 7697
#define COS_MODEf 7698
#define COS_MODE_SELf 7699
#define COS_NUMf 7700
#define COS_PRIf 7701
#define COS_PROFILEf 7702
#define COS_PROFILE_MASKf 7703
#define COS_PROFILE_TO_USE_LAYER_2_PCPf 7704
#define COS_PROFILE_USE_L_2f 7705
#define COS_PROFILE_USE_L_3f 7706
#define COS_QUEUEf 7707
#define COS_RX_ENf 7708
#define COS_STATEf 7709
#define COS_SWITCH_ERRORf 7710
#define COS_SWITCH_ERROR_DISINTf 7711
#define COS_VALUEf 7712
#define COUNTf 7713
#define COUNTAf 7714
#define COUNTALLCOPIESf 7715
#define COUNTBf 7716
#define COUNTBYGTIMERf 7717
#define COUNTERf 7718
#define COUNTER0f 7719
#define COUNTER1f 7720
#define COUNTER2f 7721
#define COUNTER3f 7722
#define COUNTERACTIONENABLEf 7723
#define COUNTERBASEOUTLIFf 7724
#define COUNTERBASETMf 7725
#define COUNTERBASEVSIf 7726
#define COUNTERCOMPENSIONf 7727
#define COUNTERDECREAMENTf 7728
#define COUNTERDPMAPf 7729
#define COUNTERPTR0f 7730
#define COUNTERPTR0OWf 7731
#define COUNTERPTR1f 7732
#define COUNTERPTR1OWf 7733
#define COUNTERRANGEHIGHOUTLIFf 7734
#define COUNTERRANGEHIGHTMf 7735
#define COUNTERRANGEHIGHVSIf 7736
#define COUNTERRANGELOWOUTLIFf 7737
#define COUNTERRANGELOWTMf 7738
#define COUNTERRANGELOWVSIf 7739
#define COUNTERRESETf 7740
#define COUNTERSf 7741
#define COUNTERS_MEM_PARITY_ENf 7742
#define COUNTER_0_MODEf 7743
#define COUNTER_0_MODE_0_BASEf 7744
#define COUNTER_0_MODE_1_BASEf 7745
#define COUNTER_0_MODE_2_BASEf 7746
#define COUNTER_0_MODE_3_BASEf 7747
#define COUNTER_0_POINTER_BASEf 7748
#define COUNTER_0_SOURCEf 7749
#define COUNTER_1_ACTIONf 7750
#define COUNTER_1_IDf 7751
#define COUNTER_1_LOCATIONf 7752
#define COUNTER_1_MODEf 7753
#define COUNTER_1_MODE_0_BASEf 7754
#define COUNTER_1_MODE_1_BASEf 7755
#define COUNTER_1_MODE_2_BASEf 7756
#define COUNTER_1_MODE_3_BASEf 7757
#define COUNTER_1_POINTER_BASEf 7758
#define COUNTER_1_SOURCEf 7759
#define COUNTER_2_ACTIONf 7760
#define COUNTER_2_IDf 7761
#define COUNTER_2_LOCATIONf 7762
#define COUNTER_ADDRESSf 7763
#define COUNTER_BASE_Af 7764
#define COUNTER_BASE_Bf 7765
#define COUNTER_CLEAR_ON_READf 7766
#define COUNTER_COMPENSATIONf 7767
#define COUNTER_COMPENSIONf 7768
#define COUNTER_DISABLEf 7769
#define COUNTER_ENf 7770
#define COUNTER_ENABLEf 7771
#define COUNTER_ENABLE_EVENT_1f 7772
#define COUNTER_ENABLE_EVENT_2f 7773
#define COUNTER_ENCLRf 7774
#define COUNTER_ENSETf 7775
#define COUNTER_EVENT_SOURCE0f 7776
#define COUNTER_EVENT_SOURCE1f 7777
#define COUNTER_FOR_PROFILE_0f 7778
#define COUNTER_FOR_PROFILE_1f 7779
#define COUNTER_FOR_PROFILE_2f 7780
#define COUNTER_FOR_PROFILE_3f 7781
#define COUNTER_IDf 7782
#define COUNTER_IDXf 7783
#define COUNTER_ID_MASKf 7784
#define COUNTER_INCf 7785
#define COUNTER_INDEXf 7786
#define COUNTER_INTERRUPT_GEN0f 7787
#define COUNTER_INTERRUPT_GEN1f 7788
#define COUNTER_MEM_PARITY_ERRf 7789
#define COUNTER_MEM_PARITY_ERR_INTR_ENABLEf 7790
#define COUNTER_MODEf 7791
#define COUNTER_MODE_Af 7792
#define COUNTER_MODE_Bf 7793
#define COUNTER_MUX_DATA_STAGING_PARITY_ENf 7794
#define COUNTER_OUT_LIF_RANGE_0_HIGHf 7795
#define COUNTER_OUT_LIF_RANGE_0_LOWf 7796
#define COUNTER_OUT_LIF_RANGE_1_HIGHf 7797
#define COUNTER_OUT_LIF_RANGE_1_LOWf 7798
#define COUNTER_OVERFLOWf 7799
#define COUNTER_OVFf 7800
#define COUNTER_OVF_IENCLRf 7801
#define COUNTER_OVF_IENSETf 7802
#define COUNTER_PARITY_ENf 7803
#define COUNTER_POINTERf 7804
#define COUNTER_POINTER_0_SHIFTf 7805
#define COUNTER_POINTER_1_SHIFTf 7806
#define COUNTER_POINTER_MASKf 7807
#define COUNTER_POOL_ENABLEf 7808
#define COUNTER_POOL_INDEXf 7809
#define COUNTER_POOL_NUMBERf 7810
#define COUNTER_PORT_1B_ECC_ERRf 7811
#define COUNTER_PORT_2B_ECC_ERRf 7812
#define COUNTER_PORT_TMf 7813
#define COUNTER_PROFILEf 7814
#define COUNTER_PROFILE_OFFSET_1f 7815
#define COUNTER_PROFILE_OFFSET_2f 7816
#define COUNTER_PROFILE_OFFSET_3f 7817
#define COUNTER_PROFILE_OFFSET_4f 7818
#define COUNTER_PROFILE_OFFSET_5f 7819
#define COUNTER_PTR_0f 7820
#define COUNTER_PTR_0_OWf 7821
#define COUNTER_PTR_0_UPDATEf 7822
#define COUNTER_PTR_1f 7823
#define COUNTER_PTR_1_OWf 7824
#define COUNTER_PTR_1_UPDATEf 7825
#define COUNTER_QGROUP_1B_ECC_ERRf 7826
#define COUNTER_QGROUP_2B_ECC_ERRf 7827
#define COUNTER_QGROUP_TMf 7828
#define COUNTER_QUEUE_1B_ECC_ERRf 7829
#define COUNTER_QUEUE_2B_ECC_ERRf 7830
#define COUNTER_QUEUE_TMf 7831
#define COUNTER_RELOAD_EVENT_1f 7832
#define COUNTER_RELOAD_EVENT_2f 7833
#define COUNTER_RELOAD_VALUE_1f 7834
#define COUNTER_RELOAD_VALUE_2f 7835
#define COUNTER_RESETf 7836
#define COUNTER_ROLLOVERf 7837
#define COUNTER_SELECTf 7838
#define COUNTER_SETf 7839
#define COUNTER_SET_ENABLEf 7840
#define COUNTER_SLICE_0_CORRECTED_ERRORf 7841
#define COUNTER_SLICE_0_CORRECTED_ERROR_DISINTf 7842
#define COUNTER_SLICE_0_ENABLE_ECCf 7843
#define COUNTER_SLICE_0_ERROR_ADDRf 7844
#define COUNTER_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 7845
#define COUNTER_SLICE_0_INITf 7846
#define COUNTER_SLICE_0_INIT_DONEf 7847
#define COUNTER_SLICE_0_INIT_DONE_DISINTf 7848
#define COUNTER_SLICE_0_UNCORRECTED_ERRORf 7849
#define COUNTER_SLICE_0_UNCORRECTED_ERROR_DISINTf 7850
#define COUNTER_SLICE_1_CORRECTED_ERRORf 7851
#define COUNTER_SLICE_1_CORRECTED_ERROR_DISINTf 7852
#define COUNTER_SLICE_1_ENABLE_ECCf 7853
#define COUNTER_SLICE_1_ERROR_ADDRf 7854
#define COUNTER_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 7855
#define COUNTER_SLICE_1_INITf 7856
#define COUNTER_SLICE_1_INIT_DONEf 7857
#define COUNTER_SLICE_1_INIT_DONE_DISINTf 7858
#define COUNTER_SLICE_1_UNCORRECTED_ERRORf 7859
#define COUNTER_SLICE_1_UNCORRECTED_ERROR_DISINTf 7860
#define COUNTER_SLICE_2_CORRECTED_ERRORf 7861
#define COUNTER_SLICE_2_CORRECTED_ERROR_DISINTf 7862
#define COUNTER_SLICE_2_ENABLE_ECCf 7863
#define COUNTER_SLICE_2_ERROR_ADDRf 7864
#define COUNTER_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 7865
#define COUNTER_SLICE_2_INITf 7866
#define COUNTER_SLICE_2_INIT_DONEf 7867
#define COUNTER_SLICE_2_INIT_DONE_DISINTf 7868
#define COUNTER_SLICE_2_UNCORRECTED_ERRORf 7869
#define COUNTER_SLICE_2_UNCORRECTED_ERROR_DISINTf 7870
#define COUNTER_SLICE_3_CORRECTED_ERRORf 7871
#define COUNTER_SLICE_3_CORRECTED_ERROR_DISINTf 7872
#define COUNTER_SLICE_3_ENABLE_ECCf 7873
#define COUNTER_SLICE_3_ERROR_ADDRf 7874
#define COUNTER_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 7875
#define COUNTER_SLICE_3_INITf 7876
#define COUNTER_SLICE_3_INIT_DONEf 7877
#define COUNTER_SLICE_3_INIT_DONE_DISINTf 7878
#define COUNTER_SLICE_3_UNCORRECTED_ERRORf 7879
#define COUNTER_SLICE_3_UNCORRECTED_ERROR_DISINTf 7880
#define COUNTER_SOURCESf 7881
#define COUNTER_UPDATE_0_FIFO_OVERFLOWf 7882
#define COUNTER_UPDATE_0_FIFO_OVERFLOW_DISINTf 7883
#define COUNTER_UPDATE_0_OCM_FIFO_OVERFLOWf 7884
#define COUNTER_UPDATE_0_OCM_FIFO_OVERFLOW_DISINTf 7885
#define COUNTER_UPDATE_0_OCM_SYNC_ERRORf 7886
#define COUNTER_UPDATE_0_OCM_SYNC_ERROR_DISINTf 7887
#define COUNTER_UPDATE_1_FIFO_OVERFLOWf 7888
#define COUNTER_UPDATE_1_FIFO_OVERFLOW_DISINTf 7889
#define COUNTER_UPDATE_1_OCM_FIFO_OVERFLOWf 7890
#define COUNTER_UPDATE_1_OCM_FIFO_OVERFLOW_DISINTf 7891
#define COUNTER_UPDATE_1_OCM_SYNC_ERRORf 7892
#define COUNTER_UPDATE_1_OCM_SYNC_ERROR_DISINTf 7893
#define COUNTER_VALUEf 7894
#define COUNTER_VALUE_1f 7895
#define COUNTER_VALUE_2f 7896
#define COUNTER_Wf 7897
#define COUNTER_WR_ENBf 7898
#define COUNTOUTOFRANGEf 7899
#define COUNT_0f 7900
#define COUNT_1f 7901
#define COUNT_2f 7902
#define COUNT_3f 7903
#define COUNT_4KBf 7904
#define COUNT_Af 7905
#define COUNT_ALL_COPIESf 7906
#define COUNT_Bf 7907
#define COUNT_BY_GTIMERf 7908
#define COUNT_ECC_1Bf 7909
#define COUNT_ECC_2Bf 7910
#define COUNT_EMIR_DROPf 7911
#define COUNT_ENABLEf 7912
#define COUNT_GTE_HITHRf 7913
#define COUNT_HI_THRf 7914
#define COUNT_LO_THRf 7915
#define COUNT_MODEf 7916
#define COUNT_VALUEf 7917
#define COUNT_VALUE_MASKf 7918
#define COUPLINGFLAGf 7919
#define COUPLING_FLAGf 7920
#define CO_LVLf 7921
#define CPf 7922
#define CP14_USER_DISf 7923
#define CPB_DCMf 7924
#define CPB_PARITY_ENf 7925
#define CPB_PAR_ERRf 7926
#define CPB_PMf 7927
#define CPB_TMf 7928
#define CPCLASSf 7929
#define CPCSELf 7930
#define CPDMDONEBERRFIXEDf 7931
#define CPDMDONEBERRFIXEDMASKf 7932
#define CPDMDTWOBERRf 7933
#define CPDMDTWOBERRMASKf 7934
#define CPDMD_ECC__N_B_ERR_MASKf 7935
#define CPDMS_PARITY_ERR_MASKf 7936
#define CPDM_0_0_TMf 7937
#define CPDM_0_1_TMf 7938
#define CPDM_0_2_TMf 7939
#define CPDM_0_3_TMf 7940
#define CPDM_0_CORRECTED_ERRORf 7941
#define CPDM_0_CORRECTED_ERROR_DISINTf 7942
#define CPDM_0_DISABLE_ECCf 7943
#define CPDM_0_ECC_CORRUPTf 7944
#define CPDM_0_ECC_ERROR_ADDRESSf 7945
#define CPDM_0_UNCORRECTABLE_ERRORf 7946
#define CPDM_0_UNCORRECTABLE_ERROR_DISINTf 7947
#define CPDM_1_0_TMf 7948
#define CPDM_1_1_TMf 7949
#define CPDM_1_2_TMf 7950
#define CPDM_1_3_TMf 7951
#define CPDM_1_CORRECTED_ERRORf 7952
#define CPDM_1_CORRECTED_ERROR_DISINTf 7953
#define CPDM_1_DISABLE_ECCf 7954
#define CPDM_1_ECC_CORRUPTf 7955
#define CPDM_1_ECC_ERROR_ADDRESSf 7956
#define CPDM_1_UNCORRECTABLE_ERRORf 7957
#define CPDM_1_UNCORRECTABLE_ERROR_DISINTf 7958
#define CPEIGHTQSSETMODEf 7959
#define CPENABLEf 7960
#define CPENQEARLYUPf 7961
#define CPENQUED1f 7962
#define CPFBMAXVALf 7963
#define CPFIXEDSAMPLEBASEf 7964
#define CPHAf 7965
#define CPHMEM_TMf 7966
#define CPIDf 7967
#define CPMf 7968
#define CPM_INITIATE_PAR_ERRf 7969
#define CPM_PARITY_ERR_MASKf 7970
#define CPOLf 7971
#define CPORT_COREf 7972
#define CPORT_ERRf 7973
#define CPQEQf 7974
#define CPQERRORPOINTERf 7975
#define CPQLERRf 7976
#define CPQNUMHIGHf 7977
#define CPQNUMLOWf 7978
#define CPQNUMODDSELf 7979
#define CPQSIZEOLDf 7980
#define CPQUANTDIVf 7981
#define CPQ_COS_QEMPTYf 7982
#define CPQ_ENf 7983
#define CPQ_EN0f 7984
#define CPQ_EN1f 7985
#define CPQ_EN2f 7986
#define CPQ_EN3f 7987
#define CPQ_EN4f 7988
#define CPQ_EN5f 7989
#define CPQ_EN6f 7990
#define CPQ_EN7f 7991
#define CPQ_EN8f 7992
#define CPQ_EN9f 7993
#define CPQ_EN_MEMf 7994
#define CPQ_IDf 7995
#define CPQ_INDEXf 7996
#define CPQ_JITTERf 7997
#define CPQ_LENOLDf 7998
#define CPQ_PROFILE_INDEXf 7999
#define CPQ_PROFILE_INDEX0f 8000
#define CPQ_PROFILE_INDEX1f 8001
#define CPQ_PROFILE_INDEX2f 8002
#define CPQ_PROFILE_INDEX3f 8003
#define CPQ_PROFILE_INDEX4f 8004
#define CPQ_PROFILE_INDEX5f 8005
#define CPQ_PROFILE_INDEX6f 8006
#define CPQ_PROFILE_INDEX7f 8007
#define CPQ_PROFILE_INDEX8f 8008
#define CPQ_PROFILE_INDEX9f 8009
#define CPQ_QFB_MEMf 8010
#define CPQ_QLEN_MEMf 8011
#define CPQ_QNTZFBf 8012
#define CPQ_SIf 8013
#define CPQ_TSSLSf 8014
#define CPQ_TSSLS_MEMf 8015
#define CPRf 8016
#define CPSAMPLEBASE0f 8017
#define CPSAMPLEBASE1f 8018
#define CPSAMPLEBASE2f 8019
#define CPSAMPLEBASE3f 8020
#define CPSAMPLEBASE4f 8021
#define CPSAMPLEBASE5f 8022
#define CPSAMPLEBASE6f 8023
#define CPSAMPLEBASE7f 8024
#define CPSMPRESSHIFTf 8025
#define CPS_RESETf 8026
#define CPS_RESET_MASKf 8027
#define CPTQPf 8028
#define CPTRDCRBALf 8029
#define CPTRDCRSf 8030
#define CPTRDFSMRQCTRLf 8031
#define CPTRDINDQCQf 8032
#define CPTRDONEPKTDEQf 8033
#define CPTRDQSZf 8034
#define CPTRDVALIDf 8035
#define CPTRDWDDELf 8036
#define CPTRD_CRSf 8037
#define CPTRD_CR_BALf 8038
#define CPTRD_FSMRQ_CTRLf 8039
#define CPTRD_IN_DQCQf 8040
#define CPTRD_ONE_PKT_DEQf 8041
#define CPTRD_QSZf 8042
#define CPTRD_VALIDf 8043
#define CPTRD_WD_DELf 8044
#define CPUf 8045
#define CPU0_ACCESS_ENf 8046
#define CPU0_COHERENCY_MODEf 8047
#define CPU0_COMPONENT_ACCESSf 8048
#define CPU0_GLOBAL_TIMERf 8049
#define CPU0_POWERDOWN_TIMERf 8050
#define CPU0_PRIVATE_TIMERf 8051
#define CPU0_STATUSf 8052
#define CPU0_TAG_RAM_SIZESf 8053
#define CPU0_WAYSf 8054
#define CPU1_ACCESS_ENf 8055
#define CPU1_COHERENCY_MODEf 8056
#define CPU1_COMPONENT_ACCESSf 8057
#define CPU1_GLOBAL_TIMERf 8058
#define CPU1_PRIVATE_TIMERf 8059
#define CPU1_STATUSf 8060
#define CPU1_TAG_RAM_SIZESf 8061
#define CPU1_WAYSf 8062
#define CPU2_ACCESS_ENf 8063
#define CPU2_COHERENCY_MODEf 8064
#define CPU2_COMPONENT_ACCESSf 8065
#define CPU2_GLOBAL_TIMERf 8066
#define CPU2_PRIVATE_TIMERf 8067
#define CPU2_STATUSf 8068
#define CPU2_TAG_RAM_SIZESf 8069
#define CPU2_WAYSf 8070
#define CPU3_ACCESS_ENf 8071
#define CPU3_COHERENCY_MODEf 8072
#define CPU3_COMPONENT_ACCESSf 8073
#define CPU3_GLOBAL_TIMERf 8074
#define CPU3_PRIVATE_TIMERf 8075
#define CPU3_STATUSf 8076
#define CPU3_TAG_RAM_SIZESf 8077
#define CPU3_WAYSf 8078
#define CPUCELLBUFF0f 8079
#define CPUCELLBUFF1f 8080
#define CPUCELLBUFF2f 8081
#define CPUCELLSIZEf 8082
#define CPUCMDVLDf 8083
#define CPUCNTCELLFNEf 8084
#define CPUCNTCELLFNEMASKf 8085
#define CPUDATACELLf 8086
#define CPUDATACELLAf 8087
#define CPUDATACELLBf 8088
#define CPUDATACELLCf 8089
#define CPUDATACELLDf 8090
#define CPUDATACELLFNEA0f 8091
#define CPUDATACELLFNEA0MASKf 8092
#define CPUDATACELLFNEA1f 8093
#define CPUDATACELLFNEA1MASKf 8094
#define CPUDATACELLFNEB0f 8095
#define CPUDATACELLFNEB0MASKf 8096
#define CPUDATACELLFNEB1f 8097
#define CPUDATACELLFNEB1MASKf 8098
#define CPUDATACELLFNE_A_0_P_INTf 8099
#define CPUDATACELLFNE_A_0_P_INT_MASKf 8100
#define CPUDATACELLFNE_A_0_S_INTf 8101
#define CPUDATACELLFNE_A_0_S_INT_MASKf 8102
#define CPUDATACELLFNE_A_1_P_INTf 8103
#define CPUDATACELLFNE_A_1_P_INT_MASKf 8104
#define CPUDATACELLFNE_A_1_S_INTf 8105
#define CPUDATACELLFNE_A_1_S_INT_MASKf 8106
#define CPUDATACELLFOA0f 8107
#define CPUDATACELLFOA1f 8108
#define CPUDATACELLFOB0f 8109
#define CPUDATACELLFOB1f 8110
#define CPUDEBUGSELf 8111
#define CPUDELAYENf 8112
#define CPUFAPPORTf 8113
#define CPUHALT_Nf 8114
#define CPUIFBADPARITYDATAf 8115
#define CPUIFDISPKTSTREAMINGf 8116
#define CPUIFDRVf 8117
#define CPUIFENABLEODTf 8118
#define CPUIFENABLETIMEOUTCNTf 8119
#define CPUIFERRDATAARRIVEDf 8120
#define CPUIFERRDATAARRIVEDMASKf 8121
#define CPUIFINPHASEf 8122
#define CPUIFMODEf 8123
#define CPUIFMULTIPORTMODEf 8124
#define CPUIFNODISBADPARITYf 8125
#define CPUIFOUTPHASEf 8126
#define CPUIFPACKETSIZEERRf 8127
#define CPUIFPACKETSIZEERRMASKf 8128
#define CPUIFQUIETMODEf 8129
#define CPUIFREADREGTIMEOUTf 8130
#define CPUIFREADREGTIMEOUTMASKf 8131
#define CPUIFRECIEVEFLOWCONTROLEVENTSCOUNTf 8132
#define CPUIFRECIEVEFLOWCONTROLEVENTSCOUNTOVERFLOWf 8133
#define CPUIFRXCMDPRTYERRf 8134
#define CPUIFRXCMDPRTYERRMASKf 8135
#define CPUIFRXCMDSEQERRf 8136
#define CPUIFRXCMDSEQERRMASKf 8137
#define CPUIFRXCMDTYPEERRf 8138
#define CPUIFRXCMDTYPEERRMASKf 8139
#define CPUIFRXPKTPRTYERRf 8140
#define CPUIFRXPKTPRTYERRMASKf 8141
#define CPUIFRXPKTSEQERRf 8142
#define CPUIFRXPKTSEQERRMASKf 8143
#define CPUIFSPEEDf 8144
#define CPUIFTIMEOUTPRDf 8145
#define CPUIFTRANSMITFLOWCONTROLEVENTSCOUNTf 8146
#define CPUIFTRANSMITFLOWCONTROLEVENTSCOUNTOVERFLOWf 8147
#define CPUIFTXEOPERRf 8148
#define CPUIFTXEOPERRMASKf 8149
#define CPUIFTXSOPERRf 8150
#define CPUIFTXSOPERRMASKf 8151
#define CPUIF_32BYTESPACKERRf 8152
#define CPUIF_32BYTESPACKERRMASKf 8153
#define CPUIF_64BYTESPACKERRf 8154
#define CPUIF_64BYTESPACKERRMASKf 8155
#define CPULASTHEADERf 8156
#define CPULINKNUMf 8157
#define CPULOOKUPKEYf 8158
#define CPULOOKUPTRIGGERf 8159
#define CPUMAXCRRATEf 8160
#define CPUNOFRAGf 8161
#define CPUPACKETCOUNTERf 8162
#define CPUPKTMETER_FASTCLKf 8163
#define CPUPORTDELAYf 8164
#define CPUPORTLEARNDISABLEf 8165
#define CPUQ_MCQ_FIFO_BASEf 8166
#define CPUSLOTMINTIMERf 8167
#define CPUSPRCALLENAf 8168
#define CPUSPRCALLENBf 8169
#define CPUSPRMAXBURSTAf 8170
#define CPUSPRMAXBURSTBf 8171
#define CPUSPRRATEAf 8172
#define CPUSPRRATEBf 8173
#define CPUSTRICTPRENf 8174
#define CPUSUMOFPORTSf 8175
#define CPUTDM2BYTESFTMHf 8176
#define CPUTRAPCODEf 8177
#define CPUTRAPCODELSBf 8178
#define CPUTRGf 8179
#define CPUWEIGHTf 8180
#define CPUXQ_HEADERf 8181
#define CPU_BUF_ECC_ENf 8182
#define CPU_BYPASS_ECC_PARf 8183
#define CPU_CAPT_CELL_FNE_INTf 8184
#define CPU_CAPT_CELL_FNE_INT_MASKf 8185
#define CPU_CELL_BUFFf 8186
#define CPU_CELL_SIZEf 8187
#define CPU_CELL_WAIT_COUNTf 8188
#define CPU_CHANNELf 8189
#define CPU_CMD_VLDf 8190
#define CPU_CNT_CELL_FNEf 8191
#define CPU_CNT_CELL_FNE_MASKf 8192
#define CPU_COSf 8193
#define CPU_COS_BUCKET_OVERFLOWf 8194
#define CPU_COS_BUCKET_OVERFLOW_MASKf 8195
#define CPU_COS_CAPTf 8196
#define CPU_COS_MAP_TCAM_TMf 8197
#define CPU_COS_SETf 8198
#define CPU_COS_SET_ENABLEf 8199
#define CPU_CREDITSf 8200
#define CPU_CREDITS_OVFf 8201
#define CPU_CTXT_MAP_INITIATE_PAR_ERRf 8202
#define CPU_CTXT_MAP_PARITY_ERR_MASKf 8203
#define CPU_DATA_CELL_0f 8204
#define CPU_DATA_CELL_1f 8205
#define CPU_DATA_CELL_2f 8206
#define CPU_DATA_CELL_3f 8207
#define CPU_DATA_CELL_4f 8208
#define CPU_DATA_CELL_APf 8209
#define CPU_DATA_CELL_ASf 8210
#define CPU_DATA_CELL_BPf 8211
#define CPU_DATA_CELL_BSf 8212
#define CPU_DATA_CELL_FOA_0_Pf 8213
#define CPU_DATA_CELL_FOA_0_Sf 8214
#define CPU_DATA_CELL_FOA_1_Pf 8215
#define CPU_DATA_CELL_FOA_1_Sf 8216
#define CPU_DEBUG_SELf 8217
#define CPU_DEFAULT_PRIORITYf 8218
#define CPU_DELETE_BUFFER_VALIDf 8219
#define CPU_DEL_BUFF_CNTf 8220
#define CPU_DEL_BUFF_CNT_OVFf 8221
#define CPU_DISABLEf 8222
#define CPU_ERR_DATA_ARRIVEDf 8223
#define CPU_ERR_DATA_ARRIVED_MASKf 8224
#define CPU_ERR_UNEXPECTED_SOPf 8225
#define CPU_ERR_UNEXPECTED_SOP_MASKf 8226
#define CPU_FAST_PORT_ENf 8227
#define CPU_FLOW_CNTL_ONf 8228
#define CPU_FPCOPY_PRIORITYf 8229
#define CPU_ICMP_REDIRECT_PRIORITYf 8230
#define CPU_IFf 8231
#define CPU_IFC_DELAYf 8232
#define CPU_IFC_NUMf 8233
#define CPU_IFC_SOP_ONLY_DELAYf 8234
#define CPU_INFO_REPLY_COUNTERf 8235
#define CPU_INFO_REPLY_ERRf 8236
#define CPU_INFO_REPLY_ERROR_COUNTERf 8237
#define CPU_INFO_REPLY_ERR_MASKf 8238
#define CPU_INFO_REPLY_OVFf 8239
#define CPU_INFO_REPLY_OVF_COUNTERf 8240
#define CPU_INFO_REPLY_OVF_MASKf 8241
#define CPU_INFO_REPLY_VALIDf 8242
#define CPU_INFO_REPLY_VALID_MASKf 8243
#define CPU_INFO_VALIDf 8244
#define CPU_INFO_VALID_MASKf 8245
#define CPU_LAST_HEADERf 8246
#define CPU_LINK_NUMf 8247
#define CPU_LKUPFAIL_PRIORITYf 8248
#define CPU_LOOKUP_REPLY_COUNTERf 8249
#define CPU_LOOKUP_REPLY_ERRf 8250
#define CPU_LOOKUP_REPLY_ERROR_COUNTERf 8251
#define CPU_LOOKUP_REPLY_ERR_MASKf 8252
#define CPU_LOOKUP_REPLY_OVFf 8253
#define CPU_LOOKUP_REPLY_OVF_COUNTERf 8254
#define CPU_LOOKUP_REPLY_OVF_MASKf 8255
#define CPU_LOOKUP_REPLY_VALIDf 8256
#define CPU_LOOKUP_REPLY_VALID_MASKf 8257
#define CPU_MAC_LIMIT_PRIORITYf 8258
#define CPU_MEM_ACCESSf 8259
#define CPU_MEM_ACCESS_IF_REBf 8260
#define CPU_MEM_ACCESS_IF_WEBf 8261
#define CPU_MEM_ACCESS_OTP_REBf 8262
#define CPU_MEM_ACCESS_OTP_WEBf 8263
#define CPU_MEM_ACCESS_RAf 8264
#define CPU_MEM_ACCESS_WAf 8265
#define CPU_MH_CONTROL_PRIORITYf 8266
#define CPU_MIRROR_PRIORITYf 8267
#define CPU_MTUFAIL_PRIORITYf 8268
#define CPU_NOTIFIEDf 8269
#define CPU_NOTIFYf 8270
#define CPU_NO_FRAGf 8271
#define CPU_NUMBERf 8272
#define CPU_OPCODEf 8273
#define CPU_PACKET_COUNTERf 8274
#define CPU_PHY_ADDRf 8275
#define CPU_PORTNUMf 8276
#define CPU_PORT_BLOCK_MASKf 8277
#define CPU_PORT_BUCKET_OVERFLOWf 8278
#define CPU_PORT_BUCKET_OVERFLOW_MASKf 8279
#define CPU_PP_PORTf 8280
#define CPU_PROTOCOL_PRIORITYf 8281
#define CPU_PROTO_ARP_PRIORITYf 8282
#define CPU_PROTO_BPDU_PRIORITYf 8283
#define CPU_PROTO_DHCP_PRIORITYf 8284
#define CPU_PROTO_EXCEPTIONS_PRIORITYf 8285
#define CPU_PROTO_IGMP_PRIORITYf 8286
#define CPU_PROTO_IPMC_RESERVED_PRIORITYf 8287
#define CPU_PROTO_IP_OPTIONS_PRIORITYf 8288
#define CPU_PROTO_MMRP_PRIORITYf 8289
#define CPU_PROTO_SRP_PRIORITYf 8290
#define CPU_PROTO_TS_PRIORITYf 8291
#define CPU_PTCH_OPAQUE_PT_ATTRf 8292
#define CPU_PTCH_PP_SSPf 8293
#define CPU_QUEUE_BST_STAT_IDf 8294
#define CPU_QUEUE_IDf 8295
#define CPU_QUEUE_NUMf 8296
#define CPU_RECORDS_COUNTERf 8297
#define CPU_RECORD_DATA_LSBf 8298
#define CPU_RECORD_DATA_LSB_TRIGGERf 8299
#define CPU_RECORD_DATA_MSBf 8300
#define CPU_RECORD_DATA_MSB_TRIGGERf 8301
#define CPU_RECORD_OPCODEf 8302
#define CPU_RECORD_PRIOf 8303
#define CPU_RECORD_TRIGGERf 8304
#define CPU_RECORD_USER_DATAf 8305
#define CPU_REG_ADDRf 8306
#define CPU_RELEASE_BUFFER_VALIDf 8307
#define CPU_REL_BUFF_CNTf 8308
#define CPU_REL_BUFF_CNT_OVFf 8309
#define CPU_REQUEST_FIFO_READYf 8310
#define CPU_REQUEST_FIFO_STATUSf 8311
#define CPU_REQUEST_PENDINGf 8312
#define CPU_SFLOW_PRIORITYf 8313
#define CPU_SRC_CELL_DATAf 8314
#define CPU_SRC_CELL_OUT_LINKf 8315
#define CPU_SRC_CELL_TRGf 8316
#define CPU_STATS_PORT_NUMf 8317
#define CPU_STRICT_PR_ENf 8318
#define CPU_SYS_PARITY_ERRORf 8319
#define CPU_SYS_PORT_BFD_FBITf 8320
#define CPU_SYS_PORT_BFD_PBITf 8321
#define CPU_SYS_PORT_CCM_INTRVL_MISSf 8322
#define CPU_SYS_PORT_DEBUGf 8323
#define CPU_SYS_PORT_EMC_MISSf 8324
#define CPU_SYS_PORT_ERR_MY_DISC_MISSf 8325
#define CPU_SYS_PORT_ERR_PACKETf 8326
#define CPU_SYS_PORT_ERR_SRC_IP_MISSf 8327
#define CPU_SYS_PORT_ERR_YOUR_DISC_MISSf 8328
#define CPU_SYS_PORT_MAID_MISSf 8329
#define CPU_SYS_PORT_MDL_MISSf 8330
#define CPU_SYS_PORT_PARITY_ERRORf 8331
#define CPU_SYS_PORT_RMEP_STATE_CHANGEf 8332
#define CPU_SYS_PORT_SRC_PORT_MISSf 8333
#define CPU_SYS_PORT_TIMESTAMP_MISSf 8334
#define CPU_SYS_PORT_TRAP_MISSf 8335
#define CPU_SYS_PORT_TYPE_MISSf 8336
#define CPU_TARGET_LISTf 8337
#define CPU_TCf 8338
#define CPU_TC_ENABLEf 8339
#define CPU_TRAP_CODEf 8340
#define CPU_TRAP_CODE_CCM_INTRVL_MISSf 8341
#define CPU_TRAP_CODE_CTR_INITIATE_PAR_ERRf 8342
#define CPU_TRAP_CODE_CTR_PARITY_ERR_MASKf 8343
#define CPU_TRAP_CODE_DEBUGf 8344
#define CPU_TRAP_CODE_EMC_MISSf 8345
#define CPU_TRAP_CODE_ERR_MY_DISC_MISSf 8346
#define CPU_TRAP_CODE_ERR_PACKETf 8347
#define CPU_TRAP_CODE_ERR_SRC_IP_MISSf 8348
#define CPU_TRAP_CODE_ERR_YOUR_DISC_MISSf 8349
#define CPU_TRAP_CODE_MAID_MISSf 8350
#define CPU_TRAP_CODE_MDL_MISSf 8351
#define CPU_TRAP_CODE_PARITY_ERRORf 8352
#define CPU_TRAP_CODE_PROFILEf 8353
#define CPU_TRAP_CODE_RMEP_STATE_CHANGEf 8354
#define CPU_TRAP_CODE_SRC_PORT_MISSf 8355
#define CPU_TRAP_CODE_TIMESTAMP_MISSf 8356
#define CPU_TRAP_CODE_TRAP_MISSf 8357
#define CPU_TRAP_CODE_TYPE_MISSf 8358
#define CPU_TRAP_STRENGTHf 8359
#define CPU_TRGf 8360
#define CPU_TS_PARITY_ENf 8361
#define CPU_TS_POLICY_PAR_ERRf 8362
#define CPU_URGENTf 8363
#define CPU_VFPCOPY_PRIORITYf 8364
#define CPU_WR_TO_ACTIVE_TDMCALf 8365
#define CPU_WR_TO_ACTIVE_TDMCAL_DISINTf 8366
#define CPWf 8367
#define CP_ACC_THRf 8368
#define CP_CLASSf 8369
#define CP_EIGHT_QS_SET_MODEf 8370
#define CP_ENABLEf 8371
#define CP_ENQUED_1f 8372
#define CP_ENQ_EARLY_UPf 8373
#define CP_FB_MAX_VALf 8374
#define CP_FIFO_CAPTURE_DONEf 8375
#define CP_FIFO_CMD_ERRf 8376
#define CP_FIFO_INTRf 8377
#define CP_FIXED_SAMPLE_BASEf 8378
#define CP_FLAGf 8379
#define CP_IDf 8380
#define CP_PORTf 8381
#define CP_QEQf 8382
#define CP_QNUMf 8383
#define CP_QNUM_HIGHf 8384
#define CP_QNUM_LOWf 8385
#define CP_QNUM_ODD_SELf 8386
#define CP_QSIZE_OLDf 8387
#define CP_QUANT_DIVf 8388
#define CP_Q_PROFILE_INDEXf 8389
#define CP_SAMPLE_BASE_0f 8390
#define CP_SAMPLE_BASE_1f 8391
#define CP_SAMPLE_BASE_2f 8392
#define CP_SAMPLE_BASE_3f 8393
#define CP_SAMPLE_BASE_4f 8394
#define CP_SAMPLE_BASE_5f 8395
#define CP_SAMPLE_BASE_6f 8396
#define CP_SAMPLE_BASE_7f 8397
#define CP_SMP_RES_SHIFTf 8398
#define CP_UPORT_DPf 8399
#define CP_UPORT_TCf 8400
#define CP_Wf 8401
#define CQEDGESELf 8402
#define CQFOVERFLOWf 8403
#define CQQCFG0_RANGEf 8404
#define CQQCFG1_RANGEf 8405
#define CQ_ACKf 8406
#define CQ_ERRf 8407
#define CQ_REQf 8408
#define CRADJUSTTYPEf 8409
#define CRBALf 8410
#define CRBALTH_INITIATE_PAR_ERRf 8411
#define CRBALTH_PARITY_ERR_MASKf 8412
#define CRBAL_INITIATE_PAR_ERRf 8413
#define CRBAL_PARITY_ERR_MASKf 8414
#define CRCBYTESf 8415
#define CRCDROPPEDCELLCNTf 8416
#define CRCDROPPEDCELLCNT0f 8417
#define CRCDROPPEDPCKCNTf 8418
#define CRCDROPPEDPCKCNT0f 8419
#define CRCELLCNTf 8420
#define CRCELLCNTOf 8421
#define CRCENf 8422
#define CRCERRCNTf 8423
#define CRCERRCNTOVFf 8424
#define CRCERRORINTMASKf 8425
#define CRCERRPKTf 8426
#define CRCERRPKTMASKf 8427
#define CRCERRRATECNGTHf 8428
#define CRCERRRATEDCRf 8429
#define CRCERRRATEMAXCNTf 8430
#define CRCERRWEIGHTf 8431
#define CRCERRWEIGHTCNGTHf 8432
#define CRCERRWEIGHTMAXCNTf 8433
#define CRCMTCHONf 8434
#define CRCNOERRWEIGHTf 8435
#define CRCNO_ERR_WEIGHTf 8436
#define CRCREMAINDERf 8437
#define CRCSKIPRXSOPf 8438
#define CRCSKIPTXSOPf 8439
#define CRC_CNTf 8440
#define CRC_CNT0f 8441
#define CRC_CNT1f 8442
#define CRC_CNT2f 8443
#define CRC_DELETED_BUFFERS_FIFO_FULLf 8444
#define CRC_DELETED_BUFFERS_FIFO_FULL_MASKf 8445
#define CRC_DELETED_BUFFERS_FIFO_NOT_EMPTYf 8446
#define CRC_DELETED_BUFFERS_FIFO_NOT_EMPTY_MASKf 8447
#define CRC_DROPPED_CELL_CNTf 8448
#define CRC_DROPPED_CELL_CNT_0f 8449
#define CRC_DROPPED_PCK_CNTf 8450
#define CRC_DROPPED_PCK_CNT_0f 8451
#define CRC_ENf 8452
#define CRC_ERRORf 8453
#define CRC_ERROR_DISINTf 8454
#define CRC_ERROR_DROP_ENABLEf 8455
#define CRC_ERROR_MASKf 8456
#define CRC_ERR_BUFF_FIFO_FULL_CNTf 8457
#define CRC_ERR_BUFF_FIFO_FULL_CNT_OVFf 8458
#define CRC_ERR_CNTf 8459
#define CRC_ERR_CNT_Af 8460
#define CRC_ERR_CNT_A_DISINTf 8461
#define CRC_ERR_CNT_Bf 8462
#define CRC_ERR_CNT_B_DISINTf 8463
#define CRC_ERR_CNT_OVFf 8464
#define CRC_ERR_COUNTERf 8465
#define CRC_ERR_DELETED_BUFFERS_FIFO_STATUSf 8466
#define CRC_ERR_DEL_BUFF_CNTf 8467
#define CRC_ERR_DEL_BUFF_CNT_OVFf 8468
#define CRC_ERR_PKTf 8469
#define CRC_ERR_PKT_MASKf 8470
#define CRC_ERR_RATE_CNG_THf 8471
#define CRC_ERR_RATE_DCRf 8472
#define CRC_ERR_RATE_MAX_CNTf 8473
#define CRC_ERR_WEIGHTf 8474
#define CRC_ERR_WEIGHT_CNG_THf 8475
#define CRC_ERR_WEIGHT_MAX_CNTf 8476
#define CRC_ERR_WRf 8477
#define CRC_FWDf 8478
#define CRC_MODEf 8479
#define CRC_MTCH_ONf 8480
#define CRC_REMAINDERf 8481
#define CRDTDISCVALf 8482
#define CRDTFCRESETf 8483
#define CRDTFCSETf 8484
#define CRDT_DISC_VALf 8485
#define CRDT_FC_RESETf 8486
#define CRDT_FC_SETf 8487
#define CREATE_FHEI_INSTEAD_OF_EEIf 8488
#define CREDITf 8489
#define CREDITCELLSCOUNTERf 8490
#define CREDITCELLSCOUNTEROVFf 8491
#define CREDITCLASSf 8492
#define CREDITCNTf 8493
#define CREDITDROPCOUNTf 8494
#define CREDITDROPCOUNTOVFf 8495
#define CREDITFIFOOVFf 8496
#define CREDITFIFOOVFMASKf 8497
#define CREDITLOSTf 8498
#define CREDITLOSTMASKf 8499
#define CREDITOR_RATE_EXPf 8500
#define CREDITOR_RATE_MANTf 8501
#define CREDITOR_STATEf 8502
#define CREDITOR_STATE0f 8503
#define CREDITOR_STATE1f 8504
#define CREDITOR_STATE2f 8505
#define CREDITOR_STATE3f 8506
#define CREDITOR_STATE_MAPf 8507
#define CREDITOVERFLOWf 8508
#define CREDITOVERFLOWMASKf 8509
#define CREDITOVERFLOWQUEUENUMf 8510
#define CREDITOVFf 8511
#define CREDITSf 8512
#define CREDITS_PER_CYCLEf 8513
#define CREDITVALUEf 8514
#define CREDIT_CELLS_CNTf 8515
#define CREDIT_CELLS_CNT_OVERFLOWf 8516
#define CREDIT_CELLS_COUNTERf 8517
#define CREDIT_CELLS_COUNTER_OVFf 8518
#define CREDIT_CELL_XMIT_BUS_ADDRESSf 8519
#define CREDIT_CELL_XMIT_BUS_HITf 8520
#define CREDIT_CLASSf 8521
#define CREDIT_CNTf 8522
#define CREDIT_COUNTf 8523
#define CREDIT_DROP_COUNTf 8524
#define CREDIT_DROP_COUNT_OVFf 8525
#define CREDIT_ENf 8526
#define CREDIT_FIFOOVF_MASKf 8527
#define CREDIT_FIFO_OVFf 8528
#define CREDIT_LOSTf 8529
#define CREDIT_LOST_MASKf 8530
#define CREDIT_OVERFLOWf 8531
#define CREDIT_OVERFLOW_MASKf 8532
#define CREDIT_OVERFLOW_QUEUE_NUMf 8533
#define CREDIT_OVFf 8534
#define CREDIT_RESETf 8535
#define CREDIT_SHAPE_BUS_ADDRESSf 8536
#define CREDIT_SHAPE_BUS_HITf 8537
#define CREDIT_TO_AXP_ENABLEf 8538
#define CREDIT_VALUEf 8539
#define CREDIT_VALUE_1f 8540
#define CREDIT_VALUE_2f 8541
#define CREDIT_VALUE_Q_TYPE_BITMAPf 8542
#define CREDIT_VALUE_RANGE_1_ENf 8543
#define CREDIT_VALUE_RANGE_1_MAXf 8544
#define CREDIT_VALUE_RANGE_1_MINf 8545
#define CREDIT_VALUE_RANGE_2_ENf 8546
#define CREDIT_VALUE_RANGE_2_MAXf 8547
#define CREDIT_VALUE_RANGE_2_MINf 8548
#define CREDIT_WATERMARKf 8549
#define CRH_0_INT_MASK_REGf 8550
#define CRH_0_INT_REGf 8551
#define CRH_1_INT_MASK_REGf 8552
#define CRH_1_INT_REGf 8553
#define CRH_N_QUERY_DESTINATION_ABOVE_1K_INTf 8554
#define CRH_N_QUERY_DESTINATION_ABOVE_1K_INT_MASKf 8555
#define CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INTf 8556
#define CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT_MASKf 8557
#define CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INTf 8558
#define CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT_MASKf 8559
#define CRH_N_QUERY_EMPTY_LINK_MAP_INTf 8560
#define CRH_N_QUERY_EMPTY_LINK_MAP_INT_MASKf 8561
#define CRLTNCYCOUNTERf 8562
#define CRLTNCYQUEf 8563
#define CRMAf 8564
#define CROSS_COUPLED_MEMORYDMA_DONEf 8565
#define CROSS_SIG_FLAGSf 8566
#define CRPSAACTCNTRSCNTf 8567
#define CRPSABASEQf 8568
#define CRPSABUBBLEENf 8569
#define CRPSACACHEREADENf 8570
#define CRPSACMDCNTf 8571
#define CRPSACMDCNTOVFf 8572
#define CRPSACNTADDRf 8573
#define CRPSACNTONERRORSf 8574
#define CRPSACNTONQNVALIDf 8575
#define CRPSACNTOVFf 8576
#define CRPSACNTOVFMASKf 8577
#define CRPSACNTWORKMODEf 8578
#define CRPSACOUNTEROVFADDRf 8579
#define CRPSACPUREQCNTf 8580
#define CRPSACPUREQCNTOVFf 8581
#define CRPSADATAVALIDf 8582
#define CRPSADIRECTCNTADDRf 8583
#define CRPSADIRECTDATAVALIDf 8584
#define CRPSADIRECTOCTSCNTf 8585
#define CRPSADIRECTPKTSCNTf 8586
#define CRPSADIRECTRDWHENWAITINGf 8587
#define CRPSADIRECTRDWHENWAITINGMASKf 8588
#define CRPSAINVLDADACCf 8589
#define CRPSAINVLDADACCMASKf 8590
#define CRPSAINVLDPTRACCf 8591
#define CRPSAINVLDPTRACCMASKf 8592
#define CRPSAISOVFCNTOCTSf 8593
#define CRPSAISOVFCNTPKTSf 8594
#define CRPSAOCTCNTTHRESHf 8595
#define CRPSAOCTSCNTf 8596
#define CRPSAOVTHCNTRSCNTf 8597
#define CRPSAPKTCNTTHRESHf 8598
#define CRPSAPKTSCNTf 8599
#define CRPSAPREFETCHTMRCFGf 8600
#define CRPSAPREREADFIFOFULLf 8601
#define CRPSAPREREADFIFOFULLMASKf 8602
#define CRPSAPREREADFIFONOTEMPTYf 8603
#define CRPSAPREREADFIFONOTEMPTYMASKf 8604
#define CRPSAQUEUESHIFTf 8605
#define CRPSARDREQf 8606
#define CRPSARDREQADDRf 8607
#define CRPSARDREQTYPEf 8608
#define CRPSASRCTYPEf 8609
#define CRPSASTATICRDWHENWAITINGf 8610
#define CRPSASTATICRDWHENWAITINGMASKf 8611
#define CRPSATOPQf 8612
#define CRPSBACTCNTRSCNTf 8613
#define CRPSBBASEQf 8614
#define CRPSBBUBBLEENf 8615
#define CRPSBCACHEREADENf 8616
#define CRPSBCMDCNTf 8617
#define CRPSBCMDCNTOVFf 8618
#define CRPSBCNTADDRf 8619
#define CRPSBCNTONERRORSf 8620
#define CRPSBCNTONQNVALIDf 8621
#define CRPSBCNTOVFf 8622
#define CRPSBCNTOVFMASKf 8623
#define CRPSBCNTWORKMODEf 8624
#define CRPSBCOUNTEROVFADDRf 8625
#define CRPSBCPUREQCNTf 8626
#define CRPSBCPUREQCNTOVFf 8627
#define CRPSBDATAVALIDf 8628
#define CRPSBDIRECTCNTADDRf 8629
#define CRPSBDIRECTDATAVALIDf 8630
#define CRPSBDIRECTOCTSCNTf 8631
#define CRPSBDIRECTPKTSCNTf 8632
#define CRPSBDIRECTRDWHENWAITINGf 8633
#define CRPSBDIRECTRDWHENWAITINGMASKf 8634
#define CRPSBINVLDADACCf 8635
#define CRPSBINVLDADACCMASKf 8636
#define CRPSBINVLDPTRACCf 8637
#define CRPSBINVLDPTRACCMASKf 8638
#define CRPSBISOVFCNTOCTSf 8639
#define CRPSBISOVFCNTPKTSf 8640
#define CRPSBOCTCNTTHRESHf 8641
#define CRPSBOCTSCNTf 8642
#define CRPSBOVTHCNTRSCNTf 8643
#define CRPSBPKTCNTTHRESHf 8644
#define CRPSBPKTSCNTf 8645
#define CRPSBPREFETCHTMRCFGf 8646
#define CRPSBPREREADFIFOFULLf 8647
#define CRPSBPREREADFIFOFULLMASKf 8648
#define CRPSBPREREADFIFONOTEMPTYf 8649
#define CRPSBPREREADFIFONOTEMPTYMASKf 8650
#define CRPSBQUEUESHIFTf 8651
#define CRPSBRDREQf 8652
#define CRPSBRDREQADDRf 8653
#define CRPSBRDREQTYPEf 8654
#define CRPSBSRCTYPEf 8655
#define CRPSBSTATICRDWHENWAITINGf 8656
#define CRPSBSTATICRDWHENWAITINGMASKf 8657
#define CRPSBTOPQf 8658
#define CRPSCMDENAf 8659
#define CRPSCMDENBf 8660
#define CRPSINITAf 8661
#define CRPSINITBf 8662
#define CRPSINTRf 8663
#define CRPSINTRMASKf 8664
#define CRPS_0_CNTS_MEM_INITIATE_PAR_ERRf 8665
#define CRPS_0_CNTS_MEM_PARITY_ERR_MASKf 8666
#define CRPS_0_CNT_OVFf 8667
#define CRPS_0_CNT_OVF_MASKf 8668
#define CRPS_0_DIRECT_RD_WHEN_WAITINGf 8669
#define CRPS_0_DIRECT_RD_WHEN_WAITING_MASKf 8670
#define CRPS_0_INVLD_PTR_ACCf 8671
#define CRPS_0_INVLD_PTR_ACC_MASKf 8672
#define CRPS_0_OVTH_MEM_INITIATE_PAR_ERRf 8673
#define CRPS_0_OVTH_MEM_PARITY_ERR_MASKf 8674
#define CRPS_0_PRE_READ_FIFO_FULLf 8675
#define CRPS_0_PRE_READ_FIFO_FULL_MASKf 8676
#define CRPS_0_PRE_READ_FIFO_NOT_EMPTYf 8677
#define CRPS_0_PRE_READ_FIFO_NOT_EMPTY_MASKf 8678
#define CRPS_0_PRE_READ_MEM_INITIATE_PAR_ERRf 8679
#define CRPS_0_PRE_READ_MEM_PARITY_ERR_MASKf 8680
#define CRPS_1_CNTS_MEM_INITIATE_PAR_ERRf 8681
#define CRPS_1_CNTS_MEM_PARITY_ERR_MASKf 8682
#define CRPS_1_CNT_OVFf 8683
#define CRPS_1_CNT_OVF_MASKf 8684
#define CRPS_1_DIRECT_RD_WHEN_WAITINGf 8685
#define CRPS_1_DIRECT_RD_WHEN_WAITING_MASKf 8686
#define CRPS_1_INVLD_PTR_ACCf 8687
#define CRPS_1_INVLD_PTR_ACC_MASKf 8688
#define CRPS_1_OVTH_MEM_INITIATE_PAR_ERRf 8689
#define CRPS_1_OVTH_MEM_PARITY_ERR_MASKf 8690
#define CRPS_1_PRE_READ_FIFO_FULLf 8691
#define CRPS_1_PRE_READ_FIFO_FULL_MASKf 8692
#define CRPS_1_PRE_READ_FIFO_NOT_EMPTYf 8693
#define CRPS_1_PRE_READ_FIFO_NOT_EMPTY_MASKf 8694
#define CRPS_1_PRE_READ_MEM_INITIATE_PAR_ERRf 8695
#define CRPS_1_PRE_READ_MEM_PARITY_ERR_MASKf 8696
#define CRPS_2_CNTS_MEM_INITIATE_PAR_ERRf 8697
#define CRPS_2_CNTS_MEM_PARITY_ERR_MASKf 8698
#define CRPS_2_CNT_OVFf 8699
#define CRPS_2_CNT_OVF_MASKf 8700
#define CRPS_2_DIRECT_RD_WHEN_WAITINGf 8701
#define CRPS_2_DIRECT_RD_WHEN_WAITING_MASKf 8702
#define CRPS_2_INVLD_PTR_ACCf 8703
#define CRPS_2_INVLD_PTR_ACC_MASKf 8704
#define CRPS_2_OVTH_MEM_INITIATE_PAR_ERRf 8705
#define CRPS_2_OVTH_MEM_PARITY_ERR_MASKf 8706
#define CRPS_2_PRE_READ_FIFO_FULLf 8707
#define CRPS_2_PRE_READ_FIFO_FULL_MASKf 8708
#define CRPS_2_PRE_READ_FIFO_NOT_EMPTYf 8709
#define CRPS_2_PRE_READ_FIFO_NOT_EMPTY_MASKf 8710
#define CRPS_2_PRE_READ_MEM_INITIATE_PAR_ERRf 8711
#define CRPS_2_PRE_READ_MEM_PARITY_ERR_MASKf 8712
#define CRPS_3_CNTS_MEM_INITIATE_PAR_ERRf 8713
#define CRPS_3_CNTS_MEM_PARITY_ERR_MASKf 8714
#define CRPS_3_CNT_OVFf 8715
#define CRPS_3_CNT_OVF_MASKf 8716
#define CRPS_3_DIRECT_RD_WHEN_WAITINGf 8717
#define CRPS_3_DIRECT_RD_WHEN_WAITING_MASKf 8718
#define CRPS_3_INVLD_PTR_ACCf 8719
#define CRPS_3_INVLD_PTR_ACC_MASKf 8720
#define CRPS_3_OVTH_MEM_INITIATE_PAR_ERRf 8721
#define CRPS_3_OVTH_MEM_PARITY_ERR_MASKf 8722
#define CRPS_3_PRE_READ_FIFO_FULLf 8723
#define CRPS_3_PRE_READ_FIFO_FULL_MASKf 8724
#define CRPS_3_PRE_READ_FIFO_NOT_EMPTYf 8725
#define CRPS_3_PRE_READ_FIFO_NOT_EMPTY_MASKf 8726
#define CRPS_3_PRE_READ_MEM_INITIATE_PAR_ERRf 8727
#define CRPS_3_PRE_READ_MEM_PARITY_ERR_MASKf 8728
#define CRPS_CMD_ENf 8729
#define CRPS_CNT_BY_GTf 8730
#define CRPS_INITf 8731
#define CRPS_IQM_ACT_ON_ERRORSf 8732
#define CRPS_IQM_ACT_ON_QNVALIDf 8733
#define CRPS_IQM_CMD_BASE_Q_Af 8734
#define CRPS_IQM_CMD_BASE_Q_Bf 8735
#define CRPS_IQM_CMD_BASE_Q_Cf 8736
#define CRPS_IQM_CMD_BASE_Q_Df 8737
#define CRPS_IQM_CMD_QUEUE_SHIFT_Af 8738
#define CRPS_IQM_CMD_QUEUE_SHIFT_Bf 8739
#define CRPS_IQM_CMD_QUEUE_SHIFT_Cf 8740
#define CRPS_IQM_CMD_QUEUE_SHIFT_Df 8741
#define CRPS_IQM_CMD_SRC_TYPE_Af 8742
#define CRPS_IQM_CMD_SRC_TYPE_Bf 8743
#define CRPS_IQM_CMD_SRC_TYPE_Cf 8744
#define CRPS_IQM_CMD_SRC_TYPE_Df 8745
#define CRPS_IQM_CMD_TOP_Q_Af 8746
#define CRPS_IQM_CMD_TOP_Q_Bf 8747
#define CRPS_IQM_CMD_TOP_Q_Cf 8748
#define CRPS_IQM_CMD_TOP_Q_Df 8749
#define CRPS_IRPP_ACT_ON_ERRORSf 8750
#define CRPS_IRPP_ACT_ON_ISPf 8751
#define CRPS_IRPP_ACT_ON_QNVALIDf 8752
#define CRPS_N_ACT_CNTRS_CNTf 8753
#define CRPS_N_ACT_CNT_VALIDATE_ENf 8754
#define CRPS_N_ALGORITHM_TMR_CFGf 8755
#define CRPS_N_ALGORITHM_TMR_ENf 8756
#define CRPS_N_BUBBLE_ENf 8757
#define CRPS_N_CACHE_RD_CNT_ADDRf 8758
#define CRPS_N_CACHE_RD_DATA_VALIDf 8759
#define CRPS_N_CACHE_RD_OCT_CNTf 8760
#define CRPS_N_CACHE_RD_PKT_CNTf 8761
#define CRPS_N_CACHE_READ_ENf 8762
#define CRPS_N_CACHE_STATUS_CNTf 8763
#define CRPS_N_CMD_CNTf 8764
#define CRPS_N_CMD_CNT_OVFf 8765
#define CRPS_N_CNT_SRCf 8766
#define CRPS_N_CNT_STUCK_AT_ONE_ENf 8767
#define CRPS_N_COUNTER_OVF_ADDRf 8768
#define CRPS_N_COUNT_MODEf 8769
#define CRPS_N_CPU_CLEAR_READ_ENf 8770
#define CRPS_N_CPU_REQ_CNTf 8771
#define CRPS_N_CPU_REQ_CNT_OVFf 8772
#define CRPS_N_DIRECT_RD_CNT_ADDRf 8773
#define CRPS_N_DIRECT_RD_DATA_VALIDf 8774
#define CRPS_N_DIRECT_RD_OCT_CNTf 8775
#define CRPS_N_DIRECT_RD_PKT_CNTf 8776
#define CRPS_N_DIRECT_RD_WAS_INCREMENTALf 8777
#define CRPS_N_IS_OVF_CNT_OCTSf 8778
#define CRPS_N_IS_OVF_CNT_PKTSf 8779
#define CRPS_N_LAST_ADDR_RCVDf 8780
#define CRPS_N_LAST_PKT_SIZE_RCVDf 8781
#define CRPS_N_MAX_PTR_REFRESH_ENf 8782
#define CRPS_N_MAX_SEARCH_ENf 8783
#define CRPS_N_OCT_CNT_THRESHf 8784
#define CRPS_N_OVF_CNTRS_CNTf 8785
#define CRPS_N_OVF_CNTRS_CNT_OVFf 8786
#define CRPS_N_OVTH_CNTRS_CNTf 8787
#define CRPS_N_OVTH_MEM_LINES_BMAPf 8788
#define CRPS_N_OVTH_MEM_LINES_BMAP_SELf 8789
#define CRPS_N_OVTH_MEM_RFRSH_BPASS_ENf 8790
#define CRPS_N_PKT_CNT_THRESHf 8791
#define CRPS_N_PREFETCH_PERIOD_CFGf 8792
#define CRPS_N_PRFCH_CNTf 8793
#define CRPS_N_PRFCH_CNT_OVFf 8794
#define CRPS_N_RD_REQf 8795
#define CRPS_N_RD_REQ_ADDRf 8796
#define CRPS_N_RD_REQ_TYPEf 8797
#define CRPS_N_REFRESH_ADDR_HIGHf 8798
#define CRPS_N_REFRESH_ADDR_LOWf 8799
#define CRPS_N_SEQUENTIAL_ADDR_HIGHf 8800
#define CRPS_N_SEQUENTIAL_ADDR_LOWf 8801
#define CRPS_N_SEQUENTIAL_TMR_CFGf 8802
#define CRPS_N_SEQUENTIAL_TMR_ENf 8803
#define CRP_DISCARD_PARITY_CELLSf 8804
#define CRP_INITIATE_PARITY_ERRf 8805
#define CRP_PARITY_ERR_CNTf 8806
#define CRP_PARITY_ERR_CNT_OVERFLOWf 8807
#define CRP_REACH_FIF_WTR_MRKf 8808
#define CRP_UNRCH_CELL_DEST_IDf 8809
#define CRP_UNRCH_CELL_INPUT_LINKf 8810
#define CRP_UNRCH_CELL_TYPEf 8811
#define CRP_UNRCH_CELL_VALIDf 8812
#define CRSf 8813
#define CRWDBOTTOMQf 8814
#define CRWDCOUNTERf 8815
#define CRWDCOUNTEROVERFLOWf 8816
#define CRWDGENOFFMSGSf 8817
#define CRWDMAXFLOWMSGGENBURSTSIZEf 8818
#define CRWDMAXFLOWMSGGENRATEf 8819
#define CRWDMINSCANCYCLEPERIODf 8820
#define CRWDTOPQf 8821
#define CRWD_COUNTERf 8822
#define CRWD_COUNTER_OVERFLOWf 8823
#define CRWEf 8824
#define CR_ADJUST_TYPEf 8825
#define CR_BALf 8826
#define CR_CELL_CNTf 8827
#define CR_CELL_CNT_OVFf 8828
#define CR_LTNCY_COUNTERf 8829
#define CR_LTNCY_QUEf 8830
#define CR_WD_BOTTOM_Qf 8831
#define CR_WD_DELETE_Q_EXP_MODEf 8832
#define CR_WD_FSM_MODEf 8833
#define CR_WD_GEN_OFF_MSGSf 8834
#define CR_WD_MASK_WHEN_PENDING_INDIRECTf 8835
#define CR_WD_MAX_FLOW_MSG_GEN_BURST_SIZEf 8836
#define CR_WD_MAX_FLOW_MSG_GEN_RATEf 8837
#define CR_WD_MIN_SCAN_CYCLE_PERIODf 8838
#define CR_WD_TOP_Qf 8839
#define CSf 8840
#define CSAf 8841
#define CSBf 8842
#define CSCf 8843
#define CSDf 8844
#define CSDT_PAR_ERRORf 8845
#define CSDT_PAR_ERROR_INITf 8846
#define CSDT_PAR_ERROR_MASKf 8847
#define CSE_CMDMEM_DONEf 8848
#define CSRC_3CI_PLUSf 8849
#define CSRMISSINGEOPERRf 8850
#define CSRPKTSIZEERRf 8851
#define CSRSIZEPARITYERRf 8852
#define CSRSOPANDEOPERRf 8853
#define CSRUNEXPECTEDEOPERRf 8854
#define CSR_DONEf 8855
#define CSR_MISSING_EOP_ERRf 8856
#define CSR_MISSING_EOP_ERR_MASKf 8857
#define CSR_PKT_SIZE_ERRf 8858
#define CSR_PKT_SIZE_ERR_MASKf 8859
#define CSR_PRGf 8860
#define CSR_SOP_AND_EOP_ERRf 8861
#define CSR_SOP_AND_EOP_ERR_MASKf 8862
#define CSR_SOP_CNTf 8863
#define CSR_SOP_CNT_OVFf 8864
#define CSR_UNEXPECTED_EOP_ERRf 8865
#define CSR_UNEXPECTED_EOP_ERR_MASKf 8866
#define CSST_PAR_ERRORf 8867
#define CSST_PAR_ERROR_INITf 8868
#define CSST_PAR_ERROR_MASKf 8869
#define CSTMCOMPARATORMASKf 8870
#define CSTMCOMPARATORMODEf 8871
#define CSTMCONDITIONSELECTf 8872
#define CSTMMASKLEFTf 8873
#define CSTMMASKRIGHTf 8874
#define CSTMPROTOCOLf 8875
#define CSTMSHIFTAf 8876
#define CSTMSHIFTBf 8877
#define CSTMSHIFTSELf 8878
#define CSTMWORDSELECTf 8879
#define CSTM_COMPARATOR_MASKf 8880
#define CSTM_COMPARATOR_MODEf 8881
#define CSTM_CONDITION_SELECTf 8882
#define CSTM_MASK_LEFTf 8883
#define CSTM_MASK_RIGHTf 8884
#define CSTM_PROTOCOLf 8885
#define CSTM_SHIFT_Af 8886
#define CSTM_SHIFT_Bf 8887
#define CSTM_SHIFT_SELf 8888
#define CSTM_WORD_SELECTf 8889
#define CS_BOND_MAX_COUNTERf 8890
#define CS_DEQUEUE_HIGH_QUEUE_IDf 8891
#define CS_DEQUEUE_LOW_QUEUE_IDf 8892
#define CS_DEQ_SEGMENTf 8893
#define CS_IF0_FIFO_OVERFLOWf 8894
#define CS_IF0_FIFO_OVERFLOW_DISINTf 8895
#define CS_IF1_FIFO_OVERFLOWf 8896
#define CS_IF1_FIFO_OVERFLOW_DISINTf 8897
#define CS_LOCKf 8898
#define CS_MAPf 8899
#define CS_Nf 8900
#define CS_SAME_ENf 8901
#define CS_SELf 8902
#define CS_TREX2_DEBUG_ENABLEf 8903
#define CS_VECTOR_ON_GOOD_PACKET_ONLYf 8904
#define CT0f 8905
#define CT1f 8906
#define CT2f 8907
#define CT3f 8908
#define CTAP_ADJf 8909
#define CTCHINf 8910
#define CTCHINACKf 8911
#define CTCHOUTf 8912
#define CTCHOUTACKf 8913
#define CTICHGATE0f 8914
#define CTICHGATE1f 8915
#define CTICHGATE2f 8916
#define CTICHGATE3f 8917
#define CTI_CHANSf 8918
#define CTI_TRIGSf 8919
#define CTLf 8920
#define CTLR_READYf 8921
#define CTL_DATANf 8922
#define CTL_DONEf 8923
#define CTL_ERRORSf 8924
#define CTL_IDDQf 8925
#define CTL_OEBf 8926
#define CTL_PASSf 8927
#define CTL_REBf 8928
#define CTL_RX_BAD_LANEf 8929
#define CTL_RX_BURSTMAXf 8930
#define CTL_RX_FORCE_RESYNC_PULSEf 8931
#define CTL_RX_HAS_BAD_LANEf 8932
#define CTL_RX_LANE_SWAP_0f 8933
#define CTL_RX_LANE_SWAP_1f 8934
#define CTL_RX_LANE_SWAP_10f 8935
#define CTL_RX_LANE_SWAP_11f 8936
#define CTL_RX_LANE_SWAP_12f 8937
#define CTL_RX_LANE_SWAP_13f 8938
#define CTL_RX_LANE_SWAP_14f 8939
#define CTL_RX_LANE_SWAP_15f 8940
#define CTL_RX_LANE_SWAP_2f 8941
#define CTL_RX_LANE_SWAP_3f 8942
#define CTL_RX_LANE_SWAP_4f 8943
#define CTL_RX_LANE_SWAP_5f 8944
#define CTL_RX_LANE_SWAP_6f 8945
#define CTL_RX_LANE_SWAP_7f 8946
#define CTL_RX_LANE_SWAP_8f 8947
#define CTL_RX_LANE_SWAP_9f 8948
#define CTL_RX_LAST_LANEf 8949
#define CTL_RX_MFRAMELEN_MINUS1f 8950
#define CTL_RX_PACKET_MODEf 8951
#define CTL_SEL_WC_TCLK_OUTf 8952
#define CTL_TX_BAD_LANEf 8953
#define CTL_TX_BURSTMAXf 8954
#define CTL_TX_BURSTSHORTf 8955
#define CTL_TX_CALLEN_MINUS1f 8956
#define CTL_TX_DISABLE_SKIPWORDf 8957
#define CTL_TX_ERRINJ_BADBCTL_DONEf 8958
#define CTL_TX_ERRINJ_BADBCTL_GOf 8959
#define CTL_TX_ERRINJ_BADEOP_DONEf 8960
#define CTL_TX_ERRINJ_BADEOP_GOf 8961
#define CTL_TX_ERRINJ_BADIDLE_DONEf 8962
#define CTL_TX_ERRINJ_BADIDLE_GOf 8963
#define CTL_TX_ERRINJ_BITERR_DONEf 8964
#define CTL_TX_ERRINJ_BITERR_GOf 8965
#define CTL_TX_ERRINJ_BITERR_LANEf 8966
#define CTL_TX_ERRINJ_CRC24_DONEf 8967
#define CTL_TX_ERRINJ_CRC24_GOf 8968
#define CTL_TX_ERRINJ_CRC32_LANEf 8969
#define CTL_TX_ERRINJ_DISPAR_CONTf 8970
#define CTL_TX_ERRINJ_DISPAR_DONEf 8971
#define CTL_TX_ERRINJ_DISPAR_GOf 8972
#define CTL_TX_ERRINJ_DISPAR_LANEf 8973
#define CTL_TX_ERRINJ_FRAMING_CONTf 8974
#define CTL_TX_ERRINJ_FRAMING_DONEf 8975
#define CTL_TX_ERRINJ_FRAMING_GOf 8976
#define CTL_TX_ERRINJ_FRAMING_LANEf 8977
#define CTL_TX_ERRINJ_IEEE_CRC32_DONEf 8978
#define CTL_TX_ERRINJ_IEEE_CRC32_GOf 8979
#define CTL_TX_ERRINJ_IL_CRC32_DONEf 8980
#define CTL_TX_ERRINJ_IL_CRC32_GOf 8981
#define CTL_TX_ERRINJ_MEOP_DONEf 8982
#define CTL_TX_ERRINJ_MEOP_GOf 8983
#define CTL_TX_ERRINJ_MSOP_DONEf 8984
#define CTL_TX_ERRINJ_MSOP_GOf 8985
#define CTL_TX_ERRINJ_SCRAM_CNTf 8986
#define CTL_TX_ERRINJ_SCRAM_DONEf 8987
#define CTL_TX_ERRINJ_SCRAM_GOf 8988
#define CTL_TX_ERRINJ_SCRAM_LANEf 8989
#define CTL_TX_ERRINJ_SYNC_CNTf 8990
#define CTL_TX_ERRINJ_SYNC_DONEf 8991
#define CTL_TX_ERRINJ_SYNC_GOf 8992
#define CTL_TX_ERRINJ_SYNC_LANEf 8993
#define CTL_TX_FC_CALLENf 8994
#define CTL_TX_HAS_BAD_LANEf 8995
#define CTL_TX_LANE_SWAP_0f 8996
#define CTL_TX_LANE_SWAP_1f 8997
#define CTL_TX_LANE_SWAP_10f 8998
#define CTL_TX_LANE_SWAP_11f 8999
#define CTL_TX_LANE_SWAP_12f 9000
#define CTL_TX_LANE_SWAP_13f 9001
#define CTL_TX_LANE_SWAP_14f 9002
#define CTL_TX_LANE_SWAP_15f 9003
#define CTL_TX_LANE_SWAP_2f 9004
#define CTL_TX_LANE_SWAP_3f 9005
#define CTL_TX_LANE_SWAP_4f 9006
#define CTL_TX_LANE_SWAP_5f 9007
#define CTL_TX_LANE_SWAP_6f 9008
#define CTL_TX_LANE_SWAP_7f 9009
#define CTL_TX_LANE_SWAP_8f 9010
#define CTL_TX_LANE_SWAP_9f 9011
#define CTL_TX_LAST_LANEf 9012
#define CTL_TX_MFRAMELEN_MINUS1f 9013
#define CTL_TX_MUBITSf 9014
#define CTL_TX_RDYOUT_THRESHf 9015
#define CTL_TX_RLIM_DELTAf 9016
#define CTL_TX_RLIM_ENABLEf 9017
#define CTL_TX_RLIM_INTVf 9018
#define CTL_TX_RLIM_MAXf 9019
#define CTP_INITIATE_PARITY_ERRf 9020
#define CTP_INTERNAL_REACHABILITY_CELLS_CNTf 9021
#define CTP_INTERNAL_REACHABILITY_CELLS_CNT_OVERFLOWf 9022
#define CTRf 9023
#define CTR1R_FUNCTIONf 9024
#define CTR1R_RESOURCE_Af 9025
#define CTR1R_RESOURCE_Bf 9026
#define CTR1_BASE_PTRf 9027
#define CTR1_FUNCTIONf 9028
#define CTR1_MEP_MDLf 9029
#define CTR1_MEP_TYPEf 9030
#define CTR1_RESOURCE_Af 9031
#define CTR1_RESOURCE_Bf 9032
#define CTR1_SERVICE_PRI_MAP_PROFILE_PTRf 9033
#define CTR1_VALIDf 9034
#define CTR1_VALUEf 9035
#define CTR2R_FUNCTIONf 9036
#define CTR2R_RESOURCE_Af 9037
#define CTR2R_RESOURCE_Bf 9038
#define CTR2_BASE_PTRf 9039
#define CTR2_FUNCTIONf 9040
#define CTR2_MEP_MDLf 9041
#define CTR2_MEP_TYPEf 9042
#define CTR2_RESOURCE_Af 9043
#define CTR2_RESOURCE_Bf 9044
#define CTR2_SERVICE_PRI_MAP_PROFILE_PTRf 9045
#define CTR2_VALIDf 9046
#define CTR2_VALUEf 9047
#define CTRLf 9048
#define CTRLBUF_ECC_ENf 9049
#define CTRLBUF_ECC_ERRf 9050
#define CTRLBUF_TMf 9051
#define CTRLCELLCNTf 9052
#define CTRLCELLCNTOf 9053
#define CTRLDSSEGMENTf 9054
#define CTRLUPD_REQf 9055
#define CTRLUPD_REQ_PER_AREF_ENf 9056
#define CTRL_0f 9057
#define CTRL_1f 9058
#define CTRL_2f 9059
#define CTRL_3f 9060
#define CTRL_4f 9061
#define CTRL_BUFFER_ECC_INTR_ENABLEf 9062
#define CTRL_BUFF_ECC_INTR_STATUSf 9063
#define CTRL_BUS_FIFO_1_ECC_ENf 9064
#define CTRL_BUS_FIFO_1_ECC_EN_COR_ERR_RPTf 9065
#define CTRL_BUS_FIFO_1_INJECT_DBEf 9066
#define CTRL_BUS_FIFO_1_INJECT_SBEf 9067
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR0f 9068
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR1f 9069
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR2f 9070
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR3f 9071
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR4f 9072
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR5f 9073
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR6f 9074
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR7f 9075
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR8f 9076
#define CTRL_BUS_FIFO_ECC_ENf 9077
#define CTRL_BUS_FIFO_ECC_EN_COR_ERR_RPTf 9078
#define CTRL_BUS_FIFO_INJECT_DBEf 9079
#define CTRL_BUS_FIFO_INJECT_SBEf 9080
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR0f 9081
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR1f 9082
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR2f 9083
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR3f 9084
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR4f 9085
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR5f 9086
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR6f 9087
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR7f 9088
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR8f 9089
#define CTRL_CELL_CNTf 9090
#define CTRL_CELL_CNT_OVFf 9091
#define CTRL_DA1f 9092
#define CTRL_DA2f 9093
#define CTRL_DA3f 9094
#define CTRL_DA4f 9095
#define CTRL_DA5f 9096
#define CTRL_DA6f 9097
#define CTRL_ETHERTYPE1f 9098
#define CTRL_ETHERTYPE2f 9099
#define CTRL_FIFO_DOUBLE_BIT_ERRf 9100
#define CTRL_FIFO_ECC_ERRf 9101
#define CTRL_FIFO_ENTRY_IDXf 9102
#define CTRL_FIFO_MULTIPLE_ERRf 9103
#define CTRL_PKTS_TO_CPUf 9104
#define CTRL_PROFILE_INDEX_1588f 9105
#define CTRL_RAWf 9106
#define CTRL_SAf 9107
#define CTRL_SRCf 9108
#define CTR_COLOR_CNT_ERRf 9109
#define CTR_COLOR_CNT_ERR_ENf 9110
#define CTR_CORRECTED_ERRORf 9111
#define CTR_CORRECTED_ERROR_DISINTf 9112
#define CTR_DEQ_STATUS_CORRECTED_ERRORf 9113
#define CTR_DEQ_STATUS_CORRECTED_ERROR_DISINTf 9114
#define CTR_DEQ_STATUS_UNCORRECTED_ERRORf 9115
#define CTR_DEQ_STATUS_UNCORRECTED_ERROR_DISINTf 9116
#define CTR_DEQ_WRAP_ERRORf 9117
#define CTR_DEQ_WRAP_ERROR_DISINTf 9118
#define CTR_ENABLE_PARITYf 9119
#define CTR_ENQ_WRAP_ERRORf 9120
#define CTR_ENQ_WRAP_ERROR_DISINTf 9121
#define CTR_ERRf 9122
#define CTR_FLEX_CNT_CORRECTED_ERRORf 9123
#define CTR_FLEX_CNT_CORRECTED_ERROR_DISINTf 9124
#define CTR_FLEX_CNT_ENABLE_ECCf 9125
#define CTR_FLEX_CNT_FORCE_UNCORRECTABLE_ERRORf 9126
#define CTR_FLEX_CNT_UNCORRECTED_ERRORf 9127
#define CTR_FLEX_CNT_UNCORRECTED_ERROR_DISINTf 9128
#define CTR_FORCE_PARITY_ERRORf 9129
#define CTR_INC_EVERY_N_CYCf 9130
#define CTR_INIT_VALUE_1f 9131
#define CTR_INIT_VALUE_2f 9132
#define CTR_INTRf 9133
#define CTR_INTR_DISINTf 9134
#define CTR_MC_CNTf 9135
#define CTR_MC_CNT_ENf 9136
#define CTR_MEM_CORRECTED_ERRORf 9137
#define CTR_MEM_CORRECTED_ERROR_DISINTf 9138
#define CTR_MEM_ENABLE_ECCf 9139
#define CTR_MEM_FORCE_UNCORRECTABLE_ERRORf 9140
#define CTR_MEM_UNCORRECTED_ERRORf 9141
#define CTR_MEM_UNCORRECTED_ERROR_DISINTf 9142
#define CTR_PARITY_CHK_ENf 9143
#define CTR_PARITY_ENf 9144
#define CTR_RESETf 9145
#define CTR_RQE_FIFO_CORRECTED_ERRORf 9146
#define CTR_RQE_FIFO_CORRECTED_ERROR_DISINTf 9147
#define CTR_RQE_FIFO_OVERFLOW_ERRORf 9148
#define CTR_RQE_FIFO_OVERFLOW_ERROR_DISINTf 9149
#define CTR_RQE_FIFO_UNCORRECTED_ERRORf 9150
#define CTR_RQE_FIFO_UNCORRECTED_ERROR_DISINTf 9151
#define CTR_SHIFTf 9152
#define CTR_UC_CNTf 9153
#define CTR_UC_CNT_ENf 9154
#define CTR_UNCORRECTED_ERRORf 9155
#define CTR_UNCORRECTED_ERROR_DISINTf 9156
#define CTTRIGINf 9157
#define CTTRIGINACKf 9158
#define CTTRIGOUTf 9159
#define CTTRIGOUTACKf 9160
#define CTVf 9161
#define CTXT_COUNTER_0_CORRECTED_ERRORf 9162
#define CTXT_COUNTER_0_CORRECTED_ERROR_DISINTf 9163
#define CTXT_COUNTER_0_ECC_ERROR_ADDRESSf 9164
#define CTXT_COUNTER_0_ENABLE_ECCf 9165
#define CTXT_COUNTER_0_FORCE_UNCORRECTABLE_ERRORf 9166
#define CTXT_COUNTER_0_UNCORRECTED_ERRORf 9167
#define CTXT_COUNTER_0_UNCORRECTED_ERROR_DISINTf 9168
#define CTXT_HIT_ALLOWf 9169
#define CTXT_MAP_BASE_ADDRESSf 9170
#define CTXT_MEM_CONTROL_ECC__N_B_ERR_MASKf 9171
#define CTXT_MEM_CONTROL_INITIATE_ECC_N_B_ERRf 9172
#define CTXT_MEM_DATA_INITIATE_PAR_ERRf 9173
#define CTXT_MEM_DATA_PARITY_ERR_MASKf 9174
#define CTX_ACKf 9175
#define CTX_REQf 9176
#define CTYPEf 9177
#define CT_16BITf 9178
#define CT_1BITf 9179
#define CT_2BITf 9180
#define CT_32BITf 9181
#define CT_4BITf 9182
#define CT_63_32BITf 9183
#define CT_8BITf 9184
#define CT_ADDR_LSBf 9185
#define CT_ADDR_MSBf 9186
#define CUCT_0_ECC_1B_ERR_MASKf 9187
#define CUCT_0_ECC_2B_ERR_MASKf 9188
#define CUCT_0_INITIATE_ECC_1B_ERRf 9189
#define CUCT_0_INITIATE_ECC_2B_ERRf 9190
#define CUCT_1_ECC_1B_ERR_MASKf 9191
#define CUCT_1_ECC_2B_ERR_MASKf 9192
#define CUCT_1_INITIATE_ECC_1B_ERRf 9193
#define CUCT_1_INITIATE_ECC_2B_ERRf 9194
#define CUDf 9195
#define CUD1f 9196
#define CUD2f 9197
#define CUD_VALIDf 9198
#define CUPD40f 9199
#define CUPD_ACKf 9200
#define CUPD_GT2_PER_TS_ERRORf 9201
#define CUPD_GT2_PER_TS_ERROR_DISINTf 9202
#define CUPD_GT2_PER_TS_HALT_ENf 9203
#define CUPD_REQf 9204
#define CUPD_SAW0_ERRORf 9205
#define CUPD_SAW0_ERROR_DISINTf 9206
#define CUPD_SAW0_HALT_ENf 9207
#define CUPD_SAW1_EXP0_ERRORf 9208
#define CUPD_SAW1_EXP0_HALT_ENf 9209
#define CUPD_SAW1_EXP2_ERRORf 9210
#define CUPD_SAW1_EXP2_ERROR_DISINTf 9211
#define CUPD_SAW1_EXP2_HALT_ENf 9212
#define CUPD_SAW2_EXP1_ERRORf 9213
#define CUPD_SAW2_EXP1_ERROR_DISINTf 9214
#define CUPD_SAW2_EXP1_HALT_ENf 9215
#define CUPD_SOT_BEFORE_TX_ERRORf 9216
#define CUPD_SOT_BEFORE_TX_ERROR_DISINTf 9217
#define CUPD_SOT_BEFORE_TX_HALT_ENf 9218
#define CURPCf 9219
#define CURRDSCRf 9220
#define CURRDSCR_0f 9221
#define CURRENTf 9222
#define CURRENTWDTIMEf 9223
#define CURRENT_ADDRESSf 9224
#define CURRENT_BYTE_IS_LASTf 9225
#define CURRENT_BYTE_OFFSETf 9226
#define CURRENT_BYTE_VALUEf 9227
#define CURRENT_CALENDARf 9228
#define CURRENT_CHILDf 9229
#define CURRENT_CHILD_ODDf 9230
#define CURRENT_CONNECT_STATUSf 9231
#define CURRENT_CREDITf 9232
#define CURRENT_CSf 9233
#define CURRENT_CS_ODDf 9234
#define CURRENT_ERROR_CCM_DEFECTf 9235
#define CURRENT_EXT_BUFFER_IDf 9236
#define CURRENT_EXT_OFFSETf 9237
#define CURRENT_IDf 9238
#define CURRENT_MATCH_IDf 9239
#define CURRENT_MATCH_VALIDf 9240
#define CURRENT_PRIf 9241
#define CURRENT_PRI_ODDf 9242
#define CURRENT_REG_COPYf 9243
#define CURRENT_RMEP_CCM_DEFECTf 9244
#define CURRENT_RMEP_INTERFACE_STATUS_DEFECTf 9245
#define CURRENT_RMEP_LAST_RDIf 9246
#define CURRENT_RMEP_PORT_STATUS_DEFECTf 9247
#define CURRENT_SEGMENTf 9248
#define CURRENT_SEQ_STATEf 9249
#define CURRENT_SOME_RDI_DEFECTf 9250
#define CURRENT_SOME_RMEP_CCM_DEFECTf 9251
#define CURRENT_STATEf 9252
#define CURRENT_STATE_ENCODINGf 9253
#define CURRENT_TIMEf 9254
#define CURRENT_TIME_Af 9255
#define CURRENT_TIME_Bf 9256
#define CURRENT_VALUEf 9257
#define CURRENT_WD_TIMEf 9258
#define CURRENT_WORD_COUNTf 9259
#define CURRENT_XCON_CCM_DEFECTf 9260
#define CURR_CALf 9261
#define CURR_CMC0_CELLCNTf 9262
#define CURR_CMC1_CELLCNTf 9263
#define CURR_CMC2_CELLCNTf 9264
#define CURR_EPOCH_STATEf 9265
#define CURR_FAILOVERf 9266
#define CURR_IP_INTF_OWNER_IDf 9267
#define CURR_RPE_CELLCNTf 9268
#define CUR_AD_WIDTHf 9269
#define CUR_COPY_NUMBERf 9270
#define CUR_ENTRY_ADRf 9271
#define CUR_ET_PAf 9272
#define CUR_ITERATIONf 9273
#define CUR_L2_BULK_ENf 9274
#define CUR_PAGEf 9275
#define CUR_SEQ_STATEf 9276
#define CUSTOMER_MODIFIEDf 9277
#define CUSTOMLEARNf 9278
#define CUSTOM_LEARNf 9279
#define CUT_THROUGH_OKf 9280
#define CU_BUF0_CORRECTED_ERRORf 9281
#define CU_BUF0_ECC_ERROR_ADDRESSf 9282
#define CU_BUF0_ENABLE_ECCf 9283
#define CU_BUF0_FORCE_UNCORRECTABLE_ERRORf 9284
#define CU_BUF0_UNCORRECTED_ERRORf 9285
#define CU_BUF1_CORRECTED_ERRORf 9286
#define CU_BUF1_ECC_ERROR_ADDRESSf 9287
#define CU_BUF1_ENABLE_ECCf 9288
#define CU_BUF1_FORCE_UNCORRECTABLE_ERRORf 9289
#define CU_BUF1_UNCORRECTED_ERRORf 9290
#define CU_BUF2_CORRECTED_ERRORf 9291
#define CU_BUF2_ECC_ERROR_ADDRESSf 9292
#define CU_BUF2_ENABLE_ECCf 9293
#define CU_BUF2_FORCE_UNCORRECTABLE_ERRORf 9294
#define CU_BUF2_UNCORRECTED_ERRORf 9295
#define CU_BUF3_CORRECTED_ERRORf 9296
#define CU_BUF3_ECC_ERROR_ADDRESSf 9297
#define CU_BUF3_ENABLE_ECCf 9298
#define CU_BUF3_FORCE_UNCORRECTABLE_ERRORf 9299
#define CU_BUF3_UNCORRECTED_ERRORf 9300
#define CVIDf 9301
#define CVLAN_CFI_AS_CNGf 9302
#define CVLAN_DOMAIN_POST_VXLT_CVLAN_TAG_SOURCEf 9303
#define CVLAN_DOMAIN_POST_VXLT_DATA_PROCESSING_ENABLEf 9304
#define CVLAN_DOMAIN_POST_VXLT_OAM_PROCESSING_ENABLEf 9305
#define CVLAN_DOMAIN_PRE_VXLT_CVLAN_TAG_SOURCEf 9306
#define CVLAN_DOMAIN_PRE_VXLT_DATA_PROCESSING_ENABLEf 9307
#define CVLAN_DOMAIN_PRE_VXLT_OAM_PROCESSING_ENABLEf 9308
#define CVLAN_INTF_AFTER_VXLT_VXLT_MISS_DROP_CTRLf 9309
#define CVLAN_INTF_BEFORE_VXLT_VXLT_MISS_DROP_CTRLf 9310
#define CVLAN_TAGf 9311
#define CWf 9312
#define CWLf 9313
#define CWORDf 9314
#define CWSB_ADM_CTRL_EOP_ERROR_EVf 9315
#define CWSB_ADM_CTRL_EOP_ERROR_EV_DISINTf 9316
#define CWSB_ADM_CTRL_MOP_ERROR_EVf 9317
#define CWSB_ADM_CTRL_MOP_ERROR_EV_DISINTf 9318
#define CWSB_ADM_CTRL_SEOP_ERROR_EVf 9319
#define CWSB_ADM_CTRL_SEOP_ERROR_EV_DISINTf 9320
#define CWSB_ADM_CTRL_SOP_ERROR_EVf 9321
#define CWSB_ADM_CTRL_SOP_ERROR_EV_DISINTf 9322
#define CWSB_OVERFLOW_EVf 9323
#define CWSB_OVERFLOW_EV_DISINTf 9324
#define CW_CHECK_CTRLf 9325
#define CW_INSERT_FLAGf 9326
#define CW_PRESENTf 9327
#define CW_S0f 9328
#define CX_DEBUGf 9329
#define CYCLES_PER_COUNTf 9330
#define CYCLES_PER_TICKf 9331
#define CYCLE_ACC_ENf 9332
#define CYCLE_CNTf 9333
#define CYCLE_CNT_DIVf 9334
#define CYCLE_CNT_ENCLRf 9335
#define CYCLE_CNT_ENSETf 9336
#define CYCLE_CNT_OVFf 9337
#define CYCLE_CNT_OVF_IENCLRf 9338
#define CYCLE_CNT_OVF_IENSETf 9339
#define CYCLE_CNT_RESETf 9340
#define CZf 9341
#define C_1f 9342
#define C_2f 9343
#define C_3f 9344
#define C_4f 9345
#define C_5f 9346
#define C_ACTIVEf 9347
#define C_ACTIVE_0f 9348
#define C_EFf 9349
#define C_EF_NEXTf 9350
#define C_EMPTY_STATEf 9351
#define C_ETHERTYPEf 9352
#define C_ISID_MASKf 9353
#define C_ITAGf 9354
#define C_MAX_BUCKETf 9355
#define C_MAX_BUCKET_0f 9356
#define C_MAX_BUCKET_1f 9357
#define C_MAX_BUCKET_2f 9358
#define C_MAX_BUCKET_3f 9359
#define C_MAX_CYCLE_SELf 9360
#define C_MAX_CYCLE_SEL_0f 9361
#define C_MAX_CYCLE_SEL_1f 9362
#define C_MAX_CYCLE_SEL_2f 9363
#define C_MAX_CYCLE_SEL_3f 9364
#define C_MAX_REF_RATE_EXPf 9365
#define C_MAX_REF_RATE_EXP_0f 9366
#define C_MAX_REF_RATE_EXP_1f 9367
#define C_MAX_REF_RATE_EXP_2f 9368
#define C_MAX_REF_RATE_EXP_3f 9369
#define C_MAX_REF_RATE_MANTf 9370
#define C_MAX_REF_RATE_MANT_0f 9371
#define C_MAX_REF_RATE_MANT_1f 9372
#define C_MAX_REF_RATE_MANT_2f 9373
#define C_MAX_REF_RATE_MANT_3f 9374
#define C_MAX_THLD_EXPf 9375
#define C_MAX_THLD_EXP_0f 9376
#define C_MAX_THLD_EXP_1f 9377
#define C_MAX_THLD_EXP_2f 9378
#define C_MAX_THLD_EXP_3f 9379
#define C_MAX_THLD_MANTf 9380
#define C_MAX_THLD_MANT_0f 9381
#define C_MAX_THLD_MANT_1f 9382
#define C_MAX_THLD_MANT_2f 9383
#define C_MAX_THLD_MANT_3f 9384
#define C_MC_DMAC_Af 9385
#define C_MC_DMAC_Bf 9386
#define C_MID_PKTf 9387
#define C_MID_PKT_0f 9388
#define C_MID_SEGf 9389
#define C_MID_SEG_0f 9390
#define C_MIN_BUCKETf 9391
#define C_MIN_BUCKET_0f 9392
#define C_MIN_BUCKET_1f 9393
#define C_MIN_BUCKET_2f 9394
#define C_MIN_BUCKET_3f 9395
#define C_MIN_CYCLE_SELf 9396
#define C_MIN_CYCLE_SEL_0f 9397
#define C_MIN_CYCLE_SEL_1f 9398
#define C_MIN_CYCLE_SEL_2f 9399
#define C_MIN_CYCLE_SEL_3f 9400
#define C_MIN_NEEDEDf 9401
#define C_MIN_NEXTf 9402
#define C_MIN_REF_RATE_EXPf 9403
#define C_MIN_REF_RATE_EXP_0f 9404
#define C_MIN_REF_RATE_EXP_1f 9405
#define C_MIN_REF_RATE_EXP_2f 9406
#define C_MIN_REF_RATE_EXP_3f 9407
#define C_MIN_REF_RATE_MANTf 9408
#define C_MIN_REF_RATE_MANT_0f 9409
#define C_MIN_REF_RATE_MANT_1f 9410
#define C_MIN_REF_RATE_MANT_2f 9411
#define C_MIN_REF_RATE_MANT_3f 9412
#define C_MIN_THLD_EXPf 9413
#define C_MIN_THLD_EXP_0f 9414
#define C_MIN_THLD_EXP_1f 9415
#define C_MIN_THLD_EXP_2f 9416
#define C_MIN_THLD_EXP_3f 9417
#define C_MIN_THLD_MANTf 9418
#define C_MIN_THLD_MANT_0f 9419
#define C_MIN_THLD_MANT_1f 9420
#define C_MIN_THLD_MANT_2f 9421
#define C_MIN_THLD_MANT_3f 9422
#define C_NEED_MINf 9423
#define C_NOT_EMPTYf 9424
#define C_NOT_EMPTY_0f 9425
#define C_ON_ACTIVE_LISTf 9426
#define C_ON_EF_LISTf 9427
#define C_ON_EF_LIST_0f 9428
#define C_ON_MIN_LISTf 9429
#define C_ON_MIN_LIST_0f 9430
#define C_ON_WERR_LISTf 9431
#define C_PARENTf 9432
#define C_SHAPEDf 9433
#define C_SHAPED_0f 9434
#define C_TAG_OFFSETf 9435
#define C_TPID_INDEXf 9436
#define C_TYPEf 9437
#define C_WEIGHTf 9438
#define C_WEIGHT_COUNTf 9439
#define C_WEIGHT_COUNT_SIGN_BITf 9440
#define C_WEIGHT_SURPLUS_COUNTf 9441
#define C_WERR_FLAGf 9442
#define C_WERR_NEXTf 9443
#define C_WERR_SEQ_NUMf 9444
#define C_WERR_WEIGHT_MET_FLAGf 9445
#define C_WORKING_WEIGHT_COUNTf 9446
#define C_XOFFf 9447
#define D0f 9448
#define D1f 9449
#define D2f 9450
#define D2C_HYST_ENf 9451
#define D2F_POWER_DOWNf 9452
#define D2F_PWR_DOWNf 9453
#define D3f 9454
#define DAf 9455
#define DABORT_OPENf 9456
#define DABORT_SECf 9457
#define DAC0f 9458
#define DAC1f 9459
#define DAFRWTYPEf 9460
#define DAFWDTYPEf 9461
#define DAPCLKENf 9462
#define DAP_POTRST_Nf 9463
#define DAP_RESET_Nf 9464
#define DATf 9465
#define DATAf 9466
#define DATA0f 9467
#define DATA0_0f 9468
#define DATA0_1f 9469
#define DATA0_2f 9470
#define DATA1f 9471
#define DATA1_0f 9472
#define DATA1_1f 9473
#define DATA1_2f 9474
#define DATA32f 9475
#define DATA64_HIf 9476
#define DATA64_LOf 9477
#define DATAAf 9478
#define DATAADDRMODEf 9479
#define DATABUF_DATA_TMf 9480
#define DATABUF_ECC_ENf 9481
#define DATABUF_ECC_ERRf 9482
#define DATABUF_ECC_TMf 9483
#define DATACf 9484
#define DATACELLCNTf 9485
#define DATACELLCNT0f 9486
#define DATACENTERAPPf 9487
#define DATAERRf 9488
#define DATAERRENf 9489
#define DATALOCKf 9490
#define DATAMEM_DCMf 9491
#define DATAMEM_TMf 9492
#define DATAMTCHONf 9493
#define DATAPATH_RST_f 9494
#define DATAPROCESSINGPROFILEf 9495
#define DATASHIFTMODEf 9496
#define DATAWIDTHf 9497
#define DATAWITDHf 9498
#define DATAWITHOUTVALIDf 9499
#define DATA_0f 9500
#define DATA_1f 9501
#define DATA_1023_768f 9502
#define DATA_118_96f 9503
#define DATA_1_Af 9504
#define DATA_1_Bf 9505
#define DATA_2f 9506
#define DATA_255_0f 9507
#define DATA_3f 9508
#define DATA_31_0f 9509
#define DATA_4f 9510
#define DATA_511_256f 9511
#define DATA_63_32f 9512
#define DATA_767_512f 9513
#define DATA_95_64f 9514
#define DATA_Af 9515
#define DATA_ACTION_DATAf 9516
#define DATA_ACTION_DROPf 9517
#define DATA_ACTION_NEXT_OUTLIFf 9518
#define DATA_ACTION_NEXT_OUTLIF_VALIDf 9519
#define DATA_ACTION_OAM_LIF_SETf 9520
#define DATA_ADDR_MODEf 9521
#define DATA_Bf 9522
#define DATA_BPC_SELECTf 9523
#define DATA_BUF0_DISABLE_ECCf 9524
#define DATA_BUF0_ECC_CORRUPTf 9525
#define DATA_BUF1_DISABLE_ECCf 9526
#define DATA_BUF1_ECC_CORRUPTf 9527
#define DATA_BUFFER_DEPf 9528
#define DATA_BUF_TMf 9529
#define DATA_BYTES_0_3f 9530
#define DATA_BYTES_12_15f 9531
#define DATA_BYTES_4_7f 9532
#define DATA_BYTES_8_11f 9533
#define DATA_BYTE_COUNTER_HEADERf 9534
#define DATA_CELL_CNTf 9535
#define DATA_CELL_CNT_0f 9536
#define DATA_CMP_MASK_1f 9537
#define DATA_CMP_MASK_3f 9538
#define DATA_CMP_VALUE_1f 9539
#define DATA_CMP_VALUE_3f 9540
#define DATA_COMPSf 9541
#define DATA_COUNTER_MODEf 9542
#define DATA_CRC_ERR_CNTf 9543
#define DATA_CRC_ERR_CNT_OVERFLOWf 9544
#define DATA_DATAMASKf 9545
#define DATA_DROP_ENABLEf 9546
#define DATA_DUAL_N_SGLf 9547
#define DATA_ENDf 9548
#define DATA_ENTRYFORMATf 9549
#define DATA_ENTRY_CNTf 9550
#define DATA_ENTRY_CNT_MASKf 9551
#define DATA_ENTRY_LSBSf 9552
#define DATA_ENTRY_LSBS_MASKf 9553
#define DATA_EN_COR_ERR_RPTf 9554
#define DATA_ERRf 9555
#define DATA_FIELDSf 9556
#define DATA_FIFO_DOUBLE_BIT_ERRf 9557
#define DATA_FIFO_ECC_ERRf 9558
#define DATA_FIFO_ENTRY_IDXf 9559
#define DATA_FIFO_MULTIPLE_ERRf 9560
#define DATA_HI_ECC_CORRUPTf 9561
#define DATA_HI_PMf 9562
#define DATA_HI_TMf 9563
#define DATA_INf 9564
#define DATA_INFOf 9565
#define DATA_INPUTf 9566
#define DATA_KEYf 9567
#define DATA_LENf 9568
#define DATA_LINEf 9569
#define DATA_LOCK_TIMEOUTf 9570
#define DATA_LOCK_TIMEOUT_PRDf 9571
#define DATA_LOCK_WRITE_ADDRf 9572
#define DATA_LO_ECC_CORRUPTf 9573
#define DATA_LO_PMf 9574
#define DATA_LO_TMf 9575
#define DATA_MASKf 9576
#define DATA_MASK_118_96f 9577
#define DATA_MASK_31_0f 9578
#define DATA_MASK_63_32f 9579
#define DATA_MASK_95_64f 9580
#define DATA_MEMORY_TM_CTRLf 9581
#define DATA_MTCH_ONf 9582
#define DATA_Nf 9583
#define DATA_OUTf 9584
#define DATA_Pf 9585
#define DATA_PAGES_ALLOCATEDf 9586
#define DATA_PREFETCH_ENf 9587
#define DATA_QUADf 9588
#define DATA_RANGEf 9589
#define DATA_READ_ERRf 9590
#define DATA_SHIFT_MODEf 9591
#define DATA_STARTf 9592
#define DATA_VALUEf 9593
#define DATA_WIDTHf 9594
#define DATA_WITHOUT_VALIDf 9595
#define DATA_WRITE_ERRf 9596
#define DAT_DONEf 9597
#define DAT_ERRORSf 9598
#define DAT_PASSf 9599
#define DAU_WKUP_CNT_WIDTHf 9600
#define DA_15_3f 9601
#define DA_47_16f 9602
#define DA_HIf 9603
#define DA_IS_ALL_R_BRIDGESf 9604
#define DA_IS_ALL_R_BRIDGES_MASKf 9605
#define DA_LOf 9606
#define DA_NOT_FOUND_DESTINATIONf 9607
#define DA_NOT_FOUND_PROFILEf 9608
#define DBf 9609
#define DBAGEEVENT_CORRECTED_ERRORf 9610
#define DBAGEEVENT_CORRECTED_ERROR_DISINTf 9611
#define DBAGEEVENT_ECC_ERROR_ADDRESSf 9612
#define DBAGEEVENT_ENABLE_ECCf 9613
#define DBAGEEVENT_FORCE_UNCORRECTABLE_ERRORf 9614
#define DBAGEEVENT_TMAf 9615
#define DBAGEEVENT_TMBf 9616
#define DBAGEEVENT_UNCORRECTED_ERRORf 9617
#define DBAGEEVENT_UNCORRECTED_ERROR_DISINTf 9618
#define DBAGEFLAGS_CORRECTED_ERRORf 9619
#define DBAGEFLAGS_CORRECTED_ERROR_DISINTf 9620
#define DBAGEFLAGS_ECC_ERROR_ADDRESSf 9621
#define DBAGEFLAGS_ENABLE_ECCf 9622
#define DBAGEFLAGS_FORCE_UNCORRECTABLE_ERRORf 9623
#define DBAGEFLAGS_TMA_MEM0f 9624
#define DBAGEFLAGS_TMA_MEM1f 9625
#define DBAGEFLAGS_TMB_MEM0f 9626
#define DBAGEFLAGS_TMB_MEM1f 9627
#define DBAGEFLAGS_UNCORRECTED_ERRORf 9628
#define DBAGEFLAGS_UNCORRECTED_ERROR_DISINTf 9629
#define DBAGEH0_CORRECTED_ERRORf 9630
#define DBAGEH0_CORRECTED_ERROR_DISINTf 9631
#define DBAGEH0_ECC_ERROR_ADDRESSf 9632
#define DBAGEH0_ENABLE_ECCf 9633
#define DBAGEH0_FORCE_UNCORRECTABLE_ERRORf 9634
#define DBAGEH0_TMA_MEM0_TMf 9635
#define DBAGEH0_TMA_MEM1_TMf 9636
#define DBAGEH0_TMB_MEM0_TMf 9637
#define DBAGEH0_TMB_MEM1_TMf 9638
#define DBAGEH0_UNCORRECTED_ERRORf 9639
#define DBAGEH0_UNCORRECTED_ERROR_DISINTf 9640
#define DBAGEH1_CORRECTED_ERRORf 9641
#define DBAGEH1_CORRECTED_ERROR_DISINTf 9642
#define DBAGEH1_ECC_ERROR_ADDRESSf 9643
#define DBAGEH1_ENABLE_ECCf 9644
#define DBAGEH1_FORCE_UNCORRECTABLE_ERRORf 9645
#define DBAGEH1_TMA_MEM0_TMf 9646
#define DBAGEH1_TMA_MEM1_TMf 9647
#define DBAGEH1_TMB_MEM0_TMf 9648
#define DBAGEH1_TMB_MEM1_TMf 9649
#define DBAGEH1_UNCORRECTED_ERRORf 9650
#define DBAGEH1_UNCORRECTED_ERROR_DISINTf 9651
#define DBAGEL0_CORRECTED_ERRORf 9652
#define DBAGEL0_CORRECTED_ERROR_DISINTf 9653
#define DBAGEL0_ECC_ERROR_ADDRESSf 9654
#define DBAGEL0_ENABLE_ECCf 9655
#define DBAGEL0_FORCE_UNCORRECTABLE_ERRORf 9656
#define DBAGEL0_TMA_MEM0_TMf 9657
#define DBAGEL0_TMA_MEM1_TMf 9658
#define DBAGEL0_TMB_MEM0_TMf 9659
#define DBAGEL0_TMB_MEM1_TMf 9660
#define DBAGEL0_UNCORRECTED_ERRORf 9661
#define DBAGEL0_UNCORRECTED_ERROR_DISINTf 9662
#define DBAGEL1_CORRECTED_ERRORf 9663
#define DBAGEL1_CORRECTED_ERROR_DISINTf 9664
#define DBAGEL1_ECC_ERROR_ADDRESSf 9665
#define DBAGEL1_ENABLE_ECCf 9666
#define DBAGEL1_FORCE_UNCORRECTABLE_ERRORf 9667
#define DBAGEL1_TMA_MEM0_TMf 9668
#define DBAGEL1_TMA_MEM1_TMf 9669
#define DBAGEL1_TMB_MEM0_TMf 9670
#define DBAGEL1_TMB_MEM1_TMf 9671
#define DBAGEL1_UNCORRECTED_ERRORf 9672
#define DBAGEL1_UNCORRECTED_ERROR_DISINTf 9673
#define DBAGETHRESH_CORRECTED_ERRORf 9674
#define DBAGETHRESH_CORRECTED_ERROR_DISINTf 9675
#define DBAGETHRESH_ECC_ERROR_ADDRESSf 9676
#define DBAGETHRESH_ENABLE_ECCf 9677
#define DBAGETHRESH_FORCE_UNCORRECTABLE_ERRORf 9678
#define DBAGETHRESH_TMf 9679
#define DBAGETHRESH_UNCORRECTED_ERRORf 9680
#define DBAGETHRESH_UNCORRECTED_ERROR_DISINTf 9681
#define DBBAACRED0_CORRECTED_ERRORf 9682
#define DBBAACRED0_CORRECTED_ERROR_DISINTf 9683
#define DBBAACRED0_ECC_ERROR_ADDRESSf 9684
#define DBBAACRED0_ENABLE_ECCf 9685
#define DBBAACRED0_FORCE_UNCORRECTABLE_ERRORf 9686
#define DBBAACRED0_MEM0_TMf 9687
#define DBBAACRED0_MEM1_TMf 9688
#define DBBAACRED0_UNCORRECTED_ERRORf 9689
#define DBBAACRED0_UNCORRECTED_ERROR_DISINTf 9690
#define DBBAACRED1_CORRECTED_ERRORf 9691
#define DBBAACRED1_CORRECTED_ERROR_DISINTf 9692
#define DBBAACRED1_ECC_ERROR_ADDRESSf 9693
#define DBBAACRED1_ENABLE_ECCf 9694
#define DBBAACRED1_FORCE_UNCORRECTABLE_ERRORf 9695
#define DBBAACRED1_MEM0_TMf 9696
#define DBBAACRED1_MEM1_TMf 9697
#define DBBAACRED1_UNCORRECTED_ERRORf 9698
#define DBBAACRED1_UNCORRECTED_ERROR_DISINTf 9699
#define DBBAACRED2_CORRECTED_ERRORf 9700
#define DBBAACRED2_CORRECTED_ERROR_DISINTf 9701
#define DBBAACRED2_ECC_ERROR_ADDRESSf 9702
#define DBBAACRED2_ENABLE_ECCf 9703
#define DBBAACRED2_FORCE_UNCORRECTABLE_ERRORf 9704
#define DBBAACRED2_MEM0_TMf 9705
#define DBBAACRED2_MEM1_TMf 9706
#define DBBAACRED2_UNCORRECTED_ERRORf 9707
#define DBBAACRED2_UNCORRECTED_ERROR_DISINTf 9708
#define DBBAACRED3_CORRECTED_ERRORf 9709
#define DBBAACRED3_CORRECTED_ERROR_DISINTf 9710
#define DBBAACRED3_ECC_ERROR_ADDRESSf 9711
#define DBBAACRED3_ENABLE_ECCf 9712
#define DBBAACRED3_FORCE_UNCORRECTABLE_ERRORf 9713
#define DBBAACRED3_MEM0_TMf 9714
#define DBBAACRED3_MEM1_TMf 9715
#define DBBAACRED3_UNCORRECTED_ERRORf 9716
#define DBBAACRED3_UNCORRECTED_ERROR_DISINTf 9717
#define DBBAAEVENT_CORRECTED_ERRORf 9718
#define DBBAAEVENT_CORRECTED_ERROR_DISINTf 9719
#define DBBAAEVENT_ECC_ERROR_ADDRESSf 9720
#define DBBAAEVENT_ENABLE_ECCf 9721
#define DBBAAEVENT_FORCE_UNCORRECTABLE_ERRORf 9722
#define DBBAAEVENT_TMf 9723
#define DBBAAEVENT_UNCORRECTED_ERRORf 9724
#define DBBAAEVENT_UNCORRECTED_ERROR_DISINTf 9725
#define DBBAALEAKA0_CORRECTED_ERRORf 9726
#define DBBAALEAKA0_CORRECTED_ERROR_DISINTf 9727
#define DBBAALEAKA0_ECC_ERROR_ADDRESSf 9728
#define DBBAALEAKA0_ENABLE_ECCf 9729
#define DBBAALEAKA0_FORCE_UNCORRECTABLE_ERRORf 9730
#define DBBAALEAKA0_TMf 9731
#define DBBAALEAKA0_UNCORRECTED_ERRORf 9732
#define DBBAALEAKA0_UNCORRECTED_ERROR_DISINTf 9733
#define DBBAALEAKA1_CORRECTED_ERRORf 9734
#define DBBAALEAKA1_CORRECTED_ERROR_DISINTf 9735
#define DBBAALEAKA1_ECC_ERROR_ADDRESSf 9736
#define DBBAALEAKA1_ENABLE_ECCf 9737
#define DBBAALEAKA1_FORCE_UNCORRECTABLE_ERRORf 9738
#define DBBAALEAKA1_TMf 9739
#define DBBAALEAKA1_UNCORRECTED_ERRORf 9740
#define DBBAALEAKA1_UNCORRECTED_ERROR_DISINTf 9741
#define DBBAALEAKA2_CORRECTED_ERRORf 9742
#define DBBAALEAKA2_CORRECTED_ERROR_DISINTf 9743
#define DBBAALEAKA2_ECC_ERROR_ADDRESSf 9744
#define DBBAALEAKA2_ENABLE_ECCf 9745
#define DBBAALEAKA2_FORCE_UNCORRECTABLE_ERRORf 9746
#define DBBAALEAKA2_TMf 9747
#define DBBAALEAKA2_UNCORRECTED_ERRORf 9748
#define DBBAALEAKA2_UNCORRECTED_ERROR_DISINTf 9749
#define DBBAALEAKA3_CORRECTED_ERRORf 9750
#define DBBAALEAKA3_CORRECTED_ERROR_DISINTf 9751
#define DBBAALEAKA3_ECC_ERROR_ADDRESSf 9752
#define DBBAALEAKA3_ENABLE_ECCf 9753
#define DBBAALEAKA3_FORCE_UNCORRECTABLE_ERRORf 9754
#define DBBAALEAKA3_TMf 9755
#define DBBAALEAKA3_UNCORRECTED_ERRORf 9756
#define DBBAALEAKA3_UNCORRECTED_ERROR_DISINTf 9757
#define DBBAALEAKB0_CORRECTED_ERRORf 9758
#define DBBAALEAKB0_CORRECTED_ERROR_DISINTf 9759
#define DBBAALEAKB0_ECC_ERROR_ADDRESSf 9760
#define DBBAALEAKB0_ENABLE_ECCf 9761
#define DBBAALEAKB0_FORCE_UNCORRECTABLE_ERRORf 9762
#define DBBAALEAKB0_TMf 9763
#define DBBAALEAKB0_UNCORRECTED_ERRORf 9764
#define DBBAALEAKB0_UNCORRECTED_ERROR_DISINTf 9765
#define DBBAALEAKB1_CORRECTED_ERRORf 9766
#define DBBAALEAKB1_CORRECTED_ERROR_DISINTf 9767
#define DBBAALEAKB1_ECC_ERROR_ADDRESSf 9768
#define DBBAALEAKB1_ENABLE_ECCf 9769
#define DBBAALEAKB1_FORCE_UNCORRECTABLE_ERRORf 9770
#define DBBAALEAKB1_TMf 9771
#define DBBAALEAKB1_UNCORRECTED_ERRORf 9772
#define DBBAALEAKB1_UNCORRECTED_ERROR_DISINTf 9773
#define DBBAALEAKB2_CORRECTED_ERRORf 9774
#define DBBAALEAKB2_CORRECTED_ERROR_DISINTf 9775
#define DBBAALEAKB2_ECC_ERROR_ADDRESSf 9776
#define DBBAALEAKB2_ENABLE_ECCf 9777
#define DBBAALEAKB2_FORCE_UNCORRECTABLE_ERRORf 9778
#define DBBAALEAKB2_TMf 9779
#define DBBAALEAKB2_UNCORRECTED_ERRORf 9780
#define DBBAALEAKB2_UNCORRECTED_ERROR_DISINTf 9781
#define DBBAALEAKB3_CORRECTED_ERRORf 9782
#define DBBAALEAKB3_CORRECTED_ERROR_DISINTf 9783
#define DBBAALEAKB3_ECC_ERROR_ADDRESSf 9784
#define DBBAALEAKB3_ENABLE_ECCf 9785
#define DBBAALEAKB3_FORCE_UNCORRECTABLE_ERRORf 9786
#define DBBAALEAKB3_TMf 9787
#define DBBAALEAKB3_UNCORRECTED_ERRORf 9788
#define DBBAALEAKB3_UNCORRECTED_ERROR_DISINTf 9789
#define DBBAASTATEHUNGRY_CORRECTED_ERRORf 9790
#define DBBAASTATEHUNGRY_CORRECTED_ERROR_DISINTf 9791
#define DBBAASTATEHUNGRY_ECC_ERROR_ADDRESSf 9792
#define DBBAASTATEHUNGRY_ENABLE_ECCf 9793
#define DBBAASTATEHUNGRY_FORCE_UNCORRECTABLE_ERRORf 9794
#define DBBAASTATEHUNGRY_TMf 9795
#define DBBAASTATEHUNGRY_UNCORRECTED_ERRORf 9796
#define DBBAASTATEHUNGRY_UNCORRECTED_ERROR_DISINTf 9797
#define DBBAASTATESTARVING_CORRECTED_ERRORf 9798
#define DBBAASTATESTARVING_CORRECTED_ERROR_DISINTf 9799
#define DBBAASTATESTARVING_ECC_ERROR_ADDRESSf 9800
#define DBBAASTATESTARVING_ENABLE_ECCf 9801
#define DBBAASTATESTARVING_FORCE_UNCORRECTABLE_ERRORf 9802
#define DBBAASTATESTARVING_TMf 9803
#define DBBAASTATESTARVING_UNCORRECTED_ERRORf 9804
#define DBBAASTATESTARVING_UNCORRECTED_ERROR_DISINTf 9805
#define DBBSE_CORRECTED_ERRORf 9806
#define DBBSE_CORRECTED_ERROR_DISINTf 9807
#define DBBSE_ECC_ERROR_ADDRESSf 9808
#define DBBSE_ENABLE_ECCf 9809
#define DBBSE_FORCE_UNCORRECTABLE_ERRORf 9810
#define DBBSE_TMf 9811
#define DBBSE_UNCORRECTED_ERRORf 9812
#define DBBSE_UNCORRECTED_ERROR_DISINTf 9813
#define DBBSN_CORRECTED_ERRORf 9814
#define DBBSN_CORRECTED_ERROR_DISINTf 9815
#define DBBSN_ECC_ERROR_ADDRESSf 9816
#define DBBSN_ENABLE_ECCf 9817
#define DBBSN_FORCE_UNCORRECTABLE_ERRORf 9818
#define DBBSN_TMf 9819
#define DBBSN_UNCORRECTED_ERRORf 9820
#define DBBSN_UNCORRECTED_ERROR_DISINTf 9821
#define DBCAL0_CORRECTED_ERRORf 9822
#define DBCAL0_CORRECTED_ERROR_DISINTf 9823
#define DBCAL0_ECC_ERROR_ADDRESSf 9824
#define DBCAL0_ENABLE_ECCf 9825
#define DBCAL0_FORCE_UNCORRECTABLE_ERRORf 9826
#define DBCAL0_TMf 9827
#define DBCAL0_UNCORRECTED_ERRORf 9828
#define DBCAL0_UNCORRECTED_ERROR_DISINTf 9829
#define DBCAL1_CORRECTED_ERRORf 9830
#define DBCAL1_CORRECTED_ERROR_DISINTf 9831
#define DBCAL1_ECC_ERROR_ADDRESSf 9832
#define DBCAL1_ENABLE_ECCf 9833
#define DBCAL1_FORCE_UNCORRECTABLE_ERRORf 9834
#define DBCAL1_TMf 9835
#define DBCAL1_UNCORRECTED_ERRORf 9836
#define DBCAL1_UNCORRECTED_ERROR_DISINTf 9837
#define DBEf 9838
#define DBE2NT_CORRECTED_ERRORf 9839
#define DBE2NT_CORRECTED_ERROR_DISINTf 9840
#define DBE2NT_ECC_ERROR_ADDRESSf 9841
#define DBE2NT_ENABLE_ECCf 9842
#define DBE2NT_FORCE_UNCORRECTABLE_ERRORf 9843
#define DBE2NT_TMf 9844
#define DBE2NT_UNCORRECTED_ERRORf 9845
#define DBE2NT_UNCORRECTED_ERROR_DISINTf 9846
#define DBE_EVf 9847
#define DBE_ODf 9848
#define DBF0f 9849
#define DBF1f 9850
#define DBFFMONEBERRFIXEDf 9851
#define DBFFMONEBERRFIXEDMASKf 9852
#define DBFFMTWOBERRf 9853
#define DBFFMTWOBERRMASKf 9854
#define DBFFM_ECC__N_B_ERR_MASKf 9855
#define DBF_0_H_ECC_1B_ERR_MASKf 9856
#define DBF_0_H_ECC_2B_ERR_MASKf 9857
#define DBF_0_H_INITIATE_ECC_1B_ERRf 9858
#define DBF_0_H_INITIATE_ECC_2B_ERRf 9859
#define DBF_ECC_1B_ERR_ADDRf 9860
#define DBF_ECC_1B_ERR_ADDR_VALIDf 9861
#define DBF_ECC_1B_ERR_CNTf 9862
#define DBF_ECC_1B_ERR_CNT_OVERFLOWf 9863
#define DBF_ECC_1B_ERR_INTf 9864
#define DBF_ECC_1B_ERR_INT_MASKf 9865
#define DBF_ECC_2B_ERR_ADDRf 9866
#define DBF_ECC_2B_ERR_ADDR_VALIDf 9867
#define DBF_ECC_2B_ERR_CNTf 9868
#define DBF_ECC_2B_ERR_CNT_OVERFLOWf 9869
#define DBF_ECC_2B_ERR_INTf 9870
#define DBF_ECC_2B_ERR_INT_MASKf 9871
#define DBF_RESETf 9872
#define DBGACKf 9873
#define DBGCMDf 9874
#define DBGDATAf 9875
#define DBGENf 9876
#define DBGETHKEYf 9877
#define DBGFEM_FREEZEDf 9878
#define DBGFEM_N_ACTIONf 9879
#define DBGFEM_N_ACTIONTYPEf 9880
#define DBGFEM_N_ACTIONVALIDf 9881
#define DBGFEM_N_KEYf 9882
#define DBGFEM_N_PROGRAMf 9883
#define DBGFERTRAPf 9884
#define DBGFLPTRAP0f 9885
#define DBGFLPTRAP1f 9886
#define DBGFLPTRAP2f 9887
#define DBGFREEZEFEMf 9888
#define DBGFREEZEFEM_ATPMF_PROGRAMf 9889
#define DBGFREEZEPMF_PROGRAMf 9890
#define DBGIPV4KEYf 9891
#define DBGIPV6KEYf 9892
#define DBGKEYAf 9893
#define DBGKEYBf 9894
#define DBGLASTRESOLVEDCPUTRAPCODEf 9895
#define DBGLASTRESOLVEDCPUTRAPCODESTRENGTHf 9896
#define DBGLASTRESOLVEDSNOOPCODEf 9897
#define DBGLASTRESOLVEDSNOOPCODESTRENGTHf 9898
#define DBGLASTRESOLVEDVALIDf 9899
#define DBGLASTTRAPCHANGEDESTINATIONf 9900
#define DBGLASTTRAPCHANGEDESTINATIONVALIDf 9901
#define DBGLLRTRAP0f 9902
#define DBGLLRTRAP1f 9903
#define DBGNOPWRDWNf 9904
#define DBGPROGRAMSELECTIONMAPf 9905
#define DBGRESTARTf 9906
#define DBGRESTARTEDf 9907
#define DBGRSTREQf 9908
#define DBGSELECTEDPROGRAMf 9909
#define DBGSTATUSf 9910
#define DBGVERf 9911
#define DBG_1STPASSFEM0f 9912
#define DBG_1STPASSFEM1f 9913
#define DBG_1STPASSFEM2f 9914
#define DBG_1STPASSFEM3f 9915
#define DBG_1STPASSFEM4f 9916
#define DBG_1STPASSFEM5f 9917
#define DBG_1STPASSFEM6f 9918
#define DBG_1STPASSFEM7f 9919
#define DBG_ADDRESSf 9920
#define DBG_ARCH_VERf 9921
#define DBG_DATAf 9922
#define DBG_FER_TRAPf 9923
#define DBG_FIRST_TM_COMMANDf 9924
#define DBG_FIRST_TM_COMMAND_VALIDf 9925
#define DBG_FLP_CONSISTENT_HASHING_PROGRAM_NUMf 9926
#define DBG_FLP_CONSISTENT_HASHING_PROGRAM_TCAM_LINEf 9927
#define DBG_FLP_PROGRAM_SELECTION_CAM_LINEf 9928
#define DBG_FLP_SELECTED_PROGRAMf 9929
#define DBG_FLP_TRAP_0f 9930
#define DBG_FLP_TRAP_1f 9931
#define DBG_IEEE_1588_IDENTIFICATION_CAM_LINEf 9932
#define DBG_INSTRf 9933
#define DBG_LAST_KEY_Af 9934
#define DBG_LAST_KEY_Bf 9935
#define DBG_LAST_KEY_Cf 9936
#define DBG_LAST_KEY_Df 9937
#define DBG_LAST_RESOLVED_CPU_TRAP_CODEf 9938
#define DBG_LAST_RESOLVED_CPU_TRAP_CODE_STRENGTHf 9939
#define DBG_LAST_RESOLVED_SNOOP_CODEf 9940
#define DBG_LAST_RESOLVED_SNOOP_CODE_STRENGTHf 9941
#define DBG_LAST_RESOLVED_VALIDf 9942
#define DBG_LAST_TRAP_CHANGE_DESTINATIONf 9943
#define DBG_LAST_TRAP_CHANGE_DESTINATION_VALIDf 9944
#define DBG_LLR_TRAP_0f 9945
#define DBG_LLR_TRAP_1f 9946
#define DBG_PMF_SELECTED_CAM_LINE_0f 9947
#define DBG_PMF_SELECTED_CAM_LINE_1f 9948
#define DBG_PMF_SELECTED_PROGRAMf 9949
#define DBG_SAMPLE_ENABLEf 9950
#define DBG_TRIGGERf 9951
#define DBG_UNLOCKf 9952
#define DBG_VERf 9953
#define DBG_XLP_FIFO_ENf 9954
#define DBLASTSENT_CORRECTED_ERRORf 9955
#define DBLASTSENT_CORRECTED_ERROR_DISINTf 9956
#define DBLASTSENT_ECC_ERROR_ADDRESSf 9957
#define DBLASTSENT_ENABLE_ECCf 9958
#define DBLASTSENT_FORCE_UNCORRECTABLE_ERRORf 9959
#define DBLASTSENT_TMAf 9960
#define DBLASTSENT_TMBf 9961
#define DBLASTSENT_UNCORRECTED_ERRORf 9962
#define DBLASTSENT_UNCORRECTED_ERROR_DISINTf 9963
#define DBLN2Q_CORRECTED_ERRORf 9964
#define DBLN2Q_CORRECTED_ERROR_DISINTf 9965
#define DBLN2Q_ECC_ERROR_ADDRESSf 9966
#define DBLN2Q_ENABLE_ECCf 9967
#define DBLN2Q_FORCE_UNCORRECTABLE_ERRORf 9968
#define DBLN2Q_TMf 9969
#define DBLN2Q_UNCORRECTED_ERRORf 9970
#define DBLN2Q_UNCORRECTED_ERROR_DISINTf 9971
#define DBPLUT_CORRECTED_ERRORf 9972
#define DBPLUT_CORRECTED_ERROR_DISINTf 9973
#define DBPLUT_ECC_ERROR_ADDRESSf 9974
#define DBPLUT_ENABLE_ECCf 9975
#define DBPLUT_FORCE_UNCORRECTABLE_ERRORf 9976
#define DBPLUT_TMf 9977
#define DBPLUT_UNCORRECTED_ERRORf 9978
#define DBPLUT_UNCORRECTED_ERROR_DISINTf 9979
#define DBPUPFIFO_HI_CORRECTED_ERRORf 9980
#define DBPUPFIFO_HI_CORRECTED_ERROR_DISINTf 9981
#define DBPUPFIFO_HI_ECC_ERROR_ADDRESSf 9982
#define DBPUPFIFO_HI_ENABLE_ECCf 9983
#define DBPUPFIFO_HI_FORCE_UNCORRECTABLE_ERRORf 9984
#define DBPUPFIFO_HI_TMf 9985
#define DBPUPFIFO_HI_UNCORRECTED_ERRORf 9986
#define DBPUPFIFO_HI_UNCORRECTED_ERROR_DISINTf 9987
#define DBPUPFIFO_LO_CORRECTED_ERRORf 9988
#define DBPUPFIFO_LO_CORRECTED_ERROR_DISINTf 9989
#define DBPUPFIFO_LO_ECC_ERROR_ADDRESSf 9990
#define DBPUPFIFO_LO_ENABLE_ECCf 9991
#define DBPUPFIFO_LO_FORCE_UNCORRECTABLE_ERRORf 9992
#define DBPUPFIFO_LO_TMf 9993
#define DBPUPFIFO_LO_UNCORRECTED_ERRORf 9994
#define DBPUPFIFO_LO_UNCORRECTED_ERROR_DISINTf 9995
#define DBQ2SC0_CORRECTED_ERRORf 9996
#define DBQ2SC0_CORRECTED_ERROR_DISINTf 9997
#define DBQ2SC0_ECC_ERROR_ADDRESSf 9998
#define DBQ2SC0_ENABLE_ECCf 9999
#define DBQ2SC0_FORCE_UNCORRECTABLE_ERRORf 10000
#define DBQ2SC0_TMf 10001
#define DBQ2SC0_UNCORRECTED_ERRORf 10002
#define DBQ2SC0_UNCORRECTED_ERROR_DISINTf 10003
#define DBQ2SC1_CORRECTED_ERRORf 10004
#define DBQ2SC1_CORRECTED_ERROR_DISINTf 10005
#define DBQ2SC1_ECC_ERROR_ADDRESSf 10006
#define DBQ2SC1_ENABLE_ECCf 10007
#define DBQ2SC1_FORCE_UNCORRECTABLE_ERRORf 10008
#define DBQ2SC1_TMf 10009
#define DBQ2SC1_UNCORRECTED_ERRORf 10010
#define DBQ2SC1_UNCORRECTED_ERROR_DISINTf 10011
#define DBQ2SC2_CORRECTED_ERRORf 10012
#define DBQ2SC2_CORRECTED_ERROR_DISINTf 10013
#define DBQ2SC2_ECC_ERROR_ADDRESSf 10014
#define DBQ2SC2_ENABLE_ECCf 10015
#define DBQ2SC2_FORCE_UNCORRECTABLE_ERRORf 10016
#define DBQ2SC2_TMf 10017
#define DBQ2SC2_UNCORRECTED_ERRORf 10018
#define DBQ2SC2_UNCORRECTED_ERROR_DISINTf 10019
#define DBQ2SC3_CORRECTED_ERRORf 10020
#define DBQ2SC3_CORRECTED_ERROR_DISINTf 10021
#define DBQ2SC3_ECC_ERROR_ADDRESSf 10022
#define DBQ2SC3_ENABLE_ECCf 10023
#define DBQ2SC3_FORCE_UNCORRECTABLE_ERRORf 10024
#define DBQ2SC3_TMf 10025
#define DBQ2SC3_UNCORRECTED_ERRORf 10026
#define DBQ2SC3_UNCORRECTED_ERROR_DISINTf 10027
#define DBQPARAMS0_CORRECTED_ERRORf 10028
#define DBQPARAMS0_CORRECTED_ERROR_DISINTf 10029
#define DBQPARAMS0_ECC_ERROR_ADDRESSf 10030
#define DBQPARAMS0_ENABLE_ECCf 10031
#define DBQPARAMS0_FORCE_UNCORRECTABLE_ERRORf 10032
#define DBQPARAMS0_TMf 10033
#define DBQPARAMS0_UNCORRECTED_ERRORf 10034
#define DBQPARAMS0_UNCORRECTED_ERROR_DISINTf 10035
#define DBQPARAMS1_CORRECTED_ERRORf 10036
#define DBQPARAMS1_CORRECTED_ERROR_DISINTf 10037
#define DBQPARAMS1_ECC_ERROR_ADDRESSf 10038
#define DBQPARAMS1_ENABLE_ECCf 10039
#define DBQPARAMS1_FORCE_UNCORRECTABLE_ERRORf 10040
#define DBQPARAMS1_TMf 10041
#define DBQPARAMS1_UNCORRECTED_ERRORf 10042
#define DBQPARAMS1_UNCORRECTED_ERROR_DISINTf 10043
#define DBQSTATE0_CORRECTED_ERRORf 10044
#define DBQSTATE0_CORRECTED_ERROR_DISINTf 10045
#define DBQSTATE0_ECC_ERROR_ADDRESSf 10046
#define DBQSTATE0_ENABLE_ECCf 10047
#define DBQSTATE0_FORCE_UNCORRECTABLE_ERRORf 10048
#define DBQSTATE0_TMf 10049
#define DBQSTATE0_UNCORRECTED_ERRORf 10050
#define DBQSTATE0_UNCORRECTED_ERROR_DISINTf 10051
#define DBQSTATE1_CORRECTED_ERRORf 10052
#define DBQSTATE1_CORRECTED_ERROR_DISINTf 10053
#define DBQSTATE1_ECC_ERROR_ADDRESSf 10054
#define DBQSTATE1_ENABLE_ECCf 10055
#define DBQSTATE1_FORCE_UNCORRECTABLE_ERRORf 10056
#define DBQSTATE1_TMf 10057
#define DBQSTATE1_UNCORRECTED_ERRORf 10058
#define DBQSTATE1_UNCORRECTED_ERROR_DISINTf 10059
#define DBQTHRESH0_CORRECTED_ERRORf 10060
#define DBQTHRESH0_CORRECTED_ERROR_DISINTf 10061
#define DBQTHRESH0_ECC_ERROR_ADDRESSf 10062
#define DBQTHRESH0_ENABLE_ECCf 10063
#define DBQTHRESH0_FORCE_UNCORRECTABLE_ERRORf 10064
#define DBQTHRESH0_TMf 10065
#define DBQTHRESH0_UNCORRECTED_ERRORf 10066
#define DBQTHRESH0_UNCORRECTED_ERROR_DISINTf 10067
#define DBQTHRESH1_CORRECTED_ERRORf 10068
#define DBQTHRESH1_CORRECTED_ERROR_DISINTf 10069
#define DBQTHRESH1_ECC_ERROR_ADDRESSf 10070
#define DBQTHRESH1_ENABLE_ECCf 10071
#define DBQTHRESH1_FORCE_UNCORRECTABLE_ERRORf 10072
#define DBQTHRESH1_TMf 10073
#define DBQTHRESH1_UNCORRECTED_ERRORf 10074
#define DBQTHRESH1_UNCORRECTED_ERROR_DISINTf 10075
#define DBS2N_CORRECTED_ERRORf 10076
#define DBS2N_CORRECTED_ERROR_DISINTf 10077
#define DBS2N_ECC_ERROR_ADDRESSf 10078
#define DBS2N_ENABLE_ECCf 10079
#define DBS2N_FORCE_UNCORRECTABLE_ERRORf 10080
#define DBS2N_TMf 10081
#define DBS2N_UNCORRECTED_ERRORf 10082
#define DBS2N_UNCORRECTED_ERROR_DISINTf 10083
#define DBS2Q_CORRECTED_ERRORf 10084
#define DBS2Q_CORRECTED_ERROR_DISINTf 10085
#define DBS2Q_ECC_ERROR_ADDRESSf 10086
#define DBS2Q_ENABLE_ECCf 10087
#define DBS2Q_FORCE_UNCORRECTABLE_ERRORf 10088
#define DBS2Q_TMf 10089
#define DBS2Q_UNCORRECTED_ERRORf 10090
#define DBS2Q_UNCORRECTED_ERROR_DISINTf 10091
#define DBSHAPERCRED0_CORRECTED_ERRORf 10092
#define DBSHAPERCRED0_CORRECTED_ERROR_DISINTf 10093
#define DBSHAPERCRED0_ECC_ERROR_ADDRESSf 10094
#define DBSHAPERCRED0_ENABLE_ECCf 10095
#define DBSHAPERCRED0_FORCE_UNCORRECTABLE_ERRORf 10096
#define DBSHAPERCRED0_TMf 10097
#define DBSHAPERCRED0_UNCORRECTED_ERRORf 10098
#define DBSHAPERCRED0_UNCORRECTED_ERROR_DISINTf 10099
#define DBSHAPERCRED1_CORRECTED_ERRORf 10100
#define DBSHAPERCRED1_CORRECTED_ERROR_DISINTf 10101
#define DBSHAPERCRED1_ECC_ERROR_ADDRESSf 10102
#define DBSHAPERCRED1_ENABLE_ECCf 10103
#define DBSHAPERCRED1_FORCE_UNCORRECTABLE_ERRORf 10104
#define DBSHAPERCRED1_TMf 10105
#define DBSHAPERCRED1_UNCORRECTED_ERRORf 10106
#define DBSHAPERCRED1_UNCORRECTED_ERROR_DISINTf 10107
#define DBSHAPERCRED2_CORRECTED_ERRORf 10108
#define DBSHAPERCRED2_CORRECTED_ERROR_DISINTf 10109
#define DBSHAPERCRED2_ECC_ERROR_ADDRESSf 10110
#define DBSHAPERCRED2_ENABLE_ECCf 10111
#define DBSHAPERCRED2_FORCE_UNCORRECTABLE_ERRORf 10112
#define DBSHAPERCRED2_TMf 10113
#define DBSHAPERCRED2_UNCORRECTED_ERRORf 10114
#define DBSHAPERCRED2_UNCORRECTED_ERROR_DISINTf 10115
#define DBSHAPERCRED3_CORRECTED_ERRORf 10116
#define DBSHAPERCRED3_CORRECTED_ERROR_DISINTf 10117
#define DBSHAPERCRED3_ECC_ERROR_ADDRESSf 10118
#define DBSHAPERCRED3_ENABLE_ECCf 10119
#define DBSHAPERCRED3_FORCE_UNCORRECTABLE_ERRORf 10120
#define DBSHAPERCRED3_TMf 10121
#define DBSHAPERCRED3_UNCORRECTED_ERRORf 10122
#define DBSHAPERCRED3_UNCORRECTED_ERROR_DISINTf 10123
#define DBSHAPEREVENT_CORRECTED_ERRORf 10124
#define DBSHAPEREVENT_CORRECTED_ERROR_DISINTf 10125
#define DBSHAPEREVENT_ECC_ERROR_ADDRESSf 10126
#define DBSHAPEREVENT_ENABLE_ECCf 10127
#define DBSHAPEREVENT_FORCE_UNCORRECTABLE_ERRORf 10128
#define DBSHAPEREVENT_TMf 10129
#define DBSHAPEREVENT_UNCORRECTED_ERRORf 10130
#define DBSHAPEREVENT_UNCORRECTED_ERROR_DISINTf 10131
#define DBSHAPERLEAK0_CORRECTED_ERRORf 10132
#define DBSHAPERLEAK0_CORRECTED_ERROR_DISINTf 10133
#define DBSHAPERLEAK0_ECC_ERROR_ADDRESSf 10134
#define DBSHAPERLEAK0_ENABLE_ECCf 10135
#define DBSHAPERLEAK0_FORCE_UNCORRECTABLE_ERRORf 10136
#define DBSHAPERLEAK0_TMf 10137
#define DBSHAPERLEAK0_UNCORRECTED_ERRORf 10138
#define DBSHAPERLEAK0_UNCORRECTED_ERROR_DISINTf 10139
#define DBSHAPERLEAK1_CORRECTED_ERRORf 10140
#define DBSHAPERLEAK1_CORRECTED_ERROR_DISINTf 10141
#define DBSHAPERLEAK1_ECC_ERROR_ADDRESSf 10142
#define DBSHAPERLEAK1_ENABLE_ECCf 10143
#define DBSHAPERLEAK1_FORCE_UNCORRECTABLE_ERRORf 10144
#define DBSHAPERLEAK1_TMf 10145
#define DBSHAPERLEAK1_UNCORRECTED_ERRORf 10146
#define DBSHAPERLEAK1_UNCORRECTED_ERROR_DISINTf 10147
#define DBSHAPERLEAK2_CORRECTED_ERRORf 10148
#define DBSHAPERLEAK2_CORRECTED_ERROR_DISINTf 10149
#define DBSHAPERLEAK2_ECC_ERROR_ADDRESSf 10150
#define DBSHAPERLEAK2_ENABLE_ECCf 10151
#define DBSHAPERLEAK2_FORCE_UNCORRECTABLE_ERRORf 10152
#define DBSHAPERLEAK2_TMf 10153
#define DBSHAPERLEAK2_UNCORRECTED_ERRORf 10154
#define DBSHAPERLEAK2_UNCORRECTED_ERROR_DISINTf 10155
#define DBSHAPERLEAK3_CORRECTED_ERRORf 10156
#define DBSHAPERLEAK3_CORRECTED_ERROR_DISINTf 10157
#define DBSHAPERLEAK3_ECC_ERROR_ADDRESSf 10158
#define DBSHAPERLEAK3_ENABLE_ECCf 10159
#define DBSHAPERLEAK3_FORCE_UNCORRECTABLE_ERRORf 10160
#define DBSHAPERLEAK3_TMf 10161
#define DBSHAPERLEAK3_UNCORRECTED_ERRORf 10162
#define DBSHAPERLEAK3_UNCORRECTED_ERROR_DISINTf 10163
#define DBSHAPERSTATE_CORRECTED_ERRORf 10164
#define DBSHAPERSTATE_CORRECTED_ERROR_DISINTf 10165
#define DBSHAPERSTATE_ECC_ERROR_ADDRESSf 10166
#define DBSHAPERSTATE_ENABLE_ECCf 10167
#define DBSHAPERSTATE_FORCE_UNCORRECTABLE_ERRORf 10168
#define DBSHAPERSTATE_TMf 10169
#define DBSHAPERSTATE_UNCORRECTED_ERRORf 10170
#define DBSHAPERSTATE_UNCORRECTED_ERROR_DISINTf 10171
#define DBSPPH_CORRECTED_ERRORf 10172
#define DBSPPH_CORRECTED_ERROR_DISINTf 10173
#define DBSPPH_ECC_ERROR_ADDRESSf 10174
#define DBSPPH_ENABLE_ECCf 10175
#define DBSPPH_FORCE_UNCORRECTABLE_ERRORf 10176
#define DBSPPH_TM_MEM0f 10177
#define DBSPPH_TM_MEM1f 10178
#define DBSPPH_UNCORRECTED_ERRORf 10179
#define DBSPPL_CORRECTED_ERRORf 10180
#define DBSPPL_CORRECTED_ERROR_DISINTf 10181
#define DBSPPL_ECC_ERROR_ADDRESSf 10182
#define DBSPPL_ENABLE_ECCf 10183
#define DBSPPL_FORCE_UNCORRECTABLE_ERRORf 10184
#define DBSPPL_TM_MEM0f 10185
#define DBSPPL_TM_MEM1f 10186
#define DBSPPL_UNCORRECTED_ERRORf 10187
#define DBSPPL_UNCORRECTED_ERROR_DISINTf 10188
#define DBTSBSB_CORRECTED_ERRORf 10189
#define DBTSBSB_CORRECTED_ERROR_DISINTf 10190
#define DBTSBSB_ECC_ERROR_ADDRESSf 10191
#define DBTSBSB_ENABLE_ECCf 10192
#define DBTSBSB_FORCE_UNCORRECTABLE_ERRORf 10193
#define DBTSBSB_TMf 10194
#define DBTSBSB_UNCORRECTED_ERRORf 10195
#define DBTSBSB_UNCORRECTED_ERROR_DISINTf 10196
#define DBUFFf 10197
#define DBUFFCNTf 10198
#define DBUFFPOINTERCACHE01ECCERROR_Nf 10199
#define DBUFFPOINTERCACHE01ECCERROR_N_MASKf 10200
#define DBUFFPOINTERCACHE23ECCERROR_Nf 10201
#define DBUFFPOINTERCACHE23ECCERROR_N_MASKf 10202
#define DBUFFPOINTERCACHE45ECCERROR_Nf 10203
#define DBUFFPOINTERCACHE45ECCERROR_N_MASKf 10204
#define DBUFFPOINTERWRITEDISABLEf 10205
#define DBUFFSIZEf 10206
#define DBUFF_CNTf 10207
#define DBUFF_POINTERf 10208
#define DBUFF_POINTER_CACHE_0_ECC__N_B_ERR_MASKf 10209
#define DBUFF_POINTER_CACHE_0_INITIATE_ECC_N_B_ERRf 10210
#define DBUFF_POINTER_CACHE_1_ECC__N_B_ERR_MASKf 10211
#define DBUFF_POINTER_CACHE_1_INITIATE_ECC_N_B_ERRf 10212
#define DBUFF_POINTER_CACHE_2_ECC__N_B_ERR_MASKf 10213
#define DBUFF_POINTER_CACHE_2_INITIATE_ECC_N_B_ERRf 10214
#define DBUFF_POINTER_CACHE_3_ECC__N_B_ERR_MASKf 10215
#define DBUFF_POINTER_CACHE_3_INITIATE_ECC_N_B_ERRf 10216
#define DBUFF_POINTER_CACHE_4_ECC__N_B_ERR_MASKf 10217
#define DBUFF_POINTER_CACHE_4_INITIATE_ECC_N_B_ERRf 10218
#define DBUFF_POINTER_CACHE_5_ECC__N_B_ERR_MASKf 10219
#define DBUFF_POINTER_CACHE_5_INITIATE_ECC_N_B_ERRf 10220
#define DBUFF_POINTER_CACHE_6_ECC__N_B_ERR_MASKf 10221
#define DBUFF_POINTER_CACHE_6_INITIATE_ECC_N_B_ERRf 10222
#define DBUFF_POINTER_CACHE_7_ECC__N_B_ERR_MASKf 10223
#define DBUFF_POINTER_CACHE_7_INITIATE_ECC_N_B_ERRf 10224
#define DBUFF_POINTER_CACHE_8_ECC__N_B_ERR_MASKf 10225
#define DBUFF_POINTER_CACHE_8_INITIATE_ECC_N_B_ERRf 10226
#define DBUFF_POINTER_CACHE_9_ECC__N_B_ERR_MASKf 10227
#define DBUFF_POINTER_CACHE_9_INITIATE_ECC_N_B_ERRf 10228
#define DBUFF_POINTER_WRITE_DISABLEf 10229
#define DBUFF_SIZEf 10230
#define DBUS0f 10231
#define DBUS1f 10232
#define DB_L0_1B_ERROR_COUNTERf 10233
#define DB_L0_2B_ERROR_COUNTERf 10234
#define DB_L0_CHILD_STATE1_CORRECTED_ERRORf 10235
#define DB_L0_CHILD_STATE1_CORRECTED_ERROR_DISINTf 10236
#define DB_L0_CHILD_STATE1_DCMf 10237
#define DB_L0_CHILD_STATE1_ECC_ERROR_ADDRESSf 10238
#define DB_L0_CHILD_STATE1_ENABLE_ECCf 10239
#define DB_L0_CHILD_STATE1_FORCE_UNCORRECTABLE_ERRORf 10240
#define DB_L0_CHILD_STATE1_TMf 10241
#define DB_L0_CHILD_STATE1_UNCORRECTED_ERRORf 10242
#define DB_L0_CHILD_STATE1_UNCORRECTED_ERROR_DISINTf 10243
#define DB_L0_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERRORf 10244
#define DB_L0_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERROR_DISINTf 10245
#define DB_L0_CHILD_WEIGHT_CFG_CNT_DCMf 10246
#define DB_L0_CHILD_WEIGHT_CFG_CNT_ECC_ERROR_ADDRESSf 10247
#define DB_L0_CHILD_WEIGHT_CFG_CNT_ENABLE_ECCf 10248
#define DB_L0_CHILD_WEIGHT_CFG_CNT_FORCE_UNCORRECTABLE_ERRORf 10249
#define DB_L0_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERRORf 10250
#define DB_L0_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERROR_DISINTf 10251
#define DB_L0_CHILD_WEIGHT_CFG_CORRECTED_ERRORf 10252
#define DB_L0_CHILD_WEIGHT_CFG_ECC_ERROR_ADDRESSf 10253
#define DB_L0_CHILD_WEIGHT_CFG_FORCE_UNCORRECTABLE_ERRORf 10254
#define DB_L0_CHILD_WEIGHT_CFG_UNCORRECTED_ERRORf 10255
#define DB_L0_CHILD_WEIGHT_CONFIG_CNT_TMf 10256
#define DB_L0_CHILD_WEIGHT_CONFIG_TMf 10257
#define DB_L0_CHILD_WEIGHT_WORKING_CORRECTED_ERRORf 10258
#define DB_L0_CHILD_WEIGHT_WORKING_ECC_ERROR_ADDRESSf 10259
#define DB_L0_CHILD_WEIGHT_WORKING_FORCE_UNCORRECTABLE_ERRORf 10260
#define DB_L0_CHILD_WEIGHT_WORKING_TMf 10261
#define DB_L0_CHILD_WEIGHT_WORKING_UNCORRECTED_ERRORf 10262
#define DB_L0_CONFIG_CORRECTED_ERRORf 10263
#define DB_L0_CONFIG_CORRECTED_ERROR_DISINTf 10264
#define DB_L0_CONFIG_DCMf 10265
#define DB_L0_CONFIG_ECC_ERROR_ADDRESSf 10266
#define DB_L0_CONFIG_ENABLE_ECCf 10267
#define DB_L0_CONFIG_FORCE_UNCORRECTABLE_ERRORf 10268
#define DB_L0_CONFIG_TMf 10269
#define DB_L0_CONFIG_UNCORRECTED_ERRORf 10270
#define DB_L0_CONFIG_UNCORRECTED_ERROR_DISINTf 10271
#define DB_L0_EF_NEXT_CORRECTED_ERRORf 10272
#define DB_L0_EF_NEXT_CORRECTED_ERROR_DISINTf 10273
#define DB_L0_EF_NEXT_DCMf 10274
#define DB_L0_EF_NEXT_ECC_ERROR_ADDRESSf 10275
#define DB_L0_EF_NEXT_ENABLE_ECCf 10276
#define DB_L0_EF_NEXT_FORCE_UNCORRECTABLE_ERRORf 10277
#define DB_L0_EF_NEXT_TMf 10278
#define DB_L0_EF_NEXT_UNCORRECTED_ERRORf 10279
#define DB_L0_EF_NEXT_UNCORRECTED_ERROR_DISINTf 10280
#define DB_L0_ERROR_CORRECTED_ERRORf 10281
#define DB_L0_ERROR_CORRECTED_ERROR_DISINTf 10282
#define DB_L0_ERROR_DCMf 10283
#define DB_L0_ERROR_ECC_ERROR_ADDRESSf 10284
#define DB_L0_ERROR_ENABLE_ECCf 10285
#define DB_L0_ERROR_FORCE_UNCORRECTABLE_ERRORf 10286
#define DB_L0_ERROR_MIN_CORRECTED_ERRORf 10287
#define DB_L0_ERROR_MIN_CORRECTED_ERROR_DISINTf 10288
#define DB_L0_ERROR_MIN_DCMf 10289
#define DB_L0_ERROR_MIN_ECC_ERROR_ADDRESSf 10290
#define DB_L0_ERROR_MIN_ENABLE_ECCf 10291
#define DB_L0_ERROR_MIN_FORCE_UNCORRECTABLE_ERRORf 10292
#define DB_L0_ERROR_MIN_TMf 10293
#define DB_L0_ERROR_MIN_UNCORRECTED_ERRORf 10294
#define DB_L0_ERROR_MIN_UNCORRECTED_ERROR_DISINTf 10295
#define DB_L0_ERROR_TMf 10296
#define DB_L0_ERROR_UNCORRECTED_ERRORf 10297
#define DB_L0_ERROR_UNCORRECTED_ERROR_DISINTf 10298
#define DB_L0_HEADS_TAILS_CORRECTED_ERRORf 10299
#define DB_L0_HEADS_TAILS_CORRECTED_ERROR_DISINTf 10300
#define DB_L0_HEADS_TAILS_DCMf 10301
#define DB_L0_HEADS_TAILS_ECC_ERROR_ADDRESSf 10302
#define DB_L0_HEADS_TAILS_ENABLE_ECCf 10303
#define DB_L0_HEADS_TAILS_FORCE_UNCORRECTABLE_ERRORf 10304
#define DB_L0_HEADS_TAILS_TMf 10305
#define DB_L0_HEADS_TAILS_UNCORRECTED_ERRORf 10306
#define DB_L0_HEADS_TAILS_UNCORRECTED_ERROR_DISINTf 10307
#define DB_L0_MIN_BUCKET_C_CORRECTED_ERRORf 10308
#define DB_L0_MIN_BUCKET_C_CORRECTED_ERROR_DISINTf 10309
#define DB_L0_MIN_BUCKET_C_ECC_ERROR_ADDRESSf 10310
#define DB_L0_MIN_BUCKET_C_ENABLE_ECCf 10311
#define DB_L0_MIN_BUCKET_C_FORCE_UNCORRECTABLE_ERRORf 10312
#define DB_L0_MIN_BUCKET_C_TMf 10313
#define DB_L0_MIN_BUCKET_C_UNCORRECTED_ERRORf 10314
#define DB_L0_MIN_BUCKET_C_UNCORRECTED_ERROR_DISINTf 10315
#define DB_L0_MIN_BUCKET_DCMf 10316
#define DB_L0_MIN_CONFIG_C_CORRECTED_ERRORf 10317
#define DB_L0_MIN_CONFIG_C_CORRECTED_ERROR_DISINTf 10318
#define DB_L0_MIN_CONFIG_C_DCMf 10319
#define DB_L0_MIN_CONFIG_C_ECC_ERROR_ADDRESSf 10320
#define DB_L0_MIN_CONFIG_C_ENABLE_ECCf 10321
#define DB_L0_MIN_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 10322
#define DB_L0_MIN_CONFIG_C_TMf 10323
#define DB_L0_MIN_CONFIG_C_UNCORRECTED_ERRORf 10324
#define DB_L0_MIN_CONFIG_C_UNCORRECTED_ERROR_DISINTf 10325
#define DB_L0_MIN_NEXT_CORRECTED_ERRORf 10326
#define DB_L0_MIN_NEXT_CORRECTED_ERROR_DISINTf 10327
#define DB_L0_MIN_NEXT_DCMf 10328
#define DB_L0_MIN_NEXT_ECC_ERROR_ADDRESSf 10329
#define DB_L0_MIN_NEXT_ENABLE_ECCf 10330
#define DB_L0_MIN_NEXT_FORCE_UNCORRECTABLE_ERRORf 10331
#define DB_L0_MIN_NEXT_TMf 10332
#define DB_L0_MIN_NEXT_UNCORRECTED_ERRORf 10333
#define DB_L0_MIN_NEXT_UNCORRECTED_ERROR_DISINTf 10334
#define DB_L0_NEXT_TMf 10335
#define DB_L0_PARENT_CORRECTED_ERRORf 10336
#define DB_L0_PARENT_CORRECTED_ERROR_DISINTf 10337
#define DB_L0_PARENT_DCMf 10338
#define DB_L0_PARENT_ECC_ERROR_ADDRESSf 10339
#define DB_L0_PARENT_ENABLE_ECCf 10340
#define DB_L0_PARENT_FORCE_UNCORRECTABLE_ERRORf 10341
#define DB_L0_PARENT_STATE_CORRECTED_ERRORf 10342
#define DB_L0_PARENT_STATE_CORRECTED_ERROR_DISINTf 10343
#define DB_L0_PARENT_STATE_DCMf 10344
#define DB_L0_PARENT_STATE_ECC_ERROR_ADDRESSf 10345
#define DB_L0_PARENT_STATE_ENABLE_ECCf 10346
#define DB_L0_PARENT_STATE_FORCE_UNCORRECTABLE_ERRORf 10347
#define DB_L0_PARENT_STATE_TMf 10348
#define DB_L0_PARENT_STATE_UNCORRECTED_ERRORf 10349
#define DB_L0_PARENT_STATE_UNCORRECTED_ERROR_DISINTf 10350
#define DB_L0_PARENT_TMf 10351
#define DB_L0_PARENT_UNCORRECTED_ERRORf 10352
#define DB_L0_PARENT_UNCORRECTED_ERROR_DISINTf 10353
#define DB_L0_SHAPER_BUCKET_C_CORRECTED_ERRORf 10354
#define DB_L0_SHAPER_BUCKET_C_CORRECTED_ERROR_DISINTf 10355
#define DB_L0_SHAPER_BUCKET_C_ECC_ERROR_ADDRESSf 10356
#define DB_L0_SHAPER_BUCKET_C_ENABLE_ECCf 10357
#define DB_L0_SHAPER_BUCKET_C_FORCE_UNCORRECTABLE_ERRORf 10358
#define DB_L0_SHAPER_BUCKET_C_TMf 10359
#define DB_L0_SHAPER_BUCKET_C_UNCORRECTED_ERRORf 10360
#define DB_L0_SHAPER_BUCKET_C_UNCORRECTED_ERROR_DISINTf 10361
#define DB_L0_SHAPER_BUCKET_DCMf 10362
#define DB_L0_SHAPER_CONFIG_C_CORRECTED_ERRORf 10363
#define DB_L0_SHAPER_CONFIG_C_CORRECTED_ERROR_DISINTf 10364
#define DB_L0_SHAPER_CONFIG_C_DCMf 10365
#define DB_L0_SHAPER_CONFIG_C_ECC_ERROR_ADDRESSf 10366
#define DB_L0_SHAPER_CONFIG_C_ENABLE_ECCf 10367
#define DB_L0_SHAPER_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 10368
#define DB_L0_SHAPER_CONFIG_C_TMf 10369
#define DB_L0_SHAPER_CONFIG_C_UNCORRECTED_ERRORf 10370
#define DB_L0_SHAPER_CONFIG_C_UNCORRECTED_ERROR_DISINTf 10371
#define DB_L0_WERR_MAX_SC_CORRECTED_ERRORf 10372
#define DB_L0_WERR_MAX_SC_CORRECTED_ERROR_DISINTf 10373
#define DB_L0_WERR_MAX_SC_DCMf 10374
#define DB_L0_WERR_MAX_SC_ECC_ERROR_ADDRESSf 10375
#define DB_L0_WERR_MAX_SC_ENABLE_ECCf 10376
#define DB_L0_WERR_MAX_SC_FORCE_UNCORRECTABLE_ERRORf 10377
#define DB_L0_WERR_MAX_SC_TMf 10378
#define DB_L0_WERR_MAX_SC_UNCORRECTED_ERRORf 10379
#define DB_L0_WERR_MAX_SC_UNCORRECTED_ERROR_DISINTf 10380
#define DB_L0_WERR_NEXT_CORRECTED_ERRORf 10381
#define DB_L0_WERR_NEXT_CORRECTED_ERROR_DISINTf 10382
#define DB_L0_WERR_NEXT_DCMf 10383
#define DB_L0_WERR_NEXT_ECC_ERROR_ADDRESSf 10384
#define DB_L0_WERR_NEXT_ENABLE_ECCf 10385
#define DB_L0_WERR_NEXT_FORCE_UNCORRECTABLE_ERRORf 10386
#define DB_L0_WERR_NEXT_TMf 10387
#define DB_L0_WERR_NEXT_UNCORRECTED_ERRORf 10388
#define DB_L0_WERR_NEXT_UNCORRECTED_ERROR_DISINTf 10389
#define DB_L1_1B_ERROR_COUNTERf 10390
#define DB_L1_2B_ERROR_COUNTERf 10391
#define DB_L1_CHILD_STATE1_CORRECTED_ERRORf 10392
#define DB_L1_CHILD_STATE1_CORRECTED_ERROR_DISINTf 10393
#define DB_L1_CHILD_STATE1_DCMf 10394
#define DB_L1_CHILD_STATE1_ECC_ERROR_ADDRESSf 10395
#define DB_L1_CHILD_STATE1_ENABLE_ECCf 10396
#define DB_L1_CHILD_STATE1_FORCE_UNCORRECTABLE_ERRORf 10397
#define DB_L1_CHILD_STATE1_TMf 10398
#define DB_L1_CHILD_STATE1_UNCORRECTED_ERRORf 10399
#define DB_L1_CHILD_STATE1_UNCORRECTED_ERROR_DISINTf 10400
#define DB_L1_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERRORf 10401
#define DB_L1_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERROR_DISINTf 10402
#define DB_L1_CHILD_WEIGHT_CFG_CNT_DCMf 10403
#define DB_L1_CHILD_WEIGHT_CFG_CNT_ECC_ERROR_ADDRESSf 10404
#define DB_L1_CHILD_WEIGHT_CFG_CNT_ENABLE_ECCf 10405
#define DB_L1_CHILD_WEIGHT_CFG_CNT_FORCE_UNCORRECTABLE_ERRORf 10406
#define DB_L1_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERRORf 10407
#define DB_L1_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERROR_DISINTf 10408
#define DB_L1_CHILD_WEIGHT_CFG_ECC_ERROR_ADDRESSf 10409
#define DB_L1_CHILD_WEIGHT_CFG_FORCE_UNCORRECTABLE_ERRORf 10410
#define DB_L1_CHILD_WEIGHT_CONFIG_CNT_TMf 10411
#define DB_L1_CHILD_WEIGHT_WORKING_CORRECTED_ERRORf 10412
#define DB_L1_CHILD_WEIGHT_WORKING_ECC_ERROR_ADDRESSf 10413
#define DB_L1_CHILD_WEIGHT_WORKING_FORCE_UNCORRECTABLE_ERRORf 10414
#define DB_L1_CHILD_WEIGHT_WORKING_UNCORRECTED_ERRORf 10415
#define DB_L1_CONFIG_CORRECTED_ERRORf 10416
#define DB_L1_CONFIG_CORRECTED_ERROR_DISINTf 10417
#define DB_L1_CONFIG_DCMf 10418
#define DB_L1_CONFIG_ECC_ERROR_ADDRESSf 10419
#define DB_L1_CONFIG_ENABLE_ECCf 10420
#define DB_L1_CONFIG_FORCE_UNCORRECTABLE_ERRORf 10421
#define DB_L1_CONFIG_TMf 10422
#define DB_L1_CONFIG_UNCORRECTED_ERRORf 10423
#define DB_L1_CONFIG_UNCORRECTED_ERROR_DISINTf 10424
#define DB_L1_EF_NEXT_CORRECTED_ERRORf 10425
#define DB_L1_EF_NEXT_CORRECTED_ERROR_DISINTf 10426
#define DB_L1_EF_NEXT_DCMf 10427
#define DB_L1_EF_NEXT_ECC_ERROR_ADDRESSf 10428
#define DB_L1_EF_NEXT_ENABLE_ECCf 10429
#define DB_L1_EF_NEXT_FORCE_UNCORRECTABLE_ERRORf 10430
#define DB_L1_EF_NEXT_TMf 10431
#define DB_L1_EF_NEXT_UNCORRECTED_ERRORf 10432
#define DB_L1_EF_NEXT_UNCORRECTED_ERROR_DISINTf 10433
#define DB_L1_ERROR_CORRECTED_ERRORf 10434
#define DB_L1_ERROR_CORRECTED_ERROR_DISINTf 10435
#define DB_L1_ERROR_DCMf 10436
#define DB_L1_ERROR_ECC_ERROR_ADDRESSf 10437
#define DB_L1_ERROR_ENABLE_ECCf 10438
#define DB_L1_ERROR_FORCE_UNCORRECTABLE_ERRORf 10439
#define DB_L1_ERROR_MIN_CORRECTED_ERRORf 10440
#define DB_L1_ERROR_MIN_CORRECTED_ERROR_DISINTf 10441
#define DB_L1_ERROR_MIN_DCMf 10442
#define DB_L1_ERROR_MIN_ECC_ERROR_ADDRESSf 10443
#define DB_L1_ERROR_MIN_ENABLE_ECCf 10444
#define DB_L1_ERROR_MIN_FORCE_UNCORRECTABLE_ERRORf 10445
#define DB_L1_ERROR_MIN_TMf 10446
#define DB_L1_ERROR_MIN_UNCORRECTED_ERRORf 10447
#define DB_L1_ERROR_MIN_UNCORRECTED_ERROR_DISINTf 10448
#define DB_L1_ERROR_TMf 10449
#define DB_L1_ERROR_UNCORRECTED_ERRORf 10450
#define DB_L1_ERROR_UNCORRECTED_ERROR_DISINTf 10451
#define DB_L1_HEADS_TAILS_CORRECTED_ERRORf 10452
#define DB_L1_HEADS_TAILS_CORRECTED_ERROR_DISINTf 10453
#define DB_L1_HEADS_TAILS_DCMf 10454
#define DB_L1_HEADS_TAILS_ECC_ERROR_ADDRESSf 10455
#define DB_L1_HEADS_TAILS_ENABLE_ECCf 10456
#define DB_L1_HEADS_TAILS_FORCE_UNCORRECTABLE_ERRORf 10457
#define DB_L1_HEADS_TAILS_TMf 10458
#define DB_L1_HEADS_TAILS_UNCORRECTED_ERRORf 10459
#define DB_L1_HEADS_TAILS_UNCORRECTED_ERROR_DISINTf 10460
#define DB_L1_MIN_BUCKET_C_CORRECTED_ERRORf 10461
#define DB_L1_MIN_BUCKET_C_CORRECTED_ERROR_DISINTf 10462
#define DB_L1_MIN_BUCKET_C_ECC_ERROR_ADDRESSf 10463
#define DB_L1_MIN_BUCKET_C_ENABLE_ECCf 10464
#define DB_L1_MIN_BUCKET_C_FORCE_UNCORRECTABLE_ERRORf 10465
#define DB_L1_MIN_BUCKET_C_TMf 10466
#define DB_L1_MIN_BUCKET_C_UNCORRECTED_ERRORf 10467
#define DB_L1_MIN_BUCKET_C_UNCORRECTED_ERROR_DISINTf 10468
#define DB_L1_MIN_BUCKET_DCMf 10469
#define DB_L1_MIN_CONFIG_C_CORRECTED_ERRORf 10470
#define DB_L1_MIN_CONFIG_C_CORRECTED_ERROR_DISINTf 10471
#define DB_L1_MIN_CONFIG_C_DCMf 10472
#define DB_L1_MIN_CONFIG_C_ECC_ERROR_ADDRESSf 10473
#define DB_L1_MIN_CONFIG_C_ENABLE_ECCf 10474
#define DB_L1_MIN_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 10475
#define DB_L1_MIN_CONFIG_C_TMf 10476
#define DB_L1_MIN_CONFIG_C_UNCORRECTED_ERRORf 10477
#define DB_L1_MIN_CONFIG_C_UNCORRECTED_ERROR_DISINTf 10478
#define DB_L1_MIN_NEXT_CORRECTED_ERRORf 10479
#define DB_L1_MIN_NEXT_CORRECTED_ERROR_DISINTf 10480
#define DB_L1_MIN_NEXT_DCMf 10481
#define DB_L1_MIN_NEXT_ECC_ERROR_ADDRESSf 10482
#define DB_L1_MIN_NEXT_ENABLE_ECCf 10483
#define DB_L1_MIN_NEXT_FORCE_UNCORRECTABLE_ERRORf 10484
#define DB_L1_MIN_NEXT_TMf 10485
#define DB_L1_MIN_NEXT_UNCORRECTED_ERRORf 10486
#define DB_L1_MIN_NEXT_UNCORRECTED_ERROR_DISINTf 10487
#define DB_L1_NEXT_TMf 10488
#define DB_L1_PARENT_CORRECTED_ERRORf 10489
#define DB_L1_PARENT_CORRECTED_ERROR_DISINTf 10490
#define DB_L1_PARENT_DCMf 10491
#define DB_L1_PARENT_ECC_ERROR_ADDRESSf 10492
#define DB_L1_PARENT_ENABLE_ECCf 10493
#define DB_L1_PARENT_FORCE_UNCORRECTABLE_ERRORf 10494
#define DB_L1_PARENT_STATE_CORRECTED_ERRORf 10495
#define DB_L1_PARENT_STATE_CORRECTED_ERROR_DISINTf 10496
#define DB_L1_PARENT_STATE_DCMf 10497
#define DB_L1_PARENT_STATE_ECC_ERROR_ADDRESSf 10498
#define DB_L1_PARENT_STATE_ENABLE_ECCf 10499
#define DB_L1_PARENT_STATE_FORCE_UNCORRECTABLE_ERRORf 10500
#define DB_L1_PARENT_STATE_TMf 10501
#define DB_L1_PARENT_STATE_UNCORRECTED_ERRORf 10502
#define DB_L1_PARENT_STATE_UNCORRECTED_ERROR_DISINTf 10503
#define DB_L1_PARENT_TMf 10504
#define DB_L1_PARENT_UNCORRECTED_ERRORf 10505
#define DB_L1_PARENT_UNCORRECTED_ERROR_DISINTf 10506
#define DB_L1_SHAPER_BUCKET_C_CORRECTED_ERRORf 10507
#define DB_L1_SHAPER_BUCKET_C_CORRECTED_ERROR_DISINTf 10508
#define DB_L1_SHAPER_BUCKET_C_ECC_ERROR_ADDRESSf 10509
#define DB_L1_SHAPER_BUCKET_C_ENABLE_ECCf 10510
#define DB_L1_SHAPER_BUCKET_C_FORCE_UNCORRECTABLE_ERRORf 10511
#define DB_L1_SHAPER_BUCKET_C_TMf 10512
#define DB_L1_SHAPER_BUCKET_C_UNCORRECTED_ERRORf 10513
#define DB_L1_SHAPER_BUCKET_C_UNCORRECTED_ERROR_DISINTf 10514
#define DB_L1_SHAPER_BUCKET_DCMf 10515
#define DB_L1_SHAPER_CONFIG_C_CORRECTED_ERRORf 10516
#define DB_L1_SHAPER_CONFIG_C_CORRECTED_ERROR_DISINTf 10517
#define DB_L1_SHAPER_CONFIG_C_DCMf 10518
#define DB_L1_SHAPER_CONFIG_C_ECC_ERROR_ADDRESSf 10519
#define DB_L1_SHAPER_CONFIG_C_ENABLE_ECCf 10520
#define DB_L1_SHAPER_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 10521
#define DB_L1_SHAPER_CONFIG_C_TMf 10522
#define DB_L1_SHAPER_CONFIG_C_UNCORRECTED_ERRORf 10523
#define DB_L1_SHAPER_CONFIG_C_UNCORRECTED_ERROR_DISINTf 10524
#define DB_L1_WERR_FORCE_UNCORRECTABLE_ERRORf 10525
#define DB_L1_WERR_MAX_SC_CORRECTED_ERRORf 10526
#define DB_L1_WERR_MAX_SC_CORRECTED_ERROR_DISINTf 10527
#define DB_L1_WERR_MAX_SC_DCMf 10528
#define DB_L1_WERR_MAX_SC_ECC_ERROR_ADDRESSf 10529
#define DB_L1_WERR_MAX_SC_ENABLE_ECCf 10530
#define DB_L1_WERR_MAX_SC_FORCE_UNCORRECTABLE_ERRORf 10531
#define DB_L1_WERR_MAX_SC_TMf 10532
#define DB_L1_WERR_MAX_SC_UNCORRECTED_ERRORf 10533
#define DB_L1_WERR_MAX_SC_UNCORRECTED_ERROR_DISINTf 10534
#define DB_L1_WERR_NEXT_CORRECTED_ERRORf 10535
#define DB_L1_WERR_NEXT_CORRECTED_ERROR_DISINTf 10536
#define DB_L1_WERR_NEXT_DCMf 10537
#define DB_L1_WERR_NEXT_ECC_ERROR_ADDRESSf 10538
#define DB_L1_WERR_NEXT_ENABLE_ECCf 10539
#define DB_L1_WERR_NEXT_TMf 10540
#define DB_L1_WERR_NEXT_UNCORRECTED_ERRORf 10541
#define DB_L1_WERR_NEXT_UNCORRECTED_ERROR_DISINTf 10542
#define DB_L2_1B_ERROR_COUNTERf 10543
#define DB_L2_2B_ERROR_COUNTERf 10544
#define DB_L2_ACT_MIN_CORRECTED_ERRORf 10545
#define DB_L2_ACT_MIN_CORRECTED_ERROR_DISINTf 10546
#define DB_L2_ACT_MIN_DCMf 10547
#define DB_L2_ACT_MIN_ECC_ERROR_ADDRESSf 10548
#define DB_L2_ACT_MIN_ENABLE_ECCf 10549
#define DB_L2_ACT_MIN_FORCE_UNCORRECTABLE_ERRORf 10550
#define DB_L2_ACT_MIN_TMf 10551
#define DB_L2_ACT_MIN_UNCORRECTED_ERRORf 10552
#define DB_L2_ACT_MIN_UNCORRECTED_ERROR_DISINTf 10553
#define DB_L2_ACT_SHAPER_CORRECTED_ERRORf 10554
#define DB_L2_ACT_SHAPER_CORRECTED_ERROR_DISINTf 10555
#define DB_L2_ACT_SHAPER_DCMf 10556
#define DB_L2_ACT_SHAPER_ECC_ERROR_ADDRESSf 10557
#define DB_L2_ACT_SHAPER_ENABLE_ECCf 10558
#define DB_L2_ACT_SHAPER_FORCE_UNCORRECTABLE_ERRORf 10559
#define DB_L2_ACT_SHAPER_TMf 10560
#define DB_L2_ACT_SHAPER_UNCORRECTED_ERRORf 10561
#define DB_L2_ACT_SHAPER_UNCORRECTED_ERROR_DISINTf 10562
#define DB_L2_ACT_XON_CORRECTED_ERRORf 10563
#define DB_L2_ACT_XON_CORRECTED_ERROR_DISINTf 10564
#define DB_L2_ACT_XON_DCMf 10565
#define DB_L2_ACT_XON_ECC_ERROR_ADDRESSf 10566
#define DB_L2_ACT_XON_ENABLE_ECCf 10567
#define DB_L2_ACT_XON_FORCE_UNCORRECTABLE_ERRORf 10568
#define DB_L2_ACT_XON_TMf 10569
#define DB_L2_ACT_XON_UNCORRECTED_ERRORf 10570
#define DB_L2_ACT_XON_UNCORRECTED_ERROR_DISINTf 10571
#define DB_L2_CHILD_STATE1_CORRECTED_ERRORf 10572
#define DB_L2_CHILD_STATE1_CORRECTED_ERROR_DISINTf 10573
#define DB_L2_CHILD_STATE1_DCMf 10574
#define DB_L2_CHILD_STATE1_ECC_ERROR_ADDRESSf 10575
#define DB_L2_CHILD_STATE1_ENABLE_ECCf 10576
#define DB_L2_CHILD_STATE1_FORCE_UNCORRECTABLE_ERRORf 10577
#define DB_L2_CHILD_STATE1_TMf 10578
#define DB_L2_CHILD_STATE1_UNCORRECTED_ERRORf 10579
#define DB_L2_CHILD_STATE1_UNCORRECTED_ERROR_DISINTf 10580
#define DB_L2_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERRORf 10581
#define DB_L2_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERROR_DISINTf 10582
#define DB_L2_CHILD_WEIGHT_CFG_CNT_DCMf 10583
#define DB_L2_CHILD_WEIGHT_CFG_CNT_ECC_ERROR_ADDRESSf 10584
#define DB_L2_CHILD_WEIGHT_CFG_CNT_ENABLE_ECCf 10585
#define DB_L2_CHILD_WEIGHT_CFG_CNT_FORCE_UNCORRECTABLE_ERRORf 10586
#define DB_L2_CHILD_WEIGHT_CFG_CNT_TMf 10587
#define DB_L2_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERRORf 10588
#define DB_L2_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERROR_DISINTf 10589
#define DB_L2_CHILD_WEIGHT_CFG_ECC_ERROR_ADDRESSf 10590
#define DB_L2_CHILD_WEIGHT_CFG_FORCE_UNCORRECTABLE_ERRORf 10591
#define DB_L2_CHILD_WEIGHT_WORKING_CORRECTED_ERRORf 10592
#define DB_L2_CHILD_WEIGHT_WORKING_ECC_ERROR_ADDRESSf 10593
#define DB_L2_CHILD_WEIGHT_WORKING_FORCE_UNCORRECTABLE_ERRORf 10594
#define DB_L2_CHILD_WEIGHT_WORKING_UNCORRECTED_ERRORf 10595
#define DB_L2_ERROR_CORRECTED_ERRORf 10596
#define DB_L2_ERROR_CORRECTED_ERROR_DISINTf 10597
#define DB_L2_ERROR_DCMf 10598
#define DB_L2_ERROR_ECC_ERROR_ADDRESSf 10599
#define DB_L2_ERROR_ENABLE_ECCf 10600
#define DB_L2_ERROR_FORCE_UNCORRECTABLE_ERRORf 10601
#define DB_L2_ERROR_MIN_CORRECTED_ERRORf 10602
#define DB_L2_ERROR_MIN_CORRECTED_ERROR_DISINTf 10603
#define DB_L2_ERROR_MIN_DCMf 10604
#define DB_L2_ERROR_MIN_ECC_ERROR_ADDRESSf 10605
#define DB_L2_ERROR_MIN_ENABLE_ECCf 10606
#define DB_L2_ERROR_MIN_FORCE_UNCORRECTABLE_ERRORf 10607
#define DB_L2_ERROR_MIN_TMf 10608
#define DB_L2_ERROR_MIN_UNCORRECTED_ERRORf 10609
#define DB_L2_ERROR_MIN_UNCORRECTED_ERROR_DISINTf 10610
#define DB_L2_ERROR_TMf 10611
#define DB_L2_ERROR_UNCORRECTED_ERRORf 10612
#define DB_L2_ERROR_UNCORRECTED_ERROR_DISINTf 10613
#define DB_L2_MIN_BUCKET_LOWER_C_CORRECTED_ERRORf 10614
#define DB_L2_MIN_BUCKET_LOWER_C_CORRECTED_ERROR_DISINTf 10615
#define DB_L2_MIN_BUCKET_LOWER_C_ECC_ERROR_ADDRESSf 10616
#define DB_L2_MIN_BUCKET_LOWER_C_ENABLE_ECCf 10617
#define DB_L2_MIN_BUCKET_LOWER_C_FORCE_UNCORRECTABLE_ERRORf 10618
#define DB_L2_MIN_BUCKET_LOWER_C_TMf 10619
#define DB_L2_MIN_BUCKET_LOWER_C_UNCORRECTED_ERRORf 10620
#define DB_L2_MIN_BUCKET_LOWER_C_UNCORRECTED_ERROR_DISINTf 10621
#define DB_L2_MIN_BUCKET_LOWER_DCMf 10622
#define DB_L2_MIN_BUCKET_UPPER_C_CORRECTED_ERRORf 10623
#define DB_L2_MIN_BUCKET_UPPER_C_CORRECTED_ERROR_DISINTf 10624
#define DB_L2_MIN_BUCKET_UPPER_C_ECC_ERROR_ADDRESSf 10625
#define DB_L2_MIN_BUCKET_UPPER_C_ENABLE_ECCf 10626
#define DB_L2_MIN_BUCKET_UPPER_C_FORCE_UNCORRECTABLE_ERRORf 10627
#define DB_L2_MIN_BUCKET_UPPER_C_TMf 10628
#define DB_L2_MIN_BUCKET_UPPER_C_UNCORRECTED_ERRORf 10629
#define DB_L2_MIN_BUCKET_UPPER_C_UNCORRECTED_ERROR_DISINTf 10630
#define DB_L2_MIN_BUCKET_UPPER_DCMf 10631
#define DB_L2_MIN_CONFIG_LOWER_C_CORRECTED_ERRORf 10632
#define DB_L2_MIN_CONFIG_LOWER_C_CORRECTED_ERROR_DISINTf 10633
#define DB_L2_MIN_CONFIG_LOWER_C_DCMf 10634
#define DB_L2_MIN_CONFIG_LOWER_C_ECC_ERROR_ADDRESSf 10635
#define DB_L2_MIN_CONFIG_LOWER_C_ENABLE_ECCf 10636
#define DB_L2_MIN_CONFIG_LOWER_C_FORCE_UNCORRECTABLE_ERRORf 10637
#define DB_L2_MIN_CONFIG_LOWER_C_TMf 10638
#define DB_L2_MIN_CONFIG_LOWER_C_UNCORRECTED_ERRORf 10639
#define DB_L2_MIN_CONFIG_LOWER_C_UNCORRECTED_ERROR_DISINTf 10640
#define DB_L2_MIN_CONFIG_UPPER_C_CORRECTED_ERRORf 10641
#define DB_L2_MIN_CONFIG_UPPER_C_CORRECTED_ERROR_DISINTf 10642
#define DB_L2_MIN_CONFIG_UPPER_C_DCMf 10643
#define DB_L2_MIN_CONFIG_UPPER_C_ECC_ERROR_ADDRESSf 10644
#define DB_L2_MIN_CONFIG_UPPER_C_ENABLE_ECCf 10645
#define DB_L2_MIN_CONFIG_UPPER_C_FORCE_UNCORRECTABLE_ERRORf 10646
#define DB_L2_MIN_CONFIG_UPPER_C_TMf 10647
#define DB_L2_MIN_CONFIG_UPPER_C_UNCORRECTED_ERRORf 10648
#define DB_L2_MIN_CONFIG_UPPER_C_UNCORRECTED_ERROR_DISINTf 10649
#define DB_L2_MIN_NEXT_CORRECTED_ERRORf 10650
#define DB_L2_MIN_NEXT_CORRECTED_ERROR_DISINTf 10651
#define DB_L2_MIN_NEXT_DCMf 10652
#define DB_L2_MIN_NEXT_ECC_ERROR_ADDRESSf 10653
#define DB_L2_MIN_NEXT_ENABLE_ECCf 10654
#define DB_L2_MIN_NEXT_FORCE_UNCORRECTABLE_ERRORf 10655
#define DB_L2_MIN_NEXT_TMf 10656
#define DB_L2_MIN_NEXT_UNCORRECTED_ERRORf 10657
#define DB_L2_MIN_NEXT_UNCORRECTED_ERROR_DISINTf 10658
#define DB_L2_NEXT_TMf 10659
#define DB_L2_PARENT_CORRECTED_ERRORf 10660
#define DB_L2_PARENT_CORRECTED_ERROR_DISINTf 10661
#define DB_L2_PARENT_DCMf 10662
#define DB_L2_PARENT_ECC_ERROR_ADDRESSf 10663
#define DB_L2_PARENT_ENABLE_ECCf 10664
#define DB_L2_PARENT_FORCE_UNCORRECTABLE_ERRORf 10665
#define DB_L2_PARENT_TMf 10666
#define DB_L2_PARENT_UNCORRECTED_ERRORf 10667
#define DB_L2_PARENT_UNCORRECTED_ERROR_DISINTf 10668
#define DB_L2_SHAPER_BUCKET_LOWER_C_CORRECTED_ERRORf 10669
#define DB_L2_SHAPER_BUCKET_LOWER_C_CORRECTED_ERROR_DISINTf 10670
#define DB_L2_SHAPER_BUCKET_LOWER_C_ECC_ERROR_ADDRESSf 10671
#define DB_L2_SHAPER_BUCKET_LOWER_C_ENABLE_ECCf 10672
#define DB_L2_SHAPER_BUCKET_LOWER_C_FORCE_UNCORRECTABLE_ERRORf 10673
#define DB_L2_SHAPER_BUCKET_LOWER_C_TMf 10674
#define DB_L2_SHAPER_BUCKET_LOWER_C_UNCORRECTED_ERRORf 10675
#define DB_L2_SHAPER_BUCKET_LOWER_C_UNCORRECTED_ERROR_DISINTf 10676
#define DB_L2_SHAPER_BUCKET_LOWER_DCMf 10677
#define DB_L2_SHAPER_BUCKET_UPPER_C_CORRECTED_ERRORf 10678
#define DB_L2_SHAPER_BUCKET_UPPER_C_CORRECTED_ERROR_DISINTf 10679
#define DB_L2_SHAPER_BUCKET_UPPER_C_ECC_ERROR_ADDRESSf 10680
#define DB_L2_SHAPER_BUCKET_UPPER_C_ENABLE_ECCf 10681
#define DB_L2_SHAPER_BUCKET_UPPER_C_FORCE_UNCORRECTABLE_ERRORf 10682
#define DB_L2_SHAPER_BUCKET_UPPER_C_TMf 10683
#define DB_L2_SHAPER_BUCKET_UPPER_C_UNCORRECTED_ERRORf 10684
#define DB_L2_SHAPER_BUCKET_UPPER_C_UNCORRECTED_ERROR_DISINTf 10685
#define DB_L2_SHAPER_BUCKET_UPPER_DCMf 10686
#define DB_L2_SHAPER_CONFIG_LOWER_C_CORRECTED_ERRORf 10687
#define DB_L2_SHAPER_CONFIG_LOWER_C_CORRECTED_ERROR_DISINTf 10688
#define DB_L2_SHAPER_CONFIG_LOWER_C_DCMf 10689
#define DB_L2_SHAPER_CONFIG_LOWER_C_ECC_ERROR_ADDRESSf 10690
#define DB_L2_SHAPER_CONFIG_LOWER_C_ENABLE_ECCf 10691
#define DB_L2_SHAPER_CONFIG_LOWER_C_FORCE_UNCORRECTABLE_ERRORf 10692
#define DB_L2_SHAPER_CONFIG_LOWER_C_TMf 10693
#define DB_L2_SHAPER_CONFIG_LOWER_C_UNCORRECTED_ERRORf 10694
#define DB_L2_SHAPER_CONFIG_LOWER_C_UNCORRECTED_ERROR_DISINTf 10695
#define DB_L2_SHAPER_CONFIG_UPPER_C_CORRECTED_ERRORf 10696
#define DB_L2_SHAPER_CONFIG_UPPER_C_CORRECTED_ERROR_DISINTf 10697
#define DB_L2_SHAPER_CONFIG_UPPER_C_DCMf 10698
#define DB_L2_SHAPER_CONFIG_UPPER_C_ECC_ERROR_ADDRESSf 10699
#define DB_L2_SHAPER_CONFIG_UPPER_C_ENABLE_ECCf 10700
#define DB_L2_SHAPER_CONFIG_UPPER_C_FORCE_UNCORRECTABLE_ERRORf 10701
#define DB_L2_SHAPER_CONFIG_UPPER_C_TMf 10702
#define DB_L2_SHAPER_CONFIG_UPPER_C_UNCORRECTED_ERRORf 10703
#define DB_L2_SHAPER_CONFIG_UPPER_C_UNCORRECTED_ERROR_DISINTf 10704
#define DB_L2_WERR_NEXT_CORRECTED_ERRORf 10705
#define DB_L2_WERR_NEXT_CORRECTED_ERROR_DISINTf 10706
#define DB_L2_WERR_NEXT_DCMf 10707
#define DB_L2_WERR_NEXT_ECC_ERROR_ADDRESSf 10708
#define DB_L2_WERR_NEXT_ENABLE_ECCf 10709
#define DB_L2_WERR_NEXT_FORCE_UNCORRECTABLE_ERRORf 10710
#define DB_L2_WERR_NEXT_TMf 10711
#define DB_L2_WERR_NEXT_UNCORRECTED_ERRORf 10712
#define DB_L2_WERR_NEXT_UNCORRECTED_ERROR_DISINTf 10713
#define DB_PORT_1B_ERROR_COUNTERf 10714
#define DB_PORT_2B_ERROR_COUNTERf 10715
#define DB_PORT_CONFIG_TMf 10716
#define DB_PORT_ERROR_TMf 10717
#define DB_PORT_HEADS_TAILS_TM_Hf 10718
#define DB_PORT_HEADS_TAILS_TM_Lf 10719
#define DB_PORT_PARENT_STATE_TMf 10720
#define DB_PORT_SHAPER_CONFIG_C_CORRECTED_ERRORf 10721
#define DB_PORT_SHAPER_CONFIG_C_CORRECTED_ERROR_DISINTf 10722
#define DB_PORT_SHAPER_CONFIG_C_ECC_ERROR_ADDRESSf 10723
#define DB_PORT_SHAPER_CONFIG_C_ENABLE_ECCf 10724
#define DB_PORT_SHAPER_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 10725
#define DB_PORT_SHAPER_CONFIG_C_TMf 10726
#define DB_PORT_SHAPER_CONFIG_C_UNCORRECTED_ERRORf 10727
#define DB_PORT_SHAPER_CONFIG_C_UNCORRECTED_ERROR_DISINTf 10728
#define DB_PORT_SHAPER_CONFIG_DCMf 10729
#define DB_PORT_TDM_CORRECTED_ERRORf 10730
#define DB_PORT_TDM_CORRECTED_ERROR_DISINTf 10731
#define DB_PORT_TDM_ECC_ERROR_ADDRESSf 10732
#define DB_PORT_TDM_ENABLE_ECCf 10733
#define DB_PORT_TDM_FORCE_UNCORRECTABLE_ERRORf 10734
#define DB_PORT_TDM_TMf 10735
#define DB_PORT_TDM_UNCORRECTED_ERRORf 10736
#define DB_PORT_TDM_UNCORRECTED_ERROR_DISINTf 10737
#define DB_PORT_WERR_MAX_SC_CORRECTED_ERRORf 10738
#define DB_PORT_WERR_MAX_SC_CORRECTED_ERROR_DISINTf 10739
#define DB_PORT_WERR_MAX_SC_DCMf 10740
#define DB_PORT_WERR_MAX_SC_ECC_ERROR_ADDRESSf 10741
#define DB_PORT_WERR_MAX_SC_ENABLE_ECCf 10742
#define DB_PORT_WERR_MAX_SC_FORCE_UNCORRECTABLE_ERRORf 10743
#define DB_PORT_WERR_MAX_SC_TMf 10744
#define DB_PORT_WERR_MAX_SC_UNCORRECTED_ERRORf 10745
#define DB_PORT_WERR_MAX_SC_UNCORRECTED_ERROR_DISINTf 10746
#define DB_QSTRUCT_FAP_BITMAP_0_ENABLE_ECCf 10747
#define DB_QSTRUCT_FAP_BITMAP_0_FORCE_UNCORRECTABLE_ERRORf 10748
#define DB_QSTRUCT_FAP_BITMAP_1_ENABLE_ECCf 10749
#define DB_QSTRUCT_FAP_BITMAP_1_FORCE_UNCORRECTABLE_ERRORf 10750
#define DB_QSTRUCT_FAP_BITMAP_2_ENABLE_ECCf 10751
#define DB_QSTRUCT_FAP_BITMAP_2_FORCE_UNCORRECTABLE_ERRORf 10752
#define DB_QSTRUCT_FAP_BITMAP_3_ENABLE_ECCf 10753
#define DB_QSTRUCT_FAP_BITMAP_3_FORCE_UNCORRECTABLE_ERRORf 10754
#define DB_QSTRUCT_FAP_STACK_0_ENABLE_ECCf 10755
#define DB_QSTRUCT_FAP_STACK_0_FORCE_UNCORRECTABLE_ERRORf 10756
#define DB_QSTRUCT_FAP_STACK_1_ENABLE_ECCf 10757
#define DB_QSTRUCT_FAP_STACK_1_FORCE_UNCORRECTABLE_ERRORf 10758
#define DB_QSTRUCT_FAP_STACK_2_ENABLE_ECCf 10759
#define DB_QSTRUCT_FAP_STACK_2_FORCE_UNCORRECTABLE_ERRORf 10760
#define DB_QSTRUCT_FAP_STACK_3_ENABLE_ECCf 10761
#define DB_QSTRUCT_FAP_STACK_3_FORCE_UNCORRECTABLE_ERRORf 10762
#define DB_QSTRUCT_QBLOCK_NEXT_0_ENABLE_ECCf 10763
#define DB_QSTRUCT_QBLOCK_NEXT_0_FORCE_UNCORRECTABLE_ERRORf 10764
#define DB_QSTRUCT_QBLOCK_NEXT_1_ENABLE_ECCf 10765
#define DB_QSTRUCT_QBLOCK_NEXT_1_FORCE_UNCORRECTABLE_ERRORf 10766
#define DB_QSTRUCT_QBLOCK_NEXT_2_ENABLE_ECCf 10767
#define DB_QSTRUCT_QBLOCK_NEXT_2_FORCE_UNCORRECTABLE_ERRORf 10768
#define DB_QSTRUCT_QBLOCK_NEXT_3_ENABLE_ECCf 10769
#define DB_QSTRUCT_QBLOCK_NEXT_3_FORCE_UNCORRECTABLE_ERRORf 10770
#define DB_QSTRUCT_QBLOCK_NEXT_4_ENABLE_ECCf 10771
#define DB_QSTRUCT_QBLOCK_NEXT_4_FORCE_UNCORRECTABLE_ERRORf 10772
#define DB_QSTRUCT_QBLOCK_NEXT_5_ENABLE_ECCf 10773
#define DB_QSTRUCT_QBLOCK_NEXT_5_FORCE_UNCORRECTABLE_ERRORf 10774
#define DB_QSTRUCT_QBLOCK_NEXT_6_ENABLE_ECCf 10775
#define DB_QSTRUCT_QBLOCK_NEXT_6_FORCE_UNCORRECTABLE_ERRORf 10776
#define DB_QSTRUCT_QBLOCK_NEXT_7_ENABLE_ECCf 10777
#define DB_QSTRUCT_QBLOCK_NEXT_7_FORCE_UNCORRECTABLE_ERRORf 10778
#define DB_QSTRUCT_QENTRY_LOWER_0_ENABLE_ECCf 10779
#define DB_QSTRUCT_QENTRY_LOWER_0_FORCE_UNCORRECTABLE_ERRORf 10780
#define DB_QSTRUCT_QENTRY_LOWER_1_ENABLE_ECCf 10781
#define DB_QSTRUCT_QENTRY_LOWER_1_FORCE_UNCORRECTABLE_ERRORf 10782
#define DB_QSTRUCT_QENTRY_LOWER_2_ENABLE_ECCf 10783
#define DB_QSTRUCT_QENTRY_LOWER_2_FORCE_UNCORRECTABLE_ERRORf 10784
#define DB_QSTRUCT_QENTRY_LOWER_3_ENABLE_ECCf 10785
#define DB_QSTRUCT_QENTRY_LOWER_3_FORCE_UNCORRECTABLE_ERRORf 10786
#define DB_QSTRUCT_QENTRY_LOWER_4_ENABLE_ECCf 10787
#define DB_QSTRUCT_QENTRY_LOWER_4_FORCE_UNCORRECTABLE_ERRORf 10788
#define DB_QSTRUCT_QENTRY_LOWER_5_ENABLE_ECCf 10789
#define DB_QSTRUCT_QENTRY_LOWER_5_FORCE_UNCORRECTABLE_ERRORf 10790
#define DB_QSTRUCT_QENTRY_LOWER_6_ENABLE_ECCf 10791
#define DB_QSTRUCT_QENTRY_LOWER_6_FORCE_UNCORRECTABLE_ERRORf 10792
#define DB_QSTRUCT_QENTRY_LOWER_7_ENABLE_ECCf 10793
#define DB_QSTRUCT_QENTRY_LOWER_7_FORCE_UNCORRECTABLE_ERRORf 10794
#define DB_QSTRUCT_QENTRY_UPPER_0_ENABLE_ECCf 10795
#define DB_QSTRUCT_QENTRY_UPPER_0_FORCE_UNCORRECTABLE_ERRORf 10796
#define DB_QSTRUCT_QENTRY_UPPER_1_ENABLE_ECCf 10797
#define DB_QSTRUCT_QENTRY_UPPER_1_FORCE_UNCORRECTABLE_ERRORf 10798
#define DB_QSTRUCT_QENTRY_UPPER_2_ENABLE_ECCf 10799
#define DB_QSTRUCT_QENTRY_UPPER_2_FORCE_UNCORRECTABLE_ERRORf 10800
#define DB_QSTRUCT_QENTRY_UPPER_3_ENABLE_ECCf 10801
#define DB_QSTRUCT_QENTRY_UPPER_3_FORCE_UNCORRECTABLE_ERRORf 10802
#define DB_QSTRUCT_QENTRY_UPPER_4_ENABLE_ECCf 10803
#define DB_QSTRUCT_QENTRY_UPPER_4_FORCE_UNCORRECTABLE_ERRORf 10804
#define DB_QSTRUCT_QENTRY_UPPER_5_ENABLE_ECCf 10805
#define DB_QSTRUCT_QENTRY_UPPER_5_FORCE_UNCORRECTABLE_ERRORf 10806
#define DB_QSTRUCT_QENTRY_UPPER_6_ENABLE_ECCf 10807
#define DB_QSTRUCT_QENTRY_UPPER_6_FORCE_UNCORRECTABLE_ERRORf 10808
#define DB_QSTRUCT_QENTRY_UPPER_7_ENABLE_ECCf 10809
#define DB_QSTRUCT_QENTRY_UPPER_7_FORCE_UNCORRECTABLE_ERRORf 10810
#define DB_S0S1_1B_ERROR_COUNTERf 10811
#define DB_S0S1_2B_ERROR_COUNTERf 10812
#define DB_S0_ERROR_CORRECTED_ERRORf 10813
#define DB_S0_ERROR_CORRECTED_ERROR_DISINTf 10814
#define DB_S0_ERROR_ECC_ERROR_ADDRESSf 10815
#define DB_S0_ERROR_ENABLE_ECCf 10816
#define DB_S0_ERROR_FORCE_UNCORRECTABLE_ERRORf 10817
#define DB_S0_ERROR_TMf 10818
#define DB_S0_ERROR_UNCORRECTED_ERRORf 10819
#define DB_S0_ERROR_UNCORRECTED_ERROR_DISINTf 10820
#define DB_S0_SHAPER_BUCKET_CORRECTED_ERRORf 10821
#define DB_S0_SHAPER_BUCKET_CORRECTED_ERROR_DISINTf 10822
#define DB_S0_SHAPER_BUCKET_ECC_ERROR_ADDRESSf 10823
#define DB_S0_SHAPER_BUCKET_ENABLE_ECCf 10824
#define DB_S0_SHAPER_BUCKET_FORCE_UNCORRECTABLE_ERRORf 10825
#define DB_S0_SHAPER_BUCKET_TMf 10826
#define DB_S0_SHAPER_BUCKET_UNCORRECTED_ERRORf 10827
#define DB_S0_SHAPER_BUCKET_UNCORRECTED_ERROR_DISINTf 10828
#define DB_S0_SHAPER_CONFIG_C_CORRECTED_ERRORf 10829
#define DB_S0_SHAPER_CONFIG_C_CORRECTED_ERROR_DISINTf 10830
#define DB_S0_SHAPER_CONFIG_C_ECC_ERROR_ADDRESSf 10831
#define DB_S0_SHAPER_CONFIG_C_ENABLE_ECCf 10832
#define DB_S0_SHAPER_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 10833
#define DB_S0_SHAPER_CONFIG_C_UNCORRECTED_ERRORf 10834
#define DB_S0_SHAPER_CONFIG_C_UNCORRECTED_ERROR_DISINTf 10835
#define DB_S0_SHAPER_CONFIG_TMf 10836
#define DB_S1_ERROR_CORRECTED_ERRORf 10837
#define DB_S1_ERROR_CORRECTED_ERROR_DISINTf 10838
#define DB_S1_ERROR_ECC_ERROR_ADDRESSf 10839
#define DB_S1_ERROR_ENABLE_ECCf 10840
#define DB_S1_ERROR_FORCE_UNCORRECTABLE_ERRORf 10841
#define DB_S1_ERROR_TMf 10842
#define DB_S1_ERROR_UNCORRECTED_ERRORf 10843
#define DB_S1_ERROR_UNCORRECTED_ERROR_DISINTf 10844
#define DB_S1_SHAPER_BUCKET_CORRECTED_ERRORf 10845
#define DB_S1_SHAPER_BUCKET_CORRECTED_ERROR_DISINTf 10846
#define DB_S1_SHAPER_BUCKET_ECC_ERROR_ADDRESSf 10847
#define DB_S1_SHAPER_BUCKET_ENABLE_ECCf 10848
#define DB_S1_SHAPER_BUCKET_FORCE_UNCORRECTABLE_ERRORf 10849
#define DB_S1_SHAPER_BUCKET_TMf 10850
#define DB_S1_SHAPER_BUCKET_UNCORRECTED_ERRORf 10851
#define DB_S1_SHAPER_BUCKET_UNCORRECTED_ERROR_DISINTf 10852
#define DB_S1_SHAPER_CONFIG_C_CORRECTED_ERRORf 10853
#define DB_S1_SHAPER_CONFIG_C_CORRECTED_ERROR_DISINTf 10854
#define DB_S1_SHAPER_CONFIG_C_ECC_ERROR_ADDRESSf 10855
#define DB_S1_SHAPER_CONFIG_C_ENABLE_ECCf 10856
#define DB_S1_SHAPER_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 10857
#define DB_S1_SHAPER_CONFIG_C_UNCORRECTED_ERRORf 10858
#define DB_S1_SHAPER_CONFIG_C_UNCORRECTED_ERROR_DISINTf 10859
#define DB_S1_SHAPER_CONFIG_TMf 10860
#define DB_S1_TAILS_CORRECTED_ERRORf 10861
#define DB_S1_TAILS_CORRECTED_ERROR_DISINTf 10862
#define DB_S1_TAILS_ECC_ERROR_ADDRESSf 10863
#define DB_S1_TAILS_ENABLE_ECCf 10864
#define DB_S1_TAILS_FORCE_UNCORRECTABLE_ERRORf 10865
#define DB_S1_TAILS_TMf 10866
#define DB_S1_TAILS_UNCORRECTED_ERRORf 10867
#define DB_S1_TAILS_UNCORRECTED_ERROR_DISINTf 10868
#define DB_TYPEf 10869
#define DB_TYPE0f 10870
#define DB_TYPE1f 10871
#define DB_WR_MODEf 10872
#define DCDECCMASKf 10873
#define DCD_1B_ECC_ERROR_INITf 10874
#define DCD_2B_ECC_ERROR_INITf 10875
#define DCD_ECC_ERRORf 10876
#define DCD_ECC_ERROR_FIXEDf 10877
#define DCD_ECC_ERROR_FIXED_MASKf 10878
#define DCD_ECC_ERROR_MASKf 10879
#define DCHM_DATA_CRC_ERR_GEN_Af 10880
#define DCHM_DATA_CRC_ERR_GEN_Bf 10881
#define DCHM_IFMAH_PAR_ERR_GENf 10882
#define DCHM_IFMAH_PAR_ERR_MASKf 10883
#define DCHM_IFMAL_PAR_ERR_GENf 10884
#define DCHM_IFMAL_PAR_ERR_MASKf 10885
#define DCHM_IFMBH_PAR_ERR_GENf 10886
#define DCHM_IFMBH_PAR_ERR_MASKf 10887
#define DCHM_IFMBL_PAR_ERR_GENf 10888
#define DCHM_IFMBL_PAR_ERR_MASKf 10889
#define DCHM_ITMA_1B_ERR_GENf 10890
#define DCHM_ITMA_1B_ERR_MASKf 10891
#define DCHM_ITMA_2B_ERR_GENf 10892
#define DCHM_ITMA_2B_ERR_MASKf 10893
#define DCHM_ITMA_SIZE_PAR_ERR_GENf 10894
#define DCHM_ITMA_SIZE_PAR_ERR_MASKf 10895
#define DCHM_ITMB_1B_ERR_GENf 10896
#define DCHM_ITMB_1B_ERR_MASKf 10897
#define DCHM_ITMB_2B_ERR_GENf 10898
#define DCHM_ITMB_2B_ERR_MASKf 10899
#define DCHM_ITMB_SIZE_PAR_ERR_GENf 10900
#define DCHM_ITMB_SIZE_PAR_ERR_MASKf 10901
#define DCHM_TAG_PAR_ERR_GEN_Af 10902
#define DCHM_TAG_PAR_ERR_GEN_Bf 10903
#define DCHU_DATA_CRC_ERR_GEN_Af 10904
#define DCHU_DATA_CRC_ERR_GEN_Bf 10905
#define DCHU_IFMAH_PAR_ERR_GENf 10906
#define DCHU_IFMAH_PAR_ERR_MASKf 10907
#define DCHU_IFMAL_PAR_ERR_GENf 10908
#define DCHU_IFMAL_PAR_ERR_MASKf 10909
#define DCHU_IFMBH_PAR_ERR_GENf 10910
#define DCHU_IFMBH_PAR_ERR_MASKf 10911
#define DCHU_IFMBL_PAR_ERR_GENf 10912
#define DCHU_IFMBL_PAR_ERR_MASKf 10913
#define DCHU_ITMA_1B_ERR_GENf 10914
#define DCHU_ITMA_1B_ERR_MASKf 10915
#define DCHU_ITMA_2B_ERR_GENf 10916
#define DCHU_ITMA_2B_ERR_MASKf 10917
#define DCHU_ITMA_SIZE_PAR_ERR_GENf 10918
#define DCHU_ITMA_SIZE_PAR_ERR_MASKf 10919
#define DCHU_ITMB_1B_ERR_GENf 10920
#define DCHU_ITMB_1B_ERR_MASKf 10921
#define DCHU_ITMB_2B_ERR_GENf 10922
#define DCHU_ITMB_2B_ERR_MASKf 10923
#define DCHU_ITMB_SIZE_PAR_ERR_GENf 10924
#define DCHU_ITMB_SIZE_PAR_ERR_MASKf 10925
#define DCHU_TAG_PAR_ERR_GEN_Af 10926
#define DCHU_TAG_PAR_ERR_GEN_Bf 10927
#define DCH_0_INITf 10928
#define DCH_0_INTf 10929
#define DCH_0_INT_FORCEf 10930
#define DCH_0_INT_MASKf 10931
#define DCH_0_RESETf 10932
#define DCH_1_INITf 10933
#define DCH_1_INTf 10934
#define DCH_1_INT_FORCEf 10935
#define DCH_1_INT_MASKf 10936
#define DCH_1_RESETf 10937
#define DCH_2_INITf 10938
#define DCH_2_INTf 10939
#define DCH_2_INT_FORCEf 10940
#define DCH_2_INT_MASKf 10941
#define DCH_2_RESETf 10942
#define DCH_3_INITf 10943
#define DCH_3_INTf 10944
#define DCH_3_INT_FORCEf 10945
#define DCH_3_INT_MASKf 10946
#define DCH_3_RESETf 10947
#define DCH_DESC_CNT_OPf 10948
#define DCH_DESC_CNT_OSf 10949
#define DCH_DESC_CNT_Pf 10950
#define DCH_DESC_CNT_Sf 10951
#define DCH_DROPED_LOW_MUL_OPf 10952
#define DCH_DROPED_LOW_MUL_OSf 10953
#define DCH_DROPED_LOW_MUL_Pf 10954
#define DCH_DROPED_LOW_MUL_Sf 10955
#define DCH_LINK_UP_Pf 10956
#define DCH_LINK_UP_Sf 10957
#define DCH_LOCAL_GCI_0_TYPE_0_TH_Pf 10958
#define DCH_LOCAL_GCI_0_TYPE_0_TH_Sf 10959
#define DCH_LOCAL_GCI_0_TYPE_1_TH_Pf 10960
#define DCH_LOCAL_GCI_0_TYPE_1_TH_Sf 10961
#define DCH_LOCAL_GCI_1_TYPE_0_TH_Pf 10962
#define DCH_LOCAL_GCI_1_TYPE_0_TH_Sf 10963
#define DCH_LOCAL_GCI_1_TYPE_1_TH_Pf 10964
#define DCH_LOCAL_GCI_1_TYPE_1_TH_Sf 10965
#define DCH_LOCAL_GCI_2_TYPE_0_TH_Pf 10966
#define DCH_LOCAL_GCI_2_TYPE_0_TH_Sf 10967
#define DCH_LOCAL_GCI_2_TYPE_1_TH_Pf 10968
#define DCH_LOCAL_GCI_2_TYPE_1_TH_Sf 10969
#define DCH_LOCAL_GCI_EN_Pf 10970
#define DCH_LOCAL_GCI_EN_Sf 10971
#define DCH_LOCAL_MCI_EN_Pf 10972
#define DCH_LOCAL_MCI_EN_Sf 10973
#define DCH_MDESCCNTOf 10974
#define DCH_MTCH_ACTf 10975
#define DCH_MTCH_LOGICNOTf 10976
#define DCH_PDESCCNTOf 10977
#define DCH_PN_EXP_ERROR_2f 10978
#define DCH_PN_EXP_ERROR_2_INT_MASKf 10979
#define DCH_REORD_DESC_CNT_OPf 10980
#define DCH_REORD_DESC_CNT_OSf 10981
#define DCH_REORD_DESC_CNT_Pf 10982
#define DCH_REORD_DESC_CNT_Sf 10983
#define DCH_SDESCCNTOf 10984
#define DCH_SN_EXP_ERROR_2f 10985
#define DCH_SN_EXP_ERROR_2_INT_MASKf 10986
#define DCH_TOTAL_CELL_CNT_OPf 10987
#define DCH_TOTAL_CELL_CNT_OSf 10988
#define DCH_TOTAL_CELL_CNT_Pf 10989
#define DCH_TOTAL_CELL_CNT_Sf 10990
#define DCH_TOTAL_OUT_CELL_CNT_OPf 10991
#define DCH_TOTAL_OUT_CELL_CNT_OSf 10992
#define DCH_TOTAL_OUT_CELL_CNT_Pf 10993
#define DCH_TOTAL_OUT_CELL_CNT_Sf 10994
#define DCH_UDESCCNTOf 10995
#define DCH_UN_EXP_CELL_Pf 10996
#define DCH_UN_EXP_CELL_P_INT_MASKf 10997
#define DCH_UN_EXP_CELL_Sf 10998
#define DCH_UN_EXP_CELL_S_INT_MASKf 10999
#define DCH_UN_EXP_ERRORf 11000
#define DCLf 11001
#define DCLM_A_MEM_H_1B_ERR_GENf 11002
#define DCLM_A_MEM_H_1B_ERR_MASKf 11003
#define DCLM_A_MEM_H_2B_ERR_GENf 11004
#define DCLM_A_MEM_H_2B_ERR_MASKf 11005
#define DCLM_A_MEM_L_1B_ERR_GENf 11006
#define DCLM_A_MEM_L_1B_ERR_MASKf 11007
#define DCLM_A_MEM_L_2B_ERR_GENf 11008
#define DCLM_A_MEM_L_2B_ERR_MASKf 11009
#define DCLM_B_MEM_H_1B_ERR_GENf 11010
#define DCLM_B_MEM_H_1B_ERR_MASKf 11011
#define DCLM_B_MEM_H_2B_ERR_GENf 11012
#define DCLM_B_MEM_H_2B_ERR_MASKf 11013
#define DCLM_B_MEM_L_1B_ERR_GENf 11014
#define DCLM_B_MEM_L_1B_ERR_MASKf 11015
#define DCLM_B_MEM_L_2B_ERR_GENf 11016
#define DCLM_B_MEM_L_2B_ERR_MASKf 11017
#define DCLM_FLOW_CNTROL_CNTf 11018
#define DCLM_FLOW_CNTROL_CNT_OVERFLOWf 11019
#define DCLM_LLFC_INTf 11020
#define DCLM_LLFC_INT_MASKf 11021
#define DCLM_LLFC_TH_TYPE_0f 11022
#define DCLM_LLFC_TH_TYPE_1f 11023
#define DCLM_TAG_PAR_ERR_INTf 11024
#define DCLM_TAG_PAR_ERR_INT_MASKf 11025
#define DCLU_A_MEM_H_1B_ERR_GENf 11026
#define DCLU_A_MEM_H_1B_ERR_MASKf 11027
#define DCLU_A_MEM_H_2B_ERR_GENf 11028
#define DCLU_A_MEM_H_2B_ERR_MASKf 11029
#define DCLU_A_MEM_L_1B_ERR_GENf 11030
#define DCLU_A_MEM_L_1B_ERR_MASKf 11031
#define DCLU_A_MEM_L_2B_ERR_GENf 11032
#define DCLU_A_MEM_L_2B_ERR_MASKf 11033
#define DCLU_B_MEM_H_1B_ERR_GENf 11034
#define DCLU_B_MEM_H_1B_ERR_MASKf 11035
#define DCLU_B_MEM_H_2B_ERR_GENf 11036
#define DCLU_B_MEM_H_2B_ERR_MASKf 11037
#define DCLU_B_MEM_L_1B_ERR_GENf 11038
#define DCLU_B_MEM_L_1B_ERR_MASKf 11039
#define DCLU_B_MEM_L_2B_ERR_GENf 11040
#define DCLU_B_MEM_L_2B_ERR_MASKf 11041
#define DCLU_FLOW_CNTROL_CNTf 11042
#define DCLU_FLOW_CNTROL_CNT_OVERFLOWf 11043
#define DCLU_LLFC_INTf 11044
#define DCLU_LLFC_INT_MASKf 11045
#define DCLU_LLFC_TH_TYPE_0f 11046
#define DCLU_LLFC_TH_TYPE_1f 11047
#define DCLU_TAG_PAR_ERR_INTf 11048
#define DCLU_TAG_PAR_ERR_INT_MASKf 11049
#define DCL_0_INITf 11050
#define DCL_0_INTf 11051
#define DCL_0_INT_FORCEf 11052
#define DCL_0_INT_MASKf 11053
#define DCL_0_RESETf 11054
#define DCL_1_INITf 11055
#define DCL_1_INTf 11056
#define DCL_1_INT_FORCEf 11057
#define DCL_1_INT_MASKf 11058
#define DCL_1_RESETf 11059
#define DCL_2_INITf 11060
#define DCL_2_INTf 11061
#define DCL_2_INT_FORCEf 11062
#define DCL_2_INT_MASKf 11063
#define DCL_2_RESETf 11064
#define DCL_3_INITf 11065
#define DCL_3_INTf 11066
#define DCL_3_INT_FORCEf 11067
#define DCL_3_INT_MASKf 11068
#define DCL_3_RESETf 11069
#define DCL_DROPED_P_0_CNT_OPf 11070
#define DCL_DROPED_P_0_CNT_OSf 11071
#define DCL_DROPED_P_0_CNT_Pf 11072
#define DCL_DROPED_P_0_CNT_Sf 11073
#define DCL_DROPED_P_1_CNT_OPf 11074
#define DCL_DROPED_P_1_CNT_OSf 11075
#define DCL_DROPED_P_1_CNT_Pf 11076
#define DCL_DROPED_P_1_CNT_Sf 11077
#define DCL_DROPED_P_2_CNT_OPf 11078
#define DCL_DROPED_P_2_CNT_OSf 11079
#define DCL_DROPED_P_2_CNT_Pf 11080
#define DCL_DROPED_P_2_CNT_Sf 11081
#define DCL_DROPED_P_3_CNT_OPf 11082
#define DCL_DROPED_P_3_CNT_OSf 11083
#define DCL_DROPED_P_3_CNT_Pf 11084
#define DCL_DROPED_P_3_CNT_Sf 11085
#define DCL_MASK_FC_EN_Pf 11086
#define DCL_MASK_FC_EN_Sf 11087
#define DCL_TOTAL_IN_CELL_CNT_OPf 11088
#define DCL_TOTAL_IN_CELL_CNT_OSf 11089
#define DCL_TOTAL_IN_CELL_CNT_Pf 11090
#define DCL_TOTAL_IN_CELL_CNT_Sf 11091
#define DCL_TOTAL_IN_WORD_CNT_OPf 11092
#define DCL_TOTAL_IN_WORD_CNT_OSf 11093
#define DCL_TOTAL_IN_WORD_CNT_Pf 11094
#define DCL_TOTAL_IN_WORD_CNT_Sf 11095
#define DCL_TOTAL_OUT_CELL_CNT_OPf 11096
#define DCL_TOTAL_OUT_CELL_CNT_OSf 11097
#define DCL_TOTAL_OUT_CELL_CNT_Pf 11098
#define DCL_TOTAL_OUT_CELL_CNT_Sf 11099
#define DCL_TOTAL_OUT_WORD_CNT_OPf 11100
#define DCL_TOTAL_OUT_WORD_CNT_OSf 11101
#define DCL_TOTAL_OUT_WORD_CNT_Pf 11102
#define DCL_TOTAL_OUT_WORD_CNT_Sf 11103
#define DCMf 11104
#define DCM0f 11105
#define DCM00f 11106
#define DCM01f 11107
#define DCM1f 11108
#define DCM10f 11109
#define DCM11f 11110
#define DCM2f 11111
#define DCM20f 11112
#define DCM21f 11113
#define DCM3f 11114
#define DCM30f 11115
#define DCM31f 11116
#define DCM4f 11117
#define DCM40f 11118
#define DCM41f 11119
#define DCM5f 11120
#define DCM50f 11121
#define DCM51f 11122
#define DCM6f 11123
#define DCM60f 11124
#define DCM61f 11125
#define DCM7f 11126
#define DCM70f 11127
#define DCM71f 11128
#define DCMAf 11129
#define DCMA_DCHMA_DATA_MEM_H_PAR_ERR_GENf 11130
#define DCMA_DCHMA_DATA_MEM_H_PAR_ERR_MASKf 11131
#define DCMA_DCHMA_DATA_MEM_L_PAR_ERR_GENf 11132
#define DCMA_DCHMA_DATA_MEM_L_PAR_ERR_MASKf 11133
#define DCMA_DCHMA_TAG_MEM_1B_ERR_GENf 11134
#define DCMA_DCHMA_TAG_MEM_1B_ERR_MASKf 11135
#define DCMA_DCHMA_TAG_MEM_2B_ERR_GENf 11136
#define DCMA_DCHMA_TAG_MEM_2B_ERR_MASKf 11137
#define DCMA_DCHMB_DATA_MEM_H_PAR_ERR_GENf 11138
#define DCMA_DCHMB_DATA_MEM_H_PAR_ERR_MASKf 11139
#define DCMA_DCHMB_DATA_MEM_L_PAR_ERR_GENf 11140
#define DCMA_DCHMB_DATA_MEM_L_PAR_ERR_MASKf 11141
#define DCMA_DCHMB_TAG_MEM_1B_ERR_GENf 11142
#define DCMA_DCHMB_TAG_MEM_1B_ERR_MASKf 11143
#define DCMA_DCHMB_TAG_MEM_2B_ERR_GENf 11144
#define DCMA_DCHMB_TAG_MEM_2B_ERR_MASKf 11145
#define DCMA_DCHMC_DATA_MEM_H_PAR_ERR_GENf 11146
#define DCMA_DCHMC_DATA_MEM_H_PAR_ERR_MASKf 11147
#define DCMA_DCHMC_DATA_MEM_L_PAR_ERR_GENf 11148
#define DCMA_DCHMC_DATA_MEM_L_PAR_ERR_MASKf 11149
#define DCMA_DCHMC_TAG_MEM_1B_ERR_GENf 11150
#define DCMA_DCHMC_TAG_MEM_1B_ERR_MASKf 11151
#define DCMA_DCHMC_TAG_MEM_2B_ERR_GENf 11152
#define DCMA_DCHMC_TAG_MEM_2B_ERR_MASKf 11153
#define DCMA_DCHMD_DATA_MEM_H_PAR_ERR_GENf 11154
#define DCMA_DCHMD_DATA_MEM_H_PAR_ERR_MASKf 11155
#define DCMA_DCHMD_DATA_MEM_L_PAR_ERR_GENf 11156
#define DCMA_DCHMD_DATA_MEM_L_PAR_ERR_MASKf 11157
#define DCMA_DCHMD_TAG_MEM_1B_ERR_GENf 11158
#define DCMA_DCHMD_TAG_MEM_1B_ERR_MASKf 11159
#define DCMA_DCHMD_TAG_MEM_2B_ERR_GENf 11160
#define DCMA_DCHMD_TAG_MEM_2B_ERR_MASKf 11161
#define DCMA_DCHUA_DATA_MEM_H_PAR_ERR_GENf 11162
#define DCMA_DCHUA_DATA_MEM_H_PAR_ERR_MASKf 11163
#define DCMA_DCHUA_DATA_MEM_L_PAR_ERR_GENf 11164
#define DCMA_DCHUA_DATA_MEM_L_PAR_ERR_MASKf 11165
#define DCMA_DCHUA_TAG_MEM_1B_ERR_GENf 11166
#define DCMA_DCHUA_TAG_MEM_1B_ERR_MASKf 11167
#define DCMA_DCHUA_TAG_MEM_2B_ERR_GENf 11168
#define DCMA_DCHUA_TAG_MEM_2B_ERR_MASKf 11169
#define DCMA_DCHUB_DATA_MEM_H_PAR_ERR_GENf 11170
#define DCMA_DCHUB_DATA_MEM_H_PAR_ERR_MASKf 11171
#define DCMA_DCHUB_DATA_MEM_L_PAR_ERR_GENf 11172
#define DCMA_DCHUB_DATA_MEM_L_PAR_ERR_MASKf 11173
#define DCMA_DCHUB_TAG_MEM_1B_ERR_GENf 11174
#define DCMA_DCHUB_TAG_MEM_1B_ERR_MASKf 11175
#define DCMA_DCHUB_TAG_MEM_2B_ERR_GENf 11176
#define DCMA_DCHUB_TAG_MEM_2B_ERR_MASKf 11177
#define DCMA_DCHUC_DATA_MEM_H_PAR_ERR_GENf 11178
#define DCMA_DCHUC_DATA_MEM_H_PAR_ERR_MASKf 11179
#define DCMA_DCHUC_DATA_MEM_L_PAR_ERR_GENf 11180
#define DCMA_DCHUC_DATA_MEM_L_PAR_ERR_MASKf 11181
#define DCMA_DCHUC_TAG_MEM_1B_ERR_GENf 11182
#define DCMA_DCHUC_TAG_MEM_1B_ERR_MASKf 11183
#define DCMA_DCHUC_TAG_MEM_2B_ERR_GENf 11184
#define DCMA_DCHUC_TAG_MEM_2B_ERR_MASKf 11185
#define DCMA_DCHUD_DATA_MEM_H_PAR_ERR_GENf 11186
#define DCMA_DCHUD_DATA_MEM_H_PAR_ERR_MASKf 11187
#define DCMA_DCHUD_DATA_MEM_L_PAR_ERR_GENf 11188
#define DCMA_DCHUD_DATA_MEM_L_PAR_ERR_MASKf 11189
#define DCMA_DCHUD_TAG_MEM_1B_ERR_GENf 11190
#define DCMA_DCHUD_TAG_MEM_1B_ERR_MASKf 11191
#define DCMA_DCHUD_TAG_MEM_2B_ERR_GENf 11192
#define DCMA_DCHUD_TAG_MEM_2B_ERR_MASKf 11193
#define DCMBf 11194
#define DCMB_DCHMA_DATA_MEM_H_PAR_ERR_GENf 11195
#define DCMB_DCHMA_DATA_MEM_H_PAR_ERR_MASKf 11196
#define DCMB_DCHMA_DATA_MEM_L_PAR_ERR_GENf 11197
#define DCMB_DCHMA_DATA_MEM_L_PAR_ERR_MASKf 11198
#define DCMB_DCHMA_TAG_MEM_1B_ERR_GENf 11199
#define DCMB_DCHMA_TAG_MEM_1B_ERR_MASKf 11200
#define DCMB_DCHMA_TAG_MEM_2B_ERR_GENf 11201
#define DCMB_DCHMA_TAG_MEM_2B_ERR_MASKf 11202
#define DCMB_DCHMB_DATA_MEM_H_PAR_ERR_GENf 11203
#define DCMB_DCHMB_DATA_MEM_H_PAR_ERR_MASKf 11204
#define DCMB_DCHMB_DATA_MEM_L_PAR_ERR_GENf 11205
#define DCMB_DCHMB_DATA_MEM_L_PAR_ERR_MASKf 11206
#define DCMB_DCHMB_TAG_MEM_1B_ERR_GENf 11207
#define DCMB_DCHMB_TAG_MEM_1B_ERR_MASKf 11208
#define DCMB_DCHMB_TAG_MEM_2B_ERR_GENf 11209
#define DCMB_DCHMB_TAG_MEM_2B_ERR_MASKf 11210
#define DCMB_DCHMC_DATA_MEM_H_PAR_ERR_GENf 11211
#define DCMB_DCHMC_DATA_MEM_H_PAR_ERR_MASKf 11212
#define DCMB_DCHMC_DATA_MEM_L_PAR_ERR_GENf 11213
#define DCMB_DCHMC_DATA_MEM_L_PAR_ERR_MASKf 11214
#define DCMB_DCHMC_TAG_MEM_1B_ERR_GENf 11215
#define DCMB_DCHMC_TAG_MEM_1B_ERR_MASKf 11216
#define DCMB_DCHMC_TAG_MEM_2B_ERR_GENf 11217
#define DCMB_DCHMC_TAG_MEM_2B_ERR_MASKf 11218
#define DCMB_DCHMD_DATA_MEM_H_PAR_ERR_GENf 11219
#define DCMB_DCHMD_DATA_MEM_H_PAR_ERR_MASKf 11220
#define DCMB_DCHMD_DATA_MEM_L_PAR_ERR_GENf 11221
#define DCMB_DCHMD_DATA_MEM_L_PAR_ERR_MASKf 11222
#define DCMB_DCHMD_TAG_MEM_1B_ERR_GENf 11223
#define DCMB_DCHMD_TAG_MEM_1B_ERR_MASKf 11224
#define DCMB_DCHMD_TAG_MEM_2B_ERR_GENf 11225
#define DCMB_DCHMD_TAG_MEM_2B_ERR_MASKf 11226
#define DCMB_DCHUA_DATA_MEM_H_PAR_ERR_GENf 11227
#define DCMB_DCHUA_DATA_MEM_H_PAR_ERR_MASKf 11228
#define DCMB_DCHUA_DATA_MEM_L_PAR_ERR_GENf 11229
#define DCMB_DCHUA_DATA_MEM_L_PAR_ERR_MASKf 11230
#define DCMB_DCHUA_TAG_MEM_1B_ERR_GENf 11231
#define DCMB_DCHUA_TAG_MEM_1B_ERR_MASKf 11232
#define DCMB_DCHUA_TAG_MEM_2B_ERR_GENf 11233
#define DCMB_DCHUA_TAG_MEM_2B_ERR_MASKf 11234
#define DCMB_DCHUB_DATA_MEM_H_PAR_ERR_GENf 11235
#define DCMB_DCHUB_DATA_MEM_H_PAR_ERR_MASKf 11236
#define DCMB_DCHUB_DATA_MEM_L_PAR_ERR_GENf 11237
#define DCMB_DCHUB_DATA_MEM_L_PAR_ERR_MASKf 11238
#define DCMB_DCHUB_TAG_MEM_1B_ERR_GENf 11239
#define DCMB_DCHUB_TAG_MEM_1B_ERR_MASKf 11240
#define DCMB_DCHUB_TAG_MEM_2B_ERR_GENf 11241
#define DCMB_DCHUB_TAG_MEM_2B_ERR_MASKf 11242
#define DCMB_DCHUC_DATA_MEM_H_PAR_ERR_GENf 11243
#define DCMB_DCHUC_DATA_MEM_H_PAR_ERR_MASKf 11244
#define DCMB_DCHUC_DATA_MEM_L_PAR_ERR_GENf 11245
#define DCMB_DCHUC_DATA_MEM_L_PAR_ERR_MASKf 11246
#define DCMB_DCHUC_TAG_MEM_1B_ERR_GENf 11247
#define DCMB_DCHUC_TAG_MEM_1B_ERR_MASKf 11248
#define DCMB_DCHUC_TAG_MEM_2B_ERR_GENf 11249
#define DCMB_DCHUC_TAG_MEM_2B_ERR_MASKf 11250
#define DCMB_DCHUD_DATA_MEM_H_PAR_ERR_GENf 11251
#define DCMB_DCHUD_DATA_MEM_H_PAR_ERR_MASKf 11252
#define DCMB_DCHUD_DATA_MEM_L_PAR_ERR_GENf 11253
#define DCMB_DCHUD_DATA_MEM_L_PAR_ERR_MASKf 11254
#define DCMB_DCHUD_TAG_MEM_1B_ERR_GENf 11255
#define DCMB_DCHUD_TAG_MEM_1B_ERR_MASKf 11256
#define DCMB_DCHUD_TAG_MEM_2B_ERR_GENf 11257
#define DCMB_DCHUD_TAG_MEM_2B_ERR_MASKf 11258
#define DCMC_INITf 11259
#define DCMC_INTf 11260
#define DCMC_INT_FORCEf 11261
#define DCMC_INT_MASKf 11262
#define DCMC_RESETf 11263
#define DCML0f 11264
#define DCML1f 11265
#define DCML2f 11266
#define DCML3f 11267
#define DCMMA_ALM_FULLf 11268
#define DCMMA_DRP_INTf 11269
#define DCMMA_DRP_INT_MASKf 11270
#define DCMMA_DRP_IP_INTf 11271
#define DCMMA_DRP_IP_INT_MASKf 11272
#define DCMMA_P_0_DROP_THf 11273
#define DCMMA_P_1_DROP_THf 11274
#define DCMMA_P_2_DROP_THf 11275
#define DCMMA_P_3_DROP_THf 11276
#define DCMMB_ALM_FULLf 11277
#define DCMMB_DRP_INTf 11278
#define DCMMB_DRP_INT_MASKf 11279
#define DCMMB_DRP_IP_INTf 11280
#define DCMMB_DRP_IP_INT_MASKf 11281
#define DCMMB_P_0_DROP_THf 11282
#define DCMMB_P_1_DROP_THf 11283
#define DCMMB_P_2_DROP_THf 11284
#define DCMMB_P_3_DROP_THf 11285
#define DCMM_FLOW_CNTROL_CNTf 11286
#define DCMM_FLOW_CNTROL_CNT_OVERFLOWf 11287
#define DCMM_FULL_THf 11288
#define DCMU0f 11289
#define DCMU1f 11290
#define DCMU2f 11291
#define DCMU3f 11292
#define DCMUA_ALM_FULLf 11293
#define DCMUA_DRP_INTf 11294
#define DCMUA_DRP_INT_MASKf 11295
#define DCMUA_DRP_IP_INTf 11296
#define DCMUA_DRP_IP_INT_MASKf 11297
#define DCMUA_P_0_DROP_THf 11298
#define DCMUA_P_1_DROP_THf 11299
#define DCMUA_P_2_DROP_THf 11300
#define DCMUA_P_3_DROP_THf 11301
#define DCMUB_ALM_FULLf 11302
#define DCMUB_DRP_INTf 11303
#define DCMUB_DRP_INT_MASKf 11304
#define DCMUB_DRP_IP_INTf 11305
#define DCMUB_DRP_IP_INT_MASKf 11306
#define DCMUB_P_0_DROP_THf 11307
#define DCMUB_P_1_DROP_THf 11308
#define DCMUB_P_2_DROP_THf 11309
#define DCMUB_P_3_DROP_THf 11310
#define DCMU_FLOW_CNTROL_CNTf 11311
#define DCMU_FLOW_CNTROL_CNT_OVERFLOWf 11312
#define DCMU_FULL_THf 11313
#define DCM_0f 11314
#define DCM_0_INTf 11315
#define DCM_0_INT_FORCEf 11316
#define DCM_0_INT_MASKf 11317
#define DCM_0_RESETf 11318
#define DCM_1f 11319
#define DCM_1_INTf 11320
#define DCM_1_INT_FORCEf 11321
#define DCM_1_INT_MASKf 11322
#define DCM_1_RESETf 11323
#define DCM_2f 11324
#define DCM_2_INTf 11325
#define DCM_2_INT_FORCEf 11326
#define DCM_2_INT_MASKf 11327
#define DCM_2_RESETf 11328
#define DCM_3f 11329
#define DCM_3_INTf 11330
#define DCM_3_INT_FORCEf 11331
#define DCM_3_INT_MASKf 11332
#define DCM_3_RESETf 11333
#define DCM_4f 11334
#define DCM_5f 11335
#define DCM_6f 11336
#define DCM_7f 11337
#define DCM_Af 11338
#define DCM_AGER_CTRf 11339
#define DCM_AGER_EXPf 11340
#define DCM_Bf 11341
#define DCM_BMf 11342
#define DCM_BM0f 11343
#define DCM_BM1f 11344
#define DCM_BM2f 11345
#define DCM_BM3f 11346
#define DCM_CBP_0f 11347
#define DCM_CBP_1f 11348
#define DCM_CBP_2f 11349
#define DCM_CBP_3f 11350
#define DCM_CHK_X12f 11351
#define DCM_CHK_X25f 11352
#define DCM_CHK_X32f 11353
#define DCM_CTRf 11354
#define DCM_CTR_COUNTERf 11355
#define DCM_ECC_1B_ERR_MASKf 11356
#define DCM_ECC_2B_ERR_MASKf 11357
#define DCM_EXPf 11358
#define DCM_INITIATE_ECC_1B_ERRf 11359
#define DCM_INITIATE_ECC_2B_ERRf 11360
#define DCM_LEN_X31f 11361
#define DCM_LEN_X32f 11362
#define DCM_MAX_OCUP_Pf 11363
#define DCM_MAX_OCUP_Sf 11364
#define DCM_MBXf 11365
#define DCM_MBYf 11366
#define DCM_MEM0f 11367
#define DCM_MEM1f 11368
#define DCM_MEM2f 11369
#define DCM_MEM3f 11370
#define DCM_MEM4f 11371
#define DCM_TOQ_CELLLINKf 11372
#define DCM_TOQ_PKTLINKf 11373
#define DCM_UC0f 11374
#define DCM_UC1f 11375
#define DCM_UCSP0f 11376
#define DCM_UCSP1f 11377
#define DCO_CTRL_BYPASSf 11378
#define DCO_CTRL_BYPASS_ENABLEf 11379
#define DCQ_DOWNf 11380
#define DCRC12f 11381
#define DC_BRATE_FIFO_OVERFLOWf 11382
#define DC_BRATE_FIFO_OVERFLOW_DISINTf 11383
#define DC_CMD_FIFO_OVERFLOWf 11384
#define DC_CMD_FIFO_OVERFLOW_DISINTf 11385
#define DC_DPTRf 11386
#define DC_FIFO_OVERFLOWf 11387
#define DC_FIFO_OVERFLOW_DISINTf 11388
#define DC_FIFO_PARITYf 11389
#define DC_FIFO_PARITY_DISINTf 11390
#define DC_FIFO_UNDERFLOWf 11391
#define DC_FIFO_UNDERFLOW_DISINTf 11392
#define DC_FPTRf 11393
#define DC_HMDESCCNTO_A_INT_MASKf 11394
#define DC_HM_UN_EXP_CELL_S_INT_MASKf 11395
#define DC_HUDESCCNTO_A_INT_MASKf 11396
#define DC_HU_UN_EXP_CELL_P_INT_MASKf 11397
#define DC_LEN_FIFO_OVERFLOWf 11398
#define DC_LEN_FIFO_OVERFLOW_DISINTf 11399
#define DC_MEM_DISABLE_ECCf 11400
#define DC_MEM_ECC_CORRUPTf 11401
#define DC_MEM_TMf 11402
#define DC_QLEN_FIFO_OVERFLOWf 11403
#define DC_QLEN_FIFO_OVERFLOW_DISINTf 11404
#define DC_SPACEf 11405
#define DC_SRATE_FIFO_OVERFLOWf 11406
#define DC_SRATE_FIFO_OVERFLOW_DISINTf 11407
#define DC_WPTRf 11408
#define DDLINITDONEf 11409
#define DDLINITRESETf 11410
#define DDL_AUTO_TRN_ENf 11411
#define DDRf 11412
#define DDR0_ECHO_IN_SELf 11413
#define DDR1_ECHO_IN_SELf 11414
#define DDR2_CKE_Nf 11415
#define DDR3f 11416
#define DDR3ZQCALIBGENPRDf 11417
#define DDR3_PHY0_IDDQ_ENf 11418
#define DDR3_PHY1_IDDQ_ENf 11419
#define DDR3_PHY2_IDDQ_ENf 11420
#define DDR3_PLL_CLK_IN_SELf 11421
#define DDR3_PLL_CLK_OUT_ENf 11422
#define DDR3_PLL_LOCKf 11423
#define DDR3_PLL_LOCK_LOSTf 11424
#define DDR3_PLL_STATUSf 11425
#define DDRABHSLOCKf 11426
#define DDRABLOCKf 11427
#define DDRABPLLHSDIVFf 11428
#define DDRABPLLHSDIVQf 11429
#define DDRABPLLHSDIVRf 11430
#define DDRABPLLIPROGf 11431
#define DDRABPLLKf 11432
#define DDRABPLLMf 11433
#define DDRABPLLNf 11434
#define DDRABPLLPf 11435
#define DDRABPLLPWRDNf 11436
#define DDRABPLLRPROGf 11437
#define DDRABPLLRSTNf 11438
#define DDRABPLLVPROGf 11439
#define DDRABUSEHSPLLf 11440
#define DDRCKEDISf 11441
#define DDRDEFVALNf 11442
#define DDREFHSLOCKf 11443
#define DDREFLOCKf 11444
#define DDREFPLLHSDIVFf 11445
#define DDREFPLLHSDIVQf 11446
#define DDREFPLLHSDIVRf 11447
#define DDREFPLLIPROGf 11448
#define DDREFPLLKf 11449
#define DDREFPLLMf 11450
#define DDREFPLLNf 11451
#define DDREFPLLPf 11452
#define DDREFPLLPWRDNf 11453
#define DDREFPLLRPROGf 11454
#define DDREFPLLRSTNf 11455
#define DDREFPLLVPROGf 11456
#define DDREFUSEHSPLLf 11457
#define DDRHSLOCKf 11458
#define DDRINITDISf 11459
#define DDRLOCKf 11460
#define DDRPLLHSDIVFf 11461
#define DDRPLLHSDIVQf 11462
#define DDRPLLHSDIVRf 11463
#define DDRPLLIPROGf 11464
#define DDRPLLKf 11465
#define DDRPLLMf 11466
#define DDRPLLNf 11467
#define DDRPLLPf 11468
#define DDRPLLPWRDNf 11469
#define DDRPLLRPROGf 11470
#define DDRPLLRSTNf 11471
#define DDRPLLVPROGf 11472
#define DDRRESETPOLARITYf 11473
#define DDRRSTNf 11474
#define DDRTDLLf 11475
#define DDRTFAWf 11476
#define DDRTRCf 11477
#define DDRTRCDRf 11478
#define DDRTRCDWf 11479
#define DDRTREFIf 11480
#define DDRTRFCf 11481
#define DDRTRNSEQ0f 11482
#define DDRTRNSEQ1f 11483
#define DDRTRNSEQ2f 11484
#define DDRTRNSEQ3f 11485
#define DDRTRNSEQ4f 11486
#define DDRTRNSEQ5f 11487
#define DDRTRNSEQ6f 11488
#define DDRTRNSEQ7f 11489
#define DDRTRNSEQGENNUMf 11490
#define DDRTRNSEQGENPRDf 11491
#define DDRTRRDf 11492
#define DDRTRSTf 11493
#define DDRTZQCSf 11494
#define DDRUSEHSPLLf 11495
#define DDR_0_PLL_LOCKEDf 11496
#define DDR_0_PLL_LOCKED_LOSTf 11497
#define DDR_0_PLL_STAT_OUTf 11498
#define DDR_1_PLL_LOCKEDf 11499
#define DDR_1_PLL_LOCKED_LOSTf 11500
#define DDR_1_PLL_STAT_OUTf 11501
#define DDR_2_PLL_LOCKEDf 11502
#define DDR_2_PLL_LOCKED_LOSTf 11503
#define DDR_2_PLL_STAT_OUTf 11504
#define DDR_3_PLL_LOCKEDf 11505
#define DDR_3_PLL_LOCKED_LOSTf 11506
#define DDR_3_PLL_STAT_OUTf 11507
#define DDR_3_TYPEf 11508
#define DDR_3_ZQ_CALIB_GEN_PRDf 11509
#define DDR_BURSTf 11510
#define DDR_CKE_DISf 11511
#define DDR_INIT_DISf 11512
#define DDR_ITERf 11513
#define DDR_MHZf 11514
#define DDR_PLL0_CLK_IN_SELf 11515
#define DDR_PLL0_CLK_OUT_ENf 11516
#define DDR_PLL0_LOCKf 11517
#define DDR_PLL0_LOCK_LOSTf 11518
#define DDR_PLL0_STATUSf 11519
#define DDR_PLL_CTRLf 11520
#define DDR_RESET_Nf 11521
#define DDR_RESET_POLARITYf 11522
#define DDR_RSTNf 11523
#define DDR_TYPEf 11524
#define DD_RT_DLLf 11525
#define DD_RT_FAWf 11526
#define DD_RT_RCf 11527
#define DD_RT_RCDRf 11528
#define DD_RT_RCDWf 11529
#define DD_RT_REFIf 11530
#define DD_RT_RFCf 11531
#define DD_RT_RFC_MSBf 11532
#define DD_RT_RRDf 11533
#define DD_RT_RSTf 11534
#define DD_RT_ZQCSf 11535
#define DEf 11536
#define DE0_THRESHOLDf 11537
#define DE1_THRESHOLDf 11538
#define DE2_THRESHOLDf 11539
#define DE3_THRESHOLDf 11540
#define DEADLINEf 11541
#define DEADLINE_ALIASINGf 11542
#define DEADLINE_ALIASING_DETECTEDf 11543
#define DEADLINE_ALIASING_DETECTED_DISINTf 11544
#define DEADLINE_ALIASING_DISINTf 11545
#define DEBOUNCED_LINK_STATUSf 11546
#define DEBOUNCED_LINK_STATUS_CHANGEf 11547
#define DEBOUNCED_LINK_STATUS_DISINTf 11548
#define DEBOUNCED_LINK_STATUS_STICKYf 11549
#define DEBUGf 11550
#define DEBUGFF_CORRECTED_ERRORf 11551
#define DEBUGFF_CORRECTED_ERROR_MASKf 11552
#define DEBUGFF_ENABLE_ECCf 11553
#define DEBUGFF_FORCE_UNCORRECTABLE_ERRORf 11554
#define DEBUGFF_UNCORRECTED_ERRORf 11555
#define DEBUGFF_UNCORRECTED_ERROR_MASKf 11556
#define DEBUGRAM_CORRECTED_ERRf 11557
#define DEBUGRAM_CORRECTED_ERR_DISINTf 11558
#define DEBUGRAM_EN_ECCf 11559
#define DEBUGRAM_UNCORRECTABLE_ERRf 11560
#define DEBUGRAM_UNCORRECTED_ERRf 11561
#define DEBUGRAM_UNCORRECTED_ERR_DISINTf 11562
#define DEBUGSELECTf 11563
#define DEBUGWRf 11564
#define DEBUG_0f 11565
#define DEBUG_1f 11566
#define DEBUG_CAPTURE_CORRECTED_ERRORf 11567
#define DEBUG_CAPTURE_CORRECTED_ERROR_DISINTf 11568
#define DEBUG_CAPTURE_ENABLE_ECCf 11569
#define DEBUG_CAPTURE_FORCE_UNCORRECTABLE_ERRORf 11570
#define DEBUG_CAPTURE_INITf 11571
#define DEBUG_CAPTURE_INIT_DONEf 11572
#define DEBUG_CAPTURE_UNCORRECTED_ERRORf 11573
#define DEBUG_CAPTURE_UNCORRECTED_ERROR_DISINTf 11574
#define DEBUG_DISABLE_XOR_WRITEf 11575
#define DEBUG_DISABLE_XOR_WRITE_L2MCf 11576
#define DEBUG_DISABLE_XOR_WRITE_L3_IPMCf 11577
#define DEBUG_DISABLE_XOR_WRITE_NHOPf 11578
#define DEBUG_DISINTf 11579
#define DEBUG_ENf 11580
#define DEBUG_EN0f 11581
#define DEBUG_EN1f 11582
#define DEBUG_EN10f 11583
#define DEBUG_EN11f 11584
#define DEBUG_EN12f 11585
#define DEBUG_EN13f 11586
#define DEBUG_EN14f 11587
#define DEBUG_EN15f 11588
#define DEBUG_EN2f 11589
#define DEBUG_EN3f 11590
#define DEBUG_EN4f 11591
#define DEBUG_EN5f 11592
#define DEBUG_EN6f 11593
#define DEBUG_EN7f 11594
#define DEBUG_EN8f 11595
#define DEBUG_EN9f 11596
#define DEBUG_ENABLEf 11597
#define DEBUG_ENBf 11598
#define DEBUG_ENQR_FIFO_BPf 11599
#define DEBUG_ENQR_FLIST_BPf 11600
#define DEBUG_ENQR_TAG_BPf 11601
#define DEBUG_ERROR_SELf 11602
#define DEBUG_HALT_ENABLEf 11603
#define DEBUG_HALT_SLECTIONf 11604
#define DEBUG_HOLD_RPTRf 11605
#define DEBUG_MEM_TMf 11606
#define DEBUG_MODEf 11607
#define DEBUG_PERR_ON_ECC_BITSf 11608
#define DEBUG_PORTf 11609
#define DEBUG_REDUCED_INIT_MODEf 11610
#define DEBUG_REQ_CTRLf 11611
#define DEBUG_RESET_Nf 11612
#define DEBUG_RPTRf 11613
#define DEBUG_SELf 11614
#define DEBUG_SEL_Af 11615
#define DEBUG_SEL_Bf 11616
#define DEBUG_SLOW_CORE_MODEf 11617
#define DEBUG_STATUSf 11618
#define DEBUG_SYNf 11619
#define DEBUG_TAP_SELf 11620
#define DEBUG_THREADf 11621
#define DEBUG_USE_DEBUG_TAL_SELf 11622
#define DEBUG_USE_DEBUG_TAP_SELf 11623
#define DEBUG_VALUEf 11624
#define DEBUG_WPTRf 11625
#define DECAP_FCSf 11626
#define DECAP_IPTUNNELf 11627
#define DECAP_NLF_LOGICAL_PORT_NUMBERf 11628
#define DECAP_USE_EXP_FOR_INNERf 11629
#define DECAP_USE_EXP_FOR_PRIf 11630
#define DECAP_USE_TTLf 11631
#define DECERR1f 11632
#define DECERR2f 11633
#define DECERR3f 11634
#define DECERR4f 11635
#define DECERR_INTf 11636
#define DECERR_INTMASKf 11637
#define DECPROT0_PCIE0_M0_CLRf 11638
#define DECPROT0_PCIE0_M0_SETf 11639
#define DECPROT0_PCIE0_M0_STATf 11640
#define DECPROT0_PCIE1_M0_CLRf 11641
#define DECPROT0_PCIE1_M0_SETf 11642
#define DECPROT0_PCIE1_M0_STATf 11643
#define DECPROT0_PCIE2_M0_CLRf 11644
#define DECPROT0_PCIE2_M0_SETf 11645
#define DECPROT0_PCIE2_M0_STATf 11646
#define DECPROT1_AMAC_FA_M0_CLRf 11647
#define DECPROT1_AMAC_FA_M0_SETf 11648
#define DECPROT1_AMAC_FA_M0_STATf 11649
#define DECPROT1_AMAC_FA_M1_CLRf 11650
#define DECPROT1_AMAC_FA_M1_SETf 11651
#define DECPROT1_AMAC_FA_M1_STATf 11652
#define DECPROT1_AMAC_M0_CLRf 11653
#define DECPROT1_AMAC_M0_SETf 11654
#define DECPROT1_AMAC_M0_STATf 11655
#define DECPROT1_AMAC_M1_CLRf 11656
#define DECPROT1_AMAC_M1_SETf 11657
#define DECPROT1_AMAC_M1_STATf 11658
#define DECPROT1_DMA_M0_CLRf 11659
#define DECPROT1_DMA_M0_SETf 11660
#define DECPROT1_DMA_M0_STATf 11661
#define DECPROT1_I2S_M0_CLRf 11662
#define DECPROT1_I2S_M0_SETf 11663
#define DECPROT1_I2S_M0_STATf 11664
#define DECPROT1_JTAG_M0_CLRf 11665
#define DECPROT1_JTAG_M0_SETf 11666
#define DECPROT1_JTAG_M0_STATf 11667
#define DECPROT1_SATA_M0_CLRf 11668
#define DECPROT1_SATA_M0_SETf 11669
#define DECPROT1_SATA_M0_STATf 11670
#define DECPROT1_SDIO_M0_CLRf 11671
#define DECPROT1_SDIO_M0_SETf 11672
#define DECPROT1_SDIO_M0_STATf 11673
#define DECPROT1_USB2D_M0_CLRf 11674
#define DECPROT1_USB2D_M0_SETf 11675
#define DECPROT1_USB2D_M0_STATf 11676
#define DECPROT1_USB2H_M0_CLRf 11677
#define DECPROT1_USB2H_M0_SETf 11678
#define DECPROT1_USB2H_M0_STATf 11679
#define DECPROT1_USB3H_M0_CLRf 11680
#define DECPROT1_USB3H_M0_SETf 11681
#define DECPROT1_USB3H_M0_STATf 11682
#define DECRf 11683
#define DEC_ERR_INTf 11684
#define DEC_ERR_INT_MASKf 11685
#define DEFAULTACTIONPROFILEFWDf 11686
#define DEFAULTACTIONPROFILESNPf 11687
#define DEFAULTCPUTRAPCODEf 11688
#define DEFAULTDEf 11689
#define DEFAULTDROPPRECEDENCEf 11690
#define DEFAULTINITIALVIDf 11691
#define DEFAULTROUTEf 11692
#define DEFAULTROUTE0f 11693
#define DEFAULTROUTE1f 11694
#define DEFAULTSEMBASEf 11695
#define DEFAULTSEMINDEXf 11696
#define DEFAULTSEMOPCODEf 11697
#define DEFAULTTRAFFICCLASSf 11698
#define DEFAULT_ACTION_MCf 11699
#define DEFAULT_ACTION_PROFILE_FWDf 11700
#define DEFAULT_ACTION_PROFILE_SNPf 11701
#define DEFAULT_ACTION_UCf 11702
#define DEFAULT_AC_ENTRYf 11703
#define DEFAULT_BMf 11704
#define DEFAULT_CFIf 11705
#define DEFAULT_COS_PROFILEf 11706
#define DEFAULT_COUNTf 11707
#define DEFAULT_COUNTER_SOURCE_INITIATE_PAR_ERRf 11708
#define DEFAULT_COUNTER_SOURCE_PARITY_ERR_MASKf 11709
#define DEFAULT_CPU_TRAP_CODEf 11710
#define DEFAULT_DEf 11711
#define DEFAULT_DPf 11712
#define DEFAULT_DROP_PRECEDENCEf 11713
#define DEFAULT_ECNf 11714
#define DEFAULT_EH_VALUEf 11715
#define DEFAULT_ENDPOINT_COS_MAP_PROFILE_INDEXf 11716
#define DEFAULT_ENDPOINT_QUEUE_BASEf 11717
#define DEFAULT_ENTRY_WIDTHf 11718
#define DEFAULT_INITIAL_VIDf 11719
#define DEFAULT_LEM_PAYLOADf 11720
#define DEFAULT_MISSf 11721
#define DEFAULT_MISS0f 11722
#define DEFAULT_MISS1f 11723
#define DEFAULT_PARSER_PROGRAM_POINTERf 11724
#define DEFAULT_PFQ_0f 11725
#define DEFAULT_PORTf 11726
#define DEFAULT_PORT_LIFf 11727
#define DEFAULT_PRIf 11728
#define DEFAULT_QUEUEf 11729
#define DEFAULT_RULEf 11730
#define DEFAULT_S1_DTYPEf 11731
#define DEFAULT_SEM_RESULTf 11732
#define DEFAULT_SEM_RESULT_0f 11733
#define DEFAULT_SEM_RESULT_14_1f 11734
#define DEFAULT_SRC_PORTf 11735
#define DEFAULT_SVPf 11736
#define DEFAULT_TCAM_ACTIONf 11737
#define DEFAULT_TPID_PROFILEf 11738
#define DEFAULT_TRAFFIC_CLASSf 11739
#define DEFAULT_TTLf 11740
#define DEFAULT_VIDf 11741
#define DEFAULT_VLAN_IDf 11742
#define DEFAULT_VLAN_TAGf 11743
#define DEFAULT_VLAN_TAG_VALIDf 11744
#define DEFER_QOS_MARKINGSf 11745
#define DEFICIT_TOKEN_BUCKETf 11746
#define DEFIP_ALPM_PMf 11747
#define DEFIP_ALPM_TMf 11748
#define DEFIP_CAM_BIST_SKIP_COUNTf 11749
#define DEFIP_DCMf 11750
#define DEFIP_HIT_CT0f 11751
#define DEFIP_HIT_CT1f 11752
#define DEFIP_HIT_CT2f 11753
#define DEFIP_HIT_SAMf 11754
#define DEFIP_PMf 11755
#define DEFIP_RPF_ENABLEf 11756
#define DEFIP_TMf 11757
#define DELALLCELLSLBf 11758
#define DELAY_CALENDARf 11759
#define DELAY_PKTf 11760
#define DELCRCERRCELLf 11761
#define DELCRCPKTf 11762
#define DELDATACELLLBf 11763
#define DELDEPTHf 11764
#define DELDQCQf 11765
#define DELETED_BUFFER_NUMf 11766
#define DELETED_ENQR_DROP_CNTf 11767
#define DELETE_FIFO_AFf 11768
#define DELETE_FIFO_AF_1f 11769
#define DELETE_FIFO_AF_2f 11770
#define DELETE_FIFO_AF_3f 11771
#define DELETE_FIFO_ALMOSTFULLf 11772
#define DELETE_FIFO_ALMOSTFULL_1f 11773
#define DELETE_FIFO_ALMOSTFULL_2f 11774
#define DELETE_FIFO_ALMOSTFULL_3f 11775
#define DELETE_FIFO_FULLf 11776
#define DELETE_FIFO_FULL_MASKf 11777
#define DELETE_FIFO_IRDYf 11778
#define DELETE_FIFO_N_RDYf 11779
#define DELETE_FULL_RQP_STOPf 11780
#define DELETE_OR_REPL_BMf 11781
#define DELETE_VNTAGf 11782
#define DELFFMONEBERRFIXEDf 11783
#define DELFFMONEBERRFIXEDMASKf 11784
#define DELFFMTWOBERRf 11785
#define DELFFMTWOBERRMASKf 11786
#define DELFFM_ECC__N_B_ERR_MASKf 11787
#define DELFSCRCELLLBf 11788
#define DELQUEUENUMf 11789
#define DELTDMCRCERRCELf 11790
#define DELWRONGSIZECELLf 11791
#define DEL_ALL_CELLS_LBf 11792
#define DEL_CRCf 11793
#define DEL_CRC_ERR_CELLf 11794
#define DEL_CRC_PKTf 11795
#define DEL_DATA_CELL_LBf 11796
#define DEL_DEPTHf 11797
#define DEL_DQCQf 11798
#define DEL_FS_CR_CELL_LBf 11799
#define DEL_QUEUE_NUMf 11800
#define DEL_WRONG_SIZE_CELLf 11801
#define DEMAND_ENABLEf 11802
#define DEMAND_FIFO_OVERFLOWf 11803
#define DEMAND_FIFO_OVERFLOW_DISINTf 11804
#define DEMAND_FIFO_UNDERRUNf 11805
#define DEMAND_FIFO_UNDERRUN_DISINTf 11806
#define DEPTHf 11807
#define DEQ0_CELLCRC_ERRf 11808
#define DEQ0_CELLCRC_ERR_ENf 11809
#define DEQ0_LENGTH_PAR_ERRf 11810
#define DEQ0_LENGTH_PAR_ERR_ENf 11811
#define DEQ0_NOT_IP_ERRf 11812
#define DEQ0_NOT_IP_ERR_DISINTf 11813
#define DEQ0_NOT_IP_ERR_ENf 11814
#define DEQ1_CELLCRC_ERRf 11815
#define DEQ1_CELLCRC_ERR_ENf 11816
#define DEQ1_LENGTH_PAR_ERRf 11817
#define DEQ1_LENGTH_PAR_ERR_ENf 11818
#define DEQ1_NOT_IP_ERRf 11819
#define DEQ1_NOT_IP_ERR_ENf 11820
#define DEQBYTECNTf 11821
#define DEQBYTECNTOVFf 11822
#define DEQCMDBYTECOUNTERf 11823
#define DEQCMDBYTECOUNTEROVERFLOWf 11824
#define DEQCMDCOUNTERf 11825
#define DEQCMDCOUNTEROVERFLOWf 11826
#define DEQCMDCR2SENDf 11827
#define DEQCMDTIMEOUTQUEUENUMf 11828
#define DEQCMDTIMEOUTTIMEf 11829
#define DEQCOMMANDTIMEOUTf 11830
#define DEQCOMMANDTIMEOUTMASKf 11831
#define DEQCONTEXT_PLANE_A_OVERLOADf 11832
#define DEQCONTEXT_PLANE_A_OVERLOAD_DISINTf 11833
#define DEQCONTEXT_PLANE_B_OVERLOADf 11834
#define DEQCONTEXT_PLANE_B_OVERLOAD_DISINTf 11835
#define DEQCONTEXT_PLANE_OVERLOAD_HALT_ENf 11836
#define DEQCONTEXT_PLANE_SWITCH_ERRORf 11837
#define DEQCONTEXT_PLANE_SWITCH_ERROR_DISINTf 11838
#define DEQCONTEXT_PLANE_SWITCH_ERROR_HALT_ENf 11839
#define DEQDELETEPKTCNTf 11840
#define DEQDELETEPKTCNTOVFf 11841
#define DEQDONE_ERRORf 11842
#define DEQDONE_ERROR_DISINTf 11843
#define DEQDONE_ERROR_Qf 11844
#define DEQDONE_STATUSf 11845
#define DEQDONE_STATUS_DISINTf 11846
#define DEQD_ADJ_BYTESf 11847
#define DEQD_ADJ_BYTES_MASKf 11848
#define DEQD_ADJ_BYTES_VALUEf 11849
#define DEQD_MOLE_INGRESSf 11850
#define DEQD_MOLE_QUEUEf 11851
#define DEQD_PIPELINE_ACTIVEf 11852
#define DEQD_STATUSf 11853
#define DEQD_STATUS_DISINTf 11854
#define DEQFCTHRESHOLDHf 11855
#define DEQFCTHRESHOLDLf 11856
#define DEQNOTENQFLTRf 11857
#define DEQNOTENQFLTRMASKf 11858
#define DEQPKTCNTf 11859
#define DEQPKTCNTOVFf 11860
#define DEQR_DISABLED_QUEUE_DETECTf 11861
#define DEQR_DISABLED_QUEUE_DETECT_DISINTf 11862
#define DEQR_PIPELINE_ACTIVEf 11863
#define DEQR_SLOT_DELAYf 11864
#define DEQR_STATUSf 11865
#define DEQR_STATUS_DISINTf 11866
#define DEQR_TAG_CREDIT_UNDERRUNf 11867
#define DEQR_TAG_CREDIT_UNDERRUN_DISINTf 11868
#define DEQR_TAG_UNDERRUN_HALT_ENf 11869
#define DEQSTOPQDRERRMASKf 11870
#define DEQUEUE_CONTEXT0_CORRECTED_ERRORf 11871
#define DEQUEUE_CONTEXT0_CORRECTED_ERROR_DISINTf 11872
#define DEQUEUE_CONTEXT0_DISABLE_ECCf 11873
#define DEQUEUE_CONTEXT0_ERROR_ADDRf 11874
#define DEQUEUE_CONTEXT0_FORCE_ECC_ERRORf 11875
#define DEQUEUE_CONTEXT0_MEM_INITf 11876
#define DEQUEUE_CONTEXT0_MEM_INIT_DONEf 11877
#define DEQUEUE_CONTEXT0_TMf 11878
#define DEQUEUE_CONTEXT0_UNCORRECTED_ERRORf 11879
#define DEQUEUE_CONTEXT0_UNCORRECTED_ERROR_DISINTf 11880
#define DEQUEUE_CONTEXT1_CORRECTED_ERRORf 11881
#define DEQUEUE_CONTEXT1_CORRECTED_ERROR_DISINTf 11882
#define DEQUEUE_CONTEXT1_DISABLE_ECCf 11883
#define DEQUEUE_CONTEXT1_ERROR_ADDRf 11884
#define DEQUEUE_CONTEXT1_FORCE_ECC_ERRORf 11885
#define DEQUEUE_CONTEXT1_MEM_INITf 11886
#define DEQUEUE_CONTEXT1_MEM_INIT_DONEf 11887
#define DEQUEUE_CONTEXT1_UNCORRECTED_ERRORf 11888
#define DEQUEUE_CONTEXT1_UNCORRECTED_ERROR_DISINTf 11889
#define DEQUEUE_CONTEXT_FULLf 11890
#define DEQUEUE_CONTEXT_FULL_DISINTf 11891
#define DEQUEUE_CONTEXT_FULL_HALT_ENf 11892
#define DEQUEUE_DISABLEf 11893
#define DEQUEUE_ENABLEf 11894
#define DEQUEUE_PLANE_MODEf 11895
#define DEQUEUE_VALID_SEENf 11896
#define DEQ_AGING_MASK_MEMORY_CORRECTED_ERRORf 11897
#define DEQ_AGING_MASK_MEMORY_CORRECTED_ERROR_DISINTf 11898
#define DEQ_AGING_MASK_MEMORY_ECC_ENABLEf 11899
#define DEQ_AGING_MASK_MEMORY_FORCE_UNCORRECTABLE_ECC_ERRORf 11900
#define DEQ_AGING_MASK_MEMORY_UNCORRECTED_ERRORf 11901
#define DEQ_AGING_MASK_MEMORY_UNCORRECTED_ERROR_DISINTf 11902
#define DEQ_A_INVALID_Q_CNTf 11903
#define DEQ_A_INVALID_Q_CNT_DISINTf 11904
#define DEQ_BLOCK_ON_0_MATCH_HIERf 11905
#define DEQ_BLOCK_ON_L0_0_MATCHf 11906
#define DEQ_BLOCK_ON_L1_0_MATCHf 11907
#define DEQ_BLOCK_ON_L2_0_MATCHf 11908
#define DEQ_BUFFERPTR1f 11909
#define DEQ_BUFFERPTR1_VALf 11910
#define DEQ_BUFFERPTR2f 11911
#define DEQ_BUFFERPTR2_VALf 11912
#define DEQ_BUFFERPTR3f 11913
#define DEQ_BUFFERPTR3_VALf 11914
#define DEQ_BUFFERPTR4f 11915
#define DEQ_BUFFERPTR4_VALf 11916
#define DEQ_BYTE_CNTf 11917
#define DEQ_BYTE_CNT_OVFf 11918
#define DEQ_B_INVALID_Q_CNTf 11919
#define DEQ_B_INVALID_Q_CNT_DISINTf 11920
#define DEQ_CELL_CLASSIFICATION_ECC0_CHECK_0_ECC_ENABLEf 11921
#define DEQ_CELL_CLASSIFICATION_ECC0_CHECK_0_FORCE_UNCORRECTABLE_ECC_ERRORf 11922
#define DEQ_CELL_CLASSIFICATION_ECC0_CHECK_1_ECC_ENABLEf 11923
#define DEQ_CELL_CLASSIFICATION_ECC0_CHECK_1_FORCE_UNCORRECTABLE_ECC_ERRORf 11924
#define DEQ_CELL_CLASSIFICATION_ECC0_CHECK_2_ECC_ENABLEf 11925
#define DEQ_CELL_CLASSIFICATION_ECC0_CHECK_2_FORCE_UNCORRECTABLE_ECC_ERRORf 11926
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_0_CORRECTED_ERRORf 11927
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_0_CORRECTED_ERROR_DISINTf 11928
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_0_UNCORRECTED_ERRORf 11929
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_0_UNCORRECTED_ERROR_DISINTf 11930
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_1_CORRECTED_ERRORf 11931
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_1_CORRECTED_ERROR_DISINTf 11932
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_1_UNCORRECTED_ERRORf 11933
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_1_UNCORRECTED_ERROR_DISINTf 11934
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_2_CORRECTED_ERRORf 11935
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_2_CORRECTED_ERROR_DISINTf 11936
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_2_UNCORRECTED_ERRORf 11937
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_2_UNCORRECTED_ERROR_DISINTf 11938
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_0_CORRECTED_ERRORf 11939
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_0_CORRECTED_ERROR_DISINTf 11940
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_0_UNCORRECTED_ERRORf 11941
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_0_UNCORRECTED_ERROR_DISINTf 11942
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_1_CORRECTED_ERRORf 11943
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_1_CORRECTED_ERROR_DISINTf 11944
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_1_UNCORRECTED_ERRORf 11945
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_1_UNCORRECTED_ERROR_DISINTf 11946
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_2_CORRECTED_ERRORf 11947
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_2_CORRECTED_ERROR_DISINTf 11948
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_2_UNCORRECTED_ERRORf 11949
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_2_UNCORRECTED_ERROR_DISINTf 11950
#define DEQ_CELL_FIFO_FORCE_UNCORRECTABLE_ERRORf 11951
#define DEQ_CELL_FIFO_FULLf 11952
#define DEQ_CELL_FIFO_FULL_MASKf 11953
#define DEQ_CELL_RECONSTRUCTION_FORCE_RESIDUAL_BUFFER_PERR_0f 11954
#define DEQ_CELL_RECONSTRUCTION_FORCE_RESIDUAL_BUFFER_PERR_1f 11955
#define DEQ_CELL_RECONSTRUCTION_FORCE_RESIDUAL_BUFFER_PERR_2f 11956
#define DEQ_CELL_RECONSTRUCTION_FORCE_RESIDUAL_BUFFER_PERR_3f 11957
#define DEQ_CELL_RECONSTRUCTION_FORCE_RESIDUAL_BUFFER_PERR_4f 11958
#define DEQ_CMD_BYTE_COUNTERf 11959
#define DEQ_CMD_BYTE_COUNTER_OVERFLOWf 11960
#define DEQ_CMD_COUNTERf 11961
#define DEQ_CMD_COUNTER_OVERFLOWf 11962
#define DEQ_CMD_CR_2_SENDf 11963
#define DEQ_CMD_TIMEOUT_QUEUE_NUMf 11964
#define DEQ_CMD_TIMEOUT_TIMEf 11965
#define DEQ_COMMAND_TIMEOUTf 11966
#define DEQ_COMMAND_TIMEOUT_MASKf 11967
#define DEQ_CONTINUATIONf 11968
#define DEQ_CS_STATS_ENf 11969
#define DEQ_DELETE_PKT_CNTf 11970
#define DEQ_DELETE_PKT_CNT_OVFf 11971
#define DEQ_ECC_REPAIR_ENf 11972
#define DEQ_EGRESS_FIFO_AGING_WRED_FIFO_ECC_ENABLEf 11973
#define DEQ_EGRESS_FIFO_AGING_WRED_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf 11974
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_CORRECTED_ERRORf 11975
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_CORRECTED_ERROR_DISINTf 11976
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_UNCORRECTED_ERRORf 11977
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_UNCORRECTED_ERROR_DISINTf 11978
#define DEQ_EGRESS_FIFO_CONTROL_DATA_FIFO_ECC_ENABLEf 11979
#define DEQ_EGRESS_FIFO_CONTROL_DATA_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf 11980
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_CORRECTED_ERRORf 11981
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_CORRECTED_ERROR_DISINTf 11982
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_UNCORRECTED_ERRORf 11983
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_UNCORRECTED_ERROR_DISINTf 11984
#define DEQ_EGRESS_FIFO_DATA_ECC_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf 11985
#define DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_CORRECTED_ERRORf 11986
#define DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_CORRECTED_ERROR_DISINTf 11987
#define DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_UNCORRECTED_ERRORf 11988
#define DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_UNCORRECTED_ERROR_DISINTf 11989
#define DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_0f 11990
#define DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_1f 11991
#define DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_2f 11992
#define DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_3f 11993
#define DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_4f 11994
#define DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_5f 11995
#define DEQ_EGRESS_FIFO_MPB_400_ECC_ENABLEf 11996
#define DEQ_EGRESS_FIFO_MPB_400_FORCE_UNCORRECTABLE_ECC_ERRORf 11997
#define DEQ_EOP_SEENf 11998
#define DEQ_EP_REDIRECT_BUFFER_0_CORRECTED_ERRORf 11999
#define DEQ_EP_REDIRECT_BUFFER_0_CORRECTED_ERROR_DISINTf 12000
#define DEQ_EP_REDIRECT_BUFFER_0_ECC_ENABLEf 12001
#define DEQ_EP_REDIRECT_BUFFER_0_FORCE_UNCORRECTABLE_ECC_ERRORf 12002
#define DEQ_EP_REDIRECT_BUFFER_0_UNCORRECTED_ERRORf 12003
#define DEQ_EP_REDIRECT_BUFFER_0_UNCORRECTED_ERROR_DISINTf 12004
#define DEQ_EP_REDIRECT_BUFFER_1_CORRECTED_ERRORf 12005
#define DEQ_EP_REDIRECT_BUFFER_1_CORRECTED_ERROR_DISINTf 12006
#define DEQ_EP_REDIRECT_BUFFER_1_ECC_ENABLEf 12007
#define DEQ_EP_REDIRECT_BUFFER_1_FORCE_UNCORRECTABLE_ECC_ERRORf 12008
#define DEQ_EP_REDIRECT_BUFFER_1_UNCORRECTED_ERRORf 12009
#define DEQ_EP_REDIRECT_BUFFER_1_UNCORRECTED_ERROR_DISINTf 12010
#define DEQ_EP_REDIRECT_BUFFER_2_CORRECTED_ERRORf 12011
#define DEQ_EP_REDIRECT_BUFFER_2_CORRECTED_ERROR_DISINTf 12012
#define DEQ_EP_REDIRECT_BUFFER_2_ECC_ENABLEf 12013
#define DEQ_EP_REDIRECT_BUFFER_2_FORCE_UNCORRECTABLE_ECC_ERRORf 12014
#define DEQ_EP_REDIRECT_BUFFER_2_UNCORRECTED_ERRORf 12015
#define DEQ_EP_REDIRECT_BUFFER_2_UNCORRECTED_ERROR_DISINTf 12016
#define DEQ_ERROR_0f 12017
#define DEQ_ERROR_1f 12018
#define DEQ_ERROR_2f 12019
#define DEQ_ERROR_3f 12020
#define DEQ_ERROR_4f 12021
#define DEQ_FIRSTf 12022
#define DEQ_HEAD_LLAf 12023
#define DEQ_HEAD_MISMATCHf 12024
#define DEQ_HEAD_MISMATCH_DISINTf 12025
#define DEQ_HEAD_MISMATCH_HALT_ENf 12026
#define DEQ_IDLEf 12027
#define DEQ_INFO_ERRORf 12028
#define DEQ_INTRf 12029
#define DEQ_INTR_DISINTf 12030
#define DEQ_LASTf 12031
#define DEQ_MPB_ERRf 12032
#define DEQ_MPB_ERR_ENf 12033
#define DEQ_NOT_ENQ_FLTRf 12034
#define DEQ_NOT_ENQ_FLTR_MASKf 12035
#define DEQ_NOT_IP_ERRf 12036
#define DEQ_NOT_IP_ERR_ENf 12037
#define DEQ_ONE_EXTRA_LINEf 12038
#define DEQ_OPQ_CELL_INFO_BUFFER_CORRECTED_ERRORf 12039
#define DEQ_OPQ_CELL_INFO_BUFFER_CORRECTED_ERROR_DISINTf 12040
#define DEQ_OPQ_CELL_INFO_BUFFER_UNCORRECTED_ERRORf 12041
#define DEQ_OPQ_CELL_INFO_BUFFER_UNCORRECTED_ERROR_DISINTf 12042
#define DEQ_OPQ_CELL_INFO_ECC_ENABLEf 12043
#define DEQ_OPQ_CELL_INFO_FORCE_UNCORRECTABLE_ECC_ERRORf 12044
#define DEQ_PARITY_CHK_ENf 12045
#define DEQ_PARITY_ENf 12046
#define DEQ_PKTHDR0_ERRf 12047
#define DEQ_PKTHDR0_ERR_ENf 12048
#define DEQ_PKTHDR2_ERR_ENf 12049
#define DEQ_PKTHDR2_PAR_ERRf 12050
#define DEQ_PKTHDR_CPU_ERRf 12051
#define DEQ_PKTHDR_CPU_ERR_ENf 12052
#define DEQ_PKTHDR_ERRf 12053
#define DEQ_PKTHDR_ERR_ENf 12054
#define DEQ_PKT_CNTf 12055
#define DEQ_PKT_CNT_OVFf 12056
#define DEQ_PLANEf 12057
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_1520_ECC_ENABLEf 12058
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_1520_FORCE_UNCORRECTABLE_ECC_ERRORf 12059
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_247_ECC_ENABLEf 12060
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_247_FORCE_UNCORRECTABLE_ECC_ERRORf 12061
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_CORRECTED_ERRORf 12062
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_CORRECTED_ERROR_DISINTf 12063
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_UNCORRECTED_ERRORf 12064
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_UNCORRECTED_ERROR_DISINTf 12065
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_CORRECTED_ERRORf 12066
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_CORRECTED_ERROR_DISINTf 12067
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_UNCORRECTED_ERRORf 12068
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_UNCORRECTED_ERROR_DISINTf 12069
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_CORRECTED_ERRORf 12070
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_CORRECTED_ERROR_DISINTf 12071
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_UNCORRECTED_ERRORf 12072
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_UNCORRECTED_ERROR_DISINTf 12073
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_CORRECTED_ERRORf 12074
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_CORRECTED_ERROR_DISINTf 12075
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_UNCORRECTED_ERRORf 12076
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_UNCORRECTED_ERROR_DISINTf 12077
#define DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_1520_ECC_ENABLEf 12078
#define DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_1520_FORCE_UNCORRECTABLE_ECC_ERRORf 12079
#define DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_57_ECC_ENABLEf 12080
#define DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_57_FORCE_UNCORRECTABLE_ECC_ERRORf 12081
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_1520_CORRECTED_ERRORf 12082
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_1520_CORRECTED_ERROR_DISINTf 12083
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_1520_UNCORRECTED_ERRORf 12084
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_1520_UNCORRECTED_ERROR_DISINTf 12085
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_57_CORRECTED_ERRORf 12086
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_57_CORRECTED_ERROR_DISINTf 12087
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_57_UNCORRECTED_ERRORf 12088
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_57_UNCORRECTED_ERROR_DISINTf 12089
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_1520_CORRECTED_ERRORf 12090
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_1520_CORRECTED_ERROR_DISINTf 12091
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_1520_UNCORRECTED_ERRORf 12092
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_1520_UNCORRECTED_ERROR_DISINTf 12093
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_57_CORRECTED_ERRORf 12094
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_57_CORRECTED_ERROR_DISINTf 12095
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_57_UNCORRECTED_ERRORf 12096
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_57_UNCORRECTED_ERROR_DISINTf 12097
#define DEQ_QUEUEf 12098
#define DEQ_RDEHDR_ERRf 12099
#define DEQ_RDEHDR_ERR_ENf 12100
#define DEQ_RDE_TRACE_EVENTf 12101
#define DEQ_RDE_TRACE_EVENT_DISINTf 12102
#define DEQ_REPL_LIST_PAR_ERRf 12103
#define DEQ_REPL_LIST_PAR_ERR_ENf 12104
#define DEQ_REQf 12105
#define DEQ_RESP_FIFO_CREDITf 12106
#define DEQ_RESP_FIFO_CREDIT_WATERMARKf 12107
#define DEQ_SEENf 12108
#define DEQ_SM_PAR_ERRf 12109
#define DEQ_SM_PAR_ERR_ENf 12110
#define DEQ_STATUS_ENABLE_ECCf 12111
#define DEQ_STATUS_FORCE_UNCORRECTABLE_ERRORf 12112
#define DEQ_STOP_PDM_ERR_MASKf 12113
#define DEQ_THRESHOLDf 12114
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_CORRECTED_ERRORf 12115
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_CORRECTED_ERROR_DISINTf 12116
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_ENABLEf 12117
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 12118
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_UNCORRECTED_ERRORf 12119
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_UNCORRECTED_ERROR_DISINTf 12120
#define DEQ_TO_CFG_TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_RD_REQ_ERROR_DISINTf 12121
#define DEQ_TO_CFG_TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_WR_REQ_ERROR_DISINTf 12122
#define DEQ_TO_EMPTY_QUEUE_ERRORf 12123
#define DEQ_TO_EMPTY_QUEUE_ERROR_DISINTf 12124
#define DEQ_TRACE_EVENTf 12125
#define DEQ_TRACE_EVENT_DISINTf 12126
#define DEQ_TRACE_STATUSf 12127
#define DEQ_TRACE_STATUS_DISINTf 12128
#define DEREF_CNTf 12129
#define DESCCELLCNTf 12130
#define DESCCELLCNTOf 12131
#define DESCPCNTf 12132
#define DESCPROTOERRf 12133
#define DESCPROTOERRENf 12134
#define DESCP_FREE_NUMf 12135
#define DESCP_PTRf 12136
#define DESCRD_ERRORf 12137
#define DESCRERRf 12138
#define DESCRERRENf 12139
#define DESCRIPTORf 12140
#define DESCRIPTOR_ENDIANESSf 12141
#define DESC_CELL_CNTf 12142
#define DESC_CELL_CNTOf 12143
#define DESC_DONEf 12144
#define DESC_ENDIANESSf 12145
#define DESIGNATEDVLANf 12146
#define DESIGNATEDVLANINDEXf 12147
#define DESIGNATED_VLANf 12148
#define DESIGNATED_VLAN_INDEXf 12149
#define DESIGNER0f 12150
#define DESIGNER1f 12151
#define DESIGNER_0f 12152
#define DESIGNER_1f 12153
#define DESPTRf 12154
#define DESTf 12155
#define DEST0f 12156
#define DEST0DEPTHf 12157
#define DEST1f 12158
#define DEST1DEPTHf 12159
#define DEST2f 12160
#define DEST2DEPTHf 12161
#define DEST3DEPTHf 12162
#define DEST4DEPTHf 12163
#define DEST5DEPTHf 12164
#define DEST6DEPTHf 12165
#define DEST7DEPTHf 12166
#define DESTIDf 12167
#define DESTINAITON_MSBSf 12168
#define DESTINAITON_MSBS_MASKf 12169
#define DESTINATIONf 12170
#define DESTINATION0f 12171
#define DESTINATION1f 12172
#define DESTINATION2f 12173
#define DESTINATION3f 12174
#define DESTINATIONACTIONENABLEf 12175
#define DESTINATIONPORTMAXf 12176
#define DESTINATIONPORTMINf 12177
#define DESTINATIONTABLEBITERRORf 12178
#define DESTINATIONTABLEBITERRORMASKf 12179
#define DESTINATIONVALIDf 12180
#define DESTINATIONVALID0f 12181
#define DESTINATIONVALID1f 12182
#define DESTINATIONVALID2f 12183
#define DESTINATIONVALID3f 12184
#define DESTINATIONVALID4f 12185
#define DESTINATIONVALID5f 12186
#define DESTINATIONVALID6f 12187
#define DESTINATIONVALID7f 12188
#define DESTINATION_1f 12189
#define DESTINATION_GROUPf 12190
#define DESTINATION_LEVELf 12191
#define DESTINATION_MSBf 12192
#define DESTINATION_PBMf 12193
#define DESTINATION_PORT_MAXf 12194
#define DESTINATION_PORT_MINf 12195
#define DESTINATION_STATUS_INITIATE_PAR_ERRf 12196
#define DESTINATION_STATUS_PARITY_ERR_MASKf 12197
#define DESTINATION_TABLE_INITIATE_PAR_ERRf 12198
#define DESTINATION_TABLE_PARITY_ERR_MASKf 12199
#define DESTINATION_VALIDf 12200
#define DESTINATION_VALID_0f 12201
#define DESTINATION_VALID_1f 12202
#define DESTINATION_VALID_2f 12203
#define DESTINATION_VALID_3f 12204
#define DESTINATION_VALID_4f 12205
#define DESTINATION_VALID_5f 12206
#define DESTINATION_VALID_6f 12207
#define DESTINATION_VALID_7f 12208
#define DESTPORTf 12209
#define DEST_0_DEPTHf 12210
#define DEST_1_DEPTHf 12211
#define DEST_2_DEPTHf 12212
#define DEST_3_DEPTHf 12213
#define DEST_4_DEPTHf 12214
#define DEST_5_DEPTHf 12215
#define DEST_6_DEPTHf 12216
#define DEST_7_DEPTHf 12217
#define DEST_ADDRf 12218
#define DEST_ADDR_LOWERf 12219
#define DEST_ADDR_UPPERf 12220
#define DEST_CONTEXT_IDf 12221
#define DEST_DEVf 12222
#define DEST_IDf 12223
#define DEST_ID_0f 12224
#define DEST_ID_1f 12225
#define DEST_ID_2f 12226
#define DEST_ID_3f 12227
#define DEST_ID_FTMH_MCID_MSBf 12228
#define DEST_ID_IS_FTMH_OUTLIF_ENf 12229
#define DEST_IPV4_ADDRf 12230
#define DEST_PORTf 12231
#define DEST_PORT_0f 12232
#define DEST_PORT_1f 12233
#define DEST_PORT_2f 12234
#define DEST_PORT_3f 12235
#define DEST_PORT_MAP_TMf 12236
#define DEST_PORT_MSBf 12237
#define DEST_PORT_OFFSETf 12238
#define DEST_PPPf 12239
#define DEST_QUEUE_159_128_ENABLEf 12240
#define DEST_QUEUE_191_160_ENABLEf 12241
#define DEST_QUEUE_223_192_ENABLEf 12242
#define DEST_QUEUE_255_224_ENABLEf 12243
#define DEST_QUEUE_HEADPTR_CORRECTED_ERRORf 12244
#define DEST_QUEUE_HEADPTR_CORRECTED_ERROR_DISINTf 12245
#define DEST_QUEUE_HEADPTR_DISABLE_ECCf 12246
#define DEST_QUEUE_HEADPTR_ERROR_ADDRf 12247
#define DEST_QUEUE_HEADPTR_FORCE_ECC_ERRORf 12248
#define DEST_QUEUE_HEADPTR_MEM_INITf 12249
#define DEST_QUEUE_HEADPTR_MEM_INIT_DONEf 12250
#define DEST_QUEUE_HEADPTR_UNCORRECTED_ERRORf 12251
#define DEST_QUEUE_HEADPTR_UNCORRECTED_ERROR_DISINTf 12252
#define DEST_QUEUE_STATE_CORRECTED_ERRORf 12253
#define DEST_QUEUE_STATE_CORRECTED_ERROR_DISINTf 12254
#define DEST_QUEUE_STATE_DISABLE_ECCf 12255
#define DEST_QUEUE_STATE_ERROR_ADDRf 12256
#define DEST_QUEUE_STATE_FORCE_ECC_ERRORf 12257
#define DEST_QUEUE_STATE_MEM_INITf 12258
#define DEST_QUEUE_STATE_MEM_INIT_DONEf 12259
#define DEST_QUEUE_STATE_UNCORRECTED_ERRORf 12260
#define DEST_QUEUE_STATE_UNCORRECTED_ERROR_DISINTf 12261
#define DEST_SMEf 12262
#define DEST_SYNC_MODE_ENf 12263
#define DEST_SYS_PORT_AGRf 12264
#define DEST_TRUNK_BITMAP_PARITY_ENf 12265
#define DEST_TRUNK_BITMAP_PMf 12266
#define DEST_TRUNK_BITMAP_TMf 12267
#define DEST_TYPEf 12268
#define DEST_TYPE_1f 12269
#define DETECT_MULTf 12270
#define DET_2BIT_ERRf 12271
#define DET_2BIT_ERR0f 12272
#define DET_2BIT_ERR1f 12273
#define DET_2B_ERRf 12274
#define DEVICENUMBERf 12275
#define DEVICERATEf 12276
#define DEVICE_CONFIGf 12277
#define DEVICE_IDf 12278
#define DEVICE_ID_INIT_DONEf 12279
#define DEVICE_NUMBERf 12280
#define DEVICE_RATEf 12281
#define DEVICE_SELf 12282
#define DEVICE_SELECTf 12283
#define DEVICE_SIZEf 12284
#define DEVICE_SKEWf 12285
#define DEVICE_STREAM_IDf 12286
#define DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_ERRf 12287
#define DEVICE_TYPEf 12288
#define DEVICE_TYPE_IDf 12289
#define DEVICE_WIDTHf 12290
#define DEVNAKf 12291
#define DEV_IDf 12292
#define DEV_NUMBERf 12293
#define DE_RESET_BEFORE_TEST_MODEf 12294
#define DFC_DROP_DUE_TO_PORT_PURGE_INT_ENABLEf 12295
#define DFC_DROP_DUE_TO_PORT_PURGE_INT_LOG_VALIDf 12296
#define DFC_DROP_DUE_TO_PORT_PURGE_INT_STATUSf 12297
#define DFC_DROP_DUE_TO_PORT_PURGE_LOG_ENABLEf 12298
#define DFC_LENGTH_ERROR_INT_ENABLEf 12299
#define DFC_LENGTH_ERROR_INT_LOG_VALIDf 12300
#define DFC_LENGTH_ERROR_INT_STATUSf 12301
#define DFC_LENGTH_ERROR_LOG_ENABLEf 12302
#define DFC_OPCODE_ERROR_INT_ENABLEf 12303
#define DFC_OPCODE_ERROR_INT_LOG_VALIDf 12304
#define DFC_OPCODE_ERROR_INT_STATUSf 12305
#define DFC_OPCODE_ERROR_LOG_ENABLEf 12306
#define DFC_STATUSf 12307
#define DFC_STATUS_CPU_WRITE_ENf 12308
#define DFC_TIMEf 12309
#define DFC_TIME_ERROR_INT_ENABLEf 12310
#define DFC_TIME_ERROR_INT_LOG_VALIDf 12311
#define DFC_TIME_ERROR_INT_STATUSf 12312
#define DFC_TIME_ERROR_LOG_ENABLEf 12313
#define DFE_LOOPBACKf 12314
#define DFIFO_END_ADDRf 12315
#define DFIFO_START_ADDRf 12316
#define DFI_WRLVL_MAX_DELAYf 12317
#define DFM_ECC_1B_ERR_MASKf 12318
#define DFM_ECC_2B_ERR_MASKf 12319
#define DFM_INITIATE_ECC_1B_ERRf 12320
#define DFM_INITIATE_ECC_2B_ERRf 12321
#define DFS_PHY_REG_WRITE_ADDRf 12322
#define DFS_PHY_REG_WRITE_DATA_F0f 12323
#define DFS_PHY_REG_WRITE_DATA_F1f 12324
#define DFS_PHY_REG_WRITE_ENf 12325
#define DFT_SCAN0_ACTVSTSf 12326
#define DFT_SCAN1_ACTVSTSf 12327
#define DFT_SCAN2_ACTVSTSf 12328
#define DFT_SCAN3_ACTVSTSf 12329
#define DFT_SCAN4_ACTVSTSf 12330
#define DFT_SCAN5_ACTVSTSf 12331
#define DFT_SCAN6_ACTVSTSf 12332
#define DFT_SCAN7_ACTVSTSf 12333
#define DF_SELf 12334
#define DGLPf 12335
#define DGLP1_OLP_HDR_ADDf 12336
#define DGLP1_PROFILE_PTRf 12337
#define DGLP2_OLP_HDR_ADDf 12338
#define DGLP2_PROFILE_PTRf 12339
#define DGLP_MASKf 12340
#define DHf 12341
#define DHCP_PKT_DROPf 12342
#define DHCP_PKT_TO_CPUf 12343
#define DHDECCMASKf 12344
#define DHD_1B_ECC_ERROR_INITf 12345
#define DHD_2B_ECC_ERROR_INITf 12346
#define DHD_ECC_ERRORf 12347
#define DHD_ECC_ERROR_FIXEDf 12348
#define DHD_ECC_ERROR_FIXED_MASKf 12349
#define DHD_ECC_ERROR_MASKf 12350
#define DIAG_ATTNf 12351
#define DIAG_ATTN_DISINTf 12352
#define DIAG_MODEf 12353
#define DIAG_PROFILEf 12354
#define DIG1000X_RX_FIFO_ERRORf 12355
#define DIG1000X_TX_FIFO_ERRORf 12356
#define DIG_LDO_CTRLf 12357
#define DINf 12358
#define DIN_HIf 12359
#define DIN_LOf 12360
#define DIPf 12361
#define DIP2ALRMTHf 12362
#define DIP2ERRCNTf 12363
#define DIP2ERRCNTOVFf 12364
#define DIP2GOOD2BADRATIOf 12365
#define DIP_CAMSf 12366
#define DIP_HIf 12367
#define DIP_LOWf 12368
#define DIP_MASKf 12369
#define DIRf 12370
#define DIRECTACTIONTABLEf 12371
#define DIRECTDB_AND_VALUEf 12372
#define DIRECTDB_OR_VALUEf 12373
#define DIRECTIONf 12374
#define DIRECTKEYSELECTf 12375
#define DIRECT_GMII_MODEf 12376
#define DISABLEf 12377
#define DISABLEBOUNCEBACKENf 12378
#define DISABLECREDITSURPLUSf 12379
#define DISABLED_DEQUEUEf 12380
#define DISABLED_DEQUEUE_DISINTf 12381
#define DISABLED_DEQUEUE_Qf 12382
#define DISABLED_ENQUEUEf 12383
#define DISABLED_ENQUEUE_DISINTf 12384
#define DISABLED_ENQUEUE_Qf 12385
#define DISABLED_PORTS_FP_DISABLEf 12386
#define DISABLED_SEGMENTf 12387
#define DISABLED_SEGMENT_DISINTf 12388
#define DISABLEECCf 12389
#define DISABLEFIRSTPASSFEM0f 12390
#define DISABLEFIRSTPASSFEM1f 12391
#define DISABLEFIRSTPASSFEM2f 12392
#define DISABLEFIRSTPASSFEM3f 12393
#define DISABLEFIRSTPASSFEM4f 12394
#define DISABLEFIRSTPASSFEM5f 12395
#define DISABLEFIRSTPASSFEM6f 12396
#define DISABLEFIRSTPASSFEM7f 12397
#define DISABLEFLUSHGENf 12398
#define DISABLEPKTFILTERf 12399
#define DISABLESAMEPORTFILTERf 12400
#define DISABLESECONDPASSFEM0f 12401
#define DISABLESECONDPASSFEM1f 12402
#define DISABLESECONDPASSFEM2f 12403
#define DISABLESECONDPASSFEM3f 12404
#define DISABLESECONDPASSFEM4f 12405
#define DISABLESECONDPASSFEM5f 12406
#define DISABLESECONDPASSFEM6f 12407
#define DISABLESECONDPASSFEM7f 12408
#define DISABLESLOWDELAYf 12409
#define DISABLESTATUSMSGGENf 12410
#define DISABLE_2ND_PASS_KEY_UPDATEf 12411
#define DISABLE_ALLf 12412
#define DISABLE_CELL_COMPRESSIONf 12413
#define DISABLE_CLKf 12414
#define DISABLE_COL_BANK_SWAPPINGf 12415
#define DISABLE_COPY_TO_CPU_FOR_CPU_PORTf 12416
#define DISABLE_CPU_ACCESSf 12417
#define DISABLE_CPU_WRITE_TO_LAST_REFRESH_NUMBERf 12418
#define DISABLE_CRC_REGENf 12419
#define DISABLE_CREDIT_SURPLUSf 12420
#define DISABLE_CTRL_CELL_INPUTf 12421
#define DISABLE_DOS_CHECKS_ON_HIGIGf 12422
#define DISABLE_DYNAMIC_LOAD_BALANCINGf 12423
#define DISABLE_E2E_HOL_CHECKf 12424
#define DISABLE_ECCf 12425
#define DISABLE_ECC_0f 12426
#define DISABLE_ECC_1f 12427
#define DISABLE_ECC_2f 12428
#define DISABLE_ECC_3f 12429
#define DISABLE_ECC_4f 12430
#define DISABLE_EGRESS_DQUEUEf 12431
#define DISABLE_EGRESS_SQUEUEf 12432
#define DISABLE_FABRIC_MSGSf 12433
#define DISABLE_FCOE_HASH_Af 12434
#define DISABLE_FCOE_HASH_Bf 12435
#define DISABLE_FILTERf 12436
#define DISABLE_FILTERINGf 12437
#define DISABLE_FMACf 12438
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_Af 12439
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_Bf 12440
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Af 12441
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Bf 12442
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Af 12443
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Bf 12444
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Af 12445
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Bf 12446
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Af 12447
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Bf 12448
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_Af 12449
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_Bf 12450
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Af 12451
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Bf 12452
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Af 12453
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Bf 12454
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Af 12455
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Bf 12456
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Af 12457
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Bf 12458
#define DISABLE_HASH_IPV4_Af 12459
#define DISABLE_HASH_IPV4_Bf 12460
#define DISABLE_HASH_IPV6_Af 12461
#define DISABLE_HASH_IPV6_Bf 12462
#define DISABLE_HASH_IP_EXTENSION_HEADERSf 12463
#define DISABLE_HASH_IP_EXTENSION_HEADERS_Af 12464
#define DISABLE_HASH_IP_EXTENSION_HEADERS_Bf 12465
#define DISABLE_HASH_L2GRE_Af 12466
#define DISABLE_HASH_L2GRE_Bf 12467
#define DISABLE_HASH_MIM_Af 12468
#define DISABLE_HASH_MIM_Bf 12469
#define DISABLE_HASH_MIM_INNER_L2_Af 12470
#define DISABLE_HASH_MIM_INNER_L2_Bf 12471
#define DISABLE_HASH_MPLS_Af 12472
#define DISABLE_HASH_MPLS_Bf 12473
#define DISABLE_HASH_VXLAN_Af 12474
#define DISABLE_HASH_VXLAN_Bf 12475
#define DISABLE_HW_IDLE_PWRDWNf 12476
#define DISABLE_INGRESS_DQUEUEf 12477
#define DISABLE_INGRESS_SQUEUEf 12478
#define DISABLE_INNER_COMPATIBLE_MCf 12479
#define DISABLE_INVALID_RBRIDGE_NICKNAMESf 12480
#define DISABLE_IPEP_IDLE_PWRDWNf 12481
#define DISABLE_ISS_MEMORY_LPf 12482
#define DISABLE_L2_ENTRY_LPf 12483
#define DISABLE_L3_ENTRY_LPf 12484
#define DISABLE_LEARNINGf 12485
#define DISABLE_LEARN_DESTINATION_CHECKf 12486
#define DISABLE_LFSRf 12487
#define DISABLE_LRP_INTERFACEf 12488
#define DISABLE_LSP_DESTINATIONf 12489
#define DISABLE_MID_PKT_PROMOTE_L0f 12490
#define DISABLE_MID_PKT_PROMOTE_L1f 12491
#define DISABLE_MIRROR_CHANGEf 12492
#define DISABLE_MIRROR_CHECKSf 12493
#define DISABLE_MIRROR_SRCMODBLKf 12494
#define DISABLE_MIX_THDO_INTEROP_CONFIGf 12495
#define DISABLE_MMU_IDLE_PWRDWNf 12496
#define DISABLE_MSPI_FLUSHf 12497
#define DISABLE_PKT_FILTERf 12498
#define DISABLE_POLICERf 12499
#define DISABLE_PPf 12500
#define DISABLE_PPD0_PRESERVE_QOSf 12501
#define DISABLE_PPD2_PRESERVE_QOSf 12502
#define DISABLE_PPD3_PRESERVE_QOSf 12503
#define DISABLE_QM_CONTINUATIONf 12504
#define DISABLE_QM_REORDERf 12505
#define DISABLE_QUEUINGf 12506
#define DISABLE_RAND_RANKf 12507
#define DISABLE_RCG_LOAD_BALANCINGf 12508
#define DISABLE_RD_INTERLEAVEf 12509
#define DISABLE_REFRESH_ON_HALTf 12510
#define DISABLE_REGEN_FRAME_CRCf 12511
#define DISABLE_REMOVE_ACTIVE_DUE_TO_MIN_L0f 12512
#define DISABLE_REMOVE_ACTIVE_DUE_TO_MIN_L1f 12513
#define DISABLE_REORDERf 12514
#define DISABLE_RW_GROUP_W_BNK_CONFLICTf 12515
#define DISABLE_S3MII_REF_CLKf 12516
#define DISABLE_SA_REPLACEf 12517
#define DISABLE_SBUS_MEMWR_PARITY_CHECKf 12518
#define DISABLE_SBUS_PARALLEL_MODEf 12519
#define DISABLE_SLOW_DELAYf 12520
#define DISABLE_STACEf 12521
#define DISABLE_STATIC_MOVE_DROPf 12522
#define DISABLE_STATUS_MSG_GENf 12523
#define DISABLE_TMU_SCHEDULE_REFRESHf 12524
#define DISABLE_TTL_CHECKf 12525
#define DISABLE_TTL_DECREMENTf 12526
#define DISABLE_TXLP_SHAPE_UPDATEf 12527
#define DISABLE_UC_DEQ_MERGEf 12528
#define DISABLE_VLAN_CHECKf 12529
#define DISABLE_VLAN_CHECKSf 12530
#define DISABLE_VP_PRUNINGf 12531
#define DISABLE_VT_IF_IFP_CHANGE_VLANf 12532
#define DISAUTOCREDITSENDMSGf 12533
#define DISCARDf 12534
#define DISCARDALLCRDTf 12535
#define DISCARDALLIQMMSGf 12536
#define DISCARDCREDITSf 12537
#define DISCARDDLLPKTSf 12538
#define DISCARDEDOCTETS0CNTf 12539
#define DISCARDEDOCTETS1CNTf 12540
#define DISCARDEDOCTETS2CNTf 12541
#define DISCARDEDOCTETS3CNTf 12542
#define DISCARDEDPACKETS0CNTf 12543
#define DISCARDEDPACKETS1CNTf 12544
#define DISCARDEDPACKETS2CNTf 12545
#define DISCARDEDPACKETS3CNTf 12546
#define DISCARDED_FLOWS_MODEf 12547
#define DISCARDED_OCTETS_CNTf 12548
#define DISCARDED_PACKETS_CNTf 12549
#define DISCARDED_SOP_COUNTER_SELf 12550
#define DISCARDFLTRf 12551
#define DISCARDFLTRMASKf 12552
#define DISCARDSETLIMITf 12553
#define DISCARD_ALL_CRDTf 12554
#define DISCARD_ALL_IQM_MSGf 12555
#define DISCARD_CAPTf 12556
#define DISCARD_CREDITSf 12557
#define DISCARD_DLL_PKTSf 12558
#define DISCARD_FLTRf 12559
#define DISCARD_FLTR_MASKf 12560
#define DISCARD_IF_LLTAG_NOT_PRESENTf 12561
#define DISCARD_IF_LLTAG_PRESENTf 12562
#define DISCARD_IF_VNTAG_NOT_PRESENTf 12563
#define DISCARD_IF_VNTAG_PRESENTf 12564
#define DISCARD_IMPf 12565
#define DISCARD_LLTAG_NOT_PRESENT_TOCPUf 12566
#define DISCARD_LLTAG_PRESENT_TOCPUf 12567
#define DISCARD_MASKf 12568
#define DISCARD_NULL_XCONFIG_SOTf 12569
#define DISCARD_RESUME_THD_CELLf 12570
#define DISCARD_RESUME_THD_PACKETf 12571
#define DISCARD_SET_THD_CELLf 12572
#define DISCARD_SET_THD_PACKETf 12573
#define DISCARD_STATUS_VECTORf 12574
#define DISCARD_TAG_UNTAG_CTRLf 12575
#define DISCARD_THDf 12576
#define DISCARD_VALUEf 12577
#define DISCARD_VNTAG_NOT_PRESENT_TOCPUf 12578
#define DISCARD_VNTAG_PRESENT_TOCPUf 12579
#define DISCNTSIGNf 12580
#define DISCNT_SIGNf 12581
#define DISCONf 12582
#define DISCPUACCESSf 12583
#define DISCRDf 12584
#define DISCRDFCRf 12585
#define DISCRD_LP_CELLS_WHEN_FULLf 12586
#define DISC_DROP_VECTOR_CTRLf 12587
#define DISC_LIMITf 12588
#define DISC_STAGEf 12589
#define DISC_STAGE_DROPf 12590
#define DISC_STAGE_DROP_DISINTf 12591
#define DISC_STAGE_DROP_SELf 12592
#define DISDEQCMDSf 12593
#define DISDSPETHTYPEf 12594
#define DISECCf 12595
#define DISFLSTSf 12596
#define DISLAGECCf 12597
#define DISLCLRTf 12598
#define DISLLFCCELLSf 12599
#define DISMEMf 12600
#define DISOFFSENDAFTERDEQf 12601
#define DISRCHf 12602
#define DISSINGLEDELDEQCMDf 12603
#define DISSRf 12604
#define DISSTSf 12605
#define DIS_AUTO_CREDIT_SEND_MSGf 12606
#define DIS_CDMA_CELL_TRf 12607
#define DIS_CDMB_CELL_TRf 12608
#define DIS_CHK_ECCf 12609
#define DIS_CHK_ECC_EVf 12610
#define DIS_CHK_ECC_ODf 12611
#define DIS_CI_RD_REQSf 12612
#define DIS_CI_WR_REQSf 12613
#define DIS_CLEAR_RESET_MEMf 12614
#define DIS_CLOS_WFQ_MSB_MODIFICATIONf 12615
#define DIS_CRDf 12616
#define DIS_CRD_FCRf 12617
#define DIS_CYCLE_CTRf 12618
#define DIS_DDR_CLKf 12619
#define DIS_DEQ_CMDSf 12620
#define DIS_ECCf 12621
#define DIS_EEE_10Mf 12622
#define DIS_FL_STSf 12623
#define DIS_LCLRTf 12624
#define DIS_MAC_IN_LOOPBACKf 12625
#define DIS_MEMf 12626
#define DIS_OFF_SEND_AFTER_DEQf 12627
#define DIS_PARITY_STAMP_WHEN_OTHERf 12628
#define DIS_PKT_SIZE_STAMP_WHEN_OTHERf 12629
#define DIS_RCHf 12630
#define DIS_RLD_STAT_UPDATEf 12631
#define DIS_SINGLE_DEL_DEQ_CMDf 12632
#define DIS_SRf 12633
#define DIS_STSf 12634
#define DIS_UC_EMR_DROPf 12635
#define DIS_USE_MR_COSf 12636
#define DIVf 12637
#define DIVIDENDf 12638
#define DIVIDERf 12639
#define DIVISORf 12640
#define DIV_BY_2f 12641
#define DLABf 12642
#define DLBLVLP_0_INITIATE_PAR_ERRf 12643
#define DLBLVLP_0_PARITY_ERR_MASKf 12644
#define DLBLVLP_1_INITIATE_PAR_ERRf 12645
#define DLBLVLP_1_PARITY_ERR_MASKf 12646
#define DLBLVLP_2_INITIATE_PAR_ERRf 12647
#define DLBLVLP_2_PARITY_ERR_MASKf 12648
#define DLBLVLP_3_INITIATE_PAR_ERRf 12649
#define DLBLVLP_3_PARITY_ERR_MASKf 12650
#define DLBLVLS_0_INITIATE_PAR_ERRf 12651
#define DLBLVLS_0_PARITY_ERR_MASKf 12652
#define DLBLVLS_1_INITIATE_PAR_ERRf 12653
#define DLBLVLS_1_PARITY_ERR_MASKf 12654
#define DLBLVLS_2_INITIATE_PAR_ERRf 12655
#define DLBLVLS_2_PARITY_ERR_MASKf 12656
#define DLBLVLS_3_INITIATE_PAR_ERRf 12657
#define DLBLVLS_3_PARITY_ERR_MASKf 12658
#define DLB_1US_TICK_ENABLEf 12659
#define DLB_DROPSf 12660
#define DLB_ECMP_FLOWSET_PARITY_ENf 12661
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_PARITY_ENf 12662
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_TMf 12663
#define DLB_ECMP_FLOWSET_TMf 12664
#define DLB_HGT_256NS_REFRESH_ENABLEf 12665
#define DLB_HGT_FLOWSET_DCMf 12666
#define DLB_HGT_FLOWSET_PARITY_ENf 12667
#define DLB_HGT_FLOWSET_PMf 12668
#define DLB_HGT_FLOWSET_PORT_DCMf 12669
#define DLB_HGT_FLOWSET_PORT_PAR_ERRf 12670
#define DLB_HGT_FLOWSET_PORT_PMf 12671
#define DLB_HGT_FLOWSET_PORT_TMf 12672
#define DLB_HGT_FLOWSET_TIMESTAMP_DCMf 12673
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_DCMf 12674
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_ENf 12675
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PAR_ERRf 12676
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PDAf 12677
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PMf 12678
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_TMf 12679
#define DLB_HGT_FLOWSET_TIMESTAMP_PAR_ERRf 12680
#define DLB_HGT_FLOWSET_TIMESTAMP_PMf 12681
#define DLB_HGT_FLOWSET_TIMESTAMP_TMf 12682
#define DLB_HGT_FLOWSET_TMf 12683
#define DLB_HGT_REFRESH_ENABLEf 12684
#define DLB_HGT_RR_SELECTION_PTRf 12685
#define DLB_IDf 12686
#define DLB_LAG_FLOWSET_PARITY_ENf 12687
#define DLB_LAG_FLOWSET_TIMESTAMP_PAGE_PARITY_ENf 12688
#define DLB_LAG_FLOWSET_TIMESTAMP_PAGE_TMf 12689
#define DLB_LAG_FLOWSET_TMf 12690
#define DLB_REFRESH_ENABLEf 12691
#define DLB_REFRESH_MAXf 12692
#define DLB_VALIDf 12693
#define DLFBC_ENABLEf 12694
#define DLFBC_METER_INDEXf 12695
#define DLH_IERf 12696
#define DLL90_OFFSET_QKf 12697
#define DLL90_OFFSET_QK4f 12698
#define DLL90_OFFSET_QKBf 12699
#define DLL90_OFFSET_QKB4f 12700
#define DLL90_OFFSET_TXf 12701
#define DLL90_OFFSET_TX4f 12702
#define DLLBYP_QK90f 12703
#define DLLBYP_QKB90f 12704
#define DLLBYP_QKBDESKf 12705
#define DLLBYP_QKDESKf 12706
#define DLLBYP_TX90f 12707
#define DLLDIV2ENf 12708
#define DLLOFFNf 12709
#define DLLREADYf 12710
#define DLLUPDATEPRDf 12711
#define DLLUPDATESINGLEf 12712
#define DLLUPDTCNTf 12713
#define DLLUPDTENf 12714
#define DLLUP_0_INITIATE_PAR_ERRf 12715
#define DLLUP_0_PARITY_ERR_MASKf 12716
#define DLLUP_1_INITIATE_PAR_ERRf 12717
#define DLLUP_1_PARITY_ERR_MASKf 12718
#define DLLUP_2_INITIATE_PAR_ERRf 12719
#define DLLUP_2_PARITY_ERR_MASKf 12720
#define DLLUP_3_INITIATE_PAR_ERRf 12721
#define DLLUP_3_PARITY_ERR_MASKf 12722
#define DLLUS_0_INITIATE_PAR_ERRf 12723
#define DLLUS_0_PARITY_ERR_MASKf 12724
#define DLLUS_1_INITIATE_PAR_ERRf 12725
#define DLLUS_1_PARITY_ERR_MASKf 12726
#define DLLUS_2_INITIATE_PAR_ERRf 12727
#define DLLUS_2_PARITY_ERR_MASKf 12728
#define DLLUS_3_INITIATE_PAR_ERRf 12729
#define DLLUS_3_PARITY_ERR_MASKf 12730
#define DLL_BIASGEN_LOCKf 12731
#define DLL_BIAS_BYPASSf 12732
#define DLL_BIAS_GEN_LOCKEDf 12733
#define DLL_LOCK_CNTf 12734
#define DLL_LOCK_STATUS_SELf 12735
#define DLL_RAMf 12736
#define DLL_RST_ADJ_DLYf 12737
#define DLL_RST_DELAYf 12738
#define DLL_TEST_MODEf 12739
#define DLSf 12740
#define DLYMAXMINMODEf 12741
#define DLYMSGAGINGDISf 12742
#define DLYMSGGENPERIODf 12743
#define DLYMSGREPLICATEf 12744
#define DLYVLDBITMSKf 12745
#define DLY_CH1f 12746
#define DLY_CH2f 12747
#define DLY_CH3f 12748
#define DMf 12749
#define DM0f 12750
#define DM0_PARITY_FLIPf 12751
#define DM0_STATUSf 12752
#define DM0_STATUS_DISINTf 12753
#define DM1f 12754
#define DM1_PARITY_FLIPf 12755
#define DM1_STATUSf 12756
#define DM1_STATUS_DISINTf 12757
#define DM2f 12758
#define DM2_PARITY_FLIPf 12759
#define DM2_STATUSf 12760
#define DM2_STATUS_DISINTf 12761
#define DM3_PARITY_FLIPf 12762
#define DM3_STATUSf 12763
#define DM3_STATUS_DISINTf 12764
#define DMAGO_ERRf 12765
#define DMASAf 12766
#define DMASEV_ACTIVEf 12767
#define DMAWFP_B_NSf 12768
#define DMAWFP_PERIPHf 12769
#define DMA_ACCESS_PHYSICALf 12770
#define DMA_ENf 12771
#define DMA_FIFO0_CORRECTED_ERRORf 12772
#define DMA_FIFO0_ECC_ERROR_ADDRESSf 12773
#define DMA_FIFO0_ENABLE_ECCf 12774
#define DMA_FIFO0_FORCE_UNCORRECTABLE_ERRORf 12775
#define DMA_FIFO0_UNCORRECTED_ERRORf 12776
#define DMA_FIFO1_CORRECTED_ERRORf 12777
#define DMA_FIFO1_ECC_ERROR_ADDRESSf 12778
#define DMA_FIFO1_ENABLE_ECCf 12779
#define DMA_FIFO1_FORCE_UNCORRECTABLE_ERRORf 12780
#define DMA_FIFO1_UNCORRECTED_ERRORf 12781
#define DMA_FIFO_BACKPRESSURE_ENf 12782
#define DMA_FIFO_FORCE_BACKPRESSUREf 12783
#define DMA_FIFO_RESETf 12784
#define DMA_FIFO_STALE_TIMERf 12785
#define DMA_FIFO_THRESHOLDf 12786
#define DMA_GARBAGE_COLLECT_ENf 12787
#define DMA_IC_AR_ARB_MI0f 12788
#define DMA_IC_AR_ARB_MI1f 12789
#define DMA_IC_AW_ARB_MI0f 12790
#define DMA_IC_AW_ARB_MI1f 12791
#define DMA_IC_CFG_REG_0f 12792
#define DMA_IC_CFG_REG_1f 12793
#define DMA_IC_CFG_REG_3f 12794
#define DMA_IC_ID_REG_0f 12795
#define DMA_IC_ID_REG_1f 12796
#define DMA_IC_ID_REG_2f 12797
#define DMA_IC_ID_REG_3f 12798
#define DMA_IC_PER_REG_0f 12799
#define DMA_IC_PER_REG_1f 12800
#define DMA_IC_PER_REG_2f 12801
#define DMA_IC_PER_REG_3f 12802
#define DMA_IC_RST_OVERRIDEf 12803
#define DMA_LOOPBACK_MODEf 12804
#define DMA_M0_READ_QOSf 12805
#define DMA_M0_WRITE_QOSf 12806
#define DMA_NUM_PADSf 12807
#define DMA_PORT_IDf 12808
#define DMA_PORT_SEGMENTf 12809
#define DMA_RESETf 12810
#define DMA_STATUSf 12811
#define DMA_WR_TO_NULLSPACEf 12812
#define DMB_WAYPOINTf 12813
#define DMM_OFFSET_PROFILE_0f 12814
#define DMM_OFFSET_PROFILE_1f 12815
#define DMM_OFFSET_PROFILE_10f 12816
#define DMM_OFFSET_PROFILE_11f 12817
#define DMM_OFFSET_PROFILE_12f 12818
#define DMM_OFFSET_PROFILE_13f 12819
#define DMM_OFFSET_PROFILE_14f 12820
#define DMM_OFFSET_PROFILE_15f 12821
#define DMM_OFFSET_PROFILE_2f 12822
#define DMM_OFFSET_PROFILE_3f 12823
#define DMM_OFFSET_PROFILE_4f 12824
#define DMM_OFFSET_PROFILE_5f 12825
#define DMM_OFFSET_PROFILE_6f 12826
#define DMM_OFFSET_PROFILE_7f 12827
#define DMM_OFFSET_PROFILE_8f 12828
#define DMM_OFFSET_PROFILE_9f 12829
#define DMR_LMR_RESPONSE_DROP_ENABLEf 12830
#define DMR_LMR_RESPONSE_ENABLEf 12831
#define DMR_OFFSET_PROFILE_0f 12832
#define DMR_OFFSET_PROFILE_1f 12833
#define DMR_OFFSET_PROFILE_10f 12834
#define DMR_OFFSET_PROFILE_11f 12835
#define DMR_OFFSET_PROFILE_12f 12836
#define DMR_OFFSET_PROFILE_13f 12837
#define DMR_OFFSET_PROFILE_14f 12838
#define DMR_OFFSET_PROFILE_15f 12839
#define DMR_OFFSET_PROFILE_2f 12840
#define DMR_OFFSET_PROFILE_3f 12841
#define DMR_OFFSET_PROFILE_4f 12842
#define DMR_OFFSET_PROFILE_5f 12843
#define DMR_OFFSET_PROFILE_6f 12844
#define DMR_OFFSET_PROFILE_7f 12845
#define DMR_OFFSET_PROFILE_8f 12846
#define DMR_OFFSET_PROFILE_9f 12847
#define DMT_MEM_TMf 12848
#define DM_CNTf 12849
#define DM_ERRORSf 12850
#define DM_OVR_ENf 12851
#define DM_PAD_DISf 12852
#define DNAT_HAIRPIN_COPY_TOCPUf 12853
#define DNAT_MISS_COPY_TOCPUf 12854
#define DNSf 12855
#define DOE0f 12856
#define DOE1f 12857
#define DOMAINf 12858
#define DOMAIN_NUMBER0f 12859
#define DOMAIN_NUMBER1f 12860
#define DONEf 12861
#define DONE_DISINTf 12862
#define DONOT_CHANGE_INNER_HDR_DSCPf 12863
#define DONTKILL_SBUSCMDf 12864
#define DONT_PRUNE_VLANf 12865
#define DOSATTACK_TOCPUf 12866
#define DOT1D_GARPf 12867
#define DOT1P_ADMITTANCE_DROP_TOCPUf 12868
#define DOT1P_MAPPING_PTRf 12869
#define DOT1P_MAP_PTRf 12870
#define DOT1P_PRI_SELECTf 12871
#define DOT1P_REMAPf 12872
#define DOT1P_REMAP_POINTERf 12873
#define DOT1Q_DECAP_ENABLEf 12874
#define DOT1X_STATEf 12875
#define DOUBLECDERRf 12876
#define DOUBLECDERRMASKf 12877
#define DOUBLEFUSEf 12878
#define DOUBLERATEENf 12879
#define DOUBLE_BIT_ERRf 12880
#define DOUBLE_BIT_ERR0f 12881
#define DOUBLE_BIT_ERR1f 12882
#define DOUBLE_BIT_ERR2f 12883
#define DOUBLE_BIT_ERR3f 12884
#define DOUBLE_BIT_ERR_INTR_ENf 12885
#define DOUBLE_CD_ERRf 12886
#define DOUBLE_CD_ERR_MASKf 12887
#define DOUBLE_NOTHING_LOOKUPf 12888
#define DOUBLE_NOTHING_LOOKUP_DISINTf 12889
#define DOUBLE_WIDE_F0f 12890
#define DOUBLE_WIDE_F0_MASKf 12891
#define DOUBLE_WIDE_KEY_SELECTf 12892
#define DOUBLE_WIDE_MODEf 12893
#define DOUBLE_WIDE_MODE_MASKf 12894
#define DOWNMEP_RX_CNG_SOURCEf 12895
#define DOWN_DURATIONf 12896
#define DOWN_PTCH_OPAQUE_PT_ATTRf 12897
#define DOWN_PTCH_PP_SSPf 12898
#define DO_DPIf 12899
#define DO_EXT_SMf 12900
#define DO_INT_SMf 12901
#define DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf 12902
#define DO_NOT_CHANGE_PAYLOAD_DSCPf 12903
#define DO_NOT_CHANGE_TTLf 12904
#define DO_NOT_CLEAR_L3_BITMAPf 12905
#define DO_NOT_COPY_FROM_CPU_TO_CPUf 12906
#define DO_NOT_CUT_THROUGHf 12907
#define DO_NOT_DPIf 12908
#define DO_NOT_GENERATE_CNMf 12909
#define DO_NOT_LEARNf 12910
#define DO_NOT_LEARN_DHCPf 12911
#define DO_NOT_LEARN_ENABLEf 12912
#define DO_NOT_LEARN_MACSAf 12913
#define DO_NOT_MOD_TPIDf 12914
#define DO_NOT_MOD_TPID_ENABLEf 12915
#define DO_NOT_NATf 12916
#define DO_NOT_OVERSHOOT_QGROUP_MINf 12917
#define DO_NOT_OVERSHOOT_Q_MINf 12918
#define DO_NOT_URPFf 12919
#define DO_NOT_USE_IDLE_TDM_SLOTS_FOR_OPPORTUNISTIC_SCHEDULINGf 12920
#define DPf 12921
#define DP2DE0f 12922
#define DP2DE0_DEf 12923
#define DP2DE0_DROPf 12924
#define DP2DE1f 12925
#define DP2DE1_DEf 12926
#define DP2DE1_DROPf 12927
#define DP2DE2f 12928
#define DP2DE2_DEf 12929
#define DP2DE2_DROPf 12930
#define DP2DE3f 12931
#define DP2DE3_DEf 12932
#define DP2DE3_DROPf 12933
#define DPCf 12934
#define DPCMDf 12935
#define DPCMDOWf 12936
#define DPC_MASKf 12937
#define DPC_VALUEf 12938
#define DPEO_ERR_CNTf 12939
#define DPEO_ERR_FALLf 12940
#define DPEO_ERR_RISEf 12941
#define DPEO_FALLf 12942
#define DPEO_RISEf 12943
#define DPEO_SYNC_DLYf 12944
#define DPI__ADD_OUTER_VLANf 12945
#define DPI__DPI_HEADER_DAf 12946
#define DPI__DPI_HEADER_ETYPEf 12947
#define DPI__DPI_HEADER_SAf 12948
#define DPI__DPI_HEADER_VLAN_TAGf 12949
#define DPIERRORINTf 12950
#define DPIERRORINTMASKf 12951
#define DPI_CNT_ONLYf 12952
#define DPI_ENABLEf 12953
#define DPI_TCP_CREATE_ENf 12954
#define DPI_UDP_CREATE_ENf 12955
#define DPMf 12956
#define DPM2f 12957
#define DPM_8P_INITIATE_PAR_ERRf 12958
#define DPM_8P_PARITY_ERR_MASKf 12959
#define DPM_ECC_1B_ERR_MASKf 12960
#define DPM_ECC_2B_ERR_MASKf 12961
#define DPM_INITIATE_ECC_1B_ERRf 12962
#define DPM_INITIATE_ECC_2B_ERRf 12963
#define DPNf 12964
#define DPN_PAR_ERRORf 12965
#define DPN_PAR_ERROR_INITf 12966
#define DPN_PAR_ERROR_MASKf 12967
#define DPOWf 12968
#define DPQMCTH4f 12969
#define DPQMCTH5f 12970
#define DPQSIZE0f 12971
#define DPQSIZE1f 12972
#define DPQSIZE10f 12973
#define DPQSIZE11f 12974
#define DPQSIZE12f 12975
#define DPQSIZE13f 12976
#define DPQSIZE14f 12977
#define DPQSIZE15f 12978
#define DPQSIZE2f 12979
#define DPQSIZE3f 12980
#define DPQSIZE4f 12981
#define DPQSIZE5f 12982
#define DPQSIZE6f 12983
#define DPQSIZE7f 12984
#define DPQSIZE8f 12985
#define DPQSIZE9f 12986
#define DPQSTART0f 12987
#define DPQSTART1f 12988
#define DPQSTART10f 12989
#define DPQSTART11f 12990
#define DPQSTART12f 12991
#define DPQSTART13f 12992
#define DPQSTART14f 12993
#define DPQSTART15f 12994
#define DPQSTART2f 12995
#define DPQSTART3f 12996
#define DPQSTART4f 12997
#define DPQSTART5f 12998
#define DPQSTART6f 12999
#define DPQSTART7f 13000
#define DPQSTART8f 13001
#define DPQSTART9f 13002
#define DPQTH0f 13003
#define DPQTH1f 13004
#define DPQTH10f 13005
#define DPQTH11f 13006
#define DPQTH12f 13007
#define DPQTH13f 13008
#define DPQTH14f 13009
#define DPQTH15f 13010
#define DPQTH2f 13011
#define DPQTH3f 13012
#define DPQTH4f 13013
#define DPQTH5f 13014
#define DPQTH6f 13015
#define DPQTH7f 13016
#define DPQTH8f 13017
#define DPQTH9f 13018
#define DPQ_DQCQ_TH_0f 13019
#define DPQ_DQCQ_TH_1f 13020
#define DPQ_DQCQ_TH_10f 13021
#define DPQ_DQCQ_TH_11f 13022
#define DPQ_DQCQ_TH_12f 13023
#define DPQ_DQCQ_TH_13f 13024
#define DPQ_DQCQ_TH_14f 13025
#define DPQ_DQCQ_TH_15f 13026
#define DPQ_DQCQ_TH_2f 13027
#define DPQ_DQCQ_TH_3f 13028
#define DPQ_DQCQ_TH_4f 13029
#define DPQ_DQCQ_TH_5f 13030
#define DPQ_DQCQ_TH_6f 13031
#define DPQ_DQCQ_TH_7f 13032
#define DPQ_DQCQ_TH_8f 13033
#define DPQ_DQCQ_TH_9f 13034
#define DPQ_EIR_CRDT_TH_0f 13035
#define DPQ_EIR_CRDT_TH_1f 13036
#define DPQ_EIR_CRDT_TH_10f 13037
#define DPQ_EIR_CRDT_TH_11f 13038
#define DPQ_EIR_CRDT_TH_12f 13039
#define DPQ_EIR_CRDT_TH_13f 13040
#define DPQ_EIR_CRDT_TH_14f 13041
#define DPQ_EIR_CRDT_TH_15f 13042
#define DPQ_EIR_CRDT_TH_2f 13043
#define DPQ_EIR_CRDT_TH_3f 13044
#define DPQ_EIR_CRDT_TH_4f 13045
#define DPQ_EIR_CRDT_TH_5f 13046
#define DPQ_EIR_CRDT_TH_6f 13047
#define DPQ_EIR_CRDT_TH_7f 13048
#define DPQ_EIR_CRDT_TH_8f 13049
#define DPQ_EIR_CRDT_TH_9f 13050
#define DPQ_MC_TH_4f 13051
#define DPQ_MC_TH_5f 13052
#define DPQ_SIZE_0f 13053
#define DPQ_SIZE_1f 13054
#define DPQ_SIZE_10f 13055
#define DPQ_SIZE_11f 13056
#define DPQ_SIZE_12f 13057
#define DPQ_SIZE_13f 13058
#define DPQ_SIZE_14f 13059
#define DPQ_SIZE_15f 13060
#define DPQ_SIZE_2f 13061
#define DPQ_SIZE_3f 13062
#define DPQ_SIZE_4f 13063
#define DPQ_SIZE_5f 13064
#define DPQ_SIZE_6f 13065
#define DPQ_SIZE_7f 13066
#define DPQ_SIZE_8f 13067
#define DPQ_SIZE_9f 13068
#define DPQ_START_0f 13069
#define DPQ_START_1f 13070
#define DPQ_START_10f 13071
#define DPQ_START_11f 13072
#define DPQ_START_12f 13073
#define DPQ_START_13f 13074
#define DPQ_START_14f 13075
#define DPQ_START_15f 13076
#define DPQ_START_2f 13077
#define DPQ_START_3f 13078
#define DPQ_START_4f 13079
#define DPQ_START_5f 13080
#define DPQ_START_6f 13081
#define DPQ_START_7f 13082
#define DPQ_START_8f 13083
#define DPQ_START_9f 13084
#define DPR0f 13085
#define DPR1f 13086
#define DPRCAINITf 13087
#define DPRCAINTMASKf 13088
#define DPRCAINTREGf 13089
#define DPRCAPDf 13090
#define DPRCARESETf 13091
#define DPRCA_INITf 13092
#define DPRCA_POWER_DOWNf 13093
#define DPRCA_RESETf 13094
#define DPRCBINITf 13095
#define DPRCBINTMASKf 13096
#define DPRCBINTREGf 13097
#define DPRCBPDf 13098
#define DPRCBRESETf 13099
#define DPRCB_INITf 13100
#define DPRCB_POWER_DOWNf 13101
#define DPRCB_RESETf 13102
#define DPRCCINITf 13103
#define DPRCCINTMASKf 13104
#define DPRCCINTREGf 13105
#define DPRCCPDf 13106
#define DPRCCRESETf 13107
#define DPRCC_INITf 13108
#define DPRCC_POWER_DOWNf 13109
#define DPRCC_RESETf 13110
#define DPRCDCARESETf 13111
#define DPRCDCBRESETf 13112
#define DPRCDCCRESETf 13113
#define DPRCDCDRESETf 13114
#define DPRCDCERESETf 13115
#define DPRCDCFRESETf 13116
#define DPRCDINITf 13117
#define DPRCDINTMASKf 13118
#define DPRCDINTREGf 13119
#define DPRCDPDf 13120
#define DPRCDRESETf 13121
#define DPRCD_INITf 13122
#define DPRCD_POWER_DOWNf 13123
#define DPRCD_RESETf 13124
#define DPRCEINITf 13125
#define DPRCEINTMASKf 13126
#define DPRCEINTREGf 13127
#define DPRCENf 13128
#define DPRCEPDf 13129
#define DPRCERESETf 13130
#define DPRCE_INITf 13131
#define DPRCE_POWER_DOWNf 13132
#define DPRCE_RESETf 13133
#define DPRCFINITf 13134
#define DPRCFINTMASKf 13135
#define DPRCFINTREGf 13136
#define DPRCFPDf 13137
#define DPRCFRESETf 13138
#define DPRCF_INITf 13139
#define DPRCF_POWER_DOWNf 13140
#define DPRCF_RESETf 13141
#define DPRCG_INITf 13142
#define DPRCG_POWER_DOWNf 13143
#define DPRCG_RESETf 13144
#define DPRCH_INITf 13145
#define DPRCH_POWER_DOWNf 13146
#define DPRCH_RESETf 13147
#define DPRC_ALIGN_PHY_RSTNf 13148
#define DPRC_ONLY_ALIGN_RSTNf 13149
#define DPREASSEMBLYECCERROR_Nf 13150
#define DPREASSEMBLYECCERROR_N_MASKf 13151
#define DPRERR0f 13152
#define DPRERR1f 13153
#define DPWHENDEIS_0f 13154
#define DPWHENDEIS_1f 13155
#define DP_Af 13156
#define DP_ACTIONENABLEf 13157
#define DP_Bf 13158
#define DP_MAPPING_0f 13159
#define DP_MAPPING_1f 13160
#define DP_MAPPING_2f 13161
#define DP_MAPPING_3f 13162
#define DP_MASKf 13163
#define DP_METERCMDACTIONENABLEf 13164
#define DP_OWf 13165
#define DP_VALIDf 13166
#define DP_VALUEf 13167
#define DP_WCURVE_TRANS_ENf 13168
#define DP_WHEN_DE_IS_0f 13169
#define DP_WHEN_DE_IS_1f 13170
#define DP_WSTATE_TRANS_ENf 13171
#define DQf 13172
#define DQ0_ONLYf 13173
#define DQ0_VDL_ADJf 13174
#define DQ1_VDL_ADJf 13175
#define DQCQDEPTHOVFf 13176
#define DQCQDEPTHOVFMASKf 13177
#define DQCQDESTDEVFILTERf 13178
#define DQCQDESTDEVFILTERENf 13179
#define DQCQDESTPORTFILTERf 13180
#define DQCQDESTPORTFILTERENf 13181
#define DQCQIDf 13182
#define DQCQIDFILTERf 13183
#define DQCQIDFILTERENf 13184
#define DQCQMEMECCERRf 13185
#define DQCQMEMECCERRMASKf 13186
#define DQCQMEMECCONEERRFIXEDf 13187
#define DQCQMEMECCONEERRFIXEDMASKf 13188
#define DQCQMEM_ECC_1B_ERR_MASKf 13189
#define DQCQMEM_ECC_2B_ERR_MASKf 13190
#define DQCQMEM_INITIATE_ECC_1B_ERRf 13191
#define DQCQMEM_INITIATE_ECC_2B_ERRf 13192
#define DQCQNRDYf 13193
#define DQCQOVERFLOWf 13194
#define DQCQOVERFLOWMASKf 13195
#define DQCQ_DEPTH_OVFf 13196
#define DQCQ_DEPTH_OVF_MASKf 13197
#define DQCQ_DEST_DEV_FILTERf 13198
#define DQCQ_DEST_DEV_FILTER_ENf 13199
#define DQCQ_DEST_PORT_FILTERf 13200
#define DQCQ_DEST_PORT_FILTER_ENf 13201
#define DQCQ_IDf 13202
#define DQCQ_ID_FILTERf 13203
#define DQCQ_ID_FILTER_ENf 13204
#define DQCQ_NRDYf 13205
#define DQCQ_OVERFLOWf 13206
#define DQCQ_OVERFLOW_MASKf 13207
#define DQS0_VDL_ADJf 13208
#define DQS1_VDL_ADJf 13209
#define DQS_ALWAYS_ONf 13210
#define DQS_CALIB_CLOCKSf 13211
#define DQS_CALIB_LOCKf 13212
#define DQS_CALIB_MODEf 13213
#define DQS_CALIB_TOTALf 13214
#define DQS_IDDQf 13215
#define DQS_OEBf 13216
#define DQS_REBf 13217
#define DQS_RXENBf 13218
#define DQS_TX_DISf 13219
#define DQUEUEf 13220
#define DQUEUE_COPYf 13221
#define DQUEUE_DROPf 13222
#define DQUEUE_INVALIDf 13223
#define DQUEUE_INVALID_DISINTf 13224
#define DQ_BYTESf 13225
#define DQ_CALIB_LOCKf 13226
#define DQ_CALIB_TOTALf 13227
#define DQ_FIFO_OVERFLOWf 13228
#define DQ_FIFO_OVERFLOW_DISINTf 13229
#define DQ_IDDQf 13230
#define DQ_ND_OVERRIDE_VALf 13231
#define DQ_NEXT_BUFFER_CORRECTED_ERROR_Af 13232
#define DQ_NEXT_BUFFER_CORRECTED_ERROR_A_DISINTf 13233
#define DQ_NEXT_BUFFER_DISABLE_ECCf 13234
#define DQ_NEXT_BUFFER_ERROR_ADDR_Af 13235
#define DQ_NEXT_BUFFER_FORCE_ECC_ERROR_Af 13236
#define DQ_NEXT_BUFFER_FORCE_ECC_ERROR_Bf 13237
#define DQ_NEXT_BUFFER_MEM_INITf 13238
#define DQ_NEXT_BUFFER_MEM_INIT_DONEf 13239
#define DQ_NEXT_BUFFER_TMA_MEM0f 13240
#define DQ_NEXT_BUFFER_TMA_MEM1f 13241
#define DQ_NEXT_BUFFER_TMB_MEM0f 13242
#define DQ_NEXT_BUFFER_TMB_MEM1f 13243
#define DQ_NEXT_BUFFER_UNCORRECTED_ERROR_Af 13244
#define DQ_NEXT_BUFFER_UNCORRECTED_ERROR_A_DISINTf 13245
#define DQ_ODT_ENABLEf 13246
#define DQ_ODT_LE_ADJf 13247
#define DQ_ODT_TE_ADJf 13248
#define DQ_OEBf 13249
#define DQ_OVR_ENf 13250
#define DQ_PD_OVERRIDE_VALf 13251
#define DQ_REBf 13252
#define DQ_RXENBf 13253
#define DRf 13254
#define DRACO1_5_MIRRORf 13255
#define DRACO_1_5_MIRRORING_MODE_ENf 13256
#define DRAIN_CONDITION_ENABLEf 13257
#define DRAMf 13258
#define DRAM0f 13259
#define DRAM1f 13260
#define DRAM2f 13261
#define DRAM3f 13262
#define DRAMBANKNUMf 13263
#define DRAMCOLNUMf 13264
#define DRAMDYNSIZEf 13265
#define DRAMDYNSIZERJCTf 13266
#define DRAMDYNSIZERJCTCLRTH0f 13267
#define DRAMDYNSIZERJCTCLRTH1f 13268
#define DRAMDYNSIZERJCTCLRTH2f 13269
#define DRAMDYNSIZERJCTCLRTH3f 13270
#define DRAMDYNSIZERJCTSETTH0f 13271
#define DRAMDYNSIZERJCTSETTH1f 13272
#define DRAMDYNSIZERJCTSETTH2f 13273
#define DRAMDYNSIZERJCTSETTH3f 13274
#define DRAMDYNSIZEROLLOVERf 13275
#define DRAMDYNSIZEROLLOVERMASKf 13276
#define DRAMNUMf 13277
#define DRAMTYPEf 13278
#define DRAM_0_MAPPINGf 13279
#define DRAM_1_MAPPINGf 13280
#define DRAM_2_MAPPINGf 13281
#define DRAM_3_MAPPINGf 13282
#define DRAM_4_MAPPINGf 13283
#define DRAM_5_MAPPINGf 13284
#define DRAM_6_MAPPINGf 13285
#define DRAM_7_MAPPINGf 13286
#define DRAM_BANK_CRC_ERRf 13287
#define DRAM_BANK_NUMf 13288
#define DRAM_BUFFER_POINTERf 13289
#define DRAM_CLASSf 13290
#define DRAM_CLK_DISABLEf 13291
#define DRAM_CLK_PLL_LOCK_OVERRIDEf 13292
#define DRAM_COL_NUMf 13293
#define DRAM_DYN_SIZEf 13294
#define DRAM_DYN_SIZE_RJCTf 13295
#define DRAM_DYN_SIZE_RJCT_CLR_TH_0f 13296
#define DRAM_DYN_SIZE_RJCT_CLR_TH_1f 13297
#define DRAM_DYN_SIZE_RJCT_CLR_TH_2f 13298
#define DRAM_DYN_SIZE_RJCT_CLR_TH_3f 13299
#define DRAM_DYN_SIZE_RJCT_SET_TH_0f 13300
#define DRAM_DYN_SIZE_RJCT_SET_TH_1f 13301
#define DRAM_DYN_SIZE_RJCT_SET_TH_2f 13302
#define DRAM_DYN_SIZE_RJCT_SET_TH_3f 13303
#define DRAM_DYN_SIZE_ROLL_OVERf 13304
#define DRAM_DYN_SIZE_ROLL_OVER_MASKf 13305
#define DRAM_ECC_COR_ERRORf 13306
#define DRAM_ECC_COR_ERROR_DISINTf 13307
#define DRAM_ECC_UNCOR_ERRORf 13308
#define DRAM_ECC_UNCOR_ERROR_DISINTf 13309
#define DRAM_INIT_FINISHEDf 13310
#define DRAM_NUMf 13311
#define DRAM_OPP_CRC_ERR_INTf 13312
#define DRAM_OPP_CRC_ERR_INT_MASKf 13313
#define DRAM_PAGE_SIZEf 13314
#define DRAM_SIZEf 13315
#define DRAM_SWAPPING_ENABLEf 13316
#define DRAM_TYPEf 13317
#define DRCABISTENf 13318
#define DRCA_BIST_ENf 13319
#define DRCA_RD_BYTE_COUNTERf 13320
#define DRCA_WR_BYTE_COUNTERf 13321
#define DRCBBISTENf 13322
#define DRCB_BIST_ENf 13323
#define DRCB_RD_BYTE_COUNTERf 13324
#define DRCB_WR_BYTE_COUNTERf 13325
#define DRCCBISTENf 13326
#define DRCC_BIST_ENf 13327
#define DRCC_RD_BYTE_COUNTERf 13328
#define DRCC_WR_BYTE_COUNTERf 13329
#define DRCDBISTENf 13330
#define DRCD_BIST_ENf 13331
#define DRCD_RD_BYTE_COUNTERf 13332
#define DRCD_WR_BYTE_COUNTERf 13333
#define DRCEBISTENf 13334
#define DRCE_BIST_ENf 13335
#define DRCE_RD_BYTE_COUNTERf 13336
#define DRCE_WR_BYTE_COUNTERf 13337
#define DRCFBISTENf 13338
#define DRCF_BIST_ENf 13339
#define DRCF_RD_BYTE_COUNTERf 13340
#define DRCF_WR_BYTE_COUNTERf 13341
#define DRCG_BIST_ENf 13342
#define DRCG_RD_BYTE_COUNTERf 13343
#define DRCG_WR_BYTE_COUNTERf 13344
#define DRCH_BIST_ENf 13345
#define DRCH_RD_BYTE_COUNTERf 13346
#define DRCH_WR_BYTE_COUNTERf 13347
#define DRESETf 13348
#define DRHP_0_INT_MASK_REGf 13349
#define DRHP_0_INT_REGf 13350
#define DRHP_1_INT_MASK_REGf 13351
#define DRHP_1_INT_REGf 13352
#define DRHP_2_INT_MASK_REGf 13353
#define DRHP_2_INT_REGf 13354
#define DRHP_3_INT_MASK_REGf 13355
#define DRHP_3_INT_REGf 13356
#define DRHP_N_DROPED_LOW_MULf 13357
#define DRHP_N_DROPED_LOW_MUL_Of 13358
#define DRHP_N_QUERY_DESTINATION_ABOVE_1K_INTf 13359
#define DRHP_N_QUERY_DESTINATION_ABOVE_1K_INT_MASKf 13360
#define DRHP_N_QUERY_EMPTY_LINK_MAP_INTf 13361
#define DRHP_N_QUERY_EMPTY_LINK_MAP_INT_MASKf 13362
#define DRHP_N_QUERY_EMPTY_MULTICAST_ID_INTf 13363
#define DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT_MASKf 13364
#define DRHP_N_QUERY_UNREACHABLE_MULTICAST_INTf 13365
#define DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT_MASKf 13366
#define DRHP_N_UNREACH_MC_DEST_IDf 13367
#define DRHP_N_UNREACH_MC_IDf 13368
#define DRHS_0_INT_MASK_REGf 13369
#define DRHS_0_INT_REGf 13370
#define DRHS_1_INT_MASK_REGf 13371
#define DRHS_1_INT_REGf 13372
#define DRHS_2_INT_MASK_REGf 13373
#define DRHS_2_INT_REGf 13374
#define DRHS_3_INT_MASK_REGf 13375
#define DRHS_3_INT_REGf 13376
#define DRHS_N_DROPED_LOW_MULf 13377
#define DRHS_N_DROPED_LOW_MUL_Of 13378
#define DRHS_N_QUERY_DESTINATION_ABOVE_1K_INTf 13379
#define DRHS_N_QUERY_DESTINATION_ABOVE_1K_INT_MASKf 13380
#define DRHS_N_QUERY_EMPTY_LINK_MAP_INTf 13381
#define DRHS_N_QUERY_EMPTY_LINK_MAP_INT_MASKf 13382
#define DRHS_N_QUERY_EMPTY_MULTICAST_ID_INTf 13383
#define DRHS_N_QUERY_EMPTY_MULTICAST_ID_INT_MASKf 13384
#define DRHS_N_QUERY_UNREACHABLE_MULTICAST_INTf 13385
#define DRHS_N_QUERY_UNREACHABLE_MULTICAST_INT_MASKf 13386
#define DRHS_N_UNREACH_MC_DEST_IDf 13387
#define DRHS_N_UNREACH_MC_IDf 13388
#define DRMAf 13389
#define DRM_PAR_ERRORf 13390
#define DRM_PAR_ERROR_INITf 13391
#define DRM_PAR_ERROR_MASKf 13392
#define DROPf 13393
#define DROPCNTf 13394
#define DROPCNT2BERRf 13395
#define DROPCNTAGINGf 13396
#define DROPCNTLENf 13397
#define DROPCNTLENBYTEf 13398
#define DROPCNTLRUf 13399
#define DROPCNTNOLRUf 13400
#define DROPCNTNOLRUBYTEf 13401
#define DROPCNTTHDf 13402
#define DROPCNTTHDBYTEf 13403
#define DROPCNTTYPEf 13404
#define DROPENDPOINTf 13405
#define DROPIFVIDDIFFERf 13406
#define DROPPEDPKTCOUNTf 13407
#define DROPPED_CELLf 13408
#define DROPPED_IP_0f 13409
#define DROPPED_IP_0_Of 13410
#define DROPPED_IP_1f 13411
#define DROPPED_IP_1_Of 13412
#define DROPPED_IP_2f 13413
#define DROPPED_IP_2_Of 13414
#define DROPPED_IP_3f 13415
#define DROPPED_IP_3_Of 13416
#define DROPPED_TOTALf 13417
#define DROPPED_TOTAL_Of 13418
#define DROPPED_UC_DB_INTf 13419
#define DROPPED_UC_DB_INT_MASKf 13420
#define DROPPED_UC_PD_INTf 13421
#define DROPPED_UC_PD_INT_MASKf 13422
#define DROPPKTCOUNTf 13423
#define DROPPLVLRJCTf 13424
#define DROPPRECEDENCEf 13425
#define DROPPRECEDENCEPROFILEf 13426
#define DROPP_LVL_RJCTf 13427
#define DROPRATEf 13428
#define DROPSTARTPOINTf 13429
#define DROP_1588_UNKNOWN_VERSIONf 13430
#define DROP_ALLf 13431
#define DROP_AT_IDRf 13432
#define DROP_BAA_EVENT_DEQHITf 13433
#define DROP_BPDUf 13434
#define DROP_CELLS_DLYf 13435
#define DROP_CELLS_ON_TRIGGERf 13436
#define DROP_CODEf 13437
#define DROP_COUNT_MSBf 13438
#define DROP_DATA_ENABLEf 13439
#define DROP_DATA_ENABLE_BITMAPf 13440
#define DROP_DESTINATIONf 13441
#define DROP_EAV_PKT_ON_NONEAV_PORTf 13442
#define DROP_ENf 13443
#define DROP_ENABLEf 13444
#define DROP_EN_IF_OUT_OF_SYNCf 13445
#define DROP_ERRORf 13446
#define DROP_ERROR_DISINTf 13447
#define DROP_HYSTERESIS_DE1f 13448
#define DROP_HYSTERESIS_DE2f 13449
#define DROP_HYSTERESIS_MAXf 13450
#define DROP_ICV_FAILED_PKTSf 13451
#define DROP_IF_DEST_NOT_VALIDf 13452
#define DROP_IF_ICV_FAILEDf 13453
#define DROP_IF_SIP_EQUALS_DIPf 13454
#define DROP_IF_VID_DIFFERf 13455
#define DROP_INDICATORf 13456
#define DROP_INVALID_1588_PKTf 13457
#define DROP_LEVELf 13458
#define DROP_LOW_PRI_CNT_Pf 13459
#define DROP_LOW_PRI_CNT_P_OVERFLOWf 13460
#define DROP_LOW_PRI_CNT_Sf 13461
#define DROP_LOW_PRI_CNT_S_OVERFLOWf 13462
#define DROP_MASKf 13463
#define DROP_NO_SA_SC_ERRORED_PKTSf 13464
#define DROP_ON_FLOW_PKT_NUM_ERROR_ENABLEf 13465
#define DROP_ON_FLOW_TABLE_ECC_ERROR_ENABLEf 13466
#define DROP_ON_FLOW_TIMESTAMP_ERROR_ENABLEf 13467
#define DROP_ON_IMEM_UNCORRECTABLE_ERRORf 13468
#define DROP_ON_KEYFIFO_UNCORRECTABLE_ERRORf 13469
#define DROP_ON_KEY_PARITY_ERRORf 13470
#define DROP_ON_L4_CHECKSUM_ERROR_ENABLEf 13471
#define DROP_ON_MATCH_PARITY_ERRORf 13472
#define DROP_ON_PACKET_LENGTH_ERROR_ENABLEf 13473
#define DROP_ON_PMEM_UNCORRECTABLE_ERRORf 13474
#define DROP_ON_PROG_NOT_CONFIGUREDf 13475
#define DROP_ON_PROG_TOO_LONGf 13476
#define DROP_ON_REDf 13477
#define DROP_ON_TAGFIFO_UNCORRECTABLE_ERRORf 13478
#define DROP_ON_WRONG_SOP_EN_S0f 13479
#define DROP_ON_WRONG_SOP_EN_S1f 13480
#define DROP_ON_WRONG_SOP_EN_S3f 13481
#define DROP_ON_WRONG_SOP_EN_S4f 13482
#define DROP_OPTIONALf 13483
#define DROP_ORIGINAL_COPYf 13484
#define DROP_ORIGINAL_PACKETf 13485
#define DROP_PACKET_ON_PARITY_ERRORf 13486
#define DROP_PG0_1ST_FRAGMENTf 13487
#define DROP_PG0_ANY_FRAGMENTf 13488
#define DROP_PG0_NON_FRAGMENTf 13489
#define DROP_PG1_1ST_FRAGMENTf 13490
#define DROP_PG1_ANY_FRAGMENTf 13491
#define DROP_PG1_NON_FRAGMENTf 13492
#define DROP_PKT_WHEN_ADM_CTL_DENYf 13493
#define DROP_PRECEDENCEf 13494
#define DROP_PRECEDENCE_0f 13495
#define DROP_PRECEDENCE_1f 13496
#define DROP_PRECEDENCE_2f 13497
#define DROP_PRECEDENCE_3f 13498
#define DROP_PRECEDENCE_PROFILEf 13499
#define DROP_REASONSf 13500
#define DROP_REPLAY_FAILED_PKTSf 13501
#define DROP_RESERVEDf 13502
#define DROP_RESOURCEf 13503
#define DROP_RX_PKT_ON_CHAIN_ENDf 13504
#define DROP_SHAPED_EVENT_DEQHITf 13505
#define DROP_STATEf 13506
#define DROP_STATE_BMP0f 13507
#define DROP_STATE_BMP1f 13508
#define DROP_STATE_GREENf 13509
#define DROP_STATE_REDf 13510
#define DROP_STATE_YELLOWf 13511
#define DROP_THRESHOLDf 13512
#define DROP_THRESH_DE1f 13513
#define DROP_THRESH_DE2f 13514
#define DROP_TX_DATA_ON_LINK_INTERRUPTf 13515
#define DROP_TX_DATA_ON_LOCAL_FAULTf 13516
#define DROP_TX_DATA_ON_REMOTE_FAULTf 13517
#define DROP_TX_PRT_BITS0_CH0f 13518
#define DROP_TX_PRT_BITS0_CH1f 13519
#define DROP_TX_PRT_BITS0_CH2f 13520
#define DROP_TX_PRT_BITS0_CH3f 13521
#define DROP_UNCONTROLLED_PORT_ONLY_PKTSf 13522
#define DROP_VECTORf 13523
#define DRPA_LINK_ACTV_ERR_P_INTf 13524
#define DRPA_LINK_ACTV_ERR_P_INT_MASKf 13525
#define DRPA_LINK_ACTV_ERR_S_INTf 13526
#define DRPA_LINK_ACTV_ERR_S_INT_MASKf 13527
#define DRPB_LINK_ACTV_ERR_P_INTf 13528
#define DRPB_LINK_ACTV_ERR_P_INT_MASKf 13529
#define DRPB_LINK_ACTV_ERR_S_INTf 13530
#define DRPB_LINK_ACTV_ERR_S_INT_MASKf 13531
#define DRPPROBf 13532
#define DRPPROBINDX1f 13533
#define DRPPROBINDX2f 13534
#define DRPTHf 13535
#define DRP_IP_P_INTf 13536
#define DRP_IP_P_INT_MASKf 13537
#define DRP_IP_S_INTf 13538
#define DRP_IP_S_INT_MASKf 13539
#define DRP_PROBf 13540
#define DRP_PROB_INDX_1f 13541
#define DRP_PROB_INDX_2f 13542
#define DRP_THf 13543
#define DRR_REQ_FIFO_OVERFLOWf 13544
#define DRR_REQ_FIFO_OVERFLOW_DISINTf 13545
#define DRR_REQ_FIFO_PARITYf 13546
#define DRR_REQ_FIFO_PARITY_DISINTf 13547
#define DRR_REQ_FIFO_UNDERFLOWf 13548
#define DRR_REQ_FIFO_UNDERFLOW_DISINTf 13549
#define DRWEf 13550
#define DSCKf 13551
#define DSCPf 13552
#define DSCP_AND_ECN_ENf 13553
#define DSCP_EXPf 13554
#define DSCP_EXP_MAP_INITIATE_PAR_ERRf 13555
#define DSCP_EXP_MAP_PARITY_ERR_MASKf 13556
#define DSCP_EXP_REMARK_INITIATE_PAR_ERRf 13557
#define DSCP_EXP_REMARK_PARITY_ERR_MASKf 13558
#define DSCP_EXP_TO_PCP_DEIf 13559
#define DSCP_EXP_TO_PCP_DEI_INITIATE_PAR_ERRf 13560
#define DSCP_EXP_TO_PCP_DEI_PARITY_ERR_MASKf 13561
#define DSCP_KEYf 13562
#define DSCP_MAPf 13563
#define DSCP_MAPPING_PTRf 13564
#define DSCP_MAP_PAR_ENf 13565
#define DSCP_PAR_ERRf 13566
#define DSCP_PDAf 13567
#define DSCP_PMf 13568
#define DSCP_REMARK_DATAf 13569
#define DSCP_REMARK_INITIATE_PAR_ERRf 13570
#define DSCP_REMARK_PARITY_ERR_MASKf 13571
#define DSCP_SELf 13572
#define DSCP_SRCf 13573
#define DSCP_TABLE_CORRECTED_ERRORf 13574
#define DSCP_TABLE_CORRECTED_ERROR_DISINTf 13575
#define DSCP_TABLE_ENABLE_ECCf 13576
#define DSCP_TABLE_FORCE_UNCORRECTABLE_ERRORf 13577
#define DSCP_TABLE_INITf 13578
#define DSCP_TABLE_INIT_DONEf 13579
#define DSCP_TABLE_PARITY_ENf 13580
#define DSCP_TABLE_PAR_ERRf 13581
#define DSCP_TABLE_PDAf 13582
#define DSCP_TABLE_PMf 13583
#define DSCP_TABLE_TMf 13584
#define DSCP_TABLE_UNCORRECTED_ERRORf 13585
#define DSCP_TABLE_UNCORRECTED_ERROR_DISINTf 13586
#define DSCP_TMf 13587
#define DSCP_UNUSEDf 13588
#define DSCP_WWf 13589
#define DSCRDALLPKTf 13590
#define DSCRDDPf 13591
#define DSCRD_ALL_PKTf 13592
#define DSCRD_DPf 13593
#define DSFRAGf 13594
#define DSFRAG_DISINTf 13595
#define DSFRAG_SELf 13596
#define DSICMPf 13597
#define DSICMP_DISINTf 13598
#define DSICMP_SELf 13599
#define DSIZEf 13600
#define DSL2HEf 13601
#define DSL2HE_DISINTf 13602
#define DSL2HE_SELf 13603
#define DSL3HEf 13604
#define DSL3HE_DISINTf 13605
#define DSL3HE_SELf 13606
#define DSL4HEf 13607
#define DSL4HE_DISINTf 13608
#define DSL4HE_SELf 13609
#define DSM_PAR_ERRORf 13610
#define DSM_PAR_ERROR_INITf 13611
#define DSM_PAR_ERROR_MASKf 13612
#define DSPf 13613
#define DSPETHTYPEf 13614
#define DSPEVENTTABLEf 13615
#define DSPGENERATIONEN_Nf 13616
#define DSPG_CMD_FIFO_0_INITIATE_PAR_ERRf 13617
#define DSPG_CMD_FIFO_0_PARITY_ERR_MASKf 13618
#define DSPG_CMD_FIFO_1_INITIATE_PAR_ERRf 13619
#define DSPG_CMD_FIFO_1_PARITY_ERR_MASKf 13620
#define DSPHEADER0f 13621
#define DSPHEADER1f 13622
#define DSPHEADERSIZE_Nf 13623
#define DSP_2_PORT_MAP__DSPPf 13624
#define DSP_EVENT_ROUTE_ENTRYf 13625
#define DSP_EVENT_ROUTE_INITIATE_PAR_ERRf 13626
#define DSP_EVENT_ROUTE_LINEf 13627
#define DSP_EVENT_ROUTE_PARITY_ERR_MASKf 13628
#define DSP_EVENT_ROUTE_TO_DSP_0f 13629
#define DSP_EVENT_ROUTE_TO_DSP_1f 13630
#define DSP_EVENT_ROUTE_TO_LOOPBACKf 13631
#define DSP_FIRST_CMD_OFFSETf 13632
#define DSP_GENERATION_ENf 13633
#define DSP_HEADERf 13634
#define DSP_HEADER_SIZEf 13635
#define DSP_IDENTIFIER_BYTES_TO_SKIPf 13636
#define DSP_IDENTIFIER_CHECKf 13637
#define DSP_IDENTIFIER_IDf 13638
#define DSP_IDENTIFIER_MASKf 13639
#define DSP_PTR_MAP_INITIATE_PAR_ERRf 13640
#define DSP_PTR_MAP_PARITY_ERR_MASKf 13641
#define DSP_SOURCE_DEVICE_BYTES_TO_SKIPf 13642
#define DSP_SOURCE_DEVICE_IDENTIFIER_IDf 13643
#define DSP_SOURCE_DEVICE_IDENTIFIER_MASKf 13644
#define DSP_SOURCE_DEVICE_PERFORM_CHECKf 13645
#define DSSSTACKINGDISCARDf 13646
#define DSS_STACKING_INTf 13647
#define DSS_STACKING_INT_MASKf 13648
#define DSTDISCf 13649
#define DST_ADDRf 13650
#define DST_BURST_LENf 13651
#define DST_BURST_SIZEf 13652
#define DST_CACHE_CTRLf 13653
#define DST_CLASS_ID_SELf 13654
#define DST_CONTAINER_MODEf 13655
#define DST_CPUf 13656
#define DST_DISCARDf 13657
#define DST_DISCARD0f 13658
#define DST_DISCARD1f 13659
#define DST_DISCARD_0f 13660
#define DST_DISCARD_1f 13661
#define DST_DISCARD_2f 13662
#define DST_DISCARD_3f 13663
#define DST_HBIT_TMf 13664
#define DST_HBIT_WWf 13665
#define DST_HG_LOOKUP_BITMAPf 13666
#define DST_HITf 13667
#define DST_INCf 13668
#define DST_IPf 13669
#define DST_MODIDf 13670
#define DST_PORTf 13671
#define DST_PORT_MASKf 13672
#define DST_PORT_NUMf 13673
#define DST_PORT_NUM_CAPTf 13674
#define DST_PORT_NUM_MASKf 13675
#define DST_PORT_NUM_VALUEf 13676
#define DST_PP_PORT_CAPTf 13677
#define DST_PP_PORT_MASKf 13678
#define DST_PP_PORT_VALUEf 13679
#define DST_PROT_CTRLf 13680
#define DST_PVLAN_PORT_TYPEf 13681
#define DST_QUEUEf 13682
#define DST_REALM_IDf 13683
#define DST_SELECTf 13684
#define DST_SYSTEM_PORTf 13685
#define DST_SYSTEM_PORT_IDf 13686
#define DST_VIFf 13687
#define DS_QE_STATUSf 13688
#define DS_QE_STATUS_DISINTf 13689
#define DTf 13690
#define DTLf 13691
#define DTQ0RDADDRf 13692
#define DTQ0WRADDRf 13693
#define DTQ1RDADDRf 13694
#define DTQ1WRADDRf 13695
#define DTQ2RDADDRf 13696
#define DTQ2WRADDRf 13697
#define DTQ3RDADDRf 13698
#define DTQ3WRADDRf 13699
#define DTQ4RDADDRf 13700
#define DTQ4WRADDRf 13701
#define DTQ5RDADDRf 13702
#define DTQ5WRADDRf 13703
#define DTQ6RDADDRf 13704
#define DTQ6WRADDRf 13705
#define DTQEGQTHf 13706
#define DTQMAXOCf 13707
#define DTQMAXOCQNUMf 13708
#define DTQSIZE0f 13709
#define DTQSIZE1f 13710
#define DTQSIZE2f 13711
#define DTQSIZE3f 13712
#define DTQSIZE4f 13713
#define DTQSIZE5f 13714
#define DTQSIZE6f 13715
#define DTQSTART0f 13716
#define DTQSTART1f 13717
#define DTQSTART2f 13718
#define DTQSTART3f 13719
#define DTQSTART4f 13720
#define DTQSTART5f 13721
#define DTQSTART6f 13722
#define DTQS_EMPTYf 13723
#define DTQS_EMPTY_MASKf 13724
#define DTQS_FULLf 13725
#define DTQS_FULL_MASKf 13726
#define DTQTH0f 13727
#define DTQTH1f 13728
#define DTQTH2f 13729
#define DTQTH3f 13730
#define DTQTH4f 13731
#define DTQTH5f 13732
#define DTQTH6f 13733
#define DTQ_0_RD_ADDRf 13734
#define DTQ_0_WR_ADDRf 13735
#define DTQ_1_RD_ADDRf 13736
#define DTQ_1_WR_ADDRf 13737
#define DTQ_2_IPT_OVTH_FCf 13738
#define DTQ_2_RD_ADDRf 13739
#define DTQ_2_WR_ADDRf 13740
#define DTQ_3_RD_ADDRf 13741
#define DTQ_3_WR_ADDRf 13742
#define DTQ_4_RD_ADDRf 13743
#define DTQ_4_WR_ADDRf 13744
#define DTQ_5_RD_ADDRf 13745
#define DTQ_5_WR_ADDRf 13746
#define DTQ_6_RD_ADDRf 13747
#define DTQ_6_WR_ADDRf 13748
#define DTQ_EGQ_THf 13749
#define DTQ_MAX_OCf 13750
#define DTQ_MAX_OC_QNUMf 13751
#define DTQ_SCH_FC_THf 13752
#define DTQ_SIZE_0f 13753
#define DTQ_SIZE_1f 13754
#define DTQ_SIZE_2f 13755
#define DTQ_SIZE_3f 13756
#define DTQ_SIZE_4f 13757
#define DTQ_SIZE_5f 13758
#define DTQ_SIZE_6f 13759
#define DTQ_START_0f 13760
#define DTQ_START_1f 13761
#define DTQ_START_2f 13762
#define DTQ_START_3f 13763
#define DTQ_START_4f 13764
#define DTQ_START_5f 13765
#define DTQ_START_6f 13766
#define DTQ_TH_0f 13767
#define DTQ_TH_1f 13768
#define DTQ_TH_2f 13769
#define DTQ_TH_3f 13770
#define DTQ_TH_4f 13771
#define DTQ_TH_5f 13772
#define DTQ_TH_6f 13773
#define DTRRXFULLf 13774
#define DTRRXFULL_Lf 13775
#define DTRTXFULLf 13776
#define DTRTXFULL_Lf 13777
#define DTR_MODEf 13778
#define DTU_ENf 13779
#define DTU_LTE_ADR0f 13780
#define DTU_LTE_ADR1f 13781
#define DTU_LTE_D0F_0f 13782
#define DTU_LTE_D0F_1f 13783
#define DTU_LTE_D0R_0f 13784
#define DTU_LTE_D0R_1f 13785
#define DTU_LTE_D1F_0f 13786
#define DTU_LTE_D1F_1f 13787
#define DTU_LTE_D1R_0f 13788
#define DTU_LTE_D1R_1f 13789
#define DTYPEf 13790
#define DTYPE0f 13791
#define DTYPE1f 13792
#define DTYPE10f 13793
#define DTYPE11f 13794
#define DTYPE12f 13795
#define DTYPE13f 13796
#define DTYPE14f 13797
#define DTYPE15f 13798
#define DTYPE2f 13799
#define DTYPE3f 13800
#define DTYPE4f 13801
#define DTYPE5f 13802
#define DTYPE6f 13803
#define DTYPE7f 13804
#define DTYPE8f 13805
#define DTYPE9f 13806
#define DT_ICFI_ACTIONf 13807
#define DT_IPRI_ACTIONf 13808
#define DT_ITAG_ACTIONf 13809
#define DT_MODEf 13810
#define DT_NOVT_VPRI_ACTIONf 13811
#define DT_NOVT_VTAG_ACTIONf 13812
#define DT_OCFI_ACTIONf 13813
#define DT_OFFSETf 13814
#define DT_OPRI_ACTIONf 13815
#define DT_OTAG_ACTIONf 13816
#define DT_PITAG_ACTIONf 13817
#define DT_POTAG_ACTIONf 13818
#define DT_SHIFTf 13819
#define DT_VT_VPRI_ACTIONf 13820
#define DT_VT_VTAG_ACTIONf 13821
#define DUf 13822
#define DUALSHAPERENAf 13823
#define DUAL_EJECT_MODEf 13824
#define DUAL_MODID_ENf 13825
#define DUAL_MODID_ENABLEf 13826
#define DUAL_PIPE_ENf 13827
#define DUAL_PORT_TX_CREDITSf 13828
#define DUAL_RANKf 13829
#define DUAL_SHAPER_ENAf 13830
#define DUAL_XGXS_MODE_SELf 13831
#define DUCTP_0_ECC_1B_ERR_MASKf 13832
#define DUCTP_0_ECC_2B_ERR_MASKf 13833
#define DUCTP_0_INITIATE_ECC_1B_ERRf 13834
#define DUCTP_0_INITIATE_ECC_2B_ERRf 13835
#define DUCTP_1_ECC_1B_ERR_MASKf 13836
#define DUCTP_1_ECC_2B_ERR_MASKf 13837
#define DUCTP_1_INITIATE_ECC_1B_ERRf 13838
#define DUCTP_1_INITIATE_ECC_2B_ERRf 13839
#define DUCTP_2_ECC_1B_ERR_MASKf 13840
#define DUCTP_2_ECC_2B_ERR_MASKf 13841
#define DUCTP_2_INITIATE_ECC_1B_ERRf 13842
#define DUCTP_2_INITIATE_ECC_2B_ERRf 13843
#define DUCTP_3_ECC_1B_ERR_MASKf 13844
#define DUCTP_3_ECC_2B_ERR_MASKf 13845
#define DUCTP_3_INITIATE_ECC_1B_ERRf 13846
#define DUCTP_3_INITIATE_ECC_2B_ERRf 13847
#define DUCTS_0_ECC_1B_ERR_MASKf 13848
#define DUCTS_0_ECC_2B_ERR_MASKf 13849
#define DUCTS_0_INITIATE_ECC_1B_ERRf 13850
#define DUCTS_0_INITIATE_ECC_2B_ERRf 13851
#define DUCTS_1_ECC_1B_ERR_MASKf 13852
#define DUCTS_1_ECC_2B_ERR_MASKf 13853
#define DUCTS_1_INITIATE_ECC_1B_ERRf 13854
#define DUCTS_1_INITIATE_ECC_2B_ERRf 13855
#define DUCTS_2_ECC_1B_ERR_MASKf 13856
#define DUCTS_2_ECC_2B_ERR_MASKf 13857
#define DUCTS_2_INITIATE_ECC_1B_ERRf 13858
#define DUCTS_2_INITIATE_ECC_2B_ERRf 13859
#define DUCTS_3_ECC_1B_ERR_MASKf 13860
#define DUCTS_3_ECC_2B_ERR_MASKf 13861
#define DUCTS_3_INITIATE_ECC_1B_ERRf 13862
#define DUCTS_3_INITIATE_ECC_2B_ERRf 13863
#define DUMMYf 13864
#define DUMMY0f 13865
#define DUMMY1f 13866
#define DUMMYDATA0f 13867
#define DUMMYDATA1f 13868
#define DUMMYDATA2f 13869
#define DUMMYDATA3f 13870
#define DUMMYDATA4f 13871
#define DUMMYDATA5f 13872
#define DUMMYDATA6f 13873
#define DUMMYDATA7f 13874
#define DUMMY_0f 13875
#define DUMMY_1f 13876
#define DUMMY_2f 13877
#define DUMMY_3f 13878
#define DUMMY_BITSf 13879
#define DUMMY_CYCLESf 13880
#define DUMMY_INDEXf 13881
#define DUMMY_IPMCf 13882
#define DUMMY_IPMC_0f 13883
#define DUMMY_IPMC_1f 13884
#define DUMMY_IPMC_2f 13885
#define DUMMY_IPMC_3f 13886
#define DUMMY_KEY_BITSf 13887
#define DUMMY_V6f 13888
#define DUMMY_V6_0f 13889
#define DUMMY_V6_1f 13890
#define DUMMY_V6_2f 13891
#define DUMMY_V6_3f 13892
#define DUMMY_VLAN_IDf 13893
#define DUPLEXf 13894
#define DUPLEX_STATf 13895
#define DUPLEX_STATUSf 13896
#define DUPLICATEf 13897
#define DUPLICATE_PTRf 13898
#define DUPLICATE_PTR_DISINTf 13899
#define DUP_BLK_OFFSETf 13900
#define DUP_IPV4f 13901
#define DUP_IPV6_128f 13902
#define DUP_IPV6_64f 13903
#define DUP_L2f 13904
#define DURATIONSELECTf 13905
#define DUTYHI_CNT_0f 13906
#define DUTYHI_CNT_1f 13907
#define DUTYHI_CNT_2f 13908
#define DUTYHI_CNT_3f 13909
#define DVPf 13910
#define DVP_ATTRIBUTE_1_INDEXf 13911
#define DVP_GROUP_PTRf 13912
#define DVP_IS_NETWORK_PORTf 13913
#define DVP_LAG_IDf 13914
#define DVP_NETWORK_GROUPf 13915
#define DVP_PDAf 13916
#define DVP_PROFILEf 13917
#define DVP_PROFILE_ECC_ENf 13918
#define DVP_RES_INFOf 13919
#define DVP_TMf 13920
#define DVSCALENDARSELCHNIFXXf 13921
#define DVSCALENDARSELCPUf 13922
#define DVSCALENDARSELRCYf 13923
#define DVSCREDITCNTf 13924
#define DVSCREDITCNTOVF_FINf 13925
#define DVSFCCNTf 13926
#define DVSFCCNTFINf 13927
#define DVSFC_CNTf 13928
#define DVSFC_CNT_OVF_FINf 13929
#define DVSFILTERNIFf 13930
#define DVSFILTERPORTf 13931
#define DVSLINKCNTf 13932
#define DVSMAXRCILEVELf 13933
#define DVSRCICNTf 13934
#define DVSRCICNTFINf 13935
#define DVSRCILEVELf 13936
#define DVSRCI_CNTf 13937
#define DVSRCI_CNT_OVF_FINf 13938
#define DVS_CALENDAR_SEL_CH_NI_FXXf 13939
#define DVS_CREDIT_CNTf 13940
#define DVS_CREDIT_CNT_OVF_FINf 13941
#define DVS_FILTER_NIFf 13942
#define DVS_FILTER_PORTf 13943
#define DVS_LINK_CNTf 13944
#define DVS_MAX_RCI_LEVELf 13945
#define DVS_RCI_LEVELf 13946
#define DW0f 13947
#define DW0_PARTIALf 13948
#define DW0_TCAM_WR_ADDR_B0f 13949
#define DW1f 13950
#define DW2f 13951
#define DW3f 13952
#define DW4f 13953
#define DW5f 13954
#define DW6f 13955
#define DW7f 13956
#define DW8f 13957
#define DW9f 13958
#define DWBf 13959
#define DWF1f 13960
#define DWF1_MASKf 13961
#define DWF2f 13962
#define DWF2_MASKf 13963
#define DWF3f 13964
#define DWF3_MASKf 13965
#define DWF4f 13966
#define DWF4_MASKf 13967
#define DWM_8P_INITIATE_PAR_ERRf 13968
#define DWM_8P_PARITY_ERR_MASKf 13969
#define DWM_INITIATE_PAR_ERRf 13970
#define DWM_PARITY_ERR_MASKf 13971
#define DWORDf 13972
#define DWRESERVEDf 13973
#define DWRESERVED_MASKf 13974
#define DWRR_OR_SHAPINGf 13975
#define DW_CNTf 13976
#define DW_DOUBLE_WIDE_MODEf 13977
#define DW_DOUBLE_WIDE_MODE_MASKf 13978
#define DW_REQUIREDf 13979
#define DYNAMICf 13980
#define DYNAMICCELLCOUNTf 13981
#define DYNAMIC_ENABLEf 13982
#define DYNAMIC_MEMORY_ENf 13983
#define DYNAMIC_MODEf 13984
#define DYNCELLLIMITf 13985
#define DYNCELLRESETLIMITf 13986
#define DYNCELLRESETLIMITSELf 13987
#define DYNCELLSETLIMITf 13988
#define DYNMf 13989
#define DYNODTLENGTHf 13990
#define DYNODTSTARTDELAYf 13991
#define DYNPKTCNTPORTf 13992
#define DYNRESETLIMPORTf 13993
#define DYNXQCNTPORTf 13994
#define DYN_CLK_ENf 13995
#define DYN_ODT_LENGTHf 13996
#define DYN_ODT_START_DELAYf 13997
#define DYN_UPD_FSM0_COMPLETE_INTERRUPTf 13998
#define DYN_UPD_FSM0_COMPLETE_INTERRUPT_DISINTf 13999
#define DYN_UPD_FSM1_COMPLETE_INTERRUPTf 14000
#define DYN_UPD_FSM1_COMPLETE_INTERRUPT_DISINTf 14001
#define DYN_UPD_FSM2_COMPLETE_INTERRUPTf 14002
#define DYN_UPD_FSM2_COMPLETE_INTERRUPT_DISINTf 14003
#define DYN_UPD_FSM3_COMPLETE_INTERRUPTf 14004
#define DYN_UPD_FSM3_COMPLETE_INTERRUPT_DISINTf 14005
#define DYN_XQ_ENf 14006
#define D_BYTES_12_15f 14007
#define D_ID0f 14008
#define D_ID1f 14009
#define D_ID_MASK0f 14010
#define D_ID_MASK1f 14011
#define D_REQ_FIFO_OVERFLOWf 14012
#define D_REQ_FIFO_OVERFLOW_DISINTf 14013
#define D_REQ_FIFO_PARITYf 14014
#define D_REQ_FIFO_PARITY_DISINTf 14015
#define D_REQ_FIFO_UNDERFLOWf 14016
#define D_REQ_FIFO_UNDERFLOW_DISINTf 14017
#define D_RESOURCEf 14018
#define D_RESOURCE_CFAPE_FULLf 14019
#define D_RESOURCE_CFAPE_VLDf 14020
#define D_RESOURCE_CFAPI_FULLf 14021
#define D_RESOURCE_CFAPI_VLDf 14022
#define D_RESOURCE_E2EFCf 14023
#define D_RESOURCE_E2EFC_EMAf 14024
#define D_RESOURCE_E2EFC_EXTf 14025
#define D_RESOURCE_E2EFC_INTf 14026
#define D_RESOURCE_E2EFC_QENf 14027
#define D_RESOURCE_E2EFC_RQEf 14028
#define D_RESOURCE_MTRIf 14029
#define D_RESOURCE_NO_DEST_PORTf 14030
#define D_RESOURCE_ONLY_EMIRRORf 14031
#define D_RESOURCE_PBI_DISCARDf 14032
#define D_RESOURCE_THDI_EMAf 14033
#define D_RESOURCE_THDI_EXTf 14034
#define D_RESOURCE_THDI_INTf 14035
#define D_RESOURCE_THDI_QENf 14036
#define D_RESOURCE_THDI_RQEf 14037
#define D_RESOURCE_THDO_EMAf 14038
#define D_RESOURCE_THDO_RQEEf 14039
#define D_RESOURCE_THDO_RQEIf 14040
#define D_RESOURCE_THDO_RQEQf 14041
#define D_RESOURCE_THDO_UC_BUFFf 14042
#define D_RESOURCE_THDO_UC_QENf 14043
#define D_RESOURCE_TOQ_QEN_FULLf 14044
#define D_RESOURCE_WREDf 14045
#define D_TYPEf 14046
#define D_TYPE_MASKf 14047
#define E2ECC_DATA_HDR_0f 14048
#define E2ECC_DATA_HDR_0_HIf 14049
#define E2ECC_DATA_HDR_0_LOf 14050
#define E2ECC_DATA_HDR_1f 14051
#define E2ECC_DATA_HDR_1_HIf 14052
#define E2ECC_DATA_HDR_1_LOf 14053
#define E2ECC_HCFC_TIMERf 14054
#define E2ECC_HOL_ENf 14055
#define E2ECC_MODULE_HDR_0f 14056
#define E2ECC_MODULE_HDR_0_HIf 14057
#define E2ECC_MODULE_HDR_0_LOf 14058
#define E2ECC_MODULE_HDR_1f 14059
#define E2ECC_MODULE_HDR_1_HIf 14060
#define E2ECC_MODULE_HDR_1_LOf 14061
#define E2ECC_RPT_ENf 14062
#define E2ECNT_PTRf 14063
#define E2EFCPARITYERRORf 14064
#define E2EFCPARITYERRORINTMASKf 14065
#define E2EFC_COUNT_IDf 14066
#define E2EFC_CTR_IDf 14067
#define E2EFC_DATA_HDR_0f 14068
#define E2EFC_DATA_HDR_0_HIf 14069
#define E2EFC_DATA_HDR_0_LOf 14070
#define E2EFC_DATA_HDR_1f 14071
#define E2EFC_DATA_HDR_1_HIf 14072
#define E2EFC_DATA_HDR_1_LOf 14073
#define E2EFC_DEQ_VALIDf 14074
#define E2EFC_EMA_CNT_OVERFLOWf 14075
#define E2EFC_EMA_CNT_OVERFLOW_DISINTf 14076
#define E2EFC_EMA_CNT_UNDERRUNf 14077
#define E2EFC_EMA_CNT_UNDERRUN_DISINTf 14078
#define E2EFC_EMA_OVERFLOW_CNT_IDf 14079
#define E2EFC_EMA_UNDERRUN_CNT_IDf 14080
#define E2EFC_ERR_ENf 14081
#define E2EFC_EXT_CNT_OVERFLOWf 14082
#define E2EFC_EXT_CNT_OVERFLOW_DISINTf 14083
#define E2EFC_EXT_CNT_UNDERRUNf 14084
#define E2EFC_EXT_CNT_UNDERRUN_DISINTf 14085
#define E2EFC_EXT_OVERFLOW_CNT_IDf 14086
#define E2EFC_EXT_UNDERRUN_CNT_IDf 14087
#define E2EFC_INTRf 14088
#define E2EFC_INTR_DISINTf 14089
#define E2EFC_INT_CNT_OVERFLOWf 14090
#define E2EFC_INT_CNT_OVERFLOW_DISINTf 14091
#define E2EFC_INT_CNT_UNDERRUNf 14092
#define E2EFC_INT_CNT_UNDERRUN_DISINTf 14093
#define E2EFC_INT_OVERFLOW_CNT_IDf 14094
#define E2EFC_INT_UNDERRUN_CNT_IDf 14095
#define E2EFC_MODULE_HDR_0f 14096
#define E2EFC_MODULE_HDR_0_HIf 14097
#define E2EFC_MODULE_HDR_0_LOf 14098
#define E2EFC_MODULE_HDR_1f 14099
#define E2EFC_MODULE_HDR_1_HIf 14100
#define E2EFC_MODULE_HDR_1_LOf 14101
#define E2EFC_PARITY_CHK_ENf 14102
#define E2EFC_PARITY_GEN_ENf 14103
#define E2EFC_PARITY_STAT_CLEARf 14104
#define E2EFC_PAR_ERRf 14105
#define E2EFC_PAR_ERR_ENf 14106
#define E2EFC_PRI_BKPf 14107
#define E2EFC_QEN_CNT_OVERFLOWf 14108
#define E2EFC_QEN_CNT_OVERFLOW_DISINTf 14109
#define E2EFC_QEN_CNT_UNDERRUNf 14110
#define E2EFC_QEN_CNT_UNDERRUN_DISINTf 14111
#define E2EFC_QEN_OVERFLOW_CNT_IDf 14112
#define E2EFC_QEN_UNDERRUN_CNT_IDf 14113
#define E2EFC_REFRESH_ENf 14114
#define E2EFC_RQE_CNT_OVERFLOWf 14115
#define E2EFC_RQE_CNT_OVERFLOW_DISINTf 14116
#define E2EFC_RQE_CNT_UNDERRUNf 14117
#define E2EFC_RQE_CNT_UNDERRUN_DISINTf 14118
#define E2EFC_RQE_OVERFLOW_CNT_IDf 14119
#define E2EFC_RQE_UNDERRUN_CNT_IDf 14120
#define E2EFC_VLDf 14121
#define E2EMOD_PTRf 14122
#define E2ESRC_PIDf 14123
#define E2E_CC_CAPTf 14124
#define E2E_CC_DROP_DISINTf 14125
#define E2E_CC_DROP_SELf 14126
#define E2E_CC_MASKf 14127
#define E2E_CC_VALUEf 14128
#define E2E_ENABLEf 14129
#define E2E_HOL_ENf 14130
#define E2E_HOL_STATUS0_CORRECTED_ERRORf 14131
#define E2E_HOL_STATUS0_CORRECTED_ERROR_DISINTf 14132
#define E2E_HOL_STATUS0_ENABLE_ECCf 14133
#define E2E_HOL_STATUS0_FORCE_UNCORRECTABLE_ERRORf 14134
#define E2E_HOL_STATUS0_INITf 14135
#define E2E_HOL_STATUS0_INIT_DONEf 14136
#define E2E_HOL_STATUS0_PMf 14137
#define E2E_HOL_STATUS0_TMf 14138
#define E2E_HOL_STATUS0_UNCORRECTED_ERRORf 14139
#define E2E_HOL_STATUS0_UNCORRECTED_ERROR_DISINTf 14140
#define E2E_HOL_STATUS1_CORRECTED_ERRORf 14141
#define E2E_HOL_STATUS1_CORRECTED_ERROR_DISINTf 14142
#define E2E_HOL_STATUS1_ENABLE_ECCf 14143
#define E2E_HOL_STATUS1_FORCE_UNCORRECTABLE_ERRORf 14144
#define E2E_HOL_STATUS1_INITf 14145
#define E2E_HOL_STATUS1_INIT_DONEf 14146
#define E2E_HOL_STATUS1_PMf 14147
#define E2E_HOL_STATUS1_TMf 14148
#define E2E_HOL_STATUS1_UNCORRECTED_ERRORf 14149
#define E2E_HOL_STATUS1_UNCORRECTED_ERROR_DISINTf 14150
#define E2E_HOL_STATUS2_CORRECTED_ERRORf 14151
#define E2E_HOL_STATUS2_CORRECTED_ERROR_DISINTf 14152
#define E2E_HOL_STATUS2_ENABLE_ECCf 14153
#define E2E_HOL_STATUS2_FORCE_UNCORRECTABLE_ERRORf 14154
#define E2E_HOL_STATUS2_INITf 14155
#define E2E_HOL_STATUS2_INIT_DONEf 14156
#define E2E_HOL_STATUS2_PMf 14157
#define E2E_HOL_STATUS2_TMf 14158
#define E2E_HOL_STATUS2_UNCORRECTED_ERRORf 14159
#define E2E_HOL_STATUS2_UNCORRECTED_ERROR_DISINTf 14160
#define E2E_HOL_STATUS3_CORRECTED_ERRORf 14161
#define E2E_HOL_STATUS3_CORRECTED_ERROR_DISINTf 14162
#define E2E_HOL_STATUS3_ENABLE_ECCf 14163
#define E2E_HOL_STATUS3_FORCE_UNCORRECTABLE_ERRORf 14164
#define E2E_HOL_STATUS3_INITf 14165
#define E2E_HOL_STATUS3_INIT_DONEf 14166
#define E2E_HOL_STATUS3_PMf 14167
#define E2E_HOL_STATUS3_TMf 14168
#define E2E_HOL_STATUS3_UNCORRECTED_ERRORf 14169
#define E2E_HOL_STATUS3_UNCORRECTED_ERROR_DISINTf 14170
#define E2E_HOL_STATUS_1_DCMf 14171
#define E2E_HOL_STATUS_1_HI_TMf 14172
#define E2E_HOL_STATUS_1_PARITY_ENf 14173
#define E2E_HOL_STATUS_1_PAR_ERRf 14174
#define E2E_HOL_STATUS_1_PDA_0f 14175
#define E2E_HOL_STATUS_1_PDA_1f 14176
#define E2E_HOL_STATUS_1_PDA_2f 14177
#define E2E_HOL_STATUS_1_PMf 14178
#define E2E_HOL_STATUS_1_TMf 14179
#define E2E_HOL_STATUS_DCMf 14180
#define E2E_HOL_STATUS_HI_TMf 14181
#define E2E_HOL_STATUS_PARITY_ENf 14182
#define E2E_HOL_STATUS_PAR_ERRf 14183
#define E2E_HOL_STATUS_PDA_0f 14184
#define E2E_HOL_STATUS_PDA_1f 14185
#define E2E_HOL_STATUS_PDA_2f 14186
#define E2E_HOL_STATUS_PMf 14187
#define E2E_HOL_STATUS_TMf 14188
#define E2E_HOL_STATUS_WWf 14189
#define E2E_IBP_ENf 14190
#define E2E_IBP_PKT_CAPTf 14191
#define E2E_IBP_PKT_MASKf 14192
#define E2E_IBP_PKT_VALUEf 14193
#define E2E_LOW_LATENCY_ENf 14194
#define E2E_MAXTIMER_SELf 14195
#define E2E_MINTIMER_SELf 14196
#define EADDRf 14197
#define EADD_ERSPAN_OUTER_VLANf 14198
#define EADD_OPTIONAL_HEADERf 14199
#define EADD_TRILL_OUTER_VLANf 14200
#define EARLY_BRESP_ENf 14201
#define EARLY_CRSf 14202
#define EARLY_DEMAND_REQf 14203
#define EARLY_DEMAND_REQ_DISINTf 14204
#define EARLY_E2E_SELECTf 14205
#define EARLY_FULLf 14206
#define EARLY_FULL_RESET_THRf 14207
#define EARLY_FULL_THRf 14208
#define EARLY_GRANT_ERRORf 14209
#define EARLY_GRANT_ERROR_DISINTf 14210
#define EARLY_SLEEPf 14211
#define EAV_CAPABLEf 14212
#define EAV_DATA_PKTf 14213
#define EAV_ENABLEf 14214
#define EAV_MODEf 14215
#define EAV_MODE_0f 14216
#define EAV_MODE_1f 14217
#define EAV_MODE_2f 14218
#define EAV_MODE_3f 14219
#define EAV_THD_SEL_6LSBf 14220
#define EB3_ADDR_PARITY_ENABLEf 14221
#define EB3_DATA_PARITY_ENABLEf 14222
#define EB3_PARITY_DEBUG_CTRL_BITf 14223
#define EB3_PARITY_INTRf 14224
#define EB3_PARITY_INTR_CLEARf 14225
#define EB3_PARITY_INTR_MASKf 14226
#define EB3_PARITY_POLARITY_CFGf 14227
#define EBI_CS_0_ADDR_1FC0_XORf 14228
#define EBI_CS_0_SELf 14229
#define EBI_CS_0_USES_NANDf 14230
#define EBI_CS_1_ADDR_1FC0_XORf 14231
#define EBI_CS_1_SELf 14232
#define EBI_CS_1_USES_NANDf 14233
#define EBI_CS_2_ADDR_1FC0_XORf 14234
#define EBI_CS_2_SELf 14235
#define EBI_CS_2_USES_NANDf 14236
#define EBI_CS_3_ADDR_1FC0_XORf 14237
#define EBI_CS_3_SELf 14238
#define EBI_CS_3_USES_NANDf 14239
#define EBI_CS_4_ADDR_1FC0_XORf 14240
#define EBI_CS_4_SELf 14241
#define EBI_CS_4_USES_NANDf 14242
#define EBI_CS_5_ADDR_1FC0_XORf 14243
#define EBI_CS_5_SELf 14244
#define EBI_CS_5_USES_NANDf 14245
#define EBI_CS_6_ADDR_1FC0_XORf 14246
#define EBI_CS_6_SELf 14247
#define EBI_CS_6_USES_NANDf 14248
#define EBI_CS_7_ADDR_1FC0_XORf 14249
#define EBI_CS_7_SELf 14250
#define EBI_CS_7_USES_NANDf 14251
#define EBLf 14252
#define EBL_0f 14253
#define EBL_1f 14254
#define EBL_2f 14255
#define EBL_3f 14256
#define EBSf 14257
#define EBS_EXPONENTf 14258
#define EBS_MANTISSAf 14259
#define EBS_MANTISSA_64f 14260
#define EBS_MANT_64f 14261
#define EB_ENABLEf 14262
#define EB_TREX2_DEBUG_ENABLEf 14263
#define ECB_BP_CLR_THRf 14264
#define ECB_BP_SET_THRf 14265
#define ECB_COUNTf 14266
#define ECB_DED_COUNTf 14267
#define ECB_DED_COUNT_WRAPf 14268
#define ECB_DED_ERRf 14269
#define ECB_EMPTYf 14270
#define ECB_ER_CUR_COUNTf 14271
#define ECB_FIFO_DEPTHf 14272
#define ECB_FULLf 14273
#define ECB_HI_ACCUMf 14274
#define ECB_INJECT_PERRf 14275
#define ECB_PERR_MODE_SINGLEf 14276
#define ECB_RPf 14277
#define ECB_SEC_COUNTf 14278
#define ECB_SEC_COUNT_WRAPf 14279
#define ECB_SEC_ERRf 14280
#define ECB_SHOW_CUR_COUNTf 14281
#define ECB_WPf 14282
#define ECCf 14283
#define ECC0f 14284
#define ECC0_ALLf 14285
#define ECC1f 14286
#define ECC1_ALLf 14287
#define ECC2f 14288
#define ECC2_ALLf 14289
#define ECC3f 14290
#define ECC3_ALLf 14291
#define ECC4f 14292
#define ECC4_ALLf 14293
#define ECC5f 14294
#define ECC5_ALLf 14295
#define ECC6f 14296
#define ECC6_ALLf 14297
#define ECC7f 14298
#define ECC7_ALLf 14299
#define ECCERRORf 14300
#define ECCERRORFIXEDf 14301
#define ECCERRORFIXEDMASKf 14302
#define ECCERRORMASKf 14303
#define ECCERRVECf 14304
#define ECCINTREGMASKf 14305
#define ECCINTRERRf 14306
#define ECCINTRERRMASKf 14307
#define ECCPf 14308
#define ECCP0f 14309
#define ECCP1f 14310
#define ECCP2f 14311
#define ECCP3f 14312
#define ECCP4f 14313
#define ECCP5f 14314
#define ECCP6f 14315
#define ECCP7f 14316
#define ECCPBITSf 14317
#define ECCPDROPCNTf 14318
#define ECCP_0f 14319
#define ECCP_1f 14320
#define ECCP_2f 14321
#define ECCP_3f 14322
#define ECCP_4f 14323
#define ECC_0f 14324
#define ECC_1f 14325
#define ECC_11_0f 14326
#define ECC_127TO0f 14327
#define ECC_1B_BITMAPf 14328
#define ECC_1B_COUNTERf 14329
#define ECC_1B_ERROR_MASKf 14330
#define ECC_1B_ERROR_STATUSf 14331
#define ECC_1B_ERR_ADDRf 14332
#define ECC_1B_ERR_ADDRESSf 14333
#define ECC_1B_ERR_ADDR_VALIDf 14334
#define ECC_1B_ERR_CNTf 14335
#define ECC_1B_ERR_CNT_OVERFLOWf 14336
#define ECC_1B_ERR_INTf 14337
#define ECC_1B_ERR_INT_MASKf 14338
#define ECC_1B_ERR_INT_MASK_REGf 14339
#define ECC_1B_ERR_INT_REGf 14340
#define ECC_1B_MASKf 14341
#define ECC_2f 14342
#define ECC_255TO128f 14343
#define ECC_2BIT_CHECK_FAILf 14344
#define ECC_2B_BITMAPf 14345
#define ECC_2B_COUNTERf 14346
#define ECC_2B_ERROR_MASKf 14347
#define ECC_2B_ERROR_STATUSf 14348
#define ECC_2B_ERR_ADDRf 14349
#define ECC_2B_ERR_ADDRESSf 14350
#define ECC_2B_ERR_ADDR_VALIDf 14351
#define ECC_2B_ERR_CNTf 14352
#define ECC_2B_ERR_CNT_OVERFLOWf 14353
#define ECC_2B_ERR_INTf 14354
#define ECC_2B_ERR_INT_MASKf 14355
#define ECC_2B_ERR_INT_MASK_REGf 14356
#define ECC_2B_ERR_INT_REGf 14357
#define ECC_2B_ERR_RESET_LLFCf 14358
#define ECC_2B_MASKf 14359
#define ECC_3f 14360
#define ECC_383TO256f 14361
#define ECC_4f 14362
#define ECC_511TO384f 14363
#define ECC_Af 14364
#define ECC_ALLf 14365
#define ECC_CORRECTEDf 14366
#define ECC_CORRUPTf 14367
#define ECC_CORRUPT_0f 14368
#define ECC_CORRUPT_1f 14369
#define ECC_CORRUPT_2f 14370
#define ECC_CORRUPT_3f 14371
#define ECC_CORRUPT_4f 14372
#define ECC_C_ADDRf 14373
#define ECC_C_DATAf 14374
#define ECC_C_IDf 14375
#define ECC_C_SYNDf 14376
#define ECC_DISABLEf 14377
#define ECC_DISABLE_W_UC_ERRf 14378
#define ECC_DM_ERRORf 14379
#define ECC_DOUBLE_BIT_ERR_GENf 14380
#define ECC_DQ_ERRORf 14381
#define ECC_DROPf 14382
#define ECC_DROP_DISINTf 14383
#define ECC_DROP_SELf 14384
#define ECC_ENf 14385
#define ECC_ENABLEf 14386
#define ECC_ERRf 14387
#define ECC_ERRORf 14388
#define ECC_ERROR_1Bf 14389
#define ECC_ERROR_2Bf 14390
#define ECC_ERROR_ADDRESSf 14391
#define ECC_ERROR_ADDRESS0f 14392
#define ECC_ERROR_ADDRESS1f 14393
#define ECC_ERROR_ADDRESS2f 14394
#define ECC_ERROR_ADDRESS3f 14395
#define ECC_ERROR_ADDRESS4f 14396
#define ECC_ERROR_ADDRESS5f 14397
#define ECC_ERROR_ADDRESS_127TO0f 14398
#define ECC_ERROR_ADDRESS_255TO128f 14399
#define ECC_ERROR_ADDRESS_383TO256f 14400
#define ECC_ERROR_ADDRESS_511TO384f 14401
#define ECC_ERROR_ADDRESS_CTRL0f 14402
#define ECC_ERROR_ADDRESS_CTRL1f 14403
#define ECC_ERROR_ADDRESS_LSB0f 14404
#define ECC_ERROR_ADDRESS_LSB1f 14405
#define ECC_ERROR_ADDRESS_MSB0f 14406
#define ECC_ERROR_ADDRESS_MSB1f 14407
#define ECC_ERROR_DISINTf 14408
#define ECC_ERROR_FIXEDf 14409
#define ECC_ERROR_FIXED_MASKf 14410
#define ECC_ERROR_MASKf 14411
#define ECC_ERROR_MEM_IDf 14412
#define ECC_ERROR_TO_CPUf 14413
#define ECC_ERR_2Bf 14414
#define ECC_ERR_2B_MGRPf 14415
#define ECC_ERR_2B_MGRP_0f 14416
#define ECC_ERR_2B_MGRP_1f 14417
#define ECC_ERR_2B_MGRP_10f 14418
#define ECC_ERR_2B_MGRP_11f 14419
#define ECC_ERR_2B_MGRP_12f 14420
#define ECC_ERR_2B_MGRP_13f 14421
#define ECC_ERR_2B_MGRP_14f 14422
#define ECC_ERR_2B_MGRP_15f 14423
#define ECC_ERR_2B_MGRP_2f 14424
#define ECC_ERR_2B_MGRP_3f 14425
#define ECC_ERR_2B_MGRP_4f 14426
#define ECC_ERR_2B_MGRP_5f 14427
#define ECC_ERR_2B_MGRP_6f 14428
#define ECC_ERR_2B_MGRP_7f 14429
#define ECC_ERR_2B_MGRP_8f 14430
#define ECC_ERR_2B_MGRP_9f 14431
#define ECC_ERR_ADDRf 14432
#define ECC_ERR_CORRf 14433
#define ECC_ERR_CORRECTEDf 14434
#define ECC_ERR_CORRECTED_DISINTf 14435
#define ECC_ERR_CORR_DISINTf 14436
#define ECC_ERR_CORR_DOUBLE_FAULTf 14437
#define ECC_ERR_CORR_DOUBLE_FAULT_DISINTf 14438
#define ECC_ERR_DIST_B1f 14439
#define ECC_ERR_DIST_B2f 14440
#define ECC_ERR_DIST_B3f 14441
#define ECC_ERR_DIST_B4f 14442
#define ECC_ERR_INTERRUPTf 14443
#define ECC_ERR_INTERRUPT_MASKf 14444
#define ECC_ERR_INTERRUPT_REGISTER_TESTf 14445
#define ECC_ERR_MGRPf 14446
#define ECC_ERR_MGRP_0f 14447
#define ECC_ERR_MGRP_1f 14448
#define ECC_ERR_MGRP_10f 14449
#define ECC_ERR_MGRP_11f 14450
#define ECC_ERR_MGRP_12f 14451
#define ECC_ERR_MGRP_13f 14452
#define ECC_ERR_MGRP_14f 14453
#define ECC_ERR_MGRP_15f 14454
#define ECC_ERR_MGRP_2f 14455
#define ECC_ERR_MGRP_3f 14456
#define ECC_ERR_MGRP_4f 14457
#define ECC_ERR_MGRP_5f 14458
#define ECC_ERR_MGRP_6f 14459
#define ECC_ERR_MGRP_7f 14460
#define ECC_ERR_MGRP_8f 14461
#define ECC_ERR_MGRP_9f 14462
#define ECC_ERR_MULTIf 14463
#define ECC_ERR_OVQ_B1f 14464
#define ECC_ERR_OVQ_B2f 14465
#define ECC_ERR_OVQ_B3f 14466
#define ECC_ERR_OVQ_B4f 14467
#define ECC_ERR_UCORf 14468
#define ECC_ERR_UCOR_DISINTf 14469
#define ECC_ERR_UCOR_DOUBLE_FAULTf 14470
#define ECC_ERR_UCOR_DOUBLE_FAULT_DISINTf 14471
#define ECC_ERR_UNCORRECTEDf 14472
#define ECC_ERR_UNCORRECTED_DISINTf 14473
#define ECC_FIX_ENf 14474
#define ECC_GEN_ENABLEf 14475
#define ECC_INTERRUPT_REGISTER_TESTf 14476
#define ECC_INTR_ERRf 14477
#define ECC_INTR_ERR_MASKf 14478
#define ECC_LEVELf 14479
#define ECC_MIPS_CORRf 14480
#define ECC_MIPS_UNCORRf 14481
#define ECC_MULTI_MGRPf 14482
#define ECC_MULTI_MGRP_0f 14483
#define ECC_MULTI_MGRP_1f 14484
#define ECC_MULTI_MGRP_10f 14485
#define ECC_MULTI_MGRP_11f 14486
#define ECC_MULTI_MGRP_12f 14487
#define ECC_MULTI_MGRP_13f 14488
#define ECC_MULTI_MGRP_14f 14489
#define ECC_MULTI_MGRP_15f 14490
#define ECC_MULTI_MGRP_2f 14491
#define ECC_MULTI_MGRP_3f 14492
#define ECC_MULTI_MGRP_4f 14493
#define ECC_MULTI_MGRP_5f 14494
#define ECC_MULTI_MGRP_6f 14495
#define ECC_MULTI_MGRP_7f 14496
#define ECC_MULTI_MGRP_8f 14497
#define ECC_MULTI_MGRP_9f 14498
#define ECC_PARITYf 14499
#define ECC_PARITY_ENf 14500
#define ECC_PARITY_INTf 14501
#define ECC_PARITY_INT_MASKf 14502
#define ECC_SINGLE_BIT_ERR_GENf 14503
#define ECC_U_ADDRf 14504
#define ECC_U_DATAf 14505
#define ECC_U_IDf 14506
#define ECC_U_SYNDf 14507
#define ECFG_PSGf 14508
#define ECHOf 14509
#define ECHO_IN_SELf 14510
#define ECIINTf 14511
#define ECIINTENf 14512
#define ECIINTMASKf 14513
#define ECIINTREGf 14514
#define ECIPRESENTf 14515
#define ECI_INTERNAL_INTf 14516
#define ECI_INTERNAL_INT_MASKf 14517
#define ECL_FIFO_OVERFLOWf 14518
#define ECL_FIFO_OVERFLOW_DISINTf 14519
#define ECL_FIFO_PARITYf 14520
#define ECL_FIFO_PARITY_DISINTf 14521
#define ECL_FIFO_UNDERFLOWf 14522
#define ECL_FIFO_UNDERFLOW_DISINTf 14523
#define ECMPf 14524
#define ECMP0f 14525
#define ECMP1f 14526
#define ECMPGROUPSIZEf 14527
#define ECMPGROUPSIZEINDEXf 14528
#define ECMPLBHASHINDEXf 14529
#define ECMPLBKEYCOUNTf 14530
#define ECMPLBKEYSEEDf 14531
#define ECMPLBKEYSHIFTf 14532
#define ECMPLBKEYUSEINPORTf 14533
#define ECMP_COUNTf 14534
#define ECMP_COUNT0f 14535
#define ECMP_COUNT1f 14536
#define ECMP_COUNT_PMf 14537
#define ECMP_COUNT_TMf 14538
#define ECMP_DLB_DISABLEf 14539
#define ECMP_GRP_PAR_ERRf 14540
#define ECMP_GT8f 14541
#define ECMP_HASH_16BITSf 14542
#define ECMP_HASH_FIELD_UPPER_BITS_COUNTf 14543
#define ECMP_HASH_SALTf 14544
#define ECMP_HASH_SELf 14545
#define ECMP_HASH_UDFf 14546
#define ECMP_HASH_USE_DIPf 14547
#define ECMP_HASH_USE_RTAG7f 14548
#define ECMP_LB_HASH_INDEXf 14549
#define ECMP_LB_KEYSELECT0f 14550
#define ECMP_LB_KEYSELECT1f 14551
#define ECMP_LB_KEYSELECT2f 14552
#define ECMP_LB_KEYSELECT3f 14553
#define ECMP_LB_KEYSELECT4f 14554
#define ECMP_LB_KEYSELECT5f 14555
#define ECMP_LB_KEYSELECT6f 14556
#define ECMP_LB_KEYSELECT7f 14557
#define ECMP_LB_KEY_COUNTf 14558
#define ECMP_LB_KEY_SEEDf 14559
#define ECMP_LB_KEY_SHIFTf 14560
#define ECMP_LB_KEY_USE_IN_PORTf 14561
#define ECMP_NH_INFOf 14562
#define ECMP_PMf 14563
#define ECMP_PTRf 14564
#define ECMP_PTR0f 14565
#define ECMP_PTR1f 14566
#define ECMP_RH_DISABLEf 14567
#define ECMP_TMf 14568
#define ECMP_UNUSEDf 14569
#define ECMP_UNUSED0f 14570
#define ECMP_UNUSED1f 14571
#define ECNf 14572
#define ECN0f 14573
#define ECN1f 14574
#define ECN2f 14575
#define ECNENABLEf 14576
#define ECNEXCEEDED0f 14577
#define ECNEXCEEDED1f 14578
#define ECNEXCEEDED2f 14579
#define ECNTR1f 14580
#define ECNTR2f 14581
#define ECNTR3f 14582
#define ECNTR4f 14583
#define ECN_ADMIT_MSKf 14584
#define ECN_CNGf 14585
#define ECN_DSCRD_MSK_PKT_CNTf 14586
#define ECN_DSCRD_MSK_PKT_CNT_OVFf 14587
#define ECN_ENf 14588
#define ECN_ENABLEf 14589
#define ECN_IP_MAPf 14590
#define ECN_MARKEDf 14591
#define ECN_MARKINGf 14592
#define ECN_MARKING_ENf 14593
#define ECN_MARKING_ENABLEf 14594
#define ECN_MASKf 14595
#define ECN_MODEf 14596
#define ECN_MPLS_MAPf 14597
#define ECN_REMARKf 14598
#define ECN_VALUEf 14599
#define ECONTEXT_ALLOCBUFFSCNT_CORRECTED_ERRORf 14600
#define ECONTEXT_ALLOCBUFFSCNT_CORRECTED_ERROR_DISINTf 14601
#define ECONTEXT_ALLOCBUFFSCNT_ENABLE_ECCf 14602
#define ECONTEXT_ALLOCBUFFSCNT_FORCE_UNCORRECTABLE_ERRORf 14603
#define ECONTEXT_ALLOCBUFFSCNT_MEM_TMf 14604
#define ECONTEXT_ALLOCBUFFSCNT_UNCORRECTED_ERRORf 14605
#define ECONTEXT_ALLOCBUFFSCNT_UNCORRECTED_ERROR_DISINTf 14606
#define ECONTEXT_INFLIGHTBUFFCNT_CORRECTED_ERRORf 14607
#define ECONTEXT_INFLIGHTBUFFCNT_CORRECTED_ERROR_DISINTf 14608
#define ECONTEXT_INFLIGHTBUFFCNT_ENABLE_ECCf 14609
#define ECONTEXT_INFLIGHTBUFFCNT_FORCE_UNCORRECTABLE_ERRORf 14610
#define ECONTEXT_INFLIGHTBUFFCNT_MEM_TMf 14611
#define ECONTEXT_INFLIGHTBUFFCNT_UNCORRECTED_ERRORf 14612
#define ECONTEXT_INFLIGHTBUFFCNT_UNCORRECTED_ERROR_DISINTf 14613
#define ECONTEXT_TAIL_LLA_CORRECTED_ERRORf 14614
#define ECONTEXT_TAIL_LLA_CORRECTED_ERROR_DISINTf 14615
#define ECONTEXT_TAIL_LLA_ENABLE_ECCf 14616
#define ECONTEXT_TAIL_LLA_FORCE_UNCORRECTABLE_ERRORf 14617
#define ECONTEXT_TAIL_LLA_MEM_TMf 14618
#define ECONTEXT_TAIL_LLA_UNCORRECTED_ERRORf 14619
#define ECONTEXT_TAIL_LLA_UNCORRECTED_ERROR_DISINTf 14620
#define ECO_B0_CFG_SWITCHf 14621
#define ECO_EEE_LINKUP_CONFIG_ENf 14622
#define EDf 14623
#define ED66_DEFf 14624
#define EDATABUF_PCGf 14625
#define EDATABUF_PSGf 14626
#define EDBGRQf 14627
#define EDB_BUS_PARITY_ERRORf 14628
#define EDB_CLK_ENFORCEf 14629
#define EDB_ENABLE_PARITYf 14630
#define EDB_FORCE_ERRORf 14631
#define EDCLOOKUP_A_CORRECTED_ERRORf 14632
#define EDCLOOKUP_A_CORRECTED_ERROR_DISINTf 14633
#define EDCLOOKUP_A_UNCORRECTED_ERRORf 14634
#define EDCLOOKUP_A_UNCORRECTED_ERROR_DISINTf 14635
#define EDCLOOKUP_B_CORRECTED_ERRORf 14636
#define EDCLOOKUP_B_CORRECTED_ERROR_DISINTf 14637
#define EDCLOOKUP_B_UNCORRECTED_ERRORf 14638
#define EDCLOOKUP_B_UNCORRECTED_ERROR_DISINTf 14639
#define EDCLOOKUP_ECC_ERROR_ADDRESS_Af 14640
#define EDCLOOKUP_ECC_ERROR_ADDRESS_Bf 14641
#define EDCLOOKUP_ENABLE_ECCf 14642
#define EDCLOOKUP_FORCE_UNCORRECTABLE_ERRORf 14643
#define EDCRTNFIFO_CORRECTED_ERRORf 14644
#define EDCRTNFIFO_CORRECTED_ERROR_DISINTf 14645
#define EDCRTNFIFO_ECC_ERROR_ADDRESSf 14646
#define EDCRTNFIFO_ENABLE_ECCf 14647
#define EDCRTNFIFO_FORCE_UNCORRECTABLE_ERRORf 14648
#define EDCRTNFIFO_UNCORRECTED_ERRORf 14649
#define EDCRTNFIFO_UNCORRECTED_ERROR_DISINTf 14650
#define EDC_MEM_TMf 14651
#define EDC_RTN_NEG_WRAP_ERRORf 14652
#define EDC_RTN_NEG_WRAP_ERROR_DISINTf 14653
#define EDC_RTN_NEG_WRAP_ERROR_MASKf 14654
#define EDS_N_RX_ALIGN_ENABLE_REQUIREDf 14655
#define EDS_N_RX_COMMA_ALIGN_POSITIONf 14656
#define EDS_N_RX_COMMA_POSITION_CHANGEDf 14657
#define EDS_N_RX_DEC_DECOUPLE_DISPARITYf 14658
#define EDS_N_RX_DEC_MASK_DISPARITY_ERRORf 14659
#define EDS_N_RX_SNC_ENABLEDf 14660
#define EDS_N_RX_SNC_MASK_DISPARITY_ERRORf 14661
#define EDS_N_RX_SYNC_STATUSf 14662
#define EDS_N_RX_SYNC_STATUS_CHANGEDf 14663
#define EDS_N_RX_TST_ENABLEf 14664
#define EDS_N_TX_TST_ENABLEf 14665
#define EEDB_BANK_0_INITIATE_PAR_ERRf 14666
#define EEDB_BANK_0_PARITY_ERR_MASKf 14667
#define EEDB_BANK_10_INITIATE_PAR_ERRf 14668
#define EEDB_BANK_10_PARITY_ERR_MASKf 14669
#define EEDB_BANK_11_INITIATE_PAR_ERRf 14670
#define EEDB_BANK_11_PARITY_ERR_MASKf 14671
#define EEDB_BANK_12_INITIATE_PAR_ERRf 14672
#define EEDB_BANK_12_PARITY_ERR_MASKf 14673
#define EEDB_BANK_13_INITIATE_PAR_ERRf 14674
#define EEDB_BANK_13_PARITY_ERR_MASKf 14675
#define EEDB_BANK_14_INITIATE_PAR_ERRf 14676
#define EEDB_BANK_14_PARITY_ERR_MASKf 14677
#define EEDB_BANK_15_INITIATE_PAR_ERRf 14678
#define EEDB_BANK_15_PARITY_ERR_MASKf 14679
#define EEDB_BANK_1_INITIATE_PAR_ERRf 14680
#define EEDB_BANK_1_PARITY_ERR_MASKf 14681
#define EEDB_BANK_2_INITIATE_PAR_ERRf 14682
#define EEDB_BANK_2_PARITY_ERR_MASKf 14683
#define EEDB_BANK_3_INITIATE_PAR_ERRf 14684
#define EEDB_BANK_3_PARITY_ERR_MASKf 14685
#define EEDB_BANK_4_INITIATE_PAR_ERRf 14686
#define EEDB_BANK_4_PARITY_ERR_MASKf 14687
#define EEDB_BANK_5_INITIATE_PAR_ERRf 14688
#define EEDB_BANK_5_PARITY_ERR_MASKf 14689
#define EEDB_BANK_6_INITIATE_PAR_ERRf 14690
#define EEDB_BANK_6_PARITY_ERR_MASKf 14691
#define EEDB_BANK_7_INITIATE_PAR_ERRf 14692
#define EEDB_BANK_7_PARITY_ERR_MASKf 14693
#define EEDB_BANK_8_INITIATE_PAR_ERRf 14694
#define EEDB_BANK_8_PARITY_ERR_MASKf 14695
#define EEDB_BANK_9_INITIATE_PAR_ERRf 14696
#define EEDB_BANK_9_PARITY_ERR_MASKf 14697
#define EEDB_BANK_DATAf 14698
#define EEDB_OUTLIF_ACCESSf 14699
#define EEDB_OUTLIF_BASEf 14700
#define EEE_1000BASE_T_DEFf 14701
#define EEE_100BASE_TX_DEFf 14702
#define EEE_10BASE_TE_DEFf 14703
#define EEE_BB_ENABLEf 14704
#define EEE_BB_TX_Nf 14705
#define EEE_DELAY_ENTRY_TIMERf 14706
#define EEE_DISABLE_RX_PAUSE_ACTIVEf 14707
#define EEE_DISABLE_TX_PAUSE_XOFFf 14708
#define EEE_DISABLE_TX_PFC_XOFFf 14709
#define EEE_DURATION_TIMER_PULSEf 14710
#define EEE_ENf 14711
#define EEE_GLOBAL_BUFFER_THREHSOLDf 14712
#define EEE_LATENCY_SELf 14713
#define EEE_LPI_STATEf 14714
#define EEE_LPI_TIMERf 14715
#define EEE_MAX_PKT_LATENCYf 14716
#define EEE_PCS_1000BASE_T_DEFf 14717
#define EEE_PCS_100BASE_TX_DEFf 14718
#define EEE_PCS_10BASE_TE_DEFf 14719
#define EEE_PKT_TIMERf 14720
#define EEE_POOL_LIMIT_STATEf 14721
#define EEE_PORT_LIMIT_STATEf 14722
#define EEE_QUEUE_THRESHOLDf 14723
#define EEE_REF_COUNTf 14724
#define EEE_THRESH_SELf 14725
#define EEE_TXCLK_DISf 14726
#define EEE_WAKE_TIMERf 14727
#define EEIf 14728
#define EEILSBf 14729
#define EEI_IS_ILLEGAL_MASKf 14730
#define EEI_OR_OUT_LIFf 14731
#define EEI_OR_OUT_LIF_IDENTIFIERf 14732
#define EEI_OR_OUT_LIF_LSBf 14733
#define EEI_OR_OUT_LIF_TYPEf 14734
#define EEI_SRCf 14735
#define EEI_TYPEf 14736
#define EEI_TYPE_ERRf 14737
#define EEI_TYPE_ERR_MASKf 14738
#define EEI_VALIDf 14739
#define EEI_VALID_MASKf 14740
#define EEPf 14741
#define EEPIPTUNNELLIMITf 14742
#define EEPLINKLAYERLIMITf 14743
#define EEPORIENTATIONf 14744
#define EEPROM_MODE_ENABLEf 14745
#define EEPTUNNELRANGEBOTTOMf 14746
#define EES_ACTION_DROP_DENYf 14747
#define EES_ACTION_DROP_DENY_MASKf 14748
#define EES_LAST_ACTION_NOT_ACf 14749
#define EES_LAST_ACTION_NOT_AC_MASKf 14750
#define EFf 14751
#define EFIFO_DATA_ECC_PERR_0f 14752
#define EFIFO_DATA_ECC_PERR_1f 14753
#define EFIFO_DATA_ECC_PERR_2f 14754
#define EFIFO_DATA_ECC_PERR_3f 14755
#define EFIFO_DATA_ECC_PERR_4f 14756
#define EFIFO_DATA_ECC_PERR_5f 14757
#define EFPCTR_PAR_ENf 14758
#define EFPMOD_PCGf 14759
#define EFPMOD_PSGf 14760
#define EFPPARS_BUS_PARITY_ENf 14761
#define EFPPARS_FORCE_ERRORf 14762
#define EFPPARS_PCGf 14763
#define EFPPARS_PSGf 14764
#define EFP_BUS_PARITY_ENf 14765
#define EFP_BUS_PARITY_FORCE_ERRORf 14766
#define EFP_BYPASSf 14767
#define EFP_CAM_SAMf 14768
#define EFP_CAM_SLICE_0_PMf 14769
#define EFP_CAM_SLICE_0_TMf 14770
#define EFP_CAM_SLICE_1_PMf 14771
#define EFP_CAM_SLICE_1_TMf 14772
#define EFP_CAM_SLICE_2_PMf 14773
#define EFP_CAM_SLICE_2_TMf 14774
#define EFP_CAM_SLICE_3_PMf 14775
#define EFP_CAM_SLICE_3_TMf 14776
#define EFP_CAM_TMf 14777
#define EFP_CAM_TM_7_THRU_0f 14778
#define EFP_COUNTER_TABLE_TMf 14779
#define EFP_COUNTER_TMf 14780
#define EFP_CPU_COSf 14781
#define EFP_DROPf 14782
#define EFP_FILTER_ENABLEf 14783
#define EFP_FORCE_ERRORf 14784
#define EFP_METER_SLICE_0_TMf 14785
#define EFP_METER_SLICE_1_TMf 14786
#define EFP_METER_SLICE_2_TMf 14787
#define EFP_METER_SLICE_3_TMf 14788
#define EFP_METER_SPAREf 14789
#define EFP_PCGf 14790
#define EFP_POLICY_SLICE_0_PDAf 14791
#define EFP_POLICY_SLICE_0_TMf 14792
#define EFP_POLICY_SLICE_1_PDAf 14793
#define EFP_POLICY_SLICE_1_TMf 14794
#define EFP_POLICY_SLICE_2_PDAf 14795
#define EFP_POLICY_SLICE_2_TMf 14796
#define EFP_POLICY_SLICE_3_PDAf 14797
#define EFP_POLICY_SLICE_3_TMf 14798
#define EFP_POLICY_SPAREf 14799
#define EFP_POLICY_TMf 14800
#define EFP_POLICY_WWf 14801
#define EFP_PSGf 14802
#define EFP_REFRESH_ENABLEf 14803
#define EFP_STAGE_BYPASS_ENABLEf 14804
#define EFP_SW_ENC_DEC_TCAMf 14805
#define EFP_TOCPUf 14806
#define EF_0_CORRECTED_ERRORf 14807
#define EF_0_CORRECTED_ERROR_DISINTf 14808
#define EF_0_DISABLE_ECCf 14809
#define EF_0_ECC_ERROR_ADDRESSf 14810
#define EF_0_FORCE_ERRORf 14811
#define EF_0_UNCORRECTED_ERRORf 14812
#define EF_0_UNCORRECTED_ERROR_DISINTf 14813
#define EF_1_CORRECTED_ERRORf 14814
#define EF_1_CORRECTED_ERROR_DISINTf 14815
#define EF_1_DISABLE_ECCf 14816
#define EF_1_ECC_ERROR_ADDRESSf 14817
#define EF_1_FORCE_ERRORf 14818
#define EF_1_UNCORRECTED_ERRORf 14819
#define EF_1_UNCORRECTED_ERROR_DISINTf 14820
#define EF_2_CORRECTED_ERRORf 14821
#define EF_2_CORRECTED_ERROR_DISINTf 14822
#define EF_2_DISABLE_ECCf 14823
#define EF_2_ECC_ERROR_ADDRESSf 14824
#define EF_2_FORCE_ERRORf 14825
#define EF_2_UNCORRECTED_ERRORf 14826
#define EF_2_UNCORRECTED_ERROR_DISINTf 14827
#define EF_3_CORRECTED_ERRORf 14828
#define EF_3_CORRECTED_ERROR_DISINTf 14829
#define EF_3_DISABLE_ECCf 14830
#define EF_3_ECC_ERROR_ADDRESSf 14831
#define EF_3_FORCE_ERRORf 14832
#define EF_3_UNCORRECTED_ERRORf 14833
#define EF_3_UNCORRECTED_ERROR_DISINTf 14834
#define EF_BUF_TMf 14835
#define EF_GRANT_SQUELCHf 14836
#define EF_TO_CHN_PROP_ENABLEf 14837
#define EF_TO_INF_PROP_ENABLEf 14838
#define EF_TYPE_DECODEf 14839
#define EGf 14840
#define EG1f 14841
#define EG2f 14842
#define EGQBLOCKINITf 14843
#define EGQCHNPORTFCf 14844
#define EGQCLSBFCf 14845
#define EGQCLSBFCSELf 14846
#define EGQCNTSELf 14847
#define EGQCPUPORTFCf 14848
#define EGQCTLf 14849
#define EGQCTL_INITIATE_PAR_ERRf 14850
#define EGQCTL_PARITY_ERR_MASKf 14851
#define EGQDATAf 14852
#define EGQDEVFCf 14853
#define EGQDTQRDDISf 14854
#define EGQERPFCf 14855
#define EGQHPVALIDf 14856
#define EGQINITf 14857
#define EGQINTMASKf 14858
#define EGQINTREGf 14859
#define EGQLLFCf 14860
#define EGQLLFCSELf 14861
#define EGQLPVALIDf 14862
#define EGQMSBDATA_ECC_1B_ERR_MASKf 14863
#define EGQMSBDATA_ECC_2B_ERR_MASKf 14864
#define EGQMSBDATA_INITIATE_ECC_1B_ERRf 14865
#define EGQMSBDATA_INITIATE_ECC_2B_ERRf 14866
#define EGQOFPFCf 14867
#define EGQOFPFCSELf 14868
#define EGQOFPHPVALID0f 14869
#define EGQOFPHPVALID1f 14870
#define EGQOFPHPVALID2f 14871
#define EGQOFPHPVALID3f 14872
#define EGQOFPLPVALID0f 14873
#define EGQOFPLPVALID1f 14874
#define EGQOFPLPVALID2f 14875
#define EGQOFPLPVALID3f 14876
#define EGQPKTCNTf 14877
#define EGQPKTCNTOVFf 14878
#define EGQQUERYCNTf 14879
#define EGQQUERYCNTENABLEf 14880
#define EGQQUERYCNTOVERFLOWf 14881
#define EGQRCLPORTFCf 14882
#define EGQRESETf 14883
#define EGQTOSCHCHPORTENf 14884
#define EGQTOSCHCPUPORTENf 14885
#define EGQTOSCHDEVICEENf 14886
#define EGQTOSCHERPENf 14887
#define EGQTOSCHOFPHPENf 14888
#define EGQTOSCHOFPLPENf 14889
#define EGQTOSCHRCLPORTENf 14890
#define EGQTXFIFOMAXOCf 14891
#define EGQTXQRDADDRf 14892
#define EGQTXQWRADDRf 14893
#define EGQ_BLOCK_INITf 14894
#define EGQ_CNM_LLFC_STATUSf 14895
#define EGQ_CNM_PFC_STATUSf 14896
#define EGQ_CNM_PFC_STATUS_SELf 14897
#define EGQ_CNT_SELf 14898
#define EGQ_DEV_FCf 14899
#define EGQ_DO_NOT_COUNT_OFFSETf 14900
#define EGQ_DTQ_RD_DISf 14901
#define EGQ_EMPTYf 14902
#define EGQ_EMPTY_MASKf 14903
#define EGQ_ERP_FCf 14904
#define EGQ_ERP_TC_FCf 14905
#define EGQ_FULLf 14906
#define EGQ_FULL_MASKf 14907
#define EGQ_GROUP_SIZEf 14908
#define EGQ_IF_FC_STATUSf 14909
#define EGQ_INITf 14910
#define EGQ_INVLD_AD_ACCf 14911
#define EGQ_INVLD_AD_ACC_MASKf 14912
#define EGQ_OFFSET_WAS_FILTf 14913
#define EGQ_OFFSET_WAS_FILT_MASKf 14914
#define EGQ_ONE_ENTRY_CNT_CMDf 14915
#define EGQ_PFC_STATUSf 14916
#define EGQ_PFC_STATUS_SELf 14917
#define EGQ_PKT_CNTf 14918
#define EGQ_PKT_CNT_OVFf 14919
#define EGQ_RESETf 14920
#define EGQ_TO_NIF_CNM_LLFC_ENf 14921
#define EGQ_TO_NIF_CNM_PFC_ENf 14922
#define EGQ_TO_SCH_DEVICE_ENf 14923
#define EGQ_TO_SCH_ERP_ENf 14924
#define EGQ_TO_SCH_ERP_TC_ENf 14925
#define EGQ_TO_SCH_IF_ENf 14926
#define EGQ_TO_SCH_PFC_ENf 14927
#define EGQ_TXQ_RD_ADDRf 14928
#define EGQ_TXQ_WR_ADDRf 14929
#define EGQ_TX_FIFO_MAX_OCf 14930
#define EGRESSf 14931
#define EGRESSEDITCMDf 14932
#define EGRESSMCPACKETTYPEf 14933
#define EGRESSPPCONFIGURATIONf 14934
#define EGRESSREPBITMAPGROUPVALUEBOTf 14935
#define EGRESSREPBITMAPGROUPVALUETOPf 14936
#define EGRESSSTPSTATEf 14937
#define EGRESSTDMMODEf 14938
#define EGRESS_BUFFER_STATE1_CORRECTED_ERROR_Af 14939
#define EGRESS_BUFFER_STATE1_CORRECTED_ERROR_A_DISINTf 14940
#define EGRESS_BUFFER_STATE1_DISABLE_ECCf 14941
#define EGRESS_BUFFER_STATE1_ERROR_ADDR_Af 14942
#define EGRESS_BUFFER_STATE1_FORCE_ECC_ERROR_Af 14943
#define EGRESS_BUFFER_STATE1_FORCE_ECC_ERROR_Bf 14944
#define EGRESS_BUFFER_STATE1_MEM_INITf 14945
#define EGRESS_BUFFER_STATE1_MEM_INIT_DONEf 14946
#define EGRESS_BUFFER_STATE1_TMAf 14947
#define EGRESS_BUFFER_STATE1_TMBf 14948
#define EGRESS_BUFFER_STATE1_UNCORRECTED_ERROR_Af 14949
#define EGRESS_BUFFER_STATE1_UNCORRECTED_ERROR_A_DISINTf 14950
#define EGRESS_DEFAULT_ACC_MEP_PROFILEf 14951
#define EGRESS_DEFAULT_COUNTERf 14952
#define EGRESS_DEFAULT_MEP_BITMAPf 14953
#define EGRESS_DEFAULT_MIP_BITMAPf 14954
#define EGRESS_DROPPED_PACKETSf 14955
#define EGRESS_DROPPED_PAGESf 14956
#define EGRESS_DROP_HYSTERESIS_DE1f 14957
#define EGRESS_DROP_HYSTERESIS_DE2f 14958
#define EGRESS_DROP_HYSTERESIS_MAXf 14959
#define EGRESS_DROP_PRECEDENCEf 14960
#define EGRESS_DROP_THRESH_DE1f 14961
#define EGRESS_DROP_THRESH_DE2f 14962
#define EGRESS_FIFO_CONFIGURATION_COMPLETEf 14963
#define EGRESS_FIFO_DEPTHf 14964
#define EGRESS_FIFO_DISABLE_SCHEDULINGf 14965
#define EGRESS_FIFO_LINK_PHYf 14966
#define EGRESS_FIFO_OVERFLOW_ERRORf 14967
#define EGRESS_FIFO_OVERFLOW_ERROR_DISINTf 14968
#define EGRESS_FIFO_OVERFLOW_PORT_IDf 14969
#define EGRESS_FIFO_START_ADDRESSf 14970
#define EGRESS_FIFO_UNDERRUN_ERRORf 14971
#define EGRESS_FIFO_UNDERRUN_ERROR_DISINTf 14972
#define EGRESS_FIFO_UNDERRUN_PORT_IDf 14973
#define EGRESS_FIFO_XMIT_OVERSPEED_RATE_LIMITERf 14974
#define EGRESS_FIFO_XMIT_THRESHOLDf 14975
#define EGRESS_HPRE_ENQ_MSG_DISABLE_PARITY_ERRORf 14976
#define EGRESS_HPRE_ENQ_MSG_FORCE_PARITY_ERRORf 14977
#define EGRESS_HPRE_ENQ_MSG_PARITY_ERRORf 14978
#define EGRESS_HPRE_ENQ_MSG_PARITY_ERROR_DISINTf 14979
#define EGRESS_HYSTERESIS_DELTAf 14980
#define EGRESS_IF_ALLOCATED_HI_WATERMARKf 14981
#define EGRESS_IF_PAGES_ALLOCATEDf 14982
#define EGRESS_INTERFACE_DE1_DROPf 14983
#define EGRESS_INTERFACE_DE2_DROPf 14984
#define EGRESS_INTERFACE_MAX_DROPf 14985
#define EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATIONf 14986
#define EGRESS_IPRE0_TAG_ERRORf 14987
#define EGRESS_IPRE1_TAG_ERRORf 14988
#define EGRESS_MASKf 14989
#define EGRESS_MASK_HIf 14990
#define EGRESS_MASK_LOf 14991
#define EGRESS_MASK_W0f 14992
#define EGRESS_MASK_W1f 14993
#define EGRESS_MASK_W2f 14994
#define EGRESS_MAX_PAGESf 14995
#define EGRESS_MC_1_REP_ENABLEf 14996
#define EGRESS_MC_2_REP_ENABLEf 14997
#define EGRESS_MC_64K_MODEf 14998
#define EGRESS_MIRRORf 14999
#define EGRESS_PMF_PROFILEf 15000
#define EGRESS_PMF_PROFILE_MASKf 15001
#define EGRESS_PORTf 15002
#define EGRESS_RBRIDGE_CHECK_HOPCOUNTf 15003
#define EGRESS_RBRIDGE_NICKNAMEf 15004
#define EGRESS_REP_BITMAP_GROUP_VALUE_TOPf 15005
#define EGRESS_STP_FILTER_ENABLEf 15006
#define EGRESS_TCf 15007
#define EGRESS_TDM_MODEf 15008
#define EGRESS_TOTAL_BUFF_DE1_DROPf 15009
#define EGRESS_TOTAL_BUFF_DE2_DROPf 15010
#define EGRESS_TOTAL_BUFF_MAX_DROPf 15011
#define EGRESS_VSI_FILTERING_ENABLEf 15012
#define EGRESS_VSI_FILTER_ENABLEf 15013
#define EGR_1588_LINK_DELAY_PARITY_ENf 15014
#define EGR_1588_LNK_DELAY_PAR_ERRf 15015
#define EGR_1588_SA_PARITY_ENf 15016
#define EGR_1588_SA_PAR_ERRf 15017
#define EGR_1588_TIMESTAMPING_MODEf 15018
#define EGR_CM_DBUFf 15019
#define EGR_COS_MAP_SELf 15020
#define EGR_DROP_ALLf 15021
#define EGR_DROP_VECTOR_CTRLf 15022
#define EGR_DSCPf 15023
#define EGR_DSCP_TABLE_PARITY_ENf 15024
#define EGR_DSCP_TABLE_PAR_ERRf 15025
#define EGR_DSCP_TMf 15026
#define EGR_DVP_ATTRIBUTE_PARITY_ENf 15027
#define EGR_DVP_ATTRIBUTE_PAR_ERRf 15028
#define EGR_DVP_ATTRIBUTE_PMf 15029
#define EGR_DVP_ATTRIBUTE_TMf 15030
#define EGR_EDATABUF_DATAPATH_ECC_ERRf 15031
#define EGR_EFP_COUNTER_TABLEf 15032
#define EGR_EFP_COUNTER_TABLE_PAR_ERRf 15033
#define EGR_EFP_COUNTER_TABLE_TMf 15034
#define EGR_EFP_METER_TABLE_PAR_ERRf 15035
#define EGR_EFP_POLICY_TABLE_PAR_ERRf 15036
#define EGR_EFP_PW_INIT_COUNTERS_PAR_ERRf 15037
#define EGR_EFP_PW_INIT_COUNTER_PAR_ERRf 15038
#define EGR_EGESS_STATS_COUNTERf 15039
#define EGR_EGRESS_STATS_TMf 15040
#define EGR_EHG_QOS_MAPPING_TABLE_PARITY_ENf 15041
#define EGR_EHG_QOS_MAPPING_TABLE_TMf 15042
#define EGR_EHG_QOS_MAP_TABLE_ECC_ERRf 15043
#define EGR_EMOP_BUFFER_ECC_ERRf 15044
#define EGR_ETAG_PCP_MAPPINGf 15045
#define EGR_ETAG_PCP_MAPPING_PARITY_ENf 15046
#define EGR_ETAG_PCP_MAPPING_TMf 15047
#define EGR_ETH_BLK_NUMf 15048
#define EGR_FLEX_CTR_BASE_COUNTER_IDXf 15049
#define EGR_FLEX_CTR_COUNTER_TABLE_0_INTR_STATUSf 15050
#define EGR_FLEX_CTR_COUNTER_TABLE_1_INTR_STATUSf 15051
#define EGR_FLEX_CTR_COUNTER_TABLE_2_INTR_STATUSf 15052
#define EGR_FLEX_CTR_COUNTER_TABLE_3_INTR_STATUSf 15053
#define EGR_FLEX_CTR_COUNTER_TABLE_4_INTR_STATUSf 15054
#define EGR_FLEX_CTR_COUNTER_TABLE_5_INTR_STATUSf 15055
#define EGR_FLEX_CTR_COUNTER_TABLE_6_INTR_STATUSf 15056
#define EGR_FLEX_CTR_COUNTER_TABLE_7_INTR_STATUSf 15057
#define EGR_FLEX_CTR_OFFSET_MODEf 15058
#define EGR_FLEX_CTR_OFFSET_TABLE_0_INTR_STATUSf 15059
#define EGR_FLEX_CTR_OFFSET_TABLE_1_INTR_STATUSf 15060
#define EGR_FLEX_CTR_OFFSET_TABLE_2_INTR_STATUSf 15061
#define EGR_FLEX_CTR_OFFSET_TABLE_3_INTR_STATUSf 15062
#define EGR_FLEX_CTR_OFFSET_TABLE_4_INTR_STATUSf 15063
#define EGR_FLEX_CTR_OFFSET_TABLE_5_INTR_STATUSf 15064
#define EGR_FLEX_CTR_OFFSET_TABLE_6_INTR_STATUSf 15065
#define EGR_FLEX_CTR_OFFSET_TABLE_7_INTR_STATUSf 15066
#define EGR_FLEX_CTR_POOL_NUMBERf 15067
#define EGR_FP_COUNTERf 15068
#define EGR_FP_COUNTER_TABLE_PAR_ERRf 15069
#define EGR_FRAGMENT_IDf 15070
#define EGR_FRAGMENT_ID_TABLE_ECC_ERRf 15071
#define EGR_FRAGMENT_ID_TABLE_PARITY_ENf 15072
#define EGR_FRAGMENT_ID_TABLE_PAR_ERRf 15073
#define EGR_FRAGMENT_ID_TMf 15074
#define EGR_FRAG_HEADER_TABLE_ECC_ERRf 15075
#define EGR_FRAG_PKT_TABLE_ECC_ERRf 15076
#define EGR_GP0_DBUFf 15077
#define EGR_GP1_DBUFf 15078
#define EGR_GP2_DBUFf 15079
#define EGR_GPP_ATTRIBUTESf 15080
#define EGR_GPP_ATTRIBUTES_MODBASEf 15081
#define EGR_GPP_ATTRIBUTES_MODBASE_PARITY_ENf 15082
#define EGR_GPP_ATTRIBUTES_MODBASE_PAR_ERRf 15083
#define EGR_GPP_ATTRIBUTES_MODBASE_TMf 15084
#define EGR_GPP_ATTRIBUTES_PARITY_ENf 15085
#define EGR_GPP_ATTRIBUTES_PAR_ERRf 15086
#define EGR_GPP_ATTRIBUTES_TMf 15087
#define EGR_GP_RESI_DBUFf 15088
#define EGR_IFP_MOD_FIELDS_PARITY_ENf 15089
#define EGR_IFP_MOD_FIELDS_TMf 15090
#define EGR_INITBUF_ECC_ERRf 15091
#define EGR_INITBUF_STBYf 15092
#define EGR_IPFIX_EOP_PAR_ERRf 15093
#define EGR_IPFIX_EXPORT_PAR_ERRf 15094
#define EGR_IPFIX_SESS_PAR_ERRf 15095
#define EGR_IPMC_CFG2_PARITY_ENf 15096
#define EGR_IPMC_CFG2_PAR_ERRf 15097
#define EGR_IPMC_PARITY_ENf 15098
#define EGR_IPMC_PAR_ERRf 15099
#define EGR_IPMC_PMf 15100
#define EGR_IPMC_TMf 15101
#define EGR_IP_TUNNELf 15102
#define EGR_IP_TUNNEL_PARITY_ENf 15103
#define EGR_IP_TUNNEL_PAR_ERRf 15104
#define EGR_IP_TUNNEL_TMf 15105
#define EGR_L3_INTF_PARITY_ENf 15106
#define EGR_L3_INTF_PAR_ERRf 15107
#define EGR_L3_INTF_PMf 15108
#define EGR_L3_INTF_TMf 15109
#define EGR_L3_NEXT_HOP_PARITY_ENf 15110
#define EGR_L3_NEXT_HOP_PMf 15111
#define EGR_L3_NEXT_HOP_TMf 15112
#define EGR_LP_DBUFf 15113
#define EGR_MAC_DA_PROFILE_PARITY_ENf 15114
#define EGR_MAC_DA_PROFILE_PAR_ERRf 15115
#define EGR_MAC_DA_PROFILE_PMf 15116
#define EGR_MAC_DA_PROFILE_TMf 15117
#define EGR_MAC_MODEf 15118
#define EGR_MAP_ENf 15119
#define EGR_MAP_MH_PARITY_ENf 15120
#define EGR_MAP_MH_PAR_ERRf 15121
#define EGR_MAP_MH_PMf 15122
#define EGR_MAP_MH_TMf 15123
#define EGR_MASK_CORRECTED_ERRORf 15124
#define EGR_MASK_CORRECTED_ERROR_DISINTf 15125
#define EGR_MASK_DCMf 15126
#define EGR_MASK_ENABLE_ECCf 15127
#define EGR_MASK_FORCE_UNCORRECTABLE_ERRORf 15128
#define EGR_MASK_INITf 15129
#define EGR_MASK_INIT_DONEf 15130
#define EGR_MASK_MODBASE_PARITY_ENf 15131
#define EGR_MASK_MODBASE_PMf 15132
#define EGR_MASK_MODBASE_TMf 15133
#define EGR_MASK_PARITY_ENf 15134
#define EGR_MASK_PAR_ERRf 15135
#define EGR_MASK_PMf 15136
#define EGR_MASK_TMf 15137
#define EGR_MASK_UNCORRECTED_ERRORf 15138
#define EGR_MASK_UNCORRECTED_ERROR_DISINTf 15139
#define EGR_MASK_WWf 15140
#define EGR_MA_INDEXf 15141
#define EGR_MA_INDEX_PAR_ERRf 15142
#define EGR_MA_INDEX_TMf 15143
#define EGR_MIRROR_ENABLEf 15144
#define EGR_MOD_MAP_IDf 15145
#define EGR_MOD_MAP_TABLE_PAR_ERRf 15146
#define EGR_MOD_MAP_TMf 15147
#define EGR_MPB_ECC_ENf 15148
#define EGR_MPB_ECC_ERRf 15149
#define EGR_MPLS_EXP_MAPPING_1f 15150
#define EGR_MPLS_EXP_MAPPING_1_PARITY_ENf 15151
#define EGR_MPLS_EXP_MAPPING_1_PAR_ERRf 15152
#define EGR_MPLS_EXP_MAPPING_1_TMf 15153
#define EGR_MPLS_EXP_MAPPING_2f 15154
#define EGR_MPLS_EXP_MAPPING_2_PARITY_ENf 15155
#define EGR_MPLS_EXP_MAPPING_2_PAR_ERRf 15156
#define EGR_MPLS_EXP_MAPPING_2_TMf 15157
#define EGR_MPLS_LABEL_PAR_ERRf 15158
#define EGR_MPLS_PRI_MAPPINGf 15159
#define EGR_MPLS_PRI_MAPPING_PARITY_ENf 15160
#define EGR_MPLS_PRI_MAPPING_PAR_ERRf 15161
#define EGR_MPLS_PRI_MAPPING_TMf 15162
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_ENf 15163
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_ENf 15164
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PAR_ERRf 15165
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PMf 15166
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_TMf 15167
#define EGR_MPLS_VC_AND_SWAP_LABEL_TMf 15168
#define EGR_MP_GROUPf 15169
#define EGR_MP_GROUP_PAR_ERRf 15170
#define EGR_MP_GROUP_TMf 15171
#define EGR_NAT_PACKET_EDIT_INFO_PARITY_ENf 15172
#define EGR_NAT_PACKET_EDIT_INFO_PMf 15173
#define EGR_NAT_PACKET_EDIT_INFO_TMf 15174
#define EGR_NHOP_PAR_ERRf 15175
#define EGR_OAM_LM_COUNTERS_0_PAR_ERRf 15176
#define EGR_OAM_LM_COUNTERS_0_TMf 15177
#define EGR_OAM_LM_COUNTERS_1_PAR_ERRf 15178
#define EGR_OAM_LM_COUNTERS_1_TMf 15179
#define EGR_PCP_DE_MAPPING_PARITY_ENf 15180
#define EGR_PCP_DE_MAPPING_PAR_ERRf 15181
#define EGR_PCP_DE_MAPPING_TMf 15182
#define EGR_PEf 15183
#define EGR_PERQ_COUNTERf 15184
#define EGR_PERQ_XMT_COUNTERSf 15185
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDRf 15186
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PAR_ERRf 15187
#define EGR_PERQ_XMT_COUNTERS_PAR_ERRf 15188
#define EGR_PERQ_XMT_COUNTERS_TMf 15189
#define EGR_PE_CLRf 15190
#define EGR_PE_ENf 15191
#define EGR_PORT_GROUP_IDf 15192
#define EGR_PORT_PARITY_ENf 15193
#define EGR_PORT_PAR_ERRf 15194
#define EGR_PORT_TABLE_PMf 15195
#define EGR_PORT_TABLE_TMf 15196
#define EGR_PORT_TMf 15197
#define EGR_PRI_CNG_MAPf 15198
#define EGR_PRI_CNG_MAP_PARITY_ENf 15199
#define EGR_PRI_CNG_MAP_PAR_ERRf 15200
#define EGR_PRI_CNG_MAP_TMf 15201
#define EGR_PVLAN_EPORT_CONTROL_PARITY_ENf 15202
#define EGR_PW_COUNT_PAR_ERRf 15203
#define EGR_PW_INIT_COUNTERS_TMf 15204
#define EGR_PW_INIT_COUNTER_PARITY_ENf 15205
#define EGR_QUEUE_CHECK_POOL_STATE_ENABLEf 15206
#define EGR_QUEUE_CHECK_POOL_STATE_SP0_ENABLEf 15207
#define EGR_QUEUE_CHECK_POOL_STATE_SP1_ENABLEf 15208
#define EGR_QUEUE_CHECK_POOL_STATE_SP2_ENABLEf 15209
#define EGR_QUEUE_CHECK_POOL_STATE_SP3_ENABLEf 15210
#define EGR_QUEUE_TO_PP_PORT_MAP_PARITY_ENf 15211
#define EGR_QUEUE_TO_PP_PORT_MAP_PAR_ERRf 15212
#define EGR_QUEUE_TO_PP_PORT_MAP_TMf 15213
#define EGR_RX_OAM_PKT_DROPf 15214
#define EGR_SERVICE_COUNTER_TABLEf 15215
#define EGR_SERVICE_COUNTER_TABLE_PAR_ERRf 15216
#define EGR_SERVICE_COUNTER_TABLE_TMf 15217
#define EGR_STATS_COUNTER_TABLE_PAR_ERRf 15218
#define EGR_STATS_PIPELINE_STAGE_NUMf 15219
#define EGR_STAT_COUNTERS_NUMf 15220
#define EGR_VFI_PARITY_ENf 15221
#define EGR_VFI_PAR_ERRf 15222
#define EGR_VFI_PMf 15223
#define EGR_VFI_TMf 15224
#define EGR_VINTF_COUNTER_TABLEf 15225
#define EGR_VINTF_COUNTER_TABLE_PAR_ERRf 15226
#define EGR_VINTF_COUNTER_TABLE_TMf 15227
#define EGR_VLANf 15228
#define EGR_VLAN_CONTROL_1_PARITY_ENf 15229
#define EGR_VLAN_CONTROL_1_PAR_ERRf 15230
#define EGR_VLAN_CONTROL_2_PARITY_ENf 15231
#define EGR_VLAN_CONTROL_3_PARITY_ENf 15232
#define EGR_VLAN_PARITY_ENf 15233
#define EGR_VLAN_PAR_ERRf 15234
#define EGR_VLAN_STGf 15235
#define EGR_VLAN_STG_PARITY_ENf 15236
#define EGR_VLAN_STG_PAR_ERRf 15237
#define EGR_VLAN_STG_TMf 15238
#define EGR_VLAN_TAG_ACTION_PROFILEf 15239
#define EGR_VLAN_TAG_ACTION_PROFILE_PARITY_ENf 15240
#define EGR_VLAN_TAG_ACTION_PROFILE_TMf 15241
#define EGR_VLAN_TMf 15242
#define EGR_VLAN_XLATEf 15243
#define EGR_VLAN_XLATE_LP_TMf 15244
#define EGR_VLAN_XLATE_PARITY_ENf 15245
#define EGR_VLAN_XLATE_PARITY_EN_LPf 15246
#define EGR_VLAN_XLATE_PAR_ERRf 15247
#define EGR_VLAN_XLATE_TMf 15248
#define EGR_VPLAG_GROUPf 15249
#define EGR_VPLAG_GROUP_PARITY_ENf 15250
#define EGR_VPLAG_GROUP_TMf 15251
#define EGR_VPLAG_MEMBERf 15252
#define EGR_VPLAG_MEMBER_PARITY_ENf 15253
#define EGR_VPLAG_MEMBER_TMf 15254
#define EGR_VP_VLAN_MEMBERSHIPf 15255
#define EGR_VP_VLAN_MEMBERSHIP_PARITY_ENf 15256
#define EGR_VP_VLAN_MEMBERSHIP_TMf 15257
#define EGR_VXLT_PAR_ERRf 15258
#define EGR_WLAN_DVP_PARITY_ENf 15259
#define EGR_WLAN_DVP_PAR_ERRf 15260
#define EGR_WLAN_DVP_TMf 15261
#define EGR_XP0_DBUFf 15262
#define EGR_XP1_DBUFf 15263
#define EGR_XP2_DBUFf 15264
#define EGR_XP3_DBUFf 15265
#define EGR_XP4_DBUFf 15266
#define EGR_XP5_DBUFf 15267
#define EGR_XP6_DBUFf 15268
#define EGR_XP7_DBUFf 15269
#define EGR_XQ0_DBUFf 15270
#define EGR_XQ1_DBUFf 15271
#define EGR_XQ2_DBUFf 15272
#define EGR_XQ3_DBUFf 15273
#define EGR_XQP0_MMU_INT_RESETf 15274
#define EGR_XQP0_PORT_INT_RESETf 15275
#define EGR_XQP1_MMU_INT_RESETf 15276
#define EGR_XQP1_PORT_INT_RESETf 15277
#define EGR_XQP2_MMU_INT_RESETf 15278
#define EGR_XQP2_PORT_INT_RESETf 15279
#define EGR_XQP3_MMU_INT_RESETf 15280
#define EGR_XQP3_PORT_INT_RESETf 15281
#define EGR_XQP_PORT_INT_RESETf 15282
#define EGR_XQP_PORT_MODEf 15283
#define EGS_ERRf 15284
#define EGWFULLTHRESHOLDf 15285
#define EGW_FULL_THRESHOLDf 15286
#define EG_CREDIT_BPf 15287
#define EG_ENQ_REQ_FIFO_FULL_ERRORf 15288
#define EG_ENQ_REQ_FIFO_FULL_ERROR_DISINTf 15289
#define EG_FIFO_CREDITf 15290
#define EG_FIFO_CREDIT_WATERMARKf 15291
#define EG_MIRROR_EXT_ACCEPTf 15292
#define EG_MIRROR_INT_ACCEPTf 15293
#define EG_SFI_STORE_FORWARD_ERRORf 15294
#define EG_SFI_STORE_FORWARD_ERROR_DISINTf 15295
#define EG_SFI_STORE_FORWARD_ERROR_ENf 15296
#define EG_SFI_STORE_FORWARD_ERROR_MASKf 15297
#define EG_SPf 15298
#define EG_SP_STf 15299
#define EHf 15300
#define EH1f 15301
#define EH2f 15302
#define EHCI_APB_ERRf 15303
#define EHCI_EXTENDED_CAPABILITIES_POINTER_EECPf 15304
#define EHCPM_BUS_PARITY_ENf 15305
#define EHCPM_BUS_PARITY_ERRORf 15306
#define EHCPM_ENABLE_PARITYf 15307
#define EHCPM_FORCE_ERRORf 15308
#define EHCPM_PCGf 15309
#define EHCPM_PSGf 15310
#define EHG0_RXFIFO_MEMf 15311
#define EHG0_RXFIFO_MEM_ERRf 15312
#define EHG0_RX_DATA_MEMf 15313
#define EHG0_RX_DATA_MEM_ERRf 15314
#define EHG0_RX_MASK_MEMf 15315
#define EHG0_RX_MASK_MEM_ERRf 15316
#define EHG0_TX_DATA_MEMf 15317
#define EHG0_TX_DATA_MEM_ERRf 15318
#define EHG1_RXFIFO_MEMf 15319
#define EHG1_RXFIFO_MEM_ERRf 15320
#define EHG1_RX_DATA_MEMf 15321
#define EHG1_RX_DATA_MEM_ERRf 15322
#define EHG1_RX_MASK_MEMf 15323
#define EHG1_RX_MASK_MEM_ERRf 15324
#define EHG1_TX_DATA_MEMf 15325
#define EHG1_TX_DATA_MEM_ERRf 15326
#define EHG2_RXFIFO_MEMf 15327
#define EHG2_RXFIFO_MEM_ERRf 15328
#define EHG2_RX_DATA_MEMf 15329
#define EHG2_RX_DATA_MEM_ERRf 15330
#define EHG2_RX_MASK_MEMf 15331
#define EHG2_RX_MASK_MEM_ERRf 15332
#define EHG2_TX_DATA_MEMf 15333
#define EHG2_TX_DATA_MEM_ERRf 15334
#define EHG_0_RXFIFO_MEM_ERRf 15335
#define EHG_0_RX_DATA_MEM_ERRf 15336
#define EHG_0_RX_MASK_MEM_ERRf 15337
#define EHG_0_TX_DATA_MEM_ERRf 15338
#define EHG_1_RXFIFO_MEM_ERRf 15339
#define EHG_1_RX_DATA_MEM_ERRf 15340
#define EHG_1_RX_MASK_MEM_ERRf 15341
#define EHG_1_TX_DATA_MEM_ERRf 15342
#define EHG_2_RXFIFO_MEM_ERRf 15343
#define EHG_2_RX_DATA_MEM_ERRf 15344
#define EHG_2_RX_MASK_MEM_ERRf 15345
#define EHG_2_TX_DATA_MEM_ERRf 15346
#define EHG_NONHG_TOCPUf 15347
#define EHG_NONHG_TO_CPUf 15348
#define EHG_QOS_MAPPING_ECC_ENf 15349
#define EHG_QOS_MAPPING_TMf 15350
#define EHG_QOS_MAP_INDEXf 15351
#define EHG_RXFIFO_MEM_ENf 15352
#define EHG_RX_DATAf 15353
#define EHG_RX_DATA_MEM_ENf 15354
#define EHG_RX_MASKf 15355
#define EHG_RX_MASK_MEM_ENf 15356
#define EHG_TX_DATAf 15357
#define EHG_TX_DATA_MEM_ENf 15358
#define EHPDISCARDPACKETCOUNTERf 15359
#define EHPMULTICASTHIGHPACKETCOUNTERf 15360
#define EHPMULTICASTLOWPACKETCOUNTERf 15361
#define EHPUNICASTPACKETCOUNTERf 15362
#define EHP_BUBBLE_DELAYf 15363
#define EHP_BUBBLE_TRIGGERf 15364
#define EHP_CONST_BUBBLE_ENf 15365
#define EHP_DISCARD_PACKET_COUNTERf 15366
#define EHP_MASK_CRPS_BUBBLE_REQf 15367
#define EHP_MULTICAST_HIGH_DISCARDS_COUNTERf 15368
#define EHP_MULTICAST_HIGH_PACKET_COUNTERf 15369
#define EHP_MULTICAST_LOW_DISCARDS_COUNTERf 15370
#define EHP_MULTICAST_LOW_PACKET_COUNTERf 15371
#define EHP_RQP_BUBBLE_REQ_ENf 15372
#define EHP_UNICAST_PACKET_COUNTERf 15373
#define EH_1588_INDICATION_ENABLEf 15374
#define EH_EXT_HDR_ENABLEf 15375
#define EH_EXT_HDR_LEARN_OVERRIDEf 15376
#define EH_LENGTHf 15377
#define EH_OFFSETf 15378
#define EH_QUEUE_TAGf 15379
#define EH_TAG_TYPEf 15380
#define EH_TMf 15381
#define EIGHTK_NODESf 15382
#define EINITBUFf 15383
#define EINITBUF_PCGf 15384
#define EINITBUF_PSGf 15385
#define EIPT_PCGf 15386
#define EIPT_PSGf 15387
#define EIRf 15388
#define EIR_EXPONENTf 15389
#define EIR_MANTf 15390
#define EIR_MANTISSAf 15391
#define EIR_MANTISSA_64f 15392
#define EIR_MANT_EXPf 15393
#define EIR_REJ_RESETf 15394
#define EIR_REJ_SETf 15395
#define EIR_REVERSE_EXPONENTf 15396
#define EIR_REV_EXP_2f 15397
#define EJECTION_FIFO_OVERFLOWf 15398
#define EJECTION_FIFO_OVERFLOW_DISINTf 15399
#define EJECTION_FIFO_READYf 15400
#define EJECTION_FIFO_READY_DISINTf 15401
#define EJECTION_FIFO_STAGE_OVERFLOWf 15402
#define EJECTION_FIFO_STAGE_OVERFLOW_DISINTf 15403
#define EJECTION_FIFO_UNDERFLOWf 15404
#define EJECTION_FIFO_UNDERFLOW_DISINTf 15405
#define EJECT_ALLf 15406
#define EJECT_DONEf 15407
#define EJECT_MODE_LINKf 15408
#define EJECT_RATEf 15409
#define EL3_BYPASSf 15410
#define EL3_PCGf 15411
#define EL3_PSGf 15412
#define ELIDEf 15413
#define ELIDE_PREFIXf 15414
#define ELIDE_PTR_MSBf 15415
#define ELKENABLEf 15416
#define ELKENABLEMAL0f 15417
#define ELKENABLEMAL12f 15418
#define ELKENABLEMAL14f 15419
#define ELKLKPVALIDf 15420
#define ELK_ENABLEf 15421
#define ELK_ENABLE_ON_CLPORT_PORT_16f 15422
#define ELK_ENABLE_ON_ILKN_PORT_10f 15423
#define ELK_ENABLE_ON_ILKN_PORT_10_USING_EIGHT_LANESf 15424
#define ELK_ENABLE_ON_ILKN_PORT_10_USING_FOUR_LANESf 15425
#define ELK_ENABLE_ON_ILKN_PORT_16f 15426
#define ELK_ENABLE_ON_XLPORT_PORT_12f 15427
#define ELK_ENABLE_PORT_12f 15428
#define ELK_ENABLE_PORT_24f 15429
#define ELK_ERRORf 15430
#define ELK_ERR_MATCH_FLAGf 15431
#define ELK_EXT_IN_RESULT_A_STRENGTHf 15432
#define ELK_EXT_IN_RESULT_B_STRENGTHf 15433
#define ELK_EXT_OFFSETf 15434
#define ELK_FOUND_RESULTf 15435
#define ELK_FWD_IN_RESULT_A_STRENGTHf 15436
#define ELK_FWD_IN_RESULT_B_STRENGTHf 15437
#define ELK_KEY_A_VALID_BYTESf 15438
#define ELK_KEY_B_VALID_BYTESf 15439
#define ELK_KEY_C_VALID_BYTESf 15440
#define ELK_LKP_VALIDf 15441
#define ELK_OPCODEf 15442
#define ELK_PACKET_DATA_SELECTf 15443
#define ELK_RESULT_FORMATf 15444
#define ELK_STATUSf 15445
#define ELK_STATUS_MASKf 15446
#define ELK_TX_RESET_PORT_CREDITSf 15447
#define ELK_TX_RESET_PORT_CREDITS_VALUEf 15448
#define ELK_WAIT_FOR_REPLYf 15449
#define ELSPRANGEMAXf 15450
#define ELSPRANGEMINf 15451
#define ELSP_RANGE_MAXf 15452
#define ELSP_RANGE_MINf 15453
#define EM0_FIFO_OVERFLOWf 15454
#define EM0_FIFO_OVERFLOW_DISINTf 15455
#define EM0_FIFO_OVERFLOW_MASKf 15456
#define EM0_FIFO_UNDERRUNf 15457
#define EM0_FIFO_UNDERRUN_DISINTf 15458
#define EM0_FIFO_UNDERRUN_MASKf 15459
#define EM0_LOCAL_MTPf 15460
#define EM0_MTP_INDEXf 15461
#define EM1_FIFO_OVERFLOWf 15462
#define EM1_FIFO_OVERFLOW_DISINTf 15463
#define EM1_FIFO_OVERFLOW_MASKf 15464
#define EM1_FIFO_UNDERRUNf 15465
#define EM1_FIFO_UNDERRUN_DISINTf 15466
#define EM1_FIFO_UNDERRUN_MASKf 15467
#define EM1_LOCAL_MTPf 15468
#define EM1_MTP_INDEXf 15469
#define EMA_CELL_SHAREDf 15470
#define EMA_PCKT_NUMf 15471
#define EMA_QUEUE_CNG_STATE_REPORT_ENABLEf 15472
#define EMA_QUEUE_NUMf 15473
#define EMA_QUEUE_PRI_0f 15474
#define EMA_QUEUE_PRI_1f 15475
#define EMA_QUEUE_PRI_10f 15476
#define EMA_QUEUE_PRI_11f 15477
#define EMA_QUEUE_PRI_12f 15478
#define EMA_QUEUE_PRI_13f 15479
#define EMA_QUEUE_PRI_14f 15480
#define EMA_QUEUE_PRI_15f 15481
#define EMA_QUEUE_PRI_2f 15482
#define EMA_QUEUE_PRI_3f 15483
#define EMA_QUEUE_PRI_4f 15484
#define EMA_QUEUE_PRI_5f 15485
#define EMA_QUEUE_PRI_6f 15486
#define EMA_QUEUE_PRI_7f 15487
#define EMA_QUEUE_PRI_8f 15488
#define EMA_QUEUE_PRI_9f 15489
#define EMA_SCHEDULER_MODEf 15490
#define EMA_SHAREDf 15491
#define EMA_SHRf 15492
#define EMA_WORK_QUEUEf 15493
#define EMBEDDED_HGf 15494
#define EMC_128MODEf 15495
#define EMC_CI0_FIXED_PATTERN_ERRORf 15496
#define EMC_CI0_FIXED_PATTERN_ERROR_DISINTf 15497
#define EMC_CI1_FIXED_PATTERN_ERRORf 15498
#define EMC_CI1_FIXED_PATTERN_ERROR_DISINTf 15499
#define EMC_CI2_FIXED_PATTERN_ERRORf 15500
#define EMC_CI2_FIXED_PATTERN_ERROR_DISINTf 15501
#define EMC_CI3_FIXED_PATTERN_ERRORf 15502
#define EMC_CI3_FIXED_PATTERN_ERROR_DISINTf 15503
#define EMC_CI4_FIXED_PATTERN_ERRORf 15504
#define EMC_CI4_FIXED_PATTERN_ERROR_DISINTf 15505
#define EMC_CI5_FIXED_PATTERN_ERRORf 15506
#define EMC_CI5_FIXED_PATTERN_ERROR_DISINTf 15507
#define EMC_CSDB_0_BUFFER_FORCE_UNCORRECTABLE_PAR_ERRORf 15508
#define EMC_CSDB_0_LOWER_BUFFER_UNCORRECTED_ERRORf 15509
#define EMC_CSDB_0_LOWER_BUFFER_UNCORRECTED_ERROR_DISINTf 15510
#define EMC_CSDB_0_UPPER_BUFFER_UNCORRECTED_ERRORf 15511
#define EMC_CSDB_0_UPPER_BUFFER_UNCORRECTED_ERROR_DISINTf 15512
#define EMC_CSDB_1_BUFFER_FORCE_UNCORRECTABLE_PAR_ERRORf 15513
#define EMC_CSDB_1_LOWER_BUFFER_UNCORRECTED_ERRORf 15514
#define EMC_CSDB_1_LOWER_BUFFER_UNCORRECTED_ERROR_DISINTf 15515
#define EMC_CSDB_1_UPPER_BUFFER_UNCORRECTED_ERRORf 15516
#define EMC_CSDB_1_UPPER_BUFFER_UNCORRECTED_ERROR_DISINTf 15517
#define EMC_CSDB_2_BUFFER_FORCE_UNCORRECTABLE_PAR_ERRORf 15518
#define EMC_CSDB_2_LOWER_BUFFER_UNCORRECTED_ERRORf 15519
#define EMC_CSDB_2_LOWER_BUFFER_UNCORRECTED_ERROR_DISINTf 15520
#define EMC_CSDB_2_UPPER_BUFFER_UNCORRECTED_ERRORf 15521
#define EMC_CSDB_2_UPPER_BUFFER_UNCORRECTED_ERROR_DISINTf 15522
#define EMC_CSDB_3_BUFFER_FORCE_UNCORRECTABLE_PAR_ERRORf 15523
#define EMC_CSDB_3_LOWER_BUFFER_UNCORRECTED_ERRORf 15524
#define EMC_CSDB_3_LOWER_BUFFER_UNCORRECTED_ERROR_DISINTf 15525
#define EMC_CSDB_3_UPPER_BUFFER_UNCORRECTED_ERRORf 15526
#define EMC_CSDB_3_UPPER_BUFFER_UNCORRECTED_ERROR_DISINTf 15527
#define EMC_CSDB_4_BUFFER_FORCE_UNCORRECTABLE_PAR_ERRORf 15528
#define EMC_CSDB_4_LOWER_BUFFER_UNCORRECTED_ERRORf 15529
#define EMC_CSDB_4_LOWER_BUFFER_UNCORRECTED_ERROR_DISINTf 15530
#define EMC_CSDB_4_UPPER_BUFFER_UNCORRECTED_ERRORf 15531
#define EMC_CSDB_4_UPPER_BUFFER_UNCORRECTED_ERROR_DISINTf 15532
#define EMC_CSDB_5_BUFFER_FORCE_UNCORRECTABLE_PAR_ERRORf 15533
#define EMC_CSDB_5_LOWER_BUFFER_UNCORRECTED_ERRORf 15534
#define EMC_CSDB_5_LOWER_BUFFER_UNCORRECTED_ERROR_DISINTf 15535
#define EMC_CSDB_5_UPPER_BUFFER_UNCORRECTED_ERRORf 15536
#define EMC_CSDB_5_UPPER_BUFFER_UNCORRECTED_ERROR_DISINTf 15537
#define EMC_CSDB_BUFFER_PAR_ENABLEf 15538
#define EMC_ERRB_0_BUFFER_CORRECTED_ERRORf 15539
#define EMC_ERRB_0_BUFFER_CORRECTED_ERROR_DISINTf 15540
#define EMC_ERRB_0_BUFFER_ECC_ENABLEf 15541
#define EMC_ERRB_0_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15542
#define EMC_ERRB_0_BUFFER_UNCORRECTED_ERRORf 15543
#define EMC_ERRB_0_BUFFER_UNCORRECTED_ERROR_DISINTf 15544
#define EMC_ERRB_1_BUFFER_CORRECTED_ERRORf 15545
#define EMC_ERRB_1_BUFFER_CORRECTED_ERROR_DISINTf 15546
#define EMC_ERRB_1_BUFFER_ECC_ENABLEf 15547
#define EMC_ERRB_1_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15548
#define EMC_ERRB_1_BUFFER_UNCORRECTED_ERRORf 15549
#define EMC_ERRB_1_BUFFER_UNCORRECTED_ERROR_DISINTf 15550
#define EMC_ERRB_BUFFER_CORRECTED_ERRORf 15551
#define EMC_ERRB_BUFFER_CORRECTED_ERROR_DISINTf 15552
#define EMC_ERRB_BUFFER_ECC_ENABLEf 15553
#define EMC_ERRB_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15554
#define EMC_ERRB_BUFFER_UNCORRECTED_ERRORf 15555
#define EMC_ERRB_BUFFER_UNCORRECTED_ERROR_DISINTf 15556
#define EMC_ERROR_0f 15557
#define EMC_ERROR_1f 15558
#define EMC_ERROR_2f 15559
#define EMC_ERROR_3f 15560
#define EMC_EWRB_0_BUFFER_0_CORRECTED_ERRORf 15561
#define EMC_EWRB_0_BUFFER_0_CORRECTED_ERROR_DISINTf 15562
#define EMC_EWRB_0_BUFFER_0_FORCE_UNCORRECTABLE_ECC_ERRORf 15563
#define EMC_EWRB_0_BUFFER_0_UNCORRECTED_ERRORf 15564
#define EMC_EWRB_0_BUFFER_0_UNCORRECTED_ERROR_DISINTf 15565
#define EMC_EWRB_0_BUFFER_1_CORRECTED_ERRORf 15566
#define EMC_EWRB_0_BUFFER_1_CORRECTED_ERROR_DISINTf 15567
#define EMC_EWRB_0_BUFFER_1_FORCE_UNCORRECTABLE_ECC_ERRORf 15568
#define EMC_EWRB_0_BUFFER_1_UNCORRECTED_ERRORf 15569
#define EMC_EWRB_0_BUFFER_1_UNCORRECTED_ERROR_DISINTf 15570
#define EMC_EWRB_0_BUFFER_ECC_ENABLEf 15571
#define EMC_EWRB_1_BUFFER_0_CORRECTED_ERRORf 15572
#define EMC_EWRB_1_BUFFER_0_CORRECTED_ERROR_DISINTf 15573
#define EMC_EWRB_1_BUFFER_0_FORCE_UNCORRECTABLE_ECC_ERRORf 15574
#define EMC_EWRB_1_BUFFER_0_UNCORRECTED_ERRORf 15575
#define EMC_EWRB_1_BUFFER_0_UNCORRECTED_ERROR_DISINTf 15576
#define EMC_EWRB_1_BUFFER_1_CORRECTED_ERRORf 15577
#define EMC_EWRB_1_BUFFER_1_CORRECTED_ERROR_DISINTf 15578
#define EMC_EWRB_1_BUFFER_1_FORCE_UNCORRECTABLE_ECC_ERRORf 15579
#define EMC_EWRB_1_BUFFER_1_UNCORRECTED_ERRORf 15580
#define EMC_EWRB_1_BUFFER_1_UNCORRECTED_ERROR_DISINTf 15581
#define EMC_EWRB_1_BUFFER_ECC_ENABLEf 15582
#define EMC_EWRB_BUFFER_0_CORRECTED_ERRORf 15583
#define EMC_EWRB_BUFFER_0_CORRECTED_ERROR_DISINTf 15584
#define EMC_EWRB_BUFFER_0_FORCE_UNCORRECTABLE_ECC_ERRORf 15585
#define EMC_EWRB_BUFFER_0_UNCORRECTED_ERRORf 15586
#define EMC_EWRB_BUFFER_0_UNCORRECTED_ERROR_DISINTf 15587
#define EMC_EWRB_BUFFER_1_CORRECTED_ERRORf 15588
#define EMC_EWRB_BUFFER_1_CORRECTED_ERROR_DISINTf 15589
#define EMC_EWRB_BUFFER_1_FORCE_UNCORRECTABLE_ECC_ERRORf 15590
#define EMC_EWRB_BUFFER_1_UNCORRECTED_ERRORf 15591
#define EMC_EWRB_BUFFER_1_UNCORRECTED_ERROR_DISINTf 15592
#define EMC_EWRB_BUFFER_ECC_ENABLEf 15593
#define EMC_INTRf 15594
#define EMC_INTR_DISINTf 15595
#define EMC_IRRB_BUFFER_CORRECTED_ERRORf 15596
#define EMC_IRRB_BUFFER_CORRECTED_ERROR_DISINTf 15597
#define EMC_IRRB_BUFFER_ECC_ENABLEf 15598
#define EMC_IRRB_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15599
#define EMC_IRRB_BUFFER_OVERFLOW_ERRORf 15600
#define EMC_IRRB_BUFFER_OVERFLOW_ERROR_DISINTf 15601
#define EMC_IRRB_BUFFER_UNCORRECTED_ERRORf 15602
#define EMC_IRRB_BUFFER_UNCORRECTED_ERROR_DISINTf 15603
#define EMC_IWRB_BUFFER_CORRECTED_ERRORf 15604
#define EMC_IWRB_BUFFER_CORRECTED_ERROR_DISINTf 15605
#define EMC_IWRB_BUFFER_ECC_ENABLEf 15606
#define EMC_IWRB_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15607
#define EMC_IWRB_BUFFER_OVERFLOW_ERRORf 15608
#define EMC_IWRB_BUFFER_OVERFLOW_ERROR_DISINTf 15609
#define EMC_IWRB_BUFFER_UNCORRECTED_ERRORf 15610
#define EMC_IWRB_BUFFER_UNCORRECTED_ERROR_DISINTf 15611
#define EMC_RFCQ_BUFFER_CORRECTED_ERRORf 15612
#define EMC_RFCQ_BUFFER_CORRECTED_ERROR_DISINTf 15613
#define EMC_RFCQ_BUFFER_ECC_ENABLEf 15614
#define EMC_RFCQ_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15615
#define EMC_RFCQ_BUFFER_UNCORRECTED_ERRORf 15616
#define EMC_RFCQ_BUFFER_UNCORRECTED_ERROR_DISINTf 15617
#define EMC_RSFP_BUFFER_CORRECTED_ERRORf 15618
#define EMC_RSFP_BUFFER_CORRECTED_ERROR_DISINTf 15619
#define EMC_RSFP_BUFFER_ECC_ENABLEf 15620
#define EMC_RSFP_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15621
#define EMC_RSFP_BUFFER_UNCORRECTED_ERRORf 15622
#define EMC_RSFP_BUFFER_UNCORRECTED_ERROR_DISINTf 15623
#define EMC_SWAT_BUFFER_CORRECTED_ERRORf 15624
#define EMC_SWAT_BUFFER_CORRECTED_ERROR_DISINTf 15625
#define EMC_SWAT_BUFFER_ECC_ENABLEf 15626
#define EMC_SWAT_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15627
#define EMC_SWAT_BUFFER_UNCORRECTED_ERRORf 15628
#define EMC_SWAT_BUFFER_UNCORRECTED_ERROR_DISINTf 15629
#define EMC_WCMT_BUFFER_CORRECTED_ERRORf 15630
#define EMC_WCMT_BUFFER_CORRECTED_ERROR_DISINTf 15631
#define EMC_WCMT_BUFFER_ECC_ENABLEf 15632
#define EMC_WCMT_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15633
#define EMC_WCMT_BUFFER_UNCORRECTED_ERRORf 15634
#define EMC_WCMT_BUFFER_UNCORRECTED_ERROR_DISINTf 15635
#define EMC_WLCT0_BUFFER_ECC_ENABLEf 15636
#define EMC_WLCT0_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15637
#define EMC_WLCT0_LOWER_A_BUFFER_CORRECTED_ERRORf 15638
#define EMC_WLCT0_LOWER_A_BUFFER_CORRECTED_ERROR_DISINTf 15639
#define EMC_WLCT0_LOWER_A_BUFFER_UNCORRECTED_ERRORf 15640
#define EMC_WLCT0_LOWER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 15641
#define EMC_WLCT0_LOWER_B_BUFFER_CORRECTED_ERRORf 15642
#define EMC_WLCT0_LOWER_B_BUFFER_CORRECTED_ERROR_DISINTf 15643
#define EMC_WLCT0_LOWER_B_BUFFER_UNCORRECTED_ERRORf 15644
#define EMC_WLCT0_LOWER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 15645
#define EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_CORRECTED_ERRORf 15646
#define EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_CORRECTED_ERROR_DISINTf 15647
#define EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_ECC_ENABLEf 15648
#define EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf 15649
#define EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_UNCORRECTED_ERRORf 15650
#define EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_UNCORRECTED_ERROR_DISINTf 15651
#define EMC_WLCT0_MF_BUFFER_OVERFLOW_ERRORf 15652
#define EMC_WLCT0_MF_BUFFER_OVERFLOW_ERROR_DISINTf 15653
#define EMC_WLCT0_UPPER_A_BUFFER_CORRECTED_ERRORf 15654
#define EMC_WLCT0_UPPER_A_BUFFER_CORRECTED_ERROR_DISINTf 15655
#define EMC_WLCT0_UPPER_A_BUFFER_UNCORRECTED_ERRORf 15656
#define EMC_WLCT0_UPPER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 15657
#define EMC_WLCT0_UPPER_B_BUFFER_CORRECTED_ERRORf 15658
#define EMC_WLCT0_UPPER_B_BUFFER_CORRECTED_ERROR_DISINTf 15659
#define EMC_WLCT0_UPPER_B_BUFFER_UNCORRECTED_ERRORf 15660
#define EMC_WLCT0_UPPER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 15661
#define EMC_WLCT1_BUFFER_ECC_ENABLEf 15662
#define EMC_WLCT1_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15663
#define EMC_WLCT1_LOWER_A_BUFFER_CORRECTED_ERRORf 15664
#define EMC_WLCT1_LOWER_A_BUFFER_CORRECTED_ERROR_DISINTf 15665
#define EMC_WLCT1_LOWER_A_BUFFER_UNCORRECTED_ERRORf 15666
#define EMC_WLCT1_LOWER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 15667
#define EMC_WLCT1_LOWER_B_BUFFER_CORRECTED_ERRORf 15668
#define EMC_WLCT1_LOWER_B_BUFFER_CORRECTED_ERROR_DISINTf 15669
#define EMC_WLCT1_LOWER_B_BUFFER_UNCORRECTED_ERRORf 15670
#define EMC_WLCT1_LOWER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 15671
#define EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_CORRECTED_ERRORf 15672
#define EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_CORRECTED_ERROR_DISINTf 15673
#define EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_ECC_ENABLEf 15674
#define EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf 15675
#define EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_UNCORRECTED_ERRORf 15676
#define EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_UNCORRECTED_ERROR_DISINTf 15677
#define EMC_WLCT1_MF_BUFFER_OVERFLOW_ERRORf 15678
#define EMC_WLCT1_MF_BUFFER_OVERFLOW_ERROR_DISINTf 15679
#define EMC_WLCT1_UPPER_A_BUFFER_CORRECTED_ERRORf 15680
#define EMC_WLCT1_UPPER_A_BUFFER_CORRECTED_ERROR_DISINTf 15681
#define EMC_WLCT1_UPPER_A_BUFFER_UNCORRECTED_ERRORf 15682
#define EMC_WLCT1_UPPER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 15683
#define EMC_WLCT1_UPPER_B_BUFFER_CORRECTED_ERRORf 15684
#define EMC_WLCT1_UPPER_B_BUFFER_CORRECTED_ERROR_DISINTf 15685
#define EMC_WLCT1_UPPER_B_BUFFER_UNCORRECTED_ERRORf 15686
#define EMC_WLCT1_UPPER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 15687
#define EMC_WLCT2_BUFFER_ECC_ENABLEf 15688
#define EMC_WLCT2_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15689
#define EMC_WLCT2_LOWER_A_BUFFER_CORRECTED_ERRORf 15690
#define EMC_WLCT2_LOWER_A_BUFFER_CORRECTED_ERROR_DISINTf 15691
#define EMC_WLCT2_LOWER_A_BUFFER_UNCORRECTED_ERRORf 15692
#define EMC_WLCT2_LOWER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 15693
#define EMC_WLCT2_LOWER_B_BUFFER_CORRECTED_ERRORf 15694
#define EMC_WLCT2_LOWER_B_BUFFER_CORRECTED_ERROR_DISINTf 15695
#define EMC_WLCT2_LOWER_B_BUFFER_UNCORRECTED_ERRORf 15696
#define EMC_WLCT2_LOWER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 15697
#define EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_CORRECTED_ERRORf 15698
#define EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_CORRECTED_ERROR_DISINTf 15699
#define EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_ECC_ENABLEf 15700
#define EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf 15701
#define EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_UNCORRECTED_ERRORf 15702
#define EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_UNCORRECTED_ERROR_DISINTf 15703
#define EMC_WLCT2_MF_BUFFER_OVERFLOW_ERRORf 15704
#define EMC_WLCT2_MF_BUFFER_OVERFLOW_ERROR_DISINTf 15705
#define EMC_WLCT2_UPPER_A_BUFFER_CORRECTED_ERRORf 15706
#define EMC_WLCT2_UPPER_A_BUFFER_CORRECTED_ERROR_DISINTf 15707
#define EMC_WLCT2_UPPER_A_BUFFER_UNCORRECTED_ERRORf 15708
#define EMC_WLCT2_UPPER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 15709
#define EMC_WLCT2_UPPER_B_BUFFER_CORRECTED_ERRORf 15710
#define EMC_WLCT2_UPPER_B_BUFFER_CORRECTED_ERROR_DISINTf 15711
#define EMC_WLCT2_UPPER_B_BUFFER_UNCORRECTED_ERRORf 15712
#define EMC_WLCT2_UPPER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 15713
#define EMC_WTAC_ILLEGAL_SRCPG_ERRORf 15714
#define EMC_WTAC_ILLEGAL_SRCPG_ERROR_DISINTf 15715
#define EMC_WTAC_SPC_EMA_LOCKUP_ERRORf 15716
#define EMC_WTAC_SPC_EMA_LOCKUP_ERROR_DISINTf 15717
#define EMC_WTFP_BUFFER_CORRECTED_ERRORf 15718
#define EMC_WTFP_BUFFER_CORRECTED_ERROR_DISINTf 15719
#define EMC_WTFP_BUFFER_ECC_ENABLEf 15720
#define EMC_WTFP_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15721
#define EMC_WTFP_BUFFER_UNCORRECTED_ERRORf 15722
#define EMC_WTFP_BUFFER_UNCORRECTED_ERROR_DISINTf 15723
#define EMC_WTOQ_BUFFER_CORRECTED_ERRORf 15724
#define EMC_WTOQ_BUFFER_CORRECTED_ERROR_DISINTf 15725
#define EMC_WTOQ_BUFFER_ECC_ENABLEf 15726
#define EMC_WTOQ_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15727
#define EMC_WTOQ_BUFFER_UNCORRECTED_ERRORf 15728
#define EMC_WTOQ_BUFFER_UNCORRECTED_ERROR_DISINTf 15729
#define EMIRRORf 15730
#define EMIRROR_CONTROL1_PARITY_ENf 15731
#define EMIRROR_CONTROL1_PAR_ERRf 15732
#define EMIRROR_CONTROL1_TMf 15733
#define EMIRROR_CONTROL2_PARITY_ENf 15734
#define EMIRROR_CONTROL2_PAR_ERRf 15735
#define EMIRROR_CONTROL2_TMf 15736
#define EMIRROR_CONTROL3_PARITY_ENf 15737
#define EMIRROR_CONTROL3_PAR_ERRf 15738
#define EMIRROR_CONTROL3_TMf 15739
#define EMIRROR_CONTROL_PARITY_ENf 15740
#define EMIRROR_CONTROL_PAR_ERRf 15741
#define EMIRROR_CONTROL_TMf 15742
#define EMOP_BUFFER_ECC_ENf 15743
#define EMOP_BUFFER_TMf 15744
#define EMPTYf 15745
#define EMPTYDQCQIDf 15746
#define EMPTYDQCQWRITEf 15747
#define EMPTYDQCQWRITEMASKf 15748
#define EMPTYQCRBAL_INITIATE_PAR_ERRf 15749
#define EMPTYQCRBAL_PARITY_ERR_MASKf 15750
#define EMPTYQSATISFIEDCRBALf 15751
#define EMPTY_CELL_SIZEf 15752
#define EMPTY_DEQUEUEf 15753
#define EMPTY_DEQUEUE_DISINTf 15754
#define EMPTY_DEQUEUE_Qf 15755
#define EMPTY_DEQ_ERRORf 15756
#define EMPTY_DEQ_ERROR_DISINTf 15757
#define EMPTY_DQCQ_IDf 15758
#define EMPTY_DQCQ_WRITEf 15759
#define EMPTY_DQCQ_WRITE_MASKf 15760
#define EMPTY_MCID_COUNTERf 15761
#define EMPTY_PORT_MAX_CREDITf 15762
#define EMPTY_PORT_STOP_COLLECTING_ENf 15763
#define EMPTY_QP_MAX_CREDITf 15764
#define EMPTY_QP_STOP_COLLECTING_ENf 15765
#define EMPTY_Q_SATISFIED_CR_BALf 15766
#define EMR2f 15767
#define EMR3f 15768
#define EMR_2f 15769
#define EMR_3f 15770
#define EM_COSf 15771
#define EM_COS_ENABLEf 15772
#define EM_DEFAULTf 15773
#define EM_LATENCYf 15774
#define EM_LATENCY8f 15775
#define EM_LOCAL_MTPf 15776
#define EM_MODEf 15777
#define EM_MTP_INDEXf 15778
#define EM_MTP_INDEX0f 15779
#define EM_MTP_INDEX1f 15780
#define EM_SRCMOD_CHANGEf 15781
#define ENf 15782
#define ENABLEf 15783
#define ENABLE0f 15784
#define ENABLE1f 15785
#define ENABLE2f 15786
#define ENABLE8BANKSf 15787
#define ENABLEACTIONPROFILEf 15788
#define ENABLEARPTRAPf 15789
#define ENABLEBUFFERCHANGEf 15790
#define ENABLEB_CHf 15791
#define ENABLECUD_ACTIONf 15792
#define ENABLEDATAPATHf 15793
#define ENABLEDATAPATHIDRf 15794
#define ENABLEDATAPATHIQMf 15795
#define ENABLEDHCPTRAPf 15796
#define ENABLEDP_ACTIONf 15797
#define ENABLEELKLOOKUPf 15798
#define ENABLEFIRSTPASSBANKA_ACCESSf 15799
#define ENABLEFIRSTPASSBANKB_ACCESSf 15800
#define ENABLEFIRSTPASSBANKC_ACCESSf 15801
#define ENABLEFIRSTPASSBANKD_ACCESSf 15802
#define ENABLEFLPREPLYf 15803
#define ENABLEFORWARDINGLOOKUPf 15804
#define ENABLEIGMPTRAPf 15805
#define ENABLEILKN0f 15806
#define ENABLEILKN1f 15807
#define ENABLEINDIRECTBUBBLESf 15808
#define ENABLEMACTBUBBLESf 15809
#define ENABLEMCLUPDATESf 15810
#define ENABLEMLDTRAPf 15811
#define ENABLEMYMACf 15812
#define ENABLEOUTLIF_1f 15813
#define ENABLEOUTTM_PORTf 15814
#define ENABLEROUTINGMCf 15815
#define ENABLEROUTINGMPLSf 15816
#define ENABLEROUTINGUCf 15817
#define ENABLESAAUTHENTICATIONf 15818
#define ENABLESECONDPASSBANKA_ACCESSf 15819
#define ENABLESECONDPASSBANKB_ACCESSf 15820
#define ENABLESECONDPASSBANKC_ACCESSf 15821
#define ENABLESECONDPASSBANKD_ACCESSf 15822
#define ENABLESYSREDf 15823
#define ENABLETCAMBUBBLESf 15824
#define ENABLETCAM_BANKA_ACCESSf 15825
#define ENABLETCAM_BANKB_ACCESSf 15826
#define ENABLETCAM_BANKC_ACCESSf 15827
#define ENABLETCAM_BANKD_ACCESSf 15828
#define ENABLETC_ACTIONf 15829
#define ENABLEUNICASTSAMEINTERFACEFILTERf 15830
#define ENABLE_00f 15831
#define ENABLE_01f 15832
#define ENABLE_02f 15833
#define ENABLE_03f 15834
#define ENABLE_04f 15835
#define ENABLE_05f 15836
#define ENABLE_06f 15837
#define ENABLE_07f 15838
#define ENABLE_08f 15839
#define ENABLE_09f 15840
#define ENABLE_10f 15841
#define ENABLE_11f 15842
#define ENABLE_12f 15843
#define ENABLE_13f 15844
#define ENABLE_14f 15845
#define ENABLE_15f 15846
#define ENABLE_1588OMPLSf 15847
#define ENABLE_1B_ERR_INTf 15848
#define ENABLE_2B_ERR_INTf 15849
#define ENABLE_8_BANKSf 15850
#define ENABLE_8_BANKS_MODEf 15851
#define ENABLE_ALL_BYPASSf 15852
#define ENABLE_ALMOST_LOC_SET_EVENTf 15853
#define ENABLE_ARP_TRAPf 15854
#define ENABLE_AUTO_SWITCHOVERf 15855
#define ENABLE_AVG_CALCf 15856
#define ENABLE_BIN_12_OVERLAY_Af 15857
#define ENABLE_BIN_12_OVERLAY_Bf 15858
#define ENABLE_BLOCK_ERASE_COMPLETEf 15859
#define ENABLE_BOUNCE_BACK_FILTERf 15860
#define ENABLE_BUFFER_CHANGEf 15861
#define ENABLE_BUNDLES_MODEf 15862
#define ENABLE_CHKf 15863
#define ENABLE_CKE_IDLEf 15864
#define ENABLE_CLEARf 15865
#define ENABLE_CLRf 15866
#define ENABLE_CMIC_REQUESTf 15867
#define ENABLE_COMMON_CONTROLf 15868
#define ENABLE_COPY_BACK_COMPLETEf 15869
#define ENABLE_COS_MARKING_UPGRADESf 15870
#define ENABLE_CREDIT_COLLECTIONf 15871
#define ENABLE_CRPS_BUBBLESf 15872
#define ENABLE_CS_IDLEf 15873
#define ENABLE_CTL_IDLEf 15874
#define ENABLE_C_00f 15875
#define ENABLE_C_01f 15876
#define ENABLE_C_02f 15877
#define ENABLE_C_03f 15878
#define ENABLE_C_04f 15879
#define ENABLE_C_05f 15880
#define ENABLE_C_06f 15881
#define ENABLE_C_07f 15882
#define ENABLE_C_08f 15883
#define ENABLE_C_09f 15884
#define ENABLE_C_10f 15885
#define ENABLE_C_11f 15886
#define ENABLE_C_12f 15887
#define ENABLE_C_13f 15888
#define ENABLE_C_14f 15889
#define ENABLE_C_15f 15890
#define ENABLE_C_16f 15891
#define ENABLE_C_17f 15892
#define ENABLE_C_18f 15893
#define ENABLE_C_19f 15894
#define ENABLE_C_20f 15895
#define ENABLE_C_21f 15896
#define ENABLE_C_22f 15897
#define ENABLE_C_23f 15898
#define ENABLE_C_24f 15899
#define ENABLE_C_25f 15900
#define ENABLE_C_26f 15901
#define ENABLE_C_27f 15902
#define ENABLE_C_28f 15903
#define ENABLE_C_29f 15904
#define ENABLE_C_30f 15905
#define ENABLE_C_31f 15906
#define ENABLE_DATA_PATHf 15907
#define ENABLE_DATA_PATH_IDRf 15908
#define ENABLE_DATA_PATH_IQMf 15909
#define ENABLE_DDRf 15910
#define ENABLE_DEFAULT_NETWORK_SVPf 15911
#define ENABLE_DEL_G_RXCf 15912
#define ENABLE_DEL_G_TXCf 15913
#define ENABLE_DEQ_INTRf 15914
#define ENABLE_DHCP_TRAPf 15915
#define ENABLE_DIRECT_READ_RD_MISSf 15916
#define ENABLE_DQ_ODTf 15917
#define ENABLE_DRACO1_5_HASHf 15918
#define ENABLE_DYNAMIC_MEMORY_ACCESSf 15919
#define ENABLE_ECCf 15920
#define ENABLE_ECC_MIPS_CORRf 15921
#define ENABLE_ECC_MIPS_UNCORRf 15922
#define ENABLE_ECMP_DLBf 15923
#define ENABLE_ELK_LOOKUPf 15924
#define ENABLE_ENQ_INTRf 15925
#define ENABLE_ENQ_REQ_FIFO_XOFFf 15926
#define ENABLE_EXTERNAL_L2_ENTRYf 15927
#define ENABLE_EXT_QGPHY_CLK_OUTf 15928
#define ENABLE_FABRIC_LLFCf 15929
#define ENABLE_FDRC_FAULT_MASKINGf 15930
#define ENABLE_FDRC_SER_PROTECTIONf 15931
#define ENABLE_FHEI_WITH_IN_LIF_PROFILEf 15932
#define ENABLE_FLEX_FIELD_1_Af 15933
#define ENABLE_FLEX_FIELD_1_Bf 15934
#define ENABLE_FLEX_FIELD_2_Af 15935
#define ENABLE_FLEX_FIELD_2_Bf 15936
#define ENABLE_FLEX_HASHINGf 15937
#define ENABLE_FLOW_LABEL_IPV6_Af 15938
#define ENABLE_FLOW_LABEL_IPV6_Bf 15939
#define ENABLE_FP_FOR_MIRROR_PKTSf 15940
#define ENABLE_FROMCPU_PACKETf 15941
#define ENABLE_GPORT_IDLE_PWRDWNf 15942
#define ENABLE_GROUP_AVG_CALCf 15943
#define ENABLE_GTP_Af 15944
#define ENABLE_GTP_Bf 15945
#define ENABLE_HAIR_PIN_FILTERf 15946
#define ENABLE_HGT_DLBf 15947
#define ENABLE_HRF_0f 15948
#define ENABLE_HRF_1f 15949
#define ENABLE_IFILTERf 15950
#define ENABLE_IGMP_MLD_SNOOPINGf 15951
#define ENABLE_IGMP_TRAPf 15952
#define ENABLE_INDIRECT_BUBBLESf 15953
#define ENABLE_INNER_COMPATIBLE_MCf 15954
#define ENABLE_INTERNAL_L2_ENTRYf 15955
#define ENABLE_LAG_DLBf 15956
#define ENABLE_LAG_FILTER_MCf 15957
#define ENABLE_LAG_FILTER_UCf 15958
#define ENABLE_LINE_LLFCf 15959
#define ENABLE_LOC_CLEAR_EVENTf 15960
#define ENABLE_LOC_SET_EVENTf 15961
#define ENABLE_LOOKUPf 15962
#define ENABLE_LSR_P2P_SERVICEf 15963
#define ENABLE_MACT_BUBBLESf 15964
#define ENABLE_MACT_FORMAT_3f 15965
#define ENABLE_MAC_IP_BINDING_FOR_ARP_PKTSf 15966
#define ENABLE_MAC_PARITYf 15967
#define ENABLE_MCL_UPDATESf 15968
#define ENABLE_MEASURE_AVERAGE_CALCULATIONf 15969
#define ENABLE_MEASURE_COLLECTIONf 15970
#define ENABLE_MLD_TRAPf 15971
#define ENABLE_MPLS_PIPEf 15972
#define ENABLE_MSIf 15973
#define ENABLE_MSPI_DONEf 15974
#define ENABLE_MSPI_HALT_SET_TRANSACTION_DONEf 15975
#define ENABLE_MULTIPLE_SBUS_CMDSf 15976
#define ENABLE_Nf 15977
#define ENABLE_NAND_RB_Bf 15978
#define ENABLE_NATIVE_VSI_STAMPINGf 15979
#define ENABLE_ODTf 15980
#define ENABLE_ODT_CKf 15981
#define ENABLE_OPTIMAL_CANDIDATE_UPDATEf 15982
#define ENABLE_OP_DMVOQf 15983
#define ENABLE_OVERRIDE_I2C_DEBUG_MODEf 15984
#define ENABLE_OVERRIDE_I2C_MASTER_SLAVE_MODEf 15985
#define ENABLE_OVERRIDE_SPI_MASTER_SLAVE_MODEf 15986
#define ENABLE_PARITYf 15987
#define ENABLE_PIO_PURGE_IF_USERIF_RESETf 15988
#define ENABLE_PIO_PURGE_SW_PROGRAMMABLEf 15989
#define ENABLE_PKT_MODf 15990
#define ENABLE_PORT_QUALITY_UPDATEf 15991
#define ENABLE_PORT_STMf 15992
#define ENABLE_PP_INJECTf 15993
#define ENABLE_PROGRAM_PAGE_COMPLETEf 15994
#define ENABLE_PTCSf 15995
#define ENABLE_PURGE_IF_USERIF_RESETf 15996
#define ENABLE_PURGE_IF_USERIF_TIMESOUTf 15997
#define ENABLE_PURGE_SW_PROGRAMMABLEf 15998
#define ENABLE_QK_ODTf 15999
#define ENABLE_QOS_IP_TOS_UPGRADESf 16000
#define ENABLE_QUALITY_UPDATEf 16001
#define ENABLE_QUEUE_AND_GROUP_TICKETf 16002
#define ENABLE_QUICK_SREFRESHf 16003
#define ENABLE_RBUS_ARBITER_TIMERf 16004
#define ENABLE_RDI_CLEAR_EVENTf 16005
#define ENABLE_RDI_SET_EVENTf 16006
#define ENABLE_RETURNED_CREDITSf 16007
#define ENABLE_ROUTING_MCf 16008
#define ENABLE_ROUTING_MPLSf 16009
#define ENABLE_ROUTING_UCf 16010
#define ENABLE_RO_CTLR_READYf 16011
#define ENABLE_RPF_CHECKf 16012
#define ENABLE_SAME_INTERFACE_FILTERS_PORTSf 16013
#define ENABLE_SA_AUTHENTICATIONf 16014
#define ENABLE_SBUSDMA_CH0_FLOW_CONTROLf 16015
#define ENABLE_SBUSDMA_CH1_FLOW_CONTROLf 16016
#define ENABLE_SBUSDMA_CH2_FLOW_CONTROLf 16017
#define ENABLE_SCHAN_REQUESTf 16018
#define ENABLE_SECOND_STAGE_PARSING_UPGRADESf 16019
#define ENABLE_SELECTf 16020
#define ENABLE_SERIAL_LINKf 16021
#define ENABLE_SERVICE_Q_EXPECTED_PORT_CHECKf 16022
#define ENABLE_SETf 16023
#define ENABLE_SKIPPED_ETHERNET_PARSINGf 16024
#define ENABLE_SLAVE_PORT_0f 16025
#define ENABLE_SLAVE_PORT_1f 16026
#define ENABLE_SLAVE_PORT_2f 16027
#define ENABLE_SLAVE_PORT_3f 16028
#define ENABLE_SLAVE_PORT_4f 16029
#define ENABLE_SLAVE_PORT_5f 16030
#define ENABLE_SLAVE_PORT_6f 16031
#define ENABLE_SLAVE_PORT_7f 16032
#define ENABLE_SOP_EOP_CHKf 16033
#define ENABLE_SPI_LR_FULLNESS_REACHEDf 16034
#define ENABLE_SPI_LR_IMPATIENTf 16035
#define ENABLE_SPI_LR_SESSION_DONEf 16036
#define ENABLE_SPI_LR_TRUNCATEDf 16037
#define ENABLE_SPI_OVERREADf 16038
#define ENABLE_SP_IN_MINf 16039
#define ENABLE_SQUEUESf 16040
#define ENABLE_SQUEUE_000f 16041
#define ENABLE_SQUEUE_001f 16042
#define ENABLE_SQUEUE_002f 16043
#define ENABLE_SQUEUE_003f 16044
#define ENABLE_SQUEUE_004f 16045
#define ENABLE_SQUEUE_005f 16046
#define ENABLE_SQUEUE_006f 16047
#define ENABLE_SQUEUE_007f 16048
#define ENABLE_SQUEUE_008f 16049
#define ENABLE_SQUEUE_009f 16050
#define ENABLE_SQUEUE_010f 16051
#define ENABLE_SQUEUE_011f 16052
#define ENABLE_SQUEUE_012f 16053
#define ENABLE_SQUEUE_013f 16054
#define ENABLE_SQUEUE_014f 16055
#define ENABLE_SQUEUE_015f 16056
#define ENABLE_SQUEUE_016f 16057
#define ENABLE_SQUEUE_017f 16058
#define ENABLE_SQUEUE_018f 16059
#define ENABLE_SQUEUE_019f 16060
#define ENABLE_SQUEUE_020f 16061
#define ENABLE_SQUEUE_021f 16062
#define ENABLE_SQUEUE_022f 16063
#define ENABLE_SQUEUE_023f 16064
#define ENABLE_SQUEUE_024f 16065
#define ENABLE_SQUEUE_025f 16066
#define ENABLE_SQUEUE_026f 16067
#define ENABLE_SQUEUE_027f 16068
#define ENABLE_SQUEUE_028f 16069
#define ENABLE_SQUEUE_029f 16070
#define ENABLE_SQUEUE_030f 16071
#define ENABLE_SQUEUE_031f 16072
#define ENABLE_SQUEUE_032f 16073
#define ENABLE_SQUEUE_033f 16074
#define ENABLE_SQUEUE_034f 16075
#define ENABLE_SQUEUE_035f 16076
#define ENABLE_SQUEUE_036f 16077
#define ENABLE_SQUEUE_037f 16078
#define ENABLE_SQUEUE_038f 16079
#define ENABLE_SQUEUE_039f 16080
#define ENABLE_SQUEUE_040f 16081
#define ENABLE_SQUEUE_041f 16082
#define ENABLE_SQUEUE_042f 16083
#define ENABLE_SQUEUE_043f 16084
#define ENABLE_SQUEUE_044f 16085
#define ENABLE_SQUEUE_045f 16086
#define ENABLE_SQUEUE_046f 16087
#define ENABLE_SQUEUE_047f 16088
#define ENABLE_SQUEUE_048f 16089
#define ENABLE_SQUEUE_049f 16090
#define ENABLE_SQUEUE_050f 16091
#define ENABLE_SQUEUE_051f 16092
#define ENABLE_SQUEUE_052f 16093
#define ENABLE_SQUEUE_053f 16094
#define ENABLE_SQUEUE_054f 16095
#define ENABLE_SQUEUE_055f 16096
#define ENABLE_SQUEUE_056f 16097
#define ENABLE_SQUEUE_057f 16098
#define ENABLE_SQUEUE_058f 16099
#define ENABLE_SQUEUE_059f 16100
#define ENABLE_SQUEUE_060f 16101
#define ENABLE_SQUEUE_061f 16102
#define ENABLE_SQUEUE_062f 16103
#define ENABLE_SQUEUE_063f 16104
#define ENABLE_SQUEUE_064f 16105
#define ENABLE_SQUEUE_065f 16106
#define ENABLE_SQUEUE_066f 16107
#define ENABLE_SQUEUE_067f 16108
#define ENABLE_SQUEUE_068f 16109
#define ENABLE_SQUEUE_069f 16110
#define ENABLE_SQUEUE_070f 16111
#define ENABLE_SQUEUE_071f 16112
#define ENABLE_SQUEUE_072f 16113
#define ENABLE_SQUEUE_073f 16114
#define ENABLE_SQUEUE_074f 16115
#define ENABLE_SQUEUE_075f 16116
#define ENABLE_SQUEUE_076f 16117
#define ENABLE_SQUEUE_077f 16118
#define ENABLE_SQUEUE_078f 16119
#define ENABLE_SQUEUE_079f 16120
#define ENABLE_SQUEUE_080f 16121
#define ENABLE_SQUEUE_081f 16122
#define ENABLE_SQUEUE_082f 16123
#define ENABLE_SQUEUE_083f 16124
#define ENABLE_SQUEUE_084f 16125
#define ENABLE_SQUEUE_085f 16126
#define ENABLE_SQUEUE_086f 16127
#define ENABLE_SQUEUE_087f 16128
#define ENABLE_SQUEUE_088f 16129
#define ENABLE_SQUEUE_089f 16130
#define ENABLE_SQUEUE_090f 16131
#define ENABLE_SQUEUE_091f 16132
#define ENABLE_SQUEUE_092f 16133
#define ENABLE_SQUEUE_093f 16134
#define ENABLE_SQUEUE_094f 16135
#define ENABLE_SQUEUE_095f 16136
#define ENABLE_SQUEUE_096f 16137
#define ENABLE_SQUEUE_097f 16138
#define ENABLE_SQUEUE_098f 16139
#define ENABLE_SQUEUE_099f 16140
#define ENABLE_SQUEUE_100f 16141
#define ENABLE_SQUEUE_101f 16142
#define ENABLE_SQUEUE_102f 16143
#define ENABLE_SQUEUE_103f 16144
#define ENABLE_SQUEUE_104f 16145
#define ENABLE_SQUEUE_105f 16146
#define ENABLE_SQUEUE_106f 16147
#define ENABLE_SQUEUE_107f 16148
#define ENABLE_SQUEUE_108f 16149
#define ENABLE_SQUEUE_109f 16150
#define ENABLE_SQUEUE_110f 16151
#define ENABLE_SQUEUE_111f 16152
#define ENABLE_SQUEUE_112f 16153
#define ENABLE_SQUEUE_113f 16154
#define ENABLE_SQUEUE_114f 16155
#define ENABLE_SQUEUE_115f 16156
#define ENABLE_SQUEUE_116f 16157
#define ENABLE_SQUEUE_117f 16158
#define ENABLE_SQUEUE_118f 16159
#define ENABLE_SQUEUE_119f 16160
#define ENABLE_SQUEUE_120f 16161
#define ENABLE_SQUEUE_121f 16162
#define ENABLE_SQUEUE_122f 16163
#define ENABLE_SQUEUE_123f 16164
#define ENABLE_SQUEUE_124f 16165
#define ENABLE_SQUEUE_125f 16166
#define ENABLE_SQUEUE_126f 16167
#define ENABLE_SQUEUE_127f 16168
#define ENABLE_SRC_EQUAL_DST_FILTERf 16169
#define ENABLE_STACKING_MCf 16170
#define ENABLE_STACKING_UCf 16171
#define ENABLE_SWITCHING_NETWORKf 16172
#define ENABLE_SWITCHOVERf 16173
#define ENABLE_SW_IDLE_PWRDWNf 16174
#define ENABLE_SYSTEM_REDf 16175
#define ENABLE_SYS_REDf 16176
#define ENABLE_TCAMf 16177
#define ENABLE_TCAM_BUBBLESf 16178
#define ENABLE_TCAM_IDENTIFICATION_IEEE_1588f 16179
#define ENABLE_TCAM_IDENTIFICATION_OAMf 16180
#define ENABLE_TOCPU_PACKETf 16181
#define ENABLE_TRILL_VSI_UPDATEf 16182
#define ENABLE_TUNNEL_TERMINATION_CODE_UPGRADESf 16183
#define ENABLE_UCODE_DEQf 16184
#define ENABLE_UCODE_ENQf 16185
#define ENABLE_UC_SAME_INTERFACE_FILTERf 16186
#define ENABLE_UDF_FIELD_1_Af 16187
#define ENABLE_UDF_FIELD_1_Bf 16188
#define ENABLE_UDF_FIELD_2_Af 16189
#define ENABLE_UDF_FIELD_2_Bf 16190
#define ENABLE_UNICAST_SAME_INTERFACE_FILTERf 16191
#define ENABLE_UPDATE_COLOR_RESUMEf 16192
#define ENABLE_UPDATE_KEYf 16193
#define ENABLE_VALf 16194
#define ENABLE_VPLAG_RESOLUTIONf 16195
#define ENABLE_VP_GROUP_PRUNINGf 16196
#define ENABLE_WRRf 16197
#define ENABLE_YELLOW_DS_DROP_RED_PKTf 16198
#define ENA_EXT_CONFIGf 16199
#define ENA_FIXED_PATf 16200
#define ENBf 16201
#define ENB_CLKOUTf 16202
#define ENB_CREDIT_COLLECTIONf 16203
#define ENCAPSULATIONf 16204
#define ENCAP_BYTE_COUNT_ADJf 16205
#define ENCAP_INCOMING_TAG_STATUSf 16206
#define ENCAP_NLF_LOGICAL_PORT_NUMBERf 16207
#define ENCNMINGREPf 16208
#define ENCNMMCDAf 16209
#define ENCNMMIRRf 16210
#define ENCNMSNPf 16211
#define ENC_DEC_SELECTf 16212
#define ENDIANESSf 16213
#define ENDIANMODEf 16214
#define ENDIANNESSf 16215
#define ENDIAN_MODEf 16216
#define ENDIAN_SELf 16217
#define ENDIAN_SWAP_SIZEf 16218
#define ENDLESSf 16219
#define ENDOFPACKETf 16220
#define ENDPOINT_COS_MAP_PARITY_ENf 16221
#define ENDPOINT_COS_MAP_PROFILE_INDEXf 16222
#define ENDPOINT_COS_OFFSETf 16223
#define ENDPOINT_QUEUE_BASEf 16224
#define ENDPOINT_QUEUE_MAP_B0_TMf 16225
#define ENDPOINT_QUEUE_MAP_B1_TMf 16226
#define ENDPOINT_QUEUE_MAP_PARITY_ENf 16227
#define ENDQPf 16228
#define ENDQUEUEf 16229
#define ENDREADERRf 16230
#define ENDREADERRMASKf 16231
#define ENDREADEXPERRf 16232
#define ENDREADEXPERRMASKf 16233
#define ENDWRITEERRf 16234
#define ENDWRITEERRMASKf 16235
#define ENDWRITEEXPERRf 16236
#define ENDWRITEEXPERRMASKf 16237
#define END_Af 16238
#define END_ADDRf 16239
#define END_A_UPPERf 16240
#define END_Bf 16241
#define END_CELLf 16242
#define END_CELL_CAPTf 16243
#define END_CELL_MASKf 16244
#define END_CELL_VALUEf 16245
#define END_CNTRIDf 16246
#define END_CRC_ERRORf 16247
#define END_FLAGf 16248
#define END_OF_CHAINf 16249
#define END_OF_PACKETf 16250
#define END_PTRf 16251
#define END_S1f 16252
#define ENET_MAC_EQ_ZEROf 16253
#define ENET_MAC_EQ_ZERO_DISINTf 16254
#define ENET_SMAC_EQ_DMACf 16255
#define ENET_SMAC_EQ_DMAC_DISINTf 16256
#define ENET_SMAC_MCASTf 16257
#define ENET_SMAC_MCAST_DISINTf 16258
#define ENET_TYPE_VALUEf 16259
#define ENET_TYPE_VALUE_DISINTf 16260
#define ENET_VLAN0_EQ_3FFf 16261
#define ENET_VLAN0_EQ_3FF_DISINTf 16262
#define ENET_VLAN1_EQ_3FFf 16263
#define ENET_VLAN1_EQ_3FF_DISINTf 16264
#define ENET_VLAN2_EQ_3FFf 16265
#define ENET_VLAN2_EQ_3FF_DISINTf 16266
#define ENGG_BASEf 16267
#define ENGM_BASEf 16268
#define ENGU_BASEf 16269
#define ENG_ENf 16270
#define ENG_MODEf 16271
#define ENG_PORT_ENf 16272
#define ENG_PORT_QSELf 16273
#define ENHANCED_HASHING_ENABLEf 16274
#define ENHCLENf 16275
#define ENHCLSPHIGHf 16276
#define ENH_CLSP_HIGHf 16277
#define ENH_CL_ENf 16278
#define ENINTLPDQCQFCf 16279
#define ENIPTCD4SNOOPf 16280
#define ENLOCALLINKREDUCTIONf 16281
#define ENLOCALLINKREDUCTIONMCf 16282
#define ENQBYTECNTf 16283
#define ENQBYTECNTOVFf 16284
#define ENQDEQ_ACKf 16285
#define ENQDEQ_FIFO_DEPTHf 16286
#define ENQDEQ_FIFO_FULLf 16287
#define ENQDEQ_FIFO_FULL_DISINTf 16288
#define ENQDEQ_FIFO_FULL_HALT_ENf 16289
#define ENQDONE_STATUSf 16290
#define ENQDONE_STATUS_DISINTf 16291
#define ENQD_FIFO_BPf 16292
#define ENQD_FIFO_CORRECTED_ERRORf 16293
#define ENQD_FIFO_CORRECTED_ERROR_DISINTf 16294
#define ENQD_FIFO_ENABLE_ECCf 16295
#define ENQD_FIFO_FORCE_UNCORRECTABLE_ERRORf 16296
#define ENQD_FIFO_HIGH_WATERMARKf 16297
#define ENQD_FIFO_HIGH_WATERMARK_UPDf 16298
#define ENQD_FIFO_LEVELf 16299
#define ENQD_FIFO_MEM_TMf 16300
#define ENQD_FIFO_OVERFLOWf 16301
#define ENQD_FIFO_OVERFLOW_DISINTf 16302
#define ENQD_FIFO_OVERFLOW_HALT_ENf 16303
#define ENQD_FIFO_THRESHOLDf 16304
#define ENQD_FIFO_UNCORRECTED_ERRORf 16305
#define ENQD_FIFO_UNCORRECTED_ERROR_DISINTf 16306
#define ENQD_FIFO_UNDERRUNf 16307
#define ENQD_FIFO_UNDERRUN_DISINTf 16308
#define ENQD_PIPELINE_ACTIVEf 16309
#define ENQD_STATUSf 16310
#define ENQD_STATUS_DISINTf 16311
#define ENQIGPERR0f 16312
#define ENQIGPERR1f 16313
#define ENQIGPERR2f 16314
#define ENQIGPERR3f 16315
#define ENQIGPERR4f 16316
#define ENQIGPERR5f 16317
#define ENQIGPERR6f 16318
#define ENQPKTCNTf 16319
#define ENQPKTCNTOVFf 16320
#define ENQRESP_BADQf 16321
#define ENQRESP_BUFFERPTR1f 16322
#define ENQRESP_DROPf 16323
#define ENQRESP_ECNf 16324
#define ENQRESP_HEAD_LINESf 16325
#define ENQRESP_LENf 16326
#define ENQRESP_LLA0f 16327
#define ENQRESP_QUEUEf 16328
#define ENQRESP_TAGf 16329
#define ENQR_DISABLED_QUEUE_DETECTf 16330
#define ENQR_DISABLED_QUEUE_DETECT_DISINTf 16331
#define ENQR_FIFO_CORRECTED_ERRORf 16332
#define ENQR_FIFO_CORRECTED_ERROR_DISINTf 16333
#define ENQR_FIFO_ENABLE_ECCf 16334
#define ENQR_FIFO_FORCE_UNCORRECTABLE_ERRORf 16335
#define ENQR_FIFO_HIGH_WATERMARKf 16336
#define ENQR_FIFO_HIGH_WATERMARK_UPDf 16337
#define ENQR_FIFO_LEVELf 16338
#define ENQR_FIFO_MEM_TMf 16339
#define ENQR_FIFO_OVERFLOWf 16340
#define ENQR_FIFO_OVERFLOW_DISINTf 16341
#define ENQR_FIFO_OVERFLOW_HALT_ENf 16342
#define ENQR_FIFO_OVF_HALT_ENf 16343
#define ENQR_FIFO_UNCORRECTED_ERRORf 16344
#define ENQR_FIFO_UNCORRECTED_ERROR_DISINTf 16345
#define ENQR_FIFO_UNDERRUNf 16346
#define ENQR_FIFO_UNDERRUN_DISINTf 16347
#define ENQR_INFLIGHT_TERMf 16348
#define ENQR_MIN_ALLOC_ERRORf 16349
#define ENQR_MIN_ALLOC_ERROR_DISINTf 16350
#define ENQR_MIN_ALLOC_ERROR_HALT_ENf 16351
#define ENQR_PIPELINE_ACTIVEf 16352
#define ENQR_PS0_REQ_FIFO_OVERFLOWf 16353
#define ENQR_PS0_REQ_FIFO_OVERFLOW_DISINTf 16354
#define ENQR_PS0_TMf 16355
#define ENQR_STATUSf 16356
#define ENQR_STATUS_DISINTf 16357
#define ENQR_TAG_CREDIT_UNDERRUNf 16358
#define ENQR_TAG_CREDIT_UNDERRUN_DISINTf 16359
#define ENQR_TAG_UNDERRUN_HALT_ENf 16360
#define ENQUEUE_DISABLEf 16361
#define ENQUEUE_ENABLEf 16362
#define ENQ_BLOCK_ON_L0_MATCHf 16363
#define ENQ_BLOCK_ON_L1_MATCHf 16364
#define ENQ_BLOCK_ON_L2_MATCHf 16365
#define ENQ_BLOCK_ON_PORT_MATCHf 16366
#define ENQ_BLOCK_OVERFLOWf 16367
#define ENQ_BLOCK_OVERFLOW_MASKf 16368
#define ENQ_BLOCK_OVERFLOW_QNUMf 16369
#define ENQ_BYTE_CNTf 16370
#define ENQ_BYTE_CNT_OVFf 16371
#define ENQ_CONTROLf 16372
#define ENQ_CONTROL_MASKf 16373
#define ENQ_CRDT_BPf 16374
#define ENQ_CRDT_LEVELf 16375
#define ENQ_CRDT_LOW_WATERMARKf 16376
#define ENQ_CRDT_LOW_WATERMARK_UPDf 16377
#define ENQ_CRDT_THRESHOLDf 16378
#define ENQ_DEQf 16379
#define ENQ_DROP_GLOBALf 16380
#define ENQ_DROP_PORT_1f 16381
#define ENQ_DROP_PORT_1_COSf 16382
#define ENQ_INTRf 16383
#define ENQ_INTR_DISINTf 16384
#define ENQ_INVALID_LAST_Qf 16385
#define ENQ_INVALID_Q_CNTf 16386
#define ENQ_INVALID_Q_CNT_DISINTf 16387
#define ENQ_IPMC_TBL_PAR_ERRf 16388
#define ENQ_IPMC_TBL_PAR_ERR_ENf 16389
#define ENQ_NO_FREE_PTR_ERRORf 16390
#define ENQ_NO_FREE_PTR_ERROR_DISINTf 16391
#define ENQ_PARITY_ENf 16392
#define ENQ_PKT_CNTf 16393
#define ENQ_PKT_CNT_OVFf 16394
#define ENQ_PORT_FROM_S1_ID_MULTIPLE_MATCH_ERRORf 16395
#define ENQ_PORT_FROM_S1_ID_MULTIPLE_MATCH_ERROR_DISINTf 16396
#define ENQ_PORT_FROM_S1_ID_S1_NOT_ON_PORT_ERRORf 16397
#define ENQ_PORT_FROM_S1_ID_S1_NOT_ON_PORT_ERROR_DISINTf 16398
#define ENQ_QNUM_OVFf 16399
#define ENQ_QNUM_OVF_MASKf 16400
#define ENQ_QNUM_OVF_RJCTf 16401
#define ENQ_REQf 16402
#define ENQ_REQ_EOP_FIFO_FULL_ERRORf 16403
#define ENQ_REQ_EOP_FIFO_FULL_ERROR_DISINTf 16404
#define ENQ_REQ_FIFO_CORRECTED_ECC_ERRORf 16405
#define ENQ_REQ_FIFO_CORRECTED_ECC_ERROR_0_DISINTf 16406
#define ENQ_REQ_FIFO_DE_THRESHOLD_DROPf 16407
#define ENQ_REQ_FIFO_UNCORRECTED_ECC_ERRORf 16408
#define ENQ_REQ_FIFO_UNCORRECTED_ECC_ERROR_0_DISINTf 16409
#define ENQ_REQ_FIFO_XOFFf 16410
#define ENQ_REQ_TO_RESP_FIFO_CORRECTED_ECC_ERRORf 16411
#define ENQ_REQ_TO_RESP_FIFO_CORRECTED_ECC_ERROR_0_DISINTf 16412
#define ENQ_REQ_TO_RESP_FIFO_FULL_ERRORf 16413
#define ENQ_REQ_TO_RESP_FIFO_FULL_ERROR_DISINTf 16414
#define ENQ_REQ_TO_RESP_FIFO_UNCORRECTED_ECC_ERRORf 16415
#define ENQ_REQ_TO_RESP_FIFO_UNCORRECTED_ECC_ERROR_0_DISINTf 16416
#define ENQ_RESP_TAG_SEQ_ERRORf 16417
#define ENQ_RESP_TAG_SEQ_ERROR_DISINTf 16418
#define ENQ_TAGS_BPf 16419
#define ENQ_TAGS_FP_OVERFLOWf 16420
#define ENQ_TAGS_FP_OVERFLOW_DISINTf 16421
#define ENQ_TAGS_FP_OVERFLOW_HALT_ENf 16422
#define ENQ_TAGS_FP_UNDERRUNf 16423
#define ENQ_TAGS_FP_UNDERRUN_DISINTf 16424
#define ENQ_TAGS_FP_UNDERRUN_HALT_ENf 16425
#define ENQ_TAGS_LEVELf 16426
#define ENQ_TAGS_LOW_WATERMARKf 16427
#define ENQ_TAGS_LOW_WATERMARK_UPDf 16428
#define ENQ_TAG_ERRORf 16429
#define ENQ_TAG_ERROR_DISINTf 16430
#define ENQ_TAG_TIMEOUT_ERRORf 16431
#define ENQ_TAG_TIMEOUT_ERROR_DISINTf 16432
#define ENQ_THRESHOLDf 16433
#define ENQ_TO_ACTIVE_QUEUE_VIOL_INTERRUPTf 16434
#define ENQ_TO_ACTIVE_QUEUE_VIOL_INTERRUPT_DISINTf 16435
#define ENQ_TRACE_STATUSf 16436
#define ENQ_TRACE_STATUS_DISINTf 16437
#define ENQ_WCE_SEENf 16438
#define ENQ_WCI_SEENf 16439
#define ENTCM1IFf 16440
#define ENTITY_IDf 16441
#define ENTITY_IDENTIFIERf 16442
#define ENTITY_LEVELf 16443
#define ENTITY_TYPEf 16444
#define ENTRIESf 16445
#define ENTRIES_PER_PORTf 16446
#define ENTRIES_PER_PORT_127_96f 16447
#define ENTRIES_PER_PORT_31_0f 16448
#define ENTRIES_PER_PORT_63_32f 16449
#define ENTRIES_PER_PORT_95_64f 16450
#define ENTROPY_LABEL_EXPf 16451
#define ENTROPY_LABEL_IN_0_15_RANGE_DO_NOT_DROPf 16452
#define ENTROPY_LABEL_IN_0_15_RANGE_TO_CPUf 16453
#define ENTROPY_LABEL_MSBSf 16454
#define ENTROPY_LABEL_OFFSETf 16455
#define ENTROPY_LABEL_PRESENTf 16456
#define ENTROPY_LABEL_TTLf 16457
#define ENTROPY_PRESENTf 16458
#define ENTRYf 16459
#define ENTRY0f 16460
#define ENTRY1f 16461
#define ENTRY2f 16462
#define ENTRY3f 16463
#define ENTRY4f 16464
#define ENTRY5f 16465
#define ENTRY6f 16466
#define ENTRY7f 16467
#define ENTRYCOUNTf 16468
#define ENTRYNUMf 16469
#define ENTRY_0f 16470
#define ENTRY_1f 16471
#define ENTRY_1_RESERVEDf 16472
#define ENTRY_2_FROM_ENTRY_1_PART0f 16473
#define ENTRY_2_FROM_ENTRY_1_PART1f 16474
#define ENTRY_2_RESERVEDf 16475
#define ENTRY_3_RESERVEDf 16476
#define ENTRY_4_FROM_ENTRY_1_PART0f 16477
#define ENTRY_4_FROM_ENTRY_1_PART1f 16478
#define ENTRY_4_FROM_ENTRY_1_PART2f 16479
#define ENTRY_4_FROM_ENTRY_1_PART3f 16480
#define ENTRY_ADRf 16481
#define ENTRY_BMf 16482
#define ENTRY_COUNTf 16483
#define ENTRY_DATAf 16484
#define ENTRY_DONEf 16485
#define ENTRY_FORMATf 16486
#define ENTRY_IDXf 16487
#define ENTRY_IDX_Af 16488
#define ENTRY_IDX_Bf 16489
#define ENTRY_INDEXf 16490
#define ENTRY_INFO_UPPERf 16491
#define ENTRY_LENf 16492
#define ENTRY_LIMITf 16493
#define ENTRY_NUMf 16494
#define ENTRY_NUM_EXCEEDS_MAXf 16495
#define ENTRY_NUM_EXCEEDS_MAX_DISINTf 16496
#define ENTRY_ONLYf 16497
#define ENTRY_OVERFLOWf 16498
#define ENTRY_PARITYf 16499
#define ENTRY_SIZEf 16500
#define ENTRY_TYPEf 16501
#define ENTRY_TYPE0f 16502
#define ENTRY_TYPE0_LWRf 16503
#define ENTRY_TYPE0_UPRf 16504
#define ENTRY_TYPE1f 16505
#define ENTRY_TYPE1_LWRf 16506
#define ENTRY_TYPE1_UPRf 16507
#define ENTRY_TYPE_COPYf 16508
#define ENTRY_TYPE_MASK0f 16509
#define ENTRY_TYPE_MASK0_LWRf 16510
#define ENTRY_TYPE_MASK0_UPRf 16511
#define ENTRY_TYPE_MASK1f 16512
#define ENTRY_TYPE_MASK1_LWRf 16513
#define ENTRY_TYPE_MASK1_UPRf 16514
#define ENTRY_VIEWf 16515
#define ENTRY_VIEW0f 16516
#define ENTRY_VIEW1f 16517
#define ENTRY_WIDTHf 16518
#define ENUM_DONEf 16519
#define ENUM_SPDf 16520
#define EN_1588f 16521
#define EN_16KMULf 16522
#define EN_40Gf 16523
#define EN_ALIGN_ERR_UE_S0_HITf 16524
#define EN_ALIGN_ERR_UE_S1_HITf 16525
#define EN_AR_LATENCYf 16526
#define EN_AR_OTf 16527
#define EN_AR_RATEf 16528
#define EN_AWAR_OTf 16529
#define EN_AWAR_RATEf 16530
#define EN_AW_LATENCYf 16531
#define EN_AW_OTf 16532
#define EN_AW_RATEf 16533
#define EN_BIG_ENDIAN_BUS_4_NRM_DMAf 16534
#define EN_BIG_ENDIAN_BUS_4_PIOf 16535
#define EN_BIG_ENDIAN_BUS_4_PKT_DMAf 16536
#define EN_BIG_ENDIAN_WORDS_4_STAT_DMAf 16537
#define EN_CHIP_RESETf 16538
#define EN_CMLBUF1f 16539
#define EN_CMLBUF2f 16540
#define EN_CMLBUF3f 16541
#define EN_CNM_ING_REPf 16542
#define EN_CNM_MC_DAf 16543
#define EN_CNM_MIRRf 16544
#define EN_CNM_SNPf 16545
#define EN_COR_ERR_RPTf 16546
#define EN_COUNTERSf 16547
#define EN_CPU_OPTIMIZATIONf 16548
#define EN_CPU_SLOT_SHARINGf 16549
#define EN_ECC_CHK_DEFIP_DATf 16550
#define EN_ECC_CHK_FP_CNTR_DATf 16551
#define EN_ECC_CHK_FP_POLICY_DATf 16552
#define EN_ECC_CHK_L2DATf 16553
#define EN_ECC_GEN_DEFIP_DATf 16554
#define EN_ECC_GEN_FP_CNTR_DATf 16555
#define EN_ECC_GEN_FP_POLICY_DATf 16556
#define EN_ECC_GEN_L2DATf 16557
#define EN_EFILTERf 16558
#define EN_ESMIF_DROPf 16559
#define EN_EXPORT_EVENTSf 16560
#define EN_EXT_SEARCH_REQf 16561
#define EN_FLEXIBLE_TDMf 16562
#define EN_GREEN_MODEf 16563
#define EN_HWTL_MODEf 16564
#define EN_IFILTERf 16565
#define EN_INTAf 16566
#define EN_INTBf 16567
#define EN_INTCf 16568
#define EN_INTDf 16569
#define EN_INTERNAL_TX_CRSf 16570
#define EN_INT_LP_DQCQ_FCf 16571
#define EN_IPDAf 16572
#define EN_IPMACDAf 16573
#define EN_IPMACSAf 16574
#define EN_IPROC_RESETf 16575
#define EN_IPSAf 16576
#define EN_IPTYPEf 16577
#define EN_IPT_CD_4_SNOOPf 16578
#define EN_IPVIDf 16579
#define EN_L4DSf 16580
#define EN_L4SSf 16581
#define EN_LBP_SLOT_STEALINGf 16582
#define EN_LOCAL_LINK_REDUCTIONf 16583
#define EN_LOCAL_LINK_REDUCTION_MCf 16584
#define EN_LOCAL_SA_HBITf 16585
#define EN_MACDAf 16586
#define EN_MACSAf 16587
#define EN_MAXf 16588
#define EN_MC_MIRROR_FIXf 16589
#define EN_MC_UPDATE_QSf 16590
#define EN_MINf 16591
#define EN_NIC_SMB_ADDR0f 16592
#define EN_NIC_SMB_ADDR1f 16593
#define EN_NIC_SMB_ADDR2f 16594
#define EN_NIC_SMB_ADDR3f 16595
#define EN_NIC_SMB_ADDR_0f 16596
#define EN_NONCPU_OPTIMIZATIONf 16597
#define EN_PAXB_RESETf 16598
#define EN_PCI_RST_ON_INITf 16599
#define EN_PTR_MISMATCHf 16600
#define EN_PURGE_ON_DEDf 16601
#define EN_RDFIFOf 16602
#define EN_RD_TCAMf 16603
#define EN_RECURSIVE_COSLC_REQ_TO_MMUf 16604
#define EN_RLD_OPNf 16605
#define EN_SER_INTERLEAVE_PARITYf 16606
#define EN_SET_L2_DST_HITf 16607
#define EN_SET_L2_SRC_HITf 16608
#define EN_SET_L3_DST_HITf 16609
#define EN_SET_L3_SRC_HITf 16610
#define EN_SG_OPNf 16611
#define EN_TMf 16612
#define EN_TR3_SBUS_STYLEf 16613
#define EN_TYPEf 16614
#define EN_VIDf 16615
#define EOF_DETECTEDf 16616
#define EOI_INTIDf 16617
#define EOPf 16618
#define EOPE_TBL_CORRECTED_ERRORf 16619
#define EOPE_TBL_CORRECTED_ERROR_DISINTf 16620
#define EOPE_TBL_ENABLE_ECCf 16621
#define EOPE_TBL_FORCE_UNCORRECTABLE_ERRORf 16622
#define EOPE_TBL_UNCORRECTED_ERRORf 16623
#define EOPE_TBL_UNCORRECTED_ERROR_DISINTf 16624
#define EOPE_TMf 16625
#define EOPFRAGNUMf 16626
#define EOP_BUFFER_B_TMf 16627
#define EOP_BUF_A_TMf 16628
#define EOP_BUF_B_TMf 16629
#define EOP_BUF_C_TMf 16630
#define EOP_BUF_HI_TMf 16631
#define EOP_BUF_LO_TMf 16632
#define EOP_BYTESf 16633
#define EOP_CELLf 16634
#define EOP_CW0f 16635
#define EOP_CW1f 16636
#define EOP_CW2f 16637
#define EOP_DETECTEDf 16638
#define EOP_ERRORf 16639
#define EOP_ERROR_DISINTf 16640
#define EOP_FRAG_NUMf 16641
#define EOP_INDICATION_ENf 16642
#define EOP_MASKf 16643
#define EOP_MISSING_ERR_CNT_Af 16644
#define EOP_MISSING_ERR_CNT_A_DISINTf 16645
#define EOP_MISSING_ERR_CNT_Bf 16646
#define EOP_MISSING_ERR_CNT_B_DISINTf 16647
#define EOP_PENDf 16648
#define EOP_PKT_METAf 16649
#define EOP_SEENf 16650
#define EOP_TBLf 16651
#define EOSf 16652
#define EOTf 16653
#define EOT_0f 16654
#define EOT_1f 16655
#define EOT_2f 16656
#define EOT_3f 16657
#define EOT_4f 16658
#define EPARS_BUS_PARITY_ERRORf 16659
#define EPARS_ENABLE_PARITYf 16660
#define EPARS_FORCE_ERRORf 16661
#define EPARS_PSGf 16662
#define EPEBYTESCOUNTERf 16663
#define EPEPACKETCOUNTERf 16664
#define EPE_BYTES_COUNTERf 16665
#define EPE_DISCARDED_PACKETS_COUNTERf 16666
#define EPE_PACKET_COUNTERf 16667
#define EPMOD_BUS_PARITY_ENf 16668
#define EPMOD_BUS_PARITY_ERRORf 16669
#define EPMOD_ENABLE_PARITYf 16670
#define EPMOD_FORCE_ERRORf 16671
#define EPMOD_PCGf 16672
#define EPMOD_PSGf 16673
#define EPNIINITf 16674
#define EPNIINTMASKf 16675
#define EPNIINTREGf 16676
#define EPNIRESETf 16677
#define EPNI_A_DO_NOT_COUNT_OFFSETf 16678
#define EPNI_A_GROUP_SIZEf 16679
#define EPNI_A_INVLD_AD_ACCf 16680
#define EPNI_A_INVLD_AD_ACC_MASKf 16681
#define EPNI_A_OFFSET_WAS_FILTf 16682
#define EPNI_A_OFFSET_WAS_FILT_MASKf 16683
#define EPNI_A_ONE_ENTRY_CNT_CMDf 16684
#define EPNI_B_DO_NOT_COUNT_OFFSETf 16685
#define EPNI_B_GROUP_SIZEf 16686
#define EPNI_B_INVLD_AD_ACCf 16687
#define EPNI_B_INVLD_AD_ACC_MASKf 16688
#define EPNI_B_OFFSET_WAS_FILTf 16689
#define EPNI_B_OFFSET_WAS_FILT_MASKf 16690
#define EPNI_B_ONE_ENTRY_CNT_CMDf 16691
#define EPNI_INITf 16692
#define EPNI_RESETf 16693
#define EPOCHf 16694
#define EPOCHSf 16695
#define EPOCH_LENGTHf 16696
#define EPOCH_SEQNUMf 16697
#define EPRG_ENTRY_0f 16698
#define EPRG_ENTRY_1f 16699
#define EPRG_KILL_TIMEOUTf 16700
#define EPRG_KILL_TIMEOUT_ENf 16701
#define EPRG_MEMf 16702
#define EPRG_MEM_FPQ_TMf 16703
#define EPRG_MEM_OVERFLOWf 16704
#define EPRG_MEM_STATUS_COUNTf 16705
#define EPRG_MEM_UNDERFLOWf 16706
#define EPRG_MEM_WATERMARKf 16707
#define EPRG_PARITY_ENf 16708
#define EPRG_RDSTG_FIFO_STATUS_COUNTf 16709
#define EPRG_READ_FIFO_FILL_NUMBERf 16710
#define EPRG_READ_FIFO_OVERFLOWf 16711
#define EPRG_READ_FIFO_UNDERFLOWf 16712
#define EPRG_READ_THROUGHPUT_LOSSf 16713
#define EPROGf 16714
#define EPSf 16715
#define EPS_PRIO_MAPf 16716
#define EP_ADDITIONS_TOO_LARGE_DROPf 16717
#define EP_CBE_CORRECTED_ERRORf 16718
#define EP_CBE_CORRECTED_ERROR_DISINTf 16719
#define EP_CBE_ENABLE_ECCf 16720
#define EP_CBE_FORCE_UNCORRECTABLE_ERRORf 16721
#define EP_CBE_UNCORRECTED_ERRORf 16722
#define EP_CBE_UNCORRECTED_ERROR_DISINTf 16723
#define EP_CLASS_RESOLUTION_CORRECTED_ERRORf 16724
#define EP_CLASS_RESOLUTION_CORRECTED_ERROR_DISINTf 16725
#define EP_CLASS_RESOLUTION_ENABLE_ECCf 16726
#define EP_CLASS_RESOLUTION_FORCE_UNCORRECTABLE_ERRORf 16727
#define EP_CLASS_RESOLUTION_UNCORRECTED_ERRORf 16728
#define EP_CLASS_RESOLUTION_UNCORRECTED_ERROR_DISINTf 16729
#define EP_CM_BUFFER_CORRECTED_ERRORf 16730
#define EP_CM_BUFFER_CORRECTED_ERROR_DISINTf 16731
#define EP_CM_BUFFER_ENABLE_ECCf 16732
#define EP_CM_BUFFER_FORCE_UNCORRECTABLE_ERRORf 16733
#define EP_CM_BUFFER_UNCORRECTED_ERRORf 16734
#define EP_CM_BUFFER_UNCORRECTED_ERROR_DISINTf 16735
#define EP_CM_CORRECTED_ERRORf 16736
#define EP_CM_CORRECTED_ERROR_DISINTf 16737
#define EP_CM_ENABLE_ECCf 16738
#define EP_CM_FORCE_UNCORRECTABLE_ERRORf 16739
#define EP_CM_UNCORRECTED_ERRORf 16740
#define EP_CM_UNCORRECTED_ERROR_DISINTf 16741
#define EP_DEST_PORT_MAP_CORRECTED_ERRORf 16742
#define EP_DEST_PORT_MAP_CORRECTED_ERROR_DISINTf 16743
#define EP_DEST_PORT_MAP_ENABLE_ECCf 16744
#define EP_DEST_PORT_MAP_FORCE_UNCORRECTABLE_ERRORf 16745
#define EP_DEST_PORT_MAP_UNCORRECTED_ERRORf 16746
#define EP_DEST_PORT_MAP_UNCORRECTED_ERROR_DISINTf 16747
#define EP_DISCARDf 16748
#define EP_DSCP_CORRECTED_ERRORf 16749
#define EP_DSCP_CORRECTED_ERROR_DISINTf 16750
#define EP_DSCP_ENABLE_ECCf 16751
#define EP_DSCP_FORCE_UNCORRECTABLE_ERRORf 16752
#define EP_DSCP_UNCORRECTED_ERRORf 16753
#define EP_DSCP_UNCORRECTED_ERROR_DISINTf 16754
#define EP_EDB_BUS_PARITY_ERRORf 16755
#define EP_EDB_BUS_PARITY_ERROR_DISINTf 16756
#define EP_EHCPM_BUS_PARITY_ERRORf 16757
#define EP_EHCPM_BUS_PARITY_ERROR_DISINTf 16758
#define EP_EINITBUF_RAM_CORRECTED_ERRORf 16759
#define EP_EINITBUF_RAM_CORRECTED_ERROR_DISINTf 16760
#define EP_EINITBUF_RAM_ENABLE_ECCf 16761
#define EP_EINITBUF_RAM_FORCE_UNCORRECTABLE_ERRORf 16762
#define EP_EINITBUF_RAM_UNCORRECTED_ERRORf 16763
#define EP_EINITBUF_RAM_UNCORRECTED_ERROR_DISINTf 16764
#define EP_EPARS_BUS_PARITY_ERRORf 16765
#define EP_EPARS_BUS_PARITY_ERROR_DISINTf 16766
#define EP_EPMOD_BUS_PARITY_ERRORf 16767
#define EP_EPMOD_BUS_PARITY_ERROR_DISINTf 16768
#define EP_EVLAN_BUS_PARITY_ERRORf 16769
#define EP_EVLAN_BUS_PARITY_ERROR_DISINTf 16770
#define EP_EVXLT_BUS_PARITY_ERRORf 16771
#define EP_EVXLT_BUS_PARITY_ERROR_DISINTf 16772
#define EP_GP_CTRL_BUF_TMf 16773
#define EP_GP_DATA_BUF_TMf 16774
#define EP_INITBUF_DBEf 16775
#define EP_INITBUF_SBEf 16776
#define EP_INITBUF_TMf 16777
#define EP_INTRf 16778
#define EP_IX0A_CORRECTED_ERRORf 16779
#define EP_IX0A_CORRECTED_ERROR_DISINTf 16780
#define EP_IX0A_ENABLE_ECCf 16781
#define EP_IX0A_FORCE_UNCORRECTABLE_ERRORf 16782
#define EP_IX0A_UNCORRECTED_ERRORf 16783
#define EP_IX0A_UNCORRECTED_ERROR_DISINTf 16784
#define EP_IX0B_CORRECTED_ERRORf 16785
#define EP_IX0B_CORRECTED_ERROR_DISINTf 16786
#define EP_IX0B_ENABLE_ECCf 16787
#define EP_IX0B_FORCE_UNCORRECTABLE_ERRORf 16788
#define EP_IX0B_UNCORRECTED_ERRORf 16789
#define EP_IX0B_UNCORRECTED_ERROR_DISINTf 16790
#define EP_IX1A_CORRECTED_ERRORf 16791
#define EP_IX1A_CORRECTED_ERROR_DISINTf 16792
#define EP_IX1A_ENABLE_ECCf 16793
#define EP_IX1A_FORCE_UNCORRECTABLE_ERRORf 16794
#define EP_IX1A_UNCORRECTED_ERRORf 16795
#define EP_IX1A_UNCORRECTED_ERROR_DISINTf 16796
#define EP_IX1B_CORRECTED_ERRORf 16797
#define EP_IX1B_CORRECTED_ERROR_DISINTf 16798
#define EP_IX1B_ENABLE_ECCf 16799
#define EP_IX1B_FORCE_UNCORRECTABLE_ERRORf 16800
#define EP_IX1B_UNCORRECTED_ERRORf 16801
#define EP_IX1B_UNCORRECTED_ERROR_DISINTf 16802
#define EP_LB_LOCK_CYCLESf 16803
#define EP_MODE_SURVIVE_PERSTf 16804
#define EP_MS0_CORRECTED_ERRORf 16805
#define EP_MS0_CORRECTED_ERROR_DISINTf 16806
#define EP_MS0_ENABLE_ECCf 16807
#define EP_MS0_FORCE_UNCORRECTABLE_ERRORf 16808
#define EP_MS0_UNCORRECTED_ERRORf 16809
#define EP_MS0_UNCORRECTED_ERROR_DISINTf 16810
#define EP_MS1_CORRECTED_ERRORf 16811
#define EP_MS1_CORRECTED_ERROR_DISINTf 16812
#define EP_MS1_ENABLE_ECCf 16813
#define EP_MS1_FORCE_UNCORRECTABLE_ERRORf 16814
#define EP_MS1_UNCORRECTED_ERRORf 16815
#define EP_MS1_UNCORRECTED_ERROR_DISINTf 16816
#define EP_OI2QB_MAP_CORRECTED_ERRORf 16817
#define EP_OI2QB_MAP_CORRECTED_ERROR_DISINTf 16818
#define EP_OI2QB_MAP_ENABLE_ECCf 16819
#define EP_OI2QB_MAP_FORCE_UNCORRECTABLE_ERRORf 16820
#define EP_OI2QB_MAP_UNCORRECTED_ERRORf 16821
#define EP_OI2QB_MAP_UNCORRECTED_ERROR_DISINTf 16822
#define EP_PBE_CORRECTED_ERRORf 16823
#define EP_PBE_CORRECTED_ERROR_DISINTf 16824
#define EP_PBE_ENABLE_ECCf 16825
#define EP_PBE_FORCE_UNCORRECTABLE_ERRORf 16826
#define EP_PBE_UNCORRECTED_ERRORf 16827
#define EP_PBE_UNCORRECTED_ERROR_DISINTf 16828
#define EP_PERQ_XMT_COUNTER_CORRECTED_ERRORf 16829
#define EP_PERQ_XMT_COUNTER_CORRECTED_ERROR_DISINTf 16830
#define EP_PERQ_XMT_COUNTER_ENABLE_ECCf 16831
#define EP_PERQ_XMT_COUNTER_FORCE_UNCORRECTABLE_ERRORf 16832
#define EP_PERQ_XMT_COUNTER_UNCORRECTED_ERRORf 16833
#define EP_PERQ_XMT_COUNTER_UNCORRECTED_ERROR_DISINTf 16834
#define EP_PERST_Bf 16835
#define EP_PERST_SOURCE_SELECTf 16836
#define EP_PRI_CNG_MAP_CORRECTED_ERRORf 16837
#define EP_PRI_CNG_MAP_CORRECTED_ERROR_DISINTf 16838
#define EP_PRI_CNG_MAP_ENABLE_ECCf 16839
#define EP_PRI_CNG_MAP_FORCE_UNCORRECTABLE_ERRORf 16840
#define EP_PRI_CNG_MAP_UNCORRECTED_ERRORf 16841
#define EP_PRI_CNG_MAP_UNCORRECTED_ERROR_DISINTf 16842
#define EP_RDE_INFO_INDEXf 16843
#define EP_REQP_BUFFER_CORRECTED_ERRORf 16844
#define EP_REQP_BUFFER_CORRECTED_ERROR_DISINTf 16845
#define EP_REQP_BUFFER_ENABLE_ECCf 16846
#define EP_REQP_BUFFER_FORCE_UNCORRECTABLE_ERRORf 16847
#define EP_REQP_BUFFER_UNCORRECTED_ERRORf 16848
#define EP_REQP_BUFFER_UNCORRECTED_ERROR_DISINTf 16849
#define EP_RESI_BUF_TMf 16850
#define EP_SCI_TABLE_CORRECTED_ERRORf 16851
#define EP_SCI_TABLE_CORRECTED_ERROR_DISINTf 16852
#define EP_SCI_TABLE_ENABLE_ECCf 16853
#define EP_SCI_TABLE_FORCE_UNCORRECTABLE_ERRORf 16854
#define EP_SCI_TABLE_UNCORRECTED_ERRORf 16855
#define EP_SCI_TABLE_UNCORRECTED_ERROR_DISINTf 16856
#define EP_STATS_COUNTER_CORRECTED_ERRORf 16857
#define EP_STATS_COUNTER_CORRECTED_ERROR_DISINTf 16858
#define EP_STATS_COUNTER_ENABLE_ECCf 16859
#define EP_STATS_COUNTER_FORCE_UNCORRECTABLE_ERRORf 16860
#define EP_STATS_COUNTER_UNCORRECTED_ERRORf 16861
#define EP_STATS_COUNTER_UNCORRECTED_ERROR_DISINTf 16862
#define EP_STATS_CTRL_CORRECTED_ERRORf 16863
#define EP_STATS_CTRL_CORRECTED_ERROR_DISINTf 16864
#define EP_STATS_CTRL_ENABLE_ECCf 16865
#define EP_STATS_CTRL_FORCE_UNCORRECTABLE_ERRORf 16866
#define EP_STATS_CTRL_UNCORRECTED_ERRORf 16867
#define EP_STATS_CTRL_UNCORRECTED_ERROR_DISINTf 16868
#define EP_TO_CMIC_INTRf 16869
#define EP_TO_CMIC_PERR_INTRf 16870
#define EP_TO_CPU_HDR_OVERLAY_TYPEf 16871
#define EP_TO_PORT_INTF_ENABLEf 16872
#define EP_TRANSACTION_COUNTERf 16873
#define EP_TREX2_DEBUG_ENABLEf 16874
#define EP_TX_RD_CMD_BUF_DEPTH_1f 16875
#define EP_TX_WR_CMD_BUF_DEPTH_1f 16876
#define EP_TX_WR_RD_ORDERf 16877
#define EP_VLAN_CORRECTED_ERRORf 16878
#define EP_VLAN_CORRECTED_ERROR_DISINTf 16879
#define EP_VLAN_ENABLE_ECCf 16880
#define EP_VLAN_FORCE_UNCORRECTABLE_ERRORf 16881
#define EP_VLAN_STG_CORRECTED_ERRORf 16882
#define EP_VLAN_STG_CORRECTED_ERROR_DISINTf 16883
#define EP_VLAN_STG_ENABLE_ECCf 16884
#define EP_VLAN_STG_FORCE_UNCORRECTABLE_ERRORf 16885
#define EP_VLAN_STG_UNCORRECTED_ERRORf 16886
#define EP_VLAN_STG_UNCORRECTED_ERROR_DISINTf 16887
#define EP_VLAN_UNCORRECTED_ERRORf 16888
#define EP_VLAN_UNCORRECTED_ERROR_DISINTf 16889
#define EP_VLAN_XLATE_L_CORRECTED_ERRORf 16890
#define EP_VLAN_XLATE_L_CORRECTED_ERROR_DISINTf 16891
#define EP_VLAN_XLATE_L_ENABLE_ECCf 16892
#define EP_VLAN_XLATE_L_FORCE_UNCORRECTABLE_ERRORf 16893
#define EP_VLAN_XLATE_L_UNCORRECTED_ERRORf 16894
#define EP_VLAN_XLATE_L_UNCORRECTED_ERROR_DISINTf 16895
#define EP_VLAN_XLATE_U_CORRECTED_ERRORf 16896
#define EP_VLAN_XLATE_U_CORRECTED_ERROR_DISINTf 16897
#define EP_VLAN_XLATE_U_ENABLE_ECCf 16898
#define EP_VLAN_XLATE_U_FORCE_UNCORRECTABLE_ERRORf 16899
#define EP_VLAN_XLATE_U_UNCORRECTED_ERRORf 16900
#define EP_VLAN_XLATE_U_UNCORRECTED_ERROR_DISINTf 16901
#define EP_XP_BUFFER_CORRECTED_ERRORf 16902
#define EP_XP_BUFFER_CORRECTED_ERROR_DISINTf 16903
#define EP_XP_BUFFER_ENABLE_ECCf 16904
#define EP_XP_BUFFER_FORCE_UNCORRECTABLE_ERRORf 16905
#define EP_XP_BUFFER_UNCORRECTED_ERRORf 16906
#define EP_XP_BUFFER_UNCORRECTED_ERROR_DISINTf 16907
#define EP_XP_DATA_BUF_TMf 16908
#define EQTB_INDEXf 16909
#define EQTB_INDEX0f 16910
#define EQTB_INDEX1f 16911
#define EQ_DEQ_CNT_ERRORf 16912
#define EQ_DEQ_CNT_ERROR_DISINTf 16913
#define EQ_DEQ_CNT_ERROR_MASKf 16914
#define EQ_ENABLEf 16915
#define EQ_OVERFLOWf 16916
#define ERASEDf 16917
#define ERASE_COMPLETEf 16918
#define ERASE_CYC2_OPCODEf 16919
#define ERASE_CYC2_OP_ENABLEf 16920
#define ERB_FULLf 16921
#define ERB_IPCF_PTRf 16922
#define ERB_LIMIT_COUNTf 16923
#define ERB_OVERFLOWf 16924
#define ERB_SHOW_CUR_COUNTf 16925
#define ERB_UNDERRUNf 16926
#define EREQFIFO_END_ADDRf 16927
#define EREQFIFO_START_ADDRf 16928
#define ERESPFIFO_END_ADDRf 16929
#define ERESPFIFO_START_ADDRf 16930
#define ERESP_CAPTURE_TEST_FRAME_DATAf 16931
#define ERESP_TEST_HALT_ENf 16932
#define EROM_PTR_OFFSETf 16933
#define ERPFCENf 16934
#define ERPMAXCRRATEf 16935
#define ERPPDEBUGf 16936
#define ERPPDISCARDINTREGMASKf 16937
#define ERPPERRORCODEf 16938
#define ERPPORT_IDf 16939
#define ERPP_DISCARD_INT_REG_2_TESTf 16940
#define ERPP_DISCARD_INT_REG_TESTf 16941
#define ERPP_DISCARD_INT_VECf 16942
#define ERPP_DISCARD_INT_VEC_2f 16943
#define ERPP_DISCARD_INT_VEC_2_MASKf 16944
#define ERPP_DISCARD_INT_VEC_MASKf 16945
#define ERPP_LAG_PRUNING_DISCARDS_COUNTERf 16946
#define ERPP_PMF_DISCARDS_COUNTERf 16947
#define ERPP_VLAN_MEMBERSHIP_DISCARDS_COUNTERf 16948
#define ERPWEIGHTf 16949
#define ERP_ENABLEf 16950
#define ERRf 16951
#define ERR1_MASKf 16952
#define ERR2_MASKf 16953
#define ERRADDRf 16954
#define ERRBITf 16955
#define ERRBITSFROMEGQINTf 16956
#define ERRBITSFROMEGQINTMASKf 16957
#define ERRB_0_BUFFER_FULLf 16958
#define ERRB_1_BUFFER_FULLf 16959
#define ERRB_BUFFER_FULLf 16960
#define ERRCODEf 16961
#define ERRENRAMf 16962
#define ERRISMAXREPLICATIONf 16963
#define ERRISMAXREPLICATIONMASKf 16964
#define ERRISMAXREPLICATIONMCIDf 16965
#define ERRMAXREPLICATIONf 16966
#define ERRMAXREPLICATIONMASKf 16967
#define ERRMAXREPLICATIONMCIDf 16968
#define ERROCCURREDf 16969
#define ERRORf 16970
#define ERROR0f 16971
#define ERROR1f 16972
#define ERROR2f 16973
#define ERROR3f 16974
#define ERRORCODEf 16975
#define ERRORCODEMVRf 16976
#define ERRORECCf 16977
#define ERRORECCMASKf 16978
#define ERROREDNEXTCELLPOINTERf 16979
#define ERRORED_E2E_PKT_DROP_CTRLf 16980
#define ERRORFILTERf 16981
#define ERRORFILTER2f 16982
#define ERRORFILTERCNTf 16983
#define ERRORFILTERCNTOf 16984
#define ERRORFILTERMASKf 16985
#define ERRORFILTERMASK2f 16986
#define ERRORFILTERMASKENf 16987
#define ERRORFULLMULTICASTRECYCLEf 16988
#define ERRORFULLMULTICASTRECYCLEMASKf 16989
#define ERRORINTERRUPTf 16990
#define ERRORINTERRUPTMASKf 16991
#define ERRORMEMORY0f 16992
#define ERRORMEMORY0MASKf 16993
#define ERRORMEMORY1f 16994
#define ERRORMEMORY1MASKf 16995
#define ERRORMEMORY2f 16996
#define ERRORMEMORY2MASKf 16997
#define ERRORMINIMULTICASTRECYCLEf 16998
#define ERRORMINIMULTICASTRECYCLEMASKf 16999
#define ERRORPOINTERf 17000
#define ERRORREASSEMBLYf 17001
#define ERRORREASSEMBLYMASKf 17002
#define ERRORRESEQUENCER0OUTOFSEQf 17003
#define ERRORRESEQUENCER0OUTOFSEQMASKf 17004
#define ERRORRESEQUENCER0OUTOFSYNCf 17005
#define ERRORRESEQUENCER0OUTOFSYNCMASKf 17006
#define ERRORRESEQUENCER1OUTOFSEQf 17007
#define ERRORRESEQUENCER1OUTOFSEQMASKf 17008
#define ERRORRESEQUENCER1OUTOFSYNCf 17009
#define ERRORRESEQUENCER1OUTOFSYNCMASKf 17010
#define ERRORRESEQUENCER2OUTOFSEQf 17011
#define ERRORRESEQUENCER2OUTOFSEQMASKf 17012
#define ERRORRESEQUENCER2OUTOFSYNCf 17013
#define ERRORRESEQUENCER2OUTOFSYNCMASKf 17014
#define ERRORTIMEOUTf 17015
#define ERRORTIMEOUTMASKf 17016
#define ERRORUNICASTRECYCLEf 17017
#define ERRORUNICASTRECYCLEMASKf 17018
#define ERROR_0_VALf 17019
#define ERROR_1_VALf 17020
#define ERROR_ADDRf 17021
#define ERROR_ADDRESSf 17022
#define ERROR_ATTENTION_SETf 17023
#define ERROR_BAD_REASSEMBLY_CONTEXTf 17024
#define ERROR_BAD_REASSEMBLY_CONTEXT_MASKf 17025
#define ERROR_BMPf 17026
#define ERROR_CCM_COPY_TOCPUf 17027
#define ERROR_CCM_DEFECTf 17028
#define ERROR_CCM_DEFECT_INTRf 17029
#define ERROR_CCM_DEFECT_INT_ENABLEf 17030
#define ERROR_CCM_DEFECT_RECEIVE_CCMf 17031
#define ERROR_CCM_DEFECT_TIMESTAMPf 17032
#define ERROR_CNT_1Bf 17033
#define ERROR_CNT_2Bf 17034
#define ERROR_CODEf 17035
#define ERROR_COMPLETEf 17036
#define ERROR_DETf 17037
#define ERROR_ECCf 17038
#define ERROR_ECC_MASKf 17039
#define ERROR_FILTERf 17040
#define ERROR_FILTER_2f 17041
#define ERROR_FILTER_CNT_AOPf 17042
#define ERROR_FILTER_CNT_AOSf 17043
#define ERROR_FILTER_CNT_APf 17044
#define ERROR_FILTER_CNT_ASf 17045
#define ERROR_FILTER_CNT_BOPf 17046
#define ERROR_FILTER_CNT_BOSf 17047
#define ERROR_FILTER_CNT_BPf 17048
#define ERROR_FILTER_CNT_BSf 17049
#define ERROR_FILTER_CNT_ONLYf 17050
#define ERROR_FILTER_MASKf 17051
#define ERROR_FILTER_MASK_2f 17052
#define ERROR_FILTER_MASK_ENf 17053
#define ERROR_FILTER_P_INTf 17054
#define ERROR_FILTER_P_INT_MASKf 17055
#define ERROR_FILTER_S_INTf 17056
#define ERROR_FILTER_S_INT_MASKf 17057
#define ERROR_FULL_MULTICAST_RECYCLEf 17058
#define ERROR_FULL_MULTICAST_RECYCLE_MASKf 17059
#define ERROR_HAPPENEDf 17060
#define ERROR_HIGHf 17061
#define ERROR_LANEf 17062
#define ERROR_LOG_INTERRUPTf 17063
#define ERROR_LOWf 17064
#define ERROR_LR_TM_DM_PARITYf 17065
#define ERROR_LR_TM_DM_PARITY_DISINTf 17066
#define ERROR_LR_TM_KEY_PARITY_DISINTf 17067
#define ERROR_MEMf 17068
#define ERROR_MINI_MULTICAST_RECYCLEf 17069
#define ERROR_MINI_MULTICAST_RECYCLE_MASKf 17070
#define ERROR_OCB_MULTICAST_RECYCLEf 17071
#define ERROR_OCB_MULTICAST_RECYCLE_MASKf 17072
#define ERROR_OCB_UNICAST_RECYCLEf 17073
#define ERROR_OCB_UNICAST_RECYCLE_MASKf 17074
#define ERROR_OVERFLOWf 17075
#define ERROR_POINTERf 17076
#define ERROR_PORTf 17077
#define ERROR_REASSEMBLYf 17078
#define ERROR_REASSEMBLY_MASKf 17079
#define ERROR_RECOVERY_ENABLEf 17080
#define ERROR_RESEQUENCER_0_OUT_OF_SEQf 17081
#define ERROR_RESEQUENCER_0_OUT_OF_SEQ_MASKf 17082
#define ERROR_RESEQUENCER_0_OUT_OF_SYNCf 17083
#define ERROR_RESEQUENCER_0_OUT_OF_SYNC_MASKf 17084
#define ERROR_RESEQUENCER_1_OUT_OF_SEQf 17085
#define ERROR_RESEQUENCER_1_OUT_OF_SEQ_MASKf 17086
#define ERROR_RESEQUENCER_1_OUT_OF_SYNCf 17087
#define ERROR_RESEQUENCER_1_OUT_OF_SYNC_MASKf 17088
#define ERROR_RESEQUENCER_2_OUT_OF_SEQf 17089
#define ERROR_RESEQUENCER_2_OUT_OF_SEQ_MASKf 17090
#define ERROR_RESEQUENCER_2_OUT_OF_SYNCf 17091
#define ERROR_RESEQUENCER_2_OUT_OF_SYNC_MASKf 17092
#define ERROR_RESETf 17093
#define ERROR_TAGf 17094
#define ERROR_TIMEOUTf 17095
#define ERROR_TIMEOUT_MASKf 17096
#define ERROR_TYPEf 17097
#define ERROR_UNICAST_RECYCLEf 17098
#define ERROR_UNICAST_RECYCLE_MASKf 17099
#define ERRRD1f 17100
#define ERRRD2f 17101
#define ERRRD3f 17102
#define ERRRD4f 17103
#define ERRRT1f 17104
#define ERRRT2f 17105
#define ERRRT3f 17106
#define ERRRT4f 17107
#define ERRWD1f 17108
#define ERRWD2f 17109
#define ERRWD3f 17110
#define ERRWD4f 17111
#define ERRWT1f 17112
#define ERRWT2f 17113
#define ERRWT3f 17114
#define ERRWT4f 17115
#define ERR_ACKf 17116
#define ERR_ADDRf 17117
#define ERR_ADRf 17118
#define ERR_BITMAPf 17119
#define ERR_BITS_FROM_EGQ_INTf 17120
#define ERR_BITS_FROM_EGQ_INT_MASKf 17121
#define ERR_CNTf 17122
#define ERR_CODEf 17123
#define ERR_COMP_ENABLEf 17124
#define ERR_COSf 17125
#define ERR_DF_0f 17126
#define ERR_DF_1f 17127
#define ERR_DR_0f 17128
#define ERR_DR_1f 17129
#define ERR_ECCf 17130
#define ERR_ECC_MASKf 17131
#define ERR_INFOf 17132
#define ERR_INFO2_AVAILf 17133
#define ERR_IS_MAX_REPLICATIONf 17134
#define ERR_IS_MAX_REPLICATION_MASKf 17135
#define ERR_IS_MAX_REPLICATION_MCIDf 17136
#define ERR_IS_REPLICATION_EMPTYf 17137
#define ERR_IS_REPLICATION_EMPTY_MASKf 17138
#define ERR_IS_REPLICATION_EMPTY_MCIDf 17139
#define ERR_MAX_REPLICATIONf 17140
#define ERR_MAX_REPLICATION_MASKf 17141
#define ERR_MAX_REPLICATION_MCIDf 17142
#define ERR_OCCURREDf 17143
#define ERR_OPC_INDEXf 17144
#define ERR_PORTf 17145
#define ERR_REPLICATION_EMPTYf 17146
#define ERR_REPLICATION_EMPTY_MASKf 17147
#define ERR_REPLICATION_EMPTY_MCIDf 17148
#define ERR_RSP_COUNTf 17149
#define ERR_STATUSf 17150
#define ERR_THRESHf 17151
#define ERR_TYPEf 17152
#define ERR_WRf 17153
#define ERSPAN__ADD_ERSPAN_OUTER_VLANf 17154
#define ERSPAN__ADD_OPTIONAL_HEADERf 17155
#define ERSPAN__ADD_TRILL_OUTER_VLANf 17156
#define ERSPAN__ERSPAN_HEADER_DAf 17157
#define ERSPAN__ERSPAN_HEADER_DA_SAf 17158
#define ERSPAN__ERSPAN_HEADER_ETYPEf 17159
#define ERSPAN__ERSPAN_HEADER_ETYPE_V4_GREf 17160
#define ERSPAN__ERSPAN_HEADER_GREf 17161
#define ERSPAN__ERSPAN_HEADER_SAf 17162
#define ERSPAN__ERSPAN_HEADER_V4f 17163
#define ERSPAN__ERSPAN_HEADER_VLAN_TAGf 17164
#define ERSPAN__UNTAG_PAYLOADf 17165
#define ERSPAN_ENABLEf 17166
#define ER_REDIRECTEDf 17167
#define ER_REDIRECTED_MASKf 17168
#define ER_REDIRECTED_VALUEf 17169
#define ESf 17170
#define ES01C_INTRf 17171
#define ESCAPEf 17172
#define ESEMAGESTATUSf 17173
#define ESEMCAMENTRIESCOUNTERf 17174
#define ESEMDEFRAGENABLEf 17175
#define ESEMDEFRAGMODEf 17176
#define ESEMDEFRAGPERIODf 17177
#define ESEMDIAGNOSTICSINDEXf 17178
#define ESEMDIAGNOSTICSKEYf 17179
#define ESEMDIAGNOSTICSLOOKUPf 17180
#define ESEMDIAGNOSTICSREADf 17181
#define ESEMDIAGNOSTICSREADAGEf 17182
#define ESEMENTRIESCOUNTERf 17183
#define ESEMENTRYAGESTATf 17184
#define ESEMENTRYFOUNDf 17185
#define ESEMENTRYKEYf 17186
#define ESEMENTRYPAYLOADf 17187
#define ESEMENTRYVALIDf 17188
#define ESEMERRORCAMTABLEFULLf 17189
#define ESEMERRORCAMTABLEFULLCOUNTERf 17190
#define ESEMERRORCAMTABLEFULLCOUNTEROVERFLOWf 17191
#define ESEMERRORDELETEUNKNOWNKEYf 17192
#define ESEMERRORDELETEUNKNOWNKEYCOUNTERf 17193
#define ESEMERRORDELETEUNKNOWNKEYCOUNTEROVERFLOWf 17194
#define ESEMERRORREACHEDMAXENTRYLIMITf 17195
#define ESEMERRORREACHEDMAXENTRYLIMITCOUNTERf 17196
#define ESEMERRORREACHEDMAXENTRYLIMITCOUNTEROVERFLOWf 17197
#define ESEMERRORTABLECOHERENCYf 17198
#define ESEMINTREGMASKf 17199
#define ESEMINTVECf 17200
#define ESEMKEYf 17201
#define ESEMKEYTABLEENTRYLIMITf 17202
#define ESEMKEYTRESETDONEf 17203
#define ESEMLASTLOOKUPKEYf 17204
#define ESEMLASTLOOKUPRESULTf 17205
#define ESEMLASTLOOKUPRESULTFOUNDf 17206
#define ESEMLOOKUPARBITERLOOKUPCOUNTERf 17207
#define ESEMLOOKUPARBITERLOOKUPCOUNTEROVERFLOWf 17208
#define ESEMMANAGEMENTCOMPLETEDf 17209
#define ESEMMANAGEMENTUNITFAILUREVALIDf 17210
#define ESEMMNGMNTUNITACTIVEf 17211
#define ESEMMNGMNTUNITENABLEf 17212
#define ESEMMNGMNTUNITFAILUREKEYf 17213
#define ESEMMNGMNTUNITFAILUREREASONf 17214
#define ESEMMNGMNTUNITFAILUREVALIDf 17215
#define ESEMPAYLOADf 17216
#define ESEMREFRESHEDBYDSPf 17217
#define ESEMREQUESTSCOUNTERf 17218
#define ESEMREQUESTSCOUNTEROVERFLOWf 17219
#define ESEMRESERVEDLOWf 17220
#define ESEMSELFf 17221
#define ESEMSTAMPf 17222
#define ESEMTYPEf 17223
#define ESEMWARNINGINSERTEDEXISTINGf 17224
#define ESEMWARNINGINSERTEDEXISTINGCOUNTERf 17225
#define ESEMWARNINGINSERTEDEXISTINGCOUNTEROVERFLOWf 17226
#define ESEM_AGE_CYCLE_ON_SYNCf 17227
#define ESEM_AGE_STATUSf 17228
#define ESEM_AUXILIARY_CAM_ENABLEf 17229
#define ESEM_AUXILIARY_CAM_THRESHOLDf 17230
#define ESEM_CAM_ENTRIES_COUNTERf 17231
#define ESEM_DECRYPTION_ENCRYPTION_ENABLEf 17232
#define ESEM_DIAGNOSTICS_ACCESSED_MODEf 17233
#define ESEM_DIAGNOSTICS_INDEXf 17234
#define ESEM_DIAGNOSTICS_KEYf 17235
#define ESEM_DIAGNOSTICS_LOOKUPf 17236
#define ESEM_DIAGNOSTICS_READf 17237
#define ESEM_ENTRIES_COUNTERf 17238
#define ESEM_ENTRY_ACCESSEDf 17239
#define ESEM_ENTRY_FOUNDf 17240
#define ESEM_ENTRY_KEYf 17241
#define ESEM_ENTRY_PAYLOADf 17242
#define ESEM_ENTRY_VALIDf 17243
#define ESEM_ERROR_CAM_TABLE_FULLf 17244
#define ESEM_ERROR_CAM_TABLE_FULL_COUNTERf 17245
#define ESEM_ERROR_CAM_TABLE_FULL_COUNTER_OVERFLOWf 17246
#define ESEM_ERROR_CAM_TABLE_FULL_MASKf 17247
#define ESEM_ERROR_DELETE_UNKNOWN_KEYf 17248
#define ESEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERf 17249
#define ESEM_ERROR_DELETE_UNKNOWN_KEY_COUNTER_OVERFLOWf 17250
#define ESEM_ERROR_DELETE_UNKNOWN_KEY_MASKf 17251
#define ESEM_ERROR_REACHED_MAX_ENTRY_LIMITf 17252
#define ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERf 17253
#define ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_OVERFLOWf 17254
#define ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf 17255
#define ESEM_ERROR_TABLE_COHERENCYf 17256
#define ESEM_ERROR_TABLE_COHERENCY_COUNTERf 17257
#define ESEM_ERROR_TABLE_COHERENCY_COUNTER_OVERFLOWf 17258
#define ESEM_ERROR_TABLE_COHERENCY_MASKf 17259
#define ESEM_INTERRUPT_ONEf 17260
#define ESEM_INTERRUPT_ONE_MASKf 17261
#define ESEM_INTERRUPT_REGISTER_ONE_TESTf 17262
#define ESEM_KEYf 17263
#define ESEM_KEYT_H_0_INITIATE_PAR_ERRf 17264
#define ESEM_KEYT_H_0_PARITY_ERR_MASKf 17265
#define ESEM_KEYT_H_1_INITIATE_PAR_ERRf 17266
#define ESEM_KEYT_H_1_PARITY_ERR_MASKf 17267
#define ESEM_KEYT_H_2_INITIATE_PAR_ERRf 17268
#define ESEM_KEYT_H_2_PARITY_ERR_MASKf 17269
#define ESEM_KEYT_H_3_INITIATE_PAR_ERRf 17270
#define ESEM_KEYT_H_3_PARITY_ERR_MASKf 17271
#define ESEM_KEYT_H_4_INITIATE_PAR_ERRf 17272
#define ESEM_KEYT_H_4_PARITY_ERR_MASKf 17273
#define ESEM_KEYT_H_5_INITIATE_PAR_ERRf 17274
#define ESEM_KEYT_H_5_PARITY_ERR_MASKf 17275
#define ESEM_KEYT_H_6_INITIATE_PAR_ERRf 17276
#define ESEM_KEYT_H_6_PARITY_ERR_MASKf 17277
#define ESEM_KEYT_H_7_INITIATE_PAR_ERRf 17278
#define ESEM_KEYT_H_7_PARITY_ERR_MASKf 17279
#define ESEM_KEYT_RESET_DONEf 17280
#define ESEM_KEY_CALCULATOR_MODEf 17281
#define ESEM_KEY_TABLE_ENTRY_LIMITf 17282
#define ESEM_LAST_LOOKUP_KEYf 17283
#define ESEM_LAST_LOOKUP_RESULTf 17284
#define ESEM_LAST_LOOKUP_RESULT_FOUNDf 17285
#define ESEM_LOOKUP_ARBITER_LOOKUP_COUNTERf 17286
#define ESEM_LOOKUP_ARBITER_LOOKUP_COUNTER_OVERFLOWf 17287
#define ESEM_MANAGEMENT_COMPLETEDf 17288
#define ESEM_MANAGEMENT_COMPLETED_MASKf 17289
#define ESEM_MANAGEMENT_MEMORY_H_0_INITIATE_PAR_ERRf 17290
#define ESEM_MANAGEMENT_MEMORY_H_0_PARITY_ERR_MASKf 17291
#define ESEM_MANAGEMENT_MEMORY_H_1_INITIATE_PAR_ERRf 17292
#define ESEM_MANAGEMENT_MEMORY_H_1_PARITY_ERR_MASKf 17293
#define ESEM_MANAGEMENT_MEMORY_H_2_INITIATE_PAR_ERRf 17294
#define ESEM_MANAGEMENT_MEMORY_H_2_PARITY_ERR_MASKf 17295
#define ESEM_MANAGEMENT_MEMORY_H_3_INITIATE_PAR_ERRf 17296
#define ESEM_MANAGEMENT_MEMORY_H_3_PARITY_ERR_MASKf 17297
#define ESEM_MANAGEMENT_MEMORY_H_4_INITIATE_PAR_ERRf 17298
#define ESEM_MANAGEMENT_MEMORY_H_4_PARITY_ERR_MASKf 17299
#define ESEM_MANAGEMENT_MEMORY_H_5_INITIATE_PAR_ERRf 17300
#define ESEM_MANAGEMENT_MEMORY_H_5_PARITY_ERR_MASKf 17301
#define ESEM_MANAGEMENT_MEMORY_H_6_INITIATE_PAR_ERRf 17302
#define ESEM_MANAGEMENT_MEMORY_H_6_PARITY_ERR_MASKf 17303
#define ESEM_MANAGEMENT_MEMORY_H_7_INITIATE_PAR_ERRf 17304
#define ESEM_MANAGEMENT_MEMORY_H_7_PARITY_ERR_MASKf 17305
#define ESEM_MANAGEMENT_UNIT_FAILURE_VALIDf 17306
#define ESEM_MANAGEMENT_UNIT_FAILURE_VALID_MASKf 17307
#define ESEM_MM_READ_LINEf 17308
#define ESEM_MM_WRITE_LINEf 17309
#define ESEM_MM_WRITE_VALIDf 17310
#define ESEM_MNGMNT_UNIT_ACTIVEf 17311
#define ESEM_MNGMNT_UNIT_ENABLEf 17312
#define ESEM_MNGMNT_UNIT_FAILURE_KEYf 17313
#define ESEM_MNGMNT_UNIT_FAILURE_REASONf 17314
#define ESEM_MNGMNT_UNIT_FAILURE_VALIDf 17315
#define ESEM_PAYLOADf 17316
#define ESEM_PLDT_AUX_INITIATE_PAR_ERRf 17317
#define ESEM_PLDT_AUX_PARITY_ERR_MASKf 17318
#define ESEM_PLDT_H_0_INITIATE_PAR_ERRf 17319
#define ESEM_PLDT_H_0_PARITY_ERR_MASKf 17320
#define ESEM_PLDT_H_1_INITIATE_PAR_ERRf 17321
#define ESEM_PLDT_H_1_PARITY_ERR_MASKf 17322
#define ESEM_PLDT_H_2_INITIATE_PAR_ERRf 17323
#define ESEM_PLDT_H_2_PARITY_ERR_MASKf 17324
#define ESEM_PLDT_H_3_INITIATE_PAR_ERRf 17325
#define ESEM_PLDT_H_3_PARITY_ERR_MASKf 17326
#define ESEM_PLDT_H_4_INITIATE_PAR_ERRf 17327
#define ESEM_PLDT_H_4_PARITY_ERR_MASKf 17328
#define ESEM_PLDT_H_5_INITIATE_PAR_ERRf 17329
#define ESEM_PLDT_H_5_PARITY_ERR_MASKf 17330
#define ESEM_PLDT_H_6_INITIATE_PAR_ERRf 17331
#define ESEM_PLDT_H_6_PARITY_ERR_MASKf 17332
#define ESEM_PLDT_H_7_INITIATE_PAR_ERRf 17333
#define ESEM_PLDT_H_7_PARITY_ERR_MASKf 17334
#define ESEM_REFRESHED_BY_DSPf 17335
#define ESEM_REQUESTS_COUNTERf 17336
#define ESEM_REQUESTS_COUNTER_OVERFLOWf 17337
#define ESEM_RESERVED_LOWf 17338
#define ESEM_SELFf 17339
#define ESEM_SOURCE_STEPf 17340
#define ESEM_STAMPf 17341
#define ESEM_STEP_TABLE_ECC_1B_ERR_MASKf 17342
#define ESEM_STEP_TABLE_ECC_2B_ERR_MASKf 17343
#define ESEM_STEP_TABLE_INITIATE_ECC_1B_ERRf 17344
#define ESEM_STEP_TABLE_INITIATE_ECC_2B_ERRf 17345
#define ESEM_TABLE_OFFSETf 17346
#define ESEM_TYPEf 17347
#define ESEM_WARNING_INSERTED_EXISTINGf 17348
#define ESEM_WARNING_INSERTED_EXISTING_COUNTERf 17349
#define ESEM_WARNING_INSERTED_EXISTING_COUNTER_OVERFLOWf 17350
#define ESEM_WARNING_INSERTED_EXISTING_MASKf 17351
#define ESET_NODE_TYPE0f 17352
#define ESET_NODE_TYPE1f 17353
#define ESET_NODE_TYPE10f 17354
#define ESET_NODE_TYPE11f 17355
#define ESET_NODE_TYPE12f 17356
#define ESET_NODE_TYPE13f 17357
#define ESET_NODE_TYPE14f 17358
#define ESET_NODE_TYPE15f 17359
#define ESET_NODE_TYPE16f 17360
#define ESET_NODE_TYPE17f 17361
#define ESET_NODE_TYPE18f 17362
#define ESET_NODE_TYPE19f 17363
#define ESET_NODE_TYPE2f 17364
#define ESET_NODE_TYPE20f 17365
#define ESET_NODE_TYPE21f 17366
#define ESET_NODE_TYPE22f 17367
#define ESET_NODE_TYPE23f 17368
#define ESET_NODE_TYPE24f 17369
#define ESET_NODE_TYPE25f 17370
#define ESET_NODE_TYPE26f 17371
#define ESET_NODE_TYPE27f 17372
#define ESET_NODE_TYPE28f 17373
#define ESET_NODE_TYPE29f 17374
#define ESET_NODE_TYPE3f 17375
#define ESET_NODE_TYPE30f 17376
#define ESET_NODE_TYPE31f 17377
#define ESET_NODE_TYPE4f 17378
#define ESET_NODE_TYPE5f 17379
#define ESET_NODE_TYPE6f 17380
#define ESET_NODE_TYPE7f 17381
#define ESET_NODE_TYPE8f 17382
#define ESET_NODE_TYPE9f 17383
#define ESET_TYPEf 17384
#define ESIP_LINK_LOCAL_DROPf 17385
#define ESM_ACL_ACTION_TABLE_PARITY_ENf 17386
#define ESM_ACL_PROFILE_TABLE_PARITY_ENf 17387
#define ESM_ADM_CTRL_FIFO_DCMf 17388
#define ESM_ADM_CTRL_FIFO_TMf 17389
#define ESM_AGE_ENABLEf 17390
#define ESM_AUX1_FIFO_DCMf 17391
#define ESM_AUX1_FIFO_TMf 17392
#define ESM_BP_ENABLEf 17393
#define ESM_CTRL_BUS_FIFO_1_TMf 17394
#define ESM_CTRL_BUS_FIFO_TMf 17395
#define ESM_ELIGIBLEf 17396
#define ESM_ELIGIBLE_MODEf 17397
#define ESM_ENABLEf 17398
#define ESM_ET_RSP_FIFO_DCMf 17399
#define ESM_ET_RSP_FIFO_TMf 17400
#define ESM_HWTL_SEARCH_KEYf 17401
#define ESM_KEY_ID_TO_FIELD_MAPPER_DCMf 17402
#define ESM_KEY_ID_TO_FIELD_MAPPER_TMf 17403
#define ESM_KEY_SUBTYPEf 17404
#define ESM_L3_PROTOCOL_FN_TMf 17405
#define ESM_RSP_WORDf 17406
#define ESM_SEARCH_KEY_IDf 17407
#define ESM_SEARCH_OFFSETf 17408
#define ESM_SEARCH_PRIORITYf 17409
#define ESM_SEARCH_PROFILE_TMf 17410
#define ESM_SER_STATUS_BUS_TMf 17411
#define ESM_UDF_PAYLOAD_IDf 17412
#define ESU_ASF_HI_ACCUMf 17413
#define ESW_PCGf 17414
#define ESW_PSGf 17415
#define ES_ARB_TDM_TABLE_CORRECTED_ERRORf 17416
#define ES_ARB_TDM_TABLE_CORRECTED_ERROR_DISINTf 17417
#define ES_ARB_TDM_TABLE_ENABLE_ECCf 17418
#define ES_ARB_TDM_TABLE_FORCE_UNCORRECTABLE_ERRORf 17419
#define ES_ARB_TDM_TABLE_UNCORRECTED_ERRORf 17420
#define ES_ARB_TDM_TABLE_UNCORRECTED_ERROR_DISINTf 17421
#define ES_CNTR_PA_BASEf 17422
#define ES_CREDIT_OVFLf 17423
#define ES_CREDIT_OVFL_MASKf 17424
#define ES_CREDIT_UNDERf 17425
#define ES_CREDIT_UNDER_MASKf 17426
#define ES_DEBUG_EP_CREDITf 17427
#define ES_ERRORf 17428
#define ES_ERROR_DISINTf 17429
#define ES_ID_FP_CNTRf 17430
#define ES_ID_FP_POLICYf 17431
#define ES_ID_L2_DATAf 17432
#define ES_ID_L3_DATAf 17433
#define ES_OVFL_COSf 17434
#define ES_OVFL_PORT_NUMf 17435
#define ES_PARITY_CHK_ENf 17436
#define ES_PARITY_ENf 17437
#define ES_PAR_ERRf 17438
#define ES_PAR_ERR_ENf 17439
#define ES_PA_BASEf 17440
#define ES_TREX2_DEBUG_ENABLEf 17441
#define ES_UNDER_COSf 17442
#define ES_UNDER_PORT_NUMf 17443
#define ES_WIDTHf 17444
#define ETf 17445
#define ETAG_DEf 17446
#define ETAG_DOT1P_MAPPING_PTRf 17447
#define ETAG_PACKETf 17448
#define ETAG_PACKET_MASKf 17449
#define ETAG_PCPf 17450
#define ETAG_PCP_DE_MAPPING_PTRf 17451
#define ETAG_PCP_DE_SOURCEf 17452
#define ETAG_VIDf 17453
#define ETAG_VID_MULTICAST_LOWERf 17454
#define ETAG_VID_MULTICAST_UPPERf 17455
#define ETBMEM_PSM_VDDf 17456
#define ETB_ATRESET_Nf 17457
#define ETB_RAM_TMf 17458
#define ETHERIIf 17459
#define ETHERNETMETERPROFILESBITERRORf 17460
#define ETHERNETMETERPROFILESBITERRORMASKf 17461
#define ETHERNETMETERSTATUSBITERRORf 17462
#define ETHERNETMETERSTATUSBITERRORMASKf 17463
#define ETHERNETTYPECUSTOMf 17464
#define ETHERNET_IPf 17465
#define ETHERNET_METER_CONFIG_INITIATE_PAR_ERRf 17466
#define ETHERNET_METER_CONFIG_PARITY_ERR_MASKf 17467
#define ETHERNET_METER_STATUS_INITIATE_PAR_ERRf 17468
#define ETHERNET_METER_STATUS_PARITY_ERR_MASKf 17469
#define ETHERNET_NEXT_PROTOCOL_OAMf 17470
#define ETHERNET_OAM_OPCODE_MAP_INITIATE_PAR_ERRf 17471
#define ETHERNET_OAM_OPCODE_MAP_PARITY_ERR_MASKf 17472
#define ETHERNET_TAG_FORMATf 17473
#define ETHERNET_TAG_FORMAT_MASKf 17474
#define ETHERNET_TYPE_CNMf 17475
#define ETHERTYPEf 17476
#define ETHERTYPE0f 17477
#define ETHERTYPE1f 17478
#define ETHERTYPE_CUSTOM_1f 17479
#define ETHERTYPE_CUSTOM_2f 17480
#define ETHERTYPE_DEFAULTf 17481
#define ETHERTYPE_ELIGIBILITY_CONFIGf 17482
#define ETHERTYPE_ERROR_INT_ENABLEf 17483
#define ETHERTYPE_ERROR_INT_LOG_VALIDf 17484
#define ETHERTYPE_ERROR_INT_STATUSf 17485
#define ETHERTYPE_ERROR_LOG_ENABLEf 17486
#define ETHERTYPE_MPLS0f 17487
#define ETHERTYPE_MPLS_0f 17488
#define ETHERTYPE_MPLS_1f 17489
#define ETHERTYPE_TRILLf 17490
#define ETHER_ENCAPSULATIONf 17491
#define ETHER_INNER_TAGf 17492
#define ETHER_IP_MASKf 17493
#define ETHER_IP_VALUEf 17494
#define ETHER_IP_VERSION_ERROR_FWDf 17495
#define ETHER_IP_VERSION_ERROR_SNPf 17496
#define ETHER_OUTER_TAGf 17497
#define ETHER_OUTER_TAG_IS_PRIORITYf 17498
#define ETHER_TYPEf 17499
#define ETHMCBMACADDRPREFIXf 17500
#define ETHOVERPWEPARSERPMFPROFILEf 17501
#define ETHSAPPROTOCOLf 17502
#define ETHTYPE0f 17503
#define ETHTYPE1f 17504
#define ETHTYPE2f 17505
#define ETHTYPE3f 17506
#define ETHTYPE4f 17507
#define ETHTYPE5f 17508
#define ETHTYPE6f 17509
#define ETHTYPE7f 17510
#define ETHTYPE8f 17511
#define ETHTYPEPROTOCOLf 17512
#define ETH_DSCP_EXP_FROM_IPf 17513
#define ETH_OAM_CHECK_MAIDf 17514
#define ETH_OAM_CHECK_MDLf 17515
#define ETH_OAM_CHECK_PERIODf 17516
#define ETH_OAM_OPCODE_MAP_DATAf 17517
#define ETH_OVER_PWE_PARSER_LEAF_CONTEXTf 17518
#define ETH_OVER_PWE_PARSER_LEAF_CONTEXT_MASKf 17519
#define ETH_SAP_PROTOCOLf 17520
#define ETH_SPEEDf 17521
#define ETH_TYPE_0f 17522
#define ETH_TYPE_1f 17523
#define ETH_TYPE_2f 17524
#define ETH_TYPE_3f 17525
#define ETH_TYPE_4f 17526
#define ETH_TYPE_5f 17527
#define ETH_TYPE_6f 17528
#define ETH_TYPE_7f 17529
#define ETH_TYPE_8f 17530
#define ETH_TYPE_PROTOCOLf 17531
#define ETMDEf 17532
#define ETMDE2IQMDPMAP0f 17533
#define ETMDE2IQMDPMAP1f 17534
#define ETMEXTIN1EDGEf 17535
#define ETMEXTIN2EDGEf 17536
#define ETMEXTIN3EDGEf 17537
#define ETMEXTIN4EDGEf 17538
#define ETM_CONTROLf 17539
#define ETM_IDf 17540
#define ETM_PORESET_Nf 17541
#define ETM_STATUSf 17542
#define ETPAXLAT_TMf 17543
#define ETPAXLAT_WWf 17544
#define ETPPDEBUGf 17545
#define ETPP_BYPASSf 17546
#define ETUf 17547
#define ETU_CLK_DISABLEf 17548
#define ETU_REQ_SEQ_NUM_SELf 17549
#define ETU_TRACEf 17550
#define ETU_TRACE_DISINTf 17551
#define ET_DPEO_ERRf 17552
#define ET_DPEO_PERRf 17553
#define ET_INST_REQ_COMPLETEf 17554
#define ET_NO_RD_ACKf 17555
#define ET_NO_RVf 17556
#define ET_OPC_CBW_AND_CMP1f 17557
#define ET_OPC_CBW_AND_CMP2f 17558
#define ET_OPC_DB_RD_Xf 17559
#define ET_OPC_DB_RD_Yf 17560
#define ET_OPC_DB_WRf 17561
#define ET_OPC_NOPf 17562
#define ET_PAf 17563
#define ET_PA0f 17564
#define ET_PA1f 17565
#define ET_PA2f 17566
#define ET_PA3f 17567
#define ET_PA_XLATf 17568
#define ET_PA_XLAT0f 17569
#define ET_PA_XLAT1f 17570
#define ET_POST_WR_ENABLEf 17571
#define ET_RBUS_PERRf 17572
#define ET_RD_DAT_PERRf 17573
#define ET_REQ_FIFO_FULLf 17574
#define ET_REQ_FIFO_FULL_DENYf 17575
#define ET_RESET_Nf 17576
#define ET_RSPf 17577
#define ET_RSP_ERRf 17578
#define ET_RSP_FIFOf 17579
#define ET_RSP_FIFO_DOUBLE_BIT_ERR0f 17580
#define ET_RSP_FIFO_DOUBLE_BIT_ERR1f 17581
#define ET_RSP_FIFO_ECC_ENf 17582
#define ET_RSP_FIFO_ECC_EN_COR_ERR_RPTf 17583
#define ET_RSP_FIFO_FULLf 17584
#define ET_RSP_FIFO_INJECT_DBEf 17585
#define ET_RSP_FIFO_INJECT_SBEf 17586
#define ET_RSP_FIFO_OVERFLOWf 17587
#define ET_RSP_FIFO_SINGLE_BIT_ERR0f 17588
#define ET_RSP_FIFO_SINGLE_BIT_ERR1f 17589
#define ET_RSP_FIFO_UNDERFLOWf 17590
#define ET_S0_MWS_ERRf 17591
#define ET_S0_NORV_ERRf 17592
#define ET_S0_RBUS_PERRf 17593
#define ET_S1_MWS_ERRf 17594
#define ET_S1_NORV_ERRf 17595
#define ET_S1_RBUS_PERRf 17596
#define ET_UINST_MEMf 17597
#define ET_WIDTHf 17598
#define EUNTAG_PAYLOADf 17599
#define EVEC_TABLE_DATAf 17600
#define EVEC_TABLE_INITIATE_PAR_ERRf 17601
#define EVEC_TABLE_PARITY_ERR_MASKf 17602
#define EVENTf 17603
#define EVENTINTMASKf 17604
#define EVENT_ARB_WEIGHTf 17605
#define EVENT_BLOCKf 17606
#define EVENT_CNT_0f 17607
#define EVENT_CNT_1f 17608
#define EVENT_CNT_2f 17609
#define EVENT_CNT_3f 17610
#define EVENT_CNT_4f 17611
#define EVENT_CNT_5f 17612
#define EVENT_FORWARDING_PROFILEf 17613
#define EVENT_Gf 17614
#define EVENT_HIGHf 17615
#define EVENT_IDf 17616
#define EVENT_IRQ_SELECTf 17617
#define EVENT_LOWf 17618
#define EVENT_MASKf 17619
#define EVENT_MONITOR_ENf 17620
#define EVENT_MUX_CONTROLf 17621
#define EVENT_NEW_FLOWf 17622
#define EVENT_RESf 17623
#define EVENT_RETIREDf 17624
#define EVENT_THRESHf 17625
#define EVENT_THRESHOLDf 17626
#define EVENT_VALUEf 17627
#define EVENT_Wf 17628
#define EVEN_BUFFER_CNTf 17629
#define EVEN_CH_DATA_SELECTf 17630
#define EVEN_HEAD_PCKT_LENGTHf 17631
#define EVEN_METER_TMf 17632
#define EVEN_PARITYf 17633
#define EVEN_PARITY_0f 17634
#define EVEN_PARITY_0_DOMAINf 17635
#define EVEN_PARITY_1f 17636
#define EVEN_PARITY_1_DOMAINf 17637
#define EVEN_PARITY_2f 17638
#define EVEN_PARITY_3f 17639
#define EVEN_PARITY_Af 17640
#define EVEN_PARITY_Bf 17641
#define EVEN_PARITY_LOWERf 17642
#define EVEN_PARITY_UPPERf 17643
#define EVEN_TAIL_PTRf 17644
#define EVLAN_BUS_PARITY_ENf 17645
#define EVLAN_BUS_PARITY_ERRORf 17646
#define EVLAN_ENABLE_PARITYf 17647
#define EVLAN_FORCE_ERRORf 17648
#define EVLAN_PCGf 17649
#define EVLAN_PSGf 17650
#define EVMASKf 17651
#define EVTSEL_0f 17652
#define EVTSEL_1f 17653
#define EVTSEL_2f 17654
#define EVTSEL_3f 17655
#define EVTSEL_4f 17656
#define EVTSEL_5f 17657
#define EVXLT_APPLIED_TO_OUTER_L2_CVLAN_INTF_AFTER_VXLT_VXLT_MISS_DROP_CTRLf 17658
#define EVXLT_APPLIED_TO_OUTER_L2_CVLAN_INTF_BEFORE_VXLT_VXLT_MISS_DROP_CTRLf 17659
#define EVXLT_APPLIED_TO_PAYLOAD_VXLT_MISS_DROP_CTRLf 17660
#define EVXLT_BUS_PARITY_ERRORf 17661
#define EVXLT_BYPASSf 17662
#define EVXLT_ENABLE_PARITYf 17663
#define EVXLT_FORCE_ERRORf 17664
#define EVXLT_PSGf 17665
#define EWRAPf 17666
#define EWRB_0_BUFFER_FULLf 17667
#define EWRB_1_BUFFER_FULLf 17668
#define EWRB_BUFFER_FULLf 17669
#define EXCEEDMAXEMPTYQCRBALf 17670
#define EXCEED_MAX_EMPTY_Q_CR_BALf 17671
#define EXCESS_BUCKETCOUNTf 17672
#define EXCESS_BUCKETSIZEf 17673
#define EXCESS_REFRESHCOUNTf 17674
#define EXCESS_REFRESHMAXf 17675
#define EXCLUDESOURCEACTIONENABLEf 17676
#define EXCLUDESRCDISCARDf 17677
#define EXCLUDE_INCLUDEf 17678
#define EXCLUDE_RESERVED_LABELS_FROM_MPLS_HASHf 17679
#define EXCLUDE_SRC_INTf 17680
#define EXCLUDE_SRC_INT_MASKf 17681
#define EXCLUSIVE_ENf 17682
#define EXCLUSIVE_MONITORSf 17683
#define EXCL_NON_PENDINGf 17684
#define EXCL_PENDINGf 17685
#define EXCL_STATICf 17686
#define EXC_DEFf 17687
#define EXEC_INSTR_ENf 17688
#define EXIT_IN_SRf 17689
#define EXPf 17690
#define EXPANDED_QE2K_ESET_SPACEf 17691
#define EXPECTED_AINDEXf 17692
#define EXPECTED_DATAf 17693
#define EXPECTED_FLAGSf 17694
#define EXPECTED_FLAGS_MASKf 17695
#define EXPECTED_L3_IIFf 17696
#define EXPECTED_LENGTHf 17697
#define EXPECTED_OUTPUT_PORTf 17698
#define EXPECTED_TAGf 17699
#define EXPECT_BOSf 17700
#define EXPIREf 17701
#define EXPIREDf 17702
#define EXPLICIT_RX_PAUSEf 17703
#define EXPONENTf 17704
#define EXPORT_FIFOf 17705
#define EXPORT_FIFO_DISABLEf 17706
#define EXPORT_TMf 17707
#define EXPORT_TM0f 17708
#define EXPORT_TM1f 17709
#define EXP_CBAf 17710
#define EXP_CBA_MSBf 17711
#define EXP_CORRECTED_ERRORf 17712
#define EXP_CORRECTED_ERROR_DISINTf 17713
#define EXP_DATAf 17714
#define EXP_ENABLE_PARITYf 17715
#define EXP_ERRf 17716
#define EXP_FORCE_PARITY_ERRORf 17717
#define EXP_MAPPING_PTRf 17718
#define EXP_MAP_PROFILEf 17719
#define EXP_NUM_RSP_INDEXf 17720
#define EXP_OPCf 17721
#define EXP_PVLAN_VIDf 17722
#define EXP_REMARK_DATAf 17723
#define EXP_REMARK_INITIATE_PAR_ERRf 17724
#define EXP_REMARK_PARITY_ERR_MASKf 17725
#define EXP_TBLf 17726
#define EXP_TUNNEL_IDf 17727
#define EXP_UNCORRECTED_ERRORf 17728
#define EXP_UNCORRECTED_ERROR_DISINTf 17729
#define EXTf 17730
#define EXT1_SHAPING_CONTROLf 17731
#define EXTBUSPRESENTf 17732
#define EXTENDED_EXT_INPUT_SELECTORf 17733
#define EXTENDED_SELECTSf 17734
#define EXTENDED_SIZEf 17735
#define EXTERNALENABLEf 17736
#define EXTERNAL_BRCM_MACf 17737
#define EXTERNAL_L2_ENTRYf 17738
#define EXTERNAL_MDIO_MASTER_ENABLEf 17739
#define EXTERNAL_PAD_DISCONNECTf 17740
#define EXTERNAL_PAD_OVD_DISABLEf 17741
#define EXTERNAL_REQDf 17742
#define EXTERNAL_SIDf 17743
#define EXTFP_CNTR_DEDf 17744
#define EXTFP_CNTR_SECf 17745
#define EXTFP_POLICY_DEDf 17746
#define EXTFP_POLICY_SECf 17747
#define EXTINTf 17748
#define EXTINTENf 17749
#define EXTMODEf 17750
#define EXTMODEWR1f 17751
#define EXTMODEWR2f 17752
#define EXTMODEWR3f 17753
#define EXTND_Qf 17754
#define EXTO1_FUNCTIONf 17755
#define EXTO1_RESOURCE_Af 17756
#define EXTO1_RESOURCE_Bf 17757
#define EXTO2_FUNCTIONf 17758
#define EXTO2_RESOURCE_Af 17759
#define EXTO2_RESOURCE_Bf 17760
#define EXTQ_LL_ERRORf 17761
#define EXTQ_LL_ERROR_MASKf 17762
#define EXTQ_LL_ERROR_POINTERf 17763
#define EXTQ_LL_ERROR_TYPEf 17764
#define EXTRA_CLKSRCSELf 17765
#define EXTREG_NUMBERf 17766
#define EXTRSRCREQf 17767
#define EXTRSRCSTATUSf 17768
#define EXT_ACL_PARITY_ERRORf 17769
#define EXT_ADDRESSf 17770
#define EXT_BUFF_MIN1_SOPf 17771
#define EXT_BUFF_OFF0_SOPf 17772
#define EXT_BUFF_PTR_OFF0f 17773
#define EXT_CELL_OFFSETf 17774
#define EXT_CELL_OFFSET_MIN1f 17775
#define EXT_CELL_OFFSET_SOPf 17776
#define EXT_CELL_REP_INFO_BUFFER_NFULL_THRESHOLDf 17777
#define EXT_COUNTER_MODEf 17778
#define EXT_DATA_FORMATf 17779
#define EXT_DATA_OFFSETf 17780
#define EXT_DROPPED_MIDPACKETf 17781
#define EXT_DROPPED_SOPf 17782
#define EXT_DST_HBITSf 17783
#define EXT_DST_HIT_BITSf 17784
#define EXT_EOP_1ST_CELLf 17785
#define EXT_EOP_NUM_32Bf 17786
#define EXT_ETYPEf 17787
#define EXT_FIRST_CELL_EOPf 17788
#define EXT_FOUND_OFFSETf 17789
#define EXT_GT_INTf 17790
#define EXT_IFP_ACTION_TMf 17791
#define EXT_IFP_ACT_PAR_ERRf 17792
#define EXT_INSf 17793
#define EXT_L2_CMD_ERRf 17794
#define EXT_L2_DST_PARITY_ERRORf 17795
#define EXT_L2_ENTRY_1f 17796
#define EXT_L2_ENTRY_2f 17797
#define EXT_L2_FWD_ENf 17798
#define EXT_L2_MOD_FIFOf 17799
#define EXT_L2_REQ_LTH_ERRf 17800
#define EXT_L2_SRC_PARITY_ERRORf 17801
#define EXT_L2_STALL_GTE_CP_ACC_THRf 17802
#define EXT_L2_STALL_MAX_LATf 17803
#define EXT_L3_DST_PARITY_ERRORf 17804
#define EXT_L3_SRC_PARITY_ERRORf 17805
#define EXT_LOC_SRC_HBITSf 17806
#define EXT_LOOKUP_ENABLEf 17807
#define EXT_LU_ERRf 17808
#define EXT_MODE_WR_1f 17809
#define EXT_MODE_WR_2f 17810
#define EXT_MODE_WR_3f 17811
#define EXT_ONLYf 17812
#define EXT_OUTPUT_EVENT_1f 17813
#define EXT_OUTPUT_EVENT_2f 17814
#define EXT_OUTSf 17815
#define EXT_PER_Q_INDEXf 17816
#define EXT_PHY_ADDRf 17817
#define EXT_PHY_RCVRD_CLK0_VALIDf 17818
#define EXT_PHY_RCVRD_CLK1_VALIDf 17819
#define EXT_PKT_PTRf 17820
#define EXT_PQE_STATEf 17821
#define EXT_PWRDOWNf 17822
#define EXT_QGPHY_CLK_SEL_CLK125f 17823
#define EXT_QUEUE_TYPEf 17824
#define EXT_Q_EXTERNALf 17825
#define EXT_Q_FIRST_PTRf 17826
#define EXT_Q_INTERNALf 17827
#define EXT_Q_LAST_LASTf 17828
#define EXT_Q_NUM_COPIESf 17829
#define EXT_Q_NXT_PTR1f 17830
#define EXT_Q_NXT_PTR2f 17831
#define EXT_RESET_L_LPBACKf 17832
#define EXT_RST_ENf 17833
#define EXT_SEG_OFFSETf 17834
#define EXT_SME_ENABLEf 17835
#define EXT_SOP_BUFF_PTRf 17836
#define EXT_SOP_CELL_PTR_PKT0f 17837
#define EXT_SOP_CELL_PTR_PKT1f 17838
#define EXT_SRC_HBITSf 17839
#define EXT_SRC_HIT_BITSf 17840
#define EXT_TCAM_CRST_Lf 17841
#define EXT_TCAM_DENSITYf 17842
#define EXT_TCAM_INTR0f 17843
#define EXT_TCAM_INTR1f 17844
#define EXT_TCAM_MODEf 17845
#define EXT_TCAM_RSTf 17846
#define EXT_TCAM_SE_O_L_PINf 17847
#define EXT_TCAM_SRST_Lf 17848
#define EXT_WAIT_CELL_PROPf 17849
#define EXT_WAIT_FILTER_PROPf 17850
#define EX_Q_EXTERNALf 17851
#define EX_Q_EXT_CAPTf 17852
#define EX_Q_EXT_MASKf 17853
#define EX_Q_EXT_VALUEf 17854
#define EX_Q_INTERNALf 17855
#define EX_Q_INT_CAPTf 17856
#define EX_Q_INT_MASKf 17857
#define EX_Q_INT_VALUEf 17858
#define E_Tf 17859
#define E_TYPEf 17860
#define Ff 17861
#define F1f 17862
#define F10_SELECTf 17863
#define F11_SELECTf 17864
#define F1_0_SLICEf 17865
#define F1_MASKf 17866
#define F1_SELECTf 17867
#define F2f 17868
#define F2_MASKf 17869
#define F3f 17870
#define F3_0_SLICEf 17871
#define F3_MASKf 17872
#define F3_SELECTf 17873
#define F4f 17874
#define F4_MASKf 17875
#define F4_SELECTf 17876
#define F5_SELECTf 17877
#define F6_SELECTf 17878
#define F7_SELECTf 17879
#define F8_SELECTf 17880
#define F9_SELECTf 17881
#define FABRICFECMODEf 17882
#define FABRICMCBASEQUEUEf 17883
#define FABRICMINPKTSIZEf 17884
#define FABRIC_DATA_BYTE_CNTf 17885
#define FABRIC_DATA_BYTE_CNT_0f 17886
#define FABRIC_GRANT_REQ_STATUSf 17887
#define FABRIC_GRANT_REQ_STATUS_DISINTf 17888
#define FABRIC_LLFCf 17889
#define FABRIC_MC_BASE_QUEUEf 17890
#define FABRIC_MIN_PKT_SIZEf 17891
#define FABRIC_SYSTEM_CONFIG_0f 17892
#define FABRIC_SYSTEM_CONFIG_1f 17893
#define FAB_DP3_ECN_EXCEEDEDf 17894
#define FAB_DP3_PDROPf 17895
#define FAB_DP3_TMAX_EXCEEDEDf 17896
#define FAILED_ADDRf 17897
#define FAILED_ADDRESSf 17898
#define FAILED_DATAf 17899
#define FAILED_SOURCE_IDf 17900
#define FAILOVER_SET_SIZEf 17901
#define FAIL_TYPEf 17902
#define FAIRNESSMODEf 17903
#define FAP0_DUPLICATE_PTR_ERRORf 17904
#define FAP0_DUPLICATE_PTR_ERROR_DISINTf 17905
#define FAP1_DUPLICATE_PTR_ERRORf 17906
#define FAP1_DUPLICATE_PTR_ERROR_DISINTf 17907
#define FAP2_DUPLICATE_PTR_ERRORf 17908
#define FAP2_DUPLICATE_PTR_ERROR_DISINTf 17909
#define FAP3_DUPLICATE_PTR_ERRORf 17910
#define FAP3_DUPLICATE_PTR_ERROR_DISINTf 17911
#define FAPFULLRESETPOINTf 17912
#define FAPFULLSETPOINTf 17913
#define FAPPOOLSIZEf 17914
#define FAPPORTf 17915
#define FAPPORT0f 17916
#define FAPPORT1f 17917
#define FAPPORT2f 17918
#define FAPPORT3f 17919
#define FAPPORTERRf 17920
#define FAPPORTERRMASKf 17921
#define FAPRCIENAf 17922
#define FAPREADPOINTERf 17923
#define FAPS_LOAD_BALANCING_PRMf 17924
#define FAPS_LOAD_BALANCING_SECf 17925
#define FAP_BITMAP_CORRECTED_ERRORf 17926
#define FAP_BITMAP_CORRECTED_ERROR_DISINTf 17927
#define FAP_BITMAP_ECC_ERROR_ADDRESSf 17928
#define FAP_BITMAP_FORCE_UNCORRECTABLE_ERRORf 17929
#define FAP_BITMAP_STORE_ENABLE_ECCf 17930
#define FAP_BITMAP_UNCORRECTED_ERRORf 17931
#define FAP_BITMAP_UNCORRECTED_ERROR_DISINTf 17932
#define FAP_DUPLICATE_PTRf 17933
#define FAP_DUPLICATE_PTR_DISINTf 17934
#define FAP_LOADING_ERRORf 17935
#define FAP_LOADING_ERROR_DISINTf 17936
#define FAP_PORT_0f 17937
#define FAP_PORT_1f 17938
#define FAP_PORT_2f 17939
#define FAP_PORT_3f 17940
#define FAP_RCI_ENAf 17941
#define FAP_STACK_CORRECTED_ERRORf 17942
#define FAP_STACK_CORRECTED_ERROR_DISINTf 17943
#define FAP_STACK_ECC_ERROR_ADDRESSf 17944
#define FAP_STACK_ENABLE_ECCf 17945
#define FAP_STACK_FORCE_UNCORRECTABLE_ERRORf 17946
#define FAP_STACK_UNCORRECTED_ERRORf 17947
#define FAP_STACK_UNCORRECTED_ERROR_ERROR_DISINTf 17948
#define FARf 17949
#define FASTPORTENf 17950
#define FASTPORTMULTICASTWEIGHTf 17951
#define FASTPORTNEWMULTICASTWEIGHTf 17952
#define FASTPORTNEWUNICASTWEIGHTf 17953
#define FASTPORTUNICASTWEIGHTf 17954
#define FASTPORTWDRRENf 17955
#define FAST_BIST_ENf 17956
#define FAST_CLOCKf 17957
#define FAST_LOCKf 17958
#define FAST_PGM_RDINf 17959
#define FATPIPEPORTSf 17960
#define FAULT_STATUSf 17961
#define FBCEXTERNALFULLMULTICASTLIMITHIGHf 17962
#define FBCEXTERNALFULLMULTICASTLIMITLOWf 17963
#define FBCEXTERNALMINIMULTICASTLIMITHIGHf 17964
#define FBCEXTERNALMINIMULTICASTLIMITLOWf 17965
#define FBCEXTERNALUNICASTLIMITHIGHf 17966
#define FBCEXTERNALUNICASTLIMITLOWf 17967
#define FBCFULLMULTICASTAUTOGENENABLEf 17968
#define FBCFULLMULTICASTAUTOGENENDf 17969
#define FBCFULLMULTICASTAUTOGENSTARTf 17970
#define FBCFULLMULTICASTCACHEDIVIDERf 17971
#define FBCHALTf 17972
#define FBCINTERNALFULLMULTICASTNEWREADTHf 17973
#define FBCINTERNALFULLMULTICASTNEWWRITETHf 17974
#define FBCINTERNALMINIMULTICASTNEWREADTHf 17975
#define FBCINTERNALMINIMULTICASTNEWWRITETHf 17976
#define FBCINTERNALREUSEf 17977
#define FBCINTERNALUNICASTNEWREADTHf 17978
#define FBCINTERNALUNICASTNEWWRITETHf 17979
#define FBCMINIMULTICASTAUTOGENENABLEf 17980
#define FBCMINIMULTICASTAUTOGENENDf 17981
#define FBCMINIMULTICASTAUTOGENSTARTf 17982
#define FBCMINIMULTICASTCACHEDIVIDERf 17983
#define FBCUNICASTAUTOGENENABLEf 17984
#define FBCUNICASTAUTOGENENDf 17985
#define FBCUNICASTAUTOGENSTARTf 17986
#define FBCUNICASTCACHEDIVIDERf 17987
#define FBCWRPRIORITYENABLEf 17988
#define FBC_EXTERNAL_FULL_MULTICAST_LIMIT_HIGHf 17989
#define FBC_EXTERNAL_FULL_MULTICAST_LIMIT_LOWf 17990
#define FBC_EXTERNAL_MINI_MULTICAST_LIMIT_HIGHf 17991
#define FBC_EXTERNAL_MINI_MULTICAST_LIMIT_LOWf 17992
#define FBC_EXTERNAL_OCB_MULTICAST_LIMIT_HIGHf 17993
#define FBC_EXTERNAL_OCB_MULTICAST_LIMIT_LOWf 17994
#define FBC_EXTERNAL_OCB_UNICAST_LIMIT_HIGHf 17995
#define FBC_EXTERNAL_OCB_UNICAST_LIMIT_LOWf 17996
#define FBC_EXTERNAL_UNICAST_LIMIT_HIGHf 17997
#define FBC_EXTERNAL_UNICAST_LIMIT_LOWf 17998
#define FBC_FMC_CACHE_NEW_WATERMARKf 17999
#define FBC_FMC_CACHE_NEW_WATERMARK_MINf 18000
#define FBC_FMC_CACHE_OLD_WATERMARKf 18001
#define FBC_FULL_MULTICAST_AUTOGEN_ENABLEf 18002
#define FBC_FULL_MULTICAST_AUTOGEN_ENDf 18003
#define FBC_FULL_MULTICAST_AUTOGEN_STARTf 18004
#define FBC_FULL_MULTICAST_CACHE_DIVIDERf 18005
#define FBC_HALTf 18006
#define FBC_INTERNAL_FULL_MULTICAST_NEW_READ_THf 18007
#define FBC_INTERNAL_FULL_MULTICAST_NEW_WRITE_THf 18008
#define FBC_INTERNAL_MINI_MULTICAST_NEW_READ_THf 18009
#define FBC_INTERNAL_MINI_MULTICAST_NEW_WRITE_THf 18010
#define FBC_INTERNAL_OCB_MULTICAST_NEW_READ_THf 18011
#define FBC_INTERNAL_OCB_MULTICAST_NEW_WRITE_THf 18012
#define FBC_INTERNAL_OCB_UNICAST_NEW_READ_THf 18013
#define FBC_INTERNAL_OCB_UNICAST_NEW_WRITE_THf 18014
#define FBC_INTERNAL_REUSEf 18015
#define FBC_INTERNAL_UNICAST_NEW_READ_THf 18016
#define FBC_INTERNAL_UNICAST_NEW_WRITE_THf 18017
#define FBC_MINI_MULTICAST_AUTOGEN_ENABLEf 18018
#define FBC_MINI_MULTICAST_AUTOGEN_ENDf 18019
#define FBC_MINI_MULTICAST_AUTOGEN_STARTf 18020
#define FBC_MINI_MULTICAST_CACHE_DIVIDERf 18021
#define FBC_MMC_CACHE_NEW_WATERMARKf 18022
#define FBC_MMC_CACHE_NEW_WATERMARK_MINf 18023
#define FBC_MMC_CACHE_OLD_WATERMARKf 18024
#define FBC_OCB_MC_CACHE_NEW_WATERMARKf 18025
#define FBC_OCB_MC_CACHE_NEW_WATERMARK_MINf 18026
#define FBC_OCB_MC_CACHE_OLD_WATERMARKf 18027
#define FBC_OCB_MULTICAST_AUTOGEN_ENABLEf 18028
#define FBC_OCB_MULTICAST_AUTOGEN_ENDf 18029
#define FBC_OCB_MULTICAST_AUTOGEN_STARTf 18030
#define FBC_OCB_MULTICAST_CACHE_DIVIDERf 18031
#define FBC_OCB_UC_CACHE_NEW_WATERMARKf 18032
#define FBC_OCB_UC_CACHE_NEW_WATERMARK_MINf 18033
#define FBC_OCB_UC_CACHE_OLD_WATERMARKf 18034
#define FBC_OCB_UNICAST_AUTOGEN_ENABLEf 18035
#define FBC_OCB_UNICAST_AUTOGEN_ENDf 18036
#define FBC_OCB_UNICAST_AUTOGEN_STARTf 18037
#define FBC_OCB_UNICAST_CACHE_DIVIDERf 18038
#define FBC_UC_CACHE_NEW_WATERMARKf 18039
#define FBC_UC_CACHE_NEW_WATERMARK_MINf 18040
#define FBC_UC_CACHE_OLD_WATERMARKf 18041
#define FBC_UNICAST_AUTOGEN_ENABLEf 18042
#define FBC_UNICAST_AUTOGEN_ENDf 18043
#define FBC_UNICAST_AUTOGEN_STARTf 18044
#define FBC_UNICAST_CACHE_DIVIDERf 18045
#define FBC_WR_PRIORITY_ENABLEf 18046
#define FBIST_BAD_FRMS_THf 18047
#define FBIST_CUSTOM_PTRNf 18048
#define FBIST_CUSTOM_ST_IN_FRMf 18049
#define FBIST_CUSTOM_ST_IN_WRDf 18050
#define FBIST_DONEf 18051
#define FBIST_ENf 18052
#define FBIST_GOOD_FRMS_THf 18053
#define FBIST_LANE_SELf 18054
#define FBIST_MODEf 18055
#define FBIST_STARTf 18056
#define FBITf 18057
#define FB_A0_COMPATIBLEf 18058
#define FB_OFFSETf 18059
#define FB_PHASE_ENf 18060
#define FCBISTCYCLEf 18061
#define FCBISTDUTYf 18062
#define FCBISTENABLEf 18063
#define FCBISTSELECTf 18064
#define FCCLRFRBDBTHHPf 18065
#define FCCLRFRBDBTHLPf 18066
#define FCCLRFRDBFLMCTHHPf 18067
#define FCCLRFRDBFLMCTHLPf 18068
#define FCCLRFRDBUCTHHPf 18069
#define FCCLRFRDBUCTHLPf 18070
#define FCCNTPORTf 18071
#define FCCOUNTf 18072
#define FCCOUNTOVERFLOWf 18073
#define FCCOUNTSELf 18074
#define FCDESTSELf 18075
#define FCD_DBUS_DPRf 18076
#define FCD_DPEO_0f 18077
#define FCD_DPEO_1f 18078
#define FCD_IBUSf 18079
#define FCD_RBUSf 18080
#define FCD_RD_ACKf 18081
#define FCD_RVf 18082
#define FCD_SMFL_0f 18083
#define FCD_SMFL_1f 18084
#define FCFROMCFCHIGHENf 18085
#define FCHWRDSTYPE0f 18086
#define FCHWRDSTYPE1f 18087
#define FCHWRDSTYPE2f 18088
#define FCHWRDSTYPE3f 18089
#define FCILKNMODEf 18090
#define FCILKNRX0CHFCf 18091
#define FCILKNRX0CHFCENCFCf 18092
#define FCILKNRX0CHFCFORCEf 18093
#define FCILKNRX1CHFCf 18094
#define FCILKNRX1CHFCENCFCf 18095
#define FCILKNRX1CHFCFORCEf 18096
#define FCILKNRXLLFCENf 18097
#define FCILKNRXLLFCEVERY_16_CHSf 18098
#define FCILKNRXLLFCONCH0f 18099
#define FCILKNTX0GENCHFCENCFCf 18100
#define FCILKNTX0GENCHFCFORCEf 18101
#define FCILKNTX1GENCHFCENCFCf 18102
#define FCILKNTX1GENCHFCFORCEf 18103
#define FCILKNTXGENLLFCEVERY_16_CHSf 18104
#define FCILKNTXGENLLFCONALLCHSf 18105
#define FCILKNTXGENLLFCONCH0f 18106
#define FCINDEXf 18107
#define FCINTERFACEf 18108
#define FCLLFCGRP1f 18109
#define FCLLFCGRP2f 18110
#define FCLLFCSTOPTXENCFCf 18111
#define FCLLFCSTOPTXFORCEf 18112
#define FCLWRDSTYPE0f 18113
#define FCLWRDSTYPE1f 18114
#define FCLWRDSTYPE2f 18115
#define FCLWRDSTYPE3f 18116
#define FCMALSOURCEADDRESSf 18117
#define FCMALXAUIMODEf 18118
#define FCM_INTf 18119
#define FCM_INT_MASKf 18120
#define FCOE__CLASS_IDf 18121
#define FCOE__DATAf 18122
#define FCOE__DST_DISCARDf 18123
#define FCOE__D_IDf 18124
#define FCOE__ECMPf 18125
#define FCOE__ECMP_PTR0f 18126
#define FCOE__HASH_LSBf 18127
#define FCOE__KEYf 18128
#define FCOE__LOCAL_ADDRESSf 18129
#define FCOE__MASKED_D_IDf 18130
#define FCOE__NEXT_HOP_INDEXf 18131
#define FCOE__PRIf 18132
#define FCOE__RESERVED_104_73f 18133
#define FCOE__RESERVED_ECMP_PTR0f 18134
#define FCOE__RPEf 18135
#define FCOE__RSVD_NEXT_HOP_INDEXf 18136
#define FCOE__RSVD_VRF_IDf 18137
#define FCOE__S_IDf 18138
#define FCOE__VRF_IDf 18139
#define FCOE_CUT_THROUGH_ENABLEf 18140
#define FCOE_DELIMITER_ERR_CNTR_PAR_ENf 18141
#define FCOE_DOMAIN_ROUTE_PREFIXf 18142
#define FCOE_DO_NOT_LEARNf 18143
#define FCOE_DST_MISS_TOCPUf 18144
#define FCOE_EXT__CLASS_IDf 18145
#define FCOE_EXT__COPY_TO_CPUf 18146
#define FCOE_EXT__DATA_0f 18147
#define FCOE_EXT__DATA_1f 18148
#define FCOE_EXT__DO_NOT_CHANGE_TTLf 18149
#define FCOE_EXT__DST_DISCARDf 18150
#define FCOE_EXT__D_IDf 18151
#define FCOE_EXT__EH_QUEUE_TAGf 18152
#define FCOE_EXT__EH_TAG_TYPEf 18153
#define FCOE_EXT__FLEX_CTR_BASE_COUNTER_IDXf 18154
#define FCOE_EXT__FLEX_CTR_OFFSET_MODEf 18155
#define FCOE_EXT__FLEX_CTR_POOL_NUMBERf 18156
#define FCOE_EXT__GLPf 18157
#define FCOE_EXT__HASH_LSBf 18158
#define FCOE_EXT__KEY_0f 18159
#define FCOE_EXT__L3_INTF_NUMf 18160
#define FCOE_EXT__LOCAL_ADDRESSf 18161
#define FCOE_EXT__MAC_ADDRf 18162
#define FCOE_EXT__MASKED_D_IDf 18163
#define FCOE_EXT__PRIf 18164
#define FCOE_EXT__RESERVED_0f 18165
#define FCOE_EXT__RESERVED_104_93f 18166
#define FCOE_EXT__RESERVED_209_192f 18167
#define FCOE_EXT__RESERVED_EH_TMf 18168
#define FCOE_EXT__RPEf 18169
#define FCOE_EXT__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 18170
#define FCOE_EXT__RSVD_FLEX_CTR_POOL_NUMBERf 18171
#define FCOE_EXT__RSVD_VRF_IDf 18172
#define FCOE_EXT__SIRIUS_Q_TAGf 18173
#define FCOE_EXT__S_IDf 18174
#define FCOE_EXT__VRF_IDf 18175
#define FCOE_FABRIC_IDf 18176
#define FCOE_FABRIC_ID_SELf 18177
#define FCOE_FABRIC_PRIf 18178
#define FCOE_FABRIC_PRI_SELf 18179
#define FCOE_FABRIC_SELf 18180
#define FCOE_FC_CRC_ACTIONf 18181
#define FCOE_FC_CRC_RECOMPUTEf 18182
#define FCOE_FC_EOF_A_1f 18183
#define FCOE_FC_EOF_A_2f 18184
#define FCOE_FC_EOF_IGNOREf 18185
#define FCOE_FC_EOF_NI_1f 18186
#define FCOE_FC_EOF_NI_2f 18187
#define FCOE_FC_EOF_N_1f 18188
#define FCOE_FC_EOF_N_2f 18189
#define FCOE_FC_EOF_T_1f 18190
#define FCOE_FC_EOF_T_2f 18191
#define FCOE_FC_MAP_INDEXf 18192
#define FCOE_FIELD_BITMAP_Af 18193
#define FCOE_FIELD_BITMAP_Bf 18194
#define FCOE_HOP_COUNT_FN_PARITY_ENf 18195
#define FCOE_HOP_COUNT_FN_PMf 18196
#define FCOE_HOP_COUNT_FN_TMf 18197
#define FCOE_IFP_KEY_MODEf 18198
#define FCOE_INVALID_CNTR_PAR_ENf 18199
#define FCOE_NETWORK_PORTf 18200
#define FCOE_NPV_MODEf 18201
#define FCOE_ROUTE_ENABLEf 18202
#define FCOE_SRC_BIND_CHECK_ACTIONf 18203
#define FCOE_SRC_BIND_CHECK_ENABLEf 18204
#define FCOE_SRC_FPMA_PREFIX_CHECK_ACTIONf 18205
#define FCOE_SRC_FPMA_PREFIX_CHECK_ENABLEf 18206
#define FCOE_TERMINATION_ALLOWEDf 18207
#define FCOE_VFT_ACTIONf 18208
#define FCOE_VFT_Ef 18209
#define FCOE_VFT_ENABLEf 18210
#define FCOE_VFT_FIELDS_PROFILE_INDEXf 18211
#define FCOE_VFT_HOPCOUNT_EXPIRE_CONTROLf 18212
#define FCOE_VFT_HOPCOUNT_TOCPUf 18213
#define FCOE_VFT_HOP_COUNTf 18214
#define FCOE_VFT_PRIf 18215
#define FCOE_VFT_PRI_MAP_PROFILEf 18216
#define FCOE_VFT_R1f 18217
#define FCOE_VFT_R2f 18218
#define FCOE_VFT_RESERVEDf 18219
#define FCOE_VFT_R_CTLf 18220
#define FCOE_VFT_TYPEf 18221
#define FCOE_VFT_VERSIONf 18222
#define FCOE_VSAN_IDf 18223
#define FCOE_VSAN_PRIf 18224
#define FCOE_VSAN_PRI_MAPPING_PROFILEf 18225
#define FCOE_VSAN_PRI_VALIDf 18226
#define FCOE_VT_KEY_TYPE_1f 18227
#define FCOE_VT_KEY_TYPE_2f 18228
#define FCOE_VT_LOOKUP_1f 18229
#define FCOE_VT_LOOKUP_2f 18230
#define FCOE_ZONE__ACTIONf 18231
#define FCOE_ZONE__ASSOCIATED_DATAf 18232
#define FCOE_ZONE__CLASS_IDf 18233
#define FCOE_ZONE__COPY_TO_CPUf 18234
#define FCOE_ZONE__DATAf 18235
#define FCOE_ZONE__D_IDf 18236
#define FCOE_ZONE__HASH_LSBf 18237
#define FCOE_ZONE__KEYf 18238
#define FCOE_ZONE__RESERVED_91_66f 18239
#define FCOE_ZONE__STATIC_BITf 18240
#define FCOE_ZONE__S_IDf 18241
#define FCOE_ZONE__VSAN_IDf 18242
#define FCOE_ZONE_CHECK_ACTIONf 18243
#define FCOE_ZONE_CHECK_ENABLEf 18244
#define FCOE_ZONE_CHECK_FAIL_COPY_TOCPUf 18245
#define FCOE_ZONE_CHECK_MISS_DROPf 18246
#define FCOS_LENGTHf 18247
#define FCOS_OFFSETf 18248
#define FCRCOUNTBYGTIMERf 18249
#define FCRCREDITCOUNTERf 18250
#define FCRCREDITCOUNTEROVERFLOWf 18251
#define FCRESETf 18252
#define FCRINITf 18253
#define FCRINTMASKf 18254
#define FCRINTREGf 18255
#define FCRMTCHLOGICNOTf 18256
#define FCRTMCHSELf 18257
#define FCRTMENABLEf 18258
#define FCRTMEVENTIDLETHf 18259
#define FCRTMEVENTSELf 18260
#define FCRTMMODEMTBPf 18261
#define FCRTMMODEXOFFf 18262
#define FCRTMTIMERf 18263
#define FCRTMTRIGSELf 18264
#define FCRXf 18265
#define FCRX0CBFCMAPCLASS0f 18266
#define FCRX0CBFCMAPCLASS1f 18267
#define FCRX1CBFCMAPCLASS0f 18268
#define FCRX1CBFCMAPCLASS1f 18269
#define FCRX2CBFCMAPCLASS0f 18270
#define FCRX2CBFCMAPCLASS1f 18271
#define FCRX3CBFCMAPCLASS0f 18272
#define FCRX3CBFCMAPCLASS1f 18273
#define FCRXBCTLLFCENf 18274
#define FCRXBCTLLFCPAUSEQUANTAf 18275
#define FCRXCBFCENf 18276
#define FCRXCBFCENOUTf 18277
#define FCRXCBFCFORCEOUTf 18278
#define FCRXCBFCFROMMALf 18279
#define FCRXCBFCPRIORITIZEDNENf 18280
#define FCRXCBFCPRIORITIZEUPENf 18281
#define FCRXCOUNTCBFCf 18282
#define FCRXCOUNTFCBf 18283
#define FCRXCOUNTLLFCf 18284
#define FCRXCOUNTLPRESPf 18285
#define FCRXGENLLFCFROMMLFf 18286
#define FCRXLLFCASCBFCENf 18287
#define FCRXLLFCENf 18288
#define FCRXLLFCENOUTf 18289
#define FCRXLLFCFORCEOUTf 18290
#define FCRXMASKFCBURSTf 18291
#define FCRXMASKMACCTRLf 18292
#define FCRXSHIFT_2_BYTEf 18293
#define FCRXSHORTPAUSEf 18294
#define FCRXSTARTENf 18295
#define FCRXSTARTFORCEf 18296
#define FCRXSTOPENf 18297
#define FCRXSTOPFORCEf 18298
#define FCRXTERMINATEFCBURSTf 18299
#define FCRXTERMINATEMACCTRLf 18300
#define FCRXTERMINATEPAUSEf 18301
#define FCRXXOFFENf 18302
#define FCR_CREDIT_COUNTERf 18303
#define FCR_CREDIT_COUNTER_OVERFLOWf 18304
#define FCR_CRM_A_ECC_1B_ERR_MASKf 18305
#define FCR_CRM_A_ECC_2B_ERR_MASKf 18306
#define FCR_CRM_A_INITIATE_ECC_1B_ERRf 18307
#define FCR_CRM_A_INITIATE_ECC_2B_ERRf 18308
#define FCR_CRM_B_ECC_1B_ERR_MASKf 18309
#define FCR_CRM_B_ECC_2B_ERR_MASKf 18310
#define FCR_CRM_B_INITIATE_ECC_1B_ERRf 18311
#define FCR_CRM_B_INITIATE_ECC_2B_ERRf 18312
#define FCR_INITf 18313
#define FCR_MTCH_LOGIC_NOTf 18314
#define FCR_RESETf 18315
#define FCSETFRBDBTHHPf 18316
#define FCSETFRBDBTHLPf 18317
#define FCSETFRDBFLMCTHHPf 18318
#define FCSETFRDBFLMCTHLPf 18319
#define FCSETFRDBUCTHHPf 18320
#define FCSETFRDBUCTHLPf 18321
#define FCSOURCESELf 18322
#define FCS_CORRUPT_URUN_ENf 18323
#define FCTFIFOOVFf 18324
#define FCTFIFOOVFMASKf 18325
#define FCTFIFO_OVFf 18326
#define FCTFIFO_OVF_MASKf 18327
#define FCTINITf 18328
#define FCTINTMASKf 18329
#define FCTINTREGf 18330
#define FCTXf 18331
#define FCTX0CBFCMAPTABLEf 18332
#define FCTX0GENCBFCBITMAPf 18333
#define FCTX10GENCBFCBITMAPf 18334
#define FCTX11GENCBFCBITMAPf 18335
#define FCTX12GENCBFCBITMAPf 18336
#define FCTX13GENCBFCBITMAPf 18337
#define FCTX14GENCBFCBITMAPf 18338
#define FCTX15GENCBFCBITMAPf 18339
#define FCTX1CBFCMAPTABLEf 18340
#define FCTX1GENCBFCBITMAPf 18341
#define FCTX2CBFCMAPTABLEf 18342
#define FCTX2GENCBFCBITMAPf 18343
#define FCTX3CBFCMAPTABLEf 18344
#define FCTX3GENCBFCBITMAPf 18345
#define FCTX4GENCBFCBITMAPf 18346
#define FCTX5GENCBFCBITMAPf 18347
#define FCTX6GENCBFCBITMAPf 18348
#define FCTX7GENCBFCBITMAPf 18349
#define FCTX8GENCBFCBITMAPf 18350
#define FCTX9GENCBFCBITMAPf 18351
#define FCTXBCTLLFCENf 18352
#define FCTXCBFCENf 18353
#define FCTXCBFCPRIORITIZEDNENf 18354
#define FCTXCBFCPRIORITIZEUPENf 18355
#define FCTXCOUNTCBFCf 18356
#define FCTXCOUNTFCBf 18357
#define FCTXCOUNTIDLESf 18358
#define FCTXCOUNTLLFCf 18359
#define FCTXCOUNTPAUSEDCYCLESf 18360
#define FCTXCOUNTTXGENLLFCf 18361
#define FCTXCOUNTTXGENLLFCRISEf 18362
#define FCTXDEFAULTSEQNUMf 18363
#define FCTXFCBENf 18364
#define FCTXGENCBFCENf 18365
#define FCTXGENCBFCENCFCf 18366
#define FCTXGENCBFCENMLFf 18367
#define FCTXGENCBFCFORCEf 18368
#define FCTXGENCBFCFORCEMLFf 18369
#define FCTXGENLLFCENf 18370
#define FCTXGENLLFCENCFCf 18371
#define FCTXGENLLFCENILKNf 18372
#define FCTXGENLLFCENMLFf 18373
#define FCTXGENLLFCFORCEf 18374
#define FCTXGENLLFCFROMCFCf 18375
#define FCTXHYSTERESISTHRESHOLDf 18376
#define FCTXLINKISPAUSEDf 18377
#define FCTXLLFCASCBFCENf 18378
#define FCTXLLFCENf 18379
#define FCTXLLFCSTOPTXENf 18380
#define FCTXLLFCSTOPTXFORCEf 18381
#define FCTXLLFCSTOPTXFROMCFCf 18382
#define FCTXPAUSEQUANTAXOFFf 18383
#define FCTXPAUSEQUANTAXONf 18384
#define FCTXREFRESHTIMERXOFFf 18385
#define FCTXREFRESHTIMERXONf 18386
#define FCTXSHIFT_2_BYTEf 18387
#define FCTXSHORTPAUSEf 18388
#define FCTXXONONEDGEf 18389
#define FCT_CORRECTED_ERRORf 18390
#define FCT_CORRECTED_ERROR_DISINTf 18391
#define FCT_ENABLE_ECCf 18392
#define FCT_FORCE_UNCORRECTABLE_ERRORf 18393
#define FCT_INITf 18394
#define FCT_RESETf 18395
#define FCT_TMf 18396
#define FCT_UNCORRECTED_ERRORf 18397
#define FCT_UNCORRECTED_ERROR_DISINTf 18398
#define FCU_INTf 18399
#define FCU_INT_MASKf 18400
#define FC_BASE_CORRECTED_ERRORf 18401
#define FC_BASE_CORRECTED_ERROR_DISINTf 18402
#define FC_BASE_ENABLE_ECCf 18403
#define FC_BASE_FORCE_UNCORRECTABLE_ERRORf 18404
#define FC_BASE_STBYf 18405
#define FC_BASE_TMf 18406
#define FC_BASE_TM_ENABLEf 18407
#define FC_BASE_UNCORRECTED_ERRORf 18408
#define FC_BASE_UNCORRECTED_ERROR_DISINTf 18409
#define FC_BIST_ENABLEf 18410
#define FC_BIST_SELECTf 18411
#define FC_BREAK_PKTf 18412
#define FC_CFG_COSMASK_L0_MAPf 18413
#define FC_CFG_DISABLE_ALL_XOFFf 18414
#define FC_CFG_DISABLE_L2_COSMASK_XOFFf 18415
#define FC_CFG_DISABLE_L2_NORMAL_XOFF_47_0f 18416
#define FC_CFG_DISABLE_XOFFf 18417
#define FC_CHAN_1f 18418
#define FC_CHOOSE_PORT_FOR_PFCf 18419
#define FC_CLASSf 18420
#define FC_CLR_FR_BDB_TH_HPf 18421
#define FC_CLR_FR_BDB_TH_LPf 18422
#define FC_CLR_FR_DB_FLMC_TH_HPf 18423
#define FC_CLR_FR_DB_FLMC_TH_LPf 18424
#define FC_CLR_FR_DB_UC_TH_HPf 18425
#define FC_CLR_FR_DB_UC_TH_LPf 18426
#define FC_CMAL_MODEf 18427
#define FC_CNT_PORTf 18428
#define FC_COUNTf 18429
#define FC_COUNT_OVERFLOWf 18430
#define FC_COUNT_SELf 18431
#define FC_DEBUG_TMf 18432
#define FC_DROP_DEQUEUEf 18433
#define FC_DST_SELf 18434
#define FC_EGRESS_DEBUGf 18435
#define FC_EGRESS_INT_STATEf 18436
#define FC_EGRESS_STATEf 18437
#define FC_EGRESS_XOFF_THRESHf 18438
#define FC_ENf 18439
#define FC_ENABLEf 18440
#define FC_EVEN_PORT_STATE_MASKf 18441
#define FC_GEN_LLFC_FROM_ILKN_STATUS_MASKf 18442
#define FC_GEN_PFC_FROM_LLFC_SOURCE_TX_BITMAP_TYPE_Af 18443
#define FC_GEN_PFC_FROM_LLFC_SOURCE_TX_BITMAP_TYPE_Bf 18444
#define FC_GEN_PFC_FROM_LLFC_TX_BITMAP_TYPE_Af 18445
#define FC_GEN_PFC_FROM_LLFC_TX_BITMAP_TYPE_Bf 18446
#define FC_HCFC_INTF_NUMf 18447
#define FC_HC_MODEf 18448
#define FC_HDR_ENCODEf 18449
#define FC_HDR_ENCODE_1f 18450
#define FC_HDR_ENCODE_1_MASKf 18451
#define FC_HDR_ENCODE_2f 18452
#define FC_HDR_ENCODE_2_MASKf 18453
#define FC_HEADER_TYPE_SP_SELECTf 18454
#define FC_ILKN_MODEf 18455
#define FC_ILKN_RX_0_CHFC_CAL_LENf 18456
#define FC_ILKN_RX_0_CHFC_FORCEf 18457
#define FC_ILKN_RX_0_CHFC_FROM_CFC_RAWf 18458
#define FC_ILKN_RX_0_CHFC_FROM_PORT_RAWf 18459
#define FC_ILKN_RX_0_CHFC_FROM_PORT_ROCf 18460
#define FC_ILKN_RX_0_CHFC_TO_CFC_MASKf 18461
#define FC_ILKN_RX_1_CHFC_CAL_LENf 18462
#define FC_ILKN_RX_1_CHFC_FORCEf 18463
#define FC_ILKN_RX_1_CHFC_FROM_CFC_RAWf 18464
#define FC_ILKN_RX_1_CHFC_FROM_PORT_RAWf 18465
#define FC_ILKN_RX_1_CHFC_FROM_PORT_ROCf 18466
#define FC_ILKN_RX_1_CHFC_TO_CFC_MASKf 18467
#define FC_ILKN_RX_LLFC_ENf 18468
#define FC_ILKN_RX_LLFC_EVERY_16_CHSf 18469
#define FC_ILKN_RX_LLFC_ON_CH_0f 18470
#define FC_ILKN_TX_0_GEN_CHFC_FORCEf 18471
#define FC_ILKN_TX_0_GEN_CHFC_FROM_CFC_MASKf 18472
#define FC_ILKN_TX_0_GEN_CHFC_ROCf 18473
#define FC_ILKN_TX_1_GEN_CHFC_FORCEf 18474
#define FC_ILKN_TX_1_GEN_CHFC_FROM_CFC_MASKf 18475
#define FC_ILKN_TX_1_GEN_CHFC_ROCf 18476
#define FC_ILKN_TX_GEN_LLFC_EVERY_16_CHSf 18477
#define FC_ILKN_TX_GEN_LLFC_ON_ALL_CHSf 18478
#define FC_ILKN_TX_GEN_LLFC_ON_CH_0f 18479
#define FC_INDEXf 18480
#define FC_INGRESS_DEBUGf 18481
#define FC_INGRESS_INT_STATEf 18482
#define FC_INGRESS_STATEf 18483
#define FC_INGRESS_XOFF_THRESHf 18484
#define FC_INTERFACEf 18485
#define FC_INTERFACE_MAPPINGf 18486
#define FC_INTF_DISABLEf 18487
#define FC_LLFC_STOP_TX_FORCEf 18488
#define FC_LLFC_STOP_TX_FROM_CFC_MASKf 18489
#define FC_LLFC_STOP_TX_FROM_PFC_TX_BITMAP_TYPE_Af 18490
#define FC_LLFC_STOP_TX_FROM_PFC_TX_BITMAP_TYPE_Bf 18491
#define FC_LLFC_STOP_TX_WHEN_RETRANSMIT_MASKf 18492
#define FC_LL_INTF_ENABLEf 18493
#define FC_LL_MSG_INTF0f 18494
#define FC_LL_MSG_INTF1f 18495
#define FC_LL_MSG_INTF2f 18496
#define FC_LL_MSG_INTF3f 18497
#define FC_LL_STATUS_THRESH_IF1f 18498
#define FC_LL_STATUS_THRESH_IF2f 18499
#define FC_LL_STATUS_THRESH_IF3f 18500
#define FC_LL_STATUS_THRESH_IF4f 18501
#define FC_LOGICAL_OR_MAPPINGf 18502
#define FC_MAPf 18503
#define FC_MAP_TBL_ADDR_ENf 18504
#define FC_MAP_TBL_END_ADDRf 18505
#define FC_MAP_TBL_START_ADDRf 18506
#define FC_MAP__FCMf 18507
#define FC_MASK_ILKN_CHFC_WHEN_LINK_FAILf 18508
#define FC_MASK_PFC_WHEN_LINK_FAILf 18509
#define FC_MAX_PORT_ENABLEf 18510
#define FC_MC_ENABLE_MERGEf 18511
#define FC_MSG_TYPEf 18512
#define FC_NUMf 18513
#define FC_OFF_PERIODf 18514
#define FC_ON_PERIODf 18515
#define FC_PADS_AMP_ENf 18516
#define FC_PADS_REF_INT_ENf 18517
#define FC_PADS_SELf 18518
#define FC_PAUSEf 18519
#define FC_PERIODf 18520
#define FC_PFC_PRI_0_RX_BITMAP_TYPE_Af 18521
#define FC_PFC_PRI_0_RX_BITMAP_TYPE_Bf 18522
#define FC_PFC_PRI_0_TX_BITMAP_TYPE_Af 18523
#define FC_PFC_PRI_0_TX_BITMAP_TYPE_Bf 18524
#define FC_PFC_PRI_1_RX_BITMAP_TYPE_Af 18525
#define FC_PFC_PRI_1_RX_BITMAP_TYPE_Bf 18526
#define FC_PFC_PRI_1_TX_BITMAP_TYPE_Af 18527
#define FC_PFC_PRI_1_TX_BITMAP_TYPE_Bf 18528
#define FC_PFC_PRI_2_RX_BITMAP_TYPE_Af 18529
#define FC_PFC_PRI_2_RX_BITMAP_TYPE_Bf 18530
#define FC_PFC_PRI_2_TX_BITMAP_TYPE_Af 18531
#define FC_PFC_PRI_2_TX_BITMAP_TYPE_Bf 18532
#define FC_PFC_PRI_3_RX_BITMAP_TYPE_Af 18533
#define FC_PFC_PRI_3_RX_BITMAP_TYPE_Bf 18534
#define FC_PFC_PRI_3_TX_BITMAP_TYPE_Af 18535
#define FC_PFC_PRI_3_TX_BITMAP_TYPE_Bf 18536
#define FC_PFC_PRI_4_RX_BITMAP_TYPE_Af 18537
#define FC_PFC_PRI_4_RX_BITMAP_TYPE_Bf 18538
#define FC_PFC_PRI_4_TX_BITMAP_TYPE_Af 18539
#define FC_PFC_PRI_4_TX_BITMAP_TYPE_Bf 18540
#define FC_PFC_PRI_5_RX_BITMAP_TYPE_Af 18541
#define FC_PFC_PRI_5_RX_BITMAP_TYPE_Bf 18542
#define FC_PFC_PRI_5_TX_BITMAP_TYPE_Af 18543
#define FC_PFC_PRI_5_TX_BITMAP_TYPE_Bf 18544
#define FC_PFC_PRI_6_RX_BITMAP_TYPE_Af 18545
#define FC_PFC_PRI_6_RX_BITMAP_TYPE_Bf 18546
#define FC_PFC_PRI_6_TX_BITMAP_TYPE_Af 18547
#define FC_PFC_PRI_6_TX_BITMAP_TYPE_Bf 18548
#define FC_PFC_PRI_7_RX_BITMAP_TYPE_Af 18549
#define FC_PFC_PRI_7_RX_BITMAP_TYPE_Bf 18550
#define FC_PFC_PRI_7_TX_BITMAP_TYPE_Af 18551
#define FC_PFC_PRI_7_TX_BITMAP_TYPE_Bf 18552
#define FC_PFC_RX_BITMAP_TYPE_PER_PORTf 18553
#define FC_PFC_RX_FORCE_BITMAP_TYPE_Af 18554
#define FC_PFC_RX_FORCE_BITMAP_TYPE_Bf 18555
#define FC_PFC_RX_TAKE_EVEN_BITSf 18556
#define FC_PFC_RX_TAKE_LSBf 18557
#define FC_PFC_TX_BITMAP_TYPE_PER_PORTf 18558
#define FC_PFC_TX_MAP_EACH_BIT_TO_TWO_BITSf 18559
#define FC_PFC_TX_ON_LSBf 18560
#define FC_PFC_TX_ON_MSBf 18561
#define FC_POLARITYf 18562
#define FC_QP_MAX_CREDITf 18563
#define FC_QP_STOP_COLLECTING_ENf 18564
#define FC_RESETf 18565
#define FC_RTM_CH_PORT_STATE_SELf 18566
#define FC_RTM_ENABLEf 18567
#define FC_RTM_EVENT_IDLE_THf 18568
#define FC_RTM_EVENT_SELf 18569
#define FC_RTM_MODE_CNT_EVNT_DURf 18570
#define FC_RTM_MODE_CNT_TRIG_DURf 18571
#define FC_RTM_MODE_MTBPf 18572
#define FC_RTM_MODE_XOFFf 18573
#define FC_RTM_TIMERf 18574
#define FC_RTM_TRIG_SELf 18575
#define FC_RX_0_LLFC_STOP_TX_FROM_MUBITSf 18576
#define FC_RX_0_MUBITS_TO_CFCf 18577
#define FC_RX_1_LLFC_STOP_TX_FROM_MUBITSf 18578
#define FC_RX_1_MUBITS_TO_CFCf 18579
#define FC_RX_FIFO_TO_CAPTUREf 18580
#define FC_RX_GEN_LLFC_FROM_MLFf 18581
#define FC_RX_GEN_PFC_FROM_MLFf 18582
#define FC_RX_PFC_FROM_XMALf 18583
#define FC_RX_PFC_TO_CFCf 18584
#define FC_SET_FR_BDB_TH_HPf 18585
#define FC_SET_FR_BDB_TH_LPf 18586
#define FC_SET_FR_DB_FLMC_TH_HPf 18587
#define FC_SET_FR_DB_FLMC_TH_LPf 18588
#define FC_SET_FR_DB_UC_TH_HPf 18589
#define FC_SET_FR_DB_UC_TH_LPf 18590
#define FC_SHAREDf 18591
#define FC_SQUEUE127_96_DEBUGf 18592
#define FC_SQUEUE127_96_STATEf 18593
#define FC_SQUEUE31_0_DEBUGf 18594
#define FC_SQUEUE31_0_STATEf 18595
#define FC_SQUEUE63_32_DEBUGf 18596
#define FC_SQUEUE63_32_STATEf 18597
#define FC_SQUEUE95_64_DEBUGf 18598
#define FC_SQUEUE95_64_STATEf 18599
#define FC_SRC_SELf 18600
#define FC_STf 18601
#define FC_STATEf 18602
#define FC_STATE_DEBUG_CONTROLf 18603
#define FC_STATE_XLATEf 18604
#define FC_ST_XLATEf 18605
#define FC_TOTAL_BUFFER_DEBUGf 18606
#define FC_TOTAL_BUFFER_STATEf 18607
#define FC_TOTAL_BUFFER_XOFF_THRESHf 18608
#define FC_TX_0_MUBITS_FROM_CFCf 18609
#define FC_TX_1_MUBITS_FROM_CFCf 18610
#define FC_TX_GEN_LLFC_FORCEf 18611
#define FC_TX_GEN_LLFC_FROM_CFCf 18612
#define FC_TX_GEN_LLFC_FROM_CFC_MASKf 18613
#define FC_TX_GEN_LLFC_FROM_MLF_MASKf 18614
#define FC_TX_GEN_LLFC_FROM_NPM_MASKf 18615
#define FC_TX_GEN_LLFC_TO_XMALf 18616
#define FC_TX_GEN_PFC_FORCEf 18617
#define FC_TX_GEN_PFC_FROM_CFCf 18618
#define FC_TX_GEN_PFC_TO_XMALf 18619
#define FC_TX_LLFC_STOP_TX_FROM_CFCf 18620
#define FC_TX_LLFC_STOP_TX_TO_XMALf 18621
#define FC_TX_LOW_PASS_FILTER_CNTf 18622
#define FC_TX_LOW_PASS_FOR_GEN_LLFCf 18623
#define FC_TX_LOW_PASS_FOR_GEN_PFCf 18624
#define FC_TX_N_GEN_SAFC_REFRESH_TIMERf 18625
#define FC_TX_N_GEN_SAFC_REFRESH_TIMER_ONLY_ON_XOFFf 18626
#define FC_TX_N_PORT_0_GEN_PFC_FROM_MLF_MASKf 18627
#define FC_TX_N_PORT_1_GEN_PFC_FROM_MLF_MASKf 18628
#define FC_TX_N_PORT_2_GEN_PFC_FROM_MLF_MASKf 18629
#define FC_TX_N_PORT_3_GEN_PFC_FROM_MLF_MASKf 18630
#define FC_TYPEf 18631
#define FC_WIDTHf 18632
#define FC_XLATE_TBL_PTRf 18633
#define FC_XPORT_SELECTf 18634
#define FDFECCERRf 18635
#define FDFECCERRMASKf 18636
#define FDF_ECC_1B_ERR_MASKf 18637
#define FDF_ECC_2B_ERR_MASKf 18638
#define FDF_INITIATE_ECC_1B_ERRf 18639
#define FDF_INITIATE_ECC_2B_ERRf 18640
#define FDMDECCMASKf 18641
#define FDMD_1B_ECC_ERROR_INITf 18642
#define FDMD_2B_ECC_ERROR_INITf 18643
#define FDMD_ECC_ERRORf 18644
#define FDMD_ECC_ERROR_FIXEDf 18645
#define FDMD_ECC_ERROR_FIXED_MASKf 18646
#define FDMD_ECC_ERROR_MASKf 18647
#define FDMSECCMASKf 18648
#define FDMS_PAR_ERRORf 18649
#define FDMS_PAR_ERROR_INITf 18650
#define FDMS_PAR_ERROR_MASKf 18651
#define FDM_TREX2_DEBUG_ENABLEf 18652
#define FDRAFILRTERDROPPINTAf 18653
#define FDRAFILRTERDROPPINTAMASKf 18654
#define FDRAFILRTERDROPPINTBf 18655
#define FDRAFILRTERDROPPINTBMASKf 18656
#define FDRAOUTOFSYNCf 18657
#define FDRAOUTOFSYNCMASKf 18658
#define FDRATAGECCERRf 18659
#define FDRATAGECCERRMASKf 18660
#define FDRA_UN_EXP_CELL_MASKf 18661
#define FDRBFILRTERDROPPINTAf 18662
#define FDRBFILRTERDROPPINTAMASKf 18663
#define FDRBFILRTERDROPPINTBf 18664
#define FDRBFILRTERDROPPINTBMASKf 18665
#define FDRBOUTOFSYNCf 18666
#define FDRBOUTOFSYNCMASKf 18667
#define FDRBTAGECCERRf 18668
#define FDRBTAGECCERRMASKf 18669
#define FDRB_UN_EXP_CELL_MASKf 18670
#define FDRCRESETf 18671
#define FDRINITf 18672
#define FDRINTMASKf 18673
#define FDRINTREGf 18674
#define FDRLASTHEADERf 18675
#define FDROUTPUOUTOFSYNCf 18676
#define FDROUTPUOUTOFSYNCMASKf 18677
#define FDROUTTAGECCERRf 18678
#define FDROUTTAGECCERRMASKf 18679
#define FDRPACKETCOUNTERf 18680
#define FDR_ADESCCNTO_A_MASKf 18681
#define FDR_BDESCCNTO_B_MASKf 18682
#define FDR_DESC_CNT_Af 18683
#define FDR_DESC_CNT_Bf 18684
#define FDR_DESC_CNT_OAf 18685
#define FDR_DESC_CNT_OBf 18686
#define FDR_FIFO_DESC_CNT_Af 18687
#define FDR_FIFO_DESC_CNT_Bf 18688
#define FDR_FIFO_DESC_CNT_OAf 18689
#define FDR_FIFO_DESC_CNT_OBf 18690
#define FDR_INITf 18691
#define FDR_LINK_UP_Af 18692
#define FDR_LINK_UP_ALTO_Af 18693
#define FDR_LINK_UP_ALTO_Bf 18694
#define FDR_LINK_UP_Bf 18695
#define FDR_MTCH_ACTf 18696
#define FDR_MTCH_LOGICNOTf 18697
#define FDR_PRIMARY_LAST_HEADERf 18698
#define FDR_PRIMARY_PACKET_COUNTERf 18699
#define FDR_RESETf 18700
#define FDR_SECONDARY_LAST_HEADERf 18701
#define FDR_SECONDARY_PACKET_COUNTERf 18702
#define FDR_UN_EXP_ERRORf 18703
#define FDR_UN_EXP_ERROR_INT_MASKf 18704
#define FDTCECCERRORf 18705
#define FDTCECCERRORMASKf 18706
#define FDTCECCFIXEDf 18707
#define FDTCECCFIXEDMASKf 18708
#define FDTCTLf 18709
#define FDTCTL_ECC_1B_ERR_MASKf 18710
#define FDTCTL_ECC_2B_ERR_MASKf 18711
#define FDTCTL_INITIATE_ECC_1B_ERRf 18712
#define FDTCTL_INITIATE_ECC_2B_ERRf 18713
#define FDTDATAf 18714
#define FDTDTQRDDISf 18715
#define FDTINITf 18716
#define FDTINTMASKf 18717
#define FDTINTREGf 18718
#define FDTNUMLINKS0f 18719
#define FDTNUMLINKS1f 18720
#define FDTNUMLINKS2f 18721
#define FDTNUMLINKS3f 18722
#define FDTNUMLINKS4f 18723
#define FDTNUMLINKS5f 18724
#define FDTNUMLINKS6f 18725
#define FDTPKTCNTf 18726
#define FDTPKTCNTOVFf 18727
#define FDTQNUMCNTSELf 18728
#define FDTQNUMCNTSELENf 18729
#define FDT_CREDITSf 18730
#define FDT_CREDITS_OVFf 18731
#define FDT_CTRL_IRDY_N_CNTf 18732
#define FDT_CTRL_IRDY_N_CNT_OVFf 18733
#define FDT_DTQ_RD_DISf 18734
#define FDT_INITf 18735
#define FDT_NUM_LINKS_0f 18736
#define FDT_NUM_LINKS_1f 18737
#define FDT_NUM_LINKS_2f 18738
#define FDT_NUM_LINKS_3f 18739
#define FDT_NUM_LINKS_4f 18740
#define FDT_NUM_LINKS_5f 18741
#define FDT_NUM_LINKS_6f 18742
#define FDT_PKT_CNTf 18743
#define FDT_PKT_CNT_OVFf 18744
#define FDT_QNUM_CNT_SELf 18745
#define FDT_QNUM_CNT_SEL_ENf 18746
#define FDT_RESETf 18747
#define FD_EN_EB_INTERFACEf 18748
#define FD_EN_FF_INTERFACEf 18749
#define FD_EN_FR_INTERFACEf 18750
#define FD_MAX_MVRf 18751
#define FD_PER_PORT_DROP_COUNT1_SELf 18752
#define FD_PER_PORT_DROP_COUNT2_SELf 18753
#define FD_RED_DPf 18754
#define FD_TX_URUN_FIX_ENf 18755
#define FD_UNIQUE_OIf 18756
#define FD_YELLOW_DPf 18757
#define FECDECODERAZINHIBITf 18758
#define FECDECODERECINHIBITf 18759
#define FECDECODERFECINHIBITf 18760
#define FECDECODERIFCOUNTf 18761
#define FECDECODEROFCOUNTf 18762
#define FECDECODEROOFRSTENAf 18763
#define FECDECODERSCRINHIBITf 18764
#define FECENCODERFECINHIBITf 18765
#define FECENCODERSCRINHIBITf 18766
#define FECENTRY0f 18767
#define FECENTRY1f 18768
#define FECENTRYACCESSEDf 18769
#define FECENTRYACCESSEDINTf 18770
#define FECENTRYACCESSEDINTMASKf 18771
#define FEC_ECMP_INITIATE_PAR_ERRf 18772
#define FEC_ECMP_PARITY_ERR_MASKf 18773
#define FEC_ENTRY_0_INITIATE_PAR_ERRf 18774
#define FEC_ENTRY_0_PARITY_ERR_MASKf 18775
#define FEC_ENTRY_1_INITIATE_PAR_ERRf 18776
#define FEC_ENTRY_1_PARITY_ERR_MASKf 18777
#define FEC_ENTRY_ACCESSEDf 18778
#define FEC_ENTRY_ACCESSED_INTf 18779
#define FEC_ENTRY_ACCESSED_INT_MASKf 18780
#define FEC_POINTERf 18781
#define FEC_SUPER_ENTRY_INITIATE_PAR_ERRf 18782
#define FEC_SUPER_ENTRY_PARITY_ERR_MASKf 18783
#define FEM_0_INSTRUCTIONf 18784
#define FEM_10_16B_MAP_TABLEf 18785
#define FEM_10_INSTRUCTIONf 18786
#define FEM_11_16B_MAP_TABLEf 18787
#define FEM_11_INSTRUCTIONf 18788
#define FEM_12_16B_MAP_TABLEf 18789
#define FEM_12_INSTRUCTIONf 18790
#define FEM_13_19B_MAP_TABLEf 18791
#define FEM_13_INSTRUCTIONf 18792
#define FEM_14_19B_MAP_TABLEf 18793
#define FEM_14_INSTRUCTIONf 18794
#define FEM_15_19B_MAP_TABLEf 18795
#define FEM_15_INSTRUCTIONf 18796
#define FEM_1_4B_MAP_TABLEf 18797
#define FEM_1_INSTRUCTIONf 18798
#define FEM_2_INSTRUCTIONf 18799
#define FEM_3_16B_MAP_TABLEf 18800
#define FEM_3_INSTRUCTIONf 18801
#define FEM_4_16B_MAP_TABLEf 18802
#define FEM_4_INSTRUCTIONf 18803
#define FEM_5_INSTRUCTIONf 18804
#define FEM_6_19B_MAP_TABLEf 18805
#define FEM_6_INSTRUCTIONf 18806
#define FEM_7_19B_MAP_TABLEf 18807
#define FEM_7_INSTRUCTIONf 18808
#define FEM_8_4B_MAP_TABLEf 18809
#define FEM_8_INSTRUCTIONf 18810
#define FEM_9_4B_MAP_TABLEf 18811
#define FEM_9_INSTRUCTIONf 18812
#define FEM_KEY_SELECTf 18813
#define FEM_PROGRAMf 18814
#define FEM_PROG_0f 18815
#define FEM_PROG_1f 18816
#define FEM_PROG_2f 18817
#define FEM_PROG_3f 18818
#define FEM_PROG_4f 18819
#define FEM_SELECTf 18820
#define FES_0_INSTRUCTIONf 18821
#define FES_10_INSTRUCTIONf 18822
#define FES_11_INSTRUCTIONf 18823
#define FES_12_INSTRUCTIONf 18824
#define FES_13_INSTRUCTIONf 18825
#define FES_14_INSTRUCTIONf 18826
#define FES_15_INSTRUCTIONf 18827
#define FES_16_INSTRUCTIONf 18828
#define FES_17_INSTRUCTIONf 18829
#define FES_18_INSTRUCTIONf 18830
#define FES_19_INSTRUCTIONf 18831
#define FES_1_INSTRUCTIONf 18832
#define FES_20_INSTRUCTIONf 18833
#define FES_21_INSTRUCTIONf 18834
#define FES_22_INSTRUCTIONf 18835
#define FES_23_INSTRUCTIONf 18836
#define FES_24_INSTRUCTIONf 18837
#define FES_25_INSTRUCTIONf 18838
#define FES_26_INSTRUCTIONf 18839
#define FES_27_INSTRUCTIONf 18840
#define FES_28_INSTRUCTIONf 18841
#define FES_29_INSTRUCTIONf 18842
#define FES_2_INSTRUCTIONf 18843
#define FES_30_INSTRUCTIONf 18844
#define FES_31_INSTRUCTIONf 18845
#define FES_3_INSTRUCTIONf 18846
#define FES_4_INSTRUCTIONf 18847
#define FES_5_INSTRUCTIONf 18848
#define FES_6_INSTRUCTIONf 18849
#define FES_7_INSTRUCTIONf 18850
#define FES_8_INSTRUCTIONf 18851
#define FES_9_INSTRUCTIONf 18852
#define FES_ACTION_TYPEf 18853
#define FES_KEY_SELECTf 18854
#define FES_LSB_VALID_POLARITYf 18855
#define FES_SHIFTf 18856
#define FES_TYPEf 18857
#define FE_13_MODEf 18858
#define FE_1_SWITCHf 18859
#define FE_2_SWITCHf 18860
#define FFCRf 18861
#define FFLBP_0_ECC_1B_ERR_MASKf 18862
#define FFLBP_0_ECC_2B_ERR_MASKf 18863
#define FFLBP_0_INITIATE_ECC_1B_ERRf 18864
#define FFLBP_0_INITIATE_ECC_2B_ERRf 18865
#define FFLBP_1_ECC_1B_ERR_MASKf 18866
#define FFLBP_1_ECC_2B_ERR_MASKf 18867
#define FFLBP_1_INITIATE_ECC_1B_ERRf 18868
#define FFLBP_1_INITIATE_ECC_2B_ERRf 18869
#define FFLBP_2_ECC_1B_ERR_MASKf 18870
#define FFLBP_2_ECC_2B_ERR_MASKf 18871
#define FFLBP_2_INITIATE_ECC_1B_ERRf 18872
#define FFLBP_2_INITIATE_ECC_2B_ERRf 18873
#define FFLBP_3_ECC_1B_ERR_MASKf 18874
#define FFLBP_3_ECC_2B_ERR_MASKf 18875
#define FFLBP_3_INITIATE_ECC_1B_ERRf 18876
#define FFLBP_3_INITIATE_ECC_2B_ERRf 18877
#define FFLBS_0_ECC_1B_ERR_MASKf 18878
#define FFLBS_0_ECC_2B_ERR_MASKf 18879
#define FFLBS_0_INITIATE_ECC_1B_ERRf 18880
#define FFLBS_0_INITIATE_ECC_2B_ERRf 18881
#define FFLBS_1_ECC_1B_ERR_MASKf 18882
#define FFLBS_1_ECC_2B_ERR_MASKf 18883
#define FFLBS_1_INITIATE_ECC_1B_ERRf 18884
#define FFLBS_1_INITIATE_ECC_2B_ERRf 18885
#define FFLBS_2_ECC_1B_ERR_MASKf 18886
#define FFLBS_2_ECC_2B_ERR_MASKf 18887
#define FFLBS_2_INITIATE_ECC_1B_ERRf 18888
#define FFLBS_2_INITIATE_ECC_2B_ERRf 18889
#define FFLBS_3_ECC_1B_ERR_MASKf 18890
#define FFLBS_3_ECC_2B_ERR_MASKf 18891
#define FFLBS_3_INITIATE_ECC_1B_ERRf 18892
#define FFLBS_3_INITIATE_ECC_2B_ERRf 18893
#define FFM_PAR_ERRORf 18894
#define FFM_PAR_ERROR_INITf 18895
#define FFM_PAR_ERROR_MASKf 18896
#define FFSRf 18897
#define FF_CONTROL_MEM_CORRECTED_ERRORf 18898
#define FF_CONTROL_MEM_CORRECTED_ERROR_DISINTf 18899
#define FF_CONTROL_MEM_ENABLE_ECCf 18900
#define FF_CONTROL_MEM_FORCE_UNCORRECTABLE_ERRORf 18901
#define FF_CONTROL_MEM_UNCORRECTED_ERRORf 18902
#define FF_CONTROL_MEM_UNCORRECTED_ERROR_DISINTf 18903
#define FF_DEFERAL_QUEUE0_CORRECTED_ERRORf 18904
#define FF_DEFERAL_QUEUE0_CORRECTED_ERROR_DISINTf 18905
#define FF_DEFERAL_QUEUE0_ENABLE_ECCf 18906
#define FF_DEFERAL_QUEUE0_FORCE_UNCORRECTABLE_ERRORf 18907
#define FF_DEFERAL_QUEUE0_UNCORRECTED_ERRORf 18908
#define FF_DEFERAL_QUEUE0_UNCORRECTED_ERROR_DISINTf 18909
#define FF_DEFERAL_QUEUE10_CORRECTED_ERRORf 18910
#define FF_DEFERAL_QUEUE10_CORRECTED_ERROR_DISINTf 18911
#define FF_DEFERAL_QUEUE10_ENABLE_ECCf 18912
#define FF_DEFERAL_QUEUE10_FORCE_UNCORRECTABLE_ERRORf 18913
#define FF_DEFERAL_QUEUE10_UNCORRECTED_ERRORf 18914
#define FF_DEFERAL_QUEUE10_UNCORRECTED_ERROR_DISINTf 18915
#define FF_DEFERAL_QUEUE1_CORRECTED_ERRORf 18916
#define FF_DEFERAL_QUEUE1_CORRECTED_ERROR_DISINTf 18917
#define FF_DEFERAL_QUEUE1_ENABLE_ECCf 18918
#define FF_DEFERAL_QUEUE1_FORCE_UNCORRECTABLE_ERRORf 18919
#define FF_DEFERAL_QUEUE1_UNCORRECTED_ERRORf 18920
#define FF_DEFERAL_QUEUE1_UNCORRECTED_ERROR_DISINTf 18921
#define FF_DEFERAL_QUEUE2_CORRECTED_ERRORf 18922
#define FF_DEFERAL_QUEUE2_CORRECTED_ERROR_DISINTf 18923
#define FF_DEFERAL_QUEUE2_ENABLE_ECCf 18924
#define FF_DEFERAL_QUEUE2_FORCE_UNCORRECTABLE_ERRORf 18925
#define FF_DEFERAL_QUEUE2_UNCORRECTED_ERRORf 18926
#define FF_DEFERAL_QUEUE2_UNCORRECTED_ERROR_DISINTf 18927
#define FF_DEFERAL_QUEUE3_CORRECTED_ERRORf 18928
#define FF_DEFERAL_QUEUE3_CORRECTED_ERROR_DISINTf 18929
#define FF_DEFERAL_QUEUE3_ENABLE_ECCf 18930
#define FF_DEFERAL_QUEUE3_FORCE_UNCORRECTABLE_ERRORf 18931
#define FF_DEFERAL_QUEUE3_UNCORRECTED_ERRORf 18932
#define FF_DEFERAL_QUEUE3_UNCORRECTED_ERROR_DISINTf 18933
#define FF_DEFERAL_QUEUE4_CORRECTED_ERRORf 18934
#define FF_DEFERAL_QUEUE4_CORRECTED_ERROR_DISINTf 18935
#define FF_DEFERAL_QUEUE4_ENABLE_ECCf 18936
#define FF_DEFERAL_QUEUE4_FORCE_UNCORRECTABLE_ERRORf 18937
#define FF_DEFERAL_QUEUE4_UNCORRECTED_ERRORf 18938
#define FF_DEFERAL_QUEUE4_UNCORRECTED_ERROR_DISINTf 18939
#define FF_DEFERAL_QUEUE5_CORRECTED_ERRORf 18940
#define FF_DEFERAL_QUEUE5_CORRECTED_ERROR_DISINTf 18941
#define FF_DEFERAL_QUEUE5_ENABLE_ECCf 18942
#define FF_DEFERAL_QUEUE5_FORCE_UNCORRECTABLE_ERRORf 18943
#define FF_DEFERAL_QUEUE5_UNCORRECTED_ERRORf 18944
#define FF_DEFERAL_QUEUE5_UNCORRECTED_ERROR_DISINTf 18945
#define FF_DEFERAL_QUEUE6_CORRECTED_ERRORf 18946
#define FF_DEFERAL_QUEUE6_CORRECTED_ERROR_DISINTf 18947
#define FF_DEFERAL_QUEUE6_ENABLE_ECCf 18948
#define FF_DEFERAL_QUEUE6_FORCE_UNCORRECTABLE_ERRORf 18949
#define FF_DEFERAL_QUEUE6_UNCORRECTED_ERRORf 18950
#define FF_DEFERAL_QUEUE6_UNCORRECTED_ERROR_DISINTf 18951
#define FF_DEFERAL_QUEUE7_CORRECTED_ERRORf 18952
#define FF_DEFERAL_QUEUE7_CORRECTED_ERROR_DISINTf 18953
#define FF_DEFERAL_QUEUE7_ENABLE_ECCf 18954
#define FF_DEFERAL_QUEUE7_FORCE_UNCORRECTABLE_ERRORf 18955
#define FF_DEFERAL_QUEUE7_UNCORRECTED_ERRORf 18956
#define FF_DEFERAL_QUEUE7_UNCORRECTED_ERROR_DISINTf 18957
#define FF_DEFERAL_QUEUE8_CORRECTED_ERRORf 18958
#define FF_DEFERAL_QUEUE8_CORRECTED_ERROR_DISINTf 18959
#define FF_DEFERAL_QUEUE8_ENABLE_ECCf 18960
#define FF_DEFERAL_QUEUE8_FORCE_UNCORRECTABLE_ERRORf 18961
#define FF_DEFERAL_QUEUE8_UNCORRECTED_ERRORf 18962
#define FF_DEFERAL_QUEUE8_UNCORRECTED_ERROR_DISINTf 18963
#define FF_DEFERAL_QUEUE9_CORRECTED_ERRORf 18964
#define FF_DEFERAL_QUEUE9_CORRECTED_ERROR_DISINTf 18965
#define FF_DEFERAL_QUEUE9_ENABLE_ECCf 18966
#define FF_DEFERAL_QUEUE9_FORCE_UNCORRECTABLE_ERRORf 18967
#define FF_DEFERAL_QUEUE9_UNCORRECTED_ERRORf 18968
#define FF_DEFERAL_QUEUE9_UNCORRECTED_ERROR_DISINTf 18969
#define FF_ENABLEf 18970
#define FF_FC_MEM_CORRECTED_ERRORf 18971
#define FF_FC_MEM_CORRECTED_ERROR_DISINTf 18972
#define FF_FC_MEM_ENABLE_ECCf 18973
#define FF_FC_MEM_FORCE_UNCORRECTABLE_ERRORf 18974
#define FF_FC_MEM_UNCORRECTED_ERRORf 18975
#define FF_FC_MEM_UNCORRECTED_ERROR_DISINTf 18976
#define FF_FIX_EOP_ENABLEf 18977
#define FF_TREX2_DEBUG_ENABLEf 18978
#define FGM_PAR_ERRORf 18979
#define FGM_PAR_ERROR_INITf 18980
#define FGM_PAR_ERROR_MASKf 18981
#define FHEIf 18982
#define FHEI_MPLS_COMMAND_POPf 18983
#define FHEI_MPLS_COMMAND_SWAPf 18984
#define FHEI_SIZEf 18985
#define FHEI_SIZE_MASKf 18986
#define FHEI_VALIDf 18987
#define FH_TESTf 18988
#define FH_TEST_0f 18989
#define FH_TEST_1f 18990
#define FH_TEST_2f 18991
#define FH_TEST_3f 18992
#define FH_TEST_4f 18993
#define FIf 18994
#define FIBER_RXACTf 18995
#define FIBER_RX_ACTf 18996
#define FIBER_TXACTf 18997
#define FIBER_TX_ACTf 18998
#define FIDf 18999
#define FIDCLASS0f 19000
#define FIDCLASS1f 19001
#define FIDCLASS2f 19002
#define FIDCLASS3f 19003
#define FID_AGING_PROFILEf 19004
#define FID_CLASSf 19005
#define FID_CLASS_1f 19006
#define FID_CLASS_2f 19007
#define FID_CLASS_3f 19008
#define FID_IDf 19009
#define FIELD0f 19010
#define FIELD1f 19011
#define FIELD2f 19012
#define FIELD3f 19013
#define FIELD4f 19014
#define FIELD5f 19015
#define FIELD6f 19016
#define FIELD7f 19017
#define FIELDSELECTMAP0f 19018
#define FIELDSELECTMAP1f 19019
#define FIELDSELECTMAP10f 19020
#define FIELDSELECTMAP11f 19021
#define FIELDSELECTMAP12f 19022
#define FIELDSELECTMAP13f 19023
#define FIELDSELECTMAP14f 19024
#define FIELDSELECTMAP15f 19025
#define FIELDSELECTMAP16f 19026
#define FIELDSELECTMAP2f 19027
#define FIELDSELECTMAP3f 19028
#define FIELDSELECTMAP4f 19029
#define FIELDSELECTMAP5f 19030
#define FIELDSELECTMAP6f 19031
#define FIELDSELECTMAP7f 19032
#define FIELDSELECTMAP8f 19033
#define FIELDSELECTMAP9f 19034
#define FIELDS_ACTIONf 19035
#define FIELD_0_0f 19036
#define FIELD_0_1f 19037
#define FIELD_0_10f 19038
#define FIELD_0_11f 19039
#define FIELD_0_12f 19040
#define FIELD_0_127f 19041
#define FIELD_0_13f 19042
#define FIELD_0_134f 19043
#define FIELD_0_14f 19044
#define FIELD_0_145f 19045
#define FIELD_0_15f 19046
#define FIELD_0_156f 19047
#define FIELD_0_16f 19048
#define FIELD_0_17f 19049
#define FIELD_0_179f 19050
#define FIELD_0_18f 19051
#define FIELD_0_19f 19052
#define FIELD_0_2f 19053
#define FIELD_0_20f 19054
#define FIELD_0_21f 19055
#define FIELD_0_23f 19056
#define FIELD_0_25f 19057
#define FIELD_0_255f 19058
#define FIELD_0_26f 19059
#define FIELD_0_27f 19060
#define FIELD_0_29f 19061
#define FIELD_0_3f 19062
#define FIELD_0_30f 19063
#define FIELD_0_31f 19064
#define FIELD_0_32f 19065
#define FIELD_0_34f 19066
#define FIELD_0_35f 19067
#define FIELD_0_39f 19068
#define FIELD_0_4f 19069
#define FIELD_0_5f 19070
#define FIELD_0_511f 19071
#define FIELD_0_584f 19072
#define FIELD_0_6f 19073
#define FIELD_0_62f 19074
#define FIELD_0_63f 19075
#define FIELD_0_7f 19076
#define FIELD_0_78f 19077
#define FIELD_0_8f 19078
#define FIELD_0_9f 19079
#define FIELD_100_100f 19080
#define FIELD_101_101f 19081
#define FIELD_102_102f 19082
#define FIELD_103_103f 19083
#define FIELD_104_104f 19084
#define FIELD_105_105f 19085
#define FIELD_106_106f 19086
#define FIELD_107_107f 19087
#define FIELD_108_108f 19088
#define FIELD_109_109f 19089
#define FIELD_10_10f 19090
#define FIELD_10_11f 19091
#define FIELD_10_13f 19092
#define FIELD_10_14f 19093
#define FIELD_10_19f 19094
#define FIELD_110_110f 19095
#define FIELD_111_111f 19096
#define FIELD_112_112f 19097
#define FIELD_113_113f 19098
#define FIELD_114_114f 19099
#define FIELD_115_115f 19100
#define FIELD_116_116f 19101
#define FIELD_117_117f 19102
#define FIELD_118_118f 19103
#define FIELD_119_119f 19104
#define FIELD_11_11f 19105
#define FIELD_11_21f 19106
#define FIELD_120_120f 19107
#define FIELD_121_121f 19108
#define FIELD_122_122f 19109
#define FIELD_123_123f 19110
#define FIELD_124_124f 19111
#define FIELD_125_125f 19112
#define FIELD_126_126f 19113
#define FIELD_127_127f 19114
#define FIELD_128_128f 19115
#define FIELD_128_131f 19116
#define FIELD_129_129f 19117
#define FIELD_12_12f 19118
#define FIELD_12_14f 19119
#define FIELD_12_15f 19120
#define FIELD_12_16f 19121
#define FIELD_12_17f 19122
#define FIELD_12_18f 19123
#define FIELD_12_19f 19124
#define FIELD_12_23f 19125
#define FIELD_12_27f 19126
#define FIELD_12_31f 19127
#define FIELD_130_130f 19128
#define FIELD_131_131f 19129
#define FIELD_132_132f 19130
#define FIELD_133_133f 19131
#define FIELD_134_134f 19132
#define FIELD_135_135f 19133
#define FIELD_136_136f 19134
#define FIELD_137_137f 19135
#define FIELD_138_138f 19136
#define FIELD_139_139f 19137
#define FIELD_13_13f 19138
#define FIELD_13_14f 19139
#define FIELD_13_16f 19140
#define FIELD_13_20f 19141
#define FIELD_13_31f 19142
#define FIELD_146_146f 19143
#define FIELD_147_147f 19144
#define FIELD_148_148f 19145
#define FIELD_149_149f 19146
#define FIELD_14_14f 19147
#define FIELD_14_15f 19148
#define FIELD_14_17f 19149
#define FIELD_150_169f 19150
#define FIELD_15_15f 19151
#define FIELD_15_19f 19152
#define FIELD_15_21f 19153
#define FIELD_15_22f 19154
#define FIELD_15_30f 19155
#define FIELD_16_16f 19156
#define FIELD_16_17f 19157
#define FIELD_16_18f 19158
#define FIELD_16_19f 19159
#define FIELD_16_20f 19160
#define FIELD_16_21f 19161
#define FIELD_16_22f 19162
#define FIELD_16_23f 19163
#define FIELD_16_25f 19164
#define FIELD_16_26f 19165
#define FIELD_16_27f 19166
#define FIELD_16_30f 19167
#define FIELD_16_31f 19168
#define FIELD_16_46f 19169
#define FIELD_17_17f 19170
#define FIELD_17_18f 19171
#define FIELD_17_21f 19172
#define FIELD_180_180f 19173
#define FIELD_18_18f 19174
#define FIELD_18_19f 19175
#define FIELD_19_19f 19176
#define FIELD_19_20f 19177
#define FIELD_19_21f 19178
#define FIELD_19_22f 19179
#define FIELD_19_50f 19180
#define FIELD_1_1f 19181
#define FIELD_1_12f 19182
#define FIELD_1_2f 19183
#define FIELD_1_21f 19184
#define FIELD_1_3f 19185
#define FIELD_1_DATAf 19186
#define FIELD_1_MASKf 19187
#define FIELD_1_OFFSETf 19188
#define FIELD_20_20f 19189
#define FIELD_20_21f 19190
#define FIELD_20_22f 19191
#define FIELD_20_23f 19192
#define FIELD_20_24f 19193
#define FIELD_20_26f 19194
#define FIELD_20_27f 19195
#define FIELD_20_28f 19196
#define FIELD_20_29f 19197
#define FIELD_20_30f 19198
#define FIELD_20_31f 19199
#define FIELD_21_21f 19200
#define FIELD_21_22f 19201
#define FIELD_21_24f 19202
#define FIELD_22_22f 19203
#define FIELD_22_25f 19204
#define FIELD_22_26f 19205
#define FIELD_22_31f 19206
#define FIELD_22_34f 19207
#define FIELD_22_41f 19208
#define FIELD_23_23f 19209
#define FIELD_23_30f 19210
#define FIELD_24_24f 19211
#define FIELD_24_25f 19212
#define FIELD_24_27f 19213
#define FIELD_24_28f 19214
#define FIELD_24_30f 19215
#define FIELD_24_31f 19216
#define FIELD_24_39f 19217
#define FIELD_24_47f 19218
#define FIELD_25_25f 19219
#define FIELD_25_26f 19220
#define FIELD_25_28f 19221
#define FIELD_26_26f 19222
#define FIELD_27_27f 19223
#define FIELD_27_28f 19224
#define FIELD_27_30f 19225
#define FIELD_27_31f 19226
#define FIELD_27_37f 19227
#define FIELD_28_28f 19228
#define FIELD_28_29f 19229
#define FIELD_28_30f 19230
#define FIELD_28_34f 19231
#define FIELD_29_29f 19232
#define FIELD_29_30f 19233
#define FIELD_29_32f 19234
#define FIELD_2_10f 19235
#define FIELD_2_14f 19236
#define FIELD_2_15f 19237
#define FIELD_2_18f 19238
#define FIELD_2_2f 19239
#define FIELD_2_20f 19240
#define FIELD_2_3f 19241
#define FIELD_2_31f 19242
#define FIELD_2_DATAf 19243
#define FIELD_2_MASKf 19244
#define FIELD_2_OFFSETf 19245
#define FIELD_30_30f 19246
#define FIELD_31_31f 19247
#define FIELD_31_32f 19248
#define FIELD_31_34f 19249
#define FIELD_32_32f 19250
#define FIELD_32_34f 19251
#define FIELD_32_37f 19252
#define FIELD_32_47f 19253
#define FIELD_32_63f 19254
#define FIELD_33_33f 19255
#define FIELD_33_34f 19256
#define FIELD_34_34f 19257
#define FIELD_35_35f 19258
#define FIELD_35_41f 19259
#define FIELD_36_36f 19260
#define FIELD_37_37f 19261
#define FIELD_37_44f 19262
#define FIELD_38_38f 19263
#define FIELD_38_48f 19264
#define FIELD_39_39f 19265
#define FIELD_39_40f 19266
#define FIELD_3_11f 19267
#define FIELD_3_3f 19268
#define FIELD_3_34f 19269
#define FIELD_3_4f 19270
#define FIELD_3_6f 19271
#define FIELD_3_7f 19272
#define FIELD_3_8f 19273
#define FIELD_40_40f 19274
#define FIELD_40_43f 19275
#define FIELD_41_41f 19276
#define FIELD_42_42f 19277
#define FIELD_42_45f 19278
#define FIELD_42_58f 19279
#define FIELD_43_43f 19280
#define FIELD_44_44f 19281
#define FIELD_44_47f 19282
#define FIELD_45_45f 19283
#define FIELD_45_52f 19284
#define FIELD_46_46f 19285
#define FIELD_46_52f 19286
#define FIELD_47_47f 19287
#define FIELD_48_48f 19288
#define FIELD_48_54f 19289
#define FIELD_49_49f 19290
#define FIELD_49_56f 19291
#define FIELD_4_13f 19292
#define FIELD_4_15f 19293
#define FIELD_4_17f 19294
#define FIELD_4_19f 19295
#define FIELD_4_22f 19296
#define FIELD_4_4f 19297
#define FIELD_4_5f 19298
#define FIELD_4_6f 19299
#define FIELD_4_7f 19300
#define FIELD_4_9f 19301
#define FIELD_50_50f 19302
#define FIELD_51_51f 19303
#define FIELD_52_52f 19304
#define FIELD_53_53f 19305
#define FIELD_53_57f 19306
#define FIELD_54_54f 19307
#define FIELD_55_55f 19308
#define FIELD_55_61f 19309
#define FIELD_55_71f 19310
#define FIELD_56_56f 19311
#define FIELD_57_57f 19312
#define FIELD_58_58f 19313
#define FIELD_58_64f 19314
#define FIELD_59_59f 19315
#define FIELD_59_61f 19316
#define FIELD_5_12f 19317
#define FIELD_5_15f 19318
#define FIELD_5_36f 19319
#define FIELD_5_5f 19320
#define FIELD_5_6f 19321
#define FIELD_5_7f 19322
#define FIELD_5_9f 19323
#define FIELD_60_60f 19324
#define FIELD_61_61f 19325
#define FIELD_62_62f 19326
#define FIELD_62_63f 19327
#define FIELD_62_65f 19328
#define FIELD_63_63f 19329
#define FIELD_64_64f 19330
#define FIELD_64_65f 19331
#define FIELD_65_65f 19332
#define FIELD_66_66f 19333
#define FIELD_66_67f 19334
#define FIELD_66_82f 19335
#define FIELD_67_67f 19336
#define FIELD_68_68f 19337
#define FIELD_69_69f 19338
#define FIELD_69_81f 19339
#define FIELD_6_10f 19340
#define FIELD_6_18f 19341
#define FIELD_6_6f 19342
#define FIELD_6_7f 19343
#define FIELD_6_8f 19344
#define FIELD_70_70f 19345
#define FIELD_70_82f 19346
#define FIELD_71_71f 19347
#define FIELD_72_72f 19348
#define FIELD_73_73f 19349
#define FIELD_74_74f 19350
#define FIELD_75_75f 19351
#define FIELD_76_76f 19352
#define FIELD_77_77f 19353
#define FIELD_77_87f 19354
#define FIELD_78_78f 19355
#define FIELD_79_79f 19356
#define FIELD_7_11f 19357
#define FIELD_7_13f 19358
#define FIELD_7_20f 19359
#define FIELD_7_7f 19360
#define FIELD_7_8f 19361
#define FIELD_7_9f 19362
#define FIELD_80_80f 19363
#define FIELD_81_81f 19364
#define FIELD_82_82f 19365
#define FIELD_83_83f 19366
#define FIELD_83_89f 19367
#define FIELD_84_84f 19368
#define FIELD_85_85f 19369
#define FIELD_85_92f 19370
#define FIELD_86_86f 19371
#define FIELD_87_87f 19372
#define FIELD_88_88f 19373
#define FIELD_89_89f 19374
#define FIELD_8_10f 19375
#define FIELD_8_11f 19376
#define FIELD_8_13f 19377
#define FIELD_8_14f 19378
#define FIELD_8_15f 19379
#define FIELD_8_22f 19380
#define FIELD_8_24f 19381
#define FIELD_8_31f 19382
#define FIELD_8_8f 19383
#define FIELD_8_9f 19384
#define FIELD_90_102f 19385
#define FIELD_90_90f 19386
#define FIELD_91_91f 19387
#define FIELD_92_92f 19388
#define FIELD_93_93f 19389
#define FIELD_94_94f 19390
#define FIELD_95_95f 19391
#define FIELD_96_108f 19392
#define FIELD_96_96f 19393
#define FIELD_97_97f 19394
#define FIELD_98_98f 19395
#define FIELD_99_99f 19396
#define FIELD_9_10f 19397
#define FIELD_9_11f 19398
#define FIELD_9_12f 19399
#define FIELD_9_15f 19400
#define FIELD_9_9f 19401
#define FIELD_OFFSETf 19402
#define FIELD_SELECTf 19403
#define FIELD_SELECT_MAP_0f 19404
#define FIELD_SELECT_MAP_1f 19405
#define FIELD_SELECT_MAP_10f 19406
#define FIELD_SELECT_MAP_11f 19407
#define FIELD_SELECT_MAP_12f 19408
#define FIELD_SELECT_MAP_13f 19409
#define FIELD_SELECT_MAP_14f 19410
#define FIELD_SELECT_MAP_15f 19411
#define FIELD_SELECT_MAP_16f 19412
#define FIELD_SELECT_MAP_17f 19413
#define FIELD_SELECT_MAP_18f 19414
#define FIELD_SELECT_MAP_2f 19415
#define FIELD_SELECT_MAP_3f 19416
#define FIELD_SELECT_MAP_4f 19417
#define FIELD_SELECT_MAP_5f 19418
#define FIELD_SELECT_MAP_6f 19419
#define FIELD_SELECT_MAP_7f 19420
#define FIELD_SELECT_MAP_8f 19421
#define FIELD_SELECT_MAP_9f 19422
#define FIFODATAf 19423
#define FIFODMA_CH0_2BIT_ECCERRf 19424
#define FIFODMA_CH0_BUFFf 19425
#define FIFODMA_CH1_2BIT_ECCERRf 19426
#define FIFODMA_CH1_BUFFf 19427
#define FIFODMA_CH2_2BIT_ECCERRf 19428
#define FIFODMA_CH2_BUFFf 19429
#define FIFODMA_CH3_2BIT_ECCERRf 19430
#define FIFODMA_CH3_BUFFf 19431
#define FIFOEMPTYf 19432
#define FIFOFULLf 19433
#define FIFOFULL_LEVELf 19434
#define FIFOOVERFLOWf 19435
#define FIFOSTATUSHISTOGRAMPORT0BIN0f 19436
#define FIFOSTATUSHISTOGRAMPORT0BIN0OVFf 19437
#define FIFOSTATUSHISTOGRAMPORT0BIN1f 19438
#define FIFOSTATUSHISTOGRAMPORT0BIN1OVFf 19439
#define FIFOSTATUSHISTOGRAMPORT0BIN2f 19440
#define FIFOSTATUSHISTOGRAMPORT0BIN2OVFf 19441
#define FIFOSTATUSHISTOGRAMPORT0BIN3f 19442
#define FIFOSTATUSHISTOGRAMPORT0BIN3OVFf 19443
#define FIFOSTATUSHISTOGRAMPORT0MLFf 19444
#define FIFOSTATUSHISTOGRAMPORT0TH0f 19445
#define FIFOSTATUSHISTOGRAMPORT0TH1f 19446
#define FIFOSTATUSHISTOGRAMPORT0TH2f 19447
#define FIFOSTATUSHISTOGRAMPORT1BIN0f 19448
#define FIFOSTATUSHISTOGRAMPORT1BIN0OVFf 19449
#define FIFOSTATUSHISTOGRAMPORT1BIN1f 19450
#define FIFOSTATUSHISTOGRAMPORT1BIN1OVFf 19451
#define FIFOSTATUSHISTOGRAMPORT1BIN2f 19452
#define FIFOSTATUSHISTOGRAMPORT1BIN2OVFf 19453
#define FIFOSTATUSHISTOGRAMPORT1BIN3f 19454
#define FIFOSTATUSHISTOGRAMPORT1BIN3OVFf 19455
#define FIFOSTATUSHISTOGRAMPORT1MLFf 19456
#define FIFOSTATUSHISTOGRAMPORT1TH0f 19457
#define FIFOSTATUSHISTOGRAMPORT1TH1f 19458
#define FIFOSTATUSHISTOGRAMPORT1TH2f 19459
#define FIFOTOCHECKBWf 19460
#define FIFO_0_8_TO_41_INITIATE_PAR_ERRf 19461
#define FIFO_0_8_TO_41_PARITY_ERR_MASKf 19462
#define FIFO_0_EVENT_COUNTERf 19463
#define FIFO_10_TO_41_INITIATE_PAR_ERRf 19464
#define FIFO_10_TO_41_PARITY_ERR_MASKf 19465
#define FIFO_1_8_TO_41_INITIATE_PAR_ERRf 19466
#define FIFO_1_8_TO_41_PARITY_ERR_MASKf 19467
#define FIFO_1_EVENT_COUNTERf 19468
#define FIFO_26_TO_41_INITIATE_PAR_ERRf 19469
#define FIFO_26_TO_41_PARITY_ERR_MASKf 19470
#define FIFO_2_8_TO_41_INITIATE_PAR_ERRf 19471
#define FIFO_2_8_TO_41_PARITY_ERR_MASKf 19472
#define FIFO_40_TO_41_INITIATE_PAR_ERRf 19473
#define FIFO_40_TO_41_PARITY_ERR_MASKf 19474
#define FIFO_CH0_DMA_HOSTMEM_OVERFLOWf 19475
#define FIFO_CH0_DMA_HOSTMEM_TIMEOUTf 19476
#define FIFO_CH0_DMA_INTRf 19477
#define FIFO_CH1_DMA_HOSTMEM_OVERFLOWf 19478
#define FIFO_CH1_DMA_HOSTMEM_TIMEOUTf 19479
#define FIFO_CH1_DMA_INTRf 19480
#define FIFO_CH2_DMA_HOSTMEM_OVERFLOWf 19481
#define FIFO_CH2_DMA_HOSTMEM_TIMEOUTf 19482
#define FIFO_CH2_DMA_INTRf 19483
#define FIFO_CH3_DMA_HOSTMEM_OVERFLOWf 19484
#define FIFO_CH3_DMA_HOSTMEM_TIMEOUTf 19485
#define FIFO_CH3_DMA_INTRf 19486
#define FIFO_CLASSf 19487
#define FIFO_CMD_ALMOST_FULL_LEVELf 19488
#define FIFO_COUNTf 19489
#define FIFO_DEPTHf 19490
#define FIFO_DMA0_MEM_TMf 19491
#define FIFO_DMA1_MEM_TMf 19492
#define FIFO_DMA2_MEM_TMf 19493
#define FIFO_DMA3_MEM_TMf 19494
#define FIFO_DMA_11_SELf 19495
#define FIFO_DMA_3_SELf 19496
#define FIFO_DMA_7_SELf 19497
#define FIFO_DROP_STATEf 19498
#define FIFO_ELK_RX_ECC__N_B_ERR_MASKf 19499
#define FIFO_ELK_RX_INITIATE_ECC_N_B_ERRf 19500
#define FIFO_ELK_TX_ECC__N_B_ERR_MASKf 19501
#define FIFO_ELK_TX_INITIATE_ECC_N_B_ERRf 19502
#define FIFO_EMPTYf 19503
#define FIFO_FULLf 19504
#define FIFO_HIGH_THRESHOLDf 19505
#define FIFO_HIGH_WATERMARKf 19506
#define FIFO_LEVELf 19507
#define FIFO_LOW_THRESHOLDf 19508
#define FIFO_MASKf 19509
#define FIFO_MODEf 19510
#define FIFO_NOT_AVAILf 19511
#define FIFO_NOT_AVAIL_DISINTf 19512
#define FIFO_NUM_SELf 19513
#define FIFO_NUM_VALUEf 19514
#define FIFO_OVERFLOWf 19515
#define FIFO_OVERFLOW_ERRORf 19516
#define FIFO_OVER_RUNf 19517
#define FIFO_RADDR_ALMOST_FULL_LEVELf 19518
#define FIFO_RD_DMA_NACK_FATALf 19519
#define FIFO_REASON_CODEf 19520
#define FIFO_RESETf 19521
#define FIFO_SHAPER0_CORRECTED_ERRORf 19522
#define FIFO_SHAPER0_CORRECTED_ERROR_DISINTf 19523
#define FIFO_SHAPER0_ENABLE_ECCf 19524
#define FIFO_SHAPER0_FORCE_UNCORRECTABLE_ERRORf 19525
#define FIFO_SHAPER0_TM_ENABLEf 19526
#define FIFO_SHAPER0_UNCORRECTED_ERRORf 19527
#define FIFO_SHAPER0_UNCORRECTED_ERROR_DISINTf 19528
#define FIFO_SHAPER1_CORRECTED_ERRORf 19529
#define FIFO_SHAPER1_CORRECTED_ERROR_DISINTf 19530
#define FIFO_SHAPER1_ENABLE_ECCf 19531
#define FIFO_SHAPER1_FORCE_UNCORRECTABLE_ERRORf 19532
#define FIFO_SHAPER1_TM_ENABLEf 19533
#define FIFO_SHAPER1_UNCORRECTED_ERRORf 19534
#define FIFO_SHAPER1_UNCORRECTED_ERROR_DISINTf 19535
#define FIFO_SHAPER2_CORRECTED_ERRORf 19536
#define FIFO_SHAPER2_CORRECTED_ERROR_DISINTf 19537
#define FIFO_SHAPER2_ENABLE_ECCf 19538
#define FIFO_SHAPER2_FORCE_UNCORRECTABLE_ERRORf 19539
#define FIFO_SHAPER2_TM_ENABLEf 19540
#define FIFO_SHAPER2_UNCORRECTED_ERRORf 19541
#define FIFO_SHAPER2_UNCORRECTED_ERROR_DISINTf 19542
#define FIFO_SHAPER3_CORRECTED_ERRORf 19543
#define FIFO_SHAPER3_CORRECTED_ERROR_DISINTf 19544
#define FIFO_SHAPER3_ENABLE_ECCf 19545
#define FIFO_SHAPER3_FORCE_UNCORRECTABLE_ERRORf 19546
#define FIFO_SHAPER3_TM_ENABLEf 19547
#define FIFO_SHAPER3_UNCORRECTED_ERRORf 19548
#define FIFO_SHAPER3_UNCORRECTED_ERROR_DISINTf 19549
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0f 19550
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0_OVFf 19551
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1f 19552
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1_OVFf 19553
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2f 19554
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2_OVFf 19555
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3f 19556
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3_OVFf 19557
#define FIFO_STATUS_HISTOGRAM_PORT_0_MLFf 19558
#define FIFO_STATUS_HISTOGRAM_PORT_0_TH_0f 19559
#define FIFO_STATUS_HISTOGRAM_PORT_0_TH_1f 19560
#define FIFO_STATUS_HISTOGRAM_PORT_0_TH_2f 19561
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0f 19562
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0_OVFf 19563
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1f 19564
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1_OVFf 19565
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2f 19566
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2_OVFf 19567
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3f 19568
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3_OVFf 19569
#define FIFO_STATUS_HISTOGRAM_PORT_1_MLFf 19570
#define FIFO_STATUS_HISTOGRAM_PORT_1_TH_0f 19571
#define FIFO_STATUS_HISTOGRAM_PORT_1_TH_1f 19572
#define FIFO_STATUS_HISTOGRAM_PORT_1_TH_2f 19573
#define FIFO_THRESHf 19574
#define FIFO_THRESH_OFFSET_REDf 19575
#define FIFO_THRESH_OFFSET_YELLOWf 19576
#define FIFO_THRESH_RESET_OFFSETf 19577
#define FIFO_TO_CHECK_BWf 19578
#define FIFO_UNDERRUN_ERRORf 19579
#define FIFO_WATERMARKf 19580
#define FIFO_WDATA_ALMOST_FULL_LEVELf 19581
#define FIFO_WERR_CORRECTED_ERRORf 19582
#define FIFO_WERR_CORRECTED_ERROR_DISINTf 19583
#define FIFO_WERR_ENABLE_ECCf 19584
#define FIFO_WERR_FORCE_UNCORRECTABLE_ERRORf 19585
#define FIFO_WERR_TM_ENABLEf 19586
#define FIFO_WERR_UNCORRECTED_ERRORf 19587
#define FIFO_WERR_UNCORRECTED_ERROR_DISINTf 19588
#define FIFO_WRITE_COMPLETEf 19589
#define FIFO_WRITE_COMPLETE_CLRf 19590
#define FIFO_XFR_EMPTYf 19591
#define FILL_LEVELf 19592
#define FILL_THRESH_HITf 19593
#define FILTERf 19594
#define FILTERBYDESTFAPf 19595
#define FILTERBYFLOWf 19596
#define FILTERBYSUBFLOWf 19597
#define FILTERDESTFAPf 19598
#define FILTERFLOWf 19599
#define FILTERFLOWMASKf 19600
#define FILTERMATCHCOUNT_CORRECTED_ERRf 19601
#define FILTERMATCHCOUNT_CORRECTED_ERR_DISINTf 19602
#define FILTERMATCHCOUNT_EN_ECCf 19603
#define FILTERMATCHCOUNT_FORCE_UNCORRECTABLE_ERRf 19604
#define FILTERMATCHCOUNT_UNCORRECTED_ERRf 19605
#define FILTERMATCHCOUNT_UNCORRECTED_ERR_DISINTf 19606
#define FILTERSCHf 19607
#define FILTERSCHMASKf 19608
#define FILTER_BY_DEST_FAPf 19609
#define FILTER_BY_FLOWf 19610
#define FILTER_BY_SUB_FLOWf 19611
#define FILTER_DEST_FAPf 19612
#define FILTER_ENf 19613
#define FILTER_ENABLEf 19614
#define FILTER_ENDf 19615
#define FILTER_FLOWf 19616
#define FILTER_ID_0f 19617
#define FILTER_ID_1f 19618
#define FILTER_ID_2f 19619
#define FILTER_ID_3f 19620
#define FILTER_LEN_0f 19621
#define FILTER_LEN_1f 19622
#define FILTER_LEN_2f 19623
#define FILTER_LEN_3f 19624
#define FILTER_OPEN_0f 19625
#define FILTER_OPEN_1f 19626
#define FILTER_OPEN_2f 19627
#define FILTER_OPEN_3f 19628
#define FILTER_READ_0f 19629
#define FILTER_READ_1f 19630
#define FILTER_READ_2f 19631
#define FILTER_READ_3f 19632
#define FILTER_SCHf 19633
#define FILTER_SCH_MASKf 19634
#define FILTER_SEC_0f 19635
#define FILTER_SEC_1f 19636
#define FILTER_SEC_2f 19637
#define FILTER_SEC_3f 19638
#define FILTER_STARTf 19639
#define FILTER_TYPEf 19640
#define FILTER_WRITE_0f 19641
#define FILTER_WRITE_1f 19642
#define FILTER_WRITE_2f 19643
#define FILTER_WRITE_3f 19644
#define FIM_PAR_ERRORf 19645
#define FIM_PAR_ERROR_MASKf 19646
#define FINAL_INSTRUCTION_0_32Bf 19647
#define FINAL_INSTRUCTION_1_32Bf 19648
#define FINAL_INSTRUCTION_2_32Bf 19649
#define FINAL_INSTRUCTION_3_32Bf 19650
#define FINAL_INSTRUCTION_4_32Bf 19651
#define FINAL_INSTRUCTION_5_32Bf 19652
#define FINAL_INSTRUCTION_6_32Bf 19653
#define FINAL_INSTRUCTION_7_32Bf 19654
#define FINAL_REPORT_ON_LAST_ENABLEf 19655
#define FIPS_TEST_ENABLEf 19656
#define FIP_SWITCHf 19657
#define FIQ_LAT0f 19658
#define FIQ_LAT1f 19659
#define FIQ_LEGACYf 19660
#define FIQ_OPENf 19661
#define FIQ_SECf 19662
#define FIQ_SETf 19663
#define FIRSTf 19664
#define FIRSTBYTEACCESSf 19665
#define FIRSTCI_SEQREADMASK0f 19666
#define FIRSTCI_SEQREADMASK1f 19667
#define FIRSTCI_SEQREADMASK2f 19668
#define FIRSTCI_SEQREADMASK3f 19669
#define FIRSTCI_SEQREADMASK4f 19670
#define FIRSTCI_SEQREADMASK5f 19671
#define FIRSTCI_SEQREADMASK6f 19672
#define FIRSTCI_SEQREADMASK7f 19673
#define FIRSTCI_SEQREADMASK8f 19674
#define FIRSTCI_SEQREADMASK9f 19675
#define FIRSTCI_SEQSTART0f 19676
#define FIRSTCI_SEQSTART1f 19677
#define FIRSTCI_SEQSTART2f 19678
#define FIRSTCI_SEQSTART3f 19679
#define FIRSTCI_SEQSTART4f 19680
#define FIRSTCI_SEQSTART5f 19681
#define FIRSTCI_SEQSTART6f 19682
#define FIRSTCI_SEQSTART7f 19683
#define FIRSTCI_SEQSTART8f 19684
#define FIRSTCI_SEQSTART9f 19685
#define FIRSTPASSKEYPROFILEINDEXf 19686
#define FIRST_BUFFER_IN_PKTf 19687
#define FIRST_BUFF_EOPf 19688
#define FIRST_CELL_EOPf 19689
#define FIRST_CHILD_NODEf 19690
#define FIRST_DEQf 19691
#define FIRST_DEQ_IN_BUFFERf 19692
#define FIRST_DEQ_IN_BUFFER_MASKf 19693
#define FIRST_DEQ_IN_BUFFER_VALUEf 19694
#define FIRST_ENCf 19695
#define FIRST_ENC_MASKf 19696
#define FIRST_ENC_MPLS_HEADER_CODE_ERRf 19697
#define FIRST_ENC_MPLS_HEADER_CODE_ERR_MASKf 19698
#define FIRST_ENC_MPLS_HEADER_CODE_SNOOPf 19699
#define FIRST_ENC_MPLS_HEADER_CODE_SNOOP_MASKf 19700
#define FIRST_FRAG_SIZEf 19701
#define FIRST_HALF_FREE_CACHE_WDATA_LOADEDf 19702
#define FIRST_IN_0f 19703
#define FIRST_MASKf 19704
#define FIRST_MA_INDEXf 19705
#define FIRST_PACKETf 19706
#define FIRST_REPLf 19707
#define FIRST_RMEP_INDEXf 19708
#define FIRST_SERVE_BUFFERS_WITH_EOP_CELLSf 19709
#define FIRST_VALUEf 19710
#define FITf 19711
#define FIX129f 19712
#define FIXEDf 19713
#define FIXEDKEYSUSEACf 19714
#define FIXEDKEYSUSETCP_CONTROLf 19715
#define FIXED_CREDITSf 19716
#define FIXED_DEQ_LENf 19717
#define FIXED_KEYf 19718
#define FIXED_MASKf 19719
#define FIX_129f 19720
#define FLf 19721
#define FLAGSf 19722
#define FLAGS_FIELD_NOT_PRESENTf 19723
#define FLAGS_MISMATCH_DROPf 19724
#define FLAGS_PROFILEf 19725
#define FLASHTYPEf 19726
#define FLASH_READYf 19727
#define FLASH_STATUSf 19728
#define FLCHKf 19729
#define FLEX0_TMf 19730
#define FLEX1_TMf 19731
#define FLEX_CTRf 19732
#define FLEX_CTR_BASE_COUNTER_IDXf 19733
#define FLEX_CTR_BASE_COUNTER_IDX0f 19734
#define FLEX_CTR_BASE_COUNTER_IDX1f 19735
#define FLEX_CTR_BASE_COUNTER_IDX_0f 19736
#define FLEX_CTR_BASE_COUNTER_IDX_1f 19737
#define FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 19738
#define FLEX_CTR_CTRLf 19739
#define FLEX_CTR_OFFSET_MODEf 19740
#define FLEX_CTR_OFFSET_MODE0f 19741
#define FLEX_CTR_OFFSET_MODE1f 19742
#define FLEX_CTR_OFFSET_MODE_0f 19743
#define FLEX_CTR_OFFSET_MODE_1f 19744
#define FLEX_CTR_POOL_NUMBERf 19745
#define FLEX_CTR_POOL_NUMBER0f 19746
#define FLEX_CTR_POOL_NUMBER1f 19747
#define FLEX_CTR_POOL_NUMBER_0f 19748
#define FLEX_CTR_POOL_NUMBER_1f 19749
#define FLEX_CTR_POOL_NUMBER_RESERVEDf 19750
#define FLHCLECCMASKf 19751
#define FLHCL_1B_ECC_ERROR_INITf 19752
#define FLHCL_2B_ECC_ERROR_INITf 19753
#define FLHCL_ECC_ERRORf 19754
#define FLHCL_ECC_ERROR_FIXEDf 19755
#define FLHCL_ECC_ERROR_FIXED_MASKf 19756
#define FLHCL_ECC_ERROR_MASKf 19757
#define FLHFQECCMASKf 19758
#define FLHFQ_1B_ECC_ERROR_INITf 19759
#define FLHFQ_2B_ECC_ERROR_INITf 19760
#define FLHFQ_ECC_ERRORf 19761
#define FLHFQ_ECC_ERROR_FIXEDf 19762
#define FLHFQ_ECC_ERROR_FIXED_MASKf 19763
#define FLHFQ_ECC_ERROR_MASKf 19764
#define FLHHRECCMASKf 19765
#define FLHHR_1B_ECC_ERROR_INITf 19766
#define FLHHR_2B_ECC_ERROR_INITf 19767
#define FLHHR_ECC_ERRORf 19768
#define FLHHR_ECC_ERROR_FIXEDf 19769
#define FLHHR_ECC_ERROR_FIXED_MASKf 19770
#define FLHHR_ECC_ERROR_MASKf 19771
#define FLL_ECC_ERROR_ADDRESSf 19772
#define FLL_EMPTYf 19773
#define FLL_EMPTY_MASKf 19774
#define FLL_ERROR_POINTERf 19775
#define FLL_ERROR_TYPEf 19776
#define FLMC_4K_REP_ENf 19777
#define FLMULDBPTRENDf 19778
#define FLMULDBPTRSTARTf 19779
#define FLOOD_FORCEf 19780
#define FLOWFIFOOVFf 19781
#define FLOWFIFOOVFMASKf 19782
#define FLOWGROUP0f 19783
#define FLOWGROUP1f 19784
#define FLOWGROUP2f 19785
#define FLOWGROUP3f 19786
#define FLOWGROUP4f 19787
#define FLOWGROUP5f 19788
#define FLOWGROUP6f 19789
#define FLOWGROUP7f 19790
#define FLOWIDf 19791
#define FLOWSET_PDA_CTRL0f 19792
#define FLOWSET_PDA_CTRL1f 19793
#define FLOWSET_PDA_CTRL2f 19794
#define FLOWSET_PDA_CTRL3f 19795
#define FLOWSLOWENABLEf 19796
#define FLOWSTATUSFILTERf 19797
#define FLOWSTATUSFILTERMASKf 19798
#define FLOW_BASE_QUEUEf 19799
#define FLOW_BKT_FULL_MODEf 19800
#define FLOW_CNTL_MODEf 19801
#define FLOW_CONTROL_THRESHf 19802
#define FLOW_CTRL_THRESHf 19803
#define FLOW_CTRL_XOFFf 19804
#define FLOW_CTRL_XONf 19805
#define FLOW_DIRf 19806
#define FLOW_DONE_PACKET_DROPf 19807
#define FLOW_DONE_PACKET_DROP_INTR_ENf 19808
#define FLOW_ENTRY_VALIDf 19809
#define FLOW_ERRORf 19810
#define FLOW_FIFOOVF_MASKf 19811
#define FLOW_FIFO_OVFf 19812
#define FLOW_GROUP_0f 19813
#define FLOW_GROUP_1f 19814
#define FLOW_GROUP_2f 19815
#define FLOW_GROUP_3f 19816
#define FLOW_GROUP_4f 19817
#define FLOW_GROUP_5f 19818
#define FLOW_GROUP_6f 19819
#define FLOW_GROUP_7f 19820
#define FLOW_IDf 19821
#define FLOW_LABELf 19822
#define FLOW_MEM_PDAf 19823
#define FLOW_MEM_TMf 19824
#define FLOW_METER_IDXf 19825
#define FLOW_N_BURSTSIZEMASKf 19826
#define FLOW_N_BURST_SIZE_MASKf 19827
#define FLOW_N_CLASSf 19828
#define FLOW_N_CONSTANTBTf 19829
#define FLOW_N_CONSTANTCHf 19830
#define FLOW_N_CONSTANT_CHf 19831
#define FLOW_N_CREATEERRf 19832
#define FLOW_N_CREATE_ERRf 19833
#define FLOW_N_DATATYPEf 19834
#define FLOW_N_DATA_TYPEf 19835
#define FLOW_N_INCREMENTAL_BURST_SIZEf 19836
#define FLOW_N_MINBURSTSIZEf 19837
#define FLOW_N_MIN_BURST_SIZEf 19838
#define FLOW_N_NUMOFBURSTSf 19839
#define FLOW_N_NUM_OF_BURSTSf 19840
#define FLOW_PACKET_NUM_ERRORf 19841
#define FLOW_PACKET_NUM_ERROR_INTR_ENf 19842
#define FLOW_RATE_ENABLEf 19843
#define FLOW_SET_BASEf 19844
#define FLOW_SET_SIZEf 19845
#define FLOW_SLOW_ENABLEf 19846
#define FLOW_STATEf 19847
#define FLOW_STATUS_CELLS_CNTf 19848
#define FLOW_STATUS_CELLS_CNT_OVERFLOWf 19849
#define FLOW_STATUS_FILTERf 19850
#define FLOW_STATUS_FILTER_MASKf 19851
#define FLOW_TABLE_ECC_GEN_ENABLEf 19852
#define FLOW_TABLE_INITIATE_PAR_ERRf 19853
#define FLOW_TABLE_PARITY_ERR_MASKf 19854
#define FLOW_TBLf 19855
#define FLOW_TIMESTAMPf 19856
#define FLOW_TIMESTAMP_ERRORf 19857
#define FLOW_TIMESTAMP_ERROR_INTR_ENf 19858
#define FLOW_TMf 19859
#define FLOW_TRACKER_ERRORf 19860
#define FLOW_TRACKER_ERROR_INTR_ENf 19861
#define FLPFIFOENTRYCOUNTf 19862
#define FLPFIFOFULLf 19863
#define FLPFIFOFULLMASKf 19864
#define FLPFIFOLASTREADADDRESSf 19865
#define FLPFIFOLASTWRITEADDRESSf 19866
#define FLPLOOKUPTIMEOUTf 19867
#define FLPLOOKUPTIMEOUTMASKf 19868
#define FLPQUERYCNTf 19869
#define FLPQUERYCNTENABLEf 19870
#define FLPQUERYCNTOVERFLOWf 19871
#define FLP_CONSISTENT_HASHING_KEY_GEN_PARITY_ERR_MASKf 19872
#define FLP_FIFO_ENTRY_COUNTf 19873
#define FLP_FIFO_FULLf 19874
#define FLP_FIFO_FULL_MASKf 19875
#define FLP_FIFO_LAST_READ_ADDRESSf 19876
#define FLP_FIFO_LAST_WRITE_ADDRESSf 19877
#define FLP_FORCE_PROGRAMf 19878
#define FLP_FORCE_PROGRAM_NUMf 19879
#define FLP_KEY_CONSTRUCTION_INITIATE_PAR_ERRf 19880
#define FLP_KEY_CONSTRUCTION_PARITY_ERR_MASKf 19881
#define FLP_LOOKUPS_INITIATE_PAR_ERRf 19882
#define FLP_LOOKUPS_PARITY_ERR_MASKf 19883
#define FLP_LOOKUP_TIMEOUTf 19884
#define FLP_LOOKUP_TIMEOUT_MASKf 19885
#define FLP_L_4_IGMP_TRAP_ENABLEf 19886
#define FLP_PROCESS_INITIATE_PAR_ERRf 19887
#define FLP_PROCESS_PARITY_ERR_MASKf 19888
#define FLP_PROGRAM_KEY_GEN_VAR_INITIATE_PAR_ERRf 19889
#define FLP_PROGRAM_KEY_GEN_VAR_PARITY_ERR_MASKf 19890
#define FLP_PROGRAM_MASKf 19891
#define FLP_PTC_PROGRAM_SELECT_INITIATE_PAR_ERRf 19892
#define FLP_PTC_PROGRAM_SELECT_PARITY_ERR_MASKf 19893
#define FLTCLECCMASKf 19894
#define FLTCL_1B_ECC_ERROR_INITf 19895
#define FLTCL_2B_ECC_ERROR_INITf 19896
#define FLTCL_ECC_ERRORf 19897
#define FLTCL_ECC_ERROR_FIXEDf 19898
#define FLTCL_ECC_ERROR_FIXED_MASKf 19899
#define FLTCL_ECC_ERROR_MASKf 19900
#define FLTFQECCMASKf 19901
#define FLTFQ_1B_ECC_ERROR_INITf 19902
#define FLTFQ_2B_ECC_ERROR_INITf 19903
#define FLTFQ_ECC_ERRORf 19904
#define FLTFQ_ECC_ERROR_FIXEDf 19905
#define FLTFQ_ECC_ERROR_FIXED_MASKf 19906
#define FLTFQ_ECC_ERROR_MASKf 19907
#define FLTHRECCMASKf 19908
#define FLTHR_1B_ECC_ERROR_INITf 19909
#define FLTHR_2B_ECC_ERROR_INITf 19910
#define FLTHR_ECC_ERRORf 19911
#define FLTHR_ECC_ERROR_FIXEDf 19912
#define FLTHR_ECC_ERROR_FIXED_MASKf 19913
#define FLTHR_ECC_ERROR_MASKf 19914
#define FLUSCNTf 19915
#define FLUSCNTONEBERRFIXEDf 19916
#define FLUSCNTONEBERRFIXEDMASKf 19917
#define FLUSCNTTWOBERRf 19918
#define FLUSCNTTWOBERRMASKf 19919
#define FLUSCNT_ECC__N_B_ERR_MASKf 19920
#define FLUSHf 19921
#define FLUSH0f 19922
#define FLUSH1f 19923
#define FLUSH2f 19924
#define FLUSH3f 19925
#define FLUSHER_ENABLEf 19926
#define FLUSHPENDING_CORRECTED_ERRORf 19927
#define FLUSHPENDING_CORRECTED_ERROR_DISINTf 19928
#define FLUSHPENDING_ENABLE_ECCf 19929
#define FLUSHPENDING_FORCE_UNCORRECTABLE_ERRORf 19930
#define FLUSHPENDING_UNCORRECTED_ERRORf 19931
#define FLUSHPENDING_UNCORRECTED_ERROR_DISINTf 19932
#define FLUSHPEND_MEM_TMf 19933
#define FLUSHTRIGGERf 19934
#define FLUSH_ACTIVEf 19935
#define FLUSH_COMPLETEf 19936
#define FLUSH_COMPLETE_DISINTf 19937
#define FLUSH_DEQR_DROP_CNTf 19938
#define FLUSH_DONEf 19939
#define FLUSH_DROP_ENQR_CNTf 19940
#define FLUSH_EMPTY_SLOT_DISABLEf 19941
#define FLUSH_ENf 19942
#define FLUSH_EPINTFBUFf 19943
#define FLUSH_EXTERNALf 19944
#define FLUSH_FABRIC_ENABLEf 19945
#define FLUSH_FABRIC_TRAFFIC_ENf 19946
#define FLUSH_FIFO_DONEf 19947
#define FLUSH_FIFO_ENABLEf 19948
#define FLUSH_FIFO_NUMf 19949
#define FLUSH_ID0f 19950
#define FLUSH_ID1f 19951
#define FLUSH_ID2f 19952
#define FLUSH_ID3f 19953
#define FLUSH_ID4f 19954
#define FLUSH_ID5f 19955
#define FLUSH_ID6f 19956
#define FLUSH_ID7f 19957
#define FLUSH_IP_INTF_BUFFERf 19958
#define FLUSH_MASKf 19959
#define FLUSH_NUMf 19960
#define FLUSH_PACKET_DATA_QUEUEf 19961
#define FLUSH_PENDINGf 19962
#define FLUSH_STATEf 19963
#define FLUSH_STREAM_IDf 19964
#define FLUSH_TRIGGERf 19965
#define FLUSH_TX_PACKETSf 19966
#define FLUSH_TYPEf 19967
#define FLUSH_VALUEf 19968
#define FLUS_CNTf 19969
#define FLWID_INITIATE_PAR_ERRf 19970
#define FLWID_PARITY_ERR_MASKf 19971
#define FL_MUL_DB_PTR_ENDf 19972
#define FL_MUL_DB_PTR_STARTf 19973
#define FL_MUL_OCB_PTR_ENDf 19974
#define FL_MUL_OCB_PTR_STARTf 19975
#define FMACA_POWER_DOWNf 19976
#define FMACB_POWER_DOWNf 19977
#define FMACC_POWER_DOWNf 19978
#define FMACRXRSTNf 19979
#define FMACTXRSTNf 19980
#define FMAC_0_INITf 19981
#define FMAC_0_RESETf 19982
#define FMAC_1_INITf 19983
#define FMAC_1_RESETf 19984
#define FMAC_2_INITf 19985
#define FMAC_2_RESETf 19986
#define FMAC_3_INITf 19987
#define FMAC_3_RESETf 19988
#define FMAC_4_INITf 19989
#define FMAC_4_RESETf 19990
#define FMAC_5_INITf 19991
#define FMAC_5_RESETf 19992
#define FMAC_6_INITf 19993
#define FMAC_6_RESETf 19994
#define FMAC_7_INITf 19995
#define FMAC_7_RESETf 19996
#define FMAC_8_INITf 19997
#define FMAC_8_RESETf 19998
#define FMAC_RX_RST_Nf 19999
#define FMAC_TX_RST_Nf 20000
#define FMAL_20B_SRD_20B_LOOPBACKf 20001
#define FMAL_N_BER_GEN_ENf 20002
#define FMAL_N_CM_BRST_LLFC_ENABLERf 20003
#define FMAL_N_CM_BRST_SIZEf 20004
#define FMAL_N_CM_BRST_SIZE_LLFCf 20005
#define FMAL_N_CM_TX_BYTE_MODEf 20006
#define FMAL_N_CM_TX_PERIODf 20007
#define FMAL_N_CM_TX_PERIOD_LLFCf 20008
#define FMAL_N_CORE_40B_LOOPBACKf 20009
#define FMAL_N_ENABLE_CELL_CRCf 20010
#define FMAL_N_ENCODING_TYPEf 20011
#define FMAL_N_FORCE_SIGNAL_DETECTf 20012
#define FMAL_N_LOW_LATENCY_LLFCf 20013
#define FMAL_N_LOW_LATENCY_LLFC_ERR_HANDLINGf 20014
#define FMAL_N_RX_FULL_RATE_ENf 20015
#define FMAL_N_RX_LB_CONTROLLED_BY_FPSf 20016
#define FMAL_N_RX_SLOW_READ_RATEf 20017
#define FMAL_N_TX_FULL_RATE_ENf 20018
#define FMAL_N_TX_PUMP_WHEN_LB_DNf 20019
#define FMAL_RX_SLOW_READ_RATEf 20020
#define FMAL_SIF_CPU_COMMANDf 20021
#define FMAL_SIF_CPU_COMMAND_DATA_VALIDf 20022
#define FMAL_SIF_CPU_COMMAND_LANEf 20023
#define FMAL_SIF_CPU_COMMAND_TRIGGERf 20024
#define FMAL_SIF_CPU_READ_COMMANDf 20025
#define FMAL_SIF_LOOPBACK_IN_CORE_CLOCKf 20026
#define FMC0CREDITCOUNTERf 20027
#define FMC0CREDITCOUNTEROVERFLOWf 20028
#define FMC1CREDITCOUNTERf 20029
#define FMC1CREDITCOUNTEROVERFLOWf 20030
#define FMC2CREDITCOUNTERf 20031
#define FMC2CREDITCOUNTEROVERFLOWf 20032
#define FMC3CREDITCOUNTERf 20033
#define FMC3CREDITCOUNTEROVERFLOWf 20034
#define FMCBDQ2IPSBFMC0FCMAPf 20035
#define FMCBDQ2IPSBFMC1FCMAPf 20036
#define FMCBDQ2IPSBFMC2FCMAPf 20037
#define FMCBDQ2IPSGFMCFCMAPf 20038
#define FMCCREDITSFROMSCHf 20039
#define FMCMAXBURSTf 20040
#define FMCMAXCRRATEf 20041
#define FMCQNUMHIGHf 20042
#define FMCQNUMLOWf 20043
#define FMC_0_CREDIT_COUNTERf 20044
#define FMC_0_CREDIT_COUNTER_OVERFLOWf 20045
#define FMC_1_CREDIT_COUNTERf 20046
#define FMC_1_CREDIT_COUNTER_OVERFLOWf 20047
#define FMC_2_CREDIT_COUNTERf 20048
#define FMC_2_CREDIT_COUNTER_OVERFLOWf 20049
#define FMC_3_CREDIT_COUNTERf 20050
#define FMC_3_CREDIT_COUNTER_OVERFLOWf 20051
#define FMC_BDQ_2_IPS_BFMC_0_FC_MAPf 20052
#define FMC_BDQ_2_IPS_BFMC_1_FC_MAPf 20053
#define FMC_BDQ_2_IPS_BFMC_2_FC_MAPf 20054
#define FMC_BDQ_2_IPS_GFMC_FC_MAPf 20055
#define FMC_CREDITS_FROM_SCHf 20056
#define FMC_DBUFF_OCC_THf 20057
#define FMC_DB_OCC_CNTf 20058
#define FMC_DB_OCC_CNT_OVER_THf 20059
#define FMC_GCI_FLOW_CONTROL_ENABLEDf 20060
#define FMC_GCI_FLOW_CONTROL_FIFO_LEVELf 20061
#define FMC_GCI_FLOW_CONTROL_THRESHOLDf 20062
#define FMC_MAX_BURSTf 20063
#define FMC_MAX_CR_RATEf 20064
#define FMC_QNUM_HIGHf 20065
#define FMC_QNUM_LOWf 20066
#define FMSDELAYBYQUEUEf 20067
#define FMSDELAYCOUNTERf 20068
#define FMSDELAYQUEUEf 20069
#define FMSFLOWSTATUSCOUNTERf 20070
#define FMSFLOWSTATUSCOUNTEROVERFLOWf 20071
#define FMSMAXOCCUPANCYf 20072
#define FMSNRDYf 20073
#define FMS_DELAY_BY_QUEUEf 20074
#define FMS_DELAY_COUNTERf 20075
#define FMS_DELAY_QUEUEf 20076
#define FMS_FLOW_STATUS_COUNTERf 20077
#define FMS_FLOW_STATUS_COUNTER_OVERFLOWf 20078
#define FMS_MAX_OCCUPANCYf 20079
#define FMS_NRDYf 20080
#define FNf 20081
#define FN0f 20082
#define FN1f 20083
#define FNOf 20084
#define FORCEAGGRFC159_128f 20085
#define FORCEAGGRFC191_160f 20086
#define FORCEAGGRFC223_192f 20087
#define FORCEAGGRFC255_224f 20088
#define FORCEAGGRFCOVERRIDEf 20089
#define FORCEALLLOCALf 20090
#define FORCEALPREQUESTf 20091
#define FORCEBUBBLESf 20092
#define FORCECLKONf 20093
#define FORCECLOCKSONf 20094
#define FORCECNMf 20095
#define FORCEDf 20096
#define FORCED_OVF_DISf 20097
#define FORCEEGQSEGMENTATIONf 20098
#define FORCEFABRICf 20099
#define FORCEHIGHFC31_0f 20100
#define FORCEHIGHFC63_32f 20101
#define FORCEHIGHFC81_64f 20102
#define FORCEHIGHFCOVERRIDEf 20103
#define FORCEHTREQUESTf 20104
#define FORCEHWCLOCKREQOFFf 20105
#define FORCEILPREQUESTf 20106
#define FORCELOCALf 20107
#define FORCELOWFC31_0f 20108
#define FORCELOWFC63_32f 20109
#define FORCELOWFC81_64f 20110
#define FORCELOWFCOVERRIDEf 20111
#define FORCENOTRDYf 20112
#define FORCEPROGRAMf 20113
#define FORCEPROGRAMNUMf 20114
#define FORCESYNCf 20115
#define FORCE_ADM_CTRL_FIFO_READf 20116
#define FORCE_AGED_ACKf 20117
#define FORCE_AGED_ENf 20118
#define FORCE_AGED_PKT_COUNTf 20119
#define FORCE_AGED_QUEUEf 20120
#define FORCE_ALL_LOCALf 20121
#define FORCE_BUBBLESf 20122
#define FORCE_CNMf 20123
#define FORCE_COSMASK_31_0f 20124
#define FORCE_COSMASK_47_32f 20125
#define FORCE_CRC_ALL_PKTSf 20126
#define FORCE_CRC_ERROR_ON_CRCf 20127
#define FORCE_CRC_ERROR_ON_DATAf 20128
#define FORCE_CRC_SINGLE_PKTf 20129
#define FORCE_CTL_ERRORf 20130
#define FORCE_DAT_ERRORf 20131
#define FORCE_DEST_ID_IS_FTMH_MCIDf 20132
#define FORCE_DLL_ENf 20133
#define FORCE_ECC_1B_ERRf 20134
#define FORCE_ECC_2B_ERRf 20135
#define FORCE_EGQ_SEGMENTATION_TX_0f 20136
#define FORCE_EGQ_SEGMENTATION_TX_1f 20137
#define FORCE_ERRf 20138
#define FORCE_ERRORf 20139
#define FORCE_ERROR_CI_TM_RD_PARITYf 20140
#define FORCE_ERROR_RD_PARITYf 20141
#define FORCE_ERROR_RFIFO_PARITYf 20142
#define FORCE_ERROR_SELf 20143
#define FORCE_ERROR_WR_PARITYf 20144
#define FORCE_ET_RSP_FIFO_READf 20145
#define FORCE_EXPIREf 20146
#define FORCE_FABRICf 20147
#define FORCE_FULL_STATUS_DEBUGf 20148
#define FORCE_GCIf 20149
#define FORCE_HPRE_ENQ_MSG_PARITY_ERRORf 20150
#define FORCE_INIT_DONEf 20151
#define FORCE_IPRE_ENQDONE_MSG_PARITY_ERRORf 20152
#define FORCE_IPRE_ENQ_MSG_PARITY_ERRORf 20153
#define FORCE_ITS_SIGN_FROM_TSf 20154
#define FORCE_KEY_MEM_PARITY_ERRORf 20155
#define FORCE_KEY_SEARCH_FOR_LOOKUPf 20156
#define FORCE_L2ETU_ACKf 20157
#define FORCE_LINK_ENABLE_Af 20158
#define FORCE_LINK_ENABLE_Bf 20159
#define FORCE_LINK_EN_Af 20160
#define FORCE_LINK_EN_Bf 20161
#define FORCE_LOCALf 20162
#define FORCE_MATCH_PARITY_ERRORf 20163
#define FORCE_MSM_BYTE_ALIGNMENTf 20164
#define FORCE_NOT_RDYf 20165
#define FORCE_NOT_READYf 20166
#define FORCE_PARITY_ERROR_HAf 20167
#define FORCE_PARITY_ERROR_IQf 20168
#define FORCE_PARITY_ERROR_LSf 20169
#define FORCE_PARITY_ERROR_PS_0f 20170
#define FORCE_PARITY_ERROR_PS_1f 20171
#define FORCE_PARITY_ERROR_PS_2f 20172
#define FORCE_PARITY_ERROR_PS_3f 20173
#define FORCE_PARITY_ERROR_PS_4f 20174
#define FORCE_PARITY_ERROR_PS_5f 20175
#define FORCE_PARITY_ERROR_PS_6f 20176
#define FORCE_PAUSEf 20177
#define FORCE_PFC_XONf 20178
#define FORCE_PORT0_ENf 20179
#define FORCE_PORT_FCf 20180
#define FORCE_PORT_FC_OVERRIDEf 20181
#define FORCE_PORT_RESUMEf 20182
#define FORCE_PPP_XONf 20183
#define FORCE_PP_XONf 20184
#define FORCE_PROGRAMf 20185
#define FORCE_PROGRAM_NUMf 20186
#define FORCE_PR_PB_HPRE_PARITY_ERRORf 20187
#define FORCE_PR_PB_IPRE_PARITY_ERRORf 20188
#define FORCE_RESULT_PARITY_ERRORf 20189
#define FORCE_RESULT_TAG_PARITY_ERRORf 20190
#define FORCE_RX_PLANEf 20191
#define FORCE_RX_PLANE_VALUEf 20192
#define FORCE_SIGNAL_DETECTf 20193
#define FORCE_SOT_EVENf 20194
#define FORCE_SPEED_STRAPf 20195
#define FORCE_STATIC_MH_PFMf 20196
#define FORCE_SYNCf 20197
#define FORCE_TCAM_1B_ECC_ERRORf 20198
#define FORCE_TCAM_2B_ECC_ERRORf 20199
#define FORCE_TIME_ALIGNMENT_EVENf 20200
#define FORCE_TIME_ALIGNMENT_ODDf 20201
#define FORCE_TX_PLANEf 20202
#define FORCE_TX_PLANE_VALUEf 20203
#define FORCE_UNCORRECTABLE_ECCf 20204
#define FORCE_UNCORRECTABLE_ERRf 20205
#define FORCE_UNCORRECTABLE_ERRORf 20206
#define FORCE_WRITE_ALLOCATEf 20207
#define FORCE_XOFF_ENQ_REQ_FIFOf 20208
#define FORCE_XOFF_FABRIC_LLFCf 20209
#define FORCE_XOFF_LINE_LLFCf 20210
#define FORCE_XOFF_SQUEUESf 20211
#define FORCE_XOFF_SQUEUE_000f 20212
#define FORCE_XOFF_SQUEUE_001f 20213
#define FORCE_XOFF_SQUEUE_002f 20214
#define FORCE_XOFF_SQUEUE_003f 20215
#define FORCE_XOFF_SQUEUE_004f 20216
#define FORCE_XOFF_SQUEUE_005f 20217
#define FORCE_XOFF_SQUEUE_006f 20218
#define FORCE_XOFF_SQUEUE_007f 20219
#define FORCE_XOFF_SQUEUE_008f 20220
#define FORCE_XOFF_SQUEUE_009f 20221
#define FORCE_XOFF_SQUEUE_010f 20222
#define FORCE_XOFF_SQUEUE_011f 20223
#define FORCE_XOFF_SQUEUE_012f 20224
#define FORCE_XOFF_SQUEUE_013f 20225
#define FORCE_XOFF_SQUEUE_014f 20226
#define FORCE_XOFF_SQUEUE_015f 20227
#define FORCE_XOFF_SQUEUE_016f 20228
#define FORCE_XOFF_SQUEUE_017f 20229
#define FORCE_XOFF_SQUEUE_018f 20230
#define FORCE_XOFF_SQUEUE_019f 20231
#define FORCE_XOFF_SQUEUE_020f 20232
#define FORCE_XOFF_SQUEUE_021f 20233
#define FORCE_XOFF_SQUEUE_022f 20234
#define FORCE_XOFF_SQUEUE_023f 20235
#define FORCE_XOFF_SQUEUE_024f 20236
#define FORCE_XOFF_SQUEUE_025f 20237
#define FORCE_XOFF_SQUEUE_026f 20238
#define FORCE_XOFF_SQUEUE_027f 20239
#define FORCE_XOFF_SQUEUE_028f 20240
#define FORCE_XOFF_SQUEUE_029f 20241
#define FORCE_XOFF_SQUEUE_030f 20242
#define FORCE_XOFF_SQUEUE_031f 20243
#define FORCE_XOFF_SQUEUE_032f 20244
#define FORCE_XOFF_SQUEUE_033f 20245
#define FORCE_XOFF_SQUEUE_034f 20246
#define FORCE_XOFF_SQUEUE_035f 20247
#define FORCE_XOFF_SQUEUE_036f 20248
#define FORCE_XOFF_SQUEUE_037f 20249
#define FORCE_XOFF_SQUEUE_038f 20250
#define FORCE_XOFF_SQUEUE_039f 20251
#define FORCE_XOFF_SQUEUE_040f 20252
#define FORCE_XOFF_SQUEUE_041f 20253
#define FORCE_XOFF_SQUEUE_042f 20254
#define FORCE_XOFF_SQUEUE_043f 20255
#define FORCE_XOFF_SQUEUE_044f 20256
#define FORCE_XOFF_SQUEUE_045f 20257
#define FORCE_XOFF_SQUEUE_046f 20258
#define FORCE_XOFF_SQUEUE_047f 20259
#define FORCE_XOFF_SQUEUE_048f 20260
#define FORCE_XOFF_SQUEUE_049f 20261
#define FORCE_XOFF_SQUEUE_050f 20262
#define FORCE_XOFF_SQUEUE_051f 20263
#define FORCE_XOFF_SQUEUE_052f 20264
#define FORCE_XOFF_SQUEUE_053f 20265
#define FORCE_XOFF_SQUEUE_054f 20266
#define FORCE_XOFF_SQUEUE_055f 20267
#define FORCE_XOFF_SQUEUE_056f 20268
#define FORCE_XOFF_SQUEUE_057f 20269
#define FORCE_XOFF_SQUEUE_058f 20270
#define FORCE_XOFF_SQUEUE_059f 20271
#define FORCE_XOFF_SQUEUE_060f 20272
#define FORCE_XOFF_SQUEUE_061f 20273
#define FORCE_XOFF_SQUEUE_062f 20274
#define FORCE_XOFF_SQUEUE_063f 20275
#define FORCE_XOFF_SQUEUE_064f 20276
#define FORCE_XOFF_SQUEUE_065f 20277
#define FORCE_XOFF_SQUEUE_066f 20278
#define FORCE_XOFF_SQUEUE_067f 20279
#define FORCE_XOFF_SQUEUE_068f 20280
#define FORCE_XOFF_SQUEUE_069f 20281
#define FORCE_XOFF_SQUEUE_070f 20282
#define FORCE_XOFF_SQUEUE_071f 20283
#define FORCE_XOFF_SQUEUE_072f 20284
#define FORCE_XOFF_SQUEUE_073f 20285
#define FORCE_XOFF_SQUEUE_074f 20286
#define FORCE_XOFF_SQUEUE_075f 20287
#define FORCE_XOFF_SQUEUE_076f 20288
#define FORCE_XOFF_SQUEUE_077f 20289
#define FORCE_XOFF_SQUEUE_078f 20290
#define FORCE_XOFF_SQUEUE_079f 20291
#define FORCE_XOFF_SQUEUE_080f 20292
#define FORCE_XOFF_SQUEUE_081f 20293
#define FORCE_XOFF_SQUEUE_082f 20294
#define FORCE_XOFF_SQUEUE_083f 20295
#define FORCE_XOFF_SQUEUE_084f 20296
#define FORCE_XOFF_SQUEUE_085f 20297
#define FORCE_XOFF_SQUEUE_086f 20298
#define FORCE_XOFF_SQUEUE_087f 20299
#define FORCE_XOFF_SQUEUE_088f 20300
#define FORCE_XOFF_SQUEUE_089f 20301
#define FORCE_XOFF_SQUEUE_090f 20302
#define FORCE_XOFF_SQUEUE_091f 20303
#define FORCE_XOFF_SQUEUE_092f 20304
#define FORCE_XOFF_SQUEUE_093f 20305
#define FORCE_XOFF_SQUEUE_094f 20306
#define FORCE_XOFF_SQUEUE_095f 20307
#define FORCE_XOFF_SQUEUE_096f 20308
#define FORCE_XOFF_SQUEUE_097f 20309
#define FORCE_XOFF_SQUEUE_098f 20310
#define FORCE_XOFF_SQUEUE_099f 20311
#define FORCE_XOFF_SQUEUE_100f 20312
#define FORCE_XOFF_SQUEUE_101f 20313
#define FORCE_XOFF_SQUEUE_102f 20314
#define FORCE_XOFF_SQUEUE_103f 20315
#define FORCE_XOFF_SQUEUE_104f 20316
#define FORCE_XOFF_SQUEUE_105f 20317
#define FORCE_XOFF_SQUEUE_106f 20318
#define FORCE_XOFF_SQUEUE_107f 20319
#define FORCE_XOFF_SQUEUE_108f 20320
#define FORCE_XOFF_SQUEUE_109f 20321
#define FORCE_XOFF_SQUEUE_110f 20322
#define FORCE_XOFF_SQUEUE_111f 20323
#define FORCE_XOFF_SQUEUE_112f 20324
#define FORCE_XOFF_SQUEUE_113f 20325
#define FORCE_XOFF_SQUEUE_114f 20326
#define FORCE_XOFF_SQUEUE_115f 20327
#define FORCE_XOFF_SQUEUE_116f 20328
#define FORCE_XOFF_SQUEUE_117f 20329
#define FORCE_XOFF_SQUEUE_118f 20330
#define FORCE_XOFF_SQUEUE_119f 20331
#define FORCE_XOFF_SQUEUE_120f 20332
#define FORCE_XOFF_SQUEUE_121f 20333
#define FORCE_XOFF_SQUEUE_122f 20334
#define FORCE_XOFF_SQUEUE_123f 20335
#define FORCE_XOFF_SQUEUE_124f 20336
#define FORCE_XOFF_SQUEUE_125f 20337
#define FORCE_XOFF_SQUEUE_126f 20338
#define FORCE_XOFF_SQUEUE_127f 20339
#define FORCE_XOR_GENf 20340
#define FORCE_XOR_GENERATIONf 20341
#define FORCE_XOR_GEN_L2MCf 20342
#define FORCE_XOR_GEN_L3_IPMCf 20343
#define FORCE_XOR_GEN_NHOPf 20344
#define FOREVERf 20345
#define FORMATf 20346
#define FORMATA__CUD1f 20347
#define FORMATA__CUD2f 20348
#define FORMATA__CUD3f 20349
#define FORMATA__FORMAT_SELECTf 20350
#define FORMATA__LINKPTRf 20351
#define FORMATA__OMT_PORT3f 20352
#define FORMATA__OTM_PORT2f 20353
#define FORMATB__CUD2f 20354
#define FORMATB__CUD3f 20355
#define FORMATB__FORMAT_SELECTf 20356
#define FORMATB__LINKPTRf 20357
#define FORMATB__MULTICAST_BITMAP_PTR3f 20358
#define FORMATB__OTM_PORT2f 20359
#define FORMATB__RESERVEDf 20360
#define FORMATC__CUD2f 20361
#define FORMATC__CUD3f 20362
#define FORMATC__FORMAT_SELECTf 20363
#define FORMATC__LINKPTRf 20364
#define FORMATC__MULTICAST_BITMAP_PTR2f 20365
#define FORMATC__MULTICAST_BITMAP_PTR3f 20366
#define FORMATC__RESERVEDf 20367
#define FORMAT_CODEf 20368
#define FORMAT_CODE_MASKf 20369
#define FORMAT_OPCODEf 20370
#define FORMAT_TYPEf 20371
#define FORWARDACTIONENABLEf 20372
#define FORWARDINGSTRENGTHf 20373
#define FORWARDING_CODEf 20374
#define FORWARDING_CODE_MASKf 20375
#define FORWARDING_FIELDf 20376
#define FORWARDING_FIELD_TYPEf 20377
#define FORWARDING_HEADER_NEXT_PROTOCOLf 20378
#define FORWARDING_HEADER_NEXT_PROTOCOL_MASKf 20379
#define FORWARDING_HEADER_PLUS_ONE_NEXT_PROTOCOLf 20380
#define FORWARDING_HEADER_PLUS_ONE_NEXT_PROTOCOL_MASKf 20381
#define FORWARDING_HEADER_QUALIFIERf 20382
#define FORWARDING_HEADER_QUALIFIER_MASKf 20383
#define FORWARDING_INFOf 20384
#define FORWARDING_OFFSET_INDEXf 20385
#define FORWARDING_OFFSET_INDEX_EXTf 20386
#define FORWARDING_OFFSET_INDEX_MASKf 20387
#define FORWARDING_STRENGTHf 20388
#define FORWARD_DISABLEf 20389
#define FORWARD_SRC_ROUTED_PKTSf 20390
#define FORWARD_STRENGTHf 20391
#define FOURTHBYTEACCESSf 20392
#define FOUR_BYTE_REMOVE_ENABLEf 20393
#define FOUR_BYTE_REMOVE_OFFSETf 20394
#define FPf 20395
#define FP0RSPFIFOCOUNT_GTE_HITHRf 20396
#define FP0RSPFIFO_FULLf 20397
#define FP0RSPFIFO_OVERFLOWf 20398
#define FP0RSPFIFO_TMf 20399
#define FP1RSPFIFOCOUNT_GTE_HITHRf 20400
#define FP1RSPFIFO_FULLf 20401
#define FP1RSPFIFO_OVERFLOWf 20402
#define FP1RSPFIFO_TMf 20403
#define FPCF_ENf 20404
#define FPCF_RDMODEf 20405
#define FPCREQFIFO_BK2BK_WRf 20406
#define FPCREQFIFO_EMPTYf 20407
#define FPCREQFIFO_FULLf 20408
#define FPCREQFIFO_OVERFLOWf 20409
#define FPCREQFIFO_RD_DISABLEf 20410
#define FPCREQFIFO_SHOW_CUR_COUNTf 20411
#define FPCREQFIFO_TMf 20412
#define FPF_DEQ_FC_THRESHOLD_Hf 20413
#define FPF_DEQ_FC_THRESHOLD_Lf 20414
#define FPS_N_RX_BER_CNT_THf 20415
#define FPS_N_RX_BER_FORCE_ENf 20416
#define FPS_N_RX_BER_FORCE_VALf 20417
#define FPS_N_RX_BER_HIf 20418
#define FPS_N_RX_BER_MASK_SYNC_STATUSf 20419
#define FPS_N_RX_BER_TIMER_US_THf 20420
#define FPS_N_RX_FEC_BUF_0_INITIATE_ECC_1B_ERRf 20421
#define FPS_N_RX_FEC_BUF_0_INITIATE_ECC_2B_ERRf 20422
#define FPS_N_RX_FEC_BUF_1_INITIATE_ECC_1B_ERRf 20423
#define FPS_N_RX_FEC_BUF_1_INITIATE_ECC_2B_ERRf 20424
#define FPS_N_RX_FEC_ERR_MARK_ALLf 20425
#define FPS_N_RX_FEC_ERR_MARK_ENf 20426
#define FPS_N_RX_FEC_FEC_ENf 20427
#define FPS_N_RX_FEC_FORCE_LOCK_ENf 20428
#define FPS_N_RX_FEC_FORCE_LOCK_VALf 20429
#define FPS_N_RX_FEC_FORCE_SLIP_ENf 20430
#define FPS_N_RX_FEC_FORCE_SLIP_VALf 20431
#define FPS_N_RX_FEC_FRAME_SYNC_Mf 20432
#define FPS_N_RX_FEC_FRAME_SYNC_Nf 20433
#define FPS_N_RX_FEC_SCR_BYPASSf 20434
#define FPS_N_RX_FEC_SWAP_INf 20435
#define FPS_N_RX_FEC_SWAP_OUTf 20436
#define FPS_N_RX_FEC_SYNDROM_SELf 20437
#define FPS_N_RX_GS_RSTNf 20438
#define FPS_N_RX_GS_SWAP_INf 20439
#define FPS_N_RX_GS_SWAP_OUTf 20440
#define FPS_N_RX_SYNC_FORCE_LCK_ENf 20441
#define FPS_N_RX_SYNC_FORCE_LCK_VALf 20442
#define FPS_N_RX_SYNC_FORCE_SLP_ENf 20443
#define FPS_N_RX_SYNC_FORCE_SLP_VALf 20444
#define FPS_N_RX_SYNC_SH_CNT_THf 20445
#define FPS_N_RX_SYNC_SH_INV_CNT_THf 20446
#define FPS_N_RX_SYNC_STATUSf 20447
#define FPS_N_RX_SYNC_STATUS_CHf 20448
#define FPS_N_TX_FEC_ENf 20449
#define FPS_N_TX_FEC_RSTNf 20450
#define FPS_N_TX_FEC_SCR_BYPASSf 20451
#define FPS_N_TX_FEC_SWAP_INf 20452
#define FPS_N_TX_FEC_SWAP_OUTf 20453
#define FPS_N_TX_FEC_SYNDROM_SELf 20454
#define FPS_N_TX_GS_RSTNf 20455
#define FPS_N_TX_GS_SWAP_INf 20456
#define FPS_N_TX_GS_SWAP_OUTf 20457
#define FP_CAM_BIST_DONEf 20458
#define FP_CAM_BIST_ENABLE_LOWER_ALLf 20459
#define FP_CAM_BIST_ENABLE_SLICE_0f 20460
#define FP_CAM_BIST_ENABLE_SLICE_0_LOWERf 20461
#define FP_CAM_BIST_ENABLE_SLICE_0_UPPERf 20462
#define FP_CAM_BIST_ENABLE_SLICE_1f 20463
#define FP_CAM_BIST_ENABLE_SLICE_10f 20464
#define FP_CAM_BIST_ENABLE_SLICE_10_LOWERf 20465
#define FP_CAM_BIST_ENABLE_SLICE_10_UPPERf 20466
#define FP_CAM_BIST_ENABLE_SLICE_11f 20467
#define FP_CAM_BIST_ENABLE_SLICE_11_LOWERf 20468
#define FP_CAM_BIST_ENABLE_SLICE_11_UPPERf 20469
#define FP_CAM_BIST_ENABLE_SLICE_12f 20470
#define FP_CAM_BIST_ENABLE_SLICE_12_LOWERf 20471
#define FP_CAM_BIST_ENABLE_SLICE_12_UPPERf 20472
#define FP_CAM_BIST_ENABLE_SLICE_13f 20473
#define FP_CAM_BIST_ENABLE_SLICE_13_LOWERf 20474
#define FP_CAM_BIST_ENABLE_SLICE_13_UPPERf 20475
#define FP_CAM_BIST_ENABLE_SLICE_14f 20476
#define FP_CAM_BIST_ENABLE_SLICE_14_LOWERf 20477
#define FP_CAM_BIST_ENABLE_SLICE_14_UPPERf 20478
#define FP_CAM_BIST_ENABLE_SLICE_15f 20479
#define FP_CAM_BIST_ENABLE_SLICE_15_LOWERf 20480
#define FP_CAM_BIST_ENABLE_SLICE_15_UPPERf 20481
#define FP_CAM_BIST_ENABLE_SLICE_1_LOWERf 20482
#define FP_CAM_BIST_ENABLE_SLICE_1_UPPERf 20483
#define FP_CAM_BIST_ENABLE_SLICE_2f 20484
#define FP_CAM_BIST_ENABLE_SLICE_2_LOWERf 20485
#define FP_CAM_BIST_ENABLE_SLICE_2_UPPERf 20486
#define FP_CAM_BIST_ENABLE_SLICE_3f 20487
#define FP_CAM_BIST_ENABLE_SLICE_3_LOWERf 20488
#define FP_CAM_BIST_ENABLE_SLICE_3_UPPERf 20489
#define FP_CAM_BIST_ENABLE_SLICE_4f 20490
#define FP_CAM_BIST_ENABLE_SLICE_4_LOWERf 20491
#define FP_CAM_BIST_ENABLE_SLICE_4_UPPERf 20492
#define FP_CAM_BIST_ENABLE_SLICE_5f 20493
#define FP_CAM_BIST_ENABLE_SLICE_5_LOWERf 20494
#define FP_CAM_BIST_ENABLE_SLICE_5_UPPERf 20495
#define FP_CAM_BIST_ENABLE_SLICE_6f 20496
#define FP_CAM_BIST_ENABLE_SLICE_6_LOWERf 20497
#define FP_CAM_BIST_ENABLE_SLICE_6_UPPERf 20498
#define FP_CAM_BIST_ENABLE_SLICE_7f 20499
#define FP_CAM_BIST_ENABLE_SLICE_7_LOWERf 20500
#define FP_CAM_BIST_ENABLE_SLICE_7_UPPERf 20501
#define FP_CAM_BIST_ENABLE_SLICE_8f 20502
#define FP_CAM_BIST_ENABLE_SLICE_8_LOWERf 20503
#define FP_CAM_BIST_ENABLE_SLICE_8_UPPERf 20504
#define FP_CAM_BIST_ENABLE_SLICE_9f 20505
#define FP_CAM_BIST_ENABLE_SLICE_9_LOWERf 20506
#define FP_CAM_BIST_ENABLE_SLICE_9_UPPERf 20507
#define FP_CAM_BIST_ENABLE_UPPER_ALLf 20508
#define FP_CAM_BIST_GOf 20509
#define FP_CAM_BIST_SKIP_COUNTf 20510
#define FP_CAM_CONTROL_SLICE_0f 20511
#define FP_CAM_CONTROL_SLICE_1f 20512
#define FP_CAM_CONTROL_SLICE_10f 20513
#define FP_CAM_CONTROL_SLICE_11f 20514
#define FP_CAM_CONTROL_SLICE_12f 20515
#define FP_CAM_CONTROL_SLICE_13f 20516
#define FP_CAM_CONTROL_SLICE_14f 20517
#define FP_CAM_CONTROL_SLICE_15f 20518
#define FP_CAM_CONTROL_SLICE_2f 20519
#define FP_CAM_CONTROL_SLICE_3f 20520
#define FP_CAM_CONTROL_SLICE_4f 20521
#define FP_CAM_CONTROL_SLICE_5f 20522
#define FP_CAM_CONTROL_SLICE_6f 20523
#define FP_CAM_CONTROL_SLICE_7f 20524
#define FP_CAM_CONTROL_SLICE_8f 20525
#define FP_CAM_CONTROL_SLICE_9f 20526
#define FP_CAM_DEBUG_ENABLE_LOWER_ALLf 20527
#define FP_CAM_DEBUG_ENABLE_SLICE_0f 20528
#define FP_CAM_DEBUG_ENABLE_SLICE_0_LOWERf 20529
#define FP_CAM_DEBUG_ENABLE_SLICE_0_UPPERf 20530
#define FP_CAM_DEBUG_ENABLE_SLICE_1f 20531
#define FP_CAM_DEBUG_ENABLE_SLICE_10f 20532
#define FP_CAM_DEBUG_ENABLE_SLICE_10_LOWERf 20533
#define FP_CAM_DEBUG_ENABLE_SLICE_10_UPPERf 20534
#define FP_CAM_DEBUG_ENABLE_SLICE_11f 20535
#define FP_CAM_DEBUG_ENABLE_SLICE_11_LOWERf 20536
#define FP_CAM_DEBUG_ENABLE_SLICE_11_UPPERf 20537
#define FP_CAM_DEBUG_ENABLE_SLICE_12f 20538
#define FP_CAM_DEBUG_ENABLE_SLICE_12_LOWERf 20539
#define FP_CAM_DEBUG_ENABLE_SLICE_12_UPPERf 20540
#define FP_CAM_DEBUG_ENABLE_SLICE_13f 20541
#define FP_CAM_DEBUG_ENABLE_SLICE_13_LOWERf 20542
#define FP_CAM_DEBUG_ENABLE_SLICE_13_UPPERf 20543
#define FP_CAM_DEBUG_ENABLE_SLICE_14f 20544
#define FP_CAM_DEBUG_ENABLE_SLICE_14_LOWERf 20545
#define FP_CAM_DEBUG_ENABLE_SLICE_14_UPPERf 20546
#define FP_CAM_DEBUG_ENABLE_SLICE_15f 20547
#define FP_CAM_DEBUG_ENABLE_SLICE_15_LOWERf 20548
#define FP_CAM_DEBUG_ENABLE_SLICE_15_UPPERf 20549
#define FP_CAM_DEBUG_ENABLE_SLICE_1_LOWERf 20550
#define FP_CAM_DEBUG_ENABLE_SLICE_1_UPPERf 20551
#define FP_CAM_DEBUG_ENABLE_SLICE_2f 20552
#define FP_CAM_DEBUG_ENABLE_SLICE_2_LOWERf 20553
#define FP_CAM_DEBUG_ENABLE_SLICE_2_UPPERf 20554
#define FP_CAM_DEBUG_ENABLE_SLICE_3f 20555
#define FP_CAM_DEBUG_ENABLE_SLICE_3_LOWERf 20556
#define FP_CAM_DEBUG_ENABLE_SLICE_3_UPPERf 20557
#define FP_CAM_DEBUG_ENABLE_SLICE_4f 20558
#define FP_CAM_DEBUG_ENABLE_SLICE_4_LOWERf 20559
#define FP_CAM_DEBUG_ENABLE_SLICE_4_UPPERf 20560
#define FP_CAM_DEBUG_ENABLE_SLICE_5f 20561
#define FP_CAM_DEBUG_ENABLE_SLICE_5_LOWERf 20562
#define FP_CAM_DEBUG_ENABLE_SLICE_5_UPPERf 20563
#define FP_CAM_DEBUG_ENABLE_SLICE_6f 20564
#define FP_CAM_DEBUG_ENABLE_SLICE_6_LOWERf 20565
#define FP_CAM_DEBUG_ENABLE_SLICE_6_UPPERf 20566
#define FP_CAM_DEBUG_ENABLE_SLICE_7f 20567
#define FP_CAM_DEBUG_ENABLE_SLICE_7_LOWERf 20568
#define FP_CAM_DEBUG_ENABLE_SLICE_7_UPPERf 20569
#define FP_CAM_DEBUG_ENABLE_SLICE_8f 20570
#define FP_CAM_DEBUG_ENABLE_SLICE_8_LOWERf 20571
#define FP_CAM_DEBUG_ENABLE_SLICE_8_UPPERf 20572
#define FP_CAM_DEBUG_ENABLE_SLICE_9f 20573
#define FP_CAM_DEBUG_ENABLE_SLICE_9_LOWERf 20574
#define FP_CAM_DEBUG_ENABLE_SLICE_9_UPPERf 20575
#define FP_CAM_DEBUG_ENABLE_UPPER_ALLf 20576
#define FP_CAM_ENABLE_SLICE_0f 20577
#define FP_CAM_ENABLE_SLICE_1f 20578
#define FP_CAM_ENABLE_SLICE_10f 20579
#define FP_CAM_ENABLE_SLICE_11f 20580
#define FP_CAM_ENABLE_SLICE_12f 20581
#define FP_CAM_ENABLE_SLICE_13f 20582
#define FP_CAM_ENABLE_SLICE_14f 20583
#define FP_CAM_ENABLE_SLICE_15f 20584
#define FP_CAM_ENABLE_SLICE_2f 20585
#define FP_CAM_ENABLE_SLICE_3f 20586
#define FP_CAM_ENABLE_SLICE_4f 20587
#define FP_CAM_ENABLE_SLICE_5f 20588
#define FP_CAM_ENABLE_SLICE_6f 20589
#define FP_CAM_ENABLE_SLICE_7f 20590
#define FP_CAM_ENABLE_SLICE_8f 20591
#define FP_CAM_ENABLE_SLICE_9f 20592
#define FP_CAM_S10_STATUSf 20593
#define FP_CAM_S12_STATUSf 20594
#define FP_CAM_S14_STATUSf 20595
#define FP_CAM_S15_STATUSf 20596
#define FP_CAM_S2_STATUSf 20597
#define FP_CAM_S3_STATUSf 20598
#define FP_CAM_S5_STATUSf 20599
#define FP_CAM_S6_STATUSf 20600
#define FP_CAM_S8_STATUSf 20601
#define FP_COSf 20602
#define FP_COS_CAPTf 20603
#define FP_FIELDSEL_DCMf 20604
#define FP_FIELDSEL_PMf 20605
#define FP_FIELDSEL_TMf 20606
#define FP_FIELD_SEL_PAR_ERRf 20607
#define FP_FIFO0_DEPTHf 20608
#define FP_FIFO0_LOW_WATERMARKf 20609
#define FP_FIFO1_DEPTHf 20610
#define FP_FIFO1_LOW_WATERMARKf 20611
#define FP_FIFO2_DEPTHf 20612
#define FP_FIFO2_LOW_WATERMARKf 20613
#define FP_FIFO3_DEPTHf 20614
#define FP_FIFO3_LOW_WATERMARKf 20615
#define FP_FIFO4_DEPTHf 20616
#define FP_FIFO4_LOW_WATERMARKf 20617
#define FP_FIFO_ERRORf 20618
#define FP_FIFO_ERROR_DISINTf 20619
#define FP_FIXED_KEY_EXPANSIONf 20620
#define FP_FLEX_KEY_SELECTOR_OFFSETf 20621
#define FP_INITf 20622
#define FP_INIT_DONEf 20623
#define FP_INIT_END_PAGEf 20624
#define FP_INIT_START_PAGEf 20625
#define FP_INNER_VLAN_OVERLAY_ENABLEf 20626
#define FP_KEY_FORCE_VIDf 20627
#define FP_LOOKUP_ENABLE_ALLf 20628
#define FP_LOOKUP_ENABLE_ALL_SLICESf 20629
#define FP_LOOKUP_ENABLE_SLICE_0f 20630
#define FP_LOOKUP_ENABLE_SLICE_1f 20631
#define FP_LOOKUP_ENABLE_SLICE_10f 20632
#define FP_LOOKUP_ENABLE_SLICE_11f 20633
#define FP_LOOKUP_ENABLE_SLICE_12f 20634
#define FP_LOOKUP_ENABLE_SLICE_13f 20635
#define FP_LOOKUP_ENABLE_SLICE_14f 20636
#define FP_LOOKUP_ENABLE_SLICE_15f 20637
#define FP_LOOKUP_ENABLE_SLICE_2f 20638
#define FP_LOOKUP_ENABLE_SLICE_3f 20639
#define FP_LOOKUP_ENABLE_SLICE_4f 20640
#define FP_LOOKUP_ENABLE_SLICE_5f 20641
#define FP_LOOKUP_ENABLE_SLICE_6f 20642
#define FP_LOOKUP_ENABLE_SLICE_7f 20643
#define FP_LOOKUP_ENABLE_SLICE_8f 20644
#define FP_LOOKUP_ENABLE_SLICE_9f 20645
#define FP_METER_SPAREf 20646
#define FP_NON_ROTATED_CAM_CONTROL_f 20647
#define FP_OVERFLOWf 20648
#define FP_OVERFLOW_DISINTf 20649
#define FP_OVERFLOW_PAGEf 20650
#define FP_POLICY_TABLE_Af 20651
#define FP_POLICY_TABLE_Bf 20652
#define FP_POLICY_TABLE_TMf 20653
#define FP_POLICY_TABLE_WWf 20654
#define FP_PORT_FIELD_SEL_INDEXf 20655
#define FP_PORT_FIELD_SEL_MODEf 20656
#define FP_PORT_FIELD_SEL_PARITY_ENf 20657
#define FP_PORT_FIELD_SEL_PDA_0f 20658
#define FP_PORT_FIELD_SEL_PDA_1f 20659
#define FP_PORT_FIELD_SEL_PDA_2f 20660
#define FP_PORT_FIELD_SEL_PDA_3f 20661
#define FP_PORT_SELECT_TYPEf 20662
#define FP_PROFILE_SETf 20663
#define FP_REFRESH_ENABLEf 20664
#define FP_REFRESH_ERRf 20665
#define FP_REFRESH_MAXf 20666
#define FP_REFRESH_MODEf 20667
#define FP_ROTATED_CAM_CONTROL_f 20668
#define FP_SCOREBOARD0_TMf 20669
#define FP_SCOREBOARD1_TMf 20670
#define FP_SCOREBOARD_PRESERVE_ON_READf 20671
#define FP_SLICEf 20672
#define FP_SLICE_ENABLEf 20673
#define FP_SLICE_ENABLE_ALLf 20674
#define FP_SLICE_ENABLE_ALL_SLICESf 20675
#define FP_SLICE_ENABLE_SLICE_0f 20676
#define FP_SLICE_ENABLE_SLICE_1f 20677
#define FP_SLICE_ENABLE_SLICE_10f 20678
#define FP_SLICE_ENABLE_SLICE_11f 20679
#define FP_SLICE_ENABLE_SLICE_12f 20680
#define FP_SLICE_ENABLE_SLICE_13f 20681
#define FP_SLICE_ENABLE_SLICE_14f 20682
#define FP_SLICE_ENABLE_SLICE_15f 20683
#define FP_SLICE_ENABLE_SLICE_2f 20684
#define FP_SLICE_ENABLE_SLICE_3f 20685
#define FP_SLICE_ENABLE_SLICE_4f 20686
#define FP_SLICE_ENABLE_SLICE_5f 20687
#define FP_SLICE_ENABLE_SLICE_6f 20688
#define FP_SLICE_ENABLE_SLICE_7f 20689
#define FP_SLICE_ENABLE_SLICE_8f 20690
#define FP_SLICE_ENABLE_SLICE_9f 20691
#define FP_UDF_CAM_TMf 20692
#define FP_UDF_PARITY_ENf 20693
#define FP_UDF_PAR_ERRf 20694
#define FP_UDF_RAM_PDAf 20695
#define FP_UDF_RAM_PMf 20696
#define FP_UDF_RAM_TMf 20697
#define FP_UDF_TMf 20698
#define FP_UNDERFLOWf 20699
#define FP_UNDERFLOW_DISINTf 20700
#define FQMECCMASKf 20701
#define FQM_PAR_ERRORf 20702
#define FQM_PAR_ERROR_INITf 20703
#define FQM_PAR_ERROR_MASKf 20704
#define FQPNIFPORTMUXf 20705
#define FQPPACKETCOUNTERf 20706
#define FQPSPRPERPORTDISf 20707
#define FQP_BUBBLE_DELAYf 20708
#define FQP_BUBBLE_TRIGGERf 20709
#define FQP_CELL_COUNTERf 20710
#define FQP_CONST_BUBBLE_ENf 20711
#define FQP_MASK_CRPS_BUBBLE_REQf 20712
#define FQP_NIF_PORT_MUXf 20713
#define FQP_ONLY_CPU_BUBBLEf 20714
#define FQP_PACKET_COUNTERf 20715
#define FQP_QM_BFR_LST_SEG_SIZEf 20716
#define FQP_QM_CGM_MC_TCf 20717
#define FQP_QM_CIRf 20718
#define FQP_QM_DATA_COPYf 20719
#define FQP_QM_LST_SEG_SIZEf 20720
#define FQP_QM_OTMf 20721
#define FQP_QM_PQP_QNUMf 20722
#define FQP_QM_RPTRf 20723
#define FQP_QM_SIZE_256f 20724
#define FQP_QM_TCGf 20725
#define FQP_QM_UC_DECf 20726
#define FQRDYTHf 20727
#define FQ_EMPTYf 20728
#define FQ_RDY_THf 20729
#define FRf 20730
#define FRACf 20731
#define FRAC_NSf 20732
#define FRAGf 20733
#define FRAGMENTf 20734
#define FRAGMENTATIONf 20735
#define FRAGMENT_DATAf 20736
#define FRAGMENT_EOFf 20737
#define FRAGMENT_EOF_MASKf 20738
#define FRAGMENT_IDf 20739
#define FRAGMENT_ID_ECC_ENf 20740
#define FRAGMENT_ID_TMf 20741
#define FRAGMENT_MASKf 20742
#define FRAGMENT_SOFf 20743
#define FRAGMENT_SOF_MASKf 20744
#define FRAGM_DISCf 20745
#define FRAGM_IDf 20746
#define FRAGM_TYPEf 20747
#define FRAG_CHECK_HDR_LENGTH_ERRORf 20748
#define FRAG_CHECK_HDR_LENGTH_ERROR_DISINTf 20749
#define FRAG_CHECK_IPV4_HDR0_LENGTH_ERRORf 20750
#define FRAG_CHECK_IPV4_HDR0_LENGTH_ERROR_DISINTf 20751
#define FRAG_CHECK_IPV4_HDR1_LENGTH_ERRORf 20752
#define FRAG_CHECK_IPV4_HDR1_LENGTH_ERROR_DISINTf 20753
#define FRAG_CHECK_TOTAL_LENGTH_ERRORf 20754
#define FRAG_CHECK_TOTAL_LENGTH_ERROR_DISINTf 20755
#define FRAG_COPY_TO_CPUf 20756
#define FRAG_DROPf 20757
#define FRAG_DROP_UPTO_EOFf 20758
#define FRAG_ENf 20759
#define FRAG_HDR_LENGTHf 20760
#define FRAG_HEADER_ECC_ENf 20761
#define FRAG_HEADER_TMf 20762
#define FRAG_IDf 20763
#define FRAG_ID_MASKf 20764
#define FRAG_ID_PAR_ENf 20765
#define FRAG_ID_PDAf 20766
#define FRAG_ID_TMf 20767
#define FRAG_IPV4_HDR0_LENGTHf 20768
#define FRAG_IPV4_HDR1_LENGTHf 20769
#define FRAG_LOCf 20770
#define FRAG_MTUf 20771
#define FRAG_PACKET_ECC_ENf 20772
#define FRAG_PACKET_TMf 20773
#define FRAG_QIDf 20774
#define FRAG_REMAINING_BYTE_COUNTf 20775
#define FRAG_SOPf 20776
#define FRAG_TOTAL_HDR0_LENGTHf 20777
#define FRAG_VALIDf 20778
#define FRAMECOUNTf 20779
#define FRAMELEN_ADJf 20780
#define FRAMES_DISCARDEDf 20781
#define FRAMES_PER_CONTEXTf 20782
#define FRAMES_RECEIVEDf 20783
#define FRAME_BYTE_COUNTf 20784
#define FRAME_CRC_ERROR_INT_ENABLEf 20785
#define FRAME_CRC_ERROR_INT_STATUSf 20786
#define FRAME_DISCARD_ERRORf 20787
#define FRAME_DISCARD_ERROR_DISINTf 20788
#define FRAME_FCS_ENABLEf 20789
#define FRAME_INDEXf 20790
#define FRAME_IN_DROP_STATEf 20791
#define FRAME_LENf 20792
#define FRAME_LENGTHf 20793
#define FRAME_LIST_ROLLOVERf 20794
#define FRAME_LIST_ROLLOVER_ENABLEf 20795
#define FRAME_LIST_SIZEf 20796
#define FRAME_NUMBERf 20797
#define FRAME_PTRf 20798
#define FRAME_TYPEf 20799
#define FRAMING_ERROR_INT_ENABLEf 20800
#define FRAMING_ERROR_INT_LOG_VALIDf 20801
#define FRAMING_ERROR_INT_STATUSf 20802
#define FRAMING_ERROR_LOG_ENABLEf 20803
#define FRBDBFCHPf 20804
#define FRBDBFCLPf 20805
#define FRBDBRJCTf 20806
#define FRBDBRNGVAL0f 20807
#define FRBDBRNGVAL1f 20808
#define FRBDBRNGVAL2f 20809
#define FRBDBRNGVAL3f 20810
#define FRBDBTH0f 20811
#define FRBDBTH1f 20812
#define FRBDBTH2f 20813
#define FRCEGQOFPFCf 20814
#define FRCILKNOOBTXINTF0f 20815
#define FRCILKNOOBTXINTF1f 20816
#define FRCILKNOOBTXLANESf 20817
#define FRCIPTCDf 20818
#define FRCLNKNUMf 20819
#define FRCLNKNUMHIGHf 20820
#define FRCLNKSHIGHf 20821
#define FRCNIFCLSBENf 20822
#define FRCNIFCLSBFCf 20823
#define FRCNIFFASTLLFCf 20824
#define FRCNIFLLVLENf 20825
#define FRCNIFLNKFCf 20826
#define FRCSCHCHNPORTFCf 20827
#define FRCSCHCPUPORTFCf 20828
#define FRCSCHDEVFCf 20829
#define FRCSCHERPFCf 20830
#define FRCSCHHRFCf 20831
#define FRCSCHOFPHRFCf 20832
#define FRCSCHRCLPORTFCf 20833
#define FRC_EGQ_PFCf 20834
#define FRC_ILKN_OOB_TX_0_INTFf 20835
#define FRC_ILKN_OOB_TX_0_LANESf 20836
#define FRC_ILKN_OOB_TX_1_INTFf 20837
#define FRC_ILKN_OOB_TX_1_LANESf 20838
#define FRC_IPT_CDf 20839
#define FRC_LNKS_HIGHf 20840
#define FRC_LNK_NUMf 20841
#define FRC_LNK_NUM_HIGHf 20842
#define FRC_NIF_FAST_LLFCf 20843
#define FRC_NIF_LLVL_ENf 20844
#define FRC_NIF_LNK_FCf 20845
#define FRC_NIF_PFCf 20846
#define FRC_NIF_PFC_ENf 20847
#define FRC_SCH_DEV_FCf 20848
#define FRC_SCH_ERP_FCf 20849
#define FRC_SCH_ERP_TC_FCf 20850
#define FRC_SCH_IF_FCf 20851
#define FRC_SCH_PFCf 20852
#define FRDBCOUNTFLMCf 20853
#define FRDBCOUNTMNMCf 20854
#define FRDBCOUNTUCf 20855
#define FRDBFLMCMINOCf 20856
#define FRDBFLMCRJCTf 20857
#define FRDBMINOCf 20858
#define FRDBMNMCMINOCf 20859
#define FRDBMNMCRJCTf 20860
#define FRDBUCRJCTf 20861
#define FREEf 20862
#define FREEBDBCOUNTf 20863
#define FREEBDBMINOCf 20864
#define FREEBDBOVFf 20865
#define FREEBDBOVFMASKf 20866
#define FREEBDBPROTERRMASKf 20867
#define FREEBDBUNFf 20868
#define FREEBDBUNFMASKf 20869
#define FREEBUFFERMEMORYf 20870
#define FREEDESCRIPTORMEMORYf 20871
#define FREEFLAGBITMAPf 20872
#define FREELISTf 20873
#define FREELIST0f 20874
#define FREELIST1f 20875
#define FREEPCBFIFOINITDONEf 20876
#define FREEPCBMEMORYECCERRORMASK_N_MASKf 20877
#define FREEPCBMEMORYECCERROR_Nf 20878
#define FREEPCBSECCERROR_Nf 20879
#define FREEPCBSECCERROR_N_MASKf 20880
#define FREEZE_IP_CNTSf 20881
#define FREEZE_IP_DROPf 20882
#define FREEZE_OP_DROPf 20883
#define FREE_BDB_COUNTf 20884
#define FREE_BDB_MIN_OCf 20885
#define FREE_BDB_OVFf 20886
#define FREE_BDB_OVF_MASKf 20887
#define FREE_BDB_PROT_ERR_MASKf 20888
#define FREE_BDB_UNFf 20889
#define FREE_BDB_UNF_MASKf 20890
#define FREE_BUFFER_MEMORYf 20891
#define FREE_CACHE_FIFO_CORRECTED_ECC_ERRORf 20892
#define FREE_CACHE_FIFO_CORRECTED_ECC_ERROR_0_DISINTf 20893
#define FREE_CACHE_FIFO_UNCORRECTED_ECC_ERRORf 20894
#define FREE_CACHE_FIFO_UNCORRECTED_ECC_ERROR_0_DISINTf 20895
#define FREE_CACHE_FULL_ERRORf 20896
#define FREE_CACHE_FULL_ERROR_DISINTf 20897
#define FREE_CACHE_THRESHf 20898
#define FREE_CHAIN_FIFO0_AEMPTYf 20899
#define FREE_CHAIN_FIFO0_AEMPTY_DISINTf 20900
#define FREE_CHAIN_FIFO0_AFULLf 20901
#define FREE_CHAIN_FIFO0_AFULL_DISINTf 20902
#define FREE_CHAIN_FIFO0_DISABLE_ECCf 20903
#define FREE_CHAIN_FIFO0_ECC_CORRUPTf 20904
#define FREE_CHAIN_FIFO1_AEMPTYf 20905
#define FREE_CHAIN_FIFO1_AEMPTY_DISINTf 20906
#define FREE_CHAIN_FIFO1_AFULLf 20907
#define FREE_CHAIN_FIFO1_AFULL_DISINTf 20908
#define FREE_CHAIN_FIFO1_DISABLE_ECCf 20909
#define FREE_CHAIN_FIFO1_ECC_CORRUPTf 20910
#define FREE_CHAIN_FIFO2_AEMPTYf 20911
#define FREE_CHAIN_FIFO2_AEMPTY_DISINTf 20912
#define FREE_CHAIN_FIFO2_AFULLf 20913
#define FREE_CHAIN_FIFO2_AFULL_DISINTf 20914
#define FREE_CHAIN_FIFO2_DISABLE_ECCf 20915
#define FREE_CHAIN_FIFO2_ECC_CORRUPTf 20916
#define FREE_CHAIN_FIFO3_AEMPTYf 20917
#define FREE_CHAIN_FIFO3_AEMPTY_DISINTf 20918
#define FREE_CHAIN_FIFO3_AFULLf 20919
#define FREE_CHAIN_FIFO3_AFULL_DISINTf 20920
#define FREE_CHAIN_FIFO3_DISABLE_ECCf 20921
#define FREE_CHAIN_FIFO3_ECC_CORRUPTf 20922
#define FREE_CHAIN_FIFO_AEMPTY_THRESHf 20923
#define FREE_CHAIN_FIFO_AFULL_THRESHf 20924
#define FREE_DESCRIPTOR_MEMORYf 20925
#define FREE_HEADf 20926
#define FREE_LIST_BPf 20927
#define FREE_LIST_BP_HYSTERESISf 20928
#define FREE_LIST_BP_THRESHOLDf 20929
#define FREE_LIST_DEPTHf 20930
#define FREE_LIST_ENABLEf 20931
#define FREE_LIST_HEAD_PTRf 20932
#define FREE_LIST_HW_INIT_ENABLEf 20933
#define FREE_LIST_INITf 20934
#define FREE_LIST_LOW_WATERMARKf 20935
#define FREE_LIST_LOW_WATERMARK_UPDf 20936
#define FREE_LIST_NO_MORE_ITAGS_DISINTf 20937
#define FREE_LIST_NUM_FREEf 20938
#define FREE_LIST_OUT_OF_RANGEf 20939
#define FREE_LIST_OUT_OF_RANGE_DISINTf 20940
#define FREE_LIST_OUT_OF_RANGE_HALT_ENf 20941
#define FREE_LIST_OVERFLOWf 20942
#define FREE_LIST_OVERFLOW_DISINTf 20943
#define FREE_LIST_OVERFLOW_HALT_ENf 20944
#define FREE_LIST_TAIL_PTRf 20945
#define FREE_LIST_UNDERFLOW_PKT_CNTf 20946
#define FREE_LIST_UNDERFLOW_PKT_CNT_DISINTf 20947
#define FREE_LOC_COUNTf 20948
#define FREE_LOC_OVERFLOWf 20949
#define FREE_LOC_UNDERRUNf 20950
#define FREE_LOC_WATERMARKf 20951
#define FREE_PAGE_FIFO0_CORRECTED_ERRORf 20952
#define FREE_PAGE_FIFO0_CORRECTED_ERROR_DISINTf 20953
#define FREE_PAGE_FIFO0_DISABLE_ECCf 20954
#define FREE_PAGE_FIFO0_ERROR_ADDRf 20955
#define FREE_PAGE_FIFO0_FORCE_ECC_ERRORf 20956
#define FREE_PAGE_FIFO0_TMf 20957
#define FREE_PAGE_FIFO0_UNCORRECTED_ERRORf 20958
#define FREE_PAGE_FIFO0_UNCORRECTED_ERROR_DISINTf 20959
#define FREE_PAGE_FIFO1_CORRECTED_ERRORf 20960
#define FREE_PAGE_FIFO1_CORRECTED_ERROR_DISINTf 20961
#define FREE_PAGE_FIFO1_DISABLE_ECCf 20962
#define FREE_PAGE_FIFO1_ERROR_ADDRf 20963
#define FREE_PAGE_FIFO1_FORCE_ECC_ERRORf 20964
#define FREE_PAGE_FIFO1_TMf 20965
#define FREE_PAGE_FIFO1_UNCORRECTED_ERRORf 20966
#define FREE_PAGE_FIFO1_UNCORRECTED_ERROR_DISINTf 20967
#define FREE_PAGE_FIFO2_CORRECTED_ERRORf 20968
#define FREE_PAGE_FIFO2_CORRECTED_ERROR_DISINTf 20969
#define FREE_PAGE_FIFO2_DISABLE_ECCf 20970
#define FREE_PAGE_FIFO2_ERROR_ADDRf 20971
#define FREE_PAGE_FIFO2_FORCE_ECC_ERRORf 20972
#define FREE_PAGE_FIFO2_TMf 20973
#define FREE_PAGE_FIFO2_UNCORRECTED_ERRORf 20974
#define FREE_PAGE_FIFO2_UNCORRECTED_ERROR_DISINTf 20975
#define FREE_PAGE_FIFO3_CORRECTED_ERRORf 20976
#define FREE_PAGE_FIFO3_CORRECTED_ERROR_DISINTf 20977
#define FREE_PAGE_FIFO3_DISABLE_ECCf 20978
#define FREE_PAGE_FIFO3_ERROR_ADDRf 20979
#define FREE_PAGE_FIFO3_FORCE_ECC_ERRORf 20980
#define FREE_PAGE_FIFO3_TMf 20981
#define FREE_PAGE_FIFO3_UNCORRECTED_ERRORf 20982
#define FREE_PAGE_FIFO3_UNCORRECTED_ERROR_DISINTf 20983
#define FREE_PAGE_FIFO4_CORRECTED_ERRORf 20984
#define FREE_PAGE_FIFO4_CORRECTED_ERROR_DISINTf 20985
#define FREE_PAGE_FIFO4_DISABLE_ECCf 20986
#define FREE_PAGE_FIFO4_ERROR_ADDRf 20987
#define FREE_PAGE_FIFO4_FORCE_ECC_ERRORf 20988
#define FREE_PAGE_FIFO4_TMf 20989
#define FREE_PAGE_FIFO4_UNCORRECTED_ERRORf 20990
#define FREE_PAGE_FIFO4_UNCORRECTED_ERROR_DISINTf 20991
#define FREE_PCBS_ECC__N_B_ERR_MASKf 20992
#define FREE_PCBS_INITIATE_ECC_N_B_ERRf 20993
#define FREE_PCB_FIFO_INIT_DONEf 20994
#define FREE_PCB_MEMORY_ECC__N_B_ERR_MASKf 20995
#define FREE_PCB_MEMORY_INITIATE_ECC_N_B_ERRf 20996
#define FREE_PCB_WATERMARK_MINf 20997
#define FREE_POINTERf 20998
#define FREE_PTRf 20999
#define FREE_TAG_THRESHf 21000
#define FREE_TAILf 21001
#define FREE_XQ_POINTERf 21002
#define FREE_XQ_POINTER_ECCf 21003
#define FREQDETRESTART_ENf 21004
#define FREQDETRETRY_ENf 21005
#define FREQUENCYf 21006
#define FREQ_CHANGE_DLL_OFFf 21007
#define FREQ_CHANGE_DONE_HOLD_CLEARf 21008
#define FREQ_CHANGE_DONE_HOLD_ENf 21009
#define FREQ_CHANGE_ENABLEf 21010
#define FREQ_DET_DISf 21011
#define FREQ_MONITOR_ENf 21012
#define FRFLMCDBFCHPf 21013
#define FRFLMCDBFCLPf 21014
#define FRFLMLDBRNGVAL0f 21015
#define FRFLMLDBRNGVAL1f 21016
#define FRFLMLDBRNGVAL2f 21017
#define FRFLMLDBRNGVAL3f 21018
#define FRFLMULDBTH0f 21019
#define FRFLMULDBTH1f 21020
#define FRFLMULDBTH2f 21021
#define FRMERRCNTf 21022
#define FRMERRCNTOVFf 21023
#define FRM_TAG_0f 21024
#define FRM_TAG_1f 21025
#define FROM_MEMCf 21026
#define FROM_PORT_REQUESTSf 21027
#define FROM_REGf 21028
#define FRTf 21029
#define FRUCDBFCHPf 21030
#define FRUCDBFCLPf 21031
#define FRUNDBRNGVAL0f 21032
#define FRUNDBRNGVAL1f 21033
#define FRUNDBRNGVAL2f 21034
#define FRUNDBRNGVAL3f 21035
#define FRUNDBTH0f 21036
#define FRUNDBTH1f 21037
#define FRUNDBTH2f 21038
#define FRXDf 21039
#define FRXDVf 21040
#define FRXENDf 21041
#define FRXERRORf 21042
#define FR_BDB_FC_HPf 21043
#define FR_BDB_FC_LPf 21044
#define FR_BDB_RJCTf 21045
#define FR_BDB_RNG_VAL_0f 21046
#define FR_BDB_RNG_VAL_1f 21047
#define FR_BDB_RNG_VAL_2f 21048
#define FR_BDB_RNG_VAL_3f 21049
#define FR_BDB_TH_0f 21050
#define FR_BDB_TH_1f 21051
#define FR_BDB_TH_2f 21052
#define FR_BD_COUNTf 21053
#define FR_DB_COUNT_FLMCf 21054
#define FR_DB_COUNT_MNMCf 21055
#define FR_DB_COUNT_UCf 21056
#define FR_DB_FLMC_MIN_OCf 21057
#define FR_DB_FLMC_RJCTf 21058
#define FR_DB_MIN_OCf 21059
#define FR_DB_MNMC_MIN_OCf 21060
#define FR_DB_MNMC_RJCTf 21061
#define FR_DB_UC_RJCTf 21062
#define FR_DMT_MEM_CORRECTED_ERRORf 21063
#define FR_DMT_MEM_CORRECTED_ERROR_DINSTf 21064
#define FR_DMT_MEM_ECC_ERROR_ADDRESSf 21065
#define FR_DMT_MEM_ENABLE_ECCf 21066
#define FR_DMT_MEM_FORCE_UNCORRECTABLE_ERRORf 21067
#define FR_DMT_MEM_UNCORRECTED_ERRORf 21068
#define FR_DMT_MEM_UNCORRECTED_ERROR_DINSTf 21069
#define FR_FL_MC_DB_FC_HPf 21070
#define FR_FL_MC_DB_FC_LPf 21071
#define FR_FL_MC_DB_ROLL_OVERf 21072
#define FR_FL_MC_DB_ROLL_OVER_MASKf 21073
#define FR_FL_MC_OCB_TH_SEL_THf 21074
#define FR_FL_ML_DB_RNG_VAL_0f 21075
#define FR_FL_ML_DB_RNG_VAL_1f 21076
#define FR_FL_ML_DB_RNG_VAL_2f 21077
#define FR_FL_ML_DB_RNG_VAL_3f 21078
#define FR_FL_MUL_DB_TH_0f 21079
#define FR_FL_MUL_DB_TH_1f 21080
#define FR_FL_MUL_DB_TH_2f 21081
#define FR_MN_MC_DB_ROLL_OVERf 21082
#define FR_MN_MC_DB_ROLL_OVER_MASKf 21083
#define FR_OCB_COUNT_FL_MCf 21084
#define FR_OCB_COUNT_UCf 21085
#define FR_RSRC_DYN_TH_ENABLEf 21086
#define FR_RSRC_MAX_TH_SIGNf 21087
#define FR_RSRC_MAX_TH_VALf 21088
#define FR_SF_BUFFER_ENABLE_ECCf 21089
#define FR_SF_BUFFER_FORCE_UNCORRECTABLE_ERRORf 21090
#define FR_SF_BUFFER_LOWER_A_CORRECTED_ERRORf 21091
#define FR_SF_BUFFER_LOWER_A_CORRECTED_ERROR_DINSTf 21092
#define FR_SF_BUFFER_LOWER_A_ECC_ERROR_ADDRESSf 21093
#define FR_SF_BUFFER_LOWER_A_UNCORRECTED_ERRORf 21094
#define FR_SF_BUFFER_LOWER_A_UNCORRECTED_ERROR_DINSTf 21095
#define FR_SF_BUFFER_LOWER_B_CORRECTED_ERRORf 21096
#define FR_SF_BUFFER_LOWER_B_CORRECTED_ERROR_DINSTf 21097
#define FR_SF_BUFFER_LOWER_B_ECC_ERROR_ADDRESSf 21098
#define FR_SF_BUFFER_LOWER_B_UNCORRECTED_ERRORf 21099
#define FR_SF_BUFFER_LOWER_B_UNCORRECTED_ERROR_DINSTf 21100
#define FR_SF_BUFFER_UPPER_A_CORRECTED_ERRORf 21101
#define FR_SF_BUFFER_UPPER_A_CORRECTED_ERROR_DINSTf 21102
#define FR_SF_BUFFER_UPPER_A_ECC_ERROR_ADDRESSf 21103
#define FR_SF_BUFFER_UPPER_A_UNCORRECTED_ERRORf 21104
#define FR_SF_BUFFER_UPPER_A_UNCORRECTED_ERROR_DINSTf 21105
#define FR_SF_BUFFER_UPPER_B_CORRECTED_ERRORf 21106
#define FR_SF_BUFFER_UPPER_B_CORRECTED_ERROR_DINSTf 21107
#define FR_SF_BUFFER_UPPER_B_ECC_ERROR_ADDRESSf 21108
#define FR_SF_BUFFER_UPPER_B_UNCORRECTED_ERRORf 21109
#define FR_SF_BUFFER_UPPER_B_UNCORRECTED_ERROR_DINSTf 21110
#define FR_TREX2_DEBUG_ENABLEf 21111
#define FR_UC_DB_FC_HPf 21112
#define FR_UC_DB_FC_LPf 21113
#define FR_UC_DB_ROLL_OVERf 21114
#define FR_UC_DB_ROLL_OVER_MASKf 21115
#define FR_UC_OCB_TH_SEL_THf 21116
#define FR_UN_DB_RNG_VAL_0f 21117
#define FR_UN_DB_RNG_VAL_1f 21118
#define FR_UN_DB_RNG_VAL_2f 21119
#define FR_UN_DB_RNG_VAL_3f 21120
#define FR_UN_DB_TH_0f 21121
#define FR_UN_DB_TH_1f 21122
#define FR_UN_DB_TH_2f 21123
#define FSCELLCNTf 21124
#define FSCELLCNTOf 21125
#define FSCELLSCOUNTERf 21126
#define FSCELLSCOUNTEROVFf 21127
#define FSCENf 21128
#define FSCEOPSIZEERRf 21129
#define FSCFRAGNUMERRf 21130
#define FSCHAN_BUSYf 21131
#define FSCMISSINGSOPERRf 21132
#define FSCPKTSIZEERRf 21133
#define FSCSEQUENCEERRf 21134
#define FSCSONTSERRf 21135
#define FSCSOPINTRMOPERRf 21136
#define FSDESTDEVIDf 21137
#define FSDESTDEVIDMASKf 21138
#define FSDESTPORTIDf 21139
#define FSDESTPORTIDMASKf 21140
#define FSDROPCOUNTf 21141
#define FSDROPCOUNTOVFf 21142
#define FSFCOMPODDEVENf 21143
#define FSF_COMP_ODD_EVENf 21144
#define FSF_PAR_ERRORf 21145
#define FSF_PAR_ERROR_INITf 21146
#define FSF_PAR_ERROR_MASKf 21147
#define FSMf 21148
#define FSMECCMASKf 21149
#define FSMEXTf 21150
#define FSMEXTH_INITIATE_PAR_ERRf 21151
#define FSMEXTH_PARITY_ERR_MASKf 21152
#define FSMEXTL_INITIATE_PAR_ERRf 21153
#define FSMEXTL_PARITY_ERR_MASKf 21154
#define FSMH_INITIATE_PAR_ERRf 21155
#define FSMH_PARITY_ERR_MASKf 21156
#define FSML_INITIATE_PAR_ERRf 21157
#define FSML_PARITY_ERR_MASKf 21158
#define FSMMAXBURSTf 21159
#define FSMMAXRATEf 21160
#define FSMMCL_INITIATE_PAR_ERRf 21161
#define FSMMCL_PARITY_ERR_MASKf 21162
#define FSMMCM_INITIATE_PAR_ERRf 21163
#define FSMMCM_PARITY_ERR_MASKf 21164
#define FSMPSf 21165
#define FSMRQDELAYBYQUEUEf 21166
#define FSMRQDELAYCOUNTERf 21167
#define FSMRQDELAYQUEUEf 21168
#define FSMRQFLOWSTATUSCOUNTERf 21169
#define FSMRQFLOWSTATUSCOUNTEROVERFLOWf 21170
#define FSMRQMEMECCERRf 21171
#define FSMRQMEMECCERRMASKf 21172
#define FSMRQMEMECCONEERRFIXEDf 21173
#define FSMRQMEMECCONEERRFIXEDMASKf 21174
#define FSMRQMEM_ECC_1B_ERR_MASKf 21175
#define FSMRQMEM_ECC_2B_ERR_MASKf 21176
#define FSMRQMEM_INITIATE_ECC_1B_ERRf 21177
#define FSMRQMEM_INITIATE_ECC_2B_ERRf 21178
#define FSMRQREQQUEUESf 21179
#define FSMRQ_CTRLf 21180
#define FSMRQ_DELAY_BY_QUEUEf 21181
#define FSMRQ_DELAY_COUNTERf 21182
#define FSMRQ_DELAY_QUEUEf 21183
#define FSMRQ_FLOW_STATUS_COUNTERf 21184
#define FSMRQ_FLOW_STATUS_COUNTER_OVERFLOWf 21185
#define FSMRQ_REQ_QUEUESf 21186
#define FSMTHMULf 21187
#define FSMUCL_INITIATE_PAR_ERRf 21188
#define FSMUCL_PARITY_ERR_MASKf 21189
#define FSMUCM_INITIATE_PAR_ERRf 21190
#define FSMUCM_PARITY_ERR_MASKf 21191
#define FSM_ECC_ERRORf 21192
#define FSM_ECC_ERROR_FIXEDf 21193
#define FSM_ECC_ERROR_FIXED_MASKf 21194
#define FSM_ECC_ERROR_MASKf 21195
#define FSM_MAX_BURSTf 21196
#define FSM_MAX_RATEf 21197
#define FSM_PORT_A_1B_ECC_ERROR_INITf 21198
#define FSM_PORT_A_2B_ECC_ERROR_INITf 21199
#define FSM_PORT_B_1B_ECC_ERROR_INITf 21200
#define FSM_PORT_B_2B_ECC_ERROR_INITf 21201
#define FSM_TH_MULf 21202
#define FSOVERRIDEf 21203
#define FSRD_0_INITf 21204
#define FSRD_0_MD_STf 21205
#define FSRD_0_RESETf 21206
#define FSRD_1_INITf 21207
#define FSRD_1_MD_STf 21208
#define FSRD_1_RESETf 21209
#define FSRD_2_INITf 21210
#define FSRD_2_MD_STf 21211
#define FSRD_2_RESETf 21212
#define FSRD_3_MD_STf 21213
#define FSRD_4_MD_STf 21214
#define FSRD_5_MD_STf 21215
#define FSRD_6_MD_STf 21216
#define FSRD_7_MD_STf 21217
#define FSRD_8_MD_STf 21218
#define FSRD_N_SYNC_STATUS_CHANGEDf 21219
#define FSRD_N_SYNC_STATUS_CHANGED_MASKf 21220
#define FSRD_N_TXD_1G_FIFO_ERR_CHANGED_MASKf 21221
#define FSRD_N_TXPLL_LOCK_CHANGEDf 21222
#define FSRD_N_TXPLL_LOCK_CHANGED_MASKf 21223
#define FSRFf 21224
#define FSR_128_SOP_CNTf 21225
#define FSR_128_SOP_CNT_OVFf 21226
#define FSR_MC_SOP_CNTf 21227
#define FSR_MC_SOP_CNT_OVFf 21228
#define FSR_UC_SOP_CNTf 21229
#define FSR_UC_SOP_CNT_OVFf 21230
#define FSTRIGGERf 21231
#define FST_EXT_IN_SELf 21232
#define FSVALUEf 21233
#define FS_CELLS_COUNTERf 21234
#define FS_CELLS_COUNTER_OVFf 21235
#define FS_CELL_CNTf 21236
#define FS_CELL_CNT_OVFf 21237
#define FS_DEST_DEV_IDf 21238
#define FS_DEST_DEV_ID_MASKf 21239
#define FS_DEST_PORT_IDf 21240
#define FS_DEST_PORT_ID_MASKf 21241
#define FS_DROP_COUNTf 21242
#define FS_DROP_COUNT_OVFf 21243
#define FS_MGRf 21244
#define FS_OVERRIDEf 21245
#define FS_TIMEOUT_CALIBf 21246
#define FS_TRIGGERf 21247
#define FS_VALUEf 21248
#define FTMHMIRRDISf 21249
#define FTMHVERSIONf 21250
#define FTMH_DP_OVERWRITEf 21251
#define FTMH_EXTf 21252
#define FTMH_LB_KEY_EXT_ENf 21253
#define FTMH_LB_KEY_EXT_ENABLEf 21254
#define FTMH_LB_KEY_EXT_MODEf 21255
#define FTMH_RESERVED_VALUEf 21256
#define FTMH_STACKING_EXT_ENABLEf 21257
#define FTMH_VERSIONf 21258
#define FT_DISABLEf 21259
#define FT_ERRORf 21260
#define FT_FIRSTf 21261
#define FT_FIRST_PACKETf 21262
#define FT_LASTf 21263
#define FT_LAST_PACKETf 21264
#define FT_PACKET_NUMf 21265
#define FT_PKT_NUMf 21266
#define FT_REFRESH_ENABLEf 21267
#define FT_REFRESH_MAXf 21268
#define FULLf 21269
#define FULLDf 21270
#define FULLERRCNTf 21271
#define FULLNESSf 21272
#define FULLNESS_WATERMARKf 21273
#define FULLSTATUSf 21274
#define FULLUPDf 21275
#define FULLUSCNTOVFf 21276
#define FULLUSCNTOVFMASKf 21277
#define FULL_CELL_PENDINGf 21278
#define FULL_CNTf 21279
#define FULL_DUPf 21280
#define FULL_ENABLEf 21281
#define FULL_ERR_CNTf 21282
#define FULL_KEYf 21283
#define FULL_LEVELf 21284
#define FULL_LINE_ZERO_ENf 21285
#define FULL_MASKf 21286
#define FULL_MODEf 21287
#define FULL_NAKf 21288
#define FULL_NODEf 21289
#define FULL_STATEf 21290
#define FULL_STATUSf 21291
#define FULL_STICKYf 21292
#define FULL_THD_OFFSETf 21293
#define FULL_THRESHf 21294
#define FULL_UPD_FIFO_ERRORf 21295
#define FULL_UPD_FIFO_ERROR_DISINTf 21296
#define FULL_USCNT_OVFf 21297
#define FULL_USCNT_OVF_MASKf 21298
#define FUL_ADR_BYTESf 21299
#define FUNC0_ENf 21300
#define FUNC1_IARR_1_SIZEf 21301
#define FUNC1_IARR_2_SIZEf 21302
#define FUNCTION_MODE_SELf 21303
#define FUNCTION_NUMf 21304
#define FUNC_MODE_SELf 21305
#define FUNC_NUMBERf 21306
#define FUNNEL_FIFO_TMf 21307
#define FUSEDISABLEf 21308
#define FUSERELOADPERPUf 21309
#define FUSE_DATA_ORf 21310
#define FWCf 21311
#define FWDf 21312
#define FWDACTCONTROLf 21313
#define FWDACTCOUNTERPOINTERf 21314
#define FWDACTCOUNTERPOINTERSELECTORf 21315
#define FWDACTDESTINATIONf 21316
#define FWDACTDESTINATIONADDVSIf 21317
#define FWDACTDESTINATIONADDVSISHIFTf 21318
#define FWDACTDESTINATIONVALIDf 21319
#define FWDACTDROPPRECEDENCEf 21320
#define FWDACTDROPPRECEDENCEMETERCOMMANDf 21321
#define FWDACTDROPPRECEDENCEMETERCOMMANDVALIDf 21322
#define FWDACTDROPPRECEDENCEVALIDf 21323
#define FWDACTETHERNETPOLICERPOINTERf 21324
#define FWDACTETHERNETPOLICERPOINTERVALIDf 21325
#define FWDACTFWDOFFSETINDEXf 21326
#define FWDACTFWDOFFSETINDEXVALIDf 21327
#define FWDACTLEARNDISABLEf 21328
#define FWDACTMETERPOINTERf 21329
#define FWDACTMETERPOINTERSELECTORf 21330
#define FWDACTSELf 21331
#define FWDACTTRAFFICCLASSf 21332
#define FWDACTTRAFFICCLASSVALIDf 21333
#define FWDACTTRAPf 21334
#define FWD_00f 21335
#define FWD_000f 21336
#define FWD_001f 21337
#define FWD_01f 21338
#define FWD_010f 21339
#define FWD_011f 21340
#define FWD_10f 21341
#define FWD_100f 21342
#define FWD_101f 21343
#define FWD_11f 21344
#define FWD_110f 21345
#define FWD_111f 21346
#define FWD_ACTIONf 21347
#define FWD_ACT_BYPASS_FILTERINGf 21348
#define FWD_ACT_COUNTER_POINTERf 21349
#define FWD_ACT_COUNTER_POINTER_A_OVERWRITEf 21350
#define FWD_ACT_COUNTER_POINTER_B_OVERWRITEf 21351
#define FWD_ACT_COUNTER_POINTER_UPDATEf 21352
#define FWD_ACT_DA_TYPEf 21353
#define FWD_ACT_DA_TYPE_OVERWRITEf 21354
#define FWD_ACT_DESTINATIONf 21355
#define FWD_ACT_DESTINATION_ADD_VSIf 21356
#define FWD_ACT_DESTINATION_ADD_VSI_SHIFTf 21357
#define FWD_ACT_DESTINATION_OVERWRITEf 21358
#define FWD_ACT_DROP_PRECEDENCEf 21359
#define FWD_ACT_DROP_PRECEDENCE_METER_COMMANDf 21360
#define FWD_ACT_DROP_PRECEDENCE_METER_COMMAND_OVERWRITEf 21361
#define FWD_ACT_DROP_PRECEDENCE_OVERWRITEf 21362
#define FWD_ACT_EEIf 21363
#define FWD_ACT_EEI_OVERWRITEf 21364
#define FWD_ACT_ETHERNET_POLICER_POINTERf 21365
#define FWD_ACT_ETHERNET_POLICER_POINTER_OVERWRITEf 21366
#define FWD_ACT_FORWARDING_CODEf 21367
#define FWD_ACT_FORWARDING_CODE_OVERWRITEf 21368
#define FWD_ACT_FWD_OFFSET_FIXf 21369
#define FWD_ACT_FWD_OFFSET_INDEXf 21370
#define FWD_ACT_FWD_OFFSET_OVERWRITEf 21371
#define FWD_ACT_LEARN_DISABLEf 21372
#define FWD_ACT_METER_POINTERf 21373
#define FWD_ACT_METER_POINTER_A_OVERWRITEf 21374
#define FWD_ACT_METER_POINTER_B_OVERWRITEf 21375
#define FWD_ACT_METER_POINTER_UPDATEf 21376
#define FWD_ACT_OUT_LIFf 21377
#define FWD_ACT_OUT_LIF_OVERWRITEf 21378
#define FWD_ACT_PROFILE_INITIATE_PAR_ERRf 21379
#define FWD_ACT_PROFILE_PARITY_ERR_MASKf 21380
#define FWD_ACT_SELf 21381
#define FWD_ACT_TRAFFIC_CLASSf 21382
#define FWD_ACT_TRAFFIC_CLASS_OVERWRITEf 21383
#define FWD_ACT_TRAPf 21384
#define FWD_CODEf 21385
#define FWD_CODE_MASKf 21386
#define FWD_DATA_FORMATf 21387
#define FWD_DATA_OFFSETf 21388
#define FWD_FOUND_OFFSETf 21389
#define FWD_LMEP_PKTf 21390
#define FWD_PRCESSING_PROFILEf 21391
#define FWD_PROCESSING_PROFILEf 21392
#define FWD_TO_SMEf 21393
#define F_STAT_REGf 21394
#define F_UNIONf 21395
#define Gf 21396
#define GAINf 21397
#define GAINED_BYTE_ALIGNMENT_EVENTf 21398
#define GAINED_TIME_ALIGNMENT_EVEN_EVENTf 21399
#define GAINED_TIME_ALIGNMENT_ODD_EVENTf 21400
#define GBLf 21401
#define GBL_BUF_SHR_0f 21402
#define GBL_BUF_SHR_1f 21403
#define GBL_BUF_SHR_2f 21404
#define GBL_BUF_SHR_3f 21405
#define GBL_GUARENTEE_BW_LIMITf 21406
#define GBODE_TXFIFOf 21407
#define GBOD_RXFIFOf 21408
#define GBUFFS_CORRECTED_ERRORf 21409
#define GBUFFS_CORRECTED_ERROR_DISINTf 21410
#define GBUFFS_ENABLE_ECCf 21411
#define GBUFFS_FORCE_UNCORRECTABLE_ERRORf 21412
#define GBUFFS_UNCORRECTED_ERRORf 21413
#define GBUFFS_UNCORRECTED_ERROR_DISINTf 21414
#define GBUFF_MEM_TMf 21415
#define GB_PORT0f 21416
#define GB_PORT1f 21417
#define GB_PORT2f 21418
#define GB_PORT3f 21419
#define GCI2IPSBKFFBFMC0FCf 21420
#define GCI2IPSBKFFBFMC1FCf 21421
#define GCI2IPSBKFFBFMC2FCf 21422
#define GCI2IPSBKFFGFMCFCf 21423
#define GCI2IPSLB0FCf 21424
#define GCI2IPSLB1FCf 21425
#define GCI2IPSLB2FCf 21426
#define GCI2IPSLB3FCf 21427
#define GCI2IPTBKFFBFMCFCf 21428
#define GCI2IPTBKFFGFMCFCf 21429
#define GCI2IPTFMCFC0f 21430
#define GCI2IPTFMCFC1f 21431
#define GCI2IPTLB0FCf 21432
#define GCI2IPTLB1FCf 21433
#define GCI2IPTMCI0FCf 21434
#define GCI2IPTMCI1FCf 21435
#define GCIBCKOF2IPSBFMC0FCMAPf 21436
#define GCIBCKOF2IPSBFMC1FCMAPf 21437
#define GCIBCKOF2IPSBFMC2FCMAPf 21438
#define GCIBCKOF2IPSGFMCFCMAPf 21439
#define GCIBCKOF2IPTBFMCFCMAPf 21440
#define GCIBCKOF2IPTGFMCFCMAPf 21441
#define GCIBKFFMAXLEVELf 21442
#define GCILB2IPSBFMC0FCMAPf 21443
#define GCILB2IPSBFMC1FCMAPf 21444
#define GCILB2IPSBFMC2FCMAPf 21445
#define GCILB2IPSGFMCFCMAPf 21446
#define GCILB2IPTBFMCFCMAPf 21447
#define GCILB2IPTGFMCFCMAPf 21448
#define GCILBMAXVAL1f 21449
#define GCILBMAXVAL2f 21450
#define GCILBMAXVAL3f 21451
#define GCILBMAXVAL4f 21452
#define GCILINKLOADEVENTf 21453
#define GCILINKLOADWDPf 21454
#define GCILINKMASKf 21455
#define GCIMASKRESETHOLDPDf 21456
#define GCIMASKRESETTHf 21457
#define GCIMCICNTf 21458
#define GCIMCICNTOVFf 21459
#define GCIMCICNTSELf 21460
#define GCI_2_IPS_BKFF_BFMC_0_FCf 21461
#define GCI_2_IPS_BKFF_BFMC_1_FCf 21462
#define GCI_2_IPS_BKFF_BFMC_2_FCf 21463
#define GCI_2_IPS_BKFF_GFMC_FCf 21464
#define GCI_2_IPS_LB_0_FCf 21465
#define GCI_2_IPS_LB_1_FCf 21466
#define GCI_2_IPS_LB_2_FCf 21467
#define GCI_2_IPS_LB_3_FCf 21468
#define GCI_2_IPT_BKFF_BFMC_FCf 21469
#define GCI_2_IPT_BKFF_GFMC_FCf 21470
#define GCI_2_IPT_FMC_FC_0f 21471
#define GCI_2_IPT_FMC_FC_1f 21472
#define GCI_2_IPT_LB_0_FCf 21473
#define GCI_2_IPT_LB_1_FCf 21474
#define GCI_BCKOF_2_IPS_BFMC_0_FC_MAPf 21475
#define GCI_BCKOF_2_IPS_BFMC_1_FC_MAPf 21476
#define GCI_BCKOF_2_IPS_BFMC_2_FC_MAPf 21477
#define GCI_BCKOF_2_IPS_GFMC_FC_MAPf 21478
#define GCI_BCKOF_2_IPT_BFMC_FC_MAPf 21479
#define GCI_BCKOF_2_IPT_DTQ_MC_FC_MAPf 21480
#define GCI_BCKOF_2_IPT_GFMC_FC_MAPf 21481
#define GCI_BKFF_2_DTQ_MC_FCf 21482
#define GCI_BKFF_MAX_LEVELf 21483
#define GCI_LB_2_DTQ_MC_FCf 21484
#define GCI_LB_2_IPS_BFMC_0_FC_MAPf 21485
#define GCI_LB_2_IPS_BFMC_1_FC_MAPf 21486
#define GCI_LB_2_IPS_BFMC_2_FC_MAPf 21487
#define GCI_LB_2_IPS_GFMC_FC_MAPf 21488
#define GCI_LB_2_IPT_BFMC_FC_MAPf 21489
#define GCI_LB_2_IPT_DTQ_MC_FC_MAPf 21490
#define GCI_LB_2_IPT_GFMC_FC_MAPf 21491
#define GCI_LB_MAX_VAL_1f 21492
#define GCI_LB_MAX_VAL_2f 21493
#define GCI_LB_MAX_VAL_3f 21494
#define GCI_LB_MAX_VAL_4f 21495
#define GCI_LINK_LOAD_EVENTf 21496
#define GCI_LINK_LOAD_IPT_MUL_ENf 21497
#define GCI_LINK_LOAD_IPT_UNI_ENf 21498
#define GCI_LINK_LOAD_IRE_ENf 21499
#define GCI_LINK_LOAD_WDPf 21500
#define GCI_LINK_MASKf 21501
#define GCI_MASK_RESET_HOLD_PDf 21502
#define GCI_MASK_RESET_THf 21503
#define GCI_MCI_CNTf 21504
#define GCI_MCI_CNT_OVFf 21505
#define GCI_MCI_CNT_SELf 21506
#define GCI_SOURCEf 21507
#define GCI_TH_HIGHf 21508
#define GCI_TH_HIGH_0_Pf 21509
#define GCI_TH_HIGH_0_Sf 21510
#define GCI_TH_HIGH_1_Pf 21511
#define GCI_TH_HIGH_1_Sf 21512
#define GCI_TH_LOWf 21513
#define GCI_TH_LOW_0_Pf 21514
#define GCI_TH_LOW_0_Sf 21515
#define GCI_TH_LOW_1_Pf 21516
#define GCI_TH_LOW_1_Sf 21517
#define GCI_TH_MEDf 21518
#define GCI_TH_MED_0_Pf 21519
#define GCI_TH_MED_0_Sf 21520
#define GCI_TH_MED_1_Pf 21521
#define GCI_TH_MED_1_Sf 21522
#define GCI_VAL_2_FORCEf 21523
#define GCS_ENf 21524
#define GCS_IDf 21525
#define GDDR3DUMMYWRITEf 21526
#define GDDR_SYMMETRYf 21527
#define GENERALTRAPACTIONPROFILEFWDf 21528
#define GENERALTRAPACTIONPROFILESNPf 21529
#define GENERALTRAPDAf 21530
#define GENERALTRAPDABITSf 21531
#define GENERALTRAPENABLEf 21532
#define GENERALTRAPENABLEBMPf 21533
#define GENERALTRAPETHERNETTYPEf 21534
#define GENERALTRAPINVERSEBMPf 21535
#define GENERALTRAPIPPROTOCOLf 21536
#define GENERALTRAPL4PORTf 21537
#define GENERALTRAPL4PORTMASKf 21538
#define GENERALTRAPSUBTYPEf 21539
#define GENERALTRAPSUBTYPEMASKf 21540
#define GENERALUSEREGIONPROGRAMMEDf 21541
#define GENERAL_INT_MASK_REGf 21542
#define GENERAL_INT_REGf 21543
#define GENERAL_TRAP_ACTION_PROFILE_FWDf 21544
#define GENERAL_TRAP_ACTION_PROFILE_SNPf 21545
#define GENERAL_TRAP_DAf 21546
#define GENERAL_TRAP_DA_BITSf 21547
#define GENERAL_TRAP_ENABLEf 21548
#define GENERAL_TRAP_ENABLE_BMPf 21549
#define GENERAL_TRAP_ETHERNET_TYPEf 21550
#define GENERAL_TRAP_INVERSE_BMPf 21551
#define GENERAL_TRAP_IP_PROTOCOLf 21552
#define GENERAL_TRAP_L_4_PORTf 21553
#define GENERAL_TRAP_L_4_PORT_MASKf 21554
#define GENERAL_TRAP_SUB_TYPEf 21555
#define GENERAL_TRAP_SUB_TYPE_MASKf 21556
#define GEN_CALL_ENf 21557
#define GEN_PAR_DEFIP_DATAf 21558
#define GEN_PAR_FP_POLICY_1Xf 21559
#define GEN_PAR_FP_POLICY_2Xf 21560
#define GEN_PAR_FP_POLICY_3Xf 21561
#define GEN_PAR_FP_POLICY_4Xf 21562
#define GEN_PAR_FP_POLICY_6Xf 21563
#define GEN_PAR_L2_ENTRY_DATAf 21564
#define GEN_PAR_L2_ENTRY_DATA_WIDEf 21565
#define GEN_PAR_L3_UCAST_DATAf 21566
#define GEN_PAR_L3_UCAST_DATA_WIDEf 21567
#define GEN_PAR_XLAT0f 21568
#define GEN_PAR_XLAT1f 21569
#define GEN_PLL_BYPf 21570
#define GEN_PLL_LOCKf 21571
#define GEN_PLL_STATf 21572
#define GE_PORT_BLOCK_MASKf 21573
#define GFMCFCMAPf 21574
#define GFMCMAXBURSTf 21575
#define GFMCMAXCRRATEf 21576
#define GFMC_FC_MAPf 21577
#define GFMC_MAX_BURSTf 21578
#define GFMC_MAX_CR_RATEf 21579
#define GFPORT_CLOCK_CONFIGf 21580
#define GGPSTROBEf 21581
#define GGP_ENABLEf 21582
#define GGP_OUT_OF_RANGE_MCf 21583
#define GGP_OUT_OF_RANGE_MC_DISINTf 21584
#define GGP_SEEN_ILLEGAL_PRIf 21585
#define GGP_TS_GRANT_TOO_SOONf 21586
#define GGP_TS_GRANT_TOO_SOON_DISINTf 21587
#define GIG_MDIO0_CL_SELf 21588
#define GIG_MDIO1_CL_SELf 21589
#define GIG_MDIO_CL_SELf 21590
#define GLBACKf 21591
#define GLBCMDf 21592
#define GLBCNTTRGf 21593
#define GLBENf 21594
#define GLBFCBDBf 21595
#define GLBFCFRDBFLMCf 21596
#define GLBFCFRDBUCf 21597
#define GLBLIQMRPRTCOUNTERf 21598
#define GLBLIQMRPRTCOUNTEROVERFLOWf 21599
#define GLBLREQf 21600
#define GLBL_IQM_RPRT_COUNTERf 21601
#define GLBL_IQM_RPRT_COUNTER_OVERFLOWf 21602
#define GLBL_VSC_128_MODEf 21603
#define GLBRJCTBDBf 21604
#define GLBRJCTDRAMDYNSPACEf 21605
#define GLBRJCTFRDBFLMCf 21606
#define GLBRJCTFRDBMNMCf 21607
#define GLBRJCTFRDBUCf 21608
#define GLBRJCTOCBDf 21609
#define GLBRSCTOEGQRCLOFPENf 21610
#define GLBRSCTORCLOFPHPCFGf 21611
#define GLBRSCTORCLOFPHPMAPf 21612
#define GLBRSCTORCLOFPLPCFGf 21613
#define GLBRSCTORCLOFPLPMAPf 21614
#define GLBRSCTOSCHRCLHRENf 21615
#define GLBRSCTOSCHRCLHRMAPf 21616
#define GLBRSCTOSCHRCLOFPENf 21617
#define GLB_FC_BDBf 21618
#define GLB_FC_FRDB_FLMCf 21619
#define GLB_FC_FRDB_UCf 21620
#define GLB_RJCT_BDBf 21621
#define GLB_RJCT_BDB_DYN_SPACEf 21622
#define GLB_RJCT_BUFF_DYN_SPACEf 21623
#define GLB_RJCT_DRAM_DYN_SPACEf 21624
#define GLB_RJCT_FRDB_FLMCf 21625
#define GLB_RJCT_FRDB_MNMCf 21626
#define GLB_RJCT_FRDB_UCf 21627
#define GLB_RJCT_OC_BDf 21628
#define GLB_RSC_TO_EGQ_RCL_PFC_ENf 21629
#define GLB_RSC_TO_HCFC_HP_CFGf 21630
#define GLB_RSC_TO_HCFC_HP_MAPf 21631
#define GLB_RSC_TO_HCFC_LP_CFGf 21632
#define GLB_RSC_TO_HCFC_LP_MAPf 21633
#define GLB_RSC_TO_RCL_PFC_HP_CFGf 21634
#define GLB_RSC_TO_RCL_PFC_HP_MAPf 21635
#define GLB_RSC_TO_RCL_PFC_LP_CFGf 21636
#define GLB_RSC_TO_RCL_PFC_LP_MAPf 21637
#define GLOBALf 21638
#define GLOBALCREDITCOUNTERf 21639
#define GLOBALCREDITCOUNTEROVERFLOWf 21640
#define GLOBALERRCNTf 21641
#define GLOBALFLOWSTATUSCOUNTERf 21642
#define GLOBALFLOWSTATUSCOUNTEROVERFLOWf 21643
#define GLOBALMETERPTRf 21644
#define GLOBAL_BASE_POINTERf 21645
#define GLOBAL_CNG_STATE_REPORT_ENABLEf 21646
#define GLOBAL_COUNTERf 21647
#define GLOBAL_CREDIT_COUNTERf 21648
#define GLOBAL_CREDIT_COUNTER_OVERFLOWf 21649
#define GLOBAL_ERR_CNTf 21650
#define GLOBAL_FLOW_STATUS_COUNTERf 21651
#define GLOBAL_FLOW_STATUS_COUNTER_OVERFLOWf 21652
#define GLOBAL_HDRM_COUNTf 21653
#define GLOBAL_HDRM_LIMITf 21654
#define GLOBAL_HDRM_RESERVEDf 21655
#define GLOBAL_HIGHf 21656
#define GLOBAL_HIGH0f 21657
#define GLOBAL_HIGH1f 21658
#define GLOBAL_METER_PTRf 21659
#define GLOBAL_PKT_HDR_ADJUSTf 21660
#define GLOBAL_PKT_HDR_ADJUST_SIGNf 21661
#define GLOBAL_ROUTEf 21662
#define GLOBAL_ROUTE0f 21663
#define GLOBAL_ROUTE1f 21664
#define GLOBAL_SHARED_FILL_STATE_ENf 21665
#define GLOBAL_SHARINGf 21666
#define GLOBAL_THRESH_HIf 21667
#define GLOBAL_THRESH_LOf 21668
#define GLOBAL_TIMERf 21669
#define GLOBAL_USED_PRI0_SHAREDf 21670
#define GLOBAL_USED_RED_SHAREDf 21671
#define GLOBAL_USED_YELLOW_SHAREDf 21672
#define GLPf 21673
#define GLVRf 21674
#define GL_ARRIVAL_TIMERf 21675
#define GMAC_RX_IDLE_CNT_THf 21676
#define GMAC_TX_IDLE_CNT_THf 21677
#define GMIIMODEf 21678
#define GMIIRXCRCCHECKENf 21679
#define GMIIRXIGNORECOMMAPOSITIONf 21680
#define GMIIRXIGNOREXMITIDLEf 21681
#define GMIIRXLANEENf 21682
#define GMIIRXMIDPKTPPMCOMPENf 21683
#define GMIIRXMINPKTLENGTHf 21684
#define GMIITWOPORTSMODEf 21685
#define GMIITXIPGLENGTHf 21686
#define GMIITXLANEENf 21687
#define GMIITXMINPKTLENGTHf 21688
#define GMII_EEE_LPI_TIMERf 21689
#define GMII_EEE_WAKE_TIMERf 21690
#define GMII_LPI_PREDICT_MODE_ENf 21691
#define GMII_LPI_PREDICT_THRESHOLDf 21692
#define GMII_PORT_BLOCK_MASKf 21693
#define GMII_TXCLK_DISf 21694
#define GMT_CORRECTED_ERRORf 21695
#define GMT_CORRECTED_ERROR_DISINTf 21696
#define GMT_ENABLE_ECCf 21697
#define GMT_FORCE_UNCORRECTABLE_ERRORf 21698
#define GMT_TMf 21699
#define GMT_UNCORRECTED_ERRORf 21700
#define GMT_UNCORRECTED_ERROR_DISINTf 21701
#define GOf 21702
#define GOA_SETf 21703
#define GOA_SET_ENABLEf 21704
#define GOODf 21705
#define GOODREPLIESCOUNTERf 21706
#define GOOD_COUNTf 21707
#define GOOD_REPLIES_COUNTERf 21708
#define GOOD_WAS_LOWf 21709
#define GOT_LOCKf 21710
#define GO_ACf 21711
#define GO_ATLf 21712
#define GP0f 21713
#define GP0_BUFFERf 21714
#define GP0_ECC_ENf 21715
#define GP0_ECC_ERRf 21716
#define GP0_RESETf 21717
#define GP0_TMf 21718
#define GP1f 21719
#define GP1_BUFFERf 21720
#define GP1_ECC_ENf 21721
#define GP1_ECC_ERRf 21722
#define GP1_RESETf 21723
#define GP1_TMf 21724
#define GP2f 21725
#define GP2_BUFFERf 21726
#define GP2_ECC_ENf 21727
#define GP2_ECC_ERRf 21728
#define GPENf 21729
#define GPIf 21730
#define GPIO10_PULL_DNf 21731
#define GPIO10_PULL_UPf 21732
#define GPIO11_PULL_DNf 21733
#define GPIO11_PULL_UPf 21734
#define GPIO4_PULL_DNf 21735
#define GPIO4_PULL_UPf 21736
#define GPIO5_PULL_DNf 21737
#define GPIO5_PULL_UPf 21738
#define GPIO6_PULL_DNf 21739
#define GPIO6_PULL_UPf 21740
#define GPIO7_PULL_DNf 21741
#define GPIO7_PULL_UPf 21742
#define GPIO8_PULL_DNf 21743
#define GPIO8_PULL_UPf 21744
#define GPIO9_PULL_DNf 21745
#define GPIO9_PULL_UPf 21746
#define GPIOASYNCINTENf 21747
#define GPIOEVENTf 21748
#define GPIOINPUTf 21749
#define GPIOINTf 21750
#define GPIOINTENf 21751
#define GPIOOUTf 21752
#define GPIO_0_SELf 21753
#define GPIO_1_SELf 21754
#define GPIO_INf 21755
#define GPIO_INTRf 21756
#define GPIO_OEf 21757
#define GPIO_OUTf 21758
#define GPIO_RST_OVERRIDEf 21759
#define GPIO_SELf 21760
#define GPIO_SELECTf 21761
#define GPOf 21762
#define GPORT_EEE_POWERDOWN_ENf 21763
#define GPORT_ENf 21764
#define GPORT_MIRRORf 21765
#define GPORT_MODE_BITSf 21766
#define GPTIMERf 21767
#define GP_CHANGE_DOT1Pf 21768
#define GP_CHANGE_DSCPf 21769
#define GP_DROPf 21770
#define GP_NEW_DOT1Pf 21771
#define GP_NEW_DSCPf 21772
#define GP_PRB_OEf 21773
#define GP_RESI_ECC_ENf 21774
#define GP_STARTCNTf 21775
#define GRANT2_ENABLEf 21776
#define GRANT40f 21777
#define GRANTCREDITf 21778
#define GRANTTAG7_SWITCH_ENABLEf 21779
#define GRANT_CMD_CNTf 21780
#define GRANT_CREDITf 21781
#define GRANT_CTXT_OVERRUNf 21782
#define GRANT_CTXT_OVERRUN_DISINTf 21783
#define GRANT_CTXT_UNDERRUNf 21784
#define GRANT_CTXT_UNDERRUN_DISINTf 21785
#define GRANT_DYNAMICf 21786
#define GRANT_SCENARIOf 21787
#define GRANT_SFI_DELAYf 21788
#define GRANT_STATUSf 21789
#define GRANT_STATUS_DISINTf 21790
#define GRANT_STBf 21791
#define GRANT_TO_DEQDONE_ERRORf 21792
#define GRANT_TO_DEQDONE_ERROR_DISINTf 21793
#define GRANT_TO_DEQDONE_ERROR_MASKf 21794
#define GRANT_TO_DEQ_WATERMARKf 21795
#define GREEN_DROPENDPOINTf 21796
#define GREEN_DROPSTARTPOINTf 21797
#define GREEN_MARKEDf 21798
#define GREEN_MAXDROPRATEf 21799
#define GREEN_SP0f 21800
#define GREEN_SP1f 21801
#define GREEN_SP2f 21802
#define GREEN_SP3f 21803
#define GREEN_TO_PIDf 21804
#define GREETHTYPECUSTOMf 21805
#define GREETHTYPEIPV4f 21806
#define GREETHTYPEIPV6f 21807
#define GREETHTYPEMPLSf 21808
#define GRE_ETH_TYPE_CUSTOMf 21809
#define GRE_ETH_TYPE_ETHERNETf 21810
#define GRE_ETH_TYPE_IPV4f 21811
#define GRE_ETH_TYPE_IPV6f 21812
#define GRE_ETH_TYPE_MPLSf 21813
#define GRE_KEY_ENTROPY_SIZEf 21814
#define GRE_PAYLOAD_IPV4f 21815
#define GRE_PAYLOAD_IPV6f 21816
#define GRE_TUNNELf 21817
#define GRE_TUNNEL_MASKf 21818
#define GRNTBYTES0f 21819
#define GRNTBYTES1f 21820
#define GRNTBYTES2f 21821
#define GRNTBYTES3f 21822
#define GRNT_BDBS_ENf 21823
#define GRNT_BUFFS_THf 21824
#define GRNT_BYTES_THf 21825
#define GROUP0_MODEf 21826
#define GROUP1_MODEf 21827
#define GROUP2_MODEf 21828
#define GROUP3_MODEf 21829
#define GROUP_ADDRf 21830
#define GROUP_ADDR_MASKf 21831
#define GROUP_ENABLEf 21832
#define GROUP_IDf 21833
#define GROUP_IP_ADDRf 21834
#define GROUP_IP_ADDR_LWR_64f 21835
#define GROUP_IP_ADDR_UNUSEDf 21836
#define GROUP_IP_ADDR_UPR_56f 21837
#define GROUP_MEMBERSf 21838
#define GROUP_NUMf 21839
#define GROUP_SHAPER_CORRECTED_ERRORf 21840
#define GROUP_SHAPER_CORRECTED_ERROR_DISINTf 21841
#define GROUP_SHAPER_ENABLE_ECCf 21842
#define GROUP_SHAPER_FORCE_UNCORRECTABLE_ERRORf 21843
#define GROUP_SHAPER_TM_ENABLEf 21844
#define GROUP_SHAPER_UNCORRECTED_ERRORf 21845
#define GROUP_SHAPER_UNCORRECTED_ERROR_DISINTf 21846
#define GROUP_SHAPING_ENABLEf 21847
#define GROUP_SIZEf 21848
#define GROUP_START_POINTERf 21849
#define GRP0_LOC_ID0f 21850
#define GRP0_LOC_ID1f 21851
#define GRP0_LOC_ID2f 21852
#define GRP0_LOC_ID3f 21853
#define GRP1_LOC_ID0f 21854
#define GRP1_LOC_ID1f 21855
#define GRP1_LOC_ID2f 21856
#define GRP1_LOC_ID3f 21857
#define GRP2_LOC_ID0f 21858
#define GRP2_LOC_ID1f 21859
#define GRP2_LOC_ID2f 21860
#define GRP2_LOC_ID3f 21861
#define GRP3_LOC_ID0f 21862
#define GRP3_LOC_ID1f 21863
#define GRP3_LOC_ID2f 21864
#define GRP3_LOC_ID3f 21865
#define GRP4_LOC_ID0f 21866
#define GRP4_LOC_ID1f 21867
#define GRP4_LOC_ID2f 21868
#define GRP4_LOC_ID3f 21869
#define GRP5_LOC_ID0f 21870
#define GRP5_LOC_ID1f 21871
#define GRP5_LOC_ID2f 21872
#define GRP5_LOC_ID3f 21873
#define GRPERRf 21874
#define GRPTBLERRORINSTANCEf 21875
#define GRPTBLERRORPOINTERf 21876
#define GRP_VEC_INVALIDf 21877
#define GRP_VEC_INVALID_MASKf 21878
#define GSIOCODEf 21879
#define GSIODIVf 21880
#define GSIOGOf 21881
#define GSIOMODEf 21882
#define GSIOOPf 21883
#define GSIOPRESENTf 21884
#define GTE_CP_ACC_THRf 21885
#define GTIMERACTf 21886
#define GTIMERACTIVEf 21887
#define GTIMERCLRCNTf 21888
#define GTIMERCNTf 21889
#define GTIMERCYCLEf 21890
#define GTIMERENABLEf 21891
#define GTIMERRESETONTRIGGERf 21892
#define GTIMERTRIGGERf 21893
#define GTIMER_ACTf 21894
#define GTIMER_ACTIVEf 21895
#define GTIMER_CLEAR_STARTf 21896
#define GTIMER_CLR_CNTf 21897
#define GTIMER_CNTf 21898
#define GTIMER_CYCLEf 21899
#define GTIMER_ENABLEf 21900
#define GTIMER_FINISHf 21901
#define GTIMER_PERIODf 21902
#define GTIMER_RESET_ON_TRIGGERf 21903
#define GTIMER_STARTf 21904
#define GTIMER_TRIGGERf 21905
#define GTPRDf 21906
#define GTP_ENABLEf 21907
#define GTP_HDR_FIRST_BYTEf 21908
#define GTP_HDR_FIRST_BYTE_MASKf 21909
#define GTRSTCNTRSf 21910
#define GUARANTEED_BUFFS_ALLOCDf 21911
#define GUARANTEED_BUFFS_TOTALf 21912
#define GUARANTEE_BUFF_DROP_PKT_CNTf 21913
#define GUARANTEE_BUFF_DROP_PKT_CNT_DISINTf 21914
#define G_ACTIONSf 21915
#define G_CHANGE_COS_OR_INT_PRIf 21916
#define G_CHANGE_DOT1Pf 21917
#define G_CHANGE_DSCPf 21918
#define G_CHANGE_DSCP_TOSf 21919
#define G_CHANGE_ECNf 21920
#define G_CHANGE_INNER_CFIf 21921
#define G_CHANGE_OUTER_CFIf 21922
#define G_CHANGE_PKT_PRIf 21923
#define G_CHANGE_REDIR_INT_PRIf 21924
#define G_COPY_TO_CPUf 21925
#define G_COS_INT_PRIf 21926
#define G_COUNTER_OFFSETf 21927
#define G_DDRf 21928
#define G_DROPf 21929
#define G_DROP_PRECEDENCEf 21930
#define G_L2SW_CHANGE_MACDA_OR_VLANf 21931
#define G_L3SW_CHANGE_L2_FIELDSf 21932
#define G_L3SW_CHANGE_MACDA_OR_VLANf 21933
#define G_NEW_DOT1Pf 21934
#define G_NEW_DSCPf 21935
#define G_NEW_DSCP_TOSf 21936
#define G_NEW_ECNf 21937
#define G_NEW_INNER_CFIf 21938
#define G_NEW_INNER_PRIf 21939
#define G_NEW_OUTER_CFIf 21940
#define G_NEW_PKT_PRIf 21941
#define G_NEW_REDIR_INT_PRIf 21942
#define G_PACKET_REDIRECTIONf 21943
#define G_REDIR_DROP_PRECEDENCEf 21944
#define G_REPLACE_INNER_PRIf 21945
#define Hf 21946
#define HADJf 21947
#define HALF_STRENGTHf 21948
#define HALF_STRENGTH_CKf 21949
#define HALTf 21950
#define HALTAf 21951
#define HALTED_CYCLESf 21952
#define HALTING_MODEf 21953
#define HALT_CNTRIDf 21954
#define HALT_DELAYf 21955
#define HALT_ENf 21956
#define HALT_ENABLEf 21957
#define HALT_EVf 21958
#define HALT_SEGMENTf 21959
#define HALT_STATUSf 21960
#define HARD_CORE_RST_Nf 21961
#define HARD_RST_Bf 21962
#define HASCWf 21963
#define HASEXTENTIONf 21964
#define HASH_A0_FUNCTION_SELECTf 21965
#define HASH_A1_FUNCTION_SELECTf 21966
#define HASH_ADJUSTf 21967
#define HASH_ADJUST_SELf 21968
#define HASH_B0_FUNCTION_SELECTf 21969
#define HASH_B1_FUNCTION_SELECTf 21970
#define HASH_ENABLEf 21971
#define HASH_FIELD_BITMAP_PTR_Af 21972
#define HASH_FIELD_BITMAP_PTR_Bf 21973
#define HASH_LSBf 21974
#define HASH_MASK_1f 21975
#define HASH_MASK_2f 21976
#define HASH_MODEf 21977
#define HASH_MODE_Af 21978
#define HASH_MODE_Bf 21979
#define HASH_OVERRIDEf 21980
#define HASH_PRE_PROCESSING_ENABLE_Af 21981
#define HASH_PRE_PROCESSING_ENABLE_Bf 21982
#define HASH_SEED_Af 21983
#define HASH_SEED_Bf 21984
#define HASH_SELECTf 21985
#define HASH_SELECT_Af 21986
#define HASH_SELECT_Bf 21987
#define HASH_TEMPLATEf 21988
#define HASH_TEMPLATE_DISABLEf 21989
#define HASH_ZERO_OR_LSBf 21990
#define HAS_CWf 21991
#define HA_FA_ENABLEf 21992
#define HA_FA_STATEf 21993
#define HBFCf 21994
#define HBITf 21995
#define HBIT_ENf 21996
#define HBIT_MEM_PSM_VDDf 21997
#define HBIT_PA_BASEf 21998
#define HBIT_TMf 21999
#define HCBG_TYPEf 22000
#define HCCAf 22001
#define HCFC0_CHANNEL_BASEf 22002
#define HCFC1_CHANNEL_BASEf 22003
#define HCFC_COMMON_MODE_PORT_COUNTf 22004
#define HCFC_CONSTANT_MODEf 22005
#define HCFC_CORRUPT_CRCf 22006
#define HCFC_CRC_DROP_VALIDf 22007
#define HCFC_CRC_DROP_VALID_DISINTf 22008
#define HCFC_CRC_IGNOREf 22009
#define HCFC_EARLY_SYNC_DETECTf 22010
#define HCFC_EARLY_SYNC_DETECT_DISINTf 22011
#define HCFC_ENABLEf 22012
#define HCFC_FWDf 22013
#define HCFC_GLOBAL_MODEf 22014
#define HCFC_IGNORE_CRCf 22015
#define HCFC_IMGf 22016
#define HCFC_IN_IPG_ONLYf 22017
#define HCFC_LIMIT_CNTf 22018
#define HCFC_LITTLE_ENDIANf 22019
#define HCFC_LLFCf 22020
#define HCFC_LLFC_XOFFf 22021
#define HCFC_LLFC_XONf 22022
#define HCFC_LOOPBACK_ENf 22023
#define HCFC_MSG_DROPPEDf 22024
#define HCFC_MSG_DROPPED_DISINTf 22025
#define HCFC_MSG_TYPEf 22026
#define HCFC_OOB_0_CHANNEL_BASE_0f 22027
#define HCFC_OOB_0_CHANNEL_BASE_1f 22028
#define HCFC_OOB_0_CHANNEL_BASE_2f 22029
#define HCFC_OOB_0_CHANNEL_BASE_3f 22030
#define HCFC_OOB_0_CHANNEL_BASE_4f 22031
#define HCFC_OOB_0_FWDf 22032
#define HCFC_OOB_0_GCSf 22033
#define HCFC_OOB_0_MSG_TYPEf 22034
#define HCFC_OOB_1_CHANNEL_BASE_0f 22035
#define HCFC_OOB_1_CHANNEL_BASE_1f 22036
#define HCFC_OOB_1_CHANNEL_BASE_2f 22037
#define HCFC_OOB_1_CHANNEL_BASE_3f 22038
#define HCFC_OOB_1_CHANNEL_BASE_4f 22039
#define HCFC_OOB_1_FWDf 22040
#define HCFC_OOB_1_GCSf 22041
#define HCFC_OOB_1_MSG_TYPEf 22042
#define HCFC_OOB_CAPTURE_FIRSTf 22043
#define HCFC_OOB_RX_0_CRC_ERRf 22044
#define HCFC_OOB_RX_0_CRC_ERR_CTR_0f 22045
#define HCFC_OOB_RX_0_CRC_ERR_CTR_1f 22046
#define HCFC_OOB_RX_0_CRC_ERR_CTR_2f 22047
#define HCFC_OOB_RX_0_CRC_ERR_CTR_3f 22048
#define HCFC_OOB_RX_0_CRC_ERR_MASKf 22049
#define HCFC_OOB_RX_0_ERRf 22050
#define HCFC_OOB_RX_0_ERR_CFGf 22051
#define HCFC_OOB_RX_0_HEADER_CHECK_DISf 22052
#define HCFC_OOB_RX_0_HEADER_ERRf 22053
#define HCFC_OOB_RX_0_HEADER_ERR_MASKf 22054
#define HCFC_OOB_RX_0_WD_ENf 22055
#define HCFC_OOB_RX_0_WD_ERR_STATUSf 22056
#define HCFC_OOB_RX_0_WD_PERIOD_0f 22057
#define HCFC_OOB_RX_0_WD_PERIOD_1f 22058
#define HCFC_OOB_RX_0_WD_PERIOD_2f 22059
#define HCFC_OOB_RX_0_WD_PERIOD_3f 22060
#define HCFC_OOB_RX_0_WD_PERIOD_4f 22061
#define HCFC_OOB_RX_1_CRC_ERRf 22062
#define HCFC_OOB_RX_1_CRC_ERR_CTR_0f 22063
#define HCFC_OOB_RX_1_CRC_ERR_CTR_1f 22064
#define HCFC_OOB_RX_1_CRC_ERR_CTR_2f 22065
#define HCFC_OOB_RX_1_CRC_ERR_CTR_3f 22066
#define HCFC_OOB_RX_1_CRC_ERR_CTR_4f 22067
#define HCFC_OOB_RX_1_CRC_ERR_MASKf 22068
#define HCFC_OOB_RX_1_ERRf 22069
#define HCFC_OOB_RX_1_ERR_CFGf 22070
#define HCFC_OOB_RX_1_HEADER_CHECK_DISf 22071
#define HCFC_OOB_RX_1_HEADER_ERRf 22072
#define HCFC_OOB_RX_1_HEADER_ERR_MASKf 22073
#define HCFC_OOB_RX_1_WD_ENf 22074
#define HCFC_OOB_RX_1_WD_ERR_STATUSf 22075
#define HCFC_OOB_RX_1_WD_PERIOD_0f 22076
#define HCFC_OOB_RX_1_WD_PERIOD_1f 22077
#define HCFC_OOB_RX_1_WD_PERIOD_2f 22078
#define HCFC_OOB_RX_1_WD_PERIOD_3f 22079
#define HCFC_OOB_RX_1_WD_PERIOD_4f 22080
#define HCFC_OOB_TX_0_MIN_GAP_MINUS_1f 22081
#define HCFC_OOB_TX_0_PORTS_NUM_CFGf 22082
#define HCFC_OOB_TX_1_MIN_GAP_MINUS_1f 22083
#define HCFC_OOB_TX_1_PORTS_NUM_CFGf 22084
#define HCFC_OUT_OF_BAND_MODEf 22085
#define HCFC_RX_BITS_PER_CHANNELf 22086
#define HCFC_RX_CHANNEL_BASE_MAXf 22087
#define HCFC_RX_CHANNEL_BASE_MINf 22088
#define HCFC_RX_CLOCK_DELAYf 22089
#define HCFC_RX_CRC_DROP_COUNTERf 22090
#define HCFC_RX_EARLY_SYNC_DETECTEDf 22091
#define HCFC_RX_ECC_ERRORf 22092
#define HCFC_RX_ENf 22093
#define HCFC_RX_ENABLEf 22094
#define HCFC_RX_FC_HIf 22095
#define HCFC_RX_FC_LOf 22096
#define HCFC_RX_FORCE_ENABLE_HIf 22097
#define HCFC_RX_FORCE_ENABLE_LOf 22098
#define HCFC_RX_FORCE_VALUE_HIf 22099
#define HCFC_RX_FORCE_VALUE_LOf 22100
#define HCFC_RX_IGNORE_CRCf 22101
#define HCFC_RX_REMAP_0f 22102
#define HCFC_RX_REMAP_1f 22103
#define HCFC_RX_REMAP_10f 22104
#define HCFC_RX_REMAP_11f 22105
#define HCFC_RX_REMAP_12f 22106
#define HCFC_RX_REMAP_13f 22107
#define HCFC_RX_REMAP_14f 22108
#define HCFC_RX_REMAP_15f 22109
#define HCFC_RX_REMAP_16f 22110
#define HCFC_RX_REMAP_17f 22111
#define HCFC_RX_REMAP_18f 22112
#define HCFC_RX_REMAP_19f 22113
#define HCFC_RX_REMAP_2f 22114
#define HCFC_RX_REMAP_20f 22115
#define HCFC_RX_REMAP_21f 22116
#define HCFC_RX_REMAP_22f 22117
#define HCFC_RX_REMAP_23f 22118
#define HCFC_RX_REMAP_24f 22119
#define HCFC_RX_REMAP_25f 22120
#define HCFC_RX_REMAP_26f 22121
#define HCFC_RX_REMAP_27f 22122
#define HCFC_RX_REMAP_28f 22123
#define HCFC_RX_REMAP_29f 22124
#define HCFC_RX_REMAP_3f 22125
#define HCFC_RX_REMAP_30f 22126
#define HCFC_RX_REMAP_31f 22127
#define HCFC_RX_REMAP_32f 22128
#define HCFC_RX_REMAP_33f 22129
#define HCFC_RX_REMAP_34f 22130
#define HCFC_RX_REMAP_35f 22131
#define HCFC_RX_REMAP_36f 22132
#define HCFC_RX_REMAP_37f 22133
#define HCFC_RX_REMAP_38f 22134
#define HCFC_RX_REMAP_39f 22135
#define HCFC_RX_REMAP_4f 22136
#define HCFC_RX_REMAP_40f 22137
#define HCFC_RX_REMAP_41f 22138
#define HCFC_RX_REMAP_42f 22139
#define HCFC_RX_REMAP_43f 22140
#define HCFC_RX_REMAP_44f 22141
#define HCFC_RX_REMAP_45f 22142
#define HCFC_RX_REMAP_46f 22143
#define HCFC_RX_REMAP_47f 22144
#define HCFC_RX_REMAP_48f 22145
#define HCFC_RX_REMAP_49f 22146
#define HCFC_RX_REMAP_5f 22147
#define HCFC_RX_REMAP_50f 22148
#define HCFC_RX_REMAP_51f 22149
#define HCFC_RX_REMAP_52f 22150
#define HCFC_RX_REMAP_53f 22151
#define HCFC_RX_REMAP_54f 22152
#define HCFC_RX_REMAP_55f 22153
#define HCFC_RX_REMAP_56f 22154
#define HCFC_RX_REMAP_57f 22155
#define HCFC_RX_REMAP_58f 22156
#define HCFC_RX_REMAP_59f 22157
#define HCFC_RX_REMAP_6f 22158
#define HCFC_RX_REMAP_60f 22159
#define HCFC_RX_REMAP_61f 22160
#define HCFC_RX_REMAP_62f 22161
#define HCFC_RX_REMAP_63f 22162
#define HCFC_RX_REMAP_7f 22163
#define HCFC_RX_REMAP_8f 22164
#define HCFC_RX_REMAP_9f 22165
#define HCFC_SOMf 22166
#define HCFC_TIMER_PERIODf 22167
#define HCFC_TX_BITS_PER_CHANNELf 22168
#define HCFC_TX_CHANNEL_BASE_MAXf 22169
#define HCFC_TX_CHANNEL_BASE_MINf 22170
#define HCFC_TX_CLOCK_DELAYf 22171
#define HCFC_TX_CORRUPT_CRCf 22172
#define HCFC_TX_DATA_DEFAULTf 22173
#define HCFC_TX_ENf 22174
#define HCFC_TX_ENABLEf 22175
#define HCFC_TX_FC_HIf 22176
#define HCFC_TX_FC_LOf 22177
#define HCFC_TX_FORCE_ENABLE_HIf 22178
#define HCFC_TX_FORCE_ENABLE_LOf 22179
#define HCFC_TX_FORCE_VALUE_HIf 22180
#define HCFC_TX_FORCE_VALUE_LOf 22181
#define HCFC_TX_FWDf 22182
#define HCFC_TX_GAPf 22183
#define HCFC_TX_GCSf 22184
#define HCFC_TX_MSG_TYPEf 22185
#define HCFC_TX_OVERFLOWf 22186
#define HCFC_TX_REMAP_0f 22187
#define HCFC_TX_REMAP_1f 22188
#define HCFC_TX_REMAP_10f 22189
#define HCFC_TX_REMAP_11f 22190
#define HCFC_TX_REMAP_12f 22191
#define HCFC_TX_REMAP_13f 22192
#define HCFC_TX_REMAP_14f 22193
#define HCFC_TX_REMAP_15f 22194
#define HCFC_TX_REMAP_16f 22195
#define HCFC_TX_REMAP_17f 22196
#define HCFC_TX_REMAP_18f 22197
#define HCFC_TX_REMAP_19f 22198
#define HCFC_TX_REMAP_2f 22199
#define HCFC_TX_REMAP_20f 22200
#define HCFC_TX_REMAP_21f 22201
#define HCFC_TX_REMAP_22f 22202
#define HCFC_TX_REMAP_23f 22203
#define HCFC_TX_REMAP_24f 22204
#define HCFC_TX_REMAP_25f 22205
#define HCFC_TX_REMAP_26f 22206
#define HCFC_TX_REMAP_27f 22207
#define HCFC_TX_REMAP_28f 22208
#define HCFC_TX_REMAP_29f 22209
#define HCFC_TX_REMAP_3f 22210
#define HCFC_TX_REMAP_30f 22211
#define HCFC_TX_REMAP_31f 22212
#define HCFC_TX_REMAP_32f 22213
#define HCFC_TX_REMAP_33f 22214
#define HCFC_TX_REMAP_34f 22215
#define HCFC_TX_REMAP_35f 22216
#define HCFC_TX_REMAP_36f 22217
#define HCFC_TX_REMAP_37f 22218
#define HCFC_TX_REMAP_38f 22219
#define HCFC_TX_REMAP_39f 22220
#define HCFC_TX_REMAP_4f 22221
#define HCFC_TX_REMAP_40f 22222
#define HCFC_TX_REMAP_41f 22223
#define HCFC_TX_REMAP_42f 22224
#define HCFC_TX_REMAP_43f 22225
#define HCFC_TX_REMAP_44f 22226
#define HCFC_TX_REMAP_45f 22227
#define HCFC_TX_REMAP_46f 22228
#define HCFC_TX_REMAP_47f 22229
#define HCFC_TX_REMAP_48f 22230
#define HCFC_TX_REMAP_49f 22231
#define HCFC_TX_REMAP_5f 22232
#define HCFC_TX_REMAP_50f 22233
#define HCFC_TX_REMAP_51f 22234
#define HCFC_TX_REMAP_52f 22235
#define HCFC_TX_REMAP_53f 22236
#define HCFC_TX_REMAP_54f 22237
#define HCFC_TX_REMAP_55f 22238
#define HCFC_TX_REMAP_56f 22239
#define HCFC_TX_REMAP_57f 22240
#define HCFC_TX_REMAP_58f 22241
#define HCFC_TX_REMAP_59f 22242
#define HCFC_TX_REMAP_6f 22243
#define HCFC_TX_REMAP_60f 22244
#define HCFC_TX_REMAP_61f 22245
#define HCFC_TX_REMAP_62f 22246
#define HCFC_TX_REMAP_63f 22247
#define HCFC_TX_REMAP_7f 22248
#define HCFC_TX_REMAP_8f 22249
#define HCFC_TX_REMAP_9f 22250
#define HCFSf 22251
#define HCHALTEDf 22252
#define HCIVERSIONf 22253
#define HCRf 22254
#define HCSELVECf 22255
#define HDISCARDf 22256
#define HDISCARD_DISINTf 22257
#define HDP_ENABLEf 22258
#define HDP_HEADER_CHECK_DISABLEf 22259
#define HDRADJUSTMCCPUTYPEAf 22260
#define HDRADJUSTMCCPUTYPEBf 22261
#define HDRADJUSTMCETHTYPEAf 22262
#define HDRADJUSTMCETHTYPEBf 22263
#define HDRADJUSTMCRAWTYPEAf 22264
#define HDRADJUSTMCRAWTYPEBf 22265
#define HDRADJUSTMCTMTYPEAf 22266
#define HDRADJUSTMCTMTYPEBf 22267
#define HDRADJUSTUCCPUTYPEAf 22268
#define HDRADJUSTUCCPUTYPEBf 22269
#define HDRADJUSTUCETHTYPEAf 22270
#define HDRADJUSTUCETHTYPEBf 22271
#define HDRADJUSTUCRAWTYPEAf 22272
#define HDRADJUSTUCRAWTYPEBf 22273
#define HDRADJUSTUCTMTYPEAf 22274
#define HDRADJUSTUCTMTYPEBf 22275
#define HDRMODEf 22276
#define HDRTYPEf 22277
#define HDR_ADJUST_MC_CPU_TYPE_Af 22278
#define HDR_ADJUST_MC_CPU_TYPE_Bf 22279
#define HDR_ADJUST_MC_ETH_TYPE_Af 22280
#define HDR_ADJUST_MC_ETH_TYPE_Bf 22281
#define HDR_ADJUST_MC_RAW_TYPE_Af 22282
#define HDR_ADJUST_MC_RAW_TYPE_Bf 22283
#define HDR_ADJUST_MC_TM_TYPE_Af 22284
#define HDR_ADJUST_MC_TM_TYPE_Bf 22285
#define HDR_ADJUST_UC_CPU_TYPE_Af 22286
#define HDR_ADJUST_UC_CPU_TYPE_Bf 22287
#define HDR_ADJUST_UC_ETH_TYPE_Af 22288
#define HDR_ADJUST_UC_ETH_TYPE_Bf 22289
#define HDR_ADJUST_UC_RAW_TYPE_Af 22290
#define HDR_ADJUST_UC_RAW_TYPE_Bf 22291
#define HDR_ADJUST_UC_TM_TYPE_Af 22292
#define HDR_ADJUST_UC_TM_TYPE_Bf 22293
#define HDR_DROP_SETf 22294
#define HDR_ERROR_SETf 22295
#define HDR_EXT_OVERLAYf 22296
#define HDR_LENf 22297
#define HDR_LENGTHf 22298
#define HDR_LENGTH_ZEROf 22299
#define HDR_LENGTH_ZERO_MASKf 22300
#define HDR_MODEf 22301
#define HDR_REMOVE_LENGTHf 22302
#define HDR_RT_NZERO_RC_SETf 22303
#define HDR_RT_RP_SETf 22304
#define HDR_SUBTYPEf 22305
#define HDR_TMf 22306
#define HDR_TYPEf 22307
#define HDR_XLATE_ECN_ENABLEf 22308
#define HDR_XLATE_ECT_ENABLEf 22309
#define HDR_XLATE_T_ENABLEf 22310
#define HDR_ZERO_HDR_LENGTH_SETf 22311
#define HDR_ZERO_XFER_LENGTHf 22312
#define HD_ENAf 22313
#define HD_FC_BKOFF_OKf 22314
#define HD_FC_ENAf 22315
#define HEf 22316
#define HEADERf 22317
#define HEADERDATAf 22318
#define HEADERPROFILEALWAYSADDPPHLEARNEXTf 22319
#define HEADERPROFILEBUILDFTMHf 22320
#define HEADERPROFILEBUILDPPHf 22321
#define HEADERPROFILEFTMHPPHPRESENTf 22322
#define HEADERPROFILELEARNDISABLEf 22323
#define HEADERPROFILESTVSQPTRTCMODEf 22324
#define HEADERSIZEERRFWDf 22325
#define HEADERSIZEERROVERMPLSFWDf 22326
#define HEADERSIZEERROVERMPLSSNPf 22327
#define HEADERSIZEERRSNPf 22328
#define HEADERSTACKEXCEEDPROGRAMADDRESSf 22329
#define HEADER_CODEf 22330
#define HEADER_CODE_MASKf 22331
#define HEADER_DATAf 22332
#define HEADER_EDITING_SIZEf 22333
#define HEADER_MAP_INITIATE_PAR_ERRf 22334
#define HEADER_MAP_PARITY_ERR_MASKf 22335
#define HEADER_MODEf 22336
#define HEADER_PAGES_ALLOCATEDf 22337
#define HEADER_QUALIFIER_MASKf 22338
#define HEADER_SIZE_ERR_FWDf 22339
#define HEADER_SIZE_ERR_SNPf 22340
#define HEADER_STACK_EXCEED_PROGRAM_ADDRESSf 22341
#define HEADER_STAMP_WHEN_OTHERf 22342
#define HEADER_TAGGEDf 22343
#define HEADER_TYPEf 22344
#define HEADER_UNTAGGEDf 22345
#define HEADER_UNTAGGED_UNUSEDf 22346
#define HEADPKTLENf 22347
#define HEADPKTLEN_MASKf 22348
#define HEADPKTLEN_VALIDf 22349
#define HEADPKTLEN_VALID_MASKf 22350
#define HEADPKTLEN_VALID_VALUEf 22351
#define HEADPKTLEN_VALUEf 22352
#define HEADPOINTERf 22353
#define HEAD_BUFFERf 22354
#define HEAD_INDEXf 22355
#define HEAD_LINESf 22356
#define HEAD_LLA_A_CORRECTED_ERRORf 22357
#define HEAD_LLA_A_CORRECTED_ERROR_DISINTf 22358
#define HEAD_LLA_A_UNCORRECTED_ERRORf 22359
#define HEAD_LLA_A_UNCORRECTED_ERROR_DISINTf 22360
#define HEAD_LLA_B_CORRECTED_ERRORf 22361
#define HEAD_LLA_B_CORRECTED_ERROR_DISINTf 22362
#define HEAD_LLA_B_UNCORRECTED_ERRORf 22363
#define HEAD_LLA_B_UNCORRECTED_ERROR_DISINTf 22364
#define HEAD_LLA_ENABLE_ECCf 22365
#define HEAD_LLA_FORCE_UNCORRECTABLE_ERRORf 22366
#define HEAD_LLA_MEM_TM01f 22367
#define HEAD_LLA_MEM_TM2f 22368
#define HEAD_OFFSETf 22369
#define HEAD_PKT_LENf 22370
#define HEAD_PKT_LEN_ERRf 22371
#define HEAD_PKT_LEN_ERR_STATUS_DISINTf 22372
#define HEAD_PKT_LEN_VLDf 22373
#define HEAD_PTRf 22374
#define HEAD_SHOT_FIFO_BUFFERf 22375
#define HEAD_SHOT_FIFO_BUFFER_VLDf 22376
#define HEAD_SHOT_FIFO_LEVELf 22377
#define HEAD_SHOT_FIFO_OVERFLOWf 22378
#define HEAD_SHOT_FIFO_OVERFLOW_DISINTf 22379
#define HEAD_SHOT_FIFO_UNDERFLOWf 22380
#define HEAD_SHOT_FSM_STATEf 22381
#define HEC_CORRECTABLE_ERRORf 22382
#define HEC_CORRECTABLE_ERROR_DISINTf 22383
#define HEC_CORRECTABLE_ERROR_MASKf 22384
#define HEC_ERR_CNT_Af 22385
#define HEC_ERR_CNT_A_DISINTf 22386
#define HEC_ERR_CNT_Bf 22387
#define HEC_ERR_CNT_B_DISINTf 22388
#define HEC_UNCORRECTABLE_ERRORf 22389
#define HEC_UNCORRECTABLE_ERROR_DISINTf 22390
#define HEC_UNCORRECTABLE_ERROR_MASKf 22391
#define HELIX_FBB0_MTU_MODEf 22392
#define HERR_TAGf 22393
#define HG2_FRC_RESERVEDf 22394
#define HGHDREf 22395
#define HGHDRE_DISINTf 22396
#define HGHDRE_SELf 22397
#define HGIf 22398
#define HGIG2_EN_S0f 22399
#define HGIG2_EN_S1f 22400
#define HGIG2_EN_S3f 22401
#define HGIG2_EN_S4f 22402
#define HGTG_RESERVEDf 22403
#define HGTG_RESERVED_HI1f 22404
#define HGTRUNK_RES_ENf 22405
#define HGT_DLB_DISABLEf 22406
#define HGT_RH_DISABLEf 22407
#define HG_16GBPS_BMPf 22408
#define HG_ADD_SYS_RSVD_VIDf 22409
#define HG_CHANGE_DESTINATIONf 22410
#define HG_CLASSID_SELf 22411
#define HG_COSf 22412
#define HG_COS_CAPTf 22413
#define HG_COUNTERS_PARITY_ENf 22414
#define HG_COUNTERS_PAR_ERRf 22415
#define HG_FAILOVER_PORT_DOWNf 22416
#define HG_GE_PORTf 22417
#define HG_HDR_ERROR_TOCPUf 22418
#define HG_HDR_SELf 22419
#define HG_HDR_TYPE1_TOCPUf 22420
#define HG_L2_ENDPOINT_ID_LOOKUP_ENABLEf 22421
#define HG_L3_OVERRIDEf 22422
#define HG_LEARN_OVERRIDEf 22423
#define HG_LOOKUP_ENABLEf 22424
#define HG_MC_DST_MODIDf 22425
#define HG_MC_DST_PORT_NUMf 22426
#define HG_MODIFY_ENABLEf 22427
#define HG_PBMf 22428
#define HG_SELf 22429
#define HG_SRC_REMOVAL_ENf 22430
#define HG_TCf 22431
#define HG_TRUNK_IDf 22432
#define HIDE_ECCf 22433
#define HIEf 22434
#define HIERARCHICAL_MODEf 22435
#define HIGHf 22436
#define HIGHERREQENPERMALf 22437
#define HIGHER_COMPARE_Gf 22438
#define HIGHER_COUNTERf 22439
#define HIGHER_REQ_EN_PER_MALf 22440
#define HIGHPRIORITYACLf 22441
#define HIGH_DURATIONf 22442
#define HIGH_IMPEDANCEf 22443
#define HIGH_PRIORITY_SO_DEVf 22444
#define HIGH_VSI_IN_RIFf 22445
#define HIGH_VSI_MY_MACf 22446
#define HIGH_VSI_PROFILE_0f 22447
#define HIGH_VSI_PROFILE_1f 22448
#define HIGH_VSI_PROFILE_2f 22449
#define HIGH_VSI_PROFILE_3f 22450
#define HIGH_VTTf 22451
#define HIGH_WATERMARKf 22452
#define HIGIGf 22453
#define HIGIG2f 22454
#define HIGIG2MODEf 22455
#define HIGIG2_BC_BASE_OFFSETf 22456
#define HIGIG2_BC_SIZEf 22457
#define HIGIG2_IPMC_BASE_OFFSETf 22458
#define HIGIG2_IPMC_SIZEf 22459
#define HIGIG2_L2MC_BASE_OFFSETf 22460
#define HIGIG2_L2MC_SIZEf 22461
#define HIGIG2_MC_BASE_OFFSETf 22462
#define HIGIG2_MC_SIZEf 22463
#define HIGIG2_MODEf 22464
#define HIGIG2_RSVD_DROPf 22465
#define HIGIG_2_MODEf 22466
#define HIGIG_CPU_COSf 22467
#define HIGIG_HDR_0f 22468
#define HIGIG_HDR_0_HIf 22469
#define HIGIG_HDR_0_LOf 22470
#define HIGIG_HDR_1f 22471
#define HIGIG_HDR_1_HIf 22472
#define HIGIG_HDR_1_LOf 22473
#define HIGIG_HDR_ERRORf 22474
#define HIGIG_MASKf 22475
#define HIGIG_MH_TYPE1f 22476
#define HIGIG_MH_TYPE1_DROP_DISINTf 22477
#define HIGIG_MH_TYPE1_DROP_SELf 22478
#define HIGIG_MODEf 22479
#define HIGIG_PACKETf 22480
#define HIGIG_PKTf 22481
#define HIGIG_PKT_MASKf 22482
#define HIGIG_PORT_BITMAPf 22483
#define HIGIG_PORT_BITMAP_HIf 22484
#define HIGIG_PORT_BITMAP_LOf 22485
#define HIGIG_RESERVED_HI0f 22486
#define HIGIG_RSVD_HGI_DROPf 22487
#define HIGIG_TOCPUf 22488
#define HIGIG_TRUNKf 22489
#define HIGIG_TRUNK0f 22490
#define HIGIG_TRUNK1f 22491
#define HIGIG_TRUNK2f 22492
#define HIGIG_TRUNK3f 22493
#define HIGIG_TRUNK_BITMAPf 22494
#define HIGIG_TRUNK_BITMAP0f 22495
#define HIGIG_TRUNK_BITMAP1f 22496
#define HIGIG_TRUNK_BITMAP_HIf 22497
#define HIGIG_TRUNK_BITMAP_LOf 22498
#define HIGIG_TRUNK_BITMAP_W0f 22499
#define HIGIG_TRUNK_BITMAP_W1f 22500
#define HIGIG_TRUNK_BITMAP_W2f 22501
#define HIGIG_TRUNK_IDf 22502
#define HIGIG_TRUNK_ID0f 22503
#define HIGIG_TRUNK_ID0_PORT0f 22504
#define HIGIG_TRUNK_ID0_PORT1f 22505
#define HIGIG_TRUNK_ID0_PORT2f 22506
#define HIGIG_TRUNK_ID0_PORT3f 22507
#define HIGIG_TRUNK_ID1f 22508
#define HIGIG_TRUNK_ID1_PORT0f 22509
#define HIGIG_TRUNK_ID1_PORT1f 22510
#define HIGIG_TRUNK_ID1_PORT2f 22511
#define HIGIG_TRUNK_ID1_PORT3f 22512
#define HIGIG_TRUNK_ID2f 22513
#define HIGIG_TRUNK_ID3f 22514
#define HIGIG_TRUNK_OVERRIDEf 22515
#define HIGIG_TRUNK_OVERRIDE_BITMAPf 22516
#define HIGIG_TRUNK_OVERRIDE_PROFILE_PTRf 22517
#define HIGIG_TRUNK_PORT0f 22518
#define HIGIG_TRUNK_PORT1f 22519
#define HIGIG_TRUNK_PORT10f 22520
#define HIGIG_TRUNK_PORT11f 22521
#define HIGIG_TRUNK_PORT12f 22522
#define HIGIG_TRUNK_PORT13f 22523
#define HIGIG_TRUNK_PORT14f 22524
#define HIGIG_TRUNK_PORT15f 22525
#define HIGIG_TRUNK_PORT2f 22526
#define HIGIG_TRUNK_PORT3f 22527
#define HIGIG_TRUNK_PORT4f 22528
#define HIGIG_TRUNK_PORT5f 22529
#define HIGIG_TRUNK_PORT6f 22530
#define HIGIG_TRUNK_PORT7f 22531
#define HIGIG_TRUNK_PORT8f 22532
#define HIGIG_TRUNK_PORT9f 22533
#define HIGIG_TRUNK_RTAGf 22534
#define HIGIG_TRUNK_RTAG0f 22535
#define HIGIG_TRUNK_RTAG1f 22536
#define HIGIG_TRUNK_SIZEf 22537
#define HIGIG_TRUNK_SIZE0f 22538
#define HIGIG_TRUNK_SIZE1f 22539
#define HIGIG_XGE_PORT_BLOCK_MASKf 22540
#define HIRD_THRESHOLDf 22541
#define HISTORICAL_SAMPLING_PERIODf 22542
#define HIST_CLEAR_BITMAPf 22543
#define HIST_DISABLE_ECC0f 22544
#define HIST_DISABLE_ECC1f 22545
#define HIST_DISABLE_ECC2f 22546
#define HIST_DISABLE_ECC3f 22547
#define HIST_DISABLE_ECC4f 22548
#define HIST_DISABLE_ECC5f 22549
#define HIST_DISABLE_ECC6f 22550
#define HIST_DISABLE_ECC7f 22551
#define HIST_ECC_CORRUPT0f 22552
#define HIST_ECC_CORRUPT1f 22553
#define HIST_ECC_CORRUPT2f 22554
#define HIST_ECC_CORRUPT3f 22555
#define HIST_ECC_CORRUPT4f 22556
#define HIST_ECC_CORRUPT5f 22557
#define HIST_ECC_CORRUPT6f 22558
#define HIST_ECC_CORRUPT7f 22559
#define HIST_TMf 22560
#define HITf 22561
#define HIT0f 22562
#define HIT1f 22563
#define HITBIT_PTRf 22564
#define HITDAf 22565
#define HITDA_0f 22566
#define HITDA_0_DCMf 22567
#define HITDA_0_PDAf 22568
#define HITDA_0_PMf 22569
#define HITDA_0_TMf 22570
#define HITDA_1f 22571
#define HITDA_1_DCMf 22572
#define HITDA_1_PDAf 22573
#define HITDA_1_PMf 22574
#define HITDA_1_TMf 22575
#define HITDA_2f 22576
#define HITDA_2_DCMf 22577
#define HITDA_2_PDAf 22578
#define HITDA_2_PMf 22579
#define HITDA_2_TMf 22580
#define HITDA_3f 22581
#define HITDA_3_DCMf 22582
#define HITDA_3_PMf 22583
#define HITDA_3_TMf 22584
#define HITDA_4f 22585
#define HITDA_5f 22586
#define HITDA_6f 22587
#define HITDA_7f 22588
#define HITDA_CCMf 22589
#define HITDA_LEFT_TMf 22590
#define HITDA_RIGHT_TMf 22591
#define HITDA_RMf 22592
#define HITDA_TMf 22593
#define HITSAf 22594
#define HITSA_0f 22595
#define HITSA_0_DCMf 22596
#define HITSA_0_PDAf 22597
#define HITSA_0_PMf 22598
#define HITSA_0_TMf 22599
#define HITSA_1f 22600
#define HITSA_1_DCMf 22601
#define HITSA_1_PDAf 22602
#define HITSA_1_PMf 22603
#define HITSA_1_TMf 22604
#define HITSA_2f 22605
#define HITSA_2_DCMf 22606
#define HITSA_2_PDAf 22607
#define HITSA_2_PMf 22608
#define HITSA_2_TMf 22609
#define HITSA_3f 22610
#define HITSA_3_DCMf 22611
#define HITSA_3_PMf 22612
#define HITSA_3_TMf 22613
#define HITSA_4f 22614
#define HITSA_4_DCMf 22615
#define HITSA_4_PMf 22616
#define HITSA_4_TMf 22617
#define HITSA_5f 22618
#define HITSA_5_DCMf 22619
#define HITSA_5_PMf 22620
#define HITSA_5_TMf 22621
#define HITSA_6f 22622
#define HITSA_6_DCMf 22623
#define HITSA_6_PMf 22624
#define HITSA_6_TMf 22625
#define HITSA_7f 22626
#define HITSA_7_DCMf 22627
#define HITSA_7_PMf 22628
#define HITSA_7_TMf 22629
#define HITSA_CCMf 22630
#define HITSA_LEFT_TMf 22631
#define HITSA_RIGHT_TMf 22632
#define HITSA_RMf 22633
#define HITSA_TMf 22634
#define HIT_0f 22635
#define HIT_1f 22636
#define HIT_10f 22637
#define HIT_11f 22638
#define HIT_12f 22639
#define HIT_13f 22640
#define HIT_14f 22641
#define HIT_15f 22642
#define HIT_2f 22643
#define HIT_3f 22644
#define HIT_4f 22645
#define HIT_5f 22646
#define HIT_6f 22647
#define HIT_7f 22648
#define HIT_8f 22649
#define HIT_9f 22650
#define HIT_BITSf 22651
#define HIT_LEFT_TMf 22652
#define HIT_LEFT_WWf 22653
#define HI_CONGEST_COUNTf 22654
#define HI_CONGEST_PRIf 22655
#define HI_CONGEST_STICKY_STATEf 22656
#define HI_DATAf 22657
#define HI_LINE_COUNT_WATERMARKf 22658
#define HI_LOf 22659
#define HI_PRI_ACTION_CONTROLf 22660
#define HI_PRI_RESOLVEf 22661
#define HI_PRI_SUPPRESS_VXLTf 22662
#define HI_PUP_FIFO_OVERFLOWf 22663
#define HI_PUP_FIFO_OVERFLOW_DISINTf 22664
#define HI_WATERMARKf 22665
#define HOLCOSMINXQCNTf 22666
#define HOLDf 22667
#define HOLDMCIPRDf 22668
#define HOLDPRIf 22669
#define HOLD_CHf 22670
#define HOLD_CH0f 22671
#define HOLD_CH1f 22672
#define HOLD_CH2f 22673
#define HOLD_STBf 22674
#define HOLD_TSf 22675
#define HOLMAXTIMERf 22676
#define HOL_CELL_SOP_DROP_ENf 22677
#define HOL_CONTROLf 22678
#define HOL_ENABLEf 22679
#define HOL_STAT_UPDATE_ENABLEf 22680
#define HOL_TOCPUf 22681
#define HOL_TO_CPUf 22682
#define HONOR_PAUSE_FOR_E2Ef 22683
#define HONOR_PAUSE_FOR_E_2_Ef 22684
#define HOPCOUNTf 22685
#define HOSTMEMRD_ENDIANESSf 22686
#define HOSTMEMRD_ERRORf 22687
#define HOSTMEMWR_ENDIANESSf 22688
#define HOSTMEMWR_ERRORf 22689
#define HOSTMEM_OVERFLOWf 22690
#define HOSTMEM_TIMEOUTf 22691
#define HOST_CONTROLLER_RESET_HCRESETf 22692
#define HOST_INDEXf 22693
#define HOST_INTR_ENf 22694
#define HOST_NUM_ENTRIES_SELf 22695
#define HOST_SYSTEM_ERRORf 22696
#define HOST_SYSTEM_ERROR_ENABLEf 22697
#define HPDQCQMAXOCCf 22698
#define HPDQCQMAXOCCIDf 22699
#define HPFEMPTYf 22700
#define HPFFIFOCOUNTf 22701
#define HPFFULLf 22702
#define HPFSMRQMAXOCCf 22703
#define HPF_EMPTYf 22704
#define HPF_FIFO_COUNTf 22705
#define HPF_FULLf 22706
#define HPF_MEM_CONTROL_ECC__N_B_ERR_MASKf 22707
#define HPF_MEM_CONTROL_INITIATE_ECC_N_B_ERRf 22708
#define HPF_MEM_DATA_INITIATE_PAR_ERRf 22709
#define HPF_MEM_DATA_PARITY_ERR_MASKf 22710
#define HPF_WATERMARKf 22711
#define HPOFPVALIDf 22712
#define HPRE_ENQDONE_STATUSf 22713
#define HPRE_ENQDONE_STATUS_DISINTf 22714
#define HPRE_ENQDONE_TRIGGEREDf 22715
#define HPRE_ENQUEUE_STATUSf 22716
#define HPRE_ENQUEUE_STATUS_DISINTf 22717
#define HPRE_ENQUEUE_TRIGGEREDf 22718
#define HPRE_ENQ_ERRORf 22719
#define HPRE_ENQ_ERROR_DISINTf 22720
#define HPRE_ENQ_ERROR_SQf 22721
#define HPRE_ENQ_RSP_STATUSf 22722
#define HPRE_ENQ_RSP_STATUS_DISINTf 22723
#define HPRE_FP_STATUSf 22724
#define HPRE_FP_STATUS_DISINTf 22725
#define HPROTECTf 22726
#define HPROTECT_DISINTf 22727
#define HPTE_AVAIL_IF_PARITY_ERRORf 22728
#define HPTE_AVAIL_IF_PARITY_ERROR_DISINTf 22729
#define HPTE_DEQUEUE_STATUSf 22730
#define HPTE_DEQUEUE_STATUS_DISINTf 22731
#define HPTE_DEQUEUE_TRIGGEREDf 22732
#define HPTE_DEQ_MSG_DISABLE_PARITY_ERRORf 22733
#define HPTE_DEQ_MSG_FORCE_PARITY_ERRORf 22734
#define HPTE_DEQ_MSG_PARITY_ERRORf 22735
#define HPTE_DEQ_MSG_PARITY_ERROR_DISINTf 22736
#define HPTE_DEQ_REQ_IF_FORCE_PARITY_ERRORf 22737
#define HPTE_DEQ_RESPONSE_TRACE_STATUSf 22738
#define HPTE_DEQ_RESPONSE_TRACE_STATUS_DISINTf 22739
#define HPTE_DEQ_RESP_FORCE_PARITY_ERRORf 22740
#define HPTE_DEQ_RESP_IF_PARITY_ERRORf 22741
#define HPTE_DEQ_RESP_IF_PARITY_ERROR_DISINTf 22742
#define HPTE_DEQ_RESP_IF_QM_ERRORf 22743
#define HPTE_DEQ_RESP_IF_QM_ERROR_DISINTf 22744
#define HPTE_DQUEUE_CORRECTED_ERRORf 22745
#define HPTE_DQUEUE_CORRECTED_ERROR_DISINTf 22746
#define HPTE_DQUEUE_DISABLE_ECCf 22747
#define HPTE_DQUEUE_ECC_CORRUPTf 22748
#define HPTE_DQUEUE_ERROR_ADDRf 22749
#define HPTE_DQUEUE_MEM_INIT_DONEf 22750
#define HPTE_DQUEUE_UNCORRECTED_ERRORf 22751
#define HPTE_DQUEUE_UNCORRECTED_ERROR_DISINTf 22752
#define HPTE_EG_DEQ_RESPONSE_CORRECTED_ERRORf 22753
#define HPTE_EG_DEQ_RESPONSE_CORRECTED_ERROR_DISINTf 22754
#define HPTE_EG_DEQ_RESPONSE_DISABLE_ECCf 22755
#define HPTE_EG_DEQ_RESPONSE_ECC_CORRUPTf 22756
#define HPTE_EG_DEQ_RESPONSE_ERROR_ADDRf 22757
#define HPTE_EG_DEQ_RESPONSE_MEM_INIT_DONEf 22758
#define HPTE_EG_DEQ_RESPONSE_UNCORRECTED_ERRORf 22759
#define HPTE_EG_DEQ_RESPONSE_UNCORRECTED_ERROR_DISINTf 22760
#define HPTE_EG_PREFETCH_FIFO_OVERFLOWf 22761
#define HPTE_EG_PREFETCH_FIFO_OVERFLOW_DISINTf 22762
#define HPTE_EG_QM_PREFETCH_CORRECTED_ERRORf 22763
#define HPTE_EG_QM_PREFETCH_CORRECTED_ERROR_DISINTf 22764
#define HPTE_EG_QM_PREFETCH_DISABLE_ECCf 22765
#define HPTE_EG_QM_PREFETCH_ECC_CORRUPTf 22766
#define HPTE_EG_QM_PREFETCH_ERROR_ADDRf 22767
#define HPTE_EG_QM_PREFETCH_MEM_INIT_DONEf 22768
#define HPTE_EG_QM_PREFETCH_QID_ERRORf 22769
#define HPTE_EG_QM_PREFETCH_QID_ERROR_DISINTf 22770
#define HPTE_EG_QM_PREFETCH_UNCORRECTED_ERRORf 22771
#define HPTE_EG_QM_PREFETCH_UNCORRECTED_ERROR_DISINTf 22772
#define HPTE_EG_QUEUE_IDf 22773
#define HPTE_EG_WATERMARKf 22774
#define HPTE_EG_WDRR_END_OF_ROUNDf 22775
#define HPTE_FREE_PAGE_RELEASE_STATUSf 22776
#define HPTE_FREE_PAGE_RELEASE_STATUS_DISINTf 22777
#define HPTE_FREE_PAGE_TRIGGEREDf 22778
#define HPTE_IG_DEQ_RESPONSE_CORRECTED_ERRORf 22779
#define HPTE_IG_DEQ_RESPONSE_CORRECTED_ERROR_DISINTf 22780
#define HPTE_IG_DEQ_RESPONSE_DISABLE_ECCf 22781
#define HPTE_IG_DEQ_RESPONSE_ECC_CORUPTf 22782
#define HPTE_IG_DEQ_RESPONSE_ERROR_ADDRf 22783
#define HPTE_IG_DEQ_RESPONSE_MEM_INIT_DONEf 22784
#define HPTE_IG_DEQ_RESPONSE_UNCORRECTED_ERRORf 22785
#define HPTE_IG_DEQ_RESPONSE_UNCORRECTED_ERROR_DISINTf 22786
#define HPTE_IG_PREFETCH_FIFO_OVERFLOWf 22787
#define HPTE_IG_PREFETCH_FIFO_OVERFLOW_DISINTf 22788
#define HPTE_IG_QM_PREFETCH_CORRECTED_ERRORf 22789
#define HPTE_IG_QM_PREFETCH_CORRECTED_ERROR_DISINTf 22790
#define HPTE_IG_QM_PREFETCH_DISABLE_ECCf 22791
#define HPTE_IG_QM_PREFETCH_ECC_CORRUPTf 22792
#define HPTE_IG_QM_PREFETCH_ERROR_ADDRf 22793
#define HPTE_IG_QM_PREFETCH_MEM_INIT_DONEf 22794
#define HPTE_IG_QM_PREFETCH_QID_ERRORf 22795
#define HPTE_IG_QM_PREFETCH_QID_ERROR_DISINTf 22796
#define HPTE_IG_QM_PREFETCH_UNCORRECTED_ERRORf 22797
#define HPTE_IG_QM_PREFETCH_UNCORRECTED_ERROR_DISINTf 22798
#define HPTE_IG_QUEUE_IDf 22799
#define HPTE_IG_WATERMARKf 22800
#define HPTE_IG_WDRR_END_OF_ROUNDf 22801
#define HPTE_PAUSE_CONFIG_ERRORf 22802
#define HPTE_PAUSE_CONFIG_ERROR_DISINTf 22803
#define HPTE_PAUSE_EGRESS_DEBUGf 22804
#define HPTE_PAUSE_EGRESS_STATEf 22805
#define HPTE_PAUSE_INGRESS_DEBUGf 22806
#define HPTE_PAUSE_INGRESS_STATEf 22807
#define HPTE_PAUSE_RESERVED_BUFFER_DEBUGf 22808
#define HPTE_PAUSE_RESERVED_BUFFER_STATEf 22809
#define HPTE_PAUSE_SQUEUE127_96_DEBUGf 22810
#define HPTE_PAUSE_SQUEUE127_96_STATEf 22811
#define HPTE_PAUSE_SQUEUE31_0_DEBUGf 22812
#define HPTE_PAUSE_SQUEUE31_0_STATEf 22813
#define HPTE_PAUSE_SQUEUE63_32_DEBUGf 22814
#define HPTE_PAUSE_SQUEUE63_32_STATEf 22815
#define HPTE_PAUSE_SQUEUE95_64_DEBUGf 22816
#define HPTE_PAUSE_SQUEUE95_64_STATEf 22817
#define HPTE_PAUSE_STATE_DEBUG_CONTROLf 22818
#define HPTE_PAUSE_TOTAL_BUFFER_DEBUGf 22819
#define HPTE_PAUSE_TOTAL_BUFFER_STATEf 22820
#define HPTE_PB_READ_DATA_FIFO_A_OVERFLOW_ERRORf 22821
#define HPTE_PB_READ_DATA_FIFO_A_OVERFLOW_ERROR_DISINTf 22822
#define HPTE_PB_READ_DATA_FIFO_BKP_LEVELf 22823
#define HPTE_PB_READ_DATA_FIFO_B_OVERFLOW_ERRORf 22824
#define HPTE_PB_READ_DATA_FIFO_B_OVERFLOW_ERROR_DISINTf 22825
#define HPTE_PB_READ_DATA_MEM_CORRECTED_ERRORf 22826
#define HPTE_PB_READ_DATA_MEM_CORRECTED_ERROR_DISINTf 22827
#define HPTE_PB_READ_DATA_MEM_DISABLE_ECCf 22828
#define HPTE_PB_READ_DATA_MEM_ECC_CORRUPTf 22829
#define HPTE_PB_READ_DATA_MEM_UNCORRECTED_ERRORf 22830
#define HPTE_PB_READ_DATA_MEM_UNCORRECTED_ERROR_DISINTf 22831
#define HPTE_PB_READ_DATA_PARITY_ERRORf 22832
#define HPTE_PB_READ_DATA_PARITY_ERROR_DISINTf 22833
#define HPTE_PB_READ_REQ_FIFO_OVERFLOW_ERRORf 22834
#define HPTE_PB_READ_REQ_FIFO_OVERFLOW_ERROR_DISINTf 22835
#define HPTE_PB_READ_RESP_FIFO_OVERFLOW_ERRORf 22836
#define HPTE_PB_READ_RESP_FIFO_OVERFLOW_ERROR_DISINTf 22837
#define HPTE_PB_REQ_FIFO_BKP_LEVELf 22838
#define HPTE_PP_READ_RESP_FIFO_OVERFLOW_ERRORf 22839
#define HPTE_PP_READ_RESP_FIFO_OVERFLOW_ERROR_DISINTf 22840
#define HPTE_PP_REQ_TRACE_STATUSf 22841
#define HPTE_PP_REQ_TRACE_STATUS_DISINTf 22842
#define HPTE_PP_RESPONSE_CORRECTED_ERRORf 22843
#define HPTE_PP_RESPONSE_CORRECTED_ERROR_DISINTf 22844
#define HPTE_PP_RESPONSE_DISABLE_ECCf 22845
#define HPTE_PP_RESPONSE_ECC_CORRUPTf 22846
#define HPTE_PP_RESPONSE_ERROR_ADDRf 22847
#define HPTE_PP_RESPONSE_UNCORRECTED_ERRORf 22848
#define HPTE_PP_RESPONSE_UNCORRECTED_ERROR_DISINTf 22849
#define HPTE_PP_RESP_IF_FORCE_PARITY_ERRORf 22850
#define HPTE_PP_RESP_MEM_INIT_DONEf 22851
#define HPTE_QM_AVAIL_TRACE_STATUSf 22852
#define HPTE_QM_AVAIL_TRACE_STATUS_DISINTf 22853
#define HPTE_QUEUE_CONTEXT_CORRECTED_ERRORf 22854
#define HPTE_QUEUE_CONTEXT_CORRECTED_ERROR_DISINTf 22855
#define HPTE_QUEUE_CONTEXT_DISABLE_ECCf 22856
#define HPTE_QUEUE_CONTEXT_ECC_CORRUPTf 22857
#define HPTE_QUEUE_CONTEXT_ERROR_ADDRf 22858
#define HPTE_QUEUE_CONTEXT_UNCORRECTED_ERRORf 22859
#define HPTE_QUEUE_CONTEXT_UNCORRECTED_ERROR_DISINTf 22860
#define HPTE_UNEXPECTED_PB_RESP_ERRORf 22861
#define HPTE_UNEXPECTED_PB_RESP_ERROR_DISINTf 22862
#define HPTE_WDRR_STATE_CORRECTED_ERRORf 22863
#define HPTE_WDRR_STATE_CORRECTED_ERROR_DISINTf 22864
#define HPTE_WDRR_STATE_DISABLE_ECCf 22865
#define HPTE_WDRR_STATE_ECC_CORRUPTf 22866
#define HPTE_WDRR_STATE_ERROR_ADDRf 22867
#define HPTE_WDRR_STATE_UNCORRECTED_ERRORf 22868
#define HPTE_WDRR_STATE_UNCORRECTED_ERROR_DISINTf 22869
#define HP_DQCQ_MAX_OCCf 22870
#define HP_DQCQ_MAX_OCC_IDf 22871
#define HP_FSMRQ_MAX_OCCf 22872
#define HQCLKREQUIREDf 22873
#define HRANGEf 22874
#define HRANGE_DISINTf 22875
#define HRFCMASK0f 22876
#define HRFCMASK1f 22877
#define HRFCMASK2f 22878
#define HRFCMASK3f 22879
#define HRF_RX_0_CONTROLLER_RSTNf 22880
#define HRF_RX_0_MAX_OCCUPANCYf 22881
#define HRF_RX_0_OVERFLOW_ERRf 22882
#define HRF_RX_0_STATUSf 22883
#define HRF_RX_0_WAS_EMPTYf 22884
#define HRF_RX_1_CONTROLLER_RSTNf 22885
#define HRF_RX_1_MAX_OCCUPANCYf 22886
#define HRF_RX_1_OVERFLOW_ERRf 22887
#define HRF_RX_1_STATUSf 22888
#define HRF_RX_1_WAS_EMPTYf 22889
#define HRF_RX_N_HIGH_REQ_THRESHOLDf 22890
#define HRF_RX_N_LLFC_THRESHOLD_CLRf 22891
#define HRF_RX_N_LLFC_THRESHOLD_SETf 22892
#define HRF_RX_N_PFC_THRESHOLD_CLRf 22893
#define HRF_RX_N_PFC_THRESHOLD_SETf 22894
#define HRF_RX_N_THRESHOLD_AFTER_OVERFLOWf 22895
#define HRF_TX_0_CONTROLLER_RSTNf 22896
#define HRF_TX_0_MAX_OCCUPANCYf 22897
#define HRF_TX_0_OVERFLOW_ERRf 22898
#define HRF_TX_0_STATUSf 22899
#define HRF_TX_1_CONTROLLER_RSTNf 22900
#define HRF_TX_1_MAX_OCCUPANCYf 22901
#define HRF_TX_1_OVERFLOW_ERRf 22902
#define HRF_TX_1_STATUSf 22903
#define HRF_TX_N_EOB_VEC_BYPASS_ENABLEf 22904
#define HRF_TX_N_NUM_CREDITS_TO_EGQf 22905
#define HRF_TX_N_RESET_PORT_CREDITSf 22906
#define HRF_TX_N_RESET_PORT_CREDITS_VALUEf 22907
#define HRF_TX_N_START_TX_THRESHOLDf 22908
#define HRF_TX_N_STOP_RD_2_WHEN_NOT_RDYf 22909
#define HRF_TX_N_THRESHOLD_AFTER_OVERFLOWf 22910
#define HRF_TX_N__512B_IN_2_CLKSf 22911
#define HRMASKTYPEf 22912
#define HRMODEf 22913
#define HRPORTEN31_0f 22914
#define HRPORTEN63_32f 22915
#define HRPORTEN81_64f 22916
#define HRRFNf 22917
#define HRSELf 22918
#define HRSELDUALf 22919
#define HRTFNf 22920
#define HR_MODEf 22921
#define HR_NUMf 22922
#define HR_SELf 22923
#define HR_SEL_DUALf 22924
#define HSE_CMDMEM_DONEf 22925
#define HSP0f 22926
#define HSP1f 22927
#define HSP_PARITY_CHK_ENf 22928
#define HSP_PAR_ERRf 22929
#define HSP_PAR_ERR_ENf 22930
#define HSP_PIPE0_EN_COR_ERR_RPTf 22931
#define HSP_PIPE1_EN_COR_ERR_RPTf 22932
#define HS_TIMEOUT_CALIBf 22933
#define HTAVAILREQUESTf 22934
#define HTCLOCKAVAILABLEf 22935
#define HTTP_PERSISTENTf 22936
#define HTTP_REQUESTf 22937
#define HUGENf 22938
#define HUGE_FRf 22939
#define HUNGRYf 22940
#define HUNGRY_PRIf 22941
#define HUNGRY_THRESHf 22942
#define HWMEMBASEf 22943
#define HWMEMBASE_ISMf 22944
#define HWOFFSETf 22945
#define HWTL_ADRf 22946
#define HWTL_ADR_EXP_ET_RSPf 22947
#define HWTL_EXP_ET_RSPf 22948
#define HWTL_EXP_RSP_PTRf 22949
#define HWTL_OPT_RSP_CMP_ENf 22950
#define HWTL_RSP_CMP_ENf 22951
#define HWTL_RSVDf 22952
#define HW_AGE_MODEf 22953
#define HW_BISR_LOAD_ENf 22954
#define HW_CTRL_QBUSf 22955
#define HW_INITf 22956
#define HW_RESETf 22957
#define HW_RESET_OUTf 22958
#define HW_RSTLf 22959
#define HYBRID_GRANT2_ENABLEf 22960
#define HYBRID_MODE_ENABLEf 22961
#define HYBRID_PLANE_CTXT_OVERFLOWf 22962
#define HYBRID_PLANE_CTXT_OVERFLOW_DISINTf 22963
#define HYBRID_PLANE_CTXT_UNDERFLOWf 22964
#define HYBRID_PLANE_CTXT_UNDERFLOW_DISINTf 22965
#define HYPERCORE0_MDIO_PORT_ADDRf 22966
#define HYPERCORE1_MDIO_PORT_ADDRf 22967
#define HYSTERESISf 22968
#define I2CM_RST_OVERRIDEf 22969
#define I2CS_RST_OVERRIDEf 22970
#define I2C_DEBUG_MODEf 22971
#define I2C_ENf 22972
#define I2C_INTRf 22973
#define I2C_MASTER_SLAVE_MODEf 22974
#define I2E_CLASSIDf 22975
#define I2E_CLASSID_SELf 22976
#define I2S_M0_READ_QOSf 22977
#define I2S_M0_WRITE_QOSf 22978
#define IARBf 22979
#define IARBBUF_ECC_ENf 22980
#define IARB_BUF_ECC_INTR_ENABLEf 22981
#define IARB_BUF_ECC_INTR_STATUSf 22982
#define IARB_HDR_ECC_INTRf 22983
#define IARB_HDR_ERRf 22984
#define IARB_LMEP1_PAR_ERRf 22985
#define IARB_MMU_SYNC_ENf 22986
#define IARB_PIPE_X_LEARN_FIFO_ECC_ERRf 22987
#define IARB_PIPE_X_LERAN_FIFO_ECC_ERRf 22988
#define IARB_PIPE_Y_LERAN_FIFO_ECC_ERRf 22989
#define IARB_PKT_ECC_INTRf 22990
#define IARB_PKT_ERRf 22991
#define IBCAST_RESERVEDf 22992
#define IBOD_CL0_CTRL_FIFO_FULL_ERR_STATUSf 22993
#define IBOD_CL0_DATA_FIFO_FULL_ERR_STATUSf 22994
#define IBOD_CL0_FIFO_ECC_STATUS_RESERVEDf 22995
#define IBOD_CL0_X0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 22996
#define IBOD_CL0_X0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 22997
#define IBOD_CL0_X1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 22998
#define IBOD_CL0_X1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 22999
#define IBOD_CL0_X2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23000
#define IBOD_CL0_X2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23001
#define IBOD_CL1_CTRL_FIFO_FULL_ERR_STATUSf 23002
#define IBOD_CL1_DATA_FIFO_FULL_ERR_STATUSf 23003
#define IBOD_CL1_FIFO_ECC_STATUS_RESERVEDf 23004
#define IBOD_CL1_X0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23005
#define IBOD_CL1_X0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23006
#define IBOD_CL1_X1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23007
#define IBOD_CL1_X1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23008
#define IBOD_CL1_X2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23009
#define IBOD_CL1_X2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23010
#define IBOD_CL2_CTRL_FIFO_FULL_ERR_STATUSf 23011
#define IBOD_CL2_DATA_FIFO_FULL_ERR_STATUSf 23012
#define IBOD_CL2_FIFO_ECC_STATUS_RESERVEDf 23013
#define IBOD_CL2_X0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23014
#define IBOD_CL2_X0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23015
#define IBOD_CL2_X1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23016
#define IBOD_CL2_X1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23017
#define IBOD_CL2_X2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23018
#define IBOD_CL2_X2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23019
#define IBOD_CLK_ENFORCEf 23020
#define IBOD_FIFO_FULL_ERR_RESERVEDf 23021
#define IBOD_XL0_CTRL_FIFO_FULL_ERR_STATUSf 23022
#define IBOD_XL0_DATA_FIFO_FULL_ERR_STATUSf 23023
#define IBOD_XL0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23024
#define IBOD_XL0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23025
#define IBOD_XL0_FIFO_ECC_STATUS_RESERVEDf 23026
#define IBOD_XL1_CTRL_FIFO_FULL_ERR_STATUSf 23027
#define IBOD_XL1_DATA_FIFO_FULL_ERR_STATUSf 23028
#define IBOD_XL1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23029
#define IBOD_XL1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23030
#define IBOD_XL1_FIFO_ECC_STATUS_RESERVEDf 23031
#define IBOD_XT0_CTRL_FIFO_FULL_ERR_STATUSf 23032
#define IBOD_XT0_DATA_FIFO_FULL_ERR_STATUSf 23033
#define IBOD_XT0_FIFO_ECC_STATUS_RESERVEDf 23034
#define IBOD_XT0_X0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23035
#define IBOD_XT0_X0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23036
#define IBOD_XT0_X1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23037
#define IBOD_XT0_X1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23038
#define IBOD_XT0_X2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23039
#define IBOD_XT0_X2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23040
#define IBOD_XT1_CTRL_FIFO_FULL_ERR_STATUSf 23041
#define IBOD_XT1_DATA_FIFO_FULL_ERR_STATUSf 23042
#define IBOD_XT1_FIFO_ECC_STATUS_RESERVEDf 23043
#define IBOD_XT1_X0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23044
#define IBOD_XT1_X0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23045
#define IBOD_XT1_X1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23046
#define IBOD_XT1_X1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23047
#define IBOD_XT1_X2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23048
#define IBOD_XT1_X2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23049
#define IBOD_XT2_CTRL_FIFO_FULL_ERR_STATUSf 23050
#define IBOD_XT2_DATA_FIFO_FULL_ERR_STATUSf 23051
#define IBOD_XT2_FIFO_ECC_STATUS_RESERVEDf 23052
#define IBOD_XT2_X0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23053
#define IBOD_XT2_X0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23054
#define IBOD_XT2_X1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23055
#define IBOD_XT2_X1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23056
#define IBOD_XT2_X2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23057
#define IBOD_XT2_X2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23058
#define IBOD_XT3_CTRL_FIFO_FULL_ERR_STATUSf 23059
#define IBOD_XT3_DATA_FIFO_FULL_ERR_STATUSf 23060
#define IBOD_XT3_FIFO_ECC_STATUS_RESERVEDf 23061
#define IBOD_XT3_X0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23062
#define IBOD_XT3_X0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23063
#define IBOD_XT3_X1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23064
#define IBOD_XT3_X1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23065
#define IBOD_XT3_X2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23066
#define IBOD_XT3_X2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23067
#define IBP_ENABLEf 23068
#define IBP_TOCPUf 23069
#define IBUS0f 23070
#define IBUS1f 23071
#define ICACHE_LENf 23072
#define ICC_BIT_127_64f 23073
#define ICC_BIT_129_128f 23074
#define ICC_BIT_131_130f 23075
#define ICC_BIT_63_0f 23076
#define ICC_INDEXf 23077
#define ICC_MAP_IDX_0f 23078
#define ICC_MAP_IDX_1f 23079
#define ICC_MAP_IDX_10f 23080
#define ICC_MAP_IDX_11f 23081
#define ICC_MAP_IDX_12f 23082
#define ICC_MAP_IDX_13f 23083
#define ICC_MAP_IDX_14f 23084
#define ICC_MAP_IDX_2f 23085
#define ICC_MAP_IDX_3f 23086
#define ICC_MAP_IDX_4f 23087
#define ICC_MAP_IDX_5f 23088
#define ICC_MAP_IDX_6f 23089
#define ICC_MAP_IDX_7f 23090
#define ICC_MAP_IDX_8f 23091
#define ICC_MAP_IDX_9f 23092
#define ICC_RDATA_LOST_ERRORf 23093
#define ICC_RDATA_LOST_ERROR_DISINTf 23094
#define ICFGf 23095
#define ICFG_PCGf 23096
#define ICFG_PSGf 23097
#define ICFIf 23098
#define ICFI_0_MAPPINGf 23099
#define ICFI_1_MAPPINGf 23100
#define ICMPREDIRECTENABLEf 23101
#define ICMP_CHECK_ENABLEf 23102
#define ICMP_FRAG_PKTS_ENABLEf 23103
#define ICMP_REDIRECT_ENABLEf 23104
#define ICMP_REDIRECT_TOCPUf 23105
#define ICMP_V4_PING_SIZE_ENABLEf 23106
#define ICMP_V6_PING_SIZE_ENABLEf 23107
#define ICNM_PACKETf 23108
#define ICNM_PACKET_MASKf 23109
#define ICNM_TO_CPUf 23110
#define ICONTROL_OPCODE_BITMAP_PARITY_ENf 23111
#define ICONTROL_OPCODE_BITMAP_PAR_ERRf 23112
#define ICONTROL_OPCODE_BITMAP_TMf 23113
#define ICPXf 23114
#define ICP_OFFf 23115
#define ICTRL_RESERVEDf 23116
#define IC_STANDBY_ENf 23117
#define IDf 23118
#define ID0f 23119
#define ID1f 23120
#define ID2f 23121
#define ID3f 23122
#define IDCODEf 23123
#define IDDQf 23124
#define IDDQ_A13f 23125
#define IDDQ_A14f 23126
#define IDDQ_A15f 23127
#define IDDQ_AUXf 23128
#define IDDQ_BIASf 23129
#define IDDQ_CNTLf 23130
#define IDDQ_ENABLEf 23131
#define IDENTIFIERf 23132
#define IDFECCERRf 23133
#define IDFECCERRMASKf 23134
#define IDFPKTTHf 23135
#define IDFSIZETHf 23136
#define IDFUSESIZETHf 23137
#define IDF_ECC_1B_ERR_MASKf 23138
#define IDF_ECC_2B_ERR_MASKf 23139
#define IDF_INITIATE_ECC_1B_ERRf 23140
#define IDF_INITIATE_ECC_2B_ERRf 23141
#define IDF_PKT_THf 23142
#define IDF_SIZE_THf 23143
#define IDF_USE_SIZE_THf 23144
#define IDISCf 23145
#define IDISC_PCGf 23146
#define IDISC_PSGf 23147
#define IDLBf 23148
#define IDLEf 23149
#define IDLE_COUNTf 23150
#define IDLE_DEQ_PLANE_A_CNTf 23151
#define IDLE_DEQ_PLANE_B_CNTf 23152
#define IDLE_ENABLEf 23153
#define IDLE_FREQf 23154
#define IDLE_GAPf 23155
#define IDLE_MASKf 23156
#define IDLE_PORT_NUM_SELf 23157
#define IDLE_TIMESLOT_THRESHf 23158
#define IDLE_VALUEf 23159
#define IDP0_DFIFO0_A_CORRECTED_ERRORf 23160
#define IDP0_DFIFO0_A_CORRECTED_ERROR_DISINTf 23161
#define IDP0_DFIFO0_A_UNCORRECTED_ERRORf 23162
#define IDP0_DFIFO0_A_UNCORRECTED_ERROR_DISINTf 23163
#define IDP0_DFIFO0_B_CORRECTED_ERRORf 23164
#define IDP0_DFIFO0_B_CORRECTED_ERROR_DISINTf 23165
#define IDP0_DFIFO0_B_UNCORRECTED_ERRORf 23166
#define IDP0_DFIFO0_B_UNCORRECTED_ERROR_DISINTf 23167
#define IDP0_DFIFO0_ECC_ERROR_ADDRESS_Af 23168
#define IDP0_DFIFO0_ECC_ERROR_ADDRESS_Bf 23169
#define IDP0_DFIFO0_ENABLE_ECCf 23170
#define IDP0_DFIFO0_FORCE_UNCORRECTABLE_ERRORf 23171
#define IDP0_DFIFO1_A_CORRECTED_ERRORf 23172
#define IDP0_DFIFO1_A_CORRECTED_ERROR_DISINTf 23173
#define IDP0_DFIFO1_A_UNCORRECTED_ERRORf 23174
#define IDP0_DFIFO1_A_UNCORRECTED_ERROR_DISINTf 23175
#define IDP0_DFIFO1_B_CORRECTED_ERRORf 23176
#define IDP0_DFIFO1_B_CORRECTED_ERROR_DISINTf 23177
#define IDP0_DFIFO1_B_UNCORRECTED_ERRORf 23178
#define IDP0_DFIFO1_B_UNCORRECTED_ERROR_DISINTf 23179
#define IDP0_DFIFO1_ECC_ERROR_ADDRESS_Af 23180
#define IDP0_DFIFO1_ECC_ERROR_ADDRESS_Bf 23181
#define IDP0_DFIFO1_ENABLE_ECCf 23182
#define IDP0_DFIFO1_FORCE_UNCORRECTABLE_ERRORf 23183
#define IDP0_ENQREQFIFO_A_CORRECTED_ERRORf 23184
#define IDP0_ENQREQFIFO_A_CORRECTED_ERROR_DISINTf 23185
#define IDP0_ENQREQFIFO_A_UNCORRECTED_ERRORf 23186
#define IDP0_ENQREQFIFO_A_UNCORRECTED_ERROR_DISINTf 23187
#define IDP0_ENQREQFIFO_B_CORRECTED_ERRORf 23188
#define IDP0_ENQREQFIFO_B_CORRECTED_ERROR_DISINTf 23189
#define IDP0_ENQREQFIFO_B_UNCORRECTED_ERRORf 23190
#define IDP0_ENQREQFIFO_B_UNCORRECTED_ERROR_DISINTf 23191
#define IDP0_ENQREQFIFO_ECC_ERROR_ADDRESS_Af 23192
#define IDP0_ENQREQFIFO_ECC_ERROR_ADDRESS_Bf 23193
#define IDP0_ENQREQFIFO_ENABLE_ECCf 23194
#define IDP0_ENQREQFIFO_FORCE_UNCORRECTABLE_ERRORf 23195
#define IDP0_ENQRESPFIFO_CORRECTED_ERRORf 23196
#define IDP0_ENQRESPFIFO_CORRECTED_ERROR_DISINTf 23197
#define IDP0_ENQRESPFIFO_ECC_ERROR_ADDRESSf 23198
#define IDP0_ENQRESPFIFO_ENABLE_ECCf 23199
#define IDP0_ENQRESPFIFO_FORCE_UNCORRECTABLE_ERRORf 23200
#define IDP0_ENQRESPFIFO_UNCORRECTED_ERRORf 23201
#define IDP0_ENQRESPFIFO_UNCORRECTED_ERROR_DISINTf 23202
#define IDP1_DFIFO0_A_CORRECTED_ERRORf 23203
#define IDP1_DFIFO0_A_CORRECTED_ERROR_DISINTf 23204
#define IDP1_DFIFO0_A_UNCORRECTED_ERRORf 23205
#define IDP1_DFIFO0_A_UNCORRECTED_ERROR_DISINTf 23206
#define IDP1_DFIFO0_B_CORRECTED_ERRORf 23207
#define IDP1_DFIFO0_B_CORRECTED_ERROR_DISINTf 23208
#define IDP1_DFIFO0_B_UNCORRECTED_ERRORf 23209
#define IDP1_DFIFO0_B_UNCORRECTED_ERROR_DISINTf 23210
#define IDP1_DFIFO0_ECC_ERROR_ADDRESS_Af 23211
#define IDP1_DFIFO0_ECC_ERROR_ADDRESS_Bf 23212
#define IDP1_DFIFO0_ENABLE_ECCf 23213
#define IDP1_DFIFO0_FORCE_UNCORRECTABLE_ERRORf 23214
#define IDP1_DFIFO1_A_CORRECTED_ERRORf 23215
#define IDP1_DFIFO1_A_CORRECTED_ERROR_DISINTf 23216
#define IDP1_DFIFO1_A_UNCORRECTED_ERRORf 23217
#define IDP1_DFIFO1_A_UNCORRECTED_ERROR_DISINTf 23218
#define IDP1_DFIFO1_B_CORRECTED_ERRORf 23219
#define IDP1_DFIFO1_B_CORRECTED_ERROR_DISINTf 23220
#define IDP1_DFIFO1_B_UNCORRECTED_ERRORf 23221
#define IDP1_DFIFO1_B_UNCORRECTED_ERROR_DISINTf 23222
#define IDP1_DFIFO1_ECC_ERROR_ADDRESS_Af 23223
#define IDP1_DFIFO1_ECC_ERROR_ADDRESS_Bf 23224
#define IDP1_DFIFO1_ENABLE_ECCf 23225
#define IDP1_DFIFO1_FORCE_UNCORRECTABLE_ERRORf 23226
#define IDP1_ENQREQFIFO_A_CORRECTED_ERRORf 23227
#define IDP1_ENQREQFIFO_A_CORRECTED_ERROR_DISINTf 23228
#define IDP1_ENQREQFIFO_A_UNCORRECTED_ERRORf 23229
#define IDP1_ENQREQFIFO_A_UNCORRECTED_ERROR_DISINTf 23230
#define IDP1_ENQREQFIFO_B_CORRECTED_ERRORf 23231
#define IDP1_ENQREQFIFO_B_CORRECTED_ERROR_DISINTf 23232
#define IDP1_ENQREQFIFO_B_UNCORRECTED_ERRORf 23233
#define IDP1_ENQREQFIFO_B_UNCORRECTED_ERROR_DISINTf 23234
#define IDP1_ENQREQFIFO_ECC_ERROR_ADDRESS_Af 23235
#define IDP1_ENQREQFIFO_ECC_ERROR_ADDRESS_Bf 23236
#define IDP1_ENQREQFIFO_ENABLE_ECCf 23237
#define IDP1_ENQREQFIFO_FORCE_UNCORRECTABLE_ERRORf 23238
#define IDP1_ENQRESPFIFO_CORRECTED_ERRORf 23239
#define IDP1_ENQRESPFIFO_CORRECTED_ERROR_DISINTf 23240
#define IDP1_ENQRESPFIFO_ECC_ERROR_ADDRESSf 23241
#define IDP1_ENQRESPFIFO_ENABLE_ECCf 23242
#define IDP1_ENQRESPFIFO_FORCE_UNCORRECTABLE_ERRORf 23243
#define IDP1_ENQRESPFIFO_UNCORRECTED_ERRORf 23244
#define IDP1_ENQRESPFIFO_UNCORRECTED_ERROR_DISINTf 23245
#define IDP_DFIFO_MEM_TMf 23246
#define IDP_ENABLEf 23247
#define IDP_EREQFIFO_MEM_TMf 23248
#define IDP_ERESPFIFO_MEM_TMf 23249
#define IDRDESCCNTf 23250
#define IDRDESCCNTOVFf 23251
#define IDREGf 23252
#define IDRINITf 23253
#define IDRINTMASKf 23254
#define IDRINTREGf 23255
#define IDR_DESCRIPTOR_COUNTERf 23256
#define IDR_INITf 23257
#define IDR_PACKET_COUNTERf 23258
#define IDR_READY_CLKSf 23259
#define IDR_READY_CLKS_OVFf 23260
#define IDXf 23261
#define ID_MASK_0f 23262
#define ID_MASK_1f 23263
#define ID_MASK_2f 23264
#define ID_MASK_3f 23265
#define ID_TIMESTAMPf 23266
#define IEf 23267
#define IEEE1588_INGRESS_TIMESTAMP_SIGNf 23268
#define IEEE1588_ONE_STEP_ENABLEf 23269
#define IEEE1588_REGEN_UDP_CHECKSUMf 23270
#define IEEE1588_TIMESTAMP_HDR_OFFSETf 23271
#define IEEE_1588_ACTION_INITIATE_PAR_ERRf 23272
#define IEEE_1588_ACTION_PARITY_ERR_MASKf 23273
#define IEEE_1588_MAC_ENABLEf 23274
#define IEEE_1588_PROFILEf 23275
#define IEEE_1588_RECORD_TSf 23276
#define IEEE_1588_RX_STAMPf 23277
#define IEEE_1588_TS_MSB_COUNTERf 23278
#define IEEE_1588_TS_OFFSET_FIXf 23279
#define IEEE_1588_TX_STAMP_CFf 23280
#define IEEE_802_1AS_ENABLEf 23281
#define IEEE_802_1_Pf 23282
#define IEEE_802_1_PRI_MAP_ENABLEf 23283
#define IEEE_DEVICES_IN_PKGf 23284
#define IESMIFf 23285
#define IESMIF_BUS_FORCE_ERRORf 23286
#define IESMIF_BUS_PARITY_ENf 23287
#define IESMIF_BYPASS_ENABLEf 23288
#define IESMIF_INTRf 23289
#define IF0_2BIT_EXTRACT_BIT_OFFSETf 23290
#define IF0_2BIT_EXTRACT_BYTE_OFFSETf 23291
#define IF0_2BIT_EXTRACT_ENABLEf 23292
#define IF0_2BYTE_DROP_ENABLEf 23293
#define IF0_CAPTURE_TEST_FRAME_DATAf 23294
#define IF0_CRC_BIT_TOGGLEf 23295
#define IF0_DATA_FIFO_OVERFLOWf 23296
#define IF0_DATA_FIFO_OVERFLOW_DISINTf 23297
#define IF0_DATA_FIFO_OVERFLOW_MASKf 23298
#define IF0_DEF_Q_INDEXf 23299
#define IF0_DIAGNOSTIC_MODEf 23300
#define IF0_DROP_COUNTf 23301
#define IF0_DROP_TEST_FRAMESf 23302
#define IF0_DRR_STAGEf 23303
#define IF0_EREQ_FIFO_OVERFLOWf 23304
#define IF0_EREQ_FIFO_OVERFLOW_DISINTf 23305
#define IF0_EREQ_FIFO_OVERFLOW_MASKf 23306
#define IF0_ERRORf 23307
#define IF0_ERROR_DISINTf 23308
#define IF0_ERROR_MASKf 23309
#define IF0_HDR_HEC_BIT_TOGGLEf 23310
#define IF0_MAX_PACKET_ERRORf 23311
#define IF0_MAX_PACKET_ERROR_DISINTf 23312
#define IF0_MAX_PACKET_ERROR_MASKf 23313
#define IF0_MIN_PACKET_ERRORf 23314
#define IF0_MIN_PACKET_ERROR_DISINTf 23315
#define IF0_MIN_PACKET_ERROR_MASKf 23316
#define IF0_MISSING_SOPf 23317
#define IF0_MISSING_SOP_DISINTf 23318
#define IF0_MISSING_SOP_MASKf 23319
#define IF0_TEST_HALT_ENf 23320
#define IF0_UNEXPECTED_SOPf 23321
#define IF0_UNEXPECTED_SOP_DISINTf 23322
#define IF0_UNEXPECTED_SOP_MASKf 23323
#define IF1_2BIT_EXTRACT_BIT_OFFSETf 23324
#define IF1_2BIT_EXTRACT_BYTE_OFFSETf 23325
#define IF1_2BIT_EXTRACT_ENABLEf 23326
#define IF1_2BYTE_DROP_ENABLEf 23327
#define IF1_CAPTURE_TEST_FRAME_DATAf 23328
#define IF1_CRC_BIT_TOGGLEf 23329
#define IF1_DATA_FIFO_OVERFLOWf 23330
#define IF1_DATA_FIFO_OVERFLOW_DISINTf 23331
#define IF1_DATA_FIFO_OVERFLOW_MASKf 23332
#define IF1_DEF_Q_INDEXf 23333
#define IF1_DIAGNOSTIC_MODEf 23334
#define IF1_DROP_COUNTf 23335
#define IF1_DROP_TEST_FRAMESf 23336
#define IF1_DRR_STAGEf 23337
#define IF1_EREQ_FIFO_OVERFLOWf 23338
#define IF1_EREQ_FIFO_OVERFLOW_DISINTf 23339
#define IF1_EREQ_FIFO_OVERFLOW_MASKf 23340
#define IF1_ERRORf 23341
#define IF1_ERROR_DISINTf 23342
#define IF1_ERROR_MASKf 23343
#define IF1_HDR_HEC_BIT_TOGGLEf 23344
#define IF1_MAX_PACKET_ERRORf 23345
#define IF1_MAX_PACKET_ERROR_DISINTf 23346
#define IF1_MAX_PACKET_ERROR_MASKf 23347
#define IF1_MIN_PACKET_ERRORf 23348
#define IF1_MIN_PACKET_ERROR_DISINTf 23349
#define IF1_MIN_PACKET_ERROR_MASKf 23350
#define IF1_MISSING_SOPf 23351
#define IF1_MISSING_SOP_DISINTf 23352
#define IF1_MISSING_SOP_MASKf 23353
#define IF1_TEST_HALT_ENf 23354
#define IF1_UNEXPECTED_SOPf 23355
#define IF1_UNEXPECTED_SOP_DISINTf 23356
#define IF1_UNEXPECTED_SOP_MASKf 23357
#define IF2_2BIT_EXTRACT_BIT_OFFSETf 23358
#define IF2_2BIT_EXTRACT_BYTE_OFFSETf 23359
#define IF2_2BIT_EXTRACT_ENABLEf 23360
#define IF2_2BYTE_DROP_ENABLEf 23361
#define IF2_CAPTURE_TEST_FRAME_DATAf 23362
#define IF2_CRC_BIT_TOGGLEf 23363
#define IF2_DATA_FIFO_OVERFLOWf 23364
#define IF2_DATA_FIFO_OVERFLOW_DISINTf 23365
#define IF2_DATA_FIFO_OVERFLOW_MASKf 23366
#define IF2_DEF_Q_INDEXf 23367
#define IF2_DIAGNOSTIC_MODEf 23368
#define IF2_DROP_COUNTf 23369
#define IF2_DROP_TEST_FRAMESf 23370
#define IF2_DRR_STAGEf 23371
#define IF2_EREQ_FIFO_OVERFLOWf 23372
#define IF2_EREQ_FIFO_OVERFLOW_DISINTf 23373
#define IF2_EREQ_FIFO_OVERFLOW_MASKf 23374
#define IF2_ERRORf 23375
#define IF2_ERROR_DISINTf 23376
#define IF2_ERROR_MASKf 23377
#define IF2_HDR_HEC_BIT_TOGGLEf 23378
#define IF2_MAX_PACKET_ERRORf 23379
#define IF2_MAX_PACKET_ERROR_DISINTf 23380
#define IF2_MAX_PACKET_ERROR_MASKf 23381
#define IF2_MIN_PACKET_ERRORf 23382
#define IF2_MIN_PACKET_ERROR_DISINTf 23383
#define IF2_MIN_PACKET_ERROR_MASKf 23384
#define IF2_MISSING_SOPf 23385
#define IF2_MISSING_SOP_DISINTf 23386
#define IF2_MISSING_SOP_MASKf 23387
#define IF2_TEST_HALT_ENf 23388
#define IF2_UNEXPECTED_SOPf 23389
#define IF2_UNEXPECTED_SOP_DISINTf 23390
#define IF2_UNEXPECTED_SOP_MASKf 23391
#define IF3_2BIT_EXTRACT_BIT_OFFSETf 23392
#define IF3_2BIT_EXTRACT_BYTE_OFFSETf 23393
#define IF3_2BIT_EXTRACT_ENABLEf 23394
#define IF3_2BYTE_DROP_ENABLEf 23395
#define IF3_CAPTURE_TEST_FRAME_DATAf 23396
#define IF3_CRC_BIT_TOGGLEf 23397
#define IF3_DATA_FIFO_OVERFLOWf 23398
#define IF3_DATA_FIFO_OVERFLOW_DISINTf 23399
#define IF3_DATA_FIFO_OVERFLOW_MASKf 23400
#define IF3_DEF_Q_INDEXf 23401
#define IF3_DIAGNOSTIC_MODEf 23402
#define IF3_DROP_COUNTf 23403
#define IF3_DROP_TEST_FRAMESf 23404
#define IF3_DRR_STAGEf 23405
#define IF3_EREQ_FIFO_OVERFLOWf 23406
#define IF3_EREQ_FIFO_OVERFLOW_DISINTf 23407
#define IF3_EREQ_FIFO_OVERFLOW_MASKf 23408
#define IF3_ERRORf 23409
#define IF3_ERROR_DISINTf 23410
#define IF3_ERROR_MASKf 23411
#define IF3_HDR_HEC_BIT_TOGGLEf 23412
#define IF3_MAX_PACKET_ERRORf 23413
#define IF3_MAX_PACKET_ERROR_DISINTf 23414
#define IF3_MAX_PACKET_ERROR_MASKf 23415
#define IF3_MIN_PACKET_ERRORf 23416
#define IF3_MIN_PACKET_ERROR_DISINTf 23417
#define IF3_MIN_PACKET_ERROR_MASKf 23418
#define IF3_MISSING_SOPf 23419
#define IF3_MISSING_SOP_DISINTf 23420
#define IF3_MISSING_SOP_MASKf 23421
#define IF3_TEST_HALT_ENf 23422
#define IF3_UNEXPECTED_SOPf 23423
#define IF3_UNEXPECTED_SOP_DISINTf 23424
#define IF3_UNEXPECTED_SOP_MASKf 23425
#define IF4_2BIT_EXTRACT_BIT_OFFSETf 23426
#define IF4_2BIT_EXTRACT_BYTE_OFFSETf 23427
#define IF4_2BIT_EXTRACT_ENABLEf 23428
#define IF4_2BYTE_DROP_ENABLEf 23429
#define IF4_CAPTURE_TEST_FRAME_DATAf 23430
#define IF4_CRC_BIT_TOGGLEf 23431
#define IF4_DATA_FIFO_OVERFLOWf 23432
#define IF4_DATA_FIFO_OVERFLOW_DISINTf 23433
#define IF4_DATA_FIFO_OVERFLOW_MASKf 23434
#define IF4_DEF_Q_INDEXf 23435
#define IF4_DIAGNOSTIC_MODEf 23436
#define IF4_DROP_COUNTf 23437
#define IF4_DROP_TEST_FRAMESf 23438
#define IF4_DRR_STAGEf 23439
#define IF4_EREQ_FIFO_OVERFLOWf 23440
#define IF4_EREQ_FIFO_OVERFLOW_DISINTf 23441
#define IF4_EREQ_FIFO_OVERFLOW_MASKf 23442
#define IF4_ERRORf 23443
#define IF4_ERROR_DISINTf 23444
#define IF4_ERROR_MASKf 23445
#define IF4_HDR_HEC_BIT_TOGGLEf 23446
#define IF4_MAX_PACKET_ERRORf 23447
#define IF4_MAX_PACKET_ERROR_DISINTf 23448
#define IF4_MAX_PACKET_ERROR_MASKf 23449
#define IF4_MIN_PACKET_ERRORf 23450
#define IF4_MIN_PACKET_ERROR_DISINTf 23451
#define IF4_MIN_PACKET_ERROR_MASKf 23452
#define IF4_MISSING_SOPf 23453
#define IF4_MISSING_SOP_DISINTf 23454
#define IF4_MISSING_SOP_MASKf 23455
#define IF4_TEST_HALT_ENf 23456
#define IF4_UNEXPECTED_SOPf 23457
#define IF4_UNEXPECTED_SOP_DISINTf 23458
#define IF4_UNEXPECTED_SOP_MASKf 23459
#define IF5_2BIT_EXTRACT_BIT_OFFSETf 23460
#define IF5_2BIT_EXTRACT_BYTE_OFFSETf 23461
#define IF5_2BIT_EXTRACT_ENABLEf 23462
#define IF5_2BYTE_DROP_ENABLEf 23463
#define IF5_CAPTURE_TEST_FRAME_DATAf 23464
#define IF5_CRC_BIT_TOGGLEf 23465
#define IF5_DATA_FIFO_OVERFLOWf 23466
#define IF5_DATA_FIFO_OVERFLOW_DISINTf 23467
#define IF5_DATA_FIFO_OVERFLOW_MASKf 23468
#define IF5_DEF_Q_INDEXf 23469
#define IF5_DIAGNOSTIC_MODEf 23470
#define IF5_DROP_COUNTf 23471
#define IF5_DROP_TEST_FRAMESf 23472
#define IF5_DRR_STAGEf 23473
#define IF5_EREQ_FIFO_OVERFLOWf 23474
#define IF5_EREQ_FIFO_OVERFLOW_DISINTf 23475
#define IF5_EREQ_FIFO_OVERFLOW_MASKf 23476
#define IF5_ERRORf 23477
#define IF5_ERROR_DISINTf 23478
#define IF5_ERROR_MASKf 23479
#define IF5_HDR_HEC_BIT_TOGGLEf 23480
#define IF5_MAX_PACKET_ERRORf 23481
#define IF5_MAX_PACKET_ERROR_DISINTf 23482
#define IF5_MAX_PACKET_ERROR_MASKf 23483
#define IF5_MIN_PACKET_ERRORf 23484
#define IF5_MIN_PACKET_ERROR_DISINTf 23485
#define IF5_MIN_PACKET_ERROR_MASKf 23486
#define IF5_MISSING_SOPf 23487
#define IF5_MISSING_SOP_DISINTf 23488
#define IF5_MISSING_SOP_MASKf 23489
#define IF5_TEST_HALT_ENf 23490
#define IF5_UNEXPECTED_SOPf 23491
#define IF5_UNEXPECTED_SOP_DISINTf 23492
#define IF5_UNEXPECTED_SOP_MASKf 23493
#define IF6_2BIT_EXTRACT_BIT_OFFSETf 23494
#define IF6_2BIT_EXTRACT_BYTE_OFFSETf 23495
#define IF6_2BIT_EXTRACT_ENABLEf 23496
#define IF6_2BYTE_DROP_ENABLEf 23497
#define IF6_CAPTURE_TEST_FRAME_DATAf 23498
#define IF6_CRC_BIT_TOGGLEf 23499
#define IF6_DATA_FIFO_OVERFLOWf 23500
#define IF6_DATA_FIFO_OVERFLOW_DISINTf 23501
#define IF6_DATA_FIFO_OVERFLOW_MASKf 23502
#define IF6_DEF_Q_INDEXf 23503
#define IF6_DIAGNOSTIC_MODEf 23504
#define IF6_DROP_COUNTf 23505
#define IF6_DROP_TEST_FRAMESf 23506
#define IF6_DRR_STAGEf 23507
#define IF6_EREQ_FIFO_OVERFLOWf 23508
#define IF6_EREQ_FIFO_OVERFLOW_DISINTf 23509
#define IF6_EREQ_FIFO_OVERFLOW_MASKf 23510
#define IF6_ERRORf 23511
#define IF6_ERROR_DISINTf 23512
#define IF6_ERROR_MASKf 23513
#define IF6_HDR_HEC_BIT_TOGGLEf 23514
#define IF6_MAX_PACKET_ERRORf 23515
#define IF6_MAX_PACKET_ERROR_DISINTf 23516
#define IF6_MAX_PACKET_ERROR_MASKf 23517
#define IF6_MIN_PACKET_ERRORf 23518
#define IF6_MIN_PACKET_ERROR_DISINTf 23519
#define IF6_MIN_PACKET_ERROR_MASKf 23520
#define IF6_MISSING_SOPf 23521
#define IF6_MISSING_SOP_DISINTf 23522
#define IF6_MISSING_SOP_MASKf 23523
#define IF6_TEST_HALT_ENf 23524
#define IF6_UNEXPECTED_SOPf 23525
#define IF6_UNEXPECTED_SOP_DISINTf 23526
#define IF6_UNEXPECTED_SOP_MASKf 23527
#define IFACE_2ND_GRANT_BEFORE_1ST_DQf 23528
#define IFC_CANCEL_ENf 23529
#define IFG_ACCT_SELf 23530
#define IFH_31_0f 23531
#define IFH_63_32f 23532
#define IFH_79_64f 23533
#define IFID_MASKf 23534
#define IFID_VALUEf 23535
#define IFMAFOAf 23536
#define IFMAFOAMASKf 23537
#define IFMAFOBf 23538
#define IFMAFOBMASKf 23539
#define IFMAFO_P_INTf 23540
#define IFMAFO_P_INT_MASKf 23541
#define IFMAFO_S_INTf 23542
#define IFMAFO_S_INT_MASKf 23543
#define IFMBFOAf 23544
#define IFMBFOAMASKf 23545
#define IFMBFOBf 23546
#define IFMBFOBMASKf 23547
#define IFMBFO_P_INTf 23548
#define IFMBFO_P_INT_MASKf 23549
#define IFMBFO_S_INTf 23550
#define IFMBFO_S_INT_MASKf 23551
#define IFM_ALL_FULL_TH_Pf 23552
#define IFM_ALL_FULL_TH_Sf 23553
#define IFPf 23554
#define IFP_ACTIONS__CLASS_IDf 23555
#define IFP_ACTIONS__HG_LEARN_OVERRIDEf 23556
#define IFP_ACTIONS__INTF_NUMf 23557
#define IFP_ACTIONS__L3_DA_DISABLEf 23558
#define IFP_ACTIONS__L3_SA_DISABLEf 23559
#define IFP_ACTIONS__L3_TTL_DISABLEf 23560
#define IFP_ACTIONS__L3_UC_DA_DISABLEf 23561
#define IFP_ACTIONS__L3_UC_SA_DISABLEf 23562
#define IFP_ACTIONS__L3_UC_TTL_DISABLEf 23563
#define IFP_ACTIONS__L3_UC_VLAN_DISABLEf 23564
#define IFP_ACTIONS__L3_VLAN_DISABLEf 23565
#define IFP_ACTIONS__MAC_ADDRESSf 23566
#define IFP_ACTIONS__RESERVED_0f 23567
#define IFP_ACTIONS__VNTAGf 23568
#define IFP_ACTIONS__VNTAG_ACTIONf 23569
#define IFP_BUS_PARITY_ENf 23570
#define IFP_BUS_PARITY_FORCE_ERRORf 23571
#define IFP_BYPASS_ENABLEf 23572
#define IFP_COSf 23573
#define IFP_COUNTER_MUX_DATA_STAGING_PAR_ERRf 23574
#define IFP_COUNTER_PARITY_ERRORf 23575
#define IFP_COUNTER_PAR_ERRf 23576
#define IFP_DEBUG_FILTER_MASKf 23577
#define IFP_DEBUG_FILTER_MODEf 23578
#define IFP_FORCE_ERRORf 23579
#define IFP_ING_DVP_2_PAR_ERRf 23580
#define IFP_L2_TUNNEL_PAYLOAD_FIELD_SELf 23581
#define IFP_METER_MUX_DATA_STAGING_PAR_ERRf 23582
#define IFP_METER_PARITY_ERRORf 23583
#define IFP_METER_PAR_ERRf 23584
#define IFP_OAM_UNKNOWN_OPCODE_VERSION_DROPf 23585
#define IFP_PCGf 23586
#define IFP_POLICY_PARITY_ERRORf 23587
#define IFP_POLICY_PAR_ERRf 23588
#define IFP_POLICY_TABLE_INTRf 23589
#define IFP_PSGf 23590
#define IFP_REDIRECTION_PROFILE_DCMf 23591
#define IFP_REDIRECTION_PROFILE_PARITY_ENf 23592
#define IFP_REDIRECTION_PROFILE_PAR_ERRf 23593
#define IFP_REDIRECTION_PROFILE_PMf 23594
#define IFP_REDIRECTION_PROFILE_TMf 23595
#define IFP_REDIRECTION_PROFILE_WWf 23596
#define IFP_STAGE_BYPASS_ENABLEf 23597
#define IFP_STORM_CONTROL_PARITY_ERRORf 23598
#define IFP_STORM_CONTROL_PAR_ERRf 23599
#define IFP_STORM_PAR_ERRf 23600
#define IF_CONTAINER_MODEf 23601
#define IF_ECCP_INf 23602
#define IF_ECCP_OUTf 23603
#define IF_ECC_CORRECTEDf 23604
#define IF_ECC_CORRUPTf 23605
#define IF_ECC_DISABLEf 23606
#define IF_ECC_ERROR_ADDRf 23607
#define IF_ECC_ERROR_EVf 23608
#define IF_ECC_UNCORRECTABLEf 23609
#define IF_IDf 23610
#define IF_SELf 23611
#define IF_TYPEf 23612
#define IGERRORPOINTERf 23613
#define IGMP_ENABLEf 23614
#define IGMP_PKTS_UNICAST_IGNOREf 23615
#define IGMP_PKT_DROPf 23616
#define IGMP_PKT_TO_CPUf 23617
#define IGMP_QUERY_FWD_ACTIONf 23618
#define IGMP_QUERY_TO_CPUf 23619
#define IGMP_REP_LEAVE_FWD_ACTIONf 23620
#define IGMP_REP_LEAVE_TO_CPUf 23621
#define IGMP_UNKNOWN_MSG_FWD_ACTIONf 23622
#define IGMP_UNKNOWN_MSG_TO_CPUf 23623
#define IGNORECRCf 23624
#define IGNOREDPf 23625
#define IGNOREINCOMINGPCPf 23626
#define IGNOREINCOMINGUPf 23627
#define IGNOREINCOMINGVIDf 23628
#define IGNORESTATREQf 23629
#define IGNORE_ADR_ALIGN_ENf 23630
#define IGNORE_CP_DEFAULTf 23631
#define IGNORE_DBUS_PERRf 23632
#define IGNORE_DPf 23633
#define IGNORE_DPEO0f 23634
#define IGNORE_DPEO1f 23635
#define IGNORE_DRAM_ECCf 23636
#define IGNORE_EGQ_SEGMENTATION_TX_0f 23637
#define IGNORE_EGQ_SEGMENTATION_TX_1f 23638
#define IGNORE_FCf 23639
#define IGNORE_HEC_ERRf 23640
#define IGNORE_HG_HDR_DONOT_LEARNf 23641
#define IGNORE_HG_HDR_HDR_EXT_LENf 23642
#define IGNORE_HG_HDR_LAG_FAILOVERf 23643
#define IGNORE_HG_LAG_FAILOVERf 23644
#define IGNORE_INCOMING_PCPf 23645
#define IGNORE_INCOMING_UPf 23646
#define IGNORE_INCOMING_VIDf 23647
#define IGNORE_IPMC_L2_BITMAPf 23648
#define IGNORE_IPMC_L3_BITMAPf 23649
#define IGNORE_LOWSIGf 23650
#define IGNORE_MEM_ERRORf 23651
#define IGNORE_MMU_BKP_REMOTE_PKTf 23652
#define IGNORE_MMU_BKP_TXDMA_PKTf 23653
#define IGNORE_MODID_LKUPSf 23654
#define IGNORE_MY_MODIDf 23655
#define IGNORE_PORT_FULLf 23656
#define IGNORE_PPD0_PRESERVE_QOSf 23657
#define IGNORE_PPD2_PRESERVE_QOSf 23658
#define IGNORE_PPD3_PRESERVE_QOSf 23659
#define IGNORE_QEMPTYf 23660
#define IGNORE_RBUS_PERRf 23661
#define IGNORE_RX_CW_CBA_MMf 23662
#define IGNORE_RX_CW_CH_ERRf 23663
#define IGNORE_RX_CW_OPC_MMf 23664
#define IGNORE_TX_PAUSEf 23665
#define IGNORE_UDP_CHECKSUMf 23666
#define IGPERR0f 23667
#define IGPERR1f 23668
#define IGPERR2f 23669
#define IGPERR3f 23670
#define IGPERR4f 23671
#define IGPERR5f 23672
#define IGPERR6f 23673
#define IGPERR7f 23674
#define IGPERR8f 23675
#define IG_ENQ_REQ_FIFO_FULL_ERRORf 23676
#define IG_ENQ_REQ_FIFO_FULL_ERROR_DISINTf 23677
#define IG_FIFO_CREDITf 23678
#define IG_FIFO_CREDIT_WATERMARKf 23679
#define IG_MIRROR_EXT_ACCEPTf 23680
#define IG_MIRROR_INT_ACCEPTf 23681
#define IHBINITf 23682
#define IHBINTMASKf 23683
#define IHBINTREGf 23684
#define IHBRESETf 23685
#define IHB_INITf 23686
#define IHB_RESETf 23687
#define IHOST_ACP_SECURITYf 23688
#define IHOST_M1_READ_QOSf 23689
#define IHOST_M1_WRITE_QOSf 23690
#define IHOST_PWRCTRLI0f 23691
#define IHOST_PWRCTRLI1f 23692
#define IHOST_S0_SECURITYf 23693
#define IHOST_SSI_RST_Nf 23694
#define IHPINITf 23695
#define IHPINTMASKf 23696
#define IHPINTREGf 23697
#define IHPRESETf 23698
#define IHP_INITf 23699
#define IHP_RESETf 23700
#define IHP_SHAPER_GRANT_SIZEf 23701
#define IHP_SHAPER_MAX_BURSTf 23702
#define IHP_SHAPER_TIMER_CYCLESf 23703
#define IHP_SYNC_CLKSf 23704
#define IHP_SYNC_CLKS_OVFf 23705
#define IINTFf 23706
#define IIPMC_RESERVEDf 23707
#define IIR_FCRf 23708
#define IITRFLINf 23709
#define IITRFLINACKf 23710
#define IL0_CTRL_CORRECTED_ERRORf 23711
#define IL0_CTRL_CORRECTED_ERROR_DISINTf 23712
#define IL0_CTRL_ENABLE_ECCf 23713
#define IL0_CTRL_FORCE_UNCORRECTABLE_ERRORf 23714
#define IL0_CTRL_UNCORRECTED_ERRORf 23715
#define IL0_CTRL_UNCORRECTED_ERROR_DISINTf 23716
#define IL0_DCMf 23717
#define IL0_ENf 23718
#define IL0_LOGIC_RESET_Nf 23719
#define IL0_LSB_CORRECTED_ERRORf 23720
#define IL0_LSB_CORRECTED_ERROR_DISINTf 23721
#define IL0_LSB_ENABLE_ECCf 23722
#define IL0_LSB_FORCE_UNCORRECTABLE_ERRORf 23723
#define IL0_LSB_UNCORRECTED_ERRORf 23724
#define IL0_LSB_UNCORRECTED_ERROR_DISINTf 23725
#define IL0_MSB_CORRECTED_ERRORf 23726
#define IL0_MSB_CORRECTED_ERROR_DISINTf 23727
#define IL0_MSB_ENABLE_ECCf 23728
#define IL0_MSB_FORCE_UNCORRECTABLE_ERRORf 23729
#define IL0_MSB_UNCORRECTED_ERRORf 23730
#define IL0_MSB_UNCORRECTED_ERROR_DISINTf 23731
#define IL0_PSM_VDDf 23732
#define IL0_RESET_Nf 23733
#define IL0_SYS_RESET_Nf 23734
#define IL1_CTRL_CORRECTED_ERRORf 23735
#define IL1_CTRL_CORRECTED_ERROR_DISINTf 23736
#define IL1_CTRL_ENABLE_ECCf 23737
#define IL1_CTRL_FORCE_UNCORRECTABLE_ERRORf 23738
#define IL1_CTRL_UNCORRECTED_ERRORf 23739
#define IL1_CTRL_UNCORRECTED_ERROR_DISINTf 23740
#define IL1_DCMf 23741
#define IL1_ENf 23742
#define IL1_LOGIC_RESET_Nf 23743
#define IL1_LSB_CORRECTED_ERRORf 23744
#define IL1_LSB_CORRECTED_ERROR_DISINTf 23745
#define IL1_LSB_ENABLE_ECCf 23746
#define IL1_LSB_FORCE_UNCORRECTABLE_ERRORf 23747
#define IL1_LSB_UNCORRECTED_ERRORf 23748
#define IL1_LSB_UNCORRECTED_ERROR_DISINTf 23749
#define IL1_MSB_CORRECTED_ERRORf 23750
#define IL1_MSB_CORRECTED_ERROR_DISINTf 23751
#define IL1_MSB_ENABLE_ECCf 23752
#define IL1_MSB_FORCE_UNCORRECTABLE_ERRORf 23753
#define IL1_MSB_UNCORRECTED_ERRORf 23754
#define IL1_MSB_UNCORRECTED_ERROR_DISINTf 23755
#define IL1_PRI_BITMAPf 23756
#define IL1_PSM_VDDf 23757
#define IL1_RESET_Nf 23758
#define IL1_SYS_RESET_Nf 23759
#define IL2LUf 23760
#define IL2LU_1f 23761
#define IL2LU_2f 23762
#define IL2LU_3f 23763
#define IL2MCf 23764
#define IL3LUf 23765
#define IL3MCf 23766
#define IL3MC_BYPASS_ENABLEf 23767
#define IL3MC_ERB_INTRf 23768
#define IL3_BYPASS_ENABLEf 23769
#define ILAMAC_RX_INTF_INTR0f 23770
#define ILAMAC_RX_INTF_INTR1f 23771
#define ILAMAC_RX_LANE_INTR0f 23772
#define ILAMAC_RX_LANE_INTR1f 23773
#define ILAMAC_RX_LANE_INTR2f 23774
#define ILAMAC_RX_LANE_INTR3f 23775
#define ILAMAC_RX_LBUS_RST_f 23776
#define ILAMAC_RX_SERDES_RST_f 23777
#define ILAMAC_TX_INTRf 23778
#define ILAMAC_TX_LBUS_RST_f 23779
#define ILAMAC_TX_SERDES_REFCLK_SELf 23780
#define ILAMAC_TX_SERDES_RST_f 23781
#define ILEGALILKNINPUTFROMRX0INTf 23782
#define ILEGALILKNINPUTFROMRX0INTMASKf 23783
#define ILEGALILKNINPUTFROMRX1INTf 23784
#define ILEGALILKNINPUTFROMRX1INTMASKf 23785
#define ILEGAL_ILKN_INPUT_FROM_RX_0_INTf 23786
#define ILEGAL_ILKN_INPUT_FROM_RX_0_INT_MASKf 23787
#define ILEGAL_ILKN_INPUT_FROM_RX_1_INTf 23788
#define ILEGAL_ILKN_INPUT_FROM_RX_1_INT_MASKf 23789
#define ILEGAL_IRE_PACKET_SIZE_INTf 23790
#define ILEGAL_IRE_PACKET_SIZE_INT_MASKf 23791
#define ILIF_BIT_29_27f 23792
#define ILIF_BIT_31_30f 23793
#define ILIF_BIT_32f 23794
#define ILIF_BIT_41f 23795
#define ILIF_BIT_56f 23796
#define ILKN0IBRXFCSTATUSf 23797
#define ILKN0IBRXFCSTATUSSELf 23798
#define ILKN0OOBOXIFSTATERRMASKf 23799
#define ILKN0OOBRXCRCERRf 23800
#define ILKN0OOBRXCRCERRCNTf 23801
#define ILKN0OOBRXCRCERRCNTOVFf 23802
#define ILKN0OOBRXCRCERRMASKf 23803
#define ILKN0OOBRXFCSTATUSf 23804
#define ILKN0OOBRXFCSTATUSSELf 23805
#define ILKN0OOBRXIFSTATERRf 23806
#define ILKN0OOBRXLANESSTATERRf 23807
#define ILKN0OOBRXLANESSTATUSf 23808
#define ILKN0OOBRXLANESTATERRMASKf 23809
#define ILKN0OOBRXOVERFLOWf 23810
#define ILKN0OOBRXOVERFLOWMASKf 23811
#define ILKN0RXCALLENf 23812
#define ILKN0RXENf 23813
#define ILKN0RXERRSTATUSSELf 23814
#define ILKN0RXSELf 23815
#define ILKN0TXCALLENf 23816
#define ILKN0TXENf 23817
#define ILKN0TXSELf 23818
#define ILKN1IBRXFCSTATUSf 23819
#define ILKN1IBRXFCSTATUSSELf 23820
#define ILKN1OOBOXIFSTATERRMASKf 23821
#define ILKN1OOBRXCRCERRf 23822
#define ILKN1OOBRXCRCERRCNTf 23823
#define ILKN1OOBRXCRCERRCNTOVFf 23824
#define ILKN1OOBRXCRCERRMASKf 23825
#define ILKN1OOBRXFCSTATUSf 23826
#define ILKN1OOBRXFCSTATUSSELf 23827
#define ILKN1OOBRXIFSTATERRf 23828
#define ILKN1OOBRXLANESSTATERRf 23829
#define ILKN1OOBRXLANESSTATUSf 23830
#define ILKN1OOBRXLANESTATERRMASKf 23831
#define ILKN1OOBRXOVERFLOWf 23832
#define ILKN1OOBRXOVERFLOWMASKf 23833
#define ILKN1RXCALLENf 23834
#define ILKN1RXENf 23835
#define ILKN1RXERRSTATUSSELf 23836
#define ILKN1RXSELf 23837
#define ILKN1TXCALLENf 23838
#define ILKN1TXENf 23839
#define ILKN1TXSELf 23840
#define ILKNCRC32LANEERRINDICATIONLANES0_11INTf 23841
#define ILKNCRC32LANEERRINDICATIONLANES0_11INTMASKf 23842
#define ILKNCRC32LANEERRINDICATIONLANES12_23INTf 23843
#define ILKNCRC32LANEERRINDICATIONLANES12_23INTMASKf 23844
#define ILKNINTERRUPTf 23845
#define ILKNINTERRUPTMASKf 23846
#define ILKNINVERTCTLTXDIAGWORDINTFSTATBBB_POLARITYf 23847
#define ILKNINVERTCTLTXDIAGWORDINTFSTAT_POLARITYf 23848
#define ILKNINVERTCTLTXDIAGWORDLANESTAT_POLARITYf 23849
#define ILKNINVERTCTLTXFCSTATBBB_POLARITYf 23850
#define ILKNINVERTCTLTXFCSTAT_POLARITYf 23851
#define ILKNINVERTCTLTXMUBITSBBB_POLARITYf 23852
#define ILKNINVERTCTLTXMUBITS_POLARITYf 23853
#define ILKNINVERTSTATRXDIAGWORDINTFSTAT_POLARITYf 23854
#define ILKNINVERTSTATRXFCSTATBBB_POLARITYf 23855
#define ILKNINVERTSTATRXFCSTAT_POLARITYf 23856
#define ILKNINVERTSTATRXMUBITSBBB_POLARITYf 23857
#define ILKNINVERTSTATRXMUBITS_POLARITYf 23858
#define ILKNLANEBADFRAMINGTYPEERRLANES0_11INTf 23859
#define ILKNLANEBADFRAMINGTYPEERRLANES0_11INTMASKf 23860
#define ILKNLANEBADFRAMINGTYPEERRLANES12_23INTf 23861
#define ILKNLANEBADFRAMINGTYPEERRLANES12_23INTMASKf 23862
#define ILKNLANEFRAMINGERRLANES0_11INTf 23863
#define ILKNLANEFRAMINGERRLANES0_11INTMASKf 23864
#define ILKNLANEFRAMINGERRLANES12_23INTf 23865
#define ILKNLANEFRAMINGERRLANES12_23INTMASKf 23866
#define ILKNLANEMETAFRAMELENGTHERRLANES0_11INTf 23867
#define ILKNLANEMETAFRAMELENGTHERRLANES0_11INTMASKf 23868
#define ILKNLANEMETAFRAMELENGTHERRLANES12_23INTf 23869
#define ILKNLANEMETAFRAMELENGTHERRLANES12_23INTMASKf 23870
#define ILKNLANEMETAFRAMEREPEATERRLANES0_11INTf 23871
#define ILKNLANEMETAFRAMEREPEATERRLANES0_11INTMASKf 23872
#define ILKNLANEMETAFRAMEREPEATERRLANES12_23INTf 23873
#define ILKNLANEMETAFRAMEREPEATERRLANES12_23INTMASKf 23874
#define ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INTf 23875
#define ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INTMASKf 23876
#define ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INTf 23877
#define ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INTMASKf 23878
#define ILKNLANESCRAMBLERSTATEERRLANES0_11INTf 23879
#define ILKNLANESCRAMBLERSTATEERRLANES0_11INTMASKf 23880
#define ILKNLANESCRAMBLERSTATEERRLANES12_23INTf 23881
#define ILKNLANESCRAMBLERSTATEERRLANES12_23INTMASKf 23882
#define ILKNLANESYNCHERRLANES0_11INTf 23883
#define ILKNLANESYNCHERRLANES0_11INTMASKf 23884
#define ILKNLANESYNCHERRLANES12_23INTf 23885
#define ILKNLANESYNCHERRLANES12_23INTMASKf 23886
#define ILKNLINKPARTNERSTATUSCHANGELANES0_11INTf 23887
#define ILKNLINKPARTNERSTATUSCHANGELANES0_11INTMASKf 23888
#define ILKNLINKPARTNERSTATUSCHANGELANES12_23INTf 23889
#define ILKNLINKPARTNERSTATUSCHANGELANES12_23INTMASKf 23890
#define ILKNMODEf 23891
#define ILKNOOBAPOLARITYf 23892
#define ILKNOOBBPOLARITYf 23893
#define ILKNOOBIFSTATPOLARITYf 23894
#define ILKNOOBLNSTATPOLARITYf 23895
#define ILKNOOBRXLANESCFGf 23896
#define ILKNOOBTXINTF0MASKf 23897
#define ILKNOOBTXINTF1MASKf 23898
#define ILKNOOBTXLANESf 23899
#define ILKNOOBTXLANESCFGf 23900
#define ILKNOOBTXLANESMASKf 23901
#define ILKNOOBTXRSTNf 23902
#define ILKNRX0CONTROLLERRSTNf 23903
#define ILKNRX0ENABLEREQ3f 23904
#define ILKNRX0HIGHREQTHRESHOLDf 23905
#define ILKNRX0LBUSRSTNf 23906
#define ILKNRX0LLFCFROMRXCNTf 23907
#define ILKNRX0LLFCFROMRXCNTOVFf 23908
#define ILKNRX0LLFCTHRESHOLDf 23909
#define ILKNRX0LOGICLANESRSTNf 23910
#define ILKNRX0MAXOCCUPANCYf 23911
#define ILKNRX0MULTIPLEUSEBITSMASKTOLLFCf 23912
#define ILKNRX0MULTIPLEUSEBITSVALUEf 23913
#define ILKNRX0OVERFLOWERRf 23914
#define ILKNRX0PORTRSTNf 23915
#define ILKNRX0STATBUFFPARITYERRf 23916
#define ILKNRX0STATUSf 23917
#define ILKNRX0THRESHOLDAFTEROVERFLOWf 23918
#define ILKNRX0WASEMPTYf 23919
#define ILKNRX1CONTROLLERRSTNf 23920
#define ILKNRX1ENABLEREQ3f 23921
#define ILKNRX1EXTERNALCLOCKSELf 23922
#define ILKNRX1HIGHREQTHRESHOLDf 23923
#define ILKNRX1INTERNALCLOCKSELf 23924
#define ILKNRX1LBUSRSTNf 23925
#define ILKNRX1LLFCFROMRXCNTf 23926
#define ILKNRX1LLFCFROMRXCNTOVFf 23927
#define ILKNRX1LLFCTHRESHOLDf 23928
#define ILKNRX1LOGICLANESRSTNf 23929
#define ILKNRX1MAXOCCUPANCYf 23930
#define ILKNRX1MULTIPLEUSEBITSMASKTOLLFCf 23931
#define ILKNRX1MULTIPLEUSEBITSVALUEf 23932
#define ILKNRX1OVERFLOWERRf 23933
#define ILKNRX1PORTRSTNf 23934
#define ILKNRX1STATBUFFPARITYERRf 23935
#define ILKNRX1STATUSf 23936
#define ILKNRX1THRESHOLDAFTEROVERFLOWf 23937
#define ILKNRX1WASEMPTYf 23938
#define ILKNRXALTCLOCKSELf 23939
#define ILKNRXLOGICLANERSTNf 23940
#define ILKNRXPARITYERRINTf 23941
#define ILKNRXPARITYERRINTMASKf 23942
#define ILKNRXPORT0ALIGNERRINTf 23943
#define ILKNRXPORT0ALIGNERRINTMASKf 23944
#define ILKNRXPORT0STATUSCHANGEINTf 23945
#define ILKNRXPORT0STATUSCHANGEINTMASKf 23946
#define ILKNRXPORT0STATUSERRINTf 23947
#define ILKNRXPORT0STATUSERRINTMASKf 23948
#define ILKNRXPORT1ALIGNERRINTf 23949
#define ILKNRXPORT1ALIGNERRINTMASKf 23950
#define ILKNRXPORT1STATUSCHANGEINTf 23951
#define ILKNRXPORT1STATUSCHANGEINTMASKf 23952
#define ILKNRXPORT1STATUSERRINTf 23953
#define ILKNRXPORT1STATUSERRINTMASKf 23954
#define ILKNRXSTATCRC32ERRf 23955
#define ILKNRXSTATCRC32VALIDf 23956
#define ILKNRXSTATDIAGWORDINTERFACESTATf 23957
#define ILKNRXSTATDIAGWORDLANESSTATf 23958
#define ILKNRXSTATLANESBADTYPEERRf 23959
#define ILKNRXSTATLANESDESCRAMERRf 23960
#define ILKNRXSTATLANESFRAMINGERRf 23961
#define ILKNRXSTATLANESMFERRf 23962
#define ILKNRXSTATLANESMFLENERRf 23963
#define ILKNRXSTATLANESMFREPEATERRf 23964
#define ILKNRXSTATLANESPARITYERRf 23965
#define ILKNRXSTATLANESSYNCEDf 23966
#define ILKNRXSTATLANESSYNCEDERRf 23967
#define ILKNRXTOEGQENf 23968
#define ILKNRXTONIFFASTLLFCENf 23969
#define ILKNRXTOSCHHRENf 23970
#define ILKNRXTOSCHHRMASKf 23971
#define ILKNRX_N_STATDIAGWORDFROMOOBf 23972
#define ILKNTX0CONTROLLERRSTNf 23973
#define ILKNTX0ECCERR0INTf 23974
#define ILKNTX0ECCERR0INTMASKf 23975
#define ILKNTX0ECCERR1INTf 23976
#define ILKNTX0ECCERR1INTMASKf 23977
#define ILKNTX0GENLLFCCNTf 23978
#define ILKNTX0GENLLFCCNTOVFf 23979
#define ILKNTX0LBUSRSTNf 23980
#define ILKNTX0LLFCSTOPTXCNTf 23981
#define ILKNTX0LLFCSTOPTXCNTOVFf 23982
#define ILKNTX0LOGICLANESRSTNf 23983
#define ILKNTX0MULTIPLEUSEBITSMASKFORLLFCf 23984
#define ILKNTX0MULTIPLEUSEBITSSETf 23985
#define ILKNTX0NUMCREDITSTOEGQf 23986
#define ILKNTX0OVERFLOWERRf 23987
#define ILKNTX0PORTRSTNf 23988
#define ILKNTX0STARTTXTHRESHOLDf 23989
#define ILKNTX0STATBUFFPARITYERRf 23990
#define ILKNTX0STATLANESPARITYERRf 23991
#define ILKNTX0STATUSf 23992
#define ILKNTX0STRIPERRSTNf 23993
#define ILKNTX0THRESHOLDAFTEROVERFLOWf 23994
#define ILKNTX1CONTROLLERRSTNf 23995
#define ILKNTX1ECCERR0INTf 23996
#define ILKNTX1ECCERR0INTMASKf 23997
#define ILKNTX1ECCERR1INTf 23998
#define ILKNTX1ECCERR1INTMASKf 23999
#define ILKNTX1EXTERNALCLOCKSELf 24000
#define ILKNTX1GENLLFCCNTf 24001
#define ILKNTX1GENLLFCCNTOVFf 24002
#define ILKNTX1INTERNALCLOCKSELf 24003
#define ILKNTX1LBUSRSTNf 24004
#define ILKNTX1LLFCSTOPTXCNTf 24005
#define ILKNTX1LLFCSTOPTXCNTOVFf 24006
#define ILKNTX1LOGICLANESRSTNf 24007
#define ILKNTX1MULTIPLEUSEBITSMASKFORLLFCf 24008
#define ILKNTX1MULTIPLEUSEBITSSETf 24009
#define ILKNTX1NUMCREDITSTOEGQf 24010
#define ILKNTX1OVERFLOWERRf 24011
#define ILKNTX1PORTRSTNf 24012
#define ILKNTX1STARTTXTHRESHOLDf 24013
#define ILKNTX1STATBUFFPARITYERRf 24014
#define ILKNTX1STATLANESPARITYERRf 24015
#define ILKNTX1STATUSf 24016
#define ILKNTX1STRIPERRSTNf 24017
#define ILKNTX1THRESHOLDAFTEROVERFLOWf 24018
#define ILKNTXALTCLOCKSELf 24019
#define ILKNTXECCDISABLEf 24020
#define ILKNTXLOGICLANERSTNf 24021
#define ILKNTXPARITYERRINTf 24022
#define ILKNTXPARITYERRINTMASKf 24023
#define ILKNTXPORT0STATUSERRINTf 24024
#define ILKNTXPORT0STATUSERRINTMASKf 24025
#define ILKNTXPORT1STATUSERRINTf 24026
#define ILKNTXPORT1STATUSERRINTMASKf 24027
#define ILKNWRAPRSTNf 24028
#define ILKN_0_MUB_RX_ENAf 24029
#define ILKN_0_MUB_TX_ENAf 24030
#define ILKN_0_MUB_TX_MAP_0f 24031
#define ILKN_0_MUB_TX_MAP_1f 24032
#define ILKN_0_MUB_TX_MAP_2f 24033
#define ILKN_0_MUB_TX_MAP_3f 24034
#define ILKN_0_MUB_TX_MAP_4f 24035
#define ILKN_0_MUB_TX_MAP_5f 24036
#define ILKN_0_MUB_TX_MAP_6f 24037
#define ILKN_0_MUB_TX_MAP_7f 24038
#define ILKN_0_OOB_RX_CRC_ERRf 24039
#define ILKN_0_OOB_RX_CRC_ERR_CNTRf 24040
#define ILKN_0_OOB_RX_CRC_ERR_CNT_OVFf 24041
#define ILKN_0_OOB_RX_CRC_ERR_MASKf 24042
#define ILKN_0_OOB_RX_IF_SRCf 24043
#define ILKN_0_OOB_RX_IF_STAT_ERRf 24044
#define ILKN_0_OOB_RX_IF_STAT_ERR_MASKf 24045
#define ILKN_0_OOB_RX_LANES_STATUSf 24046
#define ILKN_0_OOB_RX_LANES_STAT_ERRf 24047
#define ILKN_0_OOB_RX_LANES_STAT_ERR_MASKf 24048
#define ILKN_0_OOB_RX_LN_SRCf 24049
#define ILKN_0_OOB_RX_OVERFLOWf 24050
#define ILKN_0_OOB_RX_OVERFLOW_MASKf 24051
#define ILKN_0_RETRANSMIT_REQ_RESET_TIMERf 24052
#define ILKN_0_RETRANSMIT_REQ_RESET_TIMER_EXTf 24053
#define ILKN_0_RETRANSMIT_REQ_SET_TIMERf 24054
#define ILKN_0_RETRANSMIT_REQ_SET_TIMER_EXTf 24055
#define ILKN_0_RETRANS_RX_LAST_GOOD_SEQf 24056
#define ILKN_0_RETRANS_RX_SEQ_AFTER_DISCf 24057
#define ILKN_0_RETRANS_RX_SEQ_B_4_DISCf 24058
#define ILKN_0_RETRANS_TX_LAST_SEQ_TRANSMITTEDf 24059
#define ILKN_1_MUB_RX_ENAf 24060
#define ILKN_1_MUB_TX_ENAf 24061
#define ILKN_1_MUB_TX_MAP_0f 24062
#define ILKN_1_MUB_TX_MAP_1f 24063
#define ILKN_1_MUB_TX_MAP_2f 24064
#define ILKN_1_MUB_TX_MAP_3f 24065
#define ILKN_1_MUB_TX_MAP_4f 24066
#define ILKN_1_MUB_TX_MAP_5f 24067
#define ILKN_1_MUB_TX_MAP_6f 24068
#define ILKN_1_MUB_TX_MAP_7f 24069
#define ILKN_1_OOB_RX_CRC_ERRf 24070
#define ILKN_1_OOB_RX_CRC_ERR_CNTRf 24071
#define ILKN_1_OOB_RX_CRC_ERR_CNT_OVFf 24072
#define ILKN_1_OOB_RX_CRC_ERR_MASKf 24073
#define ILKN_1_OOB_RX_IF_SRCf 24074
#define ILKN_1_OOB_RX_IF_STAT_ERRf 24075
#define ILKN_1_OOB_RX_IF_STAT_ERR_MASKf 24076
#define ILKN_1_OOB_RX_LANES_STATUSf 24077
#define ILKN_1_OOB_RX_LANES_STAT_ERRf 24078
#define ILKN_1_OOB_RX_LANES_STAT_ERR_MASKf 24079
#define ILKN_1_OOB_RX_LN_SRCf 24080
#define ILKN_1_OOB_RX_OVERFLOWf 24081
#define ILKN_1_OOB_RX_OVERFLOW_MASKf 24082
#define ILKN_1_RETRANSMIT_REQ_RESET_TIMERf 24083
#define ILKN_1_RETRANSMIT_REQ_RESET_TIMER_EXTf 24084
#define ILKN_1_RETRANSMIT_REQ_SET_TIMERf 24085
#define ILKN_1_RETRANSMIT_REQ_SET_TIMER_EXTf 24086
#define ILKN_1_RETRANS_RX_LAST_GOOD_SEQf 24087
#define ILKN_1_RETRANS_RX_SEQ_AFTER_DISCf 24088
#define ILKN_1_RETRANS_RX_SEQ_B_4_DISCf 24089
#define ILKN_1_RETRANS_TX_LAST_SEQ_TRANSMITTEDf 24090
#define ILKN_CRC_32_LANE_ERR_INDICATION_LANES_0_11_INTf 24091
#define ILKN_CRC_32_LANE_ERR_INDICATION_LANES_0_11_INT_MASKf 24092
#define ILKN_CRC_32_LANE_ERR_INDICATION_LANES_12_23_INTf 24093
#define ILKN_CRC_32_LANE_ERR_INDICATION_LANES_12_23_INT_MASKf 24094
#define ILKN_ERROR_GENERATOR_RX_LANE_0f 24095
#define ILKN_ERROR_GENERATOR_RX_LANE_23f 24096
#define ILKN_ERROR_GENERATOR_TX_LANE_0f 24097
#define ILKN_ERROR_GENERATOR_TX_LANE_23f 24098
#define ILKN_GENERATE_DISCONTINUENT_SEQ_NUM_PORT_0f 24099
#define ILKN_GENERATE_DISCONTINUENT_SEQ_NUM_PORT_1f 24100
#define ILKN_GENERATE_RECEIVED_RETRANSMIT_REQUEST_0f 24101
#define ILKN_GENERATE_RECEIVED_RETRANSMIT_REQUEST_1f 24102
#define ILKN_GENERATE_TRANSMITED_RETRANSMIT_REQUEST_0f 24103
#define ILKN_GENERATE_TRANSMITED_RETRANSMIT_REQUEST_1f 24104
#define ILKN_INTf 24105
#define ILKN_INTERRUPT_REGISTER_TESTf 24106
#define ILKN_INT_MASKf 24107
#define ILKN_INVERT_CTL_TX_DIAGWORD_INTFSTAT_BBB_POLARITYf 24108
#define ILKN_INVERT_CTL_TX_DIAGWORD_INTFSTAT_POLARITYf 24109
#define ILKN_INVERT_CTL_TX_DIAGWORD_LANESTAT_POLARITYf 24110
#define ILKN_INVERT_CTL_TX_FC_STAT_BBB_POLARITYf 24111
#define ILKN_INVERT_CTL_TX_FC_STAT_POLARITYf 24112
#define ILKN_INVERT_CTL_TX_MUBITS_BBB_POLARITYf 24113
#define ILKN_INVERT_CTL_TX_MUBITS_POLARITYf 24114
#define ILKN_INVERT_STAT_RX_DIAGWORD_INTFSTAT_POLARITYf 24115
#define ILKN_INVERT_STAT_RX_FC_STAT_BBB_POLARITYf 24116
#define ILKN_INVERT_STAT_RX_FC_STAT_POLARITYf 24117
#define ILKN_INVERT_STAT_RX_MUBITS_BBB_POLARITYf 24118
#define ILKN_INVERT_STAT_RX_MUBITS_POLARITYf 24119
#define ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_0_11_INTf 24120
#define ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_0_11_INT_MASKf 24121
#define ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_12_23_INTf 24122
#define ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_12_23_INT_MASKf 24123
#define ILKN_LANE_FRAMING_ERR_LANES_0_11_INTf 24124
#define ILKN_LANE_FRAMING_ERR_LANES_0_11_INT_MASKf 24125
#define ILKN_LANE_FRAMING_ERR_LANES_12_23_INTf 24126
#define ILKN_LANE_FRAMING_ERR_LANES_12_23_INT_MASKf 24127
#define ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_0_11_INTf 24128
#define ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_0_11_INT_MASKf 24129
#define ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_12_23_INTf 24130
#define ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_12_23_INT_MASKf 24131
#define ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_0_11_INTf 24132
#define ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_0_11_INT_MASKf 24133
#define ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_12_23_INTf 24134
#define ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_12_23_INT_MASKf 24135
#define ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_0_11_INTf 24136
#define ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_0_11_INT_MASKf 24137
#define ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_12_23_INTf 24138
#define ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_12_23_INT_MASKf 24139
#define ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_0_11_INTf 24140
#define ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_0_11_INT_MASKf 24141
#define ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_12_23_INTf 24142
#define ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_12_23_INT_MASKf 24143
#define ILKN_LANE_SYNCH_ERR_LANES_0_11_INTf 24144
#define ILKN_LANE_SYNCH_ERR_LANES_0_11_INT_MASKf 24145
#define ILKN_LANE_SYNCH_ERR_LANES_12_23_INTf 24146
#define ILKN_LANE_SYNCH_ERR_LANES_12_23_INT_MASKf 24147
#define ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_0_INTf 24148
#define ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_0_INT_MASKf 24149
#define ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_1_INTf 24150
#define ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_1_INT_MASKf 24151
#define ILKN_MAX_BURSTf 24152
#define ILKN_MIN_BURSTf 24153
#define ILKN_MODEf 24154
#define ILKN_OOB_RX_0_CAL_LENf 24155
#define ILKN_OOB_RX_0_ERRf 24156
#define ILKN_OOB_RX_0_ERR_FC_STATUS_SELf 24157
#define ILKN_OOB_RX_0_ERR_RT_STATUS_SELf 24158
#define ILKN_OOB_RX_0_FC_POLARITYf 24159
#define ILKN_OOB_RX_0_IF_STAT_POLARITYf 24160
#define ILKN_OOB_RX_0_LN_STAT_POLARITYf 24161
#define ILKN_OOB_RX_0_RT_CAL_ENf 24162
#define ILKN_OOB_RX_0_RT_CAL_INDEX_0f 24163
#define ILKN_OOB_RX_0_RT_CAL_INDEX_1f 24164
#define ILKN_OOB_RX_0_RT_CAL_INDEX_2f 24165
#define ILKN_OOB_RX_0_RT_CAL_INDEX_3f 24166
#define ILKN_OOB_RX_0_RT_CAL_LENf 24167
#define ILKN_OOB_RX_0_RT_POLARITYf 24168
#define ILKN_OOB_RX_1_CAL_LENf 24169
#define ILKN_OOB_RX_1_ERRf 24170
#define ILKN_OOB_RX_1_ERR_FC_STATUS_SELf 24171
#define ILKN_OOB_RX_1_ERR_RT_STATUS_SELf 24172
#define ILKN_OOB_RX_1_FC_POLARITYf 24173
#define ILKN_OOB_RX_1_IF_STAT_POLARITYf 24174
#define ILKN_OOB_RX_1_LN_STAT_POLARITYf 24175
#define ILKN_OOB_RX_1_RT_CAL_ENf 24176
#define ILKN_OOB_RX_1_RT_CAL_INDEX_0f 24177
#define ILKN_OOB_RX_1_RT_CAL_INDEX_1f 24178
#define ILKN_OOB_RX_1_RT_CAL_INDEX_2f 24179
#define ILKN_OOB_RX_1_RT_CAL_INDEX_3f 24180
#define ILKN_OOB_RX_1_RT_CAL_LENf 24181
#define ILKN_OOB_RX_1_RT_POLARITYf 24182
#define ILKN_OOB_TX_0_ERR_CFGf 24183
#define ILKN_OOB_TX_0_ERR_FC_STATUSf 24184
#define ILKN_OOB_TX_0_ERR_RT_STATUSf 24185
#define ILKN_OOB_TX_0_FC_POLARITYf 24186
#define ILKN_OOB_TX_0_IF_CFGf 24187
#define ILKN_OOB_TX_0_IF_STAT_POLARITYf 24188
#define ILKN_OOB_TX_0_INTF_MASKf 24189
#define ILKN_OOB_TX_0_LANES_MASKf 24190
#define ILKN_OOB_TX_0_LANES_NUMf 24191
#define ILKN_OOB_TX_0_LN_SRCf 24192
#define ILKN_OOB_TX_0_LN_STAT_POLARITYf 24193
#define ILKN_OOB_TX_0_RT_CAL_ENf 24194
#define ILKN_OOB_TX_0_RT_CAL_INDEX_0f 24195
#define ILKN_OOB_TX_0_RT_CAL_INDEX_1f 24196
#define ILKN_OOB_TX_0_RT_CAL_INDEX_2f 24197
#define ILKN_OOB_TX_0_RT_CAL_INDEX_3f 24198
#define ILKN_OOB_TX_0_RT_CAL_LENf 24199
#define ILKN_OOB_TX_0_RT_POLARITYf 24200
#define ILKN_OOB_TX_1_ERR_CFGf 24201
#define ILKN_OOB_TX_1_ERR_FC_STATUSf 24202
#define ILKN_OOB_TX_1_ERR_RT_STATUSf 24203
#define ILKN_OOB_TX_1_FC_POLARITYf 24204
#define ILKN_OOB_TX_1_IF_CFGf 24205
#define ILKN_OOB_TX_1_IF_STAT_POLARITYf 24206
#define ILKN_OOB_TX_1_INTF_MASKf 24207
#define ILKN_OOB_TX_1_LANES_MASKf 24208
#define ILKN_OOB_TX_1_LANES_NUMf 24209
#define ILKN_OOB_TX_1_LN_SRCf 24210
#define ILKN_OOB_TX_1_LN_STAT_POLARITYf 24211
#define ILKN_OOB_TX_1_RT_CAL_ENf 24212
#define ILKN_OOB_TX_1_RT_CAL_INDEX_0f 24213
#define ILKN_OOB_TX_1_RT_CAL_INDEX_1f 24214
#define ILKN_OOB_TX_1_RT_CAL_INDEX_2f 24215
#define ILKN_OOB_TX_1_RT_CAL_INDEX_3f 24216
#define ILKN_OOB_TX_1_RT_CAL_LENf 24217
#define ILKN_OOB_TX_1_RT_POLARITYf 24218
#define ILKN_PORT_CREDITf 24219
#define ILKN_RX_0_CAL_INITIATE_PAR_ERRf 24220
#define ILKN_RX_0_CAL_PARITY_ERR_MASKf 24221
#define ILKN_RX_0_ENf 24222
#define ILKN_RX_0_FC_STATUSf 24223
#define ILKN_RX_0_LBUS_RSTNf 24224
#define ILKN_RX_0_LLFC_FROM_RX_CNTf 24225
#define ILKN_RX_0_LLFC_FROM_RX_CNT_OVFf 24226
#define ILKN_RX_0_LLFC_STOP_TX_FROM_MULTIPLE_USE_BITS_MASKf 24227
#define ILKN_RX_0_LOGIC_LANES_RSTNf 24228
#define ILKN_RX_0_MULTIPLE_USE_BITS_TO_CFC_MASKf 24229
#define ILKN_RX_0_MULTIPLE_USE_BITS_VALUEf 24230
#define ILKN_RX_0_PORT_RSTNf 24231
#define ILKN_RX_0_RETRANS_ACK_RECEIVEDf 24232
#define ILKN_RX_0_RETRANS_CRC_24_ERRf 24233
#define ILKN_RX_0_RETRANS_DISCf 24234
#define ILKN_RX_0_RETRANS_ENABLEf 24235
#define ILKN_RX_0_RETRANS_ERR_INTf 24236
#define ILKN_RX_0_RETRANS_ERR_INT_MASKf 24237
#define ILKN_RX_0_RETRANS_FORCED_ERRORf 24238
#define ILKN_RX_0_RETRANS_FSM_STATEf 24239
#define ILKN_RX_0_RETRANS_FSM_STATE_0f 24240
#define ILKN_RX_0_RETRANS_FSM_STATE_1f 24241
#define ILKN_RX_0_RETRANS_FSM_STATE_2f 24242
#define ILKN_RX_0_RETRANS_FSM_STATE_3f 24243
#define ILKN_RX_0_RETRANS_FSM_STATE_4f 24244
#define ILKN_RX_0_RETRANS_FSM_STATE_5f 24245
#define ILKN_RX_0_RETRANS_FSM_STATE_6f 24246
#define ILKN_RX_0_RETRANS_FSM_STATE_7f 24247
#define ILKN_RX_0_RETRANS_FSM_STATE_TO_MONITORf 24248
#define ILKN_RX_0_RETRANS_LAST_GOOD_SEQ_NUMf 24249
#define ILKN_RX_0_RETRANS_LAST_GOOD_SUB_SEQ_NUMf 24250
#define ILKN_RX_0_RETRANS_LOGIC_RESETf 24251
#define ILKN_RX_0_RETRANS_MULTIPLYf 24252
#define ILKN_RX_0_RETRANS_REACHED_TIMOUTf 24253
#define ILKN_RX_0_RETRANS_REQ_SENTf 24254
#define ILKN_RX_0_RETRANS_RESET_DURATIONf 24255
#define ILKN_RX_0_RETRANS_RESET_MODEf 24256
#define ILKN_RX_0_RETRANS_RESET_WHEN_ALIGNED_ERRORf 24257
#define ILKN_RX_0_RETRANS_RESET_WHEN_ERRORf 24258
#define ILKN_RX_0_RETRANS_RESET_WHEN_RETRY_ERRORf 24259
#define ILKN_RX_0_RETRANS_RESET_WHEN_TIMEOUT_ERRORf 24260
#define ILKN_RX_0_RETRANS_RESET_WHEN_WDOG_ERRORf 24261
#define ILKN_RX_0_RETRANS_RESET_WHEN_WRAP_AFTER_DISC_ERRORf 24262
#define ILKN_RX_0_RETRANS_RESET_WHEN_WRAP_B_4_DISC_ERRORf 24263
#define ILKN_RX_0_RETRANS_RETRYf 24264
#define ILKN_RX_0_RETRANS_RETRY_ERRf 24265
#define ILKN_RX_0_RETRANS_SHORT_TIMERf 24266
#define ILKN_RX_0_RETRANS_TIMEOUTf 24267
#define ILKN_RX_0_RETRANS_WDOGf 24268
#define ILKN_RX_0_RETRANS_WDOG_ERRf 24269
#define ILKN_RX_0_RETRANS_WRAP_AFTER_DISC_ERRf 24270
#define ILKN_RX_0_RETRANS_WRAP_B_4_DISC_ERRf 24271
#define ILKN_RX_0_RETRANS_WRAP_TIMERf 24272
#define ILKN_RX_0_SELf 24273
#define ILKN_RX_0_SRC_SELf 24274
#define ILKN_RX_0_STAT_BUFF_PARITY_ERRf 24275
#define ILKN_RX_0_STAT_DIAGWORD_FROM_OOBf 24276
#define ILKN_RX_0_TREAT_EOP_ERR_AS_CRC_24_ERRf 24277
#define ILKN_RX_1_CAL_INITIATE_PAR_ERRf 24278
#define ILKN_RX_1_CAL_PARITY_ERR_MASKf 24279
#define ILKN_RX_1_ENf 24280
#define ILKN_RX_1_FC_STATUSf 24281
#define ILKN_RX_1_LBUS_RSTNf 24282
#define ILKN_RX_1_LLFC_FROM_RX_CNTf 24283
#define ILKN_RX_1_LLFC_FROM_RX_CNT_OVFf 24284
#define ILKN_RX_1_LLFC_STOP_TX_FROM_MULTIPLE_USE_BITS_MASKf 24285
#define ILKN_RX_1_LOGIC_LANES_RSTNf 24286
#define ILKN_RX_1_MULTIPLE_USE_BITS_TO_CFC_MASKf 24287
#define ILKN_RX_1_MULTIPLE_USE_BITS_VALUEf 24288
#define ILKN_RX_1_PORT_RSTNf 24289
#define ILKN_RX_1_RETRANS_ACK_RECEIVEDf 24290
#define ILKN_RX_1_RETRANS_CRC_24_ERRf 24291
#define ILKN_RX_1_RETRANS_DISCf 24292
#define ILKN_RX_1_RETRANS_ENABLEf 24293
#define ILKN_RX_1_RETRANS_ERR_INTf 24294
#define ILKN_RX_1_RETRANS_ERR_INT_MASKf 24295
#define ILKN_RX_1_RETRANS_FORCED_ERRORf 24296
#define ILKN_RX_1_RETRANS_FSM_STATEf 24297
#define ILKN_RX_1_RETRANS_FSM_STATE_0f 24298
#define ILKN_RX_1_RETRANS_FSM_STATE_1f 24299
#define ILKN_RX_1_RETRANS_FSM_STATE_2f 24300
#define ILKN_RX_1_RETRANS_FSM_STATE_3f 24301
#define ILKN_RX_1_RETRANS_FSM_STATE_4f 24302
#define ILKN_RX_1_RETRANS_FSM_STATE_5f 24303
#define ILKN_RX_1_RETRANS_FSM_STATE_6f 24304
#define ILKN_RX_1_RETRANS_FSM_STATE_7f 24305
#define ILKN_RX_1_RETRANS_FSM_STATE_TO_MONITORf 24306
#define ILKN_RX_1_RETRANS_LAST_GOOD_SEQ_NUMf 24307
#define ILKN_RX_1_RETRANS_LAST_GOOD_SUB_SEQ_NUMf 24308
#define ILKN_RX_1_RETRANS_LOGIC_RESETf 24309
#define ILKN_RX_1_RETRANS_MULTIPLYf 24310
#define ILKN_RX_1_RETRANS_REACHED_TIMOUTf 24311
#define ILKN_RX_1_RETRANS_REQ_SENTf 24312
#define ILKN_RX_1_RETRANS_RESET_DURATIONf 24313
#define ILKN_RX_1_RETRANS_RESET_MODEf 24314
#define ILKN_RX_1_RETRANS_RESET_WHEN_ALIGNED_ERRORf 24315
#define ILKN_RX_1_RETRANS_RESET_WHEN_ERRORf 24316
#define ILKN_RX_1_RETRANS_RESET_WHEN_RETRY_ERRORf 24317
#define ILKN_RX_1_RETRANS_RESET_WHEN_TIMEOUT_ERRORf 24318
#define ILKN_RX_1_RETRANS_RESET_WHEN_WDOG_ERRORf 24319
#define ILKN_RX_1_RETRANS_RESET_WHEN_WRAP_AFTER_DISC_ERRORf 24320
#define ILKN_RX_1_RETRANS_RESET_WHEN_WRAP_B_4_DISC_ERRORf 24321
#define ILKN_RX_1_RETRANS_RETRYf 24322
#define ILKN_RX_1_RETRANS_RETRY_ERRf 24323
#define ILKN_RX_1_RETRANS_SHORT_TIMERf 24324
#define ILKN_RX_1_RETRANS_TIMEOUTf 24325
#define ILKN_RX_1_RETRANS_WDOGf 24326
#define ILKN_RX_1_RETRANS_WDOG_ERRf 24327
#define ILKN_RX_1_RETRANS_WRAP_AFTER_DISC_ERRf 24328
#define ILKN_RX_1_RETRANS_WRAP_B_4_DISC_ERRf 24329
#define ILKN_RX_1_RETRANS_WRAP_TIMERf 24330
#define ILKN_RX_1_SELf 24331
#define ILKN_RX_1_SRC_SELf 24332
#define ILKN_RX_1_STAT_BUFF_PARITY_ERRf 24333
#define ILKN_RX_1_STAT_DIAGWORD_FROM_OOBf 24334
#define ILKN_RX_1_TREAT_EOP_ERR_AS_CRC_24_ERRf 24335
#define ILKN_RX_ALGN_MEM_0_ECC_1B_ERR_MASKf 24336
#define ILKN_RX_ALGN_MEM_0_ECC_2B_ERR_MASKf 24337
#define ILKN_RX_ALGN_MEM_10_ECC_1B_ERR_MASKf 24338
#define ILKN_RX_ALGN_MEM_10_ECC_2B_ERR_MASKf 24339
#define ILKN_RX_ALGN_MEM_11_ECC_1B_ERR_MASKf 24340
#define ILKN_RX_ALGN_MEM_11_ECC_2B_ERR_MASKf 24341
#define ILKN_RX_ALGN_MEM_12_ECC_1B_ERR_MASKf 24342
#define ILKN_RX_ALGN_MEM_12_ECC_2B_ERR_MASKf 24343
#define ILKN_RX_ALGN_MEM_13_ECC_1B_ERR_MASKf 24344
#define ILKN_RX_ALGN_MEM_13_ECC_2B_ERR_MASKf 24345
#define ILKN_RX_ALGN_MEM_14_ECC_1B_ERR_MASKf 24346
#define ILKN_RX_ALGN_MEM_14_ECC_2B_ERR_MASKf 24347
#define ILKN_RX_ALGN_MEM_15_ECC_1B_ERR_MASKf 24348
#define ILKN_RX_ALGN_MEM_15_ECC_2B_ERR_MASKf 24349
#define ILKN_RX_ALGN_MEM_16_ECC_1B_ERR_MASKf 24350
#define ILKN_RX_ALGN_MEM_16_ECC_2B_ERR_MASKf 24351
#define ILKN_RX_ALGN_MEM_17_ECC_1B_ERR_MASKf 24352
#define ILKN_RX_ALGN_MEM_17_ECC_2B_ERR_MASKf 24353
#define ILKN_RX_ALGN_MEM_18_ECC_1B_ERR_MASKf 24354
#define ILKN_RX_ALGN_MEM_18_ECC_2B_ERR_MASKf 24355
#define ILKN_RX_ALGN_MEM_19_ECC_1B_ERR_MASKf 24356
#define ILKN_RX_ALGN_MEM_19_ECC_2B_ERR_MASKf 24357
#define ILKN_RX_ALGN_MEM_1_ECC_1B_ERR_MASKf 24358
#define ILKN_RX_ALGN_MEM_1_ECC_2B_ERR_MASKf 24359
#define ILKN_RX_ALGN_MEM_20_ECC_1B_ERR_MASKf 24360
#define ILKN_RX_ALGN_MEM_20_ECC_2B_ERR_MASKf 24361
#define ILKN_RX_ALGN_MEM_21_ECC_1B_ERR_MASKf 24362
#define ILKN_RX_ALGN_MEM_21_ECC_2B_ERR_MASKf 24363
#define ILKN_RX_ALGN_MEM_22_ECC_1B_ERR_MASKf 24364
#define ILKN_RX_ALGN_MEM_22_ECC_2B_ERR_MASKf 24365
#define ILKN_RX_ALGN_MEM_23_ECC_1B_ERR_MASKf 24366
#define ILKN_RX_ALGN_MEM_23_ECC_2B_ERR_MASKf 24367
#define ILKN_RX_ALGN_MEM_2_ECC_1B_ERR_MASKf 24368
#define ILKN_RX_ALGN_MEM_2_ECC_2B_ERR_MASKf 24369
#define ILKN_RX_ALGN_MEM_3_ECC_1B_ERR_MASKf 24370
#define ILKN_RX_ALGN_MEM_3_ECC_2B_ERR_MASKf 24371
#define ILKN_RX_ALGN_MEM_4_ECC_1B_ERR_MASKf 24372
#define ILKN_RX_ALGN_MEM_4_ECC_2B_ERR_MASKf 24373
#define ILKN_RX_ALGN_MEM_5_ECC_1B_ERR_MASKf 24374
#define ILKN_RX_ALGN_MEM_5_ECC_2B_ERR_MASKf 24375
#define ILKN_RX_ALGN_MEM_6_ECC_1B_ERR_MASKf 24376
#define ILKN_RX_ALGN_MEM_6_ECC_2B_ERR_MASKf 24377
#define ILKN_RX_ALGN_MEM_7_ECC_1B_ERR_MASKf 24378
#define ILKN_RX_ALGN_MEM_7_ECC_2B_ERR_MASKf 24379
#define ILKN_RX_ALGN_MEM_8_ECC_1B_ERR_MASKf 24380
#define ILKN_RX_ALGN_MEM_8_ECC_2B_ERR_MASKf 24381
#define ILKN_RX_ALGN_MEM_9_ECC_1B_ERR_MASKf 24382
#define ILKN_RX_ALGN_MEM_9_ECC_2B_ERR_MASKf 24383
#define ILKN_RX_ALGN_MEM_INITIATE_ECC_1B_ERRf 24384
#define ILKN_RX_ALGN_MEM_INITIATE_ECC_2B_ERRf 24385
#define ILKN_RX_FORCE_RETRANS_REQ_0f 24386
#define ILKN_RX_FORCE_RETRANS_REQ_1f 24387
#define ILKN_RX_LOGIC_LANE_RSTNf 24388
#define ILKN_RX_MASK_ECC_1B_ERR_CTRL_MEMf 24389
#define ILKN_RX_MASK_ECC_2B_ERR_CTRL_MEMf 24390
#define ILKN_RX_PARITY_ERR_INTf 24391
#define ILKN_RX_PARITY_ERR_INT_MASKf 24392
#define ILKN_RX_PORT_0_ALIGN_ERR_INTf 24393
#define ILKN_RX_PORT_0_ALIGN_ERR_INT_MASKf 24394
#define ILKN_RX_PORT_0_STATUS_CHANGE_INTf 24395
#define ILKN_RX_PORT_0_STATUS_CHANGE_INT_MASKf 24396
#define ILKN_RX_PORT_0_STATUS_ERR_INTf 24397
#define ILKN_RX_PORT_0_STATUS_ERR_INT_MASKf 24398
#define ILKN_RX_PORT_1_ALIGN_ERR_INTf 24399
#define ILKN_RX_PORT_1_ALIGN_ERR_INT_MASKf 24400
#define ILKN_RX_PORT_1_STATUS_CHANGE_INTf 24401
#define ILKN_RX_PORT_1_STATUS_CHANGE_INT_MASKf 24402
#define ILKN_RX_PORT_1_STATUS_ERR_INTf 24403
#define ILKN_RX_PORT_1_STATUS_ERR_INT_MASKf 24404
#define ILKN_RX_RETRANS_LATENCY_0f 24405
#define ILKN_RX_RETRANS_LATENCY_1f 24406
#define ILKN_RX_STAT_CRC_32_ERRf 24407
#define ILKN_RX_STAT_CRC_32_VALIDf 24408
#define ILKN_RX_STAT_DIAGWORD_INTERFACE_STATf 24409
#define ILKN_RX_STAT_DIAGWORD_LANES_STATf 24410
#define ILKN_RX_STAT_DIAGWORD_LANES_STAT_FROM_OOB_0f 24411
#define ILKN_RX_STAT_DIAGWORD_LANES_STAT_FROM_OOB_1f 24412
#define ILKN_RX_STAT_LANES_BAD_TYPE_ERRf 24413
#define ILKN_RX_STAT_LANES_DESCRAM_ERRf 24414
#define ILKN_RX_STAT_LANES_FRAMING_ERRf 24415
#define ILKN_RX_STAT_LANES_MF_ERRf 24416
#define ILKN_RX_STAT_LANES_MF_LEN_ERRf 24417
#define ILKN_RX_STAT_LANES_MF_REPEAT_ERRf 24418
#define ILKN_RX_STAT_LANES_PARITY_ERRf 24419
#define ILKN_RX_STAT_LANES_SYNCEDf 24420
#define ILKN_RX_STAT_LANES_SYNCED_ERRf 24421
#define ILKN_RX_STAT_LANES_WORD_SYNCEDf 24422
#define ILKN_RX_TO_EGQ_PFC_ENf 24423
#define ILKN_RX_TO_EGQ_PORT_ENf 24424
#define ILKN_RX_TO_GEN_PFC_ENf 24425
#define ILKN_RX_TO_NIF_FAST_LLFC_ENf 24426
#define ILKN_RX_TO_RET_REQ_ENf 24427
#define ILKN_TX_0_CAL_INITIATE_PAR_ERRf 24428
#define ILKN_TX_0_CAL_LENf 24429
#define ILKN_TX_0_CAL_PARITY_ERR_MASKf 24430
#define ILKN_TX_0_DST_SELf 24431
#define ILKN_TX_0_ENf 24432
#define ILKN_TX_0_EXPN_MEM_INITIATE_PAR_ERRf 24433
#define ILKN_TX_0_GEN_LLFC_CNTf 24434
#define ILKN_TX_0_GEN_LLFC_CNT_OVFf 24435
#define ILKN_TX_0_LBS_ADAP_MEM_ECC_1B_ERR_MASKf 24436
#define ILKN_TX_0_LBS_ADAP_MEM_ECC_2B_ERR_MASKf 24437
#define ILKN_TX_0_LBUS_ADAPT_RAM_MEM_INITIATE_ECC_1B_ERRf 24438
#define ILKN_TX_0_LBUS_ADAPT_RAM_MEM_INITIATE_ECC_2B_ERRf 24439
#define ILKN_TX_0_LBUS_RSTNf 24440
#define ILKN_TX_0_LLFC_STOP_TX_CNTf 24441
#define ILKN_TX_0_LLFC_STOP_TX_CNT_OVFf 24442
#define ILKN_TX_0_LN_EXPN_MEM_0_PARITY_ERR_MASKf 24443
#define ILKN_TX_0_LN_EXPN_MEM_10_PARITY_ERR_MASKf 24444
#define ILKN_TX_0_LN_EXPN_MEM_11_PARITY_ERR_MASKf 24445
#define ILKN_TX_0_LN_EXPN_MEM_12_PARITY_ERR_MASKf 24446
#define ILKN_TX_0_LN_EXPN_MEM_13_PARITY_ERR_MASKf 24447
#define ILKN_TX_0_LN_EXPN_MEM_14_PARITY_ERR_MASKf 24448
#define ILKN_TX_0_LN_EXPN_MEM_15_PARITY_ERR_MASKf 24449
#define ILKN_TX_0_LN_EXPN_MEM_16_PARITY_ERR_MASKf 24450
#define ILKN_TX_0_LN_EXPN_MEM_17_PARITY_ERR_MASKf 24451
#define ILKN_TX_0_LN_EXPN_MEM_18_PARITY_ERR_MASKf 24452
#define ILKN_TX_0_LN_EXPN_MEM_19_PARITY_ERR_MASKf 24453
#define ILKN_TX_0_LN_EXPN_MEM_1_PARITY_ERR_MASKf 24454
#define ILKN_TX_0_LN_EXPN_MEM_20_PARITY_ERR_MASKf 24455
#define ILKN_TX_0_LN_EXPN_MEM_21_PARITY_ERR_MASKf 24456
#define ILKN_TX_0_LN_EXPN_MEM_22_PARITY_ERR_MASKf 24457
#define ILKN_TX_0_LN_EXPN_MEM_23_PARITY_ERR_MASKf 24458
#define ILKN_TX_0_LN_EXPN_MEM_2_PARITY_ERR_MASKf 24459
#define ILKN_TX_0_LN_EXPN_MEM_3_PARITY_ERR_MASKf 24460
#define ILKN_TX_0_LN_EXPN_MEM_4_PARITY_ERR_MASKf 24461
#define ILKN_TX_0_LN_EXPN_MEM_5_PARITY_ERR_MASKf 24462
#define ILKN_TX_0_LN_EXPN_MEM_6_PARITY_ERR_MASKf 24463
#define ILKN_TX_0_LN_EXPN_MEM_7_PARITY_ERR_MASKf 24464
#define ILKN_TX_0_LN_EXPN_MEM_8_PARITY_ERR_MASKf 24465
#define ILKN_TX_0_LN_EXPN_MEM_9_PARITY_ERR_MASKf 24466
#define ILKN_TX_0_LOGIC_LANES_RSTNf 24467
#define ILKN_TX_0_MULTIPLE_USE_BITS_FORCEf 24468
#define ILKN_TX_0_MULTIPLE_USE_BITS_FROM_CFC_MASKf 24469
#define ILKN_TX_0_MULTIPLE_USE_BITS_FROM_LLFC_MASKf 24470
#define ILKN_TX_0_MULTIPLE_USE_BITS_VALUEf 24471
#define ILKN_TX_0_PORT_RSTNf 24472
#define ILKN_TX_0_RETRANS_ENABLEf 24473
#define ILKN_TX_0_RETRANS_IGNORE_EN_FROM_CFCf 24474
#define ILKN_TX_0_RETRANS_IGNORE_RETRANS_REQ_WHEN_FIFO_ALMOST_EMPTYf 24475
#define ILKN_TX_0_RETRANS_MULTIPLYf 24476
#define ILKN_TX_0_RETRANS_NUM_ENTRIES_TO_SAVEf 24477
#define ILKN_TX_0_RETRANS_REACT_ONLY_AT_POS_EDGEf 24478
#define ILKN_TX_0_RETRANS_WAIT_FOR_SEQ_NUM_CHANGEf 24479
#define ILKN_TX_0_SELf 24480
#define ILKN_TX_0_STAT_BUFF_PARITY_ERRf 24481
#define ILKN_TX_0_STAT_LANES_PARITY_ERRf 24482
#define ILKN_TX_0_STRIPER_RSTNf 24483
#define ILKN_TX_0_TREAT_EOP_ERR_AS_CRC_24_ERRf 24484
#define ILKN_TX_0_USE_EXTENDED_MEMORYf 24485
#define ILKN_TX_1_32_BYTE_CONSECUTIVE_CLKS_INTf 24486
#define ILKN_TX_1_32_BYTE_CONSECUTIVE_CLKS_INT_MASKf 24487
#define ILKN_TX_1_CAL_INITIATE_PAR_ERRf 24488
#define ILKN_TX_1_CAL_LENf 24489
#define ILKN_TX_1_CAL_PARITY_ERR_MASKf 24490
#define ILKN_TX_1_DST_SELf 24491
#define ILKN_TX_1_ENf 24492
#define ILKN_TX_1_EXPN_MEM_INITIATE_PAR_ERRf 24493
#define ILKN_TX_1_GEN_LLFC_CNTf 24494
#define ILKN_TX_1_GEN_LLFC_CNT_OVFf 24495
#define ILKN_TX_1_LBS_ADAP_MEM_ECC_1B_ERR_MASKf 24496
#define ILKN_TX_1_LBS_ADAP_MEM_ECC_2B_ERR_MASKf 24497
#define ILKN_TX_1_LBUS_ADAPT_RAM_MEM_INITIATE_ECC_1B_ERRf 24498
#define ILKN_TX_1_LBUS_ADAPT_RAM_MEM_INITIATE_ECC_2B_ERRf 24499
#define ILKN_TX_1_LBUS_RSTNf 24500
#define ILKN_TX_1_LLFC_STOP_TX_CNTf 24501
#define ILKN_TX_1_LLFC_STOP_TX_CNT_OVFf 24502
#define ILKN_TX_1_LN_EXPN_MEM_24_PARITY_ERR_MASKf 24503
#define ILKN_TX_1_LN_EXPN_MEM_25_PARITY_ERR_MASKf 24504
#define ILKN_TX_1_LN_EXPN_MEM_26_PARITY_ERR_MASKf 24505
#define ILKN_TX_1_LN_EXPN_MEM_27_PARITY_ERR_MASKf 24506
#define ILKN_TX_1_LN_EXPN_MEM_28_PARITY_ERR_MASKf 24507
#define ILKN_TX_1_LN_EXPN_MEM_29_PARITY_ERR_MASKf 24508
#define ILKN_TX_1_LN_EXPN_MEM_30_PARITY_ERR_MASKf 24509
#define ILKN_TX_1_LN_EXPN_MEM_31_PARITY_ERR_MASKf 24510
#define ILKN_TX_1_LN_EXPN_MEM_32_PARITY_ERR_MASKf 24511
#define ILKN_TX_1_LN_EXPN_MEM_33_PARITY_ERR_MASKf 24512
#define ILKN_TX_1_LN_EXPN_MEM_34_PARITY_ERR_MASKf 24513
#define ILKN_TX_1_LN_EXPN_MEM_35_PARITY_ERR_MASKf 24514
#define ILKN_TX_1_LOGIC_LANES_RSTNf 24515
#define ILKN_TX_1_MULTIPLE_USE_BITS_FORCEf 24516
#define ILKN_TX_1_MULTIPLE_USE_BITS_FROM_CFC_MASKf 24517
#define ILKN_TX_1_MULTIPLE_USE_BITS_FROM_LLFC_MASKf 24518
#define ILKN_TX_1_MULTIPLE_USE_BITS_VALUEf 24519
#define ILKN_TX_1_PORT_RSTNf 24520
#define ILKN_TX_1_RETRANS_ENABLEf 24521
#define ILKN_TX_1_RETRANS_IGNORE_EN_FROM_CFCf 24522
#define ILKN_TX_1_RETRANS_IGNORE_RETRANS_REQ_WHEN_FIFO_ALMOST_EMPTYf 24523
#define ILKN_TX_1_RETRANS_MULTIPLYf 24524
#define ILKN_TX_1_RETRANS_NUM_ENTRIES_TO_SAVEf 24525
#define ILKN_TX_1_RETRANS_REACT_ONLY_AT_POS_EDGEf 24526
#define ILKN_TX_1_RETRANS_WAIT_FOR_SEQ_NUM_CHANGEf 24527
#define ILKN_TX_1_SELf 24528
#define ILKN_TX_1_STAT_BUFF_PARITY_ERRf 24529
#define ILKN_TX_1_STAT_LANES_PARITY_ERRf 24530
#define ILKN_TX_1_STRIPER_RSTNf 24531
#define ILKN_TX_1_TREAT_EOP_ERR_AS_CRC_24_ERRf 24532
#define ILKN_TX_1_USE_EXTENDED_MEMORYf 24533
#define ILKN_TX_ERR_INJ_BIT_ERR_DONE_0f 24534
#define ILKN_TX_ERR_INJ_BIT_ERR_DONE_1f 24535
#define ILKN_TX_ERR_INJ_BIT_ERR_GO_0f 24536
#define ILKN_TX_ERR_INJ_BIT_ERR_GO_1f 24537
#define ILKN_TX_ERR_INJ_BIT_ERR_LANE_0f 24538
#define ILKN_TX_ERR_INJ_BIT_ERR_LANE_1f 24539
#define ILKN_TX_EXTERNAL_CLOCK_SELf 24540
#define ILKN_TX_LOGIC_LANE_RSTNf 24541
#define ILKN_TX_MASK_ECC_1B_ERR_CTRL_MEMf 24542
#define ILKN_TX_MASK_ECC_2B_ERR_CTRL_MEMf 24543
#define ILKN_TX_MASK_PARITY_ERR_CTRL_MEMf 24544
#define ILKN_TX_PARITY_ERR_INTf 24545
#define ILKN_TX_PARITY_ERR_INT_MASKf 24546
#define ILKN_TX_PORT_0_STATUS_ERR_INTf 24547
#define ILKN_TX_PORT_0_STATUS_ERR_INT_MASKf 24548
#define ILKN_TX_PORT_1_STATUS_ERR_INTf 24549
#define ILKN_TX_PORT_1_STATUS_ERR_INT_MASKf 24550
#define ILKN_WRAP_RSTNf 24551
#define ILLEGALBYTESTOREMOVEVALUEMASKf 24552
#define ILLEGALEEPDISCARDf 24553
#define ILLEGALPFCFWDf 24554
#define ILLEGALPFCSNPf 24555
#define ILLEGAL_BYTES_TO_REMOVE_VALUE_MASKf 24556
#define ILLEGAL_CELL_PBIf 24557
#define ILLEGAL_CELL_PBI_DISINTf 24558
#define ILLEGAL_PFC_FWDf 24559
#define ILLEGAL_PFC_SNPf 24560
#define ILLEGELADDRESSENCOUNTEREDf 24561
#define ILLEGELADDRESSENCOUNTEREDMASKf 24562
#define ILLEGEL_ADDRESS_ENCOUNTEREDf 24563
#define ILLEGEL_ADDRESS_ENCOUNTERED_MASKf 24564
#define ILL_SRAM_ACCf 24565
#define ILPMf 24566
#define ILTOMC_RESERVEDf 24567
#define IL_BASE_PORTf 24568
#define IL_CHAN_NUMf 24569
#define IL_CLIENT_IFf 24570
#define IL_CREDIT_0f 24571
#define IL_CREDIT_INFLIGHTf 24572
#define IL_CREDIT_MAXf 24573
#define IL_CREDIT_RDPTRf 24574
#define IL_CREDIT_WRPTRf 24575
#define IL_ECC_ERROR_L1_STATUSf 24576
#define IL_EOPf 24577
#define IL_FIFO0_OVERFLOWf 24578
#define IL_FIFO0_OVERFLOW_DISINTf 24579
#define IL_FIFO1_OVERFLOWf 24580
#define IL_FIFO1_OVERFLOW_DISINTf 24581
#define IL_FLOWCONTROL_IB_RX_INTF_DOWN_DISINTf 24582
#define IL_FLOWCONTROL_IB_RX_LANE_DOWN_DISINTf 24583
#define IL_FLOWCONTROL_INTSTS_IB_RX_INTF_DOWNf 24584
#define IL_FLOWCONTROL_INTSTS_IB_RX_LANE_DOWNf 24585
#define IL_FLOWCONTROL_INTSTS_OOB_CRC4ERRf 24586
#define IL_FLOWCONTROL_INTSTS_OOB_RX_INTF_DOWNf 24587
#define IL_FLOWCONTROL_INTSTS_OOB_RX_LANE_DOWNf 24588
#define IL_FLOWCONTROL_INTSTS_OOB_RX_OVERFLOWf 24589
#define IL_FLOWCONTROL_L1_STATUSf 24590
#define IL_FLOWCONTROL_OOB_RX_CRC4ERR_DISINTf 24591
#define IL_FLOWCONTROL_OOB_RX_INTF_DOWN_DISINTf 24592
#define IL_FLOWCONTROL_OOB_RX_INTF_STATUSf 24593
#define IL_FLOWCONTROL_OOB_RX_LANE_DOWN_DISINTf 24594
#define IL_FLOWCONTROL_OOB_RX_LANE_STATUSf 24595
#define IL_FLOWCONTROL_OOB_RX_OVERFLOW_DISINTf 24596
#define IL_FLOWCONTROL_RXFC_OVERRIDE_ENABLEf 24597
#define IL_FLOWCONTROL_RXFC_OVRVAL0f 24598
#define IL_FLOWCONTROL_RXFC_OVRVAL1f 24599
#define IL_FLOWCONTROL_RXFC_STS0f 24600
#define IL_FLOWCONTROL_RXFC_STS1f 24601
#define IL_FLOWCONTROL_TXFC_OVERRIDE_ENABLEf 24602
#define IL_FLOWCONTROL_TXFC_OVRVAL0f 24603
#define IL_FLOWCONTROL_TXFC_OVRVAL1f 24604
#define IL_FLOWCONTROL_TXFC_STS0f 24605
#define IL_FLOWCONTROL_TXFC_STS1f 24606
#define IL_LOOPBACK_FC_ENABLEf 24607
#define IL_LOOPBACK_L1_ENABLEf 24608
#define IL_LOOPBACK_L2_ENABLEf 24609
#define IL_LOOPBACK_MASK_L1_DATAf 24610
#define IL_LOOPBACK_MASK_L2_DATAf 24611
#define IL_LOOPBACK_MASK_R1_DATAf 24612
#define IL_LOOPBACK_R1_ENABLEf 24613
#define IL_PKTCAP_CAPTURE_MODEf 24614
#define IL_PKTCAP_CHANNEL_SEL0f 24615
#define IL_PKTCAP_CHANNEL_SEL1f 24616
#define IL_PKTCAP_DATAPATH_SELf 24617
#define IL_PKTCAP_DONEf 24618
#define IL_PKTCAP_GOf 24619
#define IL_PKTCAP_PKTHDRf 24620
#define IL_PKTINJ_CHQIDf 24621
#define IL_PKTINJ_DONEf 24622
#define IL_PKTINJ_ENABLEf 24623
#define IL_PKTINJ_GOf 24624
#define IL_PKTINJ_INCRMODE_CHQID_ENABLEf 24625
#define IL_PKTINJ_INCRMODE_MAX_CHQIDf 24626
#define IL_PKTINJ_INCRMODE_MAX_PKTLENf 24627
#define IL_PKTINJ_INCRMODE_PKTLEN_ENABLEf 24628
#define IL_PKTINJ_PAYLOAD_OFFSETf 24629
#define IL_PKTINJ_PAYLOAD_PATTERNf 24630
#define IL_PKTINJ_PKTHDRf 24631
#define IL_PKTINJ_PKTLENf 24632
#define IL_PKTINJ_PKT_COUNTf 24633
#define IL_PKTINJ_PKT_IPGf 24634
#define IL_PKTINJ_RANDOM_RANGEf 24635
#define IL_PKTINJ_SELECT_TX_PATHf 24636
#define IL_PKTINJ_TIMER_VALUEf 24637
#define IL_PKTINJ_TIMER_VALUE_MSBf 24638
#define IL_RX_CHAN_ENABLE0f 24639
#define IL_RX_CHAN_ENABLE1f 24640
#define IL_RX_ERRDET0_L1_STATUSf 24641
#define IL_RX_ERRDET1_L1_STATUSf 24642
#define IL_RX_ERRDET2_L1_STATUSf 24643
#define IL_RX_ERRDET3_L1_STATUSf 24644
#define IL_RX_ERRDET4_L1_STATUSf 24645
#define IL_RX_ERRDET5_L1_STATUSf 24646
#define IL_RX_INVCHAN_ERRSTATf 24647
#define IL_RX_INVCHAN_ERRSTAT_DISINTf 24648
#define IL_RX_LBUS_ERRSTATf 24649
#define IL_RX_LBUS_ERRSTAT_DISINTf 24650
#define IL_RX_MAX_PACKET_SIZEf 24651
#define IL_RX_STAT0_CORRECTED_ERRORf 24652
#define IL_RX_STAT0_CORRECTED_ERROR_DISINTf 24653
#define IL_RX_STAT0_ECC_ERROR_ADDRESSf 24654
#define IL_RX_STAT0_ENABLE_ECCf 24655
#define IL_RX_STAT0_FORCE_UNCORRECTABLE_ERRORf 24656
#define IL_RX_STAT0_UNCORRECTED_ERRORf 24657
#define IL_RX_STAT0_UNCORRECTED_ERROR_DISINTf 24658
#define IL_RX_STAT1_CORRECTED_ERRORf 24659
#define IL_RX_STAT1_CORRECTED_ERROR_DISINTf 24660
#define IL_RX_STAT1_ECC_ERROR_ADDRESSf 24661
#define IL_RX_STAT1_ENABLE_ECCf 24662
#define IL_RX_STAT1_FORCE_UNCORRECTABLE_ERRORf 24663
#define IL_RX_STAT1_UNCORRECTED_ERRORf 24664
#define IL_RX_STAT1_UNCORRECTED_ERROR_DISINTf 24665
#define IL_RX_STAT2_CORRECTED_ERRORf 24666
#define IL_RX_STAT2_CORRECTED_ERROR_DISINTf 24667
#define IL_RX_STAT2_ECC_ERROR_ADDRESSf 24668
#define IL_RX_STAT2_ENABLE_ECCf 24669
#define IL_RX_STAT2_FORCE_UNCORRECTABLE_ERRORf 24670
#define IL_RX_STAT2_UNCORRECTED_ERRORf 24671
#define IL_RX_STAT2_UNCORRECTED_ERROR_DISINTf 24672
#define IL_RX_XING_CORRECTED_ERRORf 24673
#define IL_RX_XING_CORRECTED_ERROR_DISINTf 24674
#define IL_RX_XING_ECC_ERROR_ADDRESSf 24675
#define IL_RX_XING_ENABLE_ECCf 24676
#define IL_RX_XING_FORCE_UNCORRECTABLE_ERRORf 24677
#define IL_RX_XING_UNCORRECTED_ERRORf 24678
#define IL_RX_XING_UNCORRECTED_ERROR_DISINTf 24679
#define IL_STATS_RXSAT0_STATUSf 24680
#define IL_STATS_RXSAT1_STATUSf 24681
#define IL_STATS_RX_DISINTf 24682
#define IL_STATS_RX_SATURATEDf 24683
#define IL_STATS_TXSAT0_STATUSf 24684
#define IL_STATS_TXSAT1_STATUSf 24685
#define IL_STATS_TX_DISINTf 24686
#define IL_STATS_TX_SATURATEDf 24687
#define IL_STAT_RX_ALIGNED_ERRf 24688
#define IL_STAT_RX_ALIGNED_ERR_DISINTf 24689
#define IL_STAT_RX_BAD_TYPE_ERRf 24690
#define IL_STAT_RX_BAD_TYPE_ERR_DISINTf 24691
#define IL_STAT_RX_BURSTMAX_ERRf 24692
#define IL_STAT_RX_BURSTMAX_ERR_DISINTf 24693
#define IL_STAT_RX_BURST_ERRf 24694
#define IL_STAT_RX_BURST_ERR_DISINTf 24695
#define IL_STAT_RX_CRC24_ERRf 24696
#define IL_STAT_RX_CRC24_ERR_DISINTf 24697
#define IL_STAT_RX_CRC32_ERRf 24698
#define IL_STAT_RX_CRC32_ERR_DISINTf 24699
#define IL_STAT_RX_DESCRAM_ERRf 24700
#define IL_STAT_RX_DESCRAM_ERR_DISINTf 24701
#define IL_STAT_RX_FRAMING_ERRf 24702
#define IL_STAT_RX_FRAMING_ERR_DISINTf 24703
#define IL_STAT_RX_MEOP_ERRf 24704
#define IL_STAT_RX_MEOP_ERR_DISINTf 24705
#define IL_STAT_RX_MF_ERRf 24706
#define IL_STAT_RX_MF_ERR_DISINTf 24707
#define IL_STAT_RX_MF_LEN_ERRf 24708
#define IL_STAT_RX_MF_LEN_ERR_DISINTf 24709
#define IL_STAT_RX_MF_REPEAT_ERRf 24710
#define IL_STAT_RX_MF_REPEAT_ERR_DISINTf 24711
#define IL_STAT_RX_MISALIGNEDf 24712
#define IL_STAT_RX_MISALIGNED_DISINTf 24713
#define IL_STAT_RX_MSOP_ERRf 24714
#define IL_STAT_RX_MSOP_ERR_DISINTf 24715
#define IL_STAT_RX_OVERFLOW_ERRf 24716
#define IL_STAT_RX_OVERFLOW_ERR_DISINTf 24717
#define IL_STAT_RX_SYNCED_ERRf 24718
#define IL_STAT_RX_SYNCED_ERR_DISINTf 24719
#define IL_STAT_TX_BURST_ERRf 24720
#define IL_STAT_TX_BURST_ERR_DISINTf 24721
#define IL_STAT_TX_OVERFLOW_ERRf 24722
#define IL_STAT_TX_OVERFLOW_ERR_DISINTf 24723
#define IL_STAT_TX_UNDERFLOW_ERRf 24724
#define IL_STAT_TX_UNDERFLOW_ERR_DISINTf 24725
#define IL_TMf 24726
#define IL_TREX2_DEBUG_LOCKf 24727
#define IL_TX_CHAN_ENABLE0f 24728
#define IL_TX_CHAN_ENABLE1f 24729
#define IL_TX_CHUPD_ERRSTATf 24730
#define IL_TX_CHUPD_ERRSTAT_DISINTf 24731
#define IL_TX_ENHANCED_SCHEDULING_ENf 24732
#define IL_TX_ERRDET0_L1_STATUSf 24733
#define IL_TX_INVCHAN_ERRSTATf 24734
#define IL_TX_INVCHAN_ERRSTAT_DISINTf 24735
#define IL_TX_MAX_PACKET_SIZEf 24736
#define IL_TX_OVFOUTf 24737
#define IL_TX_OVFOUT_DISINTf 24738
#define IL_TX_OVF_ERRSTATf 24739
#define IL_TX_OVF_ERRSTAT_DISINTf 24740
#define IL_TX_STAT0_CORRECTED_ERRORf 24741
#define IL_TX_STAT0_CORRECTED_ERROR_DISINTf 24742
#define IL_TX_STAT0_ECC_ERROR_ADDRESSf 24743
#define IL_TX_STAT0_ENABLE_ECCf 24744
#define IL_TX_STAT0_FORCE_UNCORRECTABLE_ERRORf 24745
#define IL_TX_STAT0_UNCORRECTED_ERRORf 24746
#define IL_TX_STAT0_UNCORRECTED_ERROR_DISINTf 24747
#define IL_TX_STAT1_CORRECTED_ERRORf 24748
#define IL_TX_STAT1_CORRECTED_ERROR_DISINTf 24749
#define IL_TX_STAT1_ECC_ERROR_ADDRESSf 24750
#define IL_TX_STAT1_ENABLE_ECCf 24751
#define IL_TX_STAT1_FORCE_UNCORRECTABLE_ERRORf 24752
#define IL_TX_STAT1_UNCORRECTED_ERRORf 24753
#define IL_TX_STAT1_UNCORRECTED_ERROR_DISINTf 24754
#define IM0_LOCAL_MTPf 24755
#define IM0_MTP_INDEXf 24756
#define IM1_LOCAL_MTPf 24757
#define IM1_MTP_INDEXf 24758
#define IMBPf 24759
#define IMEM_CORRECTED_ERRORf 24760
#define IMEM_CORRECTED_ERROR_DISINTf 24761
#define IMEM_ECC_CORRUPTf 24762
#define IMEM_ECC_ERROR_ADDRESSf 24763
#define IMEM_ENABLE_ECCf 24764
#define IMEM_PMEM_DATAf 24765
#define IMEM_TMf 24766
#define IMEM_UNCORRECTED_ERRORf 24767
#define IMEM_UNCORRECTED_ERROR_DISINTf 24768
#define IMIRRORf 24769
#define IMIRROR_BITMAP_PARITY_ENf 24770
#define IMIRROR_BITMAP_PAR_ERRf 24771
#define IMIRROR_BITMAP_TMf 24772
#define IMIRROR_DISINTf 24773
#define IMIRROR_SELf 24774
#define IMPf 24775
#define IMPLEMENTORf 24776
#define IMPLSf 24777
#define IMPLS_BUS_FORCE_ERRORf 24778
#define IMPLS_BUS_PARITY_ENf 24779
#define IMPLS_PCGf 24780
#define IMPLS_PSGf 24781
#define IMPLS_TD_B0f 24782
#define IM_LOCAL_MTPf 24783
#define IM_MODEf 24784
#define IM_MTP_INDEXf 24785
#define IM_MTP_INDEX0f 24786
#define IM_MTP_INDEX1f 24787
#define INf 24788
#define INACTIVITY_DURATIONf 24789
#define INACTIVITY_DURATION_Af 24790
#define INACTIVITY_DURATION_Bf 24791
#define INBAND_HEADERf 24792
#define INBAND_HEADER_VALIDf 24793
#define INBAND_PAYLOAD_LSBf 24794
#define INBAND_PAYLOAD_MSBf 24795
#define INBUF_MEM_0_TMf 24796
#define INBUF_MEM_1_TMf 24797
#define INCf 24798
#define INCLUDE_ELK_EXT_IN_RESULT_Af 24799
#define INCLUDE_ELK_EXT_IN_RESULT_Bf 24800
#define INCLUDE_ELK_FWD_IN_RESULT_Af 24801
#define INCLUDE_ELK_FWD_IN_RESULT_Bf 24802
#define INCLUDE_LEM_1ST_IN_RESULT_Af 24803
#define INCLUDE_LEM_1ST_IN_RESULT_Bf 24804
#define INCLUDE_LEM_2ND_IN_RESULT_Af 24805
#define INCLUDE_LEM_2ND_IN_RESULT_Bf 24806
#define INCLUDE_LPM_1ST_IN_RESULT_Af 24807
#define INCLUDE_LPM_1ST_IN_RESULT_Bf 24808
#define INCLUDE_LPM_2ND_IN_RESULT_Af 24809
#define INCLUDE_LPM_2ND_IN_RESULT_Bf 24810
#define INCLUDE_TCAM_IN_RESULT_Af 24811
#define INCLUDE_TCAM_IN_RESULT_Bf 24812
#define INCL_EXCL_ADDRSf 24813
#define INCOFFSETf 24814
#define INCOMINGSTAGEXISTf 24815
#define INCOMINGTAGEXISTf 24816
#define INCOMINGTAGSTRUCTUREf 24817
#define INCOMINGUPMAPPROFILEf 24818
#define INCOMINGUSERPRIORITYf 24819
#define INCOMINGVIDEXISTf 24820
#define INCOMING_BAD_IDENTIFIER_COUNTERf 24821
#define INCOMING_BAD_REASSEMBLY_COUNTERf 24822
#define INCOMING_EVENT_COUNTERf 24823
#define INCOMING_S_TAG_EXISTf 24824
#define INCOMING_TAG_EXISTf 24825
#define INCOMING_TAG_FORMATf 24826
#define INCOMING_TAG_INDEXf 24827
#define INCOMING_TAG_STATUSf 24828
#define INCOMING_TAG_STRUCTUREf 24829
#define INCOMING_UP_MAP_PROFILEf 24830
#define INCOMING_USER_PRIORITYf 24831
#define INCOMING_VALID_DSP_COMMANDS_COUNTERf 24832
#define INCOMING_VALID_PACKET_COUNTERf 24833
#define INCOMING_VIDSf 24834
#define INCOMING_VID_EXISTf 24835
#define INCR_MODEf 24836
#define INCR_NOADDf 24837
#define INCR_PATTf 24838
#define INCR_SHIFTf 24839
#define INCVALf 24840
#define INDEXf 24841
#define INDEX0f 24842
#define INDEX1f 24843
#define INDEX2f 24844
#define INDEX3f 24845
#define INDEX_0f 24846
#define INDEX_0_FWDf 24847
#define INDEX_0_SNPf 24848
#define INDEX_1f 24849
#define INDEX_1_FWDf 24850
#define INDEX_1_SNPf 24851
#define INDEX_2f 24852
#define INDEX_2_FWDf 24853
#define INDEX_2_SNPf 24854
#define INDEX_3f 24855
#define INDEX_3_FWDf 24856
#define INDEX_3_SNPf 24857
#define INDEX_4f 24858
#define INDEX_4_FWDf 24859
#define INDEX_4_SNPf 24860
#define INDEX_5f 24861
#define INDEX_5_FWDf 24862
#define INDEX_5_SNPf 24863
#define INDEX_6f 24864
#define INDEX_6_FWDf 24865
#define INDEX_6_SNPf 24866
#define INDEX_7f 24867
#define INDEX_7_FWDf 24868
#define INDEX_7_SNPf 24869
#define INDIRECTCOMMANDADDRf 24870
#define INDIRECTCOMMANDCOUNTf 24871
#define INDIRECTCOMMANDDATAINCREMENTf 24872
#define INDIRECTCOMMANDRDDATAf 24873
#define INDIRECTCOMMANDSTATUSf 24874
#define INDIRECTCOMMANDTIMEOUTf 24875
#define INDIRECTCOMMANDTRIGGERf 24876
#define INDIRECTCOMMANDTRIGGERONDATAf 24877
#define INDIRECTCOMMANDTYPEf 24878
#define INDIRECTCOMMANDWRDATAf 24879
#define INDIRECTLOGICALMODEf 24880
#define INDIRECT_COMMAND_ADDRf 24881
#define INDIRECT_COMMAND_COUNTf 24882
#define INDIRECT_COMMAND_DATA_INCREMENTf 24883
#define INDIRECT_COMMAND_RD_DATAf 24884
#define INDIRECT_COMMAND_STATUSf 24885
#define INDIRECT_COMMAND_TIMEOUTf 24886
#define INDIRECT_COMMAND_TRIGGERf 24887
#define INDIRECT_COMMAND_TRIGGER_ON_DATAf 24888
#define INDIRECT_COMMAND_TYPEf 24889
#define INDIRECT_COMMAND_WR_DATAf 24890
#define INDIRECT_LOGICAL_MODEf 24891
#define INDIRECT_READ_DATA_0f 24892
#define INDIRECT_READ_DATA_1f 24893
#define INDIRECT_WRITE_DATA_0f 24894
#define INDIRECT_WRITE_DATA_1f 24895
#define INDIRECT_WR_MASKf 24896
#define INDWRRDADDRMODEf 24897
#define IND_ENf 24898
#define IND_WR_RD_ADDR_MODEf 24899
#define INFf 24900
#define INFLIGHTBUFFCNTf 24901
#define INFLIGHT_FLAGf 24902
#define INFLIGHT_REFRESHESf 24903
#define INFO2_INTRf 24904
#define INFO2_INTR_DISINTf 24905
#define INFO_DATAf 24906
#define INFO_OPCODEf 24907
#define INFO_OVFf 24908
#define INFO_OVF_MASKf 24909
#define INFO_REPLY_ELK_ERRORf 24910
#define INFO_REPLY_OPCODEf 24911
#define INFO_REPLY_RECORDf 24912
#define INFO_REPLY_SEQ_NUMf 24913
#define INFO_REPLY_VALIDf 24914
#define INFO_SEQ_NUMf 24915
#define INFO_VALIDf 24916
#define INFRMTHf 24917
#define INGRESSf 24918
#define INGRESSLEARNINGf 24919
#define INGRESSREPLICATION0f 24920
#define INGRESSREPLICATION1f 24921
#define INGRESSREPLICATION2f 24922
#define INGRESSREPLICATION3f 24923
#define INGRESSREPLICATION4f 24924
#define INGRESSREPLICATION5f 24925
#define INGRESSREPLICATION6f 24926
#define INGRESSREPLICATION7f 24927
#define INGRESSSHAPINGACTIONENABLEf 24928
#define INGRESSSHAPINGENABLEf 24929
#define INGRESSSHAPINGPORTIDf 24930
#define INGRESSVLANEDITCOMMANDMAPf 24931
#define INGRESS_BUFFER_STATE1_CORRECTED_ERROR_Af 24932
#define INGRESS_BUFFER_STATE1_CORRECTED_ERROR_A_DISINTf 24933
#define INGRESS_BUFFER_STATE1_DISABLE_ECCf 24934
#define INGRESS_BUFFER_STATE1_ERROR_ADDR_Af 24935
#define INGRESS_BUFFER_STATE1_FORCE_ECC_ERROR_Af 24936
#define INGRESS_BUFFER_STATE1_FORCE_ECC_ERROR_Bf 24937
#define INGRESS_BUFFER_STATE1_MEM_INITf 24938
#define INGRESS_BUFFER_STATE1_MEM_INIT_DONEf 24939
#define INGRESS_BUFFER_STATE1_TMAf 24940
#define INGRESS_BUFFER_STATE1_TMBf 24941
#define INGRESS_BUFFER_STATE1_UNCORRECTED_ERROR_Af 24942
#define INGRESS_BUFFER_STATE1_UNCORRECTED_ERROR_A_DISINTf 24943
#define INGRESS_DROPPED_PACKETSf 24944
#define INGRESS_DROPPED_PAGESf 24945
#define INGRESS_DROP_HYSTERESIS_DE1f 24946
#define INGRESS_DROP_HYSTERESIS_DE2f 24947
#define INGRESS_DROP_HYSTERESIS_MAXf 24948
#define INGRESS_DROP_PRECEDENCEf 24949
#define INGRESS_DROP_THRESH_DE1f 24950
#define INGRESS_DROP_THRESH_DE2f 24951
#define INGRESS_HPRE_ENQ_MSG_DISABLE_PARITY_ERRORf 24952
#define INGRESS_HPRE_ENQ_MSG_FORCE_PARITY_ERRORf 24953
#define INGRESS_HPRE_ENQ_MSG_PARITY_ERRORf 24954
#define INGRESS_HPRE_ENQ_MSG_PARITY_ERROR_DISINTf 24955
#define INGRESS_HYSTERESIS_DELTAf 24956
#define INGRESS_IF_ALLOCATED_HI_WATERMARKf 24957
#define INGRESS_IF_PAGES_ALLOCATEDf 24958
#define INGRESS_INTERFACE_DE1_DROPf 24959
#define INGRESS_INTERFACE_DE2_DROPf 24960
#define INGRESS_INTERFACE_MAX_DROPf 24961
#define INGRESS_IPRE0_TAG_ERRORf 24962
#define INGRESS_IPRE1_TAG_ERRORf 24963
#define INGRESS_LEARNINGf 24964
#define INGRESS_MAX_PAGESf 24965
#define INGRESS_MIRRORf 24966
#define INGRESS_P2P_DELAYf 24967
#define INGRESS_PORTf 24968
#define INGRESS_PORT_OFFSETf 24969
#define INGRESS_PORT_PG_CH_BASEf 24970
#define INGRESS_PORT_PG_ENAf 24971
#define INGRESS_RBRIDGE_EQ_EGRESS_RBRIDGE_DROPf 24972
#define INGRESS_REPLICATION_0f 24973
#define INGRESS_REPLICATION_1f 24974
#define INGRESS_REPLICATION_10f 24975
#define INGRESS_REPLICATION_11f 24976
#define INGRESS_REPLICATION_12f 24977
#define INGRESS_REPLICATION_13f 24978
#define INGRESS_REPLICATION_14f 24979
#define INGRESS_REPLICATION_15f 24980
#define INGRESS_REPLICATION_2f 24981
#define INGRESS_REPLICATION_3f 24982
#define INGRESS_REPLICATION_4f 24983
#define INGRESS_REPLICATION_5f 24984
#define INGRESS_REPLICATION_6f 24985
#define INGRESS_REPLICATION_7f 24986
#define INGRESS_REPLICATION_8f 24987
#define INGRESS_REPLICATION_9f 24988
#define INGRESS_SHAPING_ENABLEf 24989
#define INGRESS_SHAPING_PORT_IDf 24990
#define INGRESS_TAGGEDf 24991
#define INGRESS_TOTAL_BUFF_DE1_DROPf 24992
#define INGRESS_TOTAL_BUFF_DE2_DROPf 24993
#define INGRESS_TOTAL_BUFF_MAX_DROPf 24994
#define INGRESS_TRIGGET_STAT_TYPEf 24995
#define INGRESS_VLAN_EDIT_COMMAND_TABLE_INITIATE_PAR_ERRf 24996
#define INGRESS_VLAN_EDIT_COMMAND_TABLE_PARITY_ERR_MASKf 24997
#define INGRES_PORT_PG_PORT_ENAf 24998
#define ING_1588_INGRESS_CTRL_PARITY_ENf 24999
#define ING_1588_INGRESS_CTRL_TMf 25000
#define ING_1588_TS_ENABLEf 25001
#define ING_1588_TS_PROFILE_PTRf 25002
#define ING_1588_UNKNOWN_VERSION_TOCPUf 25003
#define ING_ACTIVE_L3_IIF_PROFILE_PARITY_ENf 25004
#define ING_ACTIVE_L3_IIF_PROFILE_TMf 25005
#define ING_BASEf 25006
#define ING_DNAT_ADDRESS_TYPE_CORRUPT_ENf 25007
#define ING_DNAT_ADDRESS_TYPE_PAR_ENf 25008
#define ING_DVP_2_PARITY_ENf 25009
#define ING_DVP_PAR_ERRf 25010
#define ING_DVP_TABLE_0_TMf 25011
#define ING_DVP_TABLE_1_TMf 25012
#define ING_DVP_TABLE_PARITY_ENf 25013
#define ING_DVP_TABLE_PMf 25014
#define ING_DVP_TABLE_TMf 25015
#define ING_EGRMSKBMAP_PARITY_ENf 25016
#define ING_EGRMSKBMAP_PAR_ERRf 25017
#define ING_EGRMSKBMAP_TMf 25018
#define ING_ENf 25019
#define ING_ETAG_PCP_MAPPING_PARITY_ENf 25020
#define ING_ETAG_PCP_MAPPING_PMf 25021
#define ING_ETAG_PCP_MAPPING_TMf 25022
#define ING_ETH_BLK_NUMf 25023
#define ING_EVENT_SEL_MODEf 25024
#define ING_FLEX_CTR_PKT_PRI_MAP_PARITY_ENf 25025
#define ING_FLEX_CTR_PKT_RES_MAP_PARITY_ENf 25026
#define ING_FLEX_CTR_PKT_RES_MAP_PAR_ERRf 25027
#define ING_FLEX_CTR_PKT_RES_MAP_TMf 25028
#define ING_FLEX_CTR_POOL_0_COUNTER_TABLE_INTR_STATUSf 25029
#define ING_FLEX_CTR_POOL_0_OFFSET_TABLE_INTR_STATUSf 25030
#define ING_FLEX_CTR_POOL_1_COUNTER_TABLE_INTR_STATUSf 25031
#define ING_FLEX_CTR_POOL_1_OFFSET_TABLE_INTR_STATUSf 25032
#define ING_FLEX_CTR_POOL_2_COUNTER_TABLE_INTR_STATUSf 25033
#define ING_FLEX_CTR_POOL_2_OFFSET_TABLE_INTR_STATUSf 25034
#define ING_FLEX_CTR_POOL_3_COUNTER_TABLE_INTR_STATUSf 25035
#define ING_FLEX_CTR_POOL_3_OFFSET_TABLE_INTR_STATUSf 25036
#define ING_FLEX_CTR_POOL_4_COUNTER_TABLE_INTR_STATUSf 25037
#define ING_FLEX_CTR_POOL_4_OFFSET_TABLE_INTR_STATUSf 25038
#define ING_FLEX_CTR_POOL_5_COUNTER_TABLE_INTR_STATUSf 25039
#define ING_FLEX_CTR_POOL_5_OFFSET_TABLE_INTR_STATUSf 25040
#define ING_FLEX_CTR_POOL_6_COUNTER_TABLE_INTR_STATUSf 25041
#define ING_FLEX_CTR_POOL_6_OFFSET_TABLE_INTR_STATUSf 25042
#define ING_FLEX_CTR_POOL_7_COUNTER_TABLE_INTR_STATUSf 25043
#define ING_FLEX_CTR_POOL_7_OFFSET_TABLE_INTR_STATUSf 25044
#define ING_FLEX_CTR_PORT_MAP_PARITY_ENf 25045
#define ING_FLEX_CTR_PRI_CNG_MAP_PARITY_ENf 25046
#define ING_FLEX_CTR_TOS_MAP_PARITY_ENf 25047
#define ING_FLEX_CTR_TOS_MAP_TMf 25048
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_ENf 25049
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PAR_ERRf 25050
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PDAf 25051
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PMf 25052
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_TMf 25053
#define ING_ICNM_PROCESS_ENABLEf 25054
#define ING_IPFIX_EOP_PAR_ERRf 25055
#define ING_IPFIX_EXPORT_PAR_ERRf 25056
#define ING_IPFIX_FLOW_PAR_ERRf 25057
#define ING_IPFIX_SESS_PAR_ERRf 25058
#define ING_ITAG_ACTIONf 25059
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEX_PARITY_ENf 25060
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEX_PDAf 25061
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEX_PMf 25062
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEX_TMf 25063
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_PARITY_ENf 25064
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_PDAf 25065
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_TMf 25066
#define ING_L3_NEXT_HOP_DCMf 25067
#define ING_L3_NEXT_HOP_FWD_COMMON_TMf 25068
#define ING_L3_NEXT_HOP_FWD_ONLY_TMf 25069
#define ING_L3_NEXT_HOP_HI_DCMf 25070
#define ING_L3_NEXT_HOP_HI_TMf 25071
#define ING_L3_NEXT_HOP_LO_DCMf 25072
#define ING_L3_NEXT_HOP_LO_TMf 25073
#define ING_L3_NEXT_HOP_PARITY_ENf 25074
#define ING_L3_NEXT_HOP_PMf 25075
#define ING_L3_NEXT_HOP_PSM_VDDf 25076
#define ING_L3_NEXT_HOP_TMf 25077
#define ING_L3_NEXT_HOP_URPF_TMf 25078
#define ING_L3_NEXT_HOP_WWf 25079
#define ING_MAP_ENf 25080
#define ING_MC_2_ISP_ERRf 25081
#define ING_MC_2_ISP_ERR_MASKf 25082
#define ING_MIRROR_ENABLEf 25083
#define ING_MISC_PORT_CONFIG_PARITY_ENf 25084
#define ING_MOD_MAP_IDf 25085
#define ING_MOD_MAP_RAM_PDAf 25086
#define ING_MOD_MAP_RAM_PMf 25087
#define ING_MOD_MAP_RAM_TMf 25088
#define ING_MOD_TMf 25089
#define ING_MPLS_EXP_MAPPING_CORRUPT_ENf 25090
#define ING_MPLS_EXP_MAPPING_PAR_ENf 25091
#define ING_MPLS_EXP_MAPPING_PMf 25092
#define ING_MPLS_EXP_MAPPING_TMf 25093
#define ING_NHOP_PAR_ERRf 25094
#define ING_NIV_RX_FRAMES_ERROR_DROP_PARITY_ENf 25095
#define ING_NIV_RX_FRAMES_ERROR_DROP_RESERVEDf 25096
#define ING_NIV_RX_FRAMES_FORWARDING_DROP_PARITY_ENf 25097
#define ING_NIV_RX_FRAMES_FORWARDING_DROP_RESERVEDf 25098
#define ING_NIV_RX_FRAMES_VLAN_TAGGED_PARITY_ENf 25099
#define ING_NIV_RX_FRAMES_VLAN_TAGGED_RESERVEDf 25100
#define ING_OTAG_ACTIONf 25101
#define ING_OUTER_DOT1P_MAPPING_TABLE_CORRUPT_ENf 25102
#define ING_OUTER_DOT1P_MAPPING_TABLE_PAR_ENf 25103
#define ING_OUTER_DOT1P_MAPPING_TABLE_PMf 25104
#define ING_OUTER_DOT1P_MAPPING_TABLE_TMf 25105
#define ING_PEf 25106
#define ING_PE_CLRf 25107
#define ING_PE_ENf 25108
#define ING_PHYSICAL_PORT_TABLE_PARITY_ERRf 25109
#define ING_PORT_BITMAPf 25110
#define ING_PORT_BITMAP_W0f 25111
#define ING_PORT_BITMAP_W1f 25112
#define ING_PORT_BITMAP_W2f 25113
#define ING_PORT_ENf 25114
#define ING_PORT_NUMf 25115
#define ING_PORT_NUM_MASKf 25116
#define ING_PRI_CNG_MAP_INTRf 25117
#define ING_PRI_CNG_MAP_PARITY_ENf 25118
#define ING_PRI_CNG_MAP_PAR_ERRf 25119
#define ING_PRI_CNG_MAP_PDAf 25120
#define ING_PRI_CNG_MAP_PMf 25121
#define ING_PRI_CNG_MAP_TMf 25122
#define ING_PWE_TERM_BYTE_COUNTERS_TMf 25123
#define ING_PWE_TERM_PACKET_COUNTERS_TMf 25124
#define ING_PWE_TERM_SEQNUM_DCMf 25125
#define ING_PWE_TERM_SEQNUM_PMf 25126
#define ING_PWE_TERM_SEQNUM_TMf 25127
#define ING_PW_TERM_SEQNUM_PDAf 25128
#define ING_PW_TERM_SEQ_NUM_PARITY_ENf 25129
#define ING_PW_TERM_SEQ_NUM_PAR_ERRf 25130
#define ING_QUEUE_MAP_PAR_ERRf 25131
#define ING_QUEUE_MAP_TMf 25132
#define ING_SERVICE_COUNTER_TABLE_DCMf 25133
#define ING_SERVICE_COUNTER_TABLE_PAR_ERRf 25134
#define ING_SERVICE_COUNTER_TABLE_PMf 25135
#define ING_SERVICE_COUNTER_TABLE_TMf 25136
#define ING_SERVICE_PRI_MAP_PARITY_ENf 25137
#define ING_SNAT_DATA_ONLY_PARITY_ENf 25138
#define ING_SNAT_DATA_ONLY_PMf 25139
#define ING_SNAT_DATA_ONLY_TMf 25140
#define ING_SNAT_ONLY_TMf 25141
#define ING_SPf 25142
#define ING_SP_STf 25143
#define ING_STATS_PIPELINE_STAGE_NUMf 25144
#define ING_STAT_COUNTERS_NUMf 25145
#define ING_SVM_PKT_PRI_MAP_PMf 25146
#define ING_SVM_PKT_PRI_MAP_TMf 25147
#define ING_SVM_PKT_RES_MAP_PMf 25148
#define ING_SVM_PKT_RES_MAP_TMf 25149
#define ING_SVM_TOS_MAP_PMf 25150
#define ING_SVM_TOS_MAP_TMf 25151
#define ING_SW_ENC_DEC_TCAMf 25152
#define ING_TMf 25153
#define ING_TRILL_ADJACENCY_CORRUPT_ENf 25154
#define ING_TRILL_ADJACENCY_PAR_ENf 25155
#define ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_ENf 25156
#define ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_ENf 25157
#define ING_TRILL_RX_PKTS_PARITY_ENf 25158
#define ING_UNTAGGED_PHB_PARITY_ENf 25159
#define ING_UNTAGGED_PHB_PAR_ERRf 25160
#define ING_VINTF_BYTE_COUNTER_TMf 25161
#define ING_VINTF_COUNTER_TABLE_DCMf 25162
#define ING_VINTF_COUNTER_TABLE_PAR_ERRf 25163
#define ING_VINTF_COUNTER_TABLE_PMf 25164
#define ING_VINTF_COUNTER_TABLE_TMf 25165
#define ING_VINTF_PACKET_COUNTER_TMf 25166
#define ING_VLAN_TAG_ACTION_PROFILE_PARITY_ENf 25167
#define ING_VLAN_TAG_ACTION_PROFILE_PMf 25168
#define ING_VLAN_TAG_ACTION_PROFILE_TMf 25169
#define ING_VP_VLAN_MEMBERSHIP_CORRUPT_ENf 25170
#define ING_VP_VLAN_MEMBERSHIP_PAR_ENf 25171
#define ING_VSAN_CORRUPT_ENf 25172
#define ING_VSAN_PAR_ENf 25173
#define ING_VSAN_PMf 25174
#define ING_VSAN_TMf 25175
#define INHIBIT_DRAM_CMDf 25176
#define INITf 25177
#define INITAREFf 25178
#define INITBUFf 25179
#define INITBUF_ECC_ENf 25180
#define INITBUF_TMf 25181
#define INITIALIZEf 25182
#define INITIAL_COPY_COUNTf 25183
#define INITIAL_CRCf 25184
#define INITIAL_ING_L3_NEXT_HOP_INTRf 25185
#define INITIAL_ING_L3_NEXT_HOP_PARITY_ENf 25186
#define INITIAL_ING_L3_NEXT_HOP_PMf 25187
#define INITIAL_ING_L3_NEXT_HOP_TMf 25188
#define INITIAL_ING_L3_NEXT_HOP_WWf 25189
#define INITIAL_ING_NHOP_PAR_ERRf 25190
#define INITIAL_INSTRUCTION_0_32Bf 25191
#define INITIAL_INSTRUCTION_1_32Bf 25192
#define INITIAL_INSTRUCTION_2_32Bf 25193
#define INITIAL_INSTRUCTION_3_32Bf 25194
#define INITIAL_INSTRUCTION_4_32Bf 25195
#define INITIAL_INSTRUCTION_5_32Bf 25196
#define INITIAL_INSTRUCTION_6_32Bf 25197
#define INITIAL_INSTRUCTION_7_32Bf 25198
#define INITIAL_KEY_A_LSBf 25199
#define INITIAL_KEY_A_MSBf 25200
#define INITIAL_KEY_B_LSBf 25201
#define INITIAL_KEY_B_MSBf 25202
#define INITIAL_KEY_C_LSBf 25203
#define INITIAL_KEY_C_MSBf 25204
#define INITIAL_KEY_D_LSBf 25205
#define INITIAL_KEY_D_MSBf 25206
#define INITIAL_L3_ECMP_GROUP_PARITY_ENf 25207
#define INITIAL_L3_ECMP_GROUP_PMf 25208
#define INITIAL_L3_ECMP_PARITY_ENf 25209
#define INITIAL_L3_ECMP_PMf 25210
#define INITIAL_L3_ECMP_TMf 25211
#define INITIAL_L3_ECMP_WWf 25212
#define INITIAL_LOAD_SQ_DATAf 25213
#define INITIAL_NHOP_PAR_ERRf 25214
#define INITIAL_PROT_NHI_TABLE_1_DMA_PAR_ERRf 25215
#define INITIAL_PROT_NHI_TABLE_PARITY_ENf 25216
#define INITIAL_PROT_NHI_TABLE_PMf 25217
#define INITIAL_SHIFTf 25218
#define INITIAL_STREAMf 25219
#define INITIAL_TYPEf 25220
#define INITIAL_VARIABLEf 25221
#define INITIATE_BISTf 25222
#define INITIATE_CHECKf 25223
#define INITIATE_CRC_COND_METf 25224
#define INITIATE_OCB_OPP_CRC_ERRf 25225
#define INITIATE_OPP_CRC_ERRf 25226
#define INITMALHARDRESETf 25227
#define INITMALSOFTRESETf 25228
#define INITRAMAf 25229
#define INITRAMBf 25230
#define INITWAITPRDf 25231
#define INIT_BLANKf 25232
#define INIT_CORR_ERRORf 25233
#define INIT_CREDITf 25234
#define INIT_DATAf 25235
#define INIT_DATA_OFFSETf 25236
#define INIT_DM0f 25237
#define INIT_DM1f 25238
#define INIT_DM2f 25239
#define INIT_DM3f 25240
#define INIT_DONEf 25241
#define INIT_DONE_CTLf 25242
#define INIT_DONE_DATA0_LSBf 25243
#define INIT_DONE_DATA0_MSBf 25244
#define INIT_DONE_DATA1_LSBf 25245
#define INIT_DONE_DATA1_MSBf 25246
#define INIT_DONE_DISINTf 25247
#define INIT_DONE_MEM0f 25248
#define INIT_DONE_MEM1f 25249
#define INIT_DONE_MEM2f 25250
#define INIT_DONE_MEM3f 25251
#define INIT_DONE_MEM4f 25252
#define INIT_ENABLEf 25253
#define INIT_ERR_PROTf 25254
#define INIT_ETUf 25255
#define INIT_FAILf 25256
#define INIT_FLLf 25257
#define INIT_FQP_TXI_CMICMf 25258
#define INIT_FQP_TXI_OAMf 25259
#define INIT_FQP_TXI_OLPf 25260
#define INIT_FQP_TXI_RCYf 25261
#define INIT_GOf 25262
#define INIT_KEYf 25263
#define INIT_MEMf 25264
#define INIT_MEM0f 25265
#define INIT_MEM1f 25266
#define INIT_MEM2f 25267
#define INIT_MEM3f 25268
#define INIT_MEM4f 25269
#define INIT_MEM_CONFIGf 25270
#define INIT_QMGR_FLLf 25271
#define INIT_QMGR_FLL_DONEf 25272
#define INIT_RCEf 25273
#define INIT_SK0f 25274
#define INIT_SK1f 25275
#define INIT_STARTf 25276
#define INIT_SUCCESSf 25277
#define INIT_TIMEOUTf 25278
#define INIT_TXI_CMICMf 25279
#define INIT_TXI_OAMf 25280
#define INIT_TXI_OLPf 25281
#define INIT_UNC_ERRORf 25282
#define INIT_VALf 25283
#define INIT_VALUEf 25284
#define INIT_WAIT_DONEf 25285
#define INIT_WAIT_PRDf 25286
#define INIT_WCMEM_ADDRf 25287
#define INJECTf 25288
#define INJECT_1BIT_ECC_ERROR_IN_DATABUFf 25289
#define INJECT_1BIT_ECC_ERROR_IN_DMARDf 25290
#define INJECT_1BIT_ECC_ERROR_IN_MHDRBUFf 25291
#define INJECT_1BIT_ECC_ERROR_IN_SBUSRDf 25292
#define INJECT_1BIT_ECC_ERROR_IN_STATUSBUFf 25293
#define INJECT_2BIT_ECC_ERROR_IN_DATABUFf 25294
#define INJECT_2BIT_ECC_ERROR_IN_DMARDf 25295
#define INJECT_2BIT_ECC_ERROR_IN_MHDRBUFf 25296
#define INJECT_2BIT_ECC_ERROR_IN_SBUSRDf 25297
#define INJECT_2BIT_ECC_ERROR_IN_STATUSBUFf 25298
#define INJECT_2B_ECC_ERRf 25299
#define INJECT_DEDf 25300
#define INJECT_DED_EVf 25301
#define INJECT_DED_ODf 25302
#define INJECT_EP0f 25303
#define INJECT_EP1f 25304
#define INJECT_QM0f 25305
#define INJECT_QM1f 25306
#define INJECT_SECf 25307
#define INJECT_SEC_EVf 25308
#define INJECT_SEC_ODf 25309
#define INNERCOMPINDEXf 25310
#define INNERETHENCAPSULATIONf 25311
#define INNER_COMP_INDEXf 25312
#define INNER_IP_TYPEf 25313
#define INNER_IP_TYPE_MASKf 25314
#define INNER_OUTER_ETHERTYPE_SELECTIONf 25315
#define INNER_PCP_DEI_SRCf 25316
#define INNER_TAGf 25317
#define INNER_TPIDf 25318
#define INNER_TPID_ENABLEf 25319
#define INNER_TPID_INDEXf 25320
#define INNER_VID_DEI_PCPf 25321
#define INNER_VID_SRCf 25322
#define INNER_VLANf 25323
#define INNER_VLAN_ACTIONSf 25324
#define INNER_VLAN_RANGE_IDXf 25325
#define INNER_VLAN_TAGf 25326
#define INNER_VLAN_TAG_ENABLEf 25327
#define INPUT_PORT_RX_ENABLEf 25328
#define INPUT_PORT_RX_ENABLE_HIf 25329
#define INPUT_PORT_RX_ENABLE_LOf 25330
#define INPUT_PRIf 25331
#define INPUT_PRIORITYf 25332
#define INPUT_PRIORITY_CAPTf 25333
#define INPUT_PRIORITY_MASKf 25334
#define INPUT_PRIORITY_VALUEf 25335
#define INPUT_THRESHOLD_BYPASSf 25336
#define INRIFf 25337
#define INRIFVALIDf 25338
#define INSf 25339
#define INSDLYMINVECf 25340
#define INSERT_2B_ENABLEf 25341
#define INSERT_2B_EXTENDf 25342
#define INSERT_2B_SELf 25343
#define INSERT_BUBBLE_ENf 25344
#define INSERT_CLASS_TAGf 25345
#define INSERT_LEAST_FULL_HALFf 25346
#define INSERT_SECTAGf 25347
#define INSERT_TLVf 25348
#define INSERT_TWO_IDLES_IN_TX_CALf 25349
#define INSPORTQUEUESIZEf 25350
#define INSTf 25351
#define INST0f 25352
#define INST0_BITCOUNTf 25353
#define INST0_HEADEROFFSETSELECTf 25354
#define INST0_LFEM_PROGRAMf 25355
#define INST0_NIBLLEFIELDOFFSETf 25356
#define INST0_SOURCESELECTf 25357
#define INST0_VALIDf 25358
#define INST1f 25359
#define INST1_BITCOUNTf 25360
#define INST1_HEADEROFFSETSELECTf 25361
#define INST1_LFEM_PROGRAMf 25362
#define INST1_NIBLLEFIELDOFFSETf 25363
#define INST1_SOURCESELECTf 25364
#define INST1_VALIDf 25365
#define INSTANCE_NUMf 25366
#define INSTATPHASESELf 25367
#define INSTRf 25368
#define INSTR0f 25369
#define INSTR1f 25370
#define INSTR2f 25371
#define INSTR3f 25372
#define INSTR4f 25373
#define INSTR5f 25374
#define INSTRCOMPL_Lf 25375
#define INSTRLOCKf 25376
#define INSTRUCTION0f 25377
#define INSTRUCTION1f 25378
#define INSTRUCTION2f 25379
#define INSTRUCTION3f 25380
#define INSTRUCTION4f 25381
#define INSTRUCTION5f 25382
#define INSTRUCTION6f 25383
#define INSTRUCTION7f 25384
#define INSTRUCTIONS_1234_KEYA_VALIDSf 25385
#define INSTRUCTIONS_1234_KEYB_VALIDSf 25386
#define INSTRUCTIONS_5678_KEYA_VALIDSf 25387
#define INSTRUCTIONS_5678_KEYB_VALIDSf 25388
#define INSTRUCTION_0_16Bf 25389
#define INSTRUCTION_1f 25390
#define INSTRUCTION_10_16Bf 25391
#define INSTRUCTION_10_32Bf 25392
#define INSTRUCTION_11_16Bf 25393
#define INSTRUCTION_11_32Bf 25394
#define INSTRUCTION_12_32Bf 25395
#define INSTRUCTION_13_32Bf 25396
#define INSTRUCTION_14_32Bf 25397
#define INSTRUCTION_15_32Bf 25398
#define INSTRUCTION_1_16Bf 25399
#define INSTRUCTION_2f 25400
#define INSTRUCTION_2_16Bf 25401
#define INSTRUCTION_3f 25402
#define INSTRUCTION_3_16Bf 25403
#define INSTRUCTION_3_32Bf 25404
#define INSTRUCTION_4f 25405
#define INSTRUCTION_4_32Bf 25406
#define INSTRUCTION_5_16Bf 25407
#define INSTRUCTION_5_32Bf 25408
#define INSTRUCTION_6_16Bf 25409
#define INSTRUCTION_6_32Bf 25410
#define INSTRUCTION_7_16Bf 25411
#define INSTRUCTION_7_32Bf 25412
#define INSTRUCTION_8_16Bf 25413
#define INSTRUCTION_8_32Bf 25414
#define INSTRUCTION_9_16Bf 25415
#define INSTRUCTION_9_32Bf 25416
#define INSTRUCTION_TYPEf 25417
#define INSTRWIDTHf 25418
#define INSTR_FETCH_ERRf 25419
#define INSTR_PREFETCH_ENf 25420
#define INSTR_RESOURCESf 25421
#define INST_BITCOUNTf 25422
#define INST_CLEAR_BITMAPf 25423
#define INST_HEADEROFFSETSELECTf 25424
#define INST_METRIC_UPDATE_INTERVALf 25425
#define INST_NIBLLEFIELDOFFSETf 25426
#define INST_PORT_LOADINGf 25427
#define INST_PORT_QSIZEf 25428
#define INST_SELECTf 25429
#define INST_SOURCESELECTf 25430
#define INST_VALIDf 25431
#define INS_CR_LTNCY_COUNTERf 25432
#define INS_FMS_DELAY_COUNTERf 25433
#define INS_FSMRQ_DELAY_COUNTERf 25434
#define INS_PORT_QUEUE_SIZEf 25435
#define INT2EXT_INVALID_SIDf 25436
#define INT2EXT_PARITY_ERRf 25437
#define INT2EXT_STREAM_MAP_PARITY_ENf 25438
#define INTAf 25439
#define INTACKf 25440
#define INTBf 25441
#define INTCf 25442
#define INTCLRf 25443
#define INTDf 25444
#define INTEGRATION_MODEf 25445
#define INTEGRATION_MODE_CONTROLf 25446
#define INTEG_ENf 25447
#define INTEG_MODE_CTRLf 25448
#define INTENf 25449
#define INTENABLEf 25450
#define INTEN_ACT_INT_ENf 25451
#define INTEN_TGT_INT_ENf 25452
#define INTERDIGf 25453
#define INTERDIGITATEDMODEf 25454
#define INTERDIGITATED_MODEf 25455
#define INTERFACEf 25456
#define INTERFACESELECTf 25457
#define INTERFACE_CLASS_ID_SELf 25458
#define INTERFACE_DOWN_INT_VECTORf 25459
#define INTERFACE_FIFO_TMf 25460
#define INTERFACE_FULLf 25461
#define INTERFACE_FULL_DISINTf 25462
#define INTERFACE_MAX_PAGES_DELTAf 25463
#define INTERFACE_MODEf 25464
#define INTERFACE_NUMf 25465
#define INTERFACE_OVERLAY_ENABLEf 25466
#define INTERFACE_SELECTf 25467
#define INTERFACE_STATUS_TLV_CODEf 25468
#define INTERFACE_STAT_TLVf 25469
#define INTERFACE_TLVf 25470
#define INTERLAKENf 25471
#define INTERLEAVE_MODEf 25472
#define INTERLEAVE_PARITYf 25473
#define INTERLEAVINGRVRSEMODEf 25474
#define INTERLEAVING_IPT_TO_IPT_ENf 25475
#define INTERLEAVING_IPT_TO_IRE_ENf 25476
#define INTERLEAVING_RVRSE_MODEf 25477
#define INTERNAL_FIELDS_DATAf 25478
#define INTERNAL_L2_ENTRYf 25479
#define INTERNAL_LBCKf 25480
#define INTERNAL_PARITY_ERRORf 25481
#define INTERNAL_PARITY_ERROR_DISINTf 25482
#define INTERNAL_REQDf 25483
#define INTERNAL_RESISTIR_SELECTf 25484
#define INTERNAL_SELf 25485
#define INTERNAL_STREAM_IDf 25486
#define INTERRUPTf 25487
#define INTERRUPTBLOCKID1f 25488
#define INTERRUPTBLOCKID10f 25489
#define INTERRUPTBLOCKID11f 25490
#define INTERRUPTBLOCKID12f 25491
#define INTERRUPTBLOCKID13f 25492
#define INTERRUPTBLOCKID14f 25493
#define INTERRUPTBLOCKID15f 25494
#define INTERRUPTBLOCKID16f 25495
#define INTERRUPTBLOCKID17f 25496
#define INTERRUPTBLOCKID18f 25497
#define INTERRUPTBLOCKID19f 25498
#define INTERRUPTBLOCKID2f 25499
#define INTERRUPTBLOCKID20f 25500
#define INTERRUPTBLOCKID21f 25501
#define INTERRUPTBLOCKID22f 25502
#define INTERRUPTBLOCKID26f 25503
#define INTERRUPTBLOCKID3f 25504
#define INTERRUPTBLOCKID35f 25505
#define INTERRUPTBLOCKID36f 25506
#define INTERRUPTBLOCKID37f 25507
#define INTERRUPTBLOCKID38f 25508
#define INTERRUPTBLOCKID39f 25509
#define INTERRUPTBLOCKID4f 25510
#define INTERRUPTBLOCKID40f 25511
#define INTERRUPTBLOCKID41f 25512
#define INTERRUPTBLOCKID42f 25513
#define INTERRUPTBLOCKID43f 25514
#define INTERRUPTBLOCKID44f 25515
#define INTERRUPTBLOCKID45f 25516
#define INTERRUPTBLOCKID46f 25517
#define INTERRUPTBLOCKID47f 25518
#define INTERRUPTBLOCKID48f 25519
#define INTERRUPTBLOCKID49f 25520
#define INTERRUPTBLOCKID5f 25521
#define INTERRUPTBLOCKID50f 25522
#define INTERRUPTBLOCKID51f 25523
#define INTERRUPTBLOCKID52f 25524
#define INTERRUPTBLOCKID53f 25525
#define INTERRUPTBLOCKID55f 25526
#define INTERRUPTBLOCKID56f 25527
#define INTERRUPTBLOCKID6f 25528
#define INTERRUPTBLOCKID9f 25529
#define INTERRUPTENf 25530
#define INTERRUPTREGISTERMASKf 25531
#define INTERRUPT_CLRf 25532
#define INTERRUPT_ENf 25533
#define INTERRUPT_MESSAGEf 25534
#define INTERRUPT_ON_ASYNC_ADVANCEf 25535
#define INTERRUPT_ON_ASYNC_ADVANCE_DOORBELLf 25536
#define INTERRUPT_ON_ASYNC_ADVANCE_ENABLEf 25537
#define INTERRUPT_REGISTER_1_TESTf 25538
#define INTERRUPT_REGISTER_2_TESTf 25539
#define INTERRUPT_REGISTER_3_TESTf 25540
#define INTERRUPT_REGISTER_4_TESTf 25541
#define INTERRUPT_REGISTER_5_TESTf 25542
#define INTERRUPT_REGISTER_6_TESTf 25543
#define INTERRUPT_REGISTER_7_TESTf 25544
#define INTERRUPT_REGISTER_8_TESTf 25545
#define INTERRUPT_REGISTER_9_TESTf 25546
#define INTERRUPT_REGISTER_TESTf 25547
#define INTERRUPT_STATUSf 25548
#define INTERRUPT_THRESHOLD_CONTROLf 25549
#define INTERVALf 25550
#define INTERVAL_LENGTHf 25551
#define INTER_DIGf 25552
#define INTFf 25553
#define INTF1_INTR_DISINTf 25554
#define INTFI_INTRf 25555
#define INTFI_PARITY_CHK_ENf 25556
#define INTFI_PARITY_ENf 25557
#define INTFI_PAR_ERRf 25558
#define INTFI_PAR_ERR_ENf 25559
#define INTFI_PAUSEf 25560
#define INTFO2_PARITY_CHK_ENf 25561
#define INTFO2_PARITY_ENf 25562
#define INTFO2_PAR_ERRf 25563
#define INTFO2_PAR_ERR_ENf 25564
#define INTF_NUMf 25565
#define INTF_NUM_0f 25566
#define INTF_NUM_1f 25567
#define INTF_NUM_2f 25568
#define INTF_NUM_3f 25569
#define INTIAL_CALIB_MPR_ADDRf 25570
#define INTIAL_CALIB_READ_MPRf 25571
#define INTLPDQCQFCRESETTHf 25572
#define INTLPDQCQFCSETTHf 25573
#define INTLVLf 25574
#define INTMASKf 25575
#define INTPOLARITYf 25576
#define INTRA_DELAYf 25577
#define INTREG1f 25578
#define INTREG1_INTMASKf 25579
#define INTREG2f 25580
#define INTREG2_INTMASKf 25581
#define INTREG3f 25582
#define INTREG3_INTMASKf 25583
#define INTREG4f 25584
#define INTREG4_INTMASKf 25585
#define INTREG5f 25586
#define INTREG5_INTMASKf 25587
#define INTRPT_DISf 25588
#define INTR_0f 25589
#define INTR_1f 25590
#define INTR_EN_PAXB_ECC_2B_ERRf 25591
#define INTR_EN_PCIE_ERR_ATTNf 25592
#define INTR_EN_PCIE_IN_WAKE_Bf 25593
#define INTR_SEL_DES_PKT_CH0f 25594
#define INTR_SEL_DES_PKT_CH1f 25595
#define INTR_SEL_DES_PKT_CH2f 25596
#define INTR_SEL_DES_PKT_CH3f 25597
#define INTR_WAIT_CYCLESf 25598
#define INTSTAT_ACT_INTf 25599
#define INTSTAT_TGT_INTf 25600
#define INT_ACKf 25601
#define INT_CELL_MIN1_SOPf 25602
#define INT_CELL_PTR_MIN1f 25603
#define INT_CELL_PTR_MIN2f 25604
#define INT_CLEAR0f 25605
#define INT_CLEAR1f 25606
#define INT_CLRf 25607
#define INT_CONFIGf 25608
#define INT_CTRf 25609
#define INT_DEf 25610
#define INT_DISABLE0f 25611
#define INT_DISABLE1f 25612
#define INT_DROPPED_MIDPACKETf 25613
#define INT_EDGEf 25614
#define INT_ENf 25615
#define INT_EN0f 25616
#define INT_EN1f 25617
#define INT_ENABLEf 25618
#define INT_ENABLE0f 25619
#define INT_ENABLE1f 25620
#define INT_EOP_1ST_CELLf 25621
#define INT_EOP_NUM_32Bf 25622
#define INT_ETYPEf 25623
#define INT_EXTf 25624
#define INT_EXT_MASKf 25625
#define INT_EXT_VALUEf 25626
#define INT_FIRST_CELL_EOPf 25627
#define INT_FLAGf 25628
#define INT_LOOPBACKf 25629
#define INT_LP_DQCQ_FC_RESET_THf 25630
#define INT_LP_DQCQ_FC_SET_THf 25631
#define INT_MASKf 25632
#define INT_MEM_RST_DONEf 25633
#define INT_MSKf 25634
#define INT_MSTATf 25635
#define INT_NSf 25636
#define INT_N_DELAYf 25637
#define INT_N_EVENTf 25638
#define INT_PKT_PTRf 25639
#define INT_PQE_STATEf 25640
#define INT_PRIf 25641
#define INT_PRI_KEYf 25642
#define INT_PRI_MASKf 25643
#define INT_QUEUE_TYPEf 25644
#define INT_REFCLK_ENf 25645
#define INT_REG_0f 25646
#define INT_REG_0_INT_MASKf 25647
#define INT_REG_1f 25648
#define INT_REG_1_INTf 25649
#define INT_REG_1_INT_MASKf 25650
#define INT_REG_2f 25651
#define INT_REG_2_INTf 25652
#define INT_REG_2_INT_MASKf 25653
#define INT_REG_3f 25654
#define INT_REG_3_INT_MASKf 25655
#define INT_REG_4f 25656
#define INT_REG_4_INT_MASKf 25657
#define INT_REG_5f 25658
#define INT_REG_5_INT_MASKf 25659
#define INT_REG_6f 25660
#define INT_REG_6_INT_MASKf 25661
#define INT_REG_7f 25662
#define INT_REG_7_INT_MASKf 25663
#define INT_REG_8f 25664
#define INT_REG_8_INT_MASKf 25665
#define INT_REG_9f 25666
#define INT_REG_9_INT_MASKf 25667
#define INT_RESISTORf 25668
#define INT_REV_IDf 25669
#define INT_R_SELf 25670
#define INT_SME_ENABLEf 25671
#define INT_SOP_CELL_PTRf 25672
#define INT_SOP_CELL_PTR_PKT0f 25673
#define INT_SOP_CELL_PTR_PKT1f 25674
#define INT_SRC_ENf 25675
#define INT_STATf 25676
#define INT_STATUSf 25677
#define INT_STATUS0f 25678
#define INT_STATUS1f 25679
#define INT_SW_LINK_ST_CHGENf 25680
#define INT_TEST_ENf 25681
#define INT_TIMEOUTf 25682
#define INT_TIMEOUTENf 25683
#define INT_TYPEf 25684
#define INT_UCFIFO_AF_MASKf 25685
#define INVALIDADDRESSINTf 25686
#define INVALIDADDRESSINTMASKf 25687
#define INVALIDDESTINATIONDESTINATIONf 25688
#define INVALIDDESTINATIONSOURCEf 25689
#define INVALIDDESTINATIONVALIDf 25690
#define INVALIDDESTINATIONVALIDMASKf 25691
#define INVALIDETHCODEINTf 25692
#define INVALIDIPTUNNELCMDINTf 25693
#define INVALIDMPLSCMDINTf 25694
#define INVALID_1588_PKT_DROPf 25695
#define INVALID_ACCESS_MODEf 25696
#define INVALID_ADDRESSf 25697
#define INVALID_BLOCKf 25698
#define INVALID_BLOCK_DISINTf 25699
#define INVALID_CHANNELf 25700
#define INVALID_CLIENT_SEQ_ERRORf 25701
#define INVALID_CLIENT_SEQ_ERROR_DISINTf 25702
#define INVALID_COMMANDf 25703
#define INVALID_DEQUEUE_NUMf 25704
#define INVALID_DEQUEUE_NUM_DISINTf 25705
#define INVALID_DESTINATION_DESTINATIONf 25706
#define INVALID_DESTINATION_INDICATORf 25707
#define INVALID_DESTINATION_SOURCEf 25708
#define INVALID_DESTINATION_VALIDf 25709
#define INVALID_DESTINATION_VALID_MASKf 25710
#define INVALID_DM_TABLEf 25711
#define INVALID_DM_TABLE_DISINTf 25712
#define INVALID_INTERFACEf 25713
#define INVALID_LOOKUP_SK0f 25714
#define INVALID_LOOKUP_SK0_DISINT_f 25715
#define INVALID_LOOKUP_SK1f 25716
#define INVALID_LOOKUP_SK1_DISINT_f 25717
#define INVALID_METER_POINTERf 25718
#define INVALID_METER_POINTER_VALIDf 25719
#define INVALID_OTMf 25720
#define INVALID_OTM_INTf 25721
#define INVALID_OTM_INT_MASKf 25722
#define INVALID_OUTLIFf 25723
#define INVALID_PORTf 25724
#define INVALID_PROG_REQf 25725
#define INVALID_SECURE_ACCESSf 25726
#define INVALID_VLANf 25727
#define INVERT_BIP8_GENf 25728
#define INVERT_RXCLKf 25729
#define INVERT_RX_CMD_BIPf 25730
#define INVERT_TXCLKf 25731
#define INVERT_TX_CMD_BIPf 25732
#define INVLDf 25733
#define INV_GRE_RES0f 25734
#define INV_GRE_RES0_DISINTf 25735
#define INV_IPV4_CHECKSUMf 25736
#define INV_IPV4_CHECKSUM_DISINTf 25737
#define INV_IPV4_VERf 25738
#define INV_IPV4_VER_DISINTf 25739
#define INV_IPV6_VERf 25740
#define INV_IPV6_VER_DISINTf 25741
#define INV_PPP_ADDR_CTLf 25742
#define INV_PPP_ADDR_CTL_DISINTf 25743
#define INV_PPP_PIDf 25744
#define INV_PPP_PID_DISINTf 25745
#define INWf 25746
#define IN_ACTION_TYPEf 25747
#define IN_AXP_ERRORf 25748
#define IN_AXP_ERROR_INTR_ENf 25749
#define IN_BAND_ACK_CLEARf 25750
#define IN_BAND_CELL_IDf 25751
#define IN_BAND_CNT_CFGf 25752
#define IN_BAND_CNT_STATUSf 25753
#define IN_BAND_CRC_ENABLEf 25754
#define IN_BAND_CRC_ERRORf 25755
#define IN_BAND_CRC_ERROR_DISINTf 25756
#define IN_BAND_DESTINATION_GROUPf 25757
#define IN_BAND_FIFO_FULLf 25758
#define IN_BAND_FIFO_FULL_MASKf 25759
#define IN_BAND_LAST_READ_CNTf 25760
#define IN_BAND_LAST_READ_CNT_ZERO_INTf 25761
#define IN_BAND_LAST_READ_CNT_ZERO_INT_MASKf 25762
#define IN_BAND_MEM_INITIATE_PAR_ERRf 25763
#define IN_BAND_MEM_PARITY_ERR_MASKf 25764
#define IN_BAND_SHAPERf 25765
#define IN_BAND_TIMEOUT_ATTEMPTS_CFGf 25766
#define IN_BAND_TIMEOUT_CFGf 25767
#define IN_BAND_TOTAL_NUMBER_OF_RECEIVED_CELLSf 25768
#define IN_BAND_TOTAL_NUMBER_OF_RECEIVED_CELLS_OVFf 25769
#define IN_BAND_TOTAL_NUMBER_OF_SENT_CELLSf 25770
#define IN_BAND_TOTAL_NUMBER_OF_SENT_CELLS_OVFf 25771
#define IN_BAND_TRIGGERf 25772
#define IN_DBUS_CAPT_DLYf 25773
#define IN_DBUS_CAPT_FDATf 25774
#define IN_DPR_ODDf 25775
#define IN_DQCQf 25776
#define IN_DSCP_EXPf 25777
#define IN_EPf 25778
#define IN_EP_MASKf 25779
#define IN_KEYf 25780
#define IN_LIFf 25781
#define IN_LIF_PROFILEf 25782
#define IN_LIF_PROFILE_MASKf 25783
#define IN_LIF_SRCf 25784
#define IN_LIF_UC_RPF_MODEL_IS_STRICTf 25785
#define IN_LIF_VALIDf 25786
#define IN_LSB_VALID_POLARITYf 25787
#define IN_MISSING_EOP_ERRORf 25788
#define IN_MISSING_EOP_ERROR_INTR_ENf 25789
#define IN_MISSING_SOP_ERRORf 25790
#define IN_MISSING_SOP_ERROR_INTR_ENf 25791
#define IN_ORDER_ACCEPTf 25792
#define IN_PORT_KEY_GEN_VARf 25793
#define IN_PORT_KEY_GEN_VAR_INITIATE_PAR_ERRf 25794
#define IN_PORT_KEY_GEN_VAR_PARITY_ERR_MASKf 25795
#define IN_PORT_PROFILEf 25796
#define IN_PP_PORTf 25797
#define IN_PP_PORT_TT_PROFILEf 25798
#define IN_PP_PORT_TT_PROFILE_MASKf 25799
#define IN_PP_PORT_VT_PROFILEf 25800
#define IN_PP_PORT_VT_PROFILE_MASKf 25801
#define IN_PROFILE_FLAGf 25802
#define IN_PROGRAMf 25803
#define IN_PROGRESSf 25804
#define IN_RDACK11f 25805
#define IN_RIFf 25806
#define IN_RIF_CONFIG_TABLE_INITIATE_PAR_ERRf 25807
#define IN_RIF_CONFIG_TABLE_PARITY_ERR_MASKf 25808
#define IN_RIF_UC_RPF_ENABLEf 25809
#define IN_RIF_UC_RPF_ENABLE_MASKf 25810
#define IN_RIF_VALIDf 25811
#define IN_RPR_ODDf 25812
#define IN_SEQUENCEf 25813
#define IN_SHIFTf 25814
#define IN_SMFL00f 25815
#define IN_TYPEf 25816
#define IN_USEf 25817
#define IO_HYS_EN_CTRLf 25818
#define IO_IND_CTRLf 25819
#define IO_SEL0_CTRLf 25820
#define IO_SEL1_CTRLf 25821
#define IO_SEL2_CTRLf 25822
#define IO_SRC_CTRLf 25823
#define IP0_TO_CMIC_PERR_INTRf 25824
#define IP1_TO_CMIC_PERR_INTRf 25825
#define IP2_TO_CMIC_PERR_INTRf 25826
#define IP4FDf 25827
#define IP4FD_DISINTf 25828
#define IP4FD_SELf 25829
#define IP6FDf 25830
#define IP6FD_DISINTf 25831
#define IP6FD_SELf 25832
#define IP__ALLOWED_PORT_BITMAPf 25833
#define IP__ALLOWED_PORT_BITMAP_W0f 25834
#define IP__ALLOWED_PORT_BITMAP_W1f 25835
#define IP__ALLOWED_PORT_BITMAP_W2f 25836
#define IP__ALLOWED_PORT_BITMAP_W3f 25837
#define IP__ALLOWED_PORT_BITMAP_W4f 25838
#define IP__ALLOWED_PORT_BITMAP_W5f 25839
#define IP__ASSOCIATED_DATAf 25840
#define IP__BFD_ENABLEf 25841
#define IP__CTRL_PKTS_TO_CPUf 25842
#define IP__DIPf 25843
#define IP__DIP_MASKf 25844
#define IP__DONOT_CHANGE_INNER_HDR_DSCPf 25845
#define IP__GRE_ENABLEf 25846
#define IP__GRE_PAYLOAD_IPV4f 25847
#define IP__GRE_PAYLOAD_IPV6f 25848
#define IP__IGNORE_UDP_CHECKSUMf 25849
#define IP__IINTFf 25850
#define IP__IPV4_DSTf 25851
#define IP__IPV4_SRC_INDEXf 25852
#define IP__IPV4_TOS_INDEXf 25853
#define IP__IPV4_TTL_INDEXf 25854
#define IP__IP_ADDRf 25855
#define IP__IP_ADDR_MASKf 25856
#define IP__KEYf 25857
#define IP__KEY_TYPEf 25858
#define IP__KEY_TYPE_MASKf 25859
#define IP__L3_IIFf 25860
#define IP__L4_DATAf 25861
#define IP__L4_DATA_MASKf 25862
#define IP__L4_DEST_PORTf 25863
#define IP__L4_DEST_PORT_MASKf 25864
#define IP__L4_SRC_PORTf 25865
#define IP__L4_SRC_PORT_MASKf 25866
#define IP__LOCAL_TUNNEL_TERMINATIONf 25867
#define IP__MASKf 25868
#define IP__NEXT_EEPf 25869
#define IP__NEXT_VSI_LSBf 25870
#define IP__PAYLOAD_IPV4f 25871
#define IP__PAYLOAD_IPV6f 25872
#define IP__PROTOCOLf 25873
#define IP__PROTOCOL_MASKf 25874
#define IP__REMOTE_TERM_GPPf 25875
#define IP__RESERVEDf 25876
#define IP__SIPf 25877
#define IP__SIP_MASKf 25878
#define IP__SUB_TUNNEL_TYPEf 25879
#define IP__TUNNEL_CLASS_IDf 25880
#define IP__TUNNEL_IDf 25881
#define IP__TUNNEL_TYPEf 25882
#define IP__UDP_CHECKSUM_CONTROLf 25883
#define IP__UDP_TUNNEL_TYPEf 25884
#define IP__USE_OUTER_HDR_DSCPf 25885
#define IP__USE_OUTER_HDR_TTLf 25886
#define IPARSf 25887
#define IPARS_BUS_PARITY_ENf 25888
#define IPARS_FORCE_ERRORf 25889
#define IPARS_PCGf 25890
#define IPARS_PSGf 25891
#define IPBMf 25892
#define IPBM_MASKf 25893
#define IPBM_SELf 25894
#define IPBM_SEL_MASKf 25895
#define IPCF_PTR_MISMATCHf 25896
#define IPCOMPMCINVALIDIPFWDf 25897
#define IPCOMPMCINVALIDIPSNPf 25898
#define IPCTR_INTRf 25899
#define IPCTR_INTR_DISINTf 25900
#define IPDSCPTOEXPMAPf 25901
#define IPEXPMAPf 25902
#define IPFIX_CLK_GRANf 25903
#define IPFIX_CONTROLf 25904
#define IPFIX_ENABLEf 25905
#define IPFIX_FLOW_METER_IDf 25906
#define IPFIX_KEY_SELECTf 25907
#define IPFIX_REFRESH_ENABLEf 25908
#define IPFIX_REFRESH_MAXCNTf 25909
#define IPFIX_REFRESH_PERIODf 25910
#define IPFIX_SAMPLE_MODEf 25911
#define IPFIX_TIMEOUT_CNTf 25912
#define IPFIX_TIMEOUT_ENf 25913
#define IPF_BWf 25914
#define IPGR1f 25915
#define IPGR2f 25916
#define IPGTf 25917
#define IPG_CONFIG_RXf 25918
#define IPHDR_ERROR_L3_LOOKUP_ENABLEf 25919
#define IPIPE_IPCF_PTRf 25920
#define IPMCf 25921
#define IPMCBITMAPf 25922
#define IPMCERR_TOCPUf 25923
#define IPMCGROUP0PARITYERRORf 25924
#define IPMCGROUP0PARITYERRORINTMASKf 25925
#define IPMCGROUP1PARITYERRORf 25926
#define IPMCGROUP1PARITYERRORINTMASKf 25927
#define IPMCIDXAHIGHMARKERf 25928
#define IPMCIDXALOWMARKERf 25929
#define IPMCIDXBHIGHMARKERf 25930
#define IPMCIDXBLOWMARKERf 25931
#define IPMCIDXCHIGHMARKERf 25932
#define IPMCIDXCLOWMARKERf 25933
#define IPMCIDXHIGHMARKERf 25934
#define IPMCIDXINCAENf 25935
#define IPMCIDXINCBENf 25936
#define IPMCIDXINCCENf 25937
#define IPMCIDXINCENf 25938
#define IPMCIDXLOWMARKERf 25939
#define IPMCPORTMISS_TOCPUf 25940
#define IPMCREPCOUNT_STOPf 25941
#define IPMCREPOVERLIMITERRORf 25942
#define IPMCREPOVERLIMITERRORINTMASKf 25943
#define IPMCREPOVERLMTPBMf 25944
#define IPMCTRANSLATEVSIf 25945
#define IPMCV4_ENABLEf 25946
#define IPMCV4_L2_ENABLEf 25947
#define IPMCV6_ENABLEf 25948
#define IPMCV6_L2_ENABLEf 25949
#define IPMCVALNGPORTPARITYERRORINTMASKf 25950
#define IPMCVALNXPORTPARITYERRORINTMASKf 25951
#define IPMCVLANGPORTPARITYERRORf 25952
#define IPMCVLANXPORTPARITYERRORf 25953
#define IPMC_0f 25954
#define IPMC_1f 25955
#define IPMC_2f 25956
#define IPMC_3f 25957
#define IPMC_DO_VLANf 25958
#define IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 25959
#define IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 25960
#define IPMC_GROUP0_PARITYERRORPTRf 25961
#define IPMC_GROUP1_PARITYERRORPTRf 25962
#define IPMC_GROUP_ERROR_POINTERf 25963
#define IPMC_GROUP_ERROR_TYPEf 25964
#define IPMC_GROUP_TYPEf 25965
#define IPMC_GRP_TBL_CORRECTED_ERRORf 25966
#define IPMC_GRP_TBL_CORRECTED_ERROR_DISINTf 25967
#define IPMC_GRP_TBL_ENABLE_ECCf 25968
#define IPMC_GRP_TBL_FORCE_UNCORRECTABLE_ERRORf 25969
#define IPMC_GRP_TBL_UNCORRECTED_ERRORf 25970
#define IPMC_GRP_TBL_UNCORRECTED_ERROR_DISINTf 25971
#define IPMC_INDEXf 25972
#define IPMC_IND_MODEf 25973
#define IPMC_INTF_NUM_MODEf 25974
#define IPMC_L2_SELF_PORT_DROPf 25975
#define IPMC_L3_IIFf 25976
#define IPMC_LASTf 25977
#define IPMC_MASK_LENf 25978
#define IPMC_MISS_AS_L2MCf 25979
#define IPMC_MSBUS_MAX_RETRYf 25980
#define IPMC_MTU_INDEXf 25981
#define IPMC_MTU_INDEX_0f 25982
#define IPMC_MTU_INDEX_1f 25983
#define IPMC_MTU_INDEX_2f 25984
#define IPMC_MTU_INDEX_3f 25985
#define IPMC_PDA_CTRL0f 25986
#define IPMC_PDA_CTRL1f 25987
#define IPMC_PDA_CTRL2f 25988
#define IPMC_PDA_CTRL3f 25989
#define IPMC_ROUTE_SAME_VLANf 25990
#define IPMC_SRC_PRUNE_DISABLEf 25991
#define IPMC_TBL_TBL_TMf 25992
#define IPMC_TTL1_ERR_TOCPUf 25993
#define IPMC_TTL_ERR_TOCPUf 25994
#define IPMC_TTL_ZERO_ONE_ADD_L3_BITMAPf 25995
#define IPMC_TUNNEL_TO_CPUf 25996
#define IPMC_TUNNEL_TYPEf 25997
#define IPMC_TUNNEL_TYPE_0f 25998
#define IPMC_TUNNEL_TYPE_1f 25999
#define IPMC_TUNNEL_TYPE_2f 26000
#define IPMC_TUNNEL_TYPE_3f 26001
#define IPMC_VLAN_GPORT_PARITYERRORPTRf 26002
#define IPMC_VLAN_LAST0f 26003
#define IPMC_VLAN_LAST1f 26004
#define IPMC_VLAN_PTR_TYPEf 26005
#define IPMC_VLAN_PTR_TYPE_MASKf 26006
#define IPMC_VLAN_TBL_CORRECTED_ERRORf 26007
#define IPMC_VLAN_TBL_CORRECTED_ERROR_DISINTf 26008
#define IPMC_VLAN_TBL_ENABLE_ECCf 26009
#define IPMC_VLAN_TBL_FORCE_UNCORRECTABLE_ERRORf 26010
#define IPMC_VLAN_TBL_PTRf 26011
#define IPMC_VLAN_TBL_PTR_TYPEf 26012
#define IPMC_VLAN_TBL_RD_SELf 26013
#define IPMC_VLAN_TBL_UNCORRECTED_ERRORf 26014
#define IPMC_VLAN_TBL_UNCORRECTED_ERROR_DISINTf 26015
#define IPMC_VLAN_XPORT_PARITYERRORPTRf 26016
#define IPNET_ADDRf 26017
#define IPNET_MASKf 26018
#define IPOVERMPLSEXPMAPPINGf 26019
#define IPPROTOCOLf 26020
#define IPPROTOCOLCUSTOMf 26021
#define IPP_LAG_TO_LAG_RANGE_PARITY_ERR_MASKf 26022
#define IPRE0_ENQDONE_MSG_DISABLE_PARITY_ERRORf 26023
#define IPRE0_ENQDONE_MSG_FORCE_PARITY_ERRORf 26024
#define IPRE0_ENQDONE_MSG_PARITY_ERRORf 26025
#define IPRE0_ENQDONE_MSG_PARITY_ERROR_DISINTf 26026
#define IPRE0_ENQ_MSG_DISABLE_PARITY_ERRORf 26027
#define IPRE0_ENQ_MSG_FORCE_PARITY_ERRORf 26028
#define IPRE0_ENQ_MSG_PARITY_ERRORf 26029
#define IPRE0_ENQ_MSG_PARITY_ERROR_DISINTf 26030
#define IPRE0_PAUSEDf 26031
#define IPRE0_PAUSE_ENABLEf 26032
#define IPRE0_TAG_SEQ_DISABLEf 26033
#define IPRE1_ENQDONE_MSG_DISABLE_PARITY_ERRORf 26034
#define IPRE1_ENQDONE_MSG_FORCE_PARITY_ERRORf 26035
#define IPRE1_ENQDONE_MSG_PARITY_ERRORf 26036
#define IPRE1_ENQDONE_MSG_PARITY_ERROR_DISINTf 26037
#define IPRE1_ENQ_MSG_DISABLE_PARITY_ERRORf 26038
#define IPRE1_ENQ_MSG_FORCE_PARITY_ERRORf 26039
#define IPRE1_ENQ_MSG_PARITY_ERRORf 26040
#define IPRE1_ENQ_MSG_PARITY_ERROR_DISINTf 26041
#define IPRE1_PAUSEDf 26042
#define IPRE1_PAUSE_ENABLEf 26043
#define IPRE1_TAG_SEQ_DISABLEf 26044
#define IPRE_EG_ENQDONE_FIFO_CORRECTED_ERRORf 26045
#define IPRE_EG_ENQDONE_FIFO_CORRECTED_ERROR_DISINTf 26046
#define IPRE_EG_ENQDONE_FIFO_DISABLE_ECCf 26047
#define IPRE_EG_ENQDONE_FIFO_FORCE_ECC_ERRORf 26048
#define IPRE_EG_ENQDONE_FIFO_TMf 26049
#define IPRE_EG_ENQDONE_FIFO_UNCORRECTED_ERRORf 26050
#define IPRE_EG_ENQDONE_FIFO_UNCORRECTED_ERROR_DISINTf 26051
#define IPRE_EG_ENQDONE_STATUSf 26052
#define IPRE_EG_ENQDONE_STATUS_DISINTf 26053
#define IPRE_EG_ENQDONE_TRIGGEREDf 26054
#define IPRE_EG_ENQUEUE_STATUSf 26055
#define IPRE_EG_ENQUEUE_STATUS_DISINTf 26056
#define IPRE_EG_ENQUEUE_TRIGGEREDf 26057
#define IPRE_EG_ENQ_FIFO_CORRECTED_ERRORf 26058
#define IPRE_EG_ENQ_FIFO_CORRECTED_ERROR_DISINTf 26059
#define IPRE_EG_ENQ_FIFO_DISABLE_ECCf 26060
#define IPRE_EG_ENQ_FIFO_FORCE_ECC_ERRORf 26061
#define IPRE_EG_ENQ_FIFO_TMf 26062
#define IPRE_EG_ENQ_FIFO_UNCORRECTED_ERRORf 26063
#define IPRE_EG_ENQ_FIFO_UNCORRECTED_ERROR_DISINTf 26064
#define IPRE_ENQ_RSP_STATUSf 26065
#define IPRE_ENQ_RSP_STATUS_DISINTf 26066
#define IPRE_FC_STATUSf 26067
#define IPRE_FC_STATUS_DISINTf 26068
#define IPRE_FP_STATUSf 26069
#define IPRE_FP_STATUS_DISINTf 26070
#define IPRE_IG_ENQDONE_FIFO_CORRECTED_ERRORf 26071
#define IPRE_IG_ENQDONE_FIFO_CORRECTED_ERROR_DISINTf 26072
#define IPRE_IG_ENQDONE_FIFO_DISABLE_ECCf 26073
#define IPRE_IG_ENQDONE_FIFO_FORCE_ECC_ERRORf 26074
#define IPRE_IG_ENQDONE_FIFO_TMf 26075
#define IPRE_IG_ENQDONE_FIFO_UNCORRECTED_ERRORf 26076
#define IPRE_IG_ENQDONE_FIFO_UNCORRECTED_ERROR_DISINTf 26077
#define IPRE_IG_ENQDONE_STATUSf 26078
#define IPRE_IG_ENQDONE_STATUS_DISINTf 26079
#define IPRE_IG_ENQDONE_TRIGGEREDf 26080
#define IPRE_IG_ENQUEUE_STATUSf 26081
#define IPRE_IG_ENQUEUE_STATUS_DISINTf 26082
#define IPRE_IG_ENQUEUE_TRIGGEREDf 26083
#define IPRE_IG_ENQ_FIFO_CORRECTED_ERRORf 26084
#define IPRE_IG_ENQ_FIFO_CORRECTED_ERROR_DISINTf 26085
#define IPRE_IG_ENQ_FIFO_DISABLE_ECCf 26086
#define IPRE_IG_ENQ_FIFO_FORCE_ECC_ERRORf 26087
#define IPRE_IG_ENQ_FIFO_TMf 26088
#define IPRE_IG_ENQ_FIFO_UNCORRECTED_ERRORf 26089
#define IPRE_IG_ENQ_FIFO_UNCORRECTED_ERROR_DISINTf 26090
#define IPRE_INTERFACE_CONFIGf 26091
#define IPRIf 26092
#define IPRI_CFI_SELf 26093
#define IPRI_ICFI_MAPPING_PROFILEf 26094
#define IPRI_ICFI_SELf 26095
#define IPRI_MAPPINGf 26096
#define IPRI_MAPPING_PTRf 26097
#define IPROC_CPU1_CLOCKOFFf 26098
#define IPROC_IHOST_L2C_ADDRFILT_ENf 26099
#define IPROC_IHOST_L2C_ADDRFILT_RANGEf 26100
#define IPROC_IHOST_L2C_SW_OVRD_ENABLEf 26101
#define IPROC_INT_SRAMf 26102
#define IPROC_MDIO_SELf 26103
#define IPROC_RESET_Nf 26104
#define IPROC_SKU_VECTf 26105
#define IPROC_SKU_VECT_SW_OVRD_ENABLEf 26106
#define IPROC_SOFT_RESETf 26107
#define IPROC_SRAM_CLK_DISABLEf 26108
#define IPROC_SRAM_ENABLEf 26109
#define IPROC_WRAP_XGPLL_LOCKf 26110
#define IPROC_XGPLL_BYPf 26111
#define IPROC_XGPLL_REFCLK_SELf 26112
#define IPSCOUNTBYTIMERf 26113
#define IPSEC_HASH_SELECT_Af 26114
#define IPSEC_HASH_SELECT_Bf 26115
#define IPSINITf 26116
#define IPSINITTRIGGERf 26117
#define IPSINTMASKf 26118
#define IPSINTREGf 26119
#define IPS_COUNT_BY_TIMERf 26120
#define IPS_DEQ_CMD_RESf 26121
#define IPS_INITf 26122
#define IPS_INIT_TRIGGERf 26123
#define IPT2IPSBDQFCf 26124
#define IPT2IPSBFMC0FCf 26125
#define IPT2IPSBFMC1FCf 26126
#define IPT2IPSBFMC2FCf 26127
#define IPT2IPSFMCBDQFCf 26128
#define IPT2IPSGFMCFCf 26129
#define IPTCTRLFIFOf 26130
#define IPTDESCCNTf 26131
#define IPTDESCCNTOVFf 26132
#define IPTE0_DEQDONE_MSG_DISABLE_PARITY_ERRORf 26133
#define IPTE0_DEQDONE_MSG_FORCE_PARITY_ERRORf 26134
#define IPTE0_DEQDONE_MSG_PARITY_ERRORf 26135
#define IPTE0_DEQDONE_MSG_PARITY_ERROR_DISINTf 26136
#define IPTE0_DEQ_MSG_DISABLE_PARITY_ERRORf 26137
#define IPTE0_DEQ_MSG_FORCE_PARITY_ERRORf 26138
#define IPTE0_DEQ_MSG_PARITY_ERRORf 26139
#define IPTE0_DEQ_MSG_PARITY_ERROR_DISINTf 26140
#define IPTE0_DEQ_RESP_FORCE_PARITY_ERRORf 26141
#define IPTE1_DEQDONE_MSG_DISABLE_PARITY_ERRORf 26142
#define IPTE1_DEQDONE_MSG_FORCE_PARITY_ERRORf 26143
#define IPTE1_DEQDONE_MSG_PARITY_ERRORf 26144
#define IPTE1_DEQDONE_MSG_PARITY_ERROR_DISINTf 26145
#define IPTE1_DEQ_MSG_DISABLE_PARITY_ERRORf 26146
#define IPTE1_DEQ_MSG_FORCE_PARITY_ERRORf 26147
#define IPTE1_DEQ_MSG_PARITY_ERRORf 26148
#define IPTE1_DEQ_MSG_PARITY_ERROR_DISINTf 26149
#define IPTE1_DEQ_RESP_FORCE_PARITY_ERRORf 26150
#define IPTE_CLIENT0_CLPORT_CREDIT_OVERFLOW_ERRORf 26151
#define IPTE_CLIENT0_CLPORT_CREDIT_OVERFLOW_ERROR_DISINTf 26152
#define IPTE_CLIENT0_ILKN_CREDIT_OVERFLOW_ERRORf 26153
#define IPTE_CLIENT0_ILKN_CREDIT_OVERFLOW_ERROR_DISINTf 26154
#define IPTE_CLIENT1_CREDIT_OVERFLOW_ERRORf 26155
#define IPTE_CLIENT1_CREDIT_OVERFLOW_ERROR_DISINTf 26156
#define IPTE_CLIENT2_CREDIT_OVERFLOW_ERRORf 26157
#define IPTE_CLIENT2_CREDIT_OVERFLOW_ERROR_DISINTf 26158
#define IPTE_CLIENT3_CREDIT_OVERFLOW_ERRORf 26159
#define IPTE_CLIENT3_CREDIT_OVERFLOW_ERROR_DISINTf 26160
#define IPTE_CLIENT4_PORT0_CREDIT_OVERFLOW_ERRORf 26161
#define IPTE_CLIENT4_PORT0_CREDIT_OVERFLOW_ERROR_DISINTf 26162
#define IPTE_CLIENT4_PORT1_CREDIT_OVERFLOW_ERRORf 26163
#define IPTE_CLIENT4_PORT1_CREDIT_OVERFLOW_ERROR_DISINTf 26164
#define IPTE_CLIENT5_CMIC_CREDIT_OVERFLOW_ERRORf 26165
#define IPTE_CLIENT5_CMIC_CREDIT_OVERFLOW_ERROR_DISINTf 26166
#define IPTE_CLIENT_CAL_CORRECTED_ERRORf 26167
#define IPTE_CLIENT_CAL_CORRECTED_ERROR_DISINTf 26168
#define IPTE_CLIENT_CAL_DISABLE_ECCf 26169
#define IPTE_CLIENT_CAL_ECC_CORRUPTf 26170
#define IPTE_CLIENT_CAL_ERROR_ADDRf 26171
#define IPTE_CLIENT_CAL_MEM_INIT_DONEf 26172
#define IPTE_CLIENT_CAL_UNCORRECTED_ERRORf 26173
#define IPTE_CLIENT_CAL_UNCORRECTED_ERROR_DISINTf 26174
#define IPTE_CL_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERRORf 26175
#define IPTE_CL_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERROR_DISINTf 26176
#define IPTE_CL_CREDIT_FIFO_OVERFLOW_ERRORf 26177
#define IPTE_CL_CREDIT_FIFO_OVERFLOW_ERROR_DISINTf 26178
#define IPTE_CL_FIFO_CORRECTED_ERRORf 26179
#define IPTE_CL_FIFO_CORRECTED_ERROR_DISINTf 26180
#define IPTE_CL_FIFO_DISABLE_ECCf 26181
#define IPTE_CL_FIFO_ECC_CORRUPTf 26182
#define IPTE_CL_FIFO_UNCORRECTED_ERRORf 26183
#define IPTE_CL_FIFO_UNCORRECTED_ERROR_DISINTf 26184
#define IPTE_CMIC_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERRORf 26185
#define IPTE_CMIC_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERROR_DISINTf 26186
#define IPTE_CMIC_CREDIT_FIFO_OVERFLOW_ERRORf 26187
#define IPTE_CMIC_CREDIT_FIFO_OVERFLOW_ERROR_DISINTf 26188
#define IPTE_DEQ_DONE_CORRECTED_ERRORf 26189
#define IPTE_DEQ_DONE_CORRECTED_ERROR_DISINTf 26190
#define IPTE_DEQ_DONE_DISABLE_ECCf 26191
#define IPTE_DEQ_DONE_ECC_CORRUPTf 26192
#define IPTE_DEQ_DONE_ERROR_ADDRf 26193
#define IPTE_DEQ_DONE_IF_FORCE_PARITY_ERRORf 26194
#define IPTE_DEQ_DONE_MEM_INIT_DONEf 26195
#define IPTE_DEQ_DONE_UNCORRECTED_ERRORf 26196
#define IPTE_DEQ_DONE_UNCORRECTED_ERROR_DISINTf 26197
#define IPTE_DEQ_REQ_IF_FORCE_PARITY_ERRORf 26198
#define IPTE_DEQ_RESPONSE_TRACE_STATUSf 26199
#define IPTE_DEQ_RESPONSE_TRACE_STATUS_DISINTf 26200
#define IPTE_DEQ_RESP_PTE_TARGET_QID_ERRORf 26201
#define IPTE_DEQ_RESP_PTE_TARGET_QID_ERROR_DISINTf 26202
#define IPTE_EG_DEQDONE_STATUSf 26203
#define IPTE_EG_DEQDONE_STATUS_DISINTf 26204
#define IPTE_EG_DEQDONE_TRIGGEREDf 26205
#define IPTE_EG_DEQUEUE_STATUSf 26206
#define IPTE_EG_DEQUEUE_STATUS_DISINTf 26207
#define IPTE_EG_DEQUEUE_TRIGGEREDf 26208
#define IPTE_FRAG_FIFO_CORRECTED_ERRORf 26209
#define IPTE_FRAG_FIFO_CORRECTED_ERROR_DISINTf 26210
#define IPTE_FRAG_FIFO_DISABLE_ECCf 26211
#define IPTE_FRAG_FIFO_ECC_CORRUPTf 26212
#define IPTE_FRAG_FIFO_OVERFLOW_ERRORf 26213
#define IPTE_FRAG_FIFO_OVERFLOW_ERROR_DISINTf 26214
#define IPTE_FRAG_FIFO_TMf 26215
#define IPTE_FRAG_FIFO_UNCORRECTED_ERRORf 26216
#define IPTE_FRAG_FIFO_UNCORRECTED_ERROR_DISINTf 26217
#define IPTE_IG_DEQDONE_STATUSf 26218
#define IPTE_IG_DEQDONE_STATUS_DISINTf 26219
#define IPTE_IG_DEQDONE_TRIGGEREDf 26220
#define IPTE_IG_DEQUEUE_STATUSf 26221
#define IPTE_IG_DEQUEUE_STATUS_DISINTf 26222
#define IPTE_IG_DEQUEUE_TRIGGEREDf 26223
#define IPTE_PB_READ_RESP_FIFO_CORRECTED_ERRORf 26224
#define IPTE_PB_READ_RESP_FIFO_CORRECTED_ERROR_DISINTf 26225
#define IPTE_PB_READ_RESP_FIFO_DISABLE_ECCf 26226
#define IPTE_PB_READ_RESP_FIFO_ECC_CORRUPTf 26227
#define IPTE_PB_READ_RESP_FIFO_UNCORRECTED_ERRORf 26228
#define IPTE_PB_READ_RESP_FIFO_UNCORRECTED_ERROR_DISINTf 26229
#define IPTE_PB_RESP_DATA_PARITY_ERRORf 26230
#define IPTE_PB_RESP_DATA_PARITY_ERROR_DISINTf 26231
#define IPTE_PB_UNEXPECTED_RESPONSE_ERRORf 26232
#define IPTE_PB_UNEXPECTED_RESPONSE_ERROR_DISINTf 26233
#define IPTE_PORT0_FIFO_OVERFLOWf 26234
#define IPTE_PORT0_FIFO_OVERFLOW_DISINTf 26235
#define IPTE_PORT10_FIFO_OVERFLOWf 26236
#define IPTE_PORT10_FIFO_OVERFLOW_DISINTf 26237
#define IPTE_PORT11_FIFO_OVERFLOWf 26238
#define IPTE_PORT11_FIFO_OVERFLOW_DISINTf 26239
#define IPTE_PORT12_FIFO_OVERFLOWf 26240
#define IPTE_PORT12_FIFO_OVERFLOW_DISINTf 26241
#define IPTE_PORT13_FIFO_OVERFLOWf 26242
#define IPTE_PORT13_FIFO_OVERFLOW_DISINTf 26243
#define IPTE_PORT14_FIFO_OVERFLOWf 26244
#define IPTE_PORT14_FIFO_OVERFLOW_DISINTf 26245
#define IPTE_PORT15_FIFO_OVERFLOWf 26246
#define IPTE_PORT15_FIFO_OVERFLOW_DISINTf 26247
#define IPTE_PORT16_FIFO_OVERFLOWf 26248
#define IPTE_PORT16_FIFO_OVERFLOW_DISINTf 26249
#define IPTE_PORT17_FIFO_OVERFLOWf 26250
#define IPTE_PORT17_FIFO_OVERFLOW_DISINTf 26251
#define IPTE_PORT18_FIFO_OVERFLOWf 26252
#define IPTE_PORT18_FIFO_OVERFLOW_DISINTf 26253
#define IPTE_PORT19_FIFO_OVERFLOWf 26254
#define IPTE_PORT19_FIFO_OVERFLOW_DISINTf 26255
#define IPTE_PORT1_FIFO_OVERFLOWf 26256
#define IPTE_PORT1_FIFO_OVERFLOW_DISINTf 26257
#define IPTE_PORT20_FIFO_OVERFLOWf 26258
#define IPTE_PORT20_FIFO_OVERFLOW_DISINTf 26259
#define IPTE_PORT21_FIFO_OVERFLOWf 26260
#define IPTE_PORT21_FIFO_OVERFLOW_DISINTf 26261
#define IPTE_PORT22_FIFO_OVERFLOWf 26262
#define IPTE_PORT22_FIFO_OVERFLOW_DISINTf 26263
#define IPTE_PORT23_FIFO_OVERFLOWf 26264
#define IPTE_PORT23_FIFO_OVERFLOW_DISINTf 26265
#define IPTE_PORT24_FIFO_OVERFLOWf 26266
#define IPTE_PORT24_FIFO_OVERFLOW_DISINTf 26267
#define IPTE_PORT25_FIFO_OVERFLOWf 26268
#define IPTE_PORT25_FIFO_OVERFLOW_DISINTf 26269
#define IPTE_PORT26_FIFO_OVERFLOWf 26270
#define IPTE_PORT26_FIFO_OVERFLOW_DISINTf 26271
#define IPTE_PORT27_FIFO_OVERFLOWf 26272
#define IPTE_PORT27_FIFO_OVERFLOW_DISINTf 26273
#define IPTE_PORT28_FIFO_OVERFLOWf 26274
#define IPTE_PORT28_FIFO_OVERFLOW_DISINTf 26275
#define IPTE_PORT29_FIFO_OVERFLOWf 26276
#define IPTE_PORT29_FIFO_OVERFLOW_DISINTf 26277
#define IPTE_PORT2_FIFO_OVERFLOWf 26278
#define IPTE_PORT2_FIFO_OVERFLOW_DISINTf 26279
#define IPTE_PORT30_FIFO_OVERFLOWf 26280
#define IPTE_PORT30_FIFO_OVERFLOW_DISINTf 26281
#define IPTE_PORT31_FIFO_OVERFLOWf 26282
#define IPTE_PORT31_FIFO_OVERFLOW_DISINTf 26283
#define IPTE_PORT32_FIFO_OVERFLOWf 26284
#define IPTE_PORT32_FIFO_OVERFLOW_DISINTf 26285
#define IPTE_PORT33_FIFO_OVERFLOWf 26286
#define IPTE_PORT33_FIFO_OVERFLOW_DISINTf 26287
#define IPTE_PORT34_FIFO_OVERFLOWf 26288
#define IPTE_PORT34_FIFO_OVERFLOW_DISINTf 26289
#define IPTE_PORT35_FIFO_OVERFLOWf 26290
#define IPTE_PORT35_FIFO_OVERFLOW_DISINTf 26291
#define IPTE_PORT36_FIFO_OVERFLOWf 26292
#define IPTE_PORT36_FIFO_OVERFLOW_DISINTf 26293
#define IPTE_PORT37_FIFO_OVERFLOWf 26294
#define IPTE_PORT37_FIFO_OVERFLOW_DISINTf 26295
#define IPTE_PORT38_FIFO_OVERFLOWf 26296
#define IPTE_PORT38_FIFO_OVERFLOW_DISINTf 26297
#define IPTE_PORT39_FIFO_OVERFLOWf 26298
#define IPTE_PORT39_FIFO_OVERFLOW_DISINTf 26299
#define IPTE_PORT3_FIFO_OVERFLOWf 26300
#define IPTE_PORT3_FIFO_OVERFLOW_DISINTf 26301
#define IPTE_PORT40_FIFO_OVERFLOWf 26302
#define IPTE_PORT40_FIFO_OVERFLOW_DISINTf 26303
#define IPTE_PORT41_FIFO_OVERFLOWf 26304
#define IPTE_PORT41_FIFO_OVERFLOW_DISINTf 26305
#define IPTE_PORT42_FIFO_OVERFLOWf 26306
#define IPTE_PORT42_FIFO_OVERFLOW_DISINTf 26307
#define IPTE_PORT43_FIFO_OVERFLOWf 26308
#define IPTE_PORT43_FIFO_OVERFLOW_DISINTf 26309
#define IPTE_PORT44_FIFO_OVERFLOWf 26310
#define IPTE_PORT44_FIFO_OVERFLOW_DISINTf 26311
#define IPTE_PORT45_FIFO_OVERFLOWf 26312
#define IPTE_PORT45_FIFO_OVERFLOW_DISINTf 26313
#define IPTE_PORT46_FIFO_OVERFLOWf 26314
#define IPTE_PORT46_FIFO_OVERFLOW_DISINTf 26315
#define IPTE_PORT47_FIFO_OVERFLOWf 26316
#define IPTE_PORT47_FIFO_OVERFLOW_DISINTf 26317
#define IPTE_PORT48_FIFO_OVERFLOWf 26318
#define IPTE_PORT48_FIFO_OVERFLOW_DISINTf 26319
#define IPTE_PORT49_FIFO_OVERFLOWf 26320
#define IPTE_PORT49_FIFO_OVERFLOW_DISINTf 26321
#define IPTE_PORT4_FIFO_OVERFLOWf 26322
#define IPTE_PORT4_FIFO_OVERFLOW_DISINTf 26323
#define IPTE_PORT50_FIFO_OVERFLOWf 26324
#define IPTE_PORT50_FIFO_OVERFLOW_DISINTf 26325
#define IPTE_PORT5_FIFO_OVERFLOWf 26326
#define IPTE_PORT5_FIFO_OVERFLOW_DISINTf 26327
#define IPTE_PORT6_FIFO_OVERFLOWf 26328
#define IPTE_PORT6_FIFO_OVERFLOW_DISINTf 26329
#define IPTE_PORT7_FIFO_OVERFLOWf 26330
#define IPTE_PORT7_FIFO_OVERFLOW_DISINTf 26331
#define IPTE_PORT8_FIFO_OVERFLOWf 26332
#define IPTE_PORT8_FIFO_OVERFLOW_DISINTf 26333
#define IPTE_PORT9_FIFO_OVERFLOWf 26334
#define IPTE_PORT9_FIFO_OVERFLOW_DISINTf 26335
#define IPTE_PORT_CAL_CORRECTED_ERRORf 26336
#define IPTE_PORT_CAL_CORRECTED_ERROR_DISINTf 26337
#define IPTE_PORT_CAL_DISABLE_ECCf 26338
#define IPTE_PORT_CAL_ECC_CORRUPTf 26339
#define IPTE_PORT_CAL_ERROR_ADDRf 26340
#define IPTE_PORT_CAL_MEM_INIT_DONEf 26341
#define IPTE_PORT_CAL_UNCORRECTED_ERRORf 26342
#define IPTE_PORT_CAL_UNCORRECTED_ERROR_DISINTf 26343
#define IPTE_PORT_CONTEXT_CORRECTED_ERRORf 26344
#define IPTE_PORT_CONTEXT_CORRECTED_ERROR_DISINTf 26345
#define IPTE_PORT_CONTEXT_DISABLE_ECCf 26346
#define IPTE_PORT_CONTEXT_ECC_CORRUPTf 26347
#define IPTE_PORT_CONTEXT_ERROR_ADDRf 26348
#define IPTE_PORT_CONTEXT_UNCORRECTED_ERRORf 26349
#define IPTE_PORT_CONTEXT_UNCORRECTED_ERROR_DISINTf 26350
#define IPTE_PORT_FIFO_CTRL0_CORRECTED_ERRORf 26351
#define IPTE_PORT_FIFO_CTRL0_CORRECTED_ERROR_DISINTf 26352
#define IPTE_PORT_FIFO_CTRL0_DISABLE_ECCf 26353
#define IPTE_PORT_FIFO_CTRL0_ECC_CORRUPTf 26354
#define IPTE_PORT_FIFO_CTRL0_ERROR_ADDRf 26355
#define IPTE_PORT_FIFO_CTRL0_MEM_INIT_DONEf 26356
#define IPTE_PORT_FIFO_CTRL0_UNCORRECTED_ERRORf 26357
#define IPTE_PORT_FIFO_CTRL0_UNCORRECTED_ERROR_DISINTf 26358
#define IPTE_PORT_FIFO_CTRL1_CORRECTED_ERRORf 26359
#define IPTE_PORT_FIFO_CTRL1_CORRECTED_ERROR_DISINTf 26360
#define IPTE_PORT_FIFO_CTRL1_DISABLE_ECCf 26361
#define IPTE_PORT_FIFO_CTRL1_ECC_CORRUPTf 26362
#define IPTE_PORT_FIFO_CTRL1_ERROR_ADDRf 26363
#define IPTE_PORT_FIFO_CTRL1_MEM_INIT_DONEf 26364
#define IPTE_PORT_FIFO_CTRL1_UNCORRECTED_ERRORf 26365
#define IPTE_PORT_FIFO_CTRL1_UNCORRECTED_ERROR_DISINTf 26366
#define IPTE_PORT_FIFO_DATA0_CORRECTED_ERRORf 26367
#define IPTE_PORT_FIFO_DATA0_CORRECTED_ERROR_DISINTf 26368
#define IPTE_PORT_FIFO_DATA0_DISABLE_ECCf 26369
#define IPTE_PORT_FIFO_DATA0_ECC_CORRUPTf 26370
#define IPTE_PORT_FIFO_DATA0_ERROR_ADDRf 26371
#define IPTE_PORT_FIFO_DATA0_UNCORRECTED_ERRORf 26372
#define IPTE_PORT_FIFO_DATA0_UNCORRECTED_ERROR_DISINTf 26373
#define IPTE_PORT_FIFO_DATA1_CORRECTED_ERRORf 26374
#define IPTE_PORT_FIFO_DATA1_CORRECTED_ERROR_DISINTf 26375
#define IPTE_PORT_FIFO_DATA1_DISABLE_ECCf 26376
#define IPTE_PORT_FIFO_DATA1_ECC_CORRUPTf 26377
#define IPTE_PORT_FIFO_DATA1_ERROR_ADDRf 26378
#define IPTE_PORT_FIFO_DATA1_UNCORRECTED_ERRORf 26379
#define IPTE_PORT_FIFO_DATA1_UNCORRECTED_ERROR_DISINTf 26380
#define IPTE_PORT_FIFO_PARITY0_TMf 26381
#define IPTE_PORT_FIFO_PARITY1_TMf 26382
#define IPTE_PREFETCH_FIFO_OVERFLOWf 26383
#define IPTE_PREFETCH_FIFO_OVERFLOW_DISINTf 26384
#define IPTE_QM_AVAIL_IF_PARITY_ERRORf 26385
#define IPTE_QM_AVAIL_IF_PARITY_ERROR_DISINTf 26386
#define IPTE_QM_AVAIL_TRACE_STATUSf 26387
#define IPTE_QM_AVAIL_TRACE_STATUS_DISINTf 26388
#define IPTE_QM_DEQ_RESP_IF_ERRORf 26389
#define IPTE_QM_DEQ_RESP_IF_ERROR_DISINTf 26390
#define IPTE_QM_DEQ_RESP_IF_PARITY_ERRORf 26391
#define IPTE_QM_DEQ_RESP_IF_PARITY_ERROR_DISINTf 26392
#define IPTE_QM_PREFETCH_CORRECTED_ERRORf 26393
#define IPTE_QM_PREFETCH_CORRECTED_ERROR_DISINTf 26394
#define IPTE_QM_PREFETCH_DISABLE_ECCf 26395
#define IPTE_QM_PREFETCH_ECC_CORRUPTf 26396
#define IPTE_QM_PREFETCH_ERROR_ADDRf 26397
#define IPTE_QM_PREFETCH_MEM_INIT_DONEf 26398
#define IPTE_QM_PREFETCH_QID_ERRORf 26399
#define IPTE_QM_PREFETCH_QID_ERROR_DISINTf 26400
#define IPTE_QM_PREFETCH_UNCORRECTED_ERRORf 26401
#define IPTE_QM_PREFETCH_UNCORRECTED_ERROR_DISINTf 26402
#define IPTE_QUEUE_IDf 26403
#define IPTE_READ_REQ_FIFO_OVERFLOW_ERRORf 26404
#define IPTE_READ_REQ_FIFO_OVERFLOW_ERROR_DISINTf 26405
#define IPTE_READ_RESP_FIFO_OVERFLOW_ERRORf 26406
#define IPTE_READ_RESP_FIFO_OVERFLOW_ERROR_DISINTf 26407
#define IPTE_RESIDUAL_MEM_CORRECTED_ERRORf 26408
#define IPTE_RESIDUAL_MEM_CORRECTED_ERROR_DISINTf 26409
#define IPTE_RESIDUAL_MEM_DISABLE_ECCf 26410
#define IPTE_RESIDUAL_MEM_ECC_CORRUPTf 26411
#define IPTE_RESIDUAL_MEM_ERROR_ADDRf 26412
#define IPTE_RESIDUAL_MEM_INIT_DONEf 26413
#define IPTE_RESIDUAL_MEM_UNCORRECTED_ERRORf 26414
#define IPTE_RESIDUAL_MEM_UNCORRECTED_ERROR_DISINTf 26415
#define IPTE_RRPC_CORRECTED_ERRORf 26416
#define IPTE_RRPC_CORRECTED_ERROR_DISINTf 26417
#define IPTE_RRPC_DISABLE_ECCf 26418
#define IPTE_RRPC_ECC_CORRUPTf 26419
#define IPTE_RRPC_ERROR_ADDRf 26420
#define IPTE_RRPC_MEM_INIT_DONEf 26421
#define IPTE_RRPC_UNCORRECTED_ERRORf 26422
#define IPTE_RRPC_UNCORRECTED_ERROR_DISINTf 26423
#define IPTE_TX_STATS_MEM_CORRECTED_ERRORf 26424
#define IPTE_TX_STATS_MEM_CORRECTED_ERROR_DISINTf 26425
#define IPTE_TX_STATS_MEM_DISABLE_ECCf 26426
#define IPTE_TX_STATS_MEM_ECC_CORRUPTf 26427
#define IPTE_TX_STATS_MEM_ERROR_ADDRf 26428
#define IPTE_TX_STATS_MEM_INIT_DONEf 26429
#define IPTE_TX_STATS_MEM_UNCORRECTED_ERRORf 26430
#define IPTE_TX_STATS_MEM_UNCORRECTED_ERROR_DISINTf 26431
#define IPTE_TX_STATS_TMf 26432
#define IPTE_WATERMARKf 26433
#define IPTE_WDRR_END_OF_ROUND0f 26434
#define IPTE_WDRR_END_OF_ROUND1f 26435
#define IPTE_WDRR_END_OF_ROUND2f 26436
#define IPTE_WDRR_PROGRAMMING_ERRORf 26437
#define IPTE_WDRR_PROGRAMMING_ERROR_DISINTf 26438
#define IPTE_WDRR_STATE_CORRECTED_ERRORf 26439
#define IPTE_WDRR_STATE_CORRECTED_ERROR_DISINTf 26440
#define IPTE_WDRR_STATE_DISABLE_ECCf 26441
#define IPTE_WDRR_STATE_ECC_CORRUPTf 26442
#define IPTE_WDRR_STATE_ERROR_ADDRf 26443
#define IPTE_WDRR_STATE_MEM_INIT_DONEf 26444
#define IPTE_WDRR_STATE_UNCORRECTED_ERRORf 26445
#define IPTE_WDRR_STATE_UNCORRECTED_ERROR_DISINTf 26446
#define IPTE_XL_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERRORf 26447
#define IPTE_XL_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERROR_DISINTf 26448
#define IPTE_XL_CREDIT_FIFO_OVERFLOW_ERRORf 26449
#define IPTE_XL_CREDIT_FIFO_OVERFLOW_ERROR_DISINTf 26450
#define IPTE_XT0_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERRORf 26451
#define IPTE_XT0_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERROR_DISINTf 26452
#define IPTE_XT0_CREDIT_FIFO_OVERFLOW_ERRORf 26453
#define IPTE_XT0_CREDIT_FIFO_OVERFLOW_ERROR_DISINTf 26454
#define IPTE_XT1_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERRORf 26455
#define IPTE_XT1_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERROR_DISINTf 26456
#define IPTE_XT1_CREDIT_FIFO_OVERFLOW_ERRORf 26457
#define IPTE_XT1_CREDIT_FIFO_OVERFLOW_ERROR_DISINTf 26458
#define IPTE_XT2_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERRORf 26459
#define IPTE_XT2_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERROR_DISINTf 26460
#define IPTE_XT2_CREDIT_FIFO_OVERFLOW_ERRORf 26461
#define IPTE_XT2_CREDIT_FIFO_OVERFLOW_ERROR_DISINTf 26462
#define IPTFCMASKf 26463
#define IPTHPFCSTOPLPf 26464
#define IPTINITf 26465
#define IPTINTMASKf 26466
#define IPTINTREGf 26467
#define IPTLASTHEADERf 26468
#define IPTPACKETCOUNTERf 26469
#define IPTTDMDIFSIZEENf 26470
#define IPT_2_EGQ_TDM_INDICATE_ENf 26471
#define IPT_2_FDT_TDM_INDICATE_ENf 26472
#define IPT_2_IPS_BDQ_DQCQ_FCf 26473
#define IPT_2_IPS_BDQ_EIR_CRDT_FCf 26474
#define IPT_2_IPS_BFMC_0_FCf 26475
#define IPT_2_IPS_BFMC_1_FCf 26476
#define IPT_2_IPS_BFMC_2_FCf 26477
#define IPT_2_IPS_FMC_BDQ_FCf 26478
#define IPT_2_IPS_GFMC_FCf 26479
#define IPT_CTRL_FIFO_ECC_1B_ERR_MASKf 26480
#define IPT_CTRL_FIFO_ECC_2B_ERR_MASKf 26481
#define IPT_CTRL_FIFO_INITIATE_ECC_1B_ERRf 26482
#define IPT_CTRL_FIFO_INITIATE_ECC_2B_ERRf 26483
#define IPT_CTRL_FIFO_SER_FREEZE_ENf 26484
#define IPT_CTRL_FIFO_SER_FREEZE_STATUSf 26485
#define IPT_DESCRIPTOR_COUNTERf 26486
#define IPT_FC_MASKf 26487
#define IPT_FC_SELf 26488
#define IPT_HP_FC_STOP_LPf 26489
#define IPT_INITf 26490
#define IPT_LAST_HEADERf 26491
#define IPT_PACKET_COUNTERf 26492
#define IPT_PKT_CRC_ENf 26493
#define IPT_TDM_DIF_SIZE_ENf 26494
#define IPV4ADDOFFSETTOBASEf 26495
#define IPV4CHECKSUMERRORFWDf 26496
#define IPV4CHECKSUMERRORSNPf 26497
#define IPV4DIPZEROFWDf 26498
#define IPV4DIPZEROSNPf 26499
#define IPV4ENABLEf 26500
#define IPV4EXPTOTOSMAPf 26501
#define IPV4FRAGMENTEDFWDf 26502
#define IPV4FRAGMENTEDSNPf 26503
#define IPV4HASOPTIONSFWDf 26504
#define IPV4HASOPTIONSSNPf 26505
#define IPV4HEADERLENGTHERRORFWDf 26506
#define IPV4HEADERLENGTHERRORSNPf 26507
#define IPV4L3_ENABLEf 26508
#define IPV4MC__CLASS_IDf 26509
#define IPV4MC__DATA_0f 26510
#define IPV4MC__DATA_1f 26511
#define IPV4MC__DST_DISCARDf 26512
#define IPV4MC__DUMMY_0f 26513
#define IPV4MC__EXPECTED_L3_IIFf 26514
#define IPV4MC__FLEX_CTR_BASE_COUNTER_IDXf 26515
#define IPV4MC__FLEX_CTR_OFFSET_MODEf 26516
#define IPV4MC__FLEX_CTR_POOL_NUMBERf 26517
#define IPV4MC__GROUP_IP_ADDRf 26518
#define IPV4MC__HASH_LSBf 26519
#define IPV4MC__IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 26520
#define IPV4MC__IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 26521
#define IPV4MC__KEY_0f 26522
#define IPV4MC__KEY_1f 26523
#define IPV4MC__L3MC_INDEXf 26524
#define IPV4MC__L3MC_INDEX_RESERVEDf 26525
#define IPV4MC__L3_IIFf 26526
#define IPV4MC__PRIf 26527
#define IPV4MC__RESERVED_0f 26528
#define IPV4MC__RESERVED_1f 26529
#define IPV4MC__RESERVED_104_97f 26530
#define IPV4MC__RESERVED_209_144f 26531
#define IPV4MC__RESERVED_DATA0f 26532
#define IPV4MC__RESERVED_DATA1f 26533
#define IPV4MC__RPA_IDf 26534
#define IPV4MC__RPEf 26535
#define IPV4MC__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 26536
#define IPV4MC__RSVD_FLEX_CTR_POOL_NUMBERf 26537
#define IPV4MC__RSVD_L3MC_INDEXf 26538
#define IPV4MC__RSVD_L3_IIFf 26539
#define IPV4MC__RSVD_VRF_IDf 26540
#define IPV4MC__SOURCE_IP_ADDRf 26541
#define IPV4MC__TRILL_NETWORK_RECEIVERS_PRESENTf 26542
#define IPV4MC__VLAN_IDf 26543
#define IPV4MC__VLAN_ID_BIT12f 26544
#define IPV4MC__VRF_IDf 26545
#define IPV4OPCODEVALIDf 26546
#define IPV4OVERMPLSPARSERPMFPROFILEf 26547
#define IPV4SEMOFFSETf 26548
#define IPV4SIPf 26549
#define IPV4SIPEQUALDIPFWDf 26550
#define IPV4SIPEQUALDIPSNPf 26551
#define IPV4SIPISMCFWDf 26552
#define IPV4SIPISMCSNPf 26553
#define IPV4SUBNETf 26554
#define IPV4SUBNETMASKf 26555
#define IPV4SUBNETTCf 26556
#define IPV4SUBNETTCVALIDf 26557
#define IPV4SUBNETVALIDf 26558
#define IPV4SUBNETVIDf 26559
#define IPV4TOSf 26560
#define IPV4TOTALLENGTHERRORFWDf 26561
#define IPV4TOTALLENGTHERRORSNPf 26562
#define IPV4TTLf 26563
#define IPV4TTL0FWDf 26564
#define IPV4TTL0SNPf 26565
#define IPV4TTL1FWDf 26566
#define IPV4TTL1SNPf 26567
#define IPV4UC__BFD_ENABLEf 26568
#define IPV4UC__CLASS_IDf 26569
#define IPV4UC__COPY_TO_CPUf 26570
#define IPV4UC__DATAf 26571
#define IPV4UC__DATA_0f 26572
#define IPV4UC__DATA_1f 26573
#define IPV4UC__DO_NOT_CHANGE_TTLf 26574
#define IPV4UC__DST_DISCARDf 26575
#define IPV4UC__ECMPf 26576
#define IPV4UC__ECMP_PTRf 26577
#define IPV4UC__EH_QUEUE_TAGf 26578
#define IPV4UC__EH_TAG_TYPEf 26579
#define IPV4UC__EH_TMf 26580
#define IPV4UC__FLEX_CTR_BASE_COUNTER_IDXf 26581
#define IPV4UC__FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 26582
#define IPV4UC__FLEX_CTR_OFFSET_MODEf 26583
#define IPV4UC__FLEX_CTR_POOL_NUMBERf 26584
#define IPV4UC__FLEX_CTR_POOL_NUMBER_RESERVEDf 26585
#define IPV4UC__GLPf 26586
#define IPV4UC__HASH_LSBf 26587
#define IPV4UC__IP_ADDRf 26588
#define IPV4UC__KEYf 26589
#define IPV4UC__KEY_0f 26590
#define IPV4UC__L3_INTF_NUMf 26591
#define IPV4UC__L3_OIFf 26592
#define IPV4UC__L3_OIF_RESERVEDf 26593
#define IPV4UC__LOCAL_ADDRESSf 26594
#define IPV4UC__MAC_ADDRf 26595
#define IPV4UC__NEXT_HOP_INDEXf 26596
#define IPV4UC__NEXT_HOP_INDEX_RESERVEDf 26597
#define IPV4UC__PRIf 26598
#define IPV4UC__RESERVEDf 26599
#define IPV4UC__RESERVED1f 26600
#define IPV4UC__RESERVED_0f 26601
#define IPV4UC__RESERVED_1f 26602
#define IPV4UC__RESERVED_104_101f 26603
#define IPV4UC__RESERVED_104_82f 26604
#define IPV4UC__RESERVED_104_87f 26605
#define IPV4UC__RESERVED_2f 26606
#define IPV4UC__RESERVED_209_209f 26607
#define IPV4UC__RPEf 26608
#define IPV4UC__RSVD_NEXT_HOP_INDEXf 26609
#define IPV4UC__RSVD_VRF_IDf 26610
#define IPV4UC__SIRIUS_Q_TAGf 26611
#define IPV4UC__VRF_IDf 26612
#define IPV4UC_EXT__BFD_ENABLEf 26613
#define IPV4UC_EXT__CLASS_IDf 26614
#define IPV4UC_EXT__COPY_TO_CPUf 26615
#define IPV4UC_EXT__DATA_0f 26616
#define IPV4UC_EXT__DATA_1f 26617
#define IPV4UC_EXT__DO_NOT_CHANGE_TTLf 26618
#define IPV4UC_EXT__DST_DISCARDf 26619
#define IPV4UC_EXT__EH_QUEUE_TAGf 26620
#define IPV4UC_EXT__EH_TAG_TYPEf 26621
#define IPV4UC_EXT__FLEX_CTR_BASE_COUNTER_IDXf 26622
#define IPV4UC_EXT__FLEX_CTR_OFFSET_MODEf 26623
#define IPV4UC_EXT__FLEX_CTR_POOL_NUMBERf 26624
#define IPV4UC_EXT__GLPf 26625
#define IPV4UC_EXT__HASH_LSBf 26626
#define IPV4UC_EXT__IP_ADDRf 26627
#define IPV4UC_EXT__KEY_0f 26628
#define IPV4UC_EXT__L3_INTF_NUMf 26629
#define IPV4UC_EXT__LOCAL_ADDRESSf 26630
#define IPV4UC_EXT__MAC_ADDRf 26631
#define IPV4UC_EXT__PRIf 26632
#define IPV4UC_EXT__RESERVED_104_101f 26633
#define IPV4UC_EXT__RESERVED_209_192f 26634
#define IPV4UC_EXT__RESERVED_EH_TMf 26635
#define IPV4UC_EXT__RPEf 26636
#define IPV4UC_EXT__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 26637
#define IPV4UC_EXT__RSVD_FLEX_CTR_POOL_NUMBERf 26638
#define IPV4UC_EXT__RSVD_VRF_IDf 26639
#define IPV4UC_EXT__SIRIUS_Q_TAGf 26640
#define IPV4UC_EXT__VRF_IDf 26641
#define IPV4VERSIONERRORFWDf 26642
#define IPV4VERSIONERRORSNPf 26643
#define IPV4_ACL_144_ENf 26644
#define IPV4_ACL_MODEf 26645
#define IPV4_ACL_TYPEf 26646
#define IPV4_CHECKSUM_ERRf 26647
#define IPV4_CHECKSUM_ERROR_FWDf 26648
#define IPV4_CHECKSUM_ERROR_INTf 26649
#define IPV4_CHECKSUM_ERROR_INT_MASKf 26650
#define IPV4_CHECKSUM_ERROR_SNPf 26651
#define IPV4_CHECKSUM_ERR_DISINTf 26652
#define IPV4_CHKSUM_ENABLEf 26653
#define IPV4_CREATE_ENf 26654
#define IPV4_DA_ENABLEf 26655
#define IPV4_DF_SELf 26656
#define IPV4_DIP_EQUALS_ZERO_INTf 26657
#define IPV4_DIP_EQUALS_ZERO_INT_MASKf 26658
#define IPV4_DIP_MASKf 26659
#define IPV4_DIP_ZERO_FWDf 26660
#define IPV4_DIP_ZERO_SNPf 26661
#define IPV4_DST_HASH_ENABLEf 26662
#define IPV4_ENABLEf 26663
#define IPV4_EXP_TO_TOS_MAPf 26664
#define IPV4_FIELD_BITMAP_Af 26665
#define IPV4_FIELD_BITMAP_Bf 26666
#define IPV4_FIRST_FRAG_CHECK_ENABLEf 26667
#define IPV4_FLAGSf 26668
#define IPV4_FRAGMENTATION_CHECKf 26669
#define IPV4_FRAGMENTED_FWDf 26670
#define IPV4_FRAGMENTED_SNPf 26671
#define IPV4_FRAGMENT_OFFSETf 26672
#define IPV4_FWD_MODEf 26673
#define IPV4_HAS_OPTIONS_FWDf 26674
#define IPV4_HAS_OPTIONS_SNPf 26675
#define IPV4_HDR_CHECK_DROP_ENABLEf 26676
#define IPV4_HEADER_CHECKSUM_CHECKf 26677
#define IPV4_HEADER_LENGTH_CHECKf 26678
#define IPV4_HEADER_LENGTH_ERROR_FWDf 26679
#define IPV4_HEADER_LENGTH_ERROR_INTf 26680
#define IPV4_HEADER_LENGTH_ERROR_INT_MASKf 26681
#define IPV4_HEADER_LENGTH_ERROR_SNPf 26682
#define IPV4_HIT_BIT_MODEf 26683
#define IPV4_ICMP_FRAGf 26684
#define IPV4_ICMP_FRAG_DISINTf 26685
#define IPV4_ICMP_PROTOCOLf 26686
#define IPV4_IDf 26687
#define IPV4_IDENTIFICATIONf 26688
#define IPV4_ID_MASKf 26689
#define IPV4_INV_DAf 26690
#define IPV4_INV_DA_DISINTf 26691
#define IPV4_INV_SAf 26692
#define IPV4_INV_SA_DISINTf 26693
#define IPV4_KEYf 26694
#define IPV4_KEY_UNUSEDf 26695
#define IPV4_LENGTH_CHECKf 26696
#define IPV4_LEN_ERRf 26697
#define IPV4_LEN_ERR_DISINTf 26698
#define IPV4_MC_MACDA_CHECK_ENABLEf 26699
#define IPV4_MC_ROUTER_ADV_PKT_FWD_ACTIONf 26700
#define IPV4_MC_ROUTER_ADV_PKT_TO_CPUf 26701
#define IPV4_MINIMUM_LENGTH_CHECKf 26702
#define IPV4_MULTICAST_TERMINATION_ALLOWEDf 26703
#define IPV4_OPTIONSf 26704
#define IPV4_OPTIONS_DISINTf 26705
#define IPV4_OPTIONS_INTf 26706
#define IPV4_OPTIONS_INT_MASKf 26707
#define IPV4_OVER_MPLS_PARSER_LEAF_CONTEXTf 26708
#define IPV4_OVER_MPLS_PARSER_LEAF_CONTEXT_MASKf 26709
#define IPV4_PKT_LEN_ERRf 26710
#define IPV4_PKT_LEN_ERR_DISINTf 26711
#define IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf 26712
#define IPV4_RESVf 26713
#define IPV4_RESVD_MC_PKT_DROPf 26714
#define IPV4_RESVD_MC_PKT_FWD_ACTIONf 26715
#define IPV4_RESVD_MC_PKT_TO_CPUf 26716
#define IPV4_RUNT_HDRf 26717
#define IPV4_RUNT_HDR_DISINTf 26718
#define IPV4_RUNT_PKTf 26719
#define IPV4_RUNT_PKT_DISINTf 26720
#define IPV4_SA_ENABLEf 26721
#define IPV4_SA_EQ_DAf 26722
#define IPV4_SA_EQ_DA_DISINTf 26723
#define IPV4_SA_OR_DA_LPBKf 26724
#define IPV4_SA_OR_DA_LPBK_DISINTf 26725
#define IPV4_SA_OR_DA_MARTIANf 26726
#define IPV4_SA_OR_DA_MARTIAN_DISINTf 26727
#define IPV4_SA_OR_DA_MATCHf 26728
#define IPV4_SA_OR_DA_MATCH_DISINTf 26729
#define IPV4_SIPf 26730
#define IPV4_SIP_EQUALS_DIP_INTf 26731
#define IPV4_SIP_EQUALS_DIP_INT_MASKf 26732
#define IPV4_SIP_EQUAL_DIP_FWDf 26733
#define IPV4_SIP_EQUAL_DIP_SNPf 26734
#define IPV4_SIP_IS_MC_FWDf 26735
#define IPV4_SIP_IS_MC_INTf 26736
#define IPV4_SIP_IS_MC_INT_MASKf 26737
#define IPV4_SIP_IS_MC_SNPf 26738
#define IPV4_SIP_MASKf 26739
#define IPV4_SIP_ROUTINGf 26740
#define IPV4_SIZE_WITH_ETH_IP_KEYf 26741
#define IPV4_SIZE_WITH_GRE_4_KEYf 26742
#define IPV4_SIZE_WITH_GRE_8_KEYf 26743
#define IPV4_SRC_0f 26744
#define IPV4_SRC_1f 26745
#define IPV4_SRC_10f 26746
#define IPV4_SRC_11f 26747
#define IPV4_SRC_12f 26748
#define IPV4_SRC_13f 26749
#define IPV4_SRC_14f 26750
#define IPV4_SRC_15f 26751
#define IPV4_SRC_2f 26752
#define IPV4_SRC_3f 26753
#define IPV4_SRC_4f 26754
#define IPV4_SRC_5f 26755
#define IPV4_SRC_6f 26756
#define IPV4_SRC_7f 26757
#define IPV4_SRC_8f 26758
#define IPV4_SRC_9f 26759
#define IPV4_SRC_HASH_ENABLEf 26760
#define IPV4_SUBNETf 26761
#define IPV4_SUBNET_MASKf 26762
#define IPV4_SUBNET_TCf 26763
#define IPV4_SUBNET_TC_VALIDf 26764
#define IPV4_SUBNET_VALIDf 26765
#define IPV4_SUBNET_VIDf 26766
#define IPV4_TCP_UDP_FIELD_BITMAP_Af 26767
#define IPV4_TCP_UDP_FIELD_BITMAP_Bf 26768
#define IPV4_TCP_UDP_HASH_ENABLEf 26769
#define IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af 26770
#define IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf 26771
#define IPV4_TERMINATION_ALLOWEDf 26772
#define IPV4_TOSf 26773
#define IPV4_TOS_MODELf 26774
#define IPV4_TOS_TO_FLAGSf 26775
#define IPV4_TOS_TTL_0f 26776
#define IPV4_TOS_TTL_1f 26777
#define IPV4_TOS_TTL_10f 26778
#define IPV4_TOS_TTL_11f 26779
#define IPV4_TOS_TTL_12f 26780
#define IPV4_TOS_TTL_13f 26781
#define IPV4_TOS_TTL_14f 26782
#define IPV4_TOS_TTL_15f 26783
#define IPV4_TOS_TTL_2f 26784
#define IPV4_TOS_TTL_3f 26785
#define IPV4_TOS_TTL_4f 26786
#define IPV4_TOS_TTL_5f 26787
#define IPV4_TOS_TTL_6f 26788
#define IPV4_TOS_TTL_7f 26789
#define IPV4_TOS_TTL_8f 26790
#define IPV4_TOS_TTL_9f 26791
#define IPV4_TOTAL_LENGTH_ERROR_FWDf 26792
#define IPV4_TOTAL_LENGTH_ERROR_INTf 26793
#define IPV4_TOTAL_LENGTH_ERROR_INT_MASKf 26794
#define IPV4_TOTAL_LENGTH_ERROR_SNPf 26795
#define IPV4_TOTAL_PACKET_LENGTH_CHECKf 26796
#define IPV4_TTLf 26797
#define IPV4_TTL_0_FWDf 26798
#define IPV4_TTL_0_SNPf 26799
#define IPV4_TTL_1_FWDf 26800
#define IPV4_TTL_1_SNPf 26801
#define IPV4_TTL_EQUALS_ONE_INTf 26802
#define IPV4_TTL_EQUALS_ONE_INT_MASKf 26803
#define IPV4_TTL_EQUALS_ZERO_INTf 26804
#define IPV4_TTL_EQUALS_ZERO_INT_MASKf 26805
#define IPV4_TTL_MODELf 26806
#define IPV4_TUNNEL_ENTRYFORMATf 26807
#define IPV4_TUNNEL_REMARKf 26808
#define IPV4_UNKNOWN_HEADER_CODE_ETHERNET_TYPEf 26809
#define IPV4_UNKNOWN_HEADER_CODE_PROTOCOLf 26810
#define IPV4_UNUSEDf 26811
#define IPV4_UNUSED_0f 26812
#define IPV4_UNUSED_1f 26813
#define IPV4_UNUSED_2f 26814
#define IPV4_VERSION_CHECKf 26815
#define IPV4_VERSION_ERROR_FWDf 26816
#define IPV4_VERSION_ERROR_INTf 26817
#define IPV4_VERSION_ERROR_INT_MASKf 26818
#define IPV4_VERSION_ERROR_SNPf 26819
#define IPV4_VLAN_HASH_ENABLEf 26820
#define IPV6ADDOFFSETTOBASEf 26821
#define IPV6ENABLEf 26822
#define IPV6EXPTOTCMAPf 26823
#define IPV6L3_ENABLEf 26824
#define IPV6MC__CLASS_IDf 26825
#define IPV6MC__DATA_0f 26826
#define IPV6MC__DATA_1f 26827
#define IPV6MC__DATA_2f 26828
#define IPV6MC__DATA_3f 26829
#define IPV6MC__DST_DISCARDf 26830
#define IPV6MC__DUMMY_0f 26831
#define IPV6MC__EXPECTED_L3_IIFf 26832
#define IPV6MC__FLEX_CTR_BASE_COUNTER_IDXf 26833
#define IPV6MC__FLEX_CTR_OFFSET_MODEf 26834
#define IPV6MC__FLEX_CTR_POOL_NUMBERf 26835
#define IPV6MC__GROUP_IP_ADDR_LWR_64f 26836
#define IPV6MC__GROUP_IP_ADDR_LWR_96f 26837
#define IPV6MC__GROUP_IP_ADDR_UPR_24f 26838
#define IPV6MC__GROUP_IP_ADDR_UPR_56f 26839
#define IPV6MC__HASH_LSBf 26840
#define IPV6MC__IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 26841
#define IPV6MC__IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 26842
#define IPV6MC__IPV6_SIP_LINK_LOCAL_DROPf 26843
#define IPV6MC__KEY_0f 26844
#define IPV6MC__KEY_1f 26845
#define IPV6MC__KEY_2f 26846
#define IPV6MC__KEY_3f 26847
#define IPV6MC__L3MC_INDEXf 26848
#define IPV6MC__L3MC_INDEX_RESERVEDf 26849
#define IPV6MC__L3_IIFf 26850
#define IPV6MC__PRIf 26851
#define IPV6MC__RESERVED_0f 26852
#define IPV6MC__RESERVED_1f 26853
#define IPV6MC__RESERVED_104_97f 26854
#define IPV6MC__RESERVED_2f 26855
#define IPV6MC__RESERVED_209_175f 26856
#define IPV6MC__RESERVED_3f 26857
#define IPV6MC__RESERVED_314_312f 26858
#define IPV6MC__RESERVED_419_379f 26859
#define IPV6MC__RESERVED_DATA00f 26860
#define IPV6MC__RESERVED_DATA01f 26861
#define IPV6MC__RESERVED_KEY2f 26862
#define IPV6MC__RPA_IDf 26863
#define IPV6MC__RPEf 26864
#define IPV6MC__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 26865
#define IPV6MC__RSVD_FLEX_CTR_POOL_NUMBERf 26866
#define IPV6MC__RSVD_L3MC_INDEXf 26867
#define IPV6MC__RSVD_L3_IIFf 26868
#define IPV6MC__RSVD_VRF_IDf 26869
#define IPV6MC__SOURCE_IP_ADDR_LWR_64f 26870
#define IPV6MC__SOURCE_IP_ADDR_UPR_64f 26871
#define IPV6MC__TRILL_NETWORK_RECEIVERS_PRESENTf 26872
#define IPV6MC__VLAN_IDf 26873
#define IPV6MC__VLAN_ID_BIT12f 26874
#define IPV6MC__VRF_IDf 26875
#define IPV6OPCODEVALIDf 26876
#define IPV6OVERMPLSPARSERPMFPROFILEf 26877
#define IPV6SEMOFFSETf 26878
#define IPV6UC__BFD_ENABLEf 26879
#define IPV6UC__CLASS_IDf 26880
#define IPV6UC__COPY_TO_CPUf 26881
#define IPV6UC__DATA_0f 26882
#define IPV6UC__DATA_1f 26883
#define IPV6UC__DATA_2f 26884
#define IPV6UC__DATA_3f 26885
#define IPV6UC__DO_NOT_CHANGE_TTLf 26886
#define IPV6UC__DST_DISCARDf 26887
#define IPV6UC__ECMPf 26888
#define IPV6UC__ECMP_PTRf 26889
#define IPV6UC__EH_QUEUE_TAGf 26890
#define IPV6UC__EH_TAG_TYPEf 26891
#define IPV6UC__EH_TMf 26892
#define IPV6UC__FLEX_CTR_BASE_COUNTER_IDXf 26893
#define IPV6UC__FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 26894
#define IPV6UC__FLEX_CTR_OFFSET_MODEf 26895
#define IPV6UC__FLEX_CTR_POOL_NUMBERf 26896
#define IPV6UC__FLEX_CTR_POOL_NUMBER_RESERVEDf 26897
#define IPV6UC__GLPf 26898
#define IPV6UC__HASH_LSBf 26899
#define IPV6UC__IP_ADDR_LWR_64f 26900
#define IPV6UC__IP_ADDR_UPR_64f 26901
#define IPV6UC__KEY_0f 26902
#define IPV6UC__KEY_1f 26903
#define IPV6UC__L3_INTF_NUMf 26904
#define IPV6UC__L3_OIFf 26905
#define IPV6UC__L3_OIF_RESERVEDf 26906
#define IPV6UC__LOCAL_ADDRESSf 26907
#define IPV6UC__MAC_ADDRf 26908
#define IPV6UC__NEXT_HOP_INDEXf 26909
#define IPV6UC__NEXT_HOP_INDEX_RESERVEDf 26910
#define IPV6UC__PRIf 26911
#define IPV6UC__RESERVEDf 26912
#define IPV6UC__RESERVED_0f 26913
#define IPV6UC__RESERVED_1f 26914
#define IPV6UC__RESERVED_104_83f 26915
#define IPV6UC__RESERVED_104_85f 26916
#define IPV6UC__RESERVED_209f 26917
#define IPV6UC__RESERVED_209_209f 26918
#define IPV6UC__RESERVED_314_311f 26919
#define IPV6UC__RESERVED_314_312f 26920
#define IPV6UC__RESERVED_419_340f 26921
#define IPV6UC__RESERVED_DATA0f 26922
#define IPV6UC__RESERVED_DATA1f 26923
#define IPV6UC__RPEf 26924
#define IPV6UC__RSVD_NEXT_HOP_INDEXf 26925
#define IPV6UC__RSVD_VRF_IDf 26926
#define IPV6UC__SIRIUS_Q_TAGf 26927
#define IPV6UC__VRF_IDf 26928
#define IPV6UC_EXT__BFD_ENABLEf 26929
#define IPV6UC_EXT__CLASS_IDf 26930
#define IPV6UC_EXT__COPY_TO_CPUf 26931
#define IPV6UC_EXT__DATA_1f 26932
#define IPV6UC_EXT__DATA_2f 26933
#define IPV6UC_EXT__DATA_3f 26934
#define IPV6UC_EXT__DO_NOT_CHANGE_TTLf 26935
#define IPV6UC_EXT__DST_DISCARDf 26936
#define IPV6UC_EXT__EH_QUEUE_TAGf 26937
#define IPV6UC_EXT__EH_TAG_TYPEf 26938
#define IPV6UC_EXT__FLEX_CTR_BASE_COUNTER_IDXf 26939
#define IPV6UC_EXT__FLEX_CTR_OFFSET_MODEf 26940
#define IPV6UC_EXT__FLEX_CTR_POOL_NUMBERf 26941
#define IPV6UC_EXT__GLPf 26942
#define IPV6UC_EXT__HASH_LSBf 26943
#define IPV6UC_EXT__IP_ADDR_LWR_64f 26944
#define IPV6UC_EXT__IP_ADDR_UPR_64f 26945
#define IPV6UC_EXT__KEY_0f 26946
#define IPV6UC_EXT__KEY_1f 26947
#define IPV6UC_EXT__L3_INTF_NUMf 26948
#define IPV6UC_EXT__LOCAL_ADDRESSf 26949
#define IPV6UC_EXT__MAC_ADDRf 26950
#define IPV6UC_EXT__PRIf 26951
#define IPV6UC_EXT__RESERVED_104_82f 26952
#define IPV6UC_EXT__RESERVED_209_192f 26953
#define IPV6UC_EXT__RESERVED_314_313f 26954
#define IPV6UC_EXT__RESERVED_419_341f 26955
#define IPV6UC_EXT__RESERVED_EH_TMf 26956
#define IPV6UC_EXT__RPEf 26957
#define IPV6UC_EXT__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 26958
#define IPV6UC_EXT__RSVD_FLEX_CTR_POOL_NUMBERf 26959
#define IPV6UC_EXT__RSVD_VRF_IDf 26960
#define IPV6UC_EXT__SIRIUS_Q_TAGf 26961
#define IPV6UC_EXT__VRF_IDf 26962
#define IPV6_128_ENf 26963
#define IPV6_ACL_144_ENf 26964
#define IPV6_ACL_FULL_NO_URPFf 26965
#define IPV6_ACL_MODEf 26966
#define IPV6_ACL_TYPEf 26967
#define IPV6_COLLAPSED_ADDR_SELECT_Af 26968
#define IPV6_COLLAPSED_ADDR_SELECT_Bf 26969
#define IPV6_CREATE_ENf 26970
#define IPV6_DA_ENABLEf 26971
#define IPV6_DF_SELf 26972
#define IPV6_DIP_IS_MC_INTf 26973
#define IPV6_DIP_IS_MC_INT_MASKf 26974
#define IPV6_DIP_MASKf 26975
#define IPV6_DST_HASH_ENABLEf 26976
#define IPV6_ENABLEf 26977
#define IPV6_EXP_TO_TC_MAPf 26978
#define IPV6_FIELD_BITMAP_Af 26979
#define IPV6_FIELD_BITMAP_Bf 26980
#define IPV6_FLf 26981
#define IPV6_FL_MASKf 26982
#define IPV6_FULL_ACLf 26983
#define IPV6_FWD_MODEf 26984
#define IPV6_HDR_CHECK_DROP_ENABLEf 26985
#define IPV6_HIT_BIT_MODEf 26986
#define IPV6_HOP_BY_HOP_INTf 26987
#define IPV6_HOP_BY_HOP_INT_MASKf 26988
#define IPV6_HOP_COUNT_0_FWDf 26989
#define IPV6_HOP_COUNT_0_SNPf 26990
#define IPV6_HOP_COUNT_1_FWDf 26991
#define IPV6_HOP_COUNT_1_SNPf 26992
#define IPV6_INV_DAf 26993
#define IPV6_INV_DA_DISINTf 26994
#define IPV6_INV_SAf 26995
#define IPV6_INV_SA_DISINTf 26996
#define IPV6_IPV4_COMPATIBLE_DESTINATION_FWDf 26997
#define IPV6_IPV4_COMPATIBLE_DESTINATION_SNPf 26998
#define IPV6_IPV4_COMPATIBLE_DST_INTf 26999
#define IPV6_IPV4_COMPATIBLE_DST_INT_MASKf 27000
#define IPV6_IPV4_MAPPED_DESTINATION_FWDf 27001
#define IPV6_IPV4_MAPPED_DESTINATION_SNPf 27002
#define IPV6_IPV4_MAPPED_DST_INTf 27003
#define IPV6_IPV4_MAPPED_DST_INT_MASKf 27004
#define IPV6_LENGTH_CHECKf 27005
#define IPV6_LINK_LOCAL_DESTINATION_FWDf 27006
#define IPV6_LINK_LOCAL_DESTINATION_SNPf 27007
#define IPV6_LINK_LOCAL_DST_INTf 27008
#define IPV6_LINK_LOCAL_DST_INT_MASKf 27009
#define IPV6_LINK_LOCAL_SOURCE_FWDf 27010
#define IPV6_LINK_LOCAL_SOURCE_SNPf 27011
#define IPV6_LINK_LOCAL_SRC_INTf 27012
#define IPV6_LINK_LOCAL_SRC_INT_MASKf 27013
#define IPV6_LOOPBACK_ADDRESS_FWDf 27014
#define IPV6_LOOPBACK_ADDRESS_SNPf 27015
#define IPV6_LOOPBACK_INTf 27016
#define IPV6_LOOPBACK_INT_MASKf 27017
#define IPV6_LOWER_KEYf 27018
#define IPV6_LOWER_KEY_UNUSEDf 27019
#define IPV6_MC_MACDA_CHECK_ENABLEf 27020
#define IPV6_MC_ROUTER_ADV_PKT_FWD_ACTIONf 27021
#define IPV6_MC_ROUTER_ADV_PKT_TO_CPUf 27022
#define IPV6_MIN_FRAG_SIZE_ENABLEf 27023
#define IPV6_MULTICAST_DESTINATION_FWDf 27024
#define IPV6_MULTICAST_DESTINATION_SNPf 27025
#define IPV6_MULTICAST_SOURCE_FWDf 27026
#define IPV6_MULTICAST_SOURCE_SNPf 27027
#define IPV6_MULTICAST_TERMINATION_ALLOWEDf 27028
#define IPV6_NEXT_HEADER_NULL_FWDf 27029
#define IPV6_NEXT_HEADER_NULL_SNPf 27030
#define IPV6_OVER_MPLS_PARSER_LEAF_CONTEXTf 27031
#define IPV6_OVER_MPLS_PARSER_LEAF_CONTEXT_MASKf 27032
#define IPV6_PKT_LEN_ERRf 27033
#define IPV6_PKT_LEN_ERR_DISINTf 27034
#define IPV6_PREFIXf 27035
#define IPV6_RESERVED_MC_ADDR_MLD_ENABLEf 27036
#define IPV6_RESVf 27037
#define IPV6_RESVD_MC_PKT_DROPf 27038
#define IPV6_RESVD_MC_PKT_FWD_ACTIONf 27039
#define IPV6_RESVD_MC_PKT_TO_CPUf 27040
#define IPV6_ROUTING_HEADER_TYPE_0_DROPf 27041
#define IPV6_RUNT_PKTf 27042
#define IPV6_RUNT_PKT_DISINTf 27043
#define IPV6_SA_ENABLEf 27044
#define IPV6_SA_EQ_DAf 27045
#define IPV6_SA_EQ_DA_DISINTf 27046
#define IPV6_SA_OR_DA_LPBKf 27047
#define IPV6_SA_OR_DA_LPBK_DISINTf 27048
#define IPV6_SA_OR_DA_MATCHf 27049
#define IPV6_SA_OR_DA_MATCH_DISINTf 27050
#define IPV6_SIP_AND_DIP_LINK_LOCAL_DO_NOT_DROPf 27051
#define IPV6_SIP_IS_MC_INTf 27052
#define IPV6_SIP_IS_MC_INT_MASKf 27053
#define IPV6_SIP_LINK_LOCAL_DROPf 27054
#define IPV6_SIP_MASKf 27055
#define IPV6_SITE_LOCAL_DESTINATION_FWDf 27056
#define IPV6_SITE_LOCAL_DESTINATION_SNPf 27057
#define IPV6_SITE_LOCAL_DST_INTf 27058
#define IPV6_SITE_LOCAL_DST_INT_MASKf 27059
#define IPV6_SITE_LOCAL_SOURCE_FWDf 27060
#define IPV6_SITE_LOCAL_SOURCE_SNPf 27061
#define IPV6_SITE_LOCAL_SRC_INTf 27062
#define IPV6_SITE_LOCAL_SRC_INT_MASKf 27063
#define IPV6_SRCDST_FIELD_SELf 27064
#define IPV6_SRC_HASH_ENABLEf 27065
#define IPV6_TCP_UDP_FIELD_BITMAP_Af 27066
#define IPV6_TCP_UDP_FIELD_BITMAP_Bf 27067
#define IPV6_TCP_UDP_HASH_ENABLEf 27068
#define IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af 27069
#define IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf 27070
#define IPV6_TERMINATION_ALLOWEDf 27071
#define IPV6_TOTAL_PACKET_LENGTH_CHECKf 27072
#define IPV6_TO_IPV4_ADDRESS_MAP_ENABLEf 27073
#define IPV6_TO_IPV4_MAP_DIP_VALIDf 27074
#define IPV6_TO_IPV4_MAP_OFFSET_DEFAULTf 27075
#define IPV6_TO_IPV4_MAP_OFFSET_SETf 27076
#define IPV6_TO_IPV4_MAP_SIP_VALIDf 27077
#define IPV6_TTL_EQUALS_ONE_INTf 27078
#define IPV6_TTL_EQUALS_ONE_INT_MASKf 27079
#define IPV6_TTL_EQUALS_ZERO_INTf 27080
#define IPV6_TTL_EQUALS_ZERO_INT_MASKf 27081
#define IPV6_UNSPECIFIED_DESTINATION_FWDf 27082
#define IPV6_UNSPECIFIED_DESTINATION_SNPf 27083
#define IPV6_UNSPECIFIED_DST_INTf 27084
#define IPV6_UNSPECIFIED_DST_INT_MASKf 27085
#define IPV6_UNSPECIFIED_SOURCE_FWDf 27086
#define IPV6_UNSPECIFIED_SOURCE_SNPf 27087
#define IPV6_UNSPECIFIED_SRC_INTf 27088
#define IPV6_UNSPECIFIED_SRC_INT_MASKf 27089
#define IPV6_UNUSEDf 27090
#define IPV6_UNUSED_0f 27091
#define IPV6_UNUSED_1f 27092
#define IPV6_UNUSED_2f 27093
#define IPV6_UNUSED_3f 27094
#define IPV6_UPPER_KEYf 27095
#define IPV6_UPPER_KEY_UNUSEDf 27096
#define IPV6_VERSION_CHECKf 27097
#define IPV6_VERSION_ERROR_FWDf 27098
#define IPV6_VERSION_ERROR_INTf 27099
#define IPV6_VERSION_ERROR_INT_MASKf 27100
#define IPV6_VERSION_ERROR_SNPf 27101
#define IPV6_VLAN_HASH_ENABLEf 27102
#define IP_ADDRf 27103
#define IP_ADDR0f 27104
#define IP_ADDR0_LWRf 27105
#define IP_ADDR0_UPRf 27106
#define IP_ADDR1f 27107
#define IP_ADDR1_LWRf 27108
#define IP_ADDR1_UPRf 27109
#define IP_ADDRESSf 27110
#define IP_ADDRESS_0f 27111
#define IP_ADDRESS_1f 27112
#define IP_ADDRESS_MASKf 27113
#define IP_ADDR_HIf 27114
#define IP_ADDR_Lf 27115
#define IP_ADDR_LOf 27116
#define IP_ADDR_LWR_64f 27117
#define IP_ADDR_L_MASKf 27118
#define IP_ADDR_MASKf 27119
#define IP_ADDR_MASK0f 27120
#define IP_ADDR_MASK0_LWRf 27121
#define IP_ADDR_MASK0_UPRf 27122
#define IP_ADDR_MASK1f 27123
#define IP_ADDR_MASK1_LWRf 27124
#define IP_ADDR_MASK1_UPRf 27125
#define IP_ADDR_Uf 27126
#define IP_ADDR_UNUSEDf 27127
#define IP_ADDR_UPR_64f 27128
#define IP_ADDR_U_MASKf 27129
#define IP_CNT_CONFIGf 27130
#define IP_COMP_MC_INVALID_IP_FWDf 27131
#define IP_COMP_MC_INVALID_IP_SNPf 27132
#define IP_COUNTERS_PARITY_ENf 27133
#define IP_COUNTERS_PAR_ERRf 27134
#define IP_DEFAULT_ETHERNET_VSIf 27135
#define IP_DIP_ENABLEf 27136
#define IP_DROP_MASKf 27137
#define IP_DSCP_ENABLEf 27138
#define IP_DSCP_PROFILEf 27139
#define IP_ECN_ENABLEf 27140
#define IP_FIRST_FRAG_CHECK_ENABLEf 27141
#define IP_ICMP_CODE_ENABLEf 27142
#define IP_ICMP_TYPE_ENABLEf 27143
#define IP_INTF_CREDITSf 27144
#define IP_INTRf 27145
#define IP_IPFIX_INTF_ENABLEf 27146
#define IP_IPV4_MASK_PROFILEf 27147
#define IP_IPV6_LABEL_ENABLEf 27148
#define IP_IPV6_MASK_PROFILEf 27149
#define IP_LENGTHf 27150
#define IP_LENGTH0f 27151
#define IP_LENGTH1f 27152
#define IP_LEN_FAIL_DROPf 27153
#define IP_MPLS_ENTRYf 27154
#define IP_MPLS_ENTRY_SIZEf 27155
#define IP_MULTICAST_TCAM_TMf 27156
#define IP_NEXT_PROTOCOL_ETHER_IPf 27157
#define IP_NEXT_PROTOCOL_GRE_ETHERNETf 27158
#define IP_NEXT_PROTOCOL_OPTION_WITH_GREf 27159
#define IP_OPTION_CONTROL_PROFILE_TABLE_CORRUPT_ENf 27160
#define IP_OPTION_CONTROL_PROFILE_TABLE_PAR_ENf 27161
#define IP_OPTION_CONTROL_PROFILE_TABLE_PMf 27162
#define IP_OPTION_CONTROL_PROFILE_TABLE_TMf 27163
#define IP_OPTION_PROFILE_INDEXf 27164
#define IP_PKT_LENGTHf 27165
#define IP_PORT_1_8_PG0f 27166
#define IP_PORT_1_8_PG1f 27167
#define IP_PORT_1_8_PG2f 27168
#define IP_PORT_1_8_PG3f 27169
#define IP_PORT_1_8_PG4f 27170
#define IP_PORT_1_8_PG5f 27171
#define IP_PORT_1_8_PG6f 27172
#define IP_PORT_1_8_PG7f 27173
#define IP_PORT_9_16_PG0f 27174
#define IP_PORT_9_16_PG1f 27175
#define IP_PORT_9_16_PG2f 27176
#define IP_PORT_9_16_PG3f 27177
#define IP_PORT_9_16_PG4f 27178
#define IP_PORT_9_16_PG5f 27179
#define IP_PORT_9_16_PG6f 27180
#define IP_PORT_9_16_PG7f 27181
#define IP_PROTOf 27182
#define IP_PROTOCOLf 27183
#define IP_PROTOCOL_CUSTOM_1f 27184
#define IP_PROTOCOL_CUSTOM_2f 27185
#define IP_PROTOCOL_ENABLEf 27186
#define IP_PROTOCOL_GREf 27187
#define IP_PROTO_MASKf 27188
#define IP_PROT_OVERLAY_ENf 27189
#define IP_SIP_ENABLEf 27190
#define IP_TCP_DEST_PORT_ENABLEf 27191
#define IP_TCP_SRC_PORT_ENABLEf 27192
#define IP_TOS_MARKING_DSCPf 27193
#define IP_TOS_MARKING_EXPf 27194
#define IP_TRANSACTION_COUNTERf 27195
#define IP_TTL_TOS_PROFILEf 27196
#define IP_TUNNEL_ACTION_DROPf 27197
#define IP_TUNNEL_ACTION_ENC_MODEf 27198
#define IP_TUNNEL_ACTION_IPV4_DSTf 27199
#define IP_TUNNEL_ACTION_IPV4_SRC_INDEXf 27200
#define IP_TUNNEL_ACTION_IPV4_TOS_INDEXf 27201
#define IP_TUNNEL_ACTION_IPV4_TTL_INDEXf 27202
#define IP_TUNNEL_ACTION_NEXT_OUTLIFf 27203
#define IP_TUNNEL_ACTION_OAM_LIF_SETf 27204
#define IP_TUNNEL_ACTION_VSI_LSBf 27205
#define IP_TUNNEL_ID_ENABLEf 27206
#define IP_TUNNEL_INTRf 27207
#define IP_TUNNEL_TMf 27208
#define IP_TUNNEL_WWf 27209
#define IP_TYPEf 27210
#define IP_TYPE_MASKf 27211
#define IP_VERSIONf 27212
#define IP_VLAN_XLATEf 27213
#define IP_VLAN_XLATE_SIZEf 27214
#define IQCINITf 27215
#define IQC_CNT_BY_GTf 27216
#define IQC_INITf 27217
#define IQC_PRG_CNT_BY_GTf 27218
#define IQMINITf 27219
#define IQMINTMASKf 27220
#define IQMINTREGf 27221
#define IQMRESETf 27222
#define IQMVSQFCSTATUSSELf 27223
#define IQM_A_DO_NOT_COUNT_OFFSETf 27224
#define IQM_A_GROUP_SIZEf 27225
#define IQM_A_INVLD_AD_ACCf 27226
#define IQM_A_INVLD_AD_ACC_MASKf 27227
#define IQM_A_OFFSET_WAS_FILTf 27228
#define IQM_A_OFFSET_WAS_FILT_MASKf 27229
#define IQM_A_ONE_ENTRY_CNT_CMDf 27230
#define IQM_B_DO_NOT_COUNT_OFFSETf 27231
#define IQM_B_GROUP_SIZEf 27232
#define IQM_B_INVLD_AD_ACCf 27233
#define IQM_B_INVLD_AD_ACC_MASKf 27234
#define IQM_B_OFFSET_WAS_FILTf 27235
#define IQM_B_OFFSET_WAS_FILT_MASKf 27236
#define IQM_B_ONE_ENTRY_CNT_CMDf 27237
#define IQM_CREDITSf 27238
#define IQM_CREDITS_OVFf 27239
#define IQM_C_DO_NOT_COUNT_OFFSETf 27240
#define IQM_C_GROUP_SIZEf 27241
#define IQM_C_INVLD_AD_ACCf 27242
#define IQM_C_INVLD_AD_ACC_MASKf 27243
#define IQM_C_OFFSET_WAS_FILTf 27244
#define IQM_C_OFFSET_WAS_FILT_MASKf 27245
#define IQM_C_ONE_ENTRY_CNT_CMDf 27246
#define IQM_DATA_READY_CLKSf 27247
#define IQM_DATA_READY_CLKS_OVFf 27248
#define IQM_DPf 27249
#define IQM_D_DO_NOT_COUNT_OFFSETf 27250
#define IQM_D_GROUP_SIZEf 27251
#define IQM_D_INVLD_AD_ACCf 27252
#define IQM_D_INVLD_AD_ACC_MASKf 27253
#define IQM_D_OFFSET_WAS_FILTf 27254
#define IQM_D_OFFSET_WAS_FILT_MASKf 27255
#define IQM_D_ONE_ENTRY_CNT_CMDf 27256
#define IQM_INITf 27257
#define IQM_RESETf 27258
#define IQM_VSQ_GRPS_ABCD_FC_STATUSf 27259
#define IQM_VSQ_GRPS_ABCD_FC_STATUS_SELf 27260
#define IQM_VSQ_LLFC_STATUSf 27261
#define IQM_VSQ_PFC_STATUSf 27262
#define IQM_VSQ_PFC_STATUS_SELf 27263
#define IQSM_CORRECTED_ERRORf 27264
#define IQSM_CORRECTED_ERROR_DISINTf 27265
#define IQSM_DISABLE_ECCf 27266
#define IQSM_ECC_CORRUPTf 27267
#define IQSM_ECC_ERROR_ADDRESSf 27268
#define IQSM_TMf 27269
#define IQSM_UNCORRECTABLE_ERRORf 27270
#define IQSM_UNCORRECTABLE_ERROR_DISINTf 27271
#define IQ_BUSf 27272
#define IRf 27273
#define IRDBBITERRORf 27274
#define IRDBBITERRORMASKf 27275
#define IRDB_ECC__N_B_ERR_MASKf 27276
#define IRDB_INITIATE_ECC_N_B_ERRf 27277
#define IRDB_INITIATE_PAR_ERRf 27278
#define IRDB_PARITY_ERR_MASKf 27279
#define IRDPRESETf 27280
#define IRDP_RESETf 27281
#define IRDROP_CNTf 27282
#define IRDROP_ENf 27283
#define IREINITf 27284
#define IREINTMASKf 27285
#define IREINTREGf 27286
#define IREREADYCLKSf 27287
#define IREREADYCLKSOVFf 27288
#define IRE_CPU_PRIORITYf 27289
#define IRE_DESC_CELL_CNTf 27290
#define IRE_DESC_CELL_CNTOf 27291
#define IRE_INITf 27292
#define IRE_READY_CLKSf 27293
#define IRE_READY_CLKS_OVFf 27294
#define IRE_SHAPER_CNTf 27295
#define IRE_SHAPER_CNT_OVFf 27296
#define IRE_TDM_MASK_MODEf 27297
#define IRE_TDM_PRIORITYf 27298
#define IRHOL_DISINTf 27299
#define IRHOL_SELf 27300
#define IRH_31_0f 27301
#define IRH_63_32f 27302
#define IRH_95_64f 27303
#define IRH_99_96f 27304
#define IROSC_0_SELf 27305
#define IROSC_1_SELf 27306
#define IROSC_ENf 27307
#define IROSC_SELf 27308
#define IRPEf 27309
#define IRPP_A_DO_NOT_COUNT_OFFSETf 27310
#define IRPP_A_GROUP_SIZEf 27311
#define IRPP_A_INVLD_AD_ACCf 27312
#define IRPP_A_INVLD_AD_ACC_MASKf 27313
#define IRPP_A_OFFSET_WAS_FILTf 27314
#define IRPP_A_OFFSET_WAS_FILT_MASKf 27315
#define IRPP_A_ONE_ENTRY_CNT_CMDf 27316
#define IRPP_B_DO_NOT_COUNT_OFFSETf 27317
#define IRPP_B_GROUP_SIZEf 27318
#define IRPP_B_INVLD_AD_ACCf 27319
#define IRPP_B_INVLD_AD_ACC_MASKf 27320
#define IRPP_B_OFFSET_WAS_FILTf 27321
#define IRPP_B_OFFSET_WAS_FILT_MASKf 27322
#define IRPP_B_ONE_ENTRY_CNT_CMDf 27323
#define IRPSE_DISINTf 27324
#define IRPSE_SELf 27325
#define IRQ_CLRf 27326
#define IRQ_ENf 27327
#define IRQ_EN_Gf 27328
#define IRQ_LAT0f 27329
#define IRQ_LAT1f 27330
#define IRQ_LEGACYf 27331
#define IRQ_OPENf 27332
#define IRQ_SECf 27333
#define IRQ_SETf 27334
#define IRQ_STATUSf 27335
#define IRR2ENQDPMAP0f 27336
#define IRR2ENQDPMAP1f 27337
#define IRR2ENQDPMAP2f 27338
#define IRR2ENQDPMAP3f 27339
#define IRRB_BUFFER_FULLf 27340
#define IRRINITf 27341
#define IRRINTMASKf 27342
#define IRRINTREGf 27343
#define IRR_CREDITSf 27344
#define IRR_CREDITS_OVFf 27345
#define IRR_INITf 27346
#define IRSEL1f 27347
#define IRSEL1_BUS_PARITY_ENf 27348
#define IRSEL1_BUS_PARITY_FORCE_ERRORf 27349
#define IRSEL1_BYPASS_ENABLEf 27350
#define IRSEL1_PCGf 27351
#define IRSEL1_PSGf 27352
#define IRSEL1_STAGE_BYPASS_ENABLEf 27353
#define IRSEL1_TD_B0f 27354
#define IRSEL2f 27355
#define IRSEL2_BUS_PARITY_ENf 27356
#define IRSEL2_BUS_PARITY_FORCE_ERRORf 27357
#define IRSEL2_BYPASS_ENABLEf 27358
#define IRSEL2_EGR_MASK_MODBASE_PAR_ERRf 27359
#define IRSEL2_ICONTROL_OPCODE_BITMAP_PAR_ERRf 27360
#define IRSEL2_IFP_REDIRECTION_PROFILE_PAR_ERRf 27361
#define IRSEL2_ING_L3_NEXT_HOP_PAR_ERRf 27362
#define IRSEL2_L2MC_PAR_ERRf 27363
#define IRSEL2_L3_ECMP_GROUP_PAR_ERRf 27364
#define IRSEL2_L3_ECMP_PAR_ERRf 27365
#define IRSEL2_L3_IPMC_2_PAR_ERRf 27366
#define IRSEL2_L3_IPMC_PAR_ERRf 27367
#define IRSEL2_L3_IPMC_REMAP_PAR_ERRf 27368
#define IRSEL2_NEXTHOP_PARITY_ERRf 27369
#define IRSEL2_PCGf 27370
#define IRSEL2_PSGf 27371
#define IRSEL2_TRUNK_GROUP_PAR_ERRf 27372
#define IR_REV_EXP_2f 27373
#define ISA_AGE_CYCLE_ON_SYNCf 27374
#define ISA_AGE_STATUSf 27375
#define ISA_AND_MASKf 27376
#define ISA_AUXILIARY_CAM_ENABLEf 27377
#define ISA_AUXILIARY_CAM_THRESHOLDf 27378
#define ISA_CAM_ENTRIES_COUNTERf 27379
#define ISA_DECRYPTION_ENCRYPTION_ENABLEf 27380
#define ISA_DIAGNOSTICS_ACCESSED_MODEf 27381
#define ISA_DIAGNOSTICS_INDEXf 27382
#define ISA_DIAGNOSTICS_KEYf 27383
#define ISA_DIAGNOSTICS_LOOKUPf 27384
#define ISA_DIAGNOSTICS_READf 27385
#define ISA_ENTRIES_COUNTERf 27386
#define ISA_ENTRY_ACCESSEDf 27387
#define ISA_ENTRY_FOUNDf 27388
#define ISA_ENTRY_KEYf 27389
#define ISA_ENTRY_PAYLOADf 27390
#define ISA_ENTRY_VALIDf 27391
#define ISA_ERROR_CAM_TABLE_FULLf 27392
#define ISA_ERROR_CAM_TABLE_FULL_COUNTERf 27393
#define ISA_ERROR_CAM_TABLE_FULL_COUNTER_OVERFLOWf 27394
#define ISA_ERROR_CAM_TABLE_FULL_MASKf 27395
#define ISA_ERROR_DELETE_UNKNOWN_KEYf 27396
#define ISA_ERROR_DELETE_UNKNOWN_KEY_COUNTERf 27397
#define ISA_ERROR_DELETE_UNKNOWN_KEY_COUNTER_OVERFLOWf 27398
#define ISA_ERROR_DELETE_UNKNOWN_KEY_MASKf 27399
#define ISA_ERROR_REACHED_MAX_ENTRY_LIMITf 27400
#define ISA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERf 27401
#define ISA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_OVERFLOWf 27402
#define ISA_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf 27403
#define ISA_ERROR_TABLE_COHERENCYf 27404
#define ISA_ERROR_TABLE_COHERENCY_COUNTERf 27405
#define ISA_ERROR_TABLE_COHERENCY_COUNTER_OVERFLOWf 27406
#define ISA_ERROR_TABLE_COHERENCY_MASKf 27407
#define ISA_INTERRUPT_ONEf 27408
#define ISA_INTERRUPT_ONE_MASKf 27409
#define ISA_INTERRUPT_REGISTER_ONE_TESTf 27410
#define ISA_KEYf 27411
#define ISA_KEYT_H_0_INITIATE_PAR_ERRf 27412
#define ISA_KEYT_H_0_PARITY_ERR_MASKf 27413
#define ISA_KEYT_H_1_INITIATE_PAR_ERRf 27414
#define ISA_KEYT_H_1_PARITY_ERR_MASKf 27415
#define ISA_KEYT_H_2_INITIATE_PAR_ERRf 27416
#define ISA_KEYT_H_2_PARITY_ERR_MASKf 27417
#define ISA_KEYT_H_3_INITIATE_PAR_ERRf 27418
#define ISA_KEYT_H_3_PARITY_ERR_MASKf 27419
#define ISA_KEYT_H_4_INITIATE_PAR_ERRf 27420
#define ISA_KEYT_H_4_PARITY_ERR_MASKf 27421
#define ISA_KEYT_H_5_INITIATE_PAR_ERRf 27422
#define ISA_KEYT_H_5_PARITY_ERR_MASKf 27423
#define ISA_KEYT_H_6_INITIATE_PAR_ERRf 27424
#define ISA_KEYT_H_6_PARITY_ERR_MASKf 27425
#define ISA_KEYT_H_7_INITIATE_PAR_ERRf 27426
#define ISA_KEYT_H_7_PARITY_ERR_MASKf 27427
#define ISA_KEYT_RESET_DONEf 27428
#define ISA_KEY_CALCULATOR_MODEf 27429
#define ISA_KEY_INITIAL_FROM_VTf 27430
#define ISA_KEY_TABLE_ENTRY_LIMITf 27431
#define ISA_KEY_VALIDSf 27432
#define ISA_LAST_LOOKUP_KEYf 27433
#define ISA_LAST_LOOKUP_RESULTf 27434
#define ISA_LAST_LOOKUP_RESULT_FOUNDf 27435
#define ISA_LOOKUP_ARBITER_LOOKUP_COUNTERf 27436
#define ISA_LOOKUP_ARBITER_LOOKUP_COUNTER_OVERFLOWf 27437
#define ISA_LOOKUP_ENABLEf 27438
#define ISA_LOOKUP_FOUNDf 27439
#define ISA_LOOKUP_FOUND_MASKf 27440
#define ISA_MANAGEMENT_COMPLETEDf 27441
#define ISA_MANAGEMENT_COMPLETED_MASKf 27442
#define ISA_MANAGEMENT_MEMORY_H_0_INITIATE_PAR_ERRf 27443
#define ISA_MANAGEMENT_MEMORY_H_0_PARITY_ERR_MASKf 27444
#define ISA_MANAGEMENT_MEMORY_H_1_INITIATE_PAR_ERRf 27445
#define ISA_MANAGEMENT_MEMORY_H_1_PARITY_ERR_MASKf 27446
#define ISA_MANAGEMENT_MEMORY_H_2_INITIATE_PAR_ERRf 27447
#define ISA_MANAGEMENT_MEMORY_H_2_PARITY_ERR_MASKf 27448
#define ISA_MANAGEMENT_MEMORY_H_3_INITIATE_PAR_ERRf 27449
#define ISA_MANAGEMENT_MEMORY_H_3_PARITY_ERR_MASKf 27450
#define ISA_MANAGEMENT_MEMORY_H_4_INITIATE_PAR_ERRf 27451
#define ISA_MANAGEMENT_MEMORY_H_4_PARITY_ERR_MASKf 27452
#define ISA_MANAGEMENT_MEMORY_H_5_INITIATE_PAR_ERRf 27453
#define ISA_MANAGEMENT_MEMORY_H_5_PARITY_ERR_MASKf 27454
#define ISA_MANAGEMENT_MEMORY_H_6_INITIATE_PAR_ERRf 27455
#define ISA_MANAGEMENT_MEMORY_H_6_PARITY_ERR_MASKf 27456
#define ISA_MANAGEMENT_MEMORY_H_7_INITIATE_PAR_ERRf 27457
#define ISA_MANAGEMENT_MEMORY_H_7_PARITY_ERR_MASKf 27458
#define ISA_MANAGEMENT_UNIT_FAILURE_VALIDf 27459
#define ISA_MANAGEMENT_UNIT_FAILURE_VALID_MASKf 27460
#define ISA_MM_READ_LINEf 27461
#define ISA_MM_WRITE_LINEf 27462
#define ISA_MM_WRITE_VALIDf 27463
#define ISA_MNGMNT_UNIT_ACTIVEf 27464
#define ISA_MNGMNT_UNIT_ENABLEf 27465
#define ISA_MNGMNT_UNIT_FAILURE_KEYf 27466
#define ISA_MNGMNT_UNIT_FAILURE_REASONf 27467
#define ISA_MNGMNT_UNIT_FAILURE_VALIDf 27468
#define ISA_OR_MASKf 27469
#define ISA_PAYLOADf 27470
#define ISA_PLDT_AUX_INITIATE_PAR_ERRf 27471
#define ISA_PLDT_AUX_PARITY_ERR_MASKf 27472
#define ISA_PLDT_H_0_INITIATE_PAR_ERRf 27473
#define ISA_PLDT_H_0_PARITY_ERR_MASKf 27474
#define ISA_PLDT_H_1_INITIATE_PAR_ERRf 27475
#define ISA_PLDT_H_1_PARITY_ERR_MASKf 27476
#define ISA_PLDT_H_2_INITIATE_PAR_ERRf 27477
#define ISA_PLDT_H_2_PARITY_ERR_MASKf 27478
#define ISA_PLDT_H_3_INITIATE_PAR_ERRf 27479
#define ISA_PLDT_H_3_PARITY_ERR_MASKf 27480
#define ISA_PLDT_H_4_INITIATE_PAR_ERRf 27481
#define ISA_PLDT_H_4_PARITY_ERR_MASKf 27482
#define ISA_PLDT_H_5_INITIATE_PAR_ERRf 27483
#define ISA_PLDT_H_5_PARITY_ERR_MASKf 27484
#define ISA_PLDT_H_6_INITIATE_PAR_ERRf 27485
#define ISA_PLDT_H_6_PARITY_ERR_MASKf 27486
#define ISA_PLDT_H_7_INITIATE_PAR_ERRf 27487
#define ISA_PLDT_H_7_PARITY_ERR_MASKf 27488
#define ISA_REFRESHED_BY_DSPf 27489
#define ISA_REQUESTS_COUNTERf 27490
#define ISA_REQUESTS_COUNTER_OVERFLOWf 27491
#define ISA_RESERVED_LOWf 27492
#define ISA_SELFf 27493
#define ISA_SOURCE_STEPf 27494
#define ISA_STAMPf 27495
#define ISA_STEP_TABLE_ECC_1B_ERR_MASKf 27496
#define ISA_STEP_TABLE_ECC_2B_ERR_MASKf 27497
#define ISA_STEP_TABLE_INITIATE_ECC_1B_ERRf 27498
#define ISA_STEP_TABLE_INITIATE_ECC_2B_ERRf 27499
#define ISA_TABLE_OFFSETf 27500
#define ISA_TYPEf 27501
#define ISA_WARNING_INSERTED_EXISTINGf 27502
#define ISA_WARNING_INSERTED_EXISTING_COUNTERf 27503
#define ISA_WARNING_INSERTED_EXISTING_COUNTER_OVERFLOWf 27504
#define ISA_WARNING_INSERTED_EXISTING_MASKf 27505
#define ISB_AGE_CYCLE_ON_SYNCf 27506
#define ISB_AGE_STATUSf 27507
#define ISB_AND_MASKf 27508
#define ISB_AUXILIARY_CAM_ENABLEf 27509
#define ISB_AUXILIARY_CAM_THRESHOLDf 27510
#define ISB_CAM_ENTRIES_COUNTERf 27511
#define ISB_DECRYPTION_ENCRYPTION_ENABLEf 27512
#define ISB_DIAGNOSTICS_ACCESSED_MODEf 27513
#define ISB_DIAGNOSTICS_INDEXf 27514
#define ISB_DIAGNOSTICS_KEYf 27515
#define ISB_DIAGNOSTICS_LOOKUPf 27516
#define ISB_DIAGNOSTICS_READf 27517
#define ISB_ENTRIES_COUNTERf 27518
#define ISB_ENTRY_ACCESSEDf 27519
#define ISB_ENTRY_FOUNDf 27520
#define ISB_ENTRY_KEYf 27521
#define ISB_ENTRY_PAYLOADf 27522
#define ISB_ENTRY_VALIDf 27523
#define ISB_ERROR_CAM_TABLE_FULLf 27524
#define ISB_ERROR_CAM_TABLE_FULL_COUNTERf 27525
#define ISB_ERROR_CAM_TABLE_FULL_COUNTER_OVERFLOWf 27526
#define ISB_ERROR_CAM_TABLE_FULL_MASKf 27527
#define ISB_ERROR_DELETE_UNKNOWN_KEYf 27528
#define ISB_ERROR_DELETE_UNKNOWN_KEY_COUNTERf 27529
#define ISB_ERROR_DELETE_UNKNOWN_KEY_COUNTER_OVERFLOWf 27530
#define ISB_ERROR_DELETE_UNKNOWN_KEY_MASKf 27531
#define ISB_ERROR_REACHED_MAX_ENTRY_LIMITf 27532
#define ISB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERf 27533
#define ISB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_OVERFLOWf 27534
#define ISB_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf 27535
#define ISB_ERROR_TABLE_COHERENCYf 27536
#define ISB_ERROR_TABLE_COHERENCY_COUNTERf 27537
#define ISB_ERROR_TABLE_COHERENCY_COUNTER_OVERFLOWf 27538
#define ISB_ERROR_TABLE_COHERENCY_MASKf 27539
#define ISB_INTERRUPT_ONEf 27540
#define ISB_INTERRUPT_ONE_MASKf 27541
#define ISB_INTERRUPT_REGISTER_ONE_TESTf 27542
#define ISB_KEYf 27543
#define ISB_KEYT_H_0_INITIATE_PAR_ERRf 27544
#define ISB_KEYT_H_0_PARITY_ERR_MASKf 27545
#define ISB_KEYT_H_1_INITIATE_PAR_ERRf 27546
#define ISB_KEYT_H_1_PARITY_ERR_MASKf 27547
#define ISB_KEYT_H_2_INITIATE_PAR_ERRf 27548
#define ISB_KEYT_H_2_PARITY_ERR_MASKf 27549
#define ISB_KEYT_H_3_INITIATE_PAR_ERRf 27550
#define ISB_KEYT_H_3_PARITY_ERR_MASKf 27551
#define ISB_KEYT_H_4_INITIATE_PAR_ERRf 27552
#define ISB_KEYT_H_4_PARITY_ERR_MASKf 27553
#define ISB_KEYT_H_5_INITIATE_PAR_ERRf 27554
#define ISB_KEYT_H_5_PARITY_ERR_MASKf 27555
#define ISB_KEYT_H_6_INITIATE_PAR_ERRf 27556
#define ISB_KEYT_H_6_PARITY_ERR_MASKf 27557
#define ISB_KEYT_H_7_INITIATE_PAR_ERRf 27558
#define ISB_KEYT_H_7_PARITY_ERR_MASKf 27559
#define ISB_KEYT_RESET_DONEf 27560
#define ISB_KEY_CALCULATOR_MODEf 27561
#define ISB_KEY_INITIAL_FROM_VTf 27562
#define ISB_KEY_TABLE_ENTRY_LIMITf 27563
#define ISB_KEY_VALIDSf 27564
#define ISB_LAST_LOOKUP_KEYf 27565
#define ISB_LAST_LOOKUP_RESULTf 27566
#define ISB_LAST_LOOKUP_RESULT_FOUNDf 27567
#define ISB_LOOKUP_ARBITER_LOOKUP_COUNTERf 27568
#define ISB_LOOKUP_ARBITER_LOOKUP_COUNTER_OVERFLOWf 27569
#define ISB_LOOKUP_ENABLEf 27570
#define ISB_LOOKUP_FOUNDf 27571
#define ISB_LOOKUP_FOUND_MASKf 27572
#define ISB_MANAGEMENT_COMPLETEDf 27573
#define ISB_MANAGEMENT_COMPLETED_MASKf 27574
#define ISB_MANAGEMENT_MEMORY_H_0_INITIATE_PAR_ERRf 27575
#define ISB_MANAGEMENT_MEMORY_H_0_PARITY_ERR_MASKf 27576
#define ISB_MANAGEMENT_MEMORY_H_1_INITIATE_PAR_ERRf 27577
#define ISB_MANAGEMENT_MEMORY_H_1_PARITY_ERR_MASKf 27578
#define ISB_MANAGEMENT_MEMORY_H_2_INITIATE_PAR_ERRf 27579
#define ISB_MANAGEMENT_MEMORY_H_2_PARITY_ERR_MASKf 27580
#define ISB_MANAGEMENT_MEMORY_H_3_INITIATE_PAR_ERRf 27581
#define ISB_MANAGEMENT_MEMORY_H_3_PARITY_ERR_MASKf 27582
#define ISB_MANAGEMENT_MEMORY_H_4_INITIATE_PAR_ERRf 27583
#define ISB_MANAGEMENT_MEMORY_H_4_PARITY_ERR_MASKf 27584
#define ISB_MANAGEMENT_MEMORY_H_5_INITIATE_PAR_ERRf 27585
#define ISB_MANAGEMENT_MEMORY_H_5_PARITY_ERR_MASKf 27586
#define ISB_MANAGEMENT_MEMORY_H_6_INITIATE_PAR_ERRf 27587
#define ISB_MANAGEMENT_MEMORY_H_6_PARITY_ERR_MASKf 27588
#define ISB_MANAGEMENT_MEMORY_H_7_INITIATE_PAR_ERRf 27589
#define ISB_MANAGEMENT_MEMORY_H_7_PARITY_ERR_MASKf 27590
#define ISB_MANAGEMENT_UNIT_FAILURE_VALIDf 27591
#define ISB_MANAGEMENT_UNIT_FAILURE_VALID_MASKf 27592
#define ISB_MM_READ_LINEf 27593
#define ISB_MM_WRITE_LINEf 27594
#define ISB_MM_WRITE_VALIDf 27595
#define ISB_MNGMNT_UNIT_ACTIVEf 27596
#define ISB_MNGMNT_UNIT_ENABLEf 27597
#define ISB_MNGMNT_UNIT_FAILURE_KEYf 27598
#define ISB_MNGMNT_UNIT_FAILURE_REASONf 27599
#define ISB_MNGMNT_UNIT_FAILURE_VALIDf 27600
#define ISB_OR_MASKf 27601
#define ISB_PAYLOADf 27602
#define ISB_PLDT_AUX_INITIATE_PAR_ERRf 27603
#define ISB_PLDT_AUX_PARITY_ERR_MASKf 27604
#define ISB_PLDT_H_0_INITIATE_PAR_ERRf 27605
#define ISB_PLDT_H_0_PARITY_ERR_MASKf 27606
#define ISB_PLDT_H_1_INITIATE_PAR_ERRf 27607
#define ISB_PLDT_H_1_PARITY_ERR_MASKf 27608
#define ISB_PLDT_H_2_INITIATE_PAR_ERRf 27609
#define ISB_PLDT_H_2_PARITY_ERR_MASKf 27610
#define ISB_PLDT_H_3_INITIATE_PAR_ERRf 27611
#define ISB_PLDT_H_3_PARITY_ERR_MASKf 27612
#define ISB_PLDT_H_4_INITIATE_PAR_ERRf 27613
#define ISB_PLDT_H_4_PARITY_ERR_MASKf 27614
#define ISB_PLDT_H_5_INITIATE_PAR_ERRf 27615
#define ISB_PLDT_H_5_PARITY_ERR_MASKf 27616
#define ISB_PLDT_H_6_INITIATE_PAR_ERRf 27617
#define ISB_PLDT_H_6_PARITY_ERR_MASKf 27618
#define ISB_PLDT_H_7_INITIATE_PAR_ERRf 27619
#define ISB_PLDT_H_7_PARITY_ERR_MASKf 27620
#define ISB_REFRESHED_BY_DSPf 27621
#define ISB_REQUESTS_COUNTERf 27622
#define ISB_REQUESTS_COUNTER_OVERFLOWf 27623
#define ISB_RESERVED_LOWf 27624
#define ISB_SELFf 27625
#define ISB_SOURCE_STEPf 27626
#define ISB_STAMPf 27627
#define ISB_STEP_TABLE_ECC_1B_ERR_MASKf 27628
#define ISB_STEP_TABLE_ECC_2B_ERR_MASKf 27629
#define ISB_STEP_TABLE_INITIATE_ECC_1B_ERRf 27630
#define ISB_STEP_TABLE_INITIATE_ECC_2B_ERRf 27631
#define ISB_TABLE_OFFSETf 27632
#define ISB_TYPEf 27633
#define ISB_WARNING_INSERTED_EXISTINGf 27634
#define ISB_WARNING_INSERTED_EXISTING_COUNTERf 27635
#define ISB_WARNING_INSERTED_EXISTING_COUNTER_OVERFLOWf 27636
#define ISB_WARNING_INSERTED_EXISTING_MASKf 27637
#define ISCRDTFCRESETf 27638
#define ISCRDTFCSETf 27639
#define ISC_HG_STATS_TMf 27640
#define ISC_IP_STATS_MEM0_TMf 27641
#define ISC_IP_STATS_MEM1_TMf 27642
#define ISC_STATS_0_TMf 27643
#define ISC_STATS_1_TMf 27644
#define ISC_STATS_2_TMf 27645
#define ISDEPTHf 27646
#define ISDYNAMICf 27647
#define ISEMAGESTATUSf 27648
#define ISEMCAMENTRIESCOUNTERf 27649
#define ISEMDEFRAGENABLEf 27650
#define ISEMDEFRAGMODEf 27651
#define ISEMDEFRAGPERIODf 27652
#define ISEMDIAGNOSTICSINDEXf 27653
#define ISEMDIAGNOSTICSKEYf 27654
#define ISEMDIAGNOSTICSLOOKUPf 27655
#define ISEMDIAGNOSTICSREADf 27656
#define ISEMDIAGNOSTICSREADAGEf 27657
#define ISEMENTRIESCOUNTERf 27658
#define ISEMENTRYAGESTATf 27659
#define ISEMENTRYFOUNDf 27660
#define ISEMENTRYKEYf 27661
#define ISEMENTRYPAYLOADf 27662
#define ISEMENTRYVALIDf 27663
#define ISEMERRORCAMTABLEFULLf 27664
#define ISEMERRORCAMTABLEFULLCOUNTERf 27665
#define ISEMERRORCAMTABLEFULLCOUNTEROVERFLOWf 27666
#define ISEMERRORCAMTABLEFULLMASKf 27667
#define ISEMERRORDELETEUNKNOWNKEYf 27668
#define ISEMERRORDELETEUNKNOWNKEYCOUNTERf 27669
#define ISEMERRORDELETEUNKNOWNKEYCOUNTEROVERFLOWf 27670
#define ISEMERRORDELETEUNKNOWNKEYMASKf 27671
#define ISEMERRORREACHEDMAXENTRYLIMITf 27672
#define ISEMERRORREACHEDMAXENTRYLIMITCOUNTERf 27673
#define ISEMERRORREACHEDMAXENTRYLIMITCOUNTEROVERFLOWf 27674
#define ISEMERRORREACHEDMAXENTRYLIMITMASKf 27675
#define ISEMERRORTABLECOHERENCYf 27676
#define ISEMERRORTABLECOHERENCYMASKf 27677
#define ISEMINTERRUPTf 27678
#define ISEMINTERRUPTMASKf 27679
#define ISEMKEYf 27680
#define ISEMKEYTABLEENTRYLIMITf 27681
#define ISEMKEYTRESETDONEf 27682
#define ISEMLOOKUPARBITERCOUNTERf 27683
#define ISEMLOOKUPARBITERCOUNTEROVERFLOWf 27684
#define ISEMMANAGEMENTCOMPLETEDf 27685
#define ISEMMANAGEMENTCOMPLETEDMASKf 27686
#define ISEMMANAGEMENTUNITFAILUREVALIDf 27687
#define ISEMMANAGEMENTUNITFAILUREVALIDMASKf 27688
#define ISEMMNGMNTUNITACTIVEf 27689
#define ISEMMNGMNTUNITENABLEf 27690
#define ISEMMNGMNTUNITFAILUREKEYf 27691
#define ISEMMNGMNTUNITFAILUREREASONf 27692
#define ISEMMNGMNTUNITFAILUREVALIDf 27693
#define ISEMPAYLOADf 27694
#define ISEMREFRESHEDBYDSPf 27695
#define ISEMREQUESTSCOUNTERf 27696
#define ISEMREQUESTSCOUNTEROVERFLOWf 27697
#define ISEMSELFf 27698
#define ISEMSTAMPf 27699
#define ISEMTYPEf 27700
#define ISEMWARNINGINSERTEDEXISTINGf 27701
#define ISEMWARNINGINSERTEDEXISTINGCOUNTERf 27702
#define ISEMWARNINGINSERTEDEXISTINGCOUNTEROVERFLOWf 27703
#define ISEMWARNINGINSERTEDEXISTINGMASKf 27704
#define ISFMEMORYECCERRORMASK_N_MASKf 27705
#define ISFMEMORYECCERROR_Nf 27706
#define ISFREEPCBMEMORYECCERRORMASK_N_MASKf 27707
#define ISFREEPCBMEMORYECCERROR_Nf 27708
#define ISF_DEQ_FC_THRESHOLD_Hf 27709
#define ISF_DEQ_FC_THRESHOLD_Lf 27710
#define ISF_MEMORY_ECC__N_B_ERR_MASKf 27711
#define ISF_MEMORY_INITIATE_ECC_N_B_ERRf 27712
#define ISF_MEMORY_INITIATE_PAR_ERRf 27713
#define ISF_MEMORY_PARITY_ERR_MASKf 27714
#define ISF_WATERMARK_MINf 27715
#define ISIDf 27716
#define ISIDDOMAINf 27717
#define ISID_TABLE_INITIATE_PAR_ERRf 27718
#define ISID_TABLE_PARITY_ERR_MASKf 27719
#define ISIZEf 27720
#define ISKEYf 27721
#define ISLINKLAYERFIDf 27722
#define ISM_TO_EP_ARB_SLOT_REQ_DISABLEf 27723
#define ISM_TO_IP_ARB_SLOT_REQ_DISABLEf 27724
#define ISOCHRONOUS_SCHEDULING_THRESHOLDf 27725
#define ISOUTLIFf 27726
#define ISO_IN_DONEf 27727
#define ISO_IN_PIDf 27728
#define ISO_OUT_PIDf 27729
#define ISPCBLINKTABLEECCERRORMASK_N_MASKf 27730
#define ISPCBLINKTABLEECCERROR_Nf 27731
#define ISPCMEMORYECCERRORMASK_N_MASKf 27732
#define ISPCMEMORYECCERROR_Nf 27733
#define ISPCPf 27734
#define ISPDUPERRMASKf 27735
#define ISPDUPERRRJCTf 27736
#define ISPPKTCNTf 27737
#define ISPPKTCNTOVFf 27738
#define ISPQNUMHIGHf 27739
#define ISPQNUMLOWf 27740
#define ISP_CD_SCND_CP_ENf 27741
#define ISP_DUP_ERR_MASKf 27742
#define ISP_DUP_ERR_RJCTf 27743
#define ISP_PKT_CNTf 27744
#define ISP_PKT_CNT_OVFf 27745
#define ISP_QNUM_HIGHf 27746
#define ISP_QNUM_LOWf 27747
#define ISSMAXCRRATEf 27748
#define ISS_MAX_CR_RATEf 27749
#define ISTRUNKf 27750
#define ISTRUNK0f 27751
#define ISTRUNK1f 27752
#define ISW1f 27753
#define ISW1_BUS_PARITY_ENf 27754
#define ISW1_BUS_PARITY_FORCE_ERRORf 27755
#define ISW1_PCGf 27756
#define ISW1_PSGf 27757
#define ISW2f 27758
#define ISW2_EGR_MASK_PARITY_ERRf 27759
#define ISW2_MODPORT_MAP_EM_PARITY_ERRf 27760
#define ISW2_MODPORT_MAP_IM_PARITY_ERRf 27761
#define ISW2_MODPORT_MAP_SW_PARITY_ERRf 27762
#define ISW2_SRC_MODID_BLOCK_PARITY_ERRf 27763
#define ISW2_TD_B0f 27764
#define IS_ADf 27765
#define IS_CRDT_FC_RESETf 27766
#define IS_CRDT_FC_SETf 27767
#define IS_CSf 27768
#define IS_DEPTHf 27769
#define IS_DIRECTf 27770
#define IS_FREE_PCB_MEMORY_ECC__N_B_ERR_MASKf 27771
#define IS_FREE_PCB_MEMORY_INITIATE_ECC_N_B_ERRf 27772
#define IS_FREE_PCB_MEMORY_INITIATE_PAR_ERRf 27773
#define IS_FREE_PCB_MEMORY_PARITY_ERR_MASKf 27774
#define IS_HEADERf 27775
#define IS_HSP_PORT_IN_XPIPEf 27776
#define IS_HSP_PORT_IN_YPIPEf 27777
#define IS_IPV4f 27778
#define IS_LEARN_LIFf 27779
#define IS_MC_REP_FIFO_0_WATERMARKf 27780
#define IS_MC_REP_FIFO_1_WATERMARKf 27781
#define IS_MC_REP_MEM_0_ECC__N_B_ERR_MASKf 27782
#define IS_MC_REP_MEM_0_INITIATE_ECC_N_B_ERRf 27783
#define IS_MC_REP_MEM_1_ECC__N_B_ERR_MASKf 27784
#define IS_MC_REP_MEM_1_INITIATE_ECC_N_B_ERRf 27785
#define IS_MC_T2OQ_PORT0f 27786
#define IS_MC_T2OQ_PORT1f 27787
#define IS_ODTf 27788
#define IS_PCB_LINK_TABLE_ECC__N_B_ERR_MASKf 27789
#define IS_PCB_LINK_TABLE_INITIATE_ECC_N_B_ERRf 27790
#define IS_PCB_LINK_TABLE_INITIATE_PAR_ERRf 27791
#define IS_PCB_LINK_TABLE_PARITY_ERR_MASKf 27792
#define IS_PCPf 27793
#define IS_PC_MEMORY_ECC__N_B_ERR_MASKf 27794
#define IS_PC_MEMORY_INITIATE_ECC_N_B_ERRf 27795
#define IS_PKT_CNIf 27796
#define IS_PKT_CNMf 27797
#define IS_PKT_MCf 27798
#define IS_STACKING_PORTf 27799
#define IS_STATEFULf 27800
#define ITAGf 27801
#define ITAGTCDPMAPf 27802
#define ITAG_TC_DP_MAPf 27803
#define ITAG_TPIDf 27804
#define ITAG_UNDERRUN_ERRORf 27805
#define ITATBCTR0f 27806
#define ITATBCTR1f 27807
#define ITATBCTR2f 27808
#define ITATBDATA0f 27809
#define ITEM_0_0f 27810
#define ITEM_0_1f 27811
#define ITEM_0_10f 27812
#define ITEM_0_1023f 27813
#define ITEM_0_11f 27814
#define ITEM_0_12f 27815
#define ITEM_0_127f 27816
#define ITEM_0_128f 27817
#define ITEM_0_13f 27818
#define ITEM_0_131f 27819
#define ITEM_0_14f 27820
#define ITEM_0_146f 27821
#define ITEM_0_15f 27822
#define ITEM_0_16f 27823
#define ITEM_0_1628f 27824
#define ITEM_0_18f 27825
#define ITEM_0_2f 27826
#define ITEM_0_20f 27827
#define ITEM_0_23f 27828
#define ITEM_0_230f 27829
#define ITEM_0_25f 27830
#define ITEM_0_262f 27831
#define ITEM_0_28f 27832
#define ITEM_0_3f 27833
#define ITEM_0_30f 27834
#define ITEM_0_31f 27835
#define ITEM_0_32f 27836
#define ITEM_0_36f 27837
#define ITEM_0_4f 27838
#define ITEM_0_40f 27839
#define ITEM_0_41f 27840
#define ITEM_0_42f 27841
#define ITEM_0_5f 27842
#define ITEM_0_57f 27843
#define ITEM_0_62f 27844
#define ITEM_0_63f 27845
#define ITEM_0_7f 27846
#define ITEM_0_73f 27847
#define ITEM_0_75f 27848
#define ITEM_0_79f 27849
#define ITEM_0_8f 27850
#define ITEM_1f 27851
#define ITEM_10f 27852
#define ITEM_100_102f 27853
#define ITEM_1024_1030f 27854
#define ITEM_102_105f 27855
#define ITEM_1031_1072f 27856
#define ITEM_103_106f 27857
#define ITEM_1073_1127f 27858
#define ITEM_107_119f 27859
#define ITEM_108_113f 27860
#define ITEM_10_11f 27861
#define ITEM_10_17f 27862
#define ITEM_11f 27863
#define ITEM_1128_1130f 27864
#define ITEM_1131_1136f 27865
#define ITEM_1137_1144f 27866
#define ITEM_1145_1152f 27867
#define ITEM_114_114f 27868
#define ITEM_1153_1168f 27869
#define ITEM_115_116f 27870
#define ITEM_1169_1172f 27871
#define ITEM_1173_1176f 27872
#define ITEM_1177_1179f 27873
#define ITEM_117_118f 27874
#define ITEM_117_120f 27875
#define ITEM_1180_1198f 27876
#define ITEM_1199_1201f 27877
#define ITEM_119_148f 27878
#define ITEM_11_12f 27879
#define ITEM_11_13f 27880
#define ITEM_11_15f 27881
#define ITEM_11_19f 27882
#define ITEM_11_21f 27883
#define ITEM_12f 27884
#define ITEM_1202_1203f 27885
#define ITEM_1204_1205f 27886
#define ITEM_1206_1213f 27887
#define ITEM_120_126f 27888
#define ITEM_1214_1229f 27889
#define ITEM_1230_1237f 27890
#define ITEM_1238_1239f 27891
#define ITEM_1240_1243f 27892
#define ITEM_1244_1246f 27893
#define ITEM_1247_1262f 27894
#define ITEM_1263_1266f 27895
#define ITEM_1267_1281f 27896
#define ITEM_127_127f 27897
#define ITEM_127_130f 27898
#define ITEM_1282_1282f 27899
#define ITEM_1283_1283f 27900
#define ITEM_1284_1323f 27901
#define ITEM_129_133f 27902
#define ITEM_129_136f 27903
#define ITEM_12_12f 27904
#define ITEM_12_13f 27905
#define ITEM_12_14f 27906
#define ITEM_12_17f 27907
#define ITEM_12_23f 27908
#define ITEM_12_32f 27909
#define ITEM_12_40f 27910
#define ITEM_13f 27911
#define ITEM_130_130f 27912
#define ITEM_131_131f 27913
#define ITEM_131_170f 27914
#define ITEM_1324_1357f 27915
#define ITEM_132_132f 27916
#define ITEM_132_136f 27917
#define ITEM_133_137f 27918
#define ITEM_1358_1359f 27919
#define ITEM_1360_1363f 27920
#define ITEM_1364_1366f 27921
#define ITEM_1367_1368f 27922
#define ITEM_1369_1372f 27923
#define ITEM_1373_1396f 27924
#define ITEM_137_147f 27925
#define ITEM_1397_1412f 27926
#define ITEM_13_13f 27927
#define ITEM_13_21f 27928
#define ITEM_13_23f 27929
#define ITEM_13_28f 27930
#define ITEM_13_41f 27931
#define ITEM_14f 27932
#define ITEM_1413_1428f 27933
#define ITEM_1429_1432f 27934
#define ITEM_1433_1444f 27935
#define ITEM_1445_1456f 27936
#define ITEM_1457_1457f 27937
#define ITEM_1458_1465f 27938
#define ITEM_1466_1473f 27939
#define ITEM_1474_1475f 27940
#define ITEM_1476_1494f 27941
#define ITEM_147_155f 27942
#define ITEM_148_152f 27943
#define ITEM_1495_1495f 27944
#define ITEM_1496_1516f 27945
#define ITEM_149_149f 27946
#define ITEM_14_14f 27947
#define ITEM_14_15f 27948
#define ITEM_14_17f 27949
#define ITEM_14_18f 27950
#define ITEM_14_20f 27951
#define ITEM_14_23f 27952
#define ITEM_14_24f 27953
#define ITEM_14_29f 27954
#define ITEM_14_31f 27955
#define ITEM_14_53f 27956
#define ITEM_15f 27957
#define ITEM_150_157f 27958
#define ITEM_150_158f 27959
#define ITEM_1517_1517f 27960
#define ITEM_1518_1538f 27961
#define ITEM_1539_1541f 27962
#define ITEM_1542_1542f 27963
#define ITEM_1543_1558f 27964
#define ITEM_1559_1559f 27965
#define ITEM_1560_1575f 27966
#define ITEM_1576_1578f 27967
#define ITEM_1579_1579f 27968
#define ITEM_1580_1595f 27969
#define ITEM_158_166f 27970
#define ITEM_1596_1596f 27971
#define ITEM_1597_1612f 27972
#define ITEM_15_15f 27973
#define ITEM_15_17f 27974
#define ITEM_15_18f 27975
#define ITEM_15_24f 27976
#define ITEM_15_27f 27977
#define ITEM_15_29f 27978
#define ITEM_15_40f 27979
#define ITEM_1613_1617f 27980
#define ITEM_1618_1628f 27981
#define ITEM_16_16f 27982
#define ITEM_16_17f 27983
#define ITEM_16_22f 27984
#define ITEM_16_27f 27985
#define ITEM_171_171f 27986
#define ITEM_172_211f 27987
#define ITEM_17_17f 27988
#define ITEM_17_20f 27989
#define ITEM_17_22f 27990
#define ITEM_17_27f 27991
#define ITEM_17_47f 27992
#define ITEM_18f 27993
#define ITEM_18_18f 27994
#define ITEM_18_19f 27995
#define ITEM_18_20f 27996
#define ITEM_18_21f 27997
#define ITEM_19f 27998
#define ITEM_19_19f 27999
#define ITEM_19_27f 28000
#define ITEM_1_1f 28001
#define ITEM_1_11f 28002
#define ITEM_1_17f 28003
#define ITEM_1_18f 28004
#define ITEM_1_21f 28005
#define ITEM_1_26f 28006
#define ITEM_1_29f 28007
#define ITEM_1_31f 28008
#define ITEM_1_37f 28009
#define ITEM_1_41f 28010
#define ITEM_1_48f 28011
#define ITEM_1_59f 28012
#define ITEM_1_6f 28013
#define ITEM_1_74f 28014
#define ITEM_2f 28015
#define ITEM_20_20f 28016
#define ITEM_20_21f 28017
#define ITEM_20_40f 28018
#define ITEM_212_223f 28019
#define ITEM_21_21f 28020
#define ITEM_21_23f 28021
#define ITEM_21_26f 28022
#define ITEM_21_32f 28023
#define ITEM_21_36f 28024
#define ITEM_21_37f 28025
#define ITEM_224_230f 28026
#define ITEM_22_28f 28027
#define ITEM_22_32f 28028
#define ITEM_22_48f 28029
#define ITEM_231_239f 28030
#define ITEM_23_23f 28031
#define ITEM_24_24f 28032
#define ITEM_24_25f 28033
#define ITEM_24_29f 28034
#define ITEM_24_30f 28035
#define ITEM_24_33f 28036
#define ITEM_24_41f 28037
#define ITEM_24_44f 28038
#define ITEM_255_271f 28039
#define ITEM_25_128f 28040
#define ITEM_25_25f 28041
#define ITEM_25_35f 28042
#define ITEM_263_272f 28043
#define ITEM_272_281f 28044
#define ITEM_27_27f 28045
#define ITEM_28_28f 28046
#define ITEM_28_30f 28047
#define ITEM_28_35f 28048
#define ITEM_28_44f 28049
#define ITEM_29_30f 28050
#define ITEM_29_42f 28051
#define ITEM_2_10f 28052
#define ITEM_2_12f 28053
#define ITEM_2_2f 28054
#define ITEM_2_3f 28055
#define ITEM_2_44f 28056
#define ITEM_3f 28057
#define ITEM_30_30f 28058
#define ITEM_30_37f 28059
#define ITEM_31_31f 28060
#define ITEM_32_32f 28061
#define ITEM_32_35f 28062
#define ITEM_33_33f 28063
#define ITEM_33_36f 28064
#define ITEM_33_39f 28065
#define ITEM_33_43f 28066
#define ITEM_34_43f 28067
#define ITEM_36_39f 28068
#define ITEM_36_46f 28069
#define ITEM_37_37f 28070
#define ITEM_37_40f 28071
#define ITEM_37_52f 28072
#define ITEM_37_57f 28073
#define ITEM_38_38f 28074
#define ITEM_38_39f 28075
#define ITEM_38_40f 28076
#define ITEM_39_39f 28077
#define ITEM_3_13f 28078
#define ITEM_3_23f 28079
#define ITEM_3_3f 28080
#define ITEM_3_5f 28081
#define ITEM_4f 28082
#define ITEM_40_40f 28083
#define ITEM_40_41f 28084
#define ITEM_41_41f 28085
#define ITEM_41_42f 28086
#define ITEM_41_44f 28087
#define ITEM_41_53f 28088
#define ITEM_41_56f 28089
#define ITEM_41_73f 28090
#define ITEM_42_43f 28091
#define ITEM_42_48f 28092
#define ITEM_42_57f 28093
#define ITEM_43_43f 28094
#define ITEM_43_44f 28095
#define ITEM_44_53f 28096
#define ITEM_44_60f 28097
#define ITEM_45_45f 28098
#define ITEM_45_51f 28099
#define ITEM_45_55f 28100
#define ITEM_46_47f 28101
#define ITEM_46_79f 28102
#define ITEM_46_88f 28103
#define ITEM_47_57f 28104
#define ITEM_48_49f 28105
#define ITEM_48_59f 28106
#define ITEM_49_64f 28107
#define ITEM_49_69f 28108
#define ITEM_4_11f 28109
#define ITEM_4_13f 28110
#define ITEM_4_31f 28111
#define ITEM_4_4f 28112
#define ITEM_4_5f 28113
#define ITEM_4_53f 28114
#define ITEM_4_6f 28115
#define ITEM_4_66f 28116
#define ITEM_4_7f 28117
#define ITEM_5f 28118
#define ITEM_50_79f 28119
#define ITEM_51_67f 28120
#define ITEM_53_54f 28121
#define ITEM_543_559f 28122
#define ITEM_54_55f 28123
#define ITEM_54_70f 28124
#define ITEM_56_56f 28125
#define ITEM_56_66f 28126
#define ITEM_57_58f 28127
#define ITEM_58_63f 28128
#define ITEM_58_68f 28129
#define ITEM_58_73f 28130
#define ITEM_59_74f 28131
#define ITEM_5_5f 28132
#define ITEM_6f 28133
#define ITEM_60_61f 28134
#define ITEM_60_76f 28135
#define ITEM_61_61f 28136
#define ITEM_62_64f 28137
#define ITEM_63_63f 28138
#define ITEM_64_65f 28139
#define ITEM_65_71f 28140
#define ITEM_65_74f 28141
#define ITEM_66_66f 28142
#define ITEM_67_67f 28143
#define ITEM_67_71f 28144
#define ITEM_68_68f 28145
#define ITEM_68_75f 28146
#define ITEM_68_77f 28147
#define ITEM_69_77f 28148
#define ITEM_69_79f 28149
#define ITEM_6_12f 28150
#define ITEM_6_13f 28151
#define ITEM_6_6f 28152
#define ITEM_6_7f 28153
#define ITEM_6_8f 28154
#define ITEM_7f 28155
#define ITEM_70_81f 28156
#define ITEM_71_71f 28157
#define ITEM_72_77f 28158
#define ITEM_72_78f 28159
#define ITEM_72_79f 28160
#define ITEM_74_116f 28161
#define ITEM_74_76f 28162
#define ITEM_75_76f 28163
#define ITEM_75_77f 28164
#define ITEM_76_83f 28165
#define ITEM_77_77f 28166
#define ITEM_77_92f 28167
#define ITEM_78_79f 28168
#define ITEM_78_80f 28169
#define ITEM_78_82f 28170
#define ITEM_78_86f 28171
#define ITEM_78_88f 28172
#define ITEM_79_79f 28173
#define ITEM_7_7f 28174
#define ITEM_7_9f 28175
#define ITEM_8f 28176
#define ITEM_80_87f 28177
#define ITEM_80_90f 28178
#define ITEM_80_92f 28179
#define ITEM_83_86f 28180
#define ITEM_87_87f 28181
#define ITEM_87_95f 28182
#define ITEM_88_88f 28183
#define ITEM_88_95f 28184
#define ITEM_89_130f 28185
#define ITEM_89_89f 28186
#define ITEM_89_96f 28187
#define ITEM_8_10f 28188
#define ITEM_8_11f 28189
#define ITEM_8_13f 28190
#define ITEM_8_18f 28191
#define ITEM_8_21f 28192
#define ITEM_8_8f 28193
#define ITEM_8_9f 28194
#define ITEM_90_129f 28195
#define ITEM_91_101f 28196
#define ITEM_93_94f 28197
#define ITEM_93_95f 28198
#define ITEM_95_97f 28199
#define ITEM_96_96f 28200
#define ITEM_97_107f 28201
#define ITEM_98_98f 28202
#define ITEM_99_99f 28203
#define ITEM_9_11f 28204
#define ITEM_9_13f 28205
#define ITENf 28206
#define ITERATIONf 28207
#define ITETMIFf 28208
#define ITE_CTRL_CORRECTED_ERRORf 28209
#define ITE_CTRL_CORRECTED_ERROR_DISINTf 28210
#define ITE_CTRL_ECC_ERROR_ADDRESSf 28211
#define ITE_CTRL_EMPTYf 28212
#define ITE_CTRL_ENABLE_ECCf 28213
#define ITE_CTRL_FILL_LEVELf 28214
#define ITE_CTRL_FORCE_UNCORRECTABLE_ERRORf 28215
#define ITE_CTRL_RD_EMPTYf 28216
#define ITE_CTRL_RD_EMPTY_DISINTf 28217
#define ITE_CTRL_UNCORRECTED_ERRORf 28218
#define ITE_CTRL_UNCORRECTED_ERROR_DISINTf 28219
#define ITE_CTRL_WR_FULLf 28220
#define ITE_CTRL_WR_FULL_DISINTf 28221
#define ITE_INTRf 28222
#define ITE_INTR_DISINTf 28223
#define ITE_QMGR_FLL_CORRECTED_ERRORf 28224
#define ITE_QMGR_FLL_ECC_ERROR_ADDRESSf 28225
#define ITE_QMGR_FLL_ENABLE_ECCf 28226
#define ITE_QMGR_FLL_FORCE_CORRECTED_ERROR_DISINTf 28227
#define ITE_QMGR_FLL_FORCE_UNCORRECTABLE_ERRORf 28228
#define ITE_QMGR_FLL_FORCE_UNCORRECTED_ERROR_DISINTf 28229
#define ITE_QMGR_FLL_UNCORRECTED_ERRORf 28230
#define ITE_QMGR_QLL_CORRECTED_ERRORf 28231
#define ITE_QMGR_QLL_CORRECTED_ERROR_DISINTf 28232
#define ITE_QMGR_QLL_ECC_ERROR_ADDRESSf 28233
#define ITE_QMGR_QLL_ENABLE_ECCf 28234
#define ITE_QMGR_QLL_FORCE_UNCORRECTABLE_ERRORf 28235
#define ITE_QMGR_QLL_UNCORRECTED_ERRORf 28236
#define ITE_QMGR_QLL_UNCORRECTED_ERROR_DISINTf 28237
#define ITE_REL_FIFO_FORCE_UNCORRECTABLE_ERRORf 28238
#define ITE_REL_FIFO_FULLf 28239
#define ITE_REL_FIFO_FULL_MASKf 28240
#define ITE_REL_FIFO_HDRMf 28241
#define ITE_REORDER_FIFO_CORRECTED_ERRORf 28242
#define ITE_REORDER_FIFO_CORRECTED_ERROR_DISINTf 28243
#define ITE_REORDER_FIFO_ENABLE_ECCf 28244
#define ITE_REORDER_FIFO_ERROR_ADDRESSf 28245
#define ITE_REORDER_FIFO_FORCE_UNCORRECTABLE_ECCf 28246
#define ITE_REORDER_FIFO_UNCORRECTED_ERRORf 28247
#define ITE_REORDER_FIFO_UNCORRECTED_ERROR_DISINTf 28248
#define ITE_WORK_QUEUE_CORRECTED_ERRORf 28249
#define ITE_WORK_QUEUE_ECC_ERROR_ADDRESSf 28250
#define ITE_WORK_QUEUE_ENABLE_ECCf 28251
#define ITE_WORK_QUEUE_FORCE_CORRECTED_ERROR_DISINTf 28252
#define ITE_WORK_QUEUE_FORCE_UNCORRECTABLE_ERRORf 28253
#define ITE_WORK_QUEUE_FORCE_UNCORRECTED_ERROR_DISINTf 28254
#define ITE_WORK_QUEUE_RD_EMPTYf 28255
#define ITE_WORK_QUEUE_RD_EMPTY_DISINTf 28256
#define ITE_WORK_QUEUE_UNCORRECTED_ERRORf 28257
#define ITE_WORK_QUEUE_WR_FULLf 28258
#define ITE_WORK_QUEUE_WR_FULL_DISINTf 28259
#define ITMISCINf 28260
#define ITMISCOP0f 28261
#define ITM_TO_OTM_MAPf 28262
#define ITM_TO_OTM_MAP_INITIATE_PAR_ERRf 28263
#define ITM_TO_OTM_MAP_PARITY_ERR_MASKf 28264
#define ITR_COUNTf 28265
#define ITR_DATA_FIFO_INITIATE_PAR_ERRf 28266
#define ITR_DATA_FIFO_PARITY_ERR_MASKf 28267
#define ITR_DROPf 28268
#define ITR_FIFO_INITIATE_PAR_ERRf 28269
#define ITR_FIFO_PARITY_ERR_MASKf 28270
#define ITR_PKT_FIFO_INITIATE_PAR_ERRf 28271
#define ITR_PKT_FIFO_PARITY_ERR_MASKf 28272
#define ITTRIGGERACKf 28273
#define ITTRIGGERREQf 28274
#define ITU_MODE_SELf 28275
#define IT_ENf 28276
#define IT_LINES_NUMBERf 28277
#define IUNHGI_RESERVEDf 28278
#define IUNKHDR_DISINTf 28279
#define IUNKHDR_SELf 28280
#define IUNKOPC_RESERVEDf 28281
#define IVECf 28282
#define IVERRORPOINTERf 28283
#define IVE_USE_HDR_CODEf 28284
#define IVIDf 28285
#define IVID_ABSENT_ACTIONf 28286
#define IVID_DVPf 28287
#define IVID_DVP_SELf 28288
#define IVID_PRESENT_ACTIONf 28289
#define IVID_VALIDf 28290
#define IVLANf 28291
#define IVLAN_PSGf 28292
#define IVPERR0f 28293
#define IVPERR1f 28294
#define IVP_PCGf 28295
#define IVP_PSGf 28296
#define IVP_STAGE_BYPASS_ENABLEf 28297
#define IVXLTf 28298
#define IVXLT_BUS_PARITY_ENf 28299
#define IVXLT_BUS_PARITY_FORCE_ERRORf 28300
#define IVXLT_BYPASS_ENABLEf 28301
#define IVXLT_FORCE_ERRORf 28302
#define IVXLT_PCGf 28303
#define IVXLT_PSGf 28304
#define IVXLT_STAGE_BYPASS_ENABLEf 28305
#define IWRB_BUFFER_FULLf 28306
#define IWRB_SIZEf 28307
#define IX0A_PORT_MODEf 28308
#define IX0A_RESETf 28309
#define IX0B_PORT_MODEf 28310
#define IX0B_RESETf 28311
#define IX1A_PORT_MODEf 28312
#define IX1A_RESETf 28313
#define IX1B_PORT_MODEf 28314
#define IX1B_RESETf 28315
#define IXA_STARTCNTf 28316
#define IXB_STARTCNTf 28317
#define I_8_PHASE_ENf 28318
#define I_CH_1_MDELf 28319
#define I_CH_1_MDIVf 28320
#define I_HOLDf 28321
#define I_HOLD_CHf 28322
#define I_KAf 28323
#define I_KIf 28324
#define I_KPf 28325
#define I_LOAD_ENf 28326
#define I_LOAD_EN_CHf 28327
#define I_NDIV_FRACf 28328
#define I_NDIV_INTf 28329
#define I_PDIVf 28330
#define I_PHY_AUTO_INITf 28331
#define I_PHY_DDR_MHZf 28332
#define I_PHY_IDLEf 28333
#define I_PHY_PLL_PWRDNf 28334
#define I_PHY_READ_STRAPSf 28335
#define I_PHY_STANDBYf 28336
#define I_PHY_STRAPS_DUAL_RANKf 28337
#define I_PHY_STRAPS_JEDECf 28338
#define I_PHY_STRAPS_VALIDf 28339
#define I_PHY_STRAPS_VOLTSf 28340
#define I_PHY_UPD_VDLf 28341
#define I_PHY_USE_DYN_VDLf 28342
#define I_PLL_AUX_CTRLf 28343
#define I_PLL_CTRLf 28344
#define I_PWRDWNf 28345
#define I_REF_CLK_SELf 28346
#define I_SSC_LIMITf 28347
#define I_SSC_MODEf 28348
#define I_SSC_STEPf 28349
#define I_STANDBY_EXIT_Lf 28350
#define I_SW_INITf 28351
#define I_TEMPMON_CTRLf 28352
#define JAM_ENf 28353
#define JEDECf 28354
#define JEDEC_TYPEf 28355
#define JEP_1f 28356
#define JEP_CONTINUATION_CODEf 28357
#define JEP_IDENTITY_CODE_3_0f 28358
#define JEP_IDENTITY_CODE_6_4f 28359
#define JITTER_ENf 28360
#define JITTER_MASKf 28361
#define JIT_TOLERANCEf 28362
#define JTAGENABLEf 28363
#define JTAGMASTERCLKDIVf 28364
#define JTAGPRESENTf 28365
#define JTAG_M0_READ_QOSf 28366
#define JTAG_M0_WRITE_QOSf 28367
#define JTAG_OTP_TOP_OTP_CPU_STATUS_15_12f 28368
#define JUMBOf 28369
#define KAf 28370
#define KB_EXP_SIZE_FIFO_OVERFLOWf 28371
#define KB_EXP_SIZE_FIFO_OVERFLOW_DISINTf 28372
#define KB_EXP_SIZE_FIFO_PARITYf 28373
#define KB_EXP_SIZE_FIFO_PARITY_DISINTf 28374
#define KB_EXP_SIZE_FIFO_UNDERFLOWf 28375
#define KB_EXP_SIZE_FIFO_UNDERFLOW_DISINTf 28376
#define KB_REQ_FIFO_OVERFLOWf 28377
#define KB_REQ_FIFO_OVERFLOW_DISINTf 28378
#define KB_REQ_FIFO_PARITYf 28379
#define KB_REQ_FIFO_PARITY_DISINTf 28380
#define KB_REQ_FIFO_UNDERFLOWf 28381
#define KB_REQ_FIFO_UNDERFLOW_DISINTf 28382
#define KEEP_PROCREGf 28383
#define KEEP_REPDATA2f 28384
#define KEEP_REPDATA_FOR_COPIESf 28385
#define KEEP_TIMESTAMPf 28386
#define KEYf 28387
#define KEY0f 28388
#define KEY0_LWRf 28389
#define KEY0_UPRf 28390
#define KEY1f 28391
#define KEY1_LWRf 28392
#define KEY1_UPRf 28393
#define KEYAND_VALUEf 28394
#define KEYA_INSTRUCTION0f 28395
#define KEYA_INSTRUCTION1f 28396
#define KEYB_INSTRUCTION0f 28397
#define KEYB_INSTRUCTION1f 28398
#define KEYB_INSTRUCTION2f 28399
#define KEYB_INSTRUCTION3f 28400
#define KEYFIFO_CORRECTED_ERRORf 28401
#define KEYFIFO_CORRECTED_ERROR_DISINTf 28402
#define KEYFIFO_ECC_CORRUPTf 28403
#define KEYFIFO_ECC_ERROR_ADDRESSf 28404
#define KEYFIFO_ENABLE_ECCf 28405
#define KEYFIFO_TMf 28406
#define KEYFIFO_UNCORRECTED_ERRORf 28407
#define KEYFIFO_UNCORRECTED_ERROR_DISINTf 28408
#define KEYOR_VALUEf 28409
#define KEYPROFILEMAPINDEXf 28410
#define KEYPROGRAMPROFILEf 28411
#define KEYSELECTf 28412
#define KEY_0f 28413
#define KEY_1f 28414
#define KEY_127_96f 28415
#define KEY_159_128f 28416
#define KEY_16B_INST_0f 28417
#define KEY_16B_INST_1f 28418
#define KEY_16B_INST_2f 28419
#define KEY_16B_INST_3f 28420
#define KEY_175_160f 28421
#define KEY_191_160f 28422
#define KEY_2f 28423
#define KEY_223_192f 28424
#define KEY_255_224f 28425
#define KEY_287_256f 28426
#define KEY_3f 28427
#define KEY_319_288f 28428
#define KEY_31_0f 28429
#define KEY_32B_INST_0f 28430
#define KEY_32B_INST_1f 28431
#define KEY_32B_INST_2f 28432
#define KEY_32B_INST_3f 28433
#define KEY_351_320f 28434
#define KEY_383_352f 28435
#define KEY_415_384f 28436
#define KEY_447_416f 28437
#define KEY_479_448f 28438
#define KEY_511_480f 28439
#define KEY_63_32f 28440
#define KEY_95_64f 28441
#define KEY_A_DATA_BASE_PROFILEf 28442
#define KEY_A_INST_0_TO_5_VALIDf 28443
#define KEY_A_INST_0_TO_7_VALIDf 28444
#define KEY_A_INST_6_TO_11_VALIDf 28445
#define KEY_A_INST_8_TO_15_VALIDf 28446
#define KEY_A_LEM_OPERATION_SELECTf 28447
#define KEY_B_DATA_BASE_PROFILEf 28448
#define KEY_B_INST_0_TO_5_VALIDf 28449
#define KEY_B_INST_0_TO_7_VALIDf 28450
#define KEY_B_INST_6_TO_11_VALIDf 28451
#define KEY_B_INST_8_TO_15_VALIDf 28452
#define KEY_B_LEM_OPERATION_SELECTf 28453
#define KEY_COLSNf 28454
#define KEY_COLSN_DISINTf 28455
#define KEY_C_INST_0_TO_5_VALIDf 28456
#define KEY_C_INST_0_TO_7_VALIDf 28457
#define KEY_C_INST_6_TO_11_VALIDf 28458
#define KEY_C_INST_8_TO_15_VALIDf 28459
#define KEY_C_LEM_OPERATION_SELECTf 28460
#define KEY_DATAf 28461
#define KEY_DATAMASKf 28462
#define KEY_DATA_VALUEf 28463
#define KEY_DIRECTIONf 28464
#define KEY_D_INST_0_TO_7_VALIDf 28465
#define KEY_D_INST_8_TO_15_VALIDf 28466
#define KEY_D_LEM_OPERATION_SELECTf 28467
#define KEY_D_MASK_SELECTf 28468
#define KEY_D_USE_COMPARE_RESULTf 28469
#define KEY_D_XOR_ENABLEf 28470
#define KEY_D_XOR_MASK_0f 28471
#define KEY_D_XOR_MASK_1f 28472
#define KEY_D_XOR_MASK_2f 28473
#define KEY_D_XOR_MASK_3f 28474
#define KEY_FIFO_OVERFLOWf 28475
#define KEY_FIFO_OVERFLOW_DISINTf 28476
#define KEY_FIFO_UNDERFLOWf 28477
#define KEY_FIFO_UNDERFLOW_DISINTf 28478
#define KEY_FINAL_INST_0_TO_7_VALIDf 28479
#define KEY_FIRSTf 28480
#define KEY_FIRST_MASKf 28481
#define KEY_GEN_VARf 28482
#define KEY_GLOBALf 28483
#define KEY_ID_TO_FIELD_MAPPER_PARITY_ENf 28484
#define KEY_INITIAL_INST_0_TO_7_VALIDf 28485
#define KEY_INST0f 28486
#define KEY_INST1f 28487
#define KEY_INST2f 28488
#define KEY_INST3f 28489
#define KEY_INTERFACE_PARITY_ERRORf 28490
#define KEY_INTERFACE_PARITY_ERROR_DISINTf 28491
#define KEY_MASKf 28492
#define KEY_MASK_127_96f 28493
#define KEY_MASK_159_128f 28494
#define KEY_MASK_175_160f 28495
#define KEY_MASK_31_0f 28496
#define KEY_MASK_63_32f 28497
#define KEY_MASK_95_64f 28498
#define KEY_MASK_S0f 28499
#define KEY_MASK_S1f 28500
#define KEY_MASK_SPAREf 28501
#define KEY_MASK_VALUEf 28502
#define KEY_MEM_PARITY_ERRORf 28503
#define KEY_MEM_PARITY_ERROR_DISINTf 28504
#define KEY_NUMf 28505
#define KEY_PARITYf 28506
#define KEY_PROGRAMf 28507
#define KEY_PROGRAM_VARIABLEf 28508
#define KEY_RESERVED_0f 28509
#define KEY_RESERVED_0_MASKf 28510
#define KEY_SHIFT_S0f 28511
#define KEY_SHIFT_S1f 28512
#define KEY_SIZEf 28513
#define KEY_SPAREf 28514
#define KEY_SPARE_0f 28515
#define KEY_STATUSf 28516
#define KEY_STATUS_DISINTf 28517
#define KEY_SWAPPEDf 28518
#define KEY_TAGf 28519
#define KEY_TAG_MASKf 28520
#define KEY_TYPEf 28521
#define KEY_TYPE_0f 28522
#define KEY_TYPE_1f 28523
#define KEY_TYPE_2f 28524
#define KEY_TYPE_3f 28525
#define KEY_TYPE_MASKf 28526
#define KEY_TYPE_VFIf 28527
#define KEY_TYPE_VFI_SHADOWf 28528
#define KEY_Xf 28529
#define KEY_ZEROf 28530
#define KEY_ZERO_1f 28531
#define KEY_ZERO_2f 28532
#define KEY_ZERO_3f 28533
#define KEY_ZERO_4f 28534
#define KIf 28535
#define KNOWN_IPMC_ENABLEf 28536
#define KNOWN_IPMC_METER_INDEXf 28537
#define KNOWN_L2MC_ENABLEf 28538
#define KNOWN_L2MC_METER_INDEXf 28539
#define KNOWN_MCAST_BLOCK_MASK_PARITY_ENf 28540
#define KNOWN_MCAST_BLOCK_MASK_PAR_ERRf 28541
#define KNOWN_MCAST_BLOCK_MASK_TMf 28542
#define KNOWN_MCAST_MASK_SELf 28543
#define KPf 28544
#define KPCS_N_RX_DEC_ERR_MARKINGf 28545
#define KPCS_N_RX_DSC_ENf 28546
#define KPCS_N_RX_DSC_LOOPBACK_ENf 28547
#define KPCS_N_RX_INVALID_CODE_GROUPf 28548
#define KPCS_N_RX_INVALID_CODE_GROUP_VALIDf 28549
#define KPCS_N_TST_RX_ENf 28550
#define KPCS_N_TST_RX_ERR_CNTf 28551
#define KPCS_N_TST_RX_PR_DATA_SELf 28552
#define KPCS_N_TST_RX_PR_PTRN_LENf 28553
#define KPCS_N_TST_RX_PTRN_SELf 28554
#define KPCS_N_TST_TX_ENf 28555
#define KPCS_N_TST_TX_FORCE_SCRf 28556
#define KPCS_N_TST_TX_PR_DATA_SELf 28557
#define KPCS_N_TST_TX_PR_PTRN_LENf 28558
#define KPCS_N_TST_TX_PR_SEED_SELf 28559
#define KPCS_N_TST_TX_PTRN_SELf 28560
#define KPCS_N_TST_TX_SQ_SELf 28561
#define KPCS_N_TX_SCR_ENf 28562
#define KPCS_TST_RX_IDL_PTRNf 28563
#define KPCS_TST_TX_IDL_PTRNf 28564
#define KPCS_TST_TX_PR_SEED_Af 28565
#define KPCS_TST_TX_PR_SEED_Bf 28566
#define KPROC_CCU_PROF_AUTOGATING_SELf 28567
#define KPROC_CCU_PROF_CLK_REQ_SELf 28568
#define KPROC_CCU_PROF_CNTf 28569
#define KPROC_CCU_PROF_CNT_CTRLf 28570
#define KPROC_CCU_PROF_CNT_STARTf 28571
#define KPROC_CCU_PROF_DEBUG_BUSf 28572
#define KPROC_CCU_PROF_POLICY_SELf 28573
#define KSHIFTf 28574
#define KS_ACTIVEf 28575
#define KVCO_XFf 28576
#define KVCO_XSf 28577
#define KVPAIRSf 28578
#define K_FORCE_LOS_ENABLEf 28579
#define K_SOP_S0f 28580
#define K_SOP_S1f 28581
#define K_SOP_S3f 28582
#define K_SOP_S4f 28583
#define L0_ACCUM_COMP_MEM_0f 28584
#define L0_ACCUM_COMP_MEM_1f 28585
#define L0_CC_MODEf 28586
#define L0_CHILD_STATE1f 28587
#define L0_CHILD_WEIGHT_CFGf 28588
#define L0_CHILD_WEIGHT_WORKINGf 28589
#define L0_CREDITMEM_0f 28590
#define L0_CREDITMEM_1f 28591
#define L0_DEQUEUE_PKT_SIZEf 28592
#define L0_DEQ_EMPTY_SEENf 28593
#define L0_DONT_UPDATE_MIN_IF_MIN_FLAG_0f 28594
#define L0_DONT_UPDATE_MIN_IF_MIN_FLAG_1f 28595
#define L0_DONT_UPDATE_MIN_ON_WERRf 28596
#define L0_EF_NEXTf 28597
#define L0_EMPTY_SEEN_ADDRESSf 28598
#define L0_ENQ_ACT_SEENf 28599
#define L0_ERRf 28600
#define L0_ERRORf 28601
#define L0_HEADS_TAILSf 28602
#define L0_LOCK_ON_PACKETf 28603
#define L0_LOCK_ON_SEGMENTf 28604
#define L0_MAXf 28605
#define L0_MAX_LAST_REFRESH_ADDRf 28606
#define L0_MAX_REFRESH_ENABLEf 28607
#define L0_MAX_REFRESH_INTERVALf 28608
#define L0_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 28609
#define L0_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 28610
#define L0_MCM_MODEf 28611
#define L0_MEM_CONFIGf 28612
#define L0_MINf 28613
#define L0_MIN_ACT_SEENf 28614
#define L0_MIN_LAST_REFRESH_ADDRf 28615
#define L0_MIN_NEXTf 28616
#define L0_MIN_REFRESH_ENABLEf 28617
#define L0_MIN_REFRESH_INTERVALf 28618
#define L0_MIN_SHAPER_REFRESH_CYCLE_INTERRUPTf 28619
#define L0_MIN_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 28620
#define L0_PARENTf 28621
#define L0_PARENT_STATEf 28622
#define L0_SCHEDULED_FROM_EF_SEENf 28623
#define L0_SCHEDULED_FROM_MIN_SEENf 28624
#define L0_SCHEDULED_FROM_SP_SEENf 28625
#define L0_SCHEDULED_FROM_WERR_SEENf 28626
#define L0_SHAPER_ACT_SEENf 28627
#define L0_SHAPER_BUBBLE_REMOVEf 28628
#define L0_SHAPER_REMOVE_SEENf 28629
#define L0_SP_MIN_PRIf 28630
#define L0_UCM_MODEf 28631
#define L0_WERR_MAX_SCf 28632
#define L0_WERR_NEXTf 28633
#define L0_XOFFf 28634
#define L0_XOFF_REMOVE_SEENf 28635
#define L0_XOFF_SEENf 28636
#define L0_XON_ACT_SEENf 28637
#define L10Bf 28638
#define L1_ACCUM_COMP_MEM_0f 28639
#define L1_ACCUM_COMP_MEM_1f 28640
#define L1_BK_CORRECTED_ERRORf 28641
#define L1_BK_CORRECTED_ERROR_DISINTf 28642
#define L1_BK_ECC_ERROR_ADDRESSf 28643
#define L1_BK_ENABLE_ECCf 28644
#define L1_BK_FORCE_UNCORRECTABLE_ERRORf 28645
#define L1_BK_TMf 28646
#define L1_BK_UNCORRECTED_ERRORf 28647
#define L1_BK_UNCORRECTED_ERROR_DISINTf 28648
#define L1_BP_CORRECTED_ERRORf 28649
#define L1_BP_CORRECTED_ERROR_DISINTf 28650
#define L1_BP_ECC_ERROR_ADDRESSf 28651
#define L1_BP_ENABLE_ECCf 28652
#define L1_BP_FORCE_UNCORRECTABLE_ERRORf 28653
#define L1_BP_TMf 28654
#define L1_BP_UNCORRECTED_ERRORf 28655
#define L1_BP_UNCORRECTED_ERROR_DISINTf 28656
#define L1_CHILD_STATE1f 28657
#define L1_CHILD_WEIGHT_CFGf 28658
#define L1_CHILD_WEIGHT_WORKINGf 28659
#define L1_CLK0_RECOVERY_DIV_CTRLf 28660
#define L1_CLK0_RECOVERY_MUXf 28661
#define L1_CLK0_RECOVERY_MUX_SELf 28662
#define L1_CLK1_RECOVERY_DIV_CTRLf 28663
#define L1_CLK1_RECOVERY_MUXf 28664
#define L1_CLK1_RECOVERY_MUX_SELf 28665
#define L1_CREDITMEM_0f 28666
#define L1_CREDITMEM_1f 28667
#define L1_DEQUEUE_PKT_SIZEf 28668
#define L1_DEQ_EMPTY_SEENf 28669
#define L1_DONT_UPDATE_MIN_IF_MIN_FLAG_0f 28670
#define L1_DONT_UPDATE_MIN_IF_MIN_FLAG_1f 28671
#define L1_DONT_UPDATE_MIN_ON_WERRf 28672
#define L1_EF_NEXTf 28673
#define L1_EMPTY_SEEN_ADDRESSf 28674
#define L1_ENQ_ACT_SEENf 28675
#define L1_ERRf 28676
#define L1_ERRORf 28677
#define L1_HEADS_TAILSf 28678
#define L1_LA_TMf 28679
#define L1_LOCK_ON_PACKETf 28680
#define L1_LOCK_ON_SEGMENTf 28681
#define L1_MAXf 28682
#define L1_MAX_LAST_REFRESH_ADDRf 28683
#define L1_MAX_REFRESH_ENABLEf 28684
#define L1_MAX_REFRESH_INTERVALf 28685
#define L1_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 28686
#define L1_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 28687
#define L1_MEM_CONFIGf 28688
#define L1_MINf 28689
#define L1_MIN_ACT_SEENf 28690
#define L1_MIN_LAST_REFRESH_ADDRf 28691
#define L1_MIN_NEXTf 28692
#define L1_MIN_REFRESH_ENABLEf 28693
#define L1_MIN_REFRESH_INTERVALf 28694
#define L1_MIN_SHAPER_REFRESH_CYCLE_INTERRUPTf 28695
#define L1_MIN_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 28696
#define L1_MODEf 28697
#define L1_N0_CORRECTED_ERRORf 28698
#define L1_N0_CORRECTED_ERROR_DISINTf 28699
#define L1_N0_ECC_ERROR_ADDRESSf 28700
#define L1_N0_ENABLE_ECCf 28701
#define L1_N0_FORCE_UNCORRECTABLE_ERRORf 28702
#define L1_N0_TMf 28703
#define L1_N0_UNCORRECTED_ERRORf 28704
#define L1_N0_UNCORRECTED_ERROR_DISINTf 28705
#define L1_N1_CORRECTED_ERRORf 28706
#define L1_N1_CORRECTED_ERROR_DISINTf 28707
#define L1_N1_ECC_ERROR_ADDRESSf 28708
#define L1_N1_ENABLE_ECCf 28709
#define L1_N1_FORCE_UNCORRECTABLE_ERRORf 28710
#define L1_N1_TMf 28711
#define L1_N1_UNCORRECTED_ERRORf 28712
#define L1_N1_UNCORRECTED_ERROR_DISINTf 28713
#define L1_N2_CORRECTED_ERRORf 28714
#define L1_N2_CORRECTED_ERROR_DISINTf 28715
#define L1_N2_ECC_ERROR_ADDRESSf 28716
#define L1_N2_ENABLE_ECCf 28717
#define L1_N2_FORCE_UNCORRECTABLE_ERRORf 28718
#define L1_N2_TMf 28719
#define L1_N2_UNCORRECTED_ERRORf 28720
#define L1_N2_UNCORRECTED_ERROR_DISINTf 28721
#define L1_NG_CORRECTED_ERRORf 28722
#define L1_NG_CORRECTED_ERROR_DISINTf 28723
#define L1_NG_ECC_ERROR_ADDRESSf 28724
#define L1_NG_ENABLE_ECCf 28725
#define L1_NG_FORCE_UNCORRECTABLE_ERRORf 28726
#define L1_NG_TMf 28727
#define L1_NG_UNCORRECTED_ERRORf 28728
#define L1_NG_UNCORRECTED_ERROR_DISINTf 28729
#define L1_NM_CORRECTED_ERRORf 28730
#define L1_NM_CORRECTED_ERROR_DISINTf 28731
#define L1_NM_ECC_ERROR_ADDRESSf 28732
#define L1_NM_ENABLE_ECCf 28733
#define L1_NM_FORCE_UNCORRECTABLE_ERRORf 28734
#define L1_NM_TMf 28735
#define L1_NM_UNCORRECTED_ERRORf 28736
#define L1_NM_UNCORRECTED_ERROR_DISINTf 28737
#define L1_PARENTf 28738
#define L1_PARENT_STATEf 28739
#define L1_RCVD_BKUP_FREQ_SELf 28740
#define L1_RCVD_BKUP_PORT_SELf 28741
#define L1_RCVD_CLK0_SW_OVWR_VALIDf 28742
#define L1_RCVD_CLK1_SW_OVWR_VALIDf 28743
#define L1_RCVD_CLK_BKUP_RSTNf 28744
#define L1_RCVD_CLK_RSTNf 28745
#define L1_RCVD_FREQ_SELf 28746
#define L1_RCVD_PRI_PORT_SELf 28747
#define L1_RCVD_SW_OVWR_BKUP_VALIDf 28748
#define L1_RCVD_SW_OVWR_ENf 28749
#define L1_RCVD_SW_OVWR_VALIDf 28750
#define L1_SCHEDULED_FROM_EF_SEENf 28751
#define L1_SCHEDULED_FROM_MIN_SEENf 28752
#define L1_SCHEDULED_FROM_SP_SEENf 28753
#define L1_SCHEDULED_FROM_WERR_SEENf 28754
#define L1_SHAPER_ACT_SEENf 28755
#define L1_SHAPER_REMOVE_SEENf 28756
#define L1_SP_MIN_PRIf 28757
#define L1_SYNCE_MUXED_CLK0_VALIDf 28758
#define L1_SYNCE_MUXED_CLK1_VALIDf 28759
#define L1_WERR_MAX_SCf 28760
#define L1_WERR_NEXTf 28761
#define L1_XOFFf 28762
#define L1_XOFF_REMOVE_SEENf 28763
#define L1_XOFF_SEENf 28764
#define L1_XON_ACT_SEENf 28765
#define L2f 28766
#define L2__ASSOCIATED_DATAf 28767
#define L2__CLASS_IDf 28768
#define L2__CLASS_ID_FULLf 28769
#define L2__CLASS_ID_MSBf 28770
#define L2__CPUf 28771
#define L2__DATAf 28772
#define L2__DATA_0f 28773
#define L2__DATA_1_Af 28774
#define L2__DATA_1_Bf 28775
#define L2__DATA_Af 28776
#define L2__DATA_Bf 28777
#define L2__DESTINATIONf 28778
#define L2__DEST_MACf 28779
#define L2__DEST_TYPEf 28780
#define L2__DST_CPUf 28781
#define L2__DST_DISCARDf 28782
#define L2__DUMMYf 28783
#define L2__DUMMY0f 28784
#define L2__DUMMY1f 28785
#define L2__DUMMY_0f 28786
#define L2__DUMMY_1f 28787
#define L2__DUMMY_2f 28788
#define L2__DUMMY_INDEXf 28789
#define L2__EH_QUEUE_TAGf 28790
#define L2__EH_TAG_TYPEf 28791
#define L2__EH_TMf 28792
#define L2__HASH_LSBf 28793
#define L2__KEYf 28794
#define L2__KEY_0f 28795
#define L2__L2MC_PTRf 28796
#define L2__L3f 28797
#define L2__L3MC_PTRf 28798
#define L2__LIMIT_COUNTEDf 28799
#define L2__MAC_ADDRf 28800
#define L2__MAC_BLOCK_INDEXf 28801
#define L2__MIRRORf 28802
#define L2__MIRROR0f 28803
#define L2__MIRROR1f 28804
#define L2__MODULE_IDf 28805
#define L2__PENDINGf 28806
#define L2__PORT_NUMf 28807
#define L2__PRIf 28808
#define L2__REMOTEf 28809
#define L2__REMOTE_TRUNKf 28810
#define L2__RESERVEDf 28811
#define L2__RESERVED_100f 28812
#define L2__RESERVED_102_100f 28813
#define L2__RESERVED_102_102f 28814
#define L2__RESERVED_2f 28815
#define L2__RESERVED_207_139f 28816
#define L2__RESERVED_69_68f 28817
#define L2__RPEf 28818
#define L2__RSVD_VFIf 28819
#define L2__RSVD_VPGf 28820
#define L2__SCPf 28821
#define L2__SIRIUS_Q_TAGf 28822
#define L2__SRC_DISCARDf 28823
#define L2__STATIC_BITf 28824
#define L2__Tf 28825
#define L2__TGIDf 28826
#define L2__TRILL_NETWORK_RECEIVERS_PRESENTf 28827
#define L2__VFIf 28828
#define L2__VFI_RESERVEDf 28829
#define L2__VIDf 28830
#define L2__VID_VALIDf 28831
#define L2__VLAN_IDf 28832
#define L2__VPGf 28833
#define L2__VPG_TYPEf 28834
#define L2DEPTHf 28835
#define L2DH_ENf 28836
#define L2DST_DISCARDf 28837
#define L2DST_HIT_ENABLEf 28838
#define L2GRE__BC_DROPf 28839
#define L2GRE__CLASS_IDf 28840
#define L2GRE__CNTAG_DELETE_PRI_BITMAPf 28841
#define L2GRE__DELETE_VNTAGf 28842
#define L2GRE__DIPf 28843
#define L2GRE__DISABLE_VLAN_CHECKf 28844
#define L2GRE__DISABLE_VP_PRUNINGf 28845
#define L2GRE__DVP_IS_NETWORK_PORTf 28846
#define L2GRE__EH_QUEUE_TAGf 28847
#define L2GRE__EH_TAG_TYPEf 28848
#define L2GRE__EN_EFILTERf 28849
#define L2GRE__FLEX_CTR_BASE_COUNTER_IDXf 28850
#define L2GRE__FLEX_CTR_OFFSET_MODEf 28851
#define L2GRE__FLEX_CTR_POOL_NUMBERf 28852
#define L2GRE__MTU_ENABLEf 28853
#define L2GRE__MTU_VALUEf 28854
#define L2GRE__RESERVED_0f 28855
#define L2GRE__RESERVED_1f 28856
#define L2GRE__RESERVED_EH_TMf 28857
#define L2GRE__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 28858
#define L2GRE__RSVD_FLEX_CTR_POOL_NUMBERf 28859
#define L2GRE__RSVD_TUNNEL_INDEXf 28860
#define L2GRE__TUNNEL_INDEXf 28861
#define L2GRE__UMC_DROPf 28862
#define L2GRE__UUC_DROPf 28863
#define L2GRE__VLAN_MEMBERSHIP_PROFILEf 28864
#define L2GRE_DEFAULT_SVP_ENABLEf 28865
#define L2GRE_DIP__DATAf 28866
#define L2GRE_DIP__DIPf 28867
#define L2GRE_DIP__FLEX_CTR_BASE_COUNTER_IDXf 28868
#define L2GRE_DIP__FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 28869
#define L2GRE_DIP__FLEX_CTR_OFFSET_MODEf 28870
#define L2GRE_DIP__FLEX_CTR_POOL_NUMBERf 28871
#define L2GRE_DIP__FLEX_CTR_POOL_NUMBER_RESERVEDf 28872
#define L2GRE_DIP__HASH_LSBf 28873
#define L2GRE_DIP__KEYf 28874
#define L2GRE_DIP__NETWORK_RECEIVERS_PRESENTf 28875
#define L2GRE_DIP__RESERVED_0f 28876
#define L2GRE_DIP__RESERVED_104_61f 28877
#define L2GRE_DIP__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 28878
#define L2GRE_DIP__RSVD_FLEX_CTR_POOL_NUMBERf 28879
#define L2GRE_DIP__USE_OUTER_HEADER_PHBf 28880
#define L2GRE_PAYLOAD_HASH_SELECT_Af 28881
#define L2GRE_PAYLOAD_HASH_SELECT_Bf 28882
#define L2GRE_PAYLOAD_L2_BITMAP_Af 28883
#define L2GRE_PAYLOAD_L2_BITMAP_Bf 28884
#define L2GRE_PAYLOAD_L3_BITMAP_Af 28885
#define L2GRE_PAYLOAD_L3_BITMAP_Bf 28886
#define L2GRE_SIP__DATAf 28887
#define L2GRE_SIP__HASH_LSBf 28888
#define L2GRE_SIP__KEYf 28889
#define L2GRE_SIP__RESERVED_0f 28890
#define L2GRE_SIP__RESERVED_104_55f 28891
#define L2GRE_SIP__RSVD_SVPf 28892
#define L2GRE_SIP__SIPf 28893
#define L2GRE_SIP__SVPf 28894
#define L2GRE_SIP__SVP_RESERVEDf 28895
#define L2GRE_SIP_LOOKUP_FAIL_COPY_TOCPUf 28896
#define L2GRE_TERMINATION_ALLOWEDf 28897
#define L2GRE_TUNNEL_GRE_KEY_MASK_Af 28898
#define L2GRE_TUNNEL_GRE_KEY_MASK_Bf 28899
#define L2GRE_TUNNEL_USE_GRE_KEY_Af 28900
#define L2GRE_TUNNEL_USE_GRE_KEY_Bf 28901
#define L2GRE_VFI__DATAf 28902
#define L2GRE_VFI__DVPf 28903
#define L2GRE_VFI__DVP_RESERVEDf 28904
#define L2GRE_VFI__HASH_LSBf 28905
#define L2GRE_VFI__KEYf 28906
#define L2GRE_VFI__RESERVED_0f 28907
#define L2GRE_VFI__RESERVED_104_97f 28908
#define L2GRE_VFI__RSVD_DVPf 28909
#define L2GRE_VFI__RSVD_VFIf 28910
#define L2GRE_VFI__SD_TAG_ACTION_IF_NOT_PRESENTf 28911
#define L2GRE_VFI__SD_TAG_ACTION_IF_PRESENTf 28912
#define L2GRE_VFI__SD_TAG_DOT1P_MAPPING_PTRf 28913
#define L2GRE_VFI__SD_TAG_DOT1P_PRI_SELECTf 28914
#define L2GRE_VFI__SD_TAG_NEW_CFIf 28915
#define L2GRE_VFI__SD_TAG_NEW_PRIf 28916
#define L2GRE_VFI__SD_TAG_REMARK_CFIf 28917
#define L2GRE_VFI__SD_TAG_TPID_INDEXf 28918
#define L2GRE_VFI__SD_TAG_VIDf 28919
#define L2GRE_VFI__VFIf 28920
#define L2GRE_VFI__VFI_RESERVEDf 28921
#define L2GRE_VFI__VPNIDf 28922
#define L2GRE_VFI_LOOKUP_KEY_TYPEf 28923
#define L2GRE_VPNID__DATAf 28924
#define L2GRE_VPNID__HASH_LSBf 28925
#define L2GRE_VPNID__KEYf 28926
#define L2GRE_VPNID__RESERVED_0f 28927
#define L2GRE_VPNID__RESERVED_104_86f 28928
#define L2GRE_VPNID__RSVD_VFIf 28929
#define L2GRE_VPNID__SIPf 28930
#define L2GRE_VPNID__VFIf 28931
#define L2GRE_VPNID__VFI_RESERVEDf 28932
#define L2GRE_VPNID__VPNIDf 28933
#define L2GRE_VPNID_LOOKUP_FAIL_COPY_TOCPUf 28934
#define L2GRE_VPNID_LOOKUP_KEY_TYPEf 28935
#define L2L3RSPFIFOCOUNT_GTE_HITHRf 28936
#define L2L3RSPFIFO_FULLf 28937
#define L2L3RSPFIFO_OVERFLOWf 28938
#define L2L3RSPFIFO_TMf 28939
#define L2L3_PCGf 28940
#define L2L3_PSGf 28941
#define L2LU_CLK_ENFORCEf 28942
#define L2MC_CLK_ENFORCEf 28943
#define L2MC_DCMf 28944
#define L2MC_HI_TMf 28945
#define L2MC_INTRf 28946
#define L2MC_LO_TMf 28947
#define L2MC_MASK_LENf 28948
#define L2MC_PARITY_ENf 28949
#define L2MC_PAR_ERRf 28950
#define L2MC_PMf 28951
#define L2MC_PSM_VDDf 28952
#define L2MC_PTRf 28953
#define L2MC_TMf 28954
#define L2MODFIFO_NOTEMPTYf 28955
#define L2MODFIFO_OVERFLOWf 28956
#define L2MODFIFO_PUSH_ENf 28957
#define L2MODFIFO_SHOW_CUR_COUNTf 28958
#define L2MODFIFO_UNDERRUNf 28959
#define L2MODMEM0_TMf 28960
#define L2MODMEM1_TMf 28961
#define L2MODMEM_TMf 28962
#define L2MOD_TBL_INDEXf 28963
#define L2R_LOS_CHAR_CNTf 28964
#define L2R_LOS_CHAR_CNT_RESETf 28965
#define L2R_LOS_ENABLEf 28966
#define L2R_TX_LOS_SELECTf 28967
#define L2SEARCH72_INST_OPCf 28968
#define L2SRC_DISCARDf 28969
#define L2SRC_STATIC_MOVEf 28970
#define L2_ACCUM_COMP_MEM_0f 28971
#define L2_ACCUM_COMP_MEM_1f 28972
#define L2_ACL_144_ENf 28973
#define L2_ACL_ENf 28974
#define L2_ACL_PAYLOAD_MODEf 28975
#define L2_ACTIONS__CLASS_IDf 28976
#define L2_ACTIONS__HG_LEARN_OVERRIDEf 28977
#define L2_ACTIONS__INTF_NUMf 28978
#define L2_ACTIONS__L3_UC_DA_DISABLEf 28979
#define L2_ACTIONS__L3_UC_SA_DISABLEf 28980
#define L2_ACTIONS__L3_UC_TTL_DISABLEf 28981
#define L2_ACTIONS__L3_UC_VLAN_DISABLEf 28982
#define L2_ACTIONS__MAC_ADDRESSf 28983
#define L2_ACTIONS__RESERVEDf 28984
#define L2_ACTIONS__VNTAGf 28985
#define L2_ACTIONS__VNTAG_ACTIONf 28986
#define L2_AND_VLAN_MAC_HASH_SELECTf 28987
#define L2_BITMAPf 28988
#define L2_BITMAP0f 28989
#define L2_BITMAP1f 28990
#define L2_BITMAP_127_96_CAPTf 28991
#define L2_BITMAP_127_96_MASKf 28992
#define L2_BITMAP_127_96_VALUEf 28993
#define L2_BITMAP_159_128_CAPTf 28994
#define L2_BITMAP_159_128_MASKf 28995
#define L2_BITMAP_159_128_VALUEf 28996
#define L2_BITMAP_169_160_CAPTf 28997
#define L2_BITMAP_169_160_MASKf 28998
#define L2_BITMAP_169_160_VALUEf 28999
#define L2_BITMAP_169_85f 29000
#define L2_BITMAP_169_85_PASSf 29001
#define L2_BITMAP_31_0_CAPTf 29002
#define L2_BITMAP_31_0_MASKf 29003
#define L2_BITMAP_31_0_VALUEf 29004
#define L2_BITMAP_38_32_CAPTf 29005
#define L2_BITMAP_38_32_MASKf 29006
#define L2_BITMAP_38_32_VALUEf 29007
#define L2_BITMAP_63_32_CAPTf 29008
#define L2_BITMAP_63_32_MASKf 29009
#define L2_BITMAP_63_32_VALUEf 29010
#define L2_BITMAP_84_0f 29011
#define L2_BITMAP_84_4_PASSf 29012
#define L2_BITMAP_95_64_CAPTf 29013
#define L2_BITMAP_95_64_MASKf 29014
#define L2_BITMAP_95_64_VALUEf 29015
#define L2_BITMAP_COPY_TO_CPUf 29016
#define L2_BITMAP_EXT_UC_ACCEPTf 29017
#define L2_BITMAP_HIf 29018
#define L2_BITMAP_INT_UC_ACCEPTf 29019
#define L2_BITMAP_LOf 29020
#define L2_BITMAP_PASSf 29021
#define L2_BITMAP_UC_BUFF_SHAREDf 29022
#define L2_BITMAP_W0f 29023
#define L2_BITMAP_W1f 29024
#define L2_BITMAP_W2f 29025
#define L2_BK_CORRECTED_ERRORf 29026
#define L2_BK_CORRECTED_ERROR_DISINTf 29027
#define L2_BK_ECC_ERROR_ADDRESSf 29028
#define L2_BK_ENABLE_ECCf 29029
#define L2_BK_FORCE_UNCORRECTABLE_ERRORf 29030
#define L2_BK_TMf 29031
#define L2_BK_UNCORRECTED_ERRORf 29032
#define L2_BK_UNCORRECTED_ERROR_DISINTf 29033
#define L2_BP_CORRECTED_ERRORf 29034
#define L2_BP_CORRECTED_ERROR_DISINTf 29035
#define L2_BP_ECC_ERROR_ADDRESSf 29036
#define L2_BP_ENABLE_ECCf 29037
#define L2_BP_FORCE_UNCORRECTABLE_ERRORf 29038
#define L2_BP_TMf 29039
#define L2_BP_UNCORRECTED_ERRORf 29040
#define L2_BP_UNCORRECTED_ERROR_DISINTf 29041
#define L2_BULK_COMPLETEf 29042
#define L2_BULK_ENf 29043
#define L2_BYTE_CNT_Ff 29044
#define L2_BYTE_CNT_Rf 29045
#define L2_CHILD_STATE1f 29046
#define L2_CHILD_WEIGHT_CFGf 29047
#define L2_CHILD_WEIGHT_WORKINGf 29048
#define L2_CNTf 29049
#define L2_COPY0f 29050
#define L2_COPY1f 29051
#define L2_CREDITMEM_0f 29052
#define L2_CREDITMEM_1f 29053
#define L2_DELETEf 29054
#define L2_DEQUEUE_PKT_SIZEf 29055
#define L2_DEQ_EMPTY_SEENf 29056
#define L2_DONEf 29057
#define L2_DONT_UPDATE_MIN_IF_MIN_FLAG_0f 29058
#define L2_DONT_UPDATE_MIN_IF_MIN_FLAG_1f 29059
#define L2_DONT_UPDATE_MIN_ON_WERRf 29060
#define L2_DST_HASH_ENABLEf 29061
#define L2_EMPTY_SEEN_ADDRESSf 29062
#define L2_ENDPOINT_ID_PARITY_ENf 29063
#define L2_ENQ_ACT_SEENf 29064
#define L2_ENTRYf 29065
#define L2_ENTRY_1f 29066
#define L2_ENTRY_2f 29067
#define L2_ENTRY_DATAf 29068
#define L2_ENTRY_INTRf 29069
#define L2_ENTRY_KEY_TYPEf 29070
#define L2_ENTRY_PAR_ERRf 29071
#define L2_ENTRY_SIZEf 29072
#define L2_ERRf 29073
#define L2_ERRORf 29074
#define L2_ETHER_TYPEf 29075
#define L2_ETHER_TYPE_MASKf 29076
#define L2_ETH_TYPE_ENABLEf 29077
#define L2_FIELD_BITMAP_Af 29078
#define L2_FIELD_BITMAP_Bf 29079
#define L2_FIRST_LOOKUP_HITf 29080
#define L2_FWD_ENf 29081
#define L2_HITDA_CCMf 29082
#define L2_HITDA_RMf 29083
#define L2_HITSA_CCMf 29084
#define L2_HITSA_RMf 29085
#define L2_HIT_BIT_MODEf 29086
#define L2_INSERTf 29087
#define L2_IS_IS_ETHERTYPEf 29088
#define L2_IS_IS_ETHERTYPE_ENABLEf 29089
#define L2_IS_IS_PARSE_MODEf 29090
#define L2_KEYf 29091
#define L2_KEY_TYPE_FIRST_LOOKUPf 29092
#define L2_KEY_TYPE_SECOND_LOOKUPf 29093
#define L2_KEY_UNUSEDf 29094
#define L2_LA_TMf 29095
#define L2_LEARNf 29096
#define L2_LEARN_INSERT_FAILUREf 29097
#define L2_LOCK_ON_PACKETf 29098
#define L2_LOCK_ON_SEGMENTf 29099
#define L2_LOOKUP_TYPE_VLAN_OR_VFIf 29100
#define L2_LOWER_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 29101
#define L2_LOWER_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 29102
#define L2_LOWER_MIN_SHAPER_REFRESH_CYCLE_INTERRUPTf 29103
#define L2_LOWER_MIN_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 29104
#define L2_MAC_DA_ENABLEf 29105
#define L2_MAC_SA_ENABLEf 29106
#define L2_MASKf 29107
#define L2_MAXf 29108
#define L2_MAX_LOWER_LAST_REFRESH_ADDRf 29109
#define L2_MAX_LOWER_REFRESH_INTERVALf 29110
#define L2_MAX_REFRESH_ENABLEf 29111
#define L2_MAX_UPPER_LAST_REFRESH_ADDRf 29112
#define L2_MAX_UPPER_REFRESH_INTERVALf 29113
#define L2_MB_TMf 29114
#define L2_MC_ENABLEf 29115
#define L2_MC_ENBf 29116
#define L2_MEMWRf 29117
#define L2_MINf 29118
#define L2_MIN_ACT_SEENf 29119
#define L2_MIN_LOWER_LAST_REFRESH_ADDRf 29120
#define L2_MIN_LOWER_REFRESH_INTERVALf 29121
#define L2_MIN_NEXTf 29122
#define L2_MIN_REFRESH_ENABLEf 29123
#define L2_MIN_UPPER_LAST_REFRESH_ADDRf 29124
#define L2_MIN_UPPER_REFRESH_INTERVALf 29125
#define L2_MISS_DROPf 29126
#define L2_MISS_TOCPUf 29127
#define L2_MOD_FIFO_ENABLEf 29128
#define L2_MOD_FIFO_ENABLE_AGEf 29129
#define L2_MOD_FIFO_ENABLE_L2_DELETEf 29130
#define L2_MOD_FIFO_ENABLE_L2_INSERTf 29131
#define L2_MOD_FIFO_ENABLE_LEARNf 29132
#define L2_MOD_FIFO_ENABLE_MEMWRf 29133
#define L2_MOD_FIFO_ENABLE_PPA_DELETEf 29134
#define L2_MOD_FIFO_ENABLE_PPA_REPLACEf 29135
#define L2_MOD_FIFO_INTRf 29136
#define L2_MOD_FIFO_LOCKf 29137
#define L2_MOD_FIFO_NOT_EMPTYf 29138
#define L2_MOD_FIFO_PARITY_ENf 29139
#define L2_MOD_FIFO_PMf 29140
#define L2_MOD_FIFO_RECORDf 29141
#define L2_MOD_FIFO_TMf 29142
#define L2_MOD_FIFO_TM0f 29143
#define L2_MOD_FIFO_TM1f 29144
#define L2_MTU_FAIL_DROPf 29145
#define L2_N0_CORRECTED_ERRORf 29146
#define L2_N0_CORRECTED_ERROR_DISINTf 29147
#define L2_N0_ECC_ERROR_ADDRESSf 29148
#define L2_N0_ENABLE_ECCf 29149
#define L2_N0_FORCE_UNCORRECTABLE_ERRORf 29150
#define L2_N0_TMf 29151
#define L2_N0_UNCORRECTED_ERRORf 29152
#define L2_N0_UNCORRECTED_ERROR_DISINTf 29153
#define L2_N1_CORRECTED_ERRORf 29154
#define L2_N1_CORRECTED_ERROR_DISINTf 29155
#define L2_N1_ECC_ERROR_ADDRESSf 29156
#define L2_N1_ENABLE_ECCf 29157
#define L2_N1_FORCE_UNCORRECTABLE_ERRORf 29158
#define L2_N1_TMf 29159
#define L2_N1_UNCORRECTED_ERRORf 29160
#define L2_N1_UNCORRECTED_ERROR_DISINTf 29161
#define L2_N2_CORRECTED_ERRORf 29162
#define L2_N2_CORRECTED_ERROR_DISINTf 29163
#define L2_N2_ECC_ERROR_ADDRESSf 29164
#define L2_N2_ENABLE_ECCf 29165
#define L2_N2_FORCE_UNCORRECTABLE_ERRORf 29166
#define L2_N2_TMf 29167
#define L2_N2_UNCORRECTED_ERRORf 29168
#define L2_N2_UNCORRECTED_ERROR_DISINTf 29169
#define L2_NG_CORRECTED_ERRORf 29170
#define L2_NG_CORRECTED_ERROR_DISINTf 29171
#define L2_NG_ECC_ERROR_ADDRESSf 29172
#define L2_NG_ENABLE_ECCf 29173
#define L2_NG_FORCE_UNCORRECTABLE_ERRORf 29174
#define L2_NG_TMf 29175
#define L2_NG_UNCORRECTED_ERRORf 29176
#define L2_NG_UNCORRECTED_ERROR_DISINTf 29177
#define L2_NM_CORRECTED_ERRORf 29178
#define L2_NM_CORRECTED_ERROR_DISINTf 29179
#define L2_NM_ECC_ERROR_ADDRESSf 29180
#define L2_NM_ENABLE_ECCf 29181
#define L2_NM_FORCE_UNCORRECTABLE_ERRORf 29182
#define L2_NM_TMf 29183
#define L2_NM_UNCORRECTED_ERRORf 29184
#define L2_NM_UNCORRECTED_ERROR_DISINTf 29185
#define L2_NON_UCAST_DROPf 29186
#define L2_NON_UCAST_TOCPUf 29187
#define L2_PACKET_FORMATf 29188
#define L2_PARENTf 29189
#define L2_PAYLOADf 29190
#define L2_PFMf 29191
#define L2_PKT_CNT_Ff 29192
#define L2_PKT_CNT_Rf 29193
#define L2_PROTOCOL_PKTf 29194
#define L2_PROTOCOL_PKT_DROPf 29195
#define L2_PROTOCOL_TO_CPUf 29196
#define L2_RECORD_OVERFLOW_ENABLEf 29197
#define L2_SCHEDULED_FROM_MIN_SEENf 29198
#define L2_SCHEDULED_FROM_SP_SEENf 29199
#define L2_SCHEDULED_FROM_WERR_SEENf 29200
#define L2_SECOND_LOOKUP_HITf 29201
#define L2_SHAPER_ACT_SEENf 29202
#define L2_SHAPER_REMOVE_SEENf 29203
#define L2_SRC_HASH_ENABLEf 29204
#define L2_SWITCHf 29205
#define L2_TAB_POST_PRE_OP_SPACINGf 29206
#define L2_TAGGED_ENABLEf 29207
#define L2_TAG_STATUSf 29208
#define L2_TAG_STATUS_MASKf 29209
#define L2_TUNNEL_DSCP_REMARK_SELf 29210
#define L2_TUNNEL_PAYLOAD_IGMP_ENABLEf 29211
#define L2_TYPEf 29212
#define L2_TYPE_MASKf 29213
#define L2_UPPER_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 29214
#define L2_UPPER_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 29215
#define L2_UPPER_MIN_SHAPER_REFRESH_CYCLE_INTERRUPTf 29216
#define L2_UPPER_MIN_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 29217
#define L2_USER_ENTRY_DATA_INTRf 29218
#define L2_USER_ENTRY_DATA_PARITY_ENf 29219
#define L2_VLAN_HASH_ENABLEf 29220
#define L2_VLAN_ID_ENABLEf 29221
#define L2_VLAN_PRI_ENABLEf 29222
#define L2_WERR_NEXTf 29223
#define L2_XOFFf 29224
#define L2_XOFF_REMOVE_SEENf 29225
#define L2_XOFF_SEENf 29226
#define L2_XON_ACT_SEENf 29227
#define L3f 29228
#define L32Bf 29229
#define L3__CLASS_IDf 29230
#define L3__DVPf 29231
#define L3__DVP_VALIDf 29232
#define L3__EH_QUEUE_TAGf 29233
#define L3__EH_TAG_TYPEf 29234
#define L3__EH_TMf 29235
#define L3__ETAG_DEf 29236
#define L3__ETAG_DOT1P_MAPPING_PTRf 29237
#define L3__ETAG_PCPf 29238
#define L3__ETAG_PCP_DE_SOURCEf 29239
#define L3__FLEX_CTR_BASE_COUNTER_IDXf 29240
#define L3__FLEX_CTR_OFFSET_MODEf 29241
#define L3__FLEX_CTR_POOL_NUMBERf 29242
#define L3__HG_HDR_SELf 29243
#define L3__HG_LEARN_OVERRIDEf 29244
#define L3__INTF_NUMf 29245
#define L3__IVIDf 29246
#define L3__L3MC_USE_CONFIGURED_MACf 29247
#define L3__L3_DA_DISABLEf 29248
#define L3__L3_SA_DISABLEf 29249
#define L3__L3_TTL_DISABLEf 29250
#define L3__L3_UC_DA_DISABLEf 29251
#define L3__L3_UC_SA_DISABLEf 29252
#define L3__L3_UC_TTL_DISABLEf 29253
#define L3__L3_UC_VLAN_DISABLEf 29254
#define L3__L3_VLAN_DISABLEf 29255
#define L3__MAC_ADDRESSf 29256
#define L3__OVIDf 29257
#define L3__RESERVEDf 29258
#define L3__RESERVED_0f 29259
#define L3__RESERVED_1f 29260
#define L3__RESERVED_2f 29261
#define L3__RSVD_DVPf 29262
#define L3__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 29263
#define L3__RSVD_FLEX_CTR_POOL_NUMBERf 29264
#define L3__USE_VINTF_CTR_IDXf 29265
#define L3__VINTF_CTR_IDXf 29266
#define L3__VNTAG_ACTIONSf 29267
#define L3__VNTAG_DST_VIFf 29268
#define L3__VNTAG_FORCE_Lf 29269
#define L3__VNTAG_Pf 29270
#define L3DEPTHf 29271
#define L3ERR_CPU_COSf 29272
#define L3ERR_TOCPUf 29273
#define L3IIF_URPF_SELECTf 29274
#define L3IPMCf 29275
#define L3LU_CLK_ENFORCEf 29276
#define L3LU_ERB_INTRf 29277
#define L3MC__DVPf 29278
#define L3MC__DVP_VALIDf 29279
#define L3MC__EH_QUEUE_TAGf 29280
#define L3MC__EH_TAG_TYPEf 29281
#define L3MC__EH_TMf 29282
#define L3MC__ETAG_DEf 29283
#define L3MC__ETAG_DOT1P_MAPPING_PTRf 29284
#define L3MC__ETAG_PCPf 29285
#define L3MC__ETAG_PCP_DE_SOURCEf 29286
#define L3MC__FLEX_CTR_BASE_COUNTER_IDXf 29287
#define L3MC__FLEX_CTR_OFFSET_MODEf 29288
#define L3MC__FLEX_CTR_POOL_NUMBERf 29289
#define L3MC__HG_HDR_SELf 29290
#define L3MC__INTF_NUMf 29291
#define L3MC__L2_DROPf 29292
#define L3MC__L2_MC_DA_DISABLEf 29293
#define L3MC__L2_MC_SA_DISABLEf 29294
#define L3MC__L2_MC_VLAN_DISABLEf 29295
#define L3MC__L3MC_USE_CONFIGURED_MACf 29296
#define L3MC__L3_DROPf 29297
#define L3MC__L3_MC_DA_DISABLEf 29298
#define L3MC__L3_MC_SA_DISABLEf 29299
#define L3MC__L3_MC_TTL_DISABLEf 29300
#define L3MC__L3_MC_VLAN_DISABLEf 29301
#define L3MC__MAC_ADDRESSf 29302
#define L3MC__RESERVEDf 29303
#define L3MC__RESERVED_0f 29304
#define L3MC__RSVD_DVPf 29305
#define L3MC__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 29306
#define L3MC__RSVD_FLEX_CTR_POOL_NUMBERf 29307
#define L3MC__VNTAG_ACTIONSf 29308
#define L3MC__VNTAG_DST_VIFf 29309
#define L3MC__VNTAG_FORCE_Lf 29310
#define L3MC__VNTAG_Pf 29311
#define L3MC_INDEXf 29312
#define L3MC_INDEX_0f 29313
#define L3MC_INDEX_1f 29314
#define L3MC_INDEX_2f 29315
#define L3MC_INDEX_3f 29316
#define L3MC_PAR_ERRf 29317
#define L3MC_PSGf 29318
#define L3PKT_ERR_CPU_COSf 29319
#define L3PKT_ERR_TOCPUf 29320
#define L3SH_ENf 29321
#define L3SRC_HIT_ENABLEf 29322
#define L3SW_CHANGE_MACDA_OR_VLANf 29323
#define L3SW_L2_FIELDS_SETf 29324
#define L3SW_L2_FIELDS_SET_ENABLEf 29325
#define L3TUNNEL_PDAf 29326
#define L3TUNNEL_PMf 29327
#define L3TUNNEL_TMf 29328
#define L3TUNNEL_WWf 29329
#define L3UCf 29330
#define L3UC_TTL1_ERR_TOCPUf 29331
#define L3UC_TTL_ERR_TOCPUf 29332
#define L3UC_TUNNEL_TYPEf 29333
#define L3VPNDEFAULTROUTINGf 29334
#define L3_BITMAPf 29335
#define L3_BITMAP0f 29336
#define L3_BITMAP1f 29337
#define L3_BITMAP2f 29338
#define L3_BITMAP_127_96_CAPTf 29339
#define L3_BITMAP_127_96_MASKf 29340
#define L3_BITMAP_127_96_VALUEf 29341
#define L3_BITMAP_159_128_CAPTf 29342
#define L3_BITMAP_159_128_MASKf 29343
#define L3_BITMAP_159_128_VALUEf 29344
#define L3_BITMAP_169_160_CAPTf 29345
#define L3_BITMAP_169_160_MASKf 29346
#define L3_BITMAP_169_160_VALUEf 29347
#define L3_BITMAP_169_85f 29348
#define L3_BITMAP_169_85_PASSf 29349
#define L3_BITMAP_31_0_CAPTf 29350
#define L3_BITMAP_31_0_MASKf 29351
#define L3_BITMAP_31_0_VALUEf 29352
#define L3_BITMAP_38_32_CAPTf 29353
#define L3_BITMAP_38_32_MASKf 29354
#define L3_BITMAP_38_32_VALUEf 29355
#define L3_BITMAP_63_32_CAPTf 29356
#define L3_BITMAP_63_32_MASKf 29357
#define L3_BITMAP_63_32_VALUEf 29358
#define L3_BITMAP_84_0f 29359
#define L3_BITMAP_84_1_PASSf 29360
#define L3_BITMAP_95_64_CAPTf 29361
#define L3_BITMAP_95_64_MASKf 29362
#define L3_BITMAP_95_64_VALUEf 29363
#define L3_BITMAP_COPY_TO_CPUf 29364
#define L3_BITMAP_HIf 29365
#define L3_BITMAP_LOf 29366
#define L3_BITMAP_PASSf 29367
#define L3_BITMAP_W0f 29368
#define L3_BITMAP_W1f 29369
#define L3_BITMAP_W2f 29370
#define L3_BK_CORRECTED_ERRORf 29371
#define L3_BK_CORRECTED_ERROR_DISINTf 29372
#define L3_BK_ECC_ERROR_ADDRESSf 29373
#define L3_BK_ENABLE_ECCf 29374
#define L3_BK_FORCE_UNCORRECTABLE_ERRORf 29375
#define L3_BK_TMf 29376
#define L3_BK_UNCORRECTED_ERRORf 29377
#define L3_BK_UNCORRECTED_ERROR_DISINTf 29378
#define L3_BP_CORRECTED_ERRORf 29379
#define L3_BP_CORRECTED_ERROR_DISINTf 29380
#define L3_BP_ECC_ERROR_ADDRESSf 29381
#define L3_BP_ENABLE_ECCf 29382
#define L3_BP_FORCE_UNCORRECTABLE_ERRORf 29383
#define L3_BP_TMf 29384
#define L3_BP_UNCORRECTED_ERRORf 29385
#define L3_BP_UNCORRECTED_ERROR_DISINTf 29386
#define L3_CURR_LSBf 29387
#define L3_DEFIP_128_DATA_PAR_ERRf 29388
#define L3_DEFIP_128_PAR_ERRf 29389
#define L3_DEFIP_ALPM_PARITY_ENf 29390
#define L3_DEFIP_AUX_PARITY_ENf 29391
#define L3_DEFIP_CAMf 29392
#define L3_DEFIP_CAM_ENABLEf 29393
#define L3_DEFIP_DATA_INTRf 29394
#define L3_DEFIP_DATA_PARITY_ENf 29395
#define L3_DEFIP_DATA_PAR_ERRf 29396
#define L3_DEFIP_HIT_DCMf 29397
#define L3_DEFIP_HIT_PDAf 29398
#define L3_DEFIP_HIT_PMf 29399
#define L3_DEFIP_HIT_TMf 29400
#define L3_DEFIP_PAIR_128_HIT_DCMf 29401
#define L3_DEFIP_PAIR_128_HIT_PMf 29402
#define L3_DEFIP_PAIR_128_HIT_TMf 29403
#define L3_DEFIP_PAR_ERRf 29404
#define L3_DONEf 29405
#define L3_ECMP_COUNT_TMf 29406
#define L3_ECMP_GROUP_DST_PMf 29407
#define L3_ECMP_GROUP_DST_TMf 29408
#define L3_ECMP_GROUP_PARITY_ENf 29409
#define L3_ECMP_GROUP_PAR_ERRf 29410
#define L3_ECMP_GROUP_SRC_PMf 29411
#define L3_ECMP_GROUP_SRC_TMf 29412
#define L3_ECMP_PARITY_ENf 29413
#define L3_ECMP_PAR_ERRf 29414
#define L3_ECMP_PMf 29415
#define L3_ECMP_TMf 29416
#define L3_ECMP_WWf 29417
#define L3_ENTRYf 29418
#define L3_ENTRY_INTRf 29419
#define L3_ENTRY_PAR_ERRf 29420
#define L3_ENTRY_SIZEf 29421
#define L3_FIELDSf 29422
#define L3_FIELDS_MASKf 29423
#define L3_HASH_ENABLEf 29424
#define L3_HASH_SELECTf 29425
#define L3_HEADER_OFFSETf 29426
#define L3_HIT_DCMf 29427
#define L3_HIT_PMf 29428
#define L3_HIT_TMf 29429
#define L3_IIFf 29430
#define L3_IIF_0D0_PMf 29431
#define L3_IIF_0D0_TMf 29432
#define L3_IIF_0D1_PMf 29433
#define L3_IIF_0D1_TMf 29434
#define L3_IIF_2f 29435
#define L3_IIF_CORRUPT_ENf 29436
#define L3_IIF_ENABLEf 29437
#define L3_IIF_PARITY_ENf 29438
#define L3_IIF_PAR_ENf 29439
#define L3_IIF_PAR_ERRf 29440
#define L3_IIF_PMf 29441
#define L3_IIF_PROFILE_CORRUPT_ENf 29442
#define L3_IIF_PROFILE_INDEXf 29443
#define L3_IIF_PROFILE_PAR_ENf 29444
#define L3_IIF_PROFILE_PMf 29445
#define L3_IIF_PROFILE_TMf 29446
#define L3_IIF_TMf 29447
#define L3_IIF_VALIDf 29448
#define L3_IIF_WITH_PSM_VDD_TMf 29449
#define L3_INITIAL_COPY_COUNTf 29450
#define L3_INTF_INTRf 29451
#define L3_INTF_NUMf 29452
#define L3_INTF_TMf 29453
#define L3_INTF_WWf 29454
#define L3_IPMC_1_PARITY_ENf 29455
#define L3_IPMC_1_PAR_ERRf 29456
#define L3_IPMC_1_PMf 29457
#define L3_IPMC_1_TMf 29458
#define L3_IPMC_2_PSM_VDDf 29459
#define L3_IPMC_DCMf 29460
#define L3_IPMC_HI_TMf 29461
#define L3_IPMC_INTRf 29462
#define L3_IPMC_LOWER_PSM_VDDf 29463
#define L3_IPMC_LO_TMf 29464
#define L3_IPMC_PARITY_ENf 29465
#define L3_IPMC_PAR_ERRf 29466
#define L3_IPMC_PMf 29467
#define L3_IPMC_REMAP_PARITY_ENf 29468
#define L3_IPMC_REMAP_PAR_ERRf 29469
#define L3_IPMC_REMAP_PMf 29470
#define L3_IPMC_REMAP_TMf 29471
#define L3_IPMC_TMf 29472
#define L3_IPMC_UPPER_PSM_VDDf 29473
#define L3_IPV4_PFMf 29474
#define L3_IPV6_PFMf 29475
#define L3_KEY_TYPE_FIRST_LOOKUPf 29476
#define L3_KEY_TYPE_SECOND_LOOKUPf 29477
#define L3_LASTf 29478
#define L3_LAST0f 29479
#define L3_LAST1f 29480
#define L3_LOOKUP_STATUSf 29481
#define L3_MC_ENABLEf 29482
#define L3_MC_ENBf 29483
#define L3_MTU_FAILEDf 29484
#define L3_MTU_FAIL_TOCPUf 29485
#define L3_MTU_SIZEf 29486
#define L3_MTU_VALUES_PARITY_ENf 29487
#define L3_MTU_VALUES_PAR_ERRf 29488
#define L3_MTU_VALUES_PMf 29489
#define L3_MTU_VALUES_TMf 29490
#define L3_N0_CORRECTED_ERRORf 29491
#define L3_N0_CORRECTED_ERROR_DISINTf 29492
#define L3_N0_ECC_ERROR_ADDRESSf 29493
#define L3_N0_ENABLE_ECCf 29494
#define L3_N0_FORCE_UNCORRECTABLE_ERRORf 29495
#define L3_N0_TMf 29496
#define L3_N0_UNCORRECTED_ERRORf 29497
#define L3_N0_UNCORRECTED_ERROR_DISINTf 29498
#define L3_N1_CORRECTED_ERRORf 29499
#define L3_N1_CORRECTED_ERROR_DISINTf 29500
#define L3_N1_ECC_ERROR_ADDRESSf 29501
#define L3_N1_ENABLE_ECCf 29502
#define L3_N1_FORCE_UNCORRECTABLE_ERRORf 29503
#define L3_N1_TMf 29504
#define L3_N1_UNCORRECTED_ERRORf 29505
#define L3_N1_UNCORRECTED_ERROR_DISINTf 29506
#define L3_N2_CORRECTED_ERRORf 29507
#define L3_N2_CORRECTED_ERROR_DISINTf 29508
#define L3_N2_ECC_ERROR_ADDRESSf 29509
#define L3_N2_ENABLE_ECCf 29510
#define L3_N2_FORCE_UNCORRECTABLE_ERRORf 29511
#define L3_N2_TMf 29512
#define L3_N2_UNCORRECTED_ERRORf 29513
#define L3_N2_UNCORRECTED_ERROR_DISINTf 29514
#define L3_NEXT_HOPf 29515
#define L3_NEXT_HOP_ENABLEf 29516
#define L3_NEXT_HOP_INTRf 29517
#define L3_NG_CORRECTED_ERRORf 29518
#define L3_NG_CORRECTED_ERROR_DISINTf 29519
#define L3_NG_ECC_ERROR_ADDRESSf 29520
#define L3_NG_ENABLE_ECCf 29521
#define L3_NG_FORCE_UNCORRECTABLE_ERRORf 29522
#define L3_NG_TMf 29523
#define L3_NG_UNCORRECTED_ERRORf 29524
#define L3_NG_UNCORRECTED_ERROR_DISINTf 29525
#define L3_NM_CORRECTED_ERRORf 29526
#define L3_NM_CORRECTED_ERROR_DISINTf 29527
#define L3_NM_ECC_ERROR_ADDRESSf 29528
#define L3_NM_ENABLE_ECCf 29529
#define L3_NM_FORCE_UNCORRECTABLE_ERRORf 29530
#define L3_NM_TMf 29531
#define L3_NM_UNCORRECTED_ERRORf 29532
#define L3_NM_UNCORRECTED_ERROR_DISINTf 29533
#define L3_NUM_REPSf 29534
#define L3_OIFf 29535
#define L3_OIF_0f 29536
#define L3_OIF_0_TYPEf 29537
#define L3_OIF_1f 29538
#define L3_OIF_1_TYPEf 29539
#define L3_OIF_2f 29540
#define L3_OIF_2_TYPEf 29541
#define L3_OIF_3f 29542
#define L3_OIF_3_TYPEf 29543
#define L3_OIF_4f 29544
#define L3_OIF_4_TYPEf 29545
#define L3_OIF_5f 29546
#define L3_OIF_5_TYPEf 29547
#define L3_OIF_6f 29548
#define L3_OIF_6_TYPEf 29549
#define L3_OIF_7f 29550
#define L3_OIF_7_TYPEf 29551
#define L3_OIF_RESERVEDf 29552
#define L3_OVERRIDE_IPMC_DO_VLANf 29553
#define L3_PAYLOADf 29554
#define L3_PROTOCOL_FNf 29555
#define L3_PROTOCOL_FN_PARITY_ENf 29556
#define L3_REPL_PTR0f 29557
#define L3_REPL_PTR1f 29558
#define L3_REPL_TYPEf 29559
#define L3_REPL_TYPE0f 29560
#define L3_REPL_TYPE1f 29561
#define L3_SLOWPATH_TOCPUf 29562
#define L3_START_DONEf 29563
#define L3_TUNNEL_PARITY_ENf 29564
#define L3_TUNNEL_PAR_ERRf 29565
#define L3_TUNNEL_RAM_PARITY_ERRf 29566
#define L3_TYPEf 29567
#define L3_UC_DA_DISABLEf 29568
#define L3_UC_SA_DISABLEf 29569
#define L3_UC_TTL_DISABLEf 29570
#define L3_UC_VLAN_DISABLEf 29571
#define L4DEPTHf 29572
#define L4PORTRANGES_2TCf 29573
#define L4PROTOCOLCODE0f 29574
#define L4PROTOCOLCODE1f 29575
#define L4PROTOCOLCODE10f 29576
#define L4PROTOCOLCODE11f 29577
#define L4PROTOCOLCODE12f 29578
#define L4PROTOCOLCODE13f 29579
#define L4PROTOCOLCODE14f 29580
#define L4PROTOCOLCODE2f 29581
#define L4PROTOCOLCODE3f 29582
#define L4PROTOCOLCODE4f 29583
#define L4PROTOCOLCODE5f 29584
#define L4PROTOCOLCODE6f 29585
#define L4PROTOCOLCODE7f 29586
#define L4PROTOCOLCODE8f 29587
#define L4PROTOCOLCODE9f 29588
#define L4_BK_CORRECTED_ERRORf 29589
#define L4_BK_CORRECTED_ERROR_DISINTf 29590
#define L4_BK_ECC_ERROR_ADDRESSf 29591
#define L4_BK_ENABLE_ECCf 29592
#define L4_BK_FORCE_UNCORRECTABLE_ERRORf 29593
#define L4_BK_TMf 29594
#define L4_BK_UNCORRECTED_ERRORf 29595
#define L4_BK_UNCORRECTED_ERROR_DISINTf 29596
#define L4_BP_CORRECTED_ERRORf 29597
#define L4_BP_CORRECTED_ERROR_DISINTf 29598
#define L4_BP_ECC_ERROR_ADDRESSf 29599
#define L4_BP_ENABLE_ECCf 29600
#define L4_BP_FORCE_UNCORRECTABLE_ERRORf 29601
#define L4_BP_TMf 29602
#define L4_BP_UNCORRECTED_ERRORf 29603
#define L4_BP_UNCORRECTED_ERROR_DISINTf 29604
#define L4_BYTE_CNTf 29605
#define L4_CHECKSUMf 29606
#define L4_CHECKSUM_ERRORf 29607
#define L4_CHECKSUM_ERROR_INTR_ENf 29608
#define L4_DATAf 29609
#define L4_DATA_MASKf 29610
#define L4_DEST_PORTf 29611
#define L4_DEST_PORT_MASKf 29612
#define L4_DSTf 29613
#define L4_DST_PORTf 29614
#define L4_HEADER_OFFSETf 29615
#define L4_N0_CORRECTED_ERRORf 29616
#define L4_N0_CORRECTED_ERROR_DISINTf 29617
#define L4_N0_ECC_ERROR_ADDRESSf 29618
#define L4_N0_ENABLE_ECCf 29619
#define L4_N0_FORCE_UNCORRECTABLE_ERRORf 29620
#define L4_N0_TMf 29621
#define L4_N0_UNCORRECTED_ERRORf 29622
#define L4_N0_UNCORRECTED_ERROR_DISINTf 29623
#define L4_N1_CORRECTED_ERRORf 29624
#define L4_N1_CORRECTED_ERROR_DISINTf 29625
#define L4_N1_ECC_ERROR_ADDRESSf 29626
#define L4_N1_ENABLE_ECCf 29627
#define L4_N1_FORCE_UNCORRECTABLE_ERRORf 29628
#define L4_N1_TMf 29629
#define L4_N1_UNCORRECTED_ERRORf 29630
#define L4_N1_UNCORRECTED_ERROR_DISINTf 29631
#define L4_N2_CORRECTED_ERRORf 29632
#define L4_N2_CORRECTED_ERROR_DISINTf 29633
#define L4_N2_ECC_ERROR_ADDRESSf 29634
#define L4_N2_ENABLE_ECCf 29635
#define L4_N2_FORCE_UNCORRECTABLE_ERRORf 29636
#define L4_N2_TMf 29637
#define L4_N2_UNCORRECTED_ERRORf 29638
#define L4_N2_UNCORRECTED_ERROR_DISINTf 29639
#define L4_NG_CORRECTED_ERRORf 29640
#define L4_NG_CORRECTED_ERROR_DISINTf 29641
#define L4_NG_ECC_ERROR_ADDRESSf 29642
#define L4_NG_ENABLE_ECCf 29643
#define L4_NG_FORCE_UNCORRECTABLE_ERRORf 29644
#define L4_NG_TMf 29645
#define L4_NG_UNCORRECTED_ERRORf 29646
#define L4_NG_UNCORRECTED_ERROR_DISINTf 29647
#define L4_NM_CORRECTED_ERRORf 29648
#define L4_NM_CORRECTED_ERROR_DISINTf 29649
#define L4_NM_ECC_ERROR_ADDRESSf 29650
#define L4_NM_ENABLE_ECCf 29651
#define L4_NM_FORCE_UNCORRECTABLE_ERRORf 29652
#define L4_NM_TMf 29653
#define L4_NM_UNCORRECTED_ERRORf 29654
#define L4_NM_UNCORRECTED_ERROR_DISINTf 29655
#define L4_PAYLOAD_OFFSETf 29656
#define L4_PKT_CNTf 29657
#define L4_PLD_LENf 29658
#define L4_PLD_VALIDf 29659
#define L4_PORT_CHECK_ENABLEf 29660
#define L4_PORT_LOWERf 29661
#define L4_PORT_OR_PREFIX_0f 29662
#define L4_PORT_OR_PREFIX_1f 29663
#define L4_PORT_UPPERf 29664
#define L4_PROTOCOLf 29665
#define L4_SRCf 29666
#define L4_SRC_PORTf 29667
#define L4_SRC_PORT_MASKf 29668
#define L4_VALIDf 29669
#define L4_VALID_MASKf 29670
#define L5DEPTHf 29671
#define L5_BK_CORRECTED_ERRORf 29672
#define L5_BK_CORRECTED_ERROR_DISINTf 29673
#define L5_BK_ECC_ERROR_ADDRESSf 29674
#define L5_BK_ENABLE_ECCf 29675
#define L5_BK_FORCE_UNCORRECTABLE_ERRORf 29676
#define L5_BK_TMf 29677
#define L5_BK_UNCORRECTED_ERRORf 29678
#define L5_BK_UNCORRECTED_ERROR_DISINTf 29679
#define L5_BP_CORRECTED_ERRORf 29680
#define L5_BP_CORRECTED_ERROR_DISINTf 29681
#define L5_BP_ECC_ERROR_ADDRESSf 29682
#define L5_BP_ENABLE_ECCf 29683
#define L5_BP_FORCE_UNCORRECTABLE_ERRORf 29684
#define L5_BP_TMf 29685
#define L5_BP_UNCORRECTED_ERRORf 29686
#define L5_BP_UNCORRECTED_ERROR_DISINTf 29687
#define L5_N0_CORRECTED_ERRORf 29688
#define L5_N0_CORRECTED_ERROR_DISINTf 29689
#define L5_N0_ECC_ERROR_ADDRESSf 29690
#define L5_N0_ENABLE_ECCf 29691
#define L5_N0_FORCE_UNCORRECTABLE_ERRORf 29692
#define L5_N0_TMf 29693
#define L5_N0_UNCORRECTED_ERRORf 29694
#define L5_N0_UNCORRECTED_ERROR_DISINTf 29695
#define L5_N1_CORRECTED_ERRORf 29696
#define L5_N1_CORRECTED_ERROR_DISINTf 29697
#define L5_N1_ECC_ERROR_ADDRESSf 29698
#define L5_N1_ENABLE_ECCf 29699
#define L5_N1_FORCE_UNCORRECTABLE_ERRORf 29700
#define L5_N1_TMf 29701
#define L5_N1_UNCORRECTED_ERRORf 29702
#define L5_N1_UNCORRECTED_ERROR_DISINTf 29703
#define LABELf 29704
#define LABELPWEP2PVSIf 29705
#define LABELS_TO_TERMINATEf 29706
#define LABEL_OFFSETf 29707
#define LABEL_PWEP2P_VSI_PROFILEf 29708
#define LAG0_0f 29709
#define LAG0_1f 29710
#define LAG0_2f 29711
#define LAG0_3f 29712
#define LAG0_4f 29713
#define LAG1_0f 29714
#define LAG1_1f 29715
#define LAG1_2f 29716
#define LAG1_3f 29717
#define LAG1_4f 29718
#define LAGLBHASHINDEXf 29719
#define LAGLBKEYCOUNTf 29720
#define LAGLBKEYSEEDf 29721
#define LAGLBKEYSHIFTf 29722
#define LAGLBKEYSTARTf 29723
#define LAGLBKEYUSEINPORTf 29724
#define LAGLUPf 29725
#define LAGLUPDf 29726
#define LAGMAPPINGBITERRORf 29727
#define LAGMAPPINGBITERRORMASKf 29728
#define LAGMULTICASTDISCARDf 29729
#define LAGNEXTMEMBERBITERRORf 29730
#define LAGNEXTMEMBERBITERRORMASKf 29731
#define LAGPORTMINE0f 29732
#define LAGPORTMINE1f 29733
#define LAGPORTMINE2f 29734
#define LAGPORTMINE3f 29735
#define LAGTOLAGRANGEBITERRORf 29736
#define LAGTOLAGRANGEBITERRORMASKf 29737
#define LAG_DLB_DISABLEf 29738
#define LAG_FAILOVERf 29739
#define LAG_FAILOVER_ENf 29740
#define LAG_FAILOVER_LOOPBACKf 29741
#define LAG_FAIL_LOOPBACKf 29742
#define LAG_LB_HASH_INDEXf 29743
#define LAG_LB_KEYSELECT0f 29744
#define LAG_LB_KEYSELECT1f 29745
#define LAG_LB_KEYSELECT2f 29746
#define LAG_LB_KEYSELECT3f 29747
#define LAG_LB_KEYSELECT4f 29748
#define LAG_LB_KEYSELECT5f 29749
#define LAG_LB_KEYSELECT6f 29750
#define LAG_LB_KEYSELECT7f 29751
#define LAG_LB_KEY_8_BITf 29752
#define LAG_LB_KEY_COUNTf 29753
#define LAG_LB_KEY_SEEDf 29754
#define LAG_LB_KEY_SHIFTf 29755
#define LAG_LB_KEY_STARTf 29756
#define LAG_LB_KEY_USE_IN_PORTf 29757
#define LAG_MAPPING_ECC__N_B_ERR_MASKf 29758
#define LAG_MAPPING_INITIATE_ECC_N_B_ERRf 29759
#define LAG_MAPPING_INITIATE_PAR_ERRf 29760
#define LAG_MAPPING_PARITY_ERR_MASKf 29761
#define LAG_MODEf 29762
#define LAG_MULTICAST_INTf 29763
#define LAG_MULTICAST_INT_MASKf 29764
#define LAG_NEXT_MEMBER_INITIATE_PAR_ERRf 29765
#define LAG_NEXT_MEMBER_PARITY_ERR_MASKf 29766
#define LAG_RES_ENf 29767
#define LAG_RH_DISABLEf 29768
#define LAG_TBLf 29769
#define LAG_TO_LAG_RANGE_INITIATE_PAR_ERRf 29770
#define LAG_TO_LAG_RANGE_PARITY_ERR_MASKf 29771
#define LANEf 29772
#define LANE_MODE_STRAPf 29773
#define LANE_SELECTf 29774
#define LANE_STATISTICS_CLEARf 29775
#define LANE_STATISTICS_PAUSEf 29776
#define LASTf 29777
#define LASTDSCR_0f 29778
#define LASTERRORSEQUENCERXf 29779
#define LASTPPCONTEXTf 29780
#define LASTPPPORTf 29781
#define LASTQUAL0f 29782
#define LASTRCVDHDRf 29783
#define LASTRCVDPACKETSIZEf 29784
#define LASTRCVDTMPORTf 29785
#define LASTRCVDVALIDf 29786
#define LASTSEGSIZEf 29787
#define LASTSRCSYSPORTf 29788
#define LAST_AGED_Qf 29789
#define LAST_AGED_QUEUEf 29790
#define LAST_BITMAPf 29791
#define LAST_BMP_PORTS_169_70f 29792
#define LAST_BMP_PORTS_69_0f 29793
#define LAST_CCM_LIFETIMEf 29794
#define LAST_CCM_LIFETIME_VALIDf 29795
#define LAST_CELLf 29796
#define LAST_CHILD_OFFSETf 29797
#define LAST_COPYf 29798
#define LAST_CWORD_IS_OPTIONALf 29799
#define LAST_DELAYf 29800
#define LAST_DEQf 29801
#define LAST_DEQ_IN_BUFFERf 29802
#define LAST_DEQ_IN_BUFFER_MASKf 29803
#define LAST_DEQ_IN_BUFFER_VALUEf 29804
#define LAST_EGRESS_REPL_QUEUEf 29805
#define LAST_ENTRY_IN_PBLKf 29806
#define LAST_ERROR_SEQUENCE_RXf 29807
#define LAST_FSR_MC_VSC_256_HDRf 29808
#define LAST_FSR_UC_VSC_256_HDRf 29809
#define LAST_HEC_ERRORED_Qf 29810
#define LAST_HWTL_ADRf 29811
#define LAST_INDEXf 29812
#define LAST_INDEX_VALIDf 29813
#define LAST_INGRESS_REPL_QUEUEf 29814
#define LAST_ITERATIONf 29815
#define LAST_LASTf 29816
#define LAST_LAST_MASKf 29817
#define LAST_LAST_VALUEf 29818
#define LAST_LM_FARf 29819
#define LAST_LM_NEARf 29820
#define LAST_MASKf 29821
#define LAST_MATCH_CSF_CLEARf 29822
#define LAST_MATCH_CSF_INDEXf 29823
#define LAST_MATCH_CSF_SETf 29824
#define LAST_MATCH_IDf 29825
#define LAST_MATCH_PRIORITYf 29826
#define LAST_MATCH_REPORT_LEVELf 29827
#define LAST_MATCH_VALIDf 29828
#define LAST_NODEf 29829
#define LAST_OPC_COUTf 29830
#define LAST_PAGEf 29831
#define LAST_PARSER_PROGRAM_POINTERf 29832
#define LAST_PBLKf 29833
#define LAST_PP_PORTf 29834
#define LAST_QUAL_0f 29835
#define LAST_RCVD_HDR_0f 29836
#define LAST_RCVD_HDR_1f 29837
#define LAST_RCVD_PACKET_SIZEf 29838
#define LAST_RCVD_PORT_TERMINATION_CONTEXTf 29839
#define LAST_RCVD_VALIDf 29840
#define LAST_RD_PTRf 29841
#define LAST_REASSEMBLY_ERROR_MCIDf 29842
#define LAST_RECEIVED_BEf 29843
#define LAST_RECEIVED_BTf 29844
#define LAST_RECEIVED_CHf 29845
#define LAST_RECEIVED_DATAf 29846
#define LAST_RECEIVED_EOPf 29847
#define LAST_RECEIVED_ERRf 29848
#define LAST_RECEIVED_PORTf 29849
#define LAST_RECEIVED_SOPf 29850
#define LAST_RECEIVED_TSf 29851
#define LAST_RECEIVED_VALIDf 29852
#define LAST_REFRESH_NUMBERf 29853
#define LAST_REPL_SATURATED_QUEUEf 29854
#define LAST_REQf 29855
#define LAST_RX_CW_WAS_SEG1f 29856
#define LAST_SATURATED_VOQf 29857
#define LAST_SENT_BEf 29858
#define LAST_SENT_BTf 29859
#define LAST_SENT_CHf 29860
#define LAST_SENT_DATAf 29861
#define LAST_SENT_EOPf 29862
#define LAST_SENT_ERRf 29863
#define LAST_SENT_PORTf 29864
#define LAST_SENT_SEQ_NUMf 29865
#define LAST_SENT_SOPf 29866
#define LAST_SENT_VALIDf 29867
#define LAST_SRC_SYS_PORTf 29868
#define LAST_TAIL_DROP_Qf 29869
#define LAST_TIMESTAMPf 29870
#define LAST_TRIGGER_PTRf 29871
#define LAST_VALUEf 29872
#define LAST_WR_PTRf 29873
#define LATENCYf 29874
#define LATENCY_ENf 29875
#define LATENCY_FILTEREDf 29876
#define LATE_COL_FIXf 29877
#define LAYERPERIODICITYf 29878
#define LAYER_PERIODICITYf 29879
#define LBACKf 29880
#define LBA_STATE_TIMEf 29881
#define LBBOSSEARCHf 29882
#define LBIDf 29883
#define LBID_RTAGf 29884
#define LBINCLUDEBOSHDRf 29885
#define LBIST_CKDISf 29886
#define LBIST_CTL_DONEf 29887
#define LBIST_CTL_PASSf 29888
#define LBIST_DAT_DONEf 29889
#define LBIST_DAT_PASSf 29890
#define LBIST_ENf 29891
#define LBIST_SEEDf 29892
#define LBMPLSCONTROLWORDf 29893
#define LBM_ACTIONf 29894
#define LBM_MC_COPYTO_CPUf 29895
#define LBM_MC_DROPf 29896
#define LBM_MC_FWDf 29897
#define LBM_PROCESS_IN_HWf 29898
#define LBM_RESERVEDf 29899
#define LBM_UC_COPYTO_CPUf 29900
#define LBM_UC_DROPf 29901
#define LBM_UC_PROCESS_IN_HWf 29902
#define LBPROFILEf 29903
#define LBP_ECC_ENf 29904
#define LBP_PAR_ERRf 29905
#define LBR_COPYTO_CPUf 29906
#define LBR_DROPf 29907
#define LBR_FWDf 29908
#define LBR_RESERVEDf 29909
#define LBVECTORINDEX1f 29910
#define LBVECTORINDEX2f 29911
#define LBVECTORINDEX3f 29912
#define LBVECTORINDEX4f 29913
#define LBVECTORINDEX5f 29914
#define LBVECTORINDEXILLEGALCALCINTf 29915
#define LBVECTORINDEXILLEGALCALCINTMASKf 29916
#define LB_AVGQSIZEf 29917
#define LB_AVGQSIZE_CELLf 29918
#define LB_BOS_SEARCHf 29919
#define LB_CAP_AVERAGEf 29920
#define LB_COSf 29921
#define LB_ECC_ENf 29922
#define LB_ECMP_LAG_USE_SAME_HASH_INTf 29923
#define LB_ECMP_LAG_USE_SAME_HASH_INT_MASKf 29924
#define LB_ENABLEf 29925
#define LB_INCLUDE_BOS_HDRf 29926
#define LB_KEY_EXT_USE_MSB_BITSf 29927
#define LB_KEY_MAXf 29928
#define LB_KEY_MINf 29929
#define LB_LT_RESERVEDf 29930
#define LB_LT_UC_MY_STATION_MISS_COPYTO_CPUf 29931
#define LB_LT_UC_MY_STATION_MISS_DROPf 29932
#define LB_LT_UC_MY_STATION_MISS_FWDf 29933
#define LB_MPLS_CONTROL_WORDf 29934
#define LB_PARSER_LEAF_CONTEXT_PROFILEf 29935
#define LB_PFC_PROFILE_INITIATE_PAR_ERRf 29936
#define LB_PFC_PROFILE_PARITY_ERR_MASKf 29937
#define LB_PM_CLEARf 29938
#define LB_PROFILEf 29939
#define LB_RESETf 29940
#define LB_TIME_DOMAINf 29941
#define LB_TMf 29942
#define LB_VECTOR_INDEX_1f 29943
#define LB_VECTOR_INDEX_2f 29944
#define LB_VECTOR_INDEX_3f 29945
#define LB_VECTOR_INDEX_4f 29946
#define LB_VECTOR_INDEX_5f 29947
#define LB_VECTOR_INDEX_ILLEGAL_CALC_INTf 29948
#define LB_VECTOR_INDEX_ILLEGAL_CALC_INT_MASKf 29949
#define LB_WEIGHTf 29950
#define LCCOUNTf 29951
#define LCLLOOPf 29952
#define LCLLPBKONf 29953
#define LCL_LPBK_ONf 29954
#define LCPLL0_SYS_RESET_Nf 29955
#define LCPLL1_SYS_RESET_Nf 29956
#define LCPLL2_SYS_RESET_Nf 29957
#define LCPLL_PWRDWNf 29958
#define LCPLL_RSTFSM_STATEf 29959
#define LCPLL_SOFT_RESETf 29960
#define LCP_CTRLf 29961
#define LCREFENf 29962
#define LCREF_ENf 29963
#define LC_PLL0_BYPf 29964
#define LC_PLL0_RCVRD_CLK_VALIDf 29965
#define LC_PLL0_REFCLK_SELf 29966
#define LC_PLL1_BYPf 29967
#define LC_PLL1_RCVRD_CLK_VALIDf 29968
#define LC_PLL1_REFCLK_SELf 29969
#define LDO_CK0_GT_INTf 29970
#define LDO_CK1_GT_INTf 29971
#define LDO_CTRLf 29972
#define LDO_GT_INTf 29973
#define LDO_TESTOUT_MUX_CTLf 29974
#define LDO_VOLTSf 29975
#define LEAFf 29976
#define LEAF_BG_PERIODf 29977
#define LEAF_CREDITOR_STATE_MAPf 29978
#define LEAF_DQ_SPACINGf 29979
#define LEAF_FIELDf 29980
#define LEAF_MASKf 29981
#define LEAF_THRESHf 29982
#define LEAF_VALUEf 29983
#define LEAK_CYCLESf 29984
#define LEAP_SEC_CONTROLf 29985
#define LEARNACf 29986
#define LEARNASDf 29987
#define LEARNDESTINATIONf 29988
#define LEARNENABLEf 29989
#define LEARNENABLEMAPf 29990
#define LEARNINGDISf 29991
#define LEARNSCOUNTERf 29992
#define LEARNS_COUNTERf 29993
#define LEARNTYPEf 29994
#define LEARN_ALL_COPIESf 29995
#define LEARN_DATAf 29996
#define LEARN_DATA_FEC_POINTER_MSBf 29997
#define LEARN_DISABLEf 29998
#define LEARN_ENABLEf 29999
#define LEARN_EXT_EXISTf 30000
#define LEARN_EXT_EXIST_MASKf 30001
#define LEARN_FEC_POINTERf 30002
#define LEARN_FIFO_1BIT_ERROR_REPORTf 30003
#define LEARN_FIFO_ECC_ENf 30004
#define LEARN_FIFO_FORCE_ECC_2B_ERRf 30005
#define LEARN_FIFO_TMf 30006
#define LEARN_INFOf 30007
#define LEARN_KEY_SELECTf 30008
#define LEARN_LIFf 30009
#define LEARN_VIDf 30010
#define LEDCLK_HALF_PERIODf 30011
#define LEDSCAN_FLOP_STAGESf 30012
#define LEDUP_ENf 30013
#define LEDUP_INITIALISINGf 30014
#define LEDUP_RUNNINGf 30015
#define LEDUP_SCAN_INTRA_PORT_DELAYf 30016
#define LEDUP_SCAN_START_DELAYf 30017
#define LEDUP_SKIP_PROCESSORf 30018
#define LEDUP_SKIP_SCAN_INf 30019
#define LEDUP_SKIP_SCAN_OUTf 30020
#define LED_0_DETECTf 30021
#define LED_0_DETECT_2f 30022
#define LED_0_RETIMING_FLOPSf 30023
#define LED_1_DETECT_2f 30024
#define LED_BIAS_PWRDWN0f 30025
#define LED_BIAS_PWRDWN1f 30026
#define LED_BIAS_PWRDWN2f 30027
#define LED_BIAS_TRIMf 30028
#define LED_CURRENT_SELf 30029
#define LED_FAULTDET_PDWN_Lf 30030
#define LED_INITIAL_DELAYf 30031
#define LED_LENGTHf 30032
#define LED_MEM_TMf 30033
#define LED_SCAN_SELECTf 30034
#define LED_SER2PAR_SELf 30035
#define LED_SER2PAR_SWAPf 30036
#define LEMRPFNOTFECPTRINTf 30037
#define LEMRPFNOTFECPTRINTMASKf 30038
#define LEM_1STLKPANDVALUEf 30039
#define LEM_1STLKPKEYSELECTf 30040
#define LEM_1STLKPKEYTYPEf 30041
#define LEM_1STLKPORVALUEf 30042
#define LEM_1STLKPVALIDf 30043
#define LEM_1ST_IN_RESULT_A_STRENGTHf 30044
#define LEM_1ST_IN_RESULT_B_STRENGTHf 30045
#define LEM_1ST_LKP_AND_VALUEf 30046
#define LEM_1ST_LKP_FOUNDf 30047
#define LEM_1ST_LKP_KEY_SELECTf 30048
#define LEM_1ST_LKP_KEY_TYPEf 30049
#define LEM_1ST_LKP_OR_VALUEf 30050
#define LEM_1ST_LKP_VALIDf 30051
#define LEM_2NDLKPANDVALUEf 30052
#define LEM_2NDLKPKEYSELECTf 30053
#define LEM_2NDLKPORVALUEf 30054
#define LEM_2NDLKPVALIDf 30055
#define LEM_2ND_IN_RESULT_A_STRENGTHf 30056
#define LEM_2ND_IN_RESULT_B_STRENGTHf 30057
#define LEM_2ND_LKP_AND_VALUEf 30058
#define LEM_2ND_LKP_FOUNDf 30059
#define LEM_2ND_LKP_KEY_SELECTf 30060
#define LEM_2ND_LKP_OR_VALUEf 30061
#define LEM_2ND_LKP_VALIDf 30062
#define LENf 30063
#define LEN32f 30064
#define LEN32_VLDf 30065
#define LENGTHf 30066
#define LENGTHERRORPOINTERf 30067
#define LENGTH_EXCEEDED_ERRORf 30068
#define LENGTH_EXCEEDED_ERROR_MASKf 30069
#define LENGTH_FIFO_OVERFLOWf 30070
#define LENGTH_FIFO_OVERFLOW_DISINTf 30071
#define LENGTH_FIFO_UNDERRUNf 30072
#define LENGTH_FIFO_UNDERRUN_DISINTf 30073
#define LENGTH_GT_PAYLOAD_ERRORf 30074
#define LENGTH_GT_PAYLOAD_ERROR_MASKf 30075
#define LENGTH_GT_PAYLOAD_INT_ENABLEf 30076
#define LENGTH_GT_PAYLOAD_INT_LOG_VALIDf 30077
#define LENGTH_GT_PAYLOAD_INT_STATUSf 30078
#define LENGTH_GT_PAYLOAD_LOG_ENABLEf 30079
#define LENGTH_LT_PAYLOAD_INT_ENABLEf 30080
#define LENGTH_LT_PAYLOAD_INT_LOG_VALIDf 30081
#define LENGTH_LT_PAYLOAD_INT_STATUSf 30082
#define LENGTH_LT_PAYLOAD_LOG_ENABLEf 30083
#define LENGTH_MASKf 30084
#define LENGTH_MODEf 30085
#define LENGTH_SHIFT_BITSf 30086
#define LENGTH_SHIFT_PTRf 30087
#define LENGTH_SUM_ADJUSTf 30088
#define LENGTH_TYPEf 30089
#define LENGTH_UNITSf 30090
#define LENGTH_ZERO_INT_ENABLEf 30091
#define LENGTH_ZERO_INT_LOG_VALIDf 30092
#define LENGTH_ZERO_INT_STATUSf 30093
#define LENGTH_ZERO_LOG_ENABLEf 30094
#define LEN_ADJf 30095
#define LEN_ADJ_IDXf 30096
#define LEN_ADJ_LENGTHf 30097
#define LEN_ADJ_OFFSETf 30098
#define LEN_ADJ_ON_SHAPINGf 30099
#define LEN_COPYf 30100
#define LEN_DISINTf 30101
#define LEN_DROPf 30102
#define LEN_MODf 30103
#define LEN_MODE_0f 30104
#define LEN_MODE_1f 30105
#define LEN_MODE_2f 30106
#define LEN_MODE_3f 30107
#define LEN_POSNf 30108
#define LEN_QUEUEf 30109
#define LEN_SIZEf 30110
#define LEN_UNITSf 30111
#define LEVELf 30112
#define LEVEL_WATERMARKf 30113
#define LE_DMA_ENf 30114
#define LFEC_N_RX_AZ_INHIBITf 30115
#define LFEC_N_RX_EC_INHIBITf 30116
#define LFEC_N_RX_FEC_INHIBITf 30117
#define LFEC_N_RX_IF_COUNTf 30118
#define LFEC_N_RX_OF_COUNTf 30119
#define LFEC_N_RX_SCR_INHIBITf 30120
#define LFEC_N_TX_FEC_INHIBITf 30121
#define LFEC_N_TX_SCR_INHIBITf 30122
#define LFEM0FIELDSELECTMAPf 30123
#define LFEM1FIELDSELECTMAPf 30124
#define LFEM2FIELDSELECTMAPf 30125
#define LFEM_FIELD_SELECT_MAPf 30126
#define LFSRf 30127
#define LFSR_SEEDf 30128
#define LFS_OVRDf 30129
#define LFS_RESPONSETOLFf 30130
#define LFS_RESPONSETORFf 30131
#define LF_ORDERf 30132
#define LF_QD_CORRECTED_ERRORf 30133
#define LF_QD_CORRECTED_ERROR_DISINTf 30134
#define LF_QD_ECC_ERROR_ADDRESSf 30135
#define LF_QD_ENABLE_ECCf 30136
#define LF_QD_FORCE_UNCORRECTABLE_ERRORf 30137
#define LF_QD_TMf 30138
#define LF_QD_UNCORRECTED_ERRORf 30139
#define LF_QD_UNCORRECTED_ERROR_DISINTf 30140
#define LF_QP_CORRECTED_ERRORf 30141
#define LF_QP_CORRECTED_ERROR_DISINTf 30142
#define LF_QP_ECC_ERROR_ADDRESSf 30143
#define LF_QP_ENABLE_ECCf 30144
#define LF_QP_FORCE_UNCORRECTABLE_ERRORf 30145
#define LF_QP_TMf 30146
#define LF_QP_UNCORRECTED_ERRORf 30147
#define LF_QP_UNCORRECTED_ERROR_DISINTf 30148
#define LGf 30149
#define LG_CHKf 30150
#define LH_HDR_3f 30151
#define LH_HDR_3_HIf 30152
#define LH_HDR_3_LOf 30153
#define LIFETIMEf 30154
#define LIFETIME_UNITSf 30155
#define LIF_ACCESSEDf 30156
#define LIF_TABLE_0_INITIATE_PAR_ERRf 30157
#define LIF_TABLE_0_PARITY_ERR_MASKf 30158
#define LIF_TABLE_1_INITIATE_PAR_ERRf 30159
#define LIF_TABLE_1_PARITY_ERR_MASKf 30160
#define LIF_TABLE_2_INITIATE_PAR_ERRf 30161
#define LIF_TABLE_2_PARITY_ERR_MASKf 30162
#define LIF_TABLE_3_INITIATE_PAR_ERRf 30163
#define LIF_TABLE_3_PARITY_ERR_MASKf 30164
#define LIF_TABLE_ENTRYf 30165
#define LIGHT_HOST_CONTROLLER_RESETf 30166
#define LIMITf 30167
#define LIMIT_COUNTEDf 30168
#define LIMIT_DISINTf 30169
#define LIMIT_ENABLEf 30170
#define LIMIT_ENQ_REQS_TO_QMf 30171
#define LIMIT_RED_CELLf 30172
#define LIMIT_RED_QENTRYf 30173
#define LIMIT_REPLf 30174
#define LIMIT_RESUME_YELLOW_CELLf 30175
#define LIMIT_RESUME_YELLOW_PACKETf 30176
#define LIMIT_STATEf 30177
#define LIMIT_YELLOW_CELLf 30178
#define LIMIT_YELLOW_QENTRYf 30179
#define LINECOUNTf 30180
#define LINE_CNT_UNDERFLOWf 30181
#define LINE_CNT_UNDERFLOW_DISINTf 30182
#define LINE_CNT_UNDERFLOW_SP_PGf 30183
#define LINE_LENGTH_1f 30184
#define LINE_LENGTH_2f 30185
#define LINE_LLFCf 30186
#define LINE_LOCAL_LPBKf 30187
#define LINE_LOOPBACKf 30188
#define LINE_REMOTE_LPBKf 30189
#define LINE_STATUSf 30190
#define LINKf 30191
#define LINK10Gf 30192
#define LINK10G_DXGXS1f 30193
#define LINK40G_ENABLEf 30194
#define LINKED_BRPAf 30195
#define LINKED_BRPBf 30196
#define LINKED_BRPCf 30197
#define LINKED_BRPDf 30198
#define LINKED_BRPEf 30199
#define LINKED_BRPFf 30200
#define LINKED_BRPGf 30201
#define LINKED_BRPG1f 30202
#define LINKED_BRPG2f 30203
#define LINKED_BRPHf 30204
#define LINKED_BRPH1f 30205
#define LINKED_BRPH2f 30206
#define LINKENf 30207
#define LINKEN_MASKf 30208
#define LINKEN_VALUEf 30209
#define LINKMASKCHANGEf 30210
#define LINKMASKCHANGEMASKf 30211
#define LINKOREDf 30212
#define LINKPHY_ENABLEf 30213
#define LINKPHY_ENABLEDf 30214
#define LINKPHY_ENABLE_01f 30215
#define LINKPHY_ENABLE_02f 30216
#define LINKPHY_ENABLE_03f 30217
#define LINKPHY_ENABLE_04f 30218
#define LINKPHY_ENABLE_05f 30219
#define LINKPHY_ENABLE_06f 30220
#define LINKPHY_ENABLE_07f 30221
#define LINKPHY_ENABLE_08f 30222
#define LINKPHY_ENABLE_09f 30223
#define LINKPHY_ENABLE_10f 30224
#define LINKPHY_ENABLE_11f 30225
#define LINKPHY_ENABLE_12f 30226
#define LINKPHY_ENABLE_13f 30227
#define LINKPHY_ENABLE_14f 30228
#define LINKPHY_ENABLE_15f 30229
#define LINKPHY_ENABLE_16f 30230
#define LINKPHY_ENABLE_17f 30231
#define LINKPHY_ENABLE_18f 30232
#define LINKPHY_ENABLE_19f 30233
#define LINKPHY_ENABLE_20f 30234
#define LINKPHY_ENABLE_21f 30235
#define LINKPHY_ENABLE_22f 30236
#define LINKPHY_ENABLE_23f 30237
#define LINKPHY_ENABLE_24f 30238
#define LINKPHY_ENABLE_25f 30239
#define LINKPHY_ENABLE_26f 30240
#define LINKPHY_ENABLE_27f 30241
#define LINKPHY_ENABLE_28f 30242
#define LINKPHY_ENABLE_29f 30243
#define LINKPHY_ENABLE_30f 30244
#define LINKPHY_ENABLE_31f 30245
#define LINKPHY_ENABLE_32f 30246
#define LINKPHY_ENABLE_33f 30247
#define LINKPHY_ENABLE_34f 30248
#define LINKPHY_ENABLE_35f 30249
#define LINKPHY_ENABLE_36f 30250
#define LINKPHY_ENABLE_37f 30251
#define LINKPHY_ENABLE_38f 30252
#define LINKPHY_ENABLE_39f 30253
#define LINKPHY_ENABLE_40f 30254
#define LINKPHY_PORT_COUNT_S1Sf 30255
#define LINKPTRf 30256
#define LINKSERDESf 30257
#define LINKSTATUSf 30258
#define LINKSTATUSCHANGEINTf 30259
#define LINKSTATUSCHANGEINTMASKf 30260
#define LINKSTATUSSTICKYf 30261
#define LINKS_MASKf 30262
#define LINK_10_Gf 30263
#define LINK_BIT_MAPf 30264
#define LINK_BUNDLE_0f 30265
#define LINK_BUNDLE_1f 30266
#define LINK_BUNDLE_2f 30267
#define LINK_BUNDLE_3f 30268
#define LINK_BUNDLE_N_BITMAPf 30269
#define LINK_CONSTf 30270
#define LINK_CRC_ERRORf 30271
#define LINK_DELAYf 30272
#define LINK_DOWNf 30273
#define LINK_DOWN_ENf 30274
#define LINK_EDITOR_ENTRY_IS_ACf 30275
#define LINK_EDITOR_ENTRY_IS_AC_MASKf 30276
#define LINK_ENABLE_REMAP_0f 30277
#define LINK_ENABLE_REMAP_1f 30278
#define LINK_ENABLE_REMAP_10f 30279
#define LINK_ENABLE_REMAP_11f 30280
#define LINK_ENABLE_REMAP_12f 30281
#define LINK_ENABLE_REMAP_13f 30282
#define LINK_ENABLE_REMAP_14f 30283
#define LINK_ENABLE_REMAP_15f 30284
#define LINK_ENABLE_REMAP_16f 30285
#define LINK_ENABLE_REMAP_17f 30286
#define LINK_ENABLE_REMAP_18f 30287
#define LINK_ENABLE_REMAP_19f 30288
#define LINK_ENABLE_REMAP_2f 30289
#define LINK_ENABLE_REMAP_20f 30290
#define LINK_ENABLE_REMAP_21f 30291
#define LINK_ENABLE_REMAP_22f 30292
#define LINK_ENABLE_REMAP_23f 30293
#define LINK_ENABLE_REMAP_3f 30294
#define LINK_ENABLE_REMAP_4f 30295
#define LINK_ENABLE_REMAP_5f 30296
#define LINK_ENABLE_REMAP_6f 30297
#define LINK_ENABLE_REMAP_7f 30298
#define LINK_ENABLE_REMAP_8f 30299
#define LINK_ENABLE_REMAP_9f 30300
#define LINK_INTEGRITY_CHANGED_INTf 30301
#define LINK_INTEG_VECf 30302
#define LINK_INTERRUPTION_DISABLEf 30303
#define LINK_INTERRUPTION_STATUSf 30304
#define LINK_INT_MASKEGRITY_CHANGED_INT_MASKf 30305
#define LINK_LAYER_REMARK_PROFILE_MAPf 30306
#define LINK_LEVEL_FLOW_CONTROL_Pf 30307
#define LINK_LEVEL_FLOW_CONTROL_Sf 30308
#define LINK_LOAD_TH_PASS_Pf 30309
#define LINK_LOAD_TH_PASS_Sf 30310
#define LINK_LOAD_TH_PASS_WMARK_Pf 30311
#define LINK_LOAD_TH_PASS_WMARK_Sf 30312
#define LINK_MASK_CHANGEf 30313
#define LINK_MASK_CHANGE_MASKf 30314
#define LINK_MASK_PTRf 30315
#define LINK_NUMf 30316
#define LINK_OTCR_DROP_INT_MASKf 30317
#define LINK_POINTER_LOW_LPLf 30318
#define LINK_PTRf 30319
#define LINK_STATE_VECf 30320
#define LINK_STATUSf 30321
#define LINK_STATUS_CHANGEf 30322
#define LINK_STATUS_CHANGE_INTf 30323
#define LINK_STATUS_CHANGE_INTERRUPT_REGISTERf 30324
#define LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf 30325
#define LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTf 30326
#define LINK_STATUS_CHANGE_INT_MASKf 30327
#define LINK_STATUS_DEBOUNCE_TIMEOUTf 30328
#define LINK_STATUS_GLITCH_DETECTf 30329
#define LINK_STATUS_SELf 30330
#define LINK_STATUS_SELECTf 30331
#define LINK_STATUS_TIMERf 30332
#define LINK_STATUS_UPf 30333
#define LINK_STATUS_UPDATE_ENABLEf 30334
#define LINK_STAT_ENf 30335
#define LINK_STAT_MODf 30336
#define LINK_STAT_MSGf 30337
#define LINK_TYPE_BMP_Pf 30338
#define LINK_TYPE_BMP_Sf 30339
#define LINK_UPf 30340
#define LINK_UP_CLRf 30341
#define LINK_UP_DOWNf 30342
#define LINK_UP_ENf 30343
#define LINK_W_0001f 30344
#define LINK_W_0203f 30345
#define LINK_W_0405f 30346
#define LINK_W_0607f 30347
#define LINK_W_0809f 30348
#define LINK_W_1011f 30349
#define LINK_W_1213f 30350
#define LINK_W_1415f 30351
#define LINK_W_1617f 30352
#define LINK_W_1819f 30353
#define LINK_W_2021f 30354
#define LINK_W_2223f 30355
#define LINK_W_2425f 30356
#define LINK_W_2627f 30357
#define LINK_W_2829f 30358
#define LINK_W_3031f 30359
#define LIST_PTRf 30360
#define LITTLEENDIANf 30361
#define LKUPFF_CORRECTED_ERRORf 30362
#define LKUPFF_CORRECTED_ERROR_MASKf 30363
#define LKUPFF_ENABLE_ECCf 30364
#define LKUPFF_UNCORRECTED_ERRORf 30365
#define LKUPFF_UNCORRECTED_ERROR_MASKf 30366
#define LKYBKTCNGTH1f 30367
#define LKYBKTCNGTH2f 30368
#define LKYBKTCNGTH3f 30369
#define LKYBKTCNGTH4f 30370
#define LKYBKTDCRRATE1f 30371
#define LKYBKTDCRRATE2f 30372
#define LKYBKTDCRRATE3f 30373
#define LKYBKTDCRRATE4f 30374
#define LKYBKTMAXCNTf 30375
#define LKYBKTVALUEf 30376
#define LKY_BKT_CNG_TH_1f 30377
#define LKY_BKT_CNG_TH_2f 30378
#define LKY_BKT_CNG_TH_3f 30379
#define LKY_BKT_CNG_TH_4f 30380
#define LKY_BKT_DCR_RATE_1f 30381
#define LKY_BKT_DCR_RATE_2f 30382
#define LKY_BKT_DCR_RATE_3f 30383
#define LKY_BKT_DCR_RATE_4f 30384
#define LKY_BKT_MAX_CNT_1f 30385
#define LKY_BKT_MAX_CNT_2f 30386
#define LKY_BKT_MAX_CNT_3f 30387
#define LKY_BKT_MAX_CNT_4f 30388
#define LLf 30389
#define LLATRANSE_UNCORRECTED_ERRORf 30390
#define LLATRANSE_UNCORRECTED_ERROR_DISINTf 30391
#define LLATRANS_CORRECTED_ERRORf 30392
#define LLATRANS_CORRECTED_ERROR_DISINTf 30393
#define LLATRANS_ENABLE_ECCf 30394
#define LLATRANS_FORCE_UNCORRECTABLE_ERRORf 30395
#define LLATRANS_MEM_TMf 30396
#define LLA_OFFSETf 30397
#define LLA_PEf 30398
#define LLA_PE_CLRf 30399
#define LLA_PE_ENf 30400
#define LLCf 30401
#define LLFC_CRC_IGNOREf 30402
#define LLFC_CUT_THROUGH_MODEf 30403
#define LLFC_ENf 30404
#define LLFC_ENABLEf 30405
#define LLFC_FC_OBJ_LOGICALf 30406
#define LLFC_FC_OBJ_PHYSICALf 30407
#define LLFC_IMGf 30408
#define LLFC_IN_IPG_ONLYf 30409
#define LLFC_MAPPING_CPUf 30410
#define LLFC_MAPPING_IPT_MCTf 30411
#define LLFC_MAPPING_IPT_UCTf 30412
#define LLFC_MAPPING_IREf 30413
#define LLFC_MSG_TYPE_LOGICALf 30414
#define LLFC_MSG_TYPE_PHYSICALf 30415
#define LLFC_PAUSE_POLARITYf 30416
#define LLFC_RATE_CNT_Pf 30417
#define LLFC_RATE_CNT_P_OVERFLOWf 30418
#define LLFC_RATE_CNT_Sf 30419
#define LLFC_RATE_CNT_S_OVERFLOWf 30420
#define LLFC_RATE_LINK_NUMf 30421
#define LLFC_VSQ_TO_NIF_ENf 30422
#define LLFC_XOFF_TIMEf 30423
#define LLMIRRORPROFILEf 30424
#define LLMIRRORVID0f 30425
#define LLMIRRORVID1f 30426
#define LLMIRRORVID2f 30427
#define LLMIRRORVID3f 30428
#define LLMIRRORVID4f 30429
#define LLMIRRORVID5f 30430
#define LLR_LLVP_INITIATE_PAR_ERRf 30431
#define LLR_LLVP_PARITY_ERR_MASKf 30432
#define LLS_INTRf 30433
#define LLS_INTR_DISINTf 30434
#define LLS_PARENT_CONFIGf 30435
#define LLS_PARENT_CONFIG_31_0f 30436
#define LLS_PARENT_CONFIG_39_32f 30437
#define LLS_PARITY_CHK_ENf 30438
#define LLS_PAR_ERRf 30439
#define LLS_PAR_ERR_ENf 30440
#define LLS_TREX2_DEBUG_ENABLEf 30441
#define LLTAG__DATAf 30442
#define LLTAG__DISABLE_VLAN_CHECKSf 30443
#define LLTAG__DUMMYf 30444
#define LLTAG__FLEX_CTR_BASE_COUNTER_IDXf 30445
#define LLTAG__FLEX_CTR_OFFSET_MODEf 30446
#define LLTAG__FLEX_CTR_POOL_NUMBERf 30447
#define LLTAG__GLPf 30448
#define LLTAG__IVIDf 30449
#define LLTAG__KEYf 30450
#define LLTAG__KEY_ZERO_1f 30451
#define LLTAG__L3_IIFf 30452
#define LLTAG__LLVIDf 30453
#define LLTAG__MODULE_IDf 30454
#define LLTAG__MPLS_ACTIONf 30455
#define LLTAG__NEW_ICFIf 30456
#define LLTAG__NEW_IPRIf 30457
#define LLTAG__NEW_IVIDf 30458
#define LLTAG__NEW_OCFIf 30459
#define LLTAG__NEW_OPRIf 30460
#define LLTAG__NEW_OVIDf 30461
#define LLTAG__NEW_VLAN_IDf 30462
#define LLTAG__OPRIf 30463
#define LLTAG__OVIDf 30464
#define LLTAG__PORT_NUMf 30465
#define LLTAG__RESERVED_106f 30466
#define LLTAG__SOURCE_FIELDf 30467
#define LLTAG__SOURCE_VPf 30468
#define LLTAG__Tf 30469
#define LLTAG__TAG_ACTION_PROFILE_PTRf 30470
#define LLTAG__TGIDf 30471
#define LLTAG_ERRORf 30472
#define LLTAG_ETHERTYPE_ENABLEf 30473
#define LLTAG_HEADERf 30474
#define LLTAG_PRESENTf 30475
#define LLTAG_PRESENT_MASKf 30476
#define LLVPPROGSELf 30477
#define LLVP_C_TAG_OFFSETf 30478
#define LLVP_INCOMING_TAG_FORMATf 30479
#define LLVP_INCOMING_TAG_STRUCTUREf 30480
#define LLVP_PACKET_HAS_C_TAGf 30481
#define LLVP_PACKET_HAS_PCP_DEIf 30482
#define LLVP_PACKET_HAS_UPf 30483
#define LLVP_PROFILEf 30484
#define LL_IS_ARPf 30485
#define LL_IS_ARP_MASKf 30486
#define LL_MIRROR_PROFILEf 30487
#define LL_MIRROR_PROFILE_INITIATE_PAR_ERRf 30488
#define LL_MIRROR_PROFILE_PARITY_ERR_MASKf 30489
#define LL_MIRROR_VID_0f 30490
#define LL_MIRROR_VID_1f 30491
#define LL_MIRROR_VID_2f 30492
#define LL_MIRROR_VID_3f 30493
#define LL_MIRROR_VID_4f 30494
#define LL_MIRROR_VID_5f 30495
#define LMAC0_MATCHf 30496
#define LMAC1_MATCHf 30497
#define LMD_1000BASEX_ENABLEf 30498
#define LMD_ENABLEf 30499
#define LMD_RSTBf 30500
#define LMEP__CCM_ENABLEf 30501
#define LMEP__CTR1_BASE_PTRf 30502
#define LMEP__CTR1_MEP_MDLf 30503
#define LMEP__CTR1_MEP_TYPEf 30504
#define LMEP__CTR1_SERVICE_PRI_MAP_PROFILE_PTRf 30505
#define LMEP__CTR1_VALIDf 30506
#define LMEP__CTR2_BASE_PTRf 30507
#define LMEP__CTR2_MEP_MDLf 30508
#define LMEP__CTR2_MEP_TYPEf 30509
#define LMEP__CTR2_SERVICE_PRI_MAP_PROFILE_PTRf 30510
#define LMEP__CTR2_VALIDf 30511
#define LMEP__CVIDf 30512
#define LMEP__DATAf 30513
#define LMEP__DM_ENABLEf 30514
#define LMEP__ENTRY_IS_SVPf 30515
#define LMEP__EXP_TAG_STATUSf 30516
#define LMEP__EXP_TAG_STATUS_MASKf 30517
#define LMEP__FWD_LMEP_PKTf 30518
#define LMEP__HASH_LSBf 30519
#define LMEP__KEYf 30520
#define LMEP__LB_ENABLEf 30521
#define LMEP__LT_ENABLEf 30522
#define LMEP__MA_BASE_PTRf 30523
#define LMEP__MDL_BITMAPf 30524
#define LMEP__MDL_BITMAP_ACTIVEf 30525
#define LMEP__MDL_BITMAP_PASSIVEf 30526
#define LMEP__MPLS_LABELf 30527
#define LMEP__OAM_LMEP_KEY_SUBTYPEf 30528
#define LMEP__RESERVEDf 30529
#define LMEP__RESERVED_0f 30530
#define LMEP__RESERVED_1f 30531
#define LMEP__RESERVED_104_58f 30532
#define LMEP__RESERVED_113f 30533
#define LMEP__RESERVED_92f 30534
#define LMEP__SGLPf 30535
#define LMEP__SOURCE_TYPEf 30536
#define LMEP__SVIDf 30537
#define LMEP__SVPf 30538
#define LMEP__TIMESTAMP_TYPEf 30539
#define LMEP__VIDf 30540
#define LMEP_1_TMf 30541
#define LMEP_DA_PARITY_ENf 30542
#define LMEP_DA_PMf 30543
#define LMEP_DA_TMf 30544
#define LMEP_PARITY_ENf 30545
#define LMEP_PAR_ERRf 30546
#define LMEP_PMf 30547
#define LMEP_PRIORITYf 30548
#define LMEP_TMf 30549
#define LMM_DA_NICf 30550
#define LMM_DA_NIC_TABLE_INITIATE_PAR_ERRf 30551
#define LMM_DA_NIC_TABLE_PARITY_ERR_MASKf 30552
#define LMM_DA_OUI_0f 30553
#define LMM_DA_OUI_1f 30554
#define LMM_DA_OUI_2f 30555
#define LMM_DA_OUI_3f 30556
#define LMM_DA_OUI_4f 30557
#define LMM_DA_OUI_5f 30558
#define LMM_DA_OUI_6f 30559
#define LMM_DA_OUI_7f 30560
#define LMM_OFFSET_PROFILE_0f 30561
#define LMM_OFFSET_PROFILE_1f 30562
#define LMM_OFFSET_PROFILE_10f 30563
#define LMM_OFFSET_PROFILE_11f 30564
#define LMM_OFFSET_PROFILE_12f 30565
#define LMM_OFFSET_PROFILE_13f 30566
#define LMM_OFFSET_PROFILE_14f 30567
#define LMM_OFFSET_PROFILE_15f 30568
#define LMM_OFFSET_PROFILE_2f 30569
#define LMM_OFFSET_PROFILE_3f 30570
#define LMM_OFFSET_PROFILE_4f 30571
#define LMM_OFFSET_PROFILE_5f 30572
#define LMM_OFFSET_PROFILE_6f 30573
#define LMM_OFFSET_PROFILE_7f 30574
#define LMM_OFFSET_PROFILE_8f 30575
#define LMM_OFFSET_PROFILE_9f 30576
#define LMR_OFFSET_PROFILE_0f 30577
#define LMR_OFFSET_PROFILE_1f 30578
#define LMR_OFFSET_PROFILE_10f 30579
#define LMR_OFFSET_PROFILE_11f 30580
#define LMR_OFFSET_PROFILE_12f 30581
#define LMR_OFFSET_PROFILE_13f 30582
#define LMR_OFFSET_PROFILE_14f 30583
#define LMR_OFFSET_PROFILE_15f 30584
#define LMR_OFFSET_PROFILE_2f 30585
#define LMR_OFFSET_PROFILE_3f 30586
#define LMR_OFFSET_PROFILE_4f 30587
#define LMR_OFFSET_PROFILE_5f 30588
#define LMR_OFFSET_PROFILE_6f 30589
#define LMR_OFFSET_PROFILE_7f 30590
#define LMR_OFFSET_PROFILE_8f 30591
#define LMR_OFFSET_PROFILE_9f 30592
#define LMT_CORRECTED_ERRORf 30593
#define LMT_CORRECTED_ERROR_DISINTf 30594
#define LMT_UNCORRECTED_ERRORf 30595
#define LMT_UNCORRECTED_ERROR_DISINTf 30596
#define LM_COLOR_MODEf 30597
#define LN2Q_BASE_QUEUEf 30598
#define LNKACTVMSKf 30599
#define LNKLVLAGEN_INTf 30600
#define LNKLVLAGEN_INTMASKf 30601
#define LNKLVLAGEPRDf 30602
#define LNKLVLFCRXENf 30603
#define LNKLVLFCTHf 30604
#define LNKLVLFCTXENf 30605
#define LNKLVLFRAGNUMf 30606
#define LNKLVLHALTN_INTf 30607
#define LNKLVLHALTN_INTMASKf 30608
#define LNKLVL_AGE_CTX_BN_INTf 30609
#define LNKLVL_AGE_CTX_BN_INT_MASKf 30610
#define LNKLVL_AGE_N_INTf 30611
#define LNKLVL_AGE_N_INT_MASKf 30612
#define LNKLVL_HALT_CTX_BN_INTf 30613
#define LNKLVL_HALT_CTX_BN_INT_MASKf 30614
#define LNKLVL_HALT_N_INTf 30615
#define LNKLVL_HALT_N_INT_MASKf 30616
#define LNK_ACTV_MSKf 30617
#define LNK_LVL_AGE_PRDf 30618
#define LNK_LVL_FC_BMP_Pf 30619
#define LNK_LVL_FC_BMP_Sf 30620
#define LNK_LVL_FC_RX_ENf 30621
#define LNK_LVL_FC_THf 30622
#define LNK_LVL_FC_TH_0_Pf 30623
#define LNK_LVL_FC_TH_0_Sf 30624
#define LNK_LVL_FC_TH_1_Pf 30625
#define LNK_LVL_FC_TH_1_Sf 30626
#define LNK_LVL_FC_TX_ENf 30627
#define LNK_LVL_FRAG_NUMf 30628
#define LOADf 30629
#define LOADING_BANDf 30630
#define LOADING_SCALING_FACTORf 30631
#define LOADING_THRESHOLDf 30632
#define LOAD_BALANCE_LEVELS_GAPf 30633
#define LOAD_BALANCE_LEVELS_IGNOREf 30634
#define LOAD_BALANCE_OPT_THRESHOLDf 30635
#define LOAD_DATAf 30636
#define LOAD_ENf 30637
#define LOAD_ENABLEf 30638
#define LOAD_EN_CHf 30639
#define LOAD_EN_CH0f 30640
#define LOAD_EN_CH1f 30641
#define LOAD_EN_CH2f 30642
#define LOAD_EXTENDf 30643
#define LOAD_EXTEND_DISINTf 30644
#define LOAD_SEQNUMf 30645
#define LOAD_Wf 30646
#define LOCf 30647
#define LOCALACLf 30648
#define LOCALFAULTDISABLEf 30649
#define LOCALFAULTSTATf 30650
#define LOCALROUTEBYPASSf 30651
#define LOCALROUTFSOVFf 30652
#define LOCALROUTFSOVFMASKf 30653
#define LOCALROUTRCOVFf 30654
#define LOCALROUTRCOVFMASKf 30655
#define LOCALRTCELLCNTf 30656
#define LOCALRTCELLCNTOf 30657
#define LOCALTDMDATACELLCNTf 30658
#define LOCALTDMDATACELLCNT0f 30659
#define LOCALVSFABRICARBf 30660
#define LOCAL_ACLf 30661
#define LOCAL_ADDRESSf 30662
#define LOCAL_BOUNDARYf 30663
#define LOCAL_BURST_SIZEf 30664
#define LOCAL_BYPASS_WFQf 30665
#define LOCAL_CMDf 30666
#define LOCAL_FAULTf 30667
#define LOCAL_FAULT_DISABLEf 30668
#define LOCAL_FAULT_STATUSf 30669
#define LOCAL_GRANT_REQ_STATUSf 30670
#define LOCAL_GRANT_REQ_STATUS_DISINTf 30671
#define LOCAL_LPBKf 30672
#define LOCAL_LPBK_LEAK_ENBf 30673
#define LOCAL_MTP0f 30674
#define LOCAL_MTP1f 30675
#define LOCAL_MTP2f 30676
#define LOCAL_MTP3f 30677
#define LOCAL_PORTf 30678
#define LOCAL_ROUTE_BYPASSf 30679
#define LOCAL_ROUTFS_OVF_MASKf 30680
#define LOCAL_ROUTRC_OVFf 30681
#define LOCAL_ROUTRC_OVF_MASKf 30682
#define LOCAL_ROUT_FS_OVFf 30683
#define LOCAL_RT_CELL_CNTf 30684
#define LOCAL_RT_CELL_CNT_OVFf 30685
#define LOCAL_SAf 30686
#define LOCAL_SA_0f 30687
#define LOCAL_SA_1f 30688
#define LOCAL_SA_2f 30689
#define LOCAL_SA_3f 30690
#define LOCAL_SA_4f 30691
#define LOCAL_SA_5f 30692
#define LOCAL_SA_6f 30693
#define LOCAL_SA_7f 30694
#define LOCAL_SW_DISABLEf 30695
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_ENf 30696
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PAR_ERRf 30697
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_TMf 30698
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_ENf 30699
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PAR_ERRf 30700
#define LOCAL_SW_DISABLE_DEFAULT_PBM_TMf 30701
#define LOCAL_SW_DISABLE_HGTRUNK_RES_ENf 30702
#define LOCAL_TDM_DATA_CELL_CNTf 30703
#define LOCAL_TDM_DATA_CELL_CNT_0f 30704
#define LOCAL_TUNNEL_TERMINATIONf 30705
#define LOCAL_VS_FABRIC_ARBf 30706
#define LOCKf 30707
#define LOCKEDf 30708
#define LOCKUP_ERRf 30709
#define LOCK_ACCESSf 30710
#define LOCK_IMPLEMENTEDf 30711
#define LOCK_LOSTf 30712
#define LOCK_MECHANISMf 30713
#define LOCK_SIZEf 30714
#define LOCK_STATUSf 30715
#define LOCZRAMAf 30716
#define LOC_CLEAR_COUNTf 30717
#define LOC_CLEAR_ENABLEf 30718
#define LOC_CLEAR_LIMTf 30719
#define LOC_SRC_HITf 30720
#define LOGICAL_PORT_NUMBERf 30721
#define LOGIC_CLAMP_ON_CPU0f 30722
#define LOGIC_CLAMP_ON_CPU1f 30723
#define LOGIC_CLAMP_ON_NEON0f 30724
#define LOGIC_CLAMP_ON_NEON1f 30725
#define LOGIC_PORTf 30726
#define LOGIC_PWRDOWN_CPU0f 30727
#define LOGIC_PWRDOWN_CPU1f 30728
#define LOGIC_PWRDOWN_NEON0f 30729
#define LOGIC_PWRDOWN_NEON1f 30730
#define LOG_TO_PHY_MAPf 30731
#define LONGf 30732
#define LONGPf 30733
#define LONG_PREf 30734
#define LOOKUPf 30735
#define LOOKUPREPLYDATAf 30736
#define LOOKUPREPLYERRORf 30737
#define LOOKUPREPLYSEQNUMf 30738
#define LOOKUPREPLYVALIDf 30739
#define LOOKUPSCOUNTERf 30740
#define LOOKUPS_COUNTERf 30741
#define LOOKUPS_REQUIREDf 30742
#define LOOKUP_BASEf 30743
#define LOOKUP_BASE0f 30744
#define LOOKUP_BASE1f 30745
#define LOOKUP_BASE2f 30746
#define LOOKUP_CNTf 30747
#define LOOKUP_COUNTf 30748
#define LOOKUP_ENABLE_SLICE_0f 30749
#define LOOKUP_ENABLE_SLICE_1f 30750
#define LOOKUP_ENABLE_SLICE_2f 30751
#define LOOKUP_ENABLE_SLICE_3f 30752
#define LOOKUP_L2MC_WITH_FID_IDf 30753
#define LOOKUP_MODEf 30754
#define LOOKUP_REPLY_DATAf 30755
#define LOOKUP_REPLY_ELK_ERRORf 30756
#define LOOKUP_REPLY_ERRORf 30757
#define LOOKUP_REPLY_OPCODEf 30758
#define LOOKUP_REPLY_OVFf 30759
#define LOOKUP_REPLY_OVF_MASKf 30760
#define LOOKUP_REPLY_RECORDf 30761
#define LOOKUP_REPLY_ROP_ERRORf 30762
#define LOOKUP_REPLY_SEQ_NUMf 30763
#define LOOKUP_REPLY_USER_DATAf 30764
#define LOOKUP_REPLY_VALIDf 30765
#define LOOKUP_RESULTf 30766
#define LOOKUP_RESULTS_TABLE_CORRECTED_ECC_ERRORf 30767
#define LOOKUP_RESULTS_TABLE_CORRECTED_ECC_ERROR_4_DISINTf 30768
#define LOOKUP_RESULTS_TABLE_UNCORRECTED_ECC_ERRORf 30769
#define LOOKUP_RESULTS_TABLE_UNCORRECTED_ECC_ERROR_4_DISINTf 30770
#define LOOKUP_TYPE_RSP_0f 30771
#define LOOKUP_TYPE_RSP_1f 30772
#define LOOKUP_TYPE_RSP_2f 30773
#define LOOKUP_TYPE_RSP_3f 30774
#define LOOKUP_WITH_MH_SRC_PORTf 30775
#define LOOPBACKf 30776
#define LOOPBACK_ENf 30777
#define LOOPBACK_ERROR_OCCURREDf 30778
#define LOOPBACK_FIFO_THRESHOLDf 30779
#define LOOPBACK_FULL_ERR_CNTf 30780
#define LOOPBACK_MASKf 30781
#define LOOPBACK_PATTERNf 30782
#define LOOPBACK_PATTERN_BIT_MODEf 30783
#define LOOPBACK_PKT_TYPEf 30784
#define LOOPBACK_PKT_TYPE_MASKf 30785
#define LOOPBACK_PRBS_MODEf 30786
#define LOOPBACK_USE_ADDR_CONTROL_MODEf 30787
#define LOOPBACK_XOR_READ_EN_MODEf 30788
#define LOOPQf 30789
#define LOOP_COUNTf 30790
#define LOOP_COUNTER_ITERATIONSf 30791
#define LOOP_ENAf 30792
#define LOOP_MODEf 30793
#define LOSSLESSENf 30794
#define LOSSLESS_COUNTf 30795
#define LOSS_OF_SYNC_EVENTf 30796
#define LOSTf 30797
#define LOSTCRQUEUENUMf 30798
#define LOST_BS_PLL_LOCKf 30799
#define LOST_BS_PLL_LOCK_DISINTf 30800
#define LOST_BYTE_ALIGNMENT_EVENTf 30801
#define LOST_CR_QUEUE_NUMf 30802
#define LOST_DDR0_PLL_LOCKf 30803
#define LOST_DDR0_PLL_LOCK_DISINTf 30804
#define LOST_DDR1_PLL_LOCKf 30805
#define LOST_DDR1_PLL_LOCK_DISINTf 30806
#define LOST_DDR2_PLL_LOCKf 30807
#define LOST_DDR2_PLL_LOCK_DISINTf 30808
#define LOST_DDR3_PLL_LOCKf 30809
#define LOST_DDR3_PLL_LOCK_DISINTf 30810
#define LOST_HPP_PLL_LOCKf 30811
#define LOST_HPP_PLL_LOCK_DISINTf 30812
#define LOST_LOCKf 30813
#define LOST_MAC_PLL_LOCKf 30814
#define LOST_MAC_PLL_LOCK_DISINTf 30815
#define LOST_SE0_PLL_LOCKf 30816
#define LOST_SE0_PLL_LOCK_DISINTf 30817
#define LOST_SE1_PLL_LOCKf 30818
#define LOST_SE1_PLL_LOCK_DISINTf 30819
#define LOST_SWS_PLL_LOCKf 30820
#define LOST_SWS_PLL_LOCK_DISINTf 30821
#define LOST_TIME_ALIGNMENT_EVEN_EVENTf 30822
#define LOST_TIME_ALIGNMENT_ODD_EVENTf 30823
#define LOST_TMU_PLL_LOCKf 30824
#define LOST_TMU_PLL_LOCK_DISINTf 30825
#define LOST_TS_PLL_LOCKf 30826
#define LOST_TS_PLL_LOCK_DISINTf 30827
#define LOST_WC_PLL_LOCKf 30828
#define LOST_WC_PLL_LOCK_DISINTf 30829
#define LOS_INTf 30830
#define LOS_INTMASKf 30831
#define LOS_INT_MASKf 30832
#define LOS_SELf 30833
#define LOWf 30834
#define LOWCUR_ENf 30835
#define LOWDELAYDEPTHf 30836
#define LOWER_BOUNDSf 30837
#define LOWER_COMPARE_Gf 30838
#define LOWER_COUNTERf 30839
#define LOWER_IDLEf 30840
#define LOWER_IDLE_KBITf 30841
#define LOWER_LIMITf 30842
#define LOWER_MACDAf 30843
#define LOWER_MACSAf 30844
#define LOWER_TMf 30845
#define LOWESTALARMPRIf 30846
#define LOWPOWER_REFRESH_ENABLEf 30847
#define LOWSIG_ASSERT_FILTERf 30848
#define LOWSIG_NEGATE_FILTERf 30849
#define LOWWATERMARKf 30850
#define LOW_DELAY_DEPTHf 30851
#define LOW_DURATIONf 30852
#define LOW_MDL_CCM_COPYTO_CPUf 30853
#define LOW_MDL_CCM_FWD_ACTIONf 30854
#define LOW_MDL_LB_LT_COPYTO_CPUf 30855
#define LOW_MDL_LB_LT_DROPf 30856
#define LOW_MDL_LB_LT_FWDf 30857
#define LOW_POWER_EXITf 30858
#define LOW_POWER_REQf 30859
#define LOW_PRI_CELL_DROP_TH_Pf 30860
#define LOW_PRI_CELL_DROP_TH_Sf 30861
#define LOW_PRI_THRESHOLDf 30862
#define LOW_PR_DROP_EN_Pf 30863
#define LOW_PR_DROP_EN_Sf 30864
#define LOW_PR_MUL_DROP_TH_HIGHf 30865
#define LOW_PR_MUL_DROP_TH_LOWf 30866
#define LOW_PR_MUL_ENf 30867
#define LOW_PR_MUL_PRIOSELf 30868
#define LOW_PR_MUL_QUE_HIGHf 30869
#define LOW_PR_MUL_QUE_LOWf 30870
#define LOW_VTTf 30871
#define LOW_WATERMARKf 30872
#define LO_CONGEST_COUNTf 30873
#define LO_CONGEST_PRIf 30874
#define LO_CONGEST_STICKY_STATEf 30875
#define LO_MASKf 30876
#define LO_PUP_FIFO_OVERFLOWf 30877
#define LO_PUP_FIFO_OVERFLOW_DISINTf 30878
#define LO_WATERMARKf 30879
#define LP40_PLL_POST_RESETf 30880
#define LPBK_EVENT_COUNTERf 30881
#define LPBK_SEO_LFALLf 30882
#define LPDLHf 30883
#define LPDLLf 30884
#define LPDQCQFLOWCONTROLf 30885
#define LPDQCQMAXOCCf 30886
#define LPDQCQMAXOCCIDf 30887
#define LPDQCQQUEUEIDf 30888
#define LPDQCQQUEUESIZEf 30889
#define LPFSMRQMAXOCCf 30890
#define LPGLBRSCTONIFCLSBMAPf 30891
#define LPI_RX_STATEf 30892
#define LPI_TX_STATEf 30893
#define LPM1f 30894
#define LPM2f 30895
#define LPM3f 30896
#define LPM4f 30897
#define LPM5f 30898
#define LPM6f 30899
#define LPMQUERYCNTf 30900
#define LPMQUERYCNTOVERFLOWf 30901
#define LPM_1f 30902
#define LPM_1STLKPANDVALUEf 30903
#define LPM_1STLKPORVALUEf 30904
#define LPM_1STLKPVALIDf 30905
#define LPM_1ST_IN_RESULT_A_STRENGTHf 30906
#define LPM_1ST_IN_RESULT_B_STRENGTHf 30907
#define LPM_1ST_LKP_AND_VALUEf 30908
#define LPM_1ST_LKP_FOUNDf 30909
#define LPM_1ST_LKP_KEY_SELECTf 30910
#define LPM_1ST_LKP_OR_VALUEf 30911
#define LPM_1ST_LKP_VALIDf 30912
#define LPM_2f 30913
#define LPM_2NDLKPANDVALUEf 30914
#define LPM_2NDLKPORVALUEf 30915
#define LPM_2NDLKPVALIDf 30916
#define LPM_2ND_IN_RESULT_A_STRENGTHf 30917
#define LPM_2ND_IN_RESULT_B_STRENGTHf 30918
#define LPM_2ND_LKP_AND_VALUEf 30919
#define LPM_2ND_LKP_FOUNDf 30920
#define LPM_2ND_LKP_KEY_SELECTf 30921
#define LPM_2ND_LKP_OR_VALUEf 30922
#define LPM_2ND_LKP_VALIDf 30923
#define LPM_2_INITIATE_PAR_ERRf 30924
#define LPM_2_PARITY_ERR_MASKf 30925
#define LPM_3f 30926
#define LPM_3_INITIATE_PAR_ERRf 30927
#define LPM_3_PARITY_ERR_MASKf 30928
#define LPM_4f 30929
#define LPM_4_INITIATE_PAR_ERRf 30930
#define LPM_4_PARITY_ERR_MASKf 30931
#define LPM_5f 30932
#define LPM_5_INITIATE_PAR_ERRf 30933
#define LPM_5_PARITY_ERR_MASKf 30934
#define LPM_6f 30935
#define LPM_6_INITIATE_PAR_ERRf 30936
#define LPM_6_PARITY_ERR_MASKf 30937
#define LPM_AUTOf 30938
#define LPM_BLINK_STATEf 30939
#define LPM_BREMOTEWAKEf 30940
#define LPM_ENf 30941
#define LPM_ENDPOINTf 30942
#define LPM_HIRDf 30943
#define LPM_HSK_SENTf 30944
#define LPM_INITIATE_PAR_ERRf 30945
#define LPM_L1SUSPEND_STATUSf 30946
#define LPM_MODEf 30947
#define LPM_PARITY_ERR_MASKf 30948
#define LPM_QUERY_CNTf 30949
#define LPM_QUERY_CNT_OVERFLOWf 30950
#define LPM_RESPf 30951
#define LPM_SLEEP_STATUSf 30952
#define LPM_TKNf 30953
#define LPOFPVALIDf 30954
#define LPORT_PAR_ERRf 30955
#define LPORT_PROFILE_IDXf 30956
#define LPORT_PROFILE_INDEXf 30957
#define LPORT_TABLEf 30958
#define LPORT_TABLE_1BIT_ERROR_REPORTf 30959
#define LPORT_TABLE_ECC_ENf 30960
#define LPORT_TMf 30961
#define LPSf 30962
#define LPSCf 30963
#define LP_ARB_STATEf 30964
#define LP_AUTO_ENTRY_ENf 30965
#define LP_AUTO_EXIT_ENf 30966
#define LP_AUTO_MEM_GATE_ENf 30967
#define LP_AUTO_PD_IDLEf 30968
#define LP_AUTO_SR_IDLEf 30969
#define LP_AUTO_SR_MC_GATE_IDLEf 30970
#define LP_BUFFERf 30971
#define LP_CMDf 30972
#define LP_DQCQ_FLOW_CONTROLf 30973
#define LP_DQCQ_MAX_OCCf 30974
#define LP_DQCQ_MAX_OCC_IDf 30975
#define LP_DQCQ_QUEUE_IDf 30976
#define LP_DQCQ_QUEUE_SIZEf 30977
#define LP_ECC_ENf 30978
#define LP_ECC_ERRf 30979
#define LP_ENABLEf 30980
#define LP_FSMRQ_MAX_OCCf 30981
#define LP_GLB_RSC_TO_NIF_PFC_MAPf 30982
#define LP_HIGH_PRI_REQf 30983
#define LP_HIGH_PRI_REQ_DISINTf 30984
#define LP_IDLE_PREDICTION_MODEf 30985
#define LP_STARTCNTf 30986
#define LP_STATEf 30987
#define LQ_PDROPMAX0f 30988
#define LQ_PDROPMAX1f 30989
#define LQ_PDROPMAX2f 30990
#define LQ_PDROPMAX3f 30991
#define LRP_BUBBLE_PORT_CORRECTED_ERRORf 30992
#define LRP_BUBBLE_PORT_CORRECTED_ERROR_DISINTf 30993
#define LRP_BUBBLE_PORT_DISABLE_ECCf 30994
#define LRP_BUBBLE_PORT_DISABLE_PARITYf 30995
#define LRP_BUBBLE_PORT_ECC_CORRUPTf 30996
#define LRP_BUBBLE_PORT_FORCE_UNCORRECTABLE_ERRORf 30997
#define LRP_BUBBLE_PORT_UNCORRECTED_ERRORf 30998
#define LRP_BUBBLE_PORT_UNCORRECTED_ERROR_DISINTf 30999
#define LRP_DPf 31000
#define LRP_PORT0_CORRECTED_ERRORf 31001
#define LRP_PORT0_CORRECTED_ERROR_DISINTf 31002
#define LRP_PORT0_DISABLE_ECCf 31003
#define LRP_PORT0_DISABLE_PARITYf 31004
#define LRP_PORT0_ECC_CORRUPTf 31005
#define LRP_PORT0_FORCE_UNCORRECTABLE_ERRORf 31006
#define LRP_PORT0_UNCORRECTED_ERRORf 31007
#define LRP_PORT0_UNCORRECTED_ERROR_DISINTf 31008
#define LRP_PORT1_CORRECTED_ERRORf 31009
#define LRP_PORT1_CORRECTED_ERROR_DISINTf 31010
#define LRP_PORT1_DISABLE_ECCf 31011
#define LRP_PORT1_DISABLE_PARITYf 31012
#define LRP_PORT1_ECC_CORRUPTf 31013
#define LRP_PORT1_FORCE_UNCORRECTABLE_ERRORf 31014
#define LRP_PORT1_UNCORRECTED_ERRORf 31015
#define LRP_PORT1_UNCORRECTED_ERROR_DISINTf 31016
#define LRP_PORT2_CORRECTED_ERRORf 31017
#define LRP_PORT2_CORRECTED_ERROR_DISINTf 31018
#define LRP_PORT2_DISABLE_ECCf 31019
#define LRP_PORT2_DISABLE_PARITYf 31020
#define LRP_PORT2_ECC_CORRUPTf 31021
#define LRP_PORT2_FORCE_UNCORRECTABLE_ERRORf 31022
#define LRP_PORT2_UNCORRECTED_ERRORf 31023
#define LRP_PORT2_UNCORRECTED_ERROR_DISINTf 31024
#define LRP_PORT3_CORRECTED_ERRORf 31025
#define LRP_PORT3_CORRECTED_ERROR_DISINTf 31026
#define LRP_PORT3_DISABLE_ECCf 31027
#define LRP_PORT3_DISABLE_PARITYf 31028
#define LRP_PORT3_ECC_CORRUPTf 31029
#define LRP_PORT3_FORCE_UNCORRECTABLE_ERRORf 31030
#define LRP_PORT3_UNCORRECTED_ERRORf 31031
#define LRP_PORT3_UNCORRECTED_ERROR_DISINTf 31032
#define LRP_PORT4_CORRECTED_ERRORf 31033
#define LRP_PORT4_CORRECTED_ERROR_DISINTf 31034
#define LRP_PORT4_DISABLE_ECCf 31035
#define LRP_PORT4_DISABLE_PARITYf 31036
#define LRP_PORT4_ECC_CORRUPTf 31037
#define LRP_PORT4_FORCE_UNCORRECTABLE_ERRORf 31038
#define LRP_PORT4_UNCORRECTED_ERRORf 31039
#define LRP_PORT4_UNCORRECTED_ERROR_DISINTf 31040
#define LRP_PORT5_CORRECTED_ERRORf 31041
#define LRP_PORT5_CORRECTED_ERROR_DISINTf 31042
#define LRP_PORT5_DISABLE_ECCf 31043
#define LRP_PORT5_DISABLE_PARITYf 31044
#define LRP_PORT5_ECC_CORRUPTf 31045
#define LRP_PORT5_FORCE_UNCORRECTABLE_ERRORf 31046
#define LRP_PORT5_UNCORRECTED_ERRORf 31047
#define LRP_PORT5_UNCORRECTED_ERROR_DISINTf 31048
#define LRP_PORT6_CORRECTED_ERRORf 31049
#define LRP_PORT6_CORRECTED_ERROR_DISINTf 31050
#define LRP_PORT6_DISABLE_ECCf 31051
#define LRP_PORT6_DISABLE_PARITYf 31052
#define LRP_PORT6_ECC_CORRUPTf 31053
#define LRP_PORT6_FORCE_UNCORRECTABLE_ERRORf 31054
#define LRP_PORT6_UNCORRECTED_ERRORf 31055
#define LRP_PORT6_UNCORRECTED_ERROR_DISINTf 31056
#define LRP_PORT7_CORRECTED_ERRORf 31057
#define LRP_PORT7_CORRECTED_ERROR_DISINTf 31058
#define LRP_PORT7_DISABLE_ECCf 31059
#define LRP_PORT7_DISABLE_PARITYf 31060
#define LRP_PORT7_ECC_CORRUPTf 31061
#define LRP_PORT7_FORCE_UNCORRECTABLE_ERRORf 31062
#define LRP_PORT7_UNCORRECTED_ERRORf 31063
#define LRP_PORT7_UNCORRECTED_ERROR_DISINTf 31064
#define LRP_PORT8_CORRECTED_ERRORf 31065
#define LRP_PORT8_CORRECTED_ERROR_DISINTf 31066
#define LRP_PORT8_DISABLE_ECCf 31067
#define LRP_PORT8_DISABLE_PARITYf 31068
#define LRP_PORT8_ECC_CORRUPTf 31069
#define LRP_PORT8_FORCE_UNCORRECTABLE_ERRORf 31070
#define LRP_PORT8_UNCORRECTED_ERRORf 31071
#define LRP_PORT8_UNCORRECTED_ERROR_DISINTf 31072
#define LRP_PORT9_CORRECTED_ERRORf 31073
#define LRP_PORT9_CORRECTED_ERROR_DISINTf 31074
#define LRP_PORT9_DISABLE_ECCf 31075
#define LRP_PORT9_DISABLE_PARITYf 31076
#define LRP_PORT9_ECC_CORRUPTf 31077
#define LRP_PORT9_FORCE_UNCORRECTABLE_ERRORf 31078
#define LRP_PORT9_UNCORRECTED_ERRORf 31079
#define LRP_PORT9_UNCORRECTED_ERROR_DISINTf 31080
#define LRP_STATUSf 31081
#define LRP_STATUS_DISINTf 31082
#define LRP_TRACEf 31083
#define LRP_TRACE_DISINTf 31084
#define LRU_ENf 31085
#define LR_EML_DATA_BUF_DISABLE_ECCf 31086
#define LR_EML_DATA_BUF_ECC_CORRUPTf 31087
#define LR_EML_DEADLINEf 31088
#define LR_EML_ERRORf 31089
#define LR_EML_ERROR_DISINTf 31090
#define LR_EML_FIFO_DISABLE_ECCf 31091
#define LR_EML_FIFO_ECC_CORRUPTf 31092
#define LR_EML_FIFO_OVERFLOWf 31093
#define LR_EML_FIFO_OVERFLOW_DISINTf 31094
#define LR_EML_FIFO_TMf 31095
#define LR_EML_RD_PRIf 31096
#define LR_EML_WR_PRIf 31097
#define LR_ERRORf 31098
#define LR_ERROR_DISINTf 31099
#define LR_PAR_ERRORf 31100
#define LR_PAR_ERROR_DISINTf 31101
#define LR_PAR_ERR_DROP_DISABLEf 31102
#define LR_RESET_Nf 31103
#define LR_TDM_ENABLEf 31104
#define LR_TDM_WRAP_PTRf 31105
#define LR_TM_KEY_PARITY_ERRORf 31106
#define LSBf 31107
#define LSBMDATABUSf 31108
#define LSB_1f 31109
#define LSB_2f 31110
#define LSB_3f 31111
#define LSB_4f 31112
#define LSB_5f 31113
#define LSB_6f 31114
#define LSB_7f 31115
#define LSB_BITMAPf 31116
#define LSB_VLAN_BMf 31117
#define LSB_VLAN_BM_LOWERf 31118
#define LSB_VLAN_BM_UPPERf 31119
#define LSDAf 31120
#define LSMf 31121
#define LSMEXTf 31122
#define LSMH_INITIATE_PAR_ERRf 31123
#define LSMH_PARITY_ERR_MASKf 31124
#define LSML_INITIATE_PAR_ERRf 31125
#define LSML_PARITY_ERR_MASKf 31126
#define LSPIf 31127
#define LSRf 31128
#define LSR_SOP_CNTf 31129
#define LSR_SOP_CNT_OVFf 31130
#define LSTf 31131
#define LSTQDRREADDATAf 31132
#define LSTRDDBUFFf 31133
#define LSTRDDBUFFFREEZEDf 31134
#define LSTRDDBUFFVALIDf 31135
#define LST_PDM_READ_ADDRf 31136
#define LST_PDM_READ_DATAf 31137
#define LST_PDM_READ_VALIDf 31138
#define LST_RD_DBUFFf 31139
#define LST_RD_DBUFF_FREEZEDf 31140
#define LST_RD_DBUFF_VALIDf 31141
#define LS_ERR_CNTf 31142
#define LS_ERR_THRESHf 31143
#define LS_ERR_WINDOWf 31144
#define LS_NEXTPRIORITYf 31145
#define LS_PIMSM_HDRf 31146
#define LS_PRIORITYf 31147
#define LTM_COPYTO_CPUf 31148
#define LTM_DROPf 31149
#define LTM_FWDf 31150
#define LTM_RESERVEDf 31151
#define LTR_COPYTO_CPUf 31152
#define LTR_CP_EXT_L2f 31153
#define LTR_CP_EXT_L2_ALLf 31154
#define LTR_CP_EXT_L2_WIDEf 31155
#define LTR_DROPf 31156
#define LTR_FWDf 31157
#define LTR_RESERVEDf 31158
#define LUREQFIFOCOUNT_GTE_HITHRf 31159
#define LUREQFIFO_FULLf 31160
#define LUREQMEM0_TMf 31161
#define LUREQMEM1_TMf 31162
#define LUREQMEM2_TMf 31163
#define LUREQMEM3_TMf 31164
#define LUREQMEM4_TMf 31165
#define LUREQMEM_TMf 31166
#define LVL_AREF_ENf 31167
#define LVL_STATUSf 31168
#define LVM0_3_MD_00f 31169
#define LVM0_3_MD_01f 31170
#define LVM0_3_MD_02f 31171
#define LVM0_3_MD_03f 31172
#define LVM4_7_MD_04f 31173
#define LVM4_7_MD_05f 31174
#define LVM4_7_MD_06f 31175
#define LVM4_7_MD_07f 31176
#define LWR_S_RF_BITSf 31177
#define L_2_DEPTHf 31178
#define L_3_DEPTHf 31179
#define L_3_VPN_DEFAULT_ROUTINGf 31180
#define L_3_VPN_DEFAULT_ROUTING_MASKf 31181
#define L_4_DEPTHf 31182
#define L_4_LOCATIONf 31183
#define L_4_PORT_RANGES_2_TCf 31184
#define L_5_DEPTHf 31185
#define L_SGf 31186
#define L_SG1f 31187
#define L_SG2f 31188
#define L_SHf 31189
#define L_SH1f 31190
#define L_SH2f 31191
#define L_STAT_REGf 31192
#define M1DIVf 31193
#define M2DIVf 31194
#define M3DIVf 31195
#define MAf 31196
#define MACf 31197
#define MAC0_HIf 31198
#define MAC0_LOf 31199
#define MAC1_HIf 31200
#define MAC1_LOf 31201
#define MAC__DATAf 31202
#define MAC__HASH_LSBf 31203
#define MAC__ICFIf 31204
#define MAC__IPRIf 31205
#define MAC__IVIDf 31206
#define MAC__KEYf 31207
#define MAC__MAC_ADDRf 31208
#define MAC__OCFIf 31209
#define MAC__OPRIf 31210
#define MAC__OVIDf 31211
#define MAC__PRIf 31212
#define MAC__RESERVEDf 31213
#define MAC__RESERVED_0f 31214
#define MAC__RESERVED_IVIDf 31215
#define MAC__RSVD_SVPf 31216
#define MAC__SVPf 31217
#define MAC__SVP_VALIDf 31218
#define MAC__TAG_ACTION_PROFILE_PTRf 31219
#define MAC__UNUSED_IVIDf 31220
#define MAC__VLAN_ACTION_VALIDf 31221
#define MAC__VLAN_IDf 31222
#define MACAINITf 31223
#define MACAINTMASKf 31224
#define MACAINTREGf 31225
#define MACAPDf 31226
#define MACA_DATA_CRC_ERR_INTf 31227
#define MACA_DATA_CRC_ERR_INT_MASKf 31228
#define MACBINITf 31229
#define MACBINTMASKf 31230
#define MACBINTREGf 31231
#define MACBPDf 31232
#define MACB_DATA_CRC_ERR_INTf 31233
#define MACB_DATA_CRC_ERR_INT_MASKf 31234
#define MACCINITf 31235
#define MACCINTMASKf 31236
#define MACCINTREGf 31237
#define MACCPDf 31238
#define MACDAf 31239
#define MACDA_ERROR_INT_ENABLEf 31240
#define MACDA_ERROR_INT_LOG_VALIDf 31241
#define MACDA_ERROR_INT_STATUSf 31242
#define MACDA_ERROR_LOG_ENABLEf 31243
#define MACDA_MASKf 31244
#define MACINMACf 31245
#define MACLMTf 31246
#define MACLMT_DROPf 31247
#define MACLMT_STNMV_TOCPUf 31248
#define MACROFLOW_INDEXf 31249
#define MACROSELf 31250
#define MACRO_FLOW_HASH_BYTE_SELf 31251
#define MACRO_FLOW_HASH_FUNC_SELf 31252
#define MACRO_SELf 31253
#define MACR_N_LKY_BKT_VALUEf 31254
#define MACR_N_RX_GOOD_CELL_CNTf 31255
#define MACSAf 31256
#define MACSA0f 31257
#define MACSA0_DROPf 31258
#define MACSA0_DROP_DISINTf 31259
#define MACSA0_DROP_SELf 31260
#define MACSA_ALL_ZERO_DROPf 31261
#define MACSA_EQUALS_MACDA_DROPf 31262
#define MACSA_ERROR_INT_ENABLEf 31263
#define MACSA_ERROR_INT_LOG_VALIDf 31264
#define MACSA_ERROR_INT_STATUSf 31265
#define MACSA_ERROR_LOG_ENABLEf 31266
#define MACSA_ZERO_CHECK_ENABLEf 31267
#define MACSEC_ENABLEf 31268
#define MACSEC_PROG_TX_CRCf 31269
#define MACSEC_SCIf 31270
#define MACSEC_TX_CRC_CORRUPTION_MODEf 31271
#define MACSEC_TX_CRC_CORRUPT_ENf 31272
#define MACSEC_TX_LAUNCH_ENf 31273
#define MACTAGEAGINGCFGPTRf 31274
#define MACTAGEAGINGENABLEf 31275
#define MACTAGEAGINGRESOLUTIONf 31276
#define MACTAGEMACHINEACCESSSHAPERf 31277
#define MACTAGEMACHINEACTIVEf 31278
#define MACTAGEMACHINECURRENTINDEXf 31279
#define MACTAGEMACHINEMETACYCLEf 31280
#define MACTAGEMACHINEPAUSEf 31281
#define MACTAGEOWNSYSTEMLAGPORTSf 31282
#define MACTAGEOWNSYSTEMPHYSICALPORTSf 31283
#define MACTAGEREACHEDENDINDEXf 31284
#define MACTAGEREACHEDENDINDEXMASKf 31285
#define MACTAGESTAMPf 31286
#define MACTAMSGDROPf 31287
#define MACTAMSGDROPMASKf 31288
#define MACTCAMENTRIESCOUNTERf 31289
#define MACTCPUREQUESTTRIGGERf 31290
#define MACTDEFRAGENABLEf 31291
#define MACTDEFRAGMODEf 31292
#define MACTDEFRAGPERIODf 31293
#define MACTDIAGNOSTICSINDEXf 31294
#define MACTDIAGNOSTICSKEYf 31295
#define MACTDIAGNOSTICSLOOKUPf 31296
#define MACTDIAGNOSTICSREADf 31297
#define MACTDIAGNOSTICSREADAGEf 31298
#define MACTENTRIESCOUNTERf 31299
#define MACTENTRYAGESTATf 31300
#define MACTENTRYFOUNDf 31301
#define MACTENTRYKEYf 31302
#define MACTENTRYPAYLOADf 31303
#define MACTENTRYVALIDf 31304
#define MACTERRORCAMTABLEFULLf 31305
#define MACTERRORCAMTABLEFULLCOUNTERf 31306
#define MACTERRORCAMTABLEFULLCOUNTEROVERFLOWf 31307
#define MACTERRORCAMTABLEFULLMASKf 31308
#define MACTERRORCHANGEFAILNONEXISTf 31309
#define MACTERRORCHANGEFAILNONEXISTCOUNTERf 31310
#define MACTERRORCHANGEFAILNONEXISTCOUNTEROVERFLOWf 31311
#define MACTERRORCHANGEFAILNONEXISTMASKf 31312
#define MACTERRORCHANGEREQUESTOVERSTATICf 31313
#define MACTERRORCHANGEREQUESTOVERSTATICCOUNTERf 31314
#define MACTERRORCHANGEREQUESTOVERSTATICCOUNTEROVERFLOWf 31315
#define MACTERRORCHANGEREQUESTOVERSTATICMASKf 31316
#define MACTERRORDELETEUNKNOWNKEYf 31317
#define MACTERRORDELETEUNKNOWNKEYCOUNTERf 31318
#define MACTERRORDELETEUNKNOWNKEYCOUNTEROVERFLOWf 31319
#define MACTERRORDELETEUNKNOWNKEYMASKf 31320
#define MACTERRORLEARNREQUESTOVERSTATICf 31321
#define MACTERRORLEARNREQUESTOVERSTATICCOUNTERf 31322
#define MACTERRORLEARNREQUESTOVERSTATICCOUNTEROVERFLOWf 31323
#define MACTERRORLEARNREQUESTOVERSTATICMASKf 31324
#define MACTERRORREACHEDMAXENTRYLIMITf 31325
#define MACTERRORREACHEDMAXENTRYLIMITCOUNTERf 31326
#define MACTERRORREACHEDMAXENTRYLIMITCOUNTEROVERFLOWf 31327
#define MACTERRORREACHEDMAXENTRYLIMITMASKf 31328
#define MACTERRORTABLECOHERENCYf 31329
#define MACTERRORTABLECOHERENCYMASKf 31330
#define MACTEVENTf 31331
#define MACTEVENTFIFOACCESSFIDDBf 31332
#define MACTEVENTFIFOACCESSVSIDBf 31333
#define MACTEVENTFIFOAGEEVENTDROPCOUNTERf 31334
#define MACTEVENTFIFOAGEEVENTDROPCOUNTEROVERFLOWf 31335
#define MACTEVENTFIFOEVENTCOUNTERf 31336
#define MACTEVENTFIFOEVENTCOUNTEROVERFLOWf 31337
#define MACTEVENTFIFOEVENTDROPf 31338
#define MACTEVENTFIFOEVENTDROPMASKf 31339
#define MACTEVENTFIFOEVENTFIFOENTRYCOUNTf 31340
#define MACTEVENTFIFOFULLTHRESHOLDf 31341
#define MACTEVENTFIFOHIGHTHRESHOLDf 31342
#define MACTEVENTFIFOHIGHTHRESHOLDREACHEDf 31343
#define MACTEVENTFIFOHIGHTHRESHOLDREACHEDMASKf 31344
#define MACTEVENTFIFOLRFEVENTDROPCOUNTERf 31345
#define MACTEVENTFIFOLRFEVENTDROPCOUNTEROVERFLOWf 31346
#define MACTEVENTFIFOMRQEVENTDROPCOUNTERf 31347
#define MACTEVENTFIFOMRQEVENTDROPCOUNTEROVERFLOWf 31348
#define MACTEVENTFIFOWATERMARKf 31349
#define MACTEVENTREADYf 31350
#define MACTEVENTREADYMASKf 31351
#define MACTFCNTCOUNTEROVERFLOWf 31352
#define MACTFCNTCOUNTEROVERFLOWMASKf 31353
#define MACTFIDDBCHECKFIDLIMITf 31354
#define MACTFLUMACHINEACCESSSHAPERf 31355
#define MACTFLUMACHINEACTIVEf 31356
#define MACTFLUMACHINECURRENTINDEXf 31357
#define MACTFLUMACHINEENDINDEXf 31358
#define MACTFLUMACHINEHITCOUNTERf 31359
#define MACTFLUMACHINEHITCOUNTEROVERFLOWf 31360
#define MACTFLUMACHINEPAUSEf 31361
#define MACTFLUREACHEDENDINDEXf 31362
#define MACTFLUREACHEDENDINDEXMASKf 31363
#define MACTFMSGDROPf 31364
#define MACTFMSGDROPMASKf 31365
#define MACTINGRESSLEARNTYPEf 31366
#define MACTINTERRUPTf 31367
#define MACTINTERRUPTMASKf 31368
#define MACTKEYTABLEENTRYLIMITf 31369
#define MACTKEYTRESETDONEf 31370
#define MACTLEARNFILTERDROPDUPLICATEf 31371
#define MACTLEARNFILTERDROPDUPLICATECOUNTERf 31372
#define MACTLEARNFILTERDROPDUPLICATECOUNTEROVERFLOWf 31373
#define MACTLEARNFILTERENTRYTTLf 31374
#define MACTLEARNFILTERRESf 31375
#define MACTLEARNFILTERWATERMARKf 31376
#define MACTLEARNLOOKUPACCESSVSIDBONBACKBONEMACf 31377
#define MACTLEARNLOOKUPACCESSVSIDBONSERVICEMACf 31378
#define MACTLEARNLOOKUPEGRESSLOOKUPCOUNTERf 31379
#define MACTLEARNLOOKUPEGRESSLOOKUPCOUNTEROVERFLOWf 31380
#define MACTLEARNLOOKUPELKf 31381
#define MACTLEARNLOOKUPELKBITS127TO122f 31382
#define MACTLEARNLOOKUPELKBITS63TO58f 31383
#define MACTLEARNLOOKUPINGRESSLOOKUPCOUNTERf 31384
#define MACTLEARNLOOKUPINGRESSLOOKUPCOUNTEROVERFLOWf 31385
#define MACTLEARNLOOKUPMACTf 31386
#define MACTLEARNNOTNEEDEDDROPCOUNTERf 31387
#define MACTLEARNNOTNEEDEDDROPCOUNTEROVERFLOWf 31388
#define MACTLOOKUPALLOWf 31389
#define MACTLOOKUPALLOWEDEVENTSDYNAMICf 31390
#define MACTLOOKUPALLOWEDEVENTSLEARNf 31391
#define MACTLOOKUPALLOWEDEVENTSSTATICf 31392
#define MACTLOOKUPARBITERDESTINATIONLOOKUPCOUNTERf 31393
#define MACTLOOKUPARBITERDESTINATIONLOOKUPCOUNTEROVERFLOWf 31394
#define MACTLOOKUPARBITERLEARNLOOKUPCOUNTERf 31395
#define MACTLOOKUPARBITERLEARNLOOKUPCOUNTEROVERFLOWf 31396
#define MACTLOOKUPARBITERLINKLAYERLOOKUPCOUNTERf 31397
#define MACTLOOKUPARBITERLINKLAYERLOOKUPCOUNTEROVERFLOWf 31398
#define MACTLOOKUPARBITERSOURCELOOKUPCOUNTERf 31399
#define MACTLOOKUPARBITERSOURCELOOKUPCOUNTEROVERFLOWf 31400
#define MACTLOOKUPBURSTFIFODROPf 31401
#define MACTLOOKUPBURSTFIFODROPCOUNTERf 31402
#define MACTLOOKUPBURSTFIFODROPCOUNTEROVERFLOWf 31403
#define MACTLOOKUPBURSTFIFODROPMASKf 31404
#define MACTLOOKUPBURSTFIFOWATERMARKf 31405
#define MACTLOOKUPFILTERDROPDUPLICATEf 31406
#define MACTLOOKUPFILTERDROPDUPLICATECOUNTERf 31407
#define MACTLOOKUPFILTERDROPDUPLICATECOUNTEROVERFLOWf 31408
#define MACTLOOKUPFILTERENTRYTTLf 31409
#define MACTLOOKUPFILTERRESf 31410
#define MACTLOOKUPFILTERWATERMARKf 31411
#define MACTLOOKUPREQUESTCONTENTIONf 31412
#define MACTLOOKUPREQUESTCONTENTIONMASKf 31413
#define MACTMANAGEMENTUNITFAILUREVALIDf 31414
#define MACTMANAGEMENTUNITFAILUREVALIDMASKf 31415
#define MACTMNGMNTREQACKNOWLEDGEONLYFAILUREf 31416
#define MACTMNGMNTREQALLOWSTATICEXCEEDf 31417
#define MACTMNGMNTREQEXCEEDLIMITFIDf 31418
#define MACTMNGMNTREQEXCEEDLIMITSTATICALLOWEDFIDf 31419
#define MACTMNGMNTREQFIDEXCEEDLIMITf 31420
#define MACTMNGMNTREQFIDEXCEEDLIMITCOUNTERf 31421
#define MACTMNGMNTREQFIDEXCEEDLIMITCOUNTEROVERFLOWf 31422
#define MACTMNGMNTREQFIDEXCEEDLIMITMASKf 31423
#define MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWEDf 31424
#define MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWEDCOUNTERf 31425
#define MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWEDCOUNTEROVERFLOWf 31426
#define MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWEDMASKf 31427
#define MACTMNGMNTREQREPLYDROPREPLYNOTNEEDEDCOUNTERf 31428
#define MACTMNGMNTREQREPLYDROPREPLYNOTNEEDEDCOUNTEROVERFLOWf 31429
#define MACTMNGMNTREQREQUESTCOUNTERf 31430
#define MACTMNGMNTREQREQUESTCOUNTEROVERFLOWf 31431
#define MACTMNGMNTREQREQUESTFIFOENTRYCOUNTf 31432
#define MACTMNGMNTREQREQUESTFIFOHIGHTHRESHOLDf 31433
#define MACTMNGMNTREQREQUESTFIFOWATERMARKf 31434
#define MACTMNGMNTREQSYSTEMVSINOTFOUNDf 31435
#define MACTMNGMNTREQSYSTEMVSINOTFOUNDCOUNTERf 31436
#define MACTMNGMNTREQSYSTEMVSINOTFOUNDCOUNTEROVERFLOWf 31437
#define MACTMNGMNTREQSYSTEMVSINOTFOUNDMASKf 31438
#define MACTMNGMNTREQSYSTEMVSINOTFOUNDSYSTEMVSIf 31439
#define MACTMNGMNTUNITACTIVEf 31440
#define MACTMNGMNTUNITENABLEf 31441
#define MACTMNGMNTUNITFAILUREKEYf 31442
#define MACTMNGMNTUNITFAILUREREASONf 31443
#define MACTMNGMNTUNITFAILUREVALIDf 31444
#define MACTOLPREQUESTREQUESTf 31445
#define MACTOLPREQUESTTRIGGERf 31446
#define MACTREPLYf 31447
#define MACTREPLYFIFOFULLTHRESHOLDf 31448
#define MACTREPLYFIFOREPLYCOUNTERf 31449
#define MACTREPLYFIFOREPLYCOUNTEROVERFLOWf 31450
#define MACTREPLYFIFOREPLYDROPf 31451
#define MACTREPLYFIFOREPLYDROPCOUNTERf 31452
#define MACTREPLYFIFOREPLYDROPCOUNTEROVERFLOWf 31453
#define MACTREPLYFIFOREPLYDROPMASKf 31454
#define MACTREPLYFIFOREPLYFIFOENTRYCOUNTf 31455
#define MACTREPLYFIFOWATERMARKf 31456
#define MACTREPLYREADYf 31457
#define MACTREPLYREADYMASKf 31458
#define MACTREQAGEPAYLOADf 31459
#define MACTREQAGEPAYLOADAGESTATUSf 31460
#define MACTREQAGEPAYLOADREFRESHEDBYDSPf 31461
#define MACTREQCOMMANDf 31462
#define MACTREQMFFf 31463
#define MACTREQMFFISKEYf 31464
#define MACTREQMFFKEYf 31465
#define MACTREQMFFKEYDBPROFILEf 31466
#define MACTREQMFFMACf 31467
#define MACTREQMFFRESERVEDf 31468
#define MACTREQMFFSYSVSIf 31469
#define MACTREQPARTOFLAGf 31470
#define MACTREQPAYLOADf 31471
#define MACTREQPAYLOADASDf 31472
#define MACTREQPAYLOADDESTINATIONf 31473
#define MACTREQPAYLOADISDYNAMICf 31474
#define MACTREQQUALIFIERf 31475
#define MACTREQREASONf 31476
#define MACTREQRESREVEDf 31477
#define MACTREQSELFf 31478
#define MACTREQSTAMPf 31479
#define MACTREQSUCCESSf 31480
#define MACTREQUESTSCOUNTERf 31481
#define MACTREQUESTSCOUNTEROVERFLOWf 31482
#define MACTSRCORLLLOOKUPONWRONGCYCLEf 31483
#define MACTSRCORLLLOOKUPONWRONGCYCLEMASKf 31484
#define MACTWARNINGCHANGENONEXISTFROMOTHERf 31485
#define MACTWARNINGCHANGENONEXISTFROMOTHERCOUNTERf 31486
#define MACTWARNINGCHANGENONEXISTFROMOTHERCOUNTEROVERFLOWf 31487
#define MACTWARNINGCHANGENONEXISTFROMOTHERMASKf 31488
#define MACTWARNINGCHANGENONEXISTFROMSELFf 31489
#define MACTWARNINGCHANGENONEXISTFROMSELFCOUNTERf 31490
#define MACTWARNINGCHANGENONEXISTFROMSELFCOUNTEROVERFLOWf 31491
#define MACTWARNINGCHANGENONEXISTFROMSELFMASKf 31492
#define MACTWARNINGINSERTEDEXISTINGf 31493
#define MACTWARNINGINSERTEDEXISTINGCOUNTERf 31494
#define MACTWARNINGINSERTEDEXISTINGCOUNTEROVERFLOWf 31495
#define MACTWARNINGINSERTEDEXISTINGMASKf 31496
#define MACTWARNINGLEARNOVEREXISTINGf 31497
#define MACTWARNINGLEARNOVEREXISTINGCOUNTERf 31498
#define MACTWARNINGLEARNOVEREXISTINGCOUNTEROVERFLOWf 31499
#define MACTWARNINGLEARNOVEREXISTINGMASKf 31500
#define MACT_AGET_H_0_INITIATE_PAR_ERRf 31501
#define MACT_AGET_H_0_PARITY_ERR_MASKf 31502
#define MACT_AGET_H_1_INITIATE_PAR_ERRf 31503
#define MACT_AGET_H_1_PARITY_ERR_MASKf 31504
#define MACT_AGET_H_2_INITIATE_PAR_ERRf 31505
#define MACT_AGET_H_2_PARITY_ERR_MASKf 31506
#define MACT_AGET_H_3_INITIATE_PAR_ERRf 31507
#define MACT_AGET_H_3_PARITY_ERR_MASKf 31508
#define MACT_AGET_H_4_INITIATE_PAR_ERRf 31509
#define MACT_AGET_H_4_PARITY_ERR_MASKf 31510
#define MACT_AGET_H_5_INITIATE_PAR_ERRf 31511
#define MACT_AGET_H_5_PARITY_ERR_MASKf 31512
#define MACT_AGET_H_6_INITIATE_PAR_ERRf 31513
#define MACT_AGET_H_6_PARITY_ERR_MASKf 31514
#define MACT_AGET_H_7_INITIATE_PAR_ERRf 31515
#define MACT_AGET_H_7_PARITY_ERR_MASKf 31516
#define MACT_AGE_AGING_CFG_PTRf 31517
#define MACT_AGE_AGING_ENABLEf 31518
#define MACT_AGE_AGING_RESOLUTIONf 31519
#define MACT_AGE_CYCLE_ON_SYNCf 31520
#define MACT_AGE_MACHINE_ACCESS_SHAPERf 31521
#define MACT_AGE_MACHINE_ACTIVEf 31522
#define MACT_AGE_MACHINE_CURRENT_INDEXf 31523
#define MACT_AGE_MACHINE_META_CYCLEf 31524
#define MACT_AGE_MACHINE_PAUSEf 31525
#define MACT_AGE_OWN_SYSTEM_LAG_PORTSf 31526
#define MACT_AGE_OWN_SYSTEM_PHYSICAL_PORTSf 31527
#define MACT_AGE_REACHED_END_INDEXf 31528
#define MACT_AGE_REACHED_END_INDEX_MASKf 31529
#define MACT_AGE_STAMPf 31530
#define MACT_AMSG_DROPf 31531
#define MACT_AMSG_DROP_MASKf 31532
#define MACT_AR_TO_PB_TRANSLATION_ERR_EVENTf 31533
#define MACT_AR_TO_PB_TRANSLATION_ERR_EVENT_COUNTERf 31534
#define MACT_AR_TO_PB_TRANSLATION_ERR_EVENT_COUNTER_OVERFLOWf 31535
#define MACT_AR_TO_PB_TRANSLATION_ERR_EVENT_MASKf 31536
#define MACT_AUXILIARY_CAM_ENABLEf 31537
#define MACT_AUXILIARY_CAM_THRESHOLDf 31538
#define MACT_CAM_ENTRIES_COUNTERf 31539
#define MACT_CFG_LIMIT_MODE_FIDf 31540
#define MACT_CMD_TO_CMD_TRANSLATION_REGf 31541
#define MACT_CMD_TO_CMD_TRANSLATION_TRANSLATED_CMDf 31542
#define MACT_COUNTER_LIMIT_MACT_DB_ENTRIES_COUNTf 31543
#define MACT_CPU_REQUEST_TRIGGERf 31544
#define MACT_DB_ID_BMACT_IDf 31545
#define MACT_DB_ID_BMACT_MASKf 31546
#define MACT_DB_ID_CONSISTENT_HASHING_IDf 31547
#define MACT_DB_ID_MACT_IDf 31548
#define MACT_DB_ID_MACT_MASKf 31549
#define MACT_DB_ID_PROG_IDf 31550
#define MACT_DB_ID_PROG_MASKf 31551
#define MACT_DECRYPTION_ENCRYPTION_ENABLEf 31552
#define MACT_DIAGNOSTICS_ACCESSED_MODEf 31553
#define MACT_DIAGNOSTICS_INDEXf 31554
#define MACT_DIAGNOSTICS_KEYf 31555
#define MACT_DIAGNOSTICS_LOOKUPf 31556
#define MACT_DIAGNOSTICS_READf 31557
#define MACT_DIAGNOSTICS_READ_AGEf 31558
#define MACT_EGRESS_OPPORTUNISTIC_FIFO_DROPf 31559
#define MACT_EGRESS_OPPORTUNISTIC_FIFO_DROP_COUNTERf 31560
#define MACT_EGRESS_OPPORTUNISTIC_FIFO_DROP_COUNTER_OVERFLOWf 31561
#define MACT_EGRESS_OPPORTUNISTIC_FIFO_DROP_MASKf 31562
#define MACT_ENTRIES_COUNTERf 31563
#define MACT_ENTRY_ACCESSEDf 31564
#define MACT_ENTRY_AGE_STATf 31565
#define MACT_ENTRY_FOUNDf 31566
#define MACT_ENTRY_KEYf 31567
#define MACT_ENTRY_PAYLOADf 31568
#define MACT_ENTRY_VALIDf 31569
#define MACT_ERROR_CAM_TABLE_FULLf 31570
#define MACT_ERROR_CAM_TABLE_FULL_COUNTERf 31571
#define MACT_ERROR_CAM_TABLE_FULL_COUNTER_OVERFLOWf 31572
#define MACT_ERROR_CAM_TABLE_FULL_MASKf 31573
#define MACT_ERROR_CHANGE_FAIL_NON_EXISTf 31574
#define MACT_ERROR_CHANGE_FAIL_NON_EXIST_COUNTERf 31575
#define MACT_ERROR_CHANGE_FAIL_NON_EXIST_COUNTER_OVERFLOWf 31576
#define MACT_ERROR_CHANGE_FAIL_NON_EXIST_MASKf 31577
#define MACT_ERROR_CHANGE_REQUEST_OVER_STATICf 31578
#define MACT_ERROR_CHANGE_REQUEST_OVER_STATIC_COUNTERf 31579
#define MACT_ERROR_CHANGE_REQUEST_OVER_STATIC_COUNTER_OVERFLOWf 31580
#define MACT_ERROR_CHANGE_REQUEST_OVER_STATIC_MASKf 31581
#define MACT_ERROR_DELETE_UNKNOWN_KEYf 31582
#define MACT_ERROR_DELETE_UNKNOWN_KEY_COUNTERf 31583
#define MACT_ERROR_DELETE_UNKNOWN_KEY_COUNTER_OVERFLOWf 31584
#define MACT_ERROR_DELETE_UNKNOWN_KEY_MASKf 31585
#define MACT_ERROR_LEARN_REQUEST_OVER_STATICf 31586
#define MACT_ERROR_LEARN_REQUEST_OVER_STATIC_COUNTERf 31587
#define MACT_ERROR_LEARN_REQUEST_OVER_STATIC_COUNTER_OVERFLOWf 31588
#define MACT_ERROR_LEARN_REQUEST_OVER_STATIC_MASKf 31589
#define MACT_ERROR_REACHED_MAX_ENTRY_LIMITf 31590
#define MACT_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERf 31591
#define MACT_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_OVERFLOWf 31592
#define MACT_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf 31593
#define MACT_ERROR_TABLE_COHERENCYf 31594
#define MACT_ERROR_TABLE_COHERENCY_COUNTERf 31595
#define MACT_ERROR_TABLE_COHERENCY_COUNTER_OVERFLOWf 31596
#define MACT_ERROR_TABLE_COHERENCY_MASKf 31597
#define MACT_EVENTf 31598
#define MACT_EVENT_FID_OR_LIF_EXCEED_LIMITf 31599
#define MACT_EVENT_FID_OR_LIF_EXCEED_LIMIT_CNTR_PTRf 31600
#define MACT_EVENT_FID_OR_LIF_EXCEED_LIMIT_COUNTERf 31601
#define MACT_EVENT_FID_OR_LIF_EXCEED_LIMIT_COUNTER_OVERFLOWf 31602
#define MACT_EVENT_FID_OR_LIF_EXCEED_LIMIT_MASKf 31603
#define MACT_EVENT_FIFO_ACCESS_FID_DBf 31604
#define MACT_EVENT_FIFO_AGE_EVENT_DROP_COUNTERf 31605
#define MACT_EVENT_FIFO_AGE_EVENT_DROP_COUNTER_OVERFLOWf 31606
#define MACT_EVENT_FIFO_ENABLE_OLPf 31607
#define MACT_EVENT_FIFO_EVENT_COUNTERf 31608
#define MACT_EVENT_FIFO_EVENT_COUNTER_OVERFLOWf 31609
#define MACT_EVENT_FIFO_EVENT_DROPf 31610
#define MACT_EVENT_FIFO_EVENT_DROP_MASKf 31611
#define MACT_EVENT_FIFO_EVENT_FIFO_ENTRY_COUNTf 31612
#define MACT_EVENT_FIFO_EVENT_FORWARDING_PROFILE_BMACTf 31613
#define MACT_EVENT_FIFO_FULL_THRESHOLDf 31614
#define MACT_EVENT_FIFO_HIGH_THRESHOLDf 31615
#define MACT_EVENT_FIFO_HIGH_THRESHOLD_REACHEDf 31616
#define MACT_EVENT_FIFO_HIGH_THRESHOLD_REACHED_MASKf 31617
#define MACT_EVENT_FIFO_LRF_EVENT_DROP_COUNTERf 31618
#define MACT_EVENT_FIFO_LRF_EVENT_DROP_COUNTER_OVERFLOWf 31619
#define MACT_EVENT_FIFO_MRQ_EVENT_DROP_COUNTERf 31620
#define MACT_EVENT_FIFO_MRQ_EVENT_DROP_COUNTER_OVERFLOWf 31621
#define MACT_EVENT_FIFO_WATERMARKf 31622
#define MACT_EVENT_MACT_DB_EXCEED_LIMITf 31623
#define MACT_EVENT_MACT_DB_EXCEED_LIMIT_COUNTERf 31624
#define MACT_EVENT_MACT_DB_EXCEED_LIMIT_COUNTER_OVERFLOWf 31625
#define MACT_EVENT_MACT_DB_EXCEED_LIMIT_MASKf 31626
#define MACT_EVENT_READYf 31627
#define MACT_EVENT_READY_MASKf 31628
#define MACT_FCNT_COUNTER_OVERFLOWf 31629
#define MACT_FCNT_COUNTER_OVERFLOW_MASKf 31630
#define MACT_FCNT_MTM_CONSECUTIVE_OPS_MASKf 31631
#define MACT_FCNT_RESET_SEQUENCE_CONTROLf 31632
#define MACT_FID_COUNTER_DB_INITIATE_PAR_ERRf 31633
#define MACT_FID_COUNTER_DB_PARITY_ERR_MASKf 31634
#define MACT_FID_DB_CHECK_FID_LIMITf 31635
#define MACT_FID_DB_CHECK_MACT_DB_LIMITf 31636
#define MACT_FID_DB_LEARN_EVENT_CHECK_FID_LIMITf 31637
#define MACT_FID_DB_LEARN_EVENT_CHECK_MACT_DB_LIMITf 31638
#define MACT_FID_PROFILE_DB_INITIATE_PAR_ERRf 31639
#define MACT_FID_PROFILE_DB_PARITY_ERR_MASKf 31640
#define MACT_FLU_MACHINE_ACCESS_SHAPERf 31641
#define MACT_FLU_MACHINE_ACTIVEf 31642
#define MACT_FLU_MACHINE_CURRENT_INDEXf 31643
#define MACT_FLU_MACHINE_END_INDEXf 31644
#define MACT_FLU_MACHINE_HIT_COUNTERf 31645
#define MACT_FLU_MACHINE_HIT_COUNTER_OVERFLOWf 31646
#define MACT_FLU_MACHINE_PAUSEf 31647
#define MACT_FLU_MACHINE_REPORT_HITSf 31648
#define MACT_FLU_REACHED_END_INDEXf 31649
#define MACT_FLU_REACHED_END_INDEX_MASKf 31650
#define MACT_FMSG_DROPf 31651
#define MACT_FMSG_DROP_MASKf 31652
#define MACT_FORMAT_3_EEI_BITSf 31653
#define MACT_INGRESS_LEARN_TYPEf 31654
#define MACT_INTERRUPT_ONEf 31655
#define MACT_INTERRUPT_ONE_MASKf 31656
#define MACT_INTERRUPT_REGISTER_ONE_TESTf 31657
#define MACT_INTERRUPT_REGISTER_THREE_TESTf 31658
#define MACT_INTERRUPT_REGISTER_TWO_TESTf 31659
#define MACT_INTERRUPT_THREEf 31660
#define MACT_INTERRUPT_THREE_MASKf 31661
#define MACT_INTERRUPT_TWOf 31662
#define MACT_INTERRUPT_TWO_MASKf 31663
#define MACT_INVALID_LIF_CNTR_PTRf 31664
#define MACT_KEYT_H_0_INITIATE_PAR_ERRf 31665
#define MACT_KEYT_H_0_PARITY_ERR_MASKf 31666
#define MACT_KEYT_H_1_INITIATE_PAR_ERRf 31667
#define MACT_KEYT_H_1_PARITY_ERR_MASKf 31668
#define MACT_KEYT_H_2_INITIATE_PAR_ERRf 31669
#define MACT_KEYT_H_2_PARITY_ERR_MASKf 31670
#define MACT_KEYT_H_3_INITIATE_PAR_ERRf 31671
#define MACT_KEYT_H_3_PARITY_ERR_MASKf 31672
#define MACT_KEYT_H_4_INITIATE_PAR_ERRf 31673
#define MACT_KEYT_H_4_PARITY_ERR_MASKf 31674
#define MACT_KEYT_H_5_INITIATE_PAR_ERRf 31675
#define MACT_KEYT_H_5_PARITY_ERR_MASKf 31676
#define MACT_KEYT_H_6_INITIATE_PAR_ERRf 31677
#define MACT_KEYT_H_6_PARITY_ERR_MASKf 31678
#define MACT_KEYT_H_7_INITIATE_PAR_ERRf 31679
#define MACT_KEYT_H_7_PARITY_ERR_MASKf 31680
#define MACT_KEYT_RESET_DONEf 31681
#define MACT_KEY_CALCULATOR_MODEf 31682
#define MACT_KEY_TABLE_ENTRY_LIMITf 31683
#define MACT_LEARN_EVENT_EXCEED_LIMIT_STAMPf 31684
#define MACT_LEARN_FILTER_DROP_DUPLICATEf 31685
#define MACT_LEARN_FILTER_DROP_DUPLICATE_COUNTERf 31686
#define MACT_LEARN_FILTER_DROP_DUPLICATE_COUNTER_OVERFLOWf 31687
#define MACT_LEARN_FILTER_ENTRY_TTLf 31688
#define MACT_LEARN_FILTER_RESf 31689
#define MACT_LEARN_FILTER_WATERMARKf 31690
#define MACT_LEARN_LOOKUP_EGRESS_LOOKUP_COUNTERf 31691
#define MACT_LEARN_LOOKUP_EGRESS_LOOKUP_COUNTER_OVERFLOWf 31692
#define MACT_LEARN_LOOKUP_ELKf 31693
#define MACT_LEARN_LOOKUP_ELK_OPCODEf 31694
#define MACT_LEARN_LOOKUP_INGRESS_LOOKUP_COUNTERf 31695
#define MACT_LEARN_LOOKUP_INGRESS_LOOKUP_COUNTER_OVERFLOWf 31696
#define MACT_LEARN_LOOKUP_MACTf 31697
#define MACT_LEARN_NOT_NEEDED_DROP_COUNTERf 31698
#define MACT_LEARN_NOT_NEEDED_DROP_COUNTER_OVERFLOWf 31699
#define MACT_LEL_ERR_DATA_KEYf 31700
#define MACT_LEL_ERR_DATA_PAYLOADf 31701
#define MACT_LEL_ERR_DATA_VALIDf 31702
#define MACT_LEL_ERR_DATA_VALID_MASKf 31703
#define MACT_LIF_BASEf 31704
#define MACT_LIF_RANGE_0f 31705
#define MACT_LIF_RANGE_1f 31706
#define MACT_LIF_RANGE_2f 31707
#define MACT_LIF_SHIFT_RIGHTf 31708
#define MACT_LIF_ZERO_MSBSf 31709
#define MACT_LOOKUP_ALLOWf 31710
#define MACT_LOOKUP_ALLOWED_EVENTS_DYNAMICf 31711
#define MACT_LOOKUP_ALLOWED_EVENTS_LEARNf 31712
#define MACT_LOOKUP_ALLOWED_EVENTS_STATICf 31713
#define MACT_LOOKUP_ARBITER_DESTINATION_LOOKUP_COUNTERf 31714
#define MACT_LOOKUP_ARBITER_DESTINATION_LOOKUP_COUNTER_OVERFLOWf 31715
#define MACT_LOOKUP_ARBITER_LEARN_LOOKUP_COUNTERf 31716
#define MACT_LOOKUP_ARBITER_LEARN_LOOKUP_COUNTER_OVERFLOWf 31717
#define MACT_LOOKUP_ARBITER_LINK_LAYER_LOOKUP_COUNTERf 31718
#define MACT_LOOKUP_ARBITER_LINK_LAYER_LOOKUP_COUNTER_OVERFLOWf 31719
#define MACT_LOOKUP_ARBITER_SOURCE_LOOKUP_COUNTERf 31720
#define MACT_LOOKUP_ARBITER_SOURCE_LOOKUP_COUNTER_OVERFLOWf 31721
#define MACT_LOOKUP_BURST_FIFO_DROPf 31722
#define MACT_LOOKUP_BURST_FIFO_DROP_COUNTERf 31723
#define MACT_LOOKUP_BURST_FIFO_DROP_COUNTER_OVERFLOWf 31724
#define MACT_LOOKUP_BURST_FIFO_DROP_MASKf 31725
#define MACT_LOOKUP_BURST_FIFO_INITIATE_PAR_ERRf 31726
#define MACT_LOOKUP_BURST_FIFO_PARITY_ERR_MASKf 31727
#define MACT_LOOKUP_BURST_FIFO_WATERMARKf 31728
#define MACT_LOOKUP_FILTER_DROP_DUPLICATEf 31729
#define MACT_LOOKUP_FILTER_DROP_DUPLICATE_COUNTERf 31730
#define MACT_LOOKUP_FILTER_DROP_DUPLICATE_COUNTER_OVERFLOWf 31731
#define MACT_LOOKUP_FILTER_ENTRY_TTLf 31732
#define MACT_LOOKUP_FILTER_RESf 31733
#define MACT_LOOKUP_FILTER_WATERMARKf 31734
#define MACT_LOOKUP_LOOKUP_MODE_REGf 31735
#define MACT_LOOKUP_REQUEST_CONTENTIONf 31736
#define MACT_LOOKUP_REQUEST_CONTENTION_MASKf 31737
#define MACT_MANAGEMENT_COMPLETED_MASKf 31738
#define MACT_MANAGEMENT_EVENT_INITIATE_PAR_ERRf 31739
#define MACT_MANAGEMENT_EVENT_PARITY_ERR_MASKf 31740
#define MACT_MANAGEMENT_MEMORY_H_0_INITIATE_PAR_ERRf 31741
#define MACT_MANAGEMENT_MEMORY_H_0_PARITY_ERR_MASKf 31742
#define MACT_MANAGEMENT_MEMORY_H_1_INITIATE_PAR_ERRf 31743
#define MACT_MANAGEMENT_MEMORY_H_1_PARITY_ERR_MASKf 31744
#define MACT_MANAGEMENT_MEMORY_H_2_INITIATE_PAR_ERRf 31745
#define MACT_MANAGEMENT_MEMORY_H_2_PARITY_ERR_MASKf 31746
#define MACT_MANAGEMENT_MEMORY_H_3_INITIATE_PAR_ERRf 31747
#define MACT_MANAGEMENT_MEMORY_H_3_PARITY_ERR_MASKf 31748
#define MACT_MANAGEMENT_MEMORY_H_4_INITIATE_PAR_ERRf 31749
#define MACT_MANAGEMENT_MEMORY_H_4_PARITY_ERR_MASKf 31750
#define MACT_MANAGEMENT_MEMORY_H_5_INITIATE_PAR_ERRf 31751
#define MACT_MANAGEMENT_MEMORY_H_5_PARITY_ERR_MASKf 31752
#define MACT_MANAGEMENT_MEMORY_H_6_INITIATE_PAR_ERRf 31753
#define MACT_MANAGEMENT_MEMORY_H_6_PARITY_ERR_MASKf 31754
#define MACT_MANAGEMENT_MEMORY_H_7_INITIATE_PAR_ERRf 31755
#define MACT_MANAGEMENT_MEMORY_H_7_PARITY_ERR_MASKf 31756
#define MACT_MANAGEMENT_REPLY_INITIATE_PAR_ERRf 31757
#define MACT_MANAGEMENT_REPLY_PARITY_ERR_MASKf 31758
#define MACT_MANAGEMENT_UNIT_FAILURE_VALIDf 31759
#define MACT_MANAGEMENT_UNIT_FAILURE_VALID_MASKf 31760
#define MACT_MM_READ_LINEf 31761
#define MACT_MM_WRITE_LINEf 31762
#define MACT_MM_WRITE_VALIDf 31763
#define MACT_MNGMNT_MACT_DB_ENTRIES_LIMITf 31764
#define MACT_MNGMNT_REQ_ACCESS_FLU_DBf 31765
#define MACT_MNGMNT_REQ_ACKNOWLEDGE_ONLY_FAILUREf 31766
#define MACT_MNGMNT_REQ_ALLOW_CPU_EXCEED_FID_LIMITf 31767
#define MACT_MNGMNT_REQ_ALLOW_CPU_EXCEED_MACT_DB_LIMITf 31768
#define MACT_MNGMNT_REQ_ALLOW_STATIC_EXCEED_FID_LIMITf 31769
#define MACT_MNGMNT_REQ_ALLOW_STATIC_EXCEED_MACT_DB_LIMITf 31770
#define MACT_MNGMNT_REQ_EXCEED_LIMIT_CPU_ALLOWED_FIDf 31771
#define MACT_MNGMNT_REQ_EXCEED_LIMIT_FIDf 31772
#define MACT_MNGMNT_REQ_EXCEED_LIMIT_STATIC_ALLOWED_FIDf 31773
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMITf 31774
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_COUNTERf 31775
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_COUNTER_OVERFLOWf 31776
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_CPU_ALLOWEDf 31777
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_CPU_ALLOWED_COUNTERf 31778
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_CPU_ALLOWED_COUNTER_OVERFLOWf 31779
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_CPU_ALLOWED_MASKf 31780
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_MASKf 31781
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_STATIC_ALLOWEDf 31782
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_STATIC_ALLOWED_COUNTERf 31783
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_STATIC_ALLOWED_COUNTER_OVERFLOWf 31784
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_STATIC_ALLOWED_MASKf 31785
#define MACT_MNGMNT_REQ_FLU_DB_DROP_ALL_HITf 31786
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_DROPPEDf 31787
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_DROPPED_COUNTERf 31788
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_DROPPED_COUNTER_OVERFLOWf 31789
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_DROPPED_MASKf 31790
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_TRANSPLANTEDf 31791
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_TRANSPLANTED_COUNTERf 31792
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_TRANSPLANTED_COUNTER_OVERFLOWf 31793
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_TRANSPLANTED_MASKf 31794
#define MACT_MNGMNT_REQ_FLU_DB_HIT_MESSAGE_ENf 31795
#define MACT_MNGMNT_REQ_FLU_DB_HIT_MESSAGE_STAMPf 31796
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMITf 31797
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_COUNTERf 31798
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_COUNTER_OVERFLOWf 31799
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_CPU_ALLOWEDf 31800
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_CPU_ALLOWED_COUNTERf 31801
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_CPU_ALLOWED_COUNTER_OVERFLOWf 31802
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_CPU_ALLOWED_MASKf 31803
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_MASKf 31804
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_STATIC_ALLOWEDf 31805
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_STATIC_ALLOWED_COUNTERf 31806
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_STATIC_ALLOWED_COUNTER_OVERFLOWf 31807
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_STATIC_ALLOWED_MASKf 31808
#define MACT_MNGMNT_REQ_OLP_REGISTER_INTERFACE_ENABLEf 31809
#define MACT_MNGMNT_REQ_REPLY_DROP_REPLY_NOT_NEEDED_COUNTERf 31810
#define MACT_MNGMNT_REQ_REPLY_DROP_REPLY_NOT_NEEDED_COUNTER_OVERFLOWf 31811
#define MACT_MNGMNT_REQ_REQUEST_COUNTERf 31812
#define MACT_MNGMNT_REQ_REQUEST_COUNTER_OVERFLOWf 31813
#define MACT_MNGMNT_REQ_REQUEST_FIFO_ENTRY_COUNTf 31814
#define MACT_MNGMNT_REQ_REQUEST_FIFO_HIGH_THRESHOLDf 31815
#define MACT_MNGMNT_REQ_REQUEST_FIFO_WATERMARKf 31816
#define MACT_MNGMNT_UNIT_ACTIVEf 31817
#define MACT_MNGMNT_UNIT_ENABLEf 31818
#define MACT_MNGMNT_UNIT_FAILURE_KEYf 31819
#define MACT_MNGMNT_UNIT_FAILURE_REASONf 31820
#define MACT_MNGMNT_UNIT_FAILURE_VALIDf 31821
#define MACT_OLP_REQUEST_REQUESTf 31822
#define MACT_OLP_REQUEST_TRIGGERf 31823
#define MACT_PB_TO_AR_TRANSLATION_ERR_LEARNf 31824
#define MACT_PB_TO_AR_TRANSLATION_ERR_LEARN_COUNTERf 31825
#define MACT_PB_TO_AR_TRANSLATION_ERR_LEARN_COUNTER_OVERFLOWf 31826
#define MACT_PB_TO_AR_TRANSLATION_ERR_LEARN_MASKf 31827
#define MACT_PB_TO_AR_TRANSLATION_ERR_REQUESTf 31828
#define MACT_PB_TO_AR_TRANSLATION_ERR_REQUEST_COUNTERf 31829
#define MACT_PB_TO_AR_TRANSLATION_ERR_REQUEST_COUNTER_OVERFLOWf 31830
#define MACT_PB_TO_AR_TRANSLATION_ERR_REQUEST_MASKf 31831
#define MACT_PLDT_AUX_INITIATE_PAR_ERRf 31832
#define MACT_PLDT_AUX_PARITY_ERR_MASKf 31833
#define MACT_PLDT_H_0_INITIATE_PAR_ERRf 31834
#define MACT_PLDT_H_0_PARITY_ERR_MASKf 31835
#define MACT_PLDT_H_1_INITIATE_PAR_ERRf 31836
#define MACT_PLDT_H_1_PARITY_ERR_MASKf 31837
#define MACT_PLDT_H_2_INITIATE_PAR_ERRf 31838
#define MACT_PLDT_H_2_PARITY_ERR_MASKf 31839
#define MACT_PLDT_H_3_INITIATE_PAR_ERRf 31840
#define MACT_PLDT_H_3_PARITY_ERR_MASKf 31841
#define MACT_PLDT_H_4_INITIATE_PAR_ERRf 31842
#define MACT_PLDT_H_4_PARITY_ERR_MASKf 31843
#define MACT_PLDT_H_5_INITIATE_PAR_ERRf 31844
#define MACT_PLDT_H_5_PARITY_ERR_MASKf 31845
#define MACT_PLDT_H_6_INITIATE_PAR_ERRf 31846
#define MACT_PLDT_H_6_PARITY_ERR_MASKf 31847
#define MACT_PLDT_H_7_INITIATE_PAR_ERRf 31848
#define MACT_PLDT_H_7_PARITY_ERR_MASKf 31849
#define MACT_PORT_MINE_TABLE_LAG_PORT_INITIATE_PAR_ERRf 31850
#define MACT_PORT_MINE_TABLE_LAG_PORT_PARITY_ERR_MASKf 31851
#define MACT_PORT_MINE_TABLE_PHYSICAL_PORT_INITIATE_PAR_ERRf 31852
#define MACT_PORT_MINE_TABLE_PHYSICAL_PORT_PARITY_ERR_MASKf 31853
#define MACT_REPLYf 31854
#define MACT_REPLY_FIFO_FLU_REPLY_DROP_COUNTERf 31855
#define MACT_REPLY_FIFO_FLU_REPLY_DROP_COUNTER_OVERFLOWf 31856
#define MACT_REPLY_FIFO_FULL_THRESHOLDf 31857
#define MACT_REPLY_FIFO_HIGH_THRESHOLDf 31858
#define MACT_REPLY_FIFO_MRQ_REPLY_DROP_COUNTERf 31859
#define MACT_REPLY_FIFO_MRQ_REPLY_DROP_COUNTER_OVERFLOWf 31860
#define MACT_REPLY_FIFO_REPLY_COUNTERf 31861
#define MACT_REPLY_FIFO_REPLY_COUNTER_OVERFLOWf 31862
#define MACT_REPLY_FIFO_REPLY_DROPf 31863
#define MACT_REPLY_FIFO_REPLY_DROP_MASKf 31864
#define MACT_REPLY_FIFO_REPLY_FIFO_ENTRY_COUNTf 31865
#define MACT_REPLY_FIFO_WATERMARKf 31866
#define MACT_REPLY_READYf 31867
#define MACT_REPLY_READY_MASKf 31868
#define MACT_REQUESTS_COUNTERf 31869
#define MACT_REQUESTS_COUNTER_OVERFLOWf 31870
#define MACT_REQUEST_FIFO_INITIATE_PAR_ERRf 31871
#define MACT_REQUEST_FIFO_PARITY_ERR_MASKf 31872
#define MACT_REQ_AGE_PAYLOADf 31873
#define MACT_REQ_AGE_PAYLOAD_AGE_STATUSf 31874
#define MACT_REQ_AGE_PAYLOAD_REFRESHED_BY_DSPf 31875
#define MACT_REQ_COMMANDf 31876
#define MACT_REQ_MFFf 31877
#define MACT_REQ_MFF_IS_KEYf 31878
#define MACT_REQ_MFF_KEYf 31879
#define MACT_REQ_MFF_MACf 31880
#define MACT_REQ_MFF_RESERVEDf 31881
#define MACT_REQ_MFF_VSIf 31882
#define MACT_REQ_PART_OF_LAGf 31883
#define MACT_REQ_PAYLOADf 31884
#define MACT_REQ_PAYLOAD_IS_DYNAMICf 31885
#define MACT_REQ_QUALIFIERf 31886
#define MACT_REQ_REASONf 31887
#define MACT_REQ_RESERVEDf 31888
#define MACT_REQ_SELFf 31889
#define MACT_REQ_STAMPf 31890
#define MACT_REQ_SUCCESSf 31891
#define MACT_SOURCE_STEPf 31892
#define MACT_SRC_OR_LL_LOOKUP_ON_WRONG_CYCLEf 31893
#define MACT_SRC_OR_LL_LOOKUP_ON_WRONG_CYCLE_MASKf 31894
#define MACT_STEP_TABLE_ECC_1B_ERR_MASKf 31895
#define MACT_STEP_TABLE_ECC_2B_ERR_MASKf 31896
#define MACT_STEP_TABLE_INITIATE_ECC_1B_ERRf 31897
#define MACT_STEP_TABLE_INITIATE_ECC_2B_ERRf 31898
#define MACT_TABLE_OFFSETf 31899
#define MACT_TRANSMITING_THRESHOLDf 31900
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_OTHERf 31901
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_OTHER_COUNTERf 31902
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_OTHER_COUNTER_OVERFLOWf 31903
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_OTHER_MASKf 31904
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_SELFf 31905
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_SELF_COUNTERf 31906
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_SELF_COUNTER_OVERFLOWf 31907
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_SELF_MASKf 31908
#define MACT_WARNING_INSERTED_EXISTINGf 31909
#define MACT_WARNING_INSERTED_EXISTING_COUNTERf 31910
#define MACT_WARNING_INSERTED_EXISTING_COUNTER_OVERFLOWf 31911
#define MACT_WARNING_INSERTED_EXISTING_MASKf 31912
#define MACT_WARNING_LEARN_OVER_EXISTINGf 31913
#define MACT_WARNING_LEARN_OVER_EXISTING_COUNTERf 31914
#define MACT_WARNING_LEARN_OVER_EXISTING_COUNTER_OVERFLOWf 31915
#define MACT_WARNING_LEARN_OVER_EXISTING_MASKf 31916
#define MAC_ADDRf 31917
#define MAC_ADDR0f 31918
#define MAC_ADDR1f 31919
#define MAC_ADDR40f 31920
#define MAC_ADDR40_SHADOWf 31921
#define MAC_ADDRESSf 31922
#define MAC_ADDR_MASKf 31923
#define MAC_BASED_VID_ENABLEf 31924
#define MAC_BIND_FAILf 31925
#define MAC_BLOCK_INDEXf 31926
#define MAC_BLOCK_INDEX_OVERLAYf 31927
#define MAC_BLOCK_MASKf 31928
#define MAC_BLOCK_MASK_HIf 31929
#define MAC_BLOCK_MASK_LOf 31930
#define MAC_BLOCK_MASK_W0f 31931
#define MAC_BLOCK_MASK_W1f 31932
#define MAC_BLOCK_MASK_W2f 31933
#define MAC_BLOCK_TABLE_PARITY_ENf 31934
#define MAC_BLOCK_TABLE_PAR_ERRf 31935
#define MAC_BLOCK_TABLE_TMf 31936
#define MAC_BOND_OVERRIDEf 31937
#define MAC_CLR_COUNTf 31938
#define MAC_CONTROL_FRAME_ENABLEf 31939
#define MAC_CRS_SELf 31940
#define MAC_DAf 31941
#define MAC_DATA_PERIODf 31942
#define MAC_DA_LOWERf 31943
#define MAC_DA_PROFILE_INDEXf 31944
#define MAC_DA_UPPERf 31945
#define MAC_DOWNf 31946
#define MAC_DUPLEXf 31947
#define MAC_G_STAT_COUNTERS_NUMf 31948
#define MAC_HIf 31949
#define MAC_INITIATE_PARITY_ERRf 31950
#define MAC_INTf 31951
#define MAC_INT_MASKf 31952
#define MAC_IN_MAC_FALL_TO_BRIDGEf 31953
#define MAC_IN_MAC_VSIf 31954
#define MAC_IP_BIND__DATAf 31955
#define MAC_IP_BIND__DATA_0f 31956
#define MAC_IP_BIND__DATA_1f 31957
#define MAC_IP_BIND__HASH_LSBf 31958
#define MAC_IP_BIND__HPAE_MAC_ADDRf 31959
#define MAC_IP_BIND__IPFIX_FLOW_METER_IDf 31960
#define MAC_IP_BIND__KEYf 31961
#define MAC_IP_BIND__KEY_0f 31962
#define MAC_IP_BIND__MAC_ADDRf 31963
#define MAC_IP_BIND__MODULE_IDf 31964
#define MAC_IP_BIND__PORT_NUMf 31965
#define MAC_IP_BIND__RESERVED_0f 31966
#define MAC_IP_BIND__RESERVED_104_103f 31967
#define MAC_IP_BIND__RESERVED_209_119f 31968
#define MAC_IP_BIND__SIPf 31969
#define MAC_IP_BIND__SOURCE_FIELDf 31970
#define MAC_IP_BIND__SRC_MODIDf 31971
#define MAC_IP_BIND__SRC_PORTf 31972
#define MAC_IP_BIND__SRC_Tf 31973
#define MAC_IP_BIND__Tf 31974
#define MAC_IP_BIND__TGIDf 31975
#define MAC_IP_BIND_LOOKUP_MISS_DROPf 31976
#define MAC_IP_BIND_LOOKUP_MISS_TOCPUf 31977
#define MAC_LIMIT_ENABLEf 31978
#define MAC_LIMIT_USE_SYS_ACTIONf 31979
#define MAC_LOf 31980
#define MAC_LOOP_CONf 31981
#define MAC_LSBS_BITMAPf 31982
#define MAC_MODEf 31983
#define MAC_MSBSf 31984
#define MAC_PARITY_DROPf 31985
#define MAC_PARITY_DROP_MASKf 31986
#define MAC_PORT__DATAf 31987
#define MAC_PORT__GLPf 31988
#define MAC_PORT__HASH_LSBf 31989
#define MAC_PORT__ICFIf 31990
#define MAC_PORT__IPRIf 31991
#define MAC_PORT__IVIDf 31992
#define MAC_PORT__KEYf 31993
#define MAC_PORT__MAC_ADDRf 31994
#define MAC_PORT__MODULE_IDf 31995
#define MAC_PORT__OCFIf 31996
#define MAC_PORT__OPRIf 31997
#define MAC_PORT__OVIDf 31998
#define MAC_PORT__PORT_NUMf 31999
#define MAC_PORT__PRIf 32000
#define MAC_PORT__RESERVEDf 32001
#define MAC_PORT__RESERVED_IVIDf 32002
#define MAC_PORT__RSVD_SVPf 32003
#define MAC_PORT__SOURCE_FIELDf 32004
#define MAC_PORT__SVPf 32005
#define MAC_PORT__SVP_VALIDf 32006
#define MAC_PORT__Tf 32007
#define MAC_PORT__TAG_ACTION_PROFILE_PTRf 32008
#define MAC_PORT__TGIDf 32009
#define MAC_PORT__VLAN_ACTION_VALIDf 32010
#define MAC_PORT__VLAN_IDf 32011
#define MAC_RATE_LIMITf 32012
#define MAC_RX_PAUSEf 32013
#define MAC_SAf 32014
#define MAC_SPEEDf 32015
#define MAC_STATS_PIPELINE_STAGE_NUMf 32016
#define MAC_TX_PAUSEf 32017
#define MAC_TYPEf 32018
#define MAC_X_STAT_COUNTERS_NUMf 32019
#define MAIDf 32020
#define MAID_INDEXf 32021
#define MAID_PAR_ERRf 32022
#define MAID_REDUCTION_PARITY_ENf 32023
#define MAID_REDUCTION_PAR_ERRf 32024
#define MAID_REDUCTION_PMf 32025
#define MAID_REDUCTION_TMf 32026
#define MAID_TMf 32027
#define MAILBOXf 32028
#define MAINf 32029
#define MAINPHSELf 32030
#define MAINTENANCE_TABLE_CHANGED_INT_MASKf 32031
#define MAIN_BUFFER_BYTE_COUNTf 32032
#define MAIN_BUFFER_SPILLOVER_EOP_PRESENTf 32033
#define MAIN_BUFF_ECC_INTR_ENABLEf 32034
#define MAIN_BUFF_ECC_INTR_STATUSf 32035
#define MAIN_CLASSf 32036
#define MAIN_TYPEf 32037
#define MAJORf 32038
#define MAJOR_REVf 32039
#define MAL0PRIORITY3INDEXf 32040
#define MAL10PRIORITY3INDEXf 32041
#define MAL11PRIORITY3INDEXf 32042
#define MAL12PRIORITY3INDEXf 32043
#define MAL13PRIORITY3INDEXf 32044
#define MAL14PRIORITY3INDEXf 32045
#define MAL15PRIORITY3INDEXf 32046
#define MAL1PRIORITY3INDEXf 32047
#define MAL2PRIORITY3INDEXf 32048
#define MAL3PRIORITY3INDEXf 32049
#define MAL4PRIORITY3INDEXf 32050
#define MAL5PRIORITY3INDEXf 32051
#define MAL5_QSGMIIALTSRDf 32052
#define MAL6PRIORITY3INDEXf 32053
#define MAL6_QSGMIIALTSRDf 32054
#define MAL7PRIORITY3INDEXf 32055
#define MAL7_QSGMIIALTSRDf 32056
#define MAL8PRIORITY3INDEXf 32057
#define MAL9PRIORITY3INDEXf 32058
#define MALENf 32059
#define MALGAINITf 32060
#define MALGAINTMASKf 32061
#define MALGAINTREGf 32062
#define MALGAPDf 32063
#define MALGAPTPCLOCKPAUSEf 32064
#define MALGAPTPCLOCKPDf 32065
#define MALGAPTPSYNCFORCEf 32066
#define MALGARESETf 32067
#define MALGBINITf 32068
#define MALGBINTMASKf 32069
#define MALGBINTREGf 32070
#define MALGBPDf 32071
#define MALGBPTPCLOCKPAUSEf 32072
#define MALGBPTPCLOCKPDf 32073
#define MALGBPTPSYNCFORCEf 32074
#define MALGBRESETf 32075
#define MALINTERRUPTf 32076
#define MALINTERRUPTMASKf 32077
#define MALLOOPBACKMODEf 32078
#define MALREPEATERMODEf 32079
#define MALRXQSGMIIPHASERSTNf 32080
#define MALTXQSGMIIPHASERSTNf 32081
#define MAL_ISSGMII_2_5f 32082
#define MAL_RX0CLOCKSELECTf 32083
#define MAL_RX1CLOCKSELECTf 32084
#define MAL_RX2CLOCKSELECTf 32085
#define MAL_RX3CLOCKSELECTf 32086
#define MAL_RX4CLOCKSELECTf 32087
#define MAL_RX5CLOCKSELECTf 32088
#define MAL_RX6CLOCKSELECTf 32089
#define MAL_RX7CLOCKSELECTf 32090
#define MAL_TX0CLOCKSELECTf 32091
#define MAL_TX1CLOCKSELECTf 32092
#define MAL_TX2CLOCKSELECTf 32093
#define MAL_TX3CLOCKSELECTf 32094
#define MAL_TX4CLOCKSELECTf 32095
#define MAL_TX5CLOCKSELECTf 32096
#define MAL_TX6CLOCKSELECTf 32097
#define MAL_TX7CLOCKSELECTf 32098
#define MANDATORY_DENYf 32099
#define MANQUEUEIDf 32100
#define MANTISSAf 32101
#define MANUAL_EJECT_DONEf 32102
#define MANUAL_EJECT_DONE_DISINTf 32103
#define MAN_QUEUE_IDf 32104
#define MAPCPUPORTf 32105
#define MAPDATAf 32106
#define MAPINDEXf 32107
#define MAPMAL0SGMIIf 32108
#define MAPMAL0SPAUIf 32109
#define MAPMAL10SGMIIf 32110
#define MAPMAL10SPAUIf 32111
#define MAPMAL11SGMIIf 32112
#define MAPMAL11SPAUIf 32113
#define MAPMAL12SGMIIf 32114
#define MAPMAL12SPAUIf 32115
#define MAPMAL13SGMIIf 32116
#define MAPMAL13SPAUIf 32117
#define MAPMAL14SGMIIf 32118
#define MAPMAL14SPAUIf 32119
#define MAPMAL15SGMIIf 32120
#define MAPMAL15SPAUIf 32121
#define MAPMAL1SGMIIf 32122
#define MAPMAL1SPAUIf 32123
#define MAPMAL2SGMIIf 32124
#define MAPMAL2SPAUIf 32125
#define MAPMAL3SGMIIf 32126
#define MAPMAL3SPAUIf 32127
#define MAPMAL4SGMIIf 32128
#define MAPMAL4SPAUIf 32129
#define MAPMAL5SGMIIf 32130
#define MAPMAL5SPAUIf 32131
#define MAPMAL6SGMIIf 32132
#define MAPMAL6SPAUIf 32133
#define MAPMAL7SGMIIf 32134
#define MAPMAL7SPAUIf 32135
#define MAPMAL8SGMIIf 32136
#define MAPMAL8SPAUIf 32137
#define MAPMAL9SGMIIf 32138
#define MAPMAL9SPAUIf 32139
#define MAPOFPTOMIRRCHAf 32140
#define MAPPED_PORT_NUMf 32141
#define MAPPING_MODEf 32142
#define MAPRCYPORTf 32143
#define MAP_00f 32144
#define MAP_01f 32145
#define MAP_10f 32146
#define MAP_11f 32147
#define MAP_DATAf 32148
#define MAP_FID_ID_TO_INNER_TAGf 32149
#define MAP_FID_ID_TO_OUTER_TAGf 32150
#define MAP_IFC_TO_CHAN_ARBf 32151
#define MAP_INDEXf 32152
#define MAP_OFFSETf 32153
#define MAP_OUTLIF_TO_DSP_INITIATE_PAR_ERRf 32154
#define MAP_OUTLIF_TO_DSP_PARITY_ERR_MASKf 32155
#define MAP_PS_TO_IFCf 32156
#define MAP_TAG_PKT_PRIORITYf 32157
#define MARTIAN_ADDR_TOCPUf 32158
#define MARVELDSATOANALYZEREGRESSOFPf 32159
#define MARVELDSATOANALYZERINGRESSOFPf 32160
#define MARVELDXFORWARDLOWPRTABLEf 32161
#define MARVELMHMODEf 32162
#define MARVELMIDVIDXf 32163
#define MARVELOTHERLOWPRTABLEf 32164
#define MARVELPORTMAPTABLECPUf 32165
#define MARVELPORTMAPTABLEOTHERf 32166
#define MARVELTOANALYZERLOWPRf 32167
#define MARVELTOCPULOWPRf 32168
#define MASKf 32169
#define MASK0f 32170
#define MASK0_LWRf 32171
#define MASK0_UPRf 32172
#define MASK1f 32173
#define MASK1_LWRf 32174
#define MASK1_UPRf 32175
#define MASK2f 32176
#define MASK3f 32177
#define MASKCHECKENDf 32178
#define MASKECCERRVECf 32179
#define MASKESEMINTVECf 32180
#define MASKFIFOTOCHECKBWf 32181
#define MASKINVALIDETHCODEINTf 32182
#define MASKINVALIDIPTUNNELCMDINTf 32183
#define MASKINVALIDMPLSCMDINTf 32184
#define MASKMIRROVFf 32185
#define MASKNIFCHANNELTOCHECKBWf 32186
#define MASKNIFPORTTOCHECKBWf 32187
#define MASKOFPTOCHECKBWf 32188
#define MASKOUTBOUNDMIRRORTOCHECKBWf 32189
#define MASKTDMBMPf 32190
#define MASK_0f 32191
#define MASK_1f 32192
#define MASK_2f 32193
#define MASK_3f 32194
#define MASK_CPU_TRAP_CODEf 32195
#define MASK_ELK_ERRORf 32196
#define MASK_ELK_FOUND_RESULTf 32197
#define MASK_FIFO_TO_CHECK_BWf 32198
#define MASK_FORWARDING_CODEf 32199
#define MASK_FORWARDING_OFFSET_INDEXf 32200
#define MASK_FORWARDING_OFFSET_INDEX_EXTf 32201
#define MASK_FOR_VFI_11_10f 32202
#define MASK_FREEf 32203
#define MASK_FWD_PRCESSING_PROFILEf 32204
#define MASK_GCIf 32205
#define MASK_IN_LIF_PROFILEf 32206
#define MASK_IN_PORT_PROFILEf 32207
#define MASK_IP_ADDRf 32208
#define MASK_IP_ADDR_HIf 32209
#define MASK_IP_ADDR_LOf 32210
#define MASK_KEYf 32211
#define MASK_KEY_TYPEf 32212
#define MASK_KEY_TYPE_VFIf 32213
#define MASK_LEM_1ST_LKP_FOUNDf 32214
#define MASK_LEM_2ND_LKP_FOUNDf 32215
#define MASK_LLVP_INCOMING_TAG_STRUCTUREf 32216
#define MASK_LPM_1ST_LKP_FOUNDf 32217
#define MASK_LPM_2ND_LKP_FOUNDf 32218
#define MASK_MAC_ADDRf 32219
#define MASK_NIF_CHANNEL_TO_CHECK_BWf 32220
#define MASK_NIF_PORT_TO_CHECK_BWf 32221
#define MASK_NON_TDM_BMPf 32222
#define MASK_OFP_TO_CHECK_BWf 32223
#define MASK_OUTBOUND_MIRROR_TO_CHECK_BWf 32224
#define MASK_OUT_LIF_RANGEf 32225
#define MASK_PACKET_FORMAT_CODEf 32226
#define MASK_PACKET_FORMAT_QUALIFIER_0f 32227
#define MASK_PACKET_FORMAT_QUALIFIER_FWDf 32228
#define MASK_PARSER_LEAF_CONTEXTf 32229
#define MASK_PTC_PROFILEf 32230
#define MASK_RESERVEDf 32231
#define MASK_STAMP_NATIVE_VSIf 32232
#define MASK_TCAM_FOUNDf 32233
#define MASK_TCAM_TRAPS_FOUNDf 32234
#define MASK_TDM_BMPf 32235
#define MASK_TT_LOOKUP_0_FOUNDf 32236
#define MASK_TT_LOOKUP_1_FOUNDf 32237
#define MASK_TT_PROCESSING_PROFILEf 32238
#define MASK_VFIf 32239
#define MASK_VLAN_IDf 32240
#define MASK_VLAN_ID_UNUSEDf 32241
#define MASK_VRF_HIf 32242
#define MASK_VRF_LOf 32243
#define MASK_VT_LOOKUP_0_FOUNDf 32244
#define MASK_VT_LOOKUP_1_FOUNDf 32245
#define MASK_VT_PROCESSING_PROFILEf 32246
#define MASK_Xf 32247
#define MASRESETf 32248
#define MASTERSLAVE_LANESf 32249
#define MASTER_ABORTf 32250
#define MASTER_IDf 32251
#define MASTER_LCPLL_FBDIV_0f 32252
#define MASTER_LCPLL_FBDIV_1f 32253
#define MASTER_LCPLL_HO_BYP_ENABLEf 32254
#define MASTER_LCPLL_LOCK_STATf 32255
#define MASTER_OVERRIDEf 32256
#define MASTER_PECf 32257
#define MASTER_RD_STATUSf 32258
#define MASTER_RTRY_CNTf 32259
#define MASTER_RX_EVENTf 32260
#define MASTER_RX_EVENT_ENf 32261
#define MASTER_RX_FIFO_FLUSHf 32262
#define MASTER_RX_FIFO_FULLf 32263
#define MASTER_RX_FIFO_FULL_ENf 32264
#define MASTER_RX_FIFO_THRESHOLDf 32265
#define MASTER_RX_PKT_COUNTf 32266
#define MASTER_RX_THRESHOLD_HITf 32267
#define MASTER_RX_THRESHOLD_HIT_ENf 32268
#define MASTER_SLAVE_LANESf 32269
#define MASTER_SMBUS_RD_DATAf 32270
#define MASTER_SMBUS_WR_DATAf 32271
#define MASTER_START_BUSYf 32272
#define MASTER_START_BUSY_COMMANDf 32273
#define MASTER_START_BUSY_ENf 32274
#define MASTER_STATEf 32275
#define MASTER_STATUSf 32276
#define MASTER_TX_FIFO_FLUSHf 32277
#define MASTER_TX_UNDERRUNf 32278
#define MASTER_TX_UNDERRUN_ENf 32279
#define MASTER_WR_STATUSf 32280
#define MAST_N_BOOTf 32281
#define MAS_0_MACA_INITf 32282
#define MAS_0_MACA_RESETf 32283
#define MAS_0_MACB_INITf 32284
#define MAS_0_MACB_RESETf 32285
#define MAS_0_MAC_0_INTf 32286
#define MAS_0_MAC_0_INT_FORCEf 32287
#define MAS_0_MAC_0_INT_MASKf 32288
#define MAS_0_MAC_1_INTf 32289
#define MAS_0_MAC_1_INT_FORCEf 32290
#define MAS_0_MAC_1_INT_MASKf 32291
#define MAS_0_MAC_2_INTf 32292
#define MAS_0_MAC_2_INT_FORCEf 32293
#define MAS_0_MAC_2_INT_MASKf 32294
#define MAS_0_MAC_3_INTf 32295
#define MAS_0_MAC_3_INT_FORCEf 32296
#define MAS_0_MAC_3_INT_MASKf 32297
#define MAS_0_MAC_4_INTf 32298
#define MAS_0_MAC_4_INT_FORCEf 32299
#define MAS_0_MAC_4_INT_MASKf 32300
#define MAS_0_MAC_5_INTf 32301
#define MAS_0_MAC_5_INT_FORCEf 32302
#define MAS_0_MAC_5_INT_MASKf 32303
#define MAS_0_MAC_6_INTf 32304
#define MAS_0_MAC_6_INT_FORCEf 32305
#define MAS_0_MAC_6_INT_MASKf 32306
#define MAS_0_MAC_7_INTf 32307
#define MAS_0_MAC_7_INT_FORCEf 32308
#define MAS_0_MAC_7_INT_MASKf 32309
#define MAS_0_MSWA_INITf 32310
#define MAS_0_MSWA_INTf 32311
#define MAS_0_MSWA_INT_FORCEf 32312
#define MAS_0_MSWA_INT_MASKf 32313
#define MAS_0_MSWA_RESETf 32314
#define MAS_0_MSWB_INITf 32315
#define MAS_0_MSWB_INTf 32316
#define MAS_0_MSWB_INT_FORCEf 32317
#define MAS_0_MSWB_INT_MASKf 32318
#define MAS_0_MSWB_RESETf 32319
#define MAS_1_MACA_INITf 32320
#define MAS_1_MACA_RESETf 32321
#define MAS_1_MACB_INITf 32322
#define MAS_1_MACB_RESETf 32323
#define MAS_1_MAC_0_INTf 32324
#define MAS_1_MAC_0_INT_FORCEf 32325
#define MAS_1_MAC_0_INT_MASKf 32326
#define MAS_1_MAC_1_INTf 32327
#define MAS_1_MAC_1_INT_FORCEf 32328
#define MAS_1_MAC_1_INT_MASKf 32329
#define MAS_1_MAC_2_INTf 32330
#define MAS_1_MAC_2_INT_FORCEf 32331
#define MAS_1_MAC_2_INT_MASKf 32332
#define MAS_1_MAC_3_INTf 32333
#define MAS_1_MAC_3_INT_FORCEf 32334
#define MAS_1_MAC_3_INT_MASKf 32335
#define MAS_1_MAC_4_INTf 32336
#define MAS_1_MAC_4_INT_FORCEf 32337
#define MAS_1_MAC_4_INT_MASKf 32338
#define MAS_1_MAC_5_INTf 32339
#define MAS_1_MAC_5_INT_FORCEf 32340
#define MAS_1_MAC_5_INT_MASKf 32341
#define MAS_1_MAC_6_INTf 32342
#define MAS_1_MAC_6_INT_FORCEf 32343
#define MAS_1_MAC_6_INT_MASKf 32344
#define MAS_1_MAC_7_INTf 32345
#define MAS_1_MAC_7_INT_FORCEf 32346
#define MAS_1_MAC_7_INT_MASKf 32347
#define MAS_1_MSWA_INITf 32348
#define MAS_1_MSWA_INTf 32349
#define MAS_1_MSWA_INT_FORCEf 32350
#define MAS_1_MSWA_INT_MASKf 32351
#define MAS_1_MSWA_RESETf 32352
#define MAS_1_MSWB_INITf 32353
#define MAS_1_MSWB_INTf 32354
#define MAS_1_MSWB_INT_FORCEf 32355
#define MAS_1_MSWB_INT_MASKf 32356
#define MAS_1_MSWB_RESETf 32357
#define MAS_2_MACA_INITf 32358
#define MAS_2_MACA_RESETf 32359
#define MAS_2_MACB_INITf 32360
#define MAS_2_MACB_RESETf 32361
#define MAS_2_MAC_0_INTf 32362
#define MAS_2_MAC_0_INT_FORCEf 32363
#define MAS_2_MAC_0_INT_MASKf 32364
#define MAS_2_MAC_1_INTf 32365
#define MAS_2_MAC_1_INT_FORCEf 32366
#define MAS_2_MAC_1_INT_MASKf 32367
#define MAS_2_MAC_2_INTf 32368
#define MAS_2_MAC_2_INT_FORCEf 32369
#define MAS_2_MAC_2_INT_MASKf 32370
#define MAS_2_MAC_3_INTf 32371
#define MAS_2_MAC_3_INT_FORCEf 32372
#define MAS_2_MAC_3_INT_MASKf 32373
#define MAS_2_MAC_4_INTf 32374
#define MAS_2_MAC_4_INT_FORCEf 32375
#define MAS_2_MAC_4_INT_MASKf 32376
#define MAS_2_MAC_5_INTf 32377
#define MAS_2_MAC_5_INT_FORCEf 32378
#define MAS_2_MAC_5_INT_MASKf 32379
#define MAS_2_MAC_6_INTf 32380
#define MAS_2_MAC_6_INT_FORCEf 32381
#define MAS_2_MAC_6_INT_MASKf 32382
#define MAS_2_MAC_7_INTf 32383
#define MAS_2_MAC_7_INT_FORCEf 32384
#define MAS_2_MAC_7_INT_MASKf 32385
#define MAS_2_MSWA_INITf 32386
#define MAS_2_MSWA_INTf 32387
#define MAS_2_MSWA_INT_FORCEf 32388
#define MAS_2_MSWA_INT_MASKf 32389
#define MAS_2_MSWA_RESETf 32390
#define MAS_2_MSWB_INITf 32391
#define MAS_2_MSWB_INTf 32392
#define MAS_2_MSWB_INT_FORCEf 32393
#define MAS_2_MSWB_INT_MASKf 32394
#define MAS_2_MSWB_RESETf 32395
#define MAS_3_MACA_INITf 32396
#define MAS_3_MACA_RESETf 32397
#define MAS_3_MACB_INITf 32398
#define MAS_3_MACB_RESETf 32399
#define MAS_3_MAC_0_INTf 32400
#define MAS_3_MAC_0_INT_FORCEf 32401
#define MAS_3_MAC_0_INT_MASKf 32402
#define MAS_3_MAC_1_INTf 32403
#define MAS_3_MAC_1_INT_FORCEf 32404
#define MAS_3_MAC_1_INT_MASKf 32405
#define MAS_3_MAC_2_INTf 32406
#define MAS_3_MAC_2_INT_FORCEf 32407
#define MAS_3_MAC_2_INT_MASKf 32408
#define MAS_3_MAC_3_INTf 32409
#define MAS_3_MAC_3_INT_FORCEf 32410
#define MAS_3_MAC_3_INT_MASKf 32411
#define MAS_3_MAC_4_INTf 32412
#define MAS_3_MAC_4_INT_FORCEf 32413
#define MAS_3_MAC_4_INT_MASKf 32414
#define MAS_3_MAC_5_INTf 32415
#define MAS_3_MAC_5_INT_FORCEf 32416
#define MAS_3_MAC_5_INT_MASKf 32417
#define MAS_3_MAC_6_INTf 32418
#define MAS_3_MAC_6_INT_FORCEf 32419
#define MAS_3_MAC_6_INT_MASKf 32420
#define MAS_3_MAC_7_INTf 32421
#define MAS_3_MAC_7_INT_FORCEf 32422
#define MAS_3_MAC_7_INT_MASKf 32423
#define MAS_3_MSWA_INITf 32424
#define MAS_3_MSWA_INTf 32425
#define MAS_3_MSWA_INT_FORCEf 32426
#define MAS_3_MSWA_INT_MASKf 32427
#define MAS_3_MSWA_RESETf 32428
#define MAS_3_MSWB_INITf 32429
#define MAS_3_MSWB_INTf 32430
#define MAS_3_MSWB_INT_FORCEf 32431
#define MAS_3_MSWB_INT_MASKf 32432
#define MAS_3_MSWB_RESETf 32433
#define MATCHED_RULEf 32434
#define MATCHLOWERf 32435
#define MATCHUPPERf 32436
#define MATCH_BUFFER_STALLf 32437
#define MATCH_CNTf 32438
#define MATCH_COUNTER0_ECC_GEN_ENABLEf 32439
#define MATCH_COUNTER1_ECC_GEN_ENABLEf 32440
#define MATCH_COUNTER2_ECC_GEN_ENABLEf 32441
#define MATCH_COUNTER3_ECC_GEN_ENABLEf 32442
#define MATCH_CROSS_SIG_FLAG_CLEARf 32443
#define MATCH_CROSS_SIG_FLAG_INDEXf 32444
#define MATCH_CROSS_SIG_FLAG_SETf 32445
#define MATCH_C_00f 32446
#define MATCH_C_01f 32447
#define MATCH_C_02f 32448
#define MATCH_C_03f 32449
#define MATCH_C_04f 32450
#define MATCH_C_05f 32451
#define MATCH_C_06f 32452
#define MATCH_C_07f 32453
#define MATCH_C_08f 32454
#define MATCH_C_09f 32455
#define MATCH_C_10f 32456
#define MATCH_C_11f 32457
#define MATCH_C_12f 32458
#define MATCH_C_13f 32459
#define MATCH_C_14f 32460
#define MATCH_C_15f 32461
#define MATCH_C_16f 32462
#define MATCH_C_17f 32463
#define MATCH_C_18f 32464
#define MATCH_C_19f 32465
#define MATCH_C_20f 32466
#define MATCH_C_21f 32467
#define MATCH_C_22f 32468
#define MATCH_C_23f 32469
#define MATCH_C_24f 32470
#define MATCH_C_25f 32471
#define MATCH_C_26f 32472
#define MATCH_C_27f 32473
#define MATCH_C_28f 32474
#define MATCH_C_29f 32475
#define MATCH_C_30f 32476
#define MATCH_C_31f 32477
#define MATCH_ENABLEf 32478
#define MATCH_ENTRY_ERRORf 32479
#define MATCH_ENTRY_ERROR_INTR_ENf 32480
#define MATCH_ENTRY_VALIDf 32481
#define MATCH_FIELDf 32482
#define MATCH_INTRA_CROSS_SIG_FLAG_INDEXf 32483
#define MATCH_INTRA_CROSS_SIG_FLAG_WILDCARD_TYPEf 32484
#define MATCH_KEY_TYPE_PORT_Af 32485
#define MATCH_KEY_TYPE_PORT_Bf 32486
#define MATCH_MEM_PDAf 32487
#define MATCH_MEM_TMf 32488
#define MATCH_PARITY_ERRORf 32489
#define MATCH_PARITY_ERROR_DISINTf 32490
#define MATCH_PORT_Af 32491
#define MATCH_PORT_Bf 32492
#define MATCH_PRIORITYf 32493
#define MATCH_REPORT_LEVELf 32494
#define MATCH_STATUSf 32495
#define MATCH_TABLE0_ECC_GEN_ENABLEf 32496
#define MATCH_TABLE1_ECC_GEN_ENABLEf 32497
#define MATCH_TABLE2_ECC_GEN_ENABLEf 32498
#define MATCH_TABLE3_ECC_GEN_ENABLEf 32499
#define MATCH_VLANS_PORT_Af 32500
#define MATCH_VLANS_PORT_Bf 32501
#define MAXf 32502
#define MAX0f 32503
#define MAX1f 32504
#define MAX2f 32505
#define MAXACTIVEQUEUECOUNTf 32506
#define MAXAVRGTHf 32507
#define MAXBIf 32508
#define MAXBURSTEVENf 32509
#define MAXBURSTODDf 32510
#define MAXBURSTUPDATEEVENf 32511
#define MAXBURSTUPDATEODDf 32512
#define MAXCMDDELAY_Nf 32513
#define MAXCONFIGf 32514
#define MAXCORESf 32515
#define MAXCRBALf 32516
#define MAXCRBALQUEUEf 32517
#define MAXCTRLCELLBURSTf 32518
#define MAXDROPRATEf 32519
#define MAXDSPCMD_Nf 32520
#define MAXEMPTYQCRBALf 32521
#define MAXFRf 32522
#define MAXFRGNUMf 32523
#define MAXFRMPATTRNf 32524
#define MAXFSMRQREQQUEUESf 32525
#define MAXFULLSETf 32526
#define MAXHEADERSTACKf 32527
#define MAXHEADERSTACKEXCEEDEDf 32528
#define MAXHEADERSTACKEXCEEDEDMASKf 32529
#define MAXIFMAFFDRAf 32530
#define MAXIFMAFFDRBf 32531
#define MAXIFMBFFDRAf 32532
#define MAXIFMBFFDRBf 32533
#define MAXIFMFANUMFDRAf 32534
#define MAXIFMFBNUMFDRBf 32535
#define MAXITERATIONf 32536
#define MAXOFFSETf 32537
#define MAXPORTQUEUESIZEf 32538
#define MAXPORTQUEUESIZEPORTIDf 32539
#define MAXPRIf 32540
#define MAXQSZf 32541
#define MAXQSZ_AGEf 32542
#define MAXQSZ_INITIATE_PAR_ERRf 32543
#define MAXQSZ_PARITY_ERR_MASKf 32544
#define MAXREPLICATIONSf 32545
#define MAXSEEKCNTf 32546
#define MAX_8B10B_PACKLETSf 32547
#define MAX_ACTIVE_QUEUE_COUNTf 32548
#define MAX_ADDITION_SIZEf 32549
#define MAX_ARRIVAL_BYTESf 32550
#define MAX_AVRG_THf 32551
#define MAX_BASE_INDEXf 32552
#define MAX_BIf 32553
#define MAX_BISR_LENGHTf 32554
#define MAX_BKTf 32555
#define MAX_BUBBLEf 32556
#define MAX_BUCKETf 32557
#define MAX_BUFFSf 32558
#define MAX_BUF_DEPTHf 32559
#define MAX_BURSTf 32560
#define MAX_BURST_EVENf 32561
#define MAX_BURST_ODDf 32562
#define MAX_BURST_UPDATE_EVENf 32563
#define MAX_BURST_UPDATE_ODDf 32564
#define MAX_BYTESf 32565
#define MAX_BYTE_INSPECTEDf 32566
#define MAX_BYTE_INSPECTED_ENABLEf 32567
#define MAX_CELL_LIMITf 32568
#define MAX_CIf 32569
#define MAX_CIR_MANTf 32570
#define MAX_CIR_MANT_EXPf 32571
#define MAX_CMD_DELAYf 32572
#define MAX_COL_REGf 32573
#define MAX_CONTEXT_ADR_MSBf 32574
#define MAX_COUNTf 32575
#define MAX_CREDITSf 32576
#define MAX_CR_BALf 32577
#define MAX_CR_BAL_QUEUEf 32578
#define MAX_CS_REGf 32579
#define MAX_CTRL_CELL_BURSTf 32580
#define MAX_DELAYf 32581
#define MAX_DEPTHf 32582
#define MAX_DEPTH_EXPf 32583
#define MAX_DEPTH_MANTf 32584
#define MAX_DOWN_LINKS_FE_1f 32585
#define MAX_DROP_RATEf 32586
#define MAX_DSP_CMDf 32587
#define MAX_EIR_MANTf 32588
#define MAX_EIR_MANT_EXPf 32589
#define MAX_EMPTY_Q_CR_BALf 32590
#define MAX_ENf 32591
#define MAX_FIFO_DEPTHf 32592
#define MAX_FIFO_ENTRIESf 32593
#define MAX_FRAME_SIZE_ERROR_INT_ENABLEf 32594
#define MAX_FRAME_SIZE_ERROR_INT_STATUSf 32595
#define MAX_FRAME_SIZE_ERROR_LOG_ENABLEf 32596
#define MAX_FRAME_SIZE_ERROR_LOG_VALIDf 32597
#define MAX_FRG_NUMf 32598
#define MAX_FSMRQ_REQ_QUEUESf 32599
#define MAX_GRANT_TO_DEQf 32600
#define MAX_HEADER_STACKf 32601
#define MAX_HEADER_STACK_EXCEEDEDf 32602
#define MAX_HEADER_STACK_EXCEEDED_MASKf 32603
#define MAX_IDLE_AGEf 32604
#define MAX_IDLE_AGE_PROFILEf 32605
#define MAX_IDXf 32606
#define MAX_IFMAFPf 32607
#define MAX_IFMAFSf 32608
#define MAX_IFMBFPf 32609
#define MAX_IFMBFSf 32610
#define MAX_IFMF_NUMA_Pf 32611
#define MAX_IFMF_NUMA_Sf 32612
#define MAX_IFMF_NUMB_Pf 32613
#define MAX_IFMF_NUMB_Sf 32614
#define MAX_INFLIGHT_REFRESHESf 32615
#define MAX_INJECTf 32616
#define MAX_INSTR_COUNTf 32617
#define MAX_IN_PROFILE_FLAGf 32618
#define MAX_LABEL_OF_RANGEf 32619
#define MAX_LATENCYf 32620
#define MAX_LENGTHf 32621
#define MAX_LIVE_TIME_PROFILEf 32622
#define MAX_LM_FARf 32623
#define MAX_LM_NEARf 32624
#define MAX_LOAD_BALANCE_LEVELf 32625
#define MAX_METER_GRANf 32626
#define MAX_NUMBER_OF_ENTRIES_ENCf 32627
#define MAX_OPf 32628
#define MAX_OSf 32629
#define MAX_OUT_PROFILE_FLAGf 32630
#define MAX_OVQ_BLOCK_CNTf 32631
#define MAX_O_FF_Pf 32632
#define MAX_O_FF_Sf 32633
#define MAX_PAGESf 32634
#define MAX_PENDING_SLDMA_CMDSf 32635
#define MAX_PENDING_TBDMA_CMDSf 32636
#define MAX_PFIFO_DEPTHf 32637
#define MAX_PKTSf 32638
#define MAX_PKT_SIZEf 32639
#define MAX_PORT_QUEUE_SIZEf 32640
#define MAX_PORT_QUEUE_SIZE_PORT_IDf 32641
#define MAX_PQSf 32642
#define MAX_PQS_FLOW_IDf 32643
#define MAX_PQS_PORTf 32644
#define MAX_PREFIXES_PER_BASE_UNITf 32645
#define MAX_QE0_FIFO_DEPTHf 32646
#define MAX_QE10_FIFO_DEPTHf 32647
#define MAX_QE11_FIFO_DEPTHf 32648
#define MAX_QE12_FIFO_DEPTHf 32649
#define MAX_QE13_FIFO_DEPTHf 32650
#define MAX_QE14_FIFO_DEPTHf 32651
#define MAX_QE15_FIFO_DEPTHf 32652
#define MAX_QE1_FIFO_DEPTHf 32653
#define MAX_QE2_FIFO_DEPTHf 32654
#define MAX_QE3_FIFO_DEPTHf 32655
#define MAX_QE4_FIFO_DEPTHf 32656
#define MAX_QE5_FIFO_DEPTHf 32657
#define MAX_QE6_FIFO_DEPTHf 32658
#define MAX_QE7_FIFO_DEPTHf 32659
#define MAX_QE8_FIFO_DEPTHf 32660
#define MAX_QE9_FIFO_DEPTHf 32661
#define MAX_REASSEMBLY_TIMEf 32662
#define MAX_RECORD_LIFEf 32663
#define MAX_REFRESHf 32664
#define MAX_REFRESHES_ISSUEDf 32665
#define MAX_REFRESHES_REACHEDf 32666
#define MAX_REFRESHES_REACHED_DISINTf 32667
#define MAX_REFRESH_COUNTf 32668
#define MAX_REF_RATEf 32669
#define MAX_REPLICATIONSf 32670
#define MAX_REQf 32671
#define MAX_ROW_REGf 32672
#define MAX_SBUS_DELAYf 32673
#define MAX_SEQVALUEf 32674
#define MAX_SESSIONSf 32675
#define MAX_SHAPER_BUCKET_OVERFLOW_L0f 32676
#define MAX_SHAPER_BUCKET_OVERFLOW_L0_DISINTf 32677
#define MAX_SHAPER_BUCKET_OVERFLOW_L1f 32678
#define MAX_SHAPER_BUCKET_OVERFLOW_L1_DISINTf 32679
#define MAX_SHAPER_BUCKET_OVERFLOW_L2_LOWERf 32680
#define MAX_SHAPER_BUCKET_OVERFLOW_L2_LOWER_DISINTf 32681
#define MAX_SHAPER_BUCKET_OVERFLOW_L2_UPPERf 32682
#define MAX_SHAPER_BUCKET_OVERFLOW_L2_UPPER_DISINTf 32683
#define MAX_SHAPER_BUCKET_OVERFLOW_PORTf 32684
#define MAX_SHAPER_BUCKET_OVERFLOW_PORT_DISINTf 32685
#define MAX_SHAPER_BUCKET_OVERFLOW_S0f 32686
#define MAX_SHAPER_BUCKET_OVERFLOW_S0_DISINTf 32687
#define MAX_SHAPER_BUCKET_OVERFLOW_S1f 32688
#define MAX_SHAPER_BUCKET_OVERFLOW_S1_DISINTf 32689
#define MAX_SHAPER_BUCKET_UNDERFLOW_L0f 32690
#define MAX_SHAPER_BUCKET_UNDERFLOW_L0_DISINTf 32691
#define MAX_SHAPER_BUCKET_UNDERFLOW_L1f 32692
#define MAX_SHAPER_BUCKET_UNDERFLOW_L1_DISINTf 32693
#define MAX_SHAPER_BUCKET_UNDERFLOW_L2_LOWERf 32694
#define MAX_SHAPER_BUCKET_UNDERFLOW_L2_LOWER_DISINTf 32695
#define MAX_SHAPER_BUCKET_UNDERFLOW_L2_UPPERf 32696
#define MAX_SHAPER_BUCKET_UNDERFLOW_L2_UPPER_DISINTf 32697
#define MAX_SHAPER_BUCKET_UNDERFLOW_PORTf 32698
#define MAX_SHAPER_BUCKET_UNDERFLOW_PORT_DISINTf 32699
#define MAX_SHAPER_BUCKET_UNDERFLOW_S0f 32700
#define MAX_SHAPER_BUCKET_UNDERFLOW_S0_DISINTf 32701
#define MAX_SHAPER_BUCKET_UNDERFLOW_S1f 32702
#define MAX_SHAPER_BUCKET_UNDERFLOW_S1_DISINTf 32703
#define MAX_SHAPER_GRANf 32704
#define MAX_SIZEf 32705
#define MAX_SPf 32706
#define MAX_T0_FIFO_DEPTHf 32707
#define MAX_T1_FIFO_DEPTHf 32708
#define MAX_THDf 32709
#define MAX_THD_SELf 32710
#define MAX_THLDf 32711
#define MAX_THRESHOLDf 32712
#define MAX_TICK_COUNTf 32713
#define MAX_TIMEf 32714
#define MAX_TOTAL_COUNTf 32715
#define MAX_TYPEf 32716
#define MAX_USED_ENTRIESf 32717
#define MAX_USED_ENTRIES_Af 32718
#define MAX_USED_ENTRIES_Bf 32719
#define MAX_USE_PER_TAGf 32720
#define MAX_VALUE_FOR_L2_COPYf 32721
#define MAX_WQ_REQ_FIFO_DEPTHf 32722
#define MAX_WRITE_POINTERf 32723
#define MAX_WRITE_PTRSf 32724
#define MAX_ZQCAL_COUNTf 32725
#define MA_BASE_POINTERf 32726
#define MA_BASE_PTRf 32727
#define MA_INDEX_PARITY_ENf 32728
#define MA_INDEX_PAR_ERRf 32729
#define MA_INDEX_PMf 32730
#define MA_INDEX_TMf 32731
#define MA_PTRf 32732
#define MA_STATE_DCMf 32733
#define MA_STATE_INDEXf 32734
#define MA_STATE_PARITY_ENf 32735
#define MA_STATE_PAR_ERRf 32736
#define MA_STATE_PMf 32737
#define MA_STATE_TMf 32738
#define MBf 32739
#define MBISTCLOCKPDf 32740
#define MBISTMODEf 32741
#define MBISTRESETf 32742
#define MBIST_MODEf 32743
#define MBIST_TEST_PORTSf 32744
#define MBUFFS_CORRECTED_ERRORf 32745
#define MBUFFS_CORRECTED_ERROR_DISINTf 32746
#define MBUFFS_ENABLE_ECCf 32747
#define MBUFFS_FORCE_UNCORRECTABLE_ERRORf 32748
#define MBUFFS_UNCORRECTED_ERRORf 32749
#define MBUFFS_UNCORRECTED_ERROR_DISINTf 32750
#define MBUFF_MEM_TMf 32751
#define MBUINTMASKf 32752
#define MBUINTREGf 32753
#define MBURESETf 32754
#define MBU_INT_FORCEf 32755
#define MBU_MEM_INITIATE_PAR_ERRf 32756
#define MBU_MEM_PARITY_ERR_MASKf 32757
#define MBU_RESETf 32758
#define MCf 32759
#define MC1FIFOf 32760
#define MC2FIFOf 32761
#define MCASTf 32762
#define MCASTBFMC1PORTIDf 32763
#define MCASTBFMC2PORTIDf 32764
#define MCASTBFMC3PORTIDf 32765
#define MCASTGFMCPORTIDf 32766
#define MCAST_BFMC_1_PORT_IDf 32767
#define MCAST_BFMC_2_PORT_IDf 32768
#define MCAST_BFMC_3_PORT_IDf 32769
#define MCAST_ENABLEf 32770
#define MCAST_GFMC_PORT_IDf 32771
#define MCBITMAPf 32772
#define MCBMPP_0_ECC_1B_ERR_MASKf 32773
#define MCBMPP_0_ECC_2B_ERR_MASKf 32774
#define MCBMPP_0_INITIATE_ECC_1B_ERRf 32775
#define MCBMPP_0_INITIATE_ECC_2B_ERRf 32776
#define MCBMPP_1_ECC_1B_ERR_MASKf 32777
#define MCBMPP_1_ECC_2B_ERR_MASKf 32778
#define MCBMPP_1_INITIATE_ECC_1B_ERRf 32779
#define MCBMPP_1_INITIATE_ECC_2B_ERRf 32780
#define MCBMPP_2_ECC_1B_ERR_MASKf 32781
#define MCBMPP_2_ECC_2B_ERR_MASKf 32782
#define MCBMPP_2_INITIATE_ECC_1B_ERRf 32783
#define MCBMPP_2_INITIATE_ECC_2B_ERRf 32784
#define MCBMPP_3_ECC_1B_ERR_MASKf 32785
#define MCBMPP_3_ECC_2B_ERR_MASKf 32786
#define MCBMPP_3_INITIATE_ECC_1B_ERRf 32787
#define MCBMPP_3_INITIATE_ECC_2B_ERRf 32788
#define MCBMPS_0_ECC_1B_ERR_MASKf 32789
#define MCBMPS_0_ECC_2B_ERR_MASKf 32790
#define MCBMPS_0_INITIATE_ECC_1B_ERRf 32791
#define MCBMPS_0_INITIATE_ECC_2B_ERRf 32792
#define MCBMPS_1_ECC_1B_ERR_MASKf 32793
#define MCBMPS_1_ECC_2B_ERR_MASKf 32794
#define MCBMPS_1_INITIATE_ECC_1B_ERRf 32795
#define MCBMPS_1_INITIATE_ECC_2B_ERRf 32796
#define MCBMPS_2_ECC_1B_ERR_MASKf 32797
#define MCBMPS_2_ECC_2B_ERR_MASKf 32798
#define MCBMPS_2_INITIATE_ECC_1B_ERRf 32799
#define MCBMPS_2_INITIATE_ECC_2B_ERRf 32800
#define MCBMPS_3_ECC_1B_ERR_MASKf 32801
#define MCBMPS_3_ECC_2B_ERR_MASKf 32802
#define MCBMPS_3_INITIATE_ECC_1B_ERRf 32803
#define MCBMPS_3_INITIATE_ECC_2B_ERRf 32804
#define MCCINITf 32805
#define MCCLASSMAP4TO8f 32806
#define MCCMDP_0_ECC_1B_ERR_MASKf 32807
#define MCCMDP_0_ECC_2B_ERR_MASKf 32808
#define MCCMDP_0_INITIATE_ECC_1B_ERRf 32809
#define MCCMDP_0_INITIATE_ECC_2B_ERRf 32810
#define MCCMDP_1_ECC_1B_ERR_MASKf 32811
#define MCCMDP_1_ECC_2B_ERR_MASKf 32812
#define MCCMDP_1_INITIATE_ECC_1B_ERRf 32813
#define MCCMDP_1_INITIATE_ECC_2B_ERRf 32814
#define MCCMDP_2_ECC_1B_ERR_MASKf 32815
#define MCCMDP_2_ECC_2B_ERR_MASKf 32816
#define MCCMDP_2_INITIATE_ECC_1B_ERRf 32817
#define MCCMDP_2_INITIATE_ECC_2B_ERRf 32818
#define MCCMDP_3_ECC_1B_ERR_MASKf 32819
#define MCCMDP_3_ECC_2B_ERR_MASKf 32820
#define MCCMDP_3_INITIATE_ECC_1B_ERRf 32821
#define MCCMDP_3_INITIATE_ECC_2B_ERRf 32822
#define MCCMDS_0_ECC_1B_ERR_MASKf 32823
#define MCCMDS_0_ECC_2B_ERR_MASKf 32824
#define MCCMDS_0_INITIATE_ECC_1B_ERRf 32825
#define MCCMDS_0_INITIATE_ECC_2B_ERRf 32826
#define MCCMDS_1_ECC_1B_ERR_MASKf 32827
#define MCCMDS_1_ECC_2B_ERR_MASKf 32828
#define MCCMDS_1_INITIATE_ECC_1B_ERRf 32829
#define MCCMDS_1_INITIATE_ECC_2B_ERRf 32830
#define MCCMDS_2_ECC_1B_ERR_MASKf 32831
#define MCCMDS_2_ECC_2B_ERR_MASKf 32832
#define MCCMDS_2_INITIATE_ECC_1B_ERRf 32833
#define MCCMDS_2_INITIATE_ECC_2B_ERRf 32834
#define MCCMDS_3_ECC_1B_ERR_MASKf 32835
#define MCCMDS_3_ECC_2B_ERR_MASKf 32836
#define MCCMDS_3_INITIATE_ECC_1B_ERRf 32837
#define MCCMDS_3_INITIATE_ECC_2B_ERRf 32838
#define MCCRESETf 32839
#define MCDA_CBL_STAT_CTRf 32840
#define MCDA_CONTEXT_COLORf 32841
#define MCDA_DYNAMIC_0_INITIATE_PAR_ERRf 32842
#define MCDA_DYNAMIC_0_PARITY_ERR_MASKf 32843
#define MCDA_DYNAMIC_1_INITIATE_PAR_ERRf 32844
#define MCDA_DYNAMIC_1_PARITY_ERR_MASKf 32845
#define MCDA_EBL_STAT_CTRf 32846
#define MCDA_INITf 32847
#define MCDA_PRFCFG_0_INITIATE_PAR_ERRf 32848
#define MCDA_PRFCFG_0_PARITY_ERR_MASKf 32849
#define MCDA_PRFCFG_1_INITIATE_PAR_ERRf 32850
#define MCDA_PRFCFG_1_PARITY_ERR_MASKf 32851
#define MCDA_PRFSEL_0_INITIATE_PAR_ERRf 32852
#define MCDA_PRFSEL_0_PARITY_ERR_MASKf 32853
#define MCDA_PRFSEL_1_INITIATE_PAR_ERRf 32854
#define MCDA_PRFSEL_1_PARITY_ERR_MASKf 32855
#define MCDA_REFRESH_END_INDEXf 32856
#define MCDA_REFRESH_START_INDEXf 32857
#define MCDA_STAT_CFG_INDEXf 32858
#define MCDA_STAT_CFG_INDEX_MASKf 32859
#define MCDA_UPDATE_COLORf 32860
#define MCDBBITERRORf 32861
#define MCDBBITERRORMASKf 32862
#define MCDB_CBL_STAT_CTRf 32863
#define MCDB_CONTEXT_COLORf 32864
#define MCDB_DYNAMIC_0_INITIATE_PAR_ERRf 32865
#define MCDB_DYNAMIC_0_PARITY_ERR_MASKf 32866
#define MCDB_DYNAMIC_1_INITIATE_PAR_ERRf 32867
#define MCDB_DYNAMIC_1_PARITY_ERR_MASKf 32868
#define MCDB_EBL_STAT_CTRf 32869
#define MCDB_INITf 32870
#define MCDB_INITIATE_PAR_ERRf 32871
#define MCDB_PARITY_ERR_MASKf 32872
#define MCDB_PRFCFG_0_INITIATE_PAR_ERRf 32873
#define MCDB_PRFCFG_0_PARITY_ERR_MASKf 32874
#define MCDB_PRFCFG_1_INITIATE_PAR_ERRf 32875
#define MCDB_PRFCFG_1_PARITY_ERR_MASKf 32876
#define MCDB_PRFSEL_0_INITIATE_PAR_ERRf 32877
#define MCDB_PRFSEL_0_PARITY_ERR_MASKf 32878
#define MCDB_PRFSEL_1_INITIATE_PAR_ERRf 32879
#define MCDB_PRFSEL_1_PARITY_ERR_MASKf 32880
#define MCDB_REFRESH_END_INDEXf 32881
#define MCDB_REFRESH_START_INDEXf 32882
#define MCDB_STAT_CFG_INDEXf 32883
#define MCDB_STAT_CFG_INDEX_MASKf 32884
#define MCDB_UPDATE_COLORf 32885
#define MCDISTRIBUTIONf 32886
#define MCDPf 32887
#define MCEPPHPRESENTf 32888
#define MCERRRJCTf 32889
#define MCFIFOERRf 32890
#define MCFIFOERRORINSTANCEf 32891
#define MCFIFOERRORPOINTERf 32892
#define MCFIFOERRORPORTBITMAPf 32893
#define MCFPf 32894
#define MCFP_COUNTf 32895
#define MCFP_UF_ERRf 32896
#define MCI0DISf 32897
#define MCI1DISf 32898
#define MCI2IPSBFMC0FCf 32899
#define MCI2IPSBFMC0FCMAPf 32900
#define MCI2IPSBFMC1FCf 32901
#define MCI2IPSBFMC1FCMAPf 32902
#define MCI2IPSBFMC2FCf 32903
#define MCI2IPSBFMC2FCMAPf 32904
#define MCI2IPSGFMCFCf 32905
#define MCI2IPSGFMCFCMAPf 32906
#define MCI2IPTBFMCFCMAPf 32907
#define MCI2IPTGFMCFCMAPf 32908
#define MCICNTENf 32909
#define MCIDXEf 32910
#define MCID_MASKf 32911
#define MCINGQSIGf 32912
#define MCI_DISf 32913
#define MCI_SOURCEf 32914
#define MCLBTP_0_ECC_1B_ERR_MASKf 32915
#define MCLBTP_0_ECC_2B_ERR_MASKf 32916
#define MCLBTP_0_INITIATE_ECC_1B_ERRf 32917
#define MCLBTP_0_INITIATE_ECC_2B_ERRf 32918
#define MCLBTP_1_ECC_1B_ERR_MASKf 32919
#define MCLBTP_1_ECC_2B_ERR_MASKf 32920
#define MCLBTP_1_INITIATE_ECC_1B_ERRf 32921
#define MCLBTP_1_INITIATE_ECC_2B_ERRf 32922
#define MCLBTP_2_ECC_1B_ERR_MASKf 32923
#define MCLBTP_2_ECC_2B_ERR_MASKf 32924
#define MCLBTP_2_INITIATE_ECC_1B_ERRf 32925
#define MCLBTP_2_INITIATE_ECC_2B_ERRf 32926
#define MCLBTP_3_ECC_1B_ERR_MASKf 32927
#define MCLBTP_3_ECC_2B_ERR_MASKf 32928
#define MCLBTP_3_INITIATE_ECC_1B_ERRf 32929
#define MCLBTP_3_INITIATE_ECC_2B_ERRf 32930
#define MCLBTS_0_ECC_1B_ERR_MASKf 32931
#define MCLBTS_0_ECC_2B_ERR_MASKf 32932
#define MCLBTS_0_INITIATE_ECC_1B_ERRf 32933
#define MCLBTS_0_INITIATE_ECC_2B_ERRf 32934
#define MCLBTS_1_ECC_1B_ERR_MASKf 32935
#define MCLBTS_1_ECC_2B_ERR_MASKf 32936
#define MCLBTS_1_INITIATE_ECC_1B_ERRf 32937
#define MCLBTS_1_INITIATE_ECC_2B_ERRf 32938
#define MCLBTS_2_ECC_1B_ERR_MASKf 32939
#define MCLBTS_2_ECC_2B_ERR_MASKf 32940
#define MCLBTS_2_INITIATE_ECC_1B_ERRf 32941
#define MCLBTS_2_INITIATE_ECC_2B_ERRf 32942
#define MCLBTS_3_ECC_1B_ERR_MASKf 32943
#define MCLBTS_3_ECC_2B_ERR_MASKf 32944
#define MCLBTS_3_INITIATE_ECC_1B_ERRf 32945
#define MCLBTS_3_INITIATE_ECC_2B_ERRf 32946
#define MCLINKUPf 32947
#define MCORMCLOWQUEUEWEIGHTf 32948
#define MCOUTLIFMSBf 32949
#define MCOUTMIRRORDISABLEf 32950
#define MCPRIORITYf 32951
#define MCQDB0f 32952
#define MCQDB0_TMf 32953
#define MCQDB1f 32954
#define MCQDB1_TMf 32955
#define MCQEf 32956
#define MCQE_FREE_PTR0f 32957
#define MCQE_FREE_PTR1f 32958
#define MCQE_FULL_THRESHOLDf 32959
#define MCQNf 32960
#define MCQ_FIFO_QEMPTYf 32961
#define MCQ_MCDS_PARALLELf 32962
#define MCQ_MODEf 32963
#define MCQ_SIZE_SELf 32964
#define MCRf 32965
#define MCRMEMORYECCERRORMASK_N_MASKf 32966
#define MCRMEMORYECCERROR_Nf 32967
#define MCRPFMODEf 32968
#define MCR_LIMIT_MC_HPf 32969
#define MCR_LIMIT_UCf 32970
#define MCR_MEMORY_ECC__N_B_ERR_MASKf 32971
#define MCR_MEMORY_INITIATE_ECC_N_B_ERRf 32972
#define MCSLOWUPDATESf 32973
#define MCSTf 32974
#define MCS_IC_AR_ARB_MI0f 32975
#define MCS_IC_AR_ARB_MI1f 32976
#define MCS_IC_AR_ARB_MI10f 32977
#define MCS_IC_AR_ARB_MI11f 32978
#define MCS_IC_AR_ARB_MI12f 32979
#define MCS_IC_AR_ARB_MI13f 32980
#define MCS_IC_AR_ARB_MI2f 32981
#define MCS_IC_AR_ARB_MI3f 32982
#define MCS_IC_AR_ARB_MI4f 32983
#define MCS_IC_AR_ARB_MI5f 32984
#define MCS_IC_AR_ARB_MI6f 32985
#define MCS_IC_AR_ARB_MI7f 32986
#define MCS_IC_AR_ARB_MI8f 32987
#define MCS_IC_AR_ARB_MI9f 32988
#define MCS_IC_AW_ARB_MI0f 32989
#define MCS_IC_AW_ARB_MI1f 32990
#define MCS_IC_AW_ARB_MI10f 32991
#define MCS_IC_AW_ARB_MI11f 32992
#define MCS_IC_AW_ARB_MI12f 32993
#define MCS_IC_AW_ARB_MI13f 32994
#define MCS_IC_AW_ARB_MI2f 32995
#define MCS_IC_AW_ARB_MI3f 32996
#define MCS_IC_AW_ARB_MI4f 32997
#define MCS_IC_AW_ARB_MI5f 32998
#define MCS_IC_AW_ARB_MI6f 32999
#define MCS_IC_AW_ARB_MI7f 33000
#define MCS_IC_AW_ARB_MI8f 33001
#define MCS_IC_AW_ARB_MI9f 33002
#define MCS_IC_CFG_REG_0f 33003
#define MCS_IC_CFG_REG_1f 33004
#define MCS_IC_CFG_REG_3f 33005
#define MCS_IC_ID_REG_0f 33006
#define MCS_IC_ID_REG_1f 33007
#define MCS_IC_ID_REG_2f 33008
#define MCS_IC_ID_REG_3f 33009
#define MCS_IC_PER_REG_0f 33010
#define MCS_IC_PER_REG_1f 33011
#define MCS_IC_PER_REG_2f 33012
#define MCS_IC_PER_REG_3f 33013
#define MCS_IC_RST_OVERRIDEf 33014
#define MCTRAVERSERATEf 33015
#define MCT_0_INITIATE_PAR_ERRf 33016
#define MCT_0_PARITY_ERR_MASKf 33017
#define MCT_1_INITIATE_PAR_ERRf 33018
#define MCT_1_PARITY_ERR_MASKf 33019
#define MCT_2_INITIATE_PAR_ERRf 33020
#define MCT_2_PARITY_ERR_MASKf 33021
#define MCT_3_INITIATE_PAR_ERRf 33022
#define MCT_3_PARITY_ERR_MASKf 33023
#define MCT_4_INITIATE_PAR_ERRf 33024
#define MCT_4_PARITY_ERR_MASKf 33025
#define MCT_5_INITIATE_PAR_ERRf 33026
#define MCT_5_PARITY_ERR_MASKf 33027
#define MCT_6_INITIATE_PAR_ERRf 33028
#define MCT_6_PARITY_ERR_MASKf 33029
#define MCT_7_INITIATE_PAR_ERRf 33030
#define MCT_7_PARITY_ERR_MASKf 33031
#define MCUC_SP0_BST_SELf 33032
#define MCUC_SP1_BST_SELf 33033
#define MCUC_SP2_BST_SELf 33034
#define MCUC_SP3_BST_SELf 33035
#define MCUC_SP_BST_STAT_IDf 33036
#define MCUC_SP_BST_STAT_TRIGGEREDf 33037
#define MCU_ENf 33038
#define MC_1_FIFOH_ECC_1B_ERR_MASKf 33039
#define MC_1_FIFOH_ECC_2B_ERR_MASKf 33040
#define MC_1_FIFOH_INITIATE_ECC_1B_ERRf 33041
#define MC_1_FIFOH_INITIATE_ECC_2B_ERRf 33042
#define MC_1_FIFOL_INITIATE_PAR_ERRf 33043
#define MC_1_FIFOL_PARITY_ERR_MASKf 33044
#define MC_2_FIFOH_ECC_1B_ERR_MASKf 33045
#define MC_2_FIFOH_ECC_2B_ERR_MASKf 33046
#define MC_2_FIFOH_INITIATE_ECC_1B_ERRf 33047
#define MC_2_FIFOH_INITIATE_ECC_2B_ERRf 33048
#define MC_2_FIFOL_INITIATE_PAR_ERRf 33049
#define MC_2_FIFOL_PARITY_ERR_MASKf 33050
#define MC_ASF_ENABLEf 33051
#define MC_BASEf 33052
#define MC_BMP_1f 33053
#define MC_BMP_2f 33054
#define MC_BMP_3f 33055
#define MC_BMP_4f 33056
#define MC_BMP_5f 33057
#define MC_BMP_6f 33058
#define MC_BMP_7f 33059
#define MC_BMP_8f 33060
#define MC_CLEARf 33061
#define MC_CNTX_0_HIGH_FIFO_AFf 33062
#define MC_CNTX_0_HIGH_FIFO_NRDYf 33063
#define MC_CNTX_0_LOW_FIFO_AFf 33064
#define MC_CNTX_0_LOW_FIFO_NRDYf 33065
#define MC_CNTX_1_HIGH_FIFO_AFf 33066
#define MC_CNTX_1_HIGH_FIFO_NRDYf 33067
#define MC_CNTX_1_LOW_FIFO_AFf 33068
#define MC_CNTX_1_LOW_FIFO_NRDYf 33069
#define MC_CNTX_2_HIGH_FIFO_AFf 33070
#define MC_CNTX_2_HIGH_FIFO_NRDYf 33071
#define MC_CNTX_2_LOW_FIFO_AFf 33072
#define MC_CNTX_2_LOW_FIFO_NRDYf 33073
#define MC_CNTX_3_HIGH_FIFO_AFf 33074
#define MC_CNTX_3_HIGH_FIFO_NRDYf 33075
#define MC_CNTX_3_LOW_FIFO_AFf 33076
#define MC_CNTX_3_LOW_FIFO_NRDYf 33077
#define MC_COS0_5_BMPf 33078
#define MC_COS1f 33079
#define MC_COS2f 33080
#define MC_COS_ENf 33081
#define MC_CPU_Q_BST_STAT_IDf 33082
#define MC_CPU_Q_BST_STAT_TRIGGEREDf 33083
#define MC_DB_CNTf 33084
#define MC_DB_CNT_MAX_VALf 33085
#define MC_DB_SP_0_CNTf 33086
#define MC_DB_SP_0_CNT_MAX_VALf 33087
#define MC_DB_SP_0_THf 33088
#define MC_DB_SP_1_CNTf 33089
#define MC_DB_SP_1_CNT_MAX_VALf 33090
#define MC_DB_SP_1_THf 33091
#define MC_DB_SP_FC_THf 33092
#define MC_DB_SP_TC_CNT_MAX_VAL_Nf 33093
#define MC_DB_SP_TC_CNT_Nf 33094
#define MC_DB_THf 33095
#define MC_DISTRIBUTIONf 33096
#define MC_EMPTYf 33097
#define MC_ENf 33098
#define MC_ENABLEf 33099
#define MC_ENQ_FIFO_ECC_1B_ERR_MASKf 33100
#define MC_ENQ_FIFO_ECC_2B_ERR_MASKf 33101
#define MC_ENQ_FIFO_INITIATE_ECC_1B_ERRf 33102
#define MC_ENQ_FIFO_INITIATE_ECC_2B_ERRf 33103
#define MC_ERR_RJCTf 33104
#define MC_EXT_ACCEPTf 33105
#define MC_FIELDf 33106
#define MC_FLAGf 33107
#define MC_FLOW_CTL_METHODf 33108
#define MC_GROUPf 33109
#define MC_GROUP_ERROR_POINTERf 33110
#define MC_GROUP_ERROR_TYPEf 33111
#define MC_GROUP_MODEf 33112
#define MC_HIGH_FIFO_ALMOST_FULLf 33113
#define MC_HIGH_FIFO_NRDYf 33114
#define MC_HP_FIFO_DP_0_THRESHOLDf 33115
#define MC_HP_FIFO_DP_1_THRESHOLDf 33116
#define MC_HP_FIFO_DP_2_THRESHOLDf 33117
#define MC_HP_FIFO_DP_3_THRESHOLDf 33118
#define MC_HP_FIFO_WATERMARK_MINf 33119
#define MC_IDf 33120
#define MC_ID_IN_FTMH_EXTf 33121
#define MC_ID_IN_USER_HEADER_2f 33122
#define MC_INDEXf 33123
#define MC_INDEX_CAPTf 33124
#define MC_INDEX_ERROR_TOCPUf 33125
#define MC_INDEX_MASKf 33126
#define MC_INDEX_VALUEf 33127
#define MC_INDIRECT_LIST_OF_FAPS_MODEf 33128
#define MC_INT_ACCEPTf 33129
#define MC_LINK_UPf 33130
#define MC_LOW_FIFO_ALMOST_FULLf 33131
#define MC_LOW_FIFO_ALMOST_FULL_1f 33132
#define MC_LOW_FIFO_NRDYf 33133
#define MC_LP_FIFO_DP_0_THRESHOLDf 33134
#define MC_LP_FIFO_DP_1_THRESHOLDf 33135
#define MC_LP_FIFO_DP_2_THRESHOLDf 33136
#define MC_LP_FIFO_DP_3_THRESHOLDf 33137
#define MC_LP_FIFO_WATERMARK_MINf 33138
#define MC_MASKf 33139
#define MC_METER_INDEXf 33140
#define MC_MIRROR_ACCEPT_SOPf 33141
#define MC_OR_MC_LOW_QUEUE_WEIGHTf 33142
#define MC_PD_CNTf 33143
#define MC_PD_CNT_MAX_VALf 33144
#define MC_PD_IF_CNT_MAX_VAL_Nf 33145
#define MC_PD_IF_CNT_Nf 33146
#define MC_PD_SP_0_CNTf 33147
#define MC_PD_SP_0_CNT_MAX_VALf 33148
#define MC_PD_SP_0_THf 33149
#define MC_PD_SP_1_CNTf 33150
#define MC_PD_SP_1_CNT_MAX_VALf 33151
#define MC_PD_SP_1_THf 33152
#define MC_PD_SP_FC_THf 33153
#define MC_PD_SP_TC_CNT_MAX_VAL_Nf 33154
#define MC_PD_SP_TC_CNT_Nf 33155
#define MC_PD_THf 33156
#define MC_PORTSP_BST_STAT_IDf 33157
#define MC_PORTSP_BST_STAT_TRIGGEREDf 33158
#define MC_PRIORITYf 33159
#define MC_Q_BST_STAT_IDf 33160
#define MC_Q_BST_STAT_TRIGGEREDf 33161
#define MC_REP_FIFO_0_WATERMARKf 33162
#define MC_REP_FIFO_1_WATERMARKf 33163
#define MC_REP_MEM_0_ECC__N_B_ERR_MASKf 33164
#define MC_REP_MEM_0_INITIATE_ECC_N_B_ERRf 33165
#define MC_REP_MEM_1_ECC__N_B_ERR_MASKf 33166
#define MC_REP_MEM_1_INITIATE_ECC_N_B_ERRf 33167
#define MC_RPF_MODEf 33168
#define MC_RSVD_DB_SP_0_CNTf 33169
#define MC_RSVD_DB_SP_1_CNTf 33170
#define MC_RSVD_PD_SP_0_CNTf 33171
#define MC_RSVD_PD_SP_1_CNTf 33172
#define MC_SC_ENf 33173
#define MC_SELf 33174
#define MC_SIZE_256_IF_CNT_MAX_VAL_Nf 33175
#define MC_SIZE_256_IF_CNT_Nf 33176
#define MC_SLOW_UPDATESf 33177
#define MC_SP0_BST_SELf 33178
#define MC_SP1_BST_SELf 33179
#define MC_SP2_BST_SELf 33180
#define MC_SP3_BST_SELf 33181
#define MC_SP_BST_STAT_IDf 33182
#define MC_SP_BST_STAT_TRIGGEREDf 33183
#define MC_TABLE_ENABLE_TDM_PRIORITYf 33184
#define MC_TABLE_MODEf 33185
#define MC_TBL_LKUPf 33186
#define MC_TMf 33187
#define MC_TRAVERSE_RATEf 33188
#define MC_TYPEf 33189
#define MC_USE_GLOBAL_LEN_ADJ_IDXf 33190
#define MC_VALUEf 33191
#define MC_WEIGHTf 33192
#define MDf 33193
#define MDB_A_CORRECTED_ERRORf 33194
#define MDB_A_CORRECTED_ERROR_DISINTf 33195
#define MDB_A_UNCORRECTED_ERRORf 33196
#define MDB_A_UNCORRECTED_ERROR_DISINTf 33197
#define MDB_B_CORRECTED_ERRORf 33198
#define MDB_B_CORRECTED_ERROR_DISINTf 33199
#define MDB_B_UNCORRECTED_ERRORf 33200
#define MDB_B_UNCORRECTED_ERROR_DISINTf 33201
#define MDB_ENABLE_ECCf 33202
#define MDB_FORCE_UNCORRECTABLE_ERRORf 33203
#define MDB_TMf 33204
#define MDC1_OEB_CTRLf 33205
#define MDC2_OEB_CTRLf 33206
#define MDCDIVf 33207
#define MDC_CYCLE_THf 33208
#define MDC_TRANSITION_ENf 33209
#define MDELf 33210
#define MDIOINITf 33211
#define MDIOINTf 33212
#define MDIOINTENf 33213
#define MDIOINTMASKf 33214
#define MDIOINTREGf 33215
#define MDIOREGS_RESETf 33216
#define MDIORESETf 33217
#define MDIOTOREGf 33218
#define MDIO_0_MODE_SELf 33219
#define MDIO_1_MODE_SELf 33220
#define MDIO_IDf 33221
#define MDIO_MEM_SELf 33222
#define MDIO_OUT_DELAYf 33223
#define MDIO_RDATA_DONEf 33224
#define MDIO_RD_STARTf 33225
#define MDIO_REG_ADDRf 33226
#define MDIO_SELf 33227
#define MDIO_TC_MODE_SELf 33228
#define MDIO_WR_DATAf 33229
#define MDIO_WR_STARTf 33230
#define MDIO_XG_MODE_SELf 33231
#define MDIVf 33232
#define MDIV_CH0f 33233
#define MDIV_CH1f 33234
#define MDIV_CH2f 33235
#define MDLf 33236
#define MDL_BITMAPf 33237
#define MDL_BITMAP_ACTIVEf 33238
#define MDL_BITMAP_PASSIVEf 33239
#define MDMf 33240
#define MDMDISECCf 33241
#define MDMECCERRf 33242
#define MDMECCFIXf 33243
#define MDM_ECC_1B_ERR_MASKf 33244
#define MDM_ECC_2B_ERR_MASKf 33245
#define MDM_INITIATE_ECC_1B_ERRf 33246
#define MDM_INITIATE_ECC_2B_ERRf 33247
#define MD_DEVADf 33248
#define MD_STf 33249
#define MEf 33250
#define MEASUREMENT_CALLIBRATIONf 33251
#define MED_CONGEST_COUNTf 33252
#define MED_CONGEST_PRIf 33253
#define MED_CONGEST_STICKY_STATEf 33254
#define MEFL2CPDROPBITMAPf 33255
#define MEFL2CPPEERBITMAPf 33256
#define MEFL2CPPROFILEf 33257
#define MEFL2CPTRANSPARENTBITMAPf 33258
#define MEF_L_2_CP_DROP_BITMAPf 33259
#define MEF_L_2_CP_PEER_BITMAPf 33260
#define MEF_L_2_CP_TRANSPARANT_BITMAPf 33261
#define MEF_L_2_CP_TRANSPARENT_BITMAPf 33262
#define MEM0_TMf 33263
#define MEM1_INTRf 33264
#define MEM1_INTR_DISINTf 33265
#define MEM1_IPMC_TBL_PAR_ERRf 33266
#define MEM1_IPMC_TBL_PAR_ERR_ENf 33267
#define MEM1_TMf 33268
#define MEM1_VLAN_TBL_PAR_ERRf 33269
#define MEM1_VLAN_TBL_PAR_ERR_ENf 33270
#define MEM2_RESERVEDf 33271
#define MEM2_TMf 33272
#define MEM3_TMf 33273
#define MEM4_TMf 33274
#define MEMBASEf 33275
#define MEMBERf 33276
#define MEMBER_0f 33277
#define MEMBER_1f 33278
#define MEMBER_ASSIGNMENT_MODEf 33279
#define MEMBER_BITMAPf 33280
#define MEMBER_BMP_PORTS_119_0f 33281
#define MEMBER_BMP_PORTS_169_120f 33282
#define MEMBER_COUNTf 33283
#define MEMBER_IDf 33284
#define MEMCLR_ON_RDf 33285
#define MEMCNTWIDTHf 33286
#define MEMFAILINTCOUNTf 33287
#define MEMIDf 33288
#define MEMIDX_OFFSETf 33289
#define MEMINDEXf 33290
#define MEMMAP_DECSf 33291
#define MEMORYf 33292
#define MEMORY0_BYTESf 33293
#define MEMORY0_CHIPSf 33294
#define MEMORY0_TYPEf 33295
#define MEMORY1_BYTESf 33296
#define MEMORY1_CHIPSf 33297
#define MEMORY1_TYPEf 33298
#define MEMORY_GROUP_ENABLEf 33299
#define MEMORY_IDf 33300
#define MEMORY_IDXf 33301
#define MEMORY_NUMBERf 33302
#define MEMORY_POWERDOWNf 33303
#define MEM_000_ECC_ERROR_ADDRESSf 33304
#define MEM_001_ECC_ERROR_ADDRESSf 33305
#define MEM_010_ECC_ERROR_ADDRESSf 33306
#define MEM_011_ECC_ERROR_ADDRESSf 33307
#define MEM_07100000f 33308
#define MEM_100_ECC_ERROR_ADDRESSf 33309
#define MEM_101_ECC_ERROR_ADDRESSf 33310
#define MEM_110_ECC_ERROR_ADDRESSf 33311
#define MEM_111_ECC_ERROR_ADDRESSf 33312
#define MEM_380000f 33313
#define MEM_92000f 33314
#define MEM_93000f 33315
#define MEM_94000f 33316
#define MEM_95000f 33317
#define MEM_ACC_ACKf 33318
#define MEM_ACC_ADDRf 33319
#define MEM_ACC_RD_WR_Nf 33320
#define MEM_ACC_REQf 33321
#define MEM_ACC_SIZEf 33322
#define MEM_ACC_USE_DYN_VDLf 33323
#define MEM_ACC_VIOf 33324
#define MEM_ADDRESSf 33325
#define MEM_A_ECC_ERROR_ADDRESSf 33326
#define MEM_BAD_ACCf 33327
#define MEM_BAD_ADDRf 33328
#define MEM_BAD_COR_Rf 33329
#define MEM_BAD_COR_Wf 33330
#define MEM_BAD_DATAf 33331
#define MEM_BAD_ECCf 33332
#define MEM_BAD_PROTf 33333
#define MEM_BAD_SBMAf 33334
#define MEM_BAD_SIZEf 33335
#define MEM_BAD_TRANSf 33336
#define MEM_BAD_UNCORf 33337
#define MEM_BAD_WRITEf 33338
#define MEM_B_ECC_ERROR_ADDRESSf 33339
#define MEM_CCNTf 33340
#define MEM_CLR_SNAPf 33341
#define MEM_CONFIGf 33342
#define MEM_CORf 33343
#define MEM_COR_Rf 33344
#define MEM_COR_Wf 33345
#define MEM_CTHRESHf 33346
#define MEM_C_ECC_ERROR_ADDRESSf 33347
#define MEM_EN_OPENf 33348
#define MEM_ERR_PROTf 33349
#define MEM_FAILf 33350
#define MEM_INITf 33351
#define MEM_INIT_DONEf 33352
#define MEM_INIT_DONE_DISINTf 33353
#define MEM_OPEN_BASE0f 33354
#define MEM_OPEN_BASE1f 33355
#define MEM_OPEN_BASE2f 33356
#define MEM_OPEN_BASE3f 33357
#define MEM_OPEN_ENA0f 33358
#define MEM_OPEN_ENA1f 33359
#define MEM_OPEN_ENA2f 33360
#define MEM_OPEN_ENA3f 33361
#define MEM_OPEN_END0f 33362
#define MEM_OPEN_END1f 33363
#define MEM_OPEN_END2f 33364
#define MEM_OPEN_END3f 33365
#define MEM_PAR_ERRf 33366
#define MEM_PAR_ERR_ENf 33367
#define MEM_PWR_SEQ_DONEf 33368
#define MEM_RESET_COMPLETEf 33369
#define MEM_RST_VALIDf 33370
#define MEM_SBMA_MISMATCHf 33371
#define MEM_SELf 33372
#define MEM_SIZEf 33373
#define MEM_START_ADDRf 33374
#define MEM_TMf 33375
#define MEM_TM00f 33376
#define MEM_TM01f 33377
#define MEM_TM10f 33378
#define MEM_TM11f 33379
#define MEM_TYPEf 33380
#define MEM_UNCORf 33381
#define MEPIDf 33382
#define MEP_BITMAP_FOR_PROFILE_0f 33383
#define MEP_BITMAP_FOR_PROFILE_1f 33384
#define MEP_BITMAP_FOR_PROFILE_2f 33385
#define MEP_BITMAP_FOR_PROFILE_3f 33386
#define MEP_DB_INITIATE_PAR_ERRf 33387
#define MEP_DB_PARITY_ERR_MASKf 33388
#define MEP_IDf 33389
#define MEP_PE_PROFILEf 33390
#define MEP_PROFILEf 33391
#define MEP_TYPEf 33392
#define MERGE_ENf 33393
#define MERGE_ST_BMPf 33394
#define MESHMODEf 33395
#define MESH_MODEf 33396
#define MESH_STATUS_0f 33397
#define MESH_STATUS_1f 33398
#define MESH_STATUS_2f 33399
#define MESH_STATUS_3f 33400
#define MESH_TOPOLOGYENABLEf 33401
#define MESH_TOPOLOGY_RESETf 33402
#define MESSAGEf 33403
#define MESSAGEENf 33404
#define MESSAGEFLOWIDf 33405
#define MESSAGETYPEf 33406
#define MESSAGE_ENf 33407
#define MESSAGE_FLOW_IDf 33408
#define MESSAGE_MODEf 33409
#define MESSAGE_READYf 33410
#define MESSAGE_READY_DISINTf 33411
#define MESSAGE_SIZEf 33412
#define MESSAGE_TYPEf 33413
#define MESSAGE_TYPE_0_COPY_TO_CPUf 33414
#define MESSAGE_TYPE_0_DROPf 33415
#define MESSAGE_TYPE_10_COPY_TO_CPUf 33416
#define MESSAGE_TYPE_10_DROPf 33417
#define MESSAGE_TYPE_11_COPY_TO_CPUf 33418
#define MESSAGE_TYPE_11_DROPf 33419
#define MESSAGE_TYPE_12_COPY_TO_CPUf 33420
#define MESSAGE_TYPE_12_DROPf 33421
#define MESSAGE_TYPE_13_COPY_TO_CPUf 33422
#define MESSAGE_TYPE_13_DROPf 33423
#define MESSAGE_TYPE_14_COPY_TO_CPUf 33424
#define MESSAGE_TYPE_14_DROPf 33425
#define MESSAGE_TYPE_15_COPY_TO_CPUf 33426
#define MESSAGE_TYPE_15_DROPf 33427
#define MESSAGE_TYPE_1_COPY_TO_CPUf 33428
#define MESSAGE_TYPE_1_DROPf 33429
#define MESSAGE_TYPE_2_COPY_TO_CPUf 33430
#define MESSAGE_TYPE_2_DROPf 33431
#define MESSAGE_TYPE_3_COPY_TO_CPUf 33432
#define MESSAGE_TYPE_3_DROPf 33433
#define MESSAGE_TYPE_4_COPY_TO_CPUf 33434
#define MESSAGE_TYPE_4_DROPf 33435
#define MESSAGE_TYPE_5_COPY_TO_CPUf 33436
#define MESSAGE_TYPE_5_DROPf 33437
#define MESSAGE_TYPE_6_COPY_TO_CPUf 33438
#define MESSAGE_TYPE_6_DROPf 33439
#define MESSAGE_TYPE_7_COPY_TO_CPUf 33440
#define MESSAGE_TYPE_7_DROPf 33441
#define MESSAGE_TYPE_8_COPY_TO_CPUf 33442
#define MESSAGE_TYPE_8_DROPf 33443
#define MESSAGE_TYPE_9_COPY_TO_CPUf 33444
#define MESSAGE_TYPE_9_DROPf 33445
#define META_SELf 33446
#define METERACTIONENABLEf 33447
#define METERENf 33448
#define METERING_CLK_ENf 33449
#define METERPTR0f 33450
#define METERPTR0OWf 33451
#define METERPTR1f 33452
#define METERPTR1OWf 33453
#define METERUPDATEALLCOPIESf 33454
#define METER_BUCKET_OVERFLOW_ERRORf 33455
#define METER_BUCKET_OVERFLOW_ERROR_DISINTf 33456
#define METER_DISABLEf 33457
#define METER_ENABLEf 33458
#define METER_ERROR_COLORf 33459
#define METER_ERROR_MASKf 33460
#define METER_EVEN_SLICE_0_CORRECTED_ERRORf 33461
#define METER_EVEN_SLICE_0_CORRECTED_ERROR_DISINTf 33462
#define METER_EVEN_SLICE_0_ENABLE_ECCf 33463
#define METER_EVEN_SLICE_0_ERROR_ADDRf 33464
#define METER_EVEN_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 33465
#define METER_EVEN_SLICE_0_INITf 33466
#define METER_EVEN_SLICE_0_INIT_DONEf 33467
#define METER_EVEN_SLICE_0_INIT_DONE_DISINTf 33468
#define METER_EVEN_SLICE_0_UNCORRECTED_ERRORf 33469
#define METER_EVEN_SLICE_0_UNCORRECTED_ERROR_DISINTf 33470
#define METER_EVEN_SLICE_1_CORRECTED_ERRORf 33471
#define METER_EVEN_SLICE_1_CORRECTED_ERROR_DISINTf 33472
#define METER_EVEN_SLICE_1_ENABLE_ECCf 33473
#define METER_EVEN_SLICE_1_ERROR_ADDRf 33474
#define METER_EVEN_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 33475
#define METER_EVEN_SLICE_1_INITf 33476
#define METER_EVEN_SLICE_1_INIT_DONEf 33477
#define METER_EVEN_SLICE_1_INIT_DONE_DISINTf 33478
#define METER_EVEN_SLICE_1_UNCORRECTED_ERRORf 33479
#define METER_EVEN_SLICE_1_UNCORRECTED_ERROR_DISINTf 33480
#define METER_EVEN_SLICE_2_CORRECTED_ERRORf 33481
#define METER_EVEN_SLICE_2_CORRECTED_ERROR_DISINTf 33482
#define METER_EVEN_SLICE_2_ENABLE_ECCf 33483
#define METER_EVEN_SLICE_2_ERROR_ADDRf 33484
#define METER_EVEN_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 33485
#define METER_EVEN_SLICE_2_INITf 33486
#define METER_EVEN_SLICE_2_INIT_DONEf 33487
#define METER_EVEN_SLICE_2_INIT_DONE_DISINTf 33488
#define METER_EVEN_SLICE_2_UNCORRECTED_ERRORf 33489
#define METER_EVEN_SLICE_2_UNCORRECTED_ERROR_DISINTf 33490
#define METER_EVEN_SLICE_3_CORRECTED_ERRORf 33491
#define METER_EVEN_SLICE_3_CORRECTED_ERROR_DISINTf 33492
#define METER_EVEN_SLICE_3_ENABLE_ECCf 33493
#define METER_EVEN_SLICE_3_ERROR_ADDRf 33494
#define METER_EVEN_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 33495
#define METER_EVEN_SLICE_3_INITf 33496
#define METER_EVEN_SLICE_3_INIT_DONEf 33497
#define METER_EVEN_SLICE_3_INIT_DONE_DISINTf 33498
#define METER_EVEN_SLICE_3_UNCORRECTED_ERRORf 33499
#define METER_EVEN_SLICE_3_UNCORRECTED_ERROR_DISINTf 33500
#define METER_GRANf 33501
#define METER_GRANULARITYf 33502
#define METER_IDf 33503
#define METER_INDEX_EVENf 33504
#define METER_INDEX_EVEN_RESERVEDf 33505
#define METER_INDEX_ODDf 33506
#define METER_INDEX_ODD_RESERVEDf 33507
#define METER_MODEf 33508
#define METER_MODE_MODIFIERf 33509
#define METER_MODIFIERf 33510
#define METER_MONITOR_COUNTER_CORRECTED_ERRORf 33511
#define METER_MONITOR_COUNTER_CORRECTED_ERROR_DISINTf 33512
#define METER_MONITOR_COUNTER_ENABLE_ECCf 33513
#define METER_MONITOR_COUNTER_FORCE_ERRORf 33514
#define METER_MONITOR_COUNTER_INITf 33515
#define METER_MONITOR_COUNTER_INIT_DONEf 33516
#define METER_MONITOR_COUNTER_TM0f 33517
#define METER_MONITOR_COUNTER_TM1f 33518
#define METER_MONITOR_COUNTER_UNCORRECTED_ERRORf 33519
#define METER_MONITOR_COUNTER_UNCORRECTED_ERROR_DISINTf 33520
#define METER_MUX_DATA_STAGING_PARITY_ENf 33521
#define METER_ODD_SLICE_0_CORRECTED_ERRORf 33522
#define METER_ODD_SLICE_0_CORRECTED_ERROR_DISINTf 33523
#define METER_ODD_SLICE_0_ENABLE_ECCf 33524
#define METER_ODD_SLICE_0_ERROR_ADDRf 33525
#define METER_ODD_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 33526
#define METER_ODD_SLICE_0_INITf 33527
#define METER_ODD_SLICE_0_INIT_DONEf 33528
#define METER_ODD_SLICE_0_INIT_DONE_DISINTf 33529
#define METER_ODD_SLICE_0_UNCORRECTED_ERRORf 33530
#define METER_ODD_SLICE_0_UNCORRECTED_ERROR_DISINTf 33531
#define METER_ODD_SLICE_1_CORRECTED_ERRORf 33532
#define METER_ODD_SLICE_1_CORRECTED_ERROR_DISINTf 33533
#define METER_ODD_SLICE_1_ENABLE_ECCf 33534
#define METER_ODD_SLICE_1_ERROR_ADDRf 33535
#define METER_ODD_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 33536
#define METER_ODD_SLICE_1_INITf 33537
#define METER_ODD_SLICE_1_INIT_DONEf 33538
#define METER_ODD_SLICE_1_INIT_DONE_DISINTf 33539
#define METER_ODD_SLICE_1_UNCORRECTED_ERRORf 33540
#define METER_ODD_SLICE_1_UNCORRECTED_ERROR_DISINTf 33541
#define METER_ODD_SLICE_2_CORRECTED_ERRORf 33542
#define METER_ODD_SLICE_2_CORRECTED_ERROR_DISINTf 33543
#define METER_ODD_SLICE_2_ENABLE_ECCf 33544
#define METER_ODD_SLICE_2_ERROR_ADDRf 33545
#define METER_ODD_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 33546
#define METER_ODD_SLICE_2_INITf 33547
#define METER_ODD_SLICE_2_INIT_DONEf 33548
#define METER_ODD_SLICE_2_INIT_DONE_DISINTf 33549
#define METER_ODD_SLICE_2_UNCORRECTED_ERRORf 33550
#define METER_ODD_SLICE_2_UNCORRECTED_ERROR_DISINTf 33551
#define METER_ODD_SLICE_3_CORRECTED_ERRORf 33552
#define METER_ODD_SLICE_3_CORRECTED_ERROR_DISINTf 33553
#define METER_ODD_SLICE_3_ENABLE_ECCf 33554
#define METER_ODD_SLICE_3_ERROR_ADDRf 33555
#define METER_ODD_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 33556
#define METER_ODD_SLICE_3_INITf 33557
#define METER_ODD_SLICE_3_INIT_DONEf 33558
#define METER_ODD_SLICE_3_INIT_DONE_DISINTf 33559
#define METER_ODD_SLICE_3_UNCORRECTED_ERRORf 33560
#define METER_ODD_SLICE_3_UNCORRECTED_ERROR_DISINTf 33561
#define METER_PAIR_INDEXf 33562
#define METER_PAIR_INDEX_EVENf 33563
#define METER_PAIR_INDEX_ODDf 33564
#define METER_PAIR_MODEf 33565
#define METER_PAIR_MODE_MODIFIERf 33566
#define METER_PAIR_POOL_INDEXf 33567
#define METER_PAIR_POOL_NUMBERf 33568
#define METER_PAIR_POOL_RESERVED_0f 33569
#define METER_PAIR_POOL_RESERVED_1f 33570
#define METER_PARITY_ENf 33571
#define METER_PORT_NUMf 33572
#define METER_PROFILE_CORRECTED_ERRORf 33573
#define METER_PROFILE_CORRECTED_ERROR_DISINTf 33574
#define METER_PROFILE_ENABLE_ECCf 33575
#define METER_PROFILE_FORCE_ERRORf 33576
#define METER_PROFILE_INITf 33577
#define METER_PROFILE_INIT_DONEf 33578
#define METER_PROFILE_PMf 33579
#define METER_PROFILE_TMf 33580
#define METER_PROFILE_UNCORRECTED_ERRORf 33581
#define METER_PROFILE_UNCORRECTED_ERROR_DISINTf 33582
#define METER_RESOLUTIONf 33583
#define METER_RSP_BKTf 33584
#define METER_SETf 33585
#define METER_SET_ENABLEf 33586
#define METER_SHARING_MODEf 33587
#define METER_SHARING_MODE_MODIFIERf 33588
#define METER_SPAREf 33589
#define METER_TEST_EVENf 33590
#define METER_TEST_ODDf 33591
#define METER_TRAFFIC_CLASS_BITMAPf 33592
#define METER_UPDATE_EVENf 33593
#define METER_UPDATE_ODDf 33594
#define METHODf 33595
#define MFf 33596
#define MFIFO_ERRf 33597
#define MGIDf 33598
#define MGID_PKT0f 33599
#define MGID_PKT1f 33600
#define MGID_RSVDf 33601
#define MGMT_FRAME_COSf 33602
#define MGMT_FRAME_DPf 33603
#define MGR_EVNT_ERRf 33604
#define MGR_NS_AT_RSTf 33605
#define MHf 33606
#define MH0f 33607
#define MH1f 33608
#define MH2f 33609
#define MH3f 33610
#define MHMf 33611
#define MHZf 33612
#define MH_0f 33613
#define MH_1f 33614
#define MH_2f 33615
#define MH_3f 33616
#define MH_BYTES_0_3f 33617
#define MH_BYTES_12_15f 33618
#define MH_BYTES_4_7f 33619
#define MH_BYTES_8_11f 33620
#define MH_CTRL_SELECTf 33621
#define MH_INBANDf 33622
#define MH_INGRESS_TAGGEDf 33623
#define MH_INGRESS_TAGGED_SELf 33624
#define MH_L3f 33625
#define MH_OPCODEf 33626
#define MH_OPCODE_OVERLAYf 33627
#define MH_PFMf 33628
#define MH_PRI0f 33629
#define MH_PRI1f 33630
#define MH_PRI10f 33631
#define MH_PRI11f 33632
#define MH_PRI12f 33633
#define MH_PRI13f 33634
#define MH_PRI14f 33635
#define MH_PRI15f 33636
#define MH_PRI2f 33637
#define MH_PRI3f 33638
#define MH_PRI4f 33639
#define MH_PRI5f 33640
#define MH_PRI6f 33641
#define MH_PRI7f 33642
#define MH_PRI8f 33643
#define MH_PRI9f 33644
#define MH_PRIORITYf 33645
#define MH_SRC_PID_ENABLEf 33646
#define MH_TCf 33647
#define MH_TC_MAP_ENABLEf 33648
#define MH_VALIDf 33649
#define MIB1_CORRECTED_ERRORf 33650
#define MIB1_CORRECTED_ERROR_MASKf 33651
#define MIB1_ENABLE_ECCf 33652
#define MIB1_FORCE_UNCORRECTABLE_ERRORf 33653
#define MIB1_UNCORRECTED_ERRORf 33654
#define MIB1_UNCORRECTED_ERROR_MASKf 33655
#define MIB2_CORRECTED_ERRORf 33656
#define MIB2_CORRECTED_ERROR_MASKf 33657
#define MIB2_ENABLE_ECCf 33658
#define MIB2_FORCE_UNCORRECTABLE_ERRORf 33659
#define MIB2_UNCORRECTED_ERRORf 33660
#define MIB2_UNCORRECTED_ERROR_MASKf 33661
#define MIB3_CORRECTED_ERRORf 33662
#define MIB3_CORRECTED_ERROR_MASKf 33663
#define MIB3_ENABLE_ECCf 33664
#define MIB3_FORCE_UNCORRECTABLE_ERRORf 33665
#define MIB3_UNCORRECTED_ERRORf 33666
#define MIB3_UNCORRECTED_ERROR_MASKf 33667
#define MIB4_CORRECTED_ERRORf 33668
#define MIB4_CORRECTED_ERROR_MASKf 33669
#define MIB4_ENABLE_ECCf 33670
#define MIB4_FORCE_UNCORRECTABLE_ERRORf 33671
#define MIB4_UNCORRECTED_ERRORf 33672
#define MIB4_UNCORRECTED_ERROR_MASKf 33673
#define MIB5_CORRECTED_ERRORf 33674
#define MIB5_CORRECTED_ERROR_MASKf 33675
#define MIB5_ENABLE_ECCf 33676
#define MIB5_FORCE_UNCORRECTABLE_ERRORf 33677
#define MIB5_UNCORRECTED_ERRORf 33678
#define MIB5_UNCORRECTED_ERROR_MASKf 33679
#define MIB_RD_RESET_ENf 33680
#define MIB_RSC0_MEMf 33681
#define MIB_RSC0_MEM_EN_COR_ERR_RPTf 33682
#define MIB_RSC0_MEM_ERRf 33683
#define MIB_RSC1_MEMf 33684
#define MIB_RSC1_MEM_EN_COR_ERR_RPTf 33685
#define MIB_RSC1_MEM_ERRf 33686
#define MIB_RSC_0_MEMf 33687
#define MIB_RSC_0_MEM_ERRf 33688
#define MIB_RSC_1_MEMf 33689
#define MIB_RSC_1_MEM_ERRf 33690
#define MIB_RSC_DATA_HI_TMf 33691
#define MIB_RSC_DATA_LO_TMf 33692
#define MIB_RSC_MEM0f 33693
#define MIB_RSC_MEM0_ERRf 33694
#define MIB_RSC_MEM0_TMf 33695
#define MIB_RSC_MEM1f 33696
#define MIB_RSC_MEM1_ERRf 33697
#define MIB_RSC_MEM1_TMf 33698
#define MIB_RSC_MEM2f 33699
#define MIB_RSC_MEM2_ERRf 33700
#define MIB_RSC_MEM2_TMf 33701
#define MIB_RSC_MEM3f 33702
#define MIB_RSC_MEM3_ERRf 33703
#define MIB_RSC_MEM4f 33704
#define MIB_RSC_MEM4_ERRf 33705
#define MIB_RSC_MEM_ENf 33706
#define MIB_RX_FIFOf 33707
#define MIB_RX_INTf 33708
#define MIB_RX_INTENf 33709
#define MIB_RX_OVERFLOWINTf 33710
#define MIB_RX_OVERFLOWINTENf 33711
#define MIB_TSC0_MEMf 33712
#define MIB_TSC0_MEM_EN_COR_ERR_RPTf 33713
#define MIB_TSC0_MEM_ERRf 33714
#define MIB_TSC1_MEMf 33715
#define MIB_TSC1_MEM_EN_COR_ERR_RPTf 33716
#define MIB_TSC1_MEM_ERRf 33717
#define MIB_TSC_0_MEMf 33718
#define MIB_TSC_0_MEM_ERRf 33719
#define MIB_TSC_1_MEMf 33720
#define MIB_TSC_1_MEM_ERRf 33721
#define MIB_TSC_DATA_HI_TMf 33722
#define MIB_TSC_DATA_LO_TMf 33723
#define MIB_TSC_MEM0f 33724
#define MIB_TSC_MEM0_ERRf 33725
#define MIB_TSC_MEM0_TMf 33726
#define MIB_TSC_MEM1f 33727
#define MIB_TSC_MEM1_ERRf 33728
#define MIB_TSC_MEM1_TMf 33729
#define MIB_TSC_MEM2f 33730
#define MIB_TSC_MEM2_ERRf 33731
#define MIB_TSC_MEM2_TMf 33732
#define MIB_TSC_MEM3f 33733
#define MIB_TSC_MEM3_ERRf 33734
#define MIB_TSC_MEM_ENf 33735
#define MIB_TX_FIFOf 33736
#define MIB_TX_INTf 33737
#define MIB_TX_INTENf 33738
#define MIB_TX_OVERFLOWINTf 33739
#define MIB_TX_OVERFLOWINTENf 33740
#define MIDL_RX_ENf 33741
#define MIDL_TX_ENf 33742
#define MIDPKTf 33743
#define MIDPKT_SHAPE_ENABLEf 33744
#define MIDPKT_SHAPE_EN_31_0f 33745
#define MIDPKT_SHAPE_EN_41_32f 33746
#define MIDPKT_SHAPE_MODEf 33747
#define MID_PR_MUL_QUE_HIGHf 33748
#define MID_PR_MUL_QUE_LOWf 33749
#define MIEf 33750
#define MIFGf 33751
#define MIIM_ADDR_MAP_ENABLEf 33752
#define MIIM_CYCLEf 33753
#define MIIM_DEVICE_ADDRESSf 33754
#define MIIM_DEVICE_ADDRESS_ENABLEf 33755
#define MIIM_FLIP_STATUS_BITf 33756
#define MIIM_LINK_SCAN_ENf 33757
#define MIIM_LINK_STATUS_BIT_POSITIONf 33758
#define MIIM_OPN_DONEf 33759
#define MIIM_OP_DONEf 33760
#define MIIM_PAUSE_SCAN_ENf 33761
#define MIIM_RD_STARTf 33762
#define MIIM_SCAN_BUSYf 33763
#define MIIM_WR_STARTf 33764
#define MII_EEE_LPI_TIMERf 33765
#define MII_EEE_WAKE_TIMERf 33766
#define MIM__ADD_ISID_TO_MACDAf 33767
#define MIM__ASSOCIATED_DATAf 33768
#define MIM__BC_DROPf 33769
#define MIM__BMACSAf 33770
#define MIM__BMACSA_MASKf 33771
#define MIM__BVIDf 33772
#define MIM__BVID_MASKf 33773
#define MIM__BVID_VALIDf 33774
#define MIM__CLASS_IDf 33775
#define MIM__DELETE_VNTAGf 33776
#define MIM__DOT1P_MAPPING_PTRf 33777
#define MIM__DOT1P_PRI_SELECTf 33778
#define MIM__DVPf 33779
#define MIM__DVP_IS_ENNIf 33780
#define MIM__DVP_IS_NETWORK_PORTf 33781
#define MIM__DVP_NETWORK_GROUPf 33782
#define MIM__EH_QUEUE_TAGf 33783
#define MIM__EH_TAG_TYPEf 33784
#define MIM__EH_TMf 33785
#define MIM__FLEX_CTR_BASE_COUNTER_IDXf 33786
#define MIM__FLEX_CTR_OFFSET_MODEf 33787
#define MIM__FLEX_CTR_POOL_NUMBERf 33788
#define MIM__HG_ADD_SYS_RSVD_VIDf 33789
#define MIM__HG_CHANGE_DESTINATIONf 33790
#define MIM__HG_HDR_SELf 33791
#define MIM__HG_L3_OVERRIDEf 33792
#define MIM__HG_LEARN_OVERRIDEf 33793
#define MIM__HG_MC_DST_MODIDf 33794
#define MIM__HG_MC_DST_PORT_NUMf 33795
#define MIM__HG_MODIFY_ENABLEf 33796
#define MIM__INTF_NUMf 33797
#define MIM__ISID_LOOKUP_KEY_CONTROLf 33798
#define MIM__ISID_LOOKUP_TYPEf 33799
#define MIM__KEYf 33800
#define MIM__KEY_TYPEf 33801
#define MIM__KEY_TYPE_MASKf 33802
#define MIM__MAC_DA_PROFILE_INDEXf 33803
#define MIM__MASKf 33804
#define MIM__NEW_CFIf 33805
#define MIM__NEW_PRIf 33806
#define MIM__RESERVEDf 33807
#define MIM__RESERVED_0f 33808
#define MIM__RESERVED_1f 33809
#define MIM__RESERVED_2f 33810
#define MIM__RESERVED_3f 33811
#define MIM__RESERVED_DATAf 33812
#define MIM__RESERVED_KEYf 33813
#define MIM__RESERVED_MASKf 33814
#define MIM__RSVD_DVPf 33815
#define MIM__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 33816
#define MIM__RSVD_FLEX_CTR_POOL_NUMBERf 33817
#define MIM__RSVD_MAC_DA_PROFILE_INDEXf 33818
#define MIM__SGLPf 33819
#define MIM__SGLP_MASKf 33820
#define MIM__UMC_DROPf 33821
#define MIM__USE_VINTF_CTR_IDXf 33822
#define MIM__UUC_DROPf 33823
#define MIM__VINTF_CTR_IDXf 33824
#define MIM_ENABLE_DEFAULT_NETWORK_SVPf 33825
#define MIM_EN_DEF_NETWORK_SVPf 33826
#define MIM_ISID__BMACSAf 33827
#define MIM_ISID__BVIDf 33828
#define MIM_ISID__DATAf 33829
#define MIM_ISID__DATA_0f 33830
#define MIM_ISID__DATA_1f 33831
#define MIM_ISID__DOT1P_MAPPING_PTRf 33832
#define MIM_ISID__DVPf 33833
#define MIM_ISID__DVP_RESERVEDf 33834
#define MIM_ISID__FLEX_CTR_BASE_COUNTER_IDXf 33835
#define MIM_ISID__FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 33836
#define MIM_ISID__FLEX_CTR_OFFSET_MODEf 33837
#define MIM_ISID__FLEX_CTR_POOL_NUMBERf 33838
#define MIM_ISID__FLEX_CTR_POOL_NUMBER_RESERVEDf 33839
#define MIM_ISID__HASH_LSBf 33840
#define MIM_ISID__ISIDf 33841
#define MIM_ISID__ISID_DOT1P_PRI_SELECTf 33842
#define MIM_ISID__KEYf 33843
#define MIM_ISID__KEY_0f 33844
#define MIM_ISID__NEW_CFIf 33845
#define MIM_ISID__NEW_PRIf 33846
#define MIM_ISID__RESERVEDf 33847
#define MIM_ISID__RESERVED_0f 33848
#define MIM_ISID__RESERVED_1f 33849
#define MIM_ISID__RESERVED_104_104f 33850
#define MIM_ISID__RESERVED_209_131f 33851
#define MIM_ISID__RSVD_DVPf 33852
#define MIM_ISID__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 33853
#define MIM_ISID__RSVD_FLEX_CTR_POOL_NUMBERf 33854
#define MIM_ISID__RSVD_SVPf 33855
#define MIM_ISID__RSVD_VFIf 33856
#define MIM_ISID__SD_TAG_ACTION_IF_NOT_PRESENTf 33857
#define MIM_ISID__SD_TAG_ACTION_IF_PRESENTf 33858
#define MIM_ISID__SD_TAG_DOT1P_PRI_SELECTf 33859
#define MIM_ISID__SD_TAG_REMARK_CFIf 33860
#define MIM_ISID__SD_TAG_TPID_INDEXf 33861
#define MIM_ISID__SD_TAG_VIDf 33862
#define MIM_ISID__SVPf 33863
#define MIM_ISID__VFIf 33864
#define MIM_ISID__VFI_RESERVEDf 33865
#define MIM_MC_PROXY_ENABLEf 33866
#define MIM_MC_TERM_ENABLEf 33867
#define MIM_NVP__BMACSAf 33868
#define MIM_NVP__BVIDf 33869
#define MIM_NVP__DATAf 33870
#define MIM_NVP__DATA_0f 33871
#define MIM_NVP__DATA_1f 33872
#define MIM_NVP__DROP_DATA_ENABLEf 33873
#define MIM_NVP__FLEX_CTR_BASE_COUNTER_IDXf 33874
#define MIM_NVP__FLEX_CTR_OFFSET_MODEf 33875
#define MIM_NVP__FLEX_CTR_POOL_NUMBERf 33876
#define MIM_NVP__HASH_LSBf 33877
#define MIM_NVP__ISID_LOOKUP_TYPEf 33878
#define MIM_NVP__KEYf 33879
#define MIM_NVP__KEY_0f 33880
#define MIM_NVP__MODULE_IDf 33881
#define MIM_NVP__PORT_NUMf 33882
#define MIM_NVP__RESERVED_0f 33883
#define MIM_NVP__RESERVED_104_100f 33884
#define MIM_NVP__RESERVED_209_123f 33885
#define MIM_NVP__RESERVED_99_99f 33886
#define MIM_NVP__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 33887
#define MIM_NVP__RSVD_FLEX_CTR_POOL_NUMBERf 33888
#define MIM_NVP__RSVD_SVPf 33889
#define MIM_NVP__RX_PROT_GROUPf 33890
#define MIM_NVP__SOURCE_FIELDf 33891
#define MIM_NVP__SVPf 33892
#define MIM_NVP__SVP_RESERVEDf 33893
#define MIM_NVP__Tf 33894
#define MIM_NVP__TGIDf 33895
#define MIM_OUTER_BITMAP_Af 33896
#define MIM_OUTER_BITMAP_Bf 33897
#define MIM_PAYLOAD_BITMAP_Af 33898
#define MIM_PAYLOAD_BITMAP_Bf 33899
#define MIM_PAYLOAD_HASH_SELECT_Af 33900
#define MIM_PAYLOAD_HASH_SELECT_Bf 33901
#define MIM_PAYLOAD_L3_BITMAP_Af 33902
#define MIM_PAYLOAD_L3_BITMAP_Bf 33903
#define MIM_PAYLOAD_TPID_ENABLEf 33904
#define MIM_TERMINATION_ALLOWEDf 33905
#define MIM_TERM_ENABLEf 33906
#define MINAVRGTHf 33907
#define MINCNTf 33908
#define MINCONFIGf 33909
#define MINDLYf 33910
#define MINDSP_Nf 33911
#define MINIMUM_HOLD_TIME_3_0f 33912
#define MINIUSCNTOVFf 33913
#define MINIUSCNTOVFMASKf 33914
#define MINI_USCNT_OVFf 33915
#define MINI_USCNT_OVF_MASKf 33916
#define MINLMTf 33917
#define MINLMTPKTf 33918
#define MINORf 33919
#define MINORGPACKETSIZEf 33920
#define MINOR_REVf 33921
#define MINPACKETSIZEf 33922
#define MINREADCOMMANDSf 33923
#define MINSPCONFIGf 33924
#define MIN_AVRG_THf 33925
#define MIN_BKTf 33926
#define MIN_BUCKETf 33927
#define MIN_BUFFSf 33928
#define MIN_BWf 33929
#define MIN_BW_MASKf 33930
#define MIN_BW_VALUEf 33931
#define MIN_CAP_BYTESf 33932
#define MIN_COUNTf 33933
#define MIN_CR_BALf 33934
#define MIN_CR_BAL_QUEUEf 33935
#define MIN_DC_SPACEf 33936
#define MIN_DELAYf 33937
#define MIN_DLYf 33938
#define MIN_DSPf 33939
#define MIN_ENABLEf 33940
#define MIN_FIRST_READ_DELAYf 33941
#define MIN_FRM_SIZEf 33942
#define MIN_HI_THD_SELf 33943
#define MIN_IDXf 33944
#define MIN_INCOMING_HOPCOUNTf 33945
#define MIN_IN_PROFILE_FLAGf 33946
#define MIN_LABEL_OF_RANGEf 33947
#define MIN_LIMITf 33948
#define MIN_LIVE_TIME_PROFILEf 33949
#define MIN_LOAD_BALANCE_LEVELf 33950
#define MIN_LO_THD_SELf 33951
#define MIN_METER_GRANf 33952
#define MIN_NUM_TAGS_EMPTYf 33953
#define MIN_ORG_PACKET_SIZEf 33954
#define MIN_OUT_PROFILE_FLAGf 33955
#define MIN_PACKET_SIZEf 33956
#define MIN_PAGES_DATAf 33957
#define MIN_PAGES_HEADERf 33958
#define MIN_PAGES_HEADER_DELTAf 33959
#define MIN_PKT_SIZEf 33960
#define MIN_PLUS_CAP_ENABLEf 33961
#define MIN_READ_COMMANDSf 33962
#define MIN_RECORD_LIFEf 33963
#define MIN_REFRESHf 33964
#define MIN_REF_RATEf 33965
#define MIN_RX_INTERVAL_PTRf 33966
#define MIN_RX_PKT_LEN_16Bf 33967
#define MIN_SHAPER_BUCKET_OVERFLOW_L0f 33968
#define MIN_SHAPER_BUCKET_OVERFLOW_L0_DISINTf 33969
#define MIN_SHAPER_BUCKET_OVERFLOW_L1f 33970
#define MIN_SHAPER_BUCKET_OVERFLOW_L1_DISINTf 33971
#define MIN_SHAPER_BUCKET_OVERFLOW_L2_LOWERf 33972
#define MIN_SHAPER_BUCKET_OVERFLOW_L2_LOWER_DISINTf 33973
#define MIN_SHAPER_BUCKET_OVERFLOW_L2_UPPERf 33974
#define MIN_SHAPER_BUCKET_OVERFLOW_L2_UPPER_DISINTf 33975
#define MIN_SHAPER_BUCKET_UNDERFLOW_L0f 33976
#define MIN_SHAPER_BUCKET_UNDERFLOW_L0_DISINTf 33977
#define MIN_SHAPER_BUCKET_UNDERFLOW_L1f 33978
#define MIN_SHAPER_BUCKET_UNDERFLOW_L1_DISINTf 33979
#define MIN_SHAPER_BUCKET_UNDERFLOW_L2_LOWERf 33980
#define MIN_SHAPER_BUCKET_UNDERFLOW_L2_LOWER_DISINTf 33981
#define MIN_SHAPER_BUCKET_UNDERFLOW_L2_UPPERf 33982
#define MIN_SHAPER_BUCKET_UNDERFLOW_L2_UPPER_DISINTf 33983
#define MIN_SPf 33984
#define MIN_TCPHDR_SIZEf 33985
#define MIN_TFRAGf 33986
#define MIN_THDf 33987
#define MIN_THD_SELf 33988
#define MIN_THLDf 33989
#define MIN_THRESH1f 33990
#define MIN_THRESH2f 33991
#define MIN_THRESHOLDf 33992
#define MIN_TIMEf 33993
#define MIN_TX_INTERVAL_PTRf 33994
#define MIN_TYPEf 33995
#define MIP_BITMAP_FOR_PROFILE_0f 33996
#define MIP_BITMAP_FOR_PROFILE_1f 33997
#define MIP_BITMAP_FOR_PROFILE_2f 33998
#define MIP_BITMAP_FOR_PROFILE_3f 33999
#define MIRR0_INTf 34000
#define MIRR0_LOCAL_MTP_CAPTf 34001
#define MIRR0_PP_PORT_CAPTf 34002
#define MIRR0_QUEUEf 34003
#define MIRR0_QUEUE_NUM_CAPTf 34004
#define MIRR1_INTf 34005
#define MIRR1_LOCAL_MTP_CAPTf 34006
#define MIRR1_PP_PORT_CAPTf 34007
#define MIRR1_QUEUEf 34008
#define MIRR1_QUEUE_NUM_CAPTf 34009
#define MIRR2_INTf 34010
#define MIRR2_LOCAL_MTP_CAPTf 34011
#define MIRR2_PP_PORT_CAPTf 34012
#define MIRR2_QUEUEf 34013
#define MIRR2_QUEUE_NUM_CAPTf 34014
#define MIRR3_INTf 34015
#define MIRR3_LOCAL_MTP_CAPTf 34016
#define MIRR3_PP_PORT_CAPTf 34017
#define MIRR3_QUEUEf 34018
#define MIRR3_QUEUE_NUM_CAPTf 34019
#define MIRRORf 34020
#define MIRROR0f 34021
#define MIRROR1f 34022
#define MIRRORACTIONENABLEf 34023
#define MIRRORENABLEf 34024
#define MIRRORISINGMCf 34025
#define MIRRORVID0f 34026
#define MIRRORVID1f 34027
#define MIRRORVID2f 34028
#define MIRRORVID3f 34029
#define MIRRORVID4f 34030
#define MIRRORVID5f 34031
#define MIRRORVID6f 34032
#define MIRROR_ADDRESSf 34033
#define MIRROR_CAPTf 34034
#define MIRROR_CHANNELf 34035
#define MIRROR_COMMANDf 34036
#define MIRROR_COPY_INCR_ENABLEf 34037
#define MIRROR_COUNTf 34038
#define MIRROR_ENf 34039
#define MIRROR_ENABLEf 34040
#define MIRROR_ENCAP_ENABLEf 34041
#define MIRROR_ENCAP_INDEXf 34042
#define MIRROR_INDEXf 34043
#define MIRROR_INDEX_MASKf 34044
#define MIRROR_INDEX_VALUEf 34045
#define MIRROR_INVALID_VLAN_DROPf 34046
#define MIRROR_IS_ING_MCf 34047
#define MIRROR_MASKf 34048
#define MIRROR_OVERRIDEf 34049
#define MIRROR_PROFILEf 34050
#define MIRROR_PROFILE_TABLE_DATAf 34051
#define MIRROR_PROFILE_TABLE_INITIATE_PAR_ERRf 34052
#define MIRROR_PROFILE_TABLE_PARITY_ERR_MASKf 34053
#define MIRROR_SETf 34054
#define MIRROR_SET_ENABLEf 34055
#define MIRROR_TABLEf 34056
#define MIRROR_VALUEf 34057
#define MIRROR_VID_0f 34058
#define MIRROR_VID_1f 34059
#define MIRROR_VID_2f 34060
#define MIRROR_VID_3f 34061
#define MIRROR_VID_4f 34062
#define MIRROR_VID_5f 34063
#define MIRROR_VID_6f 34064
#define MIRROVFINTf 34065
#define MIRR_BITMAPf 34066
#define MIRR_COSf 34067
#define MIRR_COS0f 34068
#define MIRR_COS0_ENABLEf 34069
#define MIRR_COS1f 34070
#define MIRR_COS1_ENABLEf 34071
#define MIRR_COS2f 34072
#define MIRR_COS2_ENABLEf 34073
#define MIRR_COS3f 34074
#define MIRR_COS3_ENABLEf 34075
#define MIRR_FIFO_ALMOST_FULL_THf 34076
#define MIRR_FIFO_ALMOST_FULL_TH_1f 34077
#define MIRR_FIFO_ALMOST_FULL_TH_2f 34078
#define MIRR_FIFO_ALMOST_FULL_TH_3f 34079
#define MIRR_OVF_INTf 34080
#define MIRR_OVF_INT_MASKf 34081
#define MIRR_PKT_KEYf 34082
#define MIRR_PKT_MASKf 34083
#define MISCf 34084
#define MISC1_SET_ENABLEf 34085
#define MISC2_SET_ENABLEf 34086
#define MISC_1_SETf 34087
#define MISC_2_SETf 34088
#define MISC_CTRLf 34089
#define MISC_PCIE_PARITY_MODEf 34090
#define MISC_STATUSf 34091
#define MISMATCHEDf 34092
#define MISSED_REFRESHf 34093
#define MISSED_REFRESH_DISINTf 34094
#define MISSING_EOFf 34095
#define MISSING_EOF_MASKf 34096
#define MISSING_GRANT_ERRORf 34097
#define MISSING_GRANT_ERROR_DISINTf 34098
#define MISSING_SOFf 34099
#define MISSING_SOF_MASKf 34100
#define MISSING_SOP_EOP_DROPf 34101
#define MISSING_SOP_EOP_DROP_DISINTf 34102
#define MISSING_SOP_EOP_DROP_SELf 34103
#define MISSING_START_ERRf 34104
#define MISSING_START_ERR_DISINTf 34105
#define MISS_ENTRYf 34106
#define MISS_VALID_ADDRESSf 34107
#define MISS_VALID_INTERRUPTf 34108
#define MIS_ALIGN_DMA_MRD_ADDR_ENf 34109
#define MLD_CHECKS_ENABLEf 34110
#define MLD_ENABLEf 34111
#define MLD_N_PRTAD_BCSTf 34112
#define MLD_PKTS_UNICAST_IGNOREf 34113
#define MLD_PKT_DROPf 34114
#define MLD_PKT_TO_CPUf 34115
#define MLD_QUERY_FWD_ACTIONf 34116
#define MLD_QUERY_TO_CPUf 34117
#define MLD_REP_DONE_FWD_ACTIONf 34118
#define MLD_REP_DONE_TO_CPUf 34119
#define MLF_RX_0_MEM_A_CTRL_ECC_1B_ERR_MASKf 34120
#define MLF_RX_0_MEM_A_CTRL_ECC_2B_ERR_MASKf 34121
#define MLF_RX_0_MEM_A_CTRL_INITIATE_ECC_1B_ERRf 34122
#define MLF_RX_0_MEM_A_CTRL_INITIATE_ECC_2B_ERRf 34123
#define MLF_RX_0_MEM_A_INITIATE_PAR_ERRf 34124
#define MLF_RX_0_MEM_A_PARITY_ERR_MASKf 34125
#define MLF_RX_0_MEM_B_CTRL_ECC_1B_ERR_MASKf 34126
#define MLF_RX_0_MEM_B_CTRL_ECC_2B_ERR_MASKf 34127
#define MLF_RX_0_MEM_B_CTRL_INITIATE_ECC_1B_ERRf 34128
#define MLF_RX_0_MEM_B_CTRL_INITIATE_ECC_2B_ERRf 34129
#define MLF_RX_0_MEM_B_INITIATE_PAR_ERRf 34130
#define MLF_RX_0_MEM_B_PARITY_ERR_MASKf 34131
#define MLF_RX_1_MEM_A_CTRL_ECC_1B_ERR_MASKf 34132
#define MLF_RX_1_MEM_A_CTRL_ECC_2B_ERR_MASKf 34133
#define MLF_RX_1_MEM_A_CTRL_INITIATE_ECC_1B_ERRf 34134
#define MLF_RX_1_MEM_A_CTRL_INITIATE_ECC_2B_ERRf 34135
#define MLF_RX_1_MEM_A_INITIATE_PAR_ERRf 34136
#define MLF_RX_1_MEM_A_PARITY_ERR_MASKf 34137
#define MLF_RX_1_MEM_B_CTRL_ECC_1B_ERR_MASKf 34138
#define MLF_RX_1_MEM_B_CTRL_ECC_2B_ERR_MASKf 34139
#define MLF_RX_1_MEM_B_CTRL_INITIATE_ECC_1B_ERRf 34140
#define MLF_RX_1_MEM_B_CTRL_INITIATE_ECC_2B_ERRf 34141
#define MLF_RX_1_MEM_B_INITIATE_PAR_ERRf 34142
#define MLF_RX_1_MEM_B_PARITY_ERR_MASKf 34143
#define MLF_RX_2_MEM_A_CTRL_ECC_1B_ERR_MASKf 34144
#define MLF_RX_2_MEM_A_CTRL_ECC_2B_ERR_MASKf 34145
#define MLF_RX_2_MEM_A_CTRL_INITIATE_ECC_1B_ERRf 34146
#define MLF_RX_2_MEM_A_CTRL_INITIATE_ECC_2B_ERRf 34147
#define MLF_RX_2_MEM_A_INITIATE_PAR_ERRf 34148
#define MLF_RX_2_MEM_A_PARITY_ERR_MASKf 34149
#define MLF_RX_2_MEM_B_CTRL_ECC_1B_ERR_MASKf 34150
#define MLF_RX_2_MEM_B_CTRL_ECC_2B_ERR_MASKf 34151
#define MLF_RX_2_MEM_B_CTRL_INITIATE_ECC_1B_ERRf 34152
#define MLF_RX_2_MEM_B_CTRL_INITIATE_ECC_2B_ERRf 34153
#define MLF_RX_2_MEM_B_INITIATE_PAR_ERRf 34154
#define MLF_RX_2_MEM_B_PARITY_ERR_MASKf 34155
#define MLF_RX_3_MEM_A_CTRL_ECC_1B_ERR_MASKf 34156
#define MLF_RX_3_MEM_A_CTRL_ECC_2B_ERR_MASKf 34157
#define MLF_RX_3_MEM_A_CTRL_INITIATE_ECC_1B_ERRf 34158
#define MLF_RX_3_MEM_A_CTRL_INITIATE_ECC_2B_ERRf 34159
#define MLF_RX_3_MEM_A_INITIATE_PAR_ERRf 34160
#define MLF_RX_3_MEM_A_PARITY_ERR_MASKf 34161
#define MLF_RX_3_MEM_B_CTRL_ECC_1B_ERR_MASKf 34162
#define MLF_RX_3_MEM_B_CTRL_ECC_2B_ERR_MASKf 34163
#define MLF_RX_3_MEM_B_CTRL_INITIATE_ECC_1B_ERRf 34164
#define MLF_RX_3_MEM_B_CTRL_INITIATE_ECC_2B_ERRf 34165
#define MLF_RX_3_MEM_B_INITIATE_PAR_ERRf 34166
#define MLF_RX_3_MEM_B_PARITY_ERR_MASKf 34167
#define MLF_RX_4_MEM_A_CTRL_ECC_1B_ERR_MASKf 34168
#define MLF_RX_4_MEM_A_CTRL_ECC_2B_ERR_MASKf 34169
#define MLF_RX_4_MEM_A_CTRL_INITIATE_ECC_1B_ERRf 34170
#define MLF_RX_4_MEM_A_CTRL_INITIATE_ECC_2B_ERRf 34171
#define MLF_RX_4_MEM_A_INITIATE_PAR_ERRf 34172
#define MLF_RX_4_MEM_A_PARITY_ERR_MASKf 34173
#define MLF_RX_4_MEM_B_CTRL_ECC_1B_ERR_MASKf 34174
#define MLF_RX_4_MEM_B_CTRL_ECC_2B_ERR_MASKf 34175
#define MLF_RX_4_MEM_B_CTRL_INITIATE_ECC_1B_ERRf 34176
#define MLF_RX_4_MEM_B_CTRL_INITIATE_ECC_2B_ERRf 34177
#define MLF_RX_4_MEM_B_INITIATE_PAR_ERRf 34178
#define MLF_RX_4_MEM_B_PARITY_ERR_MASKf 34179
#define MLF_RX_5_MEM_A_CTRL_ECC_1B_ERR_MASKf 34180
#define MLF_RX_5_MEM_A_CTRL_ECC_2B_ERR_MASKf 34181
#define MLF_RX_5_MEM_A_CTRL_INITIATE_ECC_1B_ERRf 34182
#define MLF_RX_5_MEM_A_CTRL_INITIATE_ECC_2B_ERRf 34183
#define MLF_RX_5_MEM_A_INITIATE_PAR_ERRf 34184
#define MLF_RX_5_MEM_A_PARITY_ERR_MASKf 34185
#define MLF_RX_5_MEM_B_CTRL_ECC_1B_ERR_MASKf 34186
#define MLF_RX_5_MEM_B_CTRL_ECC_2B_ERR_MASKf 34187
#define MLF_RX_5_MEM_B_CTRL_INITIATE_ECC_1B_ERRf 34188
#define MLF_RX_5_MEM_B_CTRL_INITIATE_ECC_2B_ERRf 34189
#define MLF_RX_5_MEM_B_INITIATE_PAR_ERRf 34190
#define MLF_RX_5_MEM_B_PARITY_ERR_MASKf 34191
#define MLF_RX_6_MEM_A_CTRL_ECC_1B_ERR_MASKf 34192
#define MLF_RX_6_MEM_A_CTRL_ECC_2B_ERR_MASKf 34193
#define MLF_RX_6_MEM_A_CTRL_INITIATE_ECC_1B_ERRf 34194
#define MLF_RX_6_MEM_A_CTRL_INITIATE_ECC_2B_ERRf 34195
#define MLF_RX_6_MEM_A_INITIATE_PAR_ERRf 34196
#define MLF_RX_6_MEM_A_PARITY_ERR_MASKf 34197
#define MLF_RX_6_MEM_B_CTRL_ECC_1B_ERR_MASKf 34198
#define MLF_RX_6_MEM_B_CTRL_ECC_2B_ERR_MASKf 34199
#define MLF_RX_6_MEM_B_CTRL_INITIATE_ECC_1B_ERRf 34200
#define MLF_RX_6_MEM_B_CTRL_INITIATE_ECC_2B_ERRf 34201
#define MLF_RX_6_MEM_B_INITIATE_PAR_ERRf 34202
#define MLF_RX_6_MEM_B_PARITY_ERR_MASKf 34203
#define MLF_TX_0_MEM_CTRL_ECC_1B_ERR_MASKf 34204
#define MLF_TX_0_MEM_CTRL_ECC_2B_ERR_MASKf 34205
#define MLF_TX_0_MEM_CTRL_INITIATE_ECC_1B_ERRf 34206
#define MLF_TX_0_MEM_CTRL_INITIATE_ECC_2B_ERRf 34207
#define MLF_TX_0_MEM_INITIATE_PAR_ERRf 34208
#define MLF_TX_0_MEM_PARITY_ERR_MASKf 34209
#define MLF_TX_1_MEM_CTRL_ECC_1B_ERR_MASKf 34210
#define MLF_TX_1_MEM_CTRL_ECC_2B_ERR_MASKf 34211
#define MLF_TX_1_MEM_CTRL_INITIATE_ECC_1B_ERRf 34212
#define MLF_TX_1_MEM_CTRL_INITIATE_ECC_2B_ERRf 34213
#define MLF_TX_1_MEM_INITIATE_PAR_ERRf 34214
#define MLF_TX_1_MEM_PARITY_ERR_MASKf 34215
#define MLF_TX_2_MEM_CTRL_ECC_1B_ERR_MASKf 34216
#define MLF_TX_2_MEM_CTRL_ECC_2B_ERR_MASKf 34217
#define MLF_TX_2_MEM_CTRL_INITIATE_ECC_1B_ERRf 34218
#define MLF_TX_2_MEM_CTRL_INITIATE_ECC_2B_ERRf 34219
#define MLF_TX_2_MEM_INITIATE_PAR_ERRf 34220
#define MLF_TX_2_MEM_PARITY_ERR_MASKf 34221
#define MLF_TX_3_MEM_CTRL_ECC_1B_ERR_MASKf 34222
#define MLF_TX_3_MEM_CTRL_ECC_2B_ERR_MASKf 34223
#define MLF_TX_3_MEM_CTRL_INITIATE_ECC_1B_ERRf 34224
#define MLF_TX_3_MEM_CTRL_INITIATE_ECC_2B_ERRf 34225
#define MLF_TX_3_MEM_INITIATE_PAR_ERRf 34226
#define MLF_TX_3_MEM_PARITY_ERR_MASKf 34227
#define MLF_TX_4_MEM_CTRL_ECC_1B_ERR_MASKf 34228
#define MLF_TX_4_MEM_CTRL_ECC_2B_ERR_MASKf 34229
#define MLF_TX_4_MEM_CTRL_INITIATE_ECC_1B_ERRf 34230
#define MLF_TX_4_MEM_CTRL_INITIATE_ECC_2B_ERRf 34231
#define MLF_TX_4_MEM_INITIATE_PAR_ERRf 34232
#define MLF_TX_4_MEM_PARITY_ERR_MASKf 34233
#define MLF_TX_5_MEM_CTRL_ECC_1B_ERR_MASKf 34234
#define MLF_TX_5_MEM_CTRL_ECC_2B_ERR_MASKf 34235
#define MLF_TX_5_MEM_CTRL_INITIATE_ECC_1B_ERRf 34236
#define MLF_TX_5_MEM_CTRL_INITIATE_ECC_2B_ERRf 34237
#define MLF_TX_5_MEM_INITIATE_PAR_ERRf 34238
#define MLF_TX_5_MEM_PARITY_ERR_MASKf 34239
#define MLF_TX_6_MEM_CTRL_ECC_1B_ERR_MASKf 34240
#define MLF_TX_6_MEM_CTRL_ECC_2B_ERR_MASKf 34241
#define MLF_TX_6_MEM_CTRL_INITIATE_ECC_1B_ERRf 34242
#define MLF_TX_6_MEM_CTRL_INITIATE_ECC_2B_ERRf 34243
#define MLF_TX_6_MEM_INITIATE_PAR_ERRf 34244
#define MLF_TX_6_MEM_PARITY_ERR_MASKf 34245
#define MMC_DBUFF_OCC_THf 34246
#define MMC_DB_OCC_CNTf 34247
#define MMC_DB_OCC_CNT_OVER_THf 34248
#define MMRP_FWD_ACTIONf 34249
#define MMRP_PKT_TO_CPUf 34250
#define MMU0f 34251
#define MMU0_SYS_RESET_Nf 34252
#define MMU1f 34253
#define MMU2f 34254
#define MMU3f 34255
#define MMU4f 34256
#define MMU5f 34257
#define MMU6f 34258
#define MMU7f 34259
#define MMU8f 34260
#define MMUBKP_LOOPBACK_ENf 34261
#define MMUCNTBYGTf 34262
#define MMUDESCCREDITSf 34263
#define MMUDESCCREDITSOVFf 34264
#define MMUECCERROR_Nf 34265
#define MMUECCERROR_N_MASKf 34266
#define MMUINITf 34267
#define MMUINTMASKf 34268
#define MMUINTREGf 34269
#define MMUPORTENABLEf 34270
#define MMUPORTTXENABLEf 34271
#define MMURESETf 34272
#define MMU_256K_BUFFERS_ENABLEf 34273
#define MMU_256K_MEMf 34274
#define MMU_CFAPE_1G_MODEf 34275
#define MMU_COUNTERS_PACKET_MODEf 34276
#define MMU_CPU_COS_MEM_STBYf 34277
#define MMU_CPU_COS_MEM_TMf 34278
#define MMU_DESC_CREDITSf 34279
#define MMU_DESC_CREDITS_OVFf 34280
#define MMU_DRAM_CRC_ENf 34281
#define MMU_ECC_1B_ERR_CNTf 34282
#define MMU_ECC_1B_ERR_CNT_OVFf 34283
#define MMU_ECC_1B_ERR_INTf 34284
#define MMU_ECC_1B_ERR_INT_MASKf 34285
#define MMU_ECC_2B_ERR_CNTf 34286
#define MMU_ECC_2B_ERR_CNT_OVFf 34287
#define MMU_ECC_2B_ERR_INTf 34288
#define MMU_ECC_2B_ERR_INT_MASKf 34289
#define MMU_ECC_ERR_BUFFER_TYPEf 34290
#define MMU_ECC_ERR_PENDINGf 34291
#define MMU_ECC_ERR_READ_POINTERf 34292
#define MMU_EXT_BUFf 34293
#define MMU_EXT_BUFFER_ENABLEf 34294
#define MMU_FULL_UPDATE_ENABLEf 34295
#define MMU_GROUP_INTRf 34296
#define MMU_INITf 34297
#define MMU_INT_MEMf 34298
#define MMU_INT_MEM_SIZEf 34299
#define MMU_MC_REDIRECTION_PTRf 34300
#define MMU_PACKING_ENABLEf 34301
#define MMU_PASSTHRUf 34302
#define MMU_PASSTHRU_0f 34303
#define MMU_PASSTHRU_1f 34304
#define MMU_PASSTHRU_2f 34305
#define MMU_PLL1_LOCKf 34306
#define MMU_PLL2_LOCKf 34307
#define MMU_PLL3_LOCKf 34308
#define MMU_PORTf 34309
#define MMU_QENTRY_MEMf 34310
#define MMU_RESETf 34311
#define MMU_SET_ECNf 34312
#define MMU_SET_ECN_MASKf 34313
#define MMU_SET_ECN_VALUEf 34314
#define MMU_THDU_BST_PORTf 34315
#define MMU_THDU_BST_QGROUPf 34316
#define MMU_THDU_BST_QUEUEf 34317
#define MMU_THDU_CONFIG_PORTf 34318
#define MMU_THDU_CONFIG_QGROUPf 34319
#define MMU_THDU_CONFIG_QUEUEf 34320
#define MMU_THDU_COUNTER_PORTf 34321
#define MMU_THDU_COUNTER_QGROUPf 34322
#define MMU_THDU_COUNTER_QUEUEf 34323
#define MMU_THDU_OFFSET_QGROUPf 34324
#define MMU_THDU_OFFSET_QUEUEf 34325
#define MMU_THDU_Q_TO_QGRP_MAPf 34326
#define MMU_THDU_RESUME_PORTf 34327
#define MMU_THDU_RESUME_QGROUPf 34328
#define MMU_THDU_RESUME_QUEUEf 34329
#define MMU_TM_QUEUE_MEMf 34330
#define MMU_TM_QUEUE_SIZEf 34331
#define MMU_TO_CMIC_MEMFAIL_INTRf 34332
#define MM_STPf 34333
#define MM_STRTf 34334
#define MNMULDBPTRENDf 34335
#define MNMULDBPTRSTARTf 34336
#define MNUSCNTf 34337
#define MNUSCNTONEBERRFIXEDf 34338
#define MNUSCNTONEBERRFIXEDMASKf 34339
#define MNUSCNTTWOBERRf 34340
#define MNUSCNTTWOBERRMASKf 34341
#define MNUSCNT_ECC__N_B_ERR_MASKf 34342
#define MN_MUL_DB_PTR_ENDf 34343
#define MN_MUL_DB_PTR_STARTf 34344
#define MN_US_CNTf 34345
#define MODf 34346
#define MODEf 34347
#define MODE0f 34348
#define MODE0_LWRf 34349
#define MODE0_UPRf 34350
#define MODE1f 34351
#define MODE1_LWRf 34352
#define MODE1_UPRf 34353
#define MODEFORCEf 34354
#define MODELf 34355
#define MODELISPIPEf 34356
#define MODEL_IS_PIPEf 34357
#define MODEREGWR1f 34358
#define MODEREGWR2f 34359
#define MODE_1_BITMAPf 34360
#define MODE_2f 34361
#define MODE_4f 34362
#define MODE_400f 34363
#define MODE_48BITS_TIMESTAMPf 34364
#define MODE_BITf 34365
#define MODE_BPC_SELECTf 34366
#define MODE_BPPf 34367
#define MODE_COMBINEf 34368
#define MODE_MASKf 34369
#define MODE_MASK0f 34370
#define MODE_MASK0_LWRf 34371
#define MODE_MASK0_UPRf 34372
#define MODE_MASK1f 34373
#define MODE_MASK1_LWRf 34374
#define MODE_MASK1_UPRf 34375
#define MODE_RBf 34376
#define MODE_REG_WR_1f 34377
#define MODE_REG_WR_2f 34378
#define MODE_SELf 34379
#define MODIDf 34380
#define MODID0f 34381
#define MODID1f 34382
#define MODID2f 34383
#define MODID3f 34384
#define MODID_0f 34385
#define MODID_0_BASE_PP_PORTf 34386
#define MODID_0_VALIDf 34387
#define MODID_1f 34388
#define MODID_1_BASE_PP_PORTf 34389
#define MODID_1_VALIDf 34390
#define MODID_2f 34391
#define MODID_2_BASE_PP_PORTf 34392
#define MODID_2_VALIDf 34393
#define MODID_3f 34394
#define MODID_3_BASE_PP_PORTf 34395
#define MODID_3_VALIDf 34396
#define MODID_EN0f 34397
#define MODID_EN1f 34398
#define MODID_EN2f 34399
#define MODID_EN3f 34400
#define MODID_GRT_31_DROPf 34401
#define MODIFY_L4_PORT_OR_PREFIX_0f 34402
#define MODIFY_L4_PORT_OR_PREFIX_1f 34403
#define MODIFY_SRC_OR_DST_0f 34404
#define MODIFY_SRC_OR_DST_1f 34405
#define MODPORT_MAP_EM_PAR_ERRf 34406
#define MODPORT_MAP_EM_TMf 34407
#define MODPORT_MAP_EM_WWf 34408
#define MODPORT_MAP_IM_PAR_ERRf 34409
#define MODPORT_MAP_IM_TMf 34410
#define MODPORT_MAP_IM_WWf 34411
#define MODPORT_MAP_INDEX_UPPERf 34412
#define MODPORT_MAP_M0_PAR_ERRf 34413
#define MODPORT_MAP_M0_PDAf 34414
#define MODPORT_MAP_M0_PMf 34415
#define MODPORT_MAP_M0_TMf 34416
#define MODPORT_MAP_M1_PARITY_ENf 34417
#define MODPORT_MAP_M1_PAR_ERRf 34418
#define MODPORT_MAP_M1_PDAf 34419
#define MODPORT_MAP_M1_PMf 34420
#define MODPORT_MAP_M1_TMf 34421
#define MODPORT_MAP_M2_PARITY_ENf 34422
#define MODPORT_MAP_M2_PAR_ERRf 34423
#define MODPORT_MAP_M2_PDAf 34424
#define MODPORT_MAP_M2_PMf 34425
#define MODPORT_MAP_M2_TMf 34426
#define MODPORT_MAP_M3_PARITY_ENf 34427
#define MODPORT_MAP_M3_PAR_ERRf 34428
#define MODPORT_MAP_M3_PDAf 34429
#define MODPORT_MAP_M3_PMf 34430
#define MODPORT_MAP_M3_TMf 34431
#define MODPORT_MAP_MIRROR_1_PAR_ERRf 34432
#define MODPORT_MAP_MIRROR_PARITY_ENf 34433
#define MODPORT_MAP_MIRROR_PAR_ERRf 34434
#define MODPORT_MAP_SELf 34435
#define MODPORT_MAP_SW_PARITY_ENf 34436
#define MODPORT_MAP_SW_PAR_ERRf 34437
#define MODPORT_MAP_SW_PDAf 34438
#define MODPORT_MAP_SW_PMf 34439
#define MODPORT_MAP_SW_TMf 34440
#define MODPORT_MAP_SW_WWf 34441
#define MODPORT_TABLE_SELf 34442
#define MODULE0f 34443
#define MODULE1f 34444
#define MODULE2f 34445
#define MODULE3f 34446
#define MODULE4f 34447
#define MODULE5f 34448
#define MODULE6f 34449
#define MODULE7f 34450
#define MODULEID_OFFSETf 34451
#define MODULE_HEADERf 34452
#define MODULE_IDf 34453
#define MODULE_ID_0f 34454
#define MODULE_ID_1f 34455
#define MODULE_ID_2f 34456
#define MODULE_ID_3f 34457
#define MODULE_ID_4f 34458
#define MODULE_ID_5f 34459
#define MODULE_ID_6f 34460
#define MODULE_ID_7f 34461
#define MODULE_ID_OFFSETf 34462
#define MODULE_ID_PORT_NUM_UNUSEDf 34463
#define MOD_Af 34464
#define MOD_Bf 34465
#define MOD_Cf 34466
#define MOD_Df 34467
#define MOD_MAPf 34468
#define MOD_MAP_PARITY_ENf 34469
#define MOD_MAP_PAR_ERRf 34470
#define MOD_MAP_TMf 34471
#define MOD_MAP_WWf 34472
#define MOLEf 34473
#define MOLE_MASKf 34474
#define MOLE_VALUEf 34475
#define MOM_WKUP_CNT_WIDTHf 34476
#define MONITOR_0_MAXf 34477
#define MONITOR_0_MINf 34478
#define MONITOR_1_MAXf 34479
#define MONITOR_1_MINf 34480
#define MONITOR_2_MAXf 34481
#define MONITOR_2_MINf 34482
#define MONITOR_3_MAXf 34483
#define MONITOR_3_MINf 34484
#define MONITOR_MODEf 34485
#define MONTHf 34486
#define MON_SLICE_NUMf 34487
#define MON_TX_DLLf 34488
#define MOPECCERRORf 34489
#define MOPECCERRORMASKf 34490
#define MOPECCFIXEDf 34491
#define MOPECCFIXEDMASKf 34492
#define MOPFIFOMAXOCf 34493
#define MOPMMUf 34494
#define MOP_EMPTYf 34495
#define MOP_EMPTY_MASKf 34496
#define MOP_ERRORf 34497
#define MOP_ERROR_DISINTf 34498
#define MOP_FIFO_MAX_OCf 34499
#define MOP_FULLf 34500
#define MOP_FULL_MASKf 34501
#define MOP_MMU_ECC_1B_ERR_MASKf 34502
#define MOP_MMU_ECC_2B_ERR_MASKf 34503
#define MOP_MMU_INITIATE_ECC_1B_ERRf 34504
#define MOP_MMU_INITIATE_ECC_2B_ERRf 34505
#define MOP_POLICYf 34506
#define MOP_POLICY_1Af 34507
#define MOP_POLICY_1Bf 34508
#define MOP_VALIDf 34509
#define MOTP_CHECKSUM_ERRf 34510
#define MOTP_CHECKSUM_ORf 34511
#define MOVE_RSVD_ENABLEf 34512
#define MPBf 34513
#define MPBERRORPOINTERf 34514
#define MPB_DATAf 34515
#define MPB_ERRf 34516
#define MPLS1__MPLS1_COMMANDf 34517
#define MPLS1__MPLS1_LABELf 34518
#define MPLS1__MPLS2_COMMANDf 34519
#define MPLS1__MPLS2_LABELf 34520
#define MPLS1__NEXT_EEPf 34521
#define MPLS1__NEXT_VSI_LSBf 34522
#define MPLS2__HAS_CWf 34523
#define MPLS2__MPLS1_COMMANDf 34524
#define MPLS2__MPLS1_LABELf 34525
#define MPLS2__NEXT_EEPf 34526
#define MPLS2__NEXT_VSI_LSBf 34527
#define MPLS2__RESERVEDf 34528
#define MPLS2__TPID_PROFILEf 34529
#define MPLS__ASSOCIATED_DATAf 34530
#define MPLS__BC_DROPf 34531
#define MPLS__BFD_ENABLEf 34532
#define MPLS__BHH_ENABLEf 34533
#define MPLS__CLASS_IDf 34534
#define MPLS__CW_CHECK_CTRLf 34535
#define MPLS__DATAf 34536
#define MPLS__DATA_0f 34537
#define MPLS__DATA_1f 34538
#define MPLS__DECAP_USE_EXP_FOR_INNERf 34539
#define MPLS__DECAP_USE_EXP_FOR_PRIf 34540
#define MPLS__DECAP_USE_TTLf 34541
#define MPLS__DELETE_VNTAGf 34542
#define MPLS__DISABLE_TTL_DECREMENTf 34543
#define MPLS__DONT_USE_DVP_IN_EVXLT_KEYf 34544
#define MPLS__DO_EVXLT_AFTER_TUNNEL_ENCAPf 34545
#define MPLS__DO_EVXLT_BEFORE_TUNNEL_ENCAPf 34546
#define MPLS__DO_NOT_CHANGE_PAYLOAD_DSCPf 34547
#define MPLS__DROP_DATA_ENABLEf 34548
#define MPLS__DVPf 34549
#define MPLS__DVP_IS_NETWORK_PORTf 34550
#define MPLS__DVP_NETWORK_GROUPf 34551
#define MPLS__ECMP_PTRf 34552
#define MPLS__EH_QUEUE_TAGf 34553
#define MPLS__EH_TAG_TYPEf 34554
#define MPLS__EH_TMf 34555
#define MPLS__ENTROPY_LABEL_PRESENTf 34556
#define MPLS__EXP_MAPPING_PTRf 34557
#define MPLS__FLEX_CTR_BASE_COUNTER_IDXf 34558
#define MPLS__FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 34559
#define MPLS__FLEX_CTR_OFFSET_MODEf 34560
#define MPLS__FLEX_CTR_POOL_NUMBERf 34561
#define MPLS__FLEX_CTR_POOL_NUMBER_RESERVEDf 34562
#define MPLS__FORWARDING_FIELDf 34563
#define MPLS__FORWARDING_FIELD_TYPEf 34564
#define MPLS__HASH_LSBf 34565
#define MPLS__HG_ADD_SYS_RSVD_VIDf 34566
#define MPLS__HG_CHANGE_DESTINATIONf 34567
#define MPLS__HG_HDR_SELf 34568
#define MPLS__HG_L3_OVERRIDEf 34569
#define MPLS__HG_LEARN_OVERRIDEf 34570
#define MPLS__HG_MC_DST_MODIDf 34571
#define MPLS__HG_MC_DST_PORT_NUMf 34572
#define MPLS__HG_MODIFY_ENABLEf 34573
#define MPLS__INTF_NUMf 34574
#define MPLS__KEYf 34575
#define MPLS__KEY_0f 34576
#define MPLS__KEY_TYPEf 34577
#define MPLS__KEY_TYPE_MASKf 34578
#define MPLS__L3MC_INDEXf 34579
#define MPLS__L3_IIFf 34580
#define MPLS__L3_IIF_2f 34581
#define MPLS__LABEL_ACTIONf 34582
#define MPLS__LABEL_ACTION_PHPf 34583
#define MPLS__LABEL_ACTION_SWAPf 34584
#define MPLS__MAC_DA_PROFILE_INDEXf 34585
#define MPLS__MASKf 34586
#define MPLS__MODULE_IDf 34587
#define MPLS__MODULE_ID_MASKf 34588
#define MPLS__MPLS_ACTION_IF_BOSf 34589
#define MPLS__MPLS_ACTION_IF_NOT_BOSf 34590
#define MPLS__MPLS_LABELf 34591
#define MPLS__MPLS_LABEL_MASKf 34592
#define MPLS__MPLS_SECOND_PASS_ACTION_IF_BOSf 34593
#define MPLS__MPLS_SECOND_PASS_ACTION_IF_NOT_BOSf 34594
#define MPLS__MPLS_SECOND_PASS_ACTION_VALIDf 34595
#define MPLS__NEW_PRIf 34596
#define MPLS__NEXT_HOP_INDEXf 34597
#define MPLS__NEXT_HOP_INDEX_RESERVEDf 34598
#define MPLS__P2MP_LOCAL_RECEIVERS_PRESENTf 34599
#define MPLS__PORT_NUMf 34600
#define MPLS__PORT_NUM_MASKf 34601
#define MPLS__PW_CC_TYPEf 34602
#define MPLS__PW_INIT_NUMf 34603
#define MPLS__PW_TERM_NUMf 34604
#define MPLS__PW_TERM_NUM_VALIDf 34605
#define MPLS__RESERVEDf 34606
#define MPLS__RESERVED_0f 34607
#define MPLS__RESERVED_0_MASKf 34608
#define MPLS__RESERVED_1f 34609
#define MPLS__RESERVED_104_102f 34610
#define MPLS__RESERVED_2f 34611
#define MPLS__RESERVED_209_144f 34612
#define MPLS__RESERVED_3f 34613
#define MPLS__RESERVED_4f 34614
#define MPLS__RESERVED_55f 34615
#define MPLS__RESERVED_88f 34616
#define MPLS__RESERVED_DATAf 34617
#define MPLS__RESERVED_KEYf 34618
#define MPLS__RESERVED_MASKf 34619
#define MPLS__RSVD_DVPf 34620
#define MPLS__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 34621
#define MPLS__RSVD_FLEX_CTR_POOL_NUMBERf 34622
#define MPLS__RSVD_MAC_DA_PROFILE_INDEXf 34623
#define MPLS__RSVD_NEXT_HOP_INDEXf 34624
#define MPLS__RSVD_SOURCE_VPf 34625
#define MPLS__RX_PROT_GROUPf 34626
#define MPLS__SECOND_PASS_DECAP_USE_EXP_FOR_PRIf 34627
#define MPLS__SESSION_IDENTIFIER_TYPEf 34628
#define MPLS__SOURCE_FIELDf 34629
#define MPLS__SOURCE_VPf 34630
#define MPLS__Tf 34631
#define MPLS__TGIDf 34632
#define MPLS__TGID_MASKf 34633
#define MPLS__TRUST_OUTER_DOT1P_PTRf 34634
#define MPLS__T_MASKf 34635
#define MPLS__UMC_DROPf 34636
#define MPLS__USE_DVP_IN_EVXLT_KEYf 34637
#define MPLS__USE_LABEL_FOR_BFDf 34638
#define MPLS__USE_VINTF_CTR_IDXf 34639
#define MPLS__UUC_DROPf 34640
#define MPLS__V4_ENABLEf 34641
#define MPLS__V6_ENABLEf 34642
#define MPLS__VC_AND_SWAP_INDEXf 34643
#define MPLS__VINTF_CTR_IDXf 34644
#define MPLSCOMMANDf 34645
#define MPLSCONTROLWORDf 34646
#define MPLSCONTROLWORDDROPFWDf 34647
#define MPLSCONTROLWORDDROPSNPf 34648
#define MPLSCONTROLWORDTRAPFWDf 34649
#define MPLSCONTROLWORDTRAPSNPf 34650
#define MPLSEXPf 34651
#define MPLSEXPMAPTABLEf 34652
#define MPLSINVALIDLABELINRANGEFWDf 34653
#define MPLSINVALIDLABELINRANGESNPf 34654
#define MPLSINVALIDLABELINSEMFWDf 34655
#define MPLSINVALIDLABELINSEMSNPf 34656
#define MPLSLABELf 34657
#define MPLSLABELENCOUNTEREDINDEXf 34658
#define MPLSLABELENCOUNTEREDINDEXISRANGEf 34659
#define MPLSLABELHASIPf 34660
#define MPLSLABELRANGE0HIGHf 34661
#define MPLSLABELRANGE0LOWf 34662
#define MPLSLABELRANGE1HIGHf 34663
#define MPLSLABELRANGE1LOWf 34664
#define MPLSLABELRANGE2HIGHf 34665
#define MPLSLABELRANGE2LOWf 34666
#define MPLSLABELRANGEENCOUNTEREDf 34667
#define MPLSLABELVALUE0FWDf 34668
#define MPLSLABELVALUE0SNPf 34669
#define MPLSLABELVALUE1FWDf 34670
#define MPLSLABELVALUE1SNPf 34671
#define MPLSLABELVALUE2FWDf 34672
#define MPLSLABELVALUE2SNPf 34673
#define MPLSLABELVALUE3FWDf 34674
#define MPLSLABELVALUE3SNPf 34675
#define MPLSLABELVALUEBOSACTIONINDEXf 34676
#define MPLSLABELVALUENOBOSACTIONINDEXf 34677
#define MPLSLABELVALUEOVERPWEf 34678
#define MPLSLSPBOSFWDf 34679
#define MPLSLSPBOSSNPf 34680
#define MPLSNORESOURCESFWDf 34681
#define MPLSNORESOURCESSNPf 34682
#define MPLSPROFILEf 34683
#define MPLSPWENOBOSFWDf 34684
#define MPLSPWENOBOSLABEL14FWDf 34685
#define MPLSPWENOBOSLABEL14SNPf 34686
#define MPLSPWENOBOSSNPf 34687
#define MPLSTTL0FWDf 34688
#define MPLSTTL0SNPf 34689
#define MPLSTUNNELTERMINATIONVALIDf 34690
#define MPLSVALUECOSPROFILEf 34691
#define MPLSVALUEINRIFf 34692
#define MPLSVALUEINRIFVALIDf 34693
#define MPLSVALUEMODELISPIPEf 34694
#define MPLSVRFNOBOSFWDf 34695
#define MPLSVRFNOBOSSNPf 34696
#define MPLS_1_LABELf 34697
#define MPLS_ACTIONf 34698
#define MPLS_ACTION_CWf 34699
#define MPLS_ACTION_DROPf 34700
#define MPLS_ACTION_IF_BOSf 34701
#define MPLS_ACTION_IF_NOT_BOSf 34702
#define MPLS_ACTION_MODEL_IS_PIPEf 34703
#define MPLS_ACTION_MPLS_1_CMDf 34704
#define MPLS_ACTION_MPLS_1_LABELf 34705
#define MPLS_ACTION_MPLS_2_CMD_LSBf 34706
#define MPLS_ACTION_MPLS_2_LABELf 34707
#define MPLS_ACTION_NEXT_OUTLIFf 34708
#define MPLS_ACTION_OAM_LIF_SETf 34709
#define MPLS_ACTION_POP_RESERVEDf 34710
#define MPLS_ACTION_SWAP_RESERVEDf 34711
#define MPLS_ACTION_TPID_PROFILEf 34712
#define MPLS_ACTION_UPPER_LAYER_PROTOCOLf 34713
#define MPLS_ACTION_VSI_LSBf 34714
#define MPLS_BUS_CORRUPT_ENf 34715
#define MPLS_BUS_PAR_ENf 34716
#define MPLS_CONTROL_WORDf 34717
#define MPLS_CONTROL_WORD_DROP_FWDf 34718
#define MPLS_CONTROL_WORD_DROP_SNPf 34719
#define MPLS_CONTROL_WORD_TRAP_FWDf 34720
#define MPLS_CONTROL_WORD_TRAP_SNPf 34721
#define MPLS_DECAPf 34722
#define MPLS_ENABLEf 34723
#define MPLS_ENTRYFORMATf 34724
#define MPLS_ENTRY_0f 34725
#define MPLS_ENTRY_1f 34726
#define MPLS_ENTRY_2f 34727
#define MPLS_ENTRY_3f 34728
#define MPLS_ENTRY_PARITY_ENf 34729
#define MPLS_ENTRY_PAR_ERRf 34730
#define MPLS_ETHERTYPE0f 34731
#define MPLS_ETHERTYPE1f 34732
#define MPLS_ETHERTYPE_SELECTf 34733
#define MPLS_ETH_TYPE_SELECTf 34734
#define MPLS_EXPf 34735
#define MPLS_EXP_0f 34736
#define MPLS_EXP_1f 34737
#define MPLS_EXP_2f 34738
#define MPLS_EXP_3f 34739
#define MPLS_EXP_MAPPING_PTRf 34740
#define MPLS_EXP_MAPPING_PTR_0f 34741
#define MPLS_EXP_MAPPING_PTR_1f 34742
#define MPLS_EXP_MAPPING_PTR_2f 34743
#define MPLS_EXP_MAPPING_PTR_3f 34744
#define MPLS_EXP_SELECTf 34745
#define MPLS_EXP_SELECT_0f 34746
#define MPLS_EXP_SELECT_1f 34747
#define MPLS_EXP_SELECT_2f 34748
#define MPLS_EXP_SELECT_3f 34749
#define MPLS_EXP_SOURCEf 34750
#define MPLS_FIELD_BITMAP_Af 34751
#define MPLS_FIELD_BITMAP_Bf 34752
#define MPLS_GAL_EXPOSED_TO_CPUf 34753
#define MPLS_HASH_ENABLEf 34754
#define MPLS_HITBIT_UPDATE_ENABLEf 34755
#define MPLS_ILLEGAL_RSVD_LABEL_TO_CPUf 34756
#define MPLS_INSERT_ENTROPY_LABELf 34757
#define MPLS_INSERT_ENTROPY_LABEL_0f 34758
#define MPLS_INSERT_ENTROPY_LABEL_1f 34759
#define MPLS_INSERT_ENTROPY_LABEL_2f 34760
#define MPLS_INSERT_ENTROPY_LABEL_3f 34761
#define MPLS_INVALID_ACTIONf 34762
#define MPLS_INVALID_LIF_ENTRY_FWDf 34763
#define MPLS_INVALID_LIF_ENTRY_SNPf 34764
#define MPLS_INVALID_PAYLOADf 34765
#define MPLS_L2_PAYLOAD_BITMAP_Af 34766
#define MPLS_L2_PAYLOAD_BITMAP_Bf 34767
#define MPLS_L2_PAYLOAD_L3_BITMAP_Af 34768
#define MPLS_L2_PAYLOAD_L3_BITMAP_Bf 34769
#define MPLS_L3_PAYLOAD_BITMAP_Af 34770
#define MPLS_L3_PAYLOAD_BITMAP_Bf 34771
#define MPLS_LABELf 34772
#define MPLS_LABEL_0f 34773
#define MPLS_LABEL_1f 34774
#define MPLS_LABEL_2f 34775
#define MPLS_LABEL_3f 34776
#define MPLS_LABEL_ACTIONf 34777
#define MPLS_LABEL_HASH_ENABLEf 34778
#define MPLS_LABEL_MISSf 34779
#define MPLS_LABEL_RANGE_BASE_LIFf 34780
#define MPLS_LABEL_RANGE_HIGHf 34781
#define MPLS_LABEL_RANGE_LOWf 34782
#define MPLS_LABEL_TERMINATION_ERRORf 34783
#define MPLS_LABEL_TERMINATION_ERROR_MASKf 34784
#define MPLS_MODIFY_INNER_TTLf 34785
#define MPLS_NEXT_ADDRESS_USE_SPECUALTEf 34786
#define MPLS_OUTER_BITMAP_Af 34787
#define MPLS_OUTER_BITMAP_Bf 34788
#define MPLS_OUT_OF_LOOKUPS_TOCPUf 34789
#define MPLS_PAYLOAD_HASH_SELECT_Af 34790
#define MPLS_PAYLOAD_HASH_SELECT_Bf 34791
#define MPLS_POP_COMMANDf 34792
#define MPLS_PUSH_ACTION_0f 34793
#define MPLS_PUSH_ACTION_1f 34794
#define MPLS_PUSH_ACTION_2f 34795
#define MPLS_PUSH_ACTION_3f 34796
#define MPLS_PUSH_PROFILEf 34797
#define MPLS_PWE_PROFILE_0f 34798
#define MPLS_PWE_PROFILE_1f 34799
#define MPLS_PWE_PROFILE_10f 34800
#define MPLS_PWE_PROFILE_11f 34801
#define MPLS_PWE_PROFILE_12f 34802
#define MPLS_PWE_PROFILE_13f 34803
#define MPLS_PWE_PROFILE_14f 34804
#define MPLS_PWE_PROFILE_15f 34805
#define MPLS_PWE_PROFILE_2f 34806
#define MPLS_PWE_PROFILE_3f 34807
#define MPLS_PWE_PROFILE_4f 34808
#define MPLS_PWE_PROFILE_5f 34809
#define MPLS_PWE_PROFILE_6f 34810
#define MPLS_PWE_PROFILE_7f 34811
#define MPLS_PWE_PROFILE_8f 34812
#define MPLS_PWE_PROFILE_9f 34813
#define MPLS_RAL_EXPOSED_TO_CPUf 34814
#define MPLS_SECOND_PASS_ACTION_IF_BOSf 34815
#define MPLS_SECOND_PASS_ACTION_IF_NOT_BOSf 34816
#define MPLS_SECOND_PASS_ACTION_VALIDf 34817
#define MPLS_SEQ_NUM_FAIL_TOCPUf 34818
#define MPLS_STAGEf 34819
#define MPLS_SWAP_COMMANDf 34820
#define MPLS_TERMINATION_ALLOWEDf 34821
#define MPLS_TERMINATION_ERROR_FWDf 34822
#define MPLS_TERMINATION_ERROR_SNPf 34823
#define MPLS_TTLf 34824
#define MPLS_TTL_0f 34825
#define MPLS_TTL_0_FWDf 34826
#define MPLS_TTL_0_SNPf 34827
#define MPLS_TTL_1f 34828
#define MPLS_TTL_1_FWDf 34829
#define MPLS_TTL_1_SNPf 34830
#define MPLS_TTL_2f 34831
#define MPLS_TTL_3f 34832
#define MPLS_TTL_CHECK_FAILf 34833
#define MPLS_TUNNEL_INDEXf 34834
#define MPLS_UNEXPECTED_BOS_FWDf 34835
#define MPLS_UNEXPECTED_BOS_SNPf 34836
#define MPLS_UNEXPECTED_NO_BOS_FWDf 34837
#define MPLS_UNEXPECTED_NO_BOS_SNPf 34838
#define MPLS_UNKNOWN_ACH_TYPE_TO_CPUf 34839
#define MPLS_UNKNOWN_ACH_VERSION_TOCPUf 34840
#define MPLS_UNUSEDf 34841
#define MPLS_UNUSED_0f 34842
#define MPLS_UNUSED_1f 34843
#define MPLS_UNUSED_2f 34844
#define MPLS_UNUSED_3f 34845
#define MPLS_VLAN_HASH_ENABLEf 34846
#define MPR_MODEf 34847
#define MPSf 34848
#define MP_GROUP_PARITY_ENf 34849
#define MP_OFFSETf 34850
#define MP_PRIf 34851
#define MRf 34852
#define MR0f 34853
#define MR0_DATA_F0_0f 34854
#define MR0_DATA_F0_1f 34855
#define MR0_DATA_F0_2f 34856
#define MR0_DATA_F0_3f 34857
#define MR0_DATA_F1_0f 34858
#define MR0_DATA_F1_1f 34859
#define MR0_DATA_F1_2f 34860
#define MR0_DATA_F1_3f 34861
#define MR0_DONEf 34862
#define MR1f 34863
#define MR1_DATA_F0_0f 34864
#define MR1_DATA_F0_1f 34865
#define MR1_DATA_F0_2f 34866
#define MR1_DATA_F0_3f 34867
#define MR1_DATA_F1_0f 34868
#define MR1_DATA_F1_1f 34869
#define MR1_DATA_F1_2f 34870
#define MR1_DATA_F1_3f 34871
#define MR1_DONEf 34872
#define MR2f 34873
#define MR2_DATA_F0_0f 34874
#define MR2_DATA_F0_1f 34875
#define MR2_DATA_F0_2f 34876
#define MR2_DATA_F0_3f 34877
#define MR2_DATA_F1_0f 34878
#define MR2_DATA_F1_1f 34879
#define MR2_DATA_F1_2f 34880
#define MR2_DATA_F1_3f 34881
#define MR2_DONEf 34882
#define MR3f 34883
#define MR3_DATA_0f 34884
#define MR3_DATA_1f 34885
#define MR3_DATA_2f 34886
#define MR3_DATA_3f 34887
#define MR3_DONEf 34888
#define MRMf 34889
#define MRM_INITIATE_PAR_ERRf 34890
#define MRM_PARITY_ERR_MASKf 34891
#define MRPSINITAf 34892
#define MRPSINITBf 34893
#define MRRACTMRRSAMPLINGPROBABILITYf 34894
#define MRSINGLE_DATA_0f 34895
#define MRSINGLE_DATA_1f 34896
#define MRSINGLE_DATA_2f 34897
#define MRSINGLE_DATA_3f 34898
#define MRST_COMPLETEf 34899
#define MRS_CMDf 34900
#define MRS_SELECTf 34901
#define MRU_IN_LINES_DIV_BUFFSIZEf 34902
#define MRU_IN_LINES_MOD_BUFFSIZEf 34903
#define MRW_STATUSf 34904
#define MRXFIFO_EMPTYf 34905
#define MRX_FLUSHf 34906
#define MR_DONEf 34907
#define MR_SELf 34908
#define MR_TYPEf 34909
#define MS0_PORT_MODEf 34910
#define MS0_RESETf 34911
#define MS0_SYS_RESET_Nf 34912
#define MS1_PORT_MODEf 34913
#define MS1_RESETf 34914
#define MS1_SYS_RESET_Nf 34915
#define MSBf 34916
#define MSBMDATABUSf 34917
#define MSBMIDL_OFFSET_RXf 34918
#define MSBMIDL_OFFSET_TXf 34919
#define MSB_VLANf 34920
#define MSGMEM_INITIATE_PAR_ERRf 34921
#define MSGMEM_PARITY_ERR_MASKf 34922
#define MSG_DONEf 34923
#define MSG_FAIL_CNT_ENf 34924
#define MSG_PORTf 34925
#define MSG_REGf 34926
#define MSG_STARTf 34927
#define MSG_TYPEf 34928
#define MSINVSEf 34929
#define MSINVSE_DISINTf 34930
#define MSINVSE_SELf 34931
#define MSI_ADDR_SELf 34932
#define MSI_INTR_EN_EQ_0f 34933
#define MSI_INTR_EN_EQ_1f 34934
#define MSI_INTR_EN_EQ_2f 34935
#define MSI_INTR_EN_EQ_3f 34936
#define MSI_INTR_EN_EQ_4f 34937
#define MSI_INTR_EN_EQ_5f 34938
#define MSI_PACING_DELAYf 34939
#define MSI_PACING_DELAY_GRANULARITYf 34940
#define MSKf 34941
#define MSKDIQMEVNTSCOUNTERf 34942
#define MSKDIQMEVNTSCOUNTEROVERFLOWf 34943
#define MSKD_IQM_EVNTS_COUNTERf 34944
#define MSKD_IQM_EVNTS_COUNTER_OVERFLOWf 34945
#define MSM_LOST_BYTE_ALIGNMENTf 34946
#define MSM_OFFf 34947
#define MSM_RUN_BYTE_ALIGNMENTf 34948
#define MSM_RUN_TIME_ALIGNf 34949
#define MSPI_DONEf 34950
#define MSPI_HALT_SET_TRANSACTION_DONEf 34951
#define MSRf 34952
#define MSTATEf 34953
#define MSTRf 34954
#define MSTR_CH0_MDELf 34955
#define MSTR_CH0_MDIVf 34956
#define MSTR_CH1_MDELf 34957
#define MSTR_CH1_MDIVf 34958
#define MSTR_CORE_PLL_LOCKf 34959
#define MSTR_CORE_PLL_STATf 34960
#define MSTR_KAf 34961
#define MSTR_KIf 34962
#define MSTR_KPf 34963
#define MSTR_NDIV_FRACf 34964
#define MSTR_NDIV_INTf 34965
#define MSTR_PDIVf 34966
#define MSTR_Q_MAX_ENf 34967
#define MST_ENf 34968
#define MST_MODEf 34969
#define MSWINITf 34970
#define MSWINTMASKf 34971
#define MSWINTREGf 34972
#define MSWPDf 34973
#define MS_ICV_FAILED_DROPf 34974
#define MS_ICV_FAILED_DROP_DISINTf 34975
#define MS_ICV_FAILED_DROP_SELf 34976
#define MS_NO_SA_SC_ERR_DROPf 34977
#define MS_NO_SA_SC_ERR_DROP_DISINTf 34978
#define MS_NO_SA_SC_ERR_DROP_SELf 34979
#define MS_PIMSM_HDRf 34980
#define MS_REPLAY_FAILED_DROPf 34981
#define MS_REPLAY_FAILED_DROP_DISINTf 34982
#define MS_REPLAY_FAILED_DROP_SELf 34983
#define MS_STARTCNTf 34984
#define MS_UPORT_DROPf 34985
#define MS_UPORT_DROP_DISINTf 34986
#define MS_UPORT_DROP_SELf 34987
#define MTCHACTf 34988
#define MTCH_ACTf 34989
#define MTP0f 34990
#define MTP0_COSf 34991
#define MTP0_COS_ENABLEf 34992
#define MTP0_PP_PORTf 34993
#define MTP1f 34994
#define MTP1_COSf 34995
#define MTP1_COS_ENABLEf 34996
#define MTP1_PP_PORTf 34997
#define MTP2f 34998
#define MTP2_COSf 34999
#define MTP2_COS_ENABLEf 35000
#define MTP2_PP_PORTf 35001
#define MTP3f 35002
#define MTP3_COSf 35003
#define MTP3_COS_ENABLEf 35004
#define MTP3_PP_PORTf 35005
#define MTP_0f 35006
#define MTP_1f 35007
#define MTP_2f 35008
#define MTP_3f 35009
#define MTP_COSf 35010
#define MTP_COS_ENABLEf 35011
#define MTP_DST_MODIDf 35012
#define MTP_DST_PORTf 35013
#define MTP_INDEXf 35014
#define MTP_INDEX0f 35015
#define MTP_INDEX1f 35016
#define MTP_INDEX2f 35017
#define MTP_INDEX3f 35018
#define MTP_INDEX_SPAREf 35019
#define MTP_MODEf 35020
#define MTP_TYPEf 35021
#define MTP_USE_MODEf 35022
#define MTRIf 35023
#define MTRI_DSf 35024
#define MTRI_ERRORf 35025
#define MTRI_ERROR_DISINTf 35026
#define MTRI_PARITY_ENf 35027
#define MTRI_PRI_BKPf 35028
#define MTRO_CPU_PKT_CORRECTED_ERRORf 35029
#define MTRO_CPU_PKT_CORRECTED_ERROR_DISINTf 35030
#define MTRO_CPU_PKT_ENABLE_ECCf 35031
#define MTRO_CPU_PKT_FORCE_UNCORRECTABLE_ERRORf 35032
#define MTRO_CPU_PKT_UNCORRECTED_ERRORf 35033
#define MTRO_CPU_PKT_UNCORRECTED_ERROR_DISINTf 35034
#define MTRO_ERRORf 35035
#define MTRO_ERROR_DISINTf 35036
#define MTRO_PARITY_CHK_ENf 35037
#define MTRO_PARITY_ENf 35038
#define MTRO_PAR_ERRf 35039
#define MTRO_PAR_ERR_ENf 35040
#define MTRO_SHAPE_G0_BUCKET_CORRECTED_ERRORf 35041
#define MTRO_SHAPE_G0_BUCKET_CORRECTED_ERROR_DISINTf 35042
#define MTRO_SHAPE_G0_BUCKET_ENABLE_ECCf 35043
#define MTRO_SHAPE_G0_BUCKET_FORCE_UNCORRECTABLE_ERRORf 35044
#define MTRO_SHAPE_G0_BUCKET_UNCORRECTED_ERRORf 35045
#define MTRO_SHAPE_G0_BUCKET_UNCORRECTED_ERROR_DISINTf 35046
#define MTRO_SHAPE_G0_CONFIG_CORRECTED_ERRORf 35047
#define MTRO_SHAPE_G0_CONFIG_CORRECTED_ERROR_DISINTf 35048
#define MTRO_SHAPE_G0_CONFIG_ENABLE_ECCf 35049
#define MTRO_SHAPE_G0_CONFIG_FORCE_UNCORRECTABLE_ERRORf 35050
#define MTRO_SHAPE_G0_CONFIG_UNCORRECTED_ERRORf 35051
#define MTRO_SHAPE_G0_CONFIG_UNCORRECTED_ERROR_DISINTf 35052
#define MTRO_SHAPE_G1_BUCKET_CORRECTED_ERRORf 35053
#define MTRO_SHAPE_G1_BUCKET_CORRECTED_ERROR_DISINTf 35054
#define MTRO_SHAPE_G1_BUCKET_ENABLE_ECCf 35055
#define MTRO_SHAPE_G1_BUCKET_FORCE_UNCORRECTABLE_ERRORf 35056
#define MTRO_SHAPE_G1_BUCKET_UNCORRECTED_ERRORf 35057
#define MTRO_SHAPE_G1_BUCKET_UNCORRECTED_ERROR_DISINTf 35058
#define MTRO_SHAPE_G1_CONFIG_CORRECTED_ERRORf 35059
#define MTRO_SHAPE_G1_CONFIG_CORRECTED_ERROR_DISINTf 35060
#define MTRO_SHAPE_G1_CONFIG_ENABLE_ECCf 35061
#define MTRO_SHAPE_G1_CONFIG_FORCE_UNCORRECTABLE_ERRORf 35062
#define MTRO_SHAPE_G1_CONFIG_UNCORRECTED_ERRORf 35063
#define MTRO_SHAPE_G1_CONFIG_UNCORRECTED_ERROR_DISINTf 35064
#define MTRO_SHAPE_G2_BUCKET_CORRECTED_ERRORf 35065
#define MTRO_SHAPE_G2_BUCKET_CORRECTED_ERROR_DISINTf 35066
#define MTRO_SHAPE_G2_BUCKET_ENABLE_ECCf 35067
#define MTRO_SHAPE_G2_BUCKET_FORCE_UNCORRECTABLE_ERRORf 35068
#define MTRO_SHAPE_G2_BUCKET_UNCORRECTED_ERRORf 35069
#define MTRO_SHAPE_G2_BUCKET_UNCORRECTED_ERROR_DISINTf 35070
#define MTRO_SHAPE_G2_CONFIG_CORRECTED_ERRORf 35071
#define MTRO_SHAPE_G2_CONFIG_CORRECTED_ERROR_DISINTf 35072
#define MTRO_SHAPE_G2_CONFIG_ENABLE_ECCf 35073
#define MTRO_SHAPE_G2_CONFIG_FORCE_UNCORRECTABLE_ERRORf 35074
#define MTRO_SHAPE_G2_CONFIG_UNCORRECTED_ERRORf 35075
#define MTRO_SHAPE_G2_CONFIG_UNCORRECTED_ERROR_DISINTf 35076
#define MTRO_SHAPE_G3_BUCKET_CORRECTED_ERRORf 35077
#define MTRO_SHAPE_G3_BUCKET_CORRECTED_ERROR_DISINTf 35078
#define MTRO_SHAPE_G3_BUCKET_ENABLE_ECCf 35079
#define MTRO_SHAPE_G3_BUCKET_FORCE_UNCORRECTABLE_ERRORf 35080
#define MTRO_SHAPE_G3_BUCKET_UNCORRECTED_ERRORf 35081
#define MTRO_SHAPE_G3_BUCKET_UNCORRECTED_ERROR_DISINTf 35082
#define MTRO_SHAPE_G3_CONFIG_CORRECTED_ERRORf 35083
#define MTRO_SHAPE_G3_CONFIG_CORRECTED_ERROR_DISINTf 35084
#define MTRO_SHAPE_G3_CONFIG_ENABLE_ECCf 35085
#define MTRO_SHAPE_G3_CONFIG_FORCE_UNCORRECTABLE_ERRORf 35086
#define MTRO_SHAPE_G3_CONFIG_UNCORRECTED_ERRORf 35087
#define MTRO_SHAPE_G3_CONFIG_UNCORRECTED_ERROR_DISINTf 35088
#define MTRPABUBBLECNTf 35089
#define MTRPABUBBLECNTOVFf 35090
#define MTRPABUBBLERATEf 35091
#define MTRPACBLCNTf 35092
#define MTRPACBLCNTOVFf 35093
#define MTRPACMDLASTINDEXf 35094
#define MTRPACMDLASTINDEXUPDATEDf 35095
#define MTRPAEBLCNTf 35096
#define MTRPAEBLCNTOVFf 35097
#define MTRPAHIGHRATEENAf 35098
#define MTRPAMAXPACKETSIZEf 35099
#define MTRPAMETERONDPRJCTf 35100
#define MTRPAMETERONERRORSf 35101
#define MTRPAMETERONQNVALIDf 35102
#define MTRPAPACKETSIZEERRf 35103
#define MTRPAPACKETSIZEERRMASKf 35104
#define MTRPAREFRESHENAf 35105
#define MTRPAREFRESHENDINDEXf 35106
#define MTRPAREFRESHSTARTINDEXf 35107
#define MTRPARNDMODEENf 35108
#define MTRPARNDRANGEf 35109
#define MTRPASTATSCFGINDEXf 35110
#define MTRPASTATSCFGINDEXMASKf 35111
#define MTRPASTATSGRANULARITYf 35112
#define MTRPASTATSISHIGHf 35113
#define MTRPATIMERENf 35114
#define MTRPBBUBBLECNTf 35115
#define MTRPBBUBBLECNTOVFf 35116
#define MTRPBBUBBLERATEf 35117
#define MTRPBCBLCNTf 35118
#define MTRPBCBLCNTOVFf 35119
#define MTRPBCMDLASTINDEXf 35120
#define MTRPBCMDLASTINDEXUPDATEDf 35121
#define MTRPBEBLCNTf 35122
#define MTRPBEBLCNTOVFf 35123
#define MTRPBHIGHRATEENAf 35124
#define MTRPBMAXPACKETSIZEf 35125
#define MTRPBMETERONDPRJCTf 35126
#define MTRPBMETERONERRORSf 35127
#define MTRPBMETERONQNVALIDf 35128
#define MTRPBPACKETSIZEERRf 35129
#define MTRPBPACKETSIZEERRMASKf 35130
#define MTRPBREFRESHENAf 35131
#define MTRPBREFRESHENDINDEXf 35132
#define MTRPBREFRESHSTARTINDEXf 35133
#define MTRPBRNDMODEENf 35134
#define MTRPBRNDRANGEf 35135
#define MTRPBSTATSCFGINDEXf 35136
#define MTRPBSTATSCFGINDEXMASKf 35137
#define MTRPBSTATSGRANULARITYf 35138
#define MTRPBSTATSISHIGHf 35139
#define MTRPBTIMERENf 35140
#define MTUf 35141
#define MTUERRf 35142
#define MTUVIOLATIONDISCARDf 35143
#define MTU_1f 35144
#define MTU_2f 35145
#define MTU_3f 35146
#define MTU_CHECK_ENABLEf 35147
#define MTU_CPU_COSf 35148
#define MTU_DENYf 35149
#define MTU_DENY_MASKf 35150
#define MTU_ENABLEf 35151
#define MTU_IN_BYTESf 35152
#define MTU_LENf 35153
#define MTU_QUANTAf 35154
#define MTU_QUANTA_SELECTf 35155
#define MTU_SIZEf 35156
#define MTU_TOCPUf 35157
#define MTU_VALUEf 35158
#define MTU_VIOLATION_INTf 35159
#define MTU_VIOLATION_INT_MASKf 35160
#define MT_DIRTY_BIT_MAPf 35161
#define MULNUMTRAVf 35162
#define MULPKTDEQf 35163
#define MULPKTDEQBYTESf 35164
#define MULT1f 35165
#define MULT2f 35166
#define MULTIf 35167
#define MULTICASTf 35168
#define MULTICASTBFMC1ENABLEf 35169
#define MULTICASTBFMC2ENABLEf 35170
#define MULTICASTBFMC3ENABLEf 35171
#define MULTICASTGFMCENABLEf 35172
#define MULTICAST_ALLOWED_LINKSf 35173
#define MULTICAST_BFMC_1_ENABLEf 35174
#define MULTICAST_BFMC_2_ENABLEf 35175
#define MULTICAST_BFMC_3_ENABLEf 35176
#define MULTICAST_CUD_MODEf 35177
#define MULTICAST_GFMC_ENABLEf 35178
#define MULTICAST_ID_BASEf 35179
#define MULTICAST_ID_MASKf 35180
#define MULTIPLEf 35181
#define MULTIPLEOUTSTANDINGREADSf 35182
#define MULTIPLE_ACCOUNTING_FIX_ENf 35183
#define MULTIPLE_ERRf 35184
#define MULTIPLE_ERR_0f 35185
#define MULTIPLE_ERR_1f 35186
#define MULTIPLE_ERR_Af 35187
#define MULTIPLE_ERR_Bf 35188
#define MULTIPLE_ERR_INTR_ENf 35189
#define MULTIPLE_SBUS_CMD_SPACINGf 35190
#define MULTIPRTS_DEFf 35191
#define MULTI_DEST_CPU_COSf 35192
#define MULTI_DEST_TOCPUf 35193
#define MULTI_FAPf 35194
#define MULTI_FAP_2f 35195
#define MULTI_FAP_3f 35196
#define MULTI_STAGEf 35197
#define MULTI_TB_INITIATE_PAR_ERRf 35198
#define MULTI_TB_PARITY_ERR_MASKf 35199
#define MULTI_USEf 35200
#define MUL_LINK_LOAD_THf 35201
#define MUL_NUM_TRAVf 35202
#define MUL_PKT_DEQf 35203
#define MUL_PKT_DEQ_BYTESf 35204
#define MUL_SHAPER_INC_SIZEf 35205
#define MUL_SHAPER_RATEf 35206
#define MUXED_STATUSf 35207
#define MUX_CTRLf 35208
#define MUX_L1_RCVRD_CLK_BKUP_VALIDf 35209
#define MUX_L1_RCVRD_CLK_VALIDf 35210
#define MUX_SEL_FLAG0f 35211
#define MUX_SEL_FLAG1f 35212
#define MUX_SEL_FLAG10f 35213
#define MUX_SEL_FLAG11f 35214
#define MUX_SEL_FLAG12f 35215
#define MUX_SEL_FLAG13f 35216
#define MUX_SEL_FLAG14f 35217
#define MUX_SEL_FLAG15f 35218
#define MUX_SEL_FLAG2f 35219
#define MUX_SEL_FLAG3f 35220
#define MUX_SEL_FLAG4f 35221
#define MUX_SEL_FLAG5f 35222
#define MUX_SEL_FLAG6f 35223
#define MUX_SEL_FLAG7f 35224
#define MUX_SEL_FLAG8f 35225
#define MUX_SEL_FLAG9f 35226
#define MVRPf 35227
#define MVR_ENTRYf 35228
#define MW0f 35229
#define MW1f 35230
#define MW2f 35231
#define MXOCQNUMf 35232
#define MXOCQSZf 35233
#define MXOCRFRSHf 35234
#define MX_OC_QNUMf 35235
#define MX_OC_QSZf 35236
#define MX_OC_RFRSHf 35237
#define MYARPIP1f 35238
#define MYARPIP2f 35239
#define MYBMACANDLEARNNULLFWDf 35240
#define MYBMACANDLEARNNULLSNPf 35241
#define MYBMACPARSERPMFPROFILEf 35242
#define MYBMACUCLSBBITMAPf 35243
#define MYBMACUCMSBf 35244
#define MYBMACUNKNOWNISIDFWDf 35245
#define MYBMACUNKNOWNISIDSNPf 35246
#define MYMACANDARPFWDf 35247
#define MYMACANDARPSNPf 35248
#define MYMACANDIPDISABLEFWDf 35249
#define MYMACANDIPDISABLESNPf 35250
#define MYMACANDMPLSDISABLEFWDf 35251
#define MYMACANDMPLSDISABLESNPf 35252
#define MYMACANDUNKNOWNL3FWDf 35253
#define MYMACANDUNKNOWNL3SNPf 35254
#define MYMACLSBf 35255
#define MYMACMSBf 35256
#define MY_ARP_IP_1f 35257
#define MY_ARP_IP_2f 35258
#define MY_BMAC_AND_LEARN_NULL_FWDf 35259
#define MY_BMAC_AND_LEARN_NULL_SNPf 35260
#define MY_BMAC_MC_CONTINUE_FWDf 35261
#define MY_BMAC_MC_CONTINUE_SNPf 35262
#define MY_BMAC_UNKNOWN_ISID_FWDf 35263
#define MY_BMAC_UNKNOWN_ISID_SNPf 35264
#define MY_B_MAC_LSB_BITMAPf 35265
#define MY_B_MAC_MCf 35266
#define MY_B_MAC_MC_MASKf 35267
#define MY_B_MAC_MSBf 35268
#define MY_CFM_MAC_TABLE_INITIATE_PAR_ERRf 35269
#define MY_CFM_MAC_TABLE_PARITY_ERR_MASKf 35270
#define MY_MACf 35271
#define MY_MAC_AND_ARP_FWDf 35272
#define MY_MAC_AND_ARP_SNPf 35273
#define MY_MAC_AND_IP_DISABLE_FWDf 35274
#define MY_MAC_AND_IP_DISABLE_SNPf 35275
#define MY_MAC_AND_MPLS_DISABLE_FWDf 35276
#define MY_MAC_AND_MPLS_DISABLE_SNPf 35277
#define MY_MAC_AND_UNKNOWN_L_3_FWDf 35278
#define MY_MAC_AND_UNKNOWN_L_3_SNPf 35279
#define MY_MAC_MASKf 35280
#define MY_MAC_VALIDf 35281
#define MY_MODIDf 35282
#define MY_PORT_NUMf 35283
#define MY_RXf 35284
#define MY_STATION_DATA_PARITY_ENf 35285
#define MY_STATION_DATA_PAR_INTRf 35286
#define MY_STATION_DATA_PMf 35287
#define MY_STATION_DATA_TMf 35288
#define MY_STATION_HIT_AND_ENABLEDf 35289
#define MY_STATION_HIT_STATUSf 35290
#define MY_STATION_TCAM_DATA_ONLY_CORRUPT_ENf 35291
#define MY_STATION_TCAM_DATA_ONLY_PAR_ENf 35292
#define MY_STATION_TCAM_DATA_ONLY_PAR_ERRf 35293
#define MY_STATION_TCAM_DATA_ONLY_PMf 35294
#define MY_STATION_TCAM_DATA_ONLY_TMf 35295
#define MY_STATION_TCAM_ENTRY_ONLY_TMf 35296
#define MY_TRILL_NICKNAMEf 35297
#define MY_TRILL_NICKNAME_0f 35298
#define MY_TRILL_NICKNAME_1f 35299
#define MY_TRILL_NICKNAME_2f 35300
#define MY_TRILL_NICKNAME_3f 35301
#define MY_TXf 35302
#define M_24L_MODEf 35303
#define M_ENABLEf 35304
#define M_TABLE_LAST_UPDATE_FAP_IDf 35305
#define M_TABLE_LAST_UPDATE_LINK_NUMf 35306
#define NACKf 35307
#define NACK_FATALf 35308
#define NAKf 35309
#define NAMESPACEf 35310
#define NAND_8KB_PAGE_SUPPORTf 35311
#define NAND_RB_Bf 35312
#define NAND_S0_SECURITYf 35313
#define NAND_WPf 35314
#define NAT__BFD_ENABLEf 35315
#define NAT__CLASS_IDf 35316
#define NAT__DATA_0f 35317
#define NAT__DATA_1f 35318
#define NAT__DST_DISCARDf 35319
#define NAT__ECMPf 35320
#define NAT__ECMP_PTRf 35321
#define NAT__HASH_LSBf 35322
#define NAT__IP_ADDRf 35323
#define NAT__IP_PROTOf 35324
#define NAT__KEY_0f 35325
#define NAT__L4_DEST_PORTf 35326
#define NAT__L4_VALIDf 35327
#define NAT__LOCAL_ADDRESSf 35328
#define NAT__NEXT_HOP_INDEXf 35329
#define NAT__PACKET_EDIT_ENTRY_SELf 35330
#define NAT__PACKET_EDIT_IDXf 35331
#define NAT__PRIf 35332
#define NAT__RESERVED_0f 35333
#define NAT__RESERVED_1f 35334
#define NAT__RPEf 35335
#define NAT__RSVD_NEXT_HOP_INDEXf 35336
#define NAT__RSVD_VRF_IDf 35337
#define NAT__VRF_IDf 35338
#define NATIVE_ARPf 35339
#define NATIVE_VSIf 35340
#define NAT_ENABLEf 35341
#define NAT_FRAGMENTS_COPY_TOCPUf 35342
#define NAT_OTHER_COPY_TOCPUf 35343
#define NAT_PACKET_EDIT_ENTRY_SELf 35344
#define NAT_PACKET_EDIT_IDXf 35345
#define NAT_REALM_CROSSING_ICMP_COPY_TOCPUf 35346
#define NAT_TYPE_NAPTf 35347
#define NBIINITf 35348
#define NBIINTMASKf 35349
#define NBIINTREGf 35350
#define NBIRESETf 35351
#define NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTf 35352
#define NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTMASKf 35353
#define NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTf 35354
#define NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTMASKf 35355
#define NBI_INITf 35356
#define NBI_RESETf 35357
#define NBI_THROWN_BURSTS_COUNTERS_0_75P_INTERRUPTf 35358
#define NBI_THROWN_BURSTS_COUNTERS_0_75P_INT_MASKERRUPTf 35359
#define NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTf 35360
#define NBI_WITHOUT_ILKN_PORTS_RSTNf 35361
#define NDIVf 35362
#define NDIV_40LP_HIf 35363
#define NDIV_40LP_LOf 35364
#define NDIV_DITHER_MFBf 35365
#define NDIV_FRACf 35366
#define NDIV_INTf 35367
#define NDIV_MODEf 35368
#define NDIV_PWRDNf 35369
#define NDIV_RELOCKf 35370
#define NDPf 35371
#define NDRIVER_PVT_DONEf 35372
#define ND_COMPf 35373
#define ND_DONEf 35374
#define ND_PKT_DROPf 35375
#define ND_PKT_TO_CPUf 35376
#define NEIGHBOR_DISCf 35377
#define NETWORK_GROUPf 35378
#define NETWORK_HEADERS_VALUE_1_OFFSETf 35379
#define NETWORK_HEADERS_VALUE_2_OFFSETf 35380
#define NETWORK_OFFSETf 35381
#define NETWORK_PORTf 35382
#define NEVER_ADD_PPH_LEARN_EXTf 35383
#define NEWDSCP_TOSf 35384
#define NEWHEADERSIZEf 35385
#define NEWPRIf 35386
#define NEWQPf 35387
#define NEW_CFIf 35388
#define NEW_CFI_0f 35389
#define NEW_CFI_1f 35390
#define NEW_CFI_2f 35391
#define NEW_CFI_3f 35392
#define NEW_CNGf 35393
#define NEW_COSf 35394
#define NEW_CPU_COSf 35395
#define NEW_DA_ERRf 35396
#define NEW_DA_ERR_MASKf 35397
#define NEW_DOT1Pf 35398
#define NEW_DSCPf 35399
#define NEW_FLOWf 35400
#define NEW_ICFIf 35401
#define NEW_INNER_CFIf 35402
#define NEW_INNER_DOT1Pf 35403
#define NEW_INNER_VLANf 35404
#define NEW_INT_PRIf 35405
#define NEW_INT_PRIORITYf 35406
#define NEW_IPRIf 35407
#define NEW_IPRI_ICFIf 35408
#define NEW_IRPEf 35409
#define NEW_IVIDf 35410
#define NEW_IVID_SPAREf 35411
#define NEW_IVID_SVPGf 35412
#define NEW_IVID_SVPG_SELf 35413
#define NEW_L3_LASTf 35414
#define NEW_MAX_LATENCYf 35415
#define NEW_OCFIf 35416
#define NEW_OPRIf 35417
#define NEW_OPRI_OCFIf 35418
#define NEW_ORPEf 35419
#define NEW_OTAG_VPTAGf 35420
#define NEW_OTAG_VPTAG_SELf 35421
#define NEW_OUTER_CFIf 35422
#define NEW_OUTER_DOT1Pf 35423
#define NEW_OUTER_VLANf 35424
#define NEW_OVIDf 35425
#define NEW_PKT_PRIORITYf 35426
#define NEW_PRIf 35427
#define NEW_PRIORITYf 35428
#define NEW_PRI_0f 35429
#define NEW_PRI_1f 35430
#define NEW_PRI_2f 35431
#define NEW_PRI_3f 35432
#define NEW_REPL_HEAD_PTRf 35433
#define NEW_TCP_FLAGSf 35434
#define NEW_TTLf 35435
#define NEW_VIDf 35436
#define NEW_VLANf 35437
#define NEW_VLAN_IDf 35438
#define NEW_VPTAGf 35439
#define NEXTADDRBASEf 35440
#define NEXTPTRf 35441
#define NEXT_ADDR_BASEf 35442
#define NEXT_BPTRf 35443
#define NEXT_BUFFERf 35444
#define NEXT_CELL_ENDf 35445
#define NEXT_CELL_EOPf 35446
#define NEXT_CELL_LASTf 35447
#define NEXT_CELL_PTRf 35448
#define NEXT_CELL_PURGEDf 35449
#define NEXT_CELL_SHAREDf 35450
#define NEXT_FRAG_PKTf 35451
#define NEXT_HOPf 35452
#define NEXT_HOP_INDEXf 35453
#define NEXT_HOP_INDEX0f 35454
#define NEXT_HOP_INDEX1f 35455
#define NEXT_HOP_INDEX_0f 35456
#define NEXT_HOP_INDEX_1f 35457
#define NEXT_HOP_INDEX_2f 35458
#define NEXT_HOP_INDEX_3f 35459
#define NEXT_HOP_INDEX_RESERVEDf 35460
#define NEXT_HOP_INDEX_UNUSEDf 35461
#define NEXT_HOP_INDEX_UNUSED_0f 35462
#define NEXT_HOP_INDEX_UNUSED_1f 35463
#define NEXT_HOP_INDEX_UNUSED_2f 35464
#define NEXT_HOP_INDEX_UNUSED_3f 35465
#define NEXT_HOP_PDA_CTRL0f 35466
#define NEXT_HOP_PDA_CTRL1f 35467
#define NEXT_HOP_PDA_CTRL2f 35468
#define NEXT_HOP_PDA_CTRL3f 35469
#define NEXT_HOP_PDA_CTRL4f 35470
#define NEXT_HOP_PDA_CTRL5f 35471
#define NEXT_HOP_PDA_CTRL6f 35472
#define NEXT_HOP_PDA_CTRL7f 35473
#define NEXT_HOP_TMf 35474
#define NEXT_HOP_WWf 35475
#define NEXT_IP_CELLf 35476
#define NEXT_PACKET_NUMf 35477
#define NEXT_PAGEf 35478
#define NEXT_PAGE_CORRECTED_ERROR_Af 35479
#define NEXT_PAGE_CORRECTED_ERROR_A_DISINTf 35480
#define NEXT_PAGE_DISABLE_ECCf 35481
#define NEXT_PAGE_ERROR_ADDR_Af 35482
#define NEXT_PAGE_FORCE_ECC_ERROR_Af 35483
#define NEXT_PAGE_FORCE_ECC_ERROR_Bf 35484
#define NEXT_PAGE_MEM_INITf 35485
#define NEXT_PAGE_MEM_INIT_DONEf 35486
#define NEXT_PAGE_TMA_MEM0f 35487
#define NEXT_PAGE_TMA_MEM1f 35488
#define NEXT_PAGE_TMB_MEM0f 35489
#define NEXT_PAGE_TMB_MEM1f 35490
#define NEXT_PAGE_UNCORRECTED_ERROR_Af 35491
#define NEXT_PAGE_UNCORRECTED_ERROR_A_DISINTf 35492
#define NEXT_PKTf 35493
#define NEXT_PKT_PTRf 35494
#define NEXT_PKT_SCPf 35495
#define NEXT_PKT_SHORT_SCPf 35496
#define NEXT_PNf 35497
#define NEXT_POINTERf 35498
#define NEXT_PRIf 35499
#define NEXT_PROTOCOLf 35500
#define NEXT_PTRf 35501
#define NEXT_QBLOCK_PTRf 35502
#define NEXT_SCPf 35503
#define NEXT_TABLEf 35504
#define NEXT_XQ_POINTERf 35505
#define NEXT_XQ_POINTER_ECCf 35506
#define NFLASHPRESENTf 35507
#define NFULL_THRESHOLDf 35508
#define NHIf 35509
#define NHI_GROUPf 35510
#define NHI_GROUP_ENf 35511
#define NHI_OFFSETf 35512
#define NHI_PMf 35513
#define NHI_TMf 35514
#define NHOP_INDEXf 35515
#define NHOP_PAR_ERRf 35516
#define NH_OFFSETf 35517
#define NIC_SMB_ADDR0f 35518
#define NIC_SMB_ADDR1f 35519
#define NIC_SMB_ADDR2f 35520
#define NIC_SMB_ADDR3f 35521
#define NIDENf 35522
#define NIFAFFCf 35523
#define NIFAFFCSELf 35524
#define NIFAFLOWCONTROLf 35525
#define NIFANOFRAGf 35526
#define NIFBFLOWCONTROLf 35527
#define NIFBNOFRAGf 35528
#define NIFCANCELENf 35529
#define NIFCHANNELTOCHECKBWf 35530
#define NIFCLSBFCf 35531
#define NIFCLSBFCSELf 35532
#define NIFCLSBTOSCHHRMASKf 35533
#define NIFCLSBVSQSRCSELf 35534
#define NIFERRORINDICATIONf 35535
#define NIFMAL0SPRCALLENAf 35536
#define NIFMAL0SPRCALLENBf 35537
#define NIFMAL0SPRMAXBURSTAf 35538
#define NIFMAL0SPRMAXBURSTBf 35539
#define NIFMAL0SPRRATEAf 35540
#define NIFMAL0SPRRATEBf 35541
#define NIFMAL10SPRCALLENAf 35542
#define NIFMAL10SPRCALLENBf 35543
#define NIFMAL10SPRMAXBURSTAf 35544
#define NIFMAL10SPRMAXBURSTBf 35545
#define NIFMAL10SPRRATEAf 35546
#define NIFMAL10SPRRATEBf 35547
#define NIFMAL11SPRCALLENAf 35548
#define NIFMAL11SPRCALLENBf 35549
#define NIFMAL11SPRMAXBURSTAf 35550
#define NIFMAL11SPRMAXBURSTBf 35551
#define NIFMAL11SPRRATEAf 35552
#define NIFMAL11SPRRATEBf 35553
#define NIFMAL12SPRCALLENAf 35554
#define NIFMAL12SPRCALLENBf 35555
#define NIFMAL12SPRMAXBURSTAf 35556
#define NIFMAL12SPRMAXBURSTBf 35557
#define NIFMAL12SPRRATEAf 35558
#define NIFMAL12SPRRATEBf 35559
#define NIFMAL13SPRCALLENAf 35560
#define NIFMAL13SPRCALLENBf 35561
#define NIFMAL13SPRMAXBURSTAf 35562
#define NIFMAL13SPRMAXBURSTBf 35563
#define NIFMAL13SPRRATEAf 35564
#define NIFMAL13SPRRATEBf 35565
#define NIFMAL14SPRCALLENAf 35566
#define NIFMAL14SPRCALLENBf 35567
#define NIFMAL14SPRMAXBURSTAf 35568
#define NIFMAL14SPRMAXBURSTBf 35569
#define NIFMAL14SPRRATEAf 35570
#define NIFMAL14SPRRATEBf 35571
#define NIFMAL15SPRCALLENAf 35572
#define NIFMAL15SPRCALLENBf 35573
#define NIFMAL15SPRMAXBURSTAf 35574
#define NIFMAL15SPRMAXBURSTBf 35575
#define NIFMAL15SPRRATEAf 35576
#define NIFMAL15SPRRATEBf 35577
#define NIFMAL1SPRCALLENAf 35578
#define NIFMAL1SPRCALLENBf 35579
#define NIFMAL1SPRMAXBURSTAf 35580
#define NIFMAL1SPRMAXBURSTBf 35581
#define NIFMAL1SPRRATEAf 35582
#define NIFMAL1SPRRATEBf 35583
#define NIFMAL2SPRCALLENAf 35584
#define NIFMAL2SPRCALLENBf 35585
#define NIFMAL2SPRMAXBURSTAf 35586
#define NIFMAL2SPRMAXBURSTBf 35587
#define NIFMAL2SPRRATEAf 35588
#define NIFMAL2SPRRATEBf 35589
#define NIFMAL3SPRCALLENAf 35590
#define NIFMAL3SPRCALLENBf 35591
#define NIFMAL3SPRMAXBURSTAf 35592
#define NIFMAL3SPRMAXBURSTBf 35593
#define NIFMAL3SPRRATEAf 35594
#define NIFMAL3SPRRATEBf 35595
#define NIFMAL4SPRCALLENAf 35596
#define NIFMAL4SPRCALLENBf 35597
#define NIFMAL4SPRMAXBURSTAf 35598
#define NIFMAL4SPRMAXBURSTBf 35599
#define NIFMAL4SPRRATEAf 35600
#define NIFMAL4SPRRATEBf 35601
#define NIFMAL5SPRCALLENAf 35602
#define NIFMAL5SPRCALLENBf 35603
#define NIFMAL5SPRMAXBURSTAf 35604
#define NIFMAL5SPRMAXBURSTBf 35605
#define NIFMAL5SPRRATEAf 35606
#define NIFMAL5SPRRATEBf 35607
#define NIFMAL6SPRCALLENAf 35608
#define NIFMAL6SPRCALLENBf 35609
#define NIFMAL6SPRMAXBURSTAf 35610
#define NIFMAL6SPRMAXBURSTBf 35611
#define NIFMAL6SPRRATEAf 35612
#define NIFMAL6SPRRATEBf 35613
#define NIFMAL7SPRCALLENAf 35614
#define NIFMAL7SPRCALLENBf 35615
#define NIFMAL7SPRMAXBURSTAf 35616
#define NIFMAL7SPRMAXBURSTBf 35617
#define NIFMAL7SPRRATEAf 35618
#define NIFMAL7SPRRATEBf 35619
#define NIFMAL8SPRCALLENAf 35620
#define NIFMAL8SPRCALLENBf 35621
#define NIFMAL8SPRMAXBURSTAf 35622
#define NIFMAL8SPRMAXBURSTBf 35623
#define NIFMAL8SPRRATEAf 35624
#define NIFMAL8SPRRATEBf 35625
#define NIFMAL9SPRCALLENAf 35626
#define NIFMAL9SPRCALLENBf 35627
#define NIFMAL9SPRMAXBURSTAf 35628
#define NIFMAL9SPRMAXBURSTBf 35629
#define NIFMAL9SPRRATEAf 35630
#define NIFMAL9SPRRATEBf 35631
#define NIFPACKETSIZEERRf 35632
#define NIFPACKETSIZEERRMASKf 35633
#define NIFPHYSICALERRf 35634
#define NIFPHYSICALERRCOUNTERf 35635
#define NIFPHYSICALERRMASKf 35636
#define NIFPORTISSGMII_2_5f 35637
#define NIFPORTTOCHECKBWf 35638
#define NIFRXFIFOOVFf 35639
#define NIFRXFIFOOVFMASKf 35640
#define NIFSPOVRCPUf 35641
#define NIFSPOVRRCYf 35642
#define NIFTXINITCREDITSf 35643
#define NIFXXPORT_IDf 35644
#define NIF_0_3___16_19___32_35___48_51_RATES_CHNIFf 35645
#define NIF_AF_FC_STATUSf 35646
#define NIF_CANCEL_EN_1f 35647
#define NIF_CANCEL_EN_2f 35648
#define NIF_CANCEL_EN_3f 35649
#define NIF_CANCEL_EN_4f 35650
#define NIF_CHANNEL_TO_CHECK_BWf 35651
#define NIF_CONNECT_XLP_1_TO_NBIf 35652
#define NIF_CREDITSf 35653
#define NIF_CREDITS_OVFf 35654
#define NIF_CTXT_MAP_INITIATE_PAR_ERRf 35655
#define NIF_CTXT_MAP_PARITY_ERR_MASKf 35656
#define NIF_ERROR_INDICATIONf 35657
#define NIF_ERR_64_BYTES_PACKf 35658
#define NIF_ERR_64_BYTES_PACK_MASKf 35659
#define NIF_ERR_DATA_ARRIVEDf 35660
#define NIF_ERR_DATA_ARRIVED_MASKf 35661
#define NIF_ERR_PACKET_SIZEf 35662
#define NIF_ERR_PACKET_SIZE_MASKf 35663
#define NIF_FAST_PORT_ENf 35664
#define NIF_FLOW_CONTROLf 35665
#define NIF_FORCE_PAUSEf 35666
#define NIF_IFC_DELAYf 35667
#define NIF_IFC_SOP_ONLY_DELAYf 35668
#define NIF_MUB_STATUSf 35669
#define NIF_NO_FRAGf 35670
#define NIF_PACKET_COUNTERf 35671
#define NIF_PFC_MAP_INITIATE_PAR_ERRf 35672
#define NIF_PFC_MAP_PARITY_ERR_MASKf 35673
#define NIF_PFC_STATUSf 35674
#define NIF_PFC_STATUS_SELf 35675
#define NIF_PHYSICAL_ERRf 35676
#define NIF_PHYSICAL_ERR_COUNTERf 35677
#define NIF_PHYSICAL_ERR_MASKf 35678
#define NIF_PORTf 35679
#define NIF_PORT_TO_CHECK_BWf 35680
#define NIF_PORT_TO_CTXT_BIT_MAP_INITIATE_PAR_ERRf 35681
#define NIF_PORT_TO_CTXT_BIT_MAP_PARITY_ERR_MASKf 35682
#define NIF_PORT_VALIDf 35683
#define NIF_RT_STATUSf 35684
#define NIF_RX_FIFO_OVFf 35685
#define NIF_RX_FIFO_OVF_MASKf 35686
#define NIF_SHAPER_GRANT_SIZEf 35687
#define NIF_SHAPER_MAX_BURSTf 35688
#define NIF_SHAPER_TIMER_CYCLESf 35689
#define NIF_SP_OVR_CPUf 35690
#define NIF_SP_OVR_RCYf 35691
#define NIF_TX_FIFO_FULLf 35692
#define NIF_TX_FIFO_FULL_MASKf 35693
#define NIF_TX_INIT_CREDITSf 35694
#define NIP_L3ERR_TOCPUf 35695
#define NIV_DISCARD_CPU_COSf 35696
#define NIV_DISCARD_TOCPUf 35697
#define NIV_ERROR_DROP_PAR_ERRf 35698
#define NIV_FORWARDING_DROP_PAR_ERRf 35699
#define NIV_FORWARDING_DROP_TOCPUf 35700
#define NIV_NAMESPACEf 35701
#define NIV_PRUNE_DROPf 35702
#define NIV_PRUNE_ENABLEf 35703
#define NIV_RPF_CHECK_ENABLEf 35704
#define NIV_RPF_CHECK_FAIL_TOCPUf 35705
#define NIV_UPLINK_PORTf 35706
#define NIV_VIF_IDf 35707
#define NIV_VIF_LOOKUP_ENABLEf 35708
#define NIV_VLAN_TAGGED_PAR_ERRf 35709
#define NL7K_350_MODEf 35710
#define NLF_0_UNUSEDf 35711
#define NLF_FORWARDING_ENABLEf 35712
#define NLF_MASKf 35713
#define NLF_PORT_NUMf 35714
#define NLF_STATUSf 35715
#define NLP_STARTCNTf 35716
#define NMP_PRIf 35717
#define NNI_PORTf 35718
#define NOACKf 35719
#define NOCOPY_ON_OVERFLOWf 35720
#define NOCPf 35721
#define NODE_IDf 35722
#define NODE_LEVELf 35723
#define NODE_PROFILE_PTRf 35724
#define NODE_TYPEf 35725
#define NOFABCRCf 35726
#define NOHEAD_DPf 35727
#define NOHEAD_ECNf 35728
#define NOHEAD_ECTf 35729
#define NOHEAD_LBIDf 35730
#define NOHEAD_LEN_ADJ_IDXf 35731
#define NOHEAD_MCf 35732
#define NOHEAD_QUEUEf 35733
#define NOHEAD_SIDf 35734
#define NOHEAD_Tf 35735
#define NOHEAD_TYPEf 35736
#define NOMEMREPAIRMODEf 35737
#define NONAUTHORIZEDMODE_8021Xf 35738
#define NONCH_SCM_INITIATE_PAR_ERRf 35739
#define NONCH_SCM_PARITY_ERR_MASKf 35740
#define NONCH_SPR_CAL_LEN_Af 35741
#define NONCH_SPR_CAL_LEN_Bf 35742
#define NONCH_SPR_MAX_BURST_Af 35743
#define NONCH_SPR_MAX_BURST_Bf 35744
#define NONCH_SPR_RATE_Af 35745
#define NONCH_SPR_RATE_Bf 35746
#define NONCPU_CELL_WAIT_COUNTf 35747
#define NONEMPTYf 35748
#define NONEMPTY_DISINTf 35749
#define NONETHERNETMETERPOINTERf 35750
#define NONFRAGMCNTf 35751
#define NONSECURE_INT_ACCESSf 35752
#define NONSECURE_INVASIVE_DEBUGf 35753
#define NONSECURE_LOCKDOWNf 35754
#define NONSECURE_NONINVASIVE_DEBUGf 35755
#define NONSTATICMOVE_TOCPUf 35756
#define NONTCP_DROPENDPOINTf 35757
#define NONTCP_DROPSTARTPOINTf 35758
#define NONTCP_DROP_THDf 35759
#define NONTCP_MAXDROPRATEf 35760
#define NONTCP_RED_DROP_THDf 35761
#define NONTCP_YELLOW_DROP_THDf 35762
#define NONUCAST_PRUNE_DROPf 35763
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_ENf 35764
#define NONUCAST_TRUNK_BLOCK_MASK_PAR_ERRf 35765
#define NONUCAST_TRUNK_BLOCK_MASK_PDAf 35766
#define NONUCAST_TRUNK_BLOCK_MASK_PMf 35767
#define NONUCAST_TRUNK_BLOCK_MASK_TMf 35768
#define NONUC_SERVICE_QUEUING_ENABLEf 35769
#define NONUC_VLAN_SHAPING_ENABLEf 35770
#define NONZERO_CBLOCKSf 35771
#define NON_AUTHORIZED_MODE_8021Xf 35772
#define NON_BROADREACH_SPEED_MODEf 35773
#define NON_EOF_PADDED_FRAGMENTf 35774
#define NON_EOF_PADDED_FRAGMENT_MASKf 35775
#define NON_ETHERNET_METER_POINTERf 35776
#define NON_FRAGMENT_MASKf 35777
#define NON_MATCH_CNTf 35778
#define NON_PROFILED_ACTIONSf 35779
#define NON_REPAIRABLE_ADDRESSf 35780
#define NON_REPAIRABLE_INTERRUPTf 35781
#define NON_SBUSf 35782
#define NON_TDM_LFSR_VALUEf 35783
#define NON_TDM_LINK_MASKf 35784
#define NON_TRILL_PKT_DROPf 35785
#define NON_UC_EM_MTP_INDEXf 35786
#define NON_UC_EM_MTP_INDEX0f 35787
#define NON_UC_EM_MTP_INDEX1f 35788
#define NON_UC_EM_MTP_INDEX2f 35789
#define NON_UC_EM_MTP_INDEX3f 35790
#define NON_UC_TRUNK_HASH_DST_ENABLEf 35791
#define NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf 35792
#define NON_UC_TRUNK_HASH_SRC_ENABLEf 35793
#define NON_UC_TRUNK_HASH_USE_RTAG7f 35794
#define NOPRIf 35795
#define NOP_CLOCKSf 35796
#define NOP_PRE_PSTf 35797
#define NORESTARTf 35798
#define NORMALIZEf 35799
#define NORMTOSLOWMSGTHf 35800
#define NORM_TO_SLOW_MSG_THf 35801
#define NOT_ACTIVE_IN_LLSf 35802
#define NOT_ACTIVE_IN_LLS_0f 35803
#define NOT_ACTIVE_IN_LLS_1f 35804
#define NOT_ACTIVE_IN_LLS_2f 35805
#define NOT_ACTIVE_IN_LLS_3f 35806
#define NOT_EMPTYf 35807
#define NOT_EMPTY_0f 35808
#define NOT_EMPTY_1f 35809
#define NOT_EMPTY_2f 35810
#define NOT_EMPTY_3f 35811
#define NOT_FOUND_SNOOP_STRENGTHf 35812
#define NOT_FOUND_TRAP_CODEf 35813
#define NOT_FOUND_TRAP_STRENGTHf 35814
#define NOT_SEARCHf 35815
#define NOT_USEDf 35816
#define NOT_VLAN_MEMBER_DROPf 35817
#define NOVSITRANSLATIONDISCARDf 35818
#define NOW_LOCKEDf 35819
#define NO_BOFFf 35820
#define NO_CMD_INITf 35821
#define NO_CONNECTf 35822
#define NO_DQS_RDf 35823
#define NO_EOPf 35824
#define NO_FAB_CRCf 35825
#define NO_LGTH_CHECKf 35826
#define NO_MEMORY_DMf 35827
#define NO_PKT_MODf 35828
#define NO_PWRDWNf 35829
#define NO_SOM_FOR_CRC_HCFCf 35830
#define NO_SOM_FOR_CRC_LLFCf 35831
#define NO_SOP_FOR_CRC_HGf 35832
#define NO_SW_COPYf 35833
#define NO_USE_1f 35834
#define NPAGESf 35835
#define NPSf 35836
#define NRDYTH0f 35837
#define NRDYTH1f 35838
#define NRDYTH2f 35839
#define NRDYTH3f 35840
#define NRDYTH4f 35841
#define NRDYTH5f 35842
#define NRDYTH6f 35843
#define NRDYTH7f 35844
#define NRDYTHSELf 35845
#define NRDY_TH_0f 35846
#define NRDY_TH_1f 35847
#define NRDY_TH_2f 35848
#define NRDY_TH_3f 35849
#define NRDY_TH_4f 35850
#define NRDY_TH_5f 35851
#define NRDY_TH_6f 35852
#define NRDY_TH_7f 35853
#define NRDY_TH_SELf 35854
#define NSf 35855
#define NS_COUNTf 35856
#define NS_INVALID_CHILD_NUMf 35857
#define NS_INVLAID_CHILD_NUM_DISINTf 35858
#define NS_RST_Lf 35859
#define NS_TIMEf 35860
#define NS_VALUEf 35861
#define NTH_CAPTf 35862
#define NTH_CAPTUREf 35863
#define NULL_FIELDf 35864
#define NULL_GRANTf 35865
#define NULL_MASKf 35866
#define NULL_MVR_DROP_COUNTf 35867
#define NULL_REPL_PKTf 35868
#define NULL_REPL_PKT_MASKf 35869
#define NULL_VALUEf 35870
#define NUMBEROFADDRESSf 35871
#define NUMBEROFDATABYTESf 35872
#define NUMBEROFWAITCYCLESf 35873
#define NUMBER_OF_FREE_ENTRIESf 35874
#define NUMBER_OF_RMEPSf 35875
#define NUMBYTESf 35876
#define NUMCOLSf 35877
#define NUMTHROWNBURSTSCOUNTER75PRX0PORT0INTMASKf 35878
#define NUMTHROWNBURSTSCOUNTER75PRX0PORT1INTMASKf 35879
#define NUMTHROWNBURSTSCOUNTER75PRX0PORT2INTMASKf 35880
#define NUMTHROWNBURSTSCOUNTER75PRX0PORT3INTMASKf 35881
#define NUMTHROWNBURSTSCOUNTER75PRX10PORT0INTMASKf 35882
#define NUMTHROWNBURSTSCOUNTER75PRX10PORT1INTMASKf 35883
#define NUMTHROWNBURSTSCOUNTER75PRX10PORT2INTMASKf 35884
#define NUMTHROWNBURSTSCOUNTER75PRX10PORT3INTMASKf 35885
#define NUMTHROWNBURSTSCOUNTER75PRX11PORT0INTMASKf 35886
#define NUMTHROWNBURSTSCOUNTER75PRX11PORT1INTMASKf 35887
#define NUMTHROWNBURSTSCOUNTER75PRX11PORT2INTMASKf 35888
#define NUMTHROWNBURSTSCOUNTER75PRX11PORT3INTMASKf 35889
#define NUMTHROWNBURSTSCOUNTER75PRX12PORT0INTMASKf 35890
#define NUMTHROWNBURSTSCOUNTER75PRX12PORT1INTMASKf 35891
#define NUMTHROWNBURSTSCOUNTER75PRX12PORT2INTMASKf 35892
#define NUMTHROWNBURSTSCOUNTER75PRX12PORT3INTMASKf 35893
#define NUMTHROWNBURSTSCOUNTER75PRX13PORT0INTMASKf 35894
#define NUMTHROWNBURSTSCOUNTER75PRX13PORT1INTMASKf 35895
#define NUMTHROWNBURSTSCOUNTER75PRX13PORT2INTMASKf 35896
#define NUMTHROWNBURSTSCOUNTER75PRX13PORT3INTMASKf 35897
#define NUMTHROWNBURSTSCOUNTER75PRX14PORT0INTMASKf 35898
#define NUMTHROWNBURSTSCOUNTER75PRX14PORT1INTMASKf 35899
#define NUMTHROWNBURSTSCOUNTER75PRX14PORT2INTMASKf 35900
#define NUMTHROWNBURSTSCOUNTER75PRX14PORT3INTMASKf 35901
#define NUMTHROWNBURSTSCOUNTER75PRX15PORT0INTMASKf 35902
#define NUMTHROWNBURSTSCOUNTER75PRX15PORT1INTMASKf 35903
#define NUMTHROWNBURSTSCOUNTER75PRX15PORT2INTMASKf 35904
#define NUMTHROWNBURSTSCOUNTER75PRX15PORT3INTMASKf 35905
#define NUMTHROWNBURSTSCOUNTER75PRX1PORT0INTMASKf 35906
#define NUMTHROWNBURSTSCOUNTER75PRX1PORT1INTMASKf 35907
#define NUMTHROWNBURSTSCOUNTER75PRX1PORT2INTMASKf 35908
#define NUMTHROWNBURSTSCOUNTER75PRX1PORT3INTMASKf 35909
#define NUMTHROWNBURSTSCOUNTER75PRX2PORT0INTMASKf 35910
#define NUMTHROWNBURSTSCOUNTER75PRX2PORT1INTMASKf 35911
#define NUMTHROWNBURSTSCOUNTER75PRX2PORT2INTMASKf 35912
#define NUMTHROWNBURSTSCOUNTER75PRX2PORT3INTMASKf 35913
#define NUMTHROWNBURSTSCOUNTER75PRX3PORT0INTMASKf 35914
#define NUMTHROWNBURSTSCOUNTER75PRX3PORT1INTMASKf 35915
#define NUMTHROWNBURSTSCOUNTER75PRX3PORT2INTMASKf 35916
#define NUMTHROWNBURSTSCOUNTER75PRX3PORT3INTMASKf 35917
#define NUMTHROWNBURSTSCOUNTER75PRX4PORT0INTMASKf 35918
#define NUMTHROWNBURSTSCOUNTER75PRX4PORT1INTMASKf 35919
#define NUMTHROWNBURSTSCOUNTER75PRX4PORT2INTMASKf 35920
#define NUMTHROWNBURSTSCOUNTER75PRX4PORT3INTMASKf 35921
#define NUMTHROWNBURSTSCOUNTER75PRX5PORT0INTMASKf 35922
#define NUMTHROWNBURSTSCOUNTER75PRX5PORT1INTMASKf 35923
#define NUMTHROWNBURSTSCOUNTER75PRX5PORT2INTMASKf 35924
#define NUMTHROWNBURSTSCOUNTER75PRX5PORT3INTMASKf 35925
#define NUMTHROWNBURSTSCOUNTER75PRX6PORT0INTMASKf 35926
#define NUMTHROWNBURSTSCOUNTER75PRX6PORT1INTMASKf 35927
#define NUMTHROWNBURSTSCOUNTER75PRX6PORT2INTMASKf 35928
#define NUMTHROWNBURSTSCOUNTER75PRX6PORT3INTMASKf 35929
#define NUMTHROWNBURSTSCOUNTER75PRX7PORT0INTMASKf 35930
#define NUMTHROWNBURSTSCOUNTER75PRX7PORT1INTMASKf 35931
#define NUMTHROWNBURSTSCOUNTER75PRX7PORT2INTMASKf 35932
#define NUMTHROWNBURSTSCOUNTER75PRX7PORT3INTMASKf 35933
#define NUMTHROWNBURSTSCOUNTER75PRX8PORT0INTMASKf 35934
#define NUMTHROWNBURSTSCOUNTER75PRX8PORT1INTMASKf 35935
#define NUMTHROWNBURSTSCOUNTER75PRX8PORT2INTMASKf 35936
#define NUMTHROWNBURSTSCOUNTER75PRX8PORT3INTMASKf 35937
#define NUMTHROWNBURSTSCOUNTER75PRX9PORT0INTMASKf 35938
#define NUMTHROWNBURSTSCOUNTER75PRX9PORT1INTMASKf 35939
#define NUMTHROWNBURSTSCOUNTER75PRX9PORT2INTMASKf 35940
#define NUMTHROWNBURSTSCOUNTER75PRX9PORT3INTMASKf 35941
#define NUMTHROWNBURSTSCOUNTERRXILKNPORT0f 35942
#define NUMTHROWNBURSTSCOUNTERRXILKNPORT0OVFf 35943
#define NUMTHROWNBURSTSCOUNTERRXILKNPORT1f 35944
#define NUMTHROWNBURSTSCOUNTERRXILKNPORT1OVFf 35945
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT0f 35946
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT0OVFf 35947
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT1f 35948
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT1OVFf 35949
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT2f 35950
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT2OVFf 35951
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT3f 35952
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT3OVFf 35953
#define NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INTf 35954
#define NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INTf 35955
#define NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INTf 35956
#define NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INTf 35957
#define NUMTHROWNBURSTSCOUNTER_75PRX10PORT0INTf 35958
#define NUMTHROWNBURSTSCOUNTER_75PRX10PORT1INTf 35959
#define NUMTHROWNBURSTSCOUNTER_75PRX10PORT2INTf 35960
#define NUMTHROWNBURSTSCOUNTER_75PRX10PORT3INTf 35961
#define NUMTHROWNBURSTSCOUNTER_75PRX11PORT0INTf 35962
#define NUMTHROWNBURSTSCOUNTER_75PRX11PORT1INTf 35963
#define NUMTHROWNBURSTSCOUNTER_75PRX11PORT2INTf 35964
#define NUMTHROWNBURSTSCOUNTER_75PRX11PORT3INTf 35965
#define NUMTHROWNBURSTSCOUNTER_75PRX12PORT0INTf 35966
#define NUMTHROWNBURSTSCOUNTER_75PRX12PORT1INTf 35967
#define NUMTHROWNBURSTSCOUNTER_75PRX12PORT2INTf 35968
#define NUMTHROWNBURSTSCOUNTER_75PRX12PORT3INTf 35969
#define NUMTHROWNBURSTSCOUNTER_75PRX13PORT0INTf 35970
#define NUMTHROWNBURSTSCOUNTER_75PRX13PORT1INTf 35971
#define NUMTHROWNBURSTSCOUNTER_75PRX13PORT2INTf 35972
#define NUMTHROWNBURSTSCOUNTER_75PRX13PORT3INTf 35973
#define NUMTHROWNBURSTSCOUNTER_75PRX14PORT0INTf 35974
#define NUMTHROWNBURSTSCOUNTER_75PRX14PORT1INTf 35975
#define NUMTHROWNBURSTSCOUNTER_75PRX14PORT2INTf 35976
#define NUMTHROWNBURSTSCOUNTER_75PRX14PORT3INTf 35977
#define NUMTHROWNBURSTSCOUNTER_75PRX15PORT0INTf 35978
#define NUMTHROWNBURSTSCOUNTER_75PRX15PORT1INTf 35979
#define NUMTHROWNBURSTSCOUNTER_75PRX15PORT2INTf 35980
#define NUMTHROWNBURSTSCOUNTER_75PRX15PORT3INTf 35981
#define NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INTf 35982
#define NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INTf 35983
#define NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INTf 35984
#define NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INTf 35985
#define NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INTf 35986
#define NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INTf 35987
#define NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INTf 35988
#define NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INTf 35989
#define NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INTf 35990
#define NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INTf 35991
#define NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INTf 35992
#define NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INTf 35993
#define NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INTf 35994
#define NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INTf 35995
#define NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INTf 35996
#define NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INTf 35997
#define NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INTf 35998
#define NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INTf 35999
#define NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INTf 36000
#define NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INTf 36001
#define NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INTf 36002
#define NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INTf 36003
#define NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INTf 36004
#define NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INTf 36005
#define NUMTHROWNBURSTSCOUNTER_75PRX7PORT0INTf 36006
#define NUMTHROWNBURSTSCOUNTER_75PRX7PORT1INTf 36007
#define NUMTHROWNBURSTSCOUNTER_75PRX7PORT2INTf 36008
#define NUMTHROWNBURSTSCOUNTER_75PRX7PORT3INTf 36009
#define NUMTHROWNBURSTSCOUNTER_75PRX8PORT0INTf 36010
#define NUMTHROWNBURSTSCOUNTER_75PRX8PORT1INTf 36011
#define NUMTHROWNBURSTSCOUNTER_75PRX8PORT2INTf 36012
#define NUMTHROWNBURSTSCOUNTER_75PRX8PORT3INTf 36013
#define NUMTHROWNBURSTSCOUNTER_75PRX9PORT0INTf 36014
#define NUMTHROWNBURSTSCOUNTER_75PRX9PORT1INTf 36015
#define NUMTHROWNBURSTSCOUNTER_75PRX9PORT2INTf 36016
#define NUMTHROWNBURSTSCOUNTER_75PRX9PORT3INTf 36017
#define NUMWORDSf 36018
#define NUM_32BYTE_WRf 36019
#define NUM_32B_WRf 36020
#define NUM_BK2BK_CRWf 36021
#define NUM_BUFFSf 36022
#define NUM_BYTES_READf 36023
#define NUM_CHNLSf 36024
#define NUM_CISf 36025
#define NUM_CLOCKS_3P33_MSf 36026
#define NUM_COLSf 36027
#define NUM_COL_BITSf 36028
#define NUM_CPUSf 36029
#define NUM_CTRSf 36030
#define NUM_DWf 36031
#define NUM_DWORDS_CW0f 36032
#define NUM_DWORDS_CW1f 36033
#define NUM_DWORDS_CW2f 36034
#define NUM_ENTRIESf 36035
#define NUM_ENTRIES_PER_ROWf 36036
#define NUM_EVENTSf 36037
#define NUM_GRANTSf 36038
#define NUM_ICACHE_LINESf 36039
#define NUM_INDEX_ERRf 36040
#define NUM_INST_DOPSf 36041
#define NUM_NOPf 36042
#define NUM_OF_CREDITSf 36043
#define NUM_OF_DBUFFSf 36044
#define NUM_OF_ENTRIESf 36045
#define NUM_PAGES_READf 36046
#define NUM_PAGES_RESERVEDf 36047
#define NUM_PERIPH_REQf 36048
#define NUM_PORTSf 36049
#define NUM_PRE_DNOPSf 36050
#define NUM_PST_DNOPSf 36051
#define NUM_QCN_CNM_RECEIVED_DCMf 36052
#define NUM_QCN_CNM_RECEIVED_PARITY_ENf 36053
#define NUM_QCN_CNM_RECEIVED_PDAf 36054
#define NUM_QCN_CNM_RECEIVED_TMf 36055
#define NUM_Q_ENTRIES_ACT_DISABLEf 36056
#define NUM_R2W_NOPSf 36057
#define NUM_REFS_SATURATEDf 36058
#define NUM_REFS_SATURATED_DISINTf 36059
#define NUM_ROWS_PER_REGIONf 36060
#define NUM_SEGf 36061
#define NUM_TAGS_EMPTYf 36062
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_0_INTf 36063
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_0_INT_MASKf 36064
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_1_INTf 36065
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_1_INT_MASKf 36066
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_2_INTf 36067
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_2_INT_MASKf 36068
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_3_INTf 36069
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_3_INT_MASKf 36070
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_0_INTf 36071
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_0_INT_MASKf 36072
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_1_INTf 36073
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_1_INT_MASKf 36074
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_2_INTf 36075
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_2_INT_MASKf 36076
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_3_INTf 36077
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_3_INT_MASKf 36078
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_0_INTf 36079
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_0_INT_MASKf 36080
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_1_INTf 36081
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_1_INT_MASKf 36082
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_2_INTf 36083
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_2_INT_MASKf 36084
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_3_INTf 36085
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_3_INT_MASKf 36086
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_0_INTf 36087
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_0_INT_MASKf 36088
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_1_INTf 36089
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_1_INT_MASKf 36090
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_2_INTf 36091
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_2_INT_MASKf 36092
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_3_INTf 36093
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_3_INT_MASKf 36094
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_0_INTf 36095
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_0_INT_MASKf 36096
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_1_INTf 36097
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_1_INT_MASKf 36098
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_2_INTf 36099
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_2_INT_MASKf 36100
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_3_INTf 36101
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_3_INT_MASKf 36102
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_0_INTf 36103
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_0_INT_MASKf 36104
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_1_INTf 36105
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_1_INT_MASKf 36106
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_2_INTf 36107
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_2_INT_MASKf 36108
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_3_INTf 36109
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_3_INT_MASKf 36110
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_0_INTf 36111
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_0_INT_MASKf 36112
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_1_INTf 36113
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_1_INT_MASKf 36114
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_2_INTf 36115
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_2_INT_MASKf 36116
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_3_INTf 36117
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_3_INT_MASKf 36118
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_0_INTf 36119
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_0_INT_MASKf 36120
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_1_INTf 36121
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_1_INT_MASKf 36122
#define NUM_THROWN_BURSTS_COUNTER_RX_HRF_0f 36123
#define NUM_THROWN_BURSTS_COUNTER_RX_HRF_0_OVFf 36124
#define NUM_THROWN_BURSTS_COUNTER_RX_HRF_1f 36125
#define NUM_THROWN_BURSTS_COUNTER_RX_HRF_1_OVFf 36126
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_0f 36127
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_0_OVFf 36128
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_1f 36129
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_1_OVFf 36130
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_2f 36131
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_2_OVFf 36132
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_3f 36133
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_3_OVFf 36134
#define NUM_W2R_NOPSf 36135
#define NVM_SADBYPf 36136
#define NVM_TMf 36137
#define NWAYLINKSTATUSINTf 36138
#define NWAYLINKSTATUSINTENf 36139
#define NWAY_AUTO_POLLING_ENf 36140
#define NWKOFFSETADDf 36141
#define NXTFRAGNUMBERf 36142
#define NXTMAXPRIf 36143
#define NXTMAXPRI_MASKf 36144
#define NXTMAXPRI_VALUEf 36145
#define NXTPRIf 36146
#define NXTPRI_MASKf 36147
#define NXTPRI_VALUEf 36148
#define NXT_FRAG_NUMBERf 36149
#define NXT_HDR_TYPEf 36150
#define NXT_PTRf 36151
#define NYET_CONTROLf 36152
#define N_16f 36153
#define N_CCf 36154
#define N_ENTRYf 36155
#define N_PCCf 36156
#define N_PORTSf 36157
#define N_TABLEf 36158
#define OACf 36159
#define OAMA_INITIATE_PAR_ERRf 36160
#define OAMA_PARITY_ERR_MASKf 36161
#define OAMB_INITIATE_PAR_ERRf 36162
#define OAMB_PARITY_ERR_MASKf 36163
#define OAMP_CREDITSf 36164
#define OAMP_CREDITS_OVFf 36165
#define OAMP_ERR_DATA_ARRIVEDf 36166
#define OAMP_ERR_DATA_ARRIVED_MASKf 36167
#define OAMP_ERR_UNEXPECTED_SOPf 36168
#define OAMP_ERR_UNEXPECTED_SOP_MASKf 36169
#define OAMP_INITf 36170
#define OAMP_PACKET_COUNTERf 36171
#define OAMP_PORT_TERMINATION_CONTEXTf 36172
#define OAMP_REASSEMBLY_CONTEXTf 36173
#define OAMP_RESETf 36174
#define OAM_BFD_MISCONFIG_INTf 36175
#define OAM_BFD_MISCONFIG_INT_MASKf 36176
#define OAM_BFD_MISCONFIG_OAM_LIFf 36177
#define OAM_BFD_MISCONFIG_VTT_OAM_LIFf 36178
#define OAM_BFD_VALIDITY_CHECKf 36179
#define OAM_CCM_SLOWPATH_CPU_COSf 36180
#define OAM_COUNTER_DISABLE_MAPf 36181
#define OAM_COUNTER_FIFO_INITIATE_PAR_ERRf 36182
#define OAM_COUNTER_FIFO_PARITY_ERR_MASKf 36183
#define OAM_COUNTER_FIFO_WATER_MARKf 36184
#define OAM_COUNTER_INCREMENTf 36185
#define OAM_COUNTER_IN_RANGE_CFG_ADD_PCPf 36186
#define OAM_COUNTER_IN_RANGE_CFG_BASEf 36187
#define OAM_COUNTER_IN_RANGE_CFG_SHIFTf 36188
#define OAM_COUNTER_MAXf 36189
#define OAM_COUNTER_MINf 36190
#define OAM_COUNTER_NOT_IN_RANGE_CFG_ADD_PCPf 36191
#define OAM_COUNTER_NOT_IN_RANGE_CFG_BASEf 36192
#define OAM_COUNTER_NOT_IN_RANGE_CFG_SHIFTf 36193
#define OAM_CVLAN_MEP_AFTER_VXLTf 36194
#define OAM_DM_ENf 36195
#define OAM_DM_TYPEf 36196
#define OAM_DO_NOT_MODIFYf 36197
#define OAM_DO_NOT_MODIFY_PBMf 36198
#define OAM_EGRESS_SUB_TYPEf 36199
#define OAM_ENABLEf 36200
#define OAM_ENABLE_LM_DM_SAMPLEf 36201
#define OAM_ERROR_CPU_COSf 36202
#define OAM_ETHERNET_ENABLEf 36203
#define OAM_FAST_PORT_ENf 36204
#define OAM_HEADER_ERROR_TOCPUf 36205
#define OAM_IFC_DELAYf 36206
#define OAM_IFC_NUMf 36207
#define OAM_IFC_SOP_ONLY_DELAYf 36208
#define OAM_INITIATE_PAR_ERRf 36209
#define OAM_INVALID_LIFf 36210
#define OAM_IN_LIF_PROFILEf 36211
#define OAM_KEY1f 36212
#define OAM_KEY1_OVERRIDE_EGR_DVPf 36213
#define OAM_KEY2f 36214
#define OAM_KEY2_OVERRIDE_EGR_DVPf 36215
#define OAM_KEY3f 36216
#define OAM_KEY_MODE_SELf 36217
#define OAM_LCPU_RX_CNT_DISABLEf 36218
#define OAM_LCPU_TX_CNT_DISABLEf 36219
#define OAM_LIF_INVALID_HEADERf 36220
#define OAM_LIF_SETf 36221
#define OAM_LMDM_CPU_COSf 36222
#define OAM_LMEP_ENf 36223
#define OAM_LMEP_MDLf 36224
#define OAM_LM_BASE_PTRf 36225
#define OAM_LM_COUNTERS_0_DCMf 36226
#define OAM_LM_COUNTERS_0_PARITY_ENf 36227
#define OAM_LM_COUNTERS_0_PAR_ERRf 36228
#define OAM_LM_COUNTERS_0_PMf 36229
#define OAM_LM_COUNTERS_0_TMf 36230
#define OAM_LM_COUNTERS_1_DCMf 36231
#define OAM_LM_COUNTERS_1_PARITY_ENf 36232
#define OAM_LM_COUNTERS_1_PAR_ERRf 36233
#define OAM_LM_COUNTERS_1_PMf 36234
#define OAM_LM_COUNTERS_1_TMf 36235
#define OAM_LM_COUNTERS_DCMf 36236
#define OAM_LM_COUNTERS_PARITY_ENf 36237
#define OAM_LM_COUNTERS_PAR_ERRf 36238
#define OAM_LM_COUNTERS_PDA_CTRL0f 36239
#define OAM_LM_COUNTERS_PDA_CTRL1f 36240
#define OAM_LM_COUNTERS_PDA_CTRL2f 36241
#define OAM_LM_COUNTERS_PDA_CTRL3f 36242
#define OAM_LM_COUNTERS_PMf 36243
#define OAM_LM_COUNTERS_TMf 36244
#define OAM_LM_DM_VALUE_LOWER_31_16f 36245
#define OAM_LM_DM_VALUE_UPPERf 36246
#define OAM_LM_ENf 36247
#define OAM_MAC_SA_CHECK_DISABLEf 36248
#define OAM_MEP_PASSIVE_ACTIVE_ENABLEf 36249
#define OAM_MESSAGEf 36250
#define OAM_MPLS_TP_OR_BFD_ENABLE_MAPf 36251
#define OAM_MP_TYPE_DECODING_ENABLEf 36252
#define OAM_MULTI_HOP_BFD_ENABLEf 36253
#define OAM_MY_CFM_MAC_INITIATE_PAR_ERRf 36254
#define OAM_MY_CFM_MAC_PARITY_ERR_MASKf 36255
#define OAM_NO_FRAGf 36256
#define OAM_ONE_HOP_BFD_ENABLEf 36257
#define OAM_OPCODE_CONTROL_PROFILE_PARITY_ENf 36258
#define OAM_OPCODE_CONTROL_PROFILE_PTRf 36259
#define OAM_PACKETf 36260
#define OAM_PARITY_ERR_MASKf 36261
#define OAM_PBBTE_LOOKUP_ENABLEf 36262
#define OAM_PORT_PROFILEf 36263
#define OAM_PROCESS_MAPf 36264
#define OAM_REFRESH_ENABLEf 36265
#define OAM_REFRESH_MAXf 36266
#define OAM_REPLACEMENT_OFFSETf 36267
#define OAM_SERVICE_PRI_MAPPING_PTRf 36268
#define OAM_SESSION_IDf 36269
#define OAM_SETf 36270
#define OAM_SET_ENABLEf 36271
#define OAM_SLOWPATH_CPU_COSf 36272
#define OAM_SRCPORT0_RX_CNT_DISABLEf 36273
#define OAM_SRCPORT0_TX_CNT_DISABLEf 36274
#define OAM_SUB_TYPEf 36275
#define OAM_SUB_TYPE_MAPf 36276
#define OAM_SUB_TYPE_MASKf 36277
#define OAM_TAG_STATUS_CHECK_CONTROLf 36278
#define OAM_TERMINATION_ALLOWEDf 36279
#define OAM_TUNNEL_CONTROLf 36280
#define OAM_TXf 36281
#define OAM_UNEXPECTED_PKT_TOCPUf 36282
#define OAM_UNKNOWN_OPCODE_VERSION_DROPf 36283
#define OAM_UNKNOWN_OPCODE_VERSION_TOCPUf 36284
#define OAM_UNKNOWN_VERSION_TOCPUf 36285
#define OAM_UP_MEPf 36286
#define OAM_VER_CHECK_DISABLEf 36287
#define OBM_RESETf 36288
#define OBRXADIP2ALARMf 36289
#define OBRXADIP2ALARMMASKf 36290
#define OBRXADIP2ERRf 36291
#define OBRXADIP2ERRMASKf 36292
#define OBRXAFRMERRf 36293
#define OBRXAFRMERRMASKf 36294
#define OBRXALOCKERRf 36295
#define OBRXALOCKERRMASKf 36296
#define OBRXANIFFCf 36297
#define OBRXANIFFCSELf 36298
#define OBRXAOFPFCf 36299
#define OBRXAOFPFCSELf 36300
#define OBRXAOUTOFFRMf 36301
#define OBRXAOUTOFFRMMASKf 36302
#define OBRXASCHBFCf 36303
#define OBRXASCHBFCSELf 36304
#define OBRXBDIP2ALARMf 36305
#define OBRXBDIP2ALARMMASKf 36306
#define OBRXBDIP2ERRf 36307
#define OBRXBDIP2ERRMASKf 36308
#define OBRXBFRMERRf 36309
#define OBRXBFRMERRMASKf 36310
#define OBRXBLOCKERRf 36311
#define OBRXBLOCKERRMASKf 36312
#define OBRXBNIFFCf 36313
#define OBRXBNIFFCSELf 36314
#define OBRXBOFPFCf 36315
#define OBRXBOFPFCSELf 36316
#define OBRXBOUTOFFRMf 36317
#define OBRXBOUTOFFRMMASKf 36318
#define OBRXBSCHBFCf 36319
#define OBRXBSCHBFCSELf 36320
#define OBSERVATION_TIMESTAMPf 36321
#define OBS_CBA_MSBf 36322
#define OCf 36323
#define OC768CMODEf 36324
#define OC768QM1MASKf 36325
#define OC768QM2MASKf 36326
#define OC768QM3MASKf 36327
#define OCBDBCOUNTf 36328
#define OCBDCOUNTf 36329
#define OCBDRJCTf 36330
#define OCBPRM_PARITY_ERR_MASKf 36331
#define OCB_BUFF_SIZEf 36332
#define OCB_CRC_ERR_COUNTf 36333
#define OCB_DBUFF_MAX_OFFSETf 36334
#define OCB_ENf 36335
#define OCB_EVEN_RD_CTRf 36336
#define OCB_EVEN_WR_CTRf 36337
#define OCB_FMC_DBUFF_OCC_THf 36338
#define OCB_FMC_DB_OCC_CNTf 36339
#define OCB_FMC_DB_OCC_CNT_OVER_THf 36340
#define OCB_INITf 36341
#define OCB_MULTICAST_RANGE_0_HIGHf 36342
#define OCB_MULTICAST_RANGE_0_LOWf 36343
#define OCB_MULTICAST_RANGE_1_HIGHf 36344
#define OCB_MULTICAST_RANGE_1_LOWf 36345
#define OCB_ODD_RD_CTRf 36346
#define OCB_ODD_WR_CTRf 36347
#define OCB_OPP_CRC_ERR_INTf 36348
#define OCB_OPP_CRC_ERR_INT_MASKf 36349
#define OCB_QUE_BUFF_SIZE_EN_TH_0f 36350
#define OCB_QUE_BUFF_SIZE_EN_TH_1f 36351
#define OCB_QUE_SIZE_EN_TH_0f 36352
#define OCB_QUE_SIZE_EN_TH_1f 36353
#define OCB_RESETf 36354
#define OCB_UC_DBUFF_OCC_THf 36355
#define OCB_UC_DB_OCC_CNTf 36356
#define OCB_UC_DB_OCC_CNT_OVER_THf 36357
#define OCCG_INTf 36358
#define OCCG_INT_FORCEf 36359
#define OCCG_INT_MASKf 36360
#define OCD_ADJUST_PDN_CS_0f 36361
#define OCD_ADJUST_PUP_CS_0f 36362
#define OCFIf 36363
#define OCIf 36364
#define OCICf 36365
#define OCM_BASEf 36366
#define OCM_CORRUPTED_ERRORf 36367
#define OCM_CORRUPTED_ERROR_DISINTf 36368
#define OCM_LATENCYf 36369
#define OCM_MEM_TMf 36370
#define OCM_P0_STATUSf 36371
#define OCM_P0_STATUS_DISINTf 36372
#define OCM_P1_STATUSf 36373
#define OCM_P1_STATUS_DISINTf 36374
#define OCM_STATUSf 36375
#define OCM_STATUS_DISINTf 36376
#define OCPMf 36377
#define OCRf 36378
#define OCST_ENf 36379
#define OCTETSCOUNTERf 36380
#define OCTETS_COUNTERf 36381
#define OC_BDB_COUNTf 36382
#define OC_BD_COUNTf 36383
#define OC_BD_RJCTf 36384
#define OC_DB_COUNT_UCf 36385
#define OC_RESET_Nf 36386
#define ODD_BUFFER_CNTf 36387
#define ODD_HEAD_PCKT_LENGTHf 36388
#define ODD_METER_TMf 36389
#define ODD_PARITYf 36390
#define ODD_PARITY_0f 36391
#define ODD_PARITY_1f 36392
#define ODD_PARITY_2f 36393
#define ODD_PARITY_3f 36394
#define ODD_TAGf 36395
#define ODD_TAIL_PTRf 36396
#define ODP_MISSING_EOP_ERRORf 36397
#define ODP_MISSING_EOP_ERROR_DISINTf 36398
#define ODP_MISSING_EOP_ERROR_MASKf 36399
#define ODP_UNEXPECTED_EOP_ERRORf 36400
#define ODP_UNEXPECTED_EOP_ERROR_DISINTf 36401
#define ODP_UNEXPECTED_EOP_ERROR_MASKf 36402
#define ODTf 36403
#define ODT_CLK500_If 36404
#define ODT_ENf 36405
#define ODT_ENABLEf 36406
#define ODT_PVT_DONEf 36407
#define ODT_RD_MAP_CS0f 36408
#define ODT_RD_MAP_CS1f 36409
#define ODT_RD_MAP_CS2f 36410
#define ODT_RD_MAP_CS3f 36411
#define ODT_WR_MAP_CS0f 36412
#define ODT_WR_MAP_CS1f 36413
#define ODT_WR_MAP_CS2f 36414
#define ODT_WR_MAP_CS3f 36415
#define OEMA_AGE_CYCLE_ON_SYNCf 36416
#define OEMA_AGE_STATUSf 36417
#define OEMA_AUXILIARY_CAM_ENABLEf 36418
#define OEMA_AUXILIARY_CAM_THRESHOLDf 36419
#define OEMA_CAM_ENTRIES_COUNTERf 36420
#define OEMA_DECRYPTION_ENCRYPTION_ENABLEf 36421
#define OEMA_DIAGNOSTICS_ACCESSED_MODEf 36422
#define OEMA_DIAGNOSTICS_INDEXf 36423
#define OEMA_DIAGNOSTICS_KEYf 36424
#define OEMA_DIAGNOSTICS_LOOKUPf 36425
#define OEMA_DIAGNOSTICS_READf 36426
#define OEMA_ENTRIES_COUNTERf 36427
#define OEMA_ENTRY_ACCESSEDf 36428
#define OEMA_ENTRY_FOUNDf 36429
#define OEMA_ENTRY_KEYf 36430
#define OEMA_ENTRY_PAYLOADf 36431
#define OEMA_ENTRY_VALIDf 36432
#define OEMA_ERROR_CAM_TABLE_FULLf 36433
#define OEMA_ERROR_CAM_TABLE_FULL_COUNTERf 36434
#define OEMA_ERROR_CAM_TABLE_FULL_COUNTER_OVERFLOWf 36435
#define OEMA_ERROR_CAM_TABLE_FULL_MASKf 36436
#define OEMA_ERROR_DELETE_UNKNOWN_KEYf 36437
#define OEMA_ERROR_DELETE_UNKNOWN_KEY_COUNTERf 36438
#define OEMA_ERROR_DELETE_UNKNOWN_KEY_COUNTER_OVERFLOWf 36439
#define OEMA_ERROR_DELETE_UNKNOWN_KEY_MASKf 36440
#define OEMA_ERROR_REACHED_MAX_ENTRY_LIMITf 36441
#define OEMA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERf 36442
#define OEMA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_OVERFLOWf 36443
#define OEMA_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf 36444
#define OEMA_ERROR_TABLE_COHERENCYf 36445
#define OEMA_ERROR_TABLE_COHERENCY_COUNTERf 36446
#define OEMA_ERROR_TABLE_COHERENCY_COUNTER_OVERFLOWf 36447
#define OEMA_ERROR_TABLE_COHERENCY_MASKf 36448
#define OEMA_INTERRUPT_ONEf 36449
#define OEMA_INTERRUPT_ONE_MASKf 36450
#define OEMA_INTERRUPT_REGISTER_ONE_TESTf 36451
#define OEMA_KEYf 36452
#define OEMA_KEYT_H_0_INITIATE_PAR_ERRf 36453
#define OEMA_KEYT_H_0_PARITY_ERR_MASKf 36454
#define OEMA_KEYT_H_1_INITIATE_PAR_ERRf 36455
#define OEMA_KEYT_H_1_PARITY_ERR_MASKf 36456
#define OEMA_KEYT_H_2_INITIATE_PAR_ERRf 36457
#define OEMA_KEYT_H_2_PARITY_ERR_MASKf 36458
#define OEMA_KEYT_H_3_INITIATE_PAR_ERRf 36459
#define OEMA_KEYT_H_3_PARITY_ERR_MASKf 36460
#define OEMA_KEYT_H_4_INITIATE_PAR_ERRf 36461
#define OEMA_KEYT_H_4_PARITY_ERR_MASKf 36462
#define OEMA_KEYT_H_5_INITIATE_PAR_ERRf 36463
#define OEMA_KEYT_H_5_PARITY_ERR_MASKf 36464
#define OEMA_KEYT_H_6_INITIATE_PAR_ERRf 36465
#define OEMA_KEYT_H_6_PARITY_ERR_MASKf 36466
#define OEMA_KEYT_H_7_INITIATE_PAR_ERRf 36467
#define OEMA_KEYT_H_7_PARITY_ERR_MASKf 36468
#define OEMA_KEYT_RESET_DONEf 36469
#define OEMA_KEY_CALCULATOR_MODEf 36470
#define OEMA_KEY_TABLE_ENTRY_LIMITf 36471
#define OEMA_LAST_LOOKUP_KEYf 36472
#define OEMA_LAST_LOOKUP_RESULTf 36473
#define OEMA_LAST_LOOKUP_RESULT_FOUNDf 36474
#define OEMA_LOOKUP_ARBITER_LOOKUP_COUNTERf 36475
#define OEMA_LOOKUP_ARBITER_LOOKUP_COUNTER_OVERFLOWf 36476
#define OEMA_MANAGEMENT_COMPLETEDf 36477
#define OEMA_MANAGEMENT_COMPLETED_MASKf 36478
#define OEMA_MANAGEMENT_MEMORY_H_0_INITIATE_PAR_ERRf 36479
#define OEMA_MANAGEMENT_MEMORY_H_0_PARITY_ERR_MASKf 36480
#define OEMA_MANAGEMENT_MEMORY_H_1_INITIATE_PAR_ERRf 36481
#define OEMA_MANAGEMENT_MEMORY_H_1_PARITY_ERR_MASKf 36482
#define OEMA_MANAGEMENT_MEMORY_H_2_INITIATE_PAR_ERRf 36483
#define OEMA_MANAGEMENT_MEMORY_H_2_PARITY_ERR_MASKf 36484
#define OEMA_MANAGEMENT_MEMORY_H_3_INITIATE_PAR_ERRf 36485
#define OEMA_MANAGEMENT_MEMORY_H_3_PARITY_ERR_MASKf 36486
#define OEMA_MANAGEMENT_MEMORY_H_4_INITIATE_PAR_ERRf 36487
#define OEMA_MANAGEMENT_MEMORY_H_4_PARITY_ERR_MASKf 36488
#define OEMA_MANAGEMENT_MEMORY_H_5_INITIATE_PAR_ERRf 36489
#define OEMA_MANAGEMENT_MEMORY_H_5_PARITY_ERR_MASKf 36490
#define OEMA_MANAGEMENT_MEMORY_H_6_INITIATE_PAR_ERRf 36491
#define OEMA_MANAGEMENT_MEMORY_H_6_PARITY_ERR_MASKf 36492
#define OEMA_MANAGEMENT_MEMORY_H_7_INITIATE_PAR_ERRf 36493
#define OEMA_MANAGEMENT_MEMORY_H_7_PARITY_ERR_MASKf 36494
#define OEMA_MANAGEMENT_UNIT_FAILURE_VALIDf 36495
#define OEMA_MANAGEMENT_UNIT_FAILURE_VALID_MASKf 36496
#define OEMA_MM_READ_LINEf 36497
#define OEMA_MM_WRITE_LINEf 36498
#define OEMA_MM_WRITE_VALIDf 36499
#define OEMA_MNGMNT_UNIT_ACTIVEf 36500
#define OEMA_MNGMNT_UNIT_ENABLEf 36501
#define OEMA_MNGMNT_UNIT_FAILURE_KEYf 36502
#define OEMA_MNGMNT_UNIT_FAILURE_REASONf 36503
#define OEMA_MNGMNT_UNIT_FAILURE_VALIDf 36504
#define OEMA_PAYLOADf 36505
#define OEMA_PLDT_AUX_INITIATE_PAR_ERRf 36506
#define OEMA_PLDT_AUX_PARITY_ERR_MASKf 36507
#define OEMA_PLDT_H_0_INITIATE_PAR_ERRf 36508
#define OEMA_PLDT_H_0_PARITY_ERR_MASKf 36509
#define OEMA_PLDT_H_1_INITIATE_PAR_ERRf 36510
#define OEMA_PLDT_H_1_PARITY_ERR_MASKf 36511
#define OEMA_PLDT_H_2_INITIATE_PAR_ERRf 36512
#define OEMA_PLDT_H_2_PARITY_ERR_MASKf 36513
#define OEMA_PLDT_H_3_INITIATE_PAR_ERRf 36514
#define OEMA_PLDT_H_3_PARITY_ERR_MASKf 36515
#define OEMA_PLDT_H_4_INITIATE_PAR_ERRf 36516
#define OEMA_PLDT_H_4_PARITY_ERR_MASKf 36517
#define OEMA_PLDT_H_5_INITIATE_PAR_ERRf 36518
#define OEMA_PLDT_H_5_PARITY_ERR_MASKf 36519
#define OEMA_PLDT_H_6_INITIATE_PAR_ERRf 36520
#define OEMA_PLDT_H_6_PARITY_ERR_MASKf 36521
#define OEMA_PLDT_H_7_INITIATE_PAR_ERRf 36522
#define OEMA_PLDT_H_7_PARITY_ERR_MASKf 36523
#define OEMA_REFRESHED_BY_DSPf 36524
#define OEMA_REQUESTS_COUNTERf 36525
#define OEMA_REQUESTS_COUNTER_OVERFLOWf 36526
#define OEMA_RESERVED_LOWf 36527
#define OEMA_SELFf 36528
#define OEMA_SOURCE_STEPf 36529
#define OEMA_STAMPf 36530
#define OEMA_STEP_TABLE_ECC__N_B_ERR_MASKf 36531
#define OEMA_STEP_TABLE_INITIATE_ECC_N_B_ERRf 36532
#define OEMA_TABLE_OFFSETf 36533
#define OEMA_TYPEf 36534
#define OEMA_WARNING_INSERTED_EXISTINGf 36535
#define OEMA_WARNING_INSERTED_EXISTING_COUNTERf 36536
#define OEMA_WARNING_INSERTED_EXISTING_COUNTER_OVERFLOWf 36537
#define OEMA_WARNING_INSERTED_EXISTING_MASKf 36538
#define OEMB_AGE_CYCLE_ON_SYNCf 36539
#define OEMB_AGE_STATUSf 36540
#define OEMB_AUXILIARY_CAM_ENABLEf 36541
#define OEMB_AUXILIARY_CAM_THRESHOLDf 36542
#define OEMB_CAM_ENTRIES_COUNTERf 36543
#define OEMB_DECRYPTION_ENCRYPTION_ENABLEf 36544
#define OEMB_DIAGNOSTICS_ACCESSED_MODEf 36545
#define OEMB_DIAGNOSTICS_INDEXf 36546
#define OEMB_DIAGNOSTICS_KEYf 36547
#define OEMB_DIAGNOSTICS_LOOKUPf 36548
#define OEMB_DIAGNOSTICS_READf 36549
#define OEMB_ENTRIES_COUNTERf 36550
#define OEMB_ENTRY_ACCESSEDf 36551
#define OEMB_ENTRY_FOUNDf 36552
#define OEMB_ENTRY_KEYf 36553
#define OEMB_ENTRY_PAYLOADf 36554
#define OEMB_ENTRY_VALIDf 36555
#define OEMB_ERROR_CAM_TABLE_FULLf 36556
#define OEMB_ERROR_CAM_TABLE_FULL_COUNTERf 36557
#define OEMB_ERROR_CAM_TABLE_FULL_COUNTER_OVERFLOWf 36558
#define OEMB_ERROR_CAM_TABLE_FULL_MASKf 36559
#define OEMB_ERROR_DELETE_UNKNOWN_KEYf 36560
#define OEMB_ERROR_DELETE_UNKNOWN_KEY_COUNTERf 36561
#define OEMB_ERROR_DELETE_UNKNOWN_KEY_COUNTER_OVERFLOWf 36562
#define OEMB_ERROR_DELETE_UNKNOWN_KEY_MASKf 36563
#define OEMB_ERROR_REACHED_MAX_ENTRY_LIMITf 36564
#define OEMB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERf 36565
#define OEMB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_OVERFLOWf 36566
#define OEMB_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf 36567
#define OEMB_ERROR_TABLE_COHERENCYf 36568
#define OEMB_ERROR_TABLE_COHERENCY_COUNTERf 36569
#define OEMB_ERROR_TABLE_COHERENCY_COUNTER_OVERFLOWf 36570
#define OEMB_ERROR_TABLE_COHERENCY_MASKf 36571
#define OEMB_INTERRUPT_ONEf 36572
#define OEMB_INTERRUPT_ONE_MASKf 36573
#define OEMB_INTERRUPT_REGISTER_ONE_TESTf 36574
#define OEMB_KEYf 36575
#define OEMB_KEYT_H_0_INITIATE_PAR_ERRf 36576
#define OEMB_KEYT_H_0_PARITY_ERR_MASKf 36577
#define OEMB_KEYT_H_1_INITIATE_PAR_ERRf 36578
#define OEMB_KEYT_H_1_PARITY_ERR_MASKf 36579
#define OEMB_KEYT_H_2_INITIATE_PAR_ERRf 36580
#define OEMB_KEYT_H_2_PARITY_ERR_MASKf 36581
#define OEMB_KEYT_H_3_INITIATE_PAR_ERRf 36582
#define OEMB_KEYT_H_3_PARITY_ERR_MASKf 36583
#define OEMB_KEYT_H_4_INITIATE_PAR_ERRf 36584
#define OEMB_KEYT_H_4_PARITY_ERR_MASKf 36585
#define OEMB_KEYT_H_5_INITIATE_PAR_ERRf 36586
#define OEMB_KEYT_H_5_PARITY_ERR_MASKf 36587
#define OEMB_KEYT_H_6_INITIATE_PAR_ERRf 36588
#define OEMB_KEYT_H_6_PARITY_ERR_MASKf 36589
#define OEMB_KEYT_H_7_INITIATE_PAR_ERRf 36590
#define OEMB_KEYT_H_7_PARITY_ERR_MASKf 36591
#define OEMB_KEYT_RESET_DONEf 36592
#define OEMB_KEY_CALCULATOR_MODEf 36593
#define OEMB_KEY_TABLE_ENTRY_LIMITf 36594
#define OEMB_LAST_LOOKUP_KEYf 36595
#define OEMB_LAST_LOOKUP_RESULTf 36596
#define OEMB_LAST_LOOKUP_RESULT_FOUNDf 36597
#define OEMB_LOOKUP_ARBITER_LOOKUP_COUNTERf 36598
#define OEMB_LOOKUP_ARBITER_LOOKUP_COUNTER_OVERFLOWf 36599
#define OEMB_MANAGEMENT_COMPLETEDf 36600
#define OEMB_MANAGEMENT_COMPLETED_MASKf 36601
#define OEMB_MANAGEMENT_MEMORY_H_0_INITIATE_PAR_ERRf 36602
#define OEMB_MANAGEMENT_MEMORY_H_0_PARITY_ERR_MASKf 36603
#define OEMB_MANAGEMENT_MEMORY_H_1_INITIATE_PAR_ERRf 36604
#define OEMB_MANAGEMENT_MEMORY_H_1_PARITY_ERR_MASKf 36605
#define OEMB_MANAGEMENT_MEMORY_H_2_INITIATE_PAR_ERRf 36606
#define OEMB_MANAGEMENT_MEMORY_H_2_PARITY_ERR_MASKf 36607
#define OEMB_MANAGEMENT_MEMORY_H_3_INITIATE_PAR_ERRf 36608
#define OEMB_MANAGEMENT_MEMORY_H_3_PARITY_ERR_MASKf 36609
#define OEMB_MANAGEMENT_MEMORY_H_4_INITIATE_PAR_ERRf 36610
#define OEMB_MANAGEMENT_MEMORY_H_4_PARITY_ERR_MASKf 36611
#define OEMB_MANAGEMENT_MEMORY_H_5_INITIATE_PAR_ERRf 36612
#define OEMB_MANAGEMENT_MEMORY_H_5_PARITY_ERR_MASKf 36613
#define OEMB_MANAGEMENT_MEMORY_H_6_INITIATE_PAR_ERRf 36614
#define OEMB_MANAGEMENT_MEMORY_H_6_PARITY_ERR_MASKf 36615
#define OEMB_MANAGEMENT_MEMORY_H_7_INITIATE_PAR_ERRf 36616
#define OEMB_MANAGEMENT_MEMORY_H_7_PARITY_ERR_MASKf 36617
#define OEMB_MANAGEMENT_UNIT_FAILURE_VALIDf 36618
#define OEMB_MANAGEMENT_UNIT_FAILURE_VALID_MASKf 36619
#define OEMB_MM_READ_LINEf 36620
#define OEMB_MM_WRITE_LINEf 36621
#define OEMB_MM_WRITE_VALIDf 36622
#define OEMB_MNGMNT_UNIT_ACTIVEf 36623
#define OEMB_MNGMNT_UNIT_ENABLEf 36624
#define OEMB_MNGMNT_UNIT_FAILURE_KEYf 36625
#define OEMB_MNGMNT_UNIT_FAILURE_REASONf 36626
#define OEMB_MNGMNT_UNIT_FAILURE_VALIDf 36627
#define OEMB_PAYLOADf 36628
#define OEMB_PLDT_AUX_INITIATE_PAR_ERRf 36629
#define OEMB_PLDT_AUX_PARITY_ERR_MASKf 36630
#define OEMB_PLDT_H_0_INITIATE_PAR_ERRf 36631
#define OEMB_PLDT_H_0_PARITY_ERR_MASKf 36632
#define OEMB_PLDT_H_1_INITIATE_PAR_ERRf 36633
#define OEMB_PLDT_H_1_PARITY_ERR_MASKf 36634
#define OEMB_PLDT_H_2_INITIATE_PAR_ERRf 36635
#define OEMB_PLDT_H_2_PARITY_ERR_MASKf 36636
#define OEMB_PLDT_H_3_INITIATE_PAR_ERRf 36637
#define OEMB_PLDT_H_3_PARITY_ERR_MASKf 36638
#define OEMB_PLDT_H_4_INITIATE_PAR_ERRf 36639
#define OEMB_PLDT_H_4_PARITY_ERR_MASKf 36640
#define OEMB_PLDT_H_5_INITIATE_PAR_ERRf 36641
#define OEMB_PLDT_H_5_PARITY_ERR_MASKf 36642
#define OEMB_PLDT_H_6_INITIATE_PAR_ERRf 36643
#define OEMB_PLDT_H_6_PARITY_ERR_MASKf 36644
#define OEMB_PLDT_H_7_INITIATE_PAR_ERRf 36645
#define OEMB_PLDT_H_7_PARITY_ERR_MASKf 36646
#define OEMB_REFRESHED_BY_DSPf 36647
#define OEMB_REQUESTS_COUNTERf 36648
#define OEMB_REQUESTS_COUNTER_OVERFLOWf 36649
#define OEMB_RESERVED_LOWf 36650
#define OEMB_SELFf 36651
#define OEMB_SOURCE_STEPf 36652
#define OEMB_STAMPf 36653
#define OEMB_STEP_TABLE_ECC__N_B_ERR_MASKf 36654
#define OEMB_STEP_TABLE_INITIATE_ECC_N_B_ERRf 36655
#define OEMB_TABLE_OFFSETf 36656
#define OEMB_TYPEf 36657
#define OEMB_WARNING_INSERTED_EXISTINGf 36658
#define OEMB_WARNING_INSERTED_EXISTING_COUNTERf 36659
#define OEMB_WARNING_INSERTED_EXISTING_COUNTER_OVERFLOWf 36660
#define OEMB_WARNING_INSERTED_EXISTING_MASKf 36661
#define OFFCOUNTf 36662
#define OFFLINEf 36663
#define OFFSETf 36664
#define OFFSET0f 36665
#define OFFSET1f 36666
#define OFFSETINDEXf 36667
#define OFFSETXf 36668
#define OFFSET_BASEf 36669
#define OFFSET_DLB_ECMPf 36670
#define OFFSET_DLB_HGTf 36671
#define OFFSET_DLB_LAGf 36672
#define OFFSET_ECMPf 36673
#define OFFSET_ENABLEf 36674
#define OFFSET_ENTROPY_LABELf 36675
#define OFFSET_HG_TRUNKf 36676
#define OFFSET_HG_TRUNK_FAILOVERf 36677
#define OFFSET_HG_TRUNK_NONUCf 36678
#define OFFSET_HG_TRUNK_UCf 36679
#define OFFSET_L2GRE_ECMPf 36680
#define OFFSET_LBID_NONUCf 36681
#define OFFSET_LBID_OR_ENTROPY_LABELf 36682
#define OFFSET_LBID_UCf 36683
#define OFFSET_MPLS_ECMPf 36684
#define OFFSET_NONUCf 36685
#define OFFSET_PAGEf 36686
#define OFFSET_PLFSf 36687
#define OFFSET_QGROUP_1B_ECC_ERRf 36688
#define OFFSET_QGROUP_2B_ECC_ERRf 36689
#define OFFSET_QGROUP_TMf 36690
#define OFFSET_QUEUE_1B_ECC_ERRf 36691
#define OFFSET_QUEUE_2B_ECC_ERRf 36692
#define OFFSET_QUEUE_TMf 36693
#define OFFSET_RH_ECMPf 36694
#define OFFSET_RH_HGTf 36695
#define OFFSET_RH_LAGf 36696
#define OFFSET_SRCf 36697
#define OFFSET_TRILL_ECMPf 36698
#define OFFSET_TRUNKf 36699
#define OFFSET_TRUNK_NONUCf 36700
#define OFFSET_TRUNK_UCf 36701
#define OFFSET_UCf 36702
#define OFFSET_VALIDf 36703
#define OFFSET_VALUE0f 36704
#define OFFSET_VALUE1f 36705
#define OFFSET_VALUE2f 36706
#define OFFSET_VALUE3f 36707
#define OFFSET_VALUE4f 36708
#define OFFSET_VALUE5f 36709
#define OFFSET_VALUE6f 36710
#define OFFSET_VALUE7f 36711
#define OFFSET_VPLAGf 36712
#define OFFSET_VXLAN_ECMPf 36713
#define OFFSET_WAS_FILTEREDf 36714
#define OFFSET_WAS_FILTERED_MASKf 36715
#define OFFTONORMMSGTHf 36716
#define OFFTOSLOWMSGTHf 36717
#define OFF_TO_NORM_MSG_THf 36718
#define OFF_TO_SLOW_MSG_THf 36719
#define OFLOWCONTINUEf 36720
#define OFP2TDMMAPf 36721
#define OFPFORCEAGINGf 36722
#define OFPHRf 36723
#define OFPINDEXf 36724
#define OFPNUMf 36725
#define OFPNUM0f 36726
#define OFPNUM1f 36727
#define OFPNUM2f 36728
#define OFPNUM3f 36729
#define OFPTOCHECKBWf 36730
#define OFP_DISf 36731
#define OFP_INDEXf 36732
#define OFP_TO_CHECK_BWf 36733
#define OHCI_APB_ERRf 36734
#define OI0_CORRECTED_ERRORf 36735
#define OI0_CORRECTED_ERROR_DISINTf 36736
#define OI0_DISABLE_ECCf 36737
#define OI0_ECC_ERROR_ADDRESSf 36738
#define OI0_FORCE_ERRORf 36739
#define OI0_UNCORRECTED_ERRORf 36740
#define OI0_UNCORRECTED_ERROR_DISINTf 36741
#define OI1_CORRECTED_ERRORf 36742
#define OI1_CORRECTED_ERROR_DISINTf 36743
#define OI1_DISABLE_ECCf 36744
#define OI1_ECC_ERROR_ADDRESSf 36745
#define OI1_FORCE_ERRORf 36746
#define OI1_UNCORRECTED_ERRORf 36747
#define OI1_UNCORRECTED_ERROR_DISINTf 36748
#define OI2QB_TMf 36749
#define OI_BUF_TMf 36750
#define OI_INDEX_OFFSETf 36751
#define OI_RD_LENGTHf 36752
#define OI_RD_OFFSETf 36753
#define OI_WR_LENGTHf 36754
#define OI_WR_OFFSETf 36755
#define OLD_REPL_HEAD_PTRf 36756
#define OLD_VLAN_IDf 36757
#define OLMf 36758
#define OLM_INITIATE_PAR_ERRf 36759
#define OLM_PARITY_ERR_MASKf 36760
#define OLPFAPPORTf 36761
#define OLPIFENABLETIMEOUTCNTf 36762
#define OLPIFERRDATAARRIVEDf 36763
#define OLPIFERRDATAARRIVEDMASKf 36764
#define OLPIFPACKETSIZEERRf 36765
#define OLPIFPACKETSIZEERRMASKf 36766
#define OLPIFQUIETMODEf 36767
#define OLPIFREADREGTIMEOUTf 36768
#define OLPIFREADREGTIMEOUTMASKf 36769
#define OLPIFRXCMDSEQERRf 36770
#define OLPIFRXCMDSEQERRMASKf 36771
#define OLPIFRXCMDTYPEERRf 36772
#define OLPIFRXCMDTYPEERRMASKf 36773
#define OLPIFRXPKTSEQERRf 36774
#define OLPIFRXPKTSEQERRMASKf 36775
#define OLPIFTIMEOUTPRDf 36776
#define OLPIF_32BYTESPACKERRf 36777
#define OLPIF_32BYTESPACKERRMASKf 36778
#define OLPIF_64BYTESPACKERRf 36779
#define OLPIF_64BYTESPACKERRMASKf 36780
#define OLPINITf 36781
#define OLPINTMASKf 36782
#define OLPINTREGf 36783
#define OLPMAXCRRATEf 36784
#define OLPPACKETCOUNTERf 36785
#define OLPPORTDELAYf 36786
#define OLPPORT_IDf 36787
#define OLPRESETf 36788
#define OLPSPRSCMf 36789
#define OLPWEIGHTf 36790
#define OLP_CREDITSf 36791
#define OLP_CREDITS_OVFf 36792
#define OLP_ENABLEf 36793
#define OLP_ERROR_DROP_CTRLf 36794
#define OLP_ERR_DATA_ARRIVEDf 36795
#define OLP_ERR_DATA_ARRIVED_MASKf 36796
#define OLP_ERR_UNEXPECTED_SOPf 36797
#define OLP_ERR_UNEXPECTED_SOP_MASKf 36798
#define OLP_FAST_PORT_ENf 36799
#define OLP_HDR_ADDf 36800
#define OLP_HDR_TYPE_COMPRESSEDf 36801
#define OLP_IFC_DELAYf 36802
#define OLP_IFC_NUMf 36803
#define OLP_IFC_SOP_ONLY_DELAYf 36804
#define OLP_INITf 36805
#define OLP_MACDA_PREFIX_MATCHED_DROPf 36806
#define OLP_MAC_DA_PREFIX_CHECK_ENABLEf 36807
#define OLP_NOT_FOUND_VER_TYPE_ERR_DROPf 36808
#define OLP_NO_FRAGf 36809
#define OLP_PACKET_COUNTERf 36810
#define OLP_PORT_TERMINATION_CONTEXTf 36811
#define OLP_REASSEMBLY_CONTEXTf 36812
#define OLP_RESETf 36813
#define ONCOUNTf 36814
#define ONEPKTDEQf 36815
#define ONESf 36816
#define ONESHOTf 36817
#define ONE_DRAM_MODEf 36818
#define ONE_IN_FOURf 36819
#define ONE_PAGEf 36820
#define ONE_PKT_DEQf 36821
#define ONE_SECf 36822
#define ONE_SECOND_TIMERf 36823
#define ONE_SHOTf 36824
#define ONE_USEC_CNT_WIDTHf 36825
#define ONE_WAY_BYPASS_ENf 36826
#define ONE_WAY_BYPASS_ENABLEf 36827
#define ONE_WAY_BYPASS_MODEf 36828
#define ONFI_BAD_IDENT_PG0f 36829
#define ONFI_BAD_IDENT_PG1f 36830
#define ONFI_BAD_IDENT_PG2f 36831
#define ONFI_CRC_ERROR_PG0f 36832
#define ONFI_CRC_ERROR_PG1f 36833
#define ONFI_CRC_ERROR_PG2f 36834
#define ONFI_DEBUG_DATAf 36835
#define ONFI_DEBUG_SELf 36836
#define ONFI_DETECTEDf 36837
#define ONFI_INIT_DONEf 36838
#define ONLINEf 36839
#define ONLY_BLOCK_0_1FC0_XORf 36840
#define ONLY_CLEAR_VALIDf 36841
#define OOBAPOLARITYf 36842
#define OOBBPOLARITYf 36843
#define OOBFC_CH_BASEf 36844
#define OOBFC_CH_BASE0f 36845
#define OOBFC_CH_BASE1f 36846
#define OOBFC_CH_BASE2f 36847
#define OOBFC_CH_ENf 36848
#define OOBFC_CH_EN0f 36849
#define OOBFC_CH_EN1f 36850
#define OOBFC_CH_EN2f 36851
#define OOBFC_RX_ENABLEf 36852
#define OOBFC_SELF_TEST_ENABLEf 36853
#define OOBFC_TEST_ENf 36854
#define OOBIF_IDf 36855
#define OOBINTRFBSELf 36856
#define OOBMODEAf 36857
#define OOBMODEBf 36858
#define OOBRXARSTNf 36859
#define OOBRXBRSTNf 36860
#define OOBRXENf 36861
#define OOBRXLBENf 36862
#define OOBRXTOEGQENf 36863
#define OOBRXTONIFFASTLLFCENf 36864
#define OOBRXTOSCHHRENf 36865
#define OOBRXTOSCHHRMASKf 36866
#define OOBTXENf 36867
#define OOB_EFC_ENf 36868
#define OOB_ENf 36869
#define OOB_FC_SELf 36870
#define OOB_HCFC_GCS_ENABLEf 36871
#define OOB_RX_0_MODEf 36872
#define OOB_RX_0_RSTNf 36873
#define OOB_RX_1_MODEf 36874
#define OOB_RX_1_RSTNf 36875
#define OOB_TX_0_MODEf 36876
#define OOB_TX_0_OUT_PHASEf 36877
#define OOB_TX_0_OUT_ROUGH_PHASEf 36878
#define OOB_TX_0_OUT_SPEEDf 36879
#define OOB_TX_0_RSTNf 36880
#define OOB_TX_1_MODEf 36881
#define OOB_TX_1_OUT_PHASEf 36882
#define OOB_TX_1_OUT_ROUGH_PHASEf 36883
#define OOB_TX_1_OUT_SPEEDf 36884
#define OOB_TX_1_RSTNf 36885
#define OOFRMSTSSELf 36886
#define OOF_INTf 36887
#define OOF_INTMASKf 36888
#define OOF_INT_MASKf 36889
#define OOPf 36890
#define OOR_LOWER_POINTERf 36891
#define OOR_UPPER_POINTERf 36892
#define OPf 36893
#define OPCf 36894
#define OPCODEf 36895
#define OPCODEWIDTHf 36896
#define OPCODE_CW0f 36897
#define OPCODE_CW1f 36898
#define OPCODE_CW2f 36899
#define OPCODE_GROUPf 36900
#define OPCODE_GROUP_VALIDf 36901
#define OPCODE_SELf 36902
#define OPC_MMf 36903
#define OPEN_INV_DBGf 36904
#define OPEN_NON_DBGf 36905
#define OPEN_STATUSf 36906
#define OPERf 36907
#define OPERAND_INVALIDf 36908
#define OPERATIONf 36909
#define OPERATION_TYPEf 36910
#define OPER_POINTTOPOINT_MACf 36911
#define OPN_ADDRESSf 36912
#define OPN_ADDRESS_TYPEf 36913
#define OPN_DROP_STATEf 36914
#define OPN_ERROR_TYPEf 36915
#define OPN_NUMf 36916
#define OPN_RED_DROP_STATEf 36917
#define OPN_SELf 36918
#define OPN_SHARED_LIMIT_CELLf 36919
#define OPN_SHARED_LIMIT_QENTRYf 36920
#define OPN_SHARED_RESET_VALUE_CELLf 36921
#define OPN_SHARED_RESET_VALUE_QENTRYf 36922
#define OPN_YELLOW_DROP_STATEf 36923
#define OPPORTUNISTICLEARNINGf 36924
#define OPPORTUNISTIC_LEARNINGf 36925
#define OPP_CPULB_ENf 36926
#define OPP_DATA_ERR_INTf 36927
#define OPP_DATA_ERR_INT_MASKf 36928
#define OPP_LEARNING_DISABLEf 36929
#define OPP_PORT_ENf 36930
#define OPP_PORT_NUMf 36931
#define OPP_PORT_SPACEf 36932
#define OPP_STRICT_PRIf 36933
#define OPQ_FULLf 36934
#define OPRIf 36935
#define OPRI_CFI_SELf 36936
#define OPRI_MAPPING_PTRf 36937
#define OPRI_OCFI_MAPPING_PROFILEf 36938
#define OPRI_OCFI_SELf 36939
#define OPTIMAL_CANDIDATEf 36940
#define OPTIMAL_CANDIDATE_VALIDf 36941
#define OPTIONAL_COST0f 36942
#define OPTIONAL_COST1f 36943
#define OPTIONAL_COST2f 36944
#define OPTIONAL_DENYf 36945
#define OPTIONSf 36946
#define OPT_REQ_TRICKLEDf 36947
#define OPT_WAS_ADMITTEDf 36948
#define OP_1_FIELD_SELECTf 36949
#define OP_2_FIELD_SELECTf 36950
#define OP_3_FIELD_SELECTf 36951
#define OP_BUFFER_LIMIT_PRI0f 36952
#define OP_BUFFER_LIMIT_REDf 36953
#define OP_BUFFER_LIMIT_RED_CELLf 36954
#define OP_BUFFER_LIMIT_RED_CELLEf 36955
#define OP_BUFFER_LIMIT_RED_CELLIf 36956
#define OP_BUFFER_LIMIT_RED_PACKETf 36957
#define OP_BUFFER_LIMIT_RED_QENTRYf 36958
#define OP_BUFFER_LIMIT_RESUME_REDf 36959
#define OP_BUFFER_LIMIT_RESUME_RED_CELLf 36960
#define OP_BUFFER_LIMIT_RESUME_RED_CELLEf 36961
#define OP_BUFFER_LIMIT_RESUME_RED_CELLIf 36962
#define OP_BUFFER_LIMIT_RESUME_RED_PACKETf 36963
#define OP_BUFFER_LIMIT_RESUME_RED_QENTRYf 36964
#define OP_BUFFER_LIMIT_RESUME_YELLOWf 36965
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLf 36966
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEf 36967
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIf 36968
#define OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETf 36969
#define OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYf 36970
#define OP_BUFFER_LIMIT_YELLOWf 36971
#define OP_BUFFER_LIMIT_YELLOW_CELLf 36972
#define OP_BUFFER_LIMIT_YELLOW_CELLEf 36973
#define OP_BUFFER_LIMIT_YELLOW_CELLIf 36974
#define OP_BUFFER_LIMIT_YELLOW_PACKETf 36975
#define OP_BUFFER_LIMIT_YELLOW_QENTRYf 36976
#define OP_BUFFER_SHARED_COUNTf 36977
#define OP_BUFFER_SHARED_COUNT_CELLf 36978
#define OP_BUFFER_SHARED_COUNT_CELLEf 36979
#define OP_BUFFER_SHARED_COUNT_CELLIf 36980
#define OP_BUFFER_SHARED_COUNT_OVERFLOWf 36981
#define OP_BUFFER_SHARED_COUNT_OVERFLOW_DISINTf 36982
#define OP_BUFFER_SHARED_COUNT_PACKETf 36983
#define OP_BUFFER_SHARED_COUNT_QENTRYf 36984
#define OP_BUFFER_SHARED_COUNT_UNDERRUNf 36985
#define OP_BUFFER_SHARED_COUNT_UNDERRUN_DISINTf 36986
#define OP_BUFFER_SHARED_LIMITf 36987
#define OP_BUFFER_SHARED_LIMIT_CELLf 36988
#define OP_BUFFER_SHARED_LIMIT_CELLEf 36989
#define OP_BUFFER_SHARED_LIMIT_CELLIf 36990
#define OP_BUFFER_SHARED_LIMIT_PACKETf 36991
#define OP_BUFFER_SHARED_LIMIT_QENTRYf 36992
#define OP_BUFFER_SHARED_LIMIT_RESUMEf 36993
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLf 36994
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLEf 36995
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLIf 36996
#define OP_BUFFER_SHARED_LIMIT_RESUME_PACKETf 36997
#define OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYf 36998
#define OP_BUFFER_TOTAL_COUNTf 36999
#define OP_BUFFER_TOTAL_COUNT_CELLf 37000
#define OP_BUFFER_TOTAL_COUNT_PACKETf 37001
#define OP_CNT_CFGf 37002
#define OP_CODEf 37003
#define OP_DATAf 37004
#define OP_DROP_MASKf 37005
#define OP_LIMIT_PRI0f 37006
#define OP_LIMIT_REDf 37007
#define OP_LIMIT_YELLOWf 37008
#define OP_MODEf 37009
#define OP_MODE0f 37010
#define OP_MODE1f 37011
#define OP_NODEf 37012
#define OP_OPf 37013
#define OP_PHYADf 37014
#define OP_PORTf 37015
#define OP_PORT_1_8_COS0f 37016
#define OP_PORT_1_8_COS1f 37017
#define OP_PORT_1_8_COS2f 37018
#define OP_PORT_1_8_COS3f 37019
#define OP_PORT_1_8_COS4f 37020
#define OP_PORT_1_8_COS5f 37021
#define OP_PORT_1_8_COS6f 37022
#define OP_PORT_1_8_COS7f 37023
#define OP_PORT_1_8_COS8f 37024
#define OP_PORT_1_8_COS9f 37025
#define OP_PORT_9_16_COS0f 37026
#define OP_PORT_9_16_COS1f 37027
#define OP_PORT_9_16_COS2f 37028
#define OP_PORT_9_16_COS3f 37029
#define OP_PORT_9_16_COS4f 37030
#define OP_PORT_9_16_COS5f 37031
#define OP_PORT_9_16_COS6f 37032
#define OP_PORT_9_16_COS7f 37033
#define OP_PORT_9_16_COS8f 37034
#define OP_PORT_9_16_COS9f 37035
#define OP_PORT_DROP_STATE_BMPf 37036
#define OP_PORT_DROP_STATE_CELL_BMP0f 37037
#define OP_PORT_DROP_STATE_CELL_BMP1f 37038
#define OP_PORT_DROP_STATE_PACKET_BMP0f 37039
#define OP_PORT_DROP_STATE_PACKET_BMP1f 37040
#define OP_PORT_LIMIT_RED_CELLf 37041
#define OP_PORT_LIMIT_RED_PACKETf 37042
#define OP_PORT_LIMIT_RESUME_RED_CELLf 37043
#define OP_PORT_LIMIT_RESUME_RED_PACKETf 37044
#define OP_PORT_LIMIT_RESUME_YELLOW_CELLf 37045
#define OP_PORT_LIMIT_RESUME_YELLOW_PACKETf 37046
#define OP_PORT_LIMIT_YELLOW_CELLf 37047
#define OP_PORT_LIMIT_YELLOW_PACKETf 37048
#define OP_PORT_MC_RED_DROP_STATE_CELL_BMP0f 37049
#define OP_PORT_MC_YELLOW_DROP_STATE_CELL_BMP0f 37050
#define OP_PORT_SHARED_COUNTf 37051
#define OP_PORT_SHARED_COUNT_CELLf 37052
#define OP_PORT_SHARED_COUNT_OVERFLOWf 37053
#define OP_PORT_SHARED_COUNT_OVERFLOW_DISINTf 37054
#define OP_PORT_SHARED_COUNT_PACKETf 37055
#define OP_PORT_SHARED_COUNT_UNDERRUNf 37056
#define OP_PORT_SHARED_COUNT_UNDERRUN_DISINTf 37057
#define OP_PORT_TOTAL_COUNTf 37058
#define OP_PORT_TOTAL_COUNT_CELLf 37059
#define OP_PORT_TOTAL_COUNT_PACKETf 37060
#define OP_QUEUE_MIN_COUNT_OVERFLOWf 37061
#define OP_QUEUE_MIN_COUNT_OVERFLOW_DISINTf 37062
#define OP_QUEUE_MIN_COUNT_UNDERRUNf 37063
#define OP_QUEUE_MIN_COUNT_UNDERRUN_DISINTf 37064
#define OP_QUEUE_SHARED_COUNT_OVERFLOWf 37065
#define OP_QUEUE_SHARED_COUNT_OVERFLOW_DISINTf 37066
#define OP_QUEUE_SHARED_COUNT_UNDERRUNf 37067
#define OP_QUEUE_SHARED_COUNT_UNDERRUN_DISINTf 37068
#define OP_RDf 37069
#define OP_REGADf 37070
#define OP_SHARED_LIMITf 37071
#define OP_SHARED_LIMIT_CELLf 37072
#define OP_SHARED_LIMIT_PACKETf 37073
#define OP_SHARED_RESET_VALUEf 37074
#define OP_SHARED_RESET_VALUE_CELLf 37075
#define OP_SHARED_RESET_VALUE_PACKETf 37076
#define OP_STf 37077
#define OP_TAf 37078
#define OP_TYPf 37079
#define OP_UC_PORT_DROP_STATE_CELL_BMP0f 37080
#define OP_UC_PORT_DROP_STATE_CELL_BMP1f 37081
#define OP_UC_PORT_SHARED_COUNT_CELLf 37082
#define OP_VALUEf 37083
#define ORf 37084
#define ORDERf 37085
#define ORGSIZEf 37086
#define ORGTIMEERRAf 37087
#define ORGTIMEERRAMASKf 37088
#define ORGTIMEERRBf 37089
#define ORGTIMEERRBMASKf 37090
#define ORG_SIZEf 37091
#define ORIENTATIONf 37092
#define ORIENTATIONISHUBf 37093
#define ORIENTATION_FROM_USER_HEADERf 37094
#define ORIENTATION_IS_HUBf 37095
#define ORIG_UC_PKT0f 37096
#define ORIG_UC_PKT1f 37097
#define ORMASKf 37098
#define ORPEf 37099
#define OR_MASKf 37100
#define OSC_0_SELf 37101
#define OSC_1_SELf 37102
#define OSC_CNT_DONEf 37103
#define OSC_CNT_RSTBf 37104
#define OSC_CNT_STARTf 37105
#define OSC_CNT_VALUEf 37106
#define OSC_ENABLEf 37107
#define OSC_OUTf 37108
#define OSC_OUT_ENf 37109
#define OSC_PW_ENf 37110
#define OSC_SELf 37111
#define OSC_TEST_ENABLEf 37112
#define OSTS_ENABLEf 37113
#define OSTS_TIMER_DISABLEf 37114
#define OS_TDM_ENABLEf 37115
#define OS_TDM_WRAP_PTRf 37116
#define OTAGf 37117
#define OTAG_VPTAGf 37118
#define OTAG_VPTAG_SELf 37119
#define OTHER_CW_TYPE_TOCPUf 37120
#define OTHER_OPCODE_COPYTO_CPUf 37121
#define OTHER_OPCODE_DROPf 37122
#define OTHER_OPCODE_GROUP_1_LOW_MDL_ACTIONf 37123
#define OTHER_OPCODE_GROUP_1_LOW_MDL_COPYTO_CPUf 37124
#define OTHER_OPCODE_GROUP_1_MC_ACTIONf 37125
#define OTHER_OPCODE_GROUP_1_MC_COPYTO_CPUf 37126
#define OTHER_OPCODE_GROUP_1_RESERVEDf 37127
#define OTHER_OPCODE_GROUP_1_UC_MY_STATION_HIT_ACTIONf 37128
#define OTHER_OPCODE_GROUP_1_UC_MY_STATION_HIT_COPYTO_CPUf 37129
#define OTHER_OPCODE_GROUP_1_UC_MY_STATION_MISS_ACTIONf 37130
#define OTHER_OPCODE_GROUP_1_UC_MY_STATION_MISS_COPYTO_CPUf 37131
#define OTHER_OPCODE_GROUP_2_LOW_MDL_ACTIONf 37132
#define OTHER_OPCODE_GROUP_2_LOW_MDL_COPYTO_CPUf 37133
#define OTHER_OPCODE_GROUP_2_MC_ACTIONf 37134
#define OTHER_OPCODE_GROUP_2_MC_COPYTO_CPUf 37135
#define OTHER_OPCODE_GROUP_2_RESERVEDf 37136
#define OTHER_OPCODE_GROUP_2_UC_MY_STATION_HIT_ACTIONf 37137
#define OTHER_OPCODE_GROUP_2_UC_MY_STATION_HIT_COPYTO_CPUf 37138
#define OTHER_OPCODE_GROUP_2_UC_MY_STATION_MISS_ACTIONf 37139
#define OTHER_OPCODE_GROUP_2_UC_MY_STATION_MISS_COPYTO_CPUf 37140
#define OTIMEf 37141
#define OTMHDESTEXTBITS15TO13f 37142
#define OTMHSRCEXTBITS15TO13f 37143
#define OTM_LEARNING_DISABLEf 37144
#define OTM_SPR_ENAf 37145
#define OTM_SPR_SET_SELf 37146
#define OTPCLKBYPf 37147
#define OTPCLKDIVf 37148
#define OTPCLKENf 37149
#define OTPC_CPU_ADDRESSf 37150
#define OTPC_MODEf 37151
#define OTPC_SFT_RSTf 37152
#define OTPC_WRITE_DATAf 37153
#define OTPDEBUGMODEf 37154
#define OTPFUSEVALIDf 37155
#define OTPLOCKf 37156
#define OTPPROGENf 37157
#define OTPREADYf 37158
#define OTPSIZEf 37159
#define OTP_CONFIGf 37160
#define OTP_CPU_DATAf 37161
#define OTP_CPU_DISABLEf 37162
#define OTP_DEBUG_MODEf 37163
#define OTP_ECCP_INf 37164
#define OTP_ECCP_OUTf 37165
#define OTP_ECC_CORRECTEDf 37166
#define OTP_ECC_CORRUPTf 37167
#define OTP_ECC_DISABLEf 37168
#define OTP_ECC_ERROR_ADDRf 37169
#define OTP_ECC_ERROR_EVf 37170
#define OTP_ECC_UNCORRECTABLEf 37171
#define OTP_NEONf 37172
#define OTP_NUMCPUSf 37173
#define OTP_POWER_READYf 37174
#define OTP_PROG_ENf 37175
#define OTP_STBY_REGf 37176
#define OTP_SW_OVERRIDE_ENf 37177
#define OTP_TO_CMICM_PCIE_MAX_LINK_SPEEDf 37178
#define OTP_TO_CMICM_PCIE_MAX_LINK_WIDTHf 37179
#define OTS_ENABLEf 37180
#define OTS_STAMP_LOCATIONf 37181
#define OT_SIZEf 37182
#define OUIf 37183
#define OUI_BASED_Q_ASSIGNMENTf 37184
#define OUTf 37185
#define OUTBOUNDMIRRf 37186
#define OUTBOUNDMIRRORDISABLEACTIONENABLEf 37187
#define OUTBOUNDMIRRORTOCHECKBWf 37188
#define OUTBOUND_MIRROR_TO_CHECK_BWf 37189
#define OUTENf 37190
#define OUTERCOMPINDEXf 37191
#define OUTERHEADERSTARTf 37192
#define OUTER_COMP_INDEXf 37193
#define OUTER_IP_TYPEf 37194
#define OUTER_IP_TYPE_MASKf 37195
#define OUTER_PCP_DEI_SRCf 37196
#define OUTER_TPIDf 37197
#define OUTER_TPID_ENABLEf 37198
#define OUTER_TPID_INDEXf 37199
#define OUTER_TPID_SELf 37200
#define OUTER_TPID_VERIFYf 37201
#define OUTER_VID_DEI_PCPf 37202
#define OUTER_VID_SRCf 37203
#define OUTER_VLANf 37204
#define OUTER_VLAN_ACTIONSf 37205
#define OUTER_VLAN_RANGE_IDXf 37206
#define OUTER_VLAN_TAGf 37207
#define OUTER_VLAN_TAG_ENABLEf 37208
#define OUTGOING_PACKET_COUNTERf 37209
#define OUTGOING_REQUEST_COUNTERf 37210
#define OUTLIFf 37211
#define OUTLIFACTIONENABLEf 37212
#define OUTLIFERRORCODEf 37213
#define OUTLIFLSBf 37214
#define OUTLIFORDISTTREENICKf 37215
#define OUTLIFTYPEf 37216
#define OUTLIFVALIDf 37217
#define OUTLIF_1f 37218
#define OUTLIF_2f 37219
#define OUTLIF_3f 37220
#define OUTLIF_FWD_FABRIC_MC_SOURCEf 37221
#define OUTLIF_FWD_INGRESS_MC_SOURCEf 37222
#define OUTLIF_FWD_UNICAST_SOURCEf 37223
#define OUTLIF_MIRROR_FABRIC_MC_SOURCEf 37224
#define OUTLIF_MIRROR_INGRESS_MC_SOURCEf 37225
#define OUTLIF_MIRROR_UNICAST_SOURCEf 37226
#define OUTLIF_MSB_MAPPEDf 37227
#define OUTLIF_MSB_MAPPED_SHIFTf 37228
#define OUTLIF_SNOOP_FABRIC_MC_SOURCEf 37229
#define OUTLIF_SNOOP_INGRESS_MC_SOURCEf 37230
#define OUTLIF_SNOOP_UNICAST_SOURCEf 37231
#define OUTLIF_VALIDf 37232
#define OUTOFFRMTHf 37233
#define OUTPPPORTf 37234
#define OUTPUT_CODEf 37235
#define OUTPUT_ENABLEf 37236
#define OUTPUT_PORTSP_RX_ENABLE0f 37237
#define OUTPUT_PORTSP_RX_ENABLE1f 37238
#define OUTPUT_PORT_RX_ENABLEf 37239
#define OUTPUT_PORT_RX_ENABLE0f 37240
#define OUTPUT_PORT_RX_ENABLE0_HIf 37241
#define OUTPUT_PORT_RX_ENABLE0_LOf 37242
#define OUTPUT_PORT_RX_ENABLE1f 37243
#define OUTPUT_PORT_RX_ENABLE1_HIf 37244
#define OUTPUT_PORT_RX_ENABLE1_LOf 37245
#define OUTPUT_PORT_RX_ENABLE_HIf 37246
#define OUTPUT_PORT_RX_ENABLE_LOf 37247
#define OUTPUT_THRESHOLD_BYPASSf 37248
#define OUTSTANDINGf 37249
#define OUTSTANDING_MMU_REQUESTSf 37250
#define OUTSTANDING_PORT_REQUESTSf 37251
#define OUTSTATPHASESELf 37252
#define OUTSTATSPEEDf 37253
#define OUTS_ENf 37254
#define OUTS_FILTEREDf 37255
#define OUTS_THRESHf 37256
#define OUTVSILSBf 37257
#define OUT_ACTION_TYPEf 37258
#define OUT_ACTION_VALUEf 37259
#define OUT_COLORf 37260
#define OUT_DBUS_CTLf 37261
#define OUT_DFIFO_LEVELf 37262
#define OUT_DPR_ODD_FALLf 37263
#define OUT_DPR_ODD_RISEf 37264
#define OUT_ENABLEf 37265
#define OUT_EPf 37266
#define OUT_EP_MASKf 37267
#define OUT_IBUS_CTLf 37268
#define OUT_LFIFO_LEVELf 37269
#define OUT_LIFf 37270
#define OUT_LIF_IN_USER_HEADER_2f 37271
#define OUT_LIF_RANGEf 37272
#define OUT_LIF_RANGE_MAX_Bf 37273
#define OUT_LIF_RANGE_MIN_Nf 37274
#define OUT_LIF_SRCf 37275
#define OUT_LIF_VALIDf 37276
#define OUT_OF_RANGE_ADDRf 37277
#define OUT_OF_RANGE_LENGTHf 37278
#define OUT_OF_RANGE_SOURCE_IDf 37279
#define OUT_OF_RANGE_TYPEf 37280
#define OUT_OF_SYNC_INTf 37281
#define OUT_OF_SYNC_INT_MASKf 37282
#define OUT_OF_SYNC_INT_Pf 37283
#define OUT_OF_SYNC_INT_P_MASKf 37284
#define OUT_OF_SYNC_INT_Sf 37285
#define OUT_OF_SYNC_INT_S_MASKf 37286
#define OUT_OF_SYNC_P_INTf 37287
#define OUT_OF_SYNC_P_INT_MASKf 37288
#define OUT_OF_SYNC_S_INTf 37289
#define OUT_OF_SYNC_S_INT_MASKf 37290
#define OUT_PP_PORTf 37291
#define OUT_PROFILE_FLAGf 37292
#define OUT_RIF_0_ACTION_ARP_PTRf 37293
#define OUT_RIF_0_ACTION_ARP_PTR_VALIDf 37294
#define OUT_RIF_0_ACTION_DROPf 37295
#define OUT_RIF_0_ACTION_OAM_LIF_SETf 37296
#define OUT_RIF_0_ACTION_REMARK_PROFILEf 37297
#define OUT_RIF_0_ACTION_VSI_LSBSf 37298
#define OUT_RIF_0_ENTRY_FORMATf 37299
#define OUT_RIF_1_ACTION_ARP_PTRf 37300
#define OUT_RIF_1_ACTION_ARP_PTR_VALIDf 37301
#define OUT_RIF_1_ACTION_DROPf 37302
#define OUT_RIF_1_ACTION_OAM_LIF_SETf 37303
#define OUT_RIF_1_ACTION_REMARK_PROFILEf 37304
#define OUT_RIF_1_ACTION_VSI_LSBSf 37305
#define OUT_RIF_1_ENTRY_FORMATf 37306
#define OUT_RIF_ENTRY_FORMATf 37307
#define OUT_TM_PORTf 37308
#define OUT_TM_PORT_VALIDf 37309
#define OVERCURRENT_POLARITYf 37310
#define OVERFLOWf 37311
#define OVERFLOWDQCQIDf 37312
#define OVERFLOWQUEUENUMf 37313
#define OVERFLOW_ADDR_Af 37314
#define OVERFLOW_ADDR_Bf 37315
#define OVERFLOW_BUCKET_ENABLEf 37316
#define OVERFLOW_COMPLETEf 37317
#define OVERFLOW_DETECTEDf 37318
#define OVERFLOW_DISINTf 37319
#define OVERFLOW_DQCQ_IDf 37320
#define OVERFLOW_ENf 37321
#define OVERFLOW_FIFO_CMDf 37322
#define OVERFLOW_FIFO_RADDRf 37323
#define OVERFLOW_FIFO_WDATAf 37324
#define OVERFLOW_QUEUE_NUMf 37325
#define OVERFLOW_UNDERFLOW_ERRORf 37326
#define OVERLAPf 37327
#define OVERLAP_COPYf 37328
#define OVERLAP_DISINTf 37329
#define OVERLAP_DROPf 37330
#define OVERLIMITDROPCNTf 37331
#define OVERRIDEf 37332
#define OVERRIDEINTERRUPTf 37333
#define OVERRIDEVIDINTAGGEDf 37334
#define OVERRIDE_AHBS_HSELf 37335
#define OVERRIDE_AHBS_HSEL_CSRf 37336
#define OVERRIDE_AHBS_HSEL_FIFOSf 37337
#define OVERRIDE_AVSf 37338
#define OVERRIDE_AVS_VALUEf 37339
#define OVERRIDE_CELL_LIMIT_TIMER_CONFIGURATIONf 37340
#define OVERRIDE_EMPTY_CELL_SIZEf 37341
#define OVERRIDE_FTMH_LB_KEY_MSBf 37342
#define OVERRIDE_FTMH_LB_KEY_MSB_VALUEf 37343
#define OVERRIDE_HREADY_TO_SLAVEf 37344
#define OVERRIDE_IARB_BLOCK_EOPf 37345
#define OVERRIDE_MEMBER_BITMAPf 37346
#define OVERRIDE_ROVf 37347
#define OVERRIDE_ROV_VALUEf 37348
#define OVERRIDE_SOURCEf 37349
#define OVERRIDE_VID_IN_TAGGEDf 37350
#define OVERRUNf 37351
#define OVERRUN_COPYf 37352
#define OVERRUN_DISINTf 37353
#define OVERRUN_DROPf 37354
#define OVERSIZED_RX_PACKETf 37355
#define OVERSUB_HEADROOM_ENABLEf 37356
#define OVERSUB_PORTSf 37357
#define OVERWRITE_DESTf 37358
#define OVERWRITE_ERRf 37359
#define OVERWRITE_OTP_CONFIGf 37360
#define OVERWRITE_OTP_SETTINGf 37361
#define OVERWRITE_OTP_STATUSf 37362
#define OVERWRITTENf 37363
#define OVER_CURRENT_ACTIVEf 37364
#define OVER_CURRENT_CHANGEf 37365
#define OVER_LIMIT_DROPf 37366
#define OVER_LIMIT_TOCPUf 37367
#define OVER_RIDE_EXT_MDIO_MSTR_CNTRLf 37368
#define OVFLOWf 37369
#define OVIDf 37370
#define OVQ_ADDRESS_RANGE0_DISABLEf 37371
#define OVQ_ADDRESS_RANGE0_HIGf 37372
#define OVQ_ADDRESS_RANGE0_LOWf 37373
#define OVQ_ADDRESS_RANGE1_DISABLEf 37374
#define OVQ_ADDRESS_RANGE1_HIGf 37375
#define OVQ_ADDRESS_RANGE1_LOWf 37376
#define OVQ_ADDRESS_RANGE2_DISABLEf 37377
#define OVQ_ADDRESS_RANGE2_HIGf 37378
#define OVQ_ADDRESS_RANGE2_LOWf 37379
#define OVQ_ADDRESS_RANGE3_DISABLEf 37380
#define OVQ_ADDRESS_RANGE3_HIGf 37381
#define OVQ_ADDRESS_RANGE3_LOWf 37382
#define OVQ_BLOCK_CNTf 37383
#define OVQ_BUBBLE_SIZEf 37384
#define OVQ_BUBBLE_THRESHOLDf 37385
#define OVQ_BUBBLE_THRESHOLD_ENABLEf 37386
#define OVQ_DCMf 37387
#define OVQ_DIST_FIX_ECC_ENf 37388
#define OVQ_DIST_STBYf 37389
#define OVQ_DIST_TMf 37390
#define OVQ_DROP_THRESHOLDf 37391
#define OVQ_DROP_THRESHOLD0f 37392
#define OVQ_DROP_THRESHOLD_RESET_LIMITf 37393
#define OVQ_FC_ENABLEf 37394
#define OVQ_FC_THRESHOLDf 37395
#define OVQ_FC_THRESHOLD_RESET_LIMITf 37396
#define OVQ_FIX_ECC_ENf 37397
#define OVQ_FLOWCONTROL_COUNTERf 37398
#define OVQ_HEADf 37399
#define OVQ_LINKED_NEXT_PTRf 37400
#define OVQ_LINKED_REG_NUMf 37401
#define OVQ_LL_SELECTIONf 37402
#define OVQ_MAX_BUBBLE_SIZEf 37403
#define OVQ_PARITY_CHK_ENf 37404
#define OVQ_PAR_ERRf 37405
#define OVQ_PAR_ERR_ENf 37406
#define OVQ_PAUSE_ENABLEf 37407
#define OVQ_PMf 37408
#define OVQ_TAILf 37409
#define OVQ_TMf 37410
#define OVRD_EN_DRIVER_PVTf 37411
#define OVRD_EN_ODTRES_PVTf 37412
#define OVRD_EN_SLEW_PVTf 37413
#define OVRD_OCB_INDCICATION_DURING_INDIRECTf 37414
#define OVRD_SM_ENf 37415
#define OVRFLWf 37416
#define OVR_ENf 37417
#define OVR_FORCEf 37418
#define OVR_STEPf 37419
#define OVTHCOUNTERBITSf 37420
#define OVTH_COUNTER_BITSf 37421
#define OVWR_DSTf 37422
#define OV_FIFO_TMf 37423
#define O_PHY_PWRUP_RSBf 37424
#define O_PHY_READYf 37425
#define Pf 37426
#define P0_A_COUNTf 37427
#define P0_A_HWMf 37428
#define P0_A_OFLOWf 37429
#define P0_A_UFLOWf 37430
#define P0_BIST_DBG_COMPARE_ENf 37431
#define P0_BIST_DBG_DATA_VALIDf 37432
#define P0_BIST_ENf 37433
#define P0_B_COUNTf 37434
#define P0_B_HWMf 37435
#define P0_B_OFLOWf 37436
#define P0_B_UFLOWf 37437
#define P0_COUNTf 37438
#define P0_DEBUG_ENf 37439
#define P0_EP_BP_DETECTf 37440
#define P0_HWMf 37441
#define P0_OFLOWf 37442
#define P0_TCAM_BLKSELf 37443
#define P0_TCAM_TMf 37444
#define P0_UFLOWf 37445
#define P10_EP_BP_DETECTf 37446
#define P11_EP_BP_DETECTf 37447
#define P12_EP_BP_DETECTf 37448
#define P13_EP_BP_DETECTf 37449
#define P14_EP_BP_DETECTf 37450
#define P15_EP_BP_DETECTf 37451
#define P16_EP_BP_DETECTf 37452
#define P1DIVf 37453
#define P1_A_COUNTf 37454
#define P1_A_HWMf 37455
#define P1_A_OFLOWf 37456
#define P1_A_UFLOWf 37457
#define P1_BIST_DBG_COMPARE_ENf 37458
#define P1_BIST_DBG_DATA_VALIDf 37459
#define P1_BIST_ENf 37460
#define P1_B_COUNTf 37461
#define P1_B_HWMf 37462
#define P1_B_OFLOWf 37463
#define P1_B_UFLOWf 37464
#define P1_COUNTf 37465
#define P1_DEBUG_ENf 37466
#define P1_DIVIDERf 37467
#define P1_EP_BP_DETECTf 37468
#define P1_HWMf 37469
#define P1_OFLOWf 37470
#define P1_TCAM_BLKSELf 37471
#define P1_TCAM_TMf 37472
#define P1_UFLOWf 37473
#define P26f 37474
#define P27f 37475
#define P28f 37476
#define P29f 37477
#define P2DIVf 37478
#define P2MP_LOCAL_RECEIVERS_PRESENTf 37479
#define P2PSERVICEf 37480
#define P2PVSIf 37481
#define P2_BIST_DBG_COMPARE_ENf 37482
#define P2_BIST_DBG_DATA_VALIDf 37483
#define P2_BIST_ENf 37484
#define P2_DEBUG_ENf 37485
#define P2_DIVIDERf 37486
#define P2_EP_BP_DETECTf 37487
#define P2_TCAM_BLKSELf 37488
#define P2_TCAM_TMf 37489
#define P30f 37490
#define P31f 37491
#define P34f 37492
#define P38f 37493
#define P39f 37494
#define P3_BIST_DBG_COMPARE_ENf 37495
#define P3_BIST_DBG_DATA_VALIDf 37496
#define P3_BIST_ENf 37497
#define P3_DEBUG_ENf 37498
#define P3_EP_BP_DETECTf 37499
#define P3_TCAM_BLKSELf 37500
#define P3_TCAM_TMf 37501
#define P42f 37502
#define P43f 37503
#define P46f 37504
#define P4_BIST_DBG_COMPARE_ENf 37505
#define P4_BIST_DBG_DATA_VALIDf 37506
#define P4_BIST_ENf 37507
#define P4_DEBUG_ENf 37508
#define P4_EP_BP_DETECTf 37509
#define P4_TCAM_BLKSELf 37510
#define P4_TCAM_TMf 37511
#define P50f 37512
#define P51f 37513
#define P54f 37514
#define P5_BIST_DBG_COMPARE_ENf 37515
#define P5_BIST_DBG_DATA_VALIDf 37516
#define P5_BIST_ENf 37517
#define P5_DEBUG_ENf 37518
#define P5_EP_BP_DETECTf 37519
#define P5_TCAM_BLKSELf 37520
#define P5_TCAM_TMf 37521
#define P6_BIST_DBG_COMPARE_ENf 37522
#define P6_BIST_DBG_DATA_VALIDf 37523
#define P6_BIST_ENf 37524
#define P6_DEBUG_ENf 37525
#define P6_EP_BP_DETECTf 37526
#define P6_TCAM_BLKSELf 37527
#define P6_TCAM_TMf 37528
#define P7_EP_BP_DETECTf 37529
#define P8_EP_BP_DETECTf 37530
#define P9_EP_BP_DETECTf 37531
#define PAf 37532
#define PABORT_OPENf 37533
#define PABORT_SECf 37534
#define PACING_DELAYf 37535
#define PACKAGEOPTIONf 37536
#define PACKED_QUEUEf 37537
#define PACKETf 37538
#define PACKETBUFFERSIZEf 37539
#define PACKETBUFFERWRITEPOINTERf 37540
#define PACKETFORMATCODEf 37541
#define PACKETFORMATCODEPROFILEf 37542
#define PACKETFRAGCNTf 37543
#define PACKETHEADERSf 37544
#define PACKETMODEf 37545
#define PACKETSCOUNTERf 37546
#define PACKETSIZE256TOEOPf 37547
#define PACKETSTARTBUFFERPOINTERf 37548
#define PACKETS_COUNTERf 37549
#define PACKETS_REJECTED_BY_EGW_CNTf 37550
#define PACKETS_REJECTED_BY_EGW_CNT_OVFf 37551
#define PACKETWORD0f 37552
#define PACKETWORD1f 37553
#define PACKETWORD2f 37554
#define PACKETWORD3f 37555
#define PACKETWORD4f 37556
#define PACKETWORD5f 37557
#define PACKETWORD6f 37558
#define PACKETWORD7f 37559
#define PACKET_ACTION_PROTECTION_PATH_INVALID_FWDf 37560
#define PACKET_ACTION_PROTECTION_PATH_INVALID_SNPf 37561
#define PACKET_BUFFER_ECC_GEN_ENABLEf 37562
#define PACKET_BUFFER_WRITE_POINTERf 37563
#define PACKET_CELL_CNTf 37564
#define PACKET_COUNTf 37565
#define PACKET_COUNT0f 37566
#define PACKET_COUNT1f 37567
#define PACKET_COUNT2f 37568
#define PACKET_COUNT3f 37569
#define PACKET_COUNT4f 37570
#define PACKET_COUNT5f 37571
#define PACKET_COUNT6f 37572
#define PACKET_COUNT7f 37573
#define PACKET_COUNTERf 37574
#define PACKET_DATAf 37575
#define PACKET_DROP_COUNTf 37576
#define PACKET_DROP_COUNT_REDf 37577
#define PACKET_DROP_COUNT_YELLOWf 37578
#define PACKET_EGRESS_ACTIVEf 37579
#define PACKET_FORMAT_CODEf 37580
#define PACKET_FORMAT_CODE_MASKf 37581
#define PACKET_FORMAT_QUALIFIER_0f 37582
#define PACKET_FORMAT_QUALIFIER_1f 37583
#define PACKET_FORMAT_QUALIFIER_1_MASKf 37584
#define PACKET_FORMAT_QUALIFIER_2f 37585
#define PACKET_FORMAT_QUALIFIER_2_MASKf 37586
#define PACKET_FORMAT_QUALIFIER_3_OUTER_VID_BITSf 37587
#define PACKET_FORMAT_QUALIFIER_3_OUTER_VID_BITS_MASKf 37588
#define PACKET_FORMAT_QUALIFIER_FWDf 37589
#define PACKET_FORMAT_TABLE_INITIATE_PAR_ERRf 37590
#define PACKET_FORMAT_TABLE_PARITY_ERR_MASKf 37591
#define PACKET_FRAG_CNTf 37592
#define PACKET_GAPf 37593
#define PACKET_HAS_C_TAGf 37594
#define PACKET_HAS_OUTER_VIDf 37595
#define PACKET_HAS_PCP_DEIf 37596
#define PACKET_HAS_UPf 37597
#define PACKET_IFG_BYTESf 37598
#define PACKET_IFG_BYTES_2f 37599
#define PACKET_INGRESS_ACTIVEf 37600
#define PACKET_INJECTED_BITMAPf 37601
#define PACKET_IS_COMPATIBLE_MCf 37602
#define PACKET_IS_COMPATIBLE_MC_MASKf 37603
#define PACKET_IS_IEEE_1588f 37604
#define PACKET_LENGTH_ERRORf 37605
#define PACKET_LENGTH_ERROR_INTR_ENf 37606
#define PACKET_LEN_ERRf 37607
#define PACKET_MEM_PDAf 37608
#define PACKET_MEM_TMf 37609
#define PACKET_MODEf 37610
#define PACKET_MODE_ENf 37611
#define PACKET_MODE_SHAPER_ACCOUNTING_ENABLEf 37612
#define PACKET_MODE_WRR_ACCOUNTING_ENABLEf 37613
#define PACKET_MODIFICATION_DISABLEf 37614
#define PACKET_NUMf 37615
#define PACKET_OVERHEADf 37616
#define PACKET_PTRf 37617
#define PACKET_PTR_EXTf 37618
#define PACKET_PTR_INTf 37619
#define PACKET_PTR_STORE_CORRECTED_ERRORf 37620
#define PACKET_PTR_STORE_ECC_ERROR_ADDRESSf 37621
#define PACKET_PTR_STORE_ENABLE_ECCf 37622
#define PACKET_PTR_STORE_FORCE_CORRECTED_ERROR_DISINTf 37623
#define PACKET_PTR_STORE_FORCE_UNCORRECTABLE_ERRORf 37624
#define PACKET_PTR_STORE_FORCE_UNCORRECTED_ERROR_DISINTf 37625
#define PACKET_PTR_STORE_UNCORRECTED_ERRORf 37626
#define PACKET_QUANTUMf 37627
#define PACKET_RATE_SHAPER_ENf 37628
#define PACKET_REDIRECTIONf 37629
#define PACKET_SCPf 37630
#define PACKET_SEG_OFF_EXTf 37631
#define PACKET_SHORT_SCPf 37632
#define PACKET_START_BUFFER_POINTERf 37633
#define PACKET_TOO_SMALL_DROPf 37634
#define PACKET_TYPEf 37635
#define PACKET_WORD_0f 37636
#define PACKET_WORD_1f 37637
#define PACKET_WORD_2f 37638
#define PACKET_WORD_3f 37639
#define PACKET_WORD_4f 37640
#define PACKET_WORD_5f 37641
#define PACKET_WORD_6f 37642
#define PACKET_WORD_7f 37643
#define PACKING_CTXT_FIFOS_CORRECTED_ERRORf 37644
#define PACKING_CTXT_FIFOS_CORRECTED_ERROR_DISINTf 37645
#define PACKING_CTXT_FIFOS_ECC_ERROR_ADDRESSf 37646
#define PACKING_CTXT_FIFOS_ENABLE_ECCf 37647
#define PACKING_CTXT_FIFOS_FORCE_UNCORRECTABLE_ECCf 37648
#define PACKING_CTXT_FIFOS_FP_LL_CORRECTED_ERRORf 37649
#define PACKING_CTXT_FIFOS_FP_LL_CORRECTED_ERROR_DISINTf 37650
#define PACKING_CTXT_FIFOS_FP_LL_ECC_ERROR_ADDRESSf 37651
#define PACKING_CTXT_FIFOS_FP_LL_ENABLE_ECCf 37652
#define PACKING_CTXT_FIFOS_FP_LL_FORCE_UNCORRECTABLE_ECCf 37653
#define PACKING_CTXT_FIFOS_FP_LL_UNCORRECTED_ERRORf 37654
#define PACKING_CTXT_FIFOS_FP_LL_UNCORRECTED_ERROR_DISINTf 37655
#define PACKING_CTXT_FIFOS_UNCORRECTED_ERRORf 37656
#define PACKING_CTXT_FIFOS_UNCORRECTED_ERROR_DISINTf 37657
#define PACKING_ENABLEf 37658
#define PACKING_PKT_LEN_FIFOS_CORRECTED_ERRORf 37659
#define PACKING_PKT_LEN_FIFOS_CORRECTED_ERROR_DISINTf 37660
#define PACKING_PKT_LEN_FIFOS_ECC_ERROR_ADDRESSf 37661
#define PACKING_PKT_LEN_FIFOS_ENABLE_ECCf 37662
#define PACKING_PKT_LEN_FIFOS_FORCE_UNCORRECTABLE_ECCf 37663
#define PACKING_PKT_LEN_FIFOS_UNCORRECTED_ERRORf 37664
#define PACKING_PKT_LEN_FIFOS_UNCORRECTED_ERROR_DISINTf 37665
#define PACKING_PORT_FIFOS_CORRECTED_ERRORf 37666
#define PACKING_PORT_FIFOS_CORRECTED_ERROR_DISINTf 37667
#define PACKING_PORT_FIFOS_ENABLE_ECCf 37668
#define PACKING_PORT_FIFOS_ERROR_ADDRESSf 37669
#define PACKING_PORT_FIFOS_FORCE_UNCORRECTABLE_ECCf 37670
#define PACKING_PORT_FIFOS_UNCORRECTED_ERRORf 37671
#define PACKING_PORT_FIFOS_UNCORRECTED_ERROR_DISINTf 37672
#define PACKING_THRESHOLDf 37673
#define PADDING_TO_MINIMUMf 37674
#define PADENf 37675
#define PAD_ENf 37676
#define PAD_RESf 37677
#define PAD_RSRV_1f 37678
#define PAD_RSRV_2f 37679
#define PAD_RSRV_3f 37680
#define PAD_RSRV_4f 37681
#define PAD_STRIPPING_DISABLEf 37682
#define PAD_THRESHOLDf 37683
#define PAEBINTERRUPTf 37684
#define PAEBINTERRUPTMASKf 37685
#define PAGEf 37686
#define PAGES_ALLOCATED_WATERMARKf 37687
#define PAGES_COMPLETEf 37688
#define PAGES_STOREDf 37689
#define PAGE_HIT_ENf 37690
#define PAGE_REQ_FIFO_CORRECTED_ECC_ERRORf 37691
#define PAGE_REQ_FIFO_CORRECTED_ECC_ERROR_0_DISINTf 37692
#define PAGE_REQ_FIFO_UNCORRECTED_ECC_ERRORf 37693
#define PAGE_REQ_FIFO_UNCORRECTED_ECC_ERROR_0_DISINTf 37694
#define PAGE_ROTATION_CORRECTED_ERROR_Af 37695
#define PAGE_ROTATION_CORRECTED_ERROR_A_DISINTf 37696
#define PAGE_ROTATION_DISABLE_ECCf 37697
#define PAGE_ROTATION_ERROR_ADDR_Af 37698
#define PAGE_ROTATION_FORCE_ECC_ERROR_Af 37699
#define PAGE_ROTATION_FORCE_ECC_ERROR_Bf 37700
#define PAGE_ROTATION_MEM_INITf 37701
#define PAGE_ROTATION_MEM_INIT_DONEf 37702
#define PAGE_ROTATION_TMAf 37703
#define PAGE_ROTATION_TMBf 37704
#define PAGE_ROTATION_UNCORRECTED_ERROR_Af 37705
#define PAGE_ROTATION_UNCORRECTED_ERROR_A_DISINTf 37706
#define PAGE_SIZEf 37707
#define PAIRING_F1f 37708
#define PAIRING_F1_MASKf 37709
#define PAIRING_F2f 37710
#define PAIRING_F2_MASKf 37711
#define PAIRING_F3f 37712
#define PAIRING_F3_MASKf 37713
#define PAIRING_F4f 37714
#define PAIRING_F4_MASKf 37715
#define PAIRING_FIXEDf 37716
#define PAIRING_FIXED_MASKf 37717
#define PAIRING_IPBM_F0f 37718
#define PAIRING_IPBM_F0_MASKf 37719
#define PAIRING_RESERVEDf 37720
#define PAIRING_RESERVED_MASKf 37721
#define PARALLEL_DATA_PATHf 37722
#define PARAMETER_READYf 37723
#define PARECCENRAMf 37724
#define PARENT_IDf 37725
#define PARENT_NODEf 37726
#define PARFf 37727
#define PARITYf 37728
#define PARITY0f 37729
#define PARITY0_0f 37730
#define PARITY0_1f 37731
#define PARITY0_2f 37732
#define PARITY0_DATAf 37733
#define PARITY1f 37734
#define PARITY1_0f 37735
#define PARITY1_1f 37736
#define PARITY1_2f 37737
#define PARITY1_DATAf 37738
#define PARITY2f 37739
#define PARITY3f 37740
#define PARITYDf 37741
#define PARITYD_DISINTf 37742
#define PARITYD_SELf 37743
#define PARITYERRORPTRf 37744
#define PARITY_0f 37745
#define PARITY_1f 37746
#define PARITY_2f 37747
#define PARITY_3f 37748
#define PARITY_4f 37749
#define PARITY_Af 37750
#define PARITY_BITf 37751
#define PARITY_CHECK_ENf 37752
#define PARITY_CHECK_FAIL_CNTf 37753
#define PARITY_CHK_ENf 37754
#define PARITY_DATAf 37755
#define PARITY_DIAGf 37756
#define PARITY_ENf 37757
#define PARITY_EN_LPf 37758
#define PARITY_ERRf 37759
#define PARITY_ERRORf 37760
#define PARITY_ERROR_DISINTf 37761
#define PARITY_ERROR_ENABLEf 37762
#define PARITY_ERROR_MASKf 37763
#define PARITY_ERROR_STATUSf 37764
#define PARITY_ERR_Af 37765
#define PARITY_ERR_ADDRf 37766
#define PARITY_ERR_ADDR_VALIDf 37767
#define PARITY_ERR_Bf 37768
#define PARITY_ERR_BMf 37769
#define PARITY_ERR_BM_0f 37770
#define PARITY_ERR_BM_1f 37771
#define PARITY_ERR_CNTf 37772
#define PARITY_ERR_CNT_OVERFLOWf 37773
#define PARITY_ERR_INTf 37774
#define PARITY_ERR_INTR_ENf 37775
#define PARITY_ERR_INT_MASKf 37776
#define PARITY_ERR_TOCPUf 37777
#define PARITY_GEN_ENf 37778
#define PARITY_INTERRUPT_0f 37779
#define PARITY_INTERRUPT_1f 37780
#define PARITY_INTERRUPT_2f 37781
#define PARITY_INTERRUPT_3f 37782
#define PARITY_INTERRUPT_4f 37783
#define PARITY_IRQ_ENf 37784
#define PARITY_ONf 37785
#define PARITY_STAT_CLEARf 37786
#define PARITY_STAT_CLRf 37787
#define PARITY_XQf 37788
#define PARITY_XQTf 37789
#define PARLVRAMf 37790
#define PARRD1f 37791
#define PARRD2f 37792
#define PARRD3f 37793
#define PARRD4f 37794
#define PARRT1f 37795
#define PARRT2f 37796
#define PARRT3f 37797
#define PARRT4f 37798
#define PARSERLASTNWKRECORD1f 37799
#define PARSERLASTNWKRECORD2f 37800
#define PARSERLASTSYSRECORDf 37801
#define PARSERPMFPROFILEf 37802
#define PARSERPMFPROFILEETHOVERPWEf 37803
#define PARSER_CUSTOM_MACRO_SELECTf 37804
#define PARSER_LAST_NWK_RECORDf 37805
#define PARSER_LAST_SYS_RECORDf 37806
#define PARSER_LEAF_CONTEXTf 37807
#define PARSER_LEAF_CONTEXT_MASKf 37808
#define PARSER_PROGRAM_0_INITIATE_PAR_ERRf 37809
#define PARSER_PROGRAM_0_PARITY_ERR_MASKf 37810
#define PARSER_PROGRAM_1_INITIATE_PAR_ERRf 37811
#define PARSER_PROGRAM_1_PARITY_ERR_MASKf 37812
#define PARSER_PROGRAM_2_INITIATE_PAR_ERRf 37813
#define PARSER_PROGRAM_2_PARITY_ERR_MASKf 37814
#define PARSER_PROGRAM_POINTER_FEM_BIT_SELECTf 37815
#define PARSER_PROGRAM_POINTER_FEM_FIELD_SELECT_0f 37816
#define PARSER_PROGRAM_POINTER_FEM_FIELD_SELECT_1f 37817
#define PARSER_PROGRAM_POINTER_FEM_FIELD_SELECT_2f 37818
#define PARSER_PROGRAM_POINTER_FEM_FIELD_SELECT_3f 37819
#define PARSER_PROGRAM_POINTER_FEM_MAP_DATAf 37820
#define PARSER_PROGRAM_POINTER_FEM_MAP_INDEXf 37821
#define PARSE_IPV4_PAYLOADf 37822
#define PARSE_IPV6_PAYLOADf 37823
#define PARSE_Q_LEN_ERRORf 37824
#define PARSE_Q_LEN_ERROR_DISINTf 37825
#define PARSE_Q_LEN_ERROR_MASKf 37826
#define PARSE_SCTPf 37827
#define PARSE_STATS_LEN_ERRORf 37828
#define PARSE_STATS_LEN_ERROR_DISINTf 37829
#define PARSE_STATS_LEN_ERROR_MASKf 37830
#define PARSE_USING_SGLP_TPIDf 37831
#define PARTIAL_PAGE_ENf 37832
#define PARTIAL_PKT_CNTf 37833
#define PARTIAL_PKT_LINESf 37834
#define PARTNUMBER0f 37835
#define PARTNUMBER1f 37836
#define PARTOFLAGf 37837
#define PART_NUMBERf 37838
#define PART_NUMBER_0f 37839
#define PART_NUMBER_1f 37840
#define PART_NUMBER_7_0f 37841
#define PAR_ERRf 37842
#define PAR_ERR_DISINTf 37843
#define PAR_ERR_DM0f 37844
#define PAR_ERR_DM0_DISINTf 37845
#define PAR_ERR_DM1f 37846
#define PAR_ERR_DM1_DISINTf 37847
#define PAR_ERR_DM2f 37848
#define PAR_ERR_DM2_DISINTf 37849
#define PAR_ERR_DM3f 37850
#define PAR_ERR_DM3_DISINTf 37851
#define PAR_ERR_DOUBLE_FAULTf 37852
#define PAR_ERR_DOUBLE_FAULT_DISINTf 37853
#define PAR_ERR_ETUf 37854
#define PAR_ERR_ETU_DISINTf 37855
#define PAR_ERR_INTERRUPTf 37856
#define PAR_ERR_INTERRUPT_MASKf 37857
#define PAR_ERR_INTERRUPT_REGISTER_TESTf 37858
#define PAR_ERR_INT_MASK_REGf 37859
#define PAR_ERR_INT_REGf 37860
#define PAR_ERR_RCEf 37861
#define PAR_ERR_RCE_DISINTf 37862
#define PAR_ERR_SK0f 37863
#define PAR_ERR_SK0_DISINTf 37864
#define PAR_ERR_SK1f 37865
#define PAR_ERR_SK1_DISINTf 37866
#define PAR_ERR_WRf 37867
#define PASSALLf 37868
#define PASSTHRUf 37869
#define PASSTHRUQ_MCQ_FIFO_BASEf 37870
#define PASSTHRU_GRP_IDf 37871
#define PASSTHRU_HDR_PTRf 37872
#define PASSTHRU_HDR_PTR_PKT0f 37873
#define PASSTHRU_HDR_PTR_PKT1f 37874
#define PASSTHRU_MODE_ENABLEf 37875
#define PASSTHRU_NLF_LOGICAL_PORT_NUMBERf 37876
#define PASSWORDf 37877
#define PASS_CONTROL_FRAMESf 37878
#define PASS_CRC_ERR_PKTSf 37879
#define PATCHf 37880
#define PATHSELECT0f 37881
#define PATHSELECT1f 37882
#define PATHSELECT2f 37883
#define PATHSELECT3f 37884
#define PATHSELECT4f 37885
#define PATHSELECT5f 37886
#define PATHSELECT6f 37887
#define PATHSELECT7f 37888
#define PATH_SELECT_0f 37889
#define PATH_SELECT_1f 37890
#define PATH_SELECT_2f 37891
#define PATH_SELECT_3f 37892
#define PATH_SELECT_4f 37893
#define PATH_SELECT_5f 37894
#define PATH_SELECT_6f 37895
#define PATH_SELECT_7f 37896
#define PATH_SELECT_INITIATE_PAR_ERRf 37897
#define PATH_SELECT_PARITY_ERR_MASKf 37898
#define PATTERNBITMODEf 37899
#define PATTERN_BIT_MODEf 37900
#define PAUSEf 37901
#define PAUSEENf 37902
#define PAUSESTATEf 37903
#define PAUSE_DONEf 37904
#define PAUSE_ENABLEf 37905
#define PAUSE_FWDf 37906
#define PAUSE_GMII_ON_TX_LINE_SIDEf 37907
#define PAUSE_IGNOREf 37908
#define PAUSE_MASKf 37909
#define PAUSE_MODEf 37910
#define PAUSE_ONf 37911
#define PAUSE_REFRESH_ENf 37912
#define PAUSE_REFRESH_TIMERf 37913
#define PAUSE_RESUMEf 37914
#define PAUSE_SCAN_PORTSf 37915
#define PAUSE_STATf 37916
#define PAUSE_THDf 37917
#define PAUSE_THRESHf 37918
#define PAUSE_VALUEf 37919
#define PAUSE_XOFF_TIMERf 37920
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_CLEARf 37921
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_ENf 37922
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_STATUSf 37923
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_CLEARf 37924
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_ENf 37925
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_STATUSf 37926
#define PAXB_INTR_CLEAR_RSVDf 37927
#define PAXB_INTR_EN_RSVDf 37928
#define PAXB_INTR_STATUS_RSVDf 37929
#define PAXB_MISC_CONFIGf 37930
#define PAXB_MISC_STATUSf 37931
#define PAXB_RD_CMPL_BUF_0_2B_ECC_ERR_INTR_CLEARf 37932
#define PAXB_RD_CMPL_BUF_0_2B_ECC_ERR_INTR_ENf 37933
#define PAXB_RD_CMPL_BUF_0_2B_ECC_ERR_INTR_STATUSf 37934
#define PAXB_RD_CMPL_BUF_0_ECC_ERR_ADDRf 37935
#define PAXB_RD_CMPL_BUF_0_ECC_ERR_CORRECTEDf 37936
#define PAXB_RD_CMPL_BUF_0_ECC_ERR_EVf 37937
#define PAXB_RD_CMPL_BUF_0_PSM_VDDf 37938
#define PAXB_RD_CMPL_BUF_0_STBYf 37939
#define PAXB_RD_CMPL_BUF_0_TMf 37940
#define PAXB_RD_CMPL_BUF_0_UNCORRECTABLE_ECC_ERRf 37941
#define PAXB_RD_CMPL_BUF_1_2B_ECC_ERR_INTR_CLEARf 37942
#define PAXB_RD_CMPL_BUF_1_2B_ECC_ERR_INTR_ENf 37943
#define PAXB_RD_CMPL_BUF_1_2B_ECC_ERR_INTR_STATUSf 37944
#define PAXB_RD_CMPL_BUF_1_ECC_ERR_ADDRf 37945
#define PAXB_RD_CMPL_BUF_1_ECC_ERR_CORRECTEDf 37946
#define PAXB_RD_CMPL_BUF_1_ECC_ERR_EVf 37947
#define PAXB_RD_CMPL_BUF_1_PSM_VDDf 37948
#define PAXB_RD_CMPL_BUF_1_STBYf 37949
#define PAXB_RD_CMPL_BUF_1_TMf 37950
#define PAXB_RD_CMPL_BUF_1_UNCORRECTABLE_ECC_ERRf 37951
#define PAXB_RST_Nf 37952
#define PAXB_WR_DATA_BUF_2B_ECC_ERR_INTR_CLEARf 37953
#define PAXB_WR_DATA_BUF_2B_ECC_ERR_INTR_ENf 37954
#define PAXB_WR_DATA_BUF_2B_ECC_ERR_INTR_STATUSf 37955
#define PAXB_WR_DATA_BUF_ECC_ERR_ADDRf 37956
#define PAXB_WR_DATA_BUF_ECC_ERR_CORRECTEDf 37957
#define PAXB_WR_DATA_BUF_ECC_ERR_EVf 37958
#define PAXB_WR_DATA_BUF_PSM_VDDf 37959
#define PAXB_WR_DATA_BUF_STBYf 37960
#define PAXB_WR_DATA_BUF_TMf 37961
#define PAXB_WR_DATA_BUF_UNCORRECTABLE_ECC_ERRf 37962
#define PAYLOADf 37963
#define PAYLOADPAYLOADf 37964
#define PAYLOAD_IPV4f 37965
#define PAYLOAD_IPV6f 37966
#define PAYLOAD_LENGTH_ADJUSTMENTf 37967
#define PAYLOAD_MEM_CORRECTED_ERRORf 37968
#define PAYLOAD_MEM_CORRECTED_ERROR_DISINTf 37969
#define PAYLOAD_MEM_DISABLE_ECCf 37970
#define PAYLOAD_MEM_ECC_CORRUPTf 37971
#define PAYLOAD_MEM_ERROR_ADDRf 37972
#define PAYLOAD_MEM_ERROR_BANKf 37973
#define PAYLOAD_MEM_INIT_DONEf 37974
#define PAYLOAD_MEM_TMf 37975
#define PAYLOAD_MEM_UNCORRECTED_ERRORf 37976
#define PAYLOAD_MEM_UNCORRECTED_ERROR_DISINTf 37977
#define PAYLOAD_PREFIXf 37978
#define PAYLOAD_RESERVEf 37979
#define PAYLOAD_TYPEf 37980
#define PA_FIFO_0f 37981
#define PA_FIFO_0_2_TMf 37982
#define PA_FIFO_0_ASSERTED_FCf 37983
#define PA_FIFO_0_CTRL_CORRECTED_ERRORf 37984
#define PA_FIFO_0_CTRL_CORRECTED_ERROR_DISINTf 37985
#define PA_FIFO_0_CTRL_DISABLE_ECCf 37986
#define PA_FIFO_0_CTRL_ECC_CORRUPTf 37987
#define PA_FIFO_0_CTRL_ERROR_ADDRf 37988
#define PA_FIFO_0_CTRL_ERROR_BANKf 37989
#define PA_FIFO_0_CTRL_UNCORRECTED_ERRORf 37990
#define PA_FIFO_0_CTRL_UNCORRECTED_ERROR_DISINTf 37991
#define PA_FIFO_0_DATA_CORRECTED_ERRORf 37992
#define PA_FIFO_0_DATA_CORRECTED_ERROR_DISINTf 37993
#define PA_FIFO_0_DATA_DISABLE_ECCf 37994
#define PA_FIFO_0_DATA_ECC_CORRUPTf 37995
#define PA_FIFO_0_DATA_ERROR_ADDRf 37996
#define PA_FIFO_0_DATA_ERROR_BANKf 37997
#define PA_FIFO_0_DATA_UNCORRECTED_ERRORf 37998
#define PA_FIFO_0_DATA_UNCORRECTED_ERROR_DISINTf 37999
#define PA_FIFO_0_INIT_DONEf 38000
#define PA_FIFO_0_OVERFLOWf 38001
#define PA_FIFO_0_OVERFLOW_DISINTf 38002
#define PA_FIFO_1f 38003
#define PA_FIFO_1_ASSERTED_FCf 38004
#define PA_FIFO_1_ASSERTED_FC_DISINTf 38005
#define PA_FIFO_1_CTRL_CORRECTED_ERRORf 38006
#define PA_FIFO_1_CTRL_CORRECTED_ERROR_DISINTf 38007
#define PA_FIFO_1_CTRL_DISABLE_ECCf 38008
#define PA_FIFO_1_CTRL_ECC_CORRUPTf 38009
#define PA_FIFO_1_CTRL_ERROR_ADDRf 38010
#define PA_FIFO_1_CTRL_ERROR_BANKf 38011
#define PA_FIFO_1_CTRL_UNCORRECTED_ERRORf 38012
#define PA_FIFO_1_CTRL_UNCORRECTED_ERROR_DISINTf 38013
#define PA_FIFO_1_DATA_CORRECTED_ERRORf 38014
#define PA_FIFO_1_DATA_CORRECTED_ERROR_DISINTf 38015
#define PA_FIFO_1_DATA_DISABLE_ECCf 38016
#define PA_FIFO_1_DATA_ECC_CORRUPTf 38017
#define PA_FIFO_1_DATA_ERROR_ADDRf 38018
#define PA_FIFO_1_DATA_ERROR_BANKf 38019
#define PA_FIFO_1_DATA_UNCORRECTED_ERRORf 38020
#define PA_FIFO_1_DATA_UNCORRECTED_ERROR_DISINTf 38021
#define PA_FIFO_1_INIT_DONEf 38022
#define PA_FIFO_1_OVERFLOWf 38023
#define PA_FIFO_1_OVERFLOW_DISINTf 38024
#define PA_FIFO_1_TMf 38025
#define PA_FIFO_2f 38026
#define PA_FIFO_2_ASSERTED_FCf 38027
#define PA_FIFO_2_CTRL_CORRECTED_ERRORf 38028
#define PA_FIFO_2_CTRL_CORRECTED_ERROR_DISINTf 38029
#define PA_FIFO_2_CTRL_DISABLE_ECCf 38030
#define PA_FIFO_2_CTRL_ECC_CORRUPTf 38031
#define PA_FIFO_2_CTRL_ERROR_ADDRf 38032
#define PA_FIFO_2_CTRL_ERROR_BANKf 38033
#define PA_FIFO_2_CTRL_UNCORRECTED_ERRORf 38034
#define PA_FIFO_2_CTRL_UNCORRECTED_ERROR_DISINTf 38035
#define PA_FIFO_2_DATA_CORRECTED_ERRORf 38036
#define PA_FIFO_2_DATA_CORRECTED_ERROR_DISINTf 38037
#define PA_FIFO_2_DATA_DISABLE_ECCf 38038
#define PA_FIFO_2_DATA_ECC_CORRUPTf 38039
#define PA_FIFO_2_DATA_ERROR_ADDRf 38040
#define PA_FIFO_2_DATA_ERROR_BANKf 38041
#define PA_FIFO_2_DATA_UNCORRECTED_ERRORf 38042
#define PA_FIFO_2_DATA_UNCORRECTED_ERROR_DISINTf 38043
#define PA_FIFO_2_INIT_DONEf 38044
#define PA_FIFO_2_OVERFLOWf 38045
#define PA_FIFO_2_OVERFLOW_DISINTf 38046
#define PB20f 38047
#define PBBCFMMAXLEVELf 38048
#define PBBCFMTRAPVALIDf 38049
#define PBB_VLAN_EDIT_COMMANDf 38050
#define PBITf 38051
#define PBITS0f 38052
#define PBITS1f 38053
#define PBITS10f 38054
#define PBITS11f 38055
#define PBITS12f 38056
#define PBITS13f 38057
#define PBITS14f 38058
#define PBITS15f 38059
#define PBITS16f 38060
#define PBITS17f 38061
#define PBITS18f 38062
#define PBITS19f 38063
#define PBITS2f 38064
#define PBITS20f 38065
#define PBITS21f 38066
#define PBITS22f 38067
#define PBITS23f 38068
#define PBITS24f 38069
#define PBITS25f 38070
#define PBITS26f 38071
#define PBITS27f 38072
#define PBITS28f 38073
#define PBITS29f 38074
#define PBITS3f 38075
#define PBITS30f 38076
#define PBITS31f 38077
#define PBITS4f 38078
#define PBITS5f 38079
#define PBITS6f 38080
#define PBITS7f 38081
#define PBITS8f 38082
#define PBITS9f 38083
#define PBI_CAPTUREDf 38084
#define PBI_DATAf 38085
#define PBI_DISCARDf 38086
#define PBI_ILLEGAL_COSf 38087
#define PBI_ILLEGAL_COS_DISINTf 38088
#define PBI_ILLEGAL_DST_PORTf 38089
#define PBI_ILLEGAL_DST_PORT_DISINTf 38090
#define PBI_ILLEGAL_SRC_PORTf 38091
#define PBI_ILLEGAL_SRC_PORT_DISINTf 38092
#define PBI_RESERVEDf 38093
#define PBI_RESERVED_BIT_0f 38094
#define PBI_RESERVED_BIT_1f 38095
#define PBI_RESERVED_BIT_2f 38096
#define PBI_RESERVED_BIT_3f 38097
#define PBI_SPIDf 38098
#define PBI_SRC_PORT_GAPf 38099
#define PBI_SRC_PORT_GAP_DISINTf 38100
#define PBM_MACRO_DCMf 38101
#define PBM_MACRO_PMf 38102
#define PBM_MACRO_TMf 38103
#define PBPMACTPREFIXf 38104
#define PBPTEBVIDRANGEHIGHf 38105
#define PBPTEBVIDRANGELOWf 38106
#define PBP_MACT_PREFIXf 38107
#define PBP_TE_BVID_RANGE_HIGHf 38108
#define PBP_TE_BVID_RANGE_LOWf 38109
#define PBYPf 38110
#define PB_ALMOST_FULL_SETf 38111
#define PB_CMD_CNTf 38112
#define PB_DO_INITf 38113
#define PB_ENABLEf 38114
#define PB_INIT_DONEf 38115
#define PB_NO_BUFFER_SETf 38116
#define PB_PT_HPTE_PAUSE_DETECTf 38117
#define PB_PT_IPTE_PAUSE_DETECTf 38118
#define PB_REQ_FIFO_CREDITf 38119
#define PB_REQ_FIFO_CREDIT_WATERMARKf 38120
#define PB_RESET_Nf 38121
#define PB_SOFT_RESET_Nf 38122
#define PB_TREX2_DEBUG_ENABLEf 38123
#define PCf 38124
#define PCBLINKTABLEECCERRORMASK_N_MASKf 38125
#define PCBLINKTABLEECCERROR_Nf 38126
#define PCBLINKTABLEECCERROR_N_MASKf 38127
#define PCBPOINTERf 38128
#define PCB_LINK_TABLE_ECC__N_B_ERR_MASKf 38129
#define PCB_LINK_TABLE_INITIATE_ECC_N_B_ERRf 38130
#define PCB_POINTERf 38131
#define PCD_MAP_ENf 38132
#define PCEDf 38133
#define PCELL_ID_0f 38134
#define PCELL_ID_1f 38135
#define PCELL_ID_2f 38136
#define PCELL_ID_3f 38137
#define PCFFf 38138
#define PCFF_ECC_ERRf 38139
#define PCIE0_LINK_SPEEDf 38140
#define PCIE0_M0_READ_QOSf 38141
#define PCIE0_M0_WRITE_QOSf 38142
#define PCIE0_S0_SECURITYf 38143
#define PCIE1_LINK_SPEEDf 38144
#define PCIE1_M0_READ_QOSf 38145
#define PCIE1_M0_WRITE_QOSf 38146
#define PCIE1_S0_SECURITYf 38147
#define PCIE2_M0_READ_QOSf 38148
#define PCIE2_M0_WRITE_QOSf 38149
#define PCIE2_S0_SECURITYf 38150
#define PCIEINTF_NEEDS_CLEANUPf 38151
#define PCIE_CMPL_TIMEOUT_INTR_CLEARf 38152
#define PCIE_CMPL_TIMEOUT_INTR_ENf 38153
#define PCIE_CMPL_TIMEOUT_INTR_STATUSf 38154
#define PCIE_CORE_RB_MEM_PMf 38155
#define PCIE_CORE_RB_PMf 38156
#define PCIE_DLP2TLP_BUF_STBYf 38157
#define PCIE_DLP2TLP_STBYf 38158
#define PCIE_DL_ACTIVEf 38159
#define PCIE_ECRC_ERR_INTRf 38160
#define PCIE_ECRC_ERR_INTR_CLEARf 38161
#define PCIE_ECRC_ERR_INTR_ENf 38162
#define PCIE_ECRC_ERR_INTR_STATUSf 38163
#define PCIE_ERR_ATTNf 38164
#define PCIE_ERR_ATTN_INTR_CLEARf 38165
#define PCIE_ERR_ATTN_INTR_ENf 38166
#define PCIE_ERR_ATTN_INTR_STATUSf 38167
#define PCIE_ERR_STATUSf 38168
#define PCIE_I2C_RST_OVERRIDEf 38169
#define PCIE_IN_WAKE_B_INTR_CLEARf 38170
#define PCIE_IN_WAKE_B_INTR_ENf 38171
#define PCIE_IN_WAKE_B_INTR_STATUSf 38172
#define PCIE_LINK_IN_L1f 38173
#define PCIE_LINK_IN_L23f 38174
#define PCIE_LINK_UPf 38175
#define PCIE_LTR_STATEf 38176
#define PCIE_OBFF_STATEf 38177
#define PCIE_OVERFLOW_UNDERFLOW_INTR_CLEARf 38178
#define PCIE_OVERFLOW_UNDERFLOW_INTR_ENf 38179
#define PCIE_OVERFLOW_UNDERFLOW_INTR_STATUSf 38180
#define PCIE_PARITY_MODEf 38181
#define PCIE_PHYLINKUPf 38182
#define PCIE_PHY_LINKUPf 38183
#define PCIE_PHY_PIPE_RESETMDIO_Nf 38184
#define PCIE_PLL_LOCKf 38185
#define PCIE_PM_STATEf 38186
#define PCIE_RCV_FIFO_STBYf 38187
#define PCIE_RCV_FIFO_TMf 38188
#define PCIE_RC_MODE_PERST_Bf 38189
#define PCIE_REPLAY_ADDR_STBYf 38190
#define PCIE_REPLAY_BUF_2B_ECC_ERR_INTR_CLEARf 38191
#define PCIE_REPLAY_BUF_2B_ECC_ERR_INTR_ENf 38192
#define PCIE_REPLAY_BUF_2B_ECC_ERR_INTR_STATUSf 38193
#define PCIE_REPLAY_BUF_BYPf 38194
#define PCIE_REPLAY_BUF_ECC_ERR_ADDRf 38195
#define PCIE_REPLAY_BUF_ECC_ERR_CORRECTEDf 38196
#define PCIE_REPLAY_BUF_ECC_ERR_EVf 38197
#define PCIE_REPLAY_BUF_PSM_VDDf 38198
#define PCIE_REPLAY_BUF_S_RFf 38199
#define PCIE_REPLAY_BUF_TMf 38200
#define PCIE_REPLAY_BUF_TM_OVERRIDEf 38201
#define PCIE_REPLAY_BUF_UNCORRECTABLE_ECC_ERRf 38202
#define PCIE_REPLAY_MEM_STBYf 38203
#define PCIE_REPLAY_PERRf 38204
#define PCIE_RX_FIFO_TMf 38205
#define PCIE_RX_L0S_TIMEOUTf 38206
#define PCIE_SINGLE_DUAL_LINK_MODE_ENf 38207
#define PCIE_SLAVEMODE_CHIP_RST_Nf 38208
#define PCIE_SLAVEMODE_IPROC_RST_Nf 38209
#define PCIE_SLAVE_RESETf 38210
#define PCIE_TGT_IF_RCV_DATA0_FIFOf 38211
#define PCIE_TGT_IF_RCV_DATA1_FIFOf 38212
#define PCIE_TX_FIFO_TMf 38213
#define PCIE_XMT_FIFO_STBYf 38214
#define PCIE_XMT_FIFO_TMf 38215
#define PCI_BASEf 38216
#define PCI_FATAL_ERRf 38217
#define PCI_PARITY_ERRf 38218
#define PCKTCNTf 38219
#define PCKTDELAYf 38220
#define PCKTLENGTHf 38221
#define PCKTLENGTHINCVALf 38222
#define PCKTLENGTHMODEf 38223
#define PCLKENDBGf 38224
#define PCMEMORYECCERRORMASK_N_MASKf 38225
#define PCMEMORYECCERROR_Nf 38226
#define PCMTCHCTRLLB0f 38227
#define PCMTCHCTRLLB1f 38228
#define PCMTCHCTRLLB2f 38229
#define PCMTCHCTRLMSK0f 38230
#define PCMTCHCTRLMSK1f 38231
#define PCMTCHCTRLMSK2f 38232
#define PCMTCHLB0f 38233
#define PCMTCHLB1f 38234
#define PCMTCHLINKf 38235
#define PCMTCHLINKONf 38236
#define PCMTCHMSK0f 38237
#define PCMTCHMSK1f 38238
#define PCOUNTf 38239
#define PCPf 38240
#define PCP0f 38241
#define PCP1f 38242
#define PCP10f 38243
#define PCP11f 38244
#define PCP12f 38245
#define PCP13f 38246
#define PCP14f 38247
#define PCP15f 38248
#define PCP2f 38249
#define PCP3f 38250
#define PCP4f 38251
#define PCP5f 38252
#define PCP6f 38253
#define PCP7f 38254
#define PCP8f 38255
#define PCP9f 38256
#define PCPDECODINGf 38257
#define PCPDEIf 38258
#define PCPDEIADDOFFSETTOBASEf 38259
#define PCPDEIOPCODEVALIDf 38260
#define PCPDEIPROFILEf 38261
#define PCPDEIPROFILEUSETCDPf 38262
#define PCPDEISEMOFFSETf 38263
#define PCPENCTABLEf 38264
#define PCPPROFILEf 38265
#define PCP_2DPf 38266
#define PCP_2_DPf 38267
#define PCP_BASED_Q_ASSIGNMENTf 38268
#define PCP_DECODINGf 38269
#define PCP_DEIf 38270
#define PCP_DEI_MAPf 38271
#define PCP_DEI_MAP_INITIATE_PAR_ERRf 38272
#define PCP_DEI_MAP_PARITY_ERR_MASKf 38273
#define PCP_DEI_PROFILEf 38274
#define PCP_DEI_PROFILE_MAP_DSCP_EXPf 38275
#define PCP_DEI_PROFILE_USE_TC_DPf 38276
#define PCP_MAPf 38277
#define PCP_PROFILEf 38278
#define PCQf 38279
#define PCQ_ECC_1B_ERR_MASKf 38280
#define PCQ_ECC_2B_ERR_MASKf 38281
#define PCQ_INITIATE_ECC_1B_ERRf 38282
#define PCQ_INITIATE_ECC_2B_ERRf 38283
#define PCSf 38284
#define PCT_ECC_1B_ERR_MASKf 38285
#define PCT_ECC_2B_ERR_MASKf 38286
#define PCT_INITIATE_ECC_1B_ERRf 38287
#define PCT_INITIATE_ECC_2B_ERRf 38288
#define PC_CHNLf 38289
#define PC_MEMORY_ECC__N_B_ERR_MASKf 38290
#define PC_MEMORY_INITIATE_ECC_N_B_ERRf 38291
#define PC_MGRf 38292
#define PC_MTCH_CTRL_LBf 38293
#define PC_MTCH_CTRL_MSKf 38294
#define PC_MTCH_LB_0f 38295
#define PC_MTCH_LB_1f 38296
#define PC_MTCH_LB_2f 38297
#define PC_MTCH_LINKf 38298
#define PC_MTCH_LINK_ONf 38299
#define PC_MTCH_MSK_0f 38300
#define PC_MTCH_MSK_1f 38301
#define PC_MTCH_MSK_2f 38302
#define PC_SAMPLEf 38303
#define PC_SAMPLING_REGf 38304
#define PD0f 38305
#define PD1f 38306
#define PDAf 38307
#define PDA0f 38308
#define PDA1f 38309
#define PDA2f 38310
#define PDA3f 38311
#define PDAHf 38312
#define PDAH_MBf 38313
#define PDAH_MBXf 38314
#define PDAH_MBYf 38315
#define PDATA127_96f 38316
#define PDATA143_128f 38317
#define PDATA31_0f 38318
#define PDATA63_32f 38319
#define PDATA95_64f 38320
#define PDA_0f 38321
#define PDA_1f 38322
#define PDA_2f 38323
#define PDA_3f 38324
#define PDA_4f 38325
#define PDA_5f 38326
#define PDA_6f 38327
#define PDA_7f 38328
#define PDA_SL0f 38329
#define PDA_SL1f 38330
#define PDA_SL2f 38331
#define PDA_SL3f 38332
#define PDB0f 38333
#define PDB0_TMf 38334
#define PDB1f 38335
#define PDB1_TMf 38336
#define PDCFF_CORRECTED_ERRORf 38337
#define PDCFF_CORRECTED_ERROR_MASKf 38338
#define PDCFF_ENABLE_ECCf 38339
#define PDCFF_UNCORRECTED_ERRORf 38340
#define PDCFF_UNCORRECTED_ERROR_MASKf 38341
#define PDCMf 38342
#define PDCMAXf 38343
#define PDCMAX_INITIATE_PAR_ERRf 38344
#define PDCMAX_PARITY_ERR_MASKf 38345
#define PDCM_ECC_1B_ERR_MASKf 38346
#define PDCM_ECC_2B_ERR_MASKf 38347
#define PDCM_INITIATE_ECC_1B_ERRf 38348
#define PDCM_INITIATE_ECC_2B_ERRf 38349
#define PDCT_TABLE_INITIATE_PAR_ERRf 38350
#define PDCT_TABLE_PARITY_ERR_MASKf 38351
#define PDG0_BISR_LOAD_BUSYf 38352
#define PDG0_BISR_LOAD_DONEf 38353
#define PDG0_BISR_LOAD_GOf 38354
#define PDG0_BISR_LOAD_TIMEOUTf 38355
#define PDG10_BISR_LOAD_BUSYf 38356
#define PDG10_BISR_LOAD_DONEf 38357
#define PDG10_BISR_LOAD_GOf 38358
#define PDG10_BISR_LOAD_TIMEOUTf 38359
#define PDG11_BISR_LOAD_BUSYf 38360
#define PDG11_BISR_LOAD_DONEf 38361
#define PDG11_BISR_LOAD_GOf 38362
#define PDG11_BISR_LOAD_TIMEOUTf 38363
#define PDG12_BISR_LOAD_BUSYf 38364
#define PDG12_BISR_LOAD_DONEf 38365
#define PDG12_BISR_LOAD_GOf 38366
#define PDG12_BISR_LOAD_TIMEOUTf 38367
#define PDG13_BISR_LOAD_BUSYf 38368
#define PDG13_BISR_LOAD_DONEf 38369
#define PDG13_BISR_LOAD_GOf 38370
#define PDG13_BISR_LOAD_TIMEOUTf 38371
#define PDG14_BISR_LOAD_BUSYf 38372
#define PDG14_BISR_LOAD_DONEf 38373
#define PDG14_BISR_LOAD_GOf 38374
#define PDG14_BISR_LOAD_TIMEOUTf 38375
#define PDG15_BISR_LOAD_BUSYf 38376
#define PDG15_BISR_LOAD_DONEf 38377
#define PDG15_BISR_LOAD_GOf 38378
#define PDG15_BISR_LOAD_TIMEOUTf 38379
#define PDG16_BISR_LOAD_BUSYf 38380
#define PDG16_BISR_LOAD_DONEf 38381
#define PDG16_BISR_LOAD_GOf 38382
#define PDG16_BISR_LOAD_TIMEOUTf 38383
#define PDG17_BISR_LOAD_BUSYf 38384
#define PDG17_BISR_LOAD_DONEf 38385
#define PDG17_BISR_LOAD_GOf 38386
#define PDG17_BISR_LOAD_TIMEOUTf 38387
#define PDG18_BISR_LOAD_BUSYf 38388
#define PDG18_BISR_LOAD_DONEf 38389
#define PDG18_BISR_LOAD_GOf 38390
#define PDG18_BISR_LOAD_TIMEOUTf 38391
#define PDG19_BISR_LOAD_BUSYf 38392
#define PDG19_BISR_LOAD_DONEf 38393
#define PDG19_BISR_LOAD_GOf 38394
#define PDG19_BISR_LOAD_TIMEOUTf 38395
#define PDG1_BISR_LOAD_BUSYf 38396
#define PDG1_BISR_LOAD_DONEf 38397
#define PDG1_BISR_LOAD_GOf 38398
#define PDG1_BISR_LOAD_TIMEOUTf 38399
#define PDG20_BISR_LOAD_BUSYf 38400
#define PDG20_BISR_LOAD_DONEf 38401
#define PDG20_BISR_LOAD_GOf 38402
#define PDG20_BISR_LOAD_TIMEOUTf 38403
#define PDG21_BISR_LOAD_BUSYf 38404
#define PDG21_BISR_LOAD_DONEf 38405
#define PDG21_BISR_LOAD_GOf 38406
#define PDG21_BISR_LOAD_TIMEOUTf 38407
#define PDG22_BISR_LOAD_BUSYf 38408
#define PDG22_BISR_LOAD_DONEf 38409
#define PDG22_BISR_LOAD_GOf 38410
#define PDG22_BISR_LOAD_TIMEOUTf 38411
#define PDG23_BISR_LOAD_BUSYf 38412
#define PDG23_BISR_LOAD_DONEf 38413
#define PDG23_BISR_LOAD_GOf 38414
#define PDG23_BISR_LOAD_TIMEOUTf 38415
#define PDG24_BISR_LOAD_BUSYf 38416
#define PDG24_BISR_LOAD_DONEf 38417
#define PDG24_BISR_LOAD_GOf 38418
#define PDG24_BISR_LOAD_TIMEOUTf 38419
#define PDG25_BISR_LOAD_BUSYf 38420
#define PDG25_BISR_LOAD_DONEf 38421
#define PDG25_BISR_LOAD_GOf 38422
#define PDG25_BISR_LOAD_TIMEOUTf 38423
#define PDG26_BISR_LOAD_BUSYf 38424
#define PDG26_BISR_LOAD_DONEf 38425
#define PDG26_BISR_LOAD_GOf 38426
#define PDG26_BISR_LOAD_TIMEOUTf 38427
#define PDG27_BISR_LOAD_BUSYf 38428
#define PDG27_BISR_LOAD_DONEf 38429
#define PDG27_BISR_LOAD_GOf 38430
#define PDG27_BISR_LOAD_TIMEOUTf 38431
#define PDG28_BISR_LOAD_BUSYf 38432
#define PDG28_BISR_LOAD_DONEf 38433
#define PDG28_BISR_LOAD_GOf 38434
#define PDG28_BISR_LOAD_TIMEOUTf 38435
#define PDG29_BISR_LOAD_BUSYf 38436
#define PDG29_BISR_LOAD_DONEf 38437
#define PDG29_BISR_LOAD_GOf 38438
#define PDG29_BISR_LOAD_TIMEOUTf 38439
#define PDG2_BISR_LOAD_BUSYf 38440
#define PDG2_BISR_LOAD_DONEf 38441
#define PDG2_BISR_LOAD_GOf 38442
#define PDG2_BISR_LOAD_TIMEOUTf 38443
#define PDG30_BISR_LOAD_BUSYf 38444
#define PDG30_BISR_LOAD_DONEf 38445
#define PDG30_BISR_LOAD_GOf 38446
#define PDG30_BISR_LOAD_TIMEOUTf 38447
#define PDG31_BISR_LOAD_BUSYf 38448
#define PDG31_BISR_LOAD_DONEf 38449
#define PDG31_BISR_LOAD_GOf 38450
#define PDG31_BISR_LOAD_TIMEOUTf 38451
#define PDG3_BISR_LOAD_BUSYf 38452
#define PDG3_BISR_LOAD_DONEf 38453
#define PDG3_BISR_LOAD_GOf 38454
#define PDG3_BISR_LOAD_TIMEOUTf 38455
#define PDG4_BISR_LOAD_BUSYf 38456
#define PDG4_BISR_LOAD_DONEf 38457
#define PDG4_BISR_LOAD_GOf 38458
#define PDG4_BISR_LOAD_TIMEOUTf 38459
#define PDG5_BISR_LOAD_BUSYf 38460
#define PDG5_BISR_LOAD_DONEf 38461
#define PDG5_BISR_LOAD_GOf 38462
#define PDG5_BISR_LOAD_TIMEOUTf 38463
#define PDG6_BISR_LOAD_BUSYf 38464
#define PDG6_BISR_LOAD_DONEf 38465
#define PDG6_BISR_LOAD_GOf 38466
#define PDG6_BISR_LOAD_TIMEOUTf 38467
#define PDG7_BISR_LOAD_BUSYf 38468
#define PDG7_BISR_LOAD_DONEf 38469
#define PDG7_BISR_LOAD_GOf 38470
#define PDG7_BISR_LOAD_TIMEOUTf 38471
#define PDG8_BISR_LOAD_BUSYf 38472
#define PDG8_BISR_LOAD_DONEf 38473
#define PDG8_BISR_LOAD_GOf 38474
#define PDG8_BISR_LOAD_TIMEOUTf 38475
#define PDG9_BISR_LOAD_BUSYf 38476
#define PDG9_BISR_LOAD_DONEf 38477
#define PDG9_BISR_LOAD_GOf 38478
#define PDG9_BISR_LOAD_TIMEOUTf 38479
#define PDISCf 38480
#define PDISC_DISINTf 38481
#define PDISC_SELf 38482
#define PDIVf 38483
#define PDIV_FOR_50M_REFCLKf 38484
#define PDMf 38485
#define PDM_DATAf 38486
#define PDM_ECC_1B_ERR_MASKf 38487
#define PDM_ECC_2B_ERR_MASKf 38488
#define PDM_ECC__N_B_ERR_MASKf 38489
#define PDM_INITf 38490
#define PDM_INITIATE_ECC_1B_ERRf 38491
#define PDM_INITIATE_ECC_2B_ERRf 38492
#define PDM_INIT_ENf 38493
#define PDM_READ_RPLY_CNTf 38494
#define PDM_READ_RPLY_CNT_OVFf 38495
#define PDM_RESETf 38496
#define PDM_VAL_READ_RPLY_CNTf 38497
#define PDM_VAL_READ_RPLY_CNT_OVFf 38498
#define PDN0f 38499
#define PDN1f 38500
#define PDN_PAD_GPIO10f 38501
#define PDN_PAD_GPIO11f 38502
#define PDN_PAD_GPIO4f 38503
#define PDN_PAD_GPIO5f 38504
#define PDN_PAD_GPIO6f 38505
#define PDN_PAD_GPIO7f 38506
#define PDN_PAD_GPIO8f 38507
#define PDN_PAD_GPIO9f 38508
#define PDQECCERRORf 38509
#define PDQECCERRORMASKf 38510
#define PDQECCFIXEDf 38511
#define PDQECCFIXEDMASKf 38512
#define PDRIVER_PVT_DONEf 38513
#define PDROP0f 38514
#define PDROP1f 38515
#define PDROP2f 38516
#define PDROP_MAXf 38517
#define PDU0_CORRECTED_ERRORf 38518
#define PDU0_CORRECTED_ERROR_DISINTf 38519
#define PDU0_ENABLE_ECCf 38520
#define PDU0_FORCE_UNCORRECTABLE_ERRORf 38521
#define PDU0_UNCORRECTED_ERRORf 38522
#define PDU0_UNCORRECTED_ERROR_DISINTf 38523
#define PDU1_CORRECTED_ERRORf 38524
#define PDU1_CORRECTED_ERROR_DISINTf 38525
#define PDU1_ENABLE_ECCf 38526
#define PDU1_FORCE_UNCORRECTABLE_ERRORf 38527
#define PDU1_UNCORRECTED_ERRORf 38528
#define PDU1_UNCORRECTED_ERROR_DISINTf 38529
#define PDU2_CORRECTED_ERRORf 38530
#define PDU2_CORRECTED_ERROR_DISINTf 38531
#define PDU2_ENABLE_ECCf 38532
#define PDU2_FORCE_UNCORRECTABLE_ERRORf 38533
#define PDU2_UNCORRECTED_ERRORf 38534
#define PDU2_UNCORRECTED_ERROR_DISINTf 38535
#define PDU3_CORRECTED_ERRORf 38536
#define PDU3_CORRECTED_ERROR_DISINTf 38537
#define PDU3_ENABLE_ECCf 38538
#define PDU3_FORCE_UNCORRECTABLE_ERRORf 38539
#define PDU3_UNCORRECTED_ERRORf 38540
#define PDU3_UNCORRECTED_ERROR_DISINTf 38541
#define PDU4_CORRECTED_ERRORf 38542
#define PDU4_CORRECTED_ERROR_DISINTf 38543
#define PDU4_ENABLE_ECCf 38544
#define PDU4_FORCE_UNCORRECTABLE_ERRORf 38545
#define PDU4_UNCORRECTED_ERRORf 38546
#define PDU4_UNCORRECTED_ERROR_DISINTf 38547
#define PDU5_CORRECTED_ERRORf 38548
#define PDU5_CORRECTED_ERROR_DISINTf 38549
#define PDU5_ENABLE_ECCf 38550
#define PDU5_FORCE_UNCORRECTABLE_ERRORf 38551
#define PDU5_UNCORRECTED_ERRORf 38552
#define PDU5_UNCORRECTED_ERROR_DISINTf 38553
#define PDU_TMf 38554
#define PD_ASSIST0f 38555
#define PD_ASSIST1f 38556
#define PD_COMPf 38557
#define PD_DONEf 38558
#define PD_RESET_Nf 38559
#define PD_SYS_RESET_Nf 38560
#define PD_TM_L0f 38561
#define PD_TM_L1f 38562
#define PD_TM_L2f 38563
#define PD_TM_PORTf 38564
#define PE0_LOGIC_RESET_Nf 38565
#define PE0_SYS_RESET_Nf 38566
#define PE1_SYS_RESET_Nf 38567
#define PEAKRATEEXPEVENf 38568
#define PEAKRATEEXPODDf 38569
#define PEAKRATEMANEVENf 38570
#define PEAKRATEMANODDf 38571
#define PEAK_DATA_REG_READf 38572
#define PEAK_PVTTEMP_DATAf 38573
#define PEAK_RATE_EXP_EVENf 38574
#define PEAK_RATE_EXP_ODDf 38575
#define PEAK_RATE_MAN_EVENf 38576
#define PEAK_RATE_MAN_ODDf 38577
#define PEAK_TEMP_DATAf 38578
#define PEAK_THERMAL_DATAf 38579
#define PECf 38580
#define PEC_ERRf 38581
#define PED_ACCEPTED_PACKETSf 38582
#define PED_DROPPED_PACKETSf 38583
#define PED_ERROR_SETf 38584
#define PED_PR_STATUSf 38585
#define PED_PR_STATUS_DISINTf 38586
#define PEER_RXf 38587
#define PEER_TM_DOMAIN_IDf 38588
#define PEER_TXf 38589
#define PEFCOUNTf 38590
#define PEFEMPTYf 38591
#define PEFFIFOCOUNTf 38592
#define PEFFULLf 38593
#define PEF_COUNTf 38594
#define PEF_EMPTYf 38595
#define PEF_FIFO_COUNTf 38596
#define PEF_FULLf 38597
#define PEF_MEM_INITIATE_PAR_ERRf 38598
#define PEF_MEM_PARITY_ERR_MASKf 38599
#define PEF_QUEUE_NUM_MEM_INITIATE_PAR_ERRf 38600
#define PEF_QUEUE_NUM_MEM_PARITY_ERR_MASKf 38601
#define PEF_WATERMARKf 38602
#define PENf 38603
#define PENDINGf 38604
#define PENDING0f 38605
#define PENDING1f 38606
#define PENDING2f 38607
#define PENDING3f 38608
#define PENDING_CLRf 38609
#define PENDING_EVENTf 38610
#define PENDING_EVENT_MASKf 38611
#define PENDING_SETf 38612
#define PEND_CLOCKSf 38613
#define PEND_INTIDf 38614
#define PENULTIMATE_MODEf 38615
#define PERF_CNT_RESETf 38616
#define PERIODf 38617
#define PERIODIC_SCHEDULE_ENABLEf 38618
#define PERIODIC_SCHEDULE_STATUSf 38619
#define PERIODIC_SLAVE_STRETCHf 38620
#define PERIOD_CNT_0f 38621
#define PERIOD_CNT_1f 38622
#define PERIOD_CNT_2f 38623
#define PERIOD_CNT_3f 38624
#define PERIPHERAL_IDf 38625
#define PERIPHERAL_ID0f 38626
#define PERIPHERAL_ID1f 38627
#define PERIPHERAL_ID2f 38628
#define PERIPHERAL_ID3f 38629
#define PERIPHERAL_ID4f 38630
#define PERIPHERAL_ID5f 38631
#define PERIPHERAL_ID6f 38632
#define PERIPHERAL_ID7f 38633
#define PERIPHERAL_ID_0f 38634
#define PERIPHERAL_ID_1f 38635
#define PERIPHERAL_ID_2f 38636
#define PERIPHERAL_ID_3f 38637
#define PERIPHERAL_ID_4f 38638
#define PERIPHERAL_ID_5f 38639
#define PERIPHERAL_ID_6f 38640
#define PERIPHERAL_ID_7f 38641
#define PERIPH_REQf 38642
#define PERMITALLPORTSf 38643
#define PERMITTEDSYSTEMPORTf 38644
#define PERMITTED_SYSTEM_PORTf 38645
#define PERMIT_ALL_PORTSf 38646
#define PERPORTSTPSTATEf 38647
#define PERQ_BASE_ADDR_PAR_ENf 38648
#define PERQ_PAR_ENf 38649
#define PERR_DEFIP_DATAf 38650
#define PERR_FP_POLICY_1Xf 38651
#define PERR_FP_POLICY_2Xf 38652
#define PERR_FP_POLICY_3Xf 38653
#define PERR_FP_POLICY_4Xf 38654
#define PERR_FP_POLICY_6Xf 38655
#define PERR_L2_ENTRY_DATAf 38656
#define PERR_L2_ENTRY_DATA_WIDEf 38657
#define PERR_L3_UCAST_DATAf 38658
#define PERR_L3_UCAST_DATA_WIDEf 38659
#define PERST_Bf 38660
#define PER_MODID_QUEUEING_ENABLEf 38661
#define PER_PORT_LB_RANGEf 38662
#define PER_PORT_STP_STATEf 38663
#define PER_QUEUE_DROP_HYSTERESIS_DELTAf 38664
#define PER_Q_ENf 38665
#define PESf 38666
#define PESCf 38667
#define PETRAA_COMPATIBLEf 38668
#define PETRAA_ECN_ENABLEf 38669
#define PETRAB_ADD_PPH_EEP_EXTf 38670
#define PETRAB_COMPATIBILITY_EEI_TRILL_TYPEf 38671
#define PETRAB_EEI_MPLS_MAPf 38672
#define PETRAB_EEI_POINTER_PREFIXf 38673
#define PETRAB_EEI_POINTER_TYPEf 38674
#define PETRAB_EEI_POP_COMMANDf 38675
#define PETRAB_EEI_SWAP_COMMANDf 38676
#define PETRAB_EEI_TRILL_PREFIXf 38677
#define PETRAB_EEI_TRILL_TYPEf 38678
#define PETRAB_FHEI_SIZE_MAPf 38679
#define PETRAB_LEARN_ASD_TYPE_MAPf 38680
#define PETRAB_PPH_EEP_SOURCEf 38681
#define PETRAB_PPH_EEP_VSI_SOURCEf 38682
#define PETRAB_PPH_RESERVED_DEFAULT_BITS_46_TO_44f 38683
#define PETRAB_PPH_RESERVED_DEFAULT_BITS_50_TO_48f 38684
#define PETRAB_PPH_VSI_SOURCEf 38685
#define PETRA_A_SYS_FIX_ENABLEf 38686
#define PETRA_BITMAP_0f 38687
#define PETRA_BITMAP_1f 38688
#define PETRA_BITMAP_2f 38689
#define PETRA_BITMAP_3f 38690
#define PETRA_BMPf 38691
#define PETRA_CMD_DA_FWD_TYPEf 38692
#define PETRA_CMD_RESERVEDf 38693
#define PETRA_COMPATIBLEf 38694
#define PETRA_DSP_STAMP_PRESENTf 38695
#define PETRA_ENHANCE_ENf 38696
#define PETRA_FTMH_EXT_MSBS_MASKf 38697
#define PETRA_FTMH_WITH_ARAD_PPH_MODEf 38698
#define PETRA_MFF_EEIf 38699
#define PETRA_MFF_OUTLIFf 38700
#define PETRA_OUTLIF_MSB_MAPPEDf 38701
#define PETRA_OUTLIF_MSB_MAPPED_SHIFTf 38702
#define PETRA_PIPE_BMPf 38703
#define PETRA_PIPE_BMP_ENf 38704
#define PETRA_PIPE_TDM_PRIf 38705
#define PETRA_PPH_EEI_ENABLEf 38706
#define PETRA_PPH_VSI_SOURCEf 38707
#define PETRA_SOURCE_DEVICEf 38708
#define PETRA_SOURCE_LOCAL_PORTf 38709
#define PETRA_SYSTEMf 38710
#define PETRA_TDM_FRAG_NUMf 38711
#define PETRA_TDM_OVER_PRIMARY_ENf 38712
#define PETRA_TDM_PRIf 38713
#define PETRA_UNI_PRIf 38714
#define PE_CONST_0f 38715
#define PE_CONST_1f 38716
#define PE_CONST_2f 38717
#define PE_CONST_3f 38718
#define PE_CONST_4f 38719
#define PE_CONST_5f 38720
#define PE_CONST_6f 38721
#define PE_CONST_7f 38722
#define PE_DEFAULT_INSTRUCTIONf 38723
#define PE_GEN_DATAf 38724
#define PE_GEN_MEM_INITIATE_PAR_ERRf 38725
#define PE_GEN_MEM_PARITY_ERR_MASKf 38726
#define PE_LS_NIBBLE_SELECT_PROF_0f 38727
#define PE_LS_NIBBLE_SELECT_PROF_1f 38728
#define PE_LS_NIBBLE_SELECT_PROF_10f 38729
#define PE_LS_NIBBLE_SELECT_PROF_11f 38730
#define PE_LS_NIBBLE_SELECT_PROF_12f 38731
#define PE_LS_NIBBLE_SELECT_PROF_13f 38732
#define PE_LS_NIBBLE_SELECT_PROF_14f 38733
#define PE_LS_NIBBLE_SELECT_PROF_15f 38734
#define PE_LS_NIBBLE_SELECT_PROF_2f 38735
#define PE_LS_NIBBLE_SELECT_PROF_3f 38736
#define PE_LS_NIBBLE_SELECT_PROF_4f 38737
#define PE_LS_NIBBLE_SELECT_PROF_5f 38738
#define PE_LS_NIBBLE_SELECT_PROF_6f 38739
#define PE_LS_NIBBLE_SELECT_PROF_7f 38740
#define PE_LS_NIBBLE_SELECT_PROF_8f 38741
#define PE_LS_NIBBLE_SELECT_PROF_9f 38742
#define PE_MS_NIBBLE_SELECT_PROF_0f 38743
#define PE_MS_NIBBLE_SELECT_PROF_1f 38744
#define PE_MS_NIBBLE_SELECT_PROF_10f 38745
#define PE_MS_NIBBLE_SELECT_PROF_11f 38746
#define PE_MS_NIBBLE_SELECT_PROF_12f 38747
#define PE_MS_NIBBLE_SELECT_PROF_13f 38748
#define PE_MS_NIBBLE_SELECT_PROF_14f 38749
#define PE_MS_NIBBLE_SELECT_PROF_15f 38750
#define PE_MS_NIBBLE_SELECT_PROF_2f 38751
#define PE_MS_NIBBLE_SELECT_PROF_3f 38752
#define PE_MS_NIBBLE_SELECT_PROF_4f 38753
#define PE_MS_NIBBLE_SELECT_PROF_5f 38754
#define PE_MS_NIBBLE_SELECT_PROF_6f 38755
#define PE_MS_NIBBLE_SELECT_PROF_7f 38756
#define PE_MS_NIBBLE_SELECT_PROF_8f 38757
#define PE_MS_NIBBLE_SELECT_PROF_9f 38758
#define PE_PROGRAM_INITIATE_PAR_ERRf 38759
#define PE_PROGRAM_PARITY_ERR_MASKf 38760
#define PE_PTR_0f 38761
#define PE_PTR_1f 38762
#define PE_PTR_2f 38763
#define PE_PTR_3f 38764
#define PE_PTR_4f 38765
#define PE_PTR_5f 38766
#define PE_PTR_6f 38767
#define PE_PTR_7f 38768
#define PE_VID__ASSOCIATED_DATAf 38769
#define PE_VID__CLASS_IDf 38770
#define PE_VID__CPUf 38771
#define PE_VID__DATAf 38772
#define PE_VID__DATA_Af 38773
#define PE_VID__DATA_Bf 38774
#define PE_VID__DESTINATIONf 38775
#define PE_VID__DEST_TYPEf 38776
#define PE_VID__DST_CPUf 38777
#define PE_VID__DST_DISCARDf 38778
#define PE_VID__DUMMY_0f 38779
#define PE_VID__DUMMY_1f 38780
#define PE_VID__DUMMY_INDEXf 38781
#define PE_VID__DVP_INDEXf 38782
#define PE_VID__ETAG_VIDf 38783
#define PE_VID__HASH_LSBf 38784
#define PE_VID__KEYf 38785
#define PE_VID__L2MC_PTRf 38786
#define PE_VID__L3MC_INDEXf 38787
#define PE_VID__LIMIT_COUNTEDf 38788
#define PE_VID__MAC_BLOCK_INDEXf 38789
#define PE_VID__MODULE_IDf 38790
#define PE_VID__NAMESPACEf 38791
#define PE_VID__PENDINGf 38792
#define PE_VID__PORT_NUMf 38793
#define PE_VID__PRIf 38794
#define PE_VID__REMOTEf 38795
#define PE_VID__REMOTE_TRUNKf 38796
#define PE_VID__RESERVED_102_70f 38797
#define PE_VID__RESERVED_69_32f 38798
#define PE_VID__RPEf 38799
#define PE_VID__RSVD_DVP_INDEXf 38800
#define PE_VID__RSVD_L3MC_INDEXf 38801
#define PE_VID__SCPf 38802
#define PE_VID__SRC_DISCARDf 38803
#define PE_VID__STATIC_BITf 38804
#define PE_VID__Tf 38805
#define PE_VID__TGIDf 38806
#define PE_VID__VPG_TYPEf 38807
#define PFAPFULLRESETPOINTf 38808
#define PFAPFULLSETPOINTf 38809
#define PFAPPARITYERRORPTRf 38810
#define PFAPPOOLSIZEf 38811
#define PFAPREADPOINTERf 38812
#define PFAP_MEM_FAILf 38813
#define PFAP_MEM_FAIL_ENf 38814
#define PFAP_PAR_ERRf 38815
#define PFAP_PAR_ERR_ENf 38816
#define PFCf 38817
#define PFC_CLR_ECNf 38818
#define PFC_CONCAT_MODEf 38819
#define PFC_COS_ENABLEf 38820
#define PFC_COS_MAPPING0f 38821
#define PFC_COS_MAPPING1f 38822
#define PFC_COS_MAPPING2f 38823
#define PFC_COS_MAPPING3f 38824
#define PFC_COS_MAPPING4f 38825
#define PFC_COS_MAPPING5f 38826
#define PFC_COS_MAPPING6f 38827
#define PFC_COS_MAPPING7f 38828
#define PFC_EIGHT_CLASSf 38829
#define PFC_ENf 38830
#define PFC_ENABLEf 38831
#define PFC_ETH_TYPEf 38832
#define PFC_FUNC_MODE_ENABLEf 38833
#define PFC_GENERIC_BITMAP_0f 38834
#define PFC_GENERIC_BITMAP_1f 38835
#define PFC_GENERIC_BITMAP_10f 38836
#define PFC_GENERIC_BITMAP_11f 38837
#define PFC_GENERIC_BITMAP_12f 38838
#define PFC_GENERIC_BITMAP_13f 38839
#define PFC_GENERIC_BITMAP_14f 38840
#define PFC_GENERIC_BITMAP_15f 38841
#define PFC_GENERIC_BITMAP_2f 38842
#define PFC_GENERIC_BITMAP_3f 38843
#define PFC_GENERIC_BITMAP_4f 38844
#define PFC_GENERIC_BITMAP_5f 38845
#define PFC_GENERIC_BITMAP_6f 38846
#define PFC_GENERIC_BITMAP_7f 38847
#define PFC_GENERIC_BITMAP_8f 38848
#define PFC_GENERIC_BITMAP_9f 38849
#define PFC_LAST_SP_PG_DROPf 38850
#define PFC_LINE_CNT_TMf 38851
#define PFC_LOSSLESS_ENf 38852
#define PFC_LOSSLESS_RESERVEDf 38853
#define PFC_MACDAf 38854
#define PFC_MACDA_0f 38855
#define PFC_MACDA_1f 38856
#define PFC_MACDA_HIf 38857
#define PFC_MACDA_LOf 38858
#define PFC_OPCODEf 38859
#define PFC_PGf 38860
#define PFC_PG_XSTATEf 38861
#define PFC_PG_XSTATE_IDf 38862
#define PFC_PG_XSTATE_LOADf 38863
#define PFC_REFRESH_ENf 38864
#define PFC_REFRESH_TIMERf 38865
#define PFC_RX_ENBLf 38866
#define PFC_SP_PG_LINE_CNT_CORRECTED_ERRORf 38867
#define PFC_SP_PG_LINE_CNT_CORRECTED_ERROR_DISINTf 38868
#define PFC_SP_PG_LINE_CNT_ENABLE_ECCf 38869
#define PFC_SP_PG_LINE_CNT_FORCE_UNCORRECTABLE_ERRORf 38870
#define PFC_SP_PG_LINE_CNT_UNCORRECTED_ERRORf 38871
#define PFC_SP_PG_LINE_CNT_UNCORRECTED_ERROR_DISINTf 38872
#define PFC_SP_PG_XSTATEf 38873
#define PFC_SP_PG_XSTATE_IDf 38874
#define PFC_SP_PG_XSTATE_LOADf 38875
#define PFC_SRC_EXTRACT_BIT_OFFSETf 38876
#define PFC_SRC_EXTRACT_BYTE_OFFSETf 38877
#define PFC_STATS_ENf 38878
#define PFC_ST_TBL_DISABLEf 38879
#define PFC_TCf 38880
#define PFC_TX_ENBLf 38881
#define PFC_VSQ_TO_NIF_ENf 38882
#define PFC_XOFF_TIMERf 38883
#define PFIFO_DEPTHf 38884
#define PFIFO_OVERFLOWf 38885
#define PFIFO_OVERFLOW_DISINTf 38886
#define PFIFO_PARITYf 38887
#define PFIFO_PARITY_DISINTf 38888
#define PFIFO_UNDERFLOWf 38889
#define PFIFO_UNDERFLOW_DISINTf 38890
#define PFMf 38891
#define PFM_RULE_APPLYf 38892
#define PFQ_0_FEM_BIT_SELECTf 38893
#define PFQ_0_FEM_FIELD_SELECT_0f 38894
#define PFQ_0_FEM_FIELD_SELECT_1f 38895
#define PFQ_0_FEM_FIELD_SELECT_2f 38896
#define PFQ_0_FEM_MAP_DATAf 38897
#define PFQ_0_FEM_MAP_INDEXf 38898
#define PGf 38899
#define PG0f 38900
#define PG0_GRPf 38901
#define PG0_HDRM_LIMIT_OFFSETf 38902
#define PG0_RESET_SELf 38903
#define PG0_SPIDf 38904
#define PG0_THRESH_SELf 38905
#define PG1f 38906
#define PG10_GRPf 38907
#define PG11_GRPf 38908
#define PG12_GRPf 38909
#define PG13_GRPf 38910
#define PG1_GRPf 38911
#define PG1_HDRM_LIMIT_OFFSETf 38912
#define PG1_RESET_SELf 38913
#define PG1_SPIDf 38914
#define PG1_THRESH_SELf 38915
#define PG2_GRPf 38916
#define PG2_HDRM_LIMIT_OFFSETf 38917
#define PG2_RESET_SELf 38918
#define PG2_SPIDf 38919
#define PG2_THRESH_SELf 38920
#define PG3_GRPf 38921
#define PG3_HDRM_LIMIT_OFFSETf 38922
#define PG3_SPIDf 38923
#define PG3_THRESH_SELf 38924
#define PG4_GRPf 38925
#define PG4_HDRM_LIMIT_OFFSETf 38926
#define PG4_ISO_ENABLEf 38927
#define PG4_PERR_INTRf 38928
#define PG4_SPIDf 38929
#define PG4_THRESH_SELf 38930
#define PG5_GRPf 38931
#define PG5_HDRM_LIMIT_OFFSETf 38932
#define PG5_ISO_ENABLEf 38933
#define PG5_PERR_INTRf 38934
#define PG5_SPIDf 38935
#define PG5_THRESH_SELf 38936
#define PG6_GRPf 38937
#define PG6_HDRM_LIMIT_OFFSETf 38938
#define PG6_SPIDf 38939
#define PG6_THRESH_SELf 38940
#define PG7_GRPf 38941
#define PG7_HDRM_LIMIT_OFFSETf 38942
#define PG7_SPIDf 38943
#define PG7_THRESH_SELf 38944
#define PG8_GRPf 38945
#define PG9_GRPf 38946
#define PGEMEMf 38947
#define PGQUEUESTATf 38948
#define PGW_BOD_PERR_INTRf 38949
#define PGW_OBM_PERR_INTRf 38950
#define PGW_XLP0_BOD_FULL_ERRORf 38951
#define PGW_XLP1_BOD_FULL_ERRORf 38952
#define PGW_XLP2_BOD_FULL_ERRORf 38953
#define PGW_XLP3_BOD_FULL_ERRORf 38954
#define PG_1ST_DROP_BMPf 38955
#define PG_BITMAPf 38956
#define PG_BMPf 38957
#define PG_BST_PROFILE_HDRMf 38958
#define PG_BST_PROFILE_HDRM_RSVRDf 38959
#define PG_BST_PROFILE_SHAREDf 38960
#define PG_BST_PROFILE_SHARED_RSVRDf 38961
#define PG_BST_STAT_HDRMf 38962
#define PG_BST_STAT_SHAREDf 38963
#define PG_COUNTf 38964
#define PG_COUNTER_0_CORRECTED_ERRORf 38965
#define PG_COUNTER_0_CORRECTED_ERROR_DISINTf 38966
#define PG_COUNTER_0_ECC_ERROR_ADDRESSf 38967
#define PG_COUNTER_0_ENABLE_ECCf 38968
#define PG_COUNTER_0_FORCE_UNCORRECTABLE_ERRORf 38969
#define PG_COUNTER_0_UNCORRECTED_ERRORf 38970
#define PG_COUNTER_0_UNCORRECTED_ERROR_DISINTf 38971
#define PG_COUNTER_1_CORRECTED_ERRORf 38972
#define PG_COUNTER_1_CORRECTED_ERROR_DISINTf 38973
#define PG_COUNTER_1_ECC_ERROR_ADDRESSf 38974
#define PG_COUNTER_1_ENABLE_ECCf 38975
#define PG_COUNTER_1_FORCE_UNCORRECTABLE_ERRORf 38976
#define PG_COUNTER_1_UNCORRECTED_ERRORf 38977
#define PG_COUNTER_1_UNCORRECTED_ERROR_DISINTf 38978
#define PG_COUNT_ERR_PGf 38979
#define PG_COUNT_ERR_PORTf 38980
#define PG_COUNT_OVERFLOWf 38981
#define PG_COUNT_OVERFLOW_DISINTf 38982
#define PG_COUNT_UNDERRUNf 38983
#define PG_COUNT_UNDERRUN_DISINTf 38984
#define PG_DROP_STATEf 38985
#define PG_GBL_COUNT_ERR_PGf 38986
#define PG_GBL_COUNT_ERR_PORTf 38987
#define PG_GBL_COUNT_OVERFLOWf 38988
#define PG_GBL_COUNT_OVERFLOW_DISINTf 38989
#define PG_GBL_COUNT_UNDERRUNf 38990
#define PG_GBL_COUNT_UNDERRUN_DISINTf 38991
#define PG_GBL_HDRM_COUNTf 38992
#define PG_GBL_HDRM_ENf 38993
#define PG_GEf 38994
#define PG_GLOBAL_HDRM_COUNTf 38995
#define PG_GLOBAL_HDRM_COUNT_G0f 38996
#define PG_GLOBAL_HDRM_COUNT_G1f 38997
#define PG_HDRM_COUNTf 38998
#define PG_HDRM_COUNT_ERR_PGf 38999
#define PG_HDRM_COUNT_ERR_PORTf 39000
#define PG_HDRM_COUNT_G0f 39001
#define PG_HDRM_COUNT_G1f 39002
#define PG_HDRM_COUNT_OVERFLOWf 39003
#define PG_HDRM_COUNT_OVERFLOW_DISINTf 39004
#define PG_HDRM_COUNT_UNDERRUNf 39005
#define PG_HDRM_COUNT_UNDERRUN_DISINTf 39006
#define PG_HDRM_LIMITf 39007
#define PG_HDRM_TRIGGER_IDf 39008
#define PG_HDRM_TRIGGER_PIPEXf 39009
#define PG_HDRM_TRIGGER_PIPEYf 39010
#define PG_HDRM_TRIGGER_STATUS_PIPEXf 39011
#define PG_HDRM_TRIGGER_STATUS_PIPEYf 39012
#define PG_IBP_DROP_STATEf 39013
#define PG_LIMIT_STATEf 39014
#define PG_MINf 39015
#define PG_MIN_COUNTf 39016
#define PG_MIN_COUNT_ERR_PGf 39017
#define PG_MIN_COUNT_ERR_PORTf 39018
#define PG_MIN_COUNT_G0f 39019
#define PG_MIN_COUNT_G1f 39020
#define PG_MIN_COUNT_OVERFLOWf 39021
#define PG_MIN_COUNT_OVERFLOW_DISINTf 39022
#define PG_MIN_COUNT_UNDERRUNf 39023
#define PG_MIN_COUNT_UNDERRUN_DISINTf 39024
#define PG_MIN_ENf 39025
#define PG_MIN_LIMITf 39026
#define PG_NUMf 39027
#define PG_PORT_MIN_COUNTf 39028
#define PG_PORT_MIN_COUNT_ERR_PGf 39029
#define PG_PORT_MIN_COUNT_ERR_PORTf 39030
#define PG_PORT_MIN_COUNT_MSBf 39031
#define PG_PORT_MIN_COUNT_OVERFLOWf 39032
#define PG_PORT_MIN_COUNT_OVERFLOW_DISINTf 39033
#define PG_PORT_MIN_COUNT_UNDERRUNf 39034
#define PG_PORT_MIN_COUNT_UNDERRUN_DISINTf 39035
#define PG_RESET_FLOORf 39036
#define PG_RESET_OFFSETf 39037
#define PG_RESET_VALUEf 39038
#define PG_RESUME_LIMITf 39039
#define PG_SHARED_COUNTf 39040
#define PG_SHARED_COUNT_ERR_PGf 39041
#define PG_SHARED_COUNT_ERR_PORTf 39042
#define PG_SHARED_COUNT_G0f 39043
#define PG_SHARED_COUNT_G1f 39044
#define PG_SHARED_COUNT_OVERFLOWf 39045
#define PG_SHARED_COUNT_OVERFLOW_DISINTf 39046
#define PG_SHARED_COUNT_UNDERRUNf 39047
#define PG_SHARED_COUNT_UNDERRUN_DISINTf 39048
#define PG_SHARED_DYNAMICf 39049
#define PG_SHARED_LIMITf 39050
#define PG_SHARED_TRIGGER_IDf 39051
#define PG_SHARED_TRIGGER_PIPEXf 39052
#define PG_SHARED_TRIGGER_PIPEYf 39053
#define PG_SHARED_TRIGGER_STATUS_PIPEXf 39054
#define PG_SHARED_TRIGGER_STATUS_PIPEYf 39055
#define PG_SP_MIN_COUNTf 39056
#define PG_SP_MIN_COUNT_G0f 39057
#define PG_SP_MIN_COUNT_G1f 39058
#define PG_USING_GBL_HDRMf 39059
#define PG_WDRR_CREDIT_OVFLf 39060
#define PG_WDRR_CREDIT_OVFL_MASKf 39061
#define PG_WDRR_CREDIT_UNDERf 39062
#define PG_WDRR_CREDIT_UNDER_MASKf 39063
#define PG_WDRR_MTU_QUANTA_SELECTf 39064
#define PG_WDRR_OVFL_PORT_NUMf 39065
#define PG_WDRR_UNDER_PORT_NUMf 39066
#define PG_WFQ_VALIDf 39067
#define PG_XOFF_BMPf 39068
#define PH0ERRORPOINTERf 39069
#define PH1ERRORPOINTERf 39070
#define PH2ERRORPOINTERf 39071
#define PH2SELf 39072
#define PHASEf 39073
#define PHASE8_ENf 39074
#define PHASE_ADJUSTf 39075
#define PHASE_SELf 39076
#define PHB2_COS_MAP_PARITY_ENf 39077
#define PHB2_COS_MAP_PAR_ERRf 39078
#define PHB2_COS_MODEf 39079
#define PHB2_DOT1P_MAPPING_PTRf 39080
#define PHB2_ENABLEf 39081
#define PHB2_USE_INNER_DOT1Pf 39082
#define PHB_FROM_ETAGf 39083
#define PHB_FROM_LLTAGf 39084
#define PHB_VALIDf 39085
#define PHERRORPOINTERf 39086
#define PHP_ERRf 39087
#define PHP_ERR_MASKf 39088
#define PHP_NEXT_IP_PROTOCOL_ERRf 39089
#define PHP_NEXT_IP_PROTOCOL_ERR_MASKf 39090
#define PHSELf 39091
#define PHSELERRORf 39092
#define PHSELHCUPf 39093
#define PHUPf 39094
#define PHYMODf 39095
#define PHYSICALf 39096
#define PHYSICALPORTMINE0f 39097
#define PHYSICALPORTMINE1f 39098
#define PHYSICALPORTMINE2f 39099
#define PHYSICALPORTMINE3f 39100
#define PHYSICAL_BLOCKf 39101
#define PHYSICAL_PORTf 39102
#define PHYSICAL_PORT0f 39103
#define PHYSICAL_PORT1f 39104
#define PHYSICAL_PORT10f 39105
#define PHYSICAL_PORT11f 39106
#define PHYSICAL_PORT12f 39107
#define PHYSICAL_PORT13f 39108
#define PHYSICAL_PORT14f 39109
#define PHYSICAL_PORT15f 39110
#define PHYSICAL_PORT2f 39111
#define PHYSICAL_PORT3f 39112
#define PHYSICAL_PORT4f 39113
#define PHYSICAL_PORT5f 39114
#define PHYSICAL_PORT6f 39115
#define PHYSICAL_PORT7f 39116
#define PHYSICAL_PORT8f 39117
#define PHYSICAL_PORT9f 39118
#define PHYSICAL_PORT_MASKf 39119
#define PHYSICAL_PORT_NUMf 39120
#define PHYSICAL_PORT_NUMBERf 39121
#define PHYS_PORT_IDf 39122
#define PHY_BL0_RD_FIFO_ERRORf 39123
#define PHY_BL1_RD_FIFO_ERRORf 39124
#define PHY_CALIB_ENf 39125
#define PHY_CALIB_FINISHEDf 39126
#define PHY_CALIB_ONLY_READf 39127
#define PHY_DATAf 39128
#define PHY_DISCONNETf 39129
#define PHY_DYN_VDL_TIMERf 39130
#define PHY_ERRORf 39131
#define PHY_ERROR_DETECTf 39132
#define PHY_HARD_RESETf 39133
#define PHY_IDf 39134
#define PHY_ID_0f 39135
#define PHY_ID_1f 39136
#define PHY_ID_10f 39137
#define PHY_ID_100f 39138
#define PHY_ID_101f 39139
#define PHY_ID_102f 39140
#define PHY_ID_103f 39141
#define PHY_ID_104f 39142
#define PHY_ID_105f 39143
#define PHY_ID_106f 39144
#define PHY_ID_107f 39145
#define PHY_ID_108f 39146
#define PHY_ID_109f 39147
#define PHY_ID_11f 39148
#define PHY_ID_110f 39149
#define PHY_ID_111f 39150
#define PHY_ID_112f 39151
#define PHY_ID_113f 39152
#define PHY_ID_114f 39153
#define PHY_ID_115f 39154
#define PHY_ID_116f 39155
#define PHY_ID_117f 39156
#define PHY_ID_118f 39157
#define PHY_ID_119f 39158
#define PHY_ID_12f 39159
#define PHY_ID_120f 39160
#define PHY_ID_121f 39161
#define PHY_ID_122f 39162
#define PHY_ID_123f 39163
#define PHY_ID_124f 39164
#define PHY_ID_125f 39165
#define PHY_ID_126f 39166
#define PHY_ID_127f 39167
#define PHY_ID_13f 39168
#define PHY_ID_14f 39169
#define PHY_ID_15f 39170
#define PHY_ID_16f 39171
#define PHY_ID_17f 39172
#define PHY_ID_18f 39173
#define PHY_ID_19f 39174
#define PHY_ID_2f 39175
#define PHY_ID_20f 39176
#define PHY_ID_21f 39177
#define PHY_ID_22f 39178
#define PHY_ID_23f 39179
#define PHY_ID_24f 39180
#define PHY_ID_25f 39181
#define PHY_ID_26f 39182
#define PHY_ID_27f 39183
#define PHY_ID_28f 39184
#define PHY_ID_29f 39185
#define PHY_ID_3f 39186
#define PHY_ID_30f 39187
#define PHY_ID_31f 39188
#define PHY_ID_32f 39189
#define PHY_ID_33f 39190
#define PHY_ID_34f 39191
#define PHY_ID_35f 39192
#define PHY_ID_36f 39193
#define PHY_ID_37f 39194
#define PHY_ID_38f 39195
#define PHY_ID_39f 39196
#define PHY_ID_4f 39197
#define PHY_ID_40f 39198
#define PHY_ID_41f 39199
#define PHY_ID_42f 39200
#define PHY_ID_43f 39201
#define PHY_ID_44f 39202
#define PHY_ID_45f 39203
#define PHY_ID_46f 39204
#define PHY_ID_47f 39205
#define PHY_ID_48f 39206
#define PHY_ID_49f 39207
#define PHY_ID_5f 39208
#define PHY_ID_50f 39209
#define PHY_ID_51f 39210
#define PHY_ID_52f 39211
#define PHY_ID_53f 39212
#define PHY_ID_54f 39213
#define PHY_ID_55f 39214
#define PHY_ID_56f 39215
#define PHY_ID_57f 39216
#define PHY_ID_58f 39217
#define PHY_ID_59f 39218
#define PHY_ID_6f 39219
#define PHY_ID_60f 39220
#define PHY_ID_61f 39221
#define PHY_ID_62f 39222
#define PHY_ID_63f 39223
#define PHY_ID_64f 39224
#define PHY_ID_65f 39225
#define PHY_ID_66f 39226
#define PHY_ID_67f 39227
#define PHY_ID_68f 39228
#define PHY_ID_69f 39229
#define PHY_ID_7f 39230
#define PHY_ID_70f 39231
#define PHY_ID_71f 39232
#define PHY_ID_72f 39233
#define PHY_ID_73f 39234
#define PHY_ID_74f 39235
#define PHY_ID_75f 39236
#define PHY_ID_76f 39237
#define PHY_ID_77f 39238
#define PHY_ID_78f 39239
#define PHY_ID_79f 39240
#define PHY_ID_8f 39241
#define PHY_ID_80f 39242
#define PHY_ID_81f 39243
#define PHY_ID_82f 39244
#define PHY_ID_83f 39245
#define PHY_ID_84f 39246
#define PHY_ID_85f 39247
#define PHY_ID_86f 39248
#define PHY_ID_87f 39249
#define PHY_ID_88f 39250
#define PHY_ID_89f 39251
#define PHY_ID_9f 39252
#define PHY_ID_90f 39253
#define PHY_ID_91f 39254
#define PHY_ID_92f 39255
#define PHY_ID_93f 39256
#define PHY_ID_94f 39257
#define PHY_ID_95f 39258
#define PHY_ID_96f 39259
#define PHY_ID_97f 39260
#define PHY_ID_98f 39261
#define PHY_ID_99f 39262
#define PHY_LINKSCAN_LINKSTATUS_CHDf 39263
#define PHY_LSSf 39264
#define PHY_MODEf 39265
#define PHY_PAUSESCAN_PAUSESTATUS_CHDf 39266
#define PHY_PLL_POWER_DOWNf 39267
#define PHY_PORTf 39268
#define PHY_PORT_IDf 39269
#define PHY_PORT_MODEf 39270
#define PHY_READYf 39271
#define PHY_READY_EVENTf 39272
#define PHY_REG_ACKf 39273
#define PHY_REG_ADDRf 39274
#define PHY_REG_ERR_ACKf 39275
#define PHY_REG_OFFSETf 39276
#define PHY_REG_RD_WR_Nf 39277
#define PHY_REG_REQf 39278
#define PHY_SOFT_RESETf 39279
#define PHY_SW_INITf 39280
#define PHY_SW_RESETf 39281
#define PHY_TEST_PORT_POWER_DOWNf 39282
#define PHY_TEST_PORT_UTMI_POWER_DOWNf 39283
#define PHY_UPD_VDL_ADDRf 39284
#define PHY_UPD_VDL_BL0f 39285
#define PHY_UPD_VDL_BL1f 39286
#define PH_DET_DISf 39287
#define PIf 39288
#define PIDf 39289
#define PID0f 39290
#define PID1f 39291
#define PID2f 39292
#define PID3f 39293
#define PID4f 39294
#define PID_COUNTER_INDEXf 39295
#define PID_COUNTER_MODEf 39296
#define PID_INCR_COUNTERf 39297
#define PID_IPFIX_ACTIONSf 39298
#define PID_NEW_INNER_PRIf 39299
#define PID_NEW_INNER_VIDf 39300
#define PID_NEW_OUTER_VIDf 39301
#define PID_OUTER_TPID_INDEXf 39302
#define PID_REPLACE_INNER_PRIf 39303
#define PID_REPLACE_INNER_VIDf 39304
#define PID_REPLACE_OUTER_TPIDf 39305
#define PID_REPLACE_OUTER_VIDf 39306
#define PID_TPID_INDEXf 39307
#define PIM_BIDIR_FORWARDf 39308
#define PINFOPMF_KEYGENVARf 39309
#define PINFO_COUNTERS_INITIATE_PAR_ERRf 39310
#define PINFO_COUNTERS_PARITY_ERR_MASKf 39311
#define PINFO_FER_INITIATE_PAR_ERRf 39312
#define PINFO_FER_PARITY_ERR_MASKf 39313
#define PINFO_FLP_INITIATE_PAR_ERRf 39314
#define PINFO_FLP_PARITY_ERR_MASKf 39315
#define PINFO_LBP_INITIATE_PAR_ERRf 39316
#define PINFO_LBP_PARITY_ERR_MASKf 39317
#define PINFO_LLR_INITIATE_PAR_ERRf 39318
#define PINFO_LLR_PARITY_ERR_MASKf 39319
#define PINFO_PMF_INITIATE_PAR_ERRf 39320
#define PINFO_PMF_PARITY_ERR_MASKf 39321
#define PIO_IC_AR_ARB_MI0f 39322
#define PIO_IC_AR_ARB_MI1f 39323
#define PIO_IC_AR_ARB_MI2f 39324
#define PIO_IC_AR_ARB_MI3f 39325
#define PIO_IC_AR_ARB_MI4f 39326
#define PIO_IC_AR_ARB_MI5f 39327
#define PIO_IC_AR_ARB_MI6f 39328
#define PIO_IC_AR_ARB_MI7f 39329
#define PIO_IC_AW_ARB_MI0f 39330
#define PIO_IC_AW_ARB_MI1f 39331
#define PIO_IC_AW_ARB_MI2f 39332
#define PIO_IC_AW_ARB_MI3f 39333
#define PIO_IC_AW_ARB_MI4f 39334
#define PIO_IC_AW_ARB_MI5f 39335
#define PIO_IC_AW_ARB_MI6f 39336
#define PIO_IC_AW_ARB_MI7f 39337
#define PIO_IC_CFG_REG_0f 39338
#define PIO_IC_CFG_REG_1f 39339
#define PIO_IC_CFG_REG_3f 39340
#define PIO_IC_ID_REG_0f 39341
#define PIO_IC_ID_REG_1f 39342
#define PIO_IC_ID_REG_2f 39343
#define PIO_IC_ID_REG_3f 39344
#define PIO_IC_PER_REG_0f 39345
#define PIO_IC_PER_REG_1f 39346
#define PIO_IC_PER_REG_2f 39347
#define PIO_IC_PER_REG_3f 39348
#define PIO_IC_RST_OVERRIDEf 39349
#define PIO_WAIT_CYCLESf 39350
#define PIPE0_HSP_TMf 39351
#define PIPE0_L0_ACCUM_COMP_MEM_TMf 39352
#define PIPE0_L0_CREDITMEM_TMf 39353
#define PIPE0_L1_ACCUM_COMP_MEM_TMf 39354
#define PIPE0_L1_CREDITMEM_TMf 39355
#define PIPE0_L2_ACCUM_COMP_MEM_TMf 39356
#define PIPE0_L2_CREDITMEM_TMf 39357
#define PIPE1_HSP_TMf 39358
#define PIPE1_L0_ACCUM_COMP_MEM_TMf 39359
#define PIPE1_L0_CREDITMEM_TMf 39360
#define PIPE1_L1_ACCUM_COMP_MEM_TMf 39361
#define PIPE1_L1_CREDITMEM_TMf 39362
#define PIPE1_L2_ACCUM_COMP_MEM_TMf 39363
#define PIPE1_L2_CREDITMEM_TMf 39364
#define PIPEIDf 39365
#define PIPELINE_CACHE_OVERFLOW_ERRORf 39366
#define PIPELINE_CACHE_OVERFLOW_ERROR_DISINTf 39367
#define PIPEX_PTPG_BST_INIT_DONEf 39368
#define PIPEX_PTPG_CFG_INIT_DONEf 39369
#define PIPEX_PTPG_CNTR_RT1_INIT_DONEf 39370
#define PIPEX_PTPG_CNTR_RT2_INIT_DONEf 39371
#define PIPEX_PTPG_CNTR_SH1_INIT_DONEf 39372
#define PIPEX_PTPG_CNTR_SH2_INIT_DONEf 39373
#define PIPEX_PTSP_BST_INIT_DONEf 39374
#define PIPEX_PTSP_CFG_INIT_DONEf 39375
#define PIPEX_PTSP_CNTR_RT_INIT_DONEf 39376
#define PIPEX_PTSP_CNTR_SH_INIT_DONEf 39377
#define PIPEY_PTPG_BST_INIT_DONEf 39378
#define PIPEY_PTPG_CFG_INIT_DONEf 39379
#define PIPEY_PTPG_CNTR_RT1_INIT_DONEf 39380
#define PIPEY_PTPG_CNTR_RT2_INIT_DONEf 39381
#define PIPEY_PTPG_CNTR_SH1_INIT_DONEf 39382
#define PIPEY_PTPG_CNTR_SH2_INIT_DONEf 39383
#define PIPEY_PTSP_BST_INIT_DONEf 39384
#define PIPEY_PTSP_CFG_INIT_DONEf 39385
#define PIPEY_PTSP_CNTR_RT_INIT_DONEf 39386
#define PIPEY_PTSP_CNTR_SH_INIT_DONEf 39387
#define PIPE_BASE_PTRf 39388
#define PIPE_IDf 39389
#define PIPE_MEMBER_BMPf 39390
#define PIPE_SELECTf 39391
#define PIPE_STAGEf 39392
#define PIPE_TEST_INTERNAL_LOOPBACK_ENf 39393
#define PIPE_Xf 39394
#define PIPE_Yf 39395
#define PIR_SHAPERS_CAL_ACCESS_PERIODf 39396
#define PIR_SHAPERS_CAL_LENGTHf 39397
#define PI_CI_FIFO_OVERFLOWf 39398
#define PI_CI_FIFO_OVERFLOW_DISINTf 39399
#define PI_OC_FIFO_OVERFLOWf 39400
#define PI_OC_FIFO_OVERFLOW_DISINTf 39401
#define PKA_BUSYf 39402
#define PKA_ENf 39403
#define PKA_ERR_CAM_FULLf 39404
#define PKA_ERR_DIV_BY_0f 39405
#define PKA_ERR_INVALID_SRC0f 39406
#define PKA_ERR_INVALID_SRC1f 39407
#define PKA_ERR_INVALID_SRC2f 39408
#define PKA_ERR_OPQ_OVERFLOWf 39409
#define PKA_ERR_UNKNOWN_OPCf 39410
#define PKA_RSTf 39411
#define PKTAGEDCNTf 39412
#define PKTAGEDCNTOVFf 39413
#define PKTBUF_INPUT_CREDITS_OUTSTANDINGf 39414
#define PKTBUF_MAX_INPUT_CREDITSf 39415
#define PKTBUF_MAX_SLIDING_WINDOW_SIZEf 39416
#define PKTBUF_OUTPUT_CREDITS_RECEIVEDf 39417
#define PKTBUF_PROCESS_TO_EOP_ENABLEf 39418
#define PKTBUF_RESET_IN_CREDITSf 39419
#define PKTBUF_RESET_OUT_CREDITSf 39420
#define PKTCNTf 39421
#define PKTCNT0f 39422
#define PKTCNT1f 39423
#define PKTCOUNTf 39424
#define PKTDMA_ENDIANESSf 39425
#define PKTENQMCERRf 39426
#define PKTENQMCERRMASKf 39427
#define PKTENQQNVALIDERRf 39428
#define PKTENQQNVALIDERRMASKf 39429
#define PKTENQRSRCERRf 39430
#define PKTENQRSRCERRMASKf 39431
#define PKTENQSNERRf 39432
#define PKTENQSNERRMASKf 39433
#define PKTERRORPOINTERf 39434
#define PKTFRAGERRf 39435
#define PKTHDRf 39436
#define PKTHDR0_CORRECTED_ERRORf 39437
#define PKTHDR0_CORRECTED_ERROR_DISINTf 39438
#define PKTHDR0_ENABLE_ECCf 39439
#define PKTHDR0_FORCE_UNCORRECTABLE_ERRORf 39440
#define PKTHDR0_UNCORRECTED_ERRORf 39441
#define PKTHDR0_UNCORRECTED_ERROR_DISINTf 39442
#define PKTHDRSIZERANGEHIGH_Nf 39443
#define PKTHDRSIZERANGELOW_Nf 39444
#define PKTHDR_CPU_ACC_MODEf 39445
#define PKTLENf 39446
#define PKTLENGTHf 39447
#define PKTLENGTH_CORRECTED_ERRORf 39448
#define PKTLENGTH_CORRECTED_ERROR_DISINTf 39449
#define PKTLENGTH_ENABLE_ECCf 39450
#define PKTLENGTH_FORCE_UNCORRECTABLE_ERRORf 39451
#define PKTLENGTH_UNCORRECTED_ERRORf 39452
#define PKTLENGTH_UNCORRECTED_ERROR_DISINTf 39453
#define PKTLERRf 39454
#define PKTLINKf 39455
#define PKTLINK_CORRECTED_ERRORf 39456
#define PKTLINK_CORRECTED_ERROR_DISINTf 39457
#define PKTLINK_ENABLE_ECCf 39458
#define PKTLINK_FORCE_UNCORRECTABLE_ERRORf 39459
#define PKTLINK_UNCORRECTED_ERRORf 39460
#define PKTLINK_UNCORRECTED_ERROR_DISINTf 39461
#define PKTLMTf 39462
#define PKTPTRf 39463
#define PKTQMAXSIZERJCTf 39464
#define PKTQWREDRJCTf 39465
#define PKTREASINTREGMASKf 39466
#define PKTRESETLIMITf 39467
#define PKTSETLIMITf 39468
#define PKTSIZEf 39469
#define PKTS_BYTESf 39470
#define PKT_AGEDf 39471
#define PKT_AGED_MASKf 39472
#define PKT_AGED_VALUEf 39473
#define PKT_AMOUNTf 39474
#define PKT_BUF_ECC_TMf 39475
#define PKT_BUF_PTRf 39476
#define PKT_BUF_TMf 39477
#define PKT_BVf 39478
#define PKT_BYTESf 39479
#define PKT_CFIf 39480
#define PKT_CHf 39481
#define PKT_CNTf 39482
#define PKT_CNT_WRAPf 39483
#define PKT_COUNTf 39484
#define PKT_CTXT_BUFFER_RESULT_RDATA_ERRORf 39485
#define PKT_CTXT_BUFFER_RESULT_RDATA_ERROR_DISINTf 39486
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_0f 39487
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_0_DISINTf 39488
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_1f 39489
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_1_DISINTf 39490
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_2f 39491
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_2_DISINTf 39492
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_3f 39493
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_3_DISINTf 39494
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_4f 39495
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_4_DISINTf 39496
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_0f 39497
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_0_DISINTf 39498
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_1f 39499
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_1_DISINTf 39500
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_2f 39501
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_2_DISINTf 39502
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_3f 39503
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_3_DISINTf 39504
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_4f 39505
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_4_DISINTf 39506
#define PKT_CTXT_DATA_BUFFER_WR_STATE_MACHINE_WRITE_ERRORf 39507
#define PKT_CTXT_DATA_BUFFER_WR_STATE_MACHINE_WRITE_ERROR_DISINTf 39508
#define PKT_DATAf 39509
#define PKT_DCMf 39510
#define PKT_DISC_LIMITf 39511
#define PKT_DONEf 39512
#define PKT_DROP_ENABLEf 39513
#define PKT_ENQ_MC_ERRf 39514
#define PKT_ENQ_MC_ERR_MASKf 39515
#define PKT_ENQ_QNVALID_ERRf 39516
#define PKT_ENQ_QNVALID_ERR_MASKf 39517
#define PKT_ENQ_RSRC_ERRf 39518
#define PKT_ENQ_RSRC_ERR_MASKf 39519
#define PKT_ENQ_SN_ERRf 39520
#define PKT_ENQ_SN_ERR_MASKf 39521
#define PKT_EOPf 39522
#define PKT_ERRf 39523
#define PKT_ERRORf 39524
#define PKT_FRAG_ERRf 39525
#define PKT_FREE_NUMf 39526
#define PKT_HDR_ADJUST0f 39527
#define PKT_HDR_ADJUST1f 39528
#define PKT_HDR_ADJUST10f 39529
#define PKT_HDR_ADJUST11f 39530
#define PKT_HDR_ADJUST12f 39531
#define PKT_HDR_ADJUST13f 39532
#define PKT_HDR_ADJUST14f 39533
#define PKT_HDR_ADJUST15f 39534
#define PKT_HDR_ADJUST2f 39535
#define PKT_HDR_ADJUST3f 39536
#define PKT_HDR_ADJUST4f 39537
#define PKT_HDR_ADJUST5f 39538
#define PKT_HDR_ADJUST6f 39539
#define PKT_HDR_ADJUST7f 39540
#define PKT_HDR_ADJUST8f 39541
#define PKT_HDR_ADJUST9f 39542
#define PKT_HDR_ADJUST_SIGN0f 39543
#define PKT_HDR_ADJUST_SIGN1f 39544
#define PKT_HDR_ADJUST_SIGN10f 39545
#define PKT_HDR_ADJUST_SIGN11f 39546
#define PKT_HDR_ADJUST_SIGN12f 39547
#define PKT_HDR_ADJUST_SIGN13f 39548
#define PKT_HDR_ADJUST_SIGN14f 39549
#define PKT_HDR_ADJUST_SIGN15f 39550
#define PKT_HDR_ADJUST_SIGN2f 39551
#define PKT_HDR_ADJUST_SIGN3f 39552
#define PKT_HDR_ADJUST_SIGN4f 39553
#define PKT_HDR_ADJUST_SIGN5f 39554
#define PKT_HDR_ADJUST_SIGN6f 39555
#define PKT_HDR_ADJUST_SIGN7f 39556
#define PKT_HDR_ADJUST_SIGN8f 39557
#define PKT_HDR_ADJUST_SIGN9f 39558
#define PKT_HDR_SIZE_RANGE_HIGH_Nf 39559
#define PKT_HDR_SIZE_RANGE_LOW_Nf 39560
#define PKT_HG_LOOKUPf 39561
#define PKT_IS_TDMf 39562
#define PKT_LENf 39563
#define PKT_LENGTHf 39564
#define PKT_LEN_32B_PKT0f 39565
#define PKT_LEN_32B_PKT1f 39566
#define PKT_LINKf 39567
#define PKT_MAX_BUCKETf 39568
#define PKT_MAX_REFRESHf 39569
#define PKT_MAX_THD_SELf 39570
#define PKT_MODEf 39571
#define PKT_MODE_LENf 39572
#define PKT_MODE_LENGTHf 39573
#define PKT_PGf 39574
#define PKT_PMf 39575
#define PKT_PORT_MAX_BUCKETf 39576
#define PKT_PORT_MAX_REFRESHf 39577
#define PKT_PORT_MAX_THD_SELf 39578
#define PKT_PRIf 39579
#define PKT_PRI_FNf 39580
#define PKT_PTRf 39581
#define PKT_PTR_0f 39582
#define PKT_PTR_1f 39583
#define PKT_PTR_EQ_0f 39584
#define PKT_PTR_EQ_0_MASKf 39585
#define PKT_Q_MAX_BUFF_SIZE_RJCTf 39586
#define PKT_Q_MAX_SIZE_RJCTf 39587
#define PKT_Q_WRED_RJCTf 39588
#define PKT_RD_PTRf 39589
#define PKT_REAS_INT_REG_TESTf 39590
#define PKT_REAS_INT_VECf 39591
#define PKT_REAS_INT_VEC_MASKf 39592
#define PKT_RESET_LIMITf 39593
#define PKT_RES_FNf 39594
#define PKT_SCPf 39595
#define PKT_SCP_0f 39596
#define PKT_SCP_1f 39597
#define PKT_SERVICE_PAGES_THRESHOLDf 39598
#define PKT_SET_LIMITf 39599
#define PKT_SHAREDf 39600
#define PKT_SIZEf 39601
#define PKT_SIZE_MASKf 39602
#define PKT_SIZE_SO_FARf 39603
#define PKT_SIZE_VALUEf 39604
#define PKT_SOPf 39605
#define PKT_SOP_PTRf 39606
#define PKT_STEPf 39607
#define PKT_TEST_CNT_Af 39608
#define PKT_TEST_CNT_Bf 39609
#define PKT_TMf 39610
#define PKT_TYPEf 39611
#define PKT_TYPE_ID_PARITY_ENf 39612
#define PKT_TYPE_MASKf 39613
#define PKT_VIDf 39614
#define PKT_VLAN_TAGf 39615
#define PKT_WR_PTRf 39616
#define PL310_DATA_CLK_ACTVSTSf 39617
#define PL310_TAG_CLK_ACTVSTSf 39618
#define PLAf 39619
#define PLACEMENT_ENf 39620
#define PLANEf 39621
#define PLANE_A_EMPTY_QUEUE_GRANTf 39622
#define PLANE_A_NODETYPE_8B10Bf 39623
#define PLANE_A_NODETYPE_TESTf 39624
#define PLANE_B_EMPTY_QUEUE_GRANTf 39625
#define PLANE_B_NODETYPE_8B10Bf 39626
#define PLANE_B_NODETYPE_TESTf 39627
#define PLANE_CROSSOVER_LINKSf 39628
#define PLANE_CROSSOVER_LINKS_ENABLEf 39629
#define PLANE_MASKf 39630
#define PLANE_READYf 39631
#define PLANE_VALUEf 39632
#define PLAY_DONEf 39633
#define PLA_8_0_0f 39634
#define PLA_CAP_LOADING_AVGf 39635
#define PLA_CAP_QSIZE_AVGf 39636
#define PLA_COL3_1f 39637
#define PLA_WEIGHT_LOADINGf 39638
#define PLA_WEIGHT_QSIZEf 39639
#define PLEf 39640
#define PLEERRf 39641
#define PLENGTHf 39642
#define PLERRORPOINTERf 39643
#define PLFS_TMf 39644
#define PLL1_POST_RESETBf 39645
#define PLL1_RESETBf 39646
#define PLL1_STAT_OUTf 39647
#define PLL2_POST_RESETBf 39648
#define PLL2_RESETBf 39649
#define PLL2_STAT_OUTf 39650
#define PLL3_POST_RESETBf 39651
#define PLL3_RESETBf 39652
#define PLL3_STAT_OUTf 39653
#define PLLARM_8PHASE_ENf 39654
#define PLLARM_BYPCLK_ENf 39655
#define PLLARM_ENB_CLKOUTf 39656
#define PLLARM_FB_OFFSETf 39657
#define PLLARM_FB_PHASE_ENf 39658
#define PLLARM_FLOCKf 39659
#define PLLARM_HOLDf 39660
#define PLLARM_H_BYPCLK_ENf 39661
#define PLLARM_H_ENB_CLKOUTf 39662
#define PLLARM_H_HOLDf 39663
#define PLLARM_H_LOAD_ENf 39664
#define PLLARM_H_MDELf 39665
#define PLLARM_H_MDIVf 39666
#define PLLARM_IDLE_PWRDWN_SW_OVRRIDEf 39667
#define PLLARM_KAf 39668
#define PLLARM_KIf 39669
#define PLLARM_KPf 39670
#define PLLARM_LOAD_ENf 39671
#define PLLARM_LOCKf 39672
#define PLLARM_LOCK_IGNOREf 39673
#define PLLARM_LOCK_LATCHf 39674
#define PLLARM_LOCK_LOSTf 39675
#define PLLARM_LOCK_RAWf 39676
#define PLLARM_MDELf 39677
#define PLLARM_MDIVf 39678
#define PLLARM_NDIV_FRACf 39679
#define PLLARM_NDIV_FRAC_OFFSETf 39680
#define PLLARM_NDIV_INTf 39681
#define PLLARM_NDIV_INT_OFFSETf 39682
#define PLLARM_OFFSET_MODEf 39683
#define PLLARM_OFFSET_SW_CTLf 39684
#define PLLARM_PDIVf 39685
#define PLLARM_PLL_CONFIG_CTRLf 39686
#define PLLARM_PWRDWNf 39687
#define PLLARM_SOFT_POST_RESETBf 39688
#define PLLARM_SOFT_RESETBf 39689
#define PLLARM_SSC_LIMITf 39690
#define PLLARM_SSC_MODEf 39691
#define PLLARM_SSC_STEPf 39692
#define PLLARM_STAT_OUTf 39693
#define PLLARM_TIMER_LOCK_ENf 39694
#define PLLBYPf 39695
#define PLLCTRL127_96f 39696
#define PLLCTRL31_0f 39697
#define PLLCTRL63_32f 39698
#define PLLCTRL95_64f 39699
#define PLLFORCECAPDONEf 39700
#define PLLFORCECAPDONE_ENf 39701
#define PLLFORCECAPPASSf 39702
#define PLLFORCECAPPASS_ENf 39703
#define PLLFORCEDONE_ENf 39704
#define PLLFORCEFDONEf 39705
#define PLLFORCEFPASSf 39706
#define PLL_BYPf 39707
#define PLL_BYPASSf 39708
#define PLL_CONTROLf 39709
#define PLL_CONTROL_0f 39710
#define PLL_CONTROL_10f 39711
#define PLL_CONTROL_11f 39712
#define PLL_CONTROL_12f 39713
#define PLL_CONTROL_124_96f 39714
#define PLL_CONTROL_13f 39715
#define PLL_CONTROL_14_5f 39716
#define PLL_CONTROL_20_15f 39717
#define PLL_CONTROL_26_21f 39718
#define PLL_CONTROL_31_14f 39719
#define PLL_CONTROL_31_27f 39720
#define PLL_CONTROL_43_32f 39721
#define PLL_CONTROL_4_1f 39722
#define PLL_CONTROL_63_32f 39723
#define PLL_CONTROL_95_64f 39724
#define PLL_CONTROL_9_0f 39725
#define PLL_CONTROL_9_1f 39726
#define PLL_CTRL_AUXCTRLf 39727
#define PLL_CTRL_DCO_CTRL_BYPASSf 39728
#define PLL_CTRL_DCO_CTRL_BYPASS_ENf 39729
#define PLL_CTRL_FAST_LOCKf 39730
#define PLL_CTRL_NDIV_RELOCKf 39731
#define PLL_CTRL_PWM_RATEf 39732
#define PLL_CTRL_REFCLKOUTf 39733
#define PLL_CTRL_RSVf 39734
#define PLL_CTRL_STAT_MODEf 39735
#define PLL_CTRL_STAT_RESETf 39736
#define PLL_CTRL_STAT_SELECTf 39737
#define PLL_CTRL_STAT_UPDATEf 39738
#define PLL_CTRL_VCO_DIV2f 39739
#define PLL_CTRL_VCO_DIV2_POSTf 39740
#define PLL_CTRL_VCO_DLYf 39741
#define PLL_LOCKf 39742
#define PLL_LOCK_LOSTf 39743
#define PLL_LOCK_LOST_INTR_MASKf 39744
#define PLL_LOCK_LOST_RESET_MASKf 39745
#define PLL_MODE_DEF_S0f 39746
#define PLL_MODE_DEF_S1f 39747
#define PLL_OBSERVEf 39748
#define PLL_PWRDNf 39749
#define PLL_RESETf 39750
#define PLL_RESETBf 39751
#define PLL_SEL_DIV5f 39752
#define PLL_SEQSTARTf 39753
#define PLL_SM_FREQ_PASSf 39754
#define PLL_STATUSf 39755
#define PLL_STATUS_SELf 39756
#define PLL_STAT_OUTf 39757
#define PLL_TEST_ENf 39758
#define PLL_TEST_ENABLEf 39759
#define PLMf 39760
#define PLM_ECC_1B_ERR_MASKf 39761
#define PLM_ECC_2B_ERR_MASKf 39762
#define PLM_INITIATE_ECC_1B_ERRf 39763
#define PLM_INITIATE_ECC_2B_ERRf 39764
#define PMf 39765
#define PMCPARITYENf 39766
#define PMC_INITIATE_PAR_ERRf 39767
#define PMC_PARITY_ENf 39768
#define PMC_PARITY_ERR_MASKf 39769
#define PMD_LOCKf 39770
#define PMEM0_ECC_CORRUPTf 39771
#define PMEM0_ENABLE_ECCf 39772
#define PMEM10_ECC_CORRUPTf 39773
#define PMEM10_ENABLE_ECCf 39774
#define PMEM11_ECC_CORRUPTf 39775
#define PMEM11_ENABLE_ECCf 39776
#define PMEM12_ECC_CORRUPTf 39777
#define PMEM12_ENABLE_ECCf 39778
#define PMEM13_ECC_CORRUPTf 39779
#define PMEM13_ENABLE_ECCf 39780
#define PMEM14_ECC_CORRUPTf 39781
#define PMEM14_ENABLE_ECCf 39782
#define PMEM15_ECC_CORRUPTf 39783
#define PMEM15_ENABLE_ECCf 39784
#define PMEM16_ECC_CORRUPTf 39785
#define PMEM16_ENABLE_ECCf 39786
#define PMEM17_ECC_CORRUPTf 39787
#define PMEM17_ENABLE_ECCf 39788
#define PMEM18_ECC_CORRUPTf 39789
#define PMEM18_ENABLE_ECCf 39790
#define PMEM19_ECC_CORRUPTf 39791
#define PMEM19_ENABLE_ECCf 39792
#define PMEM1_ECC_CORRUPTf 39793
#define PMEM1_ENABLE_ECCf 39794
#define PMEM20_ECC_CORRUPTf 39795
#define PMEM20_ENABLE_ECCf 39796
#define PMEM21_ECC_CORRUPTf 39797
#define PMEM21_ENABLE_ECCf 39798
#define PMEM22_ECC_CORRUPTf 39799
#define PMEM22_ENABLE_ECCf 39800
#define PMEM23_ECC_CORRUPTf 39801
#define PMEM23_ENABLE_ECCf 39802
#define PMEM2_ECC_CORRUPTf 39803
#define PMEM2_ENABLE_ECCf 39804
#define PMEM3_ECC_CORRUPTf 39805
#define PMEM3_ENABLE_ECCf 39806
#define PMEM4_ECC_CORRUPTf 39807
#define PMEM4_ENABLE_ECCf 39808
#define PMEM5_ECC_CORRUPTf 39809
#define PMEM5_ENABLE_ECCf 39810
#define PMEM6_ECC_CORRUPTf 39811
#define PMEM6_ENABLE_ECCf 39812
#define PMEM7_ECC_CORRUPTf 39813
#define PMEM7_ENABLE_ECCf 39814
#define PMEM8_ECC_CORRUPTf 39815
#define PMEM8_ENABLE_ECCf 39816
#define PMEM9_ECC_CORRUPTf 39817
#define PMEM9_ENABLE_ECCf 39818
#define PMEM_CORRECTED_ERRORf 39819
#define PMEM_CORRECTED_ERROR_DISINTf 39820
#define PMEM_DISABLE_ECCf 39821
#define PMEM_DISABLE_ECC_GENf 39822
#define PMEM_ECC_CORRUPTf 39823
#define PMEM_ECC_ERROR_ADDRESSf 39824
#define PMEM_ECC_ERROR_MEMORY_IDf 39825
#define PMEM_TMf 39826
#define PMEM_TM_CONTROLf 39827
#define PMEM_UNCORRECTED_ERRORf 39828
#define PMEM_UNCORRECTED_ERROR_DISINTf 39829
#define PMFQUERYCNTf 39830
#define PMFQUERYCNTENABLEf 39831
#define PMFQUERYCNTOVERFLOWf 39832
#define PMF_CPU_TRAPCODEPROFILEf 39833
#define PMF_DATAf 39834
#define PMF_DEFAULTTCAM_ACTIONf 39835
#define PMF_FEM_PROGRAM_INITIATE_PAR_ERRf 39836
#define PMF_FEM_PROGRAM_PARITY_ERR_MASKf 39837
#define PMF_FES_PROGRAM_INITIATE_PAR_ERRf 39838
#define PMF_FES_PROGRAM_PARITY_ERR_MASKf 39839
#define PMF_INITIAL_KEY_2ND_PASS_INITIATE_PAR_ERRf 39840
#define PMF_INITIAL_KEY_2ND_PASS_PARITY_ERR_MASKf 39841
#define PMF_PASS_1_KEY_GEN_LSB_INITIATE_PAR_ERRf 39842
#define PMF_PASS_1_KEY_GEN_LSB_PARITY_ERR_MASKf 39843
#define PMF_PASS_1_KEY_GEN_MSB_INITIATE_PAR_ERRf 39844
#define PMF_PASS_1_KEY_GEN_MSB_PARITY_ERR_MASKf 39845
#define PMF_PASS_1_LOOKUP_INITIATE_PAR_ERRf 39846
#define PMF_PASS_1_LOOKUP_PARITY_ERR_MASKf 39847
#define PMF_PASS_2_KEY_GEN_LSB_INITIATE_PAR_ERRf 39848
#define PMF_PASS_2_KEY_GEN_LSB_PARITY_ERR_MASKf 39849
#define PMF_PASS_2_KEY_GEN_MSB_INITIATE_PAR_ERRf 39850
#define PMF_PASS_2_KEY_GEN_MSB_PARITY_ERR_MASKf 39851
#define PMF_PASS_2_LOOKUP_INITIATE_PAR_ERRf 39852
#define PMF_PASS_2_LOOKUP_PARITY_ERR_MASKf 39853
#define PMF_PROFILEf 39854
#define PMF_PROGRAM_COUNTERS_INITIATE_PAR_ERRf 39855
#define PMF_PROGRAM_COUNTERS_PARITY_ERR_MASKf 39856
#define PMF_PROGRAM_GENERAL_INITIATE_PAR_ERRf 39857
#define PMF_PROGRAM_GENERAL_PARITY_ERR_MASKf 39858
#define PMF_STRENGTHf 39859
#define PMF_STRENGTH_1ST_PASSf 39860
#define PMF_STRENGTH_2ND_PASSf 39861
#define PMUEXTIN0EDGEf 39862
#define PMUEXTIN1EDGEf 39863
#define PMUINTf 39864
#define PMUINTENf 39865
#define PMUPRESENTf 39866
#define PMU_PDG0_BISR_LOAD_DONEf 39867
#define PMU_PDG10_BISR_LOAD_DONEf 39868
#define PMU_PDG11_BISR_LOAD_DONEf 39869
#define PMU_PDG12_BISR_LOAD_DONEf 39870
#define PMU_PDG13_BISR_LOAD_DONEf 39871
#define PMU_PDG14_BISR_LOAD_DONEf 39872
#define PMU_PDG15_BISR_LOAD_DONEf 39873
#define PMU_PDG16_BISR_LOAD_DONEf 39874
#define PMU_PDG17_BISR_LOAD_DONEf 39875
#define PMU_PDG18_BISR_LOAD_DONEf 39876
#define PMU_PDG19_BISR_LOAD_DONEf 39877
#define PMU_PDG1_BISR_LOAD_DONEf 39878
#define PMU_PDG20_BISR_LOAD_DONEf 39879
#define PMU_PDG21_BISR_LOAD_DONEf 39880
#define PMU_PDG22_BISR_LOAD_DONEf 39881
#define PMU_PDG23_BISR_LOAD_DONEf 39882
#define PMU_PDG24_BISR_LOAD_DONEf 39883
#define PMU_PDG25_BISR_LOAD_DONEf 39884
#define PMU_PDG26_BISR_LOAD_DONEf 39885
#define PMU_PDG27_BISR_LOAD_DONEf 39886
#define PMU_PDG28_BISR_LOAD_DONEf 39887
#define PMU_PDG29_BISR_LOAD_DONEf 39888
#define PMU_PDG2_BISR_LOAD_DONEf 39889
#define PMU_PDG30_BISR_LOAD_DONEf 39890
#define PMU_PDG31_BISR_LOAD_DONEf 39891
#define PMU_PDG3_BISR_LOAD_DONEf 39892
#define PMU_PDG4_BISR_LOAD_DONEf 39893
#define PMU_PDG5_BISR_LOAD_DONEf 39894
#define PMU_PDG6_BISR_LOAD_DONEf 39895
#define PMU_PDG7_BISR_LOAD_DONEf 39896
#define PMU_PDG8_BISR_LOAD_DONEf 39897
#define PMU_PDG9_BISR_LOAD_DONEf 39898
#define PM_0f 39899
#define PM_1f 39900
#define PM_2f 39901
#define PM_3f 39902
#define PM_4f 39903
#define PM_5f 39904
#define PM_6f 39905
#define PM_7f 39906
#define PM_CTRf 39907
#define PM_EXPf 39908
#define PM_MBf 39909
#define PM_MBXf 39910
#define PM_MBYf 39911
#define PM_MEM0f 39912
#define PM_MEM1f 39913
#define PM_MEM2f 39914
#define PM_MEM3f 39915
#define PM_MEM4f 39916
#define PM_UC0f 39917
#define PM_UC1f 39918
#define PM_UCSP0f 39919
#define PM_UCSP1f 39920
#define PNOR_SELf 39921
#define PNOR_SEL_SW_OVWRf 39922
#define PNSf 39923
#define PNTRMEM_DCMf 39924
#define PNTRMEM_TMf 39925
#define PNUMBERf 39926
#define PN_EXPIRE_THDf 39927
#define POCIf 39928
#define POINTERf 39929
#define POLICEf 39930
#define POLICER_BASEf 39931
#define POLICER_DROPf 39932
#define POLICY0_FREQf 39933
#define POLICY1_FREQf 39934
#define POLICY2_FREQf 39935
#define POLICY3_FREQf 39936
#define POLICYTABLE_TM_0f 39937
#define POLICYTABLE_TM_1f 39938
#define POLICYTABLE_TM_2f 39939
#define POLICYTABLE_TM_3f 39940
#define POLICYTABLE_TM_4f 39941
#define POLICYTABLE_TM_5f 39942
#define POLICYTABLE_TM_6f 39943
#define POLICYTABLE_TM_7f 39944
#define POLICY_CONFIG_ENf 39945
#define POLICY_INDEXf 39946
#define POLICY_PARITY_ENf 39947
#define POLICY_SLICE_0_CORRECTED_ERRORf 39948
#define POLICY_SLICE_0_CORRECTED_ERROR_DISINTf 39949
#define POLICY_SLICE_0_ENABLE_ECCf 39950
#define POLICY_SLICE_0_ERROR_ADDRf 39951
#define POLICY_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 39952
#define POLICY_SLICE_0_INITf 39953
#define POLICY_SLICE_0_INIT_DONEf 39954
#define POLICY_SLICE_0_INIT_DONE_DISINTf 39955
#define POLICY_SLICE_0_TMf 39956
#define POLICY_SLICE_0_UNCORRECTED_ERRORf 39957
#define POLICY_SLICE_0_UNCORRECTED_ERROR_DISINTf 39958
#define POLICY_SLICE_1_CORRECTED_ERRORf 39959
#define POLICY_SLICE_1_CORRECTED_ERROR_DISINTf 39960
#define POLICY_SLICE_1_ENABLE_ECCf 39961
#define POLICY_SLICE_1_ERROR_ADDRf 39962
#define POLICY_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 39963
#define POLICY_SLICE_1_INITf 39964
#define POLICY_SLICE_1_INIT_DONEf 39965
#define POLICY_SLICE_1_INIT_DONE_DISINTf 39966
#define POLICY_SLICE_1_TMf 39967
#define POLICY_SLICE_1_UNCORRECTED_ERRORf 39968
#define POLICY_SLICE_1_UNCORRECTED_ERROR_DISINTf 39969
#define POLICY_SLICE_2_CORRECTED_ERRORf 39970
#define POLICY_SLICE_2_CORRECTED_ERROR_DISINTf 39971
#define POLICY_SLICE_2_ENABLE_ECCf 39972
#define POLICY_SLICE_2_ERROR_ADDRf 39973
#define POLICY_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 39974
#define POLICY_SLICE_2_INITf 39975
#define POLICY_SLICE_2_INIT_DONEf 39976
#define POLICY_SLICE_2_INIT_DONE_DISINTf 39977
#define POLICY_SLICE_2_TMf 39978
#define POLICY_SLICE_2_UNCORRECTED_ERRORf 39979
#define POLICY_SLICE_2_UNCORRECTED_ERROR_DISINTf 39980
#define POLICY_SLICE_3_CORRECTED_ERRORf 39981
#define POLICY_SLICE_3_CORRECTED_ERROR_DISINTf 39982
#define POLICY_SLICE_3_ENABLE_ECCf 39983
#define POLICY_SLICE_3_ERROR_ADDRf 39984
#define POLICY_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 39985
#define POLICY_SLICE_3_INITf 39986
#define POLICY_SLICE_3_INIT_DONEf 39987
#define POLICY_SLICE_3_INIT_DONE_DISINTf 39988
#define POLICY_SLICE_3_TMf 39989
#define POLICY_SLICE_3_UNCORRECTED_ERRORf 39990
#define POLICY_SLICE_3_UNCORRECTED_ERROR_DISINTf 39991
#define POLICY_TABLE_IDf 39992
#define POLICY_TABLE_INDEXf 39993
#define POLICY_TMf 39994
#define POLLING_SWITCH_ENABLEf 39995
#define POLLING_SWITCH_QUEUEf 39996
#define POLLING_SWITCH_SELECTf 39997
#define POLY_SELECTf 39998
#define POOLf 39999
#define POOL_0f 40000
#define POOL_0_PDAf 40001
#define POOL_0_STBYf 40002
#define POOL_0_TMf 40003
#define POOL_1f 40004
#define POOL_10_PDAf 40005
#define POOL_10_TMf 40006
#define POOL_11_PDAf 40007
#define POOL_11_TMf 40008
#define POOL_12_PDAf 40009
#define POOL_12_TMf 40010
#define POOL_13_PDAf 40011
#define POOL_13_TMf 40012
#define POOL_14_PDAf 40013
#define POOL_14_TMf 40014
#define POOL_15_PDAf 40015
#define POOL_15_TMf 40016
#define POOL_1_PDAf 40017
#define POOL_1_STBYf 40018
#define POOL_1_TMf 40019
#define POOL_2f 40020
#define POOL_2_PDAf 40021
#define POOL_2_STBYf 40022
#define POOL_2_TMf 40023
#define POOL_3f 40024
#define POOL_3_PDAf 40025
#define POOL_3_STBYf 40026
#define POOL_3_TMf 40027
#define POOL_4f 40028
#define POOL_4_PDAf 40029
#define POOL_4_STBYf 40030
#define POOL_4_TMf 40031
#define POOL_5f 40032
#define POOL_5_PDAf 40033
#define POOL_5_STBYf 40034
#define POOL_5_TMf 40035
#define POOL_6f 40036
#define POOL_6_PDAf 40037
#define POOL_6_STBYf 40038
#define POOL_6_TMf 40039
#define POOL_7f 40040
#define POOL_7_PDAf 40041
#define POOL_7_STBYf 40042
#define POOL_7_TMf 40043
#define POOL_8_PDAf 40044
#define POOL_8_TMf 40045
#define POOL_9_PDAf 40046
#define POOL_9_TMf 40047
#define POOL_ADDRESS_TYPEf 40048
#define POOL_CH_BASEf 40049
#define POOL_COLOR_LIMIT_ENABLE_0f 40050
#define POOL_COLOR_LIMIT_ENABLE_1f 40051
#define POOL_COLOR_LIMIT_ENABLE_2f 40052
#define POOL_COLOR_LIMIT_ENABLE_3f 40053
#define POOL_COUNT_THRESHf 40054
#define POOL_ENAf 40055
#define POOL_IMPACT_QUEUE_CONGESTION_STATUS_ENABLE_0f 40056
#define POOL_IMPACT_QUEUE_CONGESTION_STATUS_ENABLE_1f 40057
#define POOL_IMPACT_QUEUE_CONGESTION_STATUS_ENABLE_2f 40058
#define POOL_IMPACT_QUEUE_CONGESTION_STATUS_ENABLE_3f 40059
#define POOL_MODEf 40060
#define POOL_OFFSETf 40061
#define POOL_SHARED_TRIGGERf 40062
#define POOL_SHARED_TRIGGER_STATUSf 40063
#define POP_INf 40064
#define POP_OUTf 40065
#define PORTf 40066
#define PORT0f 40067
#define PORT0GROUPf 40068
#define PORT0_1STPTRf 40069
#define PORT0_BYPASS_ENABLEf 40070
#define PORT0_FC_INDEXf 40071
#define PORT0_FLUSHf 40072
#define PORT0_L0_OFFSETf 40073
#define PORT0_LASTf 40074
#define PORT0_LINKDOWN_CLEARf 40075
#define PORT0_LINKSTATUSf 40076
#define PORT0_MAC_MODEf 40077
#define PORT0_MAX_USAGEf 40078
#define PORT0_OVERSUB_ENABLEf 40079
#define PORT0_RESETf 40080
#define PORT0_UCQ_OFFSETf 40081
#define PORT0_USE_COUNTf 40082
#define PORT1f 40083
#define PORT10f 40084
#define PORT100_LASTf 40085
#define PORT101_LASTf 40086
#define PORT102_LASTf 40087
#define PORT103_LASTf 40088
#define PORT104_LASTf 40089
#define PORT105_LASTf 40090
#define PORT106_LASTf 40091
#define PORT107_LASTf 40092
#define PORT108_LASTf 40093
#define PORT109_LASTf 40094
#define PORT10GROUPf 40095
#define PORT10_1STPTRf 40096
#define PORT10_LASTf 40097
#define PORT10_LINKDOWN_CLEARf 40098
#define PORT10_LINKSTATUSf 40099
#define PORT10_MAPPINGf 40100
#define PORT10_PTR_TYPEf 40101
#define PORT11f 40102
#define PORT110_LASTf 40103
#define PORT111_LASTf 40104
#define PORT112_LASTf 40105
#define PORT113_LASTf 40106
#define PORT114_LASTf 40107
#define PORT115_LASTf 40108
#define PORT116_LASTf 40109
#define PORT117_LASTf 40110
#define PORT118_LASTf 40111
#define PORT119_LASTf 40112
#define PORT11GROUPf 40113
#define PORT11_1STPTRf 40114
#define PORT11_LASTf 40115
#define PORT11_LINKDOWN_CLEARf 40116
#define PORT11_LINKSTATUSf 40117
#define PORT11_MAPPINGf 40118
#define PORT11_PTR_TYPEf 40119
#define PORT12f 40120
#define PORT120_LASTf 40121
#define PORT121_LASTf 40122
#define PORT122_LASTf 40123
#define PORT123_LASTf 40124
#define PORT124_LASTf 40125
#define PORT125_LASTf 40126
#define PORT126_LASTf 40127
#define PORT127_LASTf 40128
#define PORT128_LASTf 40129
#define PORT129_LASTf 40130
#define PORT12GROUPf 40131
#define PORT12_1STPTRf 40132
#define PORT12_LASTf 40133
#define PORT12_MAPPINGf 40134
#define PORT12_PTR_TYPEf 40135
#define PORT13f 40136
#define PORT130_LASTf 40137
#define PORT131_LASTf 40138
#define PORT132_LASTf 40139
#define PORT133_LASTf 40140
#define PORT134_LASTf 40141
#define PORT135_LASTf 40142
#define PORT136_LASTf 40143
#define PORT137_LASTf 40144
#define PORT138_LASTf 40145
#define PORT139_LASTf 40146
#define PORT13GROUPf 40147
#define PORT13_1STPTRf 40148
#define PORT13_BUSY_BIT_OFFSETf 40149
#define PORT13_LASTf 40150
#define PORT13_MAPPINGf 40151
#define PORT13_PTR_TYPEf 40152
#define PORT14f 40153
#define PORT140_LASTf 40154
#define PORT141_LASTf 40155
#define PORT142_LASTf 40156
#define PORT143_LASTf 40157
#define PORT144_LASTf 40158
#define PORT145_LASTf 40159
#define PORT146_LASTf 40160
#define PORT147_LASTf 40161
#define PORT148_LASTf 40162
#define PORT149_LASTf 40163
#define PORT14GROUPf 40164
#define PORT14_1STPTRf 40165
#define PORT14_BUSY_BIT_OFFSETf 40166
#define PORT14_LASTf 40167
#define PORT14_MAPPINGf 40168
#define PORT14_PTR_TYPEf 40169
#define PORT15f 40170
#define PORT150_LASTf 40171
#define PORT151_LASTf 40172
#define PORT152_LASTf 40173
#define PORT153_LASTf 40174
#define PORT154_LASTf 40175
#define PORT155_LASTf 40176
#define PORT156_LASTf 40177
#define PORT157_LASTf 40178
#define PORT158_LASTf 40179
#define PORT159_LASTf 40180
#define PORT15GROUPf 40181
#define PORT15_1STPTRf 40182
#define PORT15_BUSY_BIT_OFFSETf 40183
#define PORT15_LASTf 40184
#define PORT15_MAPPINGf 40185
#define PORT15_PTR_TYPEf 40186
#define PORT160_LASTf 40187
#define PORT161_LASTf 40188
#define PORT162_LASTf 40189
#define PORT163_LASTf 40190
#define PORT164_LASTf 40191
#define PORT165_LASTf 40192
#define PORT166_LASTf 40193
#define PORT167_LASTf 40194
#define PORT168_LASTf 40195
#define PORT169_LASTf 40196
#define PORT16GROUPf 40197
#define PORT16_1STPTRf 40198
#define PORT16_BUSY_BIT_OFFSETf 40199
#define PORT16_LASTf 40200
#define PORT16_MAPPINGf 40201
#define PORT16_PTR_TYPEf 40202
#define PORT17GROUPf 40203
#define PORT17_1STPTRf 40204
#define PORT17_LASTf 40205
#define PORT17_PTR_TYPEf 40206
#define PORT18GROUPf 40207
#define PORT18_1STPTRf 40208
#define PORT18_LASTf 40209
#define PORT18_PTR_TYPEf 40210
#define PORT19GROUPf 40211
#define PORT19_1STPTRf 40212
#define PORT19_LASTf 40213
#define PORT19_PTR_TYPEf 40214
#define PORT1GROUPf 40215
#define PORT1_1STPTRf 40216
#define PORT1_BYPASS_ENABLEf 40217
#define PORT1_FC_INDEXf 40218
#define PORT1_FLUSHf 40219
#define PORT1_L0_OFFSETf 40220
#define PORT1_LASTf 40221
#define PORT1_LINKDOWN_CLEARf 40222
#define PORT1_LINKSTATUSf 40223
#define PORT1_MAC_MODEf 40224
#define PORT1_MAPPINGf 40225
#define PORT1_MAX_USAGEf 40226
#define PORT1_OVERSUB_ENABLEf 40227
#define PORT1_PTR_TYPEf 40228
#define PORT1_RESETf 40229
#define PORT1_UCQ_OFFSETf 40230
#define PORT1_USE_COUNTf 40231
#define PORT2f 40232
#define PORT20GROUPf 40233
#define PORT20_1STPTRf 40234
#define PORT20_LASTf 40235
#define PORT20_PTR_TYPEf 40236
#define PORT21GROUPf 40237
#define PORT21_1STPTRf 40238
#define PORT21_LASTf 40239
#define PORT21_PTR_TYPEf 40240
#define PORT22GROUPf 40241
#define PORT22_1STPTRf 40242
#define PORT22_LASTf 40243
#define PORT22_PTR_TYPEf 40244
#define PORT23GROUPf 40245
#define PORT23_1STPTRf 40246
#define PORT23_LASTf 40247
#define PORT23_PTR_TYPEf 40248
#define PORT24GROUPf 40249
#define PORT24_1STPTRf 40250
#define PORT24_LASTf 40251
#define PORT24_LMD_ENABLEf 40252
#define PORT24_PTR_TYPEf 40253
#define PORT25GROUPf 40254
#define PORT25_1STPTRf 40255
#define PORT25_LASTf 40256
#define PORT25_LMD_ENABLEf 40257
#define PORT25_PTR_TYPEf 40258
#define PORT26GROUPf 40259
#define PORT26_1STPTRf 40260
#define PORT26_LASTf 40261
#define PORT26_LMD_ENABLEf 40262
#define PORT26_PTR_TYPEf 40263
#define PORT27GROUPf 40264
#define PORT27_1STPTRf 40265
#define PORT27_LASTf 40266
#define PORT27_LMD_ENABLEf 40267
#define PORT27_PTR_TYPEf 40268
#define PORT28GROUPf 40269
#define PORT28_1STPTRf 40270
#define PORT28_LASTf 40271
#define PORT28_PTR_TYPEf 40272
#define PORT29GROUPf 40273
#define PORT29_1STPTRf 40274
#define PORT29_LASTf 40275
#define PORT29_PTR_TYPEf 40276
#define PORT2GROUPf 40277
#define PORT2_1STPTRf 40278
#define PORT2_BYPASS_ENABLEf 40279
#define PORT2_FLUSHf 40280
#define PORT2_LASTf 40281
#define PORT2_LINKDOWN_CLEARf 40282
#define PORT2_LINKSTATUSf 40283
#define PORT2_MAC_MODEf 40284
#define PORT2_MAPPINGf 40285
#define PORT2_MAX_USAGEf 40286
#define PORT2_OVERSUB_ENABLEf 40287
#define PORT2_PTR_TYPEf 40288
#define PORT2_RESETf 40289
#define PORT2_USE_COUNTf 40290
#define PORT3f 40291
#define PORT30GROUPf 40292
#define PORT30_1STPTRf 40293
#define PORT30_LASTf 40294
#define PORT30_PTR_TYPEf 40295
#define PORT31GROUPf 40296
#define PORT31_1STPTRf 40297
#define PORT31_LASTf 40298
#define PORT31_PTR_TYPEf 40299
#define PORT32GROUPf 40300
#define PORT32_1STPTRf 40301
#define PORT32_LASTf 40302
#define PORT32_PTR_TYPEf 40303
#define PORT33GROUPf 40304
#define PORT33_1STPTRf 40305
#define PORT33_LASTf 40306
#define PORT33_PTR_TYPEf 40307
#define PORT34GROUPf 40308
#define PORT34_1STPTRf 40309
#define PORT34_LASTf 40310
#define PORT34_PTR_TYPEf 40311
#define PORT35GROUPf 40312
#define PORT35_1STPTRf 40313
#define PORT35_LASTf 40314
#define PORT35_PTR_TYPEf 40315
#define PORT36GROUPf 40316
#define PORT36_1STPTRf 40317
#define PORT36_LASTf 40318
#define PORT37GROUPf 40319
#define PORT37_1STPTRf 40320
#define PORT37_LASTf 40321
#define PORT38GROUPf 40322
#define PORT38_1STPTRf 40323
#define PORT38_LASTf 40324
#define PORT39GROUPf 40325
#define PORT39_1STPTRf 40326
#define PORT39_LASTf 40327
#define PORT3GROUPf 40328
#define PORT3_1STPTRf 40329
#define PORT3_BYPASS_ENABLEf 40330
#define PORT3_FLUSHf 40331
#define PORT3_LASTf 40332
#define PORT3_LINKDOWN_CLEARf 40333
#define PORT3_LINKSTATUSf 40334
#define PORT3_MAC_MODEf 40335
#define PORT3_MAPPINGf 40336
#define PORT3_MAX_USAGEf 40337
#define PORT3_OVERSUB_ENABLEf 40338
#define PORT3_PTR_TYPEf 40339
#define PORT3_RESETf 40340
#define PORT3_USE_COUNTf 40341
#define PORT4f 40342
#define PORT40GROUPf 40343
#define PORT40_1STPTRf 40344
#define PORT40_LASTf 40345
#define PORT41GROUPf 40346
#define PORT41_1STPTRf 40347
#define PORT41_LASTf 40348
#define PORT42GROUPf 40349
#define PORT42_1STPTRf 40350
#define PORT42_LASTf 40351
#define PORT43GROUPf 40352
#define PORT43_1STPTRf 40353
#define PORT43_LASTf 40354
#define PORT44GROUPf 40355
#define PORT44_1STPTRf 40356
#define PORT44_LASTf 40357
#define PORT45GROUPf 40358
#define PORT45_1STPTRf 40359
#define PORT45_LASTf 40360
#define PORT46GROUPf 40361
#define PORT46_1STPTRf 40362
#define PORT46_LASTf 40363
#define PORT47GROUPf 40364
#define PORT47_1STPTRf 40365
#define PORT47_LASTf 40366
#define PORT48GROUPf 40367
#define PORT48_1STPTRf 40368
#define PORT48_LASTf 40369
#define PORT49GROUPf 40370
#define PORT49_1STPTRf 40371
#define PORT49_LASTf 40372
#define PORT4GROUPf 40373
#define PORT4_1STPTRf 40374
#define PORT4_LASTf 40375
#define PORT4_LINKDOWN_CLEARf 40376
#define PORT4_LINKSTATUSf 40377
#define PORT4_MAPPINGf 40378
#define PORT4_PTR_TYPEf 40379
#define PORT5f 40380
#define PORT50GROUPf 40381
#define PORT50_1STPTRf 40382
#define PORT50_LASTf 40383
#define PORT51GROUPf 40384
#define PORT51_1STPTRf 40385
#define PORT51_LASTf 40386
#define PORT52GROUPf 40387
#define PORT52_1STPTRf 40388
#define PORT52_LASTf 40389
#define PORT53GROUPf 40390
#define PORT53_1STPTRf 40391
#define PORT53_LASTf 40392
#define PORT54GROUPf 40393
#define PORT54_LASTf 40394
#define PORT55GROUPf 40395
#define PORT55_LASTf 40396
#define PORT56GROUPf 40397
#define PORT56_LASTf 40398
#define PORT57GROUPf 40399
#define PORT57_LASTf 40400
#define PORT58GROUPf 40401
#define PORT58_LASTf 40402
#define PORT59GROUPf 40403
#define PORT59_LASTf 40404
#define PORT5GROUPf 40405
#define PORT5_1STPTRf 40406
#define PORT5_LASTf 40407
#define PORT5_LINKDOWN_CLEARf 40408
#define PORT5_LINKSTATUSf 40409
#define PORT5_MAPPINGf 40410
#define PORT5_PTR_TYPEf 40411
#define PORT6f 40412
#define PORT60GROUPf 40413
#define PORT60_LASTf 40414
#define PORT61GROUPf 40415
#define PORT61_LASTf 40416
#define PORT62GROUPf 40417
#define PORT62_LASTf 40418
#define PORT63GROUPf 40419
#define PORT63_LASTf 40420
#define PORT64GROUPf 40421
#define PORT64_LASTf 40422
#define PORT65GROUPf 40423
#define PORT65_LASTf 40424
#define PORT66GROUPf 40425
#define PORT66_LASTf 40426
#define PORT67GROUPf 40427
#define PORT67_LASTf 40428
#define PORT68GROUPf 40429
#define PORT68_LASTf 40430
#define PORT69GROUPf 40431
#define PORT69_LASTf 40432
#define PORT6GROUPf 40433
#define PORT6_1STPTRf 40434
#define PORT6_LASTf 40435
#define PORT6_LINKDOWN_CLEARf 40436
#define PORT6_LINKSTATUSf 40437
#define PORT6_MAPPINGf 40438
#define PORT6_PTR_TYPEf 40439
#define PORT7f 40440
#define PORT70GROUPf 40441
#define PORT70_LASTf 40442
#define PORT71GROUPf 40443
#define PORT71_LASTf 40444
#define PORT72GROUPf 40445
#define PORT72_LASTf 40446
#define PORT73GROUPf 40447
#define PORT73_LASTf 40448
#define PORT74GROUPf 40449
#define PORT74_LASTf 40450
#define PORT75GROUPf 40451
#define PORT75_LASTf 40452
#define PORT76GROUPf 40453
#define PORT76_LASTf 40454
#define PORT77GROUPf 40455
#define PORT77_LASTf 40456
#define PORT78GROUPf 40457
#define PORT78_LASTf 40458
#define PORT79GROUPf 40459
#define PORT79_LASTf 40460
#define PORT7GROUPf 40461
#define PORT7_1STPTRf 40462
#define PORT7_LASTf 40463
#define PORT7_LINKDOWN_CLEARf 40464
#define PORT7_LINKSTATUSf 40465
#define PORT7_MAPPINGf 40466
#define PORT7_PTR_TYPEf 40467
#define PORT8f 40468
#define PORT80GROUPf 40469
#define PORT80_LASTf 40470
#define PORT81_LASTf 40471
#define PORT82_LASTf 40472
#define PORT83_LASTf 40473
#define PORT84_LASTf 40474
#define PORT85_LASTf 40475
#define PORT86_LASTf 40476
#define PORT87_LASTf 40477
#define PORT88_LASTf 40478
#define PORT89_LASTf 40479
#define PORT8GROUPf 40480
#define PORT8_1STPTRf 40481
#define PORT8_LASTf 40482
#define PORT8_LINKDOWN_CLEARf 40483
#define PORT8_LINKSTATUSf 40484
#define PORT8_MAPPINGf 40485
#define PORT8_PTR_TYPEf 40486
#define PORT9f 40487
#define PORT90_LASTf 40488
#define PORT91_LASTf 40489
#define PORT92_LASTf 40490
#define PORT93_LASTf 40491
#define PORT94_LASTf 40492
#define PORT95_LASTf 40493
#define PORT96_LASTf 40494
#define PORT97_LASTf 40495
#define PORT98_LASTf 40496
#define PORT99_LASTf 40497
#define PORT9GROUPf 40498
#define PORT9_1STPTRf 40499
#define PORT9_LASTf 40500
#define PORT9_LINKDOWN_CLEARf 40501
#define PORT9_LINKSTATUSf 40502
#define PORT9_MAPPINGf 40503
#define PORT9_PTR_TYPEf 40504
#define PORTAGINGENf 40505
#define PORTA_SELf 40506
#define PORTB_SELf 40507
#define PORTCHNUMf 40508
#define PORTCNTf 40509
#define PORTCNT_CPU_ACC_MODEf 40510
#define PORTCOUNTf 40511
#define PORTCRTOADDf 40512
#define PORTC_SELf 40513
#define PORTD_SELf 40514
#define PORTENABLEDf 40515
#define PORTGROUP_BUCKET_OVERFLOWf 40516
#define PORTGROUP_BUCKET_OVERFLOW_MASKf 40517
#define PORTIDf 40518
#define PORTISPBPf 40519
#define PORTLINKSTATUSf 40520
#define PORTLINK_E2ECC_CONTOLf 40521
#define PORTMAXCREDITf 40522
#define PORTNIFXXMAXCRRATEf 40523
#define PORTNIFXXWEIGHTf 40524
#define PORTNOTVLANMEMBERFWDf 40525
#define PORTNOTVLANMEMBERSNPf 40526
#define PORTNUMf 40527
#define PORTOFF_Af 40528
#define PORTOFF_Bf 40529
#define PORTOFF_Cf 40530
#define PORTOFF_Df 40531
#define PORTPMF_PROFILEf 40532
#define PORTPRIORITYf 40533
#define PORTPRIORITYPQPf 40534
#define PORTPROFILEf 40535
#define PORTRXACTIVEf 40536
#define PORTSf 40537
#define PORTSPEEDf 40538
#define PORTSP_BST_TMf 40539
#define PORTSP_COLOR_LIMIT_ENABLE_0f 40540
#define PORTSP_COLOR_LIMIT_ENABLE_1f 40541
#define PORTSP_COLOR_LIMIT_ENABLE_2f 40542
#define PORTSP_COLOR_LIMIT_ENABLE_3f 40543
#define PORTSP_CONFIG_TMf 40544
#define PORTS_DEBUG_PAUSE_BKPf 40545
#define PORTS_DEBUG_PAUSE_ENf 40546
#define PORTS_HIf 40547
#define PORTTXACTIVEf 40548
#define PORTTYPEf 40549
#define PORTWEIGHTSf 40550
#define PORT_0f 40551
#define PORT_00_EFIFO_UNDERRUN_ERRORf 40552
#define PORT_00_EFIFO_UNDERRUN_ERROR_DISINTf 40553
#define PORT_01_EFIFO_UNDERRUN_ERRORf 40554
#define PORT_01_EFIFO_UNDERRUN_ERROR_DISINTf 40555
#define PORT_02_EFIFO_UNDERRUN_ERRORf 40556
#define PORT_02_EFIFO_UNDERRUN_ERROR_DISINTf 40557
#define PORT_03_EFIFO_UNDERRUN_ERRORf 40558
#define PORT_03_EFIFO_UNDERRUN_ERROR_DISINTf 40559
#define PORT_04_EFIFO_UNDERRUN_ERRORf 40560
#define PORT_04_EFIFO_UNDERRUN_ERROR_DISINTf 40561
#define PORT_05_EFIFO_UNDERRUN_ERRORf 40562
#define PORT_05_EFIFO_UNDERRUN_ERROR_DISINTf 40563
#define PORT_06_EFIFO_UNDERRUN_ERRORf 40564
#define PORT_06_EFIFO_UNDERRUN_ERROR_DISINTf 40565
#define PORT_07_EFIFO_UNDERRUN_ERRORf 40566
#define PORT_07_EFIFO_UNDERRUN_ERROR_DISINTf 40567
#define PORT_08_EFIFO_UNDERRUN_ERRORf 40568
#define PORT_08_EFIFO_UNDERRUN_ERROR_DISINTf 40569
#define PORT_09_EFIFO_UNDERRUN_ERRORf 40570
#define PORT_09_EFIFO_UNDERRUN_ERROR_DISINTf 40571
#define PORT_0_5_BLOCK_MASKf 40572
#define PORT_0_BUS_NUMf 40573
#define PORT_0_CAPT_DONEf 40574
#define PORT_0_LINKDOWN_CLEARf 40575
#define PORT_0_LINKSTATUSf 40576
#define PORT_1f 40577
#define PORT_10f 40578
#define PORT_100_BUS_NUMf 40579
#define PORT_101_BUS_NUMf 40580
#define PORT_102_BUS_NUMf 40581
#define PORT_103_BUS_NUMf 40582
#define PORT_104_BUS_NUMf 40583
#define PORT_105_BUS_NUMf 40584
#define PORT_106_BUS_NUMf 40585
#define PORT_107_BUS_NUMf 40586
#define PORT_108_BUS_NUMf 40587
#define PORT_109_BUS_NUMf 40588
#define PORT_10_BUS_NUMf 40589
#define PORT_10_EFIFO_UNDERRUN_ERRORf 40590
#define PORT_10_EFIFO_UNDERRUN_ERROR_DISINTf 40591
#define PORT_10_LINKDOWN_CLEARf 40592
#define PORT_10_LINKSTATUSf 40593
#define PORT_11f 40594
#define PORT_110_BUS_NUMf 40595
#define PORT_111_BUS_NUMf 40596
#define PORT_112_BUS_NUMf 40597
#define PORT_113_BUS_NUMf 40598
#define PORT_114_BUS_NUMf 40599
#define PORT_115_BUS_NUMf 40600
#define PORT_116_BUS_NUMf 40601
#define PORT_117_BUS_NUMf 40602
#define PORT_118_BUS_NUMf 40603
#define PORT_119_BUS_NUMf 40604
#define PORT_11_BUS_NUMf 40605
#define PORT_11_EFIFO_UNDERRUN_ERRORf 40606
#define PORT_11_EFIFO_UNDERRUN_ERROR_DISINTf 40607
#define PORT_11_LINKDOWN_CLEARf 40608
#define PORT_11_LINKSTATUSf 40609
#define PORT_120_BUS_NUMf 40610
#define PORT_121_BUS_NUMf 40611
#define PORT_122_BUS_NUMf 40612
#define PORT_123_BUS_NUMf 40613
#define PORT_124_BUS_NUMf 40614
#define PORT_125_BUS_NUMf 40615
#define PORT_126_BUS_NUMf 40616
#define PORT_127_BUS_NUMf 40617
#define PORT_12_BUS_NUMf 40618
#define PORT_12_EFIFO_UNDERRUN_ERRORf 40619
#define PORT_12_EFIFO_UNDERRUN_ERROR_DISINTf 40620
#define PORT_13_BUS_NUMf 40621
#define PORT_13_EFIFO_UNDERRUN_ERRORf 40622
#define PORT_13_EFIFO_UNDERRUN_ERROR_DISINTf 40623
#define PORT_14_BUS_NUMf 40624
#define PORT_14_EFIFO_UNDERRUN_ERRORf 40625
#define PORT_14_EFIFO_UNDERRUN_ERROR_DISINTf 40626
#define PORT_15_BUS_NUMf 40627
#define PORT_15_EFIFO_UNDERRUN_ERRORf 40628
#define PORT_15_EFIFO_UNDERRUN_ERROR_DISINTf 40629
#define PORT_16_BUS_NUMf 40630
#define PORT_16_EFIFO_UNDERRUN_ERRORf 40631
#define PORT_16_EFIFO_UNDERRUN_ERROR_DISINTf 40632
#define PORT_17_1_IN_3_VIOLf 40633
#define PORT_17_1_IN_3_VIOL_DISINTf 40634
#define PORT_17_BUS_NUMf 40635
#define PORT_17_EFIFO_UNDERRUN_ERRORf 40636
#define PORT_17_EFIFO_UNDERRUN_ERROR_DISINTf 40637
#define PORT_17_UNDERRUN_OVERFLOWf 40638
#define PORT_17_UNDERRUN_OVERFLOW_DISINTf 40639
#define PORT_18_1_IN_3_VIOLf 40640
#define PORT_18_1_IN_3_VIOL_DISINTf 40641
#define PORT_18_BUS_NUMf 40642
#define PORT_18_EFIFO_UNDERRUN_ERRORf 40643
#define PORT_18_EFIFO_UNDERRUN_ERROR_DISINTf 40644
#define PORT_18_UNDERRUN_OVERFLOWf 40645
#define PORT_18_UNDERRUN_OVERFLOW_DISINTf 40646
#define PORT_19_BUS_NUMf 40647
#define PORT_19_EFIFO_UNDERRUN_ERRORf 40648
#define PORT_19_EFIFO_UNDERRUN_ERROR_DISINTf 40649
#define PORT_1STPTRf 40650
#define PORT_1_BUS_NUMf 40651
#define PORT_1_CAPT_DONEf 40652
#define PORT_1_IN_4_DEQ_VIOL_INTERRUPTf 40653
#define PORT_1_IN_4_DEQ_VIOL_INTERRUPT_DISINTf 40654
#define PORT_1_LINKDOWN_CLEARf 40655
#define PORT_1_LINKSTATUSf 40656
#define PORT_2f 40657
#define PORT_20_BUS_NUMf 40658
#define PORT_20_EFIFO_UNDERRUN_ERRORf 40659
#define PORT_20_EFIFO_UNDERRUN_ERROR_DISINTf 40660
#define PORT_21_BUS_NUMf 40661
#define PORT_21_EFIFO_UNDERRUN_ERRORf 40662
#define PORT_21_EFIFO_UNDERRUN_ERROR_DISINTf 40663
#define PORT_22_BUS_NUMf 40664
#define PORT_22_EFIFO_UNDERRUN_ERRORf 40665
#define PORT_22_EFIFO_UNDERRUN_ERROR_DISINTf 40666
#define PORT_23_BUS_NUMf 40667
#define PORT_23_EFIFO_UNDERRUN_ERRORf 40668
#define PORT_23_EFIFO_UNDERRUN_ERROR_DISINTf 40669
#define PORT_24_BUS_NUMf 40670
#define PORT_24_EFIFO_UNDERRUN_ERRORf 40671
#define PORT_24_EFIFO_UNDERRUN_ERROR_DISINTf 40672
#define PORT_25_BUS_NUMf 40673
#define PORT_25_EFIFO_UNDERRUN_ERRORf 40674
#define PORT_25_EFIFO_UNDERRUN_ERROR_DISINTf 40675
#define PORT_26_BUS_NUMf 40676
#define PORT_26_EFIFO_UNDERRUN_ERRORf 40677
#define PORT_26_EFIFO_UNDERRUN_ERROR_DISINTf 40678
#define PORT_27_BUS_NUMf 40679
#define PORT_27_EFIFO_UNDERRUN_ERRORf 40680
#define PORT_27_EFIFO_UNDERRUN_ERROR_DISINTf 40681
#define PORT_28_BUS_NUMf 40682
#define PORT_28_EFIFO_UNDERRUN_ERRORf 40683
#define PORT_28_EFIFO_UNDERRUN_ERROR_DISINTf 40684
#define PORT_29_BUS_NUMf 40685
#define PORT_29_EFIFO_UNDERRUN_ERRORf 40686
#define PORT_29_EFIFO_UNDERRUN_ERROR_DISINTf 40687
#define PORT_2_BUS_NUMf 40688
#define PORT_2_CAPT_DONEf 40689
#define PORT_2_LINKDOWN_CLEARf 40690
#define PORT_2_LINKSTATUSf 40691
#define PORT_3f 40692
#define PORT_30_BUS_NUMf 40693
#define PORT_30_EFIFO_UNDERRUN_ERRORf 40694
#define PORT_30_EFIFO_UNDERRUN_ERROR_DISINTf 40695
#define PORT_31_BUS_NUMf 40696
#define PORT_31_EFIFO_UNDERRUN_ERRORf 40697
#define PORT_31_EFIFO_UNDERRUN_ERROR_DISINTf 40698
#define PORT_32_BUS_NUMf 40699
#define PORT_32_EFIFO_UNDERRUN_ERRORf 40700
#define PORT_32_EFIFO_UNDERRUN_ERROR_DISINTf 40701
#define PORT_33_BUS_NUMf 40702
#define PORT_33_EFIFO_UNDERRUN_ERRORf 40703
#define PORT_33_EFIFO_UNDERRUN_ERROR_DISINTf 40704
#define PORT_34_BUS_NUMf 40705
#define PORT_34_EFIFO_UNDERRUN_ERRORf 40706
#define PORT_34_EFIFO_UNDERRUN_ERROR_DISINTf 40707
#define PORT_35_BUS_NUMf 40708
#define PORT_35_EFIFO_UNDERRUN_ERRORf 40709
#define PORT_35_EFIFO_UNDERRUN_ERROR_DISINTf 40710
#define PORT_36_BUS_NUMf 40711
#define PORT_36_EFIFO_UNDERRUN_ERRORf 40712
#define PORT_36_EFIFO_UNDERRUN_ERROR_DISINTf 40713
#define PORT_37_BUS_NUMf 40714
#define PORT_37_EFIFO_UNDERRUN_ERRORf 40715
#define PORT_37_EFIFO_UNDERRUN_ERROR_DISINTf 40716
#define PORT_38_BUS_NUMf 40717
#define PORT_38_EFIFO_UNDERRUN_ERRORf 40718
#define PORT_38_EFIFO_UNDERRUN_ERROR_DISINTf 40719
#define PORT_39_BUS_NUMf 40720
#define PORT_39_EFIFO_UNDERRUN_ERRORf 40721
#define PORT_39_EFIFO_UNDERRUN_ERROR_DISINTf 40722
#define PORT_3_BUS_NUMf 40723
#define PORT_3_CAPT_DONEf 40724
#define PORT_3_LINKDOWN_CLEARf 40725
#define PORT_3_LINKSTATUSf 40726
#define PORT_4f 40727
#define PORT_40_BUS_NUMf 40728
#define PORT_40_EFIFO_UNDERRUN_ERRORf 40729
#define PORT_40_EFIFO_UNDERRUN_ERROR_DISINTf 40730
#define PORT_41_BUS_NUMf 40731
#define PORT_41_EFIFO_UNDERRUN_ERRORf 40732
#define PORT_41_EFIFO_UNDERRUN_ERROR_DISINTf 40733
#define PORT_42_BUS_NUMf 40734
#define PORT_43_BUS_NUMf 40735
#define PORT_44_BUS_NUMf 40736
#define PORT_45_BUS_NUMf 40737
#define PORT_46_BUS_NUMf 40738
#define PORT_47_BUS_NUMf 40739
#define PORT_48_BUS_NUMf 40740
#define PORT_49_BUS_NUMf 40741
#define PORT_4_BUS_NUMf 40742
#define PORT_4_LINKDOWN_CLEARf 40743
#define PORT_4_LINKSTATUSf 40744
#define PORT_5f 40745
#define PORT_50_BUS_NUMf 40746
#define PORT_51_BUS_NUMf 40747
#define PORT_52_BUS_NUMf 40748
#define PORT_53_BUS_NUMf 40749
#define PORT_54_BUS_NUMf 40750
#define PORT_55_BUS_NUMf 40751
#define PORT_56_BUS_NUMf 40752
#define PORT_57_BUS_NUMf 40753
#define PORT_58_BUS_NUMf 40754
#define PORT_59_BUS_NUMf 40755
#define PORT_5_BUS_NUMf 40756
#define PORT_5_LINKDOWN_CLEARf 40757
#define PORT_5_LINKSTATUSf 40758
#define PORT_6f 40759
#define PORT_60_BUS_NUMf 40760
#define PORT_61_BUS_NUMf 40761
#define PORT_62_BUS_NUMf 40762
#define PORT_63_BUS_NUMf 40763
#define PORT_64_BUS_NUMf 40764
#define PORT_65_BUS_NUMf 40765
#define PORT_66_BUS_NUMf 40766
#define PORT_67_BUS_NUMf 40767
#define PORT_68_BUS_NUMf 40768
#define PORT_69_BUS_NUMf 40769
#define PORT_6_BUS_NUMf 40770
#define PORT_6_LINKDOWN_CLEARf 40771
#define PORT_6_LINKSTATUSf 40772
#define PORT_7f 40773
#define PORT_70_BUS_NUMf 40774
#define PORT_71_BUS_NUMf 40775
#define PORT_72_BUS_NUMf 40776
#define PORT_73_BUS_NUMf 40777
#define PORT_74_BUS_NUMf 40778
#define PORT_75_BUS_NUMf 40779
#define PORT_76_BUS_NUMf 40780
#define PORT_77_BUS_NUMf 40781
#define PORT_78_BUS_NUMf 40782
#define PORT_79_BUS_NUMf 40783
#define PORT_7_BUS_NUMf 40784
#define PORT_7_LINKDOWN_CLEARf 40785
#define PORT_7_LINKSTATUSf 40786
#define PORT_8f 40787
#define PORT_80_BUS_NUMf 40788
#define PORT_81_BUS_NUMf 40789
#define PORT_82_BUS_NUMf 40790
#define PORT_83_BUS_NUMf 40791
#define PORT_84_BUS_NUMf 40792
#define PORT_85_BUS_NUMf 40793
#define PORT_86_BUS_NUMf 40794
#define PORT_87_BUS_NUMf 40795
#define PORT_88_BUS_NUMf 40796
#define PORT_89_BUS_NUMf 40797
#define PORT_8_BUS_NUMf 40798
#define PORT_8_LINKDOWN_CLEARf 40799
#define PORT_8_LINKSTATUSf 40800
#define PORT_9f 40801
#define PORT_90_BUS_NUMf 40802
#define PORT_91_BUS_NUMf 40803
#define PORT_92_BUS_NUMf 40804
#define PORT_93_BUS_NUMf 40805
#define PORT_94_BUS_NUMf 40806
#define PORT_95_BUS_NUMf 40807
#define PORT_96_BUS_NUMf 40808
#define PORT_97_BUS_NUMf 40809
#define PORT_98_BUS_NUMf 40810
#define PORT_99_BUS_NUMf 40811
#define PORT_9_BUS_NUMf 40812
#define PORT_9_LINKDOWN_CLEARf 40813
#define PORT_9_LINKSTATUSf 40814
#define PORT_ACTIVATE_PIPE0f 40815
#define PORT_ACTIVATE_PIPE1f 40816
#define PORT_ALLOW_MASKf 40817
#define PORT_ALMOST_EMPTY_DELAYf 40818
#define PORT_ALMOST_EMPTY_FORCEf 40819
#define PORT_ALMOST_EMPTY_THf 40820
#define PORT_ASSIGNMENT_MODEf 40821
#define PORT_BITMAPf 40822
#define PORT_BITMAP_HIf 40823
#define PORT_BITMAP_LOf 40824
#define PORT_BITMAP_W0f 40825
#define PORT_BITMAP_W1f 40826
#define PORT_BITMAP_W2f 40827
#define PORT_BITMAP_W3f 40828
#define PORT_BITMAP_W4f 40829
#define PORT_BITMAP_W5f 40830
#define PORT_BLOCK_ENf 40831
#define PORT_BLOCK_MASK_BITMAPf 40832
#define PORT_BLOCK_MASK_BITMAP_HIf 40833
#define PORT_BLOCK_MASK_BITMAP_LOf 40834
#define PORT_BLOCK_MASK_BITMAP_W0f 40835
#define PORT_BLOCK_MASK_BITMAP_W1f 40836
#define PORT_BLOCK_MASK_BITMAP_W2f 40837
#define PORT_BRIDGEf 40838
#define PORT_BST_STAT_IDf 40839
#define PORT_BUCKET_OVERFLOWf 40840
#define PORT_BUCKET_OVERFLOW_MASKf 40841
#define PORT_BWf 40842
#define PORT_CBL_MODBASE_PAR_ERRf 40843
#define PORT_CBL_PAR_ERRf 40844
#define PORT_CBL_TABLE_MODBASE_PARITY_ENf 40845
#define PORT_CBL_TABLE_PARITY_ENf 40846
#define PORT_CBL_TABLE_PAR_ERRf 40847
#define PORT_CBL_TABLE_TMf 40848
#define PORT_CBL_TABLE_WWf 40849
#define PORT_CHANGE_DETECTf 40850
#define PORT_CHANGE_INTERRUPT_ENABLEf 40851
#define PORT_CH_NUMf 40852
#define PORT_CMD_ERROR_ADDRf 40853
#define PORT_CMD_ERROR_IDf 40854
#define PORT_CMD_ERROR_TYPEf 40855
#define PORT_CNGf 40856
#define PORT_CNTf 40857
#define PORT_COLOR_RESUME_INDEXf 40858
#define PORT_COLSNf 40859
#define PORT_COLSN_DISINTf 40860
#define PORT_CONFIG_RES_0f 40861
#define PORT_CONFIG_RES_13f 40862
#define PORT_CONFIG_RES_4f 40863
#define PORT_COUNTf 40864
#define PORT_COUNTER_BASE_Af 40865
#define PORT_COUNTER_BASE_Bf 40866
#define PORT_COUNT_ERR_PORTf 40867
#define PORT_COUNT_OVERFLOWf 40868
#define PORT_COUNT_OVERFLOW_DISINTf 40869
#define PORT_COUNT_UNDERRUNf 40870
#define PORT_COUNT_UNDERRUN_DISINTf 40871
#define PORT_CR_TO_ADDf 40872
#define PORT_DEQUEUE_PKT_SIZEf 40873
#define PORT_DEQ_EMPTY_SEENf 40874
#define PORT_DIS_TAGf 40875
#define PORT_DIS_UNTAGf 40876
#define PORT_DROP_STATEf 40877
#define PORT_EEE_LPI_RX_STATEf 40878
#define PORT_EEE_LPI_TX_STATEf 40879
#define PORT_EEE_POWERDOWN_ENf 40880
#define PORT_EMPTY_BMPf 40881
#define PORT_EMPTY_SEEN_ADDRESSf 40882
#define PORT_ENABLEf 40883
#define PORT_ENABLED_DISABLEDf 40884
#define PORT_ENABLE_0f 40885
#define PORT_ENABLE_1f 40886
#define PORT_ENABLE_2f 40887
#define PORT_ENABLE_3f 40888
#define PORT_ENABLE_4f 40889
#define PORT_ENABLE_DISABLE_CHANGEf 40890
#define PORT_ENQ_ACT_SEENf 40891
#define PORT_ERRORf 40892
#define PORT_FC_ENABLEf 40893
#define PORT_FC_TYPEf 40894
#define PORT_FIELD_SEL_INDEXf 40895
#define PORT_FIELD_SEL_INDEX0f 40896
#define PORT_FIELD_SEL_INDEX1f 40897
#define PORT_FIELD_SEL_INDEX_MASKf 40898
#define PORT_FNf 40899
#define PORT_GBL_CELLS_NEEDEDf 40900
#define PORT_GMII_MII_ENABLEf 40901
#define PORT_GROUPf 40902
#define PORT_GROUP4_XLPORT0_BOD_FIFO_FULL_ERR_STATUSf 40903
#define PORT_GROUP4_XLPORT0_CTRL_FIFO_FULL_ERR_STATUSf 40904
#define PORT_GROUP4_XLPORT0_POWER_DOWN_ENABLEf 40905
#define PORT_GROUP4_XLPORT1_BOD_FIFO_FULL_ERR_STATUSf 40906
#define PORT_GROUP4_XLPORT1_CTRL_FIFO_FULL_ERR_STATUSf 40907
#define PORT_GROUP4_XLPORT1_POWER_DOWN_ENABLEf 40908
#define PORT_GROUP4_XLPORT2_BOD_FIFO_FULL_ERR_STATUSf 40909
#define PORT_GROUP4_XLPORT2_CTRL_FIFO_FULL_ERR_STATUSf 40910
#define PORT_GROUP4_XLPORT2_POWER_DOWN_ENABLEf 40911
#define PORT_GROUP4_XLPORT3_BOD_FIFO_FULL_ERR_STATUSf 40912
#define PORT_GROUP4_XLPORT3_CTRL_FIFO_FULL_ERR_STATUSf 40913
#define PORT_GROUP4_XLPORT3_POWER_DOWN_ENABLEf 40914
#define PORT_GROUP5_XLPORT0_BOD_FIFO_FULL_ERR_STATUSf 40915
#define PORT_GROUP5_XLPORT0_CTRL_FIFO_FULL_ERR_STATUSf 40916
#define PORT_GROUP5_XLPORT0_POWER_DOWN_ENABLEf 40917
#define PORT_GROUP5_XLPORT1_BOD_FIFO_FULL_ERR_STATUSf 40918
#define PORT_GROUP5_XLPORT1_CTRL_FIFO_FULL_ERR_STATUSf 40919
#define PORT_GROUP5_XLPORT1_POWER_DOWN_ENABLEf 40920
#define PORT_GROUP5_XLPORT2_BOD_FIFO_FULL_ERR_STATUSf 40921
#define PORT_GROUP5_XLPORT2_CTRL_FIFO_FULL_ERR_STATUSf 40922
#define PORT_GROUP5_XLPORT2_POWER_DOWN_ENABLEf 40923
#define PORT_GROUP5_XLPORT3_BOD_FIFO_FULL_ERR_STATUSf 40924
#define PORT_GROUP5_XLPORT3_CTRL_FIFO_FULL_ERR_STATUSf 40925
#define PORT_GROUP5_XLPORT3_POWER_DOWN_ENABLEf 40926
#define PORT_GROUP5_XLPORT4_BOD_FIFO_FULL_ERR_STATUSf 40927
#define PORT_GROUP5_XLPORT4_CTRL_FIFO_FULL_ERR_STATUSf 40928
#define PORT_GROUP5_XLPORT4_POWER_DOWN_ENABLEf 40929
#define PORT_GROUP_IDf 40930
#define PORT_GRP_IDf 40931
#define PORT_HDRM_COUNTf 40932
#define PORT_HDRM_COUNT_ERR_PORTf 40933
#define PORT_HDRM_COUNT_OVERFLOWf 40934
#define PORT_HDRM_COUNT_OVERFLOW_DISINTf 40935
#define PORT_HDRM_COUNT_UNDERRUNf 40936
#define PORT_HDRM_COUNT_UNDERRUN_DISINTf 40937
#define PORT_HDRM_ENABLE_0f 40938
#define PORT_HDRM_ENABLE_1f 40939
#define PORT_HDRM_ENABLE_10f 40940
#define PORT_HDRM_ENABLE_11f 40941
#define PORT_HDRM_ENABLE_12f 40942
#define PORT_HDRM_ENABLE_13f 40943
#define PORT_HDRM_ENABLE_14f 40944
#define PORT_HDRM_ENABLE_15f 40945
#define PORT_HDRM_ENABLE_16f 40946
#define PORT_HDRM_ENABLE_2f 40947
#define PORT_HDRM_ENABLE_3f 40948
#define PORT_HDRM_ENABLE_4f 40949
#define PORT_HDRM_ENABLE_5f 40950
#define PORT_HDRM_ENABLE_6f 40951
#define PORT_HDRM_ENABLE_7f 40952
#define PORT_HDRM_ENABLE_8f 40953
#define PORT_HDRM_ENABLE_9f 40954
#define PORT_HEADS_TAILSf 40955
#define PORT_IDf 40956
#define PORT_IDXf 40957
#define PORT_ID_0f 40958
#define PORT_ID_0_ENABLEf 40959
#define PORT_ID_1f 40960
#define PORT_ID_1_ENABLEf 40961
#define PORT_ID_SELf 40962
#define PORT_INACT_STATUS_PIPE0f 40963
#define PORT_INACT_STATUS_PIPE1f 40964
#define PORT_INDICATOR_CONTROLf 40965
#define PORT_INT_PRIf 40966
#define PORT_IS_OUTBOUND_MIRRORf 40967
#define PORT_IS_PBPf 40968
#define PORT_L2_COUNT_OVERFLOWf 40969
#define PORT_L2_COUNT_OVERFLOW_DISINTf 40970
#define PORT_L2_COUNT_UNDERRUNf 40971
#define PORT_L2_COUNT_UNDERRUN_DISINTf 40972
#define PORT_LAG_FAILOVER_SET_PARITY_ENf 40973
#define PORT_LAG_FAILOVER_SET_PAR_ERRf 40974
#define PORT_LAG_FAILOVER_TMf 40975
#define PORT_LASTf 40976
#define PORT_LB_WREDAVGQSIZE_CELL_REGf 40977
#define PORT_LEARNING_CLASSf 40978
#define PORT_LEARNING_PRIORITYf 40979
#define PORT_LIMIT_ENABLEf 40980
#define PORT_LIMIT_ENABLE_CELLf 40981
#define PORT_LIMIT_ENABLE_PACKETf 40982
#define PORT_LIMIT_ENABLE_QENTRYf 40983
#define PORT_LIMIT_PROFILEf 40984
#define PORT_LIMIT_STATEf 40985
#define PORT_LMSTATf 40986
#define PORT_LOADING_THRESHOLD_1f 40987
#define PORT_LOADING_THRESHOLD_2f 40988
#define PORT_LOADING_THRESHOLD_3f 40989
#define PORT_LOADING_THRESHOLD_4f 40990
#define PORT_LOADING_THRESHOLD_5f 40991
#define PORT_LOADING_THRESHOLD_6f 40992
#define PORT_LOADING_THRESHOLD_7f 40993
#define PORT_LOADING_THRESHOLD_SCALING_FACTORf 40994
#define PORT_LOADING_WEIGHTf 40995
#define PORT_MAPf 40996
#define PORT_MAPPING_ENf 40997
#define PORT_MAP_W0f 40998
#define PORT_MAP_W1f 40999
#define PORT_MAP_W2f 41000
#define PORT_MASKf 41001
#define PORT_MAXf 41002
#define PORT_MAX_CREDITf 41003
#define PORT_MAX_LAST_REFRESH_ADDRf 41004
#define PORT_MAX_PKT_SIZEf 41005
#define PORT_MAX_REFRESH_ENABLEf 41006
#define PORT_MAX_REFRESH_INTERVALf 41007
#define PORT_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 41008
#define PORT_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 41009
#define PORT_MC_DB_SHEARD_THf 41010
#define PORT_MC_PD_SHEARD_THf 41011
#define PORT_MEM_CONFIGf 41012
#define PORT_METER_MAP_PARITY_ENf 41013
#define PORT_METER_MASKf 41014
#define PORT_METER_PORTS_RSTNf 41015
#define PORT_METER_RSTNf 41016
#define PORT_MINf 41017
#define PORT_MIN_ALLf 41018
#define PORT_MIN_COUNTf 41019
#define PORT_MIN_COUNT_ALLf 41020
#define PORT_MIN_COUNT_ERR_PORTf 41021
#define PORT_MIN_COUNT_MSBf 41022
#define PORT_MIN_COUNT_OVERFLOWf 41023
#define PORT_MIN_COUNT_OVERFLOW_DISINTf 41024
#define PORT_MIN_COUNT_UNDERRUNf 41025
#define PORT_MIN_COUNT_UNDERRUN_DISINTf 41026
#define PORT_MIN_MSBf 41027
#define PORT_MODEf 41028
#define PORT_MULTICELL_STR_TDM_ENf 41029
#define PORT_NIF_MAX_CR_RATEf 41030
#define PORT_NIF_WEIGHTf 41031
#define PORT_NOT_EMPTY_PIPE0f 41032
#define PORT_NOT_EMPTY_PIPE1f 41033
#define PORT_NOT_VLAN_MEMBER_FWDf 41034
#define PORT_NOT_VLAN_MEMBER_SNPf 41035
#define PORT_NO_0f 41036
#define PORT_NO_1f 41037
#define PORT_NO_2f 41038
#define PORT_NO_3f 41039
#define PORT_NUMf 41040
#define PORT_NUMBERf 41041
#define PORT_NUM_0f 41042
#define PORT_NUM_1f 41043
#define PORT_NUM_2f 41044
#define PORT_NUM_3f 41045
#define PORT_NUM_4f 41046
#define PORT_NUM_5f 41047
#define PORT_NUM_6f 41048
#define PORT_NUM_7f 41049
#define PORT_NUM_EVENf 41050
#define PORT_NUM_ODDf 41051
#define PORT_OFFf 41052
#define PORT_OFFSETf 41053
#define PORT_OPERATIONf 41054
#define PORT_OR_TRUNK_MAC_COUNT_INTRf 41055
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_ENf 41056
#define PORT_OR_TRUNK_MAC_COUNT_TMf 41057
#define PORT_OR_TRUNK_MAC_COUNT_TM0f 41058
#define PORT_OR_TRUNK_MAC_LIMIT_INTRf 41059
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_ENf 41060
#define PORT_OR_TRUNK_MAC_LIMIT_TMf 41061
#define PORT_OR_TRUNK_MAC_LIMIT_TM0f 41062
#define PORT_OWNERf 41063
#define PORT_PARENT_STATEf 41064
#define PORT_PAUSE_ENABLEf 41065
#define PORT_PAUSE_ENABLE_HIf 41066
#define PORT_PAUSE_ENABLE_LOf 41067
#define PORT_PG2PAUSE_DISABLEf 41068
#define PORT_PG7PAUSE_DISABLEf 41069
#define PORT_PG_BST_1B_ERROR_STATUSf 41070
#define PORT_PG_BST_ADDRf 41071
#define PORT_PG_BST_TMf 41072
#define PORT_PG_CFG_1B_ERROR_MASKf 41073
#define PORT_PG_CFG_1B_ERROR_STATUSf 41074
#define PORT_PG_CFG_2B_ERROR_MASKf 41075
#define PORT_PG_CFG_2B_ERROR_STATUSf 41076
#define PORT_PG_CFG_ADDRf 41077
#define PORT_PG_CFG_MEM0_TMf 41078
#define PORT_PG_CFG_MEM1_TMf 41079
#define PORT_PG_CFG_MEM2_TMf 41080
#define PORT_PG_CNTR_1B_ERROR_MASKf 41081
#define PORT_PG_CNTR_1B_ERROR_STATUSf 41082
#define PORT_PG_CNTR_2B_ERROR_MASKf 41083
#define PORT_PG_CNTR_2B_ERROR_STATUSf 41084
#define PORT_PG_CNTR_ADDRf 41085
#define PORT_PG_CNTR_RT1_TMf 41086
#define PORT_PG_CNTR_RT2_TMf 41087
#define PORT_PG_CNTR_SH1_TMf 41088
#define PORT_PG_CNTR_SH2_TMf 41089
#define PORT_PG_CNTR_TMf 41090
#define PORT_PG_CONFIG_TMf 41091
#define PORT_PG_HDRM_BST_STAT_IDf 41092
#define PORT_PG_PAUSE_DISABLEf 41093
#define PORT_PG_SHARED_BST_STAT_IDf 41094
#define PORT_POWER_POLARITYf 41095
#define PORT_POWER_PPf 41096
#define PORT_PRIf 41097
#define PORT_PRIORITYf 41098
#define PORT_PRI_XON_ENABLEf 41099
#define PORT_PROFILEf 41100
#define PORT_PROFILE_MASKf 41101
#define PORT_PROTOCOL_INITIATE_PAR_ERRf 41102
#define PORT_PROTOCOL_PARITY_ERR_MASKf 41103
#define PORT_PURGEf 41104
#define PORT_QMIN_DROP_STATE_CELLf 41105
#define PORT_QMIN_DROP_STATE_PACKETf 41106
#define PORT_QMIN_DSf 41107
#define PORT_QMIN_HYS_SELf 41108
#define PORT_QMIN_HYS_SEL_CELLf 41109
#define PORT_QMIN_HYS_SEL_PACKETf 41110
#define PORT_QM_MINf 41111
#define PORT_QM_MIN_COUNTf 41112
#define PORT_QM_MIN_COUNT_ERR_PORTf 41113
#define PORT_QM_MIN_COUNT_OVERFLOWf 41114
#define PORT_QM_MIN_COUNT_OVERFLOW_DISINTf 41115
#define PORT_QM_MIN_COUNT_UNDERRUNf 41116
#define PORT_QM_MIN_COUNT_UNDERRUN_DISINTf 41117
#define PORT_QM_SHARED_COUNTf 41118
#define PORT_QM_SHARED_COUNT_ERR_PORTf 41119
#define PORT_QM_SHARED_COUNT_OVERFLOWf 41120
#define PORT_QM_SHARED_COUNT_OVERFLOW_DISINTf 41121
#define PORT_QM_SHARED_COUNT_UNDERRUNf 41122
#define PORT_QM_SHARED_COUNT_UNDERRUN_DISINTf 41123
#define PORT_QSIZE_THRESHOLD_1f 41124
#define PORT_QSIZE_THRESHOLD_2f 41125
#define PORT_QSIZE_THRESHOLD_3f 41126
#define PORT_QSIZE_THRESHOLD_4f 41127
#define PORT_QSIZE_THRESHOLD_5f 41128
#define PORT_QSIZE_THRESHOLD_6f 41129
#define PORT_QSIZE_THRESHOLD_7f 41130
#define PORT_QSIZE_THRESHOLD_SCALING_FACTORf 41131
#define PORT_QSIZE_WEIGHTf 41132
#define PORT_QSTATf 41133
#define PORT_QSTAT_MASKf 41134
#define PORT_QUALITY_MAPPING_PROFILE_PTRf 41135
#define PORT_RDf 41136
#define PORT_RESETf 41137
#define PORT_RESET_FLOORf 41138
#define PORT_RESET_OFFSETf 41139
#define PORT_RESET_VALUEf 41140
#define PORT_SCHEDULER_ENABLEf 41141
#define PORT_SC_MINf 41142
#define PORT_SC_MIN_COUNTf 41143
#define PORT_SC_MIN_COUNT_ERR_PORTf 41144
#define PORT_SC_MIN_COUNT_OVERFLOWf 41145
#define PORT_SC_MIN_COUNT_OVERFLOW_DISINTf 41146
#define PORT_SC_MIN_COUNT_UNDERRUNf 41147
#define PORT_SC_MIN_COUNT_UNDERRUN_DISINTf 41148
#define PORT_SC_SHARED_COUNTf 41149
#define PORT_SC_SHARED_COUNT_ERR_PORTf 41150
#define PORT_SC_SHARED_COUNT_OVERFLOWf 41151
#define PORT_SC_SHARED_COUNT_OVERFLOW_DISINTf 41152
#define PORT_SC_SHARED_COUNT_UNDERRUNf 41153
#define PORT_SC_SHARED_COUNT_UNDERRUN_DISINTf 41154
#define PORT_SEGMENTf 41155
#define PORT_SELf 41156
#define PORT_SELECTf 41157
#define PORT_SHAPER_ACT_SEENf 41158
#define PORT_SHARED_COUNTf 41159
#define PORT_SHARED_COUNT_ERR_PORTf 41160
#define PORT_SHARED_COUNT_OVERFLOWf 41161
#define PORT_SHARED_COUNT_OVERFLOW_DISINTf 41162
#define PORT_SHARED_COUNT_UNDERRUNf 41163
#define PORT_SHARED_COUNT_UNDERRUN_DISINTf 41164
#define PORT_SHARED_DYNAMICf 41165
#define PORT_SHARED_LIMITf 41166
#define PORT_SHARED_TRIGGER_IDf 41167
#define PORT_SIDf 41168
#define PORT_SP_BST_1B_ERROR_STATUSf 41169
#define PORT_SP_BST_ADDRf 41170
#define PORT_SP_BST_STAT_ID_f 41171
#define PORT_SP_BST_TMf 41172
#define PORT_SP_CFG_1B_ERROR_MASKf 41173
#define PORT_SP_CFG_1B_ERROR_STATUSf 41174
#define PORT_SP_CFG_2B_ERROR_MASKf 41175
#define PORT_SP_CFG_2B_ERROR_STATUSf 41176
#define PORT_SP_CFG_ADDRf 41177
#define PORT_SP_CFG_MEM0_TMf 41178
#define PORT_SP_CFG_MEM1_TMf 41179
#define PORT_SP_CFG_MEM2_TMf 41180
#define PORT_SP_CNTR_1B_ERROR_MASKf 41181
#define PORT_SP_CNTR_1B_ERROR_STATUSf 41182
#define PORT_SP_CNTR_2B_ERROR_MASKf 41183
#define PORT_SP_CNTR_2B_ERROR_STATUSf 41184
#define PORT_SP_CNTR_ADDRf 41185
#define PORT_SP_CNTR_RT_TMf 41186
#define PORT_SP_CNTR_SH_TMf 41187
#define PORT_SP_CNTR_TMf 41188
#define PORT_SP_CONFIG_TMf 41189
#define PORT_SP_MAX_LIMITf 41190
#define PORT_SP_MIN_COUNTf 41191
#define PORT_SP_MIN_COUNT_G0f 41192
#define PORT_SP_MIN_COUNT_G1f 41193
#define PORT_SP_MIN_LIMITf 41194
#define PORT_SP_MIN_PRIf 41195
#define PORT_SP_RESUME_LIMITf 41196
#define PORT_SP_SHARED_COUNTf 41197
#define PORT_SP_SHARED_COUNT_G0f 41198
#define PORT_SP_SHARED_COUNT_G1f 41199
#define PORT_STATE_CORRECTED_ERRORf 41200
#define PORT_STATE_CORRECTED_ERROR_DISINTf 41201
#define PORT_STATE_ENABLE_ECCf 41202
#define PORT_STATE_FORCE_UNCORRECTABLE_ERRORf 41203
#define PORT_STATE_TMf 41204
#define PORT_STATE_UNCORRECTED_ERRORf 41205
#define PORT_STATE_UNCORRECTED_ERROR_DISINTf 41206
#define PORT_STATUS_TLV_ENf 41207
#define PORT_STATUS_TLV_VALf 41208
#define PORT_STAT_TLVf 41209
#define PORT_STR_TDM_ENf 41210
#define PORT_SW_FLOW_RESERVEDf 41211
#define PORT_TABLEf 41212
#define PORT_TABLE_0_TMf 41213
#define PORT_TABLE_1BIT_ERROR_REPORTf 41214
#define PORT_TABLE_1_TMf 41215
#define PORT_TABLE_2_TMf 41216
#define PORT_TABLE_3_TMf 41217
#define PORT_TABLE_4_TMf 41218
#define PORT_TABLE_CORRUPT_ENf 41219
#define PORT_TABLE_ECC_ENf 41220
#define PORT_TABLE_PAR_ERRf 41221
#define PORT_TABLE_TMf 41222
#define PORT_TDM_ERRORf 41223
#define PORT_TDM_ERROR_MASKf 41224
#define PORT_TDM_VLD_SEENf 41225
#define PORT_TERMINATION_CONTEXTf 41226
#define PORT_TEST_CONTROLf 41227
#define PORT_TGIDf 41228
#define PORT_TLVf 41229
#define PORT_TRUNK_MAC_COUNTf 41230
#define PORT_TRUNK_MAC_LIMITf 41231
#define PORT_TSf 41232
#define PORT_TYPEf 41233
#define PORT_UC_DB_DIS_THf 41234
#define PORT_UC_DB_FC_THf 41235
#define PORT_UC_PD_DIS_THf 41236
#define PORT_UC_PD_FC_THf 41237
#define PORT_USED_PRI0_SHAREDf 41238
#define PORT_USED_RED_SHAREDf 41239
#define PORT_USED_YELLOW_SHAREDf 41240
#define PORT_VECTORf 41241
#define PORT_VIDf 41242
#define PORT_WATERMARKf 41243
#define PORT_WERR_MAX_SCf 41244
#define PORT_WRf 41245
#define PORT_WREDAVGQSIZE_CELL_REGf 41246
#define PORT_WREDCONFIG_CELL_REGf 41247
#define PORT_WREDCONFIG_ECCP_REGf 41248
#define PORT_WREDPARAM_GREEN_END_CELL_REGf 41249
#define PORT_WREDPARAM_GREEN_START_CELL_REGf 41250
#define PORT_WREDPARAM_PRI0_END_CELL_REGf 41251
#define PORT_WREDPARAM_PRI0_START_CELL_REGf 41252
#define PORT_WREDPARAM_RED_END_CELL_REGf 41253
#define PORT_WREDPARAM_RED_START_CELL_REGf 41254
#define PORT_WREDPARAM_YELLOW_END_CELL_REGf 41255
#define PORT_WREDPARAM_YELLOW_START_CELL_REGf 41256
#define PORT_WRED_THD_0_ECCP_REGf 41257
#define PORT_WRED_THD_1_ECCP_REGf 41258
#define PORT_WR_TYPEf 41259
#define PORT_XOFF_SEENf 41260
#define PORT_XON_ACT_SEENf 41261
#define PORT_XON_ENABLEf 41262
#define POR_BYPASSf 41263
#define POR_OUT_DURATIONf 41264
#define POSTREADf 41265
#define POST_DIVf 41266
#define POST_RESETBf 41267
#define POST_RESET_Nf 41268
#define POST_STATf 41269
#define POST_TRIGGERf 41270
#define POTPGTf 41271
#define POWERUPRESERVEDf 41272
#define POWER_CNTLf 41273
#define POWER_DOWNf 41274
#define POWER_DOWN_DCQ_0f 41275
#define POWER_DOWN_DCQ_1f 41276
#define POWER_DOWN_DCQ_2f 41277
#define POWER_DOWN_DCQ_3f 41278
#define POWER_DOWN_FMAC_0f 41279
#define POWER_DOWN_FMAC_1f 41280
#define POWER_DOWN_FMAC_2f 41281
#define POWER_DOWN_FMAC_3f 41282
#define POWER_DOWN_FMAC_4f 41283
#define POWER_DOWN_FMAC_5f 41284
#define POWER_DOWN_FMAC_6f 41285
#define POWER_DOWN_FMAC_7f 41286
#define POWER_DOWN_STATUSf 41287
#define POWER_UP_CONFIGf 41288
#define PPA_CMD_COMPLETEf 41289
#define PPA_COMPLETEf 41290
#define PPA_ENf 41291
#define PPA_MODEf 41292
#define PPA_VPG_TYPEf 41293
#define PPB0_0_CORRECTED_ERRORf 41294
#define PPB0_0_CORRECTED_ERROR_DISINTf 41295
#define PPB0_0_DISABLE_ECCf 41296
#define PPB0_0_ECC_ERROR_ADDRESSf 41297
#define PPB0_0_FORCE_ERRORf 41298
#define PPB0_0_UNCORRECTED_ERRORf 41299
#define PPB0_0_UNCORRECTED_ERROR_DISINTf 41300
#define PPB0_1_CORRECTED_ERRORf 41301
#define PPB0_1_CORRECTED_ERROR_DISINTf 41302
#define PPB0_1_DISABLE_ECCf 41303
#define PPB0_1_ECC_ERROR_ADDRESSf 41304
#define PPB0_1_FORCE_ERRORf 41305
#define PPB0_1_UNCORRECTED_ERRORf 41306
#define PPB0_1_UNCORRECTED_ERROR_DISINTf 41307
#define PPB1_0_CORRECTED_ERRORf 41308
#define PPB1_0_CORRECTED_ERROR_DISINTf 41309
#define PPB1_0_DISABLE_ECCf 41310
#define PPB1_0_ECC_ERROR_ADDRESSf 41311
#define PPB1_0_FORCE_ERRORf 41312
#define PPB1_0_UNCORRECTED_ERRORf 41313
#define PPB1_0_UNCORRECTED_ERROR_DISINTf 41314
#define PPB1_1_CORRECTED_ERRORf 41315
#define PPB1_1_CORRECTED_ERROR_DISINTf 41316
#define PPB1_1_DISABLE_ECCf 41317
#define PPB1_1_ECC_ERROR_ADDRESSf 41318
#define PPB1_1_FORCE_ERRORf 41319
#define PPB1_1_UNCORRECTED_ERRORf 41320
#define PPB1_1_UNCORRECTED_ERROR_DISINTf 41321
#define PPCf 41322
#define PPCMf 41323
#define PPCONTEXTFEMBITSELECTf 41324
#define PPCONTEXTFEMFIELDSELECT0f 41325
#define PPCONTEXTFEMFIELDSELECT1f 41326
#define PPCONTEXTFEMFIELDSELECT2f 41327
#define PPCONTEXTFEMFIELDSELECT3f 41328
#define PPCONTEXTFEMFIELDSELECT4f 41329
#define PPCONTEXTFEMFIELDSELECT5f 41330
#define PPCONTEXTFEMMAPDATAf 41331
#define PPCONTEXTFEMMAPINDEXf 41332
#define PPCONTEXTOFFSET1f 41333
#define PPCONTEXTOFFSET2f 41334
#define PPCONTEXTPROFILEf 41335
#define PPCONTEXTVALUETOUSEf 41336
#define PPCTXTCSTMMCROSELf 41337
#define PPCT_INITIATE_PAR_ERRf 41338
#define PPCT_PARITY_ERR_MASKf 41339
#define PPD0_ADD_SYSTEM_SRC_PORTf 41340
#define PPD0_VC_LABEL_OVERLAYf 41341
#define PPD1_CLASS_TAGf 41342
#define PPD2_ADD_SYSTEM_SRC_PORTf 41343
#define PPD3_CLASS_TAGf 41344
#define PPFC_FEATURE_ENf 41345
#define PPFC_TX_PRIORITY_0_ENf 41346
#define PPFC_TX_PRIORITY_1_ENf 41347
#define PPFC_TX_PRIORITY_2_ENf 41348
#define PPFC_TX_PRIORITY_3_ENf 41349
#define PPFC_TX_PRIORITY_4_ENf 41350
#define PPFC_TX_PRIORITY_5_ENf 41351
#define PPFC_TX_PRIORITY_6_ENf 41352
#define PPFC_TX_PRIORITY_7_ENf 41353
#define PPHRESERVEDDEFAULTBITS46TO44f 41354
#define PPHRESERVEDDEFAULTBITS50TO48f 41355
#define PPH_FHEI_EEI_SIZEf 41356
#define PPH_FHEI_FWD_SIZEf 41357
#define PPH_FHEI_IVE_SIZEf 41358
#define PPH_PETRAA_COMPATIBLEf 41359
#define PPH_TYPEf 41360
#define PPH_TYPE_MASKf 41361
#define PPI_NUMBER_0f 41362
#define PPI_NUMBER_1f 41363
#define PPI_STATUSf 41364
#define PPPORTFEMBITSELECTf 41365
#define PPPORTFEMFIELDSELECT0f 41366
#define PPPORTFEMFIELDSELECT1f 41367
#define PPPORTFEMFIELDSELECT2f 41368
#define PPPORTFEMFIELDSELECT3f 41369
#define PPPORTFEMFIELDSELECT4f 41370
#define PPPORTFEMFIELDSELECT5f 41371
#define PPPORTFEMMAPDATAf 41372
#define PPPORTFEMMAPINDEXf 41373
#define PPPORTOFFSET1f 41374
#define PPPORTOFFSET2f 41375
#define PPPORTPACKETFORMATQUALIFIER0VALUEf 41376
#define PPPORTPPCONTEXTVALUEf 41377
#define PPPORTPROFILEf 41378
#define PPPORTSYSTEMPORTVALUEf 41379
#define PPPORTUSEOFFSETDIRECTLYf 41380
#define PPP_ENABLEf 41381
#define PPP_EN_RXf 41382
#define PPP_EN_TXf 41383
#define PPP_REFRESH_ENf 41384
#define PPP_REFRESH_TIMERf 41385
#define PPSf 41386
#define PPSEL_FAILEDf 41387
#define PP_BUF_TMf 41388
#define PP_COUNTER_TABLE_INITIATE_PAR_ERRf 41389
#define PP_COUNTER_TABLE_PARITY_ERR_MASKf 41390
#define PP_CPf 41391
#define PP_DBEf 41392
#define PP_DBE_CLRf 41393
#define PP_DBE_ENf 41394
#define PP_DSP_1f 41395
#define PP_DSP_1Af 41396
#define PP_DSP_1Bf 41397
#define PP_DSP_2f 41398
#define PP_DSP_3f 41399
#define PP_DSP_4f 41400
#define PP_EIGHT_CLASSf 41401
#define PP_INT_REG_TESTf 41402
#define PP_INT_VECf 41403
#define PP_INT_VEC_MASKf 41404
#define PP_PCT_INITIATE_PAR_ERRf 41405
#define PP_PCT_PARITY_ERR_MASKf 41406
#define PP_PORTf 41407
#define PP_PORT0f 41408
#define PP_PORT1f 41409
#define PP_PORT10f 41410
#define PP_PORT11f 41411
#define PP_PORT12f 41412
#define PP_PORT13f 41413
#define PP_PORT14f 41414
#define PP_PORT15f 41415
#define PP_PORT2f 41416
#define PP_PORT3f 41417
#define PP_PORT4f 41418
#define PP_PORT5f 41419
#define PP_PORT6f 41420
#define PP_PORT7f 41421
#define PP_PORT8f 41422
#define PP_PORT9f 41423
#define PP_PORT_INFO_INITIATE_PAR_ERRf 41424
#define PP_PORT_INFO_PARITY_ERR_MASKf 41425
#define PP_PORT_OUTER_HEADER_STARTf 41426
#define PP_PPCT_INITIATE_PAR_ERRf 41427
#define PP_PPCT_PARITY_ERR_MASKf 41428
#define PP_REFRESH_ENf 41429
#define PP_REFRESH_TIMERf 41430
#define PP_REMARK_PROFILEf 41431
#define PP_RESET_Nf 41432
#define PP_RX_ENABLEf 41433
#define PP_RX_ENBLf 41434
#define PP_SBEf 41435
#define PP_SBE_CLRf 41436
#define PP_SBE_ENf 41437
#define PP_TX_ENABLEf 41438
#define PP_TX_ENBLf 41439
#define PP_XLAT0_PERRf 41440
#define PP_XLAT1_PERRf 41441
#define PQf 41442
#define PQAVRGMAXTHf 41443
#define PQAVRGMINTHf 41444
#define PQAVRGSIZEf 41445
#define PQC1f 41446
#define PQC2f 41447
#define PQC3f 41448
#define PQDMDONEBERRFIXEDf 41449
#define PQDMDONEBERRFIXEDMASKf 41450
#define PQDMDTWOBERRf 41451
#define PQDMDTWOBERRMASKf 41452
#define PQDMD_ECC__N_B_ERR_MASKf 41453
#define PQDMS_PARITY_ERR_MASKf 41454
#define PQE0f 41455
#define PQE1f 41456
#define PQEPARITYERRADRf 41457
#define PQEPARITYERRMEMIDf 41458
#define PQE_CELL_FIFO_FORCE_UNCORRECTABLE_ERRORf 41459
#define PQE_CELL_FIFO_FULLf 41460
#define PQE_CELL_FIFO_FULL_MASKf 41461
#define PQE_CREDIT_OVERFLOWf 41462
#define PQE_CREDIT_OVERFLOW_DISINTf 41463
#define PQE_CREDIT_UNDERRUNf 41464
#define PQE_CREDIT_UNDERRUN_DISINTf 41465
#define PQE_ERR_ENf 41466
#define PQE_PARITY_CHK_ENf 41467
#define PQE_PARITY_ENf 41468
#define PQE_PAR_ERRf 41469
#define PQE_PAR_ERR_ENf 41470
#define PQHEADPTRf 41471
#define PQINSTQUESIZEf 41472
#define PQMAXQUESIZEf 41473
#define PQP2FQPOFPSTOPf 41474
#define PQPDISCARDMULTICASTPACKETCOUNTERf 41475
#define PQPDISCARDUNICASTPACKETCOUNTERf 41476
#define PQPMULTICASTHIGHBYTESCOUNTERf 41477
#define PQPMULTICASTHIGHPACKETCOUNTERf 41478
#define PQPMULTICASTLOWBYTESCOUNTERf 41479
#define PQPMULTICASTLOWPACKETCOUNTERf 41480
#define PQPOC768QNUMf 41481
#define PQPQNUMf 41482
#define PQPSPRPERPORTDISf 41483
#define PQPUNICASTHIGHBYTESCOUNTERf 41484
#define PQPUNICASTHIGHPACKETCOUNTERf 41485
#define PQPUNICASTLOWBYTESCOUNTERf 41486
#define PQPUNICASTLOWPACKETCOUNTERf 41487
#define PQP_2_FQP_OFP_STOPf 41488
#define PQP_DISCARD_CMDf 41489
#define PQP_DISCARD_MULTICAST_PACKET_COUNTERf 41490
#define PQP_DISCARD_REASONSf 41491
#define PQP_DISCARD_UNICAST_PACKET_COUNTERf 41492
#define PQP_MULTICAST_BYTES_COUNTERf 41493
#define PQP_MULTICAST_PACKET_COUNTERf 41494
#define PQP_NIF_PORT_MUXf 41495
#define PQP_UNICAST_BYTES_COUNTERf 41496
#define PQP_UNICAST_PACKET_COUNTERf 41497
#define PQRED_PARITY_ERR_MASKf 41498
#define PQSf 41499
#define PQSMf 41500
#define PQSMAXf 41501
#define PQSMAX_INITIATE_PAR_ERRf 41502
#define PQSMAX_PARITY_ERR_MASKf 41503
#define PQSM_ECC_1B_ERR_MASKf 41504
#define PQSM_ECC_2B_ERR_MASKf 41505
#define PQSM_INITIATE_ECC_1B_ERRf 41506
#define PQSM_INITIATE_ECC_2B_ERRf 41507
#define PQST_TABLE_INITIATE_PAR_ERRf 41508
#define PQST_TABLE_PARITY_ERR_MASKf 41509
#define PQWEIGHTf 41510
#define PQWQ_PARITY_ERR_MASKf 41511
#define PQWREDENf 41512
#define PQWREDPCKTSZIGNRf 41513
#define PQ_AVRG_MAX_THf 41514
#define PQ_AVRG_MIN_THf 41515
#define PQ_AVRG_SIZEf 41516
#define PQ_C_1f 41517
#define PQ_C_2f 41518
#define PQ_C_3f 41519
#define PQ_DISABLEDf 41520
#define PQ_HEAD_PTRf 41521
#define PQ_INST_QUE_BUFF_SIZEf 41522
#define PQ_INST_QUE_SIZEf 41523
#define PQ_MAX_QUE_BUFF_SIZEf 41524
#define PQ_MAX_QUE_SIZEf 41525
#define PQ_WEIGHTf 41526
#define PQ_WRED_ENf 41527
#define PQ_WRED_PCKT_SZ_IGNRf 41528
#define PR0_RESET_Nf 41529
#define PR1_RESET_Nf 41530
#define PRBL_ENAf 41531
#define PRBSMODEf 41532
#define PRBS_ERROR_OCCUREDf 41533
#define PRBS_ERR_CNTf 41534
#define PRBS_GENERATOR_ENABLEf 41535
#define PRBS_INVERTf 41536
#define PRBS_MODEf 41537
#define PRBS_MONITOR_ENABLEf 41538
#define PRBS_PASS_ERRORSf 41539
#define PRBS_POLY_SELECTf 41540
#define PRB_SELf 41541
#define PRCMf 41542
#define PRCM_INITIATE_PAR_ERRf 41543
#define PRCM_PARITY_ERR_MASKf 41544
#define PRCPWIDTHf 41545
#define PRCP_RANGE0f 41546
#define PRCP_RANGE1f 41547
#define PRDMf 41548
#define PRDMDISECCf 41549
#define PRDMECCERRf 41550
#define PRDMECCFIXf 41551
#define PRDM_B0_CORRECTED_ERROR_Af 41552
#define PRDM_B0_CORRECTED_ERROR_A_DISINTf 41553
#define PRDM_B0_CORRECTED_ERROR_Bf 41554
#define PRDM_B0_CORRECTED_ERROR_B_DISINTf 41555
#define PRDM_B0_DISABLE_ECCf 41556
#define PRDM_B0_ECC_CORRUPTf 41557
#define PRDM_B0_ECC_ERROR_ADDRESSf 41558
#define PRDM_B0_TMf 41559
#define PRDM_B0_UNCORRECTABLE_ERROR_Af 41560
#define PRDM_B0_UNCORRECTABLE_ERROR_A_DISINTf 41561
#define PRDM_B0_UNCORRECTABLE_ERROR_Bf 41562
#define PRDM_B0_UNCORRECTABLE_ERROR_B_DISINTf 41563
#define PRDM_B1_CORRECTED_ERROR_Af 41564
#define PRDM_B1_CORRECTED_ERROR_A_DISINTf 41565
#define PRDM_B1_CORRECTED_ERROR_Bf 41566
#define PRDM_B1_CORRECTED_ERROR_B_DISINTf 41567
#define PRDM_B1_DISABLE_ECCf 41568
#define PRDM_B1_ECC_CORRUPTf 41569
#define PRDM_B1_ECC_ERROR_ADDRESSf 41570
#define PRDM_B1_TMf 41571
#define PRDM_B1_UNCORRECTABLE_ERROR_Af 41572
#define PRDM_B1_UNCORRECTABLE_ERROR_A_DISINTf 41573
#define PRDM_B1_UNCORRECTABLE_ERROR_Bf 41574
#define PRDM_B1_UNCORRECTABLE_ERROR_B_DISINTf 41575
#define PRDM_B2_CORRECTED_ERROR_Af 41576
#define PRDM_B2_CORRECTED_ERROR_A_DISINTf 41577
#define PRDM_B2_CORRECTED_ERROR_Bf 41578
#define PRDM_B2_CORRECTED_ERROR_B_DISINTf 41579
#define PRDM_B2_DISABLE_ECCf 41580
#define PRDM_B2_ECC_CORRUPTf 41581
#define PRDM_B2_ECC_ERROR_ADDRESSf 41582
#define PRDM_B2_TMf 41583
#define PRDM_B2_UNCORRECTABLE_ERROR_Af 41584
#define PRDM_B2_UNCORRECTABLE_ERROR_A_DISINTf 41585
#define PRDM_B2_UNCORRECTABLE_ERROR_Bf 41586
#define PRDM_B2_UNCORRECTABLE_ERROR_B_DISINTf 41587
#define PRDM_B3_CORRECTED_ERROR_Af 41588
#define PRDM_B3_CORRECTED_ERROR_A_DISINTf 41589
#define PRDM_B3_CORRECTED_ERROR_Bf 41590
#define PRDM_B3_CORRECTED_ERROR_B_DISINTf 41591
#define PRDM_B3_DISABLE_ECCf 41592
#define PRDM_B3_ECC_CORRUPTf 41593
#define PRDM_B3_ECC_ERROR_ADDRESSf 41594
#define PRDM_B3_TMf 41595
#define PRDM_B3_UNCORRECTABLE_ERROR_Af 41596
#define PRDM_B3_UNCORRECTABLE_ERROR_A_DISINTf 41597
#define PRDM_B3_UNCORRECTABLE_ERROR_Bf 41598
#define PRDM_B3_UNCORRECTABLE_ERROR_B_DISINTf 41599
#define PRDM_B4_CORRECTED_ERROR_Af 41600
#define PRDM_B4_CORRECTED_ERROR_A_DISINTf 41601
#define PRDM_B4_CORRECTED_ERROR_Bf 41602
#define PRDM_B4_CORRECTED_ERROR_B_DISINTf 41603
#define PRDM_B4_DISABLE_ECCf 41604
#define PRDM_B4_ECC_CORRUPTf 41605
#define PRDM_B4_ECC_ERROR_ADDRESSf 41606
#define PRDM_B4_TMf 41607
#define PRDM_B4_UNCORRECTABLE_ERROR_Af 41608
#define PRDM_B4_UNCORRECTABLE_ERROR_A_DISINTf 41609
#define PRDM_B4_UNCORRECTABLE_ERROR_Bf 41610
#define PRDM_B4_UNCORRECTABLE_ERROR_B_DISINTf 41611
#define PRDM_B5_CORRECTED_ERROR_Af 41612
#define PRDM_B5_CORRECTED_ERROR_A_DISINTf 41613
#define PRDM_B5_CORRECTED_ERROR_Bf 41614
#define PRDM_B5_CORRECTED_ERROR_B_DISINTf 41615
#define PRDM_B5_DISABLE_ECCf 41616
#define PRDM_B5_ECC_CORRUPTf 41617
#define PRDM_B5_ECC_ERROR_ADDRESSf 41618
#define PRDM_B5_TMf 41619
#define PRDM_B5_UNCORRECTABLE_ERROR_Af 41620
#define PRDM_B5_UNCORRECTABLE_ERROR_A_DISINTf 41621
#define PRDM_B5_UNCORRECTABLE_ERROR_Bf 41622
#define PRDM_B5_UNCORRECTABLE_ERROR_B_DISINTf 41623
#define PRDM_B6_CORRECTED_ERROR_Af 41624
#define PRDM_B6_CORRECTED_ERROR_A_DISINTf 41625
#define PRDM_B6_CORRECTED_ERROR_Bf 41626
#define PRDM_B6_CORRECTED_ERROR_B_DISINTf 41627
#define PRDM_B6_DISABLE_ECCf 41628
#define PRDM_B6_ECC_CORRUPTf 41629
#define PRDM_B6_ECC_ERROR_ADDRESSf 41630
#define PRDM_B6_TMf 41631
#define PRDM_B6_UNCORRECTABLE_ERROR_Af 41632
#define PRDM_B6_UNCORRECTABLE_ERROR_A_DISINTf 41633
#define PRDM_B6_UNCORRECTABLE_ERROR_Bf 41634
#define PRDM_B6_UNCORRECTABLE_ERROR_B_DISINTf 41635
#define PRDM_B7_CORRECTED_ERROR_Af 41636
#define PRDM_B7_CORRECTED_ERROR_A_DISINTf 41637
#define PRDM_B7_CORRECTED_ERROR_Bf 41638
#define PRDM_B7_CORRECTED_ERROR_B_DISINTf 41639
#define PRDM_B7_DISABLE_ECCf 41640
#define PRDM_B7_ECC_CORRUPTf 41641
#define PRDM_B7_ECC_ERROR_ADDRESSf 41642
#define PRDM_B7_TMf 41643
#define PRDM_B7_UNCORRECTABLE_ERROR_Af 41644
#define PRDM_B7_UNCORRECTABLE_ERROR_A_DISINTf 41645
#define PRDM_B7_UNCORRECTABLE_ERROR_Bf 41646
#define PRDM_B7_UNCORRECTABLE_ERROR_B_DISINTf 41647
#define PRDM_B8_CORRECTED_ERROR_Af 41648
#define PRDM_B8_CORRECTED_ERROR_A_DISINTf 41649
#define PRDM_B8_CORRECTED_ERROR_Bf 41650
#define PRDM_B8_CORRECTED_ERROR_B_DISINTf 41651
#define PRDM_B8_DISABLE_ECCf 41652
#define PRDM_B8_ECC_CORRUPTf 41653
#define PRDM_B8_ECC_ERROR_ADDRESSf 41654
#define PRDM_B8_TMf 41655
#define PRDM_B8_UNCORRECTABLE_ERROR_Af 41656
#define PRDM_B8_UNCORRECTABLE_ERROR_A_DISINTf 41657
#define PRDM_B8_UNCORRECTABLE_ERROR_Bf 41658
#define PRDM_B8_UNCORRECTABLE_ERROR_B_DISINTf 41659
#define PRDM_ECC_1B_ERR_MASKf 41660
#define PRDM_ECC_2B_ERR_MASKf 41661
#define PRDM_INITIATE_ECC_1B_ERRf 41662
#define PRDM_INITIATE_ECC_2B_ERRf 41663
#define PRDTRNCNTf 41664
#define PRDTRNENf 41665
#define PRDTRNSINGLEf 41666
#define PREf 41667
#define PRE0f 41668
#define PRE0_ACK_FIFO_ASSERTED_FCf 41669
#define PRE0_FC_THRESHf 41670
#define PRE0_PAGE_WR_TRACE_STATUSf 41671
#define PRE0_PARITY_ERRORf 41672
#define PRE0_PARITY_ERROR_BANKf 41673
#define PRE0_PARITY_ERROR_DISINTf 41674
#define PRE0_WRONG_ROTATIONf 41675
#define PRE0_WRONG_ROTATION_DISINTf 41676
#define PRE1_ACK_FIFO_ASSERTED_FCf 41677
#define PRE1_EGf 41678
#define PRE1_FC_THRESHf 41679
#define PRE1_IGf 41680
#define PRE1_PAGE_WR_TRACE_STATUSf 41681
#define PRE1_PARITY_ERRORf 41682
#define PRE1_PARITY_ERROR_BANKf 41683
#define PRE1_PARITY_ERROR_DISINTf 41684
#define PRE1_WRONG_ROTATIONf 41685
#define PRE1_WRONG_ROTATION_DISINTf 41686
#define PRE2f 41687
#define PRE2_ACK_FIFO_ASSERTED_FCf 41688
#define PRE2_FC_THRESHf 41689
#define PRE2_PAGE_WR_TRACE_STATUSf 41690
#define PRE2_PARITY_ERRORf 41691
#define PRE2_PARITY_ERROR_BANKf 41692
#define PRE2_PARITY_ERROR_DISINTf 41693
#define PRE2_WRONG_ROTATIONf 41694
#define PRE2_WRONG_ROTATION_DISINTf 41695
#define PRED0_FIELD_OFFSETf 41696
#define PRED0_HI_DATAf 41697
#define PRED0_LO_MASKf 41698
#define PRED0_METAf 41699
#define PRED0_RANGEf 41700
#define PRED1_FIELD_OFFSETf 41701
#define PRED1_HI_DATAf 41702
#define PRED1_LO_MASKf 41703
#define PRED1_METAf 41704
#define PRED1_RANGEf 41705
#define PRED2_FIELD_OFFSETf 41706
#define PRED2_HI_DATAf 41707
#define PRED2_LO_MASKf 41708
#define PRED2_METAf 41709
#define PRED2_RANGEf 41710
#define PRED3_FIELD_OFFSETf 41711
#define PRED3_HI_DATAf 41712
#define PRED3_LO_MASKf 41713
#define PRED3_METAf 41714
#define PRED3_RANGEf 41715
#define PRED4_FIELD_OFFSETf 41716
#define PRED4_HI_DATAf 41717
#define PRED4_LO_MASKf 41718
#define PRED4_METAf 41719
#define PRED4_RANGEf 41720
#define PRED5_FIELD_OFFSETf 41721
#define PRED5_HI_DATAf 41722
#define PRED5_LO_MASKf 41723
#define PRED5_METAf 41724
#define PRED5_RANGEf 41725
#define PRED6_FIELD_OFFSETf 41726
#define PRED6_HI_DATAf 41727
#define PRED6_LO_MASKf 41728
#define PRED6_METAf 41729
#define PRED6_RANGEf 41730
#define PRED7_FIELD_OFFSETf 41731
#define PRED7_HI_DATAf 41732
#define PRED7_LO_MASKf 41733
#define PRED7_METAf 41734
#define PRED7_RANGEf 41735
#define PRED8_FIELD_OFFSETf 41736
#define PRED8_HI_DATAf 41737
#define PRED8_LO_MASKf 41738
#define PRED8_METAf 41739
#define PRED8_RANGEf 41740
#define PRED9_FIELD_OFFSETf 41741
#define PRED9_HI_DATAf 41742
#define PRED9_LO_MASKf 41743
#define PRED9_METAf 41744
#define PRED9_RANGEf 41745
#define PREFETCHCTLf 41746
#define PREFETCHTHRESHf 41747
#define PREFETCH_BURST_SIZEf 41748
#define PREFETCH_ENf 41749
#define PREFETCH_OFFSETf 41750
#define PREFIX0f 41751
#define PREFIX1f 41752
#define PREFIX2f 41753
#define PREFIX3f 41754
#define PREFIX4f 41755
#define PREFIX5f 41756
#define PREFIX6f 41757
#define PREFIXES_PER_BUCKETf 41758
#define PREFIX_LENf 41759
#define PREFIX_LENGTHf 41760
#define PREMATURE_EXPORT_ENABLEf 41761
#define PREREADf 41762
#define PRESCALEf 41763
#define PRESCALERf 41764
#define PRESCALER_Gf 41765
#define PRESCALER_Wf 41766
#define PRESERVE_CPU_TAGf 41767
#define PRESERVE_DOT1Pf 41768
#define PRESERVE_DSCPf 41769
#define PRESERVE_SECTAGf 41770
#define PREV_DTYPEf 41771
#define PREV_EPOCH_STATEf 41772
#define PREV_FAILOVERf 41773
#define PREV_PAGEf 41774
#define PRGCELLCNTf 41775
#define PRGCELLCNTOf 41776
#define PRGCNTMSKf 41777
#define PRGCNTQf 41778
#define PRGCTRLCELLCNTf 41779
#define PRGCTRLCELLCNTOf 41780
#define PRGE_DATA_ENTRYf 41781
#define PRGE_DATA_INITIATE_PAR_ERRf 41782
#define PRGE_DATA_PARITY_ERR_MASKf 41783
#define PRGE_INSTRUCTION_0_INITIATE_PAR_ERRf 41784
#define PRGE_INSTRUCTION_0_PARITY_ERR_MASKf 41785
#define PRGE_INSTRUCTION_10_INITIATE_PAR_ERRf 41786
#define PRGE_INSTRUCTION_10_PARITY_ERR_MASKf 41787
#define PRGE_INSTRUCTION_11_INITIATE_PAR_ERRf 41788
#define PRGE_INSTRUCTION_11_PARITY_ERR_MASKf 41789
#define PRGE_INSTRUCTION_1_INITIATE_PAR_ERRf 41790
#define PRGE_INSTRUCTION_1_PARITY_ERR_MASKf 41791
#define PRGE_INSTRUCTION_2_INITIATE_PAR_ERRf 41792
#define PRGE_INSTRUCTION_2_PARITY_ERR_MASKf 41793
#define PRGE_INSTRUCTION_3_INITIATE_PAR_ERRf 41794
#define PRGE_INSTRUCTION_3_PARITY_ERR_MASKf 41795
#define PRGE_INSTRUCTION_4_INITIATE_PAR_ERRf 41796
#define PRGE_INSTRUCTION_4_PARITY_ERR_MASKf 41797
#define PRGE_INSTRUCTION_5_INITIATE_PAR_ERRf 41798
#define PRGE_INSTRUCTION_5_PARITY_ERR_MASKf 41799
#define PRGE_INSTRUCTION_6_INITIATE_PAR_ERRf 41800
#define PRGE_INSTRUCTION_6_PARITY_ERR_MASKf 41801
#define PRGE_INSTRUCTION_7_INITIATE_PAR_ERRf 41802
#define PRGE_INSTRUCTION_7_PARITY_ERR_MASKf 41803
#define PRGE_INSTRUCTION_8_INITIATE_PAR_ERRf 41804
#define PRGE_INSTRUCTION_8_PARITY_ERR_MASKf 41805
#define PRGE_INSTRUCTION_9_INITIATE_PAR_ERRf 41806
#define PRGE_INSTRUCTION_9_PARITY_ERR_MASKf 41807
#define PRGE_PP_PROFILEf 41808
#define PRGE_PP_PROFILE_MASKf 41809
#define PRGE_PROFILEf 41810
#define PRGE_TM_PROFILEf 41811
#define PRGE_TM_PROFILE_MASKf 41812
#define PRGE_VARf 41813
#define PRGIQMRPRTCOUNTERf 41814
#define PRGIQMRPRTCOUNTEROVERFLOWf 41815
#define PRG_CELL_CNT_AOPf 41816
#define PRG_CELL_CNT_AOSf 41817
#define PRG_CELL_CNT_APf 41818
#define PRG_CELL_CNT_ASf 41819
#define PRG_CELL_CNT_BOPf 41820
#define PRG_CELL_CNT_BOSf 41821
#define PRG_CELL_CNT_BPf 41822
#define PRG_CELL_CNT_BSf 41823
#define PRG_CNT_MSKf 41824
#define PRG_CNT_Qf 41825
#define PRG_CTRL_CELL_CNTf 41826
#define PRG_CTRL_CELL_CNT_OVFf 41827
#define PRG_IQM_RPRT_COUNTERf 41828
#define PRG_IQM_RPRT_COUNTER_OVERFLOWf 41829
#define PRIf 41830
#define PRI0f 41831
#define PRI0_BKPf 41832
#define PRI0_DROPENDPOINTf 41833
#define PRI0_DROPSTARTPOINTf 41834
#define PRI0_GRPf 41835
#define PRI0_LIMITf 41836
#define PRI0_MAPPING_COSf 41837
#define PRI0_MARKEDf 41838
#define PRI0_MAXDROPRATEf 41839
#define PRI0_XOFF_STATUSf 41840
#define PRI1f 41841
#define PRI10f 41842
#define PRI10_BKPf 41843
#define PRI10_GRPf 41844
#define PRI10_LIMITf 41845
#define PRI10_MAPPING_COSf 41846
#define PRI10_XOFF_STATUSf 41847
#define PRI11f 41848
#define PRI11_BKPf 41849
#define PRI11_GRPf 41850
#define PRI11_LIMITf 41851
#define PRI11_MAPPING_COSf 41852
#define PRI11_XOFF_STATUSf 41853
#define PRI12f 41854
#define PRI12_BKPf 41855
#define PRI12_GRPf 41856
#define PRI12_LIMITf 41857
#define PRI12_MAPPING_COSf 41858
#define PRI12_XOFF_STATUSf 41859
#define PRI13f 41860
#define PRI13_BKPf 41861
#define PRI13_GRPf 41862
#define PRI13_LIMITf 41863
#define PRI13_MAPPING_COSf 41864
#define PRI13_XOFF_STATUSf 41865
#define PRI14f 41866
#define PRI14_BKPf 41867
#define PRI14_GRPf 41868
#define PRI14_LIMITf 41869
#define PRI14_MAPPING_COSf 41870
#define PRI14_XOFF_STATUSf 41871
#define PRI15f 41872
#define PRI15_0_BKPf 41873
#define PRI15_BKPf 41874
#define PRI15_GRPf 41875
#define PRI15_LIMITf 41876
#define PRI15_MAPPING_COSf 41877
#define PRI15_XOFF_STATUSf 41878
#define PRI1_BKPf 41879
#define PRI1_GRPf 41880
#define PRI1_LIMITf 41881
#define PRI1_MAPPING_COSf 41882
#define PRI1_XOFF_STATUSf 41883
#define PRI2f 41884
#define PRI2_BKPf 41885
#define PRI2_GRPf 41886
#define PRI2_LIMITf 41887
#define PRI2_MAPPING_COSf 41888
#define PRI2_XOFF_STATUSf 41889
#define PRI3f 41890
#define PRI3_BKPf 41891
#define PRI3_GRPf 41892
#define PRI3_LIMITf 41893
#define PRI3_MAPPING_COSf 41894
#define PRI3_XOFF_STATUSf 41895
#define PRI4f 41896
#define PRI4_BKPf 41897
#define PRI4_GRPf 41898
#define PRI4_LIMITf 41899
#define PRI4_MAPPING_COSf 41900
#define PRI4_XOFF_STATUSf 41901
#define PRI5f 41902
#define PRI5_BKPf 41903
#define PRI5_GRPf 41904
#define PRI5_LIMITf 41905
#define PRI5_MAPPING_COSf 41906
#define PRI5_XOFF_STATUSf 41907
#define PRI6f 41908
#define PRI6_BKPf 41909
#define PRI6_GRPf 41910
#define PRI6_LIMITf 41911
#define PRI6_MAPPING_COSf 41912
#define PRI6_XOFF_STATUSf 41913
#define PRI7f 41914
#define PRI7_BKPf 41915
#define PRI7_GRPf 41916
#define PRI7_LIMITf 41917
#define PRI7_MAPPING_COSf 41918
#define PRI7_XOFF_STATUSf 41919
#define PRI8f 41920
#define PRI8_BKPf 41921
#define PRI8_GRPf 41922
#define PRI8_LIMITf 41923
#define PRI8_MAPPING_COSf 41924
#define PRI8_XOFF_STATUSf 41925
#define PRI9f 41926
#define PRI9_BKPf 41927
#define PRI9_GRPf 41928
#define PRI9_LIMITf 41929
#define PRI9_MAPPING_COSf 41930
#define PRI9_XOFF_STATUSf 41931
#define PRILUT_ADDRf 41932
#define PRIMARY_FAPD_ID_NOT_VALIDf 41933
#define PRIMARY_FAPD_ID_NOT_VALID_MASKf 41934
#define PRIMEf 41935
#define PRIO2COS_SELf 41936
#define PRIORITYf 41937
#define PRIORITY0_CNGf 41938
#define PRIORITY1_CNGf 41939
#define PRIORITY2_CNGf 41940
#define PRIORITY3_CNGf 41941
#define PRIORITY4_CNGf 41942
#define PRIORITY5_CNGf 41943
#define PRIORITY6_CNGf 41944
#define PRIORITY7_CNGf 41945
#define PRIORITY_BITS_MAPPING_2_FDTf 41946
#define PRIORITY_BITS_MAP_2_FDTf 41947
#define PRIORITY_BMAPf 41948
#define PRIORITY_ENf 41949
#define PRIORITY_IBP_DROP_STATEf 41950
#define PRIORITY_LEVEL_INTID_Nf 41951
#define PRIORITY_PROFILE_FCf 41952
#define PRIORITY_THRESH0f 41953
#define PRIORITY_THRESH1f 41954
#define PRIORITY_THRESH2f 41955
#define PRIORITY_THRESH3f 41956
#define PRIO_0f 41957
#define PRIO_1f 41958
#define PRIO_2f 41959
#define PRIO_3f 41960
#define PRIO_4f 41961
#define PRIO_5f 41962
#define PRIO_6f 41963
#define PRIO_7f 41964
#define PRIO_8f 41965
#define PRIO_9f 41966
#define PRIPORT_0f 41967
#define PRIPORT_1f 41968
#define PRIPORT_2f 41969
#define PRIPORT_3f 41970
#define PRIPORT_4f 41971
#define PRIPORT_5f 41972
#define PRIPORT_6f 41973
#define PRIPORT_7f 41974
#define PRIQ_IDf 41975
#define PRIQ_TRIGGEREDf 41976
#define PRIUPD1f 41977
#define PRIUPD2f 41978
#define PRIUPD3f 41979
#define PRIVATEVLANDISCARDf 41980
#define PRIVATEVLANFILTERf 41981
#define PRIVATE_VLAN_FILTERf 41982
#define PRIVATE_VLAN_INTf 41983
#define PRIVATE_VLAN_INT_MASKf 41984
#define PRIV_ACCESS_MODEf 41985
#define PRI_0f 41986
#define PRI_1f 41987
#define PRI_2f 41988
#define PRI_3f 41989
#define PRI_BITMAPf 41990
#define PRI_BKPf 41991
#define PRI_BMPf 41992
#define PRI_CNG_FNf 41993
#define PRI_CNG_MAP_PMf 41994
#define PRI_CNG_MAP_TMf 41995
#define PRI_CNG_MAP_WWf 41996
#define PRI_FIFO_OVERFLOWf 41997
#define PRI_FIFO_OVERFLOW_DISINTf 41998
#define PRI_GRPf 41999
#define PRI_MAPf 42000
#define PRI_MAPPINGf 42001
#define PRI_MAP_MEM_TMf 42002
#define PRI_MAP_PAR_ENf 42003
#define PRI_MASKf 42004
#define PRI_MODEf 42005
#define PRI_PDAf 42006
#define PRI_PGf 42007
#define PRI_PORT_SELf 42008
#define PRI_QUEUE_0f 42009
#define PRI_QUEUE_1f 42010
#define PRI_STATUSf 42011
#define PRI_STATUS_DISINTf 42012
#define PRI_STBf 42013
#define PRI_TMf 42014
#define PRI_UPD_FIFO_OVERFLOWf 42015
#define PRI_UPD_FIFO_OVERFLOW_DISINTf 42016
#define PRI_UPD_FIFO_PURGEDf 42017
#define PRI_UPD_FIFO_PURGED_DISINTf 42018
#define PRI_UPD_FIFO_UNDERRUNf 42019
#define PRI_UPD_FIFO_UNDERRUN_DISINTf 42020
#define PRI_VALUEf 42021
#define PRM_ALTO_Af 42022
#define PRM_ALTO_A_MASKf 42023
#define PRM_ALTO_Bf 42024
#define PRM_ALTO_B_MASKf 42025
#define PRM_CELL_IN_CNTf 42026
#define PRM_CELL_IN_CNT_Of 42027
#define PRM_CELL_OUT_CNTf 42028
#define PRM_CELL_OUT_CNT_Of 42029
#define PRM_CPUDATACELLFNE_A_0f 42030
#define PRM_CPUDATACELLFNE_A_0_MASKf 42031
#define PRM_CPUDATACELLFNE_A_1f 42032
#define PRM_CPUDATACELLFNE_A_1_MASKf 42033
#define PRM_CPUDATACELLFNE_B_0f 42034
#define PRM_CPUDATACELLFNE_B_0_MASKf 42035
#define PRM_CPUDATACELLFNE_B_1f 42036
#define PRM_CPUDATACELLFNE_B_1_MASKf 42037
#define PRM_CPU_DATA_CELL_Af 42038
#define PRM_CPU_DATA_CELL_Bf 42039
#define PRM_CPU_DATA_CELL_Cf 42040
#define PRM_CPU_DATA_CELL_Df 42041
#define PRM_CPU_DATA_CELL_FOA_0f 42042
#define PRM_CPU_DATA_CELL_FOA_1f 42043
#define PRM_CPU_DATA_CELL_FOB_0f 42044
#define PRM_CPU_DATA_CELL_FOB_1f 42045
#define PRM_ECC_1B_ERR_ADDRf 42046
#define PRM_ECC_1B_ERR_ADDR_VALIDf 42047
#define PRM_ECC_1B_ERR_CNTf 42048
#define PRM_ECC_1B_ERR_CNT_OVERFLOWf 42049
#define PRM_ECC_1B_ERR_INTf 42050
#define PRM_ECC_1B_ERR_INT_MASKf 42051
#define PRM_ECC_2B_ERR_ADDRf 42052
#define PRM_ECC_2B_ERR_ADDR_VALIDf 42053
#define PRM_ECC_2B_ERR_CNTf 42054
#define PRM_ECC_2B_ERR_CNT_OVERFLOWf 42055
#define PRM_ECC_2B_ERR_INTf 42056
#define PRM_ECC_2B_ERR_INT_MASKf 42057
#define PRM_ERROR_FILTER_CNTf 42058
#define PRM_ERROR_FILTER_CNT_Of 42059
#define PRM_FDRA_FILRTER_DROPP_INT_Af 42060
#define PRM_FDRA_FILRTER_DROPP_INT_A_MASKf 42061
#define PRM_FDRA_FILRTER_DROPP_INT_Bf 42062
#define PRM_FDRA_FILRTER_DROPP_INT_B_MASKf 42063
#define PRM_FDRA_IFMA_ECC_1B_ERR_MASKf 42064
#define PRM_FDRA_IFMA_ECC_2B_ERR_MASKf 42065
#define PRM_FDRA_IFMB_ECC_1B_ERR_MASKf 42066
#define PRM_FDRA_IFMB_ECC_2B_ERR_MASKf 42067
#define PRM_FDRA_ITMA_ECC_1B_ERR_MASKf 42068
#define PRM_FDRA_ITMA_ECC_2B_ERR_MASKf 42069
#define PRM_FDRA_ITMA_INITIATE_ECC_1B_ERRf 42070
#define PRM_FDRA_ITMA_INITIATE_ECC_2B_ERRf 42071
#define PRM_FDRA_ITMB_ECC_1B_ERR_MASKf 42072
#define PRM_FDRA_ITMB_ECC_2B_ERR_MASKf 42073
#define PRM_FDRA_ITMB_INITIATE_ECC_1B_ERRf 42074
#define PRM_FDRA_ITMB_INITIATE_ECC_2B_ERRf 42075
#define PRM_FDRA_OUT_OF_SYNCf 42076
#define PRM_FDRA_OUT_OF_SYNC_MASKf 42077
#define PRM_FDRA_UN_EXP_CELLf 42078
#define PRM_FDRB_FILRTER_DROPP_INT_Af 42079
#define PRM_FDRB_FILRTER_DROPP_INT_A_MASKf 42080
#define PRM_FDRB_FILRTER_DROPP_INT_Bf 42081
#define PRM_FDRB_FILRTER_DROPP_INT_B_MASKf 42082
#define PRM_FDRB_IFMA_ECC_1B_ERR_MASKf 42083
#define PRM_FDRB_IFMA_ECC_2B_ERR_MASKf 42084
#define PRM_FDRB_IFMB_ECC_1B_ERR_MASKf 42085
#define PRM_FDRB_IFMB_ECC_2B_ERR_MASKf 42086
#define PRM_FDRB_ITMA_ECC_1B_ERR_MASKf 42087
#define PRM_FDRB_ITMA_ECC_2B_ERR_MASKf 42088
#define PRM_FDRB_ITMA_INITIATE_ECC_1B_ERRf 42089
#define PRM_FDRB_ITMA_INITIATE_ECC_2B_ERRf 42090
#define PRM_FDRB_ITMB_ECC_1B_ERR_MASKf 42091
#define PRM_FDRB_ITMB_ECC_2B_ERR_MASKf 42092
#define PRM_FDRB_ITMB_INITIATE_ECC_1B_ERRf 42093
#define PRM_FDRB_ITMB_INITIATE_ECC_2B_ERRf 42094
#define PRM_FDRB_OUT_OF_SYNCf 42095
#define PRM_FDRB_OUT_OF_SYNC_MASKf 42096
#define PRM_FDRB_UN_EXP_CELLf 42097
#define PRM_FDR_ADESCCNTO_Af 42098
#define PRM_FDR_ADESCCNTO_Bf 42099
#define PRM_FDR_OUTPUT_OUT_OF_SYNCf 42100
#define PRM_FDR_OUTPUT_OUT_OF_SYNC_MASKf 42101
#define PRM_IFMAFO_Af 42102
#define PRM_IFMAFO_A_MASKf 42103
#define PRM_IFMAFO_Bf 42104
#define PRM_IFMAFO_B_MASKf 42105
#define PRM_IFMBFO_Af 42106
#define PRM_IFMBFO_A_MASKf 42107
#define PRM_IFMBFO_Bf 42108
#define PRM_IFMBFO_B_MASKf 42109
#define PRM_LINK_N_FIFO_STATUSf 42110
#define PRM_MAX_IFMAFFDRAf 42111
#define PRM_MAX_IFMAFFDRBf 42112
#define PRM_MAX_IFMBFFDRAf 42113
#define PRM_MAX_IFMBFFDRBf 42114
#define PRM_MAX_IFMFA_NUM_FDRAf 42115
#define PRM_MAX_IFMFA_NUM_FDRBf 42116
#define PRM_MAX_IFMFB_NUM_FDRAf 42117
#define PRM_MAX_IFMFB_NUM_FDRBf 42118
#define PRM_MFMA_ECC_1B_ERR_MASKf 42119
#define PRM_MFMA_ECC_2B_ERR_MASKf 42120
#define PRM_MFMA_INITIATE_ECC_1B_ERRf 42121
#define PRM_MFMA_INITIATE_ECC_2B_ERRf 42122
#define PRM_MFMB_ECC_1B_ERR_MASKf 42123
#define PRM_MFMB_ECC_2B_ERR_MASKf 42124
#define PRM_MFMB_INITIATE_ECC_1B_ERRf 42125
#define PRM_MFMB_INITIATE_ECC_2B_ERRf 42126
#define PRM_MTMA_ECC_1B_ERR_MASKf 42127
#define PRM_MTMA_ECC_2B_ERR_MASKf 42128
#define PRM_MTMA_INITIATE_ECC_1B_ERRf 42129
#define PRM_MTMA_INITIATE_ECC_2B_ERRf 42130
#define PRM_MTMB_ECC_1B_ERR_MASKf 42131
#define PRM_MTMB_ECC_2B_ERR_MASKf 42132
#define PRM_MTMB_INITIATE_ECC_1B_ERRf 42133
#define PRM_MTMB_INITIATE_ECC_2B_ERRf 42134
#define PRM_PRG_CELL_CNTf 42135
#define PRM_PRG_CELL_CNT_Of 42136
#define PROBTHf 42137
#define PROB_SIGNALSf 42138
#define PROB_THf 42139
#define PROCEDURE_ETHERNET_DEFAULTf 42140
#define PROCESSING_CODEf 42141
#define PROCESSING_PROFILEf 42142
#define PROCESSOR0_ENDIANESSf 42143
#define PROCESSOR1_ENDIANESSf 42144
#define PROCESSOR_SELf 42145
#define PROCESS_LOOPED_BITf 42146
#define PROCESS_VARIABLE_PREAMBLEf 42147
#define PROC_ACCESS_PHYSICALf 42148
#define PROC_ACCESS_RAWf 42149
#define PROC_PORT_IDf 42150
#define PROC_PORT_SEGMENTf 42151
#define PROD_CFGf 42152
#define PROD_CFG_VLDf 42153
#define PROFILEf 42154
#define PROFILEINDEX0f 42155
#define PROFILEINDEX1f 42156
#define PROFILEINDEX2f 42157
#define PROFILEINDEX3f 42158
#define PROFILEPOINTERf 42159
#define PROFILE_0f 42160
#define PROFILE_0_MEP_RDI_UPDATE_LOC_CLEAR_ENf 42161
#define PROFILE_0_MEP_RDI_UPDATE_LOC_ENf 42162
#define PROFILE_0_MEP_RDI_UPDATE_RX_ENf 42163
#define PROFILE_0_PUNT_ENABLEf 42164
#define PROFILE_0_PUNT_RATEf 42165
#define PROFILE_0_RX_STATE_UPDATE_ENf 42166
#define PROFILE_0_SCAN_STATE_UPDATE_ENf 42167
#define PROFILE_1f 42168
#define PROFILE_1_MEP_RDI_UPDATE_LOC_CLEAR_ENf 42169
#define PROFILE_1_MEP_RDI_UPDATE_LOC_ENf 42170
#define PROFILE_1_MEP_RDI_UPDATE_RX_ENf 42171
#define PROFILE_1_PUNT_ENABLEf 42172
#define PROFILE_1_PUNT_RATEf 42173
#define PROFILE_1_RX_STATE_UPDATE_ENf 42174
#define PROFILE_1_SCAN_STATE_UPDATE_ENf 42175
#define PROFILE_2f 42176
#define PROFILE_2_MEP_RDI_UPDATE_LOC_CLEAR_ENf 42177
#define PROFILE_2_MEP_RDI_UPDATE_LOC_ENf 42178
#define PROFILE_2_MEP_RDI_UPDATE_RX_ENf 42179
#define PROFILE_2_PUNT_ENABLEf 42180
#define PROFILE_2_PUNT_RATEf 42181
#define PROFILE_2_RX_STATE_UPDATE_ENf 42182
#define PROFILE_2_SCAN_STATE_UPDATE_ENf 42183
#define PROFILE_3f 42184
#define PROFILE_3_MEP_RDI_UPDATE_LOC_CLEAR_ENf 42185
#define PROFILE_3_MEP_RDI_UPDATE_LOC_ENf 42186
#define PROFILE_3_MEP_RDI_UPDATE_RX_ENf 42187
#define PROFILE_3_PUNT_ENABLEf 42188
#define PROFILE_3_PUNT_RATEf 42189
#define PROFILE_3_RX_STATE_UPDATE_ENf 42190
#define PROFILE_3_SCAN_STATE_UPDATE_ENf 42191
#define PROFILE_4f 42192
#define PROFILE_5f 42193
#define PROFILE_6f 42194
#define PROFILE_7f 42195
#define PROFILE_IDf 42196
#define PROFILE_INDEXf 42197
#define PROFILE_POINTERf 42198
#define PROFILE_POINTER_0f 42199
#define PROFILE_POINTER_1f 42200
#define PROFILE_POINTER_2f 42201
#define PROFILE_POINTER_3f 42202
#define PROFILE_POINTER_4f 42203
#define PROFILE_POINTER_5f 42204
#define PROFILE_POINTER_6f 42205
#define PROFILE_POINTER_7f 42206
#define PROFILE_PTRf 42207
#define PROFILE_SETf 42208
#define PROFILE_TABLE_TMf 42209
#define PROF_0_DMM_RATEf 42210
#define PROF_0_LMM_DA_OUI_PROFILEf 42211
#define PROF_0_LMM_RATEf 42212
#define PROF_0_PIGGYBACK_LMf 42213
#define PROF_0_RDI_GEN_METHODf 42214
#define PROF_10_DMM_RATEf 42215
#define PROF_10_LMM_DA_OUI_PROFILEf 42216
#define PROF_10_LMM_RATEf 42217
#define PROF_10_PIGGYBACK_LMf 42218
#define PROF_10_RDI_GEN_METHODf 42219
#define PROF_11_DMM_RATEf 42220
#define PROF_11_LMM_DA_OUI_PROFILEf 42221
#define PROF_11_LMM_RATEf 42222
#define PROF_11_PIGGYBACK_LMf 42223
#define PROF_11_RDI_GEN_METHODf 42224
#define PROF_12_DMM_RATEf 42225
#define PROF_12_LMM_DA_OUI_PROFILEf 42226
#define PROF_12_LMM_RATEf 42227
#define PROF_12_PIGGYBACK_LMf 42228
#define PROF_12_RDI_GEN_METHODf 42229
#define PROF_13_DMM_RATEf 42230
#define PROF_13_LMM_DA_OUI_PROFILEf 42231
#define PROF_13_LMM_RATEf 42232
#define PROF_13_PIGGYBACK_LMf 42233
#define PROF_13_RDI_GEN_METHODf 42234
#define PROF_14_DMM_RATEf 42235
#define PROF_14_LMM_DA_OUI_PROFILEf 42236
#define PROF_14_LMM_RATEf 42237
#define PROF_14_PIGGYBACK_LMf 42238
#define PROF_14_RDI_GEN_METHODf 42239
#define PROF_15_DMM_RATEf 42240
#define PROF_15_LMM_DA_OUI_PROFILEf 42241
#define PROF_15_LMM_RATEf 42242
#define PROF_15_PIGGYBACK_LMf 42243
#define PROF_15_RDI_GEN_METHODf 42244
#define PROF_1_DMM_RATEf 42245
#define PROF_1_LMM_DA_OUI_PROFILEf 42246
#define PROF_1_LMM_RATEf 42247
#define PROF_1_PIGGYBACK_LMf 42248
#define PROF_1_RDI_GEN_METHODf 42249
#define PROF_2_DMM_RATEf 42250
#define PROF_2_LMM_DA_OUI_PROFILEf 42251
#define PROF_2_LMM_RATEf 42252
#define PROF_2_PIGGYBACK_LMf 42253
#define PROF_2_RDI_GEN_METHODf 42254
#define PROF_3_DMM_RATEf 42255
#define PROF_3_LMM_DA_OUI_PROFILEf 42256
#define PROF_3_LMM_RATEf 42257
#define PROF_3_PIGGYBACK_LMf 42258
#define PROF_3_RDI_GEN_METHODf 42259
#define PROF_4_DMM_RATEf 42260
#define PROF_4_LMM_DA_OUI_PROFILEf 42261
#define PROF_4_LMM_RATEf 42262
#define PROF_4_PIGGYBACK_LMf 42263
#define PROF_4_RDI_GEN_METHODf 42264
#define PROF_5_DMM_RATEf 42265
#define PROF_5_LMM_DA_OUI_PROFILEf 42266
#define PROF_5_LMM_RATEf 42267
#define PROF_5_PIGGYBACK_LMf 42268
#define PROF_5_RDI_GEN_METHODf 42269
#define PROF_6_DMM_RATEf 42270
#define PROF_6_LMM_DA_OUI_PROFILEf 42271
#define PROF_6_LMM_RATEf 42272
#define PROF_6_PIGGYBACK_LMf 42273
#define PROF_6_RDI_GEN_METHODf 42274
#define PROF_7_DMM_RATEf 42275
#define PROF_7_LMM_DA_OUI_PROFILEf 42276
#define PROF_7_LMM_RATEf 42277
#define PROF_7_PIGGYBACK_LMf 42278
#define PROF_7_RDI_GEN_METHODf 42279
#define PROF_8_DMM_RATEf 42280
#define PROF_8_LMM_DA_OUI_PROFILEf 42281
#define PROF_8_LMM_RATEf 42282
#define PROF_8_PIGGYBACK_LMf 42283
#define PROF_8_RDI_GEN_METHODf 42284
#define PROF_9_DMM_RATEf 42285
#define PROF_9_LMM_DA_OUI_PROFILEf 42286
#define PROF_9_LMM_RATEf 42287
#define PROF_9_PIGGYBACK_LMf 42288
#define PROF_9_RDI_GEN_METHODf 42289
#define PROGf 42290
#define PROGEDITORVALUEf 42291
#define PROGFAILf 42292
#define PROGINf 42293
#define PROGOKf 42294
#define PROGRAMf 42295
#define PROGRAM00f 42296
#define PROGRAM01f 42297
#define PROGRAM10f 42298
#define PROGRAM11f 42299
#define PROGRAMADDRESSf 42300
#define PROGRAMINDEXf 42301
#define PROGRAMMABLE_FRAME_LIST_FLAGf 42302
#define PROGRAMMEMINDEXf 42303
#define PROGRAMSELECTIONMAP0f 42304
#define PROGRAMSELECTIONMAP1f 42305
#define PROGRAMSELECTIONMAP2f 42306
#define PROGRAMSELECTIONMAP3f 42307
#define PROGRAMSELECTIONMAP4f 42308
#define PROGRAMSELECTIONMAP5f 42309
#define PROGRAMSELECTIONMAP6f 42310
#define PROGRAMSELECTIONMAP7f 42311
#define PROGRAMTRANSLATIONPROFILEf 42312
#define PROGRAM_ADDRESSf 42313
#define PROGRAM_COUNTERf 42314
#define PROGRAM_GEN_VARf 42315
#define PROGRAM_KEY_GEN_VARf 42316
#define PROGRAM_KEY_GEN_VAR_INITIATE_PAR_ERRf 42317
#define PROGRAM_KEY_GEN_VAR_PARITY_ERR_MASKf 42318
#define PROGRAM_MEM_INDEXf 42319
#define PROGRAM_PAGE_COMPLETEf 42320
#define PROGRAM_POINTERf 42321
#define PROGRAM_SELECTION_PROFILEf 42322
#define PROGRAM_VARf 42323
#define PROGRAM_VERIFY_FLAGf 42324
#define PROGSELf 42325
#define PROGVERIFYFLAGf 42326
#define PROG_BITf 42327
#define PROG_BIT_Sf 42328
#define PROG_BLOCKEDf 42329
#define PROG_CACHE_TR_OPCODEf 42330
#define PROG_DATAf 42331
#define PROG_DIV_CTRLf 42332
#define PROG_DOZEN_SERDES_PLLDIV_CTRL_DEFf 42333
#define PROG_IDf 42334
#define PROG_ID_DATAMASKf 42335
#define PROG_ID_VALUEf 42336
#define PROG_MASKf 42337
#define PROG_NOT_CONFIGUREDf 42338
#define PROG_NOT_CONFIGURED_DISINTf 42339
#define PROG_ODD_PLANE_OPCODEf 42340
#define PROG_RESISTERf 42341
#define PROG_RESISTORf 42342
#define PROG_THP_HYS_ENf 42343
#define PROG_THP_INDf 42344
#define PROG_THP_OEBf 42345
#define PROG_THP_PDNf 42346
#define PROG_THP_PUPf 42347
#define PROG_THP_SEL0f 42348
#define PROG_THP_SEL1f 42349
#define PROG_THP_SEL2f 42350
#define PROG_THP_SRCf 42351
#define PROG_TOO_LONGf 42352
#define PROG_TOO_LONG_DISINTf 42353
#define PROG_TR_OPCODEf 42354
#define PROHIBITED_DOT1Pf 42355
#define PROMISCOUS_MODEf 42356
#define PROMIS_ENf 42357
#define PROPERTY_ENABLEf 42358
#define PROPERTY_INDEX_SIZEf 42359
#define PROPERTY_INDEX_STARTf 42360
#define PROPERTY_SEGMENTf 42361
#define PROTf 42362
#define PROTECTEDf 42363
#define PROTECTIONPOINTERf 42364
#define PROTECTION_DATA_DROPf 42365
#define PROTECTION_DATA_DROP_TOCPUf 42366
#define PROTECTION_PACKET_DROPPED_EVENTS_COUNTf 42367
#define PROTECTION_PACKET_EDIT_PROGRAMf 42368
#define PROTECTION_PACKET_HEADERf 42369
#define PROTECTION_PACKET_HEADER_NUM_OF_BYTESf 42370
#define PROTECTION_PATHf 42371
#define PROTECTION_POINTERf 42372
#define PROTECTION_SWITCHING_DROP_OVERIDEf 42373
#define PROTECT_FRAMEf 42374
#define PROTOCOLf 42375
#define PROTOCOL0f 42376
#define PROTOCOL1f 42377
#define PROTOCOLPROFILEf 42378
#define PROTOCOL_8021Xf 42379
#define PROTOCOL_IDf 42380
#define PROTOCOL_LAYERf 42381
#define PROTOCOL_MASKf 42382
#define PROTOCOL_PKTf 42383
#define PROTOCOL_PKT_DROPf 42384
#define PROTOCOL_PKT_DROP_DISINTf 42385
#define PROTOCOL_PKT_DROP_SELf 42386
#define PROTOCOL_PKT_INDEXf 42387
#define PROTOCOL_PKT_INDEX_PRECEDENCE_MODEf 42388
#define PROTOCOL_PROFILEf 42389
#define PROTOCOL_SIZEf 42390
#define PROTOCOL_TRAPS_PROFILEf 42391
#define PROT_GROUPf 42392
#define PROT_MODEf 42393
#define PROT_NEXT_HOP_INDEXf 42394
#define PROT_NHI_PAR_ERRf 42395
#define PROT_NHI_PMf 42396
#define PROT_NHI_TMf 42397
#define PROT_TYPEf 42398
#define PROXY__CLASS_IDf 42399
#define PROXY__DVPf 42400
#define PROXY__DVP_VALIDf 42401
#define PROXY__EH_QUEUE_TAGf 42402
#define PROXY__EH_TAG_TYPEf 42403
#define PROXY__EH_TMf 42404
#define PROXY__ETAG_DEf 42405
#define PROXY__ETAG_DOT1P_MAPPING_PTRf 42406
#define PROXY__ETAG_PCPf 42407
#define PROXY__ETAG_PCP_DE_SOURCEf 42408
#define PROXY__FLEX_CTR_BASE_COUNTER_IDXf 42409
#define PROXY__FLEX_CTR_OFFSET_MODEf 42410
#define PROXY__FLEX_CTR_POOL_NUMBERf 42411
#define PROXY__HG_ADD_SYS_RSVD_VIDf 42412
#define PROXY__HG_CHANGE_DESTINATIONf 42413
#define PROXY__HG_HDR_SELf 42414
#define PROXY__HG_L3_OVERRIDEf 42415
#define PROXY__HG_LEARN_OVERRIDEf 42416
#define PROXY__HG_MC_DST_MODIDf 42417
#define PROXY__HG_MC_DST_PORT_NUMf 42418
#define PROXY__HG_MODIFY_ENABLEf 42419
#define PROXY__INTF_NUMf 42420
#define PROXY__MAC_DA_PROFILE_INDEXf 42421
#define PROXY__RESERVEDf 42422
#define PROXY__RESERVED_0f 42423
#define PROXY__RESERVED_1f 42424
#define PROXY__RESERVED_2f 42425
#define PROXY__RESERVED_3f 42426
#define PROXY__RESERVED_4f 42427
#define PROXY__RSVD_DVPf 42428
#define PROXY__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 42429
#define PROXY__RSVD_FLEX_CTR_POOL_NUMBERf 42430
#define PROXY__RSVD_MAC_DA_PROFILE_INDEXf 42431
#define PROXY__USE_VINTF_CTR_IDXf 42432
#define PROXY__VINTF_CTR_IDXf 42433
#define PROXY__VNTAG_ACTIONSf 42434
#define PROXY__VNTAG_DST_VIFf 42435
#define PROXY__VNTAG_FORCE_Lf 42436
#define PROXY__VNTAG_Pf 42437
#define PRPSOPCNTOVFINTf 42438
#define PRP_SOP_CNTf 42439
#define PRP_SOP_CNT_OVFf 42440
#define PRP_SOP_IN_MOPf 42441
#define PRP_SOP_IN_MOP_MASKf 42442
#define PRRf 42443
#define PRSf 42444
#define PRSCf 42445
#define PRSRINTERRUPTf 42446
#define PRSRINTERRUPTMASKf 42447
#define PRT_ENABLEf 42448
#define PRUNE_CPU_COSf 42449
#define PRUNE_ENABLEf 42450
#define PRUNE_ENABLE_BITMAPf 42451
#define PRUNE_TOCPUf 42452
#define PSf 42453
#define PSDD_PAR_ERRORf 42454
#define PSDD_PAR_ERROR_INITf 42455
#define PSDD_PAR_ERROR_MASKf 42456
#define PSDT_PAR_ERRORf 42457
#define PSDT_PAR_ERROR_INITf 42458
#define PSDT_PAR_ERROR_MASKf 42459
#define PSIG0f 42460
#define PSIG1f 42461
#define PSIG2f 42462
#define PSIG3f 42463
#define PSIG4f 42464
#define PSMf 42465
#define PSMVDDf 42466
#define PSM_DCM_0f 42467
#define PSM_DCM_1f 42468
#define PSM_DCM_2f 42469
#define PSM_DCM_3f 42470
#define PSM_DCM_4f 42471
#define PSM_DCM_5f 42472
#define PSM_DCM_6f 42473
#define PSM_DCM_7f 42474
#define PSM_PM_0f 42475
#define PSM_PM_1f 42476
#define PSM_PM_2f 42477
#define PSM_PM_3f 42478
#define PSM_PM_4f 42479
#define PSM_PM_5f 42480
#define PSM_PM_6f 42481
#define PSM_PM_7f 42482
#define PSM_RAM0_DCMf 42483
#define PSM_RAM0_PMf 42484
#define PSM_RAM0_TMf 42485
#define PSM_RAM1_DCMf 42486
#define PSM_RAM1_PMf 42487
#define PSM_RAM1_TMf 42488
#define PSM_RAM2_DCMf 42489
#define PSM_RAM2_PMf 42490
#define PSM_RAM2_TMf 42491
#define PSM_RAM3_DCMf 42492
#define PSM_RAM3_PMf 42493
#define PSM_RAM3_TMf 42494
#define PSM_RAM4_DCMf 42495
#define PSM_RAM4_PMf 42496
#define PSM_RAM4_TMf 42497
#define PSM_RAM5_DCMf 42498
#define PSM_RAM5_PMf 42499
#define PSM_RAM5_TMf 42500
#define PSM_RAM6_DCMf 42501
#define PSM_RAM6_PMf 42502
#define PSM_RAM6_TMf 42503
#define PSM_RAM7_DCMf 42504
#define PSM_RAM7_PMf 42505
#define PSM_RAM7_TMf 42506
#define PSM_TM_0f 42507
#define PSM_TM_1f 42508
#define PSM_TM_2f 42509
#define PSM_TM_3f 42510
#define PSM_TM_4f 42511
#define PSM_TM_5f 42512
#define PSM_TM_6f 42513
#define PSM_TM_7f 42514
#define PSM_VDDf 42515
#define PSSf 42516
#define PSSCf 42517
#define PSST_PAR_ERRORf 42518
#define PSST_PAR_ERROR_INITf 42519
#define PSST_PAR_ERROR_MASKf 42520
#define PSW_PAR_ERRORf 42521
#define PSW_PAR_ERROR_INITf 42522
#define PSW_PAR_ERROR_MASKf 42523
#define PS_1P_PRIORITY_MODE_BITMAPf 42524
#define PS_2P_PRIORITY_MODE_BITMAPf 42525
#define PS_MODEf 42526
#define PTf 42527
#define PT0_RESET_Nf 42528
#define PT1_RESET_Nf 42529
#define PT2PT_ENf 42530
#define PTABLE_TMf 42531
#define PTAP_ADJf 42532
#define PTC_INFO_INITIATE_PAR_ERRf 42533
#define PTC_INFO_PARITY_ERR_MASKf 42534
#define PTC_INFO_PMF_INITIATE_PAR_ERRf 42535
#define PTC_INFO_PMF_PARITY_ERR_MASKf 42536
#define PTC_KEY_GEN_VARf 42537
#define PTC_KEY_GEN_VAR_INITIATE_PAR_ERRf 42538
#define PTC_KEY_GEN_VAR_PARITY_ERR_MASKf 42539
#define PTC_OUTER_HEADER_STARTf 42540
#define PTC_PARSER_PROGRAM_POINTER_CONFIG_INITIATE_PAR_ERRf 42541
#define PTC_PARSER_PROGRAM_POINTER_CONFIG_PARITY_ERR_MASKf 42542
#define PTC_PFQ_0_CONFIG_INITIATE_PAR_ERRf 42543
#define PTC_PFQ_0_CONFIG_PARITY_ERR_MASKf 42544
#define PTC_PROFILEf 42545
#define PTC_PROFILE_MASKf 42546
#define PTC_SYS_PORT_CONFIG_INITIATE_PAR_ERRf 42547
#define PTC_SYS_PORT_CONFIG_PARITY_ERR_MASKf 42548
#define PTC_TT_PROFILEf 42549
#define PTC_TT_PROFILE_MASKf 42550
#define PTC_VIRTUAL_PORT_CONFIG_INITIATE_PAR_ERRf 42551
#define PTC_VIRTUAL_PORT_CONFIG_PARITY_ERR_MASKf 42552
#define PTC_VT_PROFILEf 42553
#define PTC_VT_PROFILE_MASKf 42554
#define PTE0_END_ADDRf 42555
#define PTE0_FORCE_ERRORf 42556
#define PTE0_PAGE_FIFO_ASSERTED_FCf 42557
#define PTE0_PAGE_RD_TRACE_STATUSf 42558
#define PTE0_PAUSE_THRESHf 42559
#define PTE0_RD_REQ_CNTf 42560
#define PTE0_RD_RESP_PAUSE_SEENf 42561
#define PTE0_START_ADDRf 42562
#define PTE1_END_ADDRf 42563
#define PTE1_FORCE_ERRORf 42564
#define PTE1_PAGE_FIFO_ASSERTED_FCf 42565
#define PTE1_PAGE_RD_TRACE_STATUSf 42566
#define PTE1_PAUSE_THRESHf 42567
#define PTE1_RD_REQ_CNTf 42568
#define PTE1_RD_RESP_PAUSE_SEENf 42569
#define PTE1_START_ADDRf 42570
#define PTE2_END_ADDRf 42571
#define PTE2_FORCE_ERRORf 42572
#define PTE2_PAGE_FIFO_ASSERTED_FCf 42573
#define PTE2_PAGE_RD_TRACE_STATUSf 42574
#define PTE2_PAUSE_THRESHf 42575
#define PTE2_RD_REQ_CNTf 42576
#define PTE2_RD_RESP_PAUSE_SEENf 42577
#define PTE2_START_ADDRf 42578
#define PTE_PAGE_FIFO_0f 42579
#define PTE_PAGE_FIFO_0_OVERFLOWf 42580
#define PTE_PAGE_FIFO_0_OVERFLOW_DISINTf 42581
#define PTE_PAGE_FIFO_1f 42582
#define PTE_PAGE_FIFO_1_OVERFLOWf 42583
#define PTE_PAGE_FIFO_1_OVERFLOW_DISINTf 42584
#define PTE_PAGE_FIFO_2f 42585
#define PTE_PAGE_FIFO_2_OVERFLOWf 42586
#define PTE_PAGE_FIFO_2_OVERFLOW_DISINTf 42587
#define PTE_PAGE_FIFO_CTRL_CORRECTED_ERRORf 42588
#define PTE_PAGE_FIFO_CTRL_CORRECTED_ERROR_DISINTf 42589
#define PTE_PAGE_FIFO_CTRL_DISABLE_ECCf 42590
#define PTE_PAGE_FIFO_CTRL_ECC_CORRUPTf 42591
#define PTE_PAGE_FIFO_CTRL_ERROR_ADDRf 42592
#define PTE_PAGE_FIFO_CTRL_UNCORRECTED_ERRORf 42593
#define PTE_PAGE_FIFO_CTRL_UNCORRECTED_ERROR_DISINTf 42594
#define PTE_PAGE_FIFO_DATA_CORRECTED_ERRORf 42595
#define PTE_PAGE_FIFO_DATA_CORRECTED_ERROR_DISINTf 42596
#define PTE_PAGE_FIFO_DATA_DISABLE_ECCf 42597
#define PTE_PAGE_FIFO_DATA_ECC_CORRUPTf 42598
#define PTE_PAGE_FIFO_DATA_ERROR_ADDRf 42599
#define PTE_PAGE_FIFO_DATA_ERROR_BANKf 42600
#define PTE_PAGE_FIFO_DATA_UNCORRECTED_ERRORf 42601
#define PTE_PAGE_FIFO_DATA_UNCORRECTED_ERROR_DISINTf 42602
#define PTE_PAGE_FIFO_INIT_DONEf 42603
#define PTE_PAGE_FIFO_TMf 42604
#define PTMDBGREQf 42605
#define PTMEXTINf 42606
#define PTMEXTOUTf 42607
#define PTMIDLENACKf 42608
#define PTMTRIGGERf 42609
#define PTPCLOCKPDf 42610
#define PTPDELTAEACHMALCLOCKf 42611
#define PTPDELTAEACHPTPCLOCKf 42612
#define PTPGTIMERMODEf 42613
#define PTPPAUSELOCALTIMERf 42614
#define PTPRXSATURATEENf 42615
#define PTPRXTSLCBIASf 42616
#define PTPRX_1588_STAMPINGENf 42617
#define PTPRX_1588_UDPCLRCSENf 42618
#define PTPRX_1588_UDPSTAMPINGENf 42619
#define PTPRX_1588_UDPVLAN1_STAMPINGENf 42620
#define PTPRX_1588_UDPVLAN2_STAMPINGENf 42621
#define PTPRX_1588_VLAN1_STAMPINGENf 42622
#define PTPRX_1588_VLAN2_STAMPINGENf 42623
#define PTPSTAMPINGRESETf 42624
#define PTPSYNCPDf 42625
#define PTPTSLCFORCESYNCf 42626
#define PTPTSLCRESETf 42627
#define PTPTSLCRESETLOADf 42628
#define PTPTSLCSYNCENf 42629
#define PTPTXSATURATEENf 42630
#define PTPTXTSLCBIASf 42631
#define PTPTX_1588_STAMPINGENf 42632
#define PTPTX_1588_UDPCLRCSENf 42633
#define PTPTX_1588_UDPSTAMPINGENf 42634
#define PTPTX_1588_UDPVLAN1_STAMPINGENf 42635
#define PTPTX_1588_UDPVLAN2_STAMPINGENf 42636
#define PTPTX_1588_VLAN1_STAMPINGENf 42637
#define PTPTX_1588_VLAN2_STAMPINGENf 42638
#define PTP_1588_STAMPTIMERENf 42639
#define PTP_LABEL_RANGE_INDEX_1f 42640
#define PTP_LABEL_RANGE_INDEX_2f 42641
#define PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_ENf 42642
#define PTP_LABEL_RANGE_PROFILE_TABLE_PAR_ERRf 42643
#define PTP_LABEL_RANGE_PROFILE_TABLE_TMf 42644
#define PTRf 42645
#define PTR0f 42646
#define PTR1f 42647
#define PTR_0f 42648
#define PTR_1f 42649
#define PTR_2f 42650
#define PTR_3f 42651
#define PTR_DONEf 42652
#define PTR_INFO0f 42653
#define PTR_INFO1f 42654
#define PTR_RANGEf 42655
#define PTSRESETf 42656
#define PTS_RESETf 42657
#define PT_DO_INITf 42658
#define PT_ENABLEf 42659
#define PT_HPTE_DQUEUE_TMf 42660
#define PT_HPTE_EGRESS_BASE_QUEUEf 42661
#define PT_HPTE_EGRESS_HI_PRI_QUEUE_EN0f 42662
#define PT_HPTE_EGRESS_HI_PRI_QUEUE_EN1f 42663
#define PT_HPTE_EGRESS_PORT0_HIPRI_QUEUE_CAPf 42664
#define PT_HPTE_EGRESS_PORT0_HIPRI_QUEUE_ENf 42665
#define PT_HPTE_EGRESS_PORT0_HIPRI_QUEUE_IDf 42666
#define PT_HPTE_EGRESS_PORT1_HIPRI_QUEUE_CAPf 42667
#define PT_HPTE_EGRESS_PORT1_HIPRI_QUEUE_ENf 42668
#define PT_HPTE_EGRESS_PORT1_HIPRI_QUEUE_IDf 42669
#define PT_HPTE_EGRESS_PORT2_HIPRI_QUEUE_CAPf 42670
#define PT_HPTE_EGRESS_PORT2_HIPRI_QUEUE_ENf 42671
#define PT_HPTE_EGRESS_PORT2_HIPRI_QUEUE_IDf 42672
#define PT_HPTE_EGRESS_QUEUE_RANGEf 42673
#define PT_HPTE_EGRESS_REDIRECTION_QUEUE_EN0f 42674
#define PT_HPTE_EGRESS_REDIRECTION_QUEUE_EN1f 42675
#define PT_HPTE_EGRESS_REDIRECTION_QUEUE_ID0f 42676
#define PT_HPTE_EGRESS_REDIRECTION_QUEUE_ID1f 42677
#define PT_HPTE_EG_DEQ_RESPONSE_TMf 42678
#define PT_HPTE_EG_OVERFLOW_QIDf 42679
#define PT_HPTE_EG_PORT_ENf 42680
#define PT_HPTE_EG_QM_PREFETCH_TMf 42681
#define PT_HPTE_IG_DEQ_RESPONSE_TMf 42682
#define PT_HPTE_IG_OVERFLOW_QIDf 42683
#define PT_HPTE_IG_PORT_ENf 42684
#define PT_HPTE_IG_QM_PREFETCH_TMf 42685
#define PT_HPTE_INGRESS_BASE_QUEUEf 42686
#define PT_HPTE_INGRESS_HI_PRI_QUEUE_EN0f 42687
#define PT_HPTE_INGRESS_HI_PRI_QUEUE_EN1f 42688
#define PT_HPTE_INGRESS_PORT0_HIPRI_QUEUE_CAPf 42689
#define PT_HPTE_INGRESS_PORT0_HIPRI_QUEUE_ENf 42690
#define PT_HPTE_INGRESS_PORT0_HIPRI_QUEUE_IDf 42691
#define PT_HPTE_INGRESS_PORT1_HIPRI_QUEUE_CAPf 42692
#define PT_HPTE_INGRESS_PORT1_HIPRI_QUEUE_ENf 42693
#define PT_HPTE_INGRESS_PORT1_HIPRI_QUEUE_IDf 42694
#define PT_HPTE_INGRESS_PORT2_HIPRI_QUEUE_CAPf 42695
#define PT_HPTE_INGRESS_PORT2_HIPRI_QUEUE_ENf 42696
#define PT_HPTE_INGRESS_PORT2_HIPRI_QUEUE_IDf 42697
#define PT_HPTE_INGRESS_QUEUE_RANGEf 42698
#define PT_HPTE_INGRESS_REDIRECTION_QUEUE_EN0f 42699
#define PT_HPTE_INGRESS_REDIRECTION_QUEUE_EN1f 42700
#define PT_HPTE_INGRESS_REDIRECTION_QUEUE_ID0f 42701
#define PT_HPTE_INGRESS_REDIRECTION_QUEUE_ID1f 42702
#define PT_HPTE_PP_READ_DATA_MEMA_TMf 42703
#define PT_HPTE_PP_READ_DATA_MEMB_TMf 42704
#define PT_HPTE_PP_RESPONSE_TMf 42705
#define PT_HPTE_QUEUE_CONTEXT_TMf 42706
#define PT_HPTE_WDRR_QUANTUMf 42707
#define PT_HPTE_WDRR_STATE_TMf 42708
#define PT_IPTE_CLIENT_CAL_TMf 42709
#define PT_IPTE_CL_CLIENT_TMf 42710
#define PT_IPTE_DEFAULT_CRC_MODEf 42711
#define PT_IPTE_DEQ_DONE_TMf 42712
#define PT_IPTE_GRP0_BASE_QUEUEf 42713
#define PT_IPTE_GRP0_QUEUE_RANGEf 42714
#define PT_IPTE_GRP1_BASE_QUEUEf 42715
#define PT_IPTE_GRP1_QUEUE_RANGEf 42716
#define PT_IPTE_OVERFLOW_QIDf 42717
#define PT_IPTE_OVERSUBSCRIBED_GRP_A_PORT_ENf 42718
#define PT_IPTE_OVERSUBSCRIBED_GRP_B_PORT_ENf 42719
#define PT_IPTE_OVERSUBSCRIBED_GRP_C_PORT_ENf 42720
#define PT_IPTE_PB_PAUSE_THRESHOLDf 42721
#define PT_IPTE_PB_RESUME_THRESHOLDf 42722
#define PT_IPTE_PORT0_BASE_QUEUEf 42723
#define PT_IPTE_PORT0_QUEUE_RANGEf 42724
#define PT_IPTE_PORT1_BASE_QUEUEf 42725
#define PT_IPTE_PORT1_QUEUE_RANGEf 42726
#define PT_IPTE_PORT2_BASE_QUEUEf 42727
#define PT_IPTE_PORT2_QUEUE_RANGEf 42728
#define PT_IPTE_PORT3_PORT47_BASE_PORTf 42729
#define PT_IPTE_PORT3_PORT47_BASE_QUEUEf 42730
#define PT_IPTE_PORT48_PORT50_BASE_PORTf 42731
#define PT_IPTE_PORT48_PORT50_BASE_QUEUEf 42732
#define PT_IPTE_PORT_CAL_ENf 42733
#define PT_IPTE_PORT_CAL_END_ADDRf 42734
#define PT_IPTE_PORT_CAL_TMf 42735
#define PT_IPTE_PORT_FIFO_CTRL_TMf 42736
#define PT_IPTE_PORT_FIFO_DATA_TMf 42737
#define PT_IPTE_QMAX_ENf 42738
#define PT_IPTE_QMAX_REFRESH_CYCLE_SELf 42739
#define PT_IPTE_QM_DONE_REDUCED_RATEf 42740
#define PT_IPTE_QM_PREFETCH_TMf 42741
#define PT_IPTE_READ_RESP_TMf 42742
#define PT_IPTE_RESIDUAL_TMf 42743
#define PT_IPTE_RRPC_TMf 42744
#define PT_IPTE_SPR0_ENf 42745
#define PT_IPTE_SPR0_IDf 42746
#define PT_IPTE_SPR1_ENf 42747
#define PT_IPTE_SPR1_IDf 42748
#define PT_IPTE_WDRR_ENf 42749
#define PT_IPTE_WDRR_QUANTUMf 42750
#define PT_IPTE_WDRR_STATE_TMf 42751
#define PT_PB_HPTE_PAUSE_DETECTf 42752
#define PT_PB_IPTE_PAUSE_DETECTf 42753
#define PT_PORT_FIFO_INITf 42754
#define PT_PREFETCH_LIMITf 42755
#define PT_PREFETCH_STATEf 42756
#define PT_SOFT_RESET_Nf 42757
#define PT_TREX2_DEBUG_ENABLEf 42758
#define PUBLIC_ENABLEf 42759
#define PULSE_GEN_COUNTf 42760
#define PULSE_GEN_ENABLEf 42761
#define PUNT_COUNTERf 42762
#define PUNT_PROFILEf 42763
#define PUP_ACR_CAL_CTXT_TO_HIGHf 42764
#define PUP_DISABLE_HOLDDOFF_PRI_UPDATES_UNTIL_CUPDf 42765
#define PUP_PAD_GPIO10f 42766
#define PUP_PAD_GPIO11f 42767
#define PUP_PAD_GPIO4f 42768
#define PUP_PAD_GPIO5f 42769
#define PUP_PAD_GPIO6f 42770
#define PUP_PAD_GPIO7f 42771
#define PUP_PAD_GPIO8f 42772
#define PUP_PAD_GPIO9f 42773
#define PUREPf 42774
#define PURE_PADf 42775
#define PURGEf 42776
#define PURGE_BECAUSE_OF_SW_PROGRAMME_IN_PROGRESSf 42777
#define PURGE_BECAUSE_OF_TIMEOUT_IN_PROGRESSf 42778
#define PURGE_BECAUSE_OF_USERIF_RESET_IN_PROGRESSf 42779
#define PURGE_CELLf 42780
#define PURGE_CELL_MASKf 42781
#define PURGE_CELL_VALUEf 42782
#define PURGE_PKT_DROPf 42783
#define PUSHQUEUEACTIVEf 42784
#define PUSHQUEUEACTIVEMASKf 42785
#define PUSHQUEUECMDBYTESf 42786
#define PUSHQUEUECMDBYTESENf 42787
#define PUSHQUEUETYPEf 42788
#define PUSHQUEUETYPEENf 42789
#define PUSHQUEUEWDDELENf 42790
#define PUSH_QUEUE_ACTIVEf 42791
#define PUSH_QUEUE_ACTIVE_MASKf 42792
#define PUSH_QUEUE_CMD_BYTESf 42793
#define PUSH_QUEUE_CMD_BYTES_ENf 42794
#define PUSH_QUEUE_TYPEf 42795
#define PUSH_QUEUE_TYPE_ENf 42796
#define PUSH_QUEUE_WD_DEL_ENf 42797
#define PVALUEf 42798
#define PVLAN_ENABLEf 42799
#define PVLAN_OR_DEFAULT_VID_CONTROLf 42800
#define PVLAN_PORT_TYPEf 42801
#define PVLAN_PRIf 42802
#define PVLAN_PVIDf 42803
#define PVLAN_RPEf 42804
#define PVLAN_UNTAGf 42805
#define PVLAN_VIDf 42806
#define PVLAN_VID_MISMATCH_TOCPUf 42807
#define PVTMON_POWER_DOWNf 42808
#define PVTMON_POWREDOWNf 42809
#define PVTMON_RESET_Nf 42810
#define PVTMON_RSTBf 42811
#define PVTMON_SELECTf 42812
#define PVTTEMP_DATAf 42813
#define PVT_COMP_PAD_ENf 42814
#define PVT_MON_THERMAL_DATAf 42815
#define PVT_MON_THERMAL_DATA_PEAKf 42816
#define PVT_NDRIVE_VALf 42817
#define PVT_ODTRES_VALf 42818
#define PVT_ODT_VALf 42819
#define PVT_PDRIVE_VALf 42820
#define PVT_RESTARTf 42821
#define PVT_SELf 42822
#define PVT_SLEW_VALf 42823
#define PVT_VDACf 42824
#define PWACH_TOCPUf 42825
#define PWDNf 42826
#define PWE_LABELf 42827
#define PWE_PUSH_PROFILEf 42828
#define PWM0_PRESCALEf 42829
#define PWM1_PRESCALEf 42830
#define PWM2_PRESCALEf 42831
#define PWM3_PRESCALEf 42832
#define PWM_ENABLEf 42833
#define PWM_OPENDRAINf 42834
#define PWM_OUT_POLARITYf 42835
#define PWM_RATEf 42836
#define PWN_RATEf 42837
#define PWRCTRLf 42838
#define PWRDNf 42839
#define PWRDN_CH1f 42840
#define PWRDN_CH2f 42841
#define PWRDN_CH3f 42842
#define PWRDN_CK_DRIVERf 42843
#define PWRDOWN_CKEf 42844
#define PWRDOWN_LDO_VOLTSf 42845
#define PWRDOWN_RST_Nf 42846
#define PWRDOWN_SKIP_MRSf 42847
#define PWRDWNf 42848
#define PWRDWN_PLLf 42849
#define PWRUP_RSBf 42850
#define PWRUP_SREFRESH_EXITf 42851
#define PWRUP_WARM_STARTf 42852
#define PWRWDOG_CNTf 42853
#define PWRWDOG_STATf 42854
#define PWR_DWNf 42855
#define PWR_DWN_PLLf 42856
#define PW_CC_TYPEf 42857
#define PW_COUNT_ALLf 42858
#define PW_INIT_COUNTERS_PARITY_ENf 42859
#define PW_INIT_COUNTER_DCMf 42860
#define PW_INIT_COUNTER_PDA_0f 42861
#define PW_INIT_COUNTER_PDA_1f 42862
#define PW_INIT_COUNTER_PDA_2f 42863
#define PW_INIT_COUNTER_PDA_3f 42864
#define PW_INIT_COUNTER_PMf 42865
#define PW_INIT_COUNTER_TMf 42866
#define PW_INIT_NUMf 42867
#define PW_TERM_NUMf 42868
#define PW_TERM_NUM_VALIDf 42869
#define P_CFG_EF_PROPAGATEf 42870
#define P_COUNTf 42871
#define P_EF_HEADf 42872
#define P_EF_HEAD_NE_TAILf 42873
#define P_EF_LIST_HEADf 42874
#define P_EF_LIST_TAILf 42875
#define P_EF_NOT_EMPTYf 42876
#define P_EF_TAILf 42877
#define P_INDICATORf 42878
#define P_L0_MID_PKTf 42879
#define P_L0_MID_PKT_CODEf 42880
#define P_L0_MID_PKT_IDf 42881
#define P_L1_MID_PKTf 42882
#define P_L1_MID_PKT_Af 42883
#define P_L1_MID_PKT_CODEf 42884
#define P_L1_MID_PKT_CODE_Af 42885
#define P_L1_MID_PKT_IDf 42886
#define P_L1_MID_PKT_ID_Af 42887
#define P_L2_MID_PKTf 42888
#define P_L2_MID_PKT_CODEf 42889
#define P_L2_MID_PKT_IDf 42890
#define P_MIN_HEADf 42891
#define P_MIN_HEAD_NE_TAILf 42892
#define P_MIN_LIST_HEADf 42893
#define P_MIN_LIST_TAILf 42894
#define P_MIN_NOT_EMPTYf 42895
#define P_MIN_TAILf 42896
#define P_NUM_SPRIf 42897
#define P_SPRI_EFf 42898
#define P_SPRI_MAX_OKf 42899
#define P_SPRI_MIN_OKf 42900
#define P_SPRI_NOT_EMPTYf 42901
#define P_SPRI_SELECTf 42902
#define P_SPRI_STATUSf 42903
#define P_START_MC_SPRIf 42904
#define P_START_SPRIf 42905
#define P_START_UC_SPRIf 42906
#define P_VECT_SPRI_7_4f 42907
#define P_WERR_0_HEAD_NE_TAILf 42908
#define P_WERR_1_HEAD_NE_TAILf 42909
#define P_WERR_MAX_SCf 42910
#define P_WERR_MAX_SC_NEXTf 42911
#define P_WERR_MAX_SC_RESETf 42912
#define P_WERR_SEQ_NUMf 42913
#define P_WRR_0_NOT_EMPTYf 42914
#define P_WRR_1_NOT_EMPTYf 42915
#define P_WRR_ACTIVE_LIST_POINTERf 42916
#define P_WRR_IN_USEf 42917
#define P_WRR_LIST0_HEADf 42918
#define P_WRR_LIST0_TAILf 42919
#define P_WRR_LIST1_HEADf 42920
#define P_WRR_LIST1_TAILf 42921
#define Q0_ENABLEf 42922
#define Q0_SPIDf 42923
#define Q10_ENABLEf 42924
#define Q10_SPIDf 42925
#define Q11_ENABLEf 42926
#define Q11_SPIDf 42927
#define Q12_ENABLEf 42928
#define Q12_SPIDf 42929
#define Q13_ENABLEf 42930
#define Q13_SPIDf 42931
#define Q14_ENABLEf 42932
#define Q14_SPIDf 42933
#define Q15_ENABLEf 42934
#define Q15_SPIDf 42935
#define Q16_ENABLEf 42936
#define Q16_SPIDf 42937
#define Q17_ENABLEf 42938
#define Q17_SPIDf 42939
#define Q18_ENABLEf 42940
#define Q18_SPIDf 42941
#define Q19_ENABLEf 42942
#define Q19_SPIDf 42943
#define Q1_ENABLEf 42944
#define Q1_SPIDf 42945
#define Q20_ENABLEf 42946
#define Q20_SPIDf 42947
#define Q21_ENABLEf 42948
#define Q21_SPIDf 42949
#define Q22_ENABLEf 42950
#define Q22_SPIDf 42951
#define Q23_ENABLEf 42952
#define Q23_SPIDf 42953
#define Q24_ENABLEf 42954
#define Q24_SPIDf 42955
#define Q25_ENABLEf 42956
#define Q25_SPIDf 42957
#define Q26_ENABLEf 42958
#define Q26_SPIDf 42959
#define Q27_ENABLEf 42960
#define Q27_SPIDf 42961
#define Q28_ENABLEf 42962
#define Q28_SPIDf 42963
#define Q29_ENABLEf 42964
#define Q29_SPIDf 42965
#define Q2_ENABLEf 42966
#define Q2_SPIDf 42967
#define Q30_ENABLEf 42968
#define Q30_SPIDf 42969
#define Q31_ENABLEf 42970
#define Q31_SPIDf 42971
#define Q32_ENABLEf 42972
#define Q32_SPIDf 42973
#define Q33_ENABLEf 42974
#define Q33_SPIDf 42975
#define Q34_ENABLEf 42976
#define Q34_SPIDf 42977
#define Q35_ENABLEf 42978
#define Q35_SPIDf 42979
#define Q36_ENABLEf 42980
#define Q36_SPIDf 42981
#define Q37_ENABLEf 42982
#define Q37_SPIDf 42983
#define Q38_ENABLEf 42984
#define Q38_SPIDf 42985
#define Q39_ENABLEf 42986
#define Q39_SPIDf 42987
#define Q3_ENABLEf 42988
#define Q3_SPIDf 42989
#define Q40_ENABLEf 42990
#define Q40_SPIDf 42991
#define Q41_ENABLEf 42992
#define Q41_SPIDf 42993
#define Q42_ENABLEf 42994
#define Q42_SPIDf 42995
#define Q43_ENABLEf 42996
#define Q43_SPIDf 42997
#define Q44_ENABLEf 42998
#define Q44_SPIDf 42999
#define Q45_ENABLEf 43000
#define Q45_SPIDf 43001
#define Q46_ENABLEf 43002
#define Q46_SPIDf 43003
#define Q47_ENABLEf 43004
#define Q47_SPIDf 43005
#define Q48_ENABLEf 43006
#define Q48_SPIDf 43007
#define Q49_ENABLEf 43008
#define Q49_SPIDf 43009
#define Q4_ENABLEf 43010
#define Q4_SPIDf 43011
#define Q50_ENABLEf 43012
#define Q50_SPIDf 43013
#define Q51_ENABLEf 43014
#define Q51_SPIDf 43015
#define Q52_ENABLEf 43016
#define Q52_SPIDf 43017
#define Q53_ENABLEf 43018
#define Q53_SPIDf 43019
#define Q54_ENABLEf 43020
#define Q54_SPIDf 43021
#define Q55_ENABLEf 43022
#define Q55_SPIDf 43023
#define Q56_ENABLEf 43024
#define Q56_SPIDf 43025
#define Q57_ENABLEf 43026
#define Q57_SPIDf 43027
#define Q58_ENABLEf 43028
#define Q58_SPIDf 43029
#define Q59_ENABLEf 43030
#define Q59_SPIDf 43031
#define Q5_ENABLEf 43032
#define Q5_SPIDf 43033
#define Q60_ENABLEf 43034
#define Q60_SPIDf 43035
#define Q61_ENABLEf 43036
#define Q61_SPIDf 43037
#define Q62_ENABLEf 43038
#define Q62_SPIDf 43039
#define Q63_ENABLEf 43040
#define Q63_SPIDf 43041
#define Q64_ENABLEf 43042
#define Q64_SPIDf 43043
#define Q65_ENABLEf 43044
#define Q65_SPIDf 43045
#define Q66_ENABLEf 43046
#define Q66_SPIDf 43047
#define Q67_ENABLEf 43048
#define Q67_SPIDf 43049
#define Q68_ENABLEf 43050
#define Q68_SPIDf 43051
#define Q69_ENABLEf 43052
#define Q69_SPIDf 43053
#define Q6_ENABLEf 43054
#define Q6_SPIDf 43055
#define Q70_ENABLEf 43056
#define Q70_SPIDf 43057
#define Q71_ENABLEf 43058
#define Q71_SPIDf 43059
#define Q72_ENABLEf 43060
#define Q72_SPIDf 43061
#define Q73_ENABLEf 43062
#define Q73_SPIDf 43063
#define Q7_ENABLEf 43064
#define Q7_SPIDf 43065
#define Q8_ENABLEf 43066
#define Q8_SPIDf 43067
#define Q9_ENABLEf 43068
#define Q9_SPIDf 43069
#define QAVG_CORRECTED_ERRORf 43070
#define QAVG_CORRECTED_ERROR_DISINTf 43071
#define QAVG_CURRENT_FIFO_OVERFLOWf 43072
#define QAVG_CURRENT_FIFO_OVERFLOW_DISINTf 43073
#define QAVG_ENABLEf 43074
#define QAVG_ENABLE_ECCf 43075
#define QAVG_EXPONENTf 43076
#define QAVG_FORCE_UNCORRECTABLE_ERRORf 43077
#define QAVG_GAIN_FIFO_OVERFLOWf 43078
#define QAVG_GAIN_FIFO_OVERFLOW_DISINTf 43079
#define QAVG_MANTISSAf 43080
#define QAVG_MEM_TMf 43081
#define QAVG_PENDING_FIFO_OVERFLOWf 43082
#define QAVG_PENDING_FIFO_OVERFLOW_DISINTf 43083
#define QAVG_QLEN_FIFO_OVERFLOWf 43084
#define QAVG_QLEN_FIFO_OVERFLOW_DISINTf 43085
#define QAVG_TAIL_QUEUEf 43086
#define QAVG_UNCORRECTED_ERRORf 43087
#define QAVG_UNCORRECTED_ERROR_DISINTf 43088
#define QBLOCK_NEXTf 43089
#define QBLOCK_NEXT_ERRORf 43090
#define QBLOCK_NEXT_ERROR_DISINTf 43091
#define QBLOCK_NEXT_VLDf 43092
#define QBUFFSPROFILE_A_CORRECTED_ERRORf 43093
#define QBUFFSPROFILE_A_CORRECTED_ERROR_DISINTf 43094
#define QBUFFSPROFILE_A_UNCORRECTED_ERRORf 43095
#define QBUFFSPROFILE_A_UNCORRECTED_ERROR_DISINTf 43096
#define QBUFFSPROFILE_B_CORRECTED_ERRORf 43097
#define QBUFFSPROFILE_B_CORRECTED_ERROR_DISINTf 43098
#define QBUFFSPROFILE_B_UNCORRECTED_ERRORf 43099
#define QBUFFSPROFILE_B_UNCORRECTED_ERROR_DISINTf 43100
#define QBUFFSPROFILE_ENABLE_ECCf 43101
#define QBUFFSPROFILE_FORCE_UNCORRECTABLE_ERRORf 43102
#define QBUSf 43103
#define QB_SHAREDf 43104
#define QC0_RCVRD_CLK_VALIDf 43105
#define QC1_RCVRD_CLK_VALIDf 43106
#define QC2_RCVRD_CLK_VALIDf 43107
#define QC3_RCVRD_CLK_VALIDf 43108
#define QC4_RCVRD_CLK_VALIDf 43109
#define QC5_RCVRD_CLK_VALIDf 43110
#define QCNEMPTYf 43111
#define QCN_CNM_CHANGE_INNER_CFIf 43112
#define QCN_CNM_CHANGE_INNER_DOT1Pf 43113
#define QCN_CNM_CHANGE_OUTER_CFIf 43114
#define QCN_CNM_CHANGE_OUTER_DOT1Pf 43115
#define QCN_CNM_CNGf 43116
#define QCN_CNM_CPID_MODEf 43117
#define QCN_CNM_CPID_PORT_PREFIXf 43118
#define QCN_CNM_DEFAULT_OUTER_TPIDf 43119
#define QCN_CNM_DEFAULT_OUTER_VLAN_IDf 43120
#define QCN_CNM_INNER_CFIf 43121
#define QCN_CNM_INNER_DOT1Pf 43122
#define QCN_CNM_INTERNAL_PRIORITYf 43123
#define QCN_CNM_MESSAGE_DRAFT_24f 43124
#define QCN_CNM_OUTER_CFIf 43125
#define QCN_CNM_OUTER_DOT1Pf 43126
#define QCN_CNM_PRP_DLF_TO_CPUf 43127
#define QCN_CNM_PRP_TO_CPUf 43128
#define QCN_CNM_RESERVEDf 43129
#define QCN_CNM_SRC_MODIDf 43130
#define QCN_CNM_SRC_PORTf 43131
#define QCN_CNM_SRC_SELf 43132
#define QCN_CNM_SWITCH_MAC_ADDRESSf 43133
#define QCN_CNM_USE_DEFAULT_OUTER_TPIDf 43134
#define QCN_CNM_USE_DEFAULT_OUTER_VLAN_IDf 43135
#define QCN_CNM_VERSIONf 43136
#define QCN_COPYf 43137
#define QCN_CPID_PREFIXf 43138
#define QCN_CP_INDEXf 43139
#define QCN_CP_PORTf 43140
#define QCN_CP_PROFILE_INDEXf 43141
#define QCN_CP_QUEUEf 43142
#define QCN_CP_Q_IDf 43143
#define QCN_DONT_GENf 43144
#define QCN_DO_NOT_GENERATE_CNM_IF_NO_CNTAGf 43145
#define QCN_ENCAPSULATED_PRIORITY_MAPf 43146
#define QCN_MSGf 43147
#define QCN_OPERATION_MODEf 43148
#define QCN_PARITY_CHK_ENf 43149
#define QCN_PARITY_ENf 43150
#define QCN_PAR_ERRf 43151
#define QCN_PAR_ERR_ENf 43152
#define QCN_QNTZ_FBf 43153
#define QCN_Q_DELTAf 43154
#define QCN_Q_OFFSETf 43155
#define QCN_SEND_NULL_CNTAG_IF_NO_CNTAGf 43156
#define QCON_FIFO_EMPTYf 43157
#define QCON_LOCAL_BUSYf 43158
#define QCSELVECf 43159
#define QDCMf 43160
#define QDCMAXf 43161
#define QDCMAX_INITIATE_PAR_ERRf 43162
#define QDCMAX_PARITY_ERR_MASKf 43163
#define QDCM_ECC_1B_ERR_MASKf 43164
#define QDCM_ECC_2B_ERR_MASKf 43165
#define QDCM_INITIATE_ECC_1B_ERRf 43166
#define QDCM_INITIATE_ECC_2B_ERRf 43167
#define QDCT_TABLE_INITIATE_PAR_ERRf 43168
#define QDCT_TABLE_PARITY_ERR_MASKf 43169
#define QDELTAf 43170
#define QDEQDELETEPKTCNTf 43171
#define QDEQDELETEPKTCNTOVFf 43172
#define QDEQPKTCNTf 43173
#define QDEQPKTCNTOVFf 43174
#define QDESCECCERRf 43175
#define QDESCECCERRMASKf 43176
#define QDESCECCONEERRFIXEDf 43177
#define QDESCECCONEERRFIXEDMASKf 43178
#define QDESC_ECC_1B_ERR_MASKf 43179
#define QDESC_ECC_2B_ERR_MASKf 43180
#define QDESC_INITIATE_ECC_1B_ERRf 43181
#define QDESC_INITIATE_ECC_2B_ERRf 43182
#define QDIOPDf 43183
#define QDIORESETf 43184
#define QDIS_FIFO_OVERFLOWf 43185
#define QDIS_FIFO_OVERFLOW_DISINTf 43186
#define QDR3MODEf 43187
#define QDR3RSTf 43188
#define QDRBISTENf 43189
#define QDRCRSTNf 43190
#define QDRDLLMEMf 43191
#define QDRECCBITCORRCNTf 43192
#define QDRECCBITCORRCNTOVFf 43193
#define QDRECCERRCNTf 43194
#define QDRECCERRCNTOVFf 43195
#define QDRECCINTf 43196
#define QDRECCINTMASKf 43197
#define QDRINITf 43198
#define QDRINTMASKf 43199
#define QDRINTREGf 43200
#define QDRLOCKf 43201
#define QDRMEMf 43202
#define QDRPARSELf 43203
#define QDRPLLIPROGf 43204
#define QDRPLLKf 43205
#define QDRPLLMf 43206
#define QDRPLLNf 43207
#define QDRPLLPf 43208
#define QDRPLLRPROGf 43209
#define QDRPLLRSTNf 43210
#define QDRPLLSELf 43211
#define QDRPLLVPROGf 43212
#define QDRPROTECTDISf 43213
#define QDRP_CELL_RESETf 43214
#define QDRP_DROP_STATEf 43215
#define QDRP_QENTRY_RESETf 43216
#define QDRP_RESETf 43217
#define QDRREADRPLYCNTf 43218
#define QDRREADRPLYCNTOVFf 43219
#define QDRSFTERRf 43220
#define QDRSFTERRMASKf 43221
#define QDRVALREADRPLYCNTf 43222
#define QDRVALREADRPLYCNTOVFf 43223
#define QEf 43224
#define QE0_FIFO_DEPTHf 43225
#define QE0_FIFO_MEM_DISABLE_ECCf 43226
#define QE0_FIFO_MEM_ECC_CORRUPTf 43227
#define QE0_FIFO_OVERFLOWf 43228
#define QE0_FIFO_OVERFLOW_DISINTf 43229
#define QE0_FIFO_UNDERFLOWf 43230
#define QE0_FIFO_UNDERFLOW_DISINTf 43231
#define QE10_FIFO_DEPTHf 43232
#define QE10_FIFO_MEM_DISABLE_ECCf 43233
#define QE10_FIFO_MEM_ECC_CORRUPTf 43234
#define QE10_FIFO_OVERFLOWf 43235
#define QE10_FIFO_OVERFLOW_DISINTf 43236
#define QE10_FIFO_UNDERFLOWf 43237
#define QE10_FIFO_UNDERFLOW_DISINTf 43238
#define QE11_FIFO_DEPTHf 43239
#define QE11_FIFO_MEM_DISABLE_ECCf 43240
#define QE11_FIFO_MEM_ECC_CORRUPTf 43241
#define QE11_FIFO_OVERFLOWf 43242
#define QE11_FIFO_OVERFLOW_DISINTf 43243
#define QE11_FIFO_UNDERFLOWf 43244
#define QE11_FIFO_UNDERFLOW_DISINTf 43245
#define QE12_FIFO_DEPTHf 43246
#define QE12_FIFO_MEM_DISABLE_ECCf 43247
#define QE12_FIFO_MEM_ECC_CORRUPTf 43248
#define QE12_FIFO_OVERFLOWf 43249
#define QE12_FIFO_OVERFLOW_DISINTf 43250
#define QE12_FIFO_UNDERFLOWf 43251
#define QE12_FIFO_UNDERFLOW_DISINTf 43252
#define QE13_FIFO_DEPTHf 43253
#define QE13_FIFO_MEM_DISABLE_ECCf 43254
#define QE13_FIFO_MEM_ECC_CORRUPTf 43255
#define QE13_FIFO_OVERFLOWf 43256
#define QE13_FIFO_OVERFLOW_DISINTf 43257
#define QE13_FIFO_UNDERFLOWf 43258
#define QE13_FIFO_UNDERFLOW_DISINTf 43259
#define QE14_FIFO_DEPTHf 43260
#define QE14_FIFO_MEM_DISABLE_ECCf 43261
#define QE14_FIFO_MEM_ECC_CORRUPTf 43262
#define QE14_FIFO_OVERFLOWf 43263
#define QE14_FIFO_OVERFLOW_DISINTf 43264
#define QE14_FIFO_UNDERFLOWf 43265
#define QE14_FIFO_UNDERFLOW_DISINTf 43266
#define QE15_FIFO_DEPTHf 43267
#define QE15_FIFO_MEM_DISABLE_ECCf 43268
#define QE15_FIFO_MEM_ECC_CORRUPTf 43269
#define QE15_FIFO_OVERFLOWf 43270
#define QE15_FIFO_OVERFLOW_DISINTf 43271
#define QE15_FIFO_UNDERFLOWf 43272
#define QE15_FIFO_UNDERFLOW_DISINTf 43273
#define QE1_FIFO_DEPTHf 43274
#define QE1_FIFO_MEM_DISABLE_ECCf 43275
#define QE1_FIFO_MEM_ECC_CORRUPTf 43276
#define QE1_FIFO_OVERFLOWf 43277
#define QE1_FIFO_OVERFLOW_DISINTf 43278
#define QE1_FIFO_UNDERFLOWf 43279
#define QE1_FIFO_UNDERFLOW_DISINTf 43280
#define QE2_FIFO_DEPTHf 43281
#define QE2_FIFO_MEM_DISABLE_ECCf 43282
#define QE2_FIFO_MEM_ECC_CORRUPTf 43283
#define QE2_FIFO_OVERFLOWf 43284
#define QE2_FIFO_OVERFLOW_DISINTf 43285
#define QE2_FIFO_UNDERFLOWf 43286
#define QE2_FIFO_UNDERFLOW_DISINTf 43287
#define QE3_FIFO_DEPTHf 43288
#define QE3_FIFO_MEM_DISABLE_ECCf 43289
#define QE3_FIFO_MEM_ECC_CORRUPTf 43290
#define QE3_FIFO_OVERFLOWf 43291
#define QE3_FIFO_OVERFLOW_DISINTf 43292
#define QE3_FIFO_UNDERFLOWf 43293
#define QE3_FIFO_UNDERFLOW_DISINTf 43294
#define QE4_FIFO_DEPTHf 43295
#define QE4_FIFO_MEM_DISABLE_ECCf 43296
#define QE4_FIFO_MEM_ECC_CORRUPTf 43297
#define QE4_FIFO_OVERFLOWf 43298
#define QE4_FIFO_OVERFLOW_DISINTf 43299
#define QE4_FIFO_UNDERFLOWf 43300
#define QE4_FIFO_UNDERFLOW_DISINTf 43301
#define QE5_FIFO_DEPTHf 43302
#define QE5_FIFO_MEM_DISABLE_ECCf 43303
#define QE5_FIFO_MEM_ECC_CORRUPTf 43304
#define QE5_FIFO_OVERFLOWf 43305
#define QE5_FIFO_OVERFLOW_DISINTf 43306
#define QE5_FIFO_UNDERFLOWf 43307
#define QE5_FIFO_UNDERFLOW_DISINTf 43308
#define QE6_FIFO_DEPTHf 43309
#define QE6_FIFO_MEM_DISABLE_ECCf 43310
#define QE6_FIFO_MEM_ECC_CORRUPTf 43311
#define QE6_FIFO_OVERFLOWf 43312
#define QE6_FIFO_OVERFLOW_DISINTf 43313
#define QE6_FIFO_UNDERFLOWf 43314
#define QE6_FIFO_UNDERFLOW_DISINTf 43315
#define QE7_FIFO_DEPTHf 43316
#define QE7_FIFO_MEM_DISABLE_ECCf 43317
#define QE7_FIFO_MEM_ECC_CORRUPTf 43318
#define QE7_FIFO_OVERFLOWf 43319
#define QE7_FIFO_OVERFLOW_DISINTf 43320
#define QE7_FIFO_UNDERFLOWf 43321
#define QE7_FIFO_UNDERFLOW_DISINTf 43322
#define QE8_FIFO_DEPTHf 43323
#define QE8_FIFO_MEM_DISABLE_ECCf 43324
#define QE8_FIFO_MEM_ECC_CORRUPTf 43325
#define QE8_FIFO_OVERFLOWf 43326
#define QE8_FIFO_OVERFLOW_DISINTf 43327
#define QE8_FIFO_UNDERFLOWf 43328
#define QE8_FIFO_UNDERFLOW_DISINTf 43329
#define QE9_FIFO_DEPTHf 43330
#define QE9_FIFO_MEM_DISABLE_ECCf 43331
#define QE9_FIFO_MEM_ECC_CORRUPTf 43332
#define QE9_FIFO_OVERFLOWf 43333
#define QE9_FIFO_OVERFLOW_DISINTf 43334
#define QE9_FIFO_UNDERFLOWf 43335
#define QE9_FIFO_UNDERFLOW_DISINTf 43336
#define QEMPTYf 43337
#define QENQPKTCNTf 43338
#define QENQPKTCNTOVFf 43339
#define QENTRY_FAP_ERRORf 43340
#define QENTRY_FAP_ERROR_DISINTf 43341
#define QENTRY_LOWER_ERRORf 43342
#define QENTRY_LOWER_ERROR_DISINTf 43343
#define QENTRY_RSVDf 43344
#define QENTRY_UPPER_ERRORf 43345
#define QENTRY_UPPER_ERROR_DISINTf 43346
#define QEN_ACCOUNT_ENf 43347
#define QEN_ALLOC_OVERFLOWf 43348
#define QEN_ALLOC_OVERFLOW_DISINTf 43349
#define QEN_ALLOC_UNDERRUNf 43350
#define QEN_ALLOC_UNDERRUN_DISINTf 43351
#define QEN_SHRf 43352
#define QE_CREDITS_PENDINGf 43353
#define QE_CREDITS_PENDING_DISINTf 43354
#define QE_DS_STATUSf 43355
#define QE_DS_STATUS_DISINTf 43356
#define QE_FIFO_MEM_TMf 43357
#define QE_FIFO_PARITYf 43358
#define QE_FIFO_PARITY_DISINTf 43359
#define QE_FIFO_PARITY_FLIPf 43360
#define QE_INTEROP_ENf 43361
#define QE_PKLT_CRC_ERR_CNT_Af 43362
#define QE_PKLT_CRC_ERR_CNT_Bf 43363
#define QE_TYPEf 43364
#define QE_TYPE_CHANNEL_MASK_A0f 43365
#define QE_TYPE_CHANNEL_MASK_A1f 43366
#define QE_TYPE_CHANNEL_MASK_A2f 43367
#define QE_TYPE_CHANNEL_MASK_A3f 43368
#define QE_TYPE_CHANNEL_MASK_B0f 43369
#define QE_TYPE_CHANNEL_MASK_B1f 43370
#define QE_TYPE_CHANNEL_MASK_B2f 43371
#define QE_TYPE_CHANNEL_MASK_B3f 43372
#define QFABSRANGEf 43373
#define QFB_TMf 43374
#define QFULLDROPCNTf 43375
#define QGIDf 43376
#define QGI_ENABLEf 43377
#define QGPHY0_PLL_LOCKf 43378
#define QGPHY1_PLL_LOCKf 43379
#define QGPHY_EEE_DISABLEf 43380
#define QGPHY_ENABLE_BIAS_10BTEf 43381
#define QGPHY_MODE_SEL_DEFf 43382
#define QGPHY_PLL_LOCKf 43383
#define QGPORT_ENABLEf 43384
#define QGP_RST_Lf 43385
#define QGROUPf 43386
#define QGROUP_COLOR_ENABLE_CELLf 43387
#define QGROUP_LIMIT_ENABLEf 43388
#define QGROUP_VALIDf 43389
#define QG_ENf 43390
#define QHEAD_BUFFER_PTRf 43391
#define QIDf 43392
#define QID_BASEf 43393
#define QID_FIFO_EMPTYf 43394
#define QID_HOQ_EMPTYf 43395
#define QID_MASKf 43396
#define QKB_DLLDSKW_LOCKEDf 43397
#define QK_DLLDSK_LOCKEDf 43398
#define QLENf 43399
#define QLENGTHf 43400
#define QLENSHD_TMf 43401
#define QLENSHD_TM0f 43402
#define QLENSHD_TM1f 43403
#define QLENSHD_TM2f 43404
#define QLENSHD_TM3f 43405
#define QLEN_SHD_MEMf 43406
#define QLL_ECC_ERROR_ADDRESSf 43407
#define QLL_ERROR_POINTERf 43408
#define QLL_ERROR_TYPEf 43409
#define QLOCSRANGEf 43410
#define QMf 43411
#define QMAP0_CORRECTED_ERRORf 43412
#define QMAP0_CORRECTED_ERROR_DISINTf 43413
#define QMAP0_ECC_ERROR_ADDRESSf 43414
#define QMAP0_UNCORRECTED_ERRORf 43415
#define QMAP0_UNCORRECTED_ERROR_DISINTf 43416
#define QMAP1_CORRECTED_ERRORf 43417
#define QMAP1_CORRECTED_ERROR_DISINTf 43418
#define QMAP1_ECC_ERROR_ADDRESSf 43419
#define QMAP1_UNCORRECTED_ERRORf 43420
#define QMAP1_UNCORRECTED_ERROR_DISINTf 43421
#define QMAPLOOKUP_ENABLE_ECCf 43422
#define QMAPLOOKUP_FORCE_UNCORRECTABLE_ERRORf 43423
#define QMAP_MEM_TMf 43424
#define QMA_ENQR_MOLEf 43425
#define QMA_ENQR_STARTf 43426
#define QMA_HALT_DELAYf 43427
#define QMA_HALT_ENf 43428
#define QMA_HALT_MODEf 43429
#define QMA_HALT_STATUSf 43430
#define QMA_LAST_QUEUEf 43431
#define QMA_TREX2_DEBUG_ENABLEf 43432
#define QMB_ENQR_DROP_CODEf 43433
#define QMB_HALT_DELAYf 43434
#define QMB_HALT_ENf 43435
#define QMB_HALT_MODEf 43436
#define QMB_HALT_STATUSf 43437
#define QMB_LAST_QUEUEf 43438
#define QMB_TREX2_DEBUG_ENABLEf 43439
#define QMC_QAVG_FIFO_OVERFLOWf 43440
#define QMC_QAVG_FIFO_OVERFLOW_DISINTf 43441
#define QMC_TREX2_DEBUG_ENABLEf 43442
#define QMIF_ERROR_DEQ_DONE_OUTSTANDINGf 43443
#define QMIF_ERROR_DEQ_DONE_OUTSTANDING_DISINTf 43444
#define QMIN_THD_METf 43445
#define QMIN_THD_MET_CELLf 43446
#define QMIN_THD_MET_PACKETf 43447
#define QMI_DRR_QUANTUM0f 43448
#define QMI_DRR_QUANTUM1f 43449
#define QMI_DRR_QUANTUM2f 43450
#define QMI_DRR_QUANTUM3f 43451
#define QMI_DRR_QUANTUM4f 43452
#define QMI_DRR_QUANTUM5f 43453
#define QMI_DRR_QUANTUM6f 43454
#define QMODEf 43455
#define QMT_PROFILE_PTRf 43456
#define QMXOCQSZf 43457
#define QMXOCRFRSHf 43458
#define QM_0_ECC_1B_ERR_MASKf 43459
#define QM_0_ECC_2B_ERR_MASKf 43460
#define QM_0_INITIATE_ECC_1B_ERRf 43461
#define QM_0_INITIATE_ECC_2B_ERRf 43462
#define QM_1_ECC_1B_ERR_MASKf 43463
#define QM_1_ECC_2B_ERR_MASKf 43464
#define QM_1_INITIATE_ECC_1B_ERRf 43465
#define QM_1_INITIATE_ECC_2B_ERRf 43466
#define QM_2_ECC_1B_ERR_MASKf 43467
#define QM_2_ECC_2B_ERR_MASKf 43468
#define QM_2_INITIATE_ECC_1B_ERRf 43469
#define QM_2_INITIATE_ECC_2B_ERRf 43470
#define QM_3_INITIATE_PAR_ERRf 43471
#define QM_3_PARITY_ERR_MASKf 43472
#define QM_BP_BURST_SIZEf 43473
#define QM_CONTINUATION_CLEARED_TXf 43474
#define QM_CONTINUATION_ERRORf 43475
#define QM_CONTINUATION_ERROR_DISINTf 43476
#define QM_CONTINUATION_ERROR_MASKf 43477
#define QM_CS_ENf 43478
#define QM_DROPf 43479
#define QM_ENABLEf 43480
#define QM_PHASE_SYNCf 43481
#define QM_QS_RATE_READ_STATUSf 43482
#define QM_QS_RATE_READ_STATUS_DISINTf 43483
#define QM_QS_TAG_BP_HALT_ENf 43484
#define QM_RESET_Nf 43485
#define QM_RI_ENABLEf 43486
#define QM_SOFT_RESET_Nf 43487
#define QM_TREX2_DEBUG_ENABLEf 43488
#define QNOTVALIDRJCTf 43489
#define QNOT_VALID_RJCTf 43490
#define QNTZFBf 43491
#define QNTZ_ACT_OFFSETf 43492
#define QNTZ_ACT_OFFSET0f 43493
#define QNTZ_ACT_OFFSET1f 43494
#define QNUMf 43495
#define QNUMCNTSELf 43496
#define QNUMCNTSELENf 43497
#define QNUM_CNT_SELf 43498
#define QNUM_CNT_SEL_ENf 43499
#define QOFFSETf 43500
#define QOS_FIFO_OVERFLOWf 43501
#define QOS_FIFO_OVERFLOW_DISINTf 43502
#define QPACK_MODE_TBL_CORRECTED_ERRORf 43503
#define QPACK_MODE_TBL_CORRECTED_ERROR_DISINTf 43504
#define QPACK_MODE_TBL_ENABLE_ECCf 43505
#define QPACK_MODE_TBL_FORCE_UNCORRECTABLE_ERRORf 43506
#define QPACK_MODE_TBL_UNCORRECTED_ERRORf 43507
#define QPACK_MODE_TBL_UNCORRECTED_ERROR_DISINTf 43508
#define QPACK_MODE_TMf 43509
#define QPAIR_CR_TO_ADDf 43510
#define QPAIR_INDEXf 43511
#define QPAIR_MAX_CREDITf 43512
#define QPAIR_SPR_CAL_LEN_Af 43513
#define QPAIR_SPR_CAL_LEN_Bf 43514
#define QPAIR_SPR_DISf 43515
#define QPAIR_SPR_ENAf 43516
#define QPAIR_SPR_MAX_BURST_Af 43517
#define QPAIR_SPR_MAX_BURST_Bf 43518
#define QPAIR_SPR_RATE_Af 43519
#define QPAIR_SPR_RATE_Bf 43520
#define QPAIR_SPR_RESOLUTIONf 43521
#define QPAIR_SPR_SET_SELf 43522
#define QPKTCNTf 43523
#define QPM_1_INITIATE_PAR_ERRf 43524
#define QPM_1_PARITY_ERR_MASKf 43525
#define QPM_2_INITIATE_PAR_ERRf 43526
#define QPM_2_PARITY_ERR_MASKf 43527
#define QPRISELf 43528
#define QPRISEL_INITIATE_PAR_ERRf 43529
#define QPRISEL_PARITY_ERR_MASKf 43530
#define QP_CBMf 43531
#define QP_PMC_INITIATE_PAR_ERRf 43532
#define QP_PMC_PARITY_ERR_MASKf 43533
#define QP_SCM_INITIATE_PAR_ERRf 43534
#define QP_SCM_PARITY_ERR_MASKf 43535
#define QQSMf 43536
#define QQSMAXf 43537
#define QQSMAX_INITIATE_PAR_ERRf 43538
#define QQSMAX_PARITY_ERR_MASKf 43539
#define QQSM_ECC_1B_ERR_MASKf 43540
#define QQSM_ECC_2B_ERR_MASKf 43541
#define QQSM_INITIATE_ECC_1B_ERRf 43542
#define QQSM_INITIATE_ECC_2B_ERRf 43543
#define QQST_TABLE_INITIATE_PAR_ERRf 43544
#define QQST_TABLE_PARITY_ERR_MASKf 43545
#define QRED_CELL_RESETf 43546
#define QRED_DROP_STATEf 43547
#define QRED_QENTRY_RESETf 43548
#define QRED_RESETf 43549
#define QREVERSEf 43550
#define QROLLOVERf 43551
#define QROLLOVERMASKf 43552
#define QROLL_OVERf 43553
#define QROLL_OVER_MASKf 43554
#define QRSTf 43555
#define QRSVf 43556
#define QRY_CELL_DATA_FIF_WTR_MRKf 43557
#define QSA_HALT_DELAYf 43558
#define QSA_HALT_ENf 43559
#define QSA_HALT_MODEf 43560
#define QSA_HALT_STATUSf 43561
#define QSA_PHASE_SYNCf 43562
#define QSA_QPP_ENABLEf 43563
#define QSA_TREX2_DEBUG_ENABLEf 43564
#define QSB_BAAf 43565
#define QSB_GGPf 43566
#define QSB_HALT_DELAYf 43567
#define QSB_HALT_ENf 43568
#define QSB_HALT_MODEf 43569
#define QSB_HALT_STATUSf 43570
#define QSB_PUPf 43571
#define QSB_QPPf 43572
#define QSB_QPP_HZ_BLOCK_B2B_QUEUEf 43573
#define QSB_QPP_HZ_BLOCK_B2B_SYSPORTf 43574
#define QSB_SHAPERf 43575
#define QSB_SPPf 43576
#define QSB_TREX2_DEBUG_ENABLEf 43577
#define QSGMIIMODEf 43578
#define QSGMII_DEFf 43579
#define QSGMII_RX_TERM_STRAPf 43580
#define QSIZEf 43581
#define QSIZE_4Bf 43582
#define QSIZE_BANDf 43583
#define QSIZE_FRACTIONf 43584
#define QSIZE_REALf 43585
#define QSIZE_SCALING_FACTORf 43586
#define QSIZE_THRESHOLDf 43587
#define QSMf 43588
#define QSPI_CLK_READYf 43589
#define QSPI_CLK_SELf 43590
#define QSPI_S0_SECURITYf 43591
#define QSTRUCT_EMPTY_ERRORf 43592
#define QSTRUCT_EMPTY_ERROR_DISINTf 43593
#define QSTRUCT_INTRf 43594
#define QSTRUCT_INTR_DISINTf 43595
#define QSZRNGTH0f 43596
#define QSZRNGTH1f 43597
#define QSZRNGTH10f 43598
#define QSZRNGTH11f 43599
#define QSZRNGTH12f 43600
#define QSZRNGTH13f 43601
#define QSZRNGTH14f 43602
#define QSZRNGTH2f 43603
#define QSZRNGTH3f 43604
#define QSZRNGTH4f 43605
#define QSZRNGTH5f 43606
#define QSZRNGTH6f 43607
#define QSZRNGTH7f 43608
#define QSZRNGTH8f 43609
#define QSZRNGTH9f 43610
#define QSZTH_INITIATE_PAR_ERRf 43611
#define QSZTH_PARITY_ERR_MASKf 43612
#define QSZ_INITIATE_PAR_ERRf 43613
#define QSZ_PARITY_ERR_MASKf 43614
#define QSZ_RNG_TH_0f 43615
#define QSZ_RNG_TH_1f 43616
#define QSZ_RNG_TH_10f 43617
#define QSZ_RNG_TH_11f 43618
#define QSZ_RNG_TH_12f 43619
#define QSZ_RNG_TH_13f 43620
#define QSZ_RNG_TH_14f 43621
#define QSZ_RNG_TH_2f 43622
#define QSZ_RNG_TH_3f 43623
#define QSZ_RNG_TH_4f 43624
#define QSZ_RNG_TH_5f 43625
#define QSZ_RNG_TH_6f 43626
#define QSZ_RNG_TH_7f 43627
#define QSZ_RNG_TH_8f 43628
#define QSZ_RNG_TH_9f 43629
#define QS_SC_PU_CAPTf 43630
#define QS_SC_PU_MASKf 43631
#define QS_SC_PU_STATUSf 43632
#define QS_SC_PU_STATUS_DISINTf 43633
#define QS_SC_PU_VALUEf 43634
#define QS_SHAPER_LIMIT_ENABLEf 43635
#define QS_TAGBP_THRESHOLDf 43636
#define QS_TO_SC_FIFO_OVERFLOWf 43637
#define QS_TO_SC_FIFO_OVERFLOW_DISINTf 43638
#define QS_TS_QT_HIPRIf 43639
#define QTAIL_BUFFER_PTRf 43640
#define QTHSELf 43641
#define QTMASKf 43642
#define QTOTDSCRDPKTCNTf 43643
#define QTOTDSCRDPKTCNTOVFf 43644
#define QTYPEf 43645
#define QTYPE_INITIATE_PAR_ERRf 43646
#define QTYPE_PARITY_ERR_MASKf 43647
#define QUADFUSEf 43648
#define QUAD_INTERRUPT_REGISTER_TESTf 43649
#define QUAD_PORT_TX_CREDITSf 43650
#define QUAD_SERDES_CTRL_SELf 43651
#define QUAD_SERDES_MDIO_SELf 43652
#define QUALIFIERf 43653
#define QUALIFIER_1_NEXT_PROTOCOLf 43654
#define QUALIFIER_1_NEXT_PROTOCOL_MASKf 43655
#define QUALIFIER_2_NEXT_PROTOCOLf 43656
#define QUALIFIER_2_NEXT_PROTOCOL_MASKf 43657
#define QUALIFIER_3_NEXT_PROTOCOLf 43658
#define QUALIFIER_3_NEXT_PROTOCOL_MASKf 43659
#define QUALIFIER_4_NEXT_PROTOCOLf 43660
#define QUALIFIER_4_NEXT_PROTOCOL_MASKf 43661
#define QUALIFIER_5_NEXT_PROTOCOLf 43662
#define QUALIFIER_5_NEXT_PROTOCOL_MASKf 43663
#define QUALIFIER_AND_MASKf 43664
#define QUALIFIER_MASKf 43665
#define QUALIFIER_OR_MASKf 43666
#define QUALIFIER_SHIFTf 43667
#define QUALITYf 43668
#define QUANTA_TO_ADDf 43669
#define QUANTIZED_PORT_LOADINGf 43670
#define QUANTIZED_PORT_QSIZEf 43671
#define QUENOTEMPTYf 43672
#define QUERYKEYf 43673
#define QUERYPAYLOADf 43674
#define QUERYTRIGGERf 43675
#define QUERY_DATA_FIFO_ECC_1B_ERR_MASKf 43676
#define QUERY_DATA_FIFO_ECC_2B_ERR_MASKf 43677
#define QUERY_DATA_FIFO_INITIATE_ECC_1B_ERRf 43678
#define QUERY_DATA_FIFO_INITIATE_ECC_2B_ERRf 43679
#define QUERY_KEYf 43680
#define QUERY_PAYLOADf 43681
#define QUERY_TRIGGERf 43682
#define QUESIGNATUREf 43683
#define QUEUEf 43684
#define QUEUEDEPTHf 43685
#define QUEUEDEPTH_MASKf 43686
#define QUEUEDEPTH_VALUEf 43687
#define QUEUEDISABLEDf 43688
#define QUEUEEMPTY_CPUPURGEQf 43689
#define QUEUEEMPTY_Q23_TO_Q8f 43690
#define QUEUEEMPTY_Q23_TO_Q9f 43691
#define QUEUEEMPTY_Q24_OR_HGPUGREQf 43692
#define QUEUEEMPTY_Q31_TO_Q24f 43693
#define QUEUEEMPTY_Q31_TO_Q25f 43694
#define QUEUEEMPTY_Q47_TO_Q32f 43695
#define QUEUEEMPTY_Q7_TO_Q0f 43696
#define QUEUEEMPTY_Q8_OR_GEPUGREQf 43697
#define QUEUEENTEREDDELf 43698
#define QUEUEENTEREDDELMASKf 43699
#define QUEUELASTCRTIMEf 43700
#define QUEUENUMBERf 43701
#define QUEUENUMFILTERf 43702
#define QUEUENUMFILTERMASKf 43703
#define QUEUESTATf 43704
#define QUEUETYPEFILTERf 43705
#define QUEUETYPEFILTERMASKf 43706
#define QUEUEVALIDf 43707
#define QUEUE_ACTIONf 43708
#define QUEUE_ADDRESSf 43709
#define QUEUE_ADDRESS_TYPEf 43710
#define QUEUE_AGEf 43711
#define QUEUE_AGED_CNTf 43712
#define QUEUE_AGED_CNT_DISINTf 43713
#define QUEUE_AGED_STATEf 43714
#define QUEUE_AGE_THRESHOLDf 43715
#define QUEUE_ALMOST_EMPTY_THf 43716
#define QUEUE_A_ENf 43717
#define QUEUE_BASEf 43718
#define QUEUE_BITMAPf 43719
#define QUEUE_BST_TMf 43720
#define QUEUE_B_ENf 43721
#define QUEUE_CH_BASEf 43722
#define QUEUE_CONFIG_0Af 43723
#define QUEUE_CONFIG_0Bf 43724
#define QUEUE_CONFIG_0Cf 43725
#define QUEUE_CONFIG_1Af 43726
#define QUEUE_CONFIG_1Bf 43727
#define QUEUE_CONFIG_1Cf 43728
#define QUEUE_CONFIG_TMf 43729
#define QUEUE_COUNT_0f 43730
#define QUEUE_COUNT_1f 43731
#define QUEUE_COUNT_TMf 43732
#define QUEUE_DB_CORRECTED_ERRORf 43733
#define QUEUE_DB_CORRECTED_ERROR_DISINTf 43734
#define QUEUE_DB_ECC_ERROR_ADDRESSf 43735
#define QUEUE_DB_ENABLE_ECCf 43736
#define QUEUE_DB_FORCE_UNCORRECTABLE_ERRORf 43737
#define QUEUE_DB_UNCORRECTED_ERRORf 43738
#define QUEUE_DB_UNCORRECTED_ERROR_DISINTf 43739
#define QUEUE_EARLY_E2E_STATEf 43740
#define QUEUE_ECC_CORRUPTf 43741
#define QUEUE_ENAf 43742
#define QUEUE_ENTERED_DELf 43743
#define QUEUE_ENTERED_DEL_MASKf 43744
#define QUEUE_EN_COR_ERR_RPTf 43745
#define QUEUE_ERROR_TYPEf 43746
#define QUEUE_FC_31_0f 43747
#define QUEUE_FC_63_32f 43748
#define QUEUE_LAST_CR_TIMEf 43749
#define QUEUE_MAP_POINTERf 43750
#define QUEUE_MASKf 43751
#define QUEUE_MAX_31_0f 43752
#define QUEUE_MAX_63_32f 43753
#define QUEUE_MAX_PAGES_DELTAf 43754
#define QUEUE_MC_DB_DP_0_THf 43755
#define QUEUE_MC_DB_DP_1_THf 43756
#define QUEUE_MC_DB_DP_2_THf 43757
#define QUEUE_MC_DB_DP_3_THf 43758
#define QUEUE_MC_PD_RSVD_THf 43759
#define QUEUE_MC_PD_TH_DP_0f 43760
#define QUEUE_MC_PD_TH_DP_1f 43761
#define QUEUE_MC_PD_TH_DP_2f 43762
#define QUEUE_MC_PD_TH_DP_3f 43763
#define QUEUE_MODEf 43764
#define QUEUE_NUMf 43765
#define QUEUE_NUMBERf 43766
#define QUEUE_NUM_FILTERf 43767
#define QUEUE_NUM_FILTER_MASKf 43768
#define QUEUE_NUM_MASKf 43769
#define QUEUE_NUM_VALUEf 43770
#define QUEUE_OFFSETf 43771
#define QUEUE_OFFSET_0Af 43772
#define QUEUE_OFFSET_0Bf 43773
#define QUEUE_OFFSET_0Cf 43774
#define QUEUE_OFFSET_1Af 43775
#define QUEUE_OFFSET_1Bf 43776
#define QUEUE_OFFSET_1Cf 43777
#define QUEUE_OFFSET_PROFILE_INDEXf 43778
#define QUEUE_OFFSET_TMf 43779
#define QUEUE_OUT_OF_BAA_RANGEf 43780
#define QUEUE_OUT_OF_BAA_RANGE_DISINTf 43781
#define QUEUE_OVELOAD_ERRORf 43782
#define QUEUE_OVELOAD_ERROR_DISINTf 43783
#define QUEUE_RANGE_FIRSTf 43784
#define QUEUE_RANGE_LASTf 43785
#define QUEUE_RDf 43786
#define QUEUE_RESUME_0f 43787
#define QUEUE_RESUME_1f 43788
#define QUEUE_RESUME_TMf 43789
#define QUEUE_SELf 43790
#define QUEUE_SET_BASEf 43791
#define QUEUE_TMf 43792
#define QUEUE_TYPEf 43793
#define QUEUE_TYPE_FILTERf 43794
#define QUEUE_TYPE_FILTER_MASKf 43795
#define QUEUE_UC_DB_DIS_THf 43796
#define QUEUE_UC_DB_FC_THf 43797
#define QUEUE_UC_PD_DIS_THf 43798
#define QUEUE_UC_PD_FC_THf 43799
#define QUEUE_VALUEf 43800
#define QUEUE_WRf 43801
#define QUEUE_WR_TYPEf 43802
#define QUE_NOT_EMPTYf 43803
#define QUE_SIGNATUREf 43804
#define QU_CNTR_GRP0f 43805
#define QU_CNTR_GRP1f 43806
#define QU_CNTR_GRP10f 43807
#define QU_CNTR_GRP11f 43808
#define QU_CNTR_GRP12f 43809
#define QU_CNTR_GRP13f 43810
#define QU_CNTR_GRP14f 43811
#define QU_CNTR_GRP15f 43812
#define QU_CNTR_GRP2f 43813
#define QU_CNTR_GRP3f 43814
#define QU_CNTR_GRP4f 43815
#define QU_CNTR_GRP5f 43816
#define QU_CNTR_GRP6f 43817
#define QU_CNTR_GRP7f 43818
#define QU_CNTR_GRP8f 43819
#define QU_CNTR_GRP9f 43820
#define QYEL_CELL_RESETf 43821
#define QYEL_DROP_STATEf 43822
#define QYEL_QENTRY_RESETf 43823
#define QYEL_RESETf 43824
#define Q_BIT_OFFSET0f 43825
#define Q_BIT_OFFSET1f 43826
#define Q_BYTE_OFFSET0f 43827
#define Q_BYTE_OFFSET1f 43828
#define Q_COLOR_DYNAMICf 43829
#define Q_COLOR_DYNAMIC_CELLf 43830
#define Q_COLOR_DYNAMIC_PACKETf 43831
#define Q_COLOR_ENABLEf 43832
#define Q_COLOR_ENABLE_CELLf 43833
#define Q_COLOR_ENABLE_PACKETf 43834
#define Q_COLOR_ENABLE_QENTRYf 43835
#define Q_COLOR_LIMIT_DYNAMICf 43836
#define Q_COLOR_LIMIT_DYNAMIC_CELLf 43837
#define Q_COLOR_LIMIT_DYNAMIC_PACKETf 43838
#define Q_COLOR_LIMIT_DYNAMIC_QENTRYf 43839
#define Q_COLOR_LIMIT_ENABLEf 43840
#define Q_COLOR_RESUME_INDEXf 43841
#define Q_COS_E2E_DSf 43842
#define Q_COS_E2E_SPIDf 43843
#define Q_COUNTf 43844
#define Q_DEPTH_THRESH0f 43845
#define Q_DEPTH_THRESH1f 43846
#define Q_DEPTH_THRESH10f 43847
#define Q_DEPTH_THRESH11f 43848
#define Q_DEPTH_THRESH12f 43849
#define Q_DEPTH_THRESH13f 43850
#define Q_DEPTH_THRESH14f 43851
#define Q_DEPTH_THRESH15f 43852
#define Q_DEPTH_THRESH2f 43853
#define Q_DEPTH_THRESH3f 43854
#define Q_DEPTH_THRESH4f 43855
#define Q_DEPTH_THRESH5f 43856
#define Q_DEPTH_THRESH6f 43857
#define Q_DEPTH_THRESH7f 43858
#define Q_DEPTH_THRESH8f 43859
#define Q_DEPTH_THRESH9f 43860
#define Q_DEQ_DELETE_PKT_CNTf 43861
#define Q_DEQ_DELETE_PKT_CNT_OVFf 43862
#define Q_DEQ_PKT_CNTf 43863
#define Q_DEQ_PKT_CNT_OVFf 43864
#define Q_DROP_STATEf 43865
#define Q_DROP_STATE_CELLf 43866
#define Q_DROP_STATE_HIf 43867
#define Q_DROP_STATE_LOf 43868
#define Q_DROP_STATE_PACKETf 43869
#define Q_E2ECC_DS_CONFIGf 43870
#define Q_E2E_DS_ENf 43871
#define Q_E2E_DS_ENABLEf 43872
#define Q_E2E_DS_EN_CELLf 43873
#define Q_E2E_DS_EN_PACKETf 43874
#define Q_EARLY_E2E_STATE_CELLf 43875
#define Q_EARLY_E2E_STATE_PACKETf 43876
#define Q_ENQ_PKT_CNTf 43877
#define Q_ENQ_PKT_CNT_OVFf 43878
#define Q_FLUSH_ACTIVEf 43879
#define Q_FLUSH_EXTERNALf 43880
#define Q_FLUSH_ID0f 43881
#define Q_FLUSH_ID1f 43882
#define Q_FLUSH_ID2f 43883
#define Q_FLUSH_ID3f 43884
#define Q_FLUSH_ID4f 43885
#define Q_FLUSH_ID5f 43886
#define Q_FLUSH_ID6f 43887
#define Q_FLUSH_ID7f 43888
#define Q_FLUSH_NUMf 43889
#define Q_FLUSH_STATEf 43890
#define Q_FULLNESSf 43891
#define Q_HEAD_OFFSETf 43892
#define Q_HEAD_PTRf 43893
#define Q_HEAD_SCPf 43894
#define Q_HEAD_SHORT_SCPf 43895
#define Q_LENGTH0f 43896
#define Q_LENGTH1f 43897
#define Q_LIMIT_DYNAMICf 43898
#define Q_LIMIT_DYNAMIC_CELLf 43899
#define Q_LIMIT_DYNAMIC_PACKETf 43900
#define Q_LIMIT_DYNAMIC_QENTRYf 43901
#define Q_LIMIT_ENABLEf 43902
#define Q_LIMIT_ENABLE_CELLf 43903
#define Q_LIMIT_ENABLE_PACKETf 43904
#define Q_LIMIT_ENABLE_QENTRYf 43905
#define Q_LIMIT_PRI0f 43906
#define Q_LIMIT_REDf 43907
#define Q_LIMIT_RED_CELLf 43908
#define Q_LIMIT_RED_PACKETf 43909
#define Q_LIMIT_YELLOWf 43910
#define Q_LIMIT_YELLOW_CELLf 43911
#define Q_LIMIT_YELLOW_PACKETf 43912
#define Q_MCQE_NEXT_PTRf 43913
#define Q_MCQ_FIFO_BASEf 43914
#define Q_MET_MIN_STATEf 43915
#define Q_MINf 43916
#define Q_MIN_CELLf 43917
#define Q_MIN_COUNTf 43918
#define Q_MIN_COUNT_ALLf 43919
#define Q_MIN_COUNT_CELLf 43920
#define Q_MIN_COUNT_MSBf 43921
#define Q_MIN_COUNT_PACKETf 43922
#define Q_MIN_LIMITf 43923
#define Q_MIN_LIMIT_CELLf 43924
#define Q_MIN_MSBf 43925
#define Q_MIN_PACKETf 43926
#define Q_MIN_QENTRYf 43927
#define Q_MX_OC_QSZf 43928
#define Q_MX_OC_RFRSHf 43929
#define Q_NOT_EMPTYf 43930
#define Q_NUM0f 43931
#define Q_NUM1f 43932
#define Q_NUM2f 43933
#define Q_NUM3f 43934
#define Q_OFFSET0f 43935
#define Q_OFFSET1f 43936
#define Q_OFFSET2f 43937
#define Q_OFFSET3f 43938
#define Q_OFFSET_PROF0f 43939
#define Q_OFFSET_PROF1f 43940
#define Q_OPN_ERROR_POINTERf 43941
#define Q_OPN_ERROR_TYPEf 43942
#define Q_PRIORITY_BIT_MAPf 43943
#define Q_RDPTRf 43944
#define Q_RD_NEXT_PTRf 43945
#define Q_RD_PTRf 43946
#define Q_RED_DROP_STATEf 43947
#define Q_RED_DROP_STATE_CELLf 43948
#define Q_RESET_OFFSETf 43949
#define Q_RESET_OFFSET_CELLf 43950
#define Q_RESET_OFFSET_PACKETf 43951
#define Q_RESET_SELf 43952
#define Q_RESET_VALUEf 43953
#define Q_RESET_VALUE_CELLf 43954
#define Q_RESET_VALUE_PACKETf 43955
#define Q_SEL_P1f 43956
#define Q_SEL_P2f 43957
#define Q_SEL_P3f 43958
#define Q_SEL_P34f 43959
#define Q_SEL_P35f 43960
#define Q_SEL_P36f 43961
#define Q_SEL_P37f 43962
#define Q_SEL_P4f 43963
#define Q_SHARED_ALPHAf 43964
#define Q_SHARED_ALPHA_CELLf 43965
#define Q_SHARED_ALPHA_PACKETf 43966
#define Q_SHARED_ALPHA_QENTRYf 43967
#define Q_SHARED_COUNTf 43968
#define Q_SHARED_COUNT_CELLf 43969
#define Q_SHARED_COUNT_PACKETf 43970
#define Q_SHARED_LIMITf 43971
#define Q_SHARED_LIMIT_CELLf 43972
#define Q_SHARED_LIMIT_PACKETf 43973
#define Q_SHARED_LIMIT_QENTRYf 43974
#define Q_SPIDf 43975
#define Q_TAIL_OFFSETf 43976
#define Q_TAIL_PTRf 43977
#define Q_TOTAL_COUNTf 43978
#define Q_TOTAL_COUNT_CELLf 43979
#define Q_TOTAL_COUNT_PACKETf 43980
#define Q_TOT_DSCRD_PKT_CNTf 43981
#define Q_TOT_DSCRD_PKT_CNT_OVFf 43982
#define Q_TO_QGRP_MAP_1B_ECC_ERRf 43983
#define Q_TO_QGRP_MAP_2B_ECC_ERRf 43984
#define Q_TO_QGRP_MAP_TMf 43985
#define Q_TYPEf 43986
#define Q_TYPE_MASKf 43987
#define Q_VLD0f 43988
#define Q_VLD1f 43989
#define Q_VLD2f 43990
#define Q_VLD3f 43991
#define Q_WAS_FLUSHEDf 43992
#define Q_WM_MAX_THRESHOLDf 43993
#define Q_WRPTRf 43994
#define Q_WR_LENGTHf 43995
#define Q_WR_OFFSETf 43996
#define Q_WR_PTRf 43997
#define Q_YELLOW_DROP_STATEf 43998
#define Q_YELLOW_DROP_STATE_CELLf 43999
#define R0SIZEf 44000
#define R2R_DIFFCS_DLY_F0f 44001
#define R2R_DIFFCS_DLY_F1f 44002
#define R2R_ERR_CHAR_CNTf 44003
#define R2R_ERR_CHAR_CNT_RESETf 44004
#define R2R_SAMECS_DLYf 44005
#define R2W_DIFFCS_DLYf 44006
#define R2W_NOPSf 44007
#define R2W_SAMECS_DLYf 44008
#define RAf 44009
#define RADDRf 44010
#define RADDR_HALF_Af 44011
#define RADDR_HALF_Bf 44012
#define RAFAECCERRf 44013
#define RAFAECCERRMASKf 44014
#define RAFA_ECC_1B_ERR_MASKf 44015
#define RAFA_ECC_2B_ERR_MASKf 44016
#define RAFA_INITIATE_ECC_1B_ERRf 44017
#define RAFA_INITIATE_ECC_2B_ERRf 44018
#define RAFBECCERRf 44019
#define RAFBECCERRMASKf 44020
#define RAFB_ECC_1B_ERR_MASKf 44021
#define RAFB_ECC_2B_ERR_MASKf 44022
#define RAFB_INITIATE_ECC_1B_ERRf 44023
#define RAFB_INITIATE_ECC_2B_ERRf 44024
#define RAFCECCERRf 44025
#define RAFCECCERRMASKf 44026
#define RAFC_ECC_1B_ERR_MASKf 44027
#define RAFC_ECC_2B_ERR_MASKf 44028
#define RAFC_INITIATE_ECC_1B_ERRf 44029
#define RAFC_INITIATE_ECC_2B_ERRf 44030
#define RAFDECCERRf 44031
#define RAFDECCERRMASKf 44032
#define RAFD_ECC_1B_ERR_MASKf 44033
#define RAFD_ECC_2B_ERR_MASKf 44034
#define RAFD_INITIATE_ECC_1B_ERRf 44035
#define RAFD_INITIATE_ECC_2B_ERRf 44036
#define RAFEECCERRf 44037
#define RAFEECCERRMASKf 44038
#define RAFE_ECC_1B_ERR_MASKf 44039
#define RAFE_ECC_2B_ERR_MASKf 44040
#define RAFE_INITIATE_ECC_1B_ERRf 44041
#define RAFE_INITIATE_ECC_2B_ERRf 44042
#define RAFFECCERRf 44043
#define RAFFECCERRMASKf 44044
#define RAFF_ECC_1B_ERR_MASKf 44045
#define RAFF_ECC_2B_ERR_MASKf 44046
#define RAFF_INITIATE_ECC_1B_ERRf 44047
#define RAFF_INITIATE_ECC_2B_ERRf 44048
#define RAFG_ECC_1B_ERR_MASKf 44049
#define RAFG_ECC_2B_ERR_MASKf 44050
#define RAFG_INITIATE_ECC_1B_ERRf 44051
#define RAFG_INITIATE_ECC_2B_ERRf 44052
#define RAFH_ECC_1B_ERR_MASKf 44053
#define RAFH_ECC_2B_ERR_MASKf 44054
#define RAFH_INITIATE_ECC_1B_ERRf 44055
#define RAFH_INITIATE_ECC_2B_ERRf 44056
#define RAF_AE_WMf 44057
#define RAF_ENSUREOVERFLOWINDf 44058
#define RAM0_0_TMf 44059
#define RAM0_1_TMf 44060
#define RAM0_CT0f 44061
#define RAM0_CT1f 44062
#define RAM0_CT2f 44063
#define RAM0_DCMf 44064
#define RAM0_HI_TMf 44065
#define RAM0_LO_TMf 44066
#define RAM0_PMf 44067
#define RAM0_PSM_VDDf 44068
#define RAM0_SAMf 44069
#define RAM0_TMf 44070
#define RAM0_WWf 44071
#define RAM10_DCMf 44072
#define RAM10_HI_TMf 44073
#define RAM10_LO_TMf 44074
#define RAM10_PMf 44075
#define RAM10_PSM_VDDf 44076
#define RAM10_TMf 44077
#define RAM11_DCMf 44078
#define RAM11_HI_TMf 44079
#define RAM11_LO_TMf 44080
#define RAM11_PMf 44081
#define RAM11_PSM_VDDf 44082
#define RAM11_TMf 44083
#define RAM12_DCMf 44084
#define RAM12_HI_TMf 44085
#define RAM12_LO_TMf 44086
#define RAM12_PMf 44087
#define RAM12_PSM_VDDf 44088
#define RAM12_TMf 44089
#define RAM13_DCMf 44090
#define RAM13_HI_TMf 44091
#define RAM13_LO_TMf 44092
#define RAM13_PMf 44093
#define RAM13_PSM_VDDf 44094
#define RAM13_TMf 44095
#define RAM14_DCMf 44096
#define RAM14_HI_TMf 44097
#define RAM14_LO_TMf 44098
#define RAM14_PMf 44099
#define RAM14_PSM_VDDf 44100
#define RAM14_TMf 44101
#define RAM15_DCMf 44102
#define RAM15_HI_TMf 44103
#define RAM15_LO_TMf 44104
#define RAM15_PMf 44105
#define RAM15_PSM_VDDf 44106
#define RAM15_TMf 44107
#define RAM1_0_TMf 44108
#define RAM1_1_TMf 44109
#define RAM1_CT0f 44110
#define RAM1_CT1f 44111
#define RAM1_CT2f 44112
#define RAM1_DCMf 44113
#define RAM1_HI_TMf 44114
#define RAM1_LO_TMf 44115
#define RAM1_PMf 44116
#define RAM1_PSM_VDDf 44117
#define RAM1_SAMf 44118
#define RAM1_TMf 44119
#define RAM2_0_TMf 44120
#define RAM2_1_TMf 44121
#define RAM2_CT0f 44122
#define RAM2_CT1f 44123
#define RAM2_CT2f 44124
#define RAM2_DCMf 44125
#define RAM2_HI_TMf 44126
#define RAM2_LO_TMf 44127
#define RAM2_PMf 44128
#define RAM2_PSM_VDDf 44129
#define RAM2_SAMf 44130
#define RAM2_TMf 44131
#define RAM3_0_TMf 44132
#define RAM3_1_TMf 44133
#define RAM3_CT0f 44134
#define RAM3_CT1f 44135
#define RAM3_CT2f 44136
#define RAM3_DCMf 44137
#define RAM3_HI_TMf 44138
#define RAM3_LO_TMf 44139
#define RAM3_PMf 44140
#define RAM3_PSM_VDDf 44141
#define RAM3_SAMf 44142
#define RAM3_TMf 44143
#define RAM4_0_TMf 44144
#define RAM4_1_TMf 44145
#define RAM4_DCMf 44146
#define RAM4_HI_TMf 44147
#define RAM4_LO_TMf 44148
#define RAM4_PMf 44149
#define RAM4_PSM_VDDf 44150
#define RAM4_TMf 44151
#define RAM5_0_TMf 44152
#define RAM5_1_TMf 44153
#define RAM5_DCMf 44154
#define RAM5_HI_TMf 44155
#define RAM5_LO_TMf 44156
#define RAM5_PMf 44157
#define RAM5_PSM_VDDf 44158
#define RAM5_TMf 44159
#define RAM6_0_TMf 44160
#define RAM6_1_TMf 44161
#define RAM6_DCMf 44162
#define RAM6_HI_TMf 44163
#define RAM6_LO_TMf 44164
#define RAM6_PMf 44165
#define RAM6_PSM_VDDf 44166
#define RAM6_TMf 44167
#define RAM7_0_TMf 44168
#define RAM7_1_TMf 44169
#define RAM7_DCMf 44170
#define RAM7_HI_TMf 44171
#define RAM7_LO_TMf 44172
#define RAM7_PMf 44173
#define RAM7_PSM_VDDf 44174
#define RAM7_TMf 44175
#define RAM8_DCMf 44176
#define RAM8_HI_TMf 44177
#define RAM8_LO_TMf 44178
#define RAM8_PMf 44179
#define RAM8_PSM_VDDf 44180
#define RAM8_TMf 44181
#define RAM9_DCMf 44182
#define RAM9_HI_TMf 44183
#define RAM9_LO_TMf 44184
#define RAM9_PMf 44185
#define RAM9_PSM_VDDf 44186
#define RAM9_TMf 44187
#define RAM_0_DCMf 44188
#define RAM_0_PDAf 44189
#define RAM_0_PMf 44190
#define RAM_0_PSM_VDDf 44191
#define RAM_0_TMf 44192
#define RAM_10_PDAf 44193
#define RAM_10_TMf 44194
#define RAM_11_PDAf 44195
#define RAM_11_TMf 44196
#define RAM_12_PDAf 44197
#define RAM_12_TMf 44198
#define RAM_13_PDAf 44199
#define RAM_13_TMf 44200
#define RAM_14_PDAf 44201
#define RAM_14_TMf 44202
#define RAM_15_PDAf 44203
#define RAM_15_TMf 44204
#define RAM_1_DCMf 44205
#define RAM_1_PDAf 44206
#define RAM_1_PMf 44207
#define RAM_1_TMf 44208
#define RAM_2_DCMf 44209
#define RAM_2_PDAf 44210
#define RAM_2_PMf 44211
#define RAM_2_TMf 44212
#define RAM_3_DCMf 44213
#define RAM_3_PDAf 44214
#define RAM_3_PMf 44215
#define RAM_3_TMf 44216
#define RAM_4_PDAf 44217
#define RAM_4_TMf 44218
#define RAM_5_PDAf 44219
#define RAM_5_TMf 44220
#define RAM_6_PDAf 44221
#define RAM_6_TMf 44222
#define RAM_7_PDAf 44223
#define RAM_7_TMf 44224
#define RAM_8_PDAf 44225
#define RAM_8_TMf 44226
#define RAM_9_PDAf 44227
#define RAM_9_TMf 44228
#define RAM_B0_0_TMf 44229
#define RAM_B0_1_TMf 44230
#define RAM_B0_2_TMf 44231
#define RAM_B0_3_TMf 44232
#define RAM_B0_4_TMf 44233
#define RAM_B1_0_TMf 44234
#define RAM_B1_1_TMf 44235
#define RAM_B1_2_TMf 44236
#define RAM_B1_3_TMf 44237
#define RAM_B1_4_TMf 44238
#define RAM_BOTTOM_PDAHf 44239
#define RAM_BYPf 44240
#define RAM_CLAMP_ON_CPU0f 44241
#define RAM_CLAMP_ON_CPU1f 44242
#define RAM_DONEf 44243
#define RAM_PDAHf 44244
#define RAM_PMf 44245
#define RAM_PWRDOWN_CPU0f 44246
#define RAM_PWRDOWN_CPU1f 44247
#define RAM_RD_LATENCYDf 44248
#define RAM_RD_LATENCYTf 44249
#define RAM_SETUP_LATENCYDf 44250
#define RAM_SETUP_LATENCYTf 44251
#define RAM_TESTf 44252
#define RAM_TEST_FAILf 44253
#define RAM_TMf 44254
#define RAM_TOP_PDAHf 44255
#define RAM_WR_LATENCYDf 44256
#define RAM_WR_LATENCYTf 44257
#define RANDGEN_A_CORRECTED_ERRORf 44258
#define RANDGEN_A_CORRECTED_ERROR_DISINTf 44259
#define RANDGEN_A_FORCE_UNCORRECTABLE_ERRORf 44260
#define RANDGEN_A_UNCORRECTED_ERRORf 44261
#define RANDGEN_A_UNCORRECTED_ERROR_DISINTf 44262
#define RANDGEN_B_CORRECTED_ERRORf 44263
#define RANDGEN_B_CORRECTED_ERROR_DISINTf 44264
#define RANDGEN_B_FORCE_UNCORRECTABLE_ERRORf 44265
#define RANDGEN_B_UNCORRECTED_ERRORf 44266
#define RANDGEN_B_UNCORRECTED_ERROR_DISINTf 44267
#define RANDGEN_C_CORRECTED_ERRORf 44268
#define RANDGEN_C_CORRECTED_ERROR_DISINTf 44269
#define RANDGEN_C_FORCE_UNCORRECTABLE_ERRORf 44270
#define RANDGEN_C_UNCORRECTED_ERRORf 44271
#define RANDGEN_C_UNCORRECTED_ERROR_DISINTf 44272
#define RANDGEN_ENABLE_ECCf 44273
#define RANDGEN_MEM_TMf 44274
#define RANDLIMKENf 44275
#define RANDOM_SLAVE_STRETCHf 44276
#define RAND_ENTRYf 44277
#define RAND_LINK_ENf 44278
#define RAND_NUMf 44279
#define RANGEf 44280
#define RANGECOSPROFILEf 44281
#define RANGEINRIFf 44282
#define RANGEINRIFVALIDf 44283
#define RANGEISPIPEf 44284
#define RANGEISSIMPLEf 44285
#define RANGEVALID0f 44286
#define RANGEVALID1f 44287
#define RANGE_0_PARITY_BITSf 44288
#define RANGE_10_PARITY_BITSf 44289
#define RANGE_11_PARITY_BITSf 44290
#define RANGE_12_PARITY_BITSf 44291
#define RANGE_13_PARITY_BITSf 44292
#define RANGE_14_PARITY_BITSf 44293
#define RANGE_15_PARITY_BITSf 44294
#define RANGE_16_PARITY_BITSf 44295
#define RANGE_17_PARITY_BITSf 44296
#define RANGE_18_PARITY_BITSf 44297
#define RANGE_19_PARITY_BITSf 44298
#define RANGE_1_PARITY_BITSf 44299
#define RANGE_20_PARITY_BITSf 44300
#define RANGE_21_PARITY_BITSf 44301
#define RANGE_22_PARITY_BITSf 44302
#define RANGE_23_PARITY_BITSf 44303
#define RANGE_24_PARITY_BITSf 44304
#define RANGE_25_PARITY_BITSf 44305
#define RANGE_26_PARITY_BITSf 44306
#define RANGE_27_PARITY_BITSf 44307
#define RANGE_28_PARITY_BITSf 44308
#define RANGE_29_PARITY_BITSf 44309
#define RANGE_2_PARITY_BITSf 44310
#define RANGE_30_PARITY_BITSf 44311
#define RANGE_31_PARITY_BITSf 44312
#define RANGE_3_PARITY_BITSf 44313
#define RANGE_4_PARITY_BITSf 44314
#define RANGE_5_PARITY_BITSf 44315
#define RANGE_6_PARITY_BITSf 44316
#define RANGE_7_PARITY_BITSf 44317
#define RANGE_8_PARITY_BITSf 44318
#define RANGE_9_PARITY_BITSf 44319
#define RANGE_SELf 44320
#define RANGE_VALID_0f 44321
#define RANGE_VALID_1f 44322
#define RANK0f 44323
#define RANK1f 44324
#define RANK10f 44325
#define RANK11f 44326
#define RANK12f 44327
#define RANK13f 44328
#define RANK14f 44329
#define RANK15f 44330
#define RANK2f 44331
#define RANK3f 44332
#define RANK4f 44333
#define RANK5f 44334
#define RANK6f 44335
#define RANK7f 44336
#define RANK8f 44337
#define RANK9f 44338
#define RARP_ETHERTYPEf 44339
#define RASf 44340
#define RAS_N_OR_REF_Nf 44341
#define RATB_IDf 44342
#define RATEf 44343
#define RATE20f 44344
#define RATECLASSf 44345
#define RATEEXPf 44346
#define RATEMANTISSAf 44347
#define RATE_CLASSf 44348
#define RATE_CLASS_RD_WEIGHTf 44349
#define RATE_CMD_CNTf 44350
#define RATE_DELTA_MAX_INDEXf 44351
#define RATE_EXPf 44352
#define RATE_EXPONENTf 44353
#define RATE_MANTISSAf 44354
#define RATE_MASKf 44355
#define RATE_MAX_DELTAf 44356
#define RATE_SHIFTf 44357
#define RATE_SHIFT_MSBf 44358
#define RATE_UPDATE_SCALEf 44359
#define RATE_UPDATE_SCALE_DIRf 44360
#define RATE_VALUEf 44361
#define RAW_DATAf 44362
#define RAW_ENTRYf 44363
#define RAW_HITBITf 44364
#define RAW_INT_STATUS0f 44365
#define RAW_INT_STATUS1f 44366
#define RAW_LINK_STATUSf 44367
#define RAW_LINK_STATUS_CHANGEf 44368
#define RAW_LINK_STATUS_DISINTf 44369
#define RAW_LINK_STATUS_STICKYf 44370
#define RBCf 44371
#define RBC_DISINTf 44372
#define RBC_SELf 44373
#define RBENQR_CORRECTED_ERRORf 44374
#define RBENQR_CORRECTED_ERROR_DISINTf 44375
#define RBENQR_ENABLE_ECCf 44376
#define RBENQR_FORCE_UNCORRECTABLE_ERRORf 44377
#define RBENQR_UNCORRECTED_ERRORf 44378
#define RBENQR_UNCORRECTED_ERROR_DISINTf 44379
#define RBINS_MEM_INITIATE_PAR_ERRf 44380
#define RBINS_MEM_PARITY_ERR_MASKf 44381
#define RBRIDGE_NICKNAMEf 44382
#define RBR_THR_DLLf 44383
#define RBUSf 44384
#define RBUS0_HITf 44385
#define RBUS0_PERRf 44386
#define RBUS0_VALIDf 44387
#define RBUS1_HITf 44388
#define RBUS1_PERRf 44389
#define RBUS1_VALIDf 44390
#define RBUSYf 44391
#define RBUS_ACKf 44392
#define RBUS_ADDRf 44393
#define RBUS_EN_19_12f 44394
#define RBUS_ERRf 44395
#define RBUS_PARf 44396
#define RBUS_RDATAf 44397
#define RBUS_RD_ACTf 44398
#define RBUS_SYNC_DLYf 44399
#define RBUS_TRGf 44400
#define RBUS_WDATAf 44401
#define RB_Bf 44402
#define RB_ENQREQ_FIFO_THRESHOLDf 44403
#define RB_ENQR_BPf 44404
#define RB_ENQR_FIFO_OVERFLOWf 44405
#define RB_ENQR_FIFO_OVERFLOW_DISINTf 44406
#define RB_ENQR_HIGH_WATERMARKf 44407
#define RB_ENQR_HIGH_WATERMARK_UPDf 44408
#define RB_ENQR_LEVELf 44409
#define RB_ENQ_TMf 44410
#define RB_HALT_STATUSf 44411
#define RB_STATUSf 44412
#define RB_STATUS_DISINTf 44413
#define RB_TAGf 44414
#define RB_TREX2_DEBUG_ENABLEf 44415
#define RCf 44416
#define RC2f 44417
#define RCEf 44418
#define RCE_CLK_DISABLEf 44419
#define RCGLBT_ECC_1B_ERR_MASKf 44420
#define RCGLBT_ECC_2B_ERR_MASKf 44421
#define RCGLBT_INITIATE_ECC_1B_ERRf 44422
#define RCGLBT_INITIATE_ECC_2B_ERRf 44423
#define RCG_INTEG_VEC_DISf 44424
#define RCIDECREMENT0f 44425
#define RCIDECREMENT1f 44426
#define RCIDECREMENT2f 44427
#define RCIDECREMENT3f 44428
#define RCIDECREMENT4f 44429
#define RCIDECREMENT5f 44430
#define RCIDECREMENT6f 44431
#define RCIDECREMENT7f 44432
#define RCIENAf 44433
#define RCIHIGHLEVELf 44434
#define RCIINCVALf 44435
#define RCILOWLEVELf 44436
#define RCI_CNT_MAX_SIZEf 44437
#define RCI_DECREMENT_0f 44438
#define RCI_DECREMENT_1f 44439
#define RCI_DECREMENT_2f 44440
#define RCI_DECREMENT_3f 44441
#define RCI_DECREMENT_4f 44442
#define RCI_DECREMENT_5f 44443
#define RCI_DECREMENT_6f 44444
#define RCI_DECREMENT_7f 44445
#define RCI_ENAf 44446
#define RCI_HIGH_LEVELf 44447
#define RCI_INC_VALf 44448
#define RCI_LOW_LEVELf 44449
#define RCI_SOURCEf 44450
#define RCI_TH_HIGH_0_Pf 44451
#define RCI_TH_HIGH_0_Sf 44452
#define RCI_TH_HIGH_1_Pf 44453
#define RCI_TH_HIGH_1_Sf 44454
#define RCI_TRANS_MODEf 44455
#define RCLVSQTOSCHHRENf 44456
#define RCL_VSQ_MAP_INITIATE_PAR_ERRf 44457
#define RCL_VSQ_MAP_PARITY_ERR_MASKf 44458
#define RCMMC_ECC_1B_ERR_MASKf 44459
#define RCMMC_ECC_2B_ERR_MASKf 44460
#define RCMMC_INITIATE_ECC_1B_ERRf 44461
#define RCMMC_INITIATE_ECC_2B_ERRf 44462
#define RCMUC_ECC_1B_ERR_MASKf 44463
#define RCMUC_ECC_2B_ERR_MASKf 44464
#define RCMUC_INITIATE_ECC_1B_ERRf 44465
#define RCMUC_INITIATE_ECC_2B_ERRf 44466
#define RCM_MC_ERRf 44467
#define RCM_MC_ERR_MASKf 44468
#define RCM_MC_MODEf 44469
#define RCM_UC_ERRf 44470
#define RCM_UC_ERR_MASKf 44471
#define RCM_UC_MODEf 44472
#define RCNTDISECCf 44473
#define RCNTECCERRf 44474
#define RCNTECCFIXf 44475
#define RCNT_ECC_1B_ERR_MASKf 44476
#define RCNT_ECC_2B_ERR_MASKf 44477
#define RCNT_INITIATE_ECC_1B_ERRf 44478
#define RCNT_INITIATE_ECC_2B_ERRf 44479
#define RCSf 44480
#define RCSELf 44481
#define RCTCPUREQUESTf 44482
#define RCTCPUREQUESTFAPPORTf 44483
#define RCT_CPU_REQUESTf 44484
#define RCT_CPU_REQUEST_FAP_PORTf 44485
#define RCVADDR_HIGHf 44486
#define RCVADDR_LOWf 44487
#define RCVCTL1f 44488
#define RCVCTL2f 44489
#define RCVDESCUFf 44490
#define RCVDESCUFENf 44491
#define RCVDPACKETCOUNTERf 44492
#define RCVDPACKETCOUNTEROVERFLOWf 44493
#define RCVD_PACKET_COUNTERf 44494
#define RCVD_PACKET_COUNTER_OVERFLOWf 44495
#define RCVERRf 44496
#define RCVFIFOOFf 44497
#define RCVFIFOOFENf 44498
#define RCVINTf 44499
#define RCVINTENf 44500
#define RCVOFFSETf 44501
#define RCVPTRf 44502
#define RCVSTATEf 44503
#define RCV_COS_BYTES_CORRECTED_ERRORf 44504
#define RCV_COS_BYTES_CORRECTED_ERROR_DISINTf 44505
#define RCV_COS_BYTES_ENABLE_ECCf 44506
#define RCV_COS_BYTES_FORCE_UNCORRECTABLE_ERRORf 44507
#define RCV_COS_BYTES_INITf 44508
#define RCV_COS_BYTES_INIT_DONEf 44509
#define RCV_COS_BYTES_UNCORRECTED_ERRORf 44510
#define RCV_COS_BYTES_UNCORRECTED_ERROR_DISINTf 44511
#define RCV_COS_PKTS_CORRECTED_ERRORf 44512
#define RCV_COS_PKTS_CORRECTED_ERROR_DISINTf 44513
#define RCV_COS_PKTS_ENABLE_ECCf 44514
#define RCV_COS_PKTS_FORCE_UNCORRECTABLE_ERRORf 44515
#define RCV_COS_PKTS_INITf 44516
#define RCV_COS_PKTS_INIT_DONEf 44517
#define RCV_COS_PKTS_UNCORRECTED_ERRORf 44518
#define RCV_COS_PKTS_UNCORRECTED_ERROR_DISINTf 44519
#define RCV_CTL_1f 44520
#define RCV_CTL_2f 44521
#define RCV_DROP_AGG_CORRECTED_ERRORf 44522
#define RCV_DROP_AGG_CORRECTED_ERROR_DISINTf 44523
#define RCV_DROP_AGG_ENABLE_ECCf 44524
#define RCV_DROP_AGG_FORCE_UNCORRECTABLE_ERRORf 44525
#define RCV_DROP_AGG_INITf 44526
#define RCV_DROP_AGG_INIT_DONEf 44527
#define RCV_DROP_AGG_UNCORRECTED_ERRORf 44528
#define RCV_DROP_AGG_UNCORRECTED_ERROR_DISINTf 44529
#define RCV_DROP_BYTES_CORRECTED_ERRORf 44530
#define RCV_DROP_BYTES_CORRECTED_ERROR_DISINTf 44531
#define RCV_DROP_BYTES_ENABLE_ECCf 44532
#define RCV_DROP_BYTES_FORCE_UNCORRECTABLE_ERRORf 44533
#define RCV_DROP_BYTES_INITf 44534
#define RCV_DROP_BYTES_INIT_DONEf 44535
#define RCV_DROP_BYTES_UNCORRECTED_ERRORf 44536
#define RCV_DROP_BYTES_UNCORRECTED_ERROR_DISINTf 44537
#define RCV_DROP_PKTS_CORRECTED_ERRORf 44538
#define RCV_DROP_PKTS_CORRECTED_ERROR_DISINTf 44539
#define RCV_DROP_PKTS_ENABLE_ECCf 44540
#define RCV_DROP_PKTS_FORCE_UNCORRECTABLE_ERRORf 44541
#define RCV_DROP_PKTS_INITf 44542
#define RCV_DROP_PKTS_INIT_DONEf 44543
#define RCV_DROP_PKTS_UNCORRECTED_ERRORf 44544
#define RCV_DROP_PKTS_UNCORRECTED_ERROR_DISINTf 44545
#define RCV_HIGIG_CMD_STATS_CORRECTED_ERRORf 44546
#define RCV_HIGIG_CMD_STATS_CORRECTED_ERROR_DISINTf 44547
#define RCV_HIGIG_CMD_STATS_ENABLE_ECCf 44548
#define RCV_HIGIG_CMD_STATS_FORCE_UNCORRECTABLE_ERRORf 44549
#define RCV_HIGIG_CMD_STATS_INITf 44550
#define RCV_HIGIG_CMD_STATS_INIT_DONEf 44551
#define RCV_HIGIG_CMD_STATS_UNCORRECTED_ERRORf 44552
#define RCV_HIGIG_CMD_STATS_UNCORRECTED_ERROR_DISINTf 44553
#define RCV_IPHCKS_CORRECTED_ERRORf 44554
#define RCV_IPHCKS_CORRECTED_ERROR_DISINTf 44555
#define RCV_IPHCKS_ENABLE_ECCf 44556
#define RCV_IPHCKS_FORCE_UNCORRECTABLE_ERRORf 44557
#define RCV_IPHCKS_INITf 44558
#define RCV_IPHCKS_INIT_DONEf 44559
#define RCV_IPHCKS_UNCORRECTED_ERRORf 44560
#define RCV_IPHCKS_UNCORRECTED_ERROR_DISINTf 44561
#define RCV_IP_STATS_CORRECTED_ERRORf 44562
#define RCV_IP_STATS_CORRECTED_ERROR_DISINTf 44563
#define RCV_IP_STATS_ENABLE_ECCf 44564
#define RCV_IP_STATS_FORCE_UNCORRECTABLE_ERRORf 44565
#define RCV_IP_STATS_INITf 44566
#define RCV_IP_STATS_INIT_DONEf 44567
#define RCV_IP_STATS_UNCORRECTED_ERRORf 44568
#define RCV_IP_STATS_UNCORRECTED_ERROR_DISINTf 44569
#define RCV_L2_BYTES_CORRECTED_ERRORf 44570
#define RCV_L2_BYTES_CORRECTED_ERROR_DISINTf 44571
#define RCV_L2_BYTES_ENABLE_ECCf 44572
#define RCV_L2_BYTES_FORCE_UNCORRECTABLE_ERRORf 44573
#define RCV_L2_BYTES_INITf 44574
#define RCV_L2_BYTES_INIT_DONEf 44575
#define RCV_L2_BYTES_UNCORRECTED_ERRORf 44576
#define RCV_L2_BYTES_UNCORRECTED_ERROR_DISINTf 44577
#define RCV_L2_PKTS_CORRECTED_ERRORf 44578
#define RCV_L2_PKTS_CORRECTED_ERROR_DISINTf 44579
#define RCV_L2_PKTS_ENABLE_ECCf 44580
#define RCV_L2_PKTS_FORCE_UNCORRECTABLE_ERRORf 44581
#define RCV_L2_PKTS_INITf 44582
#define RCV_L2_PKTS_INIT_DONEf 44583
#define RCV_L2_PKTS_UNCORRECTED_ERRORf 44584
#define RCV_L2_PKTS_UNCORRECTED_ERROR_DISINTf 44585
#define RCV_SKIP_STOP_STATS_INITf 44586
#define RCV_SKIP_STOP_STATS_INIT_DONEf 44587
#define RCV_SM_STATEf 44588
#define RCV_VLAN_STATS_CORRECTED_ERRORf 44589
#define RCV_VLAN_STATS_CORRECTED_ERROR_DISINTf 44590
#define RCV_VLAN_STATS_ENABLE_ECCf 44591
#define RCV_VLAN_STATS_FORCE_UNCORRECTABLE_ERRORf 44592
#define RCV_VLAN_STATS_INITf 44593
#define RCV_VLAN_STATS_INIT_DONEf 44594
#define RCV_VLAN_STATS_UNCORRECTED_ERRORf 44595
#define RCV_VLAN_STATS_UNCORRECTED_ERROR_DISINTf 44596
#define RCYCLESf 44597
#define RCYC_ENf 44598
#define RCYERRDATAARRIVEDf 44599
#define RCYERRDATAARRIVEDMASKf 44600
#define RCYMAXCRRATEf 44601
#define RCYNOFRAGf 44602
#define RCYPACKETCOUNTERf 44603
#define RCYPACKETSIZEERRf 44604
#define RCYPACKETSIZEERRMASKf 44605
#define RCYPORTDELAYf 44606
#define RCYSHAPERGRANTSIZEf 44607
#define RCYSHAPERMAXBURSTf 44608
#define RCYSHAPERTIMERCYCLESf 44609
#define RCYSPORRRf 44610
#define RCYSPRCALLENAf 44611
#define RCYSPRCALLENBf 44612
#define RCYSPRMAXBURSTAf 44613
#define RCYSPRMAXBURSTBf 44614
#define RCYSPRRATEAf 44615
#define RCYSPRRATEBf 44616
#define RCYSUMOFPORTSf 44617
#define RCYWEIGHTf 44618
#define RCY_64BYTESPACKERRf 44619
#define RCY_64BYTESPACKERRMASKf 44620
#define RCY_CREDITSf 44621
#define RCY_CREDITS_OVFf 44622
#define RCY_CTXT_MAP_INITIATE_PAR_ERRf 44623
#define RCY_CTXT_MAP_PARITY_ERR_MASKf 44624
#define RCY_ERR_64_BYTES_PACKf 44625
#define RCY_ERR_64_BYTES_PACK_MASKf 44626
#define RCY_ERR_DATA_ARRIVEDf 44627
#define RCY_ERR_DATA_ARRIVED_MASKf 44628
#define RCY_ERR_PACKET_SIZEf 44629
#define RCY_ERR_PACKET_SIZE_MASKf 44630
#define RCY_FAST_PORT_ENf 44631
#define RCY_IFC_DELAYf 44632
#define RCY_IFC_NUMf 44633
#define RCY_IFC_SOP_ONLY_DELAYf 44634
#define RCY_NO_FRAGf 44635
#define RCY_PACKET_COUNTERf 44636
#define RCY_SHAPER_GRANT_SIZEf 44637
#define RCY_SHAPER_MAX_BURSTf 44638
#define RCY_SHAPER_TIMER_CYCLESf 44639
#define RCY_SP_OR_RRf 44640
#define RC_DROPPED_PACKETSf 44641
#define RC_PCIE_RST_OUTPUTf 44642
#define RC_PERST_Bf 44643
#define RC_RESET_Nf 44644
#define RC_TX_WR_RD_ORDERf 44645
#define RDf 44646
#define RDACKf 44647
#define RDATA_127_96f 44648
#define RDATA_31_0f 44649
#define RDATA_31_0_MASKf 44650
#define RDATA_63_32f 44651
#define RDATA_63_32_MASKf 44652
#define RDATA_95_64f 44653
#define RDBEATSf 44654
#define RDBGC0_CORRECTED_ERRORf 44655
#define RDBGC0_CORRECTED_ERROR_DISINTf 44656
#define RDBGC0_ENABLE_ECCf 44657
#define RDBGC0_FORCE_UNCORRECTABLE_ERRORf 44658
#define RDBGC0_INITf 44659
#define RDBGC0_INIT_DONEf 44660
#define RDBGC0_UNCORRECTED_ERRORf 44661
#define RDBGC0_UNCORRECTED_ERROR_DISINTf 44662
#define RDBGC1_CORRECTED_ERRORf 44663
#define RDBGC1_CORRECTED_ERROR_DISINTf 44664
#define RDBGC1_ENABLE_ECCf 44665
#define RDBGC1_FORCE_UNCORRECTABLE_ERRORf 44666
#define RDBGC1_INITf 44667
#define RDBGC1_INIT_DONEf 44668
#define RDBGC1_UNCORRECTED_ERRORf 44669
#define RDBGC1_UNCORRECTED_ERROR_DISINTf 44670
#define RDBGC2_CORRECTED_ERRORf 44671
#define RDBGC2_CORRECTED_ERROR_DISINTf 44672
#define RDBGC2_ENABLE_ECCf 44673
#define RDBGC2_FORCE_UNCORRECTABLE_ERRORf 44674
#define RDBGC2_INITf 44675
#define RDBGC2_INIT_DONEf 44676
#define RDBGC2_UNCORRECTED_ERRORf 44677
#define RDBGC2_UNCORRECTED_ERROR_DISINTf 44678
#define RDBGC3_CORRECTED_ERRORf 44679
#define RDBGC3_CORRECTED_ERROR_DISINTf 44680
#define RDBGC3_ENABLE_ECCf 44681
#define RDBGC3_FORCE_UNCORRECTABLE_ERRORf 44682
#define RDBGC3_INITf 44683
#define RDBGC3_INIT_DONEf 44684
#define RDBGC3_UNCORRECTED_ERRORf 44685
#define RDBGC3_UNCORRECTED_ERROR_DISINTf 44686
#define RDBGC4_CORRECTED_ERRORf 44687
#define RDBGC4_CORRECTED_ERROR_DISINTf 44688
#define RDBGC4_ENABLE_ECCf 44689
#define RDBGC4_FORCE_UNCORRECTABLE_ERRORf 44690
#define RDBGC4_INITf 44691
#define RDBGC4_INIT_DONEf 44692
#define RDBGC4_UNCORRECTED_ERRORf 44693
#define RDBGC4_UNCORRECTED_ERROR_DISINTf 44694
#define RDBGC5_CORRECTED_ERRORf 44695
#define RDBGC5_CORRECTED_ERROR_DISINTf 44696
#define RDBGC5_ENABLE_ECCf 44697
#define RDBGC5_FORCE_UNCORRECTABLE_ERRORf 44698
#define RDBGC5_INITf 44699
#define RDBGC5_INIT_DONEf 44700
#define RDBGC5_UNCORRECTED_ERRORf 44701
#define RDBGC5_UNCORRECTED_ERROR_DISINTf 44702
#define RDBGC6_CORRECTED_ERRORf 44703
#define RDBGC6_CORRECTED_ERROR_DISINTf 44704
#define RDBGC6_ENABLE_ECCf 44705
#define RDBGC6_FORCE_UNCORRECTABLE_ERRORf 44706
#define RDBGC6_INITf 44707
#define RDBGC6_INIT_DONEf 44708
#define RDBGC6_UNCORRECTED_ERRORf 44709
#define RDBGC6_UNCORRECTED_ERROR_DISINTf 44710
#define RDBGC7_CORRECTED_ERRORf 44711
#define RDBGC7_CORRECTED_ERROR_DISINTf 44712
#define RDBGC7_ENABLE_ECCf 44713
#define RDBGC7_FORCE_UNCORRECTABLE_ERRORf 44714
#define RDBGC7_INITf 44715
#define RDBGC7_INIT_DONEf 44716
#define RDBGC7_UNCORRECTED_ERRORf 44717
#define RDBGC7_UNCORRECTED_ERROR_DISINTf 44718
#define RDBGC8_CORRECTED_ERRORf 44719
#define RDBGC8_CORRECTED_ERROR_DISINTf 44720
#define RDBGC8_ENABLE_ECCf 44721
#define RDBGC8_FORCE_UNCORRECTABLE_ERRORf 44722
#define RDBGC8_INITf 44723
#define RDBGC8_INIT_DONEf 44724
#define RDBGC8_UNCORRECTED_ERRORf 44725
#define RDBGC8_UNCORRECTED_ERROR_DISINTf 44726
#define RDBGC_MEM_INST0_PARITY_ENf 44727
#define RDBGC_MEM_INST0_PAR_ERRf 44728
#define RDBGC_MEM_INST1_PARITY_ENf 44729
#define RDBGC_MEM_INST1_PAR_ERRf 44730
#define RDBGC_MEM_INST2_PARITY_ENf 44731
#define RDBGC_MEM_INST2_PAR_ERRf 44732
#define RDBGC_TRIGGER_RESERVEDf 44733
#define RDCMDSf 44734
#define RDDATA72_INST_OPCf 44735
#define RDEf 44736
#define RDEERRORPOINTERf 44737
#define RDELTA_CORRECTED_ERRORf 44738
#define RDELTA_CORRECTED_ERROR_DISINTf 44739
#define RDELTA_ENABLE_ECCf 44740
#define RDELTA_FORCE_UNCORRECTABLE_ERRORf 44741
#define RDELTA_MEM_TMf 44742
#define RDELTA_UNCORRECTED_ERRORf 44743
#define RDELTA_UNCORRECTED_ERROR_DISINTf 44744
#define RDEOVERLIMITDROPCNTf 44745
#define RDEPARITYERRORBMf 44746
#define RDEPARITYERRORPTRf 44747
#define RDEQFULLDROPCNTf 44748
#define RDEQPKTCNTf 44749
#define RDERDLIMITf 44750
#define RDERRORPOINTERf 44751
#define RDETHDIDROPCNTf 44752
#define RDETHDODROPCNTf 44753
#define RDE_BUFF_SHR_PKT0f 44754
#define RDE_BUFF_SHR_PKT1f 44755
#define RDE_CTC_BUFF_SHRf 44756
#define RDE_CTC_COSf 44757
#define RDE_CTC_DROPf 44758
#define RDE_CTC_QEN_SHRf 44759
#define RDE_CTC_REQf 44760
#define RDE_DESCP_PAR_ERRf 44761
#define RDE_DESCP_PAR_ERR_ENf 44762
#define RDE_DISABLEDf 44763
#define RDE_DROP_FREEZEf 44764
#define RDE_ENABLEf 44765
#define RDE_ERR_ENf 44766
#define RDE_INTRf 44767
#define RDE_INTR_DISINTf 44768
#define RDE_PARITY_CHK_ENf 44769
#define RDE_PAR_ERRf 44770
#define RDE_PAR_ERR_ENf 44771
#define RDE_PASSTHRO_HDRf 44772
#define RDE_PKT_LEN_32f 44773
#define RDE_QENTRY_SHR_PKT0f 44774
#define RDE_QENTRY_SHR_PKT1f 44775
#define RDE_RDOFFSETf 44776
#define RDE_RDPTRf 44777
#define RDE_REDIR_BUFF_SHRf 44778
#define RDE_REDIR_COSf 44779
#define RDE_REDIR_DROPf 44780
#define RDE_REDIR_QEN_SHRf 44781
#define RDE_REDIR_REQf 44782
#define RDE_TYPEf 44783
#define RDE_UC_ORIGf 44784
#define RDE_WRPTRf 44785
#define RDIf 44786
#define RDI_RECEIVEDf 44787
#define RDLAT_ADJ_F0f 44788
#define RDLAT_ADJ_F1f 44789
#define RDLAT_MODEf 44790
#define RDLIMITf 44791
#define RDLVL_BEGIN_DELAY_0f 44792
#define RDLVL_BEGIN_DELAY_1f 44793
#define RDLVL_BEGIN_DELAY_2f 44794
#define RDLVL_BEGIN_DELAY_3f 44795
#define RDLVL_BEGIN_DELAY_4f 44796
#define RDLVL_BEGIN_DELAY_ENf 44797
#define RDLVL_CSf 44798
#define RDLVL_DELAY_F0_0f 44799
#define RDLVL_DELAY_F0_1f 44800
#define RDLVL_DELAY_F0_2f 44801
#define RDLVL_DELAY_F0_3f 44802
#define RDLVL_DELAY_F0_4f 44803
#define RDLVL_DELAY_F1_0f 44804
#define RDLVL_DELAY_F1_1f 44805
#define RDLVL_DELAY_F1_2f 44806
#define RDLVL_DELAY_F1_3f 44807
#define RDLVL_DELAY_F1_4f 44808
#define RDLVL_DQ_0_COUNTf 44809
#define RDLVL_EDGEf 44810
#define RDLVL_ENf 44811
#define RDLVL_END_DELAY_0f 44812
#define RDLVL_END_DELAY_1f 44813
#define RDLVL_END_DELAY_2f 44814
#define RDLVL_END_DELAY_3f 44815
#define RDLVL_END_DELAY_4f 44816
#define RDLVL_ERROR_STATUSf 44817
#define RDLVL_GATE_DELAY_F0_0f 44818
#define RDLVL_GATE_DELAY_F0_1f 44819
#define RDLVL_GATE_DELAY_F0_2f 44820
#define RDLVL_GATE_DELAY_F0_3f 44821
#define RDLVL_GATE_DELAY_F0_4f 44822
#define RDLVL_GATE_DELAY_F1_0f 44823
#define RDLVL_GATE_DELAY_F1_1f 44824
#define RDLVL_GATE_DELAY_F1_2f 44825
#define RDLVL_GATE_DELAY_F1_3f 44826
#define RDLVL_GATE_DELAY_F1_4f 44827
#define RDLVL_GATE_DQ_0_COUNTf 44828
#define RDLVL_GATE_ENf 44829
#define RDLVL_GATE_INTERVALf 44830
#define RDLVL_GATE_MAX_DELAYf 44831
#define RDLVL_GATE_PREAMBLE_CHECK_ENf 44832
#define RDLVL_GATE_REG_ENf 44833
#define RDLVL_GATE_REQf 44834
#define RDLVL_GATE_RESP_MASKf 44835
#define RDLVL_INTERVALf 44836
#define RDLVL_MAX_DELAYf 44837
#define RDLVL_MIDPOINT_DELAY_0f 44838
#define RDLVL_MIDPOINT_DELAY_1f 44839
#define RDLVL_MIDPOINT_DELAY_2f 44840
#define RDLVL_MIDPOINT_DELAY_3f 44841
#define RDLVL_MIDPOINT_DELAY_4f 44842
#define RDLVL_OFFSET_DELAY_0f 44843
#define RDLVL_OFFSET_DELAY_1f 44844
#define RDLVL_OFFSET_DELAY_2f 44845
#define RDLVL_OFFSET_DELAY_3f 44846
#define RDLVL_OFFSET_DELAY_4f 44847
#define RDLVL_OFFSET_DIR_0f 44848
#define RDLVL_OFFSET_DIR_1f 44849
#define RDLVL_OFFSET_DIR_2f 44850
#define RDLVL_OFFSET_DIR_3f 44851
#define RDLVL_OFFSET_DIR_4f 44852
#define RDLVL_REG_ENf 44853
#define RDLVL_REQf 44854
#define RDLVL_RESP_MASKf 44855
#define RDMf 44856
#define RDMASK72_INST_OPCf 44857
#define RDMAXf 44858
#define RDMFf 44859
#define RDMINf 44860
#define RDMLFINDEXf 44861
#define RDMMCf 44862
#define RDMMC_ECC_1B_ERR_MASKf 44863
#define RDMMC_ECC_2B_ERR_MASKf 44864
#define RDMMC_INITIATE_ECC_1B_ERRf 44865
#define RDMMC_INITIATE_ECC_2B_ERRf 44866
#define RDMRf 44867
#define RDMUCf 44868
#define RDMUC_ECC_1B_ERR_MASKf 44869
#define RDMUC_ECC_2B_ERR_MASKf 44870
#define RDMUC_INITIATE_ECC_1B_ERRf 44871
#define RDMUC_INITIATE_ECC_2B_ERRf 44872
#define RDM_ECC_1B_ERR_MASKf 44873
#define RDM_ECC_2B_ERR_MASKf 44874
#define RDM_INITIATE_ECC_1B_ERRf 44875
#define RDM_INITIATE_ECC_2B_ERRf 44876
#define RDOUTSf 44877
#define RDPf 44878
#define RDPTRf 44879
#define RDPTRWRAPf 44880
#define RDPTR_OFFSETf 44881
#define RDQS_ENf 44882
#define RDROPf 44883
#define RDROP_DISINTf 44884
#define RDROP_SELf 44885
#define RDSCLKf 44886
#define RDSUMf 44887
#define RDWR_EQ_FLAGf 44888
#define RDWR_FIFO_EQ_RSTf 44889
#define RD_BL0f 44890
#define RD_BL1f 44891
#define RD_BL2f 44892
#define RD_BRST_ENf 44893
#define RD_BYTE_COUNTf 44894
#define RD_CAPf 44895
#define RD_CMD_DISTANCEf 44896
#define RD_CTRL_RD_REQ_DISCARD_ERRORf 44897
#define RD_CTRL_RD_REQ_DISCARD_ERROR_DISINTf 44898
#define RD_DATAf 44899
#define RD_DATA_DLYf 44900
#define RD_DATA_DLY_MAXf 44901
#define RD_DATA_DLY_MINf 44902
#define RD_DISABLEf 44903
#define RD_DLY_CALf 44904
#define RD_ECC_ENf 44905
#define RD_EN_BIST_RSLTSf 44906
#define RD_EN_CALf 44907
#define RD_EN_CALIB_BIT_OFFSETf 44908
#define RD_EN_CALIB_BYTE_SELf 44909
#define RD_EN_CALIB_CLOCKSf 44910
#define RD_EN_CALIB_LOCKf 44911
#define RD_EN_CALIB_TOTALf 44912
#define RD_ERASED_ECC_ENf 44913
#define RD_MARGINf 44914
#define RD_MISSf 44915
#define RD_MLF_INDEXf 44916
#define RD_PARITY_ENf 44917
#define RD_PHASEf 44918
#define RD_PI_PARITY_ERRf 44919
#define RD_PI_PARITY_ERR_DISINTf 44920
#define RD_PTRf 44921
#define RD_QUEUE_COST_WEIGHTf 44922
#define RD_Q_DEPf 44923
#define RD_REQ_FIFOf 44924
#define RD_REQ_FIFO_CORRECTED_ERRORf 44925
#define RD_REQ_FIFO_CORRECTED_ERROR_DISINTf 44926
#define RD_REQ_FIFO_DISABLE_ECCf 44927
#define RD_REQ_FIFO_ECC_CORRUPTf 44928
#define RD_REQ_FIFO_ERROR_BANKf 44929
#define RD_REQ_FIFO_INIT_DONEf 44930
#define RD_REQ_FIFO_OVERFLOWf 44931
#define RD_REQ_FIFO_OVERFLOW_DISINTf 44932
#define RD_REQ_FIFO_UNCORRECTED_ERRORf 44933
#define RD_REQ_FIFO_UNCORRECTED_ERROR_DISINTf 44934
#define RD_RESP_FIFOf 44935
#define RD_RESP_FIFO_CORRECTED_ERRORf 44936
#define RD_RESP_FIFO_CORRECTED_ERROR_DISINTf 44937
#define RD_RESP_FIFO_DISABLE_ECCf 44938
#define RD_RESP_FIFO_ECC_CORRUPTf 44939
#define RD_RESP_FIFO_ERROR_ADDRf 44940
#define RD_RESP_FIFO_ERROR_BANKf 44941
#define RD_RESP_FIFO_INIT_DONEf 44942
#define RD_RESP_FIFO_OVERFLOWf 44943
#define RD_RESP_FIFO_OVERFLOW_DISINTf 44944
#define RD_RESP_FIFO_TMf 44945
#define RD_RESP_FIFO_UNCORRECTED_ERRORf 44946
#define RD_RESP_FIFO_UNCORRECTED_ERROR_DISINTf 44947
#define RD_SYNC0f 44948
#define RD_SYNC1f 44949
#define RD_SYNC2f 44950
#define RD_WR_Nf 44951
#define REf 44952
#define REACHABILITY_ALLOWED_LINKSf 44953
#define REACHABILITY_CELLS_CNTf 44954
#define REACHABILITY_CELLS_CNT_OVERFLOWf 44955
#define REACHABILITY_CLEAR_LINKSf 44956
#define REACHCELLSCOUNTERf 44957
#define REACHCELLSCOUNTEROVFf 44958
#define REACHDROPCOUNTf 44959
#define REACHDROPCOUNTOVFf 44960
#define REACHFIFOOVFf 44961
#define REACHFIFOOVFMASKf 44962
#define REACH_CELLS_COUNTERf 44963
#define REACH_CELLS_COUNTER_OVFf 44964
#define REACH_DROP_COUNTf 44965
#define REACH_DROP_COUNT_OVFf 44966
#define REACH_FIFOOVF_MASKf 44967
#define REACH_FIFO_ECC_1B_ERR_MASKf 44968
#define REACH_FIFO_ECC_2B_ERR_MASKf 44969
#define REACH_FIFO_INITIATE_ECC_1B_ERRf 44970
#define REACH_FIFO_INITIATE_ECC_2B_ERRf 44971
#define REACH_FIFO_OVFf 44972
#define READf 44973
#define READ2Xf 44974
#define READ4Xf 44975
#define READABLE_REGSf 44976
#define READCOUNTERf 44977
#define READERRf 44978
#define READFIFOSALLOWEDf 44979
#define READPOINTERf 44980
#define READREQ_PLD_SIZEf 44981
#define READWEIGHTf 44982
#define READYf 44983
#define READ_ACK_TIMEf 44984
#define READ_ADR_SIZEf 44985
#define READ_CYCLE_MARGINf 44986
#define READ_CYC_ADR_FLAGf 44987
#define READ_DATAf 44988
#define READ_DELAYf 44989
#define READ_DONEf 44990
#define READ_ENB_IDDQf 44991
#define READ_ENB_OEBf 44992
#define READ_ENB_REBf 44993
#define READ_ENB_RXENBf 44994
#define READ_ERROR_COUNTf 44995
#define READ_FIFOS_ALLOWEDf 44996
#define READ_FOUTf 44997
#define READ_INf 44998
#define READ_ISS_OVERRIDEf 44999
#define READ_LATENCYf 45000
#define READ_NEXT_PAGE_FLAGf 45001
#define READ_NULL_OFFSETf 45002
#define READ_NULL_OFFSET_DISINTf 45003
#define READ_OFFSETf 45004
#define READ_ONLYf 45005
#define READ_OPCODEf 45006
#define READ_OUTf 45007
#define READ_POINTERf 45008
#define READ_PTRSf 45009
#define READ_PTRS_ZEROf 45010
#define READ_RAND_OPCODEf 45011
#define READ_RECEIVEDf 45012
#define READ_REQ_FIFO_ASSERTED_FCf 45013
#define READ_STARTf 45014
#define READ_STATUS_OPCODEf 45015
#define READ_WEIGHTf 45016
#define READ_WRITEf 45017
#define REASMBCNTf 45018
#define REASONf 45019
#define REASONSf 45020
#define REASONS_KEYf 45021
#define REASONS_KEY_HIGHf 45022
#define REASONS_KEY_LOWf 45023
#define REASONS_KEY_MIDf 45024
#define REASONS_KEY_RESERVEDf 45025
#define REASONS_MASKf 45026
#define REASONS_MASK_HIGHf 45027
#define REASONS_MASK_LOWf 45028
#define REASONS_MASK_MIDf 45029
#define REASONS_MASK_RESERVEDf 45030
#define REASON_CODE_TYPE_KEYf 45031
#define REASON_CODE_TYPE_MASKf 45032
#define REASSEMBLY4BITERRORf 45033
#define REASSEMBLY4BITERRORMASKf 45034
#define REASSEMBLYERRORGENERALIDLEf 45035
#define REASSEMBLYERRORGENERALIDLEMASKf 45036
#define REASSEMBLYERRORGENERALMOPf 45037
#define REASSEMBLYERRORGENERALMOPMASKf 45038
#define REASSEMBLYERRORMASKf 45039
#define REASSEMBLYERRORMAXIMUMDPf 45040
#define REASSEMBLYERRORMAXIMUMDPMASKf 45041
#define REASSEMBLYERRORMAXIMUMORIGINALSIZEf 45042
#define REASSEMBLYERRORMAXIMUMORIGINALSIZEMASKf 45043
#define REASSEMBLYERRORMAXIMUMSIZEf 45044
#define REASSEMBLYERRORMAXIMUMSIZEMASKf 45045
#define REASSEMBLYERRORMINIMUMORIGINALSIZEf 45046
#define REASSEMBLYERRORMINIMUMORIGINALSIZEMASKf 45047
#define REASSEMBLYERRORMINIMUMSIZEf 45048
#define REASSEMBLYERRORMINIMUMSIZEMASKf 45049
#define REASSEMBLYERRORNODPf 45050
#define REASSEMBLYERRORNODPMASKf 45051
#define REASSEMBLYERRORNOPCBf 45052
#define REASSEMBLYERRORNOPCBMASKf 45053
#define REASSEMBLYERRORNOSOPPCBf 45054
#define REASSEMBLYERRORNOSOPPCBMASKf 45055
#define REASSEMBLYERRORSf 45056
#define REASSEMBLYERRORSHITf 45057
#define REASSEMBLYERRORSOVFf 45058
#define REASSEMBLYERRORUNEXPECTEDEOPf 45059
#define REASSEMBLYERRORUNEXPECTEDEOPMASKf 45060
#define REASSEMBLYERRORUNEXPECTEDMOPf 45061
#define REASSEMBLYERRORUNEXPECTEDMOPMASKf 45062
#define REASSEMBLYERRORUNEXPECTEDSOPf 45063
#define REASSEMBLYERRORUNEXPECTEDSOPMASKf 45064
#define REASSEMBLYNOMMCMIRRORONLYf 45065
#define REASSEMBLYTIMEOUTf 45066
#define REASSEMBLY_0_ECC__N_B_ERR_MASKf 45067
#define REASSEMBLY_0_INITIATE_ECC_N_B_ERRf 45068
#define REASSEMBLY_1_ECC__N_B_ERR_MASKf 45069
#define REASSEMBLY_1_INITIATE_ECC_N_B_ERRf 45070
#define REASSEMBLY_2_ECC__N_B_ERR_MASKf 45071
#define REASSEMBLY_2_INITIATE_ECC_N_B_ERRf 45072
#define REASSEMBLY_3_ECC__N_B_ERR_MASKf 45073
#define REASSEMBLY_3_INITIATE_ECC_N_B_ERRf 45074
#define REASSEMBLY_4_INITIATE_PAR_ERRf 45075
#define REASSEMBLY_4_PARITY_ERR_MASKf 45076
#define REASSEMBLY_CONTEXTf 45077
#define REASSEMBLY_ERRORSf 45078
#define REASSEMBLY_ERRORS_HITf 45079
#define REASSEMBLY_ERRORS_OVFf 45080
#define REASSEMBLY_ERROR_GENERAL_IDLEf 45081
#define REASSEMBLY_ERROR_GENERAL_IDLE_MASKf 45082
#define REASSEMBLY_ERROR_GENERAL_MOPf 45083
#define REASSEMBLY_ERROR_GENERAL_MOP_MASKf 45084
#define REASSEMBLY_ERROR_MASKf 45085
#define REASSEMBLY_ERROR_MAXIMUM_DPf 45086
#define REASSEMBLY_ERROR_MAXIMUM_DP_MASKf 45087
#define REASSEMBLY_ERROR_MAXIMUM_ORIGINAL_SIZEf 45088
#define REASSEMBLY_ERROR_MAXIMUM_ORIGINAL_SIZE_MASKf 45089
#define REASSEMBLY_ERROR_MAXIMUM_SIZEf 45090
#define REASSEMBLY_ERROR_MAXIMUM_SIZE_MASKf 45091
#define REASSEMBLY_ERROR_MINIMUM_ORIGINAL_SIZEf 45092
#define REASSEMBLY_ERROR_MINIMUM_ORIGINAL_SIZE_MASKf 45093
#define REASSEMBLY_ERROR_MINIMUM_SIZEf 45094
#define REASSEMBLY_ERROR_MINIMUM_SIZE_MASKf 45095
#define REASSEMBLY_ERROR_NO_DPf 45096
#define REASSEMBLY_ERROR_NO_DP_MASKf 45097
#define REASSEMBLY_ERROR_NO_PCBf 45098
#define REASSEMBLY_ERROR_NO_PCB_MASKf 45099
#define REASSEMBLY_ERROR_NO_SOP_PCBf 45100
#define REASSEMBLY_ERROR_NO_SOP_PCB_MASKf 45101
#define REASSEMBLY_ERROR_UNEXPECTED_EOPf 45102
#define REASSEMBLY_ERROR_UNEXPECTED_EOP_MASKf 45103
#define REASSEMBLY_ERROR_UNEXPECTED_MOPf 45104
#define REASSEMBLY_ERROR_UNEXPECTED_MOP_MASKf 45105
#define REASSEMBLY_ERROR_UNEXPECTED_SOPf 45106
#define REASSEMBLY_ERROR_UNEXPECTED_SOP_MASKf 45107
#define REASSEMBLY_INTERRUPT_REGISTER_TESTf 45108
#define REASSEMBLY_MATRIX_TMf 45109
#define REASSEMBLY_NO_MMC_MIRROR_ONLYf 45110
#define REASSEMBLY_OVERFLOW_ERR_Af 45111
#define REASSEMBLY_OVERFLOW_ERR_A_DINSTf 45112
#define REASSEMBLY_OVERFLOW_ERR_Bf 45113
#define REASSEMBLY_OVERFLOW_ERR_B_DINSTf 45114
#define REASSEMBLY_TIMEOUTf 45115
#define REASSIGNMENTSf 45116
#define REASSTATEf 45117
#define REAS_STATEf 45118
#define REBOUNDED_CREDIT_WORTHf 45119
#define RECALCf 45120
#define RECEIVEDf 45121
#define RECEIVEDOCTETS0CNTf 45122
#define RECEIVEDOCTETS1CNTf 45123
#define RECEIVEDOCTETS2CNTf 45124
#define RECEIVEDOCTETS3CNTf 45125
#define RECEIVEDPACKETS0CNTf 45126
#define RECEIVEDPACKETS1CNTf 45127
#define RECEIVEDPACKETS2CNTf 45128
#define RECEIVEDPACKETS3CNTf 45129
#define RECEIVED_OCTETS_CNTf 45130
#define RECEIVED_PACKETS_CNTf 45131
#define RECEIVE_18_BYTE_PKTSf 45132
#define RECLAMATIONf 45133
#define RECORD0_ADDR_SELf 45134
#define RECORD0_EVENT_SELf 45135
#define RECORD0_SEGMENT_SELf 45136
#define RECORD1_ADDR_SELf 45137
#define RECORD1_EVENT_SELf 45138
#define RECORD1_SEGMENT_SELf 45139
#define RECORD2_ADDR_SELf 45140
#define RECORD2_EVENT_SELf 45141
#define RECORD2_SEGMENT_SELf 45142
#define RECORDLOOKUP_CORRECTED_ERRORf 45143
#define RECORDLOOKUP_CORRECTED_ERROR_DISINTf 45144
#define RECORDLOOKUP_ECC_ERROR_ADDRESSf 45145
#define RECORDLOOKUP_ENABLE_ECCf 45146
#define RECORDLOOKUP_FORCE_UNCORRECTABLE_ERRORf 45147
#define RECORDLOOKUP_UNCORRECTED_ERRORf 45148
#define RECORDLOOKUP_UNCORRECTED_ERROR_DISINTf 45149
#define RECORD_MEM_TMf 45150
#define RECYCLEFRBDBf 45151
#define RECYCLE_CHAIN_FIFO_DISABLE_ECCf 45152
#define RECYCLE_CHAIN_FIFO_ECC_CORRUPTf 45153
#define RECYCLE_CHAIN_FIFO_NONEMPTYf 45154
#define RECYCLE_CHAIN_FIFO_NONEMPTY_DISINTf 45155
#define RECYCLE_COMMAND_INITIATE_PAR_ERRf 45156
#define RECYCLE_COMMAND_PARITY_ERR_MASKf 45157
#define REDf 45158
#define REDIRECTEDf 45159
#define REDIRECTED_LASTf 45160
#define REDIRECTED_TYPEf 45161
#define REDIRECTED_UC_ONLYf 45162
#define REDIRECTIONf 45163
#define REDIRECTION_DESTINATIONf 45164
#define REDIRECTION_DGLPf 45165
#define REDIRECTION_HIf 45166
#define REDIRECTION_LOf 45167
#define REDIRECTION_NHf 45168
#define REDIRECTION_NHIf 45169
#define REDIRECTION_PROFILE_INDEXf 45170
#define REDIRECTION_TYPEf 45171
#define REDIRECT_COSf 45172
#define REDIRECT_DGLPf 45173
#define REDIRECT_DROP_PRECEDENCEf 45174
#define REDIRECT_DVPf 45175
#define REDIRECT_ECMP_GROUPf 45176
#define REDIRECT_EGRf 45177
#define REDIRECT_IFP_PROFILE_INDEXf 45178
#define REDIRECT_INDEX_TYPEf 45179
#define REDIRECT_INT_PRIf 45180
#define REDIRECT_INT_PRI_SELf 45181
#define REDIRECT_L2MC_INDEXf 45182
#define REDIRECT_L3MC_INDEXf 45183
#define REDIRECT_MODIDf 45184
#define REDIRECT_NHIf 45185
#define REDIRECT_PKT_DROPf 45186
#define REDIRECT_PORT_NUMf 45187
#define REDIRECT_SETf 45188
#define REDIRECT_SET_ENABLEf 45189
#define REDIRECT_Tf 45190
#define REDIRECT_TO_NHIf 45191
#define REDIRECT_TYPEf 45192
#define REDIRECT_TYPE_PKT0f 45193
#define REDIRECT_TYPE_PKT1f 45194
#define REDIRECT_USE_IFP_PBMf 45195
#define REDUCf 45196
#define REDUCED_MAIDf 45197
#define REDWEIGHTQf 45198
#define RED_DROPENDPOINTf 45199
#define RED_DROPSTARTPOINTf 45200
#define RED_DROP_STATE_BMP0f 45201
#define RED_DROP_STATE_BMP1f 45202
#define RED_LIMITf 45203
#define RED_MARKEDf 45204
#define RED_MAXDROPRATEf 45205
#define RED_RESUMEf 45206
#define RED_RESUME_LIMITf 45207
#define RED_RESUME_OFFSETf 45208
#define RED_RESUME_OFFSET_PROFILE_SELf 45209
#define RED_SHARED_LIMITf 45210
#define RED_SP0f 45211
#define RED_SP1f 45212
#define RED_SP2f 45213
#define RED_SP3f 45214
#define RED_WEIGHT_Qf 45215
#define REESRVED1f 45216
#define REESRVED2f 45217
#define REFCLKOUTf 45218
#define REFCLK_PDf 45219
#define REFCLK_SELf 45220
#define REFCOMP_PWRDNf 45221
#define REFCOUNTf 45222
#define REFDIVf 45223
#define REFIN_ENf 45224
#define REFMULTICOSf 45225
#define REFOUT_ENf 45226
#define REFPARITYf 45227
#define REFRESHf 45228
#define REFRESHBURSTSIZEf 45229
#define REFRESHCOUNTf 45230
#define REFRESHDELAYPRDf 45231
#define REFRESHEDBYDSPf 45232
#define REFRESH_AT_2X_STATUS_L0f 45233
#define REFRESH_AT_2X_STATUS_L1f 45234
#define REFRESH_AT_2X_STATUS_L2f 45235
#define REFRESH_AT_2X_STATUS_PORTf 45236
#define REFRESH_BURST_SIZEf 45237
#define REFRESH_CYCLE_PERIODf 45238
#define REFRESH_DELAY_PRDf 45239
#define REFRESH_DISABLEf 45240
#define REFRESH_ENf 45241
#define REFRESH_ENABLEf 45242
#define REFRESH_ERRORf 45243
#define REFRESH_ERROR_DISINTf 45244
#define REFRESH_GRANf 45245
#define REFRESH_HOLDOFFf 45246
#define REFRESH_INDEXf 45247
#define REFRESH_INTERVALf 45248
#define REFRESH_JITTER_SELECTf 45249
#define REFRESH_MODEf 45250
#define REFRESH_OVERFLOW_ERRORf 45251
#define REFRESH_OVERFLOW_ERROR_DISINTf 45252
#define REFRESH_OVERRIDEf 45253
#define REFRESH_THRESHOLDf 45254
#define REFRESH_TIMERf 45255
#define REFRESH_TIMER_MAXf 45256
#define REFRESH_TIMER_WINDOWf 45257
#define REFSELf 45258
#define REF_CLKFREQ_SELf 45259
#define REF_CNTf 45260
#define REF_COUNTf 45261
#define REF_DIVf 45262
#define REF_ENABLESf 45263
#define REF_PERIOD0f 45264
#define REF_SCALESf 45265
#define REF_TERM_SELf 45266
#define REGBASEf 45267
#define REGCSELf 45268
#define REGEN_CRCf 45269
#define REGEX_ENABLEf 45270
#define REGEX_ENGINES_ACTIVEf 45271
#define REGEX_RESETf 45272
#define REGEX_START_PTR0f 45273
#define REGEX_START_PTR1f 45274
#define REGEX_START_PTR2f 45275
#define REGEX_START_PTR3f 45276
#define REGEX_START_PTR4f 45277
#define REGEX_START_PTR5f 45278
#define REGEX_START_PTR6f 45279
#define REGEX_START_PTR7f 45280
#define REGEX_STATE_ERRORf 45281
#define REGEX_STATE_ERROR_ENGINE_IDf 45282
#define REGEX_STATE_ERROR_INTR_ENf 45283
#define REGEX_STATE_ERROR_POINTERf 45284
#define REGEX_STATE_ERROR_TYPEf 45285
#define REGFAPPORTf 45286
#define REGIFPKTBEf 45287
#define REGIFPKTDATAf 45288
#define REGIFPKTENDf 45289
#define REGIFPKTERRf 45290
#define REGIFPKTSENDDATAf 45291
#define REGIFPKTSTARTf 45292
#define REGINDEXf 45293
#define REGION_BASEf 45294
#define REGION_INDEXf 45295
#define REGION_INDEX_MASKf 45296
#define REGION_MAPPER_INITf 45297
#define REGION_MAPPER_INIT_DONEf 45298
#define REGION_MAPPER_TMf 45299
#define REGION_OFFSETf 45300
#define REGISTER_SRCf 45301
#define REGI_ERR_64_BYTES_PACKf 45302
#define REGI_ERR_64_BYTES_PACK_MASKf 45303
#define REGI_ERR_DATA_ARRIVEDf 45304
#define REGI_ERR_DATA_ARRIVED_MASKf 45305
#define REGI_ERR_PACKET_SIZEf 45306
#define REGI_ERR_PACKET_SIZE_MASKf 45307
#define REGI_PACKET_COUNTERf 45308
#define REGI_PKT_BEf 45309
#define REGI_PKT_DATAf 45310
#define REGI_PKT_EOPf 45311
#define REGI_PKT_ERRf 45312
#define REGI_PKT_SEND_DATAf 45313
#define REGI_PKT_SOPf 45314
#define REGTORXQ_FLOW_CNTL_OFF_THf 45315
#define REGTORXQ_FLOW_CNTL_ON_THf 45316
#define REGTOTXARB_WRR_TH_0f 45317
#define REGTOTXARB_WRR_TH_1f 45318
#define REGTOTXARB_WRR_TH_2f 45319
#define REGTOTXARB_WRR_TH_3f 45320
#define REG_0018f 45321
#define REG_001Cf 45322
#define REG_001Ff 45323
#define REG_0050f 45324
#define REG_0051f 45325
#define REG_0052f 45326
#define REG_0053f 45327
#define REG_0058f 45328
#define REG_005Bf 45329
#define REG_005Cf 45330
#define REG_0070f 45331
#define REG_0071f 45332
#define REG_0072f 45333
#define REG_0073f 45334
#define REG_007Cf 45335
#define REG_0086f 45336
#define REG_0087f 45337
#define REG_0090f 45338
#define REG_0091f 45339
#define REG_0092f 45340
#define REG_0093f 45341
#define REG_0098f 45342
#define REG_0099f 45343
#define REG_0108f 45344
#define REG_0109f 45345
#define REG_010Af 45346
#define REG_010Bf 45347
#define REG_010Df 45348
#define REG_014Bf 45349
#define REG_014Ef 45350
#define REG_0151f 45351
#define REG_01B4f 45352
#define REG_01C2f 45353
#define REG_0202f 45354
#define REG_0208f 45355
#define REG_0209f 45356
#define REG_020Ff 45357
#define REG_0210f 45358
#define REG_0216f 45359
#define REG_0217f 45360
#define REG_021Bf 45361
#define REG_021Cf 45362
#define REG_021Df 45363
#define REG_021Ef 45364
#define REG_021Ff 45365
#define REG_0220f 45366
#define REG_0221f 45367
#define REG_0222f 45368
#define REG_0223f 45369
#define REG_0224f 45370
#define REG_0225f 45371
#define REG_0226f 45372
#define REG_0227f 45373
#define REG_0228f 45374
#define REG_0229f 45375
#define REG_022Af 45376
#define REG_022Bf 45377
#define REG_022Cf 45378
#define REG_022Df 45379
#define REG_022Ef 45380
#define REG_022Ff 45381
#define REG_0230f 45382
#define REG_0231f 45383
#define REG_0232f 45384
#define REG_0233f 45385
#define REG_0234f 45386
#define REG_0235f 45387
#define REG_0236f 45388
#define REG_0237f 45389
#define REG_0238f 45390
#define REG_0239f 45391
#define REG_023Af 45392
#define REG_023Bf 45393
#define REG_023Cf 45394
#define REG_023Df 45395
#define REG_0241f 45396
#define REG_0250f 45397
#define REG_025Ff 45398
#define REG_026Ef 45399
#define REG_027Df 45400
#define REG_028Cf 45401
#define REG_029Bf 45402
#define REG_02AAf 45403
#define REG_02B9f 45404
#define REG_02C8f 45405
#define REG_090f 45406
#define REG_091f 45407
#define REG_092f 45408
#define REG_093f 45409
#define REG_50f 45410
#define REG_51f 45411
#define REG_52f 45412
#define REG_53f 45413
#define REG_86f 45414
#define REG_88f 45415
#define REG_90f 45416
#define REG_DIMM_ENABLEf 45417
#define REG_FIFO_PARITY_FLIPf 45418
#define REG_HARD_CORE_RST_Nf 45419
#define REG_HARD_RST_Bf 45420
#define REG_IDf 45421
#define REG_NUMBERf 45422
#define REG_PORT_TERMINATION_CONTEXTf 45423
#define REG_REASSEMBLY_CONTEXTf 45424
#define REJBUFFSCHf 45425
#define REJBUFFUSCf 45426
#define REJDESCSCHf 45427
#define REJDESCUSCf 45428
#define REJECTCREDITSONFLUSHf 45429
#define REJECT_CREDITS_ON_FLUSHf 45430
#define REJECT_TTL_0f 45431
#define REJECT_TTL_1f 45432
#define REJSCHDBUFFTHENf 45433
#define REJSCHDDESCTHENf 45434
#define REJUNSCHDBUFFTHENf 45435
#define REJUNSCHDDESCTHENf 45436
#define RELEASE_ALL_CREDITSf 45437
#define RELEASE_DBf 45438
#define RELEASE_NUMBERf 45439
#define RELOCK_DLLf 45440
#define REMAINDERf 45441
#define REMAINDERSEGMENTDATAf 45442
#define REMAPf 45443
#define REMAP0f 45444
#define REMAP1f 45445
#define REMAPPED_SFI_NUM_0f 45446
#define REMAP_BIT_POSITIONf 45447
#define REMAP_CLASS_Af 45448
#define REMAP_CLASS_Bf 45449
#define REMAP_IPMC_GROUPf 45450
#define REMAP_LINKENf 45451
#define REMAP_LINKEN_MASKf 45452
#define REMAP_LINKEN_VALUEf 45453
#define REMAP_PORT_0f 45454
#define REMAP_PORT_1f 45455
#define REMAP_PORT_10f 45456
#define REMAP_PORT_11f 45457
#define REMAP_PORT_12f 45458
#define REMAP_PORT_13f 45459
#define REMAP_PORT_14f 45460
#define REMAP_PORT_15f 45461
#define REMAP_PORT_16f 45462
#define REMAP_PORT_17f 45463
#define REMAP_PORT_18f 45464
#define REMAP_PORT_19f 45465
#define REMAP_PORT_2f 45466
#define REMAP_PORT_20f 45467
#define REMAP_PORT_21f 45468
#define REMAP_PORT_22f 45469
#define REMAP_PORT_23f 45470
#define REMAP_PORT_24f 45471
#define REMAP_PORT_25f 45472
#define REMAP_PORT_26f 45473
#define REMAP_PORT_27f 45474
#define REMAP_PORT_28f 45475
#define REMAP_PORT_29f 45476
#define REMAP_PORT_3f 45477
#define REMAP_PORT_30f 45478
#define REMAP_PORT_31f 45479
#define REMAP_PORT_32f 45480
#define REMAP_PORT_33f 45481
#define REMAP_PORT_34f 45482
#define REMAP_PORT_35f 45483
#define REMAP_PORT_36f 45484
#define REMAP_PORT_37f 45485
#define REMAP_PORT_38f 45486
#define REMAP_PORT_39f 45487
#define REMAP_PORT_4f 45488
#define REMAP_PORT_40f 45489
#define REMAP_PORT_41f 45490
#define REMAP_PORT_42f 45491
#define REMAP_PORT_43f 45492
#define REMAP_PORT_44f 45493
#define REMAP_PORT_45f 45494
#define REMAP_PORT_46f 45495
#define REMAP_PORT_47f 45496
#define REMAP_PORT_48f 45497
#define REMAP_PORT_49f 45498
#define REMAP_PORT_5f 45499
#define REMAP_PORT_50f 45500
#define REMAP_PORT_51f 45501
#define REMAP_PORT_52f 45502
#define REMAP_PORT_53f 45503
#define REMAP_PORT_54f 45504
#define REMAP_PORT_55f 45505
#define REMAP_PORT_56f 45506
#define REMAP_PORT_57f 45507
#define REMAP_PORT_58f 45508
#define REMAP_PORT_59f 45509
#define REMAP_PORT_6f 45510
#define REMAP_PORT_60f 45511
#define REMAP_PORT_61f 45512
#define REMAP_PORT_62f 45513
#define REMAP_PORT_63f 45514
#define REMAP_PORT_7f 45515
#define REMAP_PORT_8f 45516
#define REMAP_PORT_9f 45517
#define REMAP_SELECTf 45518
#define REMAP_SELECT_ENABLEf 45519
#define REMAP_TABLES_ECC_GEN_ENABLEf 45520
#define REMAP_VAL0f 45521
#define REMAP_VAL1f 45522
#define REMAP_VAL2f 45523
#define REMAP_VAL3f 45524
#define REMARK_CFIf 45525
#define REMARK_DOT1Pf 45526
#define REMARK_IPV4_TO_DSCP_INITIATE_PAR_ERRf 45527
#define REMARK_IPV4_TO_DSCP_PARITY_ERR_MASKf 45528
#define REMARK_IPV4_TO_EXP_INITIATE_PAR_ERRf 45529
#define REMARK_IPV4_TO_EXP_PARITY_ERR_MASKf 45530
#define REMARK_IPV6_TO_DSCP_INITIATE_PAR_ERRf 45531
#define REMARK_IPV6_TO_DSCP_PARITY_ERR_MASKf 45532
#define REMARK_IPV6_TO_EXP_INITIATE_PAR_ERRf 45533
#define REMARK_IPV6_TO_EXP_PARITY_ERR_MASKf 45534
#define REMARK_MPLS_TO_DSCPf 45535
#define REMARK_MPLS_TO_EXPf 45536
#define REMARK_OUTER_DOT1Pf 45537
#define REMARK_OUTER_DSCPf 45538
#define REMARK_PROFILEf 45539
#define REMARK_PROFILE_IPV4_O_ETHf 45540
#define REMARK_PROFILE_IPV6_O_ETHf 45541
#define REMOTEf 45542
#define REMOTEFAULTDISABLEf 45543
#define REMOTEFAULTSTATf 45544
#define REMOTE_CPU_ENf 45545
#define REMOTE_FAULTf 45546
#define REMOTE_FAULT_DISABLEf 45547
#define REMOTE_FAULT_STATUSf 45548
#define REMOTE_LPBK_LEAK_ENBf 45549
#define REMOTE_SRCMODIDf 45550
#define REMOTE_STATEf 45551
#define REMOTE_TERM_GPPf 45552
#define REMOTE_TRUNKf 45553
#define REMOTE_TRUNK_1f 45554
#define REMOVEf 45555
#define REMOVENETWORKHEADERf 45556
#define REMOVE_FAILOVER_LPBKf 45557
#define REMOVE_HG_HDR_SRC_PORTf 45558
#define REMOVE_INNER_TAGf 45559
#define REMOVE_MH_SRC_PORTf 45560
#define REMOVE_NETWORK_HEADERf 45561
#define REMOVE_SGLP_FROM_L3_BITMAPf 45562
#define REMOVE_SYSTEM_HEADERf 45563
#define REPAIRMEMORIESf 45564
#define REPCNTf 45565
#define REPCOUNTf 45566
#define REPEAT_MODEf 45567
#define REPLACED_ASSOC_DATAf 45568
#define REPLACED_HITBITSf 45569
#define REPLACEMENT_DATAf 45570
#define REPLACEMENT_PTRf 45571
#define REPLACEMENT_TYPEf 45572
#define REPLACE_DATAf 45573
#define REPLACE_DATA0f 45574
#define REPLACE_DATA1f 45575
#define REPLACE_DONEf 45576
#define REPLACE_ENf 45577
#define REPLACE_ENABLEf 45578
#define REPLACE_ENABLE_BITMAPf 45579
#define REPLACE_LENf 45580
#define REPLACE_LSBf 45581
#define REPLACE_LSB_SELECTf 45582
#define REPLACE_PBM_BC_TYPEf 45583
#define REPLAY_CONTROLf 45584
#define REPLAY_PROTECT_WINDOWf 45585
#define REPLHEADERRf 45586
#define REPLHEADERRORPOINTERf 45587
#define REPLICATION_CONTEXT_CORRECTED_ERRORf 45588
#define REPLICATION_CONTEXT_CORRECTED_ERROR_DISINTf 45589
#define REPLICATION_CONTEXT_DISABLE_ECCf 45590
#define REPLICATION_CONTEXT_ERROR_ADDRf 45591
#define REPLICATION_CONTEXT_FORCE_ECC_ERRORf 45592
#define REPLICATION_CONTEXT_MEM_INITf 45593
#define REPLICATION_CONTEXT_MEM_INIT_DONEf 45594
#define REPLICATION_CONTEXT_TMf 45595
#define REPLICATION_CONTEXT_UNCORRECTED_ERRORf 45596
#define REPLICATION_CONTEXT_UNCORRECTED_ERROR_DISINTf 45597
#define REPLICATION_COSf 45598
#define REPLICATION_COUNTf 45599
#define REPLICATION_COUNT_ENf 45600
#define REPLICATION_DEREF_CORRECTED_ERROR_Af 45601
#define REPLICATION_DEREF_CORRECTED_ERROR_A_DISINTf 45602
#define REPLICATION_DEREF_DISABLE_ECCf 45603
#define REPLICATION_DEREF_ERROR_ADDR_Af 45604
#define REPLICATION_DEREF_FORCE_ECC_ERROR_Af 45605
#define REPLICATION_DEREF_FORCE_ECC_ERROR_Bf 45606
#define REPLICATION_DEREF_MEM_INITf 45607
#define REPLICATION_DEREF_MEM_INIT_DONEf 45608
#define REPLICATION_DEREF_TMA_MEM0f 45609
#define REPLICATION_DEREF_TMA_MEM1f 45610
#define REPLICATION_DEREF_TMB_MEM0f 45611
#define REPLICATION_DEREF_TMB_MEM1f 45612
#define REPLICATION_DEREF_UNCORRECTED_ERROR_Af 45613
#define REPLICATION_DEREF_UNCORRECTED_ERROR_A_DISINTf 45614
#define REPLICATION_ENABLEf 45615
#define REPLICATION_FACTORf 45616
#define REPLICATION_FAIL_MGIDf 45617
#define REPLICATION_FAIL_SELECTf 45618
#define REPLICATION_LIMITf 45619
#define REPLICATION_LRP_STATE_CORRECTED_ERRORf 45620
#define REPLICATION_LRP_STATE_CORRECTED_ERROR_DISINTf 45621
#define REPLICATION_LRP_STATE_DISABLE_ECCf 45622
#define REPLICATION_LRP_STATE_ERROR_ADDRf 45623
#define REPLICATION_LRP_STATE_FORCE_ECC_ERRORf 45624
#define REPLICATION_LRP_STATE_MEM_INITf 45625
#define REPLICATION_LRP_STATE_MEM_INIT_DONEf 45626
#define REPLICATION_LRP_STATE_TMf 45627
#define REPLICATION_LRP_STATE_UNCORRECTED_ERRORf 45628
#define REPLICATION_LRP_STATE_UNCORRECTED_ERROR_DISINTf 45629
#define REPLICATION_MODEf 45630
#define REPLICATION_OVER_LIMITf 45631
#define REPLICATION_OVER_LIMIT_MASKf 45632
#define REPLICATION_PORTf 45633
#define REPLICATION_REF_CORRECTED_ERROR_Af 45634
#define REPLICATION_REF_CORRECTED_ERROR_A_DISINTf 45635
#define REPLICATION_REF_DISABLE_ECCf 45636
#define REPLICATION_REF_ERROR_ADDR_Af 45637
#define REPLICATION_REF_FORCE_ECC_ERROR_Af 45638
#define REPLICATION_REF_FORCE_ECC_ERROR_Bf 45639
#define REPLICATION_REF_MEM_INITf 45640
#define REPLICATION_REF_MEM_INIT_DONEf 45641
#define REPLICATION_REF_TMA_MEM0f 45642
#define REPLICATION_REF_TMA_MEM1f 45643
#define REPLICATION_REF_TMB_MEM0f 45644
#define REPLICATION_REF_TMB_MEM1f 45645
#define REPLICATION_REF_UNCORRECTED_ERROR_Af 45646
#define REPLICATION_REF_UNCORRECTED_ERROR_A_DISINTf 45647
#define REPLICATION_REP_COPY_CORRECTED_ERROR_Af 45648
#define REPLICATION_REP_COPY_CORRECTED_ERROR_A_DISINTf 45649
#define REPLICATION_REP_COPY_DISABLE_ECCf 45650
#define REPLICATION_REP_COPY_ERROR_ADDR_Af 45651
#define REPLICATION_REP_COPY_FORCE_ECC_ERROR_Af 45652
#define REPLICATION_REP_COPY_FORCE_ECC_ERROR_Bf 45653
#define REPLICATION_REP_COPY_MEM_INITf 45654
#define REPLICATION_REP_COPY_MEM_INIT_DONEf 45655
#define REPLICATION_REP_COPY_TMA_MEM0f 45656
#define REPLICATION_REP_COPY_TMA_MEM1f 45657
#define REPLICATION_REP_COPY_TMB_MEM0f 45658
#define REPLICATION_REP_COPY_TMB_MEM1f 45659
#define REPLICATION_REP_COPY_UNCORRECTED_ERROR_Af 45660
#define REPLICATION_REP_COPY_UNCORRECTED_ERROR_A_DISINTf 45661
#define REPLICATION_SRCH_FAILf 45662
#define REPLICATION_SRCH_FAIL_MASKf 45663
#define REPLICATION_STATEf 45664
#define REPLICATION_TYPEf 45665
#define REPLISTERRORINSTANCEf 45666
#define REPLISTERRORPOINTERf 45667
#define REPLYDELAYf 45668
#define REPLYLOCKf 45669
#define REPLYTHf 45670
#define REPL_GROUP_ADDRf 45671
#define REPL_GROUP_INFO0f 45672
#define REPL_GROUP_INFO1f 45673
#define REPL_GRP_ERRf 45674
#define REPL_GRP_TBL_CORRECTED_ERRORf 45675
#define REPL_GRP_TBL_CORRECTED_ERROR_DISINTf 45676
#define REPL_GRP_TBL_ENABLE_ECCf 45677
#define REPL_GRP_TBL_FORCE_UNCORRECTABLE_ERRORf 45678
#define REPL_GRP_TBL_UNCORRECTED_ERRORf 45679
#define REPL_GRP_TBL_UNCORRECTED_ERROR_DISINTf 45680
#define REPL_GRP_TM0f 45681
#define REPL_GRP_TM1f 45682
#define REPL_HEAD_ADDRf 45683
#define REPL_HEAD_BASE_PTRf 45684
#define REPL_HEAD_TBL_CORRECTED_ERRORf 45685
#define REPL_HEAD_TBL_CORRECTED_ERROR_DISINTf 45686
#define REPL_HEAD_TBL_ENABLE_ECCf 45687
#define REPL_HEAD_TBL_FORCE_UNCORRECTABLE_ERRORf 45688
#define REPL_HEAD_TBL_PIPE0f 45689
#define REPL_HEAD_TBL_PIPE1f 45690
#define REPL_HEAD_TBL_UNCORRECTED_ERRORf 45691
#define REPL_HEAD_TBL_UNCORRECTED_ERROR_DISINTf 45692
#define REPL_HEAD_TMf 45693
#define REPL_HEAD_WRAPf 45694
#define REPL_HEAD_WRAP_DISINTf 45695
#define REPL_LIST_PTRf 45696
#define REPL_LIST_TBL_CORRECTED_ERRORf 45697
#define REPL_LIST_TBL_CORRECTED_ERROR_DISINTf 45698
#define REPL_LIST_TBL_ENABLE_ECCf 45699
#define REPL_LIST_TBL_FORCE_UNCORRECTABLE_ERRORf 45700
#define REPL_LIST_TBL_PIPE0f 45701
#define REPL_LIST_TBL_PIPE1f 45702
#define REPL_LIST_TBL_UNCORRECTED_ERRORf 45703
#define REPL_LIST_TBL_UNCORRECTED_ERROR_DISINTf 45704
#define REPL_LIST_TMf 45705
#define REPL_MAP_TBL_CORRECTED_ERRORf 45706
#define REPL_MAP_TBL_CORRECTED_ERROR_DISINTf 45707
#define REPL_MAP_TBL_ENABLE_ECCf 45708
#define REPL_MAP_TBL_FORCE_UNCORRECTABLE_ERRORf 45709
#define REPL_MAP_TBL_UNCORRECTED_ERRORf 45710
#define REPL_MAP_TBL_UNCORRECTED_ERROR_DISINTf 45711
#define REPL_MAP_TMf 45712
#define REPL_QUANTA_SELf 45713
#define REPL_SATURATED_COUNTf 45714
#define REPL_STATE_TBL_CORRECTED_ERRORf 45715
#define REPL_STATE_TBL_CORRECTED_ERROR_DISINTf 45716
#define REPL_STATE_TBL_ENABLE_ECCf 45717
#define REPL_STATE_TBL_FORCE_UNCORRECTABLE_ERRORf 45718
#define REPL_STATE_TBL_PIPE0f 45719
#define REPL_STATE_TBL_PIPE1f 45720
#define REPL_STATE_TBL_UNCORRECTED_ERRORf 45721
#define REPL_STATE_TBL_UNCORRECTED_ERROR_DISINTf 45722
#define REPL_STATE_TMf 45723
#define REPORT_1B_ERRf 45724
#define REPORT_ACTION_INDEXf 45725
#define REPORT_APPLY_ACTIONf 45726
#define REPORT_COPY_TO_CPUf 45727
#define REPORT_HTTP_PERSISTENTf 45728
#define REPORT_INACTIVITY_INDEXf 45729
#define REPORT_KEEP_FLOWf 45730
#define REPORT_ON_ALL_ENABLEf 45731
#define REPORT_PACKET_HEADER_ONLYf 45732
#define REPORT_SIGNATURE_IDf 45733
#define REP_BMP_00f 45734
#define REP_BMP_01f 45735
#define REP_BMP_02f 45736
#define REP_BMP_03f 45737
#define REP_BMP_04f 45738
#define REP_BMP_05f 45739
#define REP_BMP_06f 45740
#define REP_BMP_07f 45741
#define REP_BMP_08f 45742
#define REP_BMP_09f 45743
#define REP_BMP_10f 45744
#define REP_BMP_11f 45745
#define REP_BMP_12f 45746
#define REP_BMP_13f 45747
#define REP_BMP_14f 45748
#define REP_BMP_15f 45749
#define REP_BMP_16f 45750
#define REP_BMP_17f 45751
#define REP_BMP_18f 45752
#define REP_BMP_19f 45753
#define REP_BMP_20f 45754
#define REP_BMP_21f 45755
#define REP_BMP_22f 45756
#define REP_BMP_23f 45757
#define REP_BMP_24f 45758
#define REP_BMP_25f 45759
#define REP_BMP_26f 45760
#define REP_BMP_27f 45761
#define REP_BMP_28f 45762
#define REP_BMP_29f 45763
#define REP_BMP_30f 45764
#define REP_BMP_31f 45765
#define REP_CNTf 45766
#define REP_COPYf 45767
#define REP_DATAf 45768
#define REP_MODEf 45769
#define REP_WORDSf 45770
#define REQf 45771
#define REQMAL0TO6f 45772
#define REQMAL8TO14f 45773
#define REQP_BUFFER_TMf 45774
#define REQUESTf 45775
#define REQUESTCOUNTf 45776
#define REQ_CNTf 45777
#define REQ_COUNTf 45778
#define REQ_DEMAND_CMD_CNTf 45779
#define REQ_DONEf 45780
#define REQ_HALTf 45781
#define REQ_HRF_0f 45782
#define REQ_HRF_1f 45783
#define REQ_INFOf 45784
#define REQ_LENGTH_CMD_CNTf 45785
#define REQ_MAL_0_TO_6f 45786
#define REQ_MASKf 45787
#define REQ_MAXf 45788
#define REQ_OI_SELf 45789
#define REQ_PARITY_ERRORf 45790
#define REQ_PARITY_ERROR_DISINTf 45791
#define REQ_RESP_ADDED_LATENCYf 45792
#define REQ_RESTf 45793
#define REQ_SINGLEf 45794
#define REQ_TBL_LKUPf 45795
#define REQ_WORDSf 45796
#define RERRORf 45797
#define RERROR_MASKf 45798
#define RESf 45799
#define RESENf 45800
#define RESEQUENCER0ERROROUTOFSEQOVFf 45801
#define RESEQUENCER0ERROROUTOFSYNCOVFf 45802
#define RESEQUENCER0FLUSHf 45803
#define RESEQUENCER0PORTf 45804
#define RESEQUENCER1ERROROUTOFSEQOVFf 45805
#define RESEQUENCER1ERROROUTOFSYNCOVFf 45806
#define RESEQUENCER1FLUSHf 45807
#define RESEQUENCER1PORTf 45808
#define RESEQUENCER2ERROROUTOFSEQOVFf 45809
#define RESEQUENCER2ERROROUTOFSYNCOVFf 45810
#define RESEQUENCER2FLUSHf 45811
#define RESEQUENCER2PORTf 45812
#define RESEQUENCERBYPASSENABLEf 45813
#define RESEQUENCERDROPOUTOFSEQf 45814
#define RESEQUENCERFASTENABLEf 45815
#define RESEQUENCERFIFOFULLMARKf 45816
#define RESEQUENCERFIFOINDEXf 45817
#define RESEQUENCERFIFOTHf 45818
#define RESEQUENCERFIFOVALIDf 45819
#define RESEQUENCERMODEf 45820
#define RESEQUENCERNOACTIVITYTHf 45821
#define RESEQUENCER_FIFO_INDEXf 45822
#define RESEQUENCER_MEMORY_WATERMARK_MINf 45823
#define RESEQUENCER_N_ERROROUTOFSEQf 45824
#define RESEQUENCER_N_ERROROUTOFSYNCf 45825
#define RESEQUENCER_N_NEXTSNf 45826
#define RESEQUENCER_N_NEXTSNVALIDf 45827
#define RESEQ_DATA_RANGEf 45828
#define RESEQ_EMPTYf 45829
#define RESEQ_EMPTY0f 45830
#define RESEQ_EMPTY1f 45831
#define RESEREVEDf 45832
#define RESERVEf 45833
#define RESERVE1f 45834
#define RESERVE2f 45835
#define RESERVE3f 45836
#define RESERVE4f 45837
#define RESERVE5f 45838
#define RESERVEDf 45839
#define RESERVED0f 45840
#define RESERVED0_MASKf 45841
#define RESERVED1f 45842
#define RESERVED14_12f 45843
#define RESERVED2f 45844
#define RESERVED20f 45845
#define RESERVED25f 45846
#define RESERVED3f 45847
#define RESERVED4f 45848
#define RESERVED7_1f 45849
#define RESERVED7_3f 45850
#define RESERVED9_5f 45851
#define RESERVED9_7f 45852
#define RESERVEDDWf 45853
#define RESERVEDDW_MASKf 45854
#define RESERVEDMCTRAPPROFILEf 45855
#define RESERVED_0f 45856
#define RESERVED_0_Af 45857
#define RESERVED_0_Bf 45858
#define RESERVED_0_LWRf 45859
#define RESERVED_0_MASKf 45860
#define RESERVED_0_UPRf 45861
#define RESERVED_1f 45862
#define RESERVED_10f 45863
#define RESERVED_101f 45864
#define RESERVED_102_100f 45865
#define RESERVED_102_102f 45866
#define RESERVED_104_101f 45867
#define RESERVED_104_102f 45868
#define RESERVED_104_104f 45869
#define RESERVED_104_55f 45870
#define RESERVED_104_82f 45871
#define RESERVED_104_83f 45872
#define RESERVED_104_86f 45873
#define RESERVED_104_87f 45874
#define RESERVED_104_92f 45875
#define RESERVED_106f 45876
#define RESERVED_11f 45877
#define RESERVED_11_8f 45878
#define RESERVED_12f 45879
#define RESERVED_13f 45880
#define RESERVED_134_127f 45881
#define RESERVED_134_131f 45882
#define RESERVED_14f 45883
#define RESERVED_143f 45884
#define RESERVED_148f 45885
#define RESERVED_14_10f 45886
#define RESERVED_15_12f 45887
#define RESERVED_16f 45888
#define RESERVED_160f 45889
#define RESERVED_19f 45890
#define RESERVED_193f 45891
#define RESERVED_1_CH0f 45892
#define RESERVED_1_CH1f 45893
#define RESERVED_1_CH2f 45894
#define RESERVED_1_CH3f 45895
#define RESERVED_1_LWRf 45896
#define RESERVED_1_MASKf 45897
#define RESERVED_1_UPRf 45898
#define RESERVED_2f 45899
#define RESERVED_207_139f 45900
#define RESERVED_209f 45901
#define RESERVED_209_144f 45902
#define RESERVED_209_154f 45903
#define RESERVED_209_160f 45904
#define RESERVED_209_209f 45905
#define RESERVED_21f 45906
#define RESERVED_27f 45907
#define RESERVED_29f 45908
#define RESERVED_2_1f 45909
#define RESERVED_2_CH0f 45910
#define RESERVED_2_CH1f 45911
#define RESERVED_2_CH2f 45912
#define RESERVED_2_CH3f 45913
#define RESERVED_2_LWRf 45914
#define RESERVED_2_UPRf 45915
#define RESERVED_3f 45916
#define RESERVED_314_311f 45917
#define RESERVED_314_312f 45918
#define RESERVED_31_1f 45919
#define RESERVED_3_0f 45920
#define RESERVED_3_CH0f 45921
#define RESERVED_3_CH1f 45922
#define RESERVED_3_CH2f 45923
#define RESERVED_3_CH3f 45924
#define RESERVED_3_LWRf 45925
#define RESERVED_3_UPRf 45926
#define RESERVED_4f 45927
#define RESERVED_40f 45928
#define RESERVED_407_407f 45929
#define RESERVED_419_340f 45930
#define RESERVED_42f 45931
#define RESERVED_43f 45932
#define RESERVED_5f 45933
#define RESERVED_55f 45934
#define RESERVED_5_4f 45935
#define RESERVED_6f 45936
#define RESERVED_69_68f 45937
#define RESERVED_7f 45938
#define RESERVED_7_4f 45939
#define RESERVED_8f 45940
#define RESERVED_9f 45941
#define RESERVED_Af 45942
#define RESERVED_AUX_ARB_CONTROL_2f 45943
#define RESERVED_A_0f 45944
#define RESERVED_A_1f 45945
#define RESERVED_A_2f 45946
#define RESERVED_A_3f 45947
#define RESERVED_A_4f 45948
#define RESERVED_A_5f 45949
#define RESERVED_Bf 45950
#define RESERVED_BASE_VRF_L3IIF_OVIDf 45951
#define RESERVED_BC_INDEXf 45952
#define RESERVED_BITf 45953
#define RESERVED_BITSf 45954
#define RESERVED_BIT_0f 45955
#define RESERVED_BIT_1f 45956
#define RESERVED_BIT_2f 45957
#define RESERVED_BIT_3f 45958
#define RESERVED_BIT_4f 45959
#define RESERVED_B_0f 45960
#define RESERVED_B_1f 45961
#define RESERVED_B_2f 45962
#define RESERVED_B_3f 45963
#define RESERVED_B_4f 45964
#define RESERVED_B_5f 45965
#define RESERVED_CONCATENATE_HASH_FIELDS_L2GRE_ECMPf 45966
#define RESERVED_DATAf 45967
#define RESERVED_DATA0f 45968
#define RESERVED_DATA00f 45969
#define RESERVED_DATA01f 45970
#define RESERVED_DATA1f 45971
#define RESERVED_DISCf 45972
#define RESERVED_DOUBLE_WIDEf 45973
#define RESERVED_DOUBLE_WIDE_MASKf 45974
#define RESERVED_DROPf 45975
#define RESERVED_DUMMYf 45976
#define RESERVED_ECC_ENf 45977
#define RESERVED_ECMP_PTRf 45978
#define RESERVED_ECMP_PTR0f 45979
#define RESERVED_ECMP_PTR1f 45980
#define RESERVED_EH_TMf 45981
#define RESERVED_ENTROPY_LABEL_TOCPUf 45982
#define RESERVED_FIELDf 45983
#define RESERVED_FLEXf 45984
#define RESERVED_FLEX0f 45985
#define RESERVED_FLEX1f 45986
#define RESERVED_FOR_FUTURE_USEf 45987
#define RESERVED_IVIDf 45988
#define RESERVED_KEYf 45989
#define RESERVED_KEY0f 45990
#define RESERVED_KEY1f 45991
#define RESERVED_KEY2f 45992
#define RESERVED_MASKf 45993
#define RESERVED_MASK0f 45994
#define RESERVED_MASK1f 45995
#define RESERVED_MA_INDEX_0f 45996
#define RESERVED_MA_INDEX_1f 45997
#define RESERVED_MBZf 45998
#define RESERVED_MC_INITIATE_PAR_ERRf 45999
#define RESERVED_MC_PARITY_ERR_MASKf 46000
#define RESERVED_MC_TRAP_PROFILEf 46001
#define RESERVED_MISCf 46002
#define RESERVED_NC_1f 46003
#define RESERVED_OFFSET_L2GRE_ECMPf 46004
#define RESERVED_OFFSET_TRILL_ECMPf 46005
#define RESERVED_PARS_RAM_CONTROLf 46006
#define RESERVED_PT1f 46007
#define RESERVED_REPLACE_ENABLEf 46008
#define RESERVED_RESETf 46009
#define RESERVED_RSEL2_RAM_CONTROLf 46010
#define RESERVED_RSEL2_RAM_CONTROL_2f 46011
#define RESERVED_RSEL2_RAM_CONTROL_3f 46012
#define RESERVED_SETf 46013
#define RESERVED_SINGLE_WIDEf 46014
#define RESERVED_SINGLE_WIDE_1f 46015
#define RESERVED_SINGLE_WIDE_1_MASKf 46016
#define RESERVED_SINGLE_WIDE_MASKf 46017
#define RESERVED_SUB_SEL_L2GRE_ECMPf 46018
#define RESERVED_SUB_SEL_TRILL_ECMPf 46019
#define RESERVED_TMf 46020
#define RESERVED_UNUSEDf 46021
#define RESERVED_USE_FLOW_SEL_L2GRE_ECMPf 46022
#define RESERVED_UUC_INDEXf 46023
#define RESERVED_VFIf 46024
#define RESERVED_VRF_ID_MASK0f 46025
#define RESERVED_VRF_ID_MASK0_LWRf 46026
#define RESERVED_VRF_ID_MASK0_UPRf 46027
#define RESERVED_VRF_ID_MASK1f 46028
#define RESERVED_VRF_ID_MASK1_LWRf 46029
#define RESERVED_VRF_ID_MASK1_UPRf 46030
#define RESERVED_Xf 46031
#define RESETf 46032
#define RESETBf 46033
#define RESETLIMITf 46034
#define RESETLIMITSELf 46035
#define RESETXPIREDQSZf 46036
#define RESET_ALLf 46037
#define RESET_CIRf 46038
#define RESET_CNTf 46039
#define RESET_CPSf 46040
#define RESET_CREDITf 46041
#define RESET_DONEf 46042
#define RESET_EIRf 46043
#define RESET_ENABLE_FROM_NICf 46044
#define RESET_FLAGf 46045
#define RESET_FLOOR_ADDRf 46046
#define RESET_FLOOR_DCMf 46047
#define RESET_FLOOR_HITf 46048
#define RESET_FLOOR_PMf 46049
#define RESET_FLOOR_TMf 46050
#define RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWNf 46051
#define RESET_FSM_STATEf 46052
#define RESET_LIMITf 46053
#define RESET_MODEf 46054
#define RESET_Nf 46055
#define RESET_OFFSETf 46056
#define RESET_OFFSET_ADDRf 46057
#define RESET_OFFSET_CELLf 46058
#define RESET_OFFSET_DCMf 46059
#define RESET_OFFSET_HITf 46060
#define RESET_OFFSET_PACKETf 46061
#define RESET_OFFSET_PMf 46062
#define RESET_OFFSET_QENTRYf 46063
#define RESET_OFFSET_REDf 46064
#define RESET_OFFSET_RED_CELLf 46065
#define RESET_OFFSET_RED_QENTRYf 46066
#define RESET_OFFSET_TMf 46067
#define RESET_OFFSET_YELLOWf 46068
#define RESET_OFFSET_YELLOW_CELLf 46069
#define RESET_OFFSET_YELLOW_QENTRYf 46070
#define RESET_OUTf 46071
#define RESET_PCI_ENf 46072
#define RESET_POST_DIVf 46073
#define RESET_REG_AFTER_TEST_MODEf 46074
#define RESET_TIME_STAMPf 46075
#define RESET_VALUE_RED_CELLf 46076
#define RESET_VALUE_RED_QENTRYf 46077
#define RESET_VALUE_YELLOW_CELLf 46078
#define RESET_VALUE_YELLOW_QENTRYf 46079
#define RESET_XPIRED_QSZf 46080
#define RESEVERD_0f 46081
#define RESICRCBUF_PARITY_ENf 46082
#define RESICRCBUF_PARITY_ERRf 46083
#define RESIDf 46084
#define RESIDATABUF_ECC_ENf 46085
#define RESIDATABUF_ECC_ERRf 46086
#define RESIDATABUF_STBYf 46087
#define RESIDBUF_ECC_ENf 46088
#define RESIDBUF_TMf 46089
#define RESIDUALCRC_ECC_ENf 46090
#define RESIDUAL_CRC_ECC_INTR_ENABLEf 46091
#define RESIDUAL_CRC_ECC_INTR_STATUSf 46092
#define RESISTER_SELf 46093
#define RESI_ECC_ENf 46094
#define RESI_ECC_ERRf 46095
#define RESPONSEf 46096
#define RESP_ERRORf 46097
#define RESREVEDf 46098
#define RESTARTFLOWEVENTf 46099
#define RESTARTFLOWEVENTMASKf 46100
#define RESTARTFLOWIDf 46101
#define RESTART_FLOW_EVENTf 46102
#define RESTART_FLOW_EVENT_MASKf 46103
#define RESTART_FLOW_IDf 46104
#define RESULTf 46105
#define RESULT_A_FORMATf 46106
#define RESULT_B_FORMATf 46107
#define RESULT_TO_USE_0f 46108
#define RESULT_TO_USE_1f 46109
#define RESULT_TO_USE_2f 46110
#define RESUME_LIMITf 46111
#define RESUME_LIMIT_CALCULATEDf 46112
#define RESUME_OFFSETf 46113
#define RESUME_OFFSET_REDf 46114
#define RESUME_OFFSET_RED_CELLf 46115
#define RESUME_OFFSET_RED_PACKETf 46116
#define RESUME_OFFSET_YELLOWf 46117
#define RESUME_OFFSET_YELLOW_CELLf 46118
#define RESUME_OFFSET_YELLOW_PACKETf 46119
#define RESUME_OPTION_CELLf 46120
#define RESUME_OPTION_PACKETf 46121
#define RESUME_PORT_TMf 46122
#define RESUME_QGROUP_1B_ECC_ERRf 46123
#define RESUME_QGROUP_2B_ECC_ERRf 46124
#define RESUME_QGROUP_TMf 46125
#define RESUME_QUEUE_1B_ECC_ERRf 46126
#define RESUME_QUEUE_2B_ECC_ERRf 46127
#define RESUME_QUEUE_TMf 46128
#define RESUME_RED_LIMITf 46129
#define RESUME_RED_LIMIT_CALCULATEDf 46130
#define RESUME_THDf 46131
#define RESUME_YELLOW_LIMITf 46132
#define RESUME_YELLOW_LIMIT_CALCULATEDf 46133
#define RESURRECTf 46134
#define RESVf 46135
#define RESV1f 46136
#define RESV2f 46137
#define RESV3f 46138
#define RESV4f 46139
#define RESV5f 46140
#define RESV6f 46141
#define RESV7f 46142
#define RESVDf 46143
#define RES_AGE_INDEXf 46144
#define RES_APPLY_ACTIONf 46145
#define RES_BUFFER_PERR_0f 46146
#define RES_BUFFER_PERR_1f 46147
#define RES_BUFFER_PERR_2f 46148
#define RES_BUFFER_PERR_3f 46149
#define RES_BUFFER_PERR_4f 46150
#define RES_COPY_TO_CPUf 46151
#define RES_ENf 46152
#define RES_EOP_PENDf 46153
#define RES_FINAL_REPORTf 46154
#define RES_FLOW_INDEXf 46155
#define RES_HAS_EXTENTIONf 46156
#define RES_HTTP_PERSISTENTf 46157
#define RES_KEEP_FLOWf 46158
#define RES_KEY_OR_MAC_VSIf 46159
#define RES_MATCH_VALIDf 46160
#define RES_PAYLOADf 46161
#define RES_POLICY_INDEXf 46162
#define RES_RSVD_1f 46163
#define RES_SIGNATURE_IDf 46164
#define RES_SM_ERRORf 46165
#define RES_TIMESTAMPf 46166
#define RETIREDf 46167
#define RETIRED_CODEf 46168
#define RETRYf 46169
#define RETURNEDCREDITCOUNTf 46170
#define RETURNEDCREDITCOUNTOVERFLOWf 46171
#define RETURNED_CREDIT_COUNTf 46172
#define RETURNED_CREDIT_COUNT_OVERFLOWf 46173
#define RETURNED_CREDIT_PROCESSING_DELAYf 46174
#define RETURN_IDLEf 46175
#define RETURN_NEXTf 46176
#define RETURN_STACKf 46177
#define RETURN_STACK_ENf 46178
#define REVf 46179
#define REVALIDf 46180
#define REVANDf 46181
#define REVENf 46182
#define REVERSED_BITSf 46183
#define REVIDf 46184
#define REVISIONf 46185
#define REVISIONIDf 46186
#define REVISION_IDf 46187
#define REVISION_ID_MAJORf 46188
#define REVISION_ID_MINORf 46189
#define REVISION_NUMBERf 46190
#define REV_00f 46191
#define REV_000f 46192
#define REV_001f 46193
#define REV_01f 46194
#define REV_010f 46195
#define REV_011f 46196
#define REV_10f 46197
#define REV_100f 46198
#define REV_101f 46199
#define REV_11f 46200
#define REV_110f 46201
#define REV_111f 46202
#define REV_IDf 46203
#define REV_MODULO_COUNTf 46204
#define REV_NUMf 46205
#define REWOUND_LINES_PLANE_A_CNTf 46206
#define REWOUND_LINES_PLANE_B_CNTf 46207
#define REX_FF_MAX_OPf 46208
#define REX_FF_MAX_OSf 46209
#define REX_FF_Pf 46210
#define REX_FF_Sf 46211
#define RFf 46212
#define RFAFAECCERRf 46213
#define RFAFAECCERRMASKf 46214
#define RFAFA_ECC_1B_ERR_MASKf 46215
#define RFAFA_ECC_2B_ERR_MASKf 46216
#define RFAFA_INITIATE_ECC_1B_ERRf 46217
#define RFAFA_INITIATE_ECC_2B_ERRf 46218
#define RFAFBECCERRf 46219
#define RFAFBECCERRMASKf 46220
#define RFAFB_ECC_1B_ERR_MASKf 46221
#define RFAFB_ECC_2B_ERR_MASKf 46222
#define RFAFB_INITIATE_ECC_1B_ERRf 46223
#define RFAFB_INITIATE_ECC_2B_ERRf 46224
#define RFAFCECCERRf 46225
#define RFAFCECCERRMASKf 46226
#define RFAFC_ECC_1B_ERR_MASKf 46227
#define RFAFC_ECC_2B_ERR_MASKf 46228
#define RFAFC_INITIATE_ECC_1B_ERRf 46229
#define RFAFC_INITIATE_ECC_2B_ERRf 46230
#define RFAFDECCERRf 46231
#define RFAFDECCERRMASKf 46232
#define RFAFD_ECC_1B_ERR_MASKf 46233
#define RFAFD_ECC_2B_ERR_MASKf 46234
#define RFAFD_INITIATE_ECC_1B_ERRf 46235
#define RFAFD_INITIATE_ECC_2B_ERRf 46236
#define RFAFEECCERRf 46237
#define RFAFEECCERRMASKf 46238
#define RFAFE_ECC_1B_ERR_MASKf 46239
#define RFAFE_ECC_2B_ERR_MASKf 46240
#define RFAFE_INITIATE_ECC_1B_ERRf 46241
#define RFAFE_INITIATE_ECC_2B_ERRf 46242
#define RFAFFECCERRf 46243
#define RFAFFECCERRMASKf 46244
#define RFAFF_ECC_1B_ERR_MASKf 46245
#define RFAFF_ECC_2B_ERR_MASKf 46246
#define RFAFF_INITIATE_ECC_1B_ERRf 46247
#define RFAFF_INITIATE_ECC_2B_ERRf 46248
#define RFAFG_ECC_1B_ERR_MASKf 46249
#define RFAFG_ECC_2B_ERR_MASKf 46250
#define RFAFG_INITIATE_ECC_1B_ERRf 46251
#define RFAFG_INITIATE_ECC_2B_ERRf 46252
#define RFAFH_ECC_1B_ERR_MASKf 46253
#define RFAFH_ECC_2B_ERR_MASKf 46254
#define RFAFH_INITIATE_ECC_1B_ERRf 46255
#define RFAFH_INITIATE_ECC_2B_ERRf 46256
#define RFC2698f 46257
#define RFCQ_BUFFER_FULLf 46258
#define RFC_6374_DM_DSf 46259
#define RFC_6374_DM_DW_0f 46260
#define RFC_6374_DM_DW_1f 46261
#define RFC_6374_DM_RSP_DSf 46262
#define RFC_6374_DM_RSP_DW_0f 46263
#define RFC_6374_DM_RSP_DW_1f 46264
#define RFC_6374_FIX_DM_QUALIFIERf 46265
#define RFC_6374_FIX_LM_QUALIFIERf 46266
#define RFC_6374_LM_DSf 46267
#define RFC_6374_LM_DW_0f 46268
#define RFC_6374_LM_DW_1f 46269
#define RFC_6374_LM_RSP_DSf 46270
#define RFC_6374_LM_RSP_DW_0f 46271
#define RFC_6374_LM_RSP_DW_1f 46272
#define RFIFO_ALMOST_FULL_THRESHOLDf 46273
#define RFIFO_CTL_CORRECTED_ERRORf 46274
#define RFIFO_CTL_CORRECTED_ERROR_DISINTf 46275
#define RFIFO_CTL_ECC_CORRUPTf 46276
#define RFIFO_CTL_ECC_ERROR_ADDRf 46277
#define RFIFO_CTL_ENABLE_ECCf 46278
#define RFIFO_CTL_INIT_DONEf 46279
#define RFIFO_CTL_TMf 46280
#define RFIFO_CTL_UNCORRECTED_ERRORf 46281
#define RFIFO_CTL_UNCORRECTED_ERROR_DISINTf 46282
#define RFIFO_EMPTYf 46283
#define RFIFO_FILL_WATERMARKHf 46284
#define RFIFO_FILL_WATERMARKH_CLRf 46285
#define RFIFO_FULL_THRESHOLDf 46286
#define RFIFO_OVERFLOWf 46287
#define RFIFO_OVERFLOW_DISINTf 46288
#define RFIFO_PARITY_ENf 46289
#define RFIFO_PARITY_ERRf 46290
#define RFIFO_PARITY_ERR_DISINTf 46291
#define RFILDRf 46292
#define RFILDR_DISINTf 46293
#define RFILDR_SELf 46294
#define RFLf 46295
#define RFMT_EMPTYf 46296
#define RFWf 46297
#define RF_TMf 46298
#define RF_TM_L0f 46299
#define RF_TM_L1f 46300
#define RF_TM_L2f 46301
#define RF_TM_PORTf 46302
#define RGMII_LINK_STATUS_SELf 46303
#define RHSCf 46304
#define RH_DROPSf 46305
#define RH_ECMP_FLOWSET_PARITY_ENf 46306
#define RH_ECMP_FLOWSET_PMf 46307
#define RH_ECMP_FLOWSET_TMf 46308
#define RH_FLOWSET_TABLE_CONFIG_ENCODINGf 46309
#define RH_FLOW_SET_BASEf 46310
#define RH_FLOW_SET_SIZEf 46311
#define RH_HGT_ENABLEf 46312
#define RH_HGT_FLOWSET_PARITY_ENf 46313
#define RH_LAG_FLOWSET_PARITY_ENf 46314
#define RH_LAG_FLOWSET_PMf 46315
#define RH_LAG_FLOWSET_TMf 46316
#define RICf 46317
#define RIC_HA_VPf 46318
#define RIC_WTP_VPf 46319
#define RIDf 46320
#define RIFf 46321
#define RIMDRf 46322
#define RINGENf 46323
#define RING_MODEf 46324
#define RING_NUM_SBUS_IDf 46325
#define RING_NUM_SBUS_ID_0f 46326
#define RING_NUM_SBUS_ID_1f 46327
#define RING_NUM_SBUS_ID_10f 46328
#define RING_NUM_SBUS_ID_11f 46329
#define RING_NUM_SBUS_ID_12f 46330
#define RING_NUM_SBUS_ID_13f 46331
#define RING_NUM_SBUS_ID_14f 46332
#define RING_NUM_SBUS_ID_15f 46333
#define RING_NUM_SBUS_ID_16f 46334
#define RING_NUM_SBUS_ID_17f 46335
#define RING_NUM_SBUS_ID_18f 46336
#define RING_NUM_SBUS_ID_19f 46337
#define RING_NUM_SBUS_ID_2f 46338
#define RING_NUM_SBUS_ID_20f 46339
#define RING_NUM_SBUS_ID_21f 46340
#define RING_NUM_SBUS_ID_22f 46341
#define RING_NUM_SBUS_ID_23f 46342
#define RING_NUM_SBUS_ID_24f 46343
#define RING_NUM_SBUS_ID_25f 46344
#define RING_NUM_SBUS_ID_26f 46345
#define RING_NUM_SBUS_ID_27f 46346
#define RING_NUM_SBUS_ID_28f 46347
#define RING_NUM_SBUS_ID_29f 46348
#define RING_NUM_SBUS_ID_3f 46349
#define RING_NUM_SBUS_ID_30f 46350
#define RING_NUM_SBUS_ID_31f 46351
#define RING_NUM_SBUS_ID_32f 46352
#define RING_NUM_SBUS_ID_33f 46353
#define RING_NUM_SBUS_ID_34f 46354
#define RING_NUM_SBUS_ID_35f 46355
#define RING_NUM_SBUS_ID_36f 46356
#define RING_NUM_SBUS_ID_37f 46357
#define RING_NUM_SBUS_ID_38f 46358
#define RING_NUM_SBUS_ID_39f 46359
#define RING_NUM_SBUS_ID_4f 46360
#define RING_NUM_SBUS_ID_40f 46361
#define RING_NUM_SBUS_ID_41f 46362
#define RING_NUM_SBUS_ID_42f 46363
#define RING_NUM_SBUS_ID_43f 46364
#define RING_NUM_SBUS_ID_44f 46365
#define RING_NUM_SBUS_ID_45f 46366
#define RING_NUM_SBUS_ID_46f 46367
#define RING_NUM_SBUS_ID_47f 46368
#define RING_NUM_SBUS_ID_48f 46369
#define RING_NUM_SBUS_ID_49f 46370
#define RING_NUM_SBUS_ID_5f 46371
#define RING_NUM_SBUS_ID_50f 46372
#define RING_NUM_SBUS_ID_51f 46373
#define RING_NUM_SBUS_ID_52f 46374
#define RING_NUM_SBUS_ID_53f 46375
#define RING_NUM_SBUS_ID_54f 46376
#define RING_NUM_SBUS_ID_55f 46377
#define RING_NUM_SBUS_ID_56f 46378
#define RING_NUM_SBUS_ID_57f 46379
#define RING_NUM_SBUS_ID_58f 46380
#define RING_NUM_SBUS_ID_59f 46381
#define RING_NUM_SBUS_ID_6f 46382
#define RING_NUM_SBUS_ID_60f 46383
#define RING_NUM_SBUS_ID_61f 46384
#define RING_NUM_SBUS_ID_62f 46385
#define RING_NUM_SBUS_ID_63f 46386
#define RING_NUM_SBUS_ID_7f 46387
#define RING_NUM_SBUS_ID_8f 46388
#define RING_NUM_SBUS_ID_9f 46389
#define RIPC4f 46390
#define RIPC4_DISINTf 46391
#define RIPC4_SELf 46392
#define RIPD4f 46393
#define RIPD4_DISINTf 46394
#define RIPD4_SELf 46395
#define RIPD6f 46396
#define RIPD6_DISINTf 46397
#define RIPD6_SELf 46398
#define RIPHCKSf 46399
#define RIPHCKS_DISINTf 46400
#define RIPHCKS_SELf 46401
#define RIPHE4f 46402
#define RIPHE4_DISINTf 46403
#define RIPHE4_SELf 46404
#define RJCTBDBPKTCNTf 46405
#define RJCTBDBPKTCNTOVFf 46406
#define RJCTBDBPROTCTPKTCNTf 46407
#define RJCTBDBPROTCTPKTCNTOVFf 46408
#define RJCTCLRFRBDBTH0f 46409
#define RJCTCLRFRBDBTH1f 46410
#define RJCTCLRFRBDBTH2f 46411
#define RJCTCLRFRBDBTH3f 46412
#define RJCTCLRFRDBFLMCTH0f 46413
#define RJCTCLRFRDBFLMCTH1f 46414
#define RJCTCLRFRDBFLMCTH2f 46415
#define RJCTCLRFRDBFLMCTH3f 46416
#define RJCTCLRFRDBMNMCTH0f 46417
#define RJCTCLRFRDBMNMCTH1f 46418
#define RJCTCLRFRDBMNMCTH2f 46419
#define RJCTCLRFRDBMNMCTH3f 46420
#define RJCTCLRFRDBUCTH0f 46421
#define RJCTCLRFRDBUCTH1f 46422
#define RJCTCLRFRDBUCTH2f 46423
#define RJCTCLRFRDBUCTH3f 46424
#define RJCTCLROCBDTH0f 46425
#define RJCTCLROCBDTH1f 46426
#define RJCTCLROCBDTH2f 46427
#define RJCTCLROCBDTH3f 46428
#define RJCTCNMCPIDf 46429
#define RJCTCNMPKTCNTf 46430
#define RJCTCNMPKTCNTOVFf 46431
#define RJCTDBPKTCNTf 46432
#define RJCTDBPKTCNTOVFf 46433
#define RJCTDRAMDYNPKTCNTf 46434
#define RJCTDRAMDYNPKTCNTOVFf 46435
#define RJCTMCERRPKTCNTf 46436
#define RJCTMCERRPKTCNTOVFf 46437
#define RJCTOCBDPKTCNTf 46438
#define RJCTOCBDPKTCNTOVFf 46439
#define RJCTQNVALIDERRPKTCNTf 46440
#define RJCTQNVALIDERRPKTCNTOVFf 46441
#define RJCTRSRCERRPKTCNTf 46442
#define RJCTRSRCERRPKTCNTOVFf 46443
#define RJCTSETFRBDBTH0f 46444
#define RJCTSETFRBDBTH1f 46445
#define RJCTSETFRBDBTH2f 46446
#define RJCTSETFRBDBTH3f 46447
#define RJCTSETFRDBFLMCTH0f 46448
#define RJCTSETFRDBFLMCTH1f 46449
#define RJCTSETFRDBFLMCTH2f 46450
#define RJCTSETFRDBFLMCTH3f 46451
#define RJCTSETFRDBMNMCTH0f 46452
#define RJCTSETFRDBMNMCTH1f 46453
#define RJCTSETFRDBMNMCTH2f 46454
#define RJCTSETFRDBMNMCTH3f 46455
#define RJCTSETFRDBUCTH0f 46456
#define RJCTSETFRDBUCTH1f 46457
#define RJCTSETFRDBUCTH2f 46458
#define RJCTSETFRDBUCTH3f 46459
#define RJCTSETOCBDTH0f 46460
#define RJCTSETOCBDTH1f 46461
#define RJCTSETOCBDTH2f 46462
#define RJCTSETOCBDTH3f 46463
#define RJCTSNERRPKTCNTf 46464
#define RJCTSNERRPKTCNTOVFf 46465
#define RJCTTMPLTASET0f 46466
#define RJCTTMPLTASET1f 46467
#define RJCTTMPLTASET2f 46468
#define RJCTTMPLTASET3f 46469
#define RJCTTMPLTBSET0f 46470
#define RJCTTMPLTBSET1f 46471
#define RJCTTMPLTBSET2f 46472
#define RJCTTMPLTBSET3f 46473
#define RJCT_BDB_PKT_CNTf 46474
#define RJCT_BDB_PKT_CNT_OVFf 46475
#define RJCT_BDB_PROTCT_PKT_CNTf 46476
#define RJCT_BDB_PROTCT_PKT_CNT_OVFf 46477
#define RJCT_CLR_FR_BDB_TH_0f 46478
#define RJCT_CLR_FR_BDB_TH_1f 46479
#define RJCT_CLR_FR_BDB_TH_2f 46480
#define RJCT_CLR_FR_BDB_TH_3f 46481
#define RJCT_CLR_FR_DB_FLMC_TH_0f 46482
#define RJCT_CLR_FR_DB_FLMC_TH_1f 46483
#define RJCT_CLR_FR_DB_FLMC_TH_2f 46484
#define RJCT_CLR_FR_DB_FLMC_TH_3f 46485
#define RJCT_CLR_FR_DB_MNMC_TH_0f 46486
#define RJCT_CLR_FR_DB_MNMC_TH_1f 46487
#define RJCT_CLR_FR_DB_MNMC_TH_2f 46488
#define RJCT_CLR_FR_DB_MNMC_TH_3f 46489
#define RJCT_CLR_FR_DB_UC_TH_0f 46490
#define RJCT_CLR_FR_DB_UC_TH_1f 46491
#define RJCT_CLR_FR_DB_UC_TH_2f 46492
#define RJCT_CLR_FR_DB_UC_TH_3f 46493
#define RJCT_CLR_FR_MC_OCB_TH_0f 46494
#define RJCT_CLR_FR_MC_OCB_TH_1f 46495
#define RJCT_CLR_FR_MC_OCB_TH_2f 46496
#define RJCT_CLR_FR_MC_OCB_TH_3f 46497
#define RJCT_CLR_FR_UC_OCB_TH_0f 46498
#define RJCT_CLR_FR_UC_OCB_TH_1f 46499
#define RJCT_CLR_FR_UC_OCB_TH_2f 46500
#define RJCT_CLR_FR_UC_OCB_TH_3f 46501
#define RJCT_CLR_OC_BD_TH_0f 46502
#define RJCT_CLR_OC_BD_TH_1f 46503
#define RJCT_CLR_OC_BD_TH_2f 46504
#define RJCT_CLR_OC_BD_TH_3f 46505
#define RJCT_CNM_CPIDf 46506
#define RJCT_CNM_PKT_CNTf 46507
#define RJCT_CNM_PKT_CNT_OVFf 46508
#define RJCT_DB_PKT_CNTf 46509
#define RJCT_DB_PKT_CNT_OVFf 46510
#define RJCT_DYN_SPACE_PKT_CNTf 46511
#define RJCT_DYN_SPACE_PKT_CNT_OVFf 46512
#define RJCT_MC_ERR_PKT_CNTf 46513
#define RJCT_MC_ERR_PKT_CNT_OVFf 46514
#define RJCT_OC_BD_PKT_CNTf 46515
#define RJCT_OC_BD_PKT_CNT_OVFf 46516
#define RJCT_QNVALID_ERR_PKT_CNTf 46517
#define RJCT_QNVALID_ERR_PKT_CNT_OVFf 46518
#define RJCT_RSRC_ERR_PKT_CNTf 46519
#define RJCT_RSRC_ERR_PKT_CNT_OVFf 46520
#define RJCT_SET_FR_BDB_TH_0f 46521
#define RJCT_SET_FR_BDB_TH_1f 46522
#define RJCT_SET_FR_BDB_TH_2f 46523
#define RJCT_SET_FR_BDB_TH_3f 46524
#define RJCT_SET_FR_DB_FLMC_TH_0f 46525
#define RJCT_SET_FR_DB_FLMC_TH_1f 46526
#define RJCT_SET_FR_DB_FLMC_TH_2f 46527
#define RJCT_SET_FR_DB_FLMC_TH_3f 46528
#define RJCT_SET_FR_DB_MNMC_TH_0f 46529
#define RJCT_SET_FR_DB_MNMC_TH_1f 46530
#define RJCT_SET_FR_DB_MNMC_TH_2f 46531
#define RJCT_SET_FR_DB_MNMC_TH_3f 46532
#define RJCT_SET_FR_DB_UC_TH_0f 46533
#define RJCT_SET_FR_DB_UC_TH_1f 46534
#define RJCT_SET_FR_DB_UC_TH_2f 46535
#define RJCT_SET_FR_DB_UC_TH_3f 46536
#define RJCT_SET_FR_MC_OCB_TH_0f 46537
#define RJCT_SET_FR_MC_OCB_TH_1f 46538
#define RJCT_SET_FR_MC_OCB_TH_2f 46539
#define RJCT_SET_FR_MC_OCB_TH_3f 46540
#define RJCT_SET_FR_UC_OCB_TH_0f 46541
#define RJCT_SET_FR_UC_OCB_TH_1f 46542
#define RJCT_SET_FR_UC_OCB_TH_2f 46543
#define RJCT_SET_FR_UC_OCB_TH_3f 46544
#define RJCT_SET_OC_BD_TH_0f 46545
#define RJCT_SET_OC_BD_TH_1f 46546
#define RJCT_SET_OC_BD_TH_2f 46547
#define RJCT_SET_OC_BD_TH_3f 46548
#define RJCT_SN_ERR_PKT_CNTf 46549
#define RJCT_SN_ERR_PKT_CNT_OVFf 46550
#define RJCT_TMPLTA_SET_0f 46551
#define RJCT_TMPLTA_SET_1f 46552
#define RJCT_TMPLTA_SET_2f 46553
#define RJCT_TMPLTA_SET_3f 46554
#define RJCT_TMPLTB_SET_0f 46555
#define RJCT_TMPLTB_SET_1f 46556
#define RJCT_TMPLTB_SET_2f 46557
#define RJCT_TMPLTB_SET_3f 46558
#define RLD_STS_UPD_DISf 46559
#define RLENG_MEM_INITIATE_PAR_ERRf 46560
#define RLENG_MEM_PARITY_ERR_MASKf 46561
#define RLSCNT_MASKf 46562
#define RLSCNT_VALUEf 46563
#define RLS_ENf 46564
#define RMf 46565
#define RMAPEM_AGE_CYCLE_ON_SYNCf 46566
#define RMAPEM_AGE_STATUSf 46567
#define RMAPEM_AUXILIARY_CAM_ENABLEf 46568
#define RMAPEM_AUXILIARY_CAM_THRESHOLDf 46569
#define RMAPEM_CAM_ENTRIES_COUNTERf 46570
#define RMAPEM_DECRYPTION_ENCRYPTION_ENABLEf 46571
#define RMAPEM_DIAGNOSTICS_ACCESSED_MODEf 46572
#define RMAPEM_DIAGNOSTICS_INDEXf 46573
#define RMAPEM_DIAGNOSTICS_KEYf 46574
#define RMAPEM_DIAGNOSTICS_LOOKUPf 46575
#define RMAPEM_DIAGNOSTICS_READf 46576
#define RMAPEM_ENTRIES_COUNTERf 46577
#define RMAPEM_ENTRY_ACCESSEDf 46578
#define RMAPEM_ENTRY_FOUNDf 46579
#define RMAPEM_ENTRY_KEYf 46580
#define RMAPEM_ENTRY_PAYLOADf 46581
#define RMAPEM_ENTRY_VALIDf 46582
#define RMAPEM_ERROR_CAM_TABLE_FULLf 46583
#define RMAPEM_ERROR_CAM_TABLE_FULL_COUNTERf 46584
#define RMAPEM_ERROR_CAM_TABLE_FULL_COUNTER_OVERFLOWf 46585
#define RMAPEM_ERROR_CAM_TABLE_FULL_MASKf 46586
#define RMAPEM_ERROR_DELETE_UNKNOWN_KEYf 46587
#define RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERf 46588
#define RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTER_OVERFLOWf 46589
#define RMAPEM_ERROR_DELETE_UNKNOWN_KEY_MASKf 46590
#define RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMITf 46591
#define RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERf 46592
#define RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_OVERFLOWf 46593
#define RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf 46594
#define RMAPEM_ERROR_TABLE_COHERENCYf 46595
#define RMAPEM_ERROR_TABLE_COHERENCY_COUNTERf 46596
#define RMAPEM_ERROR_TABLE_COHERENCY_COUNTER_OVERFLOWf 46597
#define RMAPEM_ERROR_TABLE_COHERENCY_MASKf 46598
#define RMAPEM_INTERRUPT_ONEf 46599
#define RMAPEM_INTERRUPT_ONE_MASKf 46600
#define RMAPEM_INTERRUPT_REGISTER_ONE_TESTf 46601
#define RMAPEM_KEYf 46602
#define RMAPEM_KEYT_H_0_INITIATE_PAR_ERRf 46603
#define RMAPEM_KEYT_H_0_PARITY_ERR_MASKf 46604
#define RMAPEM_KEYT_H_1_INITIATE_PAR_ERRf 46605
#define RMAPEM_KEYT_H_1_PARITY_ERR_MASKf 46606
#define RMAPEM_KEYT_H_2_INITIATE_PAR_ERRf 46607
#define RMAPEM_KEYT_H_2_PARITY_ERR_MASKf 46608
#define RMAPEM_KEYT_H_3_INITIATE_PAR_ERRf 46609
#define RMAPEM_KEYT_H_3_PARITY_ERR_MASKf 46610
#define RMAPEM_KEYT_H_4_INITIATE_PAR_ERRf 46611
#define RMAPEM_KEYT_H_4_PARITY_ERR_MASKf 46612
#define RMAPEM_KEYT_H_5_INITIATE_PAR_ERRf 46613
#define RMAPEM_KEYT_H_5_PARITY_ERR_MASKf 46614
#define RMAPEM_KEYT_H_6_INITIATE_PAR_ERRf 46615
#define RMAPEM_KEYT_H_6_PARITY_ERR_MASKf 46616
#define RMAPEM_KEYT_H_7_INITIATE_PAR_ERRf 46617
#define RMAPEM_KEYT_H_7_PARITY_ERR_MASKf 46618
#define RMAPEM_KEYT_RESET_DONEf 46619
#define RMAPEM_KEY_CALCULATOR_MODEf 46620
#define RMAPEM_KEY_TABLE_ENTRY_LIMITf 46621
#define RMAPEM_LAST_LOOKUP_KEYf 46622
#define RMAPEM_LAST_LOOKUP_RESULTf 46623
#define RMAPEM_LAST_LOOKUP_RESULT_FOUNDf 46624
#define RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTERf 46625
#define RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_OVERFLOWf 46626
#define RMAPEM_MANAGEMENT_COMPLETEDf 46627
#define RMAPEM_MANAGEMENT_COMPLETED_MASKf 46628
#define RMAPEM_MANAGEMENT_MEMORY_H_0_INITIATE_PAR_ERRf 46629
#define RMAPEM_MANAGEMENT_MEMORY_H_0_PARITY_ERR_MASKf 46630
#define RMAPEM_MANAGEMENT_MEMORY_H_1_INITIATE_PAR_ERRf 46631
#define RMAPEM_MANAGEMENT_MEMORY_H_1_PARITY_ERR_MASKf 46632
#define RMAPEM_MANAGEMENT_MEMORY_H_2_INITIATE_PAR_ERRf 46633
#define RMAPEM_MANAGEMENT_MEMORY_H_2_PARITY_ERR_MASKf 46634
#define RMAPEM_MANAGEMENT_MEMORY_H_3_INITIATE_PAR_ERRf 46635
#define RMAPEM_MANAGEMENT_MEMORY_H_3_PARITY_ERR_MASKf 46636
#define RMAPEM_MANAGEMENT_MEMORY_H_4_INITIATE_PAR_ERRf 46637
#define RMAPEM_MANAGEMENT_MEMORY_H_4_PARITY_ERR_MASKf 46638
#define RMAPEM_MANAGEMENT_MEMORY_H_5_INITIATE_PAR_ERRf 46639
#define RMAPEM_MANAGEMENT_MEMORY_H_5_PARITY_ERR_MASKf 46640
#define RMAPEM_MANAGEMENT_MEMORY_H_6_INITIATE_PAR_ERRf 46641
#define RMAPEM_MANAGEMENT_MEMORY_H_6_PARITY_ERR_MASKf 46642
#define RMAPEM_MANAGEMENT_MEMORY_H_7_INITIATE_PAR_ERRf 46643
#define RMAPEM_MANAGEMENT_MEMORY_H_7_PARITY_ERR_MASKf 46644
#define RMAPEM_MANAGEMENT_UNIT_FAILURE_VALIDf 46645
#define RMAPEM_MANAGEMENT_UNIT_FAILURE_VALID_MASKf 46646
#define RMAPEM_MM_READ_LINEf 46647
#define RMAPEM_MM_WRITE_LINEf 46648
#define RMAPEM_MM_WRITE_VALIDf 46649
#define RMAPEM_MNGMNT_UNIT_ACTIVEf 46650
#define RMAPEM_MNGMNT_UNIT_ENABLEf 46651
#define RMAPEM_MNGMNT_UNIT_FAILURE_KEYf 46652
#define RMAPEM_MNGMNT_UNIT_FAILURE_REASONf 46653
#define RMAPEM_MNGMNT_UNIT_FAILURE_VALIDf 46654
#define RMAPEM_PAYLOADf 46655
#define RMAPEM_PLDT_AUX_INITIATE_PAR_ERRf 46656
#define RMAPEM_PLDT_AUX_PARITY_ERR_MASKf 46657
#define RMAPEM_PLDT_H_0_INITIATE_PAR_ERRf 46658
#define RMAPEM_PLDT_H_0_PARITY_ERR_MASKf 46659
#define RMAPEM_PLDT_H_1_INITIATE_PAR_ERRf 46660
#define RMAPEM_PLDT_H_1_PARITY_ERR_MASKf 46661
#define RMAPEM_PLDT_H_2_INITIATE_PAR_ERRf 46662
#define RMAPEM_PLDT_H_2_PARITY_ERR_MASKf 46663
#define RMAPEM_PLDT_H_3_INITIATE_PAR_ERRf 46664
#define RMAPEM_PLDT_H_3_PARITY_ERR_MASKf 46665
#define RMAPEM_PLDT_H_4_INITIATE_PAR_ERRf 46666
#define RMAPEM_PLDT_H_4_PARITY_ERR_MASKf 46667
#define RMAPEM_PLDT_H_5_INITIATE_PAR_ERRf 46668
#define RMAPEM_PLDT_H_5_PARITY_ERR_MASKf 46669
#define RMAPEM_PLDT_H_6_INITIATE_PAR_ERRf 46670
#define RMAPEM_PLDT_H_6_PARITY_ERR_MASKf 46671
#define RMAPEM_PLDT_H_7_INITIATE_PAR_ERRf 46672
#define RMAPEM_PLDT_H_7_PARITY_ERR_MASKf 46673
#define RMAPEM_REFRESHED_BY_DSPf 46674
#define RMAPEM_REQUESTS_COUNTERf 46675
#define RMAPEM_REQUESTS_COUNTER_OVERFLOWf 46676
#define RMAPEM_RESERVED_LOWf 46677
#define RMAPEM_SELFf 46678
#define RMAPEM_SOURCE_STEPf 46679
#define RMAPEM_STAMPf 46680
#define RMAPEM_STEP_TABLE_ECC_1B_ERR_MASKf 46681
#define RMAPEM_STEP_TABLE_ECC_2B_ERR_MASKf 46682
#define RMAPEM_STEP_TABLE_INITIATE_ECC_1B_ERRf 46683
#define RMAPEM_STEP_TABLE_INITIATE_ECC_2B_ERRf 46684
#define RMAPEM_TABLE_OFFSETf 46685
#define RMAPEM_TYPEf 46686
#define RMAPEM_WARNING_INSERTED_EXISTINGf 46687
#define RMAPEM_WARNING_INSERTED_EXISTING_COUNTERf 46688
#define RMAPEM_WARNING_INSERTED_EXISTING_COUNTER_OVERFLOWf 46689
#define RMAPEM_WARNING_INSERTED_EXISTING_MASKf 46690
#define RMCf 46691
#define RMC_DISINTf 46692
#define RMC_SELf 46693
#define RMEP__CCMf 46694
#define RMEP__DATAf 46695
#define RMEP__ENTRY_IS_SVPf 46696
#define RMEP__HASH_LSBf 46697
#define RMEP__KEYf 46698
#define RMEP__MA_PTRf 46699
#define RMEP__MDLf 46700
#define RMEP__MEPIDf 46701
#define RMEP__RESERVEDf 46702
#define RMEP__RESERVED_0f 46703
#define RMEP__RESERVED_104_70f 46704
#define RMEP__RESERVED_104_83f 46705
#define RMEP__RMEP_PTRf 46706
#define RMEP__RMEP_PTR_RESERVEDf 46707
#define RMEP__SGLPf 46708
#define RMEP__SOURCE_TYPEf 46709
#define RMEP__VIDf 46710
#define RMEP_DB_INITIATE_PAR_ERRf 46711
#define RMEP_DB_PARITY_ERR_MASKf 46712
#define RMEP_DCMf 46713
#define RMEP_INDEXf 46714
#define RMEP_LAST_INTERFACE_STATUSf 46715
#define RMEP_PARITY_ENf 46716
#define RMEP_PAR_ERRf 46717
#define RMEP_PDA_CTRL0f 46718
#define RMEP_PDA_CTRL1f 46719
#define RMEP_PMf 46720
#define RMEP_RECEIVED_CCMf 46721
#define RMEP_TIMESTAMPf 46722
#define RMEP_TIMESTAMP_VALIDf 46723
#define RMEP_TMf 46724
#define RMGRf 46725
#define RMHMT_ECC_1B_ERR_MASKf 46726
#define RMHMT_ECC_2B_ERR_MASKf 46727
#define RMHMT_INITIATE_ECC_1B_ERRf 46728
#define RMHMT_INITIATE_ECC_2B_ERRf 46729
#define RMNG_CNTf 46730
#define RMNG_REPSf 46731
#define RMOD_IDf 46732
#define RMOD_ID0f 46733
#define RMOD_ID1f 46734
#define RMOD_ID2f 46735
#define RMOD_ID3f 46736
#define RMOD_PTRf 46737
#define RMON_MEM_INITIATE_PAR_ERRf 46738
#define RMON_MEM_PARITY_ERR_MASKf 46739
#define RMTFLTf 46740
#define RMTLOOPf 46741
#define RMTWKP_STATEf 46742
#define RMTWKP_STATE_INTf 46743
#define RMT_DISC_BMP0f 46744
#define RMT_DISC_BMP1f 46745
#define RMT_IBP_BMP0f 46746
#define RMT_IBP_BMP1f 46747
#define RMT_SRC_PORT_IDf 46748
#define RMWENRAMf 46749
#define RM_DISABLE_0f 46750
#define RM_DISABLE_1f 46751
#define RNf 46752
#define RND_MODE_ENf 46753
#define RND_RANGEf 46754
#define RND_VALf 46755
#define RNG_COMBLK1_OSC_DISf 46756
#define RNG_COMBLK2_OSC_DISf 46757
#define RNG_FF_THRESHf 46758
#define RNG_INT_OFFf 46759
#define RNG_JCLK_BYP_DIV_CNTf 46760
#define RNG_JCLK_BYP_SELf 46761
#define RNG_JCLK_BYP_SRCf 46762
#define RNG_NUMf 46763
#define RNG_RBG2Xf 46764
#define RNG_RBGENf 46765
#define RNG_WARM_CNTf 46766
#define ROCf 46767
#define ROM0_STBYf 46768
#define ROM0_TMf 46769
#define ROM1_STBYf 46770
#define ROM1_TMf 46771
#define ROM_TESTf 46772
#define ROOT_BREAK_HOLDPRI_PRIf 46773
#define ROOT_DELAY1f 46774
#define ROOT_DELAY2f 46775
#define ROOT_FULL_MAXf 46776
#define ROOT_FULL_PERIODf 46777
#define ROOT_RBRIDGE_NICKNAMEf 46778
#define ROOT_TABLEf 46779
#define ROTATIONf 46780
#define ROUTEDf 46781
#define ROUTER_ALERTf 46782
#define ROUTE_UC_TO_S2f 46783
#define ROWf 46784
#define ROWADDRf 46785
#define ROW_DIFFf 46786
#define ROW_OFFSETf 46787
#define RO_CTLR_READYf 46788
#define RPf 46789
#define RPA_IDf 46790
#define RPA_ID_PROFILEf 46791
#define RPDMDISECCf 46792
#define RPDMECCERRf 46793
#define RPDMECCFIXf 46794
#define RPDMHDRH_INITIATE_PAR_ERRf 46795
#define RPDMHDRH_PARITY_ERR_MASKf 46796
#define RPDMHDRL_INITIATE_PAR_ERRf 46797
#define RPDMHDRL_PARITY_ERR_MASKf 46798
#define RPDM_ECC_1B_ERR_MASKf 46799
#define RPDM_ECC_2B_ERR_MASKf 46800
#define RPDM_INITIATE_ECC_1B_ERRf 46801
#define RPDM_INITIATE_ECC_2B_ERRf 46802
#define RPEf 46803
#define RPE0f 46804
#define RPE0_ECCERRf 46805
#define RPE0_ECCERR_CLRf 46806
#define RPE1f 46807
#define RPE1_ECCERRf 46808
#define RPE1_ECCERR_CLRf 46809
#define RPE_0f 46810
#define RPE_1f 46811
#define RPE_2f 46812
#define RPE_3f 46813
#define RPE_ECC_CHECK_ENf 46814
#define RPE_MAX_BUFLIMITf 46815
#define RPE_MIN_BUFLIMITf 46816
#define RPFALLOWDEFAULTVALUEf 46817
#define RPFAPFULLRESETPOINTf 46818
#define RPFAPFULLSETPOINTf 46819
#define RPFAPPOOLSIZEf 46820
#define RPFAPREADPOINTERf 46821
#define RPFAP_DUPLICATE_PTRf 46822
#define RPFAP_DUPLICATE_PTR_MASKf 46823
#define RPFF_ECC_ERRf 46824
#define RPFMEMORYECCERRORMASK_N_MASKf 46825
#define RPFMEMORYECCERROR_Nf 46826
#define RPF_ALLOW_DEFAULT_VALUEf 46827
#define RPF_CHECK_FAIL_DROPf 46828
#define RPF_DEST_NOT_FEC_PTR_INTf 46829
#define RPF_DEST_NOT_FEC_PTR_INT_MASKf 46830
#define RPF_FEC_POINTERf 46831
#define RPF_MEMORY_ECC__N_B_ERR_MASKf 46832
#define RPF_MEMORY_INITIATE_ECC_N_B_ERRf 46833
#define RPIO_PRIORITY_ABOVE_SWPIOf 46834
#define RPKTS_MEM_INITIATE_PAR_ERRf 46835
#define RPKTS_MEM_PARITY_ERR_MASKf 46836
#define RPORTDf 46837
#define RPORTD_DISINTf 46838
#define RPORTD_SELf 46839
#define RPRERRf 46840
#define RPROGf 46841
#define RPTf 46842
#define RPTRf 46843
#define RP_CHANGE_DOT1Pf 46844
#define RP_CHANGE_DSCPf 46845
#define RP_CHANGE_PRIORITYf 46846
#define RP_COPY_TO_CPUf 46847
#define RP_DROPf 46848
#define RP_DROPPED_PACKETSf 46849
#define RP_DROP_PRECEDENCEf 46850
#define RP_DSCPf 46851
#define RP_NEWPRIf 46852
#define RP_NEW_DOT1Pf 46853
#define RP_NEW_DSCPf 46854
#define RQEE_BUFF_SHRf 46855
#define RQEE_SHAREDf 46856
#define RQEI_BUFF_SHRf 46857
#define RQEI_SHAREDf 46858
#define RQEQ_BUFF_SHRf 46859
#define RQEQ_SHAREDf 46860
#define RQE_COPYf 46861
#define RQE_CPU_COSf 46862
#define RQE_DROP_FREEZEf 46863
#define RQE_ENQ0_SEENf 46864
#define RQE_ENQ1_SEENf 46865
#define RQE_ENQ2_SEENf 46866
#define RQE_ENQ3_SEENf 46867
#define RQE_FIFO_BPf 46868
#define RQE_FIFO_CORRECTED_ERRORf 46869
#define RQE_FIFO_CORRECTED_ERROR_DISINTf 46870
#define RQE_FIFO_ENABLE_ECCf 46871
#define RQE_FIFO_FORCE_UNCORRECTABLE_ERRORf 46872
#define RQE_FIFO_OVERFLOWf 46873
#define RQE_FIFO_OVERFLOW_DISINTf 46874
#define RQE_FIFO_THRESHOLDf 46875
#define RQE_FIFO_TMf 46876
#define RQE_FIFO_UNCORRECTED_ERRORf 46877
#define RQE_FIFO_UNCORRECTED_ERROR_DISINTf 46878
#define RQE_INTRf 46879
#define RQE_INTR_DISINTf 46880
#define RQE_PARITY_ENf 46881
#define RQE_QUEUEf 46882
#define RQE_QUEUE_PRI_0f 46883
#define RQE_QUEUE_PRI_1f 46884
#define RQE_QUEUE_PRI_10f 46885
#define RQE_QUEUE_PRI_11f 46886
#define RQE_QUEUE_PRI_12f 46887
#define RQE_QUEUE_PRI_13f 46888
#define RQE_QUEUE_PRI_14f 46889
#define RQE_QUEUE_PRI_15f 46890
#define RQE_QUEUE_PRI_2f 46891
#define RQE_QUEUE_PRI_3f 46892
#define RQE_QUEUE_PRI_4f 46893
#define RQE_QUEUE_PRI_5f 46894
#define RQE_QUEUE_PRI_6f 46895
#define RQE_QUEUE_PRI_7f 46896
#define RQE_QUEUE_PRI_8f 46897
#define RQE_QUEUE_PRI_9f 46898
#define RQE_Q_NUMf 46899
#define RQE_WORK_QUEUEf 46900
#define RQE_WR_COMPLETE_CORRECTED_ERRORf 46901
#define RQE_WR_COMPLETE_CORRECTED_ERROR_DISINTf 46902
#define RQE_WR_COMPLETE_ECC_ERROR_ADDRESSf 46903
#define RQE_WR_COMPLETE_ENABLE_ECCf 46904
#define RQE_WR_COMPLETE_FORCE_UNCORRECTABLE_ERRORf 46905
#define RQE_WR_COMPLETE_PTRf 46906
#define RQE_WR_COMPLETE_UNCORRECTED_ERRORf 46907
#define RQE_WR_COMPLETE_UNCORRECTED_ERROR_DISINTf 46908
#define RQPDISCARDPACKETCOUNTERf 46909
#define RQPPACKETCOUNTERf 46910
#define RQP_DISCARD_CMDf 46911
#define RQP_DISCARD_MULTICAST_PACKET_COUNTERf 46912
#define RQP_DISCARD_PACKET_COUNTERf 46913
#define RQP_DISCARD_REASONSf 46914
#define RQP_DISCARD_SOP_COUNTERf 46915
#define RQP_PACKET_COUNTERf 46916
#define RRDf 46917
#define RRDMDISECCf 46918
#define RRDMECCERRf 46919
#define RRDMECCFIXf 46920
#define RRDYf 46921
#define RRFE_WAIT_FULLf 46922
#define RRFE_WAIT_PENDING0f 46923
#define RRF_ENf 46924
#define RRF_RDMODEf 46925
#define RRMAf 46926
#define RRPf 46927
#define RR_BANK_SEARCHf 46928
#define RR_READf 46929
#define RR_WRITEf 46930
#define RSELf 46931
#define RSEVEDf 46932
#define RSFP_BUFFER_EMPTYf 46933
#define RSFP_SIZEf 46934
#define RSH1_ADRf 46935
#define RSPf 46936
#define RSP0_MMf 46937
#define RSP1_MMf 46938
#define RSP2_MMf 46939
#define RSP3_MMf 46940
#define RSPAN__ADD_OPTIONAL_HEADERf 46941
#define RSPAN__ADD_TRILL_OUTER_VLANf 46942
#define RSPAN__RSPAN_VLAN_TAGf 46943
#define RSP_ARB_WEIGHTf 46944
#define RSP_COUNTf 46945
#define RSP_DONEf 46946
#define RSP_DROPPED_COUNTf 46947
#define RSP_FIFO0_DISABLE_ECCf 46948
#define RSP_FIFO0_ECC_CORRUPTf 46949
#define RSP_FIFO0_NONEMPTYf 46950
#define RSP_FIFO0_NONEMPTY_DISINTf 46951
#define RSP_FIFO1_DISABLE_ECCf 46952
#define RSP_FIFO1_ECC_CORRUPTf 46953
#define RSP_FIFO1_NONEMPTYf 46954
#define RSP_FIFO1_NONEMPTY_DISINTf 46955
#define RSP_FIRST_DATA_FIFO_INITIATE_PAR_ERRf 46956
#define RSP_FIRST_DATA_FIFO_PARITY_ERR_MASKf 46957
#define RSP_INDEX_COUNT_CW0f 46958
#define RSP_INDEX_COUNT_CW1f 46959
#define RSP_INDEX_COUNT_CW2f 46960
#define RSP_MM_COUNTf 46961
#define RSP_OUT_DATA_FIFO_INITIATE_PAR_ERRf 46962
#define RSP_OUT_DATA_FIFO_PARITY_ERR_MASKf 46963
#define RSP_PARITY_ERRORf 46964
#define RSP_PARITY_ERROR_DISINTf 46965
#define RSP_TRACEf 46966
#define RSP_TRACE_DISINTf 46967
#define RSQFIFOECCERRORMASK_N_MASKf 46968
#define RSQFIFOECCERROR_Nf 46969
#define RSQ_FIFO_CONTROL_ECC__N_B_ERR_MASKf 46970
#define RSQ_FIFO_CONTROL_INITIATE_ECC_N_B_ERRf 46971
#define RSQ_FIFO_DATA_INITIATE_PAR_ERRf 46972
#define RSQ_FIFO_DATA_PARITY_ERR_MASKf 46973
#define RSRCERRRJCTf 46974
#define RSRC_ERR_RJCTf 46975
#define RSRVf 46976
#define RSRV_0f 46977
#define RSRV_1f 46978
#define RSRV_2f 46979
#define RSRV_3f 46980
#define RSSf 46981
#define RSTB_HWf 46982
#define RSTB_MDIOREGSf 46983
#define RSTB_PLLf 46984
#define RSTB_REFCLKf 46985
#define RSTCPENQONSMPf 46986
#define RSTFLOORf 46987
#define RSTFLTRBYPf 46988
#define RSTMGR_ACCf 46989
#define RSTOFFSETf 46990
#define RST_B_HWf 46991
#define RST_B_MDIOREGSf 46992
#define RST_B_PLLf 46993
#define RST_CP_ENQ_ON_SMPf 46994
#define RST_MODEf 46995
#define RST_Nf 46996
#define RST_N_RETf 46997
#define RST_SIMf 46998
#define RSVf 46999
#define RSVDf 47000
#define RSVD0f 47001
#define RSVD1f 47002
#define RSVD1_ETPAXLAT_WWf 47003
#define RSVD2f 47004
#define RSVD2_SRC_HBIT_WWf 47005
#define RSVD3f 47006
#define RSVD3_1f 47007
#define RSVD3_DST_HBIT_WWf 47008
#define RSVD4f 47009
#define RSVD_0f 47010
#define RSVD_1f 47011
#define RSVD_2f 47012
#define RSVD_2_1f 47013
#define RSVD_3f 47014
#define RSVD_4f 47015
#define RSVD_5f 47016
#define RSVD_BASEf 47017
#define RSVD_BASE_PTRf 47018
#define RSVD_BC_IDXf 47019
#define RSVD_BITSf 47020
#define RSVD_CHK_PAR_DEFIP_DATAf 47021
#define RSVD_CHK_PAR_FP_POLICY_1Xf 47022
#define RSVD_CHK_PAR_FP_POLICY_2Xf 47023
#define RSVD_CHK_PAR_FP_POLICY_3Xf 47024
#define RSVD_CHK_PAR_FP_POLICY_4Xf 47025
#define RSVD_CHK_PAR_FP_POLICY_6Xf 47026
#define RSVD_CHK_PAR_L2_ENTRY_DATAf 47027
#define RSVD_CHK_PAR_L2_ENTRY_DATA_WIDEf 47028
#define RSVD_CHK_PAR_L3_UCAST_DATAf 47029
#define RSVD_CHK_PAR_L3_UCAST_DATA_WIDEf 47030
#define RSVD_CHK_PAR_XLAT0f 47031
#define RSVD_CHK_PAR_XLAT1f 47032
#define RSVD_COUNTf 47033
#define RSVD_DB_WR_MODEf 47034
#define RSVD_DROP_PKT_CNT_0f 47035
#define RSVD_DROP_PKT_CNT_1f 47036
#define RSVD_DROP_PKT_CNT_2f 47037
#define RSVD_DROP_PKT_CNT_3f 47038
#define RSVD_DROP_PKT_CNT_4f 47039
#define RSVD_DROP_PKT_CNT_5f 47040
#define RSVD_DROP_PKT_CNT_6f 47041
#define RSVD_DROP_PKT_CNT_7f 47042
#define RSVD_DUP_BLK_OFFSETf 47043
#define RSVD_DUP_IPV4f 47044
#define RSVD_DUP_IPV6_128f 47045
#define RSVD_DUP_IPV6_64f 47046
#define RSVD_DUP_L2f 47047
#define RSVD_DVPf 47048
#define RSVD_DVP_LAG_IDf 47049
#define RSVD_EN_LOCAL_SA_HBITf 47050
#define RSVD_ET_OPC_CBW_AND_CMP1f 47051
#define RSVD_ET_OPC_CBW_AND_CMP2f 47052
#define RSVD_ET_OPC_DB_RD_Xf 47053
#define RSVD_ET_OPC_DB_RD_Yf 47054
#define RSVD_ET_OPC_DB_WRf 47055
#define RSVD_ET_POST_WR_ENABLEf 47056
#define RSVD_EXP_NUM_RSP_INDEXf 47057
#define RSVD_EXT_TCAM_DENSITYf 47058
#define RSVD_FLEX_CTR_BASE_COUNTER_IDXf 47059
#define RSVD_FLEX_CTR_BASE_COUNTER_IDX_0f 47060
#define RSVD_FLEX_CTR_BASE_COUNTER_IDX_1f 47061
#define RSVD_FLEX_CTR_POOL_NUMBERf 47062
#define RSVD_FLEX_CTR_POOL_NUMBER_0f 47063
#define RSVD_FLEX_CTR_POOL_NUMBER_1f 47064
#define RSVD_GEN_PAR_DEFIP_DATAf 47065
#define RSVD_GEN_PAR_FP_POLICY_1Xf 47066
#define RSVD_GEN_PAR_FP_POLICY_2Xf 47067
#define RSVD_GEN_PAR_FP_POLICY_3Xf 47068
#define RSVD_GEN_PAR_FP_POLICY_4Xf 47069
#define RSVD_GEN_PAR_FP_POLICY_6Xf 47070
#define RSVD_GEN_PAR_L2_ENTRY_DATAf 47071
#define RSVD_GEN_PAR_L2_ENTRY_DATA_WIDEf 47072
#define RSVD_GEN_PAR_L3_UCAST_DATAf 47073
#define RSVD_GEN_PAR_L3_UCAST_DATA_WIDEf 47074
#define RSVD_GEN_PAR_XLAT0f 47075
#define RSVD_GEN_PAR_XLAT1f 47076
#define RSVD_KEYf 47077
#define RSVD_KEY_MASKf 47078
#define RSVD_L3MC_INDEXf 47079
#define RSVD_L3_IIFf 47080
#define RSVD_LTR_CP_EXT_L2f 47081
#define RSVD_LTR_CP_EXT_L2_ALLf 47082
#define RSVD_LTR_CP_EXT_L2_WIDEf 47083
#define RSVD_MPLS_TUNNEL_INDEXf 47084
#define RSVD_NEXT_HOP_INDEXf 47085
#define RSVD_PROT_NEXT_HOP_INDEXf 47086
#define RSVD_SHARED_TABLE_IPMC_SIZEf 47087
#define RSVD_SHARED_TABLE_L2MC_SIZEf 47088
#define RSVD_SOURCE_VPf 47089
#define RSVD_SVPf 47090
#define RSVD_TGIDf 47091
#define RSVD_TG_SIZEf 47092
#define RSVD_THRESHOLDf 47093
#define RSVD_TX_CW29_27_RSVDf 47094
#define RSVD_TX_CW56_RSVDf 47095
#define RSVD_TX_CW_CHNLf 47096
#define RSVD_TX_CW_CP_CBA_LSBf 47097
#define RSVD_TX_CW_CP_CBA_MSBf 47098
#define RSVD_TX_CW_ERR_STATUSf 47099
#define RSVD_UMC_IDXf 47100
#define RSVD_UMC_INDEXf 47101
#define RSVD_UUC_IDXf 47102
#define RSVD_VFIf 47103
#define RSVD_VPf 47104
#define RSVD_VPGf 47105
#define RSVD_VPG_1f 47106
#define RSVD_VP_0f 47107
#define RSVD_VP_1f 47108
#define RSVD_VP_BASEf 47109
#define RSVD_VRFf 47110
#define RSVD_VRF_IDf 47111
#define RSVD_WR_DB_NOP_MODEf 47112
#define RSVD_WR_DB_NUM_NOPf 47113
#define RSVEDf 47114
#define RS_SOFT_RESETf 47115
#define RTf 47116
#define RT120B_Gf 47117
#define RT60Bf 47118
#define RTAGf 47119
#define RTAG7_FLOW_BASED_HASH_BYPf 47120
#define RTAG7_FLOW_BASED_HASH_DCMf 47121
#define RTAG7_FLOW_BASED_HASH_PARITY_ENf 47122
#define RTAG7_FLOW_BASED_HASH_PAR_ERRf 47123
#define RTAG7_FLOW_BASED_HASH_PAR_INTRf 47124
#define RTAG7_FLOW_BASED_HASH_PDAf 47125
#define RTAG7_FLOW_BASED_HASH_PMf 47126
#define RTAG7_FLOW_BASED_HASH_TMf 47127
#define RTAG7_HASH_BIN_0_SELECT_Af 47128
#define RTAG7_HASH_BIN_0_SELECT_Bf 47129
#define RTAG7_HASH_BIN_1_SELECT_Af 47130
#define RTAG7_HASH_BIN_1_SELECT_Bf 47131
#define RTAG7_HASH_CFG_SEL_ECMPf 47132
#define RTAG7_HASH_CFG_SEL_ENTROPY_LABELf 47133
#define RTAG7_HASH_CFG_SEL_HIGIG_TRUNKf 47134
#define RTAG7_HASH_CFG_SEL_LBIDf 47135
#define RTAG7_HASH_CFG_SEL_MPLS_ECMPf 47136
#define RTAG7_HASH_CFG_SEL_TRILL_ECMPf 47137
#define RTAG7_HASH_CFG_SEL_TRUNKf 47138
#define RTAG7_PORT_BASED_HASH_BYPf 47139
#define RTAG7_PORT_BASED_HASH_DCMf 47140
#define RTAG7_PORT_BASED_HASH_PARITY_ENf 47141
#define RTAG7_PORT_BASED_HASH_PAR_ERRf 47142
#define RTAG7_PORT_BASED_HASH_PDAf 47143
#define RTAG7_PORT_BASED_HASH_PMf 47144
#define RTAG7_PORT_BASED_HASH_TMf 47145
#define RTAG7_PORT_LBNf 47146
#define RTPCOEXISTf 47147
#define RTPENMSKf 47148
#define RTPINITf 47149
#define RTPINTMASKf 47150
#define RTPINTREGf 47151
#define RTPRTf 47152
#define RTPUPENf 47153
#define RTPWPf 47154
#define RTP_EN_MSKf 47155
#define RTP_INITf 47156
#define RTP_INTf 47157
#define RTP_INTEG_VEC_DISf 47158
#define RTP_INT_FORCEf 47159
#define RTP_INT_MASKf 47160
#define RTP_QRY_BY_INP_LNKf 47161
#define RTP_RESETf 47162
#define RTP_UP_ENf 47163
#define RTSM_PARITY_ERR_MASKf 47164
#define RTUNf 47165
#define RTUNEf 47166
#define RTYPE_MEM_INITIATE_PAR_ERRf 47167
#define RTYPE_MEM_PARITY_ERR_MASKf 47168
#define RT_DROPPED_PACKETSf 47169
#define RUCf 47170
#define RUC_DISINTf 47171
#define RUC_SELf 47172
#define RULEf 47173
#define RULEWIDTHf 47174
#define RULE_CNT_HIf 47175
#define RULE_CNT_LOf 47176
#define RULE_HIT_CNTf 47177
#define RULE_MATCHED_COUNTf 47178
#define RULE_REPORTED_COUNTf 47179
#define RUNf 47180
#define RUNNINGf 47181
#define RUNT_51B_MODEf 47182
#define RUNT_DISCARDSf 47183
#define RUNT_ERRORf 47184
#define RUNT_ERROR_DISINTf 47185
#define RUNT_FILTER_DISf 47186
#define RUNT_FRAME_INT_ENABLEf 47187
#define RUNT_FRAME_INT_LOG_VALIDf 47188
#define RUNT_FRAME_INT_STATUSf 47189
#define RUNT_FRAME_LOG_ENABLEf 47190
#define RUNT_THRESHOLDf 47191
#define RUN_MASKf 47192
#define RUN_STOP_RSf 47193
#define RVf 47194
#define RVD_TM0f 47195
#define RVD_TM1f 47196
#define RVLDf 47197
#define RVLD_MASKf 47198
#define RVSDf 47199
#define RV_MATCHID0f 47200
#define RV_MATCHID1f 47201
#define RV_MATCHID2f 47202
#define RV_MATCHID3f 47203
#define RV_MATCHID4f 47204
#define RV_MATCHID5f 47205
#define RV_MATCHID6f 47206
#define RV_MATCHID7f 47207
#define RV_MAX0f 47208
#define RV_MAX1f 47209
#define RV_MAX2f 47210
#define RV_MAX3f 47211
#define RV_MAX4f 47212
#define RV_MAX5f 47213
#define RV_MAX6f 47214
#define RV_MAX7f 47215
#define RV_MIN0f 47216
#define RV_MIN1f 47217
#define RV_MIN2f 47218
#define RV_MIN3f 47219
#define RV_MIN4f 47220
#define RV_MIN5f 47221
#define RV_MIN6f 47222
#define RV_MIN7f 47223
#define RV_PTR0f 47224
#define RV_PTR1f 47225
#define RV_PTR2f 47226
#define RV_PTR3f 47227
#define RV_PTR4f 47228
#define RV_PTR5f 47229
#define RV_PTR6f 47230
#define RV_PTR7f 47231
#define RWf 47232
#define RWCf 47233
#define RWDf 47234
#define RWEf 47235
#define RWKPf 47236
#define RWPf 47237
#define RW_MASKf 47238
#define RW_Nf 47239
#define RW_SAME_ENf 47240
#define RW_SAME_PAGE_ENf 47241
#define RW_TYPEf 47242
#define RXf 47243
#define RX0_ACTf 47244
#define RX0_BIP8_ERR_CNTf 47245
#define RX0_BIP8_ERR_CNT_DISINTf 47246
#define RX0_CW_31_24f 47247
#define RX0_CW_32f 47248
#define RX0_CW_38_33f 47249
#define RX0_CW_56_42f 47250
#define RX0_INVALID_CMD_ERRORf 47251
#define RX0_INVALID_CMD_ERROR_DISINTf 47252
#define RX0_SOT_ERROR_CNTf 47253
#define RX0_SOT_ERROR_CNT_DISINTf 47254
#define RX0_SOT_WATCHDOG_TIMEOUTf 47255
#define RX0_SOT_WATCHDOG_TIMEOUT_DISINTf 47256
#define RX1_ACTf 47257
#define RX1_BIP8_ERR_CNTf 47258
#define RX1_BIP8_ERR_CNT_DISINTf 47259
#define RX1_CW_31_24f 47260
#define RX1_CW_32f 47261
#define RX1_CW_38_33f 47262
#define RX1_CW_56_42f 47263
#define RX1_INVALID_CMD_ERRORf 47264
#define RX1_INVALID_CMD_ERROR_DISINTf 47265
#define RX1_SOT_ERROR_CNTf 47266
#define RX1_SOT_ERROR_CNT_DISINTf 47267
#define RX1_SOT_WATCHDOG_TIMEOUTf 47268
#define RX1_SOT_WATCHDOG_TIMEOUT_DISINTf 47269
#define RX2_ACTf 47270
#define RX3_ACTf 47271
#define RXACKf 47272
#define RXACTf 47273
#define RXACTIVEf 47274
#define RXALIGNERRESETf 47275
#define RXALNROVFINTf 47276
#define RXALNROVFINTMASKf 47277
#define RXALTCRCMODEf 47278
#define RXBCTCHPOSITIONf 47279
#define RXBCTENBTf 47280
#define RXBCTENCHf 47281
#define RXBCTENCRCCHECKf 47282
#define RXBCTENLLFCf 47283
#define RXBCTSIZEf 47284
#define RXBOMRESETf 47285
#define RXBUF_THRESHOLDf 47286
#define RXB_INPUT_DATA_FIFO_INITIATE_PAR_ERRf 47287
#define RXB_INPUT_DATA_FIFO_PARITY_ERR_MASKf 47288
#define RXB_OUTPUT_DATA_FIFO_INITIATE_PAR_ERRf 47289
#define RXB_OUTPUT_DATA_FIFO_PARITY_ERR_MASKf 47290
#define RXCALLENf 47291
#define RXCALMf 47292
#define RXCNTCFGf 47293
#define RXCOUNTBURSTSf 47294
#define RXCRC24MODEf 47295
#define RXCRCCHECKENf 47296
#define RXCRCERRN_INTf 47297
#define RXCRCERRN_INTMASKf 47298
#define RXCRCTERMINATEENf 47299
#define RXCTRLOVERFLOW_INTf 47300
#define RXCTRLOVERFLOW_INTMASKf 47301
#define RXC_DRNGf 47302
#define RXDATABUF_MEM_DCMf 47303
#define RXDATABUF_MEM_TMf 47304
#define RXDESKEW_A_ONEVENLANESf 47305
#define RXDISCARDSHORTERRPACKETPORT0_31f 47306
#define RXDISCARDSHORTERRPACKETPORT32_63f 47307
#define RXENf 47308
#define RXEN0f 47309
#define RXENBf 47310
#define RXENSUREFCEINDf 47311
#define RXERRDSCRDSPKTS_CORRECTED_ERRf 47312
#define RXERRDSCRDSPKTS_CORRECTED_ERR_DISINTf 47313
#define RXERRDSCRDSPKTS_EN_ECCf 47314
#define RXERRDSCRDSPKTS_FORCE_UNCORRECTABLE_ERRf 47315
#define RXERRDSCRDSPKTS_UNCORRECTED_ERRf 47316
#define RXERRDSCRDSPKTS_UNCORRECTED_ERR_DISINTf 47317
#define RXEXTRADELAYRDf 47318
#define RXEXTRADELAYWRf 47319
#define RXFCRRESETf 47320
#define RXFIFOOVERFLOWINTf 47321
#define RXFIFOOVERFLOWINTMASKf 47322
#define RXFIFO_EMPTYf 47323
#define RXFIFO_MEM0f 47324
#define RXFIFO_MEM0_ERRf 47325
#define RXFIFO_MEM1f 47326
#define RXFIFO_MEM1_ERRf 47327
#define RXFIFO_MEM2f 47328
#define RXFIFO_MEM2_ERRf 47329
#define RXFIFO_MEM3f 47330
#define RXFIFO_MEM3_ERRf 47331
#define RXFIFO_MEM4f 47332
#define RXFIFO_MEM4_ERRf 47333
#define RXFIFO_MEM_ENf 47334
#define RXFIFO_OVERRUNf 47335
#define RXFIFO_UNDERRUNf 47336
#define RXFORCELANESRESYNCf 47337
#define RXGMIIANRESETf 47338
#define RXGMIIMACRESETf 47339
#define RXGMIIPCSRESETf 47340
#define RXGOODCELLCNTf 47341
#define RXGSRESETf 47342
#define RXILKN0BURSTERRCNTf 47343
#define RXILKN0BURSTERRCNTOVFf 47344
#define RXILKN0CRC24ERRCNTf 47345
#define RXILKN0CRC24ERRCNTOVFf 47346
#define RXILKN0MISALIGNEDCNTf 47347
#define RXILKN0MISALIGNEDCNTOVFf 47348
#define RXILKN0MISSEOPERRCNTf 47349
#define RXILKN0MISSEOPERRCNTOVFf 47350
#define RXILKN0MISSSOPERRCNTf 47351
#define RXILKN0MISSSOPERRCNTOVFf 47352
#define RXILKN1BURSTERRCNTf 47353
#define RXILKN1BURSTERRCNTOVFf 47354
#define RXILKN1CRC24ERRCNTf 47355
#define RXILKN1CRC24ERRCNTOVFf 47356
#define RXILKN1MISALIGNEDCNTf 47357
#define RXILKN1MISALIGNEDCNTOVFf 47358
#define RXILKN1MISSEOPERRCNTf 47359
#define RXILKN1MISSEOPERRCNTOVFf 47360
#define RXILKN1MISSSOPERRCNTf 47361
#define RXILKN1MISSSOPERRCNTOVFf 47362
#define RXILKNCRC32ERRCNTf 47363
#define RXILKNCRC32ERRCNTOVFf 47364
#define RXLANESWAPf 47365
#define RXLP_PURGEf 47366
#define RXMACBCTCRCERRINTf 47367
#define RXMACBCTCRCERRINTMASKf 47368
#define RXMACERRINTf 47369
#define RXMACERRINTMASKf 47370
#define RXMASKFIFOFULLf 47371
#define RXMINPKTLENGTHf 47372
#define RXMISAERRN_INTf 47373
#define RXMISAERRN_INTMASKf 47374
#define RXMLFRESETf 47375
#define RXNUMTHROWNEOPSf 47376
#define RXNUMTHROWNEOPSINTf 47377
#define RXNUMTHROWNEOPSINTMASKf 47378
#define RXNUMTHROWNEOPSOVFf 47379
#define RXNUMTHROWNEOPS_75PINTf 47380
#define RXNUMTHROWNEOPS_75PINTMASKf 47381
#define RXN_LNSWAPf 47382
#define RXPACKETTYPE_CORRECTED_ERRf 47383
#define RXPACKETTYPE_CORRECTED_ERR_DISINTf 47384
#define RXPACKETTYPE_EN_ECCf 47385
#define RXPACKETTYPE_FORCE_UNCORRECTABLE_ERRf 47386
#define RXPACKETTYPE_UNCORRECTED_ERRf 47387
#define RXPACKETTYPE_UNCORRECTED_ERR_DISINTf 47388
#define RXPAEBERRINTERRUPTf 47389
#define RXPAEBERRINTERRUPTMASKf 47390
#define RXPARITYCHECKDISABLEf 47391
#define RXPASSCTRLf 47392
#define RXPAUSENf 47393
#define RXPCSBOMERRINTf 47394
#define RXPCSBOMERRINTMASKf 47395
#define RXPCSBOMERRORf 47396
#define RXPCSDESKEWERRFATALINTf 47397
#define RXPCSDESKEWERRFATALINTMASKf 47398
#define RXPCSDESKEWERRINTf 47399
#define RXPCSDESKEWERRINTMASKf 47400
#define RXPCSDESKEWERRORf 47401
#define RXPCSLNSYNCSTATf 47402
#define RXPCSLNSYNCSTATCHANGEINTf 47403
#define RXPCSLNSYNCSTATCHANGEINTMASKf 47404
#define RXPCSLOCALFAULTf 47405
#define RXPCSLOCALFAULTINTf 47406
#define RXPCSLOCALFAULTINTMASKf 47407
#define RXPCSLOCALFAULTPHYf 47408
#define RXPCSLOCALFAULTPHYINTf 47409
#define RXPCSLOCALFAULTPHYINTMASKf 47410
#define RXPCSREMOTEFAULTf 47411
#define RXPCSREMOTEFAULTINTf 47412
#define RXPCSREMOTEFAULTINTMASKf 47413
#define RXPCSSYNCSTATf 47414
#define RXPCSUNKNOWNFAULTf 47415
#define RXPCSUNKNOWNFAULTINTf 47416
#define RXPCSUNKNOWNFAULTINTMASKf 47417
#define RXPKTBUF_ECC_PROTECTION_ENf 47418
#define RXPORTDISCARDEDPACKETINTf 47419
#define RXPORTDISCARDEDPACKETINTMASKf 47420
#define RXPORTOVFPORT0_31f 47421
#define RXPORTOVFPORT32_63f 47422
#define RXPORTS0TO31SRSTNf 47423
#define RXPORTS32TO63SRSTNf 47424
#define RXPREAMBLESIZEf 47425
#define RXPREAMBLESOPf 47426
#define RXPTP_1588STAMPINGERRINTf 47427
#define RXPTP_1588STAMPINGERRINTMASKf 47428
#define RXQECCCORRECTEDf 47429
#define RXQECCCORRECTEDENf 47430
#define RXQECCUNCORRECTEDf 47431
#define RXQECCUNCORRECTEDENf 47432
#define RXQ_BURST_FIFOf 47433
#define RXQ_BURST_FIFO_FULLf 47434
#define RXQ_DATA_BUFFERf 47435
#define RXQ_DATA_BUF_FULLf 47436
#define RXQ_DATA_BUF_THf 47437
#define RXQ_ECC_ERROR_ADDRESSf 47438
#define RXQ_INFO_BUFFERf 47439
#define RXQ_INFO_BUF_FULLf 47440
#define RXQ_MEM_DISABLE_ECCf 47441
#define RXQ_MEM_ECC_CORRUPTf 47442
#define RXQ_MEM_TM_REGf 47443
#define RXQ_OVERFLOW_CTRL_SELf 47444
#define RXQ_PERF_TEST_ENf 47445
#define RXQ_QUEUE_SIZEf 47446
#define RXRAFOVERFLOWERRINTf 47447
#define RXRAFOVERFLOWERRINTMASKf 47448
#define RXRAFRESETf 47449
#define RXRAMf 47450
#define RXREQHIENf 47451
#define RXREQLOWENf 47452
#define RXRESETf 47453
#define RXSACHANGESf 47454
#define RXSASTATSINVALIDPKTS_CORRECTED_ERRf 47455
#define RXSASTATSINVALIDPKTS_CORRECTED_ERR_DISINTf 47456
#define RXSASTATSINVALIDPKTS_EN_ECCf 47457
#define RXSASTATSINVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 47458
#define RXSASTATSINVALIDPKTS_UNCORRECTED_ERRf 47459
#define RXSASTATSINVALIDPKTS_UNCORRECTED_ERR_DISINTf 47460
#define RXSASTATSNOTUSINGSAPKTS_CORRECTED_ERRf 47461
#define RXSASTATSNOTUSINGSAPKTS_CORRECTED_ERR_DISINTf 47462
#define RXSASTATSNOTUSINGSAPKTS_EN_ECCf 47463
#define RXSASTATSNOTUSINGSAPKTS_FORCE_UNCORRECTABLE_ERRf 47464
#define RXSASTATSNOTUSINGSAPKTS_UNCORRECTED_ERRf 47465
#define RXSASTATSNOTUSINGSAPKTS_UNCORRECTED_ERR_DISINTf 47466
#define RXSASTATSNOTVALIDPKTS_CORRECTED_ERRf 47467
#define RXSASTATSNOTVALIDPKTS_CORRECTED_ERR_DISINTf 47468
#define RXSASTATSNOTVALIDPKTS_EN_ECCf 47469
#define RXSASTATSNOTVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 47470
#define RXSASTATSNOTVALIDPKTS_UNCORRECTED_ERRf 47471
#define RXSASTATSNOTVALIDPKTS_UNCORRECTED_ERR_DISINTf 47472
#define RXSASTATSOKPKTS_CORRECTED_ERRf 47473
#define RXSASTATSOKPKTS_CORRECTED_ERR_DISINTf 47474
#define RXSASTATSOKPKTS_EN_ECCf 47475
#define RXSASTATSOKPKTS_FORCE_UNCORRECTABLE_ERRf 47476
#define RXSASTATSOKPKTS_UNCORRECTED_ERRf 47477
#define RXSASTATSOKPKTS_UNCORRECTED_ERR_DISINTf 47478
#define RXSASTATSUNUSEDSAPKTS_CORRECTED_ERRf 47479
#define RXSASTATSUNUSEDSAPKTS_CORRECTED_ERR_DISINTf 47480
#define RXSASTATSUNUSEDSAPKTS_EN_ECCf 47481
#define RXSASTATSUNUSEDSAPKTS_FORCE_UNCORRECTABLE_ERRf 47482
#define RXSASTATSUNUSEDSAPKTS_UNCORRECTED_ERRf 47483
#define RXSASTATSUNUSEDSAPKTS_UNCORRECTED_ERR_DISINTf 47484
#define RXSCIUNKNOWNNONEPKTS_CORRECTED_ERRf 47485
#define RXSCIUNKNOWNNONEPKTS_CORRECTED_ERR_DISINTf 47486
#define RXSCIUNKNOWNNONEPKTS_EN_ECCf 47487
#define RXSCIUNKNOWNNONEPKTS_FORCE_UNCORRECTABLE_ERRf 47488
#define RXSCIUNKNOWNNONEPKTS_UNCORRECTED_ERRf 47489
#define RXSCIUNKNOWNNONEPKTS_UNCORRECTED_ERR_DISINTf 47490
#define RXSCSTATSDELAYEDPKTS_CORRECTED_ERRf 47491
#define RXSCSTATSDELAYEDPKTS_CORRECTED_ERR_DISINTf 47492
#define RXSCSTATSDELAYEDPKTS_EN_ECCf 47493
#define RXSCSTATSDELAYEDPKTS_FORCE_UNCORRECTABLE_ERRf 47494
#define RXSCSTATSDELAYEDPKTS_UNCORRECTED_ERRf 47495
#define RXSCSTATSDELAYEDPKTS_UNCORRECTED_ERR_DISINTf 47496
#define RXSCSTATSINVALIDPKTS_CORRECTED_ERRf 47497
#define RXSCSTATSINVALIDPKTS_CORRECTED_ERR_DISINTf 47498
#define RXSCSTATSINVALIDPKTS_EN_ECCf 47499
#define RXSCSTATSINVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 47500
#define RXSCSTATSINVALIDPKTS_UNCORRECTED_ERRf 47501
#define RXSCSTATSINVALIDPKTS_UNCORRECTED_ERR_DISINTf 47502
#define RXSCSTATSLATEPKTS_CORRECTED_ERRf 47503
#define RXSCSTATSLATEPKTS_CORRECTED_ERR_DISINTf 47504
#define RXSCSTATSLATEPKTS_EN_ECCf 47505
#define RXSCSTATSLATEPKTS_FORCE_UNCORRECTABLE_ERRf 47506
#define RXSCSTATSLATEPKTS_UNCORRECTED_ERRf 47507
#define RXSCSTATSLATEPKTS_UNCORRECTED_ERR_DISINTf 47508
#define RXSCSTATSNOTUSINGSAPKTS_CORRECTED_ERRf 47509
#define RXSCSTATSNOTUSINGSAPKTS_CORRECTED_ERR_DISINTf 47510
#define RXSCSTATSNOTUSINGSAPKTS_EN_ECCf 47511
#define RXSCSTATSNOTUSINGSAPKTS_FORCE_UNCORRECTABLE_ERRf 47512
#define RXSCSTATSNOTUSINGSAPKTS_UNCORRECTED_ERRf 47513
#define RXSCSTATSNOTUSINGSAPKTS_UNCORRECTED_ERR_DISINTf 47514
#define RXSCSTATSNOTVALIDPKTS_CORRECTED_ERRf 47515
#define RXSCSTATSNOTVALIDPKTS_CORRECTED_ERR_DISINTf 47516
#define RXSCSTATSNOTVALIDPKTS_EN_ECCf 47517
#define RXSCSTATSNOTVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 47518
#define RXSCSTATSNOTVALIDPKTS_UNCORRECTED_ERRf 47519
#define RXSCSTATSNOTVALIDPKTS_UNCORRECTED_ERR_DISINTf 47520
#define RXSCSTATSOCTETSDECRYPTED_CORRECTED_ERRf 47521
#define RXSCSTATSOCTETSDECRYPTED_CORRECTED_ERR_DISINTf 47522
#define RXSCSTATSOCTETSDECRYPTED_EN_ECCf 47523
#define RXSCSTATSOCTETSDECRYPTED_FORCE_UNCORRECTABLE_ERRf 47524
#define RXSCSTATSOCTETSDECRYPTED_UNCORRECTED_ERRf 47525
#define RXSCSTATSOCTETSDECRYPTED_UNCORRECTED_ERR_DISINTf 47526
#define RXSCSTATSOCTETSVALIDATED_CORRECTED_ERRf 47527
#define RXSCSTATSOCTETSVALIDATED_CORRECTED_ERR_DISINTf 47528
#define RXSCSTATSOCTETSVALIDATED_EN_ECCf 47529
#define RXSCSTATSOCTETSVALIDATED_FORCE_UNCORRECTABLE_ERRf 47530
#define RXSCSTATSOCTETSVALIDATED_UNCORRECTED_ERRf 47531
#define RXSCSTATSOCTETSVALIDATED_UNCORRECTED_ERR_DISINTf 47532
#define RXSCSTATSOKPKTS_CORRECTED_ERRf 47533
#define RXSCSTATSOKPKTS_CORRECTED_ERR_DISINTf 47534
#define RXSCSTATSOKPKTS_EN_ECCf 47535
#define RXSCSTATSOKPKTS_FORCE_UNCORRECTABLE_ERRf 47536
#define RXSCSTATSOKPKTS_UNCORRECTED_ERRf 47537
#define RXSCSTATSOKPKTS_UNCORRECTED_ERR_DISINTf 47538
#define RXSCSTATSUNCHECKEDPKTS_CORRECTED_ERRf 47539
#define RXSCSTATSUNCHECKEDPKTS_CORRECTED_ERR_DISINTf 47540
#define RXSCSTATSUNCHECKEDPKTS_EN_ECCf 47541
#define RXSCSTATSUNCHECKEDPKTS_FORCE_UNCORRECTABLE_ERRf 47542
#define RXSCSTATSUNCHECKEDPKTS_UNCORRECTED_ERRf 47543
#define RXSCSTATSUNCHECKEDPKTS_UNCORRECTED_ERR_DISINTf 47544
#define RXSCSTATSUNUSEDSAPKTS_CORRECTED_ERRf 47545
#define RXSCSTATSUNUSEDSAPKTS_CORRECTED_ERR_DISINTf 47546
#define RXSCSTATSUNUSEDSAPKTS_EN_ECCf 47547
#define RXSCSTATSUNUSEDSAPKTS_FORCE_UNCORRECTABLE_ERRf 47548
#define RXSCSTATSUNUSEDSAPKTS_UNCORRECTED_ERRf 47549
#define RXSCSTATSUNUSEDSAPKTS_UNCORRECTED_ERR_DISINTf 47550
#define RXSEQDONE1G_0_0f 47551
#define RXSEQDONE1G_0_1f 47552
#define RXSEQDONE1G_0_2f 47553
#define RXSEQDONE1G_0_3f 47554
#define RXSEQDONE1G_2_0f 47555
#define RXSEQDONE1G_2_1f 47556
#define RXSEQDONE1G_2_2f 47557
#define RXSEQDONE1G_2_3f 47558
#define RXSEQDONE1G_4_0f 47559
#define RXSEQDONE1G_4_1f 47560
#define RXSEQDONE1G_4_2f 47561
#define RXSEQDONE1G_4_3f 47562
#define RXSTATUSBUF_ECC_PROTECTION_ENf 47563
#define RXSTATUSBUF_MEM_DCMf 47564
#define RXSTATUSBUF_MEM_TMf 47565
#define RXSWAPLLf 47566
#define RXSWAPLL_PAIRf 47567
#define RXTAGUNTAGNONEBAD_CORRECTED_ERRf 47568
#define RXTAGUNTAGNONEBAD_CORRECTED_ERR_DISINTf 47569
#define RXTAGUNTAGNONEBAD_EN_ECCf 47570
#define RXTAGUNTAGNONEBAD_FORCE_UNCORRECTABLE_ERRf 47571
#define RXTAGUNTAGNONEBAD_UNCORRECTED_ERRf 47572
#define RXTAGUNTAGNONEBAD_UNCORRECTED_ERR_DISINTf 47573
#define RXTRIMf 47574
#define RXTYPEf 47575
#define RXUNICASTPKTSf 47576
#define RXXAUILFSRESETf 47577
#define RXXAUIMACRESETf 47578
#define RXXAUIPCSRESETDESKEWf 47579
#define RX_0_ACTf 47580
#define RX_0_BURSTMAXf 47581
#define RX_0_FEC_BUFFER_0_ECC_1B_ERR_MASKf 47582
#define RX_0_FEC_BUFFER_0_ECC_2B_ERR_MASKf 47583
#define RX_0_FEC_BUFFER_1_ECC_1B_ERR_MASKf 47584
#define RX_0_FEC_BUFFER_1_ECC_2B_ERR_MASKf 47585
#define RX_0_FULL_PACKET_MODEf 47586
#define RX_0_LAST_LANEf 47587
#define RX_0_MFRAME_LEN_MINUS_1f 47588
#define RX_1024_1522f 47589
#define RX_128_255f 47590
#define RX_1523_2047f 47591
#define RX_1_BURSTMAXf 47592
#define RX_1_FEC_BUFFER_0_ECC_1B_ERR_MASKf 47593
#define RX_1_FEC_BUFFER_0_ECC_2B_ERR_MASKf 47594
#define RX_1_FEC_BUFFER_1_ECC_1B_ERR_MASKf 47595
#define RX_1_FEC_BUFFER_1_ECC_2B_ERR_MASKf 47596
#define RX_1_FULL_PACKET_MODEf 47597
#define RX_1_LAST_LANEf 47598
#define RX_1_MFRAME_LEN_MINUS_1f 47599
#define RX_2048_4095f 47600
#define RX_256_511f 47601
#define RX_2_CPUf 47602
#define RX_2_FEC_BUFFER_0_ECC_1B_ERR_MASKf 47603
#define RX_2_FEC_BUFFER_0_ECC_2B_ERR_MASKf 47604
#define RX_2_FEC_BUFFER_1_ECC_1B_ERR_MASKf 47605
#define RX_2_FEC_BUFFER_1_ECC_2B_ERR_MASKf 47606
#define RX_3_FEC_BUFFER_0_ECC_1B_ERR_MASKf 47607
#define RX_3_FEC_BUFFER_0_ECC_2B_ERR_MASKf 47608
#define RX_3_FEC_BUFFER_1_ECC_1B_ERR_MASKf 47609
#define RX_3_FEC_BUFFER_1_ECC_2B_ERR_MASKf 47610
#define RX_4096_8191f 47611
#define RX_512_1023f 47612
#define RX_64f 47613
#define RX_65_127f 47614
#define RX_8192_MAXf 47615
#define RX_ALIGNf 47616
#define RX_ALIGNEDf 47617
#define RX_ALIGNED_ERRf 47618
#define RX_ALL_OCTETS_HIf 47619
#define RX_ALL_OCTETS_LOf 47620
#define RX_ALL_PKTSf 47621
#define RX_ANY_STARTf 47622
#define RX_APP_PREFIX_ENABLEf 47623
#define RX_APP_PREFIX_SIZEf 47624
#define RX_AXI_RD_IN_PROGRESSf 47625
#define RX_AXI_WR_IN_PROGRESSf 47626
#define RX_BAD_LANEf 47627
#define RX_BAD_PACKETf 47628
#define RX_BAD_TYPE_ERRf 47629
#define RX_BOM_A_ONLSBf 47630
#define RX_BOM_A_ONMSBf 47631
#define RX_BOM_DESKEWERRENf 47632
#define RX_BOM_ENf 47633
#define RX_BOM_FSM_ENf 47634
#define RX_BRDCASTf 47635
#define RX_BROKEN_RECORDf 47636
#define RX_BROKEN_RECORD_MASKf 47637
#define RX_BURSTMAXf 47638
#define RX_BURSTMAX_ERRf 47639
#define RX_BURST_ERRf 47640
#define RX_BURST_GT_16B_ERRf 47641
#define RX_BYTE_SWAPf 47642
#define RX_CHANNEL_NUMf 47643
#define RX_CNTRLf 47644
#define RX_CNT_CFGf 47645
#define RX_CODE_GROUP_BADf 47646
#define RX_COMMA_DETECTEDf 47647
#define RX_CRCf 47648
#define RX_CRC24_ERRf 47649
#define RX_CRC32_ERRf 47650
#define RX_CRC32_ERR0f 47651
#define RX_CRC32_ERR1f 47652
#define RX_CRC32_ERR10f 47653
#define RX_CRC32_ERR11f 47654
#define RX_CRC32_ERR2f 47655
#define RX_CRC32_ERR3f 47656
#define RX_CRC32_ERR4f 47657
#define RX_CRC32_ERR5f 47658
#define RX_CRC32_ERR6f 47659
#define RX_CRC32_ERR7f 47660
#define RX_CRC32_ERR8f 47661
#define RX_CRC32_ERR9f 47662
#define RX_CRC32_VALIDf 47663
#define RX_CRC_ALIGNf 47664
#define RX_CRC_ERR_N_INTf 47665
#define RX_CRC_ERR_N_INT_MASKf 47666
#define RX_CTRL_OVERFLOW_INTf 47667
#define RX_CTRL_OVERFLOW_INT_MASKf 47668
#define RX_CW_31_24f 47669
#define RX_CW_32f 47670
#define RX_CW_38_33f 47671
#define RX_CW_56_42f 47672
#define RX_CW_ERRf 47673
#define RX_CW_ERS0f 47674
#define RX_CW_ERS1f 47675
#define RX_DESCRAM_ERRf 47676
#define RX_DIAGWORD_INTFSTATf 47677
#define RX_DIAGWORD_LANESTATf 47678
#define RX_DROPf 47679
#define RX_E2ECC_ENf 47680
#define RX_E2E_MAXTIMER_SELf 47681
#define RX_ELK_BUFFER_STATUSf 47682
#define RX_ELK_BURSTS_CNTf 47683
#define RX_ELK_BURSTS_CNT_OVFf 47684
#define RX_ELK_ERR_BURSTS_CNTf 47685
#define RX_ELK_ERR_BURSTS_CNT_OVFf 47686
#define RX_ELK_MAX_OCCUPANCYf 47687
#define RX_ELK_OCTETS_CNTf 47688
#define RX_ELK_OCTETS_CNT_OVFf 47689
#define RX_ELK_OVF_INTf 47690
#define RX_ELK_OVF_INT_MASKf 47691
#define RX_ELK_THROWN_BURSTS_CNTf 47692
#define RX_ELK_THROWN_BURSTS_CNT_OVFf 47693
#define RX_ENf 47694
#define RX_ENAf 47695
#define RX_ENABLEf 47696
#define RX_EOP_MTYOUTf 47697
#define RX_ERR_CNTf 47698
#define RX_ERR_DISCf 47699
#define RX_E_2_ECC_ENf 47700
#define RX_FIFO_CHECKf 47701
#define RX_FIFO_MEMf 47702
#define RX_FIFO_MEM0_TMf 47703
#define RX_FIFO_MEM1_TMf 47704
#define RX_FIFO_MEM_ECC_ENf 47705
#define RX_FIFO_MEM_ERRf 47706
#define RX_FIFO_OVERFLOW_INTf 47707
#define RX_FIFO_OVERFLOW_INT_MASKf 47708
#define RX_FIFO_RD_PTRf 47709
#define RX_FIFO_STATUSf 47710
#define RX_FIFO_STATUS_WATERMARKf 47711
#define RX_FIFO_WRX_PTRf 47712
#define RX_FIFO_WR_PTRf 47713
#define RX_FORCE_LANES_RESYNCf 47714
#define RX_FORCE_LOCKf 47715
#define RX_FORCE_RESYNCf 47716
#define RX_FRAGf 47717
#define RX_FRAMING_ERRf 47718
#define RX_FREE_ARID_AVBLf 47719
#define RX_FREE_ARID_COUNTf 47720
#define RX_GD_OCTETS_HIf 47721
#define RX_GD_OCTETS_LOf 47722
#define RX_GD_PKTSf 47723
#define RX_HAS_BAD_LANEf 47724
#define RX_HB_STATUSf 47725
#define RX_HB_STATUS_CLRf 47726
#define RX_HB_STATUS_ENABLEf 47727
#define RX_HCFC_ENf 47728
#define RX_HCFC_MSG_OVERFLOWf 47729
#define RX_IGNORE_BRESPf 47730
#define RX_ILKN_0_BURST_ERR_CNTf 47731
#define RX_ILKN_0_BURST_ERR_CNT_OVFf 47732
#define RX_ILKN_0_CRC_24_ERR_CNTf 47733
#define RX_ILKN_0_CRC_24_ERR_CNT_OVFf 47734
#define RX_ILKN_0_MISALIGNED_CNTf 47735
#define RX_ILKN_0_MISALIGNED_CNT_OVFf 47736
#define RX_ILKN_0_MISS_EOP_ERR_CNTf 47737
#define RX_ILKN_0_MISS_EOP_ERR_CNT_OVFf 47738
#define RX_ILKN_0_MISS_SOP_ERR_CNTf 47739
#define RX_ILKN_0_MISS_SOP_ERR_CNT_OVFf 47740
#define RX_ILKN_0_RETRANS_CRC_24_ERR_CNTf 47741
#define RX_ILKN_0_RETRANS_CRC_24_ERR_CNT_OVFf 47742
#define RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNTf 47743
#define RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNT_OVFf 47744
#define RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNTf 47745
#define RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNT_OVFf 47746
#define RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNTf 47747
#define RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNT_OVFf 47748
#define RX_ILKN_0_RETRANS_RETRY_ERR_CNTf 47749
#define RX_ILKN_0_RETRANS_RETRY_ERR_CNT_OVFf 47750
#define RX_ILKN_0_RETRANS_WDOG_ERR_CNTf 47751
#define RX_ILKN_0_RETRANS_WDOG_ERR_CNT_OVFf 47752
#define RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNTf 47753
#define RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNT_OVFf 47754
#define RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNTf 47755
#define RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNT_OVFf 47756
#define RX_ILKN_0_SENT_RETRANS_REQ_CNTf 47757
#define RX_ILKN_0_SENT_RETRANS_REQ_CNT_OVFf 47758
#define RX_ILKN_1_BURST_ERR_CNTf 47759
#define RX_ILKN_1_BURST_ERR_CNT_OVFf 47760
#define RX_ILKN_1_CRC_24_ERR_CNTf 47761
#define RX_ILKN_1_CRC_24_ERR_CNT_OVFf 47762
#define RX_ILKN_1_MISALIGNED_CNTf 47763
#define RX_ILKN_1_MISALIGNED_CNT_OVFf 47764
#define RX_ILKN_1_MISS_EOP_ERR_CNTf 47765
#define RX_ILKN_1_MISS_EOP_ERR_CNT_OVFf 47766
#define RX_ILKN_1_MISS_SOP_ERR_CNTf 47767
#define RX_ILKN_1_MISS_SOP_ERR_CNT_OVFf 47768
#define RX_ILKN_1_RETRANS_CRC_24_ERR_CNTf 47769
#define RX_ILKN_1_RETRANS_CRC_24_ERR_CNT_OVFf 47770
#define RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNTf 47771
#define RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNT_OVFf 47772
#define RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNTf 47773
#define RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNT_OVFf 47774
#define RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNTf 47775
#define RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNT_OVFf 47776
#define RX_ILKN_1_RETRANS_RETRY_ERR_CNTf 47777
#define RX_ILKN_1_RETRANS_RETRY_ERR_CNT_OVFf 47778
#define RX_ILKN_1_RETRANS_WDOG_ERR_CNTf 47779
#define RX_ILKN_1_RETRANS_WDOG_ERR_CNT_OVFf 47780
#define RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNTf 47781
#define RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNT_OVFf 47782
#define RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNTf 47783
#define RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNT_OVFf 47784
#define RX_ILKN_1_SENT_RETRANS_REQ_CNTf 47785
#define RX_ILKN_1_SENT_RETRANS_REQ_CNT_OVFf 47786
#define RX_ILKN_CRC_32_ERR_CNTf 47787
#define RX_ILKN_CRC_32_ERR_CNT_OVFf 47788
#define RX_IPG_INVALf 47789
#define RX_JABf 47790
#define RX_LAST_LANEf 47791
#define RX_LBR_COUNTf 47792
#define RX_LINK_ACTIVEf 47793
#define RX_LINK_STATUS_CLP_0f 47794
#define RX_LINK_STATUS_CLP_1f 47795
#define RX_LINK_STATUS_XLP_0f 47796
#define RX_LLFC_ENf 47797
#define RX_LLFC_FC_OBJ_LOGICALf 47798
#define RX_LLFC_FC_OBJ_PHYSICALf 47799
#define RX_LLFC_MSG_OVERFLOWf 47800
#define RX_LLFC_MSG_TYPE_LOGICALf 47801
#define RX_LLFC_MSG_TYPE_PHYSICALf 47802
#define RX_LOST_OF_SYNCf 47803
#define RX_LOST_OF_SYNC_INT_MASKf 47804
#define RX_LOST_OF_SYNC_MASKf 47805
#define RX_LOS_EVENTf 47806
#define RX_LOW_LATENCY_ENf 47807
#define RX_MASK_ECC_1B_ERR_CTRL_MEMf 47808
#define RX_MASK_ECC_2B_ERR_CTRL_MEMf 47809
#define RX_MASK_PAR_ERR_DATA_MEMf 47810
#define RX_MAX_SIZEf 47811
#define RX_MEMACC_CMDQ_VALID_ENTRY_COUNTf 47812
#define RX_MEMRD_CMPLQ_VALID_ENTRY_COUNTf 47813
#define RX_MEOP_ERRf 47814
#define RX_MFRAMELEN_MINUS1f 47815
#define RX_MF_ERRf 47816
#define RX_MF_LEN_ERRf 47817
#define RX_MF_REPEAT_ERRf 47818
#define RX_MF_REPEAT_ERR0f 47819
#define RX_MF_REPEAT_ERR1f 47820
#define RX_MF_REPEAT_ERR10f 47821
#define RX_MF_REPEAT_ERR11f 47822
#define RX_MF_REPEAT_ERR2f 47823
#define RX_MF_REPEAT_ERR3f 47824
#define RX_MF_REPEAT_ERR4f 47825
#define RX_MF_REPEAT_ERR5f 47826
#define RX_MF_REPEAT_ERR6f 47827
#define RX_MF_REPEAT_ERR7f 47828
#define RX_MF_REPEAT_ERR8f 47829
#define RX_MF_REPEAT_ERR9f 47830
#define RX_MH_D0f 47831
#define RX_MH_D1f 47832
#define RX_MH_D2f 47833
#define RX_MH_D3f 47834
#define RX_MH_M0f 47835
#define RX_MH_M1f 47836
#define RX_MH_M2f 47837
#define RX_MH_M3f 47838
#define RX_MIB_COUNTER_MEM0_TMf 47839
#define RX_MIB_COUNTER_MEM1_TMf 47840
#define RX_MISALIGNEDf 47841
#define RX_MSG_OVERFLOWf 47842
#define RX_MSM_LBA_DEBUGf 47843
#define RX_MSOP_ERRf 47844
#define RX_MULTf 47845
#define RX_NUM_RUNTSf 47846
#define RX_NUM_RUNTS_OVFf 47847
#define RX_NUM_THROWN_EOPSf 47848
#define RX_NUM_THROWN_EOPS_75P_INTf 47849
#define RX_NUM_THROWN_EOPS_75P_INT_MASKf 47850
#define RX_NUM_THROWN_EOPS_INTf 47851
#define RX_NUM_THROWN_EOPS_INT_MASKf 47852
#define RX_NUM_THROWN_EOPS_OVFf 47853
#define RX_N_BADLANEf 47854
#define RX_N_BURSTMAXf 47855
#define RX_N_CBFCTHRESHOLDCLRf 47856
#define RX_N_CBFCTHRESHOLDSETf 47857
#define RX_N_DISCARDTOOSHORTERRPKTSf 47858
#define RX_N_ENABLEREQ3f 47859
#define RX_N_ENSUREDISCARDINDf 47860
#define RX_N_FULLPACKETMODEf 47861
#define RX_N_HASBADLANEf 47862
#define RX_N_HIGHREQTHRESHOLDf 47863
#define RX_N_HIGH_REQ_THRESHOLDf 47864
#define RX_N_LASTLANEf 47865
#define RX_N_LLFCTHRESHOLDCLRf 47866
#define RX_N_LLFCTHRESHOLDSETf 47867
#define RX_N_LLFC_THRESHOLD_CLRf 47868
#define RX_N_LLFC_THRESHOLD_SETf 47869
#define RX_N_LPIFCSTATUSf 47870
#define RX_N_LP_IFC_STATUS_LATCH_HIf 47871
#define RX_N_LP_IFC_STATUS_LATCH_LOWf 47872
#define RX_N_LP_IFC_STATUS_LATCH_RAWf 47873
#define RX_N_MFRAMELENMINUS1f 47874
#define RX_N_MLFMAXOCCUPANCYPORT0f 47875
#define RX_N_MLFMAXOCCUPANCYPORT1f 47876
#define RX_N_MLFMAXOCCUPANCYPORT2f 47877
#define RX_N_MLFMAXOCCUPANCYPORT3f 47878
#define RX_N_MLFOVERFLOWERRPORT0f 47879
#define RX_N_MLFOVERFLOWERRPORT1f 47880
#define RX_N_MLFOVERFLOWERRPORT2f 47881
#define RX_N_MLFOVERFLOWERRPORT3f 47882
#define RX_N_MLFSTATUSPORT0f 47883
#define RX_N_MLFSTATUSPORT1f 47884
#define RX_N_MLFSTATUSPORT2f 47885
#define RX_N_MLFSTATUSPORT3f 47886
#define RX_N_MLFWASEMPTYPORT0f 47887
#define RX_N_MLFWASEMPTYPORT1f 47888
#define RX_N_MLFWASEMPTYPORT2f 47889
#define RX_N_MLFWASEMPTYPORT3f 47890
#define RX_N_MLF_MAX_OCCUPANCY_PORT_0f 47891
#define RX_N_MLF_MAX_OCCUPANCY_PORT_1f 47892
#define RX_N_MLF_MAX_OCCUPANCY_PORT_2f 47893
#define RX_N_MLF_MAX_OCCUPANCY_PORT_3f 47894
#define RX_N_MLF_OVERFLOW_ERR_PORT_0f 47895
#define RX_N_MLF_OVERFLOW_ERR_PORT_1f 47896
#define RX_N_MLF_OVERFLOW_ERR_PORT_2f 47897
#define RX_N_MLF_OVERFLOW_ERR_PORT_3f 47898
#define RX_N_MLF_STATUS_PORT_0f 47899
#define RX_N_MLF_STATUS_PORT_1f 47900
#define RX_N_MLF_STATUS_PORT_2f 47901
#define RX_N_MLF_STATUS_PORT_3f 47902
#define RX_N_MLF_WAS_EMPTY_PORT_0f 47903
#define RX_N_MLF_WAS_EMPTY_PORT_1f 47904
#define RX_N_MLF_WAS_EMPTY_PORT_2f 47905
#define RX_N_MLF_WAS_EMPTY_PORT_3f 47906
#define RX_N_NUMLOGICALFIFOSMODEf 47907
#define RX_N_NUM_LOGICAL_FIFOS_MODEf 47908
#define RX_N_PFC_THRESHOLD_CLRf 47909
#define RX_N_PFC_THRESHOLD_SETf 47910
#define RX_N_PORTACTIVEf 47911
#define RX_N_PORT_ACTIVEf 47912
#define RX_N_STATALIGNEDf 47913
#define RX_N_STATALIGNEDERRf 47914
#define RX_N_STATALIGNEDRAWf 47915
#define RX_N_STATBURSTERRf 47916
#define RX_N_STATBURSTMAXERRf 47917
#define RX_N_STATCRC24ERRf 47918
#define RX_N_STATMISALIGNEDf 47919
#define RX_N_STATMISSEOPERRf 47920
#define RX_N_STATMISSSOPERRf 47921
#define RX_N_STATOVERFLOWERRf 47922
#define RX_N_STAT_ALIGNED_ERRf 47923
#define RX_N_STAT_ALIGNED_LATCH_HIf 47924
#define RX_N_STAT_ALIGNED_LATCH_LOWf 47925
#define RX_N_STAT_ALIGNED_RAWf 47926
#define RX_N_STAT_BURSTMAX_ERRf 47927
#define RX_N_STAT_BURST_ERRf 47928
#define RX_N_STAT_CRC_24_ERRf 47929
#define RX_N_STAT_MISALIGNEDf 47930
#define RX_N_STAT_MISS_EOP_ERRf 47931
#define RX_N_STAT_MISS_SOP_ERRf 47932
#define RX_N_STAT_OVERFLOW_ERRf 47933
#define RX_N_THRESHOLDAFTEROVERFLOWf 47934
#define RX_N_THRESHOLD_AFTER_OVERFLOWf 47935
#define RX_OAM_DROPf 47936
#define RX_OVERFLOW_ERRf 47937
#define RX_OVRf 47938
#define RX_PACKER_CUR_STf 47939
#define RX_PACKER_NXT_STf 47940
#define RX_PASS_CTRLf 47941
#define RX_PASS_PAUSEf 47942
#define RX_PASS_PFCf 47943
#define RX_PASS_PFC_FRMf 47944
#define RX_PAUf 47945
#define RX_PAUSf 47946
#define RX_PAUSE_BIT_POSf 47947
#define RX_PAUSE_CAPABILITYf 47948
#define RX_PAUSE_ENf 47949
#define RX_PAUSE_OVERRIDE_CONTROLf 47950
#define RX_PAUSE_STATUS_CHANGEf 47951
#define RX_PAUSE_STAT_MODf 47952
#define RX_PAXB_FREE_BUF_AVBLf 47953
#define RX_PAXB_FREE_CMPL_BUF_COUNTf 47954
#define RX_PFC_ENf 47955
#define RX_PKT_D0f 47956
#define RX_PKT_D1f 47957
#define RX_PKT_D2f 47958
#define RX_PKT_D3f 47959
#define RX_PKT_M0f 47960
#define RX_PKT_M1f 47961
#define RX_PKT_M2f 47962
#define RX_PKT_M3f 47963
#define RX_PKT_OVERFLOWf 47964
#define RX_PKT_SINGLE_SEGf 47965
#define RX_PKT_SIZEf 47966
#define RX_POLARITYf 47967
#define RX_PORTS_SRSTNf 47968
#define RX_PORT_OVF_PORTf 47969
#define RX_PORT_PAGE_CTRL_BUFFER_LOWER_16B_CORRECTED_ECC_ERRORf 47970
#define RX_PORT_PAGE_CTRL_BUFFER_LOWER_16B_CORRECTED_ECC_ERROR_DISINTf 47971
#define RX_PORT_PAGE_CTRL_BUFFER_LOWER_16B_UNCORRECTED_ECC_ERRORf 47972
#define RX_PORT_PAGE_CTRL_BUFFER_LOWER_16B_UNCORRECTED_ECC_ERROR_DISINTf 47973
#define RX_PORT_PAGE_CTRL_BUFFER_UPPER_16B_CORRECTED_ECC_ERRORf 47974
#define RX_PORT_PAGE_CTRL_BUFFER_UPPER_16B_CORRECTED_ECC_ERROR_DISINTf 47975
#define RX_PORT_PAGE_CTRL_BUFFER_UPPER_16B_UNCORRECTED_ECC_ERRORf 47976
#define RX_PORT_PAGE_CTRL_BUFFER_UPPER_16B_UNCORRECTED_ECC_ERROR_DISINTf 47977
#define RX_PORT_PAGE_DATA_BUFFER_LOWER_16B_CORRECTED_ECC_ERRORf 47978
#define RX_PORT_PAGE_DATA_BUFFER_LOWER_16B_CORRECTED_ECC_ERROR_DISINTf 47979
#define RX_PORT_PAGE_DATA_BUFFER_LOWER_16B_UNCORRECTED_ECC_ERRORf 47980
#define RX_PORT_PAGE_DATA_BUFFER_LOWER_16B_UNCORRECTED_ECC_ERROR_DISINTf 47981
#define RX_PORT_PAGE_DATA_BUFFER_UPPER_16B_CORRECTED_ECC_ERRORf 47982
#define RX_PORT_PAGE_DATA_BUFFER_UPPER_16B_CORRECTED_ECC_ERROR_DISINTf 47983
#define RX_PORT_PAGE_DATA_BUFFER_UPPER_16B_UNCORRECTED_ECC_ERRORf 47984
#define RX_PORT_PAGE_DATA_BUFFER_UPPER_16B_UNCORRECTED_ECC_ERROR_DISINTf 47985
#define RX_PROT_GROUPf 47986
#define RX_PROT_GROUP_TABLE_1_DMA_PAR_ERRf 47987
#define RX_PROT_GROUP_TABLE_DMA_PAR_ERRf 47988
#define RX_PWRDWNf 47989
#define RX_REQ_HI_ENf 47990
#define RX_REQ_LOW_ENf 47991
#define RX_RESET_Nf 47992
#define RX_RSP_FIFO_INTRf 47993
#define RX_SAf 47994
#define RX_SAMP_ERRf 47995
#define RX_SEQ_DONEf 47996
#define RX_STATUSf 47997
#define RX_STAT_BAD_PKT_ILERR_COUNTf 47998
#define RX_STAT_BYTE_COUNTf 47999
#define RX_STAT_EQMTU_PKT_COUNTf 48000
#define RX_STAT_GTMTU_PKT_COUNTf 48001
#define RX_STAT_IEEE_CRCERR_PKT_COUNTf 48002
#define RX_STAT_PKT_COUNTf 48003
#define RX_SYMf 48004
#define RX_SYNCEDf 48005
#define RX_SYNCED_ERRf 48006
#define RX_SYNC_DETECT_LENGTHf 48007
#define RX_SYNC_STATUSf 48008
#define RX_TEST_CNTf 48009
#define RX_TICKf 48010
#define RX_TS_DELAY_REQ_DROPf 48011
#define RX_TS_DELAY_REQ_TO_CPUf 48012
#define RX_TS_DELAY_RESP_DROPf 48013
#define RX_TS_DELAY_RESP_TO_CPUf 48014
#define RX_TS_FOLLOW_UP_DROPf 48015
#define RX_TS_FOLLOW_UP_TO_CPUf 48016
#define RX_TS_MSG_TYPE_11_DROPf 48017
#define RX_TS_MSG_TYPE_11_TO_CPUf 48018
#define RX_TS_MSG_TYPE_12_DROPf 48019
#define RX_TS_MSG_TYPE_12_TO_CPUf 48020
#define RX_TS_MSG_TYPE_13_DROPf 48021
#define RX_TS_MSG_TYPE_13_TO_CPUf 48022
#define RX_TS_MSG_TYPE_14_DROPf 48023
#define RX_TS_MSG_TYPE_14_TO_CPUf 48024
#define RX_TS_MSG_TYPE_15_DROPf 48025
#define RX_TS_MSG_TYPE_15_TO_CPUf 48026
#define RX_TS_MSG_TYPE_4_DROPf 48027
#define RX_TS_MSG_TYPE_4_TO_CPUf 48028
#define RX_TS_MSG_TYPE_5_DROPf 48029
#define RX_TS_MSG_TYPE_5_TO_CPUf 48030
#define RX_TS_MSG_TYPE_6_DROPf 48031
#define RX_TS_MSG_TYPE_6_TO_CPUf 48032
#define RX_TS_MSG_TYPE_7_DROPf 48033
#define RX_TS_MSG_TYPE_7_TO_CPUf 48034
#define RX_TS_PDELAY_REQ_DROPf 48035
#define RX_TS_PDELAY_REQ_TO_CPUf 48036
#define RX_TS_PDELAY_RESP_DROPf 48037
#define RX_TS_PDELAY_RESP_FOLLOW_UP_DROPf 48038
#define RX_TS_PDELAY_RESP_FOLLOW_UP_TO_CPUf 48039
#define RX_TS_PDELAY_RESP_TO_CPUf 48040
#define RX_TS_SYNC_DROPf 48041
#define RX_TS_SYNC_TO_CPUf 48042
#define RX_UNDf 48043
#define RX_VEC0f 48044
#define RX_VEC1f 48045
#define RX_VEC2f 48046
#define RX_VEC3f 48047
#define RX_WORD_SYNCf 48048
#define RX_XING_MEM0_TMf 48049
#define RX_XING_MEM1_TMf 48050
#define RX_XING_MEM2_TMf 48051
#define RX_XOFF_LHf 48052
#define RZf 48053
#define R_ACTIONSf 48054
#define R_CHANGE_COS_OR_INT_PRIf 48055
#define R_CHANGE_DOT1Pf 48056
#define R_CHANGE_DSCPf 48057
#define R_CHANGE_ECNf 48058
#define R_CHANGE_INNER_CFIf 48059
#define R_CHANGE_OUTER_CFIf 48060
#define R_CHANGE_PKT_PRIf 48061
#define R_CHANGE_REDIR_INT_PRIf 48062
#define R_COPY_TO_CPUf 48063
#define R_COS_INT_PRIf 48064
#define R_COUNTER_OFFSETf 48065
#define R_DROPf 48066
#define R_DROP_PRECEDENCEf 48067
#define R_EXTEND_RANDOM_NUMBER_GENERATORf 48068
#define R_NEW_DOT1Pf 48069
#define R_NEW_DSCPf 48070
#define R_NEW_ECNf 48071
#define R_NEW_INNER_CFIf 48072
#define R_NEW_INNER_PRIf 48073
#define R_NEW_OUTER_CFIf 48074
#define R_NEW_PKT_PRIf 48075
#define R_NEW_REDIR_INT_PRIf 48076
#define R_REDIR_DROP_PRECEDENCEf 48077
#define R_REPLACE_INNER_PRIf 48078
#define R_RNG_GATEf 48079
#define Sf 48080
#define S0f 48081
#define S0_BUFFER_REG_VALIDf 48082
#define S0_CNTf 48083
#define S0_ERRORf 48084
#define S0_MAXf 48085
#define S0_MAX_LAST_REFRESH_ADDRf 48086
#define S0_MAX_REFRESH_ENABLEf 48087
#define S0_MAX_REFRESH_INTERVALf 48088
#define S0_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 48089
#define S0_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 48090
#define S1f 48091
#define S10_STATUSf 48092
#define S12_STATUSf 48093
#define S1_CNTf 48094
#define S1_CREDIT_READ_DATAf 48095
#define S1_CREDIT_READ_IDf 48096
#define S1_ERRORf 48097
#define S1_MAPPING_DST_000f 48098
#define S1_MAPPING_DST_001f 48099
#define S1_MAPPING_DST_002f 48100
#define S1_MAPPING_DST_003f 48101
#define S1_MAPPING_DST_004f 48102
#define S1_MAPPING_DST_005f 48103
#define S1_MAPPING_DST_006f 48104
#define S1_MAPPING_DST_007f 48105
#define S1_MAPPING_DST_008f 48106
#define S1_MAPPING_DST_009f 48107
#define S1_MAPPING_DST_010f 48108
#define S1_MAPPING_DST_011f 48109
#define S1_MAPPING_DST_012f 48110
#define S1_MAPPING_DST_013f 48111
#define S1_MAPPING_DST_014f 48112
#define S1_MAPPING_DST_015f 48113
#define S1_MAPPING_DST_016f 48114
#define S1_MAPPING_DST_017f 48115
#define S1_MAPPING_DST_018f 48116
#define S1_MAPPING_DST_019f 48117
#define S1_MAPPING_DST_020f 48118
#define S1_MAPPING_DST_021f 48119
#define S1_MAPPING_DST_022f 48120
#define S1_MAPPING_DST_023f 48121
#define S1_MAPPING_DST_024f 48122
#define S1_MAPPING_DST_025f 48123
#define S1_MAPPING_DST_026f 48124
#define S1_MAPPING_DST_027f 48125
#define S1_MAPPING_DST_028f 48126
#define S1_MAPPING_DST_029f 48127
#define S1_MAPPING_DST_030f 48128
#define S1_MAPPING_DST_031f 48129
#define S1_MAPPING_DST_032f 48130
#define S1_MAPPING_DST_033f 48131
#define S1_MAPPING_DST_034f 48132
#define S1_MAPPING_DST_035f 48133
#define S1_MAPPING_DST_036f 48134
#define S1_MAPPING_DST_037f 48135
#define S1_MAPPING_DST_038f 48136
#define S1_MAPPING_DST_039f 48137
#define S1_MAPPING_DST_040f 48138
#define S1_MAPPING_DST_041f 48139
#define S1_MAPPING_DST_042f 48140
#define S1_MAPPING_DST_043f 48141
#define S1_MAPPING_DST_044f 48142
#define S1_MAPPING_DST_045f 48143
#define S1_MAPPING_DST_046f 48144
#define S1_MAPPING_DST_047f 48145
#define S1_MAPPING_DST_048f 48146
#define S1_MAPPING_DST_049f 48147
#define S1_MAPPING_DST_050f 48148
#define S1_MAPPING_DST_051f 48149
#define S1_MAPPING_DST_052f 48150
#define S1_MAPPING_DST_053f 48151
#define S1_MAPPING_DST_054f 48152
#define S1_MAPPING_DST_055f 48153
#define S1_MAPPING_DST_056f 48154
#define S1_MAPPING_DST_057f 48155
#define S1_MAPPING_DST_058f 48156
#define S1_MAPPING_DST_059f 48157
#define S1_MAPPING_DST_060f 48158
#define S1_MAPPING_DST_061f 48159
#define S1_MAPPING_DST_062f 48160
#define S1_MAPPING_DST_063f 48161
#define S1_MAPPING_DST_064f 48162
#define S1_MAPPING_DST_065f 48163
#define S1_MAPPING_DST_066f 48164
#define S1_MAPPING_DST_067f 48165
#define S1_MAPPING_DST_068f 48166
#define S1_MAPPING_DST_069f 48167
#define S1_MAPPING_DST_070f 48168
#define S1_MAPPING_DST_071f 48169
#define S1_MAPPING_DST_072f 48170
#define S1_MAPPING_DST_073f 48171
#define S1_MAPPING_DST_074f 48172
#define S1_MAPPING_DST_075f 48173
#define S1_MAPPING_DST_076f 48174
#define S1_MAPPING_DST_077f 48175
#define S1_MAPPING_DST_078f 48176
#define S1_MAPPING_DST_079f 48177
#define S1_MAPPING_DST_080f 48178
#define S1_MAPPING_DST_081f 48179
#define S1_MAPPING_DST_082f 48180
#define S1_MAPPING_DST_083f 48181
#define S1_MAPPING_DST_084f 48182
#define S1_MAPPING_DST_085f 48183
#define S1_MAPPING_DST_086f 48184
#define S1_MAPPING_DST_087f 48185
#define S1_MAPPING_DST_088f 48186
#define S1_MAPPING_DST_089f 48187
#define S1_MAPPING_DST_090f 48188
#define S1_MAPPING_DST_091f 48189
#define S1_MAPPING_DST_092f 48190
#define S1_MAPPING_DST_093f 48191
#define S1_MAPPING_DST_094f 48192
#define S1_MAPPING_DST_095f 48193
#define S1_MAPPING_DST_096f 48194
#define S1_MAPPING_DST_097f 48195
#define S1_MAPPING_DST_098f 48196
#define S1_MAPPING_DST_099f 48197
#define S1_MAPPING_DST_100f 48198
#define S1_MAPPING_DST_101f 48199
#define S1_MAPPING_DST_102f 48200
#define S1_MAPPING_DST_103f 48201
#define S1_MAPPING_DST_104f 48202
#define S1_MAPPING_DST_105f 48203
#define S1_MAPPING_DST_106f 48204
#define S1_MAPPING_DST_107f 48205
#define S1_MAPPING_DST_108f 48206
#define S1_MAPPING_DST_109f 48207
#define S1_MAPPING_DST_110f 48208
#define S1_MAPPING_DST_111f 48209
#define S1_MAPPING_DST_112f 48210
#define S1_MAPPING_DST_113f 48211
#define S1_MAPPING_DST_114f 48212
#define S1_MAPPING_DST_115f 48213
#define S1_MAPPING_DST_116f 48214
#define S1_MAPPING_DST_117f 48215
#define S1_MAPPING_DST_118f 48216
#define S1_MAPPING_DST_119f 48217
#define S1_MAPPING_DST_120f 48218
#define S1_MAPPING_DST_121f 48219
#define S1_MAPPING_DST_122f 48220
#define S1_MAPPING_DST_123f 48221
#define S1_MAPPING_DST_124f 48222
#define S1_MAPPING_DST_125f 48223
#define S1_MAPPING_DST_126f 48224
#define S1_MAPPING_DST_127f 48225
#define S1_MAPPING_DST_128f 48226
#define S1_MAPPING_DST_129f 48227
#define S1_MAPPING_DST_130f 48228
#define S1_MAPPING_DST_131f 48229
#define S1_MAPPING_DST_132f 48230
#define S1_MAPPING_DST_133f 48231
#define S1_MAPPING_DST_134f 48232
#define S1_MAPPING_DST_135f 48233
#define S1_MAPPING_DST_136f 48234
#define S1_MAPPING_DST_137f 48235
#define S1_MAPPING_DST_138f 48236
#define S1_MAPPING_DST_139f 48237
#define S1_MAPPING_DST_140f 48238
#define S1_MAPPING_DST_141f 48239
#define S1_MAPPING_DST_142f 48240
#define S1_MAPPING_DST_143f 48241
#define S1_MAPPING_DST_144f 48242
#define S1_MAPPING_DST_145f 48243
#define S1_MAPPING_DST_146f 48244
#define S1_MAPPING_DST_147f 48245
#define S1_MAPPING_DST_148f 48246
#define S1_MAPPING_DST_149f 48247
#define S1_MAPPING_DST_150f 48248
#define S1_MAPPING_DST_151f 48249
#define S1_MAPPING_DST_152f 48250
#define S1_MAPPING_DST_153f 48251
#define S1_MAPPING_DST_154f 48252
#define S1_MAPPING_DST_155f 48253
#define S1_MAPPING_DST_156f 48254
#define S1_MAPPING_DST_157f 48255
#define S1_MAPPING_DST_158f 48256
#define S1_MAPPING_DST_159f 48257
#define S1_MAPPING_DST_160f 48258
#define S1_MAPPING_DST_161f 48259
#define S1_MAPPING_DST_162f 48260
#define S1_MAPPING_DST_163f 48261
#define S1_MAPPING_DST_164f 48262
#define S1_MAPPING_DST_165f 48263
#define S1_MAPPING_DST_166f 48264
#define S1_MAPPING_DST_167f 48265
#define S1_MAPPING_DST_168f 48266
#define S1_MAPPING_DST_169f 48267
#define S1_MAPPING_DST_170f 48268
#define S1_MAPPING_DST_171f 48269
#define S1_MAPPING_DST_172f 48270
#define S1_MAPPING_DST_173f 48271
#define S1_MAPPING_DST_174f 48272
#define S1_MAPPING_DST_175f 48273
#define S1_MAPPING_DST_176f 48274
#define S1_MAPPING_DST_177f 48275
#define S1_MAPPING_DST_178f 48276
#define S1_MAPPING_DST_179f 48277
#define S1_MAPPING_DST_180f 48278
#define S1_MAPPING_DST_181f 48279
#define S1_MAPPING_DST_182f 48280
#define S1_MAPPING_DST_183f 48281
#define S1_MAPPING_DST_184f 48282
#define S1_MAPPING_DST_185f 48283
#define S1_MAPPING_DST_186f 48284
#define S1_MAPPING_DST_187f 48285
#define S1_MAPPING_DST_188f 48286
#define S1_MAPPING_DST_189f 48287
#define S1_MAPPING_DST_190f 48288
#define S1_MAPPING_DST_191f 48289
#define S1_MAPPING_DST_192f 48290
#define S1_MAPPING_DST_193f 48291
#define S1_MAPPING_DST_194f 48292
#define S1_MAPPING_DST_195f 48293
#define S1_MAPPING_DST_196f 48294
#define S1_MAPPING_DST_197f 48295
#define S1_MAPPING_DST_198f 48296
#define S1_MAPPING_DST_199f 48297
#define S1_MAPPING_DST_200f 48298
#define S1_MAPPING_DST_201f 48299
#define S1_MAPPING_DST_202f 48300
#define S1_MAPPING_DST_203f 48301
#define S1_MAPPING_DST_204f 48302
#define S1_MAPPING_DST_205f 48303
#define S1_MAPPING_DST_206f 48304
#define S1_MAPPING_DST_207f 48305
#define S1_MAPPING_DST_208f 48306
#define S1_MAPPING_DST_209f 48307
#define S1_MAPPING_DST_210f 48308
#define S1_MAPPING_DST_211f 48309
#define S1_MAPPING_DST_212f 48310
#define S1_MAPPING_DST_213f 48311
#define S1_MAPPING_DST_214f 48312
#define S1_MAPPING_DST_215f 48313
#define S1_MAPPING_DST_216f 48314
#define S1_MAPPING_DST_217f 48315
#define S1_MAPPING_DST_218f 48316
#define S1_MAPPING_DST_219f 48317
#define S1_MAPPING_DST_220f 48318
#define S1_MAPPING_DST_221f 48319
#define S1_MAPPING_DST_222f 48320
#define S1_MAPPING_DST_223f 48321
#define S1_MAPPING_DST_224f 48322
#define S1_MAPPING_DST_225f 48323
#define S1_MAPPING_DST_226f 48324
#define S1_MAPPING_DST_227f 48325
#define S1_MAPPING_DST_228f 48326
#define S1_MAPPING_DST_229f 48327
#define S1_MAPPING_DST_230f 48328
#define S1_MAPPING_DST_231f 48329
#define S1_MAPPING_DST_232f 48330
#define S1_MAPPING_DST_233f 48331
#define S1_MAPPING_DST_234f 48332
#define S1_MAPPING_DST_235f 48333
#define S1_MAPPING_DST_236f 48334
#define S1_MAPPING_DST_237f 48335
#define S1_MAPPING_DST_238f 48336
#define S1_MAPPING_DST_239f 48337
#define S1_MAPPING_DST_240f 48338
#define S1_MAPPING_DST_241f 48339
#define S1_MAPPING_DST_242f 48340
#define S1_MAPPING_DST_243f 48341
#define S1_MAPPING_DST_244f 48342
#define S1_MAPPING_DST_245f 48343
#define S1_MAPPING_DST_246f 48344
#define S1_MAPPING_DST_247f 48345
#define S1_MAPPING_DST_248f 48346
#define S1_MAPPING_DST_249f 48347
#define S1_MAPPING_DST_250f 48348
#define S1_MAPPING_DST_251f 48349
#define S1_MAPPING_DST_252f 48350
#define S1_MAPPING_DST_253f 48351
#define S1_MAPPING_DST_254f 48352
#define S1_MAPPING_DST_255f 48353
#define S1_MAXf 48354
#define S1_MAX_LAST_REFRESH_ADDRf 48355
#define S1_MAX_REFRESH_ENABLEf 48356
#define S1_MAX_REFRESH_INTERVALf 48357
#define S1_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 48358
#define S1_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 48359
#define S1_PAGE_REQ_FULL_ERRORf 48360
#define S1_PAGE_REQ_FULL_ERROR_DISINTf 48361
#define S1_VLDf 48362
#define S2f 48363
#define S2N_NODEf 48364
#define S2Q_BASE_QUEUEf 48365
#define S2_STATUSf 48366
#define S3f 48367
#define S3MII_LOOPBACK_CTRLf 48368
#define S3MII_REMOTE_0_RST_Lf 48369
#define S3MII_REMOTE_1_RST_Lf 48370
#define S3MII_REMOTE_2_RST_Lf 48371
#define S3MII_REMOTE_LOOPBACK_CTRLf 48372
#define S3_CNTf 48373
#define S3_ENf 48374
#define S3_GROUP_NO_I0f 48375
#define S3_GROUP_NO_I1f 48376
#define S3_GROUP_NO_I2f 48377
#define S3_GROUP_NO_I3f 48378
#define S3_GROUP_NO_I4f 48379
#define S3_GROUP_NO_I5f 48380
#define S3_GROUP_NO_I6f 48381
#define S3_GROUP_NO_I7f 48382
#define S3_GROUP_NO_I8f 48383
#define S3_STATUSf 48384
#define S4f 48385
#define S4_CNTf 48386
#define S5f 48387
#define S5_STATUSf 48388
#define S6f 48389
#define S6_STATUSf 48390
#define S7f 48391
#define S8f 48392
#define S8_STATUSf 48393
#define SAf 48394
#define SA0_INTf 48395
#define SA0_INT_MASKf 48396
#define SA10_INTf 48397
#define SA10_INT_MASKf 48398
#define SA11_INTf 48399
#define SA11_INT_MASKf 48400
#define SA12_INTf 48401
#define SA12_INT_MASKf 48402
#define SA13_INTf 48403
#define SA13_INT_MASKf 48404
#define SA14_INTf 48405
#define SA14_INT_MASKf 48406
#define SA15_INTf 48407
#define SA15_INT_MASKf 48408
#define SA16_INTf 48409
#define SA16_INT_MASKf 48410
#define SA17_INTf 48411
#define SA17_INT_MASKf 48412
#define SA18_INTf 48413
#define SA18_INT_MASKf 48414
#define SA19_INTf 48415
#define SA19_INT_MASKf 48416
#define SA1_CORRECTED_ERRf 48417
#define SA1_CORRECTED_ERR_DISINTf 48418
#define SA1_EN_ECCf 48419
#define SA1_FORCE_UNCORRECTABLE_ERRf 48420
#define SA1_INTf 48421
#define SA1_INT_MASKf 48422
#define SA1_UNCORRECTED_ERRf 48423
#define SA1_UNCORRECTED_ERR_DISINTf 48424
#define SA20_INTf 48425
#define SA20_INT_MASKf 48426
#define SA21_INTf 48427
#define SA21_INT_MASKf 48428
#define SA22_INTf 48429
#define SA22_INT_MASKf 48430
#define SA23_INTf 48431
#define SA23_INT_MASKf 48432
#define SA24_INTf 48433
#define SA24_INT_MASKf 48434
#define SA25_INTf 48435
#define SA25_INT_MASKf 48436
#define SA26_INTf 48437
#define SA26_INT_MASKf 48438
#define SA27_INTf 48439
#define SA27_INT_MASKf 48440
#define SA28_INTf 48441
#define SA28_INT_MASKf 48442
#define SA29_INTf 48443
#define SA29_INT_MASKf 48444
#define SA2_CORRECTED_ERRf 48445
#define SA2_CORRECTED_ERR_DISINTf 48446
#define SA2_EN_ECCf 48447
#define SA2_FORCE_UNCORRECTABLE_ERRf 48448
#define SA2_INTf 48449
#define SA2_INT_MASKf 48450
#define SA2_UNCORRECTED_ERRf 48451
#define SA2_UNCORRECTED_ERR_DISINTf 48452
#define SA30_INTf 48453
#define SA30_INT_MASKf 48454
#define SA31_INTf 48455
#define SA31_INT_MASKf 48456
#define SA3_INTf 48457
#define SA3_INT_MASKf 48458
#define SA4_INTf 48459
#define SA4_INT_MASKf 48460
#define SA5_INTf 48461
#define SA5_INT_MASKf 48462
#define SA6_INTf 48463
#define SA6_INT_MASKf 48464
#define SA7_INTf 48465
#define SA7_INT_MASKf 48466
#define SA8_INTf 48467
#define SA8_INT_MASKf 48468
#define SA9_INTf 48469
#define SA9_INT_MASKf 48470
#define SABASEDVIDPREFIXf 48471
#define SADBPYf 48472
#define SADB_CORRECTED_ERRORf 48473
#define SADB_CORRECTED_ERROR_MASKf 48474
#define SADB_ENABLE_ECCf 48475
#define SADB_FORCE_UNCORRECTABLE_ERRORf 48476
#define SADB_UNCORRECTED_ERRORf 48477
#define SADB_UNCORRECTED_ERROR_MASKf 48478
#define SADROPf 48479
#define SAFC_FC_31_0f 48480
#define SAFC_FC_49_32f 48481
#define SAFC_RX_ENf 48482
#define SAKf 48483
#define SAKEY_CORRECTED_ERRORf 48484
#define SAKEY_CORRECTED_ERROR_MASKf 48485
#define SAKEY_ENABLE_ECCf 48486
#define SAKEY_FORCE_UNCORRECTABLE_ERRORf 48487
#define SAKEY_UNCORRECTED_ERRORf 48488
#define SAKEY_UNCORRECTED_ERROR_MASKf 48489
#define SALOOKUPENABLEf 48490
#define SAMf 48491
#define SAME_INTERFACE_FILTERf 48492
#define SAME_SPACINGf 48493
#define SAMPLE_DONEf 48494
#define SAMPLE_ENf 48495
#define SAMPLE_MEANINGf 48496
#define SAMPLING_LIMITf 48497
#define SAMPLING_LIMIT_PROFILEf 48498
#define SAMPLING_PERIODf 48499
#define SAMPLING_PROBABILITYf 48500
#define SAMSBf 48501
#define SAND_COS_ENABLEf 48502
#define SATA_M0_READ_QOSf 48503
#define SATA_M0_WRITE_QOSf 48504
#define SATISFIEDf 48505
#define SATISFIED_MISMATCHf 48506
#define SATISFIED_MISMATCH_DISINTf 48507
#define SATISFIED_OVERRUNf 48508
#define SATISFIED_OVERRUN_DISINTf 48509
#define SATISFIED_UNDERRUNf 48510
#define SATISFIED_UNDERRUN_DISINTf 48511
#define SATTf 48512
#define SAT_ENf 48513
#define SAT_STOPPEDf 48514
#define SA_BASED_VID_PREFIXf 48515
#define SA_DA_ERRORf 48516
#define SA_DA_ERROR_MASKf 48517
#define SA_DROPf 48518
#define SA_DROP_OR_P2P_SERVICEf 48519
#define SA_HIf 48520
#define SA_LKP_PROCESS_ENABLEf 48521
#define SA_LKP_RESULT_SELECTf 48522
#define SA_LOf 48523
#define SA_LOOKUP_ENABLEf 48524
#define SA_LOOKUP_RESULT_MAPPING_0f 48525
#define SA_LOOKUP_RESULT_MAPPING_1f 48526
#define SA_LOOKUP_RESULT_MAPPING_2f 48527
#define SA_LOOKUP_RESULT_MAPPING_3f 48528
#define SA_LOOKUP_RESULT_MAPPING_4f 48529
#define SA_LOOKUP_RESULT_MAPPING_5f 48530
#define SA_LOOKUP_RESULT_MAPPING_6f 48531
#define SA_LOOKUP_RESULT_MAPPING_7f 48532
#define SA_LOOKUP_RESULT_MAPPING_ENABLEf 48533
#define SA_LOOKUP_TYPEf 48534
#define SA_START_TIMERf 48535
#define SA_STOP_TIMERf 48536
#define SA_UPDATE_ENABLEf 48537
#define SBf 48538
#define SBADDRHIf 48539
#define SBCRf 48540
#define SBEf 48541
#define SBE_EVf 48542
#define SBE_ODf 48543
#define SBLK_CLK_GATING_DISABLEf 48544
#define SBUDMA_CH0_RDBUFFf 48545
#define SBUDMA_CH0_RDBUFF_TMf 48546
#define SBUDMA_CH0_WRBUFFf 48547
#define SBUDMA_CH1_RDBUFFf 48548
#define SBUDMA_CH1_WRBUFFf 48549
#define SBUDMA_CH2_RDBUFFf 48550
#define SBUDMA_CH2_WRBUFFf 48551
#define SBUSACK_ERRORf 48552
#define SBUSACK_NACKf 48553
#define SBUSACK_TIMEOUTf 48554
#define SBUSACK_WRONG_BEATCOUNTf 48555
#define SBUSACK_WRONG_OPCODEf 48556
#define SBUSDMA_ACTIVEf 48557
#define SBUSDMA_CH0_2BIT_ECCERRf 48558
#define SBUSDMA_CH0_DONEf 48559
#define SBUSDMA_CH1_2BIT_ECCERRf 48560
#define SBUSDMA_CH1_DONEf 48561
#define SBUSDMA_CH2_2BIT_ECCERRf 48562
#define SBUSDMA_CH2_DONEf 48563
#define SBUSDMA_ECCERRf 48564
#define SBUS_ACCTYPEf 48565
#define SBUS_ADDRf 48566
#define SBUS_ADDRESSf 48567
#define SBUS_ADDR_INCREMENT_STEPf 48568
#define SBUS_ARB_BLOCK_CNTf 48569
#define SBUS_BLKNUM_0f 48570
#define SBUS_BLKNUM_1f 48571
#define SBUS_BLKNUM_10f 48572
#define SBUS_BLKNUM_11f 48573
#define SBUS_BLKNUM_12f 48574
#define SBUS_BLKNUM_13f 48575
#define SBUS_BLKNUM_14f 48576
#define SBUS_BLKNUM_15f 48577
#define SBUS_BLKNUM_16f 48578
#define SBUS_BLKNUM_17f 48579
#define SBUS_BLKNUM_18f 48580
#define SBUS_BLKNUM_19f 48581
#define SBUS_BLKNUM_2f 48582
#define SBUS_BLKNUM_20f 48583
#define SBUS_BLKNUM_21f 48584
#define SBUS_BLKNUM_22f 48585
#define SBUS_BLKNUM_23f 48586
#define SBUS_BLKNUM_24f 48587
#define SBUS_BLKNUM_25f 48588
#define SBUS_BLKNUM_26f 48589
#define SBUS_BLKNUM_27f 48590
#define SBUS_BLKNUM_28f 48591
#define SBUS_BLKNUM_29f 48592
#define SBUS_BLKNUM_3f 48593
#define SBUS_BLKNUM_30f 48594
#define SBUS_BLKNUM_31f 48595
#define SBUS_BLKNUM_32f 48596
#define SBUS_BLKNUM_33f 48597
#define SBUS_BLKNUM_34f 48598
#define SBUS_BLKNUM_35f 48599
#define SBUS_BLKNUM_36f 48600
#define SBUS_BLKNUM_37f 48601
#define SBUS_BLKNUM_38f 48602
#define SBUS_BLKNUM_39f 48603
#define SBUS_BLKNUM_4f 48604
#define SBUS_BLKNUM_40f 48605
#define SBUS_BLKNUM_41f 48606
#define SBUS_BLKNUM_42f 48607
#define SBUS_BLKNUM_43f 48608
#define SBUS_BLKNUM_44f 48609
#define SBUS_BLKNUM_45f 48610
#define SBUS_BLKNUM_46f 48611
#define SBUS_BLKNUM_47f 48612
#define SBUS_BLKNUM_48f 48613
#define SBUS_BLKNUM_49f 48614
#define SBUS_BLKNUM_5f 48615
#define SBUS_BLKNUM_50f 48616
#define SBUS_BLKNUM_51f 48617
#define SBUS_BLKNUM_52f 48618
#define SBUS_BLKNUM_53f 48619
#define SBUS_BLKNUM_54f 48620
#define SBUS_BLKNUM_55f 48621
#define SBUS_BLKNUM_56f 48622
#define SBUS_BLKNUM_57f 48623
#define SBUS_BLKNUM_58f 48624
#define SBUS_BLKNUM_59f 48625
#define SBUS_BLKNUM_6f 48626
#define SBUS_BLKNUM_60f 48627
#define SBUS_BLKNUM_61f 48628
#define SBUS_BLKNUM_62f 48629
#define SBUS_BLKNUM_63f 48630
#define SBUS_BLKNUM_64f 48631
#define SBUS_BLKNUM_65f 48632
#define SBUS_BLKNUM_66f 48633
#define SBUS_BLKNUM_67f 48634
#define SBUS_BLKNUM_68f 48635
#define SBUS_BLKNUM_69f 48636
#define SBUS_BLKNUM_7f 48637
#define SBUS_BLKNUM_70f 48638
#define SBUS_BLKNUM_71f 48639
#define SBUS_BLKNUM_72f 48640
#define SBUS_BLKNUM_73f 48641
#define SBUS_BLKNUM_74f 48642
#define SBUS_BLKNUM_75f 48643
#define SBUS_BLKNUM_76f 48644
#define SBUS_BLKNUM_77f 48645
#define SBUS_BLKNUM_78f 48646
#define SBUS_BLKNUM_79f 48647
#define SBUS_BLKNUM_8f 48648
#define SBUS_BLKNUM_80f 48649
#define SBUS_BLKNUM_81f 48650
#define SBUS_BLKNUM_82f 48651
#define SBUS_BLKNUM_83f 48652
#define SBUS_BLKNUM_84f 48653
#define SBUS_BLKNUM_85f 48654
#define SBUS_BLKNUM_86f 48655
#define SBUS_BLKNUM_87f 48656
#define SBUS_BLKNUM_88f 48657
#define SBUS_BLKNUM_89f 48658
#define SBUS_BLKNUM_9f 48659
#define SBUS_BLKNUM_90f 48660
#define SBUS_BLKNUM_91f 48661
#define SBUS_BLKNUM_92f 48662
#define SBUS_BLKNUM_93f 48663
#define SBUS_BLKNUM_94f 48664
#define SBUS_BLKNUM_95f 48665
#define SBUS_BLOCKIDf 48666
#define SBUS_BLOCK_INTERRUPTf 48667
#define SBUS_BLOCK_INTERRUPT_MASKf 48668
#define SBUS_BROADCAST_IDf 48669
#define SBUS_CDC_TM_CONTROL1f 48670
#define SBUS_CDC_TM_CONTROL2f 48671
#define SBUS_CMD_ERRf 48672
#define SBUS_CMD_SECf 48673
#define SBUS_DMAf 48674
#define SBUS_LAST_IN_CHAINf 48675
#define SBUS_ON_ESM_ELIGIBLEf 48676
#define SBUS_OPCf 48677
#define SBUS_PORTNUM_0f 48678
#define SBUS_PORTNUM_1f 48679
#define SBUS_PORTNUM_10f 48680
#define SBUS_PORTNUM_11f 48681
#define SBUS_PORTNUM_12f 48682
#define SBUS_PORTNUM_13f 48683
#define SBUS_PORTNUM_14f 48684
#define SBUS_PORTNUM_15f 48685
#define SBUS_PORTNUM_16f 48686
#define SBUS_PORTNUM_17f 48687
#define SBUS_PORTNUM_18f 48688
#define SBUS_PORTNUM_19f 48689
#define SBUS_PORTNUM_2f 48690
#define SBUS_PORTNUM_20f 48691
#define SBUS_PORTNUM_21f 48692
#define SBUS_PORTNUM_22f 48693
#define SBUS_PORTNUM_23f 48694
#define SBUS_PORTNUM_24f 48695
#define SBUS_PORTNUM_25f 48696
#define SBUS_PORTNUM_26f 48697
#define SBUS_PORTNUM_27f 48698
#define SBUS_PORTNUM_28f 48699
#define SBUS_PORTNUM_29f 48700
#define SBUS_PORTNUM_3f 48701
#define SBUS_PORTNUM_30f 48702
#define SBUS_PORTNUM_31f 48703
#define SBUS_PORTNUM_32f 48704
#define SBUS_PORTNUM_33f 48705
#define SBUS_PORTNUM_34f 48706
#define SBUS_PORTNUM_35f 48707
#define SBUS_PORTNUM_36f 48708
#define SBUS_PORTNUM_37f 48709
#define SBUS_PORTNUM_38f 48710
#define SBUS_PORTNUM_39f 48711
#define SBUS_PORTNUM_4f 48712
#define SBUS_PORTNUM_40f 48713
#define SBUS_PORTNUM_41f 48714
#define SBUS_PORTNUM_42f 48715
#define SBUS_PORTNUM_43f 48716
#define SBUS_PORTNUM_44f 48717
#define SBUS_PORTNUM_45f 48718
#define SBUS_PORTNUM_46f 48719
#define SBUS_PORTNUM_47f 48720
#define SBUS_PORTNUM_48f 48721
#define SBUS_PORTNUM_49f 48722
#define SBUS_PORTNUM_5f 48723
#define SBUS_PORTNUM_50f 48724
#define SBUS_PORTNUM_51f 48725
#define SBUS_PORTNUM_52f 48726
#define SBUS_PORTNUM_53f 48727
#define SBUS_PORTNUM_54f 48728
#define SBUS_PORTNUM_55f 48729
#define SBUS_PORTNUM_56f 48730
#define SBUS_PORTNUM_57f 48731
#define SBUS_PORTNUM_58f 48732
#define SBUS_PORTNUM_59f 48733
#define SBUS_PORTNUM_6f 48734
#define SBUS_PORTNUM_60f 48735
#define SBUS_PORTNUM_61f 48736
#define SBUS_PORTNUM_62f 48737
#define SBUS_PORTNUM_63f 48738
#define SBUS_PORTNUM_64f 48739
#define SBUS_PORTNUM_65f 48740
#define SBUS_PORTNUM_66f 48741
#define SBUS_PORTNUM_67f 48742
#define SBUS_PORTNUM_68f 48743
#define SBUS_PORTNUM_69f 48744
#define SBUS_PORTNUM_7f 48745
#define SBUS_PORTNUM_70f 48746
#define SBUS_PORTNUM_71f 48747
#define SBUS_PORTNUM_72f 48748
#define SBUS_PORTNUM_73f 48749
#define SBUS_PORTNUM_74f 48750
#define SBUS_PORTNUM_75f 48751
#define SBUS_PORTNUM_76f 48752
#define SBUS_PORTNUM_77f 48753
#define SBUS_PORTNUM_78f 48754
#define SBUS_PORTNUM_79f 48755
#define SBUS_PORTNUM_8f 48756
#define SBUS_PORTNUM_80f 48757
#define SBUS_PORTNUM_81f 48758
#define SBUS_PORTNUM_82f 48759
#define SBUS_PORTNUM_83f 48760
#define SBUS_PORTNUM_84f 48761
#define SBUS_PORTNUM_85f 48762
#define SBUS_PORTNUM_86f 48763
#define SBUS_PORTNUM_87f 48764
#define SBUS_PORTNUM_88f 48765
#define SBUS_PORTNUM_89f 48766
#define SBUS_PORTNUM_9f 48767
#define SBUS_PORTNUM_90f 48768
#define SBUS_PORTNUM_91f 48769
#define SBUS_PORTNUM_92f 48770
#define SBUS_PORTNUM_93f 48771
#define SBUS_PORTNUM_94f 48772
#define SBUS_PORTNUM_95f 48773
#define SBUS_REQACK_ERRf 48774
#define SBUS_RESETf 48775
#define SBUS_SLAVE_INTERRUPTSf 48776
#define SBUS_SPACINGf 48777
#define SBUS_STALL_GTE_CP_ACC_THRf 48778
#define SBUS_STALL_MAX_LATf 48779
#define SBUS_START_ADDRESS_GPORTf 48780
#define SBUS_START_ADDRESS_XPORTf 48781
#define SBUS_TIMEOUT_CNTf 48782
#define SBUS_TIMEOUT_ENf 48783
#define SB_DCQ_0_RSTNf 48784
#define SB_DCQ_1_RSTNf 48785
#define SB_DCQ_2_RSTNf 48786
#define SB_DCQ_3_RSTNf 48787
#define SB_FMW_RSTNf 48788
#define SB_MAC_0_RSTNf 48789
#define SB_MAC_1_RSTNf 48790
#define SB_MAC_2_RSTNf 48791
#define SB_MAC_3_RSTNf 48792
#define SCf 48793
#define SCALEf 48794
#define SCALE_CONTROLf 48795
#define SCALE_FIXf 48796
#define SCALE_VALUEf 48797
#define SCANCHAIN_ASSEMBLY_ST_ADDRf 48798
#define SCANNER_ENABLEf 48799
#define SCANOUT_COUNT_UPPERf 48800
#define SCC_PAR_ERRORf 48801
#define SCC_PAR_ERROR_INITf 48802
#define SCC_PAR_ERROR_MASKf 48803
#define SCDB_CORRECTED_ERRORf 48804
#define SCDB_CORRECTED_ERROR_MASKf 48805
#define SCDB_ENABLE_ECCf 48806
#define SCDB_FORCE_UNCORRECTABLE_ERRORf 48807
#define SCDB_UNCORRECTED_ERRORf 48808
#define SCDB_UNCORRECTED_ERROR_MASKf 48809
#define SCHAN_ABORTf 48810
#define SCHAN_ERRf 48811
#define SCHAN_OP_DONEf 48812
#define SCHDQUEUESCHEMEf 48813
#define SCHEDULER_IDf 48814
#define SCHEDULER_PACKET_SIZE_COMPENSATIONf 48815
#define SCHEDULER_SEMN_VALIDf 48816
#define SCHEDULING_SELECTf 48817
#define SCHEDULING_SELECT_Bf 48818
#define SCHENAf 48819
#define SCHENABLEf 48820
#define SCHHPVALIDf 48821
#define SCHINITf 48822
#define SCHINTMASKf 48823
#define SCHINTREGf 48824
#define SCHLPVALIDf 48825
#define SCHOFPHPVALID0f 48826
#define SCHOFPHPVALID1f 48827
#define SCHOFPHPVALID2f 48828
#define SCHOFPHPVALID3f 48829
#define SCHOFPLPVALID0f 48830
#define SCHOFPLPVALID1f 48831
#define SCHOFPLPVALID2f 48832
#define SCHOFPLPVALID3f 48833
#define SCHQUEUEPKTSTYPE0f 48834
#define SCHQUEUEPKTSTYPE1f 48835
#define SCHQUEUEPKTSTYPE2f 48836
#define SCHQUEUEPKTSTYPE3f 48837
#define SCHQUEUEWRDSTYPE0f 48838
#define SCHQUEUEWRDSTYPE1f 48839
#define SCHQUEUEWRDSTYPE2f 48840
#define SCHQUEUEWRDSTYPE3f 48841
#define SCHRESETf 48842
#define SCH_ENABLEf 48843
#define SCH_INITf 48844
#define SCH_MSG_DONEf 48845
#define SCH_NUMBERf 48846
#define SCH_OOB_RX_ERRf 48847
#define SCH_REMAP_DROPf 48848
#define SCH_REMAP_DROP_DISINTf 48849
#define SCH_RESETf 48850
#define SCIf 48851
#define SCIFASELENf 48852
#define SCIFASELRESETf 48853
#define SCIFASELSTATUSf 48854
#define SCIFENf 48855
#define SCIFEXTENSTATUSf 48856
#define SCIFMACROSELf 48857
#define SCIFMACROSELSTATUSf 48858
#define SCIFSTARSELf 48859
#define SCIFSTARSELSTATUSf 48860
#define SCI_ASSGN_ENABLEf 48861
#define SCI_INDEXf 48862
#define SCI_MASKf 48863
#define SCI_MUX_ENABLE_0f 48864
#define SCI_MUX_ENABLE_1f 48865
#define SCI_MUX_ENABLE_2f 48866
#define SCI_MUX_ENABLE_3f 48867
#define SCI_QS_RATE_UPD_STATUSf 48868
#define SCI_QS_RATE_UPD_STATUS_DISINTf 48869
#define SCI_RI_ENABLEf 48870
#define SCI_SI0_MUX_INPUT_SELf 48871
#define SCI_SI1_MUX_INPUT_SELf 48872
#define SCI_TBL_PMf 48873
#define SCI_TBL_TMf 48874
#define SCOREBOARD0_CORRECTED_ERRORf 48875
#define SCOREBOARD0_CORRECTED_ERROR_DISINTf 48876
#define SCOREBOARD0_DISABLE_ECCf 48877
#define SCOREBOARD0_ERROR_ADDRf 48878
#define SCOREBOARD0_FORCE_ECC_ERRORf 48879
#define SCOREBOARD0_MEM_INITf 48880
#define SCOREBOARD0_MEM_INIT_DONEf 48881
#define SCOREBOARD0_UNCORRECTED_ERRORf 48882
#define SCOREBOARD0_UNCORRECTED_ERROR_DISINTf 48883
#define SCOREBOARD1_CORRECTED_ERRORf 48884
#define SCOREBOARD1_CORRECTED_ERROR_DISINTf 48885
#define SCOREBOARD1_DISABLE_ECCf 48886
#define SCOREBOARD1_ERROR_ADDRf 48887
#define SCOREBOARD1_FORCE_ECC_ERRORf 48888
#define SCOREBOARD1_MEM_INITf 48889
#define SCOREBOARD1_MEM_INIT_DONEf 48890
#define SCOREBOARD1_UNCORRECTED_ERRORf 48891
#define SCOREBOARD1_UNCORRECTED_ERROR_DISINTf 48892
#define SCPf 48893
#define SCPB_IF_FIFO_OVERFLOWf 48894
#define SCPB_IF_FIFO_OVERFLOW_DISINTf 48895
#define SCPB_STATUSf 48896
#define SCPB_STATUS_DISINTf 48897
#define SCRf 48898
#define SCRAMBLE_TABLE_TMf 48899
#define SCRAMBLINGBITPOSITIONf 48900
#define SCRATCHf 48901
#define SCRATCHPAD0f 48902
#define SCRATCHPAD1f 48903
#define SCRATCH_PAD_0f 48904
#define SCRATCH_PAD_1f 48905
#define SCRATCH_PAD_2f 48906
#define SCRATCH_PAD_3f 48907
#define SCRBUFFTH_PARITY_ERR_MASKf 48908
#define SCR_BDB_CMP_SELf 48909
#define SCR_BDB_THf 48910
#define SCR_BD_CMP_SELf 48911
#define SCR_BD_THf 48912
#define SCR_UC_DB_CMP_SELf 48913
#define SCR_UC_DB_THf 48914
#define SCTINC_INITIATE_PAR_ERRf 48915
#define SCTINC_PARITY_ERR_MASKf 48916
#define SCT_PAR_ERRORf 48917
#define SCT_PAR_ERROR_INITf 48918
#define SCT_PAR_ERROR_MASKf 48919
#define SCT_SCRUB_DISABLE_VALUEf 48920
#define SCT_SCRUB_ENABLEf 48921
#define SCU_ENABLEf 48922
#define SCU_STANDBY_ENf 48923
#define SC_BROADCAST_DROPf 48924
#define SC_BROADCAST_DROP_DISINTf 48925
#define SC_BROADCAST_DROP_SELf 48926
#define SC_CPU_PRI_MODEf 48927
#define SC_DEFAULT_EPOCH_PERIODf 48928
#define SC_DEFAULT_GRANT_PERIODf 48929
#define SC_DMND_EG_FIFO_OVERFLOWf 48930
#define SC_DMND_EG_FIFO_OVERFLOW_DISINTf 48931
#define SC_DMND_IG_FIFO_OVERFLOWf 48932
#define SC_DMND_IG_FIFO_OVERFLOW_DISINTf 48933
#define SC_ENABLE_SI_PORT0_BACKPRESSUREf 48934
#define SC_ENABLE_SI_PORT1_BACKPRESSUREf 48935
#define SC_GRANTS_TO_OK_GRANT_LOSSf 48936
#define SC_GRANT_TOLERANCEf 48937
#define SC_LEN_FORMATf 48938
#define SC_LINK_ENABLE_REMAP00f 48939
#define SC_LINK_ENABLE_REMAP01f 48940
#define SC_LINK_ENABLE_REMAP02f 48941
#define SC_LINK_ENABLE_REMAP03f 48942
#define SC_LINK_ENABLE_REMAP04f 48943
#define SC_LINK_ENABLE_REMAP05f 48944
#define SC_LINK_ENABLE_REMAP06f 48945
#define SC_LINK_ENABLE_REMAP07f 48946
#define SC_LINK_ENABLE_REMAP08f 48947
#define SC_LINK_ENABLE_REMAP09f 48948
#define SC_LINK_ENABLE_REMAP10f 48949
#define SC_LINK_ENABLE_REMAP11f 48950
#define SC_LINK_ENABLE_REMAP12f 48951
#define SC_LINK_ENABLE_REMAP13f 48952
#define SC_LINK_ENABLE_REMAP14f 48953
#define SC_LINK_ENABLE_REMAP15f 48954
#define SC_LINK_ENABLE_REMAP16f 48955
#define SC_LINK_ENABLE_REMAP17f 48956
#define SC_LINK_ENABLE_REMAP18f 48957
#define SC_LINK_ENABLE_REMAP19f 48958
#define SC_LINK_ENABLE_REMAP20f 48959
#define SC_LINK_ENABLE_REMAP21f 48960
#define SC_LINK_ENABLE_REMAP22f 48961
#define SC_LINK_ENABLE_REMAP23f 48962
#define SC_LINK_STATUS_REMAP00f 48963
#define SC_LINK_STATUS_REMAP01f 48964
#define SC_LINK_STATUS_REMAP02f 48965
#define SC_LINK_STATUS_REMAP03f 48966
#define SC_LINK_STATUS_REMAP04f 48967
#define SC_LINK_STATUS_REMAP05f 48968
#define SC_LINK_STATUS_REMAP06f 48969
#define SC_LINK_STATUS_REMAP07f 48970
#define SC_LINK_STATUS_REMAP08f 48971
#define SC_LINK_STATUS_REMAP09f 48972
#define SC_LINK_STATUS_REMAP10f 48973
#define SC_LINK_STATUS_REMAP11f 48974
#define SC_LINK_STATUS_REMAP12f 48975
#define SC_LINK_STATUS_REMAP13f 48976
#define SC_LINK_STATUS_REMAP14f 48977
#define SC_LINK_STATUS_REMAP15f 48978
#define SC_LINK_STATUS_REMAP16f 48979
#define SC_LINK_STATUS_REMAP17f 48980
#define SC_LINK_STATUS_REMAP18f 48981
#define SC_LINK_STATUS_REMAP19f 48982
#define SC_LINK_STATUS_REMAP20f 48983
#define SC_LINK_STATUS_REMAP21f 48984
#define SC_LINK_STATUS_REMAP22f 48985
#define SC_LINK_STATUS_REMAP23f 48986
#define SC_LINK_STATUS_REMAP24f 48987
#define SC_LINK_STATUS_REMAP25f 48988
#define SC_LINK_STATUS_REMAP26f 48989
#define SC_LINK_STATUS_REMAP27f 48990
#define SC_LINK_STATUS_REMAP28f 48991
#define SC_LINK_STATUS_REMAP29f 48992
#define SC_LINK_STATUS_REMAP30f 48993
#define SC_LINK_STATUS_REMAP31f 48994
#define SC_MIN_TIMESLOTf 48995
#define SC_MULTICAST_DROPf 48996
#define SC_MULTICAST_DROP_DISINTf 48997
#define SC_MULTICAST_DROP_SELf 48998
#define SC_PRI_UPD_CORRECTED_ERRORf 48999
#define SC_PRI_UPD_CORRECTED_ERROR_DISINTf 49000
#define SC_PRI_UPD_ECC_ENABLEf 49001
#define SC_PRI_UPD_ECC_ERROR_ADDRESSf 49002
#define SC_PRI_UPD_FORCE_UNCORRECTABLE_ERRORf 49003
#define SC_PRI_UPD_RF_TMf 49004
#define SC_PRI_UPD_UNCORRECTED_ERRORf 49005
#define SC_PRI_UPD_UNCORRECTED_ERROR_DISINTf 49006
#define SC_QLEN_EG_FIFO_OVERFLOWf 49007
#define SC_QLEN_EG_FIFO_OVERFLOW_DISINTf 49008
#define SC_QLEN_IG_FIFO_OVERFLOWf 49009
#define SC_QLEN_IG_FIFO_OVERFLOW_DISINTf 49010
#define SC_RX_BYTE_SWAPf 49011
#define SC_SWITCH_DEMAND_WORD_ORDERf 49012
#define SC_SWITCH_LENGTH_WORD_ORDERf 49013
#define SC_TO_QS_FIFO_OVERFLOWf 49014
#define SC_TO_QS_FIFO_OVERFLOW_DISINTf 49015
#define SC_TO_QS_RATE_FIFO_OVERFLOWf 49016
#define SC_TO_QS_RATE_FIFO_OVERFLOW_DISINTf 49017
#define SC_TREX2_DEBUG_ENABLEf 49018
#define SC_TX_BYTE_SWAPf 49019
#define SC_UNICAST_DROPf 49020
#define SC_UNICAST_DROP_DISINTf 49021
#define SC_UNICAST_DROP_SELf 49022
#define SDf 49023
#define SDATAf 49024
#define SDATA_MASKf 49025
#define SDIO_M0_READ_QOSf 49026
#define SDIO_M0_WRITE_QOSf 49027
#define SDMAMf 49028
#define SD_SEL_MAPf 49029
#define SD_TAG__BC_DROPf 49030
#define SD_TAG__CLASS_IDf 49031
#define SD_TAG__DVPf 49032
#define SD_TAG__DVP_IS_NETWORK_PORTf 49033
#define SD_TAG__DVP_NETWORK_GROUPf 49034
#define SD_TAG__EH_QUEUE_TAGf 49035
#define SD_TAG__EH_TAG_TYPEf 49036
#define SD_TAG__EH_TMf 49037
#define SD_TAG__ETAG_DEf 49038
#define SD_TAG__ETAG_DOT1P_MAPPING_PTRf 49039
#define SD_TAG__ETAG_PCPf 49040
#define SD_TAG__ETAG_PCP_DE_SOURCEf 49041
#define SD_TAG__FLEX_CTR_BASE_COUNTER_IDXf 49042
#define SD_TAG__FLEX_CTR_OFFSET_MODEf 49043
#define SD_TAG__FLEX_CTR_POOL_NUMBERf 49044
#define SD_TAG__HG_ADD_SYS_RSVD_VIDf 49045
#define SD_TAG__HG_CHANGE_DESTINATIONf 49046
#define SD_TAG__HG_HDR_SELf 49047
#define SD_TAG__HG_L3_OVERRIDEf 49048
#define SD_TAG__HG_LEARN_OVERRIDEf 49049
#define SD_TAG__HG_MC_DST_MODIDf 49050
#define SD_TAG__HG_MC_DST_PORT_NUMf 49051
#define SD_TAG__HG_MODIFY_ENABLEf 49052
#define SD_TAG__LLTAG_ACTIONSf 49053
#define SD_TAG__LLTAG_DEf 49054
#define SD_TAG__LLTAG_DOT1P_MAPPING_PTRf 49055
#define SD_TAG__LLTAG_PCPf 49056
#define SD_TAG__LLTAG_PCP_DE_SOURCEf 49057
#define SD_TAG__LLTAG_VIDf 49058
#define SD_TAG__NEW_CFIf 49059
#define SD_TAG__NEW_PRIf 49060
#define SD_TAG__RESERVEDf 49061
#define SD_TAG__RESERVED_0f 49062
#define SD_TAG__RESERVED_1f 49063
#define SD_TAG__RESERVED_2f 49064
#define SD_TAG__RESERVED_3f 49065
#define SD_TAG__RSVD_DVPf 49066
#define SD_TAG__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 49067
#define SD_TAG__RSVD_FLEX_CTR_POOL_NUMBERf 49068
#define SD_TAG__SD_TAG_ACTION_IF_NOT_PRESENTf 49069
#define SD_TAG__SD_TAG_ACTION_IF_PRESENTf 49070
#define SD_TAG__SD_TAG_DOT1P_MAPPING_PTRf 49071
#define SD_TAG__SD_TAG_DOT1P_PRI_SELECTf 49072
#define SD_TAG__SD_TAG_REMARK_CFIf 49073
#define SD_TAG__SD_TAG_TPID_INDEXf 49074
#define SD_TAG__SD_TAG_VIDf 49075
#define SD_TAG__UMC_DROPf 49076
#define SD_TAG__USE_VINTF_CTR_IDXf 49077
#define SD_TAG__UUC_DROPf 49078
#define SD_TAG__VINTF_CTR_IDXf 49079
#define SD_TAG__VNTAG_ACTIONSf 49080
#define SD_TAG__VNTAG_DST_VIFf 49081
#define SD_TAG__VNTAG_FORCE_Lf 49082
#define SD_TAG__VNTAG_Pf 49083
#define SD_TAG_ACTION_IF_NOT_PRESENTf 49084
#define SD_TAG_ACTION_IF_PRESENTf 49085
#define SD_TAG_DOT1P_MAPPING_PTRf 49086
#define SD_TAG_DOT1P_PRI_SELECTf 49087
#define SD_TAG_MODEf 49088
#define SD_TAG_NEW_CFIf 49089
#define SD_TAG_NEW_PRIf 49090
#define SD_TAG_PRESENTf 49091
#define SD_TAG_REMARK_CFIf 49092
#define SD_TAG_TPID_INDEXf 49093
#define SD_TAG_VFI_ENABLEf 49094
#define SD_TAG_VIDf 49095
#define SEf 49096
#define SEARCH0_ERR_CNTf 49097
#define SEARCH1_ERR_CNTf 49098
#define SEARCH_PROFILE_INDEXf 49099
#define SEARCH_PROFILE_PARITY_ENf 49100
#define SEARCH_SEGMENT_ERRORf 49101
#define SEARCH_SEGMENT_ERROR_DISINTf 49102
#define SEARCH_SEGMENT_ERROR_NUMBERf 49103
#define SEARCH_SEGMENT_ERROR_OFFSETf 49104
#define SEARCH_TYPf 49105
#define SECf 49106
#define SECICLKAVAILf 49107
#define SECICLKREQf 49108
#define SECINFOf 49109
#define SECIPRESENTf 49110
#define SECIWAKEUPINTf 49111
#define SECONDf 49112
#define SECONDARY_FAPD_ID_NOT_VALIDf 49113
#define SECONDARY_FAPD_ID_NOT_VALID_MASKf 49114
#define SECONDARY_PIPE_ENf 49115
#define SECONDBYTEACCESSf 49116
#define SECONDPASSDATAUPDATEACTIONENABLEf 49117
#define SECONDPASSKEYPROFILEINDEXf 49118
#define SECONDPASSPROFILEUPDATEACTIONENABLEf 49119
#define SECOND_ENCf 49120
#define SECOND_ENC_IP_TUNNEL_HEADER_CODE_ERRf 49121
#define SECOND_ENC_IP_TUNNEL_HEADER_CODE_ERR_MASKf 49122
#define SECOND_ENC_IP_TUNNEL_HEADER_CODE_SNOOPf 49123
#define SECOND_ENC_IP_TUNNEL_HEADER_CODE_SNOOP_MASKf 49124
#define SECOND_ENC_MASKf 49125
#define SECOND_ENC_MPLS_HEADER_CODE_ERRf 49126
#define SECOND_ENC_MPLS_HEADER_CODE_ERR_MASKf 49127
#define SECOND_ENC_MPLS_HEADER_CODE_SNOOPf 49128
#define SECOND_ENC_MPLS_HEADER_CODE_SNOOP_MASKf 49129
#define SECOND_ENC_TRILL_HEADER_CODE_ERRf 49130
#define SECOND_ENC_TRILL_HEADER_CODE_ERR_MASKf 49131
#define SECOND_ENC_TRILL_HEADER_CODE_SNOOPf 49132
#define SECOND_ENC_TRILL_HEADER_CODE_SNOOP_MASKf 49133
#define SECOND_PASS_DECAP_USE_EXP_FOR_PRIf 49134
#define SECOND_STAGE_PARSINGf 49135
#define SECOND_TIMEf 49136
#define SECOND_VALUEf 49137
#define SECRET_CHAIN_MODEf 49138
#define SECTAG_TCIf 49139
#define SECTOR_SIZE_1Kf 49140
#define SECURE_CTRLAf 49141
#define SECURE_CTRLBf 49142
#define SECURE_CTRLCf 49143
#define SECURE_CTRLDf 49144
#define SECURE_CTRLEf 49145
#define SECURE_CTRLFf 49146
#define SECURE_CTRLGf 49147
#define SECURE_CTRLG1f 49148
#define SECURE_CTRLG2f 49149
#define SECURE_CTRLHf 49150
#define SECURE_CTRLH1f 49151
#define SECURE_CTRLH2f 49152
#define SECURE_HALTf 49153
#define SECURE_INVASIVE_DEBUGf 49154
#define SECURE_NONINVASIVE_DEBUGf 49155
#define SECURITY_EXTSf 49156
#define SEC_ALTO_Af 49157
#define SEC_ALTO_A_MASKf 49158
#define SEC_ALTO_Bf 49159
#define SEC_ALTO_B_MASKf 49160
#define SEC_CELL_IN_CNTf 49161
#define SEC_CELL_IN_CNT_Of 49162
#define SEC_CELL_OUT_CNTf 49163
#define SEC_CELL_OUT_CNT_Of 49164
#define SEC_COUNTf 49165
#define SEC_ECC_1B_ERR_ADDRf 49166
#define SEC_ECC_1B_ERR_ADDR_VALIDf 49167
#define SEC_ECC_1B_ERR_CNTf 49168
#define SEC_ECC_1B_ERR_CNT_OVERFLOWf 49169
#define SEC_ECC_1B_ERR_INTf 49170
#define SEC_ECC_1B_ERR_INT_MASKf 49171
#define SEC_ECC_2B_ERR_ADDRf 49172
#define SEC_ECC_2B_ERR_ADDR_VALIDf 49173
#define SEC_ECC_2B_ERR_CNTf 49174
#define SEC_ECC_2B_ERR_CNT_OVERFLOWf 49175
#define SEC_ECC_2B_ERR_INTf 49176
#define SEC_ECC_2B_ERR_INT_MASKf 49177
#define SEC_ERROR_FILTER_CNTf 49178
#define SEC_ERROR_FILTER_CNT_Of 49179
#define SEC_EXTf 49180
#define SEC_EXT_IN_SELf 49181
#define SEC_FDRA_FILRTER_DROPP_INT_Af 49182
#define SEC_FDRA_FILRTER_DROPP_INT_A_MASKf 49183
#define SEC_FDRA_FILRTER_DROPP_INT_Bf 49184
#define SEC_FDRA_FILRTER_DROPP_INT_B_MASKf 49185
#define SEC_FDRA_IFMA_ECC_1B_ERR_MASKf 49186
#define SEC_FDRA_IFMA_ECC_2B_ERR_MASKf 49187
#define SEC_FDRA_IFMB_ECC_1B_ERR_MASKf 49188
#define SEC_FDRA_IFMB_ECC_2B_ERR_MASKf 49189
#define SEC_FDRA_ITMA_ECC_1B_ERR_MASKf 49190
#define SEC_FDRA_ITMA_ECC_2B_ERR_MASKf 49191
#define SEC_FDRA_ITMA_INITIATE_ECC_1B_ERRf 49192
#define SEC_FDRA_ITMA_INITIATE_ECC_2B_ERRf 49193
#define SEC_FDRA_ITMB_ECC_1B_ERR_MASKf 49194
#define SEC_FDRA_ITMB_ECC_2B_ERR_MASKf 49195
#define SEC_FDRA_ITMB_INITIATE_ECC_1B_ERRf 49196
#define SEC_FDRA_ITMB_INITIATE_ECC_2B_ERRf 49197
#define SEC_FDRA_OUT_OF_SYNCf 49198
#define SEC_FDRA_OUT_OF_SYNC_MASKf 49199
#define SEC_FDRA_UN_EXP_CELLf 49200
#define SEC_FDRB_FILRTER_DROPP_INT_Af 49201
#define SEC_FDRB_FILRTER_DROPP_INT_A_MASKf 49202
#define SEC_FDRB_FILRTER_DROPP_INT_Bf 49203
#define SEC_FDRB_FILRTER_DROPP_INT_B_MASKf 49204
#define SEC_FDRB_IFMA_ECC_1B_ERR_MASKf 49205
#define SEC_FDRB_IFMA_ECC_2B_ERR_MASKf 49206
#define SEC_FDRB_IFMB_ECC_1B_ERR_MASKf 49207
#define SEC_FDRB_IFMB_ECC_2B_ERR_MASKf 49208
#define SEC_FDRB_ITMA_ECC_1B_ERR_MASKf 49209
#define SEC_FDRB_ITMA_ECC_2B_ERR_MASKf 49210
#define SEC_FDRB_ITMA_INITIATE_ECC_1B_ERRf 49211
#define SEC_FDRB_ITMA_INITIATE_ECC_2B_ERRf 49212
#define SEC_FDRB_ITMB_ECC_1B_ERR_MASKf 49213
#define SEC_FDRB_ITMB_ECC_2B_ERR_MASKf 49214
#define SEC_FDRB_ITMB_INITIATE_ECC_1B_ERRf 49215
#define SEC_FDRB_ITMB_INITIATE_ECC_2B_ERRf 49216
#define SEC_FDRB_OUT_OF_SYNCf 49217
#define SEC_FDRB_OUT_OF_SYNC_MASKf 49218
#define SEC_FDRB_UN_EXP_CELLf 49219
#define SEC_FDR_ADESCCNTO_Af 49220
#define SEC_FDR_ADESCCNTO_Bf 49221
#define SEC_FDR_OUTPUT_OUT_OF_SYNCf 49222
#define SEC_FDR_OUTPUT_OUT_OF_SYNC_MASKf 49223
#define SEC_IFMAFO_Af 49224
#define SEC_IFMAFO_A_MASKf 49225
#define SEC_IFMAFO_Bf 49226
#define SEC_IFMAFO_B_MASKf 49227
#define SEC_IFMBFO_Af 49228
#define SEC_IFMBFO_A_MASKf 49229
#define SEC_IFMBFO_Bf 49230
#define SEC_IFMBFO_B_MASKf 49231
#define SEC_INV_DBGf 49232
#define SEC_LINK_N_FIFO_STATUSf 49233
#define SEC_LVL_CTRL_1f 49234
#define SEC_LVL_CTRL_2f 49235
#define SEC_LVL_CTRL_3f 49236
#define SEC_LVL_CTRL_4f 49237
#define SEC_LVL_CTRL_5f 49238
#define SEC_LVL_CTRL_6f 49239
#define SEC_LVL_CTRL_7f 49240
#define SEC_LVL_CTRL_8f 49241
#define SEC_MAX_IFMAFFDRAf 49242
#define SEC_MAX_IFMAFFDRBf 49243
#define SEC_MAX_IFMBFFDRAf 49244
#define SEC_MAX_IFMBFFDRBf 49245
#define SEC_MAX_IFMFA_NUM_FDRAf 49246
#define SEC_MAX_IFMFA_NUM_FDRBf 49247
#define SEC_MAX_IFMFB_NUM_FDRAf 49248
#define SEC_MAX_IFMFB_NUM_FDRBf 49249
#define SEC_MFMA_ECC_1B_ERR_MASKf 49250
#define SEC_MFMA_ECC_2B_ERR_MASKf 49251
#define SEC_MFMA_INITIATE_ECC_1B_ERRf 49252
#define SEC_MFMA_INITIATE_ECC_2B_ERRf 49253
#define SEC_MFMB_ECC_1B_ERR_MASKf 49254
#define SEC_MFMB_ECC_2B_ERR_MASKf 49255
#define SEC_MFMB_INITIATE_ECC_1B_ERRf 49256
#define SEC_MFMB_INITIATE_ECC_2B_ERRf 49257
#define SEC_MTMA_ECC_1B_ERR_MASKf 49258
#define SEC_MTMA_ECC_2B_ERR_MASKf 49259
#define SEC_MTMA_INITIATE_ECC_1B_ERRf 49260
#define SEC_MTMA_INITIATE_ECC_2B_ERRf 49261
#define SEC_MTMB_ECC_1B_ERR_MASKf 49262
#define SEC_MTMB_ECC_2B_ERR_MASKf 49263
#define SEC_MTMB_INITIATE_ECC_1B_ERRf 49264
#define SEC_MTMB_INITIATE_ECC_2B_ERRf 49265
#define SEC_NON_DBGf 49266
#define SEC_PRG_CELL_CNTf 49267
#define SEC_PRG_CELL_CNT_Of 49268
#define SEC_PRIV_INV_DISf 49269
#define SEC_PRIV_NON_DISf 49270
#define SEEDf 49271
#define SEED0f 49272
#define SEED1f 49273
#define SEED2f 49274
#define SEED3f 49275
#define SEEKDATA1f 49276
#define SEEKDATA2f 49277
#define SEEKTRIGGERf 49278
#define SEGf 49279
#define SEG0f 49280
#define SEG1f 49281
#define SEG2f 49282
#define SEGMENTf 49283
#define SEGMENTPKTf 49284
#define SEGMENTS_IN_CELLf 49285
#define SEGMENTS_IN_CELL_MASKf 49286
#define SEGMENTS_IN_CELL_VALUEf 49287
#define SEGMENT_0f 49288
#define SEGMENT_0_DISINTf 49289
#define SEGMENT_1f 49290
#define SEGMENT_10f 49291
#define SEGMENT_10_DISINTf 49292
#define SEGMENT_11f 49293
#define SEGMENT_11_DISINTf 49294
#define SEGMENT_12f 49295
#define SEGMENT_12_DISINTf 49296
#define SEGMENT_13f 49297
#define SEGMENT_13_DISINTf 49298
#define SEGMENT_14f 49299
#define SEGMENT_14_DISINTf 49300
#define SEGMENT_15f 49301
#define SEGMENT_15_DISINTf 49302
#define SEGMENT_16f 49303
#define SEGMENT_16_DISINTf 49304
#define SEGMENT_17f 49305
#define SEGMENT_17_DISINTf 49306
#define SEGMENT_18f 49307
#define SEGMENT_18_DISINTf 49308
#define SEGMENT_19f 49309
#define SEGMENT_19_DISINTf 49310
#define SEGMENT_1_DISINTf 49311
#define SEGMENT_2f 49312
#define SEGMENT_20f 49313
#define SEGMENT_20_DISINTf 49314
#define SEGMENT_21f 49315
#define SEGMENT_21_DISINTf 49316
#define SEGMENT_22f 49317
#define SEGMENT_22_DISINTf 49318
#define SEGMENT_23f 49319
#define SEGMENT_23_DISINTf 49320
#define SEGMENT_24f 49321
#define SEGMENT_24_DISINTf 49322
#define SEGMENT_25f 49323
#define SEGMENT_25_DISINTf 49324
#define SEGMENT_26f 49325
#define SEGMENT_26_DISINTf 49326
#define SEGMENT_27f 49327
#define SEGMENT_27_DISINTf 49328
#define SEGMENT_28f 49329
#define SEGMENT_28_DISINTf 49330
#define SEGMENT_29f 49331
#define SEGMENT_29_DISINTf 49332
#define SEGMENT_2_DISINTf 49333
#define SEGMENT_3f 49334
#define SEGMENT_30f 49335
#define SEGMENT_30_DISINTf 49336
#define SEGMENT_31f 49337
#define SEGMENT_31_DISINTf 49338
#define SEGMENT_3_DISINTf 49339
#define SEGMENT_4f 49340
#define SEGMENT_4_DISINTf 49341
#define SEGMENT_5f 49342
#define SEGMENT_5_DISINTf 49343
#define SEGMENT_6f 49344
#define SEGMENT_6_DISINTf 49345
#define SEGMENT_7f 49346
#define SEGMENT_7_DISINTf 49347
#define SEGMENT_8f 49348
#define SEGMENT_8_DISINTf 49349
#define SEGMENT_9f 49350
#define SEGMENT_9_DISINTf 49351
#define SEGMENT_BASEf 49352
#define SEGMENT_BASE_1f 49353
#define SEGMENT_BASE_2f 49354
#define SEGMENT_BASE_3f 49355
#define SEGMENT_BASE_4f 49356
#define SEGMENT_BASE_5f 49357
#define SEGMENT_BASE_6f 49358
#define SEGMENT_BASE_7f 49359
#define SEGMENT_DISABLE_ERRORf 49360
#define SEGMENT_DISABLE_ERROR_DISINTf 49361
#define SEGMENT_ERR_PROTf 49362
#define SEGMENT_LIMITf 49363
#define SEGMENT_MASKf 49364
#define SEGMENT_NULL_OFFSETf 49365
#define SEGMENT_PKTf 49366
#define SEGMENT_RANGE_ERRORf 49367
#define SEGMENT_RANGE_ERROR_DISINTf 49368
#define SEGMENT_SELf 49369
#define SEGMENT_SIZEf 49370
#define SEGMENT_VLDf 49371
#define SEGMENT_WRITE_PROTf 49372
#define SEG_STARTf 49373
#define SEG_TBL_TMf 49374
#define SELf 49375
#define SEL0f 49376
#define SEL1f 49377
#define SEL2f 49378
#define SEL3f 49379
#define SELECTf 49380
#define SELECT0f 49381
#define SELECT1f 49382
#define SELECT2f 49383
#define SELECT3f 49384
#define SELECT4f 49385
#define SELECT5f 49386
#define SELECT6f 49387
#define SELECT7f 49388
#define SELECTBUFFERACTIVEINDEXf 49389
#define SELECTDEf 49390
#define SELECTED_BMf 49391
#define SELECTED_FLP_PROGRAMf 49392
#define SELECTED_Qf 49393
#define SELECTOR_0_ENf 49394
#define SELECTOR_1_ENf 49395
#define SELECTOR_2_ENf 49396
#define SELECTOR_3_ENf 49397
#define SELECTOR_4_ENf 49398
#define SELECTOR_5_ENf 49399
#define SELECTOR_6_ENf 49400
#define SELECTOR_7_ENf 49401
#define SELECTOR_FOR_BIT_0f 49402
#define SELECTOR_FOR_BIT_1f 49403
#define SELECTOR_FOR_BIT_10f 49404
#define SELECTOR_FOR_BIT_11f 49405
#define SELECTOR_FOR_BIT_12f 49406
#define SELECTOR_FOR_BIT_13f 49407
#define SELECTOR_FOR_BIT_14f 49408
#define SELECTOR_FOR_BIT_15f 49409
#define SELECTOR_FOR_BIT_2f 49410
#define SELECTOR_FOR_BIT_3f 49411
#define SELECTOR_FOR_BIT_4f 49412
#define SELECTOR_FOR_BIT_5f 49413
#define SELECTOR_FOR_BIT_6f 49414
#define SELECTOR_FOR_BIT_7f 49415
#define SELECTOR_FOR_BIT_8f 49416
#define SELECTOR_FOR_BIT_9f 49417
#define SELECTOR_FOR_EOFf 49418
#define SELECTOR_FOR_FIXED1f 49419
#define SELECTOR_FOR_SID0f 49420
#define SELECTOR_FOR_SID1f 49421
#define SELECTOR_FOR_SID2f 49422
#define SELECTOR_FOR_SID3f 49423
#define SELECTOR_FOR_SID4f 49424
#define SELECTOR_FOR_SID5f 49425
#define SELECTOR_FOR_SID6f 49426
#define SELECTOR_FOR_SID7f 49427
#define SELECTOR_FOR_SID8f 49428
#define SELECTOR_FOR_SID9f 49429
#define SELECTOR_FOR_SOFf 49430
#define SELECT_0f 49431
#define SELECT_1f 49432
#define SELECT_2f 49433
#define SELECT_3f 49434
#define SELECT_Af 49435
#define SELECT_Bf 49436
#define SELECT_CURRENT_USED_ENTRIESf 49437
#define SELECT_DEf 49438
#define SELECT_DEFAULT_RESULT_Af 49439
#define SELECT_DEFAULT_RESULT_Bf 49440
#define SELECT_TDMf 49441
#define SELECT_TEST_PATHf 49442
#define SELFf 49443
#define SELF_ROUTED_CELLS_CNTf 49444
#define SELF_ROUTED_CELLS_CNT_OVERFLOWf 49445
#define SELHGf 49446
#define SELSTATDATAOUTf 49447
#define SELVECf 49448
#define SEL_00f 49449
#define SEL_01f 49450
#define SEL_02f 49451
#define SEL_03f 49452
#define SEL_04f 49453
#define SEL_05f 49454
#define SEL_06f 49455
#define SEL_07f 49456
#define SEL_08f 49457
#define SEL_09f 49458
#define SEL_10f 49459
#define SEL_11f 49460
#define SEL_12f 49461
#define SEL_13f 49462
#define SEL_14f 49463
#define SEL_15f 49464
#define SEL_AVG_ALGf 49465
#define SEL_COMBO_SERDES_0_REF_CLK_SRCf 49466
#define SEL_COMBO_SERDES_1_REF_CLK_SRCf 49467
#define SEL_CONTEXTf 49468
#define SEL_COSf 49469
#define SEL_DIFF_CLOCKf 49470
#define SEL_DOZEN_SERDES_0_REF_CLK_SRCf 49471
#define SEL_DOZEN_SERDES_1_REF_CLK_SRCf 49472
#define SEL_EARLY1_0f 49473
#define SEL_EARLY1_1f 49474
#define SEL_EARLY2_0f 49475
#define SEL_EARLY2_1f 49476
#define SEL_ESMIF_DROP_OPTf 49477
#define SEL_FILT_CNT_0f 49478
#define SEL_FILT_CNT_1f 49479
#define SEL_HISTORYf 49480
#define SEL_INTR_ON_DESC_OR_PKTf 49481
#define SEL_LCPLL_S0f 49482
#define SEL_LCPLL_S1f 49483
#define SEL_LEDRAM_SERIAL_DATAf 49484
#define SEL_LTEf 49485
#define SEL_PORTf 49486
#define SEL_QSGMII_REF_CLK_SRCf 49487
#define SEL_RX_CLKDLY_BLKf 49488
#define SEL_S3MII_REF_CLK_SRCf 49489
#define SEL_SPRI_S1_IN_S0_127_96f 49490
#define SEL_SPRI_S1_IN_S0_31_0f 49491
#define SEL_SPRI_S1_IN_S0_63_32f 49492
#define SEL_SPRI_S1_IN_S0_95_64f 49493
#define SEL_SWAP_LED_LINK_ACT_STATUSf 49494
#define SEL_TX_CLKDLY_BLKf 49495
#define SEL_TX_CORECLK_MONf 49496
#define SEL_WRFIFO_PTR_CLKf 49497
#define SEMAPHOREf 49498
#define SEMAPHORE_CTRLf 49499
#define SEMLOOKUPENABLEf 49500
#define SEMOPCODEOFFSETf 49501
#define SEMOPCODEUSEL3f 49502
#define SEMOPCODEUSETCDPf 49503
#define SEMRESULTACCESSEDf 49504
#define SEMRESULTTABLEf 49505
#define SEM_PAR_ERRORf 49506
#define SEM_PAR_ERROR_MASKf 49507
#define SENDFSMFORBIGGERMAXQUEUESIZEf 49508
#define SENDFSMFORMULCROSSDOWNf 49509
#define SENDFSMONCREDITf 49510
#define SENDNOCHGONCREDITf 49511
#define SENDPKTFRAGf 49512
#define SENDPKTTRIGGERf 49513
#define SEND_EARLY_E2E_CC_SELf 49514
#define SEND_FSM_FOR_BIGGER_MAX_QUEUE_SIZEf 49515
#define SEND_FSM_FOR_MUL_CROSS_DOWNf 49516
#define SEND_FSM_ON_CREDITf 49517
#define SEND_NO_CHG_ON_CREDITf 49518
#define SEND_NULLf 49519
#define SEND_PKT_FRAGf 49520
#define SEND_PKT_TRIGGERf 49521
#define SEND_RESTART_NOT_BACKUPf 49522
#define SEND_RSP_WORD_DYNAMICf 49523
#define SEND_RSP_WORD_RDf 49524
#define SEND_RSP_WORD_WRf 49525
#define SEND_RX_E2E_BKP_ENf 49526
#define SENT_TIMESTAMPf 49527
#define SEPRXHDRDESCENf 49528
#define SEQ12_FUNCTIONf 49529
#define SEQ12_RESOURCE_Af 49530
#define SEQ12_RESOURCE_Bf 49531
#define SEQ13_FUNCTIONf 49532
#define SEQ13_RESOURCE_Af 49533
#define SEQ13_RESOURCE_Bf 49534
#define SEQ21_FUNCTIONf 49535
#define SEQ21_RESOURCE_Af 49536
#define SEQ21_RESOURCE_Bf 49537
#define SEQ23_FUNCTIONf 49538
#define SEQ23_RESOURCE_Af 49539
#define SEQ23_RESOURCE_Bf 49540
#define SEQ31_FUNCTIONf 49541
#define SEQ31_RESOURCE_Af 49542
#define SEQ31_RESOURCE_Bf 49543
#define SEQ32_FUNCTIONf 49544
#define SEQ32_RESOURCE_Af 49545
#define SEQ32_RESOURCE_Bf 49546
#define SEQDONEf 49547
#define SEQERRRJCTf 49548
#define SEQNUMf 49549
#define SEQNUMMSKDISf 49550
#define SEQNUMMSKMSBf 49551
#define SEQRXBIGERSEQEXPANDSMALLERSEQTXf 49552
#define SEQRXBIGERSEQEXPANDSMALLERSEQTXMASKf 49553
#define SEQRXSMALLERSEQEXPORBIGGEREQSEQTXf 49554
#define SEQRXSMALLERSEQEXPORBIGGEREQSEQTXMASKf 49555
#define SEQUENCEEXPECTEDf 49556
#define SEQUENCERf 49557
#define SEQUENCETXf 49558
#define SEQUENCE_EXPECTEDf 49559
#define SEQUENCE_IDf 49560
#define SEQUENCE_RANGE_15_0f 49561
#define SEQUENCE_RANGE_31_16f 49562
#define SEQUENCE_TXf 49563
#define SEQUNCENUMBERf 49564
#define SEQ_DPEO_ERRf 49565
#define SEQ_ERR_RJCTf 49566
#define SEQ_NUMf 49567
#define SEQ_READMASK0f 49568
#define SEQ_READMASK1f 49569
#define SEQ_READMASK2f 49570
#define SEQ_READMASK3f 49571
#define SEQ_RX_BIGER_SEQ_EXP_AND_SMALLER_SEQ_TXf 49572
#define SEQ_RX_BIGER_SEQ_EXP_AND_SMALLER_SEQ_TX_MASKf 49573
#define SEQ_RX_SMALLER_SEQ_EXP_OR_BIGGER_EQ_SEQ_TXf 49574
#define SEQ_RX_SMALLER_SEQ_EXP_OR_BIGGER_EQ_SEQ_TX_MASKf 49575
#define SEQ_START_2ND_HALF0f 49576
#define SEQ_START_2ND_HALF1f 49577
#define SEQ_START_2ND_HALF2f 49578
#define SEQ_START_2ND_HALF3f 49579
#define SEQ_STATEf 49580
#define SEQ_STATE_TRN_EVENT_1f 49581
#define SEQ_STATE_TRN_EVENT_2f 49582
#define SEQ_STATE_TRN_EVENT_3f 49583
#define SEQ_STATE_TRN_EVENT_4f 49584
#define SEQ_STATE_TRN_EVENT_5f 49585
#define SEQ_STATE_TRN_EVENT_6f 49586
#define SER0_MEM0_TMf 49587
#define SER0_MEM1_TMf 49588
#define SER0_MEM_TMf 49589
#define SER1_MEM0_TMf 49590
#define SER1_MEM1_TMf 49591
#define SER1_MEM_TMf 49592
#define SERDES0_PORT_1_TO_8_LINK_STATf 49593
#define SERDES1_PORT_9_TO_16_LINK_STATf 49594
#define SERDES2_PORT_17_TO_24_LINK_STATf 49595
#define SERDES_G4_ENf 49596
#define SERDES_LCPLL_FBDIV_0f 49597
#define SERDES_LCPLL_FBDIV_1f 49598
#define SERDES_LCPLL_HO_BYP_ENABLEf 49599
#define SERDES_LCPLL_LOCK_STATf 49600
#define SERRf 49601
#define SERR_MASKf 49602
#define SERVICETYPEf 49603
#define SERVICETYPELABELPWEMPf 49604
#define SERVICETYPELABELPWEP2Pf 49605
#define SERVICETYPELSBf 49606
#define SERVICE_BASE_QUEUE_NUMf 49607
#define SERVICE_COSf 49608
#define SERVICE_COS_MAP_PAR_ERRf 49609
#define SERVICE_COS_MAP_PMf 49610
#define SERVICE_COS_MAP_TMf 49611
#define SERVICE_COS_OFFSETf 49612
#define SERVICE_COS_PROFILE_INDEXf 49613
#define SERVICE_CTR_IDXf 49614
#define SERVICE_PORT_MAP_PARITY_ENf 49615
#define SERVICE_PORT_MAP_PDAf 49616
#define SERVICE_PORT_MAP_TMf 49617
#define SERVICE_PORT_OFFSETf 49618
#define SERVICE_PORT_PROFILE_INDEXf 49619
#define SERVICE_QUEUE_BASEf 49620
#define SERVICE_QUEUE_MAP_PARITY_ENf 49621
#define SERVICE_QUEUE_MAP_PDAf 49622
#define SERVICE_QUEUE_MAP_TMf 49623
#define SERVICE_QUEUE_MODELf 49624
#define SERVICE_QUEUE_PTRf 49625
#define SERVICE_TYPEf 49626
#define SERVICE_TYPE_LABEL_PWE_MPf 49627
#define SERVICE_TYPE_LABEL_PWE_P2Pf 49628
#define SERVICE_TYPE_LSBf 49629
#define SERVICE_TYPE_MASKf 49630
#define SER_BYPASSf 49631
#define SER_CHECK_FAILf 49632
#define SER_FAIL_1Bf 49633
#define SER_FIFO_NON_EMPTYf 49634
#define SER_FIFO_NOT_EMPTYf 49635
#define SER_INTf 49636
#define SER_INTRf 49637
#define SER_INT_FORCEf 49638
#define SER_INT_MASKf 49639
#define SER_MEM_TMf 49640
#define SER_RANGE_ENABLEf 49641
#define SER_STATUS_BUS_ECC_ENf 49642
#define SER_STATUS_BUS_ECC_EN_COR_ERR_RPTf 49643
#define SER_STATUS_BUS_INJECT_DBEf 49644
#define SER_STATUS_BUS_INJECT_SBEf 49645
#define SESSION_BUSYf 49646
#define SESSION_IDf 49647
#define SESSION_IDENTIFIERf 49648
#define SESSION_IDENTIFIER_TYPEf 49649
#define SESSION_INDEXf 49650
#define SESSION_INFOf 49651
#define SESSION_TBLf 49652
#define SESSION_TMf 49653
#define SESSION_TM0f 49654
#define SESSION_TM1f 49655
#define SETf 49656
#define SETDELAYf 49657
#define SETFTMHVERSIONf 49658
#define SETLIMITf 49659
#define SETREASREJSCHDBUFFTHf 49660
#define SETREASREJSCHDDESCTHf 49661
#define SETREASREJUNSCHDBUFFTHf 49662
#define SETREASREJUNSCHDDESCTHf 49663
#define SETTHRESHOLDBDf 49664
#define SETTHRESHOLDWORDSf 49665
#define SET_ADVf 49666
#define SET_AVRG_QSIZE_TO_BUFFf 49667
#define SET_BAAf 49668
#define SET_BLS_TIMEf 49669
#define SET_BURST_ALIGNf 49670
#define SET_CREf 49671
#define SET_DELAY0f 49672
#define SET_DELAY1f 49673
#define SET_DELAY2f 49674
#define SET_DELAY3f 49675
#define SET_DESCf 49676
#define SET_FTMH_VERSIONf 49677
#define SET_LIMITf 49678
#define SET_MR_MPRf 49679
#define SET_MWf 49680
#define SET_PPD2_OPCODEf 49681
#define SET_PROT_STATUSf 49682
#define SET_RD_BLf 49683
#define SET_RD_SYNCf 49684
#define SET_RNDTRPDIFF0f 49685
#define SET_RNDTRPDIFF1f 49686
#define SET_RNDTRPDIFF2f 49687
#define SET_RNDTRPDIFF3f 49688
#define SET_SCI_INDEXf 49689
#define SET_T0f 49690
#define SET_T1f 49691
#define SET_T2f 49692
#define SET_T3f 49693
#define SET_T4f 49694
#define SET_T5f 49695
#define SET_T6f 49696
#define SET_TDM_Q_PER_QSIGNf 49697
#define SET_THRESHOLD_BDf 49698
#define SET_THRESHOLD_WORDSf 49699
#define SET_VSQ_AVRG_QSIZE_TO_BUFFf 49700
#define SET_WR_BLf 49701
#define SET_WR_DQf 49702
#define SET_WR_SYNCf 49703
#define SE_MA_PAR_ERROR_INITf 49704
#define SE_MB_PAR_ERROR_INITf 49705
#define SFf 49706
#define SFD_OFFSETf 49707
#define SFEf 49708
#define SFENABLEf 49709
#define SFI_8B10B_CAP_ERRORf 49710
#define SFI_8B10B_CAP_ERROR_DISINTf 49711
#define SFI_CBUFFER_A_CORRECTED_ERRORf 49712
#define SFI_CBUFFER_A_CORRECTED_ERROR_DISINTf 49713
#define SFI_CBUFFER_A_ECC_ERROR_ADDRESSf 49714
#define SFI_CBUFFER_A_UNCORRECTED_ERRORf 49715
#define SFI_CBUFFER_A_UNCORRECTED_ERROR_DISINTf 49716
#define SFI_CBUFFER_B_CORRECTED_ERRORf 49717
#define SFI_CBUFFER_B_CORRECTED_ERROR_DISINTf 49718
#define SFI_CBUFFER_B_ECC_ERROR_ADDRESSf 49719
#define SFI_CBUFFER_B_UNCORRECTED_ERRORf 49720
#define SFI_CBUFFER_B_UNCORRECTED_ERROR_DISINTf 49721
#define SFI_CBUFFER_ENABLE_ECCf 49722
#define SFI_CBUFFER_FORCE_UNCORRECTABLE_ERRORf 49723
#define SFI_CBUFFER_OVERFLOWf 49724
#define SFI_CBUFFER_OVERFLOW_DISINTf 49725
#define SFI_CBUFFER_OVERFLOW_MASKf 49726
#define SFI_CBUFFER_TMf 49727
#define SFI_CBUFFER_UNDERRUNf 49728
#define SFI_CBUFFER_UNDERRUN_DISINTf 49729
#define SFI_CBUFFER_UNDERRUN_MASKf 49730
#define SFI_DBUFFER_OVERFLOWf 49731
#define SFI_DBUFFER_OVERFLOW_DISINTf 49732
#define SFI_DBUFFER_OVERFLOW_MASKf 49733
#define SFI_DBUFFER_TMf 49734
#define SFI_DBUFFER_UNDERRUNf 49735
#define SFI_DBUFFER_UNDERRUN_DISINTf 49736
#define SFI_DBUFFER_UNDERRUN_MASKf 49737
#define SFI_FR_RX_ERRf 49738
#define SFI_FR_RX_ERR_0f 49739
#define SFI_FR_RX_ERR_1f 49740
#define SFI_FR_RX_ERR_2f 49741
#define SFI_FR_RX_ERR_3f 49742
#define SFI_FR_RX_PKLT_HDRf 49743
#define SFI_FR_RX_PKLT_HDR_0f 49744
#define SFI_FR_RX_PKLT_HDR_1f 49745
#define SFI_FR_RX_PKLT_HDR_2f 49746
#define SFI_FR_RX_PKLT_HDR_3f 49747
#define SFI_FR_RX_REMAPPED_SFI_NUMf 49748
#define SFI_FR_RX_REMAPPED_SFI_NUM_0f 49749
#define SFI_FR_RX_REMAPPED_SFI_NUM_1f 49750
#define SFI_FR_RX_REMAPPED_SFI_NUM_2f 49751
#define SFI_FR_RX_REMAPPED_SFI_NUM_3f 49752
#define SFI_FR_RX_SOTf 49753
#define SFI_FR_RX_SOT_0f 49754
#define SFI_FR_RX_SOT_1f 49755
#define SFI_FR_RX_SOT_2f 49756
#define SFI_FR_RX_SOT_3f 49757
#define SFI_FR_RX_STATIC_SFI_NUMf 49758
#define SFI_FR_RX_STATIC_SFI_NUM_0f 49759
#define SFI_FR_RX_STATIC_SFI_NUM_1f 49760
#define SFI_FR_RX_STATIC_SFI_NUM_2f 49761
#define SFI_FR_RX_STATIC_SFI_NUM_3f 49762
#define SFI_PLANE_A_CFIFO_HIGH_WATERMARKf 49763
#define SFI_PLANE_A_CFIFO_HIGH_WATERMARK_UPDf 49764
#define SFI_PLANE_B_CFIFO_HIGH_WATERMARKf 49765
#define SFI_PLANE_B_CFIFO_HIGH_WATERMARK_UPDf 49766
#define SFI_READY_ERRORf 49767
#define SFI_READY_ERROR_DISINTf 49768
#define SFI_RND_LENGTH_ERRORf 49769
#define SFI_RND_LENGTH_ERROR_DISINTf 49770
#define SFI_RND_LENGTH_ERROR_MASKf 49771
#define SFI_RND_LENGTH_HIGH_WATERMARKf 49772
#define SFI_RND_LENGTH_HIGH_WATERMARK_UPDf 49773
#define SFI_RND_SIZEf 49774
#define SFI_RX_FIFO_OVERFLOWf 49775
#define SFI_RX_FIFO_OVERFLOW_DISINTf 49776
#define SFI_SKEW_TOLf 49777
#define SFI_TIMER_BUSY_ERRORf 49778
#define SFI_TIMER_BUSY_ERROR_DISINTf 49779
#define SFI_TIMER_BUSY_ERROR_ENf 49780
#define SFI_TIMER_BUSY_ERROR_MASKf 49781
#define SFI_TX_FIFO_OVERFLOWf 49782
#define SFI_TX_FIFO_OVERFLOW_DISINTf 49783
#define SFI_UNEXPECTED_SOTf 49784
#define SFI_UNEXPECTED_SOT_DISINTf 49785
#define SFLHECCMASKf 49786
#define SFLOW_EGR_SAMPLEf 49787
#define SFLOW_EGR_THRESHOLD_PARITY_ENf 49788
#define SFLOW_ING_SAMPLEf 49789
#define SFLOW_ING_THRESHOLD_PARITY_ENf 49790
#define SFLOW_ING_THRESHOLD_PAR_ERRf 49791
#define SFLTECCMASKf 49792
#define SFPRSTf 49793
#define SFT_RESETNf 49794
#define SF_BUFFER_A_TMf 49795
#define SF_BUFFER_B_TMf 49796
#define SF_BUFFER_OVERFLOW_ERR_Af 49797
#define SF_BUFFER_OVERFLOW_ERR_A_DINSTf 49798
#define SF_BUFFER_OVERFLOW_ERR_Bf 49799
#define SF_BUFFER_OVERFLOW_ERR_B_DINSTf 49800
#define SF_ENABLEf 49801
#define SF_MODID0f 49802
#define SF_MODID0_VALIDf 49803
#define SF_MODID1f 49804
#define SF_MODID1_VALIDf 49805
#define SF_SRC_MODID_CHECK_PARITY_ENf 49806
#define SF_TOP_TREX2_DEBUG_ENABLEf 49807
#define SGMIIf 49808
#define SGMIIPORTDELAYf 49809
#define SGN_DETf 49810
#define SGN_DET_SELf 49811
#define SGPPf 49812
#define SGPP_SVP_SELf 49813
#define SG_ENABLEf 49814
#define SG_RELOAD_ENABLEf 49815
#define SHf 49816
#define SHAPED_BITSf 49817
#define SHAPED_CHANGE_SOON_UPDATE_FROM_QPPf 49818
#define SHAPER0CALf 49819
#define SHAPER0DELAYf 49820
#define SHAPER0MAXCREDITf 49821
#define SHAPER1CALf 49822
#define SHAPER1DELAYf 49823
#define SHAPER1MAXCREDITf 49824
#define SHAPER2CALf 49825
#define SHAPER2DELAYf 49826
#define SHAPER2MAXCREDITf 49827
#define SHAPER3CALf 49828
#define SHAPER3DELAYf 49829
#define SHAPER3MAXCREDITf 49830
#define SHAPER4CALf 49831
#define SHAPER4DELAYf 49832
#define SHAPER4MAXCREDITf 49833
#define SHAPER4SLOWSTARTCAL0f 49834
#define SHAPER4SLOWSTARTCAL1f 49835
#define SHAPER4SLOWSTARTCFGTIMERPERIOD0f 49836
#define SHAPER4SLOWSTARTCFGTIMERPERIOD1f 49837
#define SHAPER4SLOWSTARTDELAY0f 49838
#define SHAPER4SLOWSTARTDELAY1f 49839
#define SHAPER4SLOWSTARTENABLEf 49840
#define SHAPER5CALf 49841
#define SHAPER5DELAYf 49842
#define SHAPER5MAXCREDITf 49843
#define SHAPER5SLOWSTARTCAL0f 49844
#define SHAPER5SLOWSTARTCAL1f 49845
#define SHAPER5SLOWSTARTCFGTIMERPERIOD0f 49846
#define SHAPER5SLOWSTARTCFGTIMERPERIOD1f 49847
#define SHAPER5SLOWSTARTDELAY0f 49848
#define SHAPER5SLOWSTARTDELAY1f 49849
#define SHAPER5SLOWSTARTENABLEf 49850
#define SHAPER6CALf 49851
#define SHAPER6DELAYf 49852
#define SHAPER6MAXCREDITf 49853
#define SHAPER7CALf 49854
#define SHAPER7DELAYf 49855
#define SHAPER7MAXCREDITf 49856
#define SHAPER8CALf 49857
#define SHAPER8DELAYf 49858
#define SHAPER8MAXCREDITf 49859
#define SHAPERLOWPRIf 49860
#define SHAPERSLOWRATE1f 49861
#define SHAPERSLOWRATE2f 49862
#define SHAPER_0_CALf 49863
#define SHAPER_0_DCR_FACTORf 49864
#define SHAPER_0_DELAYf 49865
#define SHAPER_0_MAX_CREDITf 49866
#define SHAPER_1_CALf 49867
#define SHAPER_1_DCR_FACTORf 49868
#define SHAPER_1_DELAYf 49869
#define SHAPER_1_MAX_CREDITf 49870
#define SHAPER_2_CALf 49871
#define SHAPER_2_DCR_FACTORf 49872
#define SHAPER_2_DELAYf 49873
#define SHAPER_2_MAX_CREDITf 49874
#define SHAPER_3_CALf 49875
#define SHAPER_3_DCR_FACTORf 49876
#define SHAPER_3_DELAYf 49877
#define SHAPER_3_MAX_CREDITf 49878
#define SHAPER_4_CALf 49879
#define SHAPER_4_DCR_FACTORf 49880
#define SHAPER_4_DELAYf 49881
#define SHAPER_4_JITTER_MASKf 49882
#define SHAPER_4_MAX_CREDITf 49883
#define SHAPER_4_SLOW_START_CAL_0f 49884
#define SHAPER_4_SLOW_START_CAL_1f 49885
#define SHAPER_4_SLOW_START_CFG_TIMER_PERIOD_0f 49886
#define SHAPER_4_SLOW_START_CFG_TIMER_PERIOD_1f 49887
#define SHAPER_4_SLOW_START_DELAY_0f 49888
#define SHAPER_4_SLOW_START_DELAY_1f 49889
#define SHAPER_4_SLOW_START_ENABLEf 49890
#define SHAPER_4_TRAFFIC_JITTER_ENf 49891
#define SHAPER_5_CALf 49892
#define SHAPER_5_DCR_FACTORf 49893
#define SHAPER_5_DELAYf 49894
#define SHAPER_5_JITTER_MASKf 49895
#define SHAPER_5_MAX_CREDITf 49896
#define SHAPER_5_SLOW_START_CAL_0f 49897
#define SHAPER_5_SLOW_START_CAL_1f 49898
#define SHAPER_5_SLOW_START_CFG_TIMER_PERIOD_0f 49899
#define SHAPER_5_SLOW_START_CFG_TIMER_PERIOD_1f 49900
#define SHAPER_5_SLOW_START_DELAY_0f 49901
#define SHAPER_5_SLOW_START_DELAY_1f 49902
#define SHAPER_5_SLOW_START_ENABLEf 49903
#define SHAPER_5_TRAFFIC_JITTER_ENf 49904
#define SHAPER_6_CALf 49905
#define SHAPER_6_DCR_FACTORf 49906
#define SHAPER_6_DELAYf 49907
#define SHAPER_6_MAX_CREDITf 49908
#define SHAPER_7_CALf 49909
#define SHAPER_7_DCR_FACTORf 49910
#define SHAPER_7_DELAYf 49911
#define SHAPER_7_MAX_CREDITf 49912
#define SHAPER_8_CALf 49913
#define SHAPER_8_DELAYf 49914
#define SHAPER_8_MAX_CREDITf 49915
#define SHAPER_ACKf 49916
#define SHAPER_BACKPRESSUREf 49917
#define SHAPER_CELL_HDR_DIFFf 49918
#define SHAPER_CONTROLf 49919
#define SHAPER_ENf 49920
#define SHAPER_ENABLEf 49921
#define SHAPER_EVENT_FIFO_DEPTHf 49922
#define SHAPER_EVENT_FIFO_FULL_HALT_ENf 49923
#define SHAPER_FILL_THRESH_HIT_HALT_ENf 49924
#define SHAPER_FORCE_BACKPRESSURE_FROM_QPPf 49925
#define SHAPER_IDf 49926
#define SHAPER_LOW_PRIf 49927
#define SHAPER_MAP_CH_ARB_TO_IFCf 49928
#define SHAPER_MAXBURST_EXPf 49929
#define SHAPER_MAXBURST_MANTf 49930
#define SHAPER_MAX_BUCKET_OVERFLOWf 49931
#define SHAPER_MAX_BUCKET_OVERFLOW_MASKf 49932
#define SHAPER_MAX_COSf 49933
#define SHAPER_MAX_PORT_NUMf 49934
#define SHAPER_MIN_BUCKET_OVERFLOWf 49935
#define SHAPER_MIN_BUCKET_OVERFLOW_MASKf 49936
#define SHAPER_MIN_COSf 49937
#define SHAPER_MIN_PORT_NUMf 49938
#define SHAPER_PACKET_RATE_CONSTf 49939
#define SHAPER_RATE_EXPf 49940
#define SHAPER_RATE_MANTf 49941
#define SHAPER_REFRESH_ENf 49942
#define SHAPER_REQf 49943
#define SHAPER_SLOW_RATE_1f 49944
#define SHAPER_SLOW_RATE_2f 49945
#define SHAPE_CHANGE_SOONf 49946
#define SHAPE_LOOP_SIZE_EXP1f 49947
#define SHAPE_LOOP_SIZE_EXP2f 49948
#define SHAPE_RATE_EXPf 49949
#define SHAPE_RATE_MANTf 49950
#define SHAPE_THRESH_EXPf 49951
#define SHAPE_THRESH_MANTf 49952
#define SHAPE_WORKINGf 49953
#define SHAPING_BUS_LENGTH_ADJf 49954
#define SHAREDf 49955
#define SHARED0f 49956
#define SHARED1f 49957
#define SHARED_ALPHAf 49958
#define SHARED_ATTRIBUTE_IGNOREf 49959
#define SHARED_ATTRIBUTE_INVALf 49960
#define SHARED_BFIDf 49961
#define SHARED_CELLf 49962
#define SHARED_COUNTf 49963
#define SHARED_FRAG_ID_ENABLEf 49964
#define SHARED_ID_ENABLEf 49965
#define SHARED_LIMITf 49966
#define SHARED_LIMIT_ADDRf 49967
#define SHARED_LIMIT_DCMf 49968
#define SHARED_LIMIT_ENABLEf 49969
#define SHARED_LIMIT_HITf 49970
#define SHARED_LIMIT_PMf 49971
#define SHARED_LIMIT_TMf 49972
#define SHARED_MAX_USAGEf 49973
#define SHARED_METER_PAIR_INDEXf 49974
#define SHARED_METER_PAIR_MODEf 49975
#define SHARED_METER_PAIR_POOL_INDEXf 49976
#define SHARED_METER_PAIR_POOL_NUMBERf 49977
#define SHARED_METER_PAIR_POOL_RESERVED_0f 49978
#define SHARED_METER_PAIR_POOL_RESERVED_1f 49979
#define SHARED_METER_SETf 49980
#define SHARED_METER_SET_ENABLEf 49981
#define SHARED_PKTf 49982
#define SHARED_POOL_SIZEf 49983
#define SHARED_RED_LIMITf 49984
#define SHARED_REG_ACC_DONEf 49985
#define SHARED_RESUMEf 49986
#define SHARED_RESUME_LIMITf 49987
#define SHARED_TABLE_IPMC_SIZEf 49988
#define SHARED_TABLE_L2MC_SIZEf 49989
#define SHARED_USE_COUNTf 49990
#define SHARED_YELLOW_LIMITf 49991
#define SHARING_FLAGf 49992
#define SHC_PAR_ERRORf 49993
#define SHC_PAR_ERROR_INITf 49994
#define SHC_PAR_ERROR_MASKf 49995
#define SHDDECCMASKf 49996
#define SHDD_1B_ECC_ERROR_INITf 49997
#define SHDD_2B_ECC_ERROR_INITf 49998
#define SHDD_ECC_ERRORf 49999
#define SHDD_ECC_ERROR_FIXEDf 50000
#define SHDD_ECC_ERROR_FIXED_MASKf 50001
#define SHDD_ECC_ERROR_MASKf 50002
#define SHDSECCMASKf 50003
#define SHDS_PAR_ERRORf 50004
#define SHDS_PAR_ERROR_INITf 50005
#define SHDS_PAR_ERROR_MASKf 50006
#define SHIFTf 50007
#define SHIFT_GT_FRAMELENf 50008
#define SHIFT_GT_FRAMELEN_DISINTf 50009
#define SHIFT_GT_HDR_RECORDf 50010
#define SHIFT_GT_HDR_RECORD_DISINTf 50011
#define SHIFT_SEG0f 50012
#define SHIFT_SEG1f 50013
#define SHIFT_SEG10f 50014
#define SHIFT_SEG11f 50015
#define SHIFT_SEG12f 50016
#define SHIFT_SEG13f 50017
#define SHIFT_SEG14f 50018
#define SHIFT_SEG15f 50019
#define SHIFT_SEG16f 50020
#define SHIFT_SEG17f 50021
#define SHIFT_SEG18f 50022
#define SHIFT_SEG19f 50023
#define SHIFT_SEG2f 50024
#define SHIFT_SEG20f 50025
#define SHIFT_SEG21f 50026
#define SHIFT_SEG22f 50027
#define SHIFT_SEG23f 50028
#define SHIFT_SEG24f 50029
#define SHIFT_SEG25f 50030
#define SHIFT_SEG26f 50031
#define SHIFT_SEG27f 50032
#define SHIFT_SEG28f 50033
#define SHIFT_SEG29f 50034
#define SHIFT_SEG3f 50035
#define SHIFT_SEG30f 50036
#define SHIFT_SEG31f 50037
#define SHIFT_SEG4f 50038
#define SHIFT_SEG5f 50039
#define SHIFT_SEG6f 50040
#define SHIFT_SEG7f 50041
#define SHIFT_SEG8f 50042
#define SHIFT_SEG9f 50043
#define SHIFT_SELECTf 50044
#define SHIM_ERROR_INTERRUPT_ENABLEf 50045
#define SHORT_QNTAf 50046
#define SHOW_CUR_CNTf 50047
#define SHOW_CUR_COUNTf 50048
#define SHPFLOWBADPARAMSf 50049
#define SHPFLOWBADPARAMSMASKf 50050
#define SHPFLOWIDf 50051
#define SHP_FLOW_BAD_PARAMSf 50052
#define SHP_FLOW_BAD_PARAMS_MASKf 50053
#define SHP_FLOW_IDf 50054
#define SHRCELL_LMTf 50055
#define SHRCNTf 50056
#define SHRLMTf 50057
#define SHRLMTPKTf 50058
#define SHRMAXf 50059
#define SHRPKT_LMTf 50060
#define SHR_LMTf 50061
#define SHR_TDM0f 50062
#define SHR_TDM1f 50063
#define SHUTDOWNf 50064
#define SH_PRUNE_ENABLEf 50065
#define SIf 50066
#define SICKY_PIPEf 50067
#define SIGDETBKTRSTENAf 50068
#define SIGNf 50069
#define SIGNATUREf 50070
#define SIGNATURE_IDf 50071
#define SIGN_BITf 50072
#define SIGN_BIT_FOR_P_WERR_MAX_SC_NEXTf 50073
#define SIG_DETf 50074
#define SIG_DET_BKT_RST_ENAf 50075
#define SIMPLE_RR_ALL_LINKSf 50076
#define SIM_PAR_ERRORf 50077
#define SIM_PAR_ERROR_MASKf 50078
#define SINDEXf 50079
#define SINGLEBITKILLf 50080
#define SINGLEERRCNTf 50081
#define SINGLE_BIT_ERRf 50082
#define SINGLE_BIT_ERR0f 50083
#define SINGLE_BIT_ERR1f 50084
#define SINGLE_BIT_ERR2f 50085
#define SINGLE_BIT_ERR3f 50086
#define SINGLE_CYCLEf 50087
#define SINGLE_ERR_CNTf 50088
#define SINGLE_FABRIC_CONTEXTf 50089
#define SINGLE_PIPE_FIFO_SHARING_ENf 50090
#define SINGLE_PORT_TX_CREDITSf 50091
#define SIPf 50092
#define SIP_HIf 50093
#define SIP_LOWf 50094
#define SIP_MASKf 50095
#define SIRIUS__CHIP_RST_Nf 50096
#define SIRIUS__XP4_RST_Lf 50097
#define SIRIUS__XP5_5ST_Lf 50098
#define SIRIUS__XP6_RST_Lf 50099
#define SIRIUS__XP7_RST_Lf 50100
#define SIRIUS_Q_TAGf 50101
#define SIRUS_Q_TAGf 50102
#define SISTER_SPACINGf 50103
#define SITB_SELf 50104
#define SITB_SEL0f 50105
#define SITB_SEL1f 50106
#define SIT_ICFI_ACTIONf 50107
#define SIT_IPRI_ACTIONf 50108
#define SIT_ITAG_ACTIONf 50109
#define SIT_NOVT_VPRI_ACTIONf 50110
#define SIT_NOVT_VTAG_ACTIONf 50111
#define SIT_OCFI_ACTIONf 50112
#define SIT_OPRI_ACTIONf 50113
#define SIT_OTAG_ACTIONf 50114
#define SIT_PITAG_ACTIONf 50115
#define SIT_VT_VPRI_ACTIONf 50116
#define SIT_VT_VTAG_ACTIONf 50117
#define SIZEf 50118
#define SIZE_Af 50119
#define SIZE_Bf 50120
#define SIZE_BASEf 50121
#define SIZE_SRCf 50122
#define SI_SC_RX_PORT0_CAPTf 50123
#define SI_SC_RX_PORT0_MASKf 50124
#define SI_SC_RX_PORT0_STATUSf 50125
#define SI_SC_RX_PORT0_STATUS_DISINTf 50126
#define SI_SC_RX_PORT0_VALUEf 50127
#define SI_SC_RX_PORT1_CAPTf 50128
#define SI_SC_RX_PORT1_MASKf 50129
#define SI_SC_RX_PORT1_STATUSf 50130
#define SI_SC_RX_PORT1_STATUS_DISINTf 50131
#define SI_SC_RX_PORT1_VALUEf 50132
#define SK00_PARITY_FLIPf 50133
#define SK00_STATUSf 50134
#define SK00_STATUS_DISINTf 50135
#define SK01_PARITY_FLIPf 50136
#define SK01_STATUSf 50137
#define SK01_STATUS_DISINTf 50138
#define SK10_PARITY_FLIPf 50139
#define SK10_STATUSf 50140
#define SK10_STATUS_DISINTf 50141
#define SK11_PARITY_FLIPf 50142
#define SK11_STATUSf 50143
#define SK11_STATUS_DISINTf 50144
#define SKEW_VIOLATION_CH_EN_CNT_Af 50145
#define SKEW_VIOLATION_CH_EN_CNT_Bf 50146
#define SKEW_VIOLATION_ERR_Af 50147
#define SKEW_VIOLATION_ERR_A_DINSTf 50148
#define SKEW_VIOLATION_ERR_Bf 50149
#define SKEW_VIOLATION_ERR_B_DINSTf 50150
#define SKEW_VIOLATION_MEM_Af 50151
#define SKEW_VIOLATION_MEM_Bf 50152
#define SKEW_VIOLATION_PKLT_NUM_Af 50153
#define SKEW_VIOLATION_PKLT_NUM_Bf 50154
#define SKEYIf 50155
#define SKEYI_MASKf 50156
#define SKEYOf 50157
#define SKEYO_LENf 50158
#define SKEYO_LEN_MASKf 50159
#define SKEYO_MASKf 50160
#define SKIDMARKERf 50161
#define SKIPf 50162
#define SKIP_CRCf 50163
#define SKIP_CRC0f 50164
#define SKIP_CRC1f 50165
#define SKIP_CRC2f 50166
#define SKIP_ETHERNETf 50167
#define SKIP_ETHERNET_UPDATE_IN_RIFf 50168
#define SKIP_F_STAT_REGf 50169
#define SKIP_L_STAT_REGf 50170
#define SKIP_MRSf 50171
#define SKIP_NULL_ENABLEf 50172
#define SKIP_NUM_BYTESf 50173
#define SKIP_NUM_BYTES0f 50174
#define SKIP_NUM_BYTES1f 50175
#define SKIP_NUM_BYTES2f 50176
#define SKIP_RSTf 50177
#define SKIP_SOME_STAT_REGSf 50178
#define SKIP_STARTf 50179
#define SLAM_DMA_COMPLETEf 50180
#define SLAM_DMA_DONEf 50181
#define SLAM_ENf 50182
#define SLAM_MEMf 50183
#define SLAVE_ABORTf 50184
#define SLAVE_PECf 50185
#define SLAVE_RD_EVENT_ENf 50186
#define SLAVE_RD_STATUSf 50187
#define SLAVE_RX_EVENTf 50188
#define SLAVE_RX_EVENT_ENf 50189
#define SLAVE_RX_FIFO_FLUSHf 50190
#define SLAVE_RX_FIFO_FULLf 50191
#define SLAVE_RX_FIFO_FULL_ENf 50192
#define SLAVE_RX_FIFO_THRESHOLDf 50193
#define SLAVE_RX_PKT_COUNTf 50194
#define SLAVE_RX_THRESHOLD_HITf 50195
#define SLAVE_RX_THRESHOLD_HIT_ENf 50196
#define SLAVE_SMBUS_RD_DATAf 50197
#define SLAVE_SMBUS_WR_DATAf 50198
#define SLAVE_START_BUSYf 50199
#define SLAVE_START_BUSY_COMMANDf 50200
#define SLAVE_START_BUSY_ENf 50201
#define SLAVE_STATEf 50202
#define SLAVE_STATUSf 50203
#define SLAVE_TX_FIFO_FLUSHf 50204
#define SLAVE_TX_UNDERRUN_ENf 50205
#define SLAVE_WR_STATUSf 50206
#define SLBTCMSBf 50207
#define SLDMA_MEM_TMf 50208
#define SLEEPf 50209
#define SLICE0_AUX_TAG_1_SELf 50210
#define SLICE0_AUX_TAG_2_SELf 50211
#define SLICE0_DOUBLE_WIDE_F2_KEY_SELECTf 50212
#define SLICE0_DOUBLE_WIDE_KEY_SELECTf 50213
#define SLICE0_DOUBLE_WIDE_MODEf 50214
#define SLICE0_D_TYPE_SELf 50215
#define SLICE0_F1f 50216
#define SLICE0_F2f 50217
#define SLICE0_F3f 50218
#define SLICE0_F4f 50219
#define SLICE0_FCOE_VSAN_SELf 50220
#define SLICE0_FIELDSf 50221
#define SLICE0_NORMALIZE_IP_ADDRf 50222
#define SLICE0_NORMALIZE_MAC_ADDRf 50223
#define SLICE0_PAIRING_FIXEDf 50224
#define SLICE0_PAIRING_IPBM_F0f 50225
#define SLICE0_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50226
#define SLICE0_RANGE_CHECK_SELf 50227
#define SLICE0_S_TYPE_SELf 50228
#define SLICE10_AUX_TAG_1_SELf 50229
#define SLICE10_AUX_TAG_2_SELf 50230
#define SLICE10_DOUBLE_WIDE_F2_KEY_SELECTf 50231
#define SLICE10_DOUBLE_WIDE_KEY_SELECTf 50232
#define SLICE10_DOUBLE_WIDE_MODEf 50233
#define SLICE10_D_TYPE_SELf 50234
#define SLICE10_F1f 50235
#define SLICE10_F2f 50236
#define SLICE10_F3f 50237
#define SLICE10_F4f 50238
#define SLICE10_FCOE_VSAN_SELf 50239
#define SLICE10_FIELDSf 50240
#define SLICE10_NORMALIZE_IP_ADDRf 50241
#define SLICE10_NORMALIZE_MAC_ADDRf 50242
#define SLICE10_PAIRING_FIXEDf 50243
#define SLICE10_PAIRING_IPBM_F0f 50244
#define SLICE10_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50245
#define SLICE10_RANGE_CHECK_SELf 50246
#define SLICE10_S_TYPE_SELf 50247
#define SLICE11_10_PAIRINGf 50248
#define SLICE11_AUX_TAG_1_SELf 50249
#define SLICE11_AUX_TAG_2_SELf 50250
#define SLICE11_DOUBLE_WIDE_F2_KEY_SELECTf 50251
#define SLICE11_DOUBLE_WIDE_KEY_SELECTf 50252
#define SLICE11_DOUBLE_WIDE_MODEf 50253
#define SLICE11_D_TYPE_SELf 50254
#define SLICE11_F1f 50255
#define SLICE11_F2f 50256
#define SLICE11_F3f 50257
#define SLICE11_F4f 50258
#define SLICE11_FCOE_VSAN_SELf 50259
#define SLICE11_FIELDSf 50260
#define SLICE11_NORMALIZE_IP_ADDRf 50261
#define SLICE11_NORMALIZE_MAC_ADDRf 50262
#define SLICE11_PAIRING_FIXEDf 50263
#define SLICE11_PAIRING_IPBM_F0f 50264
#define SLICE11_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50265
#define SLICE11_RANGE_CHECK_SELf 50266
#define SLICE11_S_TYPE_SELf 50267
#define SLICE12_AUX_TAG_1_SELf 50268
#define SLICE12_AUX_TAG_2_SELf 50269
#define SLICE12_DOUBLE_WIDE_F2_KEY_SELECTf 50270
#define SLICE12_DOUBLE_WIDE_KEY_SELECTf 50271
#define SLICE12_DOUBLE_WIDE_MODEf 50272
#define SLICE12_D_TYPE_SELf 50273
#define SLICE12_F1f 50274
#define SLICE12_F2f 50275
#define SLICE12_F3f 50276
#define SLICE12_F4f 50277
#define SLICE12_FIELDSf 50278
#define SLICE12_NORMALIZE_IP_ADDRf 50279
#define SLICE12_NORMALIZE_MAC_ADDRf 50280
#define SLICE12_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50281
#define SLICE12_RANGE_CHECK_SELf 50282
#define SLICE12_S_TYPE_SELf 50283
#define SLICE13_12_PAIRINGf 50284
#define SLICE13_AUX_TAG_1_SELf 50285
#define SLICE13_AUX_TAG_2_SELf 50286
#define SLICE13_DOUBLE_WIDE_F2_KEY_SELECTf 50287
#define SLICE13_DOUBLE_WIDE_KEY_SELECTf 50288
#define SLICE13_DOUBLE_WIDE_MODEf 50289
#define SLICE13_D_TYPE_SELf 50290
#define SLICE13_F1f 50291
#define SLICE13_F2f 50292
#define SLICE13_F3f 50293
#define SLICE13_F4f 50294
#define SLICE13_FIELDSf 50295
#define SLICE13_NORMALIZE_IP_ADDRf 50296
#define SLICE13_NORMALIZE_MAC_ADDRf 50297
#define SLICE13_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50298
#define SLICE13_RANGE_CHECK_SELf 50299
#define SLICE13_S_TYPE_SELf 50300
#define SLICE14_AUX_TAG_1_SELf 50301
#define SLICE14_AUX_TAG_2_SELf 50302
#define SLICE14_DOUBLE_WIDE_F2_KEY_SELECTf 50303
#define SLICE14_DOUBLE_WIDE_KEY_SELECTf 50304
#define SLICE14_DOUBLE_WIDE_MODEf 50305
#define SLICE14_D_TYPE_SELf 50306
#define SLICE14_F1f 50307
#define SLICE14_F2f 50308
#define SLICE14_F3f 50309
#define SLICE14_F4f 50310
#define SLICE14_FIELDSf 50311
#define SLICE14_NORMALIZE_IP_ADDRf 50312
#define SLICE14_NORMALIZE_MAC_ADDRf 50313
#define SLICE14_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50314
#define SLICE14_RANGE_CHECK_SELf 50315
#define SLICE14_S_TYPE_SELf 50316
#define SLICE15_14_PAIRINGf 50317
#define SLICE15_AUX_TAG_1_SELf 50318
#define SLICE15_AUX_TAG_2_SELf 50319
#define SLICE15_DOUBLE_WIDE_F2_KEY_SELECTf 50320
#define SLICE15_DOUBLE_WIDE_KEY_SELECTf 50321
#define SLICE15_DOUBLE_WIDE_MODEf 50322
#define SLICE15_D_TYPE_SELf 50323
#define SLICE15_F1f 50324
#define SLICE15_F2f 50325
#define SLICE15_F3f 50326
#define SLICE15_F4f 50327
#define SLICE15_FIELDSf 50328
#define SLICE15_NORMALIZE_IP_ADDRf 50329
#define SLICE15_NORMALIZE_MAC_ADDRf 50330
#define SLICE15_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50331
#define SLICE15_RANGE_CHECK_SELf 50332
#define SLICE15_S_TYPE_SELf 50333
#define SLICE1_0_PAIRINGf 50334
#define SLICE1_AUX_TAG_1_SELf 50335
#define SLICE1_AUX_TAG_2_SELf 50336
#define SLICE1_DOUBLE_WIDE_F2_KEY_SELECTf 50337
#define SLICE1_DOUBLE_WIDE_KEY_SELECTf 50338
#define SLICE1_DOUBLE_WIDE_MODEf 50339
#define SLICE1_D_TYPE_SELf 50340
#define SLICE1_F1f 50341
#define SLICE1_F2f 50342
#define SLICE1_F3f 50343
#define SLICE1_F4f 50344
#define SLICE1_FCOE_VSAN_SELf 50345
#define SLICE1_FIELDSf 50346
#define SLICE1_NORMALIZE_IP_ADDRf 50347
#define SLICE1_NORMALIZE_MAC_ADDRf 50348
#define SLICE1_PAIRING_FIXEDf 50349
#define SLICE1_PAIRING_IPBM_F0f 50350
#define SLICE1_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50351
#define SLICE1_RANGE_CHECK_SELf 50352
#define SLICE1_S_TYPE_SELf 50353
#define SLICE2_AUX_TAG_1_SELf 50354
#define SLICE2_AUX_TAG_2_SELf 50355
#define SLICE2_DOUBLE_WIDE_F2_KEY_SELECTf 50356
#define SLICE2_DOUBLE_WIDE_KEY_SELECTf 50357
#define SLICE2_DOUBLE_WIDE_MODEf 50358
#define SLICE2_D_TYPE_SELf 50359
#define SLICE2_F1f 50360
#define SLICE2_F2f 50361
#define SLICE2_F3f 50362
#define SLICE2_F4f 50363
#define SLICE2_FCOE_VSAN_SELf 50364
#define SLICE2_FIELDSf 50365
#define SLICE2_NORMALIZE_IP_ADDRf 50366
#define SLICE2_NORMALIZE_MAC_ADDRf 50367
#define SLICE2_PAIRING_FIXEDf 50368
#define SLICE2_PAIRING_IPBM_F0f 50369
#define SLICE2_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50370
#define SLICE2_RANGE_CHECK_SELf 50371
#define SLICE2_S_TYPE_SELf 50372
#define SLICE3_2_PAIRINGf 50373
#define SLICE3_AUX_TAG_1_SELf 50374
#define SLICE3_AUX_TAG_2_SELf 50375
#define SLICE3_DOUBLE_WIDE_F2_KEY_SELECTf 50376
#define SLICE3_DOUBLE_WIDE_KEY_SELECTf 50377
#define SLICE3_DOUBLE_WIDE_MODEf 50378
#define SLICE3_D_TYPE_SELf 50379
#define SLICE3_F1f 50380
#define SLICE3_F2f 50381
#define SLICE3_F3f 50382
#define SLICE3_F4f 50383
#define SLICE3_FCOE_VSAN_SELf 50384
#define SLICE3_FIELDSf 50385
#define SLICE3_NORMALIZE_IP_ADDRf 50386
#define SLICE3_NORMALIZE_MAC_ADDRf 50387
#define SLICE3_PAIRING_FIXEDf 50388
#define SLICE3_PAIRING_IPBM_F0f 50389
#define SLICE3_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50390
#define SLICE3_RANGE_CHECK_SELf 50391
#define SLICE3_S_TYPE_SELf 50392
#define SLICE4_AUX_TAG_1_SELf 50393
#define SLICE4_AUX_TAG_2_SELf 50394
#define SLICE4_DOUBLE_WIDE_F2_KEY_SELECTf 50395
#define SLICE4_DOUBLE_WIDE_KEY_SELECTf 50396
#define SLICE4_DOUBLE_WIDE_MODEf 50397
#define SLICE4_D_TYPE_SELf 50398
#define SLICE4_F1f 50399
#define SLICE4_F2f 50400
#define SLICE4_F3f 50401
#define SLICE4_F4f 50402
#define SLICE4_FCOE_VSAN_SELf 50403
#define SLICE4_FIELDSf 50404
#define SLICE4_NORMALIZE_IP_ADDRf 50405
#define SLICE4_NORMALIZE_MAC_ADDRf 50406
#define SLICE4_PAIRING_FIXEDf 50407
#define SLICE4_PAIRING_IPBM_F0f 50408
#define SLICE4_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50409
#define SLICE4_RANGE_CHECK_SELf 50410
#define SLICE4_S_TYPE_SELf 50411
#define SLICE5_4_PAIRINGf 50412
#define SLICE5_AUX_TAG_1_SELf 50413
#define SLICE5_AUX_TAG_2_SELf 50414
#define SLICE5_DOUBLE_WIDE_F2_KEY_SELECTf 50415
#define SLICE5_DOUBLE_WIDE_KEY_SELECTf 50416
#define SLICE5_DOUBLE_WIDE_MODEf 50417
#define SLICE5_D_TYPE_SELf 50418
#define SLICE5_F1f 50419
#define SLICE5_F2f 50420
#define SLICE5_F3f 50421
#define SLICE5_F4f 50422
#define SLICE5_FCOE_VSAN_SELf 50423
#define SLICE5_FIELDSf 50424
#define SLICE5_NORMALIZE_IP_ADDRf 50425
#define SLICE5_NORMALIZE_MAC_ADDRf 50426
#define SLICE5_PAIRING_FIXEDf 50427
#define SLICE5_PAIRING_IPBM_F0f 50428
#define SLICE5_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50429
#define SLICE5_RANGE_CHECK_SELf 50430
#define SLICE5_S_TYPE_SELf 50431
#define SLICE6_AUX_TAG_1_SELf 50432
#define SLICE6_AUX_TAG_2_SELf 50433
#define SLICE6_DOUBLE_WIDE_F2_KEY_SELECTf 50434
#define SLICE6_DOUBLE_WIDE_KEY_SELECTf 50435
#define SLICE6_DOUBLE_WIDE_MODEf 50436
#define SLICE6_D_TYPE_SELf 50437
#define SLICE6_F1f 50438
#define SLICE6_F2f 50439
#define SLICE6_F3f 50440
#define SLICE6_F4f 50441
#define SLICE6_FCOE_VSAN_SELf 50442
#define SLICE6_FIELDSf 50443
#define SLICE6_NORMALIZE_IP_ADDRf 50444
#define SLICE6_NORMALIZE_MAC_ADDRf 50445
#define SLICE6_PAIRING_FIXEDf 50446
#define SLICE6_PAIRING_IPBM_F0f 50447
#define SLICE6_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50448
#define SLICE6_RANGE_CHECK_SELf 50449
#define SLICE6_S_TYPE_SELf 50450
#define SLICE7_6_PAIRINGf 50451
#define SLICE7_AUX_TAG_1_SELf 50452
#define SLICE7_AUX_TAG_2_SELf 50453
#define SLICE7_DOUBLE_WIDE_F2_KEY_SELECTf 50454
#define SLICE7_DOUBLE_WIDE_KEY_SELECTf 50455
#define SLICE7_DOUBLE_WIDE_MODEf 50456
#define SLICE7_D_TYPE_SELf 50457
#define SLICE7_F1f 50458
#define SLICE7_F2f 50459
#define SLICE7_F3f 50460
#define SLICE7_F4f 50461
#define SLICE7_FCOE_VSAN_SELf 50462
#define SLICE7_FIELDSf 50463
#define SLICE7_NORMALIZE_IP_ADDRf 50464
#define SLICE7_NORMALIZE_MAC_ADDRf 50465
#define SLICE7_PAIRING_FIXEDf 50466
#define SLICE7_PAIRING_IPBM_F0f 50467
#define SLICE7_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50468
#define SLICE7_RANGE_CHECK_SELf 50469
#define SLICE7_S_TYPE_SELf 50470
#define SLICE8_AUX_TAG_1_SELf 50471
#define SLICE8_AUX_TAG_2_SELf 50472
#define SLICE8_DOUBLE_WIDE_F2_KEY_SELECTf 50473
#define SLICE8_DOUBLE_WIDE_KEY_SELECTf 50474
#define SLICE8_DOUBLE_WIDE_MODEf 50475
#define SLICE8_D_TYPE_SELf 50476
#define SLICE8_F1f 50477
#define SLICE8_F2f 50478
#define SLICE8_F3f 50479
#define SLICE8_F4f 50480
#define SLICE8_FCOE_VSAN_SELf 50481
#define SLICE8_FIELDSf 50482
#define SLICE8_NORMALIZE_IP_ADDRf 50483
#define SLICE8_NORMALIZE_MAC_ADDRf 50484
#define SLICE8_PAIRING_FIXEDf 50485
#define SLICE8_PAIRING_IPBM_F0f 50486
#define SLICE8_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50487
#define SLICE8_RANGE_CHECK_SELf 50488
#define SLICE8_S_TYPE_SELf 50489
#define SLICE9_8_PAIRINGf 50490
#define SLICE9_AUX_TAG_1_SELf 50491
#define SLICE9_AUX_TAG_2_SELf 50492
#define SLICE9_DOUBLE_WIDE_F2_KEY_SELECTf 50493
#define SLICE9_DOUBLE_WIDE_KEY_SELECTf 50494
#define SLICE9_DOUBLE_WIDE_MODEf 50495
#define SLICE9_D_TYPE_SELf 50496
#define SLICE9_F1f 50497
#define SLICE9_F2f 50498
#define SLICE9_F3f 50499
#define SLICE9_F4f 50500
#define SLICE9_FCOE_VSAN_SELf 50501
#define SLICE9_FIELDSf 50502
#define SLICE9_NORMALIZE_IP_ADDRf 50503
#define SLICE9_NORMALIZE_MAC_ADDRf 50504
#define SLICE9_PAIRING_FIXEDf 50505
#define SLICE9_PAIRING_IPBM_F0f 50506
#define SLICE9_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50507
#define SLICE9_RANGE_CHECK_SELf 50508
#define SLICE9_S_TYPE_SELf 50509
#define SLICE_0f 50510
#define SLICE_0_DOS_ATTACK_ENABLEf 50511
#define SLICE_0_DOUBLE_WIDE_KEY_SELECTf 50512
#define SLICE_0_DOUBLE_WIDE_MODEf 50513
#define SLICE_0_DST_CLASS_ID_SELf 50514
#define SLICE_0_ENABLEf 50515
#define SLICE_0_F1f 50516
#define SLICE_0_F2f 50517
#define SLICE_0_F3f 50518
#define SLICE_0_F4f 50519
#define SLICE_0_INTERFACE_CLASS_ID_SELf 50520
#define SLICE_0_IPV6_KEY_MODEf 50521
#define SLICE_0_IP_FIELD_SELECTf 50522
#define SLICE_0_Lf 50523
#define SLICE_0_LOWER_TMf 50524
#define SLICE_0_LOWER_TM_9_8f 50525
#define SLICE_0_MODEf 50526
#define SLICE_0_PDAf 50527
#define SLICE_0_PMf 50528
#define SLICE_0_SOURCE_TYPE_SELf 50529
#define SLICE_0_SRC_CLASS_ID_SELf 50530
#define SLICE_0_S_TYPE_SELf 50531
#define SLICE_0_TCP_FN_SELf 50532
#define SLICE_0_TMf 50533
#define SLICE_0_TM_9_8f 50534
#define SLICE_0_TOS_FN_SELf 50535
#define SLICE_0_TTL_FN_SELf 50536
#define SLICE_0_Uf 50537
#define SLICE_0_UPPER_TMf 50538
#define SLICE_0_UPPER_TM_9_8f 50539
#define SLICE_0_WWf 50540
#define SLICE_1f 50541
#define SLICE_10f 50542
#define SLICE_10_DST_CLASS_ID_SELf 50543
#define SLICE_10_ENABLEf 50544
#define SLICE_10_F1f 50545
#define SLICE_10_F4f 50546
#define SLICE_10_INTERFACE_CLASS_ID_SELf 50547
#define SLICE_10_ISO_PDf 50548
#define SLICE_10_LOWER_TM_9_8f 50549
#define SLICE_10_MODEf 50550
#define SLICE_10_PDAf 50551
#define SLICE_10_PSM_VDDf 50552
#define SLICE_10_SRC_CLASS_ID_SELf 50553
#define SLICE_10_TCP_FN_SELf 50554
#define SLICE_10_TMf 50555
#define SLICE_10_TOS_FN_SELf 50556
#define SLICE_10_TTL_FN_SELf 50557
#define SLICE_10_UPPER_TM_9_8f 50558
#define SLICE_11f 50559
#define SLICE_11_DST_CLASS_ID_SELf 50560
#define SLICE_11_ENABLEf 50561
#define SLICE_11_F1f 50562
#define SLICE_11_F4f 50563
#define SLICE_11_INTERFACE_CLASS_ID_SELf 50564
#define SLICE_11_ISO_PDf 50565
#define SLICE_11_LOWER_TM_9_8f 50566
#define SLICE_11_MODEf 50567
#define SLICE_11_PDAf 50568
#define SLICE_11_PSM_VDDf 50569
#define SLICE_11_SRC_CLASS_ID_SELf 50570
#define SLICE_11_TCP_FN_SELf 50571
#define SLICE_11_TMf 50572
#define SLICE_11_TOS_FN_SELf 50573
#define SLICE_11_TTL_FN_SELf 50574
#define SLICE_11_UPPER_TM_9_8f 50575
#define SLICE_12f 50576
#define SLICE_12_DST_CLASS_ID_SELf 50577
#define SLICE_12_ENABLEf 50578
#define SLICE_12_F1f 50579
#define SLICE_12_F4f 50580
#define SLICE_12_INTERFACE_CLASS_ID_SELf 50581
#define SLICE_12_ISO_PDf 50582
#define SLICE_12_LOWER_TM_9_8f 50583
#define SLICE_12_MODEf 50584
#define SLICE_12_PDAf 50585
#define SLICE_12_PSM_VDDf 50586
#define SLICE_12_SRC_CLASS_ID_SELf 50587
#define SLICE_12_TCP_FN_SELf 50588
#define SLICE_12_TMf 50589
#define SLICE_12_TOS_FN_SELf 50590
#define SLICE_12_TTL_FN_SELf 50591
#define SLICE_12_UPPER_TM_9_8f 50592
#define SLICE_13f 50593
#define SLICE_13_DST_CLASS_ID_SELf 50594
#define SLICE_13_ENABLEf 50595
#define SLICE_13_F1f 50596
#define SLICE_13_F4f 50597
#define SLICE_13_INTERFACE_CLASS_ID_SELf 50598
#define SLICE_13_ISO_PDf 50599
#define SLICE_13_LOWER_TM_9_8f 50600
#define SLICE_13_MODEf 50601
#define SLICE_13_PDAf 50602
#define SLICE_13_PSM_VDDf 50603
#define SLICE_13_SRC_CLASS_ID_SELf 50604
#define SLICE_13_TCP_FN_SELf 50605
#define SLICE_13_TMf 50606
#define SLICE_13_TOS_FN_SELf 50607
#define SLICE_13_TTL_FN_SELf 50608
#define SLICE_13_UPPER_TM_9_8f 50609
#define SLICE_14f 50610
#define SLICE_14_DST_CLASS_ID_SELf 50611
#define SLICE_14_ENABLEf 50612
#define SLICE_14_F1f 50613
#define SLICE_14_F4f 50614
#define SLICE_14_INTERFACE_CLASS_ID_SELf 50615
#define SLICE_14_ISO_PDf 50616
#define SLICE_14_LOWER_TM_9_8f 50617
#define SLICE_14_MODEf 50618
#define SLICE_14_PDAf 50619
#define SLICE_14_PSM_VDDf 50620
#define SLICE_14_SRC_CLASS_ID_SELf 50621
#define SLICE_14_TCP_FN_SELf 50622
#define SLICE_14_TMf 50623
#define SLICE_14_TOS_FN_SELf 50624
#define SLICE_14_TTL_FN_SELf 50625
#define SLICE_14_UPPER_TM_9_8f 50626
#define SLICE_15f 50627
#define SLICE_15_DST_CLASS_ID_SELf 50628
#define SLICE_15_ENABLEf 50629
#define SLICE_15_F1f 50630
#define SLICE_15_F4f 50631
#define SLICE_15_INTERFACE_CLASS_ID_SELf 50632
#define SLICE_15_ISO_PDf 50633
#define SLICE_15_LOWER_TM_9_8f 50634
#define SLICE_15_MODEf 50635
#define SLICE_15_PDAf 50636
#define SLICE_15_PSM_VDDf 50637
#define SLICE_15_SRC_CLASS_ID_SELf 50638
#define SLICE_15_TCP_FN_SELf 50639
#define SLICE_15_TMf 50640
#define SLICE_15_TOS_FN_SELf 50641
#define SLICE_15_TTL_FN_SELf 50642
#define SLICE_15_UPPER_TM_9_8f 50643
#define SLICE_16_ENABLEf 50644
#define SLICE_17_ENABLEf 50645
#define SLICE_1_DOS_ATTACK_ENABLEf 50646
#define SLICE_1_DOUBLE_WIDE_KEY_SELECTf 50647
#define SLICE_1_DOUBLE_WIDE_MODEf 50648
#define SLICE_1_DST_CLASS_ID_SELf 50649
#define SLICE_1_ENABLEf 50650
#define SLICE_1_F1f 50651
#define SLICE_1_F2f 50652
#define SLICE_1_F3f 50653
#define SLICE_1_F4f 50654
#define SLICE_1_INTERFACE_CLASS_ID_SELf 50655
#define SLICE_1_IPV6_KEY_MODEf 50656
#define SLICE_1_IP_FIELD_SELECTf 50657
#define SLICE_1_Lf 50658
#define SLICE_1_LOWER_TMf 50659
#define SLICE_1_LOWER_TM_9_8f 50660
#define SLICE_1_MODEf 50661
#define SLICE_1_PDAf 50662
#define SLICE_1_PMf 50663
#define SLICE_1_SOURCE_TYPE_SELf 50664
#define SLICE_1_SRC_CLASS_ID_SELf 50665
#define SLICE_1_S_TYPE_SELf 50666
#define SLICE_1_TCP_FN_SELf 50667
#define SLICE_1_TMf 50668
#define SLICE_1_TM_9_8f 50669
#define SLICE_1_TOS_FN_SELf 50670
#define SLICE_1_TTL_FN_SELf 50671
#define SLICE_1_Uf 50672
#define SLICE_1_UPPER_TMf 50673
#define SLICE_1_UPPER_TM_9_8f 50674
#define SLICE_1_WWf 50675
#define SLICE_2f 50676
#define SLICE_2_DOS_ATTACK_ENABLEf 50677
#define SLICE_2_DOUBLE_WIDE_KEY_SELECTf 50678
#define SLICE_2_DOUBLE_WIDE_MODEf 50679
#define SLICE_2_DST_CLASS_ID_SELf 50680
#define SLICE_2_ENABLEf 50681
#define SLICE_2_F1f 50682
#define SLICE_2_F2f 50683
#define SLICE_2_F3f 50684
#define SLICE_2_F4f 50685
#define SLICE_2_INTERFACE_CLASS_ID_SELf 50686
#define SLICE_2_IPV6_KEY_MODEf 50687
#define SLICE_2_IP_FIELD_SELECTf 50688
#define SLICE_2_Lf 50689
#define SLICE_2_LOWER_TMf 50690
#define SLICE_2_LOWER_TM_9_8f 50691
#define SLICE_2_MODEf 50692
#define SLICE_2_PDAf 50693
#define SLICE_2_PMf 50694
#define SLICE_2_SOURCE_TYPE_SELf 50695
#define SLICE_2_SRC_CLASS_ID_SELf 50696
#define SLICE_2_S_TYPE_SELf 50697
#define SLICE_2_TCP_FN_SELf 50698
#define SLICE_2_TMf 50699
#define SLICE_2_TM_9_8f 50700
#define SLICE_2_TOS_FN_SELf 50701
#define SLICE_2_TTL_FN_SELf 50702
#define SLICE_2_Uf 50703
#define SLICE_2_UPPER_TMf 50704
#define SLICE_2_UPPER_TM_9_8f 50705
#define SLICE_2_WWf 50706
#define SLICE_3f 50707
#define SLICE_3_0_TMf 50708
#define SLICE_3_DOS_ATTACK_ENABLEf 50709
#define SLICE_3_DOUBLE_WIDE_KEY_SELECTf 50710
#define SLICE_3_DOUBLE_WIDE_MODEf 50711
#define SLICE_3_DST_CLASS_ID_SELf 50712
#define SLICE_3_ENABLEf 50713
#define SLICE_3_F1f 50714
#define SLICE_3_F2f 50715
#define SLICE_3_F3f 50716
#define SLICE_3_F4f 50717
#define SLICE_3_INTERFACE_CLASS_ID_SELf 50718
#define SLICE_3_IPV6_KEY_MODEf 50719
#define SLICE_3_IP_FIELD_SELECTf 50720
#define SLICE_3_Lf 50721
#define SLICE_3_LOWER_TMf 50722
#define SLICE_3_LOWER_TM_9_8f 50723
#define SLICE_3_MODEf 50724
#define SLICE_3_PDAf 50725
#define SLICE_3_PMf 50726
#define SLICE_3_SOURCE_TYPE_SELf 50727
#define SLICE_3_SRC_CLASS_ID_SELf 50728
#define SLICE_3_S_TYPE_SELf 50729
#define SLICE_3_TCP_FN_SELf 50730
#define SLICE_3_TMf 50731
#define SLICE_3_TM_9_8f 50732
#define SLICE_3_TOS_FN_SELf 50733
#define SLICE_3_TTL_FN_SELf 50734
#define SLICE_3_Uf 50735
#define SLICE_3_UPPER_TMf 50736
#define SLICE_3_UPPER_TM_9_8f 50737
#define SLICE_3_WWf 50738
#define SLICE_4f 50739
#define SLICE_4_DOS_ATTACK_ENABLEf 50740
#define SLICE_4_DST_CLASS_ID_SELf 50741
#define SLICE_4_ENABLEf 50742
#define SLICE_4_F1f 50743
#define SLICE_4_F4f 50744
#define SLICE_4_INTERFACE_CLASS_ID_SELf 50745
#define SLICE_4_LOWER_TM_9_8f 50746
#define SLICE_4_MODEf 50747
#define SLICE_4_PDAf 50748
#define SLICE_4_PMf 50749
#define SLICE_4_SRC_CLASS_ID_SELf 50750
#define SLICE_4_TCP_FN_SELf 50751
#define SLICE_4_TMf 50752
#define SLICE_4_TM_9_8f 50753
#define SLICE_4_TOS_FN_SELf 50754
#define SLICE_4_TTL_FN_SELf 50755
#define SLICE_4_UPPER_TM_9_8f 50756
#define SLICE_5f 50757
#define SLICE_5_DOS_ATTACK_ENABLEf 50758
#define SLICE_5_DST_CLASS_ID_SELf 50759
#define SLICE_5_ENABLEf 50760
#define SLICE_5_F1f 50761
#define SLICE_5_F4f 50762
#define SLICE_5_INTERFACE_CLASS_ID_SELf 50763
#define SLICE_5_LOWER_TM_9_8f 50764
#define SLICE_5_MODEf 50765
#define SLICE_5_PDAf 50766
#define SLICE_5_PMf 50767
#define SLICE_5_SRC_CLASS_ID_SELf 50768
#define SLICE_5_TCP_FN_SELf 50769
#define SLICE_5_TMf 50770
#define SLICE_5_TM_9_8f 50771
#define SLICE_5_TOS_FN_SELf 50772
#define SLICE_5_TTL_FN_SELf 50773
#define SLICE_5_UPPER_TM_9_8f 50774
#define SLICE_6f 50775
#define SLICE_6_DOS_ATTACK_ENABLEf 50776
#define SLICE_6_DST_CLASS_ID_SELf 50777
#define SLICE_6_ENABLEf 50778
#define SLICE_6_F1f 50779
#define SLICE_6_F4f 50780
#define SLICE_6_INTERFACE_CLASS_ID_SELf 50781
#define SLICE_6_LOWER_TM_9_8f 50782
#define SLICE_6_MODEf 50783
#define SLICE_6_PDAf 50784
#define SLICE_6_PMf 50785
#define SLICE_6_SRC_CLASS_ID_SELf 50786
#define SLICE_6_TCP_FN_SELf 50787
#define SLICE_6_TMf 50788
#define SLICE_6_TM_9_8f 50789
#define SLICE_6_TOS_FN_SELf 50790
#define SLICE_6_TTL_FN_SELf 50791
#define SLICE_6_UPPER_TM_9_8f 50792
#define SLICE_7f 50793
#define SLICE_7_4_TMf 50794
#define SLICE_7_DOS_ATTACK_ENABLEf 50795
#define SLICE_7_DST_CLASS_ID_SELf 50796
#define SLICE_7_ENABLEf 50797
#define SLICE_7_F1f 50798
#define SLICE_7_F4f 50799
#define SLICE_7_INTERFACE_CLASS_ID_SELf 50800
#define SLICE_7_LOWER_TM_9_8f 50801
#define SLICE_7_MODEf 50802
#define SLICE_7_PDAf 50803
#define SLICE_7_PMf 50804
#define SLICE_7_SRC_CLASS_ID_SELf 50805
#define SLICE_7_TCP_FN_SELf 50806
#define SLICE_7_TMf 50807
#define SLICE_7_TM_9_8f 50808
#define SLICE_7_TOS_FN_SELf 50809
#define SLICE_7_TTL_FN_SELf 50810
#define SLICE_7_UPPER_TM_9_8f 50811
#define SLICE_8f 50812
#define SLICE_8_DST_CLASS_ID_SELf 50813
#define SLICE_8_ENABLEf 50814
#define SLICE_8_F1f 50815
#define SLICE_8_F4f 50816
#define SLICE_8_INTERFACE_CLASS_ID_SELf 50817
#define SLICE_8_ISO_PDf 50818
#define SLICE_8_LOWER_TM_9_8f 50819
#define SLICE_8_MODEf 50820
#define SLICE_8_PDAf 50821
#define SLICE_8_PMf 50822
#define SLICE_8_PSM_VDDf 50823
#define SLICE_8_SRC_CLASS_ID_SELf 50824
#define SLICE_8_TCP_FN_SELf 50825
#define SLICE_8_TMf 50826
#define SLICE_8_TOS_FN_SELf 50827
#define SLICE_8_TTL_FN_SELf 50828
#define SLICE_8_UPPER_TM_9_8f 50829
#define SLICE_9f 50830
#define SLICE_9_DST_CLASS_ID_SELf 50831
#define SLICE_9_ENABLEf 50832
#define SLICE_9_F1f 50833
#define SLICE_9_F4f 50834
#define SLICE_9_INTERFACE_CLASS_ID_SELf 50835
#define SLICE_9_ISO_PDf 50836
#define SLICE_9_LOWER_TM_9_8f 50837
#define SLICE_9_MODEf 50838
#define SLICE_9_PDAf 50839
#define SLICE_9_PMf 50840
#define SLICE_9_PSM_VDDf 50841
#define SLICE_9_SRC_CLASS_ID_SELf 50842
#define SLICE_9_TCP_FN_SELf 50843
#define SLICE_9_TMf 50844
#define SLICE_9_TOS_FN_SELf 50845
#define SLICE_9_TTL_FN_SELf 50846
#define SLICE_9_UPPER_TM_9_8f 50847
#define SLICE_ENABLE_SLICE_0f 50848
#define SLICE_ENABLE_SLICE_1f 50849
#define SLICE_ENABLE_SLICE_2f 50850
#define SLICE_ENABLE_SLICE_3f 50851
#define SLICE_IDXf 50852
#define SLICE_SELECT_BITMAPf 50853
#define SLOPEf 50854
#define SLOT0f 50855
#define SLOT1f 50856
#define SLOT10f 50857
#define SLOT11f 50858
#define SLOT12f 50859
#define SLOT13f 50860
#define SLOT14f 50861
#define SLOT15f 50862
#define SLOT16f 50863
#define SLOT17f 50864
#define SLOT18f 50865
#define SLOT19f 50866
#define SLOT2f 50867
#define SLOT20f 50868
#define SLOT21f 50869
#define SLOT22f 50870
#define SLOT23f 50871
#define SLOT24f 50872
#define SLOT25f 50873
#define SLOT26f 50874
#define SLOT27f 50875
#define SLOT28f 50876
#define SLOT29f 50877
#define SLOT3f 50878
#define SLOT30f 50879
#define SLOT31f 50880
#define SLOT4f 50881
#define SLOT5f 50882
#define SLOT6f 50883
#define SLOT7f 50884
#define SLOT8f 50885
#define SLOT9f 50886
#define SLOT_BITMAPf 50887
#define SLOWDOWN_XORf 50888
#define SLOWRATE2SELEVENf 50889
#define SLOWRATE2SELODDf 50890
#define SLOWSTATUSf 50891
#define SLOWTONORMMSGTHf 50892
#define SLOW_RATE_2_SEL_EVENf 50893
#define SLOW_RATE_2_SEL_ODDf 50894
#define SLOW_STATUSf 50895
#define SLOW_TO_NORM_MSG_THf 50896
#define SLQ_BYTE_CNTf 50897
#define SLQ_CORRECTED_ERRORf 50898
#define SLQ_CORRECTED_ERROR_DISINTf 50899
#define SLQ_ENABLE_ECCf 50900
#define SLQ_FORCE_UNCORRECTABLE_ERRORf 50901
#define SLQ_MEM_TMf 50902
#define SLQ_PKT_CNTf 50903
#define SLQ_PTRf 50904
#define SLQ_UNCORRECTED_ERRORf 50905
#define SLQ_UNCORRECTED_ERROR_DISINTf 50906
#define SLSCT_INITIATE_PAR_ERRf 50907
#define SLSCT_PARITY_ERR_MASKf 50908
#define SLV0_CH01_MDELf 50909
#define SLV0_CH0_MDELf 50910
#define SLV0_FB_OFFSETf 50911
#define SLV1_CH01_MDELf 50912
#define SLV1_CH0_MDELf 50913
#define SLV1_FB_OFFSETf 50914
#define SLV2_CH01_MDELf 50915
#define SLV2_CH0_MDELf 50916
#define SLV2_FB_OFFSETf 50917
#define SLV3_CH01_MDELf 50918
#define SLV3_CH0_MDELf 50919
#define SLV3_FB_OFFSETf 50920
#define SLV4_FB_OFFSETf 50921
#define SLV5_FB_OFFSETf 50922
#define SLVERR1f 50923
#define SLVERR2f 50924
#define SLVERR3f 50925
#define SLVERR4f 50926
#define SLV_CH0_MDIVf 50927
#define SLV_CH1_MDIVf 50928
#define SLV_FB_PHASSE_ENf 50929
#define SLV_I_NDIV_INTf 50930
#define SLV_I_PDIVf 50931
#define SLV_KAf 50932
#define SLV_KIf 50933
#define SLV_KPf 50934
#define SLV_NDIV_FRACf 50935
#define SLV_NDIV_INTf 50936
#define SLV_PDIVf 50937
#define SLWILDf 50938
#define SL_BIT_OFFSET0f 50939
#define SL_BIT_OFFSET1f 50940
#define SL_BYTE_OFFSET0f 50941
#define SL_BYTE_OFFSET1f 50942
#define SL_LENGTH0f 50943
#define SL_LENGTH1f 50944
#define SMALLEMKEYPROFILEf 50945
#define SMALL_CNTRSf 50946
#define SMBCLK_INf 50947
#define SMBCLK_OUT_ENf 50948
#define SMBDAT_INf 50949
#define SMBDAT_OUT_ENf 50950
#define SMBISTDONEf 50951
#define SMBISTENf 50952
#define SMBISTFAILf 50953
#define SMBISTMODEf 50954
#define SMBISTONf 50955
#define SMBISTRESUMEf 50956
#define SMBISTSEf 50957
#define SMBISTSIf 50958
#define SMBISTSOf 50959
#define SMBISTTCKf 50960
#define SMBUS_IDLE_TIMEf 50961
#define SMBUS_PROTOCOLf 50962
#define SMB_ENf 50963
#define SME_APPLY_ACTf 50964
#define SME_ERRORf 50965
#define SME_FINALf 50966
#define SME_KEEPf 50967
#define SME_MATCHf 50968
#define SME_RESULTS_VALIDf 50969
#define SMOOTHDIVISIONBITERRORf 50970
#define SMOOTHDIVISIONBITERRORMASKf 50971
#define SMOOTH_DIVISION_INITIATE_PAR_ERRf 50972
#define SMOOTH_DIVISION_PARITY_ERR_MASKf 50973
#define SMPBADMSGf 50974
#define SMPBADMSGMASKf 50975
#define SMPCNTFLOW_PORTf 50976
#define SMPCNTTYPEf 50977
#define SMPDISABLEFABRICf 50978
#define SMPFILTERBYFLOW_PORTf 50979
#define SMPFILTERBYTYPEf 50980
#define SMPFULLLEVEL1f 50981
#define SMPFULLLEVEL1MASKf 50982
#define SMPFULLLEVEL2f 50983
#define SMPFULLLEVEL2MASKf 50984
#define SMPMSGBADVALf 50985
#define SMPMSGCNTf 50986
#define SMPMSGCNTOVFf 50987
#define SMPMSGFAPf 50988
#define SMPMSGFLOWf 50989
#define SMPMSGPORTf 50990
#define SMPMSGQUEf 50991
#define SMPMSGTYPEf 50992
#define SMPMSGVALf 50993
#define SMPSCLMSGf 50994
#define SMPSCLMSGIDf 50995
#define SMPSCLMSGSTATUSf 50996
#define SMPSCLMSGTHROWf 50997
#define SMPSCLMSGTYPEf 50998
#define SMPSCL_MSGf 50999
#define SMPSCL_MSG_IDf 51000
#define SMPSCL_MSG_STATUSf 51001
#define SMPSCL_MSG_THROWf 51002
#define SMPSCL_MSG_TYPEf 51003
#define SMP_BACKUP_MSG_DELAYf 51004
#define SMP_BAD_MSGf 51005
#define SMP_BAD_MSG_MASKf 51006
#define SMP_CNT_FLOW_PORTf 51007
#define SMP_CNT_TYPEf 51008
#define SMP_FILTER_BY_FLOW_PORTf 51009
#define SMP_FILTER_BY_TYPEf 51010
#define SMP_FULL_LEVEL_1f 51011
#define SMP_FULL_LEVEL_1_MASKf 51012
#define SMP_FULL_LEVEL_2f 51013
#define SMP_FULL_LEVEL_2_MASKf 51014
#define SMP_KEEP_BAD_MSGf 51015
#define SMP_MSG_BAD_VALf 51016
#define SMP_MSG_CNTf 51017
#define SMP_MSG_CNT_OVFf 51018
#define SMP_MSG_FAPf 51019
#define SMP_MSG_FLOWf 51020
#define SMP_MSG_PORT_3_0f 51021
#define SMP_MSG_PORT_7_4f 51022
#define SMP_MSG_QUEf 51023
#define SMP_MSG_TYPEf 51024
#define SMP_MSG_VALf 51025
#define SMSRSTf 51026
#define SM_ERR_STICKYf 51027
#define SM_NLF_LOGICAL_PORT_NUMBERf 51028
#define SNf 51029
#define SNAKf 51030
#define SNAPf 51031
#define SNAP_OTHER_DECODE_ENABLEf 51032
#define SNAT_MISS_COPY_TOCPUf 51033
#define SNOOPACTIONf 51034
#define SNOOPACTIONENABLEf 51035
#define SNOOPISINGMCf 51036
#define SNOOPMIRRORTABLE0BITERRORf 51037
#define SNOOPMIRRORTABLE0BITERRORMASKf 51038
#define SNOOPMIRRORTABLE1BITERRORf 51039
#define SNOOPMIRRORTABLE1BITERRORMASKf 51040
#define SNOOPSIZEf 51041
#define SNOOPTABLEf 51042
#define SNOOP_ACTIONf 51043
#define SNOOP_ACTION_INITIATE_PAR_ERRf 51044
#define SNOOP_ACTION_PARITY_ERR_MASKf 51045
#define SNOOP_IS_ING_MCf 51046
#define SNOOP_MIRROR_TABLE_0_INITIATE_PAR_ERRf 51047
#define SNOOP_MIRROR_TABLE_0_PARITY_ERR_MASKf 51048
#define SNOOP_MIRROR_TABLE_1_INITIATE_PAR_ERRf 51049
#define SNOOP_MIRROR_TABLE_1_PARITY_ERR_MASKf 51050
#define SNOOP_SIZEf 51051
#define SNOOP_STRENGTHf 51052
#define SNOOP_TABLEf 51053
#define SNPf 51054
#define SNPACTSNPSAMPLINGPROBABILITYf 51055
#define SNP_MIR_CMD_MAP_INITIATE_PAR_ERRf 51056
#define SNP_MIR_CMD_MAP_PARITY_ERR_MASKf 51057
#define SOf 51058
#define SOBMHf 51059
#define SOCf 51060
#define SOEf 51061
#define SOE_MASKf 51062
#define SOE_VALUEf 51063
#define SOFf 51064
#define SOFTRESETERRORf 51065
#define SOFTRESETINTMASKf 51066
#define SOFTRESETPBMf 51067
#define SOFTWARE_CONTROLLED_XOFF_XONf 51068
#define SOFTWARE_LOCK_WAITf 51069
#define SOFTWARE_OVERRIDEf 51070
#define SOFT_RESETf 51071
#define SOFT_RESETBf 51072
#define SOFT_RESET_ENABLEf 51073
#define SOFT_RESET_Nf 51074
#define SOFT_RESET_REG_2f 51075
#define SOFT_RESET_VALUEf 51076
#define SOFT_RESET_XP4f 51077
#define SOFT_RESET_XP5f 51078
#define SOFT_RESET_XP6f 51079
#define SOFT_RESET_XP7f 51080
#define SOFT_RSTf 51081
#define SOFT_RST_WRPTRf 51082
#define SOFT_SA0_INTf 51083
#define SOFT_SA0_INT_MASKf 51084
#define SOFT_SA10_INTf 51085
#define SOFT_SA10_INT_MASKf 51086
#define SOFT_SA11_INTf 51087
#define SOFT_SA11_INT_MASKf 51088
#define SOFT_SA12_INTf 51089
#define SOFT_SA12_INT_MASKf 51090
#define SOFT_SA13_INTf 51091
#define SOFT_SA13_INT_MASKf 51092
#define SOFT_SA14_INTf 51093
#define SOFT_SA14_INT_MASKf 51094
#define SOFT_SA15_INTf 51095
#define SOFT_SA15_INT_MASKf 51096
#define SOFT_SA16_INTf 51097
#define SOFT_SA16_INT_MASKf 51098
#define SOFT_SA17_INTf 51099
#define SOFT_SA17_INT_MASKf 51100
#define SOFT_SA18_INTf 51101
#define SOFT_SA18_INT_MASKf 51102
#define SOFT_SA19_INTf 51103
#define SOFT_SA19_INT_MASKf 51104
#define SOFT_SA1_INTf 51105
#define SOFT_SA1_INT_MASKf 51106
#define SOFT_SA20_INTf 51107
#define SOFT_SA20_INT_MASKf 51108
#define SOFT_SA21_INTf 51109
#define SOFT_SA21_INT_MASKf 51110
#define SOFT_SA22_INTf 51111
#define SOFT_SA22_INT_MASKf 51112
#define SOFT_SA23_INTf 51113
#define SOFT_SA23_INT_MASKf 51114
#define SOFT_SA24_INTf 51115
#define SOFT_SA24_INT_MASKf 51116
#define SOFT_SA25_INTf 51117
#define SOFT_SA25_INT_MASKf 51118
#define SOFT_SA26_INTf 51119
#define SOFT_SA26_INT_MASKf 51120
#define SOFT_SA27_INTf 51121
#define SOFT_SA27_INT_MASKf 51122
#define SOFT_SA28_INTf 51123
#define SOFT_SA28_INT_MASKf 51124
#define SOFT_SA29_INTf 51125
#define SOFT_SA29_INT_MASKf 51126
#define SOFT_SA2_INTf 51127
#define SOFT_SA2_INT_MASKf 51128
#define SOFT_SA30_INTf 51129
#define SOFT_SA30_INT_MASKf 51130
#define SOFT_SA31_INTf 51131
#define SOFT_SA31_INT_MASKf 51132
#define SOFT_SA3_INTf 51133
#define SOFT_SA3_INT_MASKf 51134
#define SOFT_SA4_INTf 51135
#define SOFT_SA4_INT_MASKf 51136
#define SOFT_SA5_INTf 51137
#define SOFT_SA5_INT_MASKf 51138
#define SOFT_SA6_INTf 51139
#define SOFT_SA6_INT_MASKf 51140
#define SOFT_SA7_INTf 51141
#define SOFT_SA7_INT_MASKf 51142
#define SOFT_SA8_INTf 51143
#define SOFT_SA8_INT_MASKf 51144
#define SOFT_SA9_INTf 51145
#define SOFT_SA9_INT_MASKf 51146
#define SOF_DETECTEDf 51147
#define SOME_RDI_DEFECTf 51148
#define SOME_RDI_DEFECT_COUNTERf 51149
#define SOME_RDI_DEFECT_INTRf 51150
#define SOME_RDI_DEFECT_INT_ENABLEf 51151
#define SOME_RMEP_CCM_DEFECTf 51152
#define SOME_RMEP_CCM_DEFECT_COUNTERf 51153
#define SOME_RMEP_CCM_DEFECT_INTRf 51154
#define SOME_RMEP_CCM_DEFECT_INT_ENABLEf 51155
#define SOPf 51156
#define SOPECCERRORf 51157
#define SOPECCERRORMASKf 51158
#define SOPECCFIXEDf 51159
#define SOPECCFIXEDMASKf 51160
#define SOPISSTOREDf 51161
#define SOPMMUf 51162
#define SOP_BUFF_OFFSET_PTR_PKT0f 51163
#define SOP_BUFF_OFFSET_PTR_PKT1f 51164
#define SOP_CELLf 51165
#define SOP_CELL_PTRf 51166
#define SOP_CELL_PTR_PKT0f 51167
#define SOP_CELL_PTR_PKT1f 51168
#define SOP_CONTROL_ECC_0_CORRECTED_ERRORf 51169
#define SOP_CONTROL_ECC_0_CORRECTED_ERROR_DISINTf 51170
#define SOP_CONTROL_ECC_0_UNCORRECTED_ERRORf 51171
#define SOP_CONTROL_ECC_0_UNCORRECTED_ERROR_DISINTf 51172
#define SOP_DROPf 51173
#define SOP_DROP_ONLY_POLICY_ENf 51174
#define SOP_EOPf 51175
#define SOP_EOP_SEQ_ERRf 51176
#define SOP_EOP_THRESHOLDf 51177
#define SOP_ERRf 51178
#define SOP_ERRORf 51179
#define SOP_ERROR_DISINTf 51180
#define SOP_INFO0f 51181
#define SOP_INFO1f 51182
#define SOP_IN_MOP_CHICKEN_ENf 51183
#define SOP_IN_MOP_CHICKEN_EN_1f 51184
#define SOP_MASKf 51185
#define SOP_MISSING_ERR_CNT_Af 51186
#define SOP_MISSING_ERR_CNT_A_DISINTf 51187
#define SOP_MISSING_ERR_CNT_Bf 51188
#define SOP_MISSING_ERR_CNT_B_DISINTf 51189
#define SOP_MMU_ECC_1B_ERR_MASKf 51190
#define SOP_MMU_ECC_2B_ERR_MASKf 51191
#define SOP_MMU_INITIATE_ECC_1B_ERRf 51192
#define SOP_MMU_INITIATE_ECC_2B_ERRf 51193
#define SOP_MOP_EOP_MASKf 51194
#define SOP_PKT_METAf 51195
#define SOP_POLICYf 51196
#define SOP_RD_ERRORf 51197
#define SOP_SEENf 51198
#define SOP_STORE_CORRECTED_ERRORf 51199
#define SOP_STORE_CORRECTED_ERROR_DISINTf 51200
#define SOP_STORE_ECC_ERROR_ADDRESSf 51201
#define SOP_STORE_ENABLE_ECCf 51202
#define SOP_STORE_FORCE_UNCORRECTABLE_ERRORf 51203
#define SOP_STORE_UNCORRECTED_ERRORf 51204
#define SOP_STORE_UNCORRECTED_ERROR_DISINTf 51205
#define SOP_THRESHOLDf 51206
#define SOSf 51207
#define SOTf 51208
#define SOT_0f 51209
#define SOT_1f 51210
#define SOT_2f 51211
#define SOT_3f 51212
#define SOT_4f 51213
#define SOT_ADDR_Af 51214
#define SOT_ADDR_Bf 51215
#define SOT_CNTf 51216
#define SOT_ICFI_ACTIONf 51217
#define SOT_IPRI_ACTIONf 51218
#define SOT_ITAG_ACTIONf 51219
#define SOT_MASKf 51220
#define SOT_NOVT_VPRI_ACTIONf 51221
#define SOT_NOVT_VTAG_ACTIONf 51222
#define SOT_OCFI_ACTIONf 51223
#define SOT_OPRI_ACTIONf 51224
#define SOT_OR_K_IDLE_LOW_BYTEf 51225
#define SOT_OTAG_ACTIONf 51226
#define SOT_POTAG_ACTIONf 51227
#define SOT_TO_GRANT1f 51228
#define SOT_TO_GRANT2f 51229
#define SOT_VALUEf 51230
#define SOT_VT_VPRI_ACTIONf 51231
#define SOT_VT_VTAG_ACTIONf 51232
#define SOT_WATCHDOG_THRESHf 51233
#define SOURCEf 51234
#define SOURCECPUIDf 51235
#define SOURCEDEVICEf 51236
#define SOURCEDEVICEID_Nf 51237
#define SOURCEDEVICELEVEL_Nf 51238
#define SOURCEDEVICELINK_Nf 51239
#define SOURCELOCALPORTf 51240
#define SOURCEPORTMAXf 51241
#define SOURCEPORTMINf 51242
#define SOURCE_BUFFERf 51243
#define SOURCE_CPUIDf 51244
#define SOURCE_DESTINATION_SELECTf 51245
#define SOURCE_DEVICE_ID_Nf 51246
#define SOURCE_DEVICE_LEVEL_Nf 51247
#define SOURCE_DEVICE_LINK_Nf 51248
#define SOURCE_FIELDf 51249
#define SOURCE_FIELD_MASKf 51250
#define SOURCE_IDf 51251
#define SOURCE_ID_MASKf 51252
#define SOURCE_IP_ADDRf 51253
#define SOURCE_IP_ADDR_LWR_64f 51254
#define SOURCE_IP_ADDR_UPR_64f 51255
#define SOURCE_MODIDf 51256
#define SOURCE_NODEf 51257
#define SOURCE_NODE_TYPEf 51258
#define SOURCE_OVERFLOWf 51259
#define SOURCE_PORTf 51260
#define SOURCE_PORT_LOWERf 51261
#define SOURCE_PORT_MAXf 51262
#define SOURCE_PORT_MINf 51263
#define SOURCE_PORT_NUMBERf 51264
#define SOURCE_PORT_NUMBER_MASKf 51265
#define SOURCE_PORT_UPPERf 51266
#define SOURCE_QUEUEf 51267
#define SOURCE_QUEUE_CONFIG_CORRECTED_ERRORf 51268
#define SOURCE_QUEUE_CONFIG_CORRECTED_ERROR_DISINTf 51269
#define SOURCE_QUEUE_CONFIG_DISABLE_ECCf 51270
#define SOURCE_QUEUE_CONFIG_ERROR_ADDRf 51271
#define SOURCE_QUEUE_CONFIG_FORCE_ECC_ERRORf 51272
#define SOURCE_QUEUE_CONFIG_MEM_INITf 51273
#define SOURCE_QUEUE_CONFIG_MEM_INIT_DONEf 51274
#define SOURCE_QUEUE_CONFIG_UNCORRECTED_ERRORf 51275
#define SOURCE_QUEUE_CONFIG_UNCORRECTED_ERROR_DISINTf 51276
#define SOURCE_QUEUE_CORRECTED_ERROR_Af 51277
#define SOURCE_QUEUE_CORRECTED_ERROR_A_DISINTf 51278
#define SOURCE_QUEUE_DISABLE_ECCf 51279
#define SOURCE_QUEUE_ERROR_ADDR_Af 51280
#define SOURCE_QUEUE_FORCE_ECC_ERROR_Af 51281
#define SOURCE_QUEUE_FORCE_ECC_ERROR_Bf 51282
#define SOURCE_QUEUE_HEADPTR_CORRECTED_ERRORf 51283
#define SOURCE_QUEUE_HEADPTR_CORRECTED_ERROR_DISINTf 51284
#define SOURCE_QUEUE_HEADPTR_DISABLE_ECCf 51285
#define SOURCE_QUEUE_HEADPTR_ERROR_ADDRf 51286
#define SOURCE_QUEUE_HEADPTR_FORCE_ECC_ERRORf 51287
#define SOURCE_QUEUE_HEADPTR_MEM_INITf 51288
#define SOURCE_QUEUE_HEADPTR_MEM_INIT_DONEf 51289
#define SOURCE_QUEUE_HEADPTR_UNCORRECTED_ERRORf 51290
#define SOURCE_QUEUE_HEADPTR_UNCORRECTED_ERROR_DISINTf 51291
#define SOURCE_QUEUE_MEM_INITf 51292
#define SOURCE_QUEUE_MEM_INIT_DONEf 51293
#define SOURCE_QUEUE_STATE0_CORRECTED_ERRORf 51294
#define SOURCE_QUEUE_STATE0_CORRECTED_ERROR_DISINTf 51295
#define SOURCE_QUEUE_STATE0_DISABLE_ECCf 51296
#define SOURCE_QUEUE_STATE0_ERROR_ADDRf 51297
#define SOURCE_QUEUE_STATE0_FORCE_ECC_ERRORf 51298
#define SOURCE_QUEUE_STATE0_MEM_INITf 51299
#define SOURCE_QUEUE_STATE0_MEM_INIT_DONEf 51300
#define SOURCE_QUEUE_STATE0_UNCORRECTED_ERRORf 51301
#define SOURCE_QUEUE_STATE0_UNCORRECTED_ERROR_DISINTf 51302
#define SOURCE_QUEUE_STATE1_CORRECTED_ERRORf 51303
#define SOURCE_QUEUE_STATE1_CORRECTED_ERROR_DISINTf 51304
#define SOURCE_QUEUE_STATE1_DISABLE_ECCf 51305
#define SOURCE_QUEUE_STATE1_ERROR_ADDRf 51306
#define SOURCE_QUEUE_STATE1_FORCE_ECC_ERRORf 51307
#define SOURCE_QUEUE_STATE1_MEM_INITf 51308
#define SOURCE_QUEUE_STATE1_MEM_INIT_DONEf 51309
#define SOURCE_QUEUE_STATE1_UNCORRECTED_ERRORf 51310
#define SOURCE_QUEUE_STATE1_UNCORRECTED_ERROR_DISINTf 51311
#define SOURCE_QUEUE_TMAf 51312
#define SOURCE_QUEUE_TMBf 51313
#define SOURCE_QUEUE_UNCORRECTED_ERROR_Af 51314
#define SOURCE_QUEUE_UNCORRECTED_ERROR_A_DISINTf 51315
#define SOURCE_ROUTED_CELLS_CNTf 51316
#define SOURCE_ROUTED_CELLS_CNT_OVERFLOWf 51317
#define SOURCE_SYNC_MODE_ENf 51318
#define SOURCE_TRUNK_MAP_INTRf 51319
#define SOURCE_TRUNK_MAP_MODBASE_CORRUPT_ENf 51320
#define SOURCE_TRUNK_MAP_MODBASE_PAR_ENf 51321
#define SOURCE_TRUNK_MAP_MODBASE_PMf 51322
#define SOURCE_TRUNK_MAP_MODBASE_TMf 51323
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_ENf 51324
#define SOURCE_TRUNK_MAP_MODVIEW_PAR_ERRf 51325
#define SOURCE_TRUNK_MAP_PARITY_ERRf 51326
#define SOURCE_TYPEf 51327
#define SOURCE_TYPE_MASKf 51328
#define SOURCE_VIRTUAL_PORT_REMOVAL_DROPf 51329
#define SOURCE_VPf 51330
#define SOURCE_VP_2_PDAf 51331
#define SOURCE_VP_2_TMf 51332
#define SOURCE_VP_ATTRIBUTES_2_PARITY_ENf 51333
#define SOURCE_VP_CORRUPT_ENf 51334
#define SOURCE_VP_ENABLEf 51335
#define SOURCE_VP_PARITY_ENf 51336
#define SOURCE_VP_PAR_ENf 51337
#define SOURCE_VP_PAR_ERRf 51338
#define SOURCE_VP_PMf 51339
#define SOURCE_VP_PM0D0f 51340
#define SOURCE_VP_PM0D1f 51341
#define SOURCE_VP_PM1D0f 51342
#define SOURCE_VP_PM1D1f 51343
#define SOURCE_VP_PM2D0f 51344
#define SOURCE_VP_PM2D1f 51345
#define SOURCE_VP_RESERVEDf 51346
#define SOURCE_VP_TMf 51347
#define SOURCE_VP_TM0D0f 51348
#define SOURCE_VP_TM0D1f 51349
#define SOURCE_VP_TM1D0f 51350
#define SOURCE_VP_TM1D1f 51351
#define SOURCE_VP_TM2D0f 51352
#define SOURCE_VP_TM2D1f 51353
#define SOURCE_VP_WITH_PSM_VDD_TMf 51354
#define SPf 51355
#define SP0f 51356
#define SP1f 51357
#define SP2f 51358
#define SP3f 51359
#define SP4f 51360
#define SP5f 51361
#define SP6f 51362
#define SP7f 51363
#define SPACE_ALL_SBUS_OPSf 51364
#define SPAREf 51365
#define SPARE0f 51366
#define SPARE0_DWf 51367
#define SPARE0_DW_MASKf 51368
#define SPARE1f 51369
#define SPARE1_DWf 51370
#define SPARE1_DW_MASKf 51371
#define SPAREBITf 51372
#define SPARE_16_13f 51373
#define SPARE_18f 51374
#define SPARE_Af 51375
#define SPARE_AREA_SIZEf 51376
#define SPARE_AREA_VALIDf 51377
#define SPARE_BITf 51378
#define SPARE_BITSf 51379
#define SPARE_MASKf 51380
#define SPARE_NLF_LOGICAL_PORT_NUMBERf 51381
#define SPARE_ONESf 51382
#define SPARE_REGISTER_3f 51383
#define SPARE_ZEROSf 51384
#define SPAUIPORTDELAYf 51385
#define SPAUISELf 51386
#define SPBRf 51387
#define SPDf 51388
#define SPEf 51389
#define SPECIAL_PACKET_PROCESSINGf 51390
#define SPEC_LINEFILL_ENf 51391
#define SPEEDf 51392
#define SPEED10f 51393
#define SPEED100f 51394
#define SPEED1000f 51395
#define SPEED10000f 51396
#define SPEED10000_CX4f 51397
#define SPEED10000_DXGXSf 51398
#define SPEED10000_HI_DXGXSf 51399
#define SPEED10000_KRf 51400
#define SPEED10000_KX4f 51401
#define SPEED1000_KXf 51402
#define SPEED100G_CR10f 51403
#define SPEED10500_DXGXSf 51404
#define SPEED10500_HI_DXGXSf 51405
#define SPEED10G_CX1f 51406
#define SPEED10G_ERf 51407
#define SPEED10G_LRf 51408
#define SPEED10G_LRMf 51409
#define SPEED10G_SFIf 51410
#define SPEED10G_SINGLEf 51411
#define SPEED10G_SRf 51412
#define SPEED12000f 51413
#define SPEED12500f 51414
#define SPEED12773_DXGXSf 51415
#define SPEED12773_HI_DXGXSf 51416
#define SPEED13000f 51417
#define SPEED15000f 51418
#define SPEED15750_HI_DXGXSf 51419
#define SPEED16000f 51420
#define SPEED1G_CX1f 51421
#define SPEED20000f 51422
#define SPEED20G_CR2f 51423
#define SPEED20G_DXGXSf 51424
#define SPEED20G_HI_DXGXSf 51425
#define SPEED20G_KR2f 51426
#define SPEED21000f 51427
#define SPEED2500f 51428
#define SPEED25455f 51429
#define SPEED31500f 51430
#define SPEED40Gf 51431
#define SPEED40G_CR4f 51432
#define SPEED40G_KR4f 51433
#define SPEED40G_LR4f 51434
#define SPEED40G_SR4f 51435
#define SPEED5000f 51436
#define SPEED5000_SINGLEf 51437
#define SPEED6000f 51438
#define SPEED6364_SINGLEf 51439
#define SPEEDUP_MODEf 51440
#define SPEED_10f 51441
#define SPEED_100f 51442
#define SPEED_1000f 51443
#define SPEED_10000f 51444
#define SPEED_10000_CX4f 51445
#define SPEED_10000_CX_4f 51446
#define SPEED_10000_DXGXSf 51447
#define SPEED_10000_HI_DXGXSf 51448
#define SPEED_10000_KRf 51449
#define SPEED_10000_KX_4f 51450
#define SPEED_1000_KXf 51451
#define SPEED_100G_CR_10f 51452
#define SPEED_10500_DXGXSf 51453
#define SPEED_10500_HI_DXGXSf 51454
#define SPEED_10G_CX_1f 51455
#define SPEED_10G_ERf 51456
#define SPEED_10G_LRf 51457
#define SPEED_10G_LRMf 51458
#define SPEED_10G_SFIf 51459
#define SPEED_10G_SINGLEf 51460
#define SPEED_10G_SRf 51461
#define SPEED_12000f 51462
#define SPEED_12500f 51463
#define SPEED_12773_DXGXSf 51464
#define SPEED_12773_HI_DXGXSf 51465
#define SPEED_13000f 51466
#define SPEED_15000f 51467
#define SPEED_15750_HI_DXGXSf 51468
#define SPEED_16000f 51469
#define SPEED_1G_CX_1f 51470
#define SPEED_20000f 51471
#define SPEED_20G_CR_2f 51472
#define SPEED_20G_DXGXSf 51473
#define SPEED_20G_HI_DXGXSf 51474
#define SPEED_20G_KR_2f 51475
#define SPEED_21000f 51476
#define SPEED_2500f 51477
#define SPEED_25455f 51478
#define SPEED_31500f 51479
#define SPEED_40Gf 51480
#define SPEED_40G_CR_4f 51481
#define SPEED_40G_KR_4f 51482
#define SPEED_40G_LR_4f 51483
#define SPEED_40G_SR_4f 51484
#define SPEED_5000f 51485
#define SPEED_5000_SINGLEf 51486
#define SPEED_6000f 51487
#define SPEED_6364_SINGLEf 51488
#define SPEED_MODEf 51489
#define SPEED_R2_12000f 51490
#define SPEED_R_2_12000f 51491
#define SPEED_SELECTf 51492
#define SPEED_X2_10000f 51493
#define SPEED_X_2_10000f 51494
#define SPGf 51495
#define SPG1f 51496
#define SPG2f 51497
#define SPHf 51498
#define SPH1f 51499
#define SPH2f 51500
#define SPIDf 51501
#define SPID_BMPf 51502
#define SPID_OVERRIDEf 51503
#define SPIFf 51504
#define SPIFEf 51505
#define SPIFIEf 51506
#define SPIM_RST_OVERRIDEf 51507
#define SPIS_RST_OVERRIDEf 51508
#define SPI_0_OOB_MODEf 51509
#define SPI_0_OOB_POLARITYf 51510
#define SPI_1_OOB_MODEf 51511
#define SPI_1_OOB_POLARITYf 51512
#define SPI_INTERRUPTf 51513
#define SPI_LR_FULLNESS_REACHEDf 51514
#define SPI_LR_IMPATIENTf 51515
#define SPI_LR_OVERREADf 51516
#define SPI_LR_SESSION_DONEf 51517
#define SPI_LR_TRUNCATEDf 51518
#define SPI_MASTER_CLK_DIV_MSBf 51519
#define SPI_MASTER_SLAVE_MODEf 51520
#define SPI_MODE_ENf 51521
#define SPI_NUMBER_0f 51522
#define SPI_NUMBER_1f 51523
#define SPI_OOB_RX_0_CAL_INITIATE_PAR_ERRf 51524
#define SPI_OOB_RX_0_CAL_LENf 51525
#define SPI_OOB_RX_0_CAL_Mf 51526
#define SPI_OOB_RX_0_CAL_PARITY_ERR_MASKf 51527
#define SPI_OOB_RX_0_DIP_2_ALARMf 51528
#define SPI_OOB_RX_0_DIP_2_ALARM_MASKf 51529
#define SPI_OOB_RX_0_DIP_2_ALRM_ERR_ENf 51530
#define SPI_OOB_RX_0_DIP_2_ALRM_THf 51531
#define SPI_OOB_RX_0_DIP_2_ERRf 51532
#define SPI_OOB_RX_0_DIP_2_ERR_CNTf 51533
#define SPI_OOB_RX_0_DIP_2_ERR_CNT_OVFf 51534
#define SPI_OOB_RX_0_DIP_2_ERR_MASKf 51535
#define SPI_OOB_RX_0_DIP_2_GOOD_2_BAD_RATIOf 51536
#define SPI_OOB_RX_0_ENf 51537
#define SPI_OOB_RX_0_ERRf 51538
#define SPI_OOB_RX_0_ERR_CFGf 51539
#define SPI_OOB_RX_0_FRM_ERRf 51540
#define SPI_OOB_RX_0_FRM_ERR_CNTf 51541
#define SPI_OOB_RX_0_FRM_ERR_CNT_OVFf 51542
#define SPI_OOB_RX_0_FRM_ERR_MASKf 51543
#define SPI_OOB_RX_0_GEN_PFC_STATUSf 51544
#define SPI_OOB_RX_0_IN_FRM_THf 51545
#define SPI_OOB_RX_0_IN_STAT_PHASE_SELf 51546
#define SPI_OOB_RX_0_LB_ENf 51547
#define SPI_OOB_RX_0_LLFC_STATUSf 51548
#define SPI_OOB_RX_0_LOCK_ERRf 51549
#define SPI_OOB_RX_0_LOCK_ERR_ENf 51550
#define SPI_OOB_RX_0_LOCK_ERR_MASKf 51551
#define SPI_OOB_RX_0_MAX_FRM_PATTRNf 51552
#define SPI_OOB_RX_0_OOFRM_STS_SELf 51553
#define SPI_OOB_RX_0_OUT_OF_FRMf 51554
#define SPI_OOB_RX_0_OUT_OF_FRM_ERR_ENf 51555
#define SPI_OOB_RX_0_OUT_OF_FRM_MASKf 51556
#define SPI_OOB_RX_0_OUT_OF_FRM_THf 51557
#define SPI_OOB_RX_0_PFC_SELf 51558
#define SPI_OOB_RX_0_PFC_SRC_SELf 51559
#define SPI_OOB_RX_0_PFC_STATUSf 51560
#define SPI_OOB_RX_0_WD_ENf 51561
#define SPI_OOB_RX_0_WD_ERRf 51562
#define SPI_OOB_RX_0_WD_ERR_ENf 51563
#define SPI_OOB_RX_0_WD_ERR_MASKf 51564
#define SPI_OOB_RX_0_WD_PERIODf 51565
#define SPI_OOB_RX_1_CAL_INITIATE_PAR_ERRf 51566
#define SPI_OOB_RX_1_CAL_LENf 51567
#define SPI_OOB_RX_1_CAL_Mf 51568
#define SPI_OOB_RX_1_CAL_PARITY_ERR_MASKf 51569
#define SPI_OOB_RX_1_DIP_2_ALARMf 51570
#define SPI_OOB_RX_1_DIP_2_ALARM_MASKf 51571
#define SPI_OOB_RX_1_DIP_2_ALRM_ERR_ENf 51572
#define SPI_OOB_RX_1_DIP_2_ALRM_THf 51573
#define SPI_OOB_RX_1_DIP_2_ERRf 51574
#define SPI_OOB_RX_1_DIP_2_ERR_CNTf 51575
#define SPI_OOB_RX_1_DIP_2_ERR_CNT_OVFf 51576
#define SPI_OOB_RX_1_DIP_2_ERR_MASKf 51577
#define SPI_OOB_RX_1_DIP_2_GOOD_2_BAD_RATIOf 51578
#define SPI_OOB_RX_1_ENf 51579
#define SPI_OOB_RX_1_ERRf 51580
#define SPI_OOB_RX_1_ERR_CFGf 51581
#define SPI_OOB_RX_1_FRM_ERRf 51582
#define SPI_OOB_RX_1_FRM_ERR_CNTf 51583
#define SPI_OOB_RX_1_FRM_ERR_CNT_OVFf 51584
#define SPI_OOB_RX_1_FRM_ERR_MASKf 51585
#define SPI_OOB_RX_1_GEN_PFC_STATUSf 51586
#define SPI_OOB_RX_1_IN_FRM_THf 51587
#define SPI_OOB_RX_1_IN_STAT_PHASE_SELf 51588
#define SPI_OOB_RX_1_LB_ENf 51589
#define SPI_OOB_RX_1_LLFC_STATUSf 51590
#define SPI_OOB_RX_1_LOCK_ERRf 51591
#define SPI_OOB_RX_1_LOCK_ERR_ENf 51592
#define SPI_OOB_RX_1_LOCK_ERR_MASKf 51593
#define SPI_OOB_RX_1_MAX_FRM_PATTRNf 51594
#define SPI_OOB_RX_1_OOFRM_STS_SELf 51595
#define SPI_OOB_RX_1_OUT_OF_FRMf 51596
#define SPI_OOB_RX_1_OUT_OF_FRM_ERR_ENf 51597
#define SPI_OOB_RX_1_OUT_OF_FRM_MASKf 51598
#define SPI_OOB_RX_1_OUT_OF_FRM_THf 51599
#define SPI_OOB_RX_1_PFC_SELf 51600
#define SPI_OOB_RX_1_PFC_SRC_SELf 51601
#define SPI_OOB_RX_1_PFC_STATUSf 51602
#define SPI_OOB_RX_1_WD_ENf 51603
#define SPI_OOB_RX_1_WD_ERRf 51604
#define SPI_OOB_RX_1_WD_ERR_ENf 51605
#define SPI_OOB_RX_1_WD_ERR_MASKf 51606
#define SPI_OOB_RX_1_WD_PERIODf 51607
#define SPI_OOB_RX_TO_EGQ_PFC_ENf 51608
#define SPI_OOB_RX_TO_EGQ_PORT_ENf 51609
#define SPI_OOB_RX_TO_GEN_PFC_ENf 51610
#define SPI_OOB_RX_TO_NIF_FAST_LLFC_ENf 51611
#define SPI_OOB_RX_TO_RET_REQ_ENf 51612
#define SPI_OOB_TX_0_CAL_INITIATE_PAR_ERRf 51613
#define SPI_OOB_TX_0_CAL_LENf 51614
#define SPI_OOB_TX_0_CAL_Mf 51615
#define SPI_OOB_TX_0_CAL_PARITY_ERR_MASKf 51616
#define SPI_OOB_TX_0_ENf 51617
#define SPI_OOB_TX_1_CAL_INITIATE_PAR_ERRf 51618
#define SPI_OOB_TX_1_CAL_LENf 51619
#define SPI_OOB_TX_1_CAL_Mf 51620
#define SPI_OOB_TX_1_CAL_PARITY_ERR_MASKf 51621
#define SPI_OOB_TX_1_ENf 51622
#define SPI_STATUSf 51623
#define SPI_TARGET_INTID_Nf 51624
#define SPI_TARGET_INTID_N1f 51625
#define SPI_TARGET_INTID_N2f 51626
#define SPI_TARGET_INTID_N3f 51627
#define SPLITHORIZONDISCARDf 51628
#define SPLITHORIZONFILTERf 51629
#define SPLIT_DROP_RESOLVEf 51630
#define SPLIT_HORIZON_CPU_COSf 51631
#define SPLIT_HORIZON_DROPf 51632
#define SPLIT_HORIZON_FILTERf 51633
#define SPLIT_HORIZON_INTf 51634
#define SPLIT_HORIZON_INT_MASKf 51635
#define SPLIT_HORIZON_TOCPUf 51636
#define SPNIDENf 51637
#define SPORT_EN_BITf 51638
#define SPP_FIFO_OVERFLOWf 51639
#define SPP_FIFO_OVERFLOW_DISINTf 51640
#define SPQCTf 51641
#define SPRDLYf 51642
#define SPRDLYFRACTIONf 51643
#define SPRDPRM_PARITY_ERR_MASKf 51644
#define SPRI_VECT_MODE_ENABLEf 51645
#define SPROMCLKENf 51646
#define SPROMSUPPORTEDf 51647
#define SPRSETSELf 51648
#define SPR_DLYf 51649
#define SPR_DLY_FRACTIONf 51650
#define SPR_MAX_BURSTf 51651
#define SPST_NOT_IN_FORWARDING_STATE_DROP_CTRLf 51652
#define SPTf 51653
#define SPT_SHAPER_CORRECTED_ERRORf 51654
#define SPT_SHAPER_CORRECTED_ERROR_DISINTf 51655
#define SPT_SHAPER_ENABLE_ECCf 51656
#define SPT_SHAPER_FORCE_UNCORRECTABLE_ERRORf 51657
#define SPT_SHAPER_TM_ENABLEf 51658
#define SPT_SHAPER_UNCORRECTED_ERRORf 51659
#define SPT_SHAPER_UNCORRECTED_ERROR_DISINTf 51660
#define SPT_WERR_CORRECTED_ERRORf 51661
#define SPT_WERR_CORRECTED_ERROR_DISINTf 51662
#define SPT_WERR_ENABLE_ECCf 51663
#define SPT_WERR_FORCE_UNCORRECTABLE_ERRORf 51664
#define SPT_WERR_TM_ENABLEf 51665
#define SPT_WERR_UNCORRECTED_ERRORf 51666
#define SPT_WERR_UNCORRECTED_ERROR_DISINTf 51667
#define SP_BST_PROFILE_SHAREDf 51668
#define SP_BST_PROFILE_SHARED_RSVRDf 51669
#define SP_BST_STAT_IDf 51670
#define SP_BST_STAT_PORT_COUNTf 51671
#define SP_BST_STAT_SHAREDf 51672
#define SP_ECC_ENf 51673
#define SP_GLOBAL_SHARED_CNTf 51674
#define SP_GLOBAL_SHARED_PROFILEf 51675
#define SP_IDf 51676
#define SP_LIMIT_STATEf 51677
#define SP_MCUC_BST_STAT_IDf 51678
#define SP_MC_BST_STAT_IDf 51679
#define SP_MIN_COUNTf 51680
#define SP_MIN_PG_ENABLEf 51681
#define SP_PG0_NONZERO_ENTRYf 51682
#define SP_PG0_NONZERO_ENTRY_DISINTf 51683
#define SP_PG1_NONZERO_ENTRYf 51684
#define SP_PG1_NONZERO_ENTRY_DISINTf 51685
#define SP_PG2_NONZERO_ENTRYf 51686
#define SP_PG2_NONZERO_ENTRY_DISINTf 51687
#define SP_PG3_NONZERO_ENTRYf 51688
#define SP_PG3_NONZERO_ENTRY_DISINTf 51689
#define SP_PG4_NONZERO_ENTRYf 51690
#define SP_PG4_NONZERO_ENTRY_DISINTf 51691
#define SP_PG5_NONZERO_ENTRYf 51692
#define SP_PG5_NONZERO_ENTRY_DISINTf 51693
#define SP_PG6_NONZERO_ENTRYf 51694
#define SP_PG6_NONZERO_ENTRY_DISINTf 51695
#define SP_PG7_NONZERO_ENTRYf 51696
#define SP_PG7_NONZERO_ENTRY_DISINTf 51697
#define SP_PG_ACTIVE_BANKf 51698
#define SP_PG_BANK_SWITCHf 51699
#define SP_PG_ENABLEf 51700
#define SP_RESETf 51701
#define SP_SHARED_COUNTf 51702
#define SP_SHARED_MAX_ENABLEf 51703
#define SP_SHARED_TRIGGER_PIPEXf 51704
#define SP_SHARED_TRIGGER_PIPEYf 51705
#define SP_SHARED_TRIGGER_STATUS_PIPEXf 51706
#define SP_SHARED_TRIGGER_STATUS_PIPEYf 51707
#define SP_SOP_CELL_PTRf 51708
#define SP_STARTCNTf 51709
#define SP_TMf 51710
#define SP_TREEf 51711
#define SP_TREE_PORT0f 51712
#define SP_TREE_PORT1f 51713
#define SP_TREE_PORT10f 51714
#define SP_TREE_PORT100f 51715
#define SP_TREE_PORT101f 51716
#define SP_TREE_PORT102f 51717
#define SP_TREE_PORT103f 51718
#define SP_TREE_PORT104f 51719
#define SP_TREE_PORT105f 51720
#define SP_TREE_PORT106f 51721
#define SP_TREE_PORT107f 51722
#define SP_TREE_PORT108f 51723
#define SP_TREE_PORT109f 51724
#define SP_TREE_PORT11f 51725
#define SP_TREE_PORT110f 51726
#define SP_TREE_PORT111f 51727
#define SP_TREE_PORT112f 51728
#define SP_TREE_PORT113f 51729
#define SP_TREE_PORT114f 51730
#define SP_TREE_PORT115f 51731
#define SP_TREE_PORT116f 51732
#define SP_TREE_PORT117f 51733
#define SP_TREE_PORT118f 51734
#define SP_TREE_PORT119f 51735
#define SP_TREE_PORT12f 51736
#define SP_TREE_PORT120f 51737
#define SP_TREE_PORT121f 51738
#define SP_TREE_PORT122f 51739
#define SP_TREE_PORT123f 51740
#define SP_TREE_PORT124f 51741
#define SP_TREE_PORT125f 51742
#define SP_TREE_PORT126f 51743
#define SP_TREE_PORT127f 51744
#define SP_TREE_PORT128f 51745
#define SP_TREE_PORT129f 51746
#define SP_TREE_PORT13f 51747
#define SP_TREE_PORT130f 51748
#define SP_TREE_PORT131f 51749
#define SP_TREE_PORT132f 51750
#define SP_TREE_PORT133f 51751
#define SP_TREE_PORT134f 51752
#define SP_TREE_PORT135f 51753
#define SP_TREE_PORT136f 51754
#define SP_TREE_PORT137f 51755
#define SP_TREE_PORT138f 51756
#define SP_TREE_PORT139f 51757
#define SP_TREE_PORT14f 51758
#define SP_TREE_PORT140f 51759
#define SP_TREE_PORT141f 51760
#define SP_TREE_PORT142f 51761
#define SP_TREE_PORT143f 51762
#define SP_TREE_PORT144f 51763
#define SP_TREE_PORT145f 51764
#define SP_TREE_PORT146f 51765
#define SP_TREE_PORT147f 51766
#define SP_TREE_PORT148f 51767
#define SP_TREE_PORT149f 51768
#define SP_TREE_PORT15f 51769
#define SP_TREE_PORT150f 51770
#define SP_TREE_PORT151f 51771
#define SP_TREE_PORT152f 51772
#define SP_TREE_PORT153f 51773
#define SP_TREE_PORT154f 51774
#define SP_TREE_PORT155f 51775
#define SP_TREE_PORT156f 51776
#define SP_TREE_PORT157f 51777
#define SP_TREE_PORT158f 51778
#define SP_TREE_PORT159f 51779
#define SP_TREE_PORT16f 51780
#define SP_TREE_PORT160f 51781
#define SP_TREE_PORT161f 51782
#define SP_TREE_PORT162f 51783
#define SP_TREE_PORT163f 51784
#define SP_TREE_PORT164f 51785
#define SP_TREE_PORT165f 51786
#define SP_TREE_PORT166f 51787
#define SP_TREE_PORT167f 51788
#define SP_TREE_PORT168f 51789
#define SP_TREE_PORT169f 51790
#define SP_TREE_PORT17f 51791
#define SP_TREE_PORT18f 51792
#define SP_TREE_PORT19f 51793
#define SP_TREE_PORT2f 51794
#define SP_TREE_PORT20f 51795
#define SP_TREE_PORT21f 51796
#define SP_TREE_PORT22f 51797
#define SP_TREE_PORT23f 51798
#define SP_TREE_PORT24f 51799
#define SP_TREE_PORT25f 51800
#define SP_TREE_PORT26f 51801
#define SP_TREE_PORT27f 51802
#define SP_TREE_PORT28f 51803
#define SP_TREE_PORT29f 51804
#define SP_TREE_PORT3f 51805
#define SP_TREE_PORT30f 51806
#define SP_TREE_PORT31f 51807
#define SP_TREE_PORT32f 51808
#define SP_TREE_PORT33f 51809
#define SP_TREE_PORT34f 51810
#define SP_TREE_PORT35f 51811
#define SP_TREE_PORT36f 51812
#define SP_TREE_PORT37f 51813
#define SP_TREE_PORT38f 51814
#define SP_TREE_PORT39f 51815
#define SP_TREE_PORT4f 51816
#define SP_TREE_PORT40f 51817
#define SP_TREE_PORT41f 51818
#define SP_TREE_PORT42f 51819
#define SP_TREE_PORT43f 51820
#define SP_TREE_PORT44f 51821
#define SP_TREE_PORT45f 51822
#define SP_TREE_PORT46f 51823
#define SP_TREE_PORT47f 51824
#define SP_TREE_PORT48f 51825
#define SP_TREE_PORT49f 51826
#define SP_TREE_PORT5f 51827
#define SP_TREE_PORT50f 51828
#define SP_TREE_PORT51f 51829
#define SP_TREE_PORT52f 51830
#define SP_TREE_PORT53f 51831
#define SP_TREE_PORT54f 51832
#define SP_TREE_PORT55f 51833
#define SP_TREE_PORT56f 51834
#define SP_TREE_PORT57f 51835
#define SP_TREE_PORT58f 51836
#define SP_TREE_PORT59f 51837
#define SP_TREE_PORT6f 51838
#define SP_TREE_PORT60f 51839
#define SP_TREE_PORT61f 51840
#define SP_TREE_PORT62f 51841
#define SP_TREE_PORT63f 51842
#define SP_TREE_PORT64f 51843
#define SP_TREE_PORT65f 51844
#define SP_TREE_PORT66f 51845
#define SP_TREE_PORT67f 51846
#define SP_TREE_PORT68f 51847
#define SP_TREE_PORT69f 51848
#define SP_TREE_PORT7f 51849
#define SP_TREE_PORT70f 51850
#define SP_TREE_PORT71f 51851
#define SP_TREE_PORT72f 51852
#define SP_TREE_PORT73f 51853
#define SP_TREE_PORT74f 51854
#define SP_TREE_PORT75f 51855
#define SP_TREE_PORT76f 51856
#define SP_TREE_PORT77f 51857
#define SP_TREE_PORT78f 51858
#define SP_TREE_PORT79f 51859
#define SP_TREE_PORT8f 51860
#define SP_TREE_PORT80f 51861
#define SP_TREE_PORT81f 51862
#define SP_TREE_PORT82f 51863
#define SP_TREE_PORT83f 51864
#define SP_TREE_PORT84f 51865
#define SP_TREE_PORT85f 51866
#define SP_TREE_PORT86f 51867
#define SP_TREE_PORT87f 51868
#define SP_TREE_PORT88f 51869
#define SP_TREE_PORT89f 51870
#define SP_TREE_PORT9f 51871
#define SP_TREE_PORT90f 51872
#define SP_TREE_PORT91f 51873
#define SP_TREE_PORT92f 51874
#define SP_TREE_PORT93f 51875
#define SP_TREE_PORT94f 51876
#define SP_TREE_PORT95f 51877
#define SP_TREE_PORT96f 51878
#define SP_TREE_PORT97f 51879
#define SP_TREE_PORT98f 51880
#define SP_TREE_PORT99f 51881
#define SP_TREE_STATUSf 51882
#define SP_TRIGGEREDf 51883
#define SP_TRIGGER_IDf 51884
#define SQDM_CORRECTED_ERRORf 51885
#define SQDM_CORRECTED_ERROR_DISINTf 51886
#define SQDM_DISABLE_ECCf 51887
#define SQDM_ECC_CORRUPTf 51888
#define SQDM_ECC_ERROR_ADDRESSf 51889
#define SQDM_TMf 51890
#define SQDM_UNCORRECTABLE_ERRORf 51891
#define SQDM_UNCORRECTABLE_ERROR_DISINTf 51892
#define SQN_16BITSf 51893
#define SQN_32BITSf 51894
#define SQUEUEf 51895
#define SQUEUE_COPYf 51896
#define SQUEUE_DATAf 51897
#define SQUEUE_DROPf 51898
#define SQUEUE_INVALIDf 51899
#define SQUEUE_INVALID_DISINTf 51900
#define SQ_ACCEPTED_PACKETSf 51901
#define SQ_DROPPED_PACKETSf 51902
#define SQ_NEXT_BUFFER_CORRECTED_ERROR_Af 51903
#define SQ_NEXT_BUFFER_CORRECTED_ERROR_A_DISINTf 51904
#define SQ_NEXT_BUFFER_DISABLE_ECCf 51905
#define SQ_NEXT_BUFFER_ERROR_ADDR_Af 51906
#define SQ_NEXT_BUFFER_FORCE_ECC_ERROR_Af 51907
#define SQ_NEXT_BUFFER_FORCE_ECC_ERROR_Bf 51908
#define SQ_NEXT_BUFFER_MEM_INITf 51909
#define SQ_NEXT_BUFFER_MEM_INIT_DONEf 51910
#define SQ_NEXT_BUFFER_TMA_MEM0f 51911
#define SQ_NEXT_BUFFER_TMA_MEM1f 51912
#define SQ_NEXT_BUFFER_TMB_MEM0f 51913
#define SQ_NEXT_BUFFER_TMB_MEM1f 51914
#define SQ_NEXT_BUFFER_UNCORRECTED_ERROR_Af 51915
#define SQ_NEXT_BUFFER_UNCORRECTED_ERROR_A_DISINTf 51916
#define SRAM_0_ECC_COR_1B_INTRf 51917
#define SRAM_0_ECC_DET_2B_INTRf 51918
#define SRAM_0_ERR_ADDRf 51919
#define SRAM_0_PSM_VDDf 51920
#define SRAM_0_TMf 51921
#define SRAM_1_ECC_COR_1B_INTRf 51922
#define SRAM_1_ECC_DET_2B_INTRf 51923
#define SRAM_1_ERR_ADDRf 51924
#define SRAM_1_PSM_VDDf 51925
#define SRAM_1_TMf 51926
#define SRAM_2_ECC_COR_1B_INTRf 51927
#define SRAM_2_ECC_DET_2B_INTRf 51928
#define SRAM_2_ERR_ADDRf 51929
#define SRAM_2_PSM_VDDf 51930
#define SRAM_2_TMf 51931
#define SRAM_3_ECC_COR_1B_INTRf 51932
#define SRAM_3_ECC_DET_2B_INTRf 51933
#define SRAM_3_ERR_ADDRf 51934
#define SRAM_3_PSM_VDDf 51935
#define SRAM_3_TMf 51936
#define SRAM_4_ECC_COR_1B_INTRf 51937
#define SRAM_4_ECC_DET_2B_INTRf 51938
#define SRAM_4_ERR_ADDRf 51939
#define SRAM_4_PSM_VDDf 51940
#define SRAM_4_TMf 51941
#define SRAM_5_ECC_COR_1B_INTRf 51942
#define SRAM_5_ECC_DET_2B_INTRf 51943
#define SRAM_5_ERR_ADDRf 51944
#define SRAM_5_PSM_VDDf 51945
#define SRAM_5_TMf 51946
#define SRAM_6_ECC_COR_1B_INTRf 51947
#define SRAM_6_ECC_DET_2B_INTRf 51948
#define SRAM_6_ERR_ADDRf 51949
#define SRAM_6_PSM_VDDf 51950
#define SRAM_6_TMf 51951
#define SRAM_7_ECC_COR_1B_INTRf 51952
#define SRAM_7_ECC_DET_2B_INTRf 51953
#define SRAM_7_ERR_ADDRf 51954
#define SRAM_7_PSM_VDDf 51955
#define SRAM_7_TMf 51956
#define SRAM_ECC_FIX_ENf 51957
#define SRAM_ECC_INTRf 51958
#define SRAM_INITf 51959
#define SRAM_INIT_DONEf 51960
#define SRAM_MODEf 51961
#define SRAM_OSC_0_BURNINf 51962
#define SRAM_OSC_0_NENf 51963
#define SRAM_OSC_0_PENf 51964
#define SRAM_OSC_1_BURNINf 51965
#define SRAM_OSC_1_NENf 51966
#define SRAM_OSC_1_PENf 51967
#define SRAM_OSC_2_BURNINf 51968
#define SRAM_OSC_2_NENf 51969
#define SRAM_OSC_2_PENf 51970
#define SRAM_OSC_3_BURNINf 51971
#define SRAM_OSC_3_NENf 51972
#define SRAM_OSC_3_PENf 51973
#define SRAM_OSC_4_BURNINf 51974
#define SRAM_OSC_4_NENf 51975
#define SRAM_OSC_4_PENf 51976
#define SRAM_OSC_5_BURNINf 51977
#define SRAM_OSC_5_NENf 51978
#define SRAM_OSC_5_PENf 51979
#define SRAM_OSC_SELf 51980
#define SRBR_STHRf 51981
#define SRCf 51982
#define SRCDVCNGLINKEVf 51983
#define SRCDVCNGLINKEVMASKf 51984
#define SRCDVCNGLINKHf 51985
#define SRCDVCNGLINKLf 51986
#define SRCEQUALDESTDISCARDf 51987
#define SRCHFAIL0f 51988
#define SRCHFAIL1f 51989
#define SRCMOD_INDEXf 51990
#define SRCPGf 51991
#define SRCPORT_0f 51992
#define SRCPORT_1f 51993
#define SRCPORT_10f 51994
#define SRCPORT_11f 51995
#define SRCPORT_12f 51996
#define SRCPORT_13f 51997
#define SRCPORT_14f 51998
#define SRCPORT_15f 51999
#define SRCPORT_16f 52000
#define SRCPORT_17f 52001
#define SRCPORT_18f 52002
#define SRCPORT_19f 52003
#define SRCPORT_2f 52004
#define SRCPORT_20f 52005
#define SRCPORT_21f 52006
#define SRCPORT_22f 52007
#define SRCPORT_23f 52008
#define SRCPORT_24f 52009
#define SRCPORT_25f 52010
#define SRCPORT_26f 52011
#define SRCPORT_27f 52012
#define SRCPORT_28f 52013
#define SRCPORT_29f 52014
#define SRCPORT_3f 52015
#define SRCPORT_30f 52016
#define SRCPORT_31f 52017
#define SRCPORT_32f 52018
#define SRCPORT_33f 52019
#define SRCPORT_34f 52020
#define SRCPORT_35f 52021
#define SRCPORT_36f 52022
#define SRCPORT_37f 52023
#define SRCPORT_38f 52024
#define SRCPORT_39f 52025
#define SRCPORT_4f 52026
#define SRCPORT_40f 52027
#define SRCPORT_41f 52028
#define SRCPORT_5f 52029
#define SRCPORT_6f 52030
#define SRCPORT_7f 52031
#define SRCPORT_8f 52032
#define SRCPORT_9f 52033
#define SRCQRNG_PARITY_ERR_MASKf 52034
#define SRCROUTE_TOCPUf 52035
#define SRCSYSTEMPORTFEMBITSELECTf 52036
#define SRCSYSTEMPORTFEMFIELDSELECT0f 52037
#define SRCSYSTEMPORTFEMFIELDSELECT1f 52038
#define SRCSYSTEMPORTFEMFIELDSELECT10f 52039
#define SRCSYSTEMPORTFEMFIELDSELECT11f 52040
#define SRCSYSTEMPORTFEMFIELDSELECT12f 52041
#define SRCSYSTEMPORTFEMFIELDSELECT2f 52042
#define SRCSYSTEMPORTFEMFIELDSELECT3f 52043
#define SRCSYSTEMPORTFEMFIELDSELECT4f 52044
#define SRCSYSTEMPORTFEMFIELDSELECT5f 52045
#define SRCSYSTEMPORTFEMFIELDSELECT6f 52046
#define SRCSYSTEMPORTFEMFIELDSELECT7f 52047
#define SRCSYSTEMPORTFEMFIELDSELECT8f 52048
#define SRCSYSTEMPORTFEMFIELDSELECT9f 52049
#define SRCSYSTEMPORTFEMMAPDATAf 52050
#define SRCSYSTEMPORTFEMMAPINDEXf 52051
#define SRCTRUNKMAP_PDAf 52052
#define SRCTRUNKMAP_PMf 52053
#define SRCTRUNKMAP_TMf 52054
#define SRCTRUNKMAP_WWf 52055
#define SRC_ADDRf 52056
#define SRC_BUFFERf 52057
#define SRC_BURST_LENf 52058
#define SRC_BURST_SIZEf 52059
#define SRC_CACHE_CTRLf 52060
#define SRC_CDONEf 52061
#define SRC_CERRf 52062
#define SRC_CLASS_ID_SELf 52063
#define SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTf 52064
#define SRC_CONTAINER_MODEf 52065
#define SRC_CONTAINER_OVERLAY_ENABLEf 52066
#define SRC_CONTEXTf 52067
#define SRC_CONTEXT_NUM_CAPTf 52068
#define SRC_CONTEXT_NUM_MASKf 52069
#define SRC_CONTEXT_NUM_VALUEf 52070
#define SRC_CTXT_DB_CORRECTED_ERRORf 52071
#define SRC_CTXT_DB_CORRECTED_ERROR_DISINTf 52072
#define SRC_CTXT_DB_ECC_ERROR_ADDRESSf 52073
#define SRC_CTXT_DB_ENABLE_ECCf 52074
#define SRC_CTXT_DB_FORCE_UNCORRECTABLE_ERRORf 52075
#define SRC_CTXT_DB_UNCORRECTED_ERRORf 52076
#define SRC_CTXT_DB_UNCORRECTED_ERROR_ERROR_DISINTf 52077
#define SRC_DEV_FAILUREf 52078
#define SRC_DISCARDf 52079
#define SRC_DISCARD0f 52080
#define SRC_DISCARD1f 52081
#define SRC_DV_CNG_LINKf 52082
#define SRC_DV_CNG_LINK_EVf 52083
#define SRC_DV_CNG_LINK_EV_MASKf 52084
#define SRC_EQUAL_DEST_INTf 52085
#define SRC_EQUAL_DEST_INT_MASKf 52086
#define SRC_HBIT_TMf 52087
#define SRC_HBIT_WWf 52088
#define SRC_HIGIGf 52089
#define SRC_HIGIG_MASKf 52090
#define SRC_HIGIG_VALUEf 52091
#define SRC_HITf 52092
#define SRC_IDf 52093
#define SRC_INCf 52094
#define SRC_INVLID_ACCESSf 52095
#define SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTf 52096
#define SRC_INVLID_ACCESS_MASKf 52097
#define SRC_IP_PTRf 52098
#define SRC_IS_NIV_UPLINK_PORTf 52099
#define SRC_MODf 52100
#define SRC_MODIDf 52101
#define SRC_MODID_BLOCK_MIRROR_COPYf 52102
#define SRC_MODID_BLOCK_MIRROR_ONLY_PKTf 52103
#define SRC_MODID_BLOCK_TMf 52104
#define SRC_MODID_BLOCK_WWf 52105
#define SRC_MODID_EGRESS_BLOCK_PDAf 52106
#define SRC_MODID_EGRESS_BLOCK_PMf 52107
#define SRC_MODID_EGRESS_BLOCK_TMf 52108
#define SRC_MODID_EGRESS_PARITY_ENf 52109
#define SRC_MODID_EGRESS_PAR_ERRf 52110
#define SRC_MODID_INGRESS_BLOCK_PARITY_ENf 52111
#define SRC_MODID_INGRESS_BLOCK_PAR_ERRf 52112
#define SRC_MODID_INGRESS_BLOCK_PDAf 52113
#define SRC_MODID_INGRESS_BLOCK_PMf 52114
#define SRC_MODID_INGRESS_BLOCK_TMf 52115
#define SRC_MODID_VALIDf 52116
#define SRC_NIV_VIF_IDf 52117
#define SRC_PGf 52118
#define SRC_PG_NUMf 52119
#define SRC_PORTf 52120
#define SRC_PORT_LOOKUP_FAILEDf 52121
#define SRC_PORT_LOOKUP_FAILED_DISINTf 52122
#define SRC_PORT_NUMf 52123
#define SRC_PORT_NUM_CAPTf 52124
#define SRC_PORT_NUM_MASKf 52125
#define SRC_PORT_NUM_VALIDf 52126
#define SRC_PORT_NUM_VALUEf 52127
#define SRC_PORT_STATE_CORRECTED_ERRORf 52128
#define SRC_PORT_STATE_CORRECTED_ERROR_DISINTf 52129
#define SRC_PORT_STATE_ECC_ERROR_ADDRESSf 52130
#define SRC_PORT_STATE_ENABLE_ECCf 52131
#define SRC_PORT_STATE_FORCE_UNCORRECTABLE_ERRORf 52132
#define SRC_PORT_STATE_UNCORRECTED_ERRORf 52133
#define SRC_PORT_STATE_UNCORRECTED_ERROR_DISINTf 52134
#define SRC_PORT_TGIDf 52135
#define SRC_PPP_TO_S1_LOOKUP_CORRECTED_ERRORf 52136
#define SRC_PPP_TO_S1_LOOKUP_CORRECTED_ERROR_DISINTf 52137
#define SRC_PPP_TO_S1_LOOKUP_ECC_ERROR_ADDRESSf 52138
#define SRC_PPP_TO_S1_LOOKUP_ENABLE_ECCf 52139
#define SRC_PPP_TO_S1_LOOKUP_FORCE_UNCORRECTABLE_ERRORf 52140
#define SRC_PPP_TO_S1_LOOKUP_UNCORRECTED_ERRORf 52141
#define SRC_PPP_TO_S1_LOOKUP_UNCORRECTED_ERROR_DISINTf 52142
#define SRC_PROT_CTRLf 52143
#define SRC_PVLAN_PORT_TYPEf 52144
#define SRC_QUEUEf 52145
#define SRC_RDYf 52146
#define SRC_REALM_IDf 52147
#define SRC_REMOVAL_ENf 52148
#define SRC_REMOVAL_EN_FOR_REDIRECT_TO_NHIf 52149
#define SRC_ROUTEf 52150
#define SRC_SALf 52151
#define SRC_SELECTf 52152
#define SRC_SYSTEM_PORT_FEM_BIT_SELECTf 52153
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_0f 52154
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_1f 52155
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_10f 52156
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_11f 52157
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_12f 52158
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_13f 52159
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_14f 52160
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_15f 52161
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_2f 52162
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_3f 52163
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_4f 52164
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_5f 52165
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_6f 52166
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_7f 52167
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_8f 52168
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_9f 52169
#define SRC_SYSTEM_PORT_FEM_MAP_DATAf 52170
#define SRC_SYSTEM_PORT_FEM_MAP_INDEXf 52171
#define SRC_SYS_PORT_IDf 52172
#define SRC_Tf 52173
#define SRC_TGIDf 52174
#define SRC_TRUNKf 52175
#define SRC_TRUNK_ECC_ENf 52176
#define SRC_TRUNK_MAPf 52177
#define SRC_TRUNK_PAR_ERRf 52178
#define SRC_TRUNK_TABLE_1BIT_ERROR_REPORTf 52179
#define SRC_TYPEf 52180
#define SRC_VP_2_PARITY_ENf 52181
#define SRD0CMUCFGAf 52182
#define SRD0CMUCFGBf 52183
#define SRD0CMUSTATf 52184
#define SRD0LN0CFGAf 52185
#define SRD0LN0EBISTf 52186
#define SRD0LN0STATf 52187
#define SRD0LN1CFGAf 52188
#define SRD0LN1EBISTf 52189
#define SRD0LN1STATf 52190
#define SRD0LN2CFGAf 52191
#define SRD0LN2EBISTf 52192
#define SRD0LN2STATf 52193
#define SRD0LN3CFGAf 52194
#define SRD0LN3EBISTf 52195
#define SRD0LN3STATf 52196
#define SRD0MACROINTERRUPTf 52197
#define SRD0MACROINTERRUPTMASKf 52198
#define SRD0_CMU_CFGAf 52199
#define SRD0_CMU_CFGBf 52200
#define SRD0_CMU_STATf 52201
#define SRD0_LN0_CFGAf 52202
#define SRD0_LN0_EBISTf 52203
#define SRD0_LN0_STATf 52204
#define SRD0_LN1_CFGAf 52205
#define SRD0_LN1_EBISTf 52206
#define SRD0_LN1_STATf 52207
#define SRD0_LN2_CFGAf 52208
#define SRD0_LN2_EBISTf 52209
#define SRD0_LN2_STATf 52210
#define SRD0_LN3_CFGAf 52211
#define SRD0_LN3_EBISTf 52212
#define SRD0_LN3_STATf 52213
#define SRD1CMUCFGAf 52214
#define SRD1CMUCFGBf 52215
#define SRD1CMUSTATf 52216
#define SRD1LN0CFGAf 52217
#define SRD1LN0EBISTf 52218
#define SRD1LN0STATf 52219
#define SRD1LN1CFGAf 52220
#define SRD1LN1EBISTf 52221
#define SRD1LN1STATf 52222
#define SRD1LN2CFGAf 52223
#define SRD1LN2EBISTf 52224
#define SRD1LN2STATf 52225
#define SRD1LN3CFGAf 52226
#define SRD1LN3EBISTf 52227
#define SRD1LN3STATf 52228
#define SRD1MACROINTERRUPTf 52229
#define SRD1MACROINTERRUPTMASKf 52230
#define SRD1_CMU_CFGAf 52231
#define SRD1_CMU_CFGBf 52232
#define SRD1_CMU_STATf 52233
#define SRD1_LN0_CFGAf 52234
#define SRD1_LN0_EBISTf 52235
#define SRD1_LN0_STATf 52236
#define SRD1_LN1_CFGAf 52237
#define SRD1_LN1_EBISTf 52238
#define SRD1_LN1_STATf 52239
#define SRD1_LN2_CFGAf 52240
#define SRD1_LN2_EBISTf 52241
#define SRD1_LN2_STATf 52242
#define SRD1_LN3_CFGAf 52243
#define SRD1_LN3_EBISTf 52244
#define SRD1_LN3_STATf 52245
#define SRD2CMUCFGAf 52246
#define SRD2CMUCFGBf 52247
#define SRD2CMUSTATf 52248
#define SRD2LN0CFGAf 52249
#define SRD2LN0EBISTf 52250
#define SRD2LN0STATf 52251
#define SRD2LN1CFGAf 52252
#define SRD2LN1EBISTf 52253
#define SRD2LN1STATf 52254
#define SRD2LN2CFGAf 52255
#define SRD2LN2EBISTf 52256
#define SRD2LN2STATf 52257
#define SRD2LN3CFGAf 52258
#define SRD2LN3EBISTf 52259
#define SRD2LN3STATf 52260
#define SRD2MACROINTERRUPTf 52261
#define SRD2MACROINTERRUPTMASKf 52262
#define SRD2_CMU_CFGAf 52263
#define SRD2_CMU_CFGBf 52264
#define SRD2_CMU_STATf 52265
#define SRD2_LN0_CFGAf 52266
#define SRD2_LN0_EBISTf 52267
#define SRD2_LN0_STATf 52268
#define SRD2_LN1_CFGAf 52269
#define SRD2_LN1_EBISTf 52270
#define SRD2_LN1_STATf 52271
#define SRD2_LN2_CFGAf 52272
#define SRD2_LN2_EBISTf 52273
#define SRD2_LN2_STATf 52274
#define SRD2_LN3_CFGAf 52275
#define SRD2_LN3_EBISTf 52276
#define SRD2_LN3_STATf 52277
#define SRD3CMUCFGAf 52278
#define SRD3CMUCFGBf 52279
#define SRD3CMUSTATf 52280
#define SRD3LN0CFGAf 52281
#define SRD3LN0EBISTf 52282
#define SRD3LN0STATf 52283
#define SRD3LN1CFGAf 52284
#define SRD3LN1EBISTf 52285
#define SRD3LN1STATf 52286
#define SRD3LN2CFGAf 52287
#define SRD3LN2EBISTf 52288
#define SRD3LN2STATf 52289
#define SRD3LN3CFGAf 52290
#define SRD3LN3EBISTf 52291
#define SRD3LN3STATf 52292
#define SRD3MACROINTERRUPTf 52293
#define SRD3MACROINTERRUPTMASKf 52294
#define SRD3_CMU_CFGAf 52295
#define SRD3_CMU_CFGBf 52296
#define SRD3_CMU_STATf 52297
#define SRD3_LN0_CFGAf 52298
#define SRD3_LN0_EBISTf 52299
#define SRD3_LN0_STATf 52300
#define SRD3_LN1_CFGAf 52301
#define SRD3_LN1_EBISTf 52302
#define SRD3_LN1_STATf 52303
#define SRD3_LN2_CFGAf 52304
#define SRD3_LN2_EBISTf 52305
#define SRD3_LN2_STATf 52306
#define SRD3_LN3_CFGAf 52307
#define SRD3_LN3_EBISTf 52308
#define SRD3_LN3_STATf 52309
#define SRD4CMUCFGAf 52310
#define SRD4CMUCFGBf 52311
#define SRD4CMUSTATf 52312
#define SRD4LN0CFGAf 52313
#define SRD4LN0EBISTf 52314
#define SRD4LN0STATf 52315
#define SRD4LN1CFGAf 52316
#define SRD4LN1EBISTf 52317
#define SRD4LN1STATf 52318
#define SRD4LN2CFGAf 52319
#define SRD4LN2EBISTf 52320
#define SRD4LN2STATf 52321
#define SRD4LN3CFGAf 52322
#define SRD4LN3EBISTf 52323
#define SRD4LN3STATf 52324
#define SRD4MACROINTERRUPTf 52325
#define SRD4MACROINTERRUPTMASKf 52326
#define SRD5CMUCFGAf 52327
#define SRD5CMUCFGBf 52328
#define SRD5CMUSTATf 52329
#define SRD5LN0CFGAf 52330
#define SRD5LN0EBISTf 52331
#define SRD5LN0STATf 52332
#define SRD5LN1CFGAf 52333
#define SRD5LN1EBISTf 52334
#define SRD5LN1STATf 52335
#define SRD5LN2CFGAf 52336
#define SRD5LN2EBISTf 52337
#define SRD5LN2STATf 52338
#define SRD5LN3CFGAf 52339
#define SRD5LN3EBISTf 52340
#define SRD5LN3STATf 52341
#define SRD5MACROINTERRUPTf 52342
#define SRD5MACROINTERRUPTMASKf 52343
#define SRD6CMUCFGAf 52344
#define SRD6CMUCFGBf 52345
#define SRD6CMUSTATf 52346
#define SRD6LN0CFGAf 52347
#define SRD6LN0EBISTf 52348
#define SRD6LN0STATf 52349
#define SRD6LN1CFGAf 52350
#define SRD6LN1EBISTf 52351
#define SRD6LN1STATf 52352
#define SRD6LN2CFGAf 52353
#define SRD6LN2EBISTf 52354
#define SRD6LN2STATf 52355
#define SRD6LN3CFGAf 52356
#define SRD6LN3EBISTf 52357
#define SRD6LN3STATf 52358
#define SRD6MACROINTERRUPTf 52359
#define SRD6MACROINTERRUPTMASKf 52360
#define SRDAEPBOPf 52361
#define SRDAEPBRDf 52362
#define SRDAIPUCFGf 52363
#define SRDBEPBOPf 52364
#define SRDBEPBRDf 52365
#define SRDBIPUCFGf 52366
#define SRDEPBINTERRUPTf 52367
#define SRDEPBINTERRUPTGROUPAf 52368
#define SRDEPBINTERRUPTGROUPAMASKf 52369
#define SRDEPBINTERRUPTGROUPBf 52370
#define SRDEPBINTERRUPTGROUPBMASKf 52371
#define SRDEPBINTERRUPTMASKf 52372
#define SRDEPBOPf 52373
#define SRDEPBRDf 52374
#define SRDINTERRUPTf 52375
#define SRDINTERRUPTMASKf 52376
#define SRDIPUCFGf 52377
#define SRDIPUINTERRUPTf 52378
#define SRDIPUINTERRUPTGROUPAf 52379
#define SRDIPUINTERRUPTGROUPBf 52380
#define SRDIPUINTERRUPTMASKf 52381
#define SRDIPUINTERRUPTMASKGROUPAf 52382
#define SRDIPUINTERRUPTMASKGROUPBf 52383
#define SRDLANEINTERRUPTf 52384
#define SRDLANEINTERRUPTMASKf 52385
#define SRDYf 52386
#define SRDY_MASKf 52387
#define SRD_0_PLL_LOCKEDf 52388
#define SRD_0_PLL_STAT_OUTf 52389
#define SRD_1_PLL_LOCKEDf 52390
#define SRD_1_PLL_STAT_OUTf 52391
#define SRD_PLL_CTRLf 52392
#define SRD_QUAD_N_IDDQf 52393
#define SRD_QUAD_N_LCREF_ENf 52394
#define SRD_QUAD_N_LN_FORCE_SPEED_STRAPf 52395
#define SRD_QUAD_N_MDIO_BRCT_ADDRESSf 52396
#define SRD_QUAD_N_MDIO_REGSf 52397
#define SRD_QUAD_N_PLL_BYPASSf 52398
#define SRD_QUAD_N_POWER_DOWNf 52399
#define SRD_QUAD_N_RSTB_FIFOf 52400
#define SRD_QUAD_N_RSTB_HWf 52401
#define SRD_QUAD_N_RSTB_PLLf 52402
#define SRD_QUAD_N_RX_SEQ_DONE_1Gf 52403
#define SRD_QUAD_N_SYNC_STATUSf 52404
#define SRD_QUAD_N_TXPLL_LOCKf 52405
#define SRD_QUAD_N_TX_DRV_HV_DISABLEf 52406
#define SREDENf 52407
#define SREDRJCTf 52408
#define SRED_ENf 52409
#define SRED_RJCTf 52410
#define SREFRESH_EXIT_NO_REFRESHf 52411
#define SRELEVANCEf 52412
#define SREQf 52413
#define SREQ_MASKf 52414
#define SRP_FWD_ACTIONf 52415
#define SRP_PKT_TO_CPUf 52416
#define SRRf 52417
#define SRSTf 52418
#define SRTf 52419
#define SRTDESCCNTBf 52420
#define SRTDESCCNTOAf 52421
#define SRTDESCCNTOAMASKf 52422
#define SRTDESCCNTOBf 52423
#define SRTDESCCNTOBMASKf 52424
#define SRTSf 52425
#define SRX_FLUSHf 52426
#define SSf 52427
#define SSC_LIMITf 52428
#define SSC_MODEf 52429
#define SSC_STEPf 52430
#define SSC_STEP_LOWERf 52431
#define SSC_STEP_UPPERf 52432
#define SSEGMENTf 52433
#define SSEGMENT_MASKf 52434
#define SS_CDC_ISO_SHORT_DIS_If 52435
#define SS_CLEAR_NAK_NEMPTY_EN_If 52436
#define SS_CLOSE_DESC_ENA_If 52437
#define SS_DIS_ISO_OUT_NAK_EN_If 52438
#define SS_SEND_NULL_ENA_If 52439
#define SS_SETCLR_RMTWKP_ENA_If 52440
#define SS_SET_CLR_STALL_ENA_If 52441
#define SS_SET_OPMODE_POR_If 52442
#define SS_SET_STALL_NEMPTY_EN_If 52443
#define SS_SNAK_BIT_ENH_EN_If 52444
#define STAf 52445
#define STACE_ALLf 52446
#define STACKINGROUTEHISTORYSELECT0f 52447
#define STACKINGROUTEHISTORYSELECT1f 52448
#define STACKINGROUTEHISTORYSELECT2f 52449
#define STACKINGROUTEHISTORYSELECT3f 52450
#define STACKINGROUTEHISTORYSELECT4f 52451
#define STACKINGROUTEHISTORYSELECT5f 52452
#define STACKINGROUTEHISTORYSELECT6f 52453
#define STACKINGROUTEHISTORYSELECT7f 52454
#define STACKVLDf 52455
#define STACK_CORRECTED_ERRORf 52456
#define STACK_CORRECTED_ERROR_DISINTf 52457
#define STACK_ECC_ERROR_ADDRESSf 52458
#define STACK_ENABLE_ECCf 52459
#define STACK_FEC_RESOLVE_INITIATE_PAR_ERRf 52460
#define STACK_FEC_RESOLVE_PARITY_ERR_MASKf 52461
#define STACK_FORCE_UNCORRECTABLE_ERRORf 52462
#define STACK_LAGf 52463
#define STACK_MODEf 52464
#define STACK_OOR_RCYC_PTR_ERRORf 52465
#define STACK_OOR_RCYC_PTR_ERROR_DISINTf 52466
#define STACK_OOR_RLS_PTR_ERRORf 52467
#define STACK_OOR_RLS_PTR_ERROR_DISINTf 52468
#define STACK_OVERFLOW_ERRORf 52469
#define STACK_OVERFLOW_ERROR_DISINTf 52470
#define STACK_TRUNK_RESOLVE_INITIATE_PAR_ERRf 52471
#define STACK_TRUNK_RESOLVE_PARITY_ERR_MASKf 52472
#define STACK_UNCORRECTED_ERRORf 52473
#define STACK_UNCORRECTED_ERROR_DISINTf 52474
#define STACK_UNDERRUN_ERRORf 52475
#define STACK_UNDERRUN_ERROR_DISINTf 52476
#define STAD0f 52477
#define STAD1f 52478
#define STAD2f 52479
#define STAGE0_BANKSf 52480
#define STAGE1_BANKSf 52481
#define STAGE2_BANKSf 52482
#define STAGE3_BANKSf 52483
#define STAGE_NUMBERf 52484
#define STAGIf 52485
#define STAGI_MASKf 52486
#define STAGOf 52487
#define STAGO_MASKf 52488
#define STALE_GRANT_Af 52489
#define STALE_GRANT_A_DISINTf 52490
#define STALE_GRANT_Bf 52491
#define STALE_GRANT_B_DISINTf 52492
#define STALL_MODEf 52493
#define STALL_PROCf 52494
#define STAMPf 52495
#define STAMPDPf 52496
#define STAMPEEPf 52497
#define STAMPFAPPORTf 52498
#define STAMPFWDACTIONf 52499
#define STAMPOUTLIFf 52500
#define STAMP_CNI_BITf 52501
#define STAMP_DSP_EXTf 52502
#define STAMP_EEPf 52503
#define STAMP_FAP_PORTf 52504
#define STAMP_FTMH_OUTLIF_TYPE_ENf 52505
#define STAMP_FWDACTIONf 52506
#define STAMP_FWDACTION_TDMf 52507
#define STAMP_MC_DESTINATION_IN_FTMHf 52508
#define STAMP_NATIVE_VSIf 52509
#define STAMP_OUTLIF_XGS_PPD_18B_ENf 52510
#define STAMP_OUTLIF_XGS_PPD_ENf 52511
#define STAMP_OUTLIF_XGS_USR_DEF_ENf 52512
#define STAMP_UC_DESTINATION_IN_FTMHf 52513
#define STAMP_USER_DEFINED_LSBf 52514
#define STAMP_USER_DEFINED_MSBf 52515
#define STAMP_USR_DEF_OUTLIF_TYPE_ENf 52516
#define STANDBYf 52517
#define STANDBYWFIf 52518
#define STANDBY_ACTIVEf 52519
#define STANDBY_EXIT_Lf 52520
#define STANDBY_EXIT_PIN_ENf 52521
#define STANDBY_READYf 52522
#define STAN_ALNf 52523
#define STARTf 52524
#define STARTBUFFERPOINTERf 52525
#define STARTBUSYf 52526
#define STARTEDf 52527
#define STARTERRf 52528
#define STARTERRMASKf 52529
#define STARTEXPERRf 52530
#define STARTEXPERRMASKf 52531
#define STARTOFPACKETf 52532
#define STARTQUEUEf 52533
#define STARTTRAINSEQf 52534
#define STARTTRANSDELAYf 52535
#define START_ADDRf 52536
#define START_ADDRESSf 52537
#define START_ADDRSf 52538
#define START_BY_START_ERRf 52539
#define START_BY_START_ERR_DISINTf 52540
#define START_BY_START_ERR_ENf 52541
#define START_CAPTUREf 52542
#define START_CELLf 52543
#define START_CELL_CAPTf 52544
#define START_CELL_MASKf 52545
#define START_CELL_VALUEf 52546
#define START_CFAPE_INITf 52547
#define START_CFAPI_INITf 52548
#define START_CFAP_INITf 52549
#define START_CNTf 52550
#define START_CNTRIDf 52551
#define START_COPYf 52552
#define START_CPU0_POWERDOWN_SEQf 52553
#define START_FAP_INITf 52554
#define START_FLAGf 52555
#define START_GENf 52556
#define START_GEN_CELLf 52557
#define START_HWTL_TESTf 52558
#define START_IDf 52559
#define START_IPV4_IDf 52560
#define START_LAB_TESTf 52561
#define START_OF_CHAINf 52562
#define START_OF_PACKETf 52563
#define START_PFAP_INITf 52564
#define START_PLAYf 52565
#define START_POLLING_STATEf 52566
#define START_PTRf 52567
#define START_RESETf 52568
#define START_ROM_0_RAM_1f 52569
#define START_RPFAP_INITf 52570
#define START_S1f 52571
#define START_SFI_SEQf 52572
#define START_STOPf 52573
#define START_THRESHOLDf 52574
#define START_TIMESTAMPf 52575
#define START_WINDOWf 52576
#define STARVING_THRESHf 52577
#define STATf 52578
#define STAT0_ADJUSTf 52579
#define STAT0_LENGTH0f 52580
#define STAT0_LENGTH1f 52581
#define STAT0_META0_SELf 52582
#define STAT0_META1_SELf 52583
#define STAT0_OFFSET0f 52584
#define STAT0_OFFSET1f 52585
#define STAT0_PER_FRAME_ADJf 52586
#define STAT0_SEGMENTf 52587
#define STAT1_ADJUSTf 52588
#define STAT1_LENGTH0f 52589
#define STAT1_LENGTH1f 52590
#define STAT1_META0_SELf 52591
#define STAT1_META1_SELf 52592
#define STAT1_OFFSET0f 52593
#define STAT1_OFFSET1f 52594
#define STAT1_PER_FRAME_ADJf 52595
#define STAT1_SEGMENTf 52596
#define STATBOBFRAMEERRMASKf 52597
#define STATBUSCYCLESCOUNTENf 52598
#define STATCLEARONREADf 52599
#define STATCNT75PPORT0_31f 52600
#define STATCNT75PPORT0_31INTf 52601
#define STATCNT75PPORT0_31INTMASKf 52602
#define STATCNT75PPORT0_31MASKf 52603
#define STATCNT75PPORT32_63f 52604
#define STATCNT75PPORT32_63INTf 52605
#define STATCNT75PPORT32_63INTMASKf 52606
#define STATCNT75PPORT32_63MASKf 52607
#define STATCNTDATAOVERFLOWf 52608
#define STATCNTDATAVALIDf 52609
#define STATCNTOVERFLOWENABLEf 52610
#define STATCOUNTBINSWITHERRf 52611
#define STATCOUNTERAFINTf 52612
#define STATCOUNTERAFINTMASKf 52613
#define STATCOUNTLENGWITHERRf 52614
#define STATCOUNTTYPEWITHERRf 52615
#define STATDDRMODEf 52616
#define STATEf 52617
#define STATENf 52618
#define STATEOBFRAMEERRMASKf 52619
#define STATE_AUTO_HANDLEf 52620
#define STATE_BEATS_ENf 52621
#define STATE_BUSY_ENf 52622
#define STATE_CMDS_ENf 52623
#define STATE_DATAf 52624
#define STATE_DATA_TYPEf 52625
#define STATE_LATENCY_ENf 52626
#define STATE_MASKf 52627
#define STATE_MEM_PDAf 52628
#define STATE_MEM_TMf 52629
#define STATE_OUTS_ENf 52630
#define STATE_TABLE0_ECC_GEN_ENABLEf 52631
#define STATE_TABLE1_ECC_GEN_ENABLEf 52632
#define STATE_TABLE2_ECC_GEN_ENABLEf 52633
#define STATE_TABLE3_ECC_GEN_ENABLEf 52634
#define STATE_TABLE4_ECC_GEN_ENABLEf 52635
#define STATE_TABLE5_ECC_GEN_ENABLEf 52636
#define STATE_TABLE6_ECC_GEN_ENABLEf 52637
#define STATE_TABLE7_ECC_GEN_ENABLEf 52638
#define STATE_TABLE_ACCESS_LIMITf 52639
#define STATE_TABLE_ACCESS_LIMIT_ENABLEf 52640
#define STATGTIMERMODEf 52641
#define STATGTIMERMODEENf 52642
#define STATICMOVE_TOCPUf 52643
#define STATICODTENf 52644
#define STATIC_BITf 52645
#define STATIC_BIT_0f 52646
#define STATIC_BIT_1f 52647
#define STATIC_ODT_ENf 52648
#define STATILKN0ENABLEf 52649
#define STATILKN1ENABLEf 52650
#define STATINTERRUPTf 52651
#define STATINTERRUPTMASKf 52652
#define STATION_MOVEf 52653
#define STATISREADYf 52654
#define STATISTICSACTIONENABLEf 52655
#define STATISTICSKEYSELECT0f 52656
#define STATISTICSKEYSELECT1f 52657
#define STATISTICSKEYSELECT2f 52658
#define STATISTICSKEYSELECT3f 52659
#define STATISTICSKEYSELECT4f 52660
#define STATISTICSKEYSELECT5f 52661
#define STATISTICSKEYSELECT6f 52662
#define STATISTICSKEYSELECT7f 52663
#define STATISTICSKEYSHIFT0f 52664
#define STATISTICSKEYSHIFT1f 52665
#define STATISTICSKEYSHIFT2f 52666
#define STATISTICSKEYSHIFT3f 52667
#define STATISTICSKEYSHIFT4f 52668
#define STATISTICSKEYSHIFT5f 52669
#define STATISTICSKEYSHIFT6f 52670
#define STATISTICSKEYSHIFT7f 52671
#define STATISTICS_ENf 52672
#define STATISTICS_ENAf 52673
#define STATISTIC_DUPLICATE_ENABLEf 52674
#define STATOEf 52675
#define STATOUTPHASEf 52676
#define STATPACKETCOUNTENf 52677
#define STATRDCOUNTERf 52678
#define STATRDCOUNTERCLRf 52679
#define STATRDCOUNTERIDf 52680
#define STATRDCOUNTERPORTf 52681
#define STATREADCNTIDf 52682
#define STATREADCNTLSBf 52683
#define STATREADCNTMSBf 52684
#define STATREADERRINTf 52685
#define STATREADERRINTMASKf 52686
#define STATREADINPROGRESSf 52687
#define STATREADPORTf 52688
#define STATRESETf 52689
#define STATRESETISDONEf 52690
#define STATRESETSTARTf 52691
#define STATRXBINSCFGf 52692
#define STATRXBOBFRAMEERRf 52693
#define STATRXBOPCOUNTENABLEf 52694
#define STATRXBURSTLENGTHOVERFLOWINTf 52695
#define STATRXBURSTLENGTHOVERFLOWINTMASKf 52696
#define STATRXBURSTSERRCNTf 52697
#define STATRXBURSTSERRCNTOVFf 52698
#define STATRXBURSTSOKCNTf 52699
#define STATRXBURSTSOKCNTOVFf 52700
#define STATRXEOBFRAMEERRf 52701
#define STATRXEOPCOUNTENABLEf 52702
#define STATRXFRAMEERRCNTf 52703
#define STATRXFRAMEERRINTf 52704
#define STATRXFRAMEERRINTMASKf 52705
#define STATRXLASTFRAMEERRPORTf 52706
#define STATRXMAXBURSTLENGTHf 52707
#define STATRXMINBURSTLENGTHf 52708
#define STATRXSOBFRAMEERRf 52709
#define STATRXSOPCOUNTENABLEf 52710
#define STATSCFG_CORRECTED_ERRORf 52711
#define STATSCFG_CORRECTED_ERROR_DISINTf 52712
#define STATSCFG_ENABLE_ECCf 52713
#define STATSCFG_FORCE_UNCORRECTABLE_ERRORf 52714
#define STATSCFG_UNCORRECTED_ERRORf 52715
#define STATSCFG_UNCORRECTED_ERROR_DISINTf 52716
#define STATSOBFRAMEERRMASKf 52717
#define STATS_ACCOUNTING_MODEf 52718
#define STATS_CFG_MEM_TMf 52719
#define STATS_CONFIG_DELTAf 52720
#define STATS_COUNT_EVENTf 52721
#define STATS_COUNT_FILTERf 52722
#define STATS_DMA_ACTIVEf 52723
#define STATS_DMA_DONEf 52724
#define STATS_DMA_ERRORf 52725
#define STATS_DMA_ITER_DONEf 52726
#define STATS_DMA_OPN_COMPLETEf 52727
#define STATS_LABELf 52728
#define STATS_LENGTH_TYPEf 52729
#define STATS_PAR_ENf 52730
#define STATS_QUEUE_QUADRANTf 52731
#define STATS_QUEUE_TYPEf 52732
#define STATS_STBYf 52733
#define STATTAGCRPSCMDLSBf 52734
#define STATTAGENf 52735
#define STATTAGVSQENf 52736
#define STATTAGVSQWIDTHf 52737
#define STATTXBOBFRAMEERRf 52738
#define STATTXBOPCOUNTENABLEf 52739
#define STATTXBURSTLENGTHOVERFLOWINTf 52740
#define STATTXBURSTLENGTHOVERFLOWINTMASKf 52741
#define STATTXBURSTSCNTf 52742
#define STATTXBURSTSCNTOVFf 52743
#define STATTXEOBFRAMEERRf 52744
#define STATTXEOPCOUNTENABLEf 52745
#define STATTXFRAMEERRCNTf 52746
#define STATTXFRAMEERRINTf 52747
#define STATTXFRAMEERRINTMASKf 52748
#define STATTXLASTFRAMEERRPORTf 52749
#define STATTXSOBFRAMEERRf 52750
#define STATTXSOPCOUNTENABLEf 52751
#define STATUCASTCOUNTENABLEf 52752
#define STATUSf 52753
#define STATUS0f 52754
#define STATUS1f 52755
#define STATUS_1f 52756
#define STATUS_2f 52757
#define STATUS_DISINTf 52758
#define STATUS_HALF_Af 52759
#define STATUS_HALF_Bf 52760
#define STAT_1588AFINTENf 52761
#define STAT_BOB_FRAME_ERR_MASKf 52762
#define STAT_BUS_CYCLES_COUNT_ENf 52763
#define STAT_CLEARf 52764
#define STAT_CLEAR_ON_READf 52765
#define STAT_CLRf 52766
#define STAT_CNT_75Pf 52767
#define STAT_CNT_75P_INTf 52768
#define STAT_CNT_75P_INTERRUPT_REGISTER_TESTf 52769
#define STAT_CNT_75P_INT_MASKf 52770
#define STAT_CNT_75P_MASKf 52771
#define STAT_CNT_ALL_BY_PKTf 52772
#define STAT_CNT_DATA_OVERFLOWf 52773
#define STAT_CNT_DATA_VALIDf 52774
#define STAT_CNT_OVERFLOW_ENABLEf 52775
#define STAT_COND_REPORT_CHICKEN_ENf 52776
#define STAT_COUNT_BINS_WITH_ERRf 52777
#define STAT_COUNT_LENG_WITH_ERRf 52778
#define STAT_COUNT_TYPE_WITH_ERRf 52779
#define STAT_DATAf 52780
#define STAT_DMA_ACTIVEf 52781
#define STAT_DMA_DONEf 52782
#define STAT_DMA_ITR_DONEf 52783
#define STAT_DMA_OPN_CMPLTf 52784
#define STAT_DROP_CTR_0f 52785
#define STAT_DROP_CTR_0_OVFf 52786
#define STAT_DROP_CTR_1f 52787
#define STAT_DROP_CTR_1_OVFf 52788
#define STAT_ENf 52789
#define STAT_EOB_FRAME_ERR_MASKf 52790
#define STAT_GTIMER_MODEf 52791
#define STAT_ILKN_0_CNT_PER_CHf 52792
#define STAT_ILKN_1_CNT_PER_CHf 52793
#define STAT_INTf 52794
#define STAT_INTERRUPT_REGISTER_TESTf 52795
#define STAT_INT_MASKf 52796
#define STAT_IS_READYf 52797
#define STAT_MODEf 52798
#define STAT_OPf 52799
#define STAT_PACKET_COUNT_ENf 52800
#define STAT_PHYADf 52801
#define STAT_PORTS_31_0f 52802
#define STAT_PORTS_35_32f 52803
#define STAT_RD_ENf 52804
#define STAT_READ_CNTf 52805
#define STAT_READ_CNT_IDf 52806
#define STAT_READ_ERR_INTf 52807
#define STAT_READ_ERR_INT_MASKf 52808
#define STAT_READ_IN_PROGRESSf 52809
#define STAT_READ_PORTf 52810
#define STAT_REGADf 52811
#define STAT_RESETf 52812
#define STAT_RESET_IS_DONEf 52813
#define STAT_RESET_STARTf 52814
#define STAT_ROUT_TBL_0f 52815
#define STAT_ROUT_TBL_1f 52816
#define STAT_ROUT_TBL_2f 52817
#define STAT_ROUT_TBL_3f 52818
#define STAT_ROUT_TBL_4f 52819
#define STAT_ROUT_TBL_5f 52820
#define STAT_ROUT_TBL_6f 52821
#define STAT_ROUT_TBL_7f 52822
#define STAT_RX_ALIGNEDf 52823
#define STAT_RX_BOB_FRAME_ERRf 52824
#define STAT_RX_BOP_COUNT_ENABLEf 52825
#define STAT_RX_BURSTS_ERR_CNTf 52826
#define STAT_RX_BURSTS_ERR_CNT_OVFf 52827
#define STAT_RX_BURSTS_OK_CNTf 52828
#define STAT_RX_BURSTS_OK_CNT_OVFf 52829
#define STAT_RX_BURST_LENGTH_OVERFLOW_INTf 52830
#define STAT_RX_BURST_LENGTH_OVERFLOW_INT_MASKf 52831
#define STAT_RX_CRC32_VALIDf 52832
#define STAT_RX_DIAGWORD_INTFSTATf 52833
#define STAT_RX_DIAGWORD_LANESTATf 52834
#define STAT_RX_EOB_FRAME_ERRf 52835
#define STAT_RX_EOP_COUNT_ENABLEf 52836
#define STAT_RX_FRAME_ERR_CNTf 52837
#define STAT_RX_FRAME_ERR_INTf 52838
#define STAT_RX_FRAME_ERR_INT_MASKf 52839
#define STAT_RX_LAST_FRAME_ERR_PORTf 52840
#define STAT_RX_MAX_BURST_LENGTHf 52841
#define STAT_RX_MIN_BURST_LENGTHf 52842
#define STAT_RX_MUBITSf 52843
#define STAT_RX_SOB_FRAME_ERRf 52844
#define STAT_RX_SOP_COUNT_ENABLEf 52845
#define STAT_RX_SYNCEDf 52846
#define STAT_RX_TOTAL_LENG_CNTf 52847
#define STAT_RX_TOTAL_LENG_CNT_OVFf 52848
#define STAT_SELECTf 52849
#define STAT_SOB_FRAME_ERR_MASKf 52850
#define STAT_TAf 52851
#define STAT_TAG_CRPS_CMD_LSBf 52852
#define STAT_TAG_ENf 52853
#define STAT_TAG_IN_PP_PORT_LSBf 52854
#define STAT_TAG_VSQ_WIDTHf 52855
#define STAT_TX_BOB_FRAME_ERRf 52856
#define STAT_TX_BOP_COUNT_ENABLEf 52857
#define STAT_TX_BURSTS_CNTf 52858
#define STAT_TX_BURSTS_CNT_OVFf 52859
#define STAT_TX_BURST_LENGTH_OVERFLOW_INTf 52860
#define STAT_TX_BURST_LENGTH_OVERFLOW_INT_MASKf 52861
#define STAT_TX_EOB_FRAME_ERRf 52862
#define STAT_TX_EOP_COUNT_ENABLEf 52863
#define STAT_TX_FRAME_ERR_CNTf 52864
#define STAT_TX_FRAME_ERR_INTf 52865
#define STAT_TX_FRAME_ERR_INT_MASKf 52866
#define STAT_TX_LAST_FRAME_ERR_PORTf 52867
#define STAT_TX_MAX_BURST_LENGTHf 52868
#define STAT_TX_MIN_BURST_LENGTHf 52869
#define STAT_TX_SOB_FRAME_ERRf 52870
#define STAT_TX_SOP_COUNT_ENABLEf 52871
#define STAT_TX_TOTAL_LENG_CNTf 52872
#define STAT_TX_TOTAL_LENG_CNT_OVFf 52873
#define STAT_TYPEf 52874
#define STAT_UCAST_COUNT_ENABLEf 52875
#define STAT_UPDATEf 52876
#define STAT_USE_GLOBAL_INDIRECTf 52877
#define STAT_VALIDf 52878
#define STBYf 52879
#define STBY_0f 52880
#define STBY_1f 52881
#define STBY_2f 52882
#define STBY_3f 52883
#define STBY_4f 52884
#define STBY_5f 52885
#define STBY_CTRf 52886
#define STBY_ENf 52887
#define STBY_EXPf 52888
#define STDMA_MEM_TMf 52889
#define STEINITf 52890
#define STEPf 52891
#define STEP_ADDRESSf 52892
#define STETf 52893
#define STE_CNT_BY_GTf 52894
#define STE_INITf 52895
#define STGf 52896
#define STG_BLOCK_DROPf 52897
#define STG_CHECK_ENABLEf 52898
#define STG_CPU_COSf 52899
#define STG_DISABLE_DROPf 52900
#define STG_TOCPUf 52901
#define STICKY_BMPf 52902
#define STICKY_ERROR_CCM_DEFECTf 52903
#define STICKY_FLAGf 52904
#define STICKY_IMPf 52905
#define STICKY_PARITY_ERRORf 52906
#define STICKY_PAUSEf 52907
#define STICKY_PORT_BFD_FBITf 52908
#define STICKY_PORT_BFD_PBITf 52909
#define STICKY_PORT_CCM_INTRVL_MISSf 52910
#define STICKY_PORT_EMC_MISSf 52911
#define STICKY_PORT_ERR_MY_DISC_MISSf 52912
#define STICKY_PORT_ERR_PACKETf 52913
#define STICKY_PORT_ERR_SRC_IP_MISSf 52914
#define STICKY_PORT_ERR_YOUR_DISC_MISSf 52915
#define STICKY_PORT_MAID_MISSf 52916
#define STICKY_PORT_MDL_MISSf 52917
#define STICKY_PORT_PARITY_ERRORf 52918
#define STICKY_PORT_RMEP_STATE_CHANGEf 52919
#define STICKY_PORT_SRC_PORT_MISSf 52920
#define STICKY_PORT_TIMESTAMP_MISSf 52921
#define STICKY_PORT_TRAP_MISSf 52922
#define STICKY_PORT_TYPE_MISSf 52923
#define STICKY_PREf 52924
#define STICKY_PWRDWNf 52925
#define STICKY_RMEP_CCM_DEFECTf 52926
#define STICKY_RMEP_INTERFACE_STATUSUPf 52927
#define STICKY_RMEP_INTERFACE_STATUS_DEFECTf 52928
#define STICKY_RMEP_LAST_RDIf 52929
#define STICKY_RMEP_PORT_STATUSUPf 52930
#define STICKY_RMEP_PORT_STATUS_DEFECTf 52931
#define STICKY_SOME_RDI_DEFECTf 52932
#define STICKY_SOME_RMEP_CCM_DEFECTf 52933
#define STICKY_UNDEFf 52934
#define STICKY_WAITf 52935
#define STICKY_XCON_CCM_DEFECTf 52936
#define STI_INTIDf 52937
#define STI_NUMBERf 52938
#define STKPTRf 52939
#define STMf 52940
#define STM_CORRECTED_ERRORf 52941
#define STM_CORRECTED_ERROR_DISINTf 52942
#define STM_DCMf 52943
#define STM_ECC_ERROR_ADDRESSf 52944
#define STM_ENABLE_ECCf 52945
#define STM_FORCE_UNCORRECTABLE_ERRORf 52946
#define STM_INITf 52947
#define STM_INIT_DONEf 52948
#define STM_TMf 52949
#define STM_UNCORRECTED_ERRORf 52950
#define STM_UNCORRECTED_ERROR_DISINTf 52951
#define STNMOVE_ON_L2SRC_DISCf 52952
#define STOPf 52953
#define STOPBACCMDSf 52954
#define STOPPED_ENTRY_NUMf 52955
#define STOP_ADDRSf 52956
#define STOP_ALLf 52957
#define STOP_AUTO_SCAN_ON_LCHGf 52958
#define STOP_BAC_CMDSf 52959
#define STOP_DKf 52960
#define STOP_EMA_READf 52961
#define STOP_LS_ON_CHANGEf 52962
#define STOP_LS_ON_FIRST_CHANGEf 52963
#define STOP_PACK_SCHED_RDf 52964
#define STOP_PAUSE_SCAN_ON_CHANGEf 52965
#define STOP_PAUSE_SCAN_ON_FIRST_CHANGEf 52966
#define STOREDSEGSIZEf 52967
#define STORED_SEG_SIZEf 52968
#define STORM_CONTROL_METER_CONFIG_PARITY_ENf 52969
#define STORM_CONTROL_METER_CONFIG_PDAf 52970
#define STORM_CONTROL_METER_CONFIG_PMf 52971
#define STORM_CONTROL_METER_CONFIG_TMf 52972
#define STORM_CONTROL_PTRf 52973
#define STORM_CONTROL_REFRESH_ENABLEf 52974
#define STORM_CONTROL_REFRESH_MAXf 52975
#define STORM_CORRECTED_ERRORf 52976
#define STORM_CORRECTED_ERROR_DISINTf 52977
#define STORM_ENABLE_ECCf 52978
#define STORM_ERROR_ADDRf 52979
#define STORM_FORCE_UNCORRECTABLE_ERRORf 52980
#define STORM_INITf 52981
#define STORM_INIT_DONEf 52982
#define STORM_INIT_DONE_DISINTf 52983
#define STORM_PARITY_ENf 52984
#define STORM_UNCORRECTED_ERRORf 52985
#define STORM_UNCORRECTED_ERROR_DISINTf 52986
#define STPf 52987
#define STPSTATEBLOCKFWDf 52988
#define STPSTATEBLOCKSNPf 52989
#define STPSTATELEARNFWDf 52990
#define STPSTATELEARNSNPf 52991
#define STP_INITIATE_PAR_ERRf 52992
#define STP_PARITY_ERR_MASKf 52993
#define STP_STATE_BLOCK_FWDf 52994
#define STP_STATE_BLOCK_SNPf 52995
#define STP_STATE_DENYf 52996
#define STP_STATE_DENY_MASKf 52997
#define STP_STATE_LEARN_FWDf 52998
#define STP_STATE_LEARN_SNPf 52999
#define STP_TABLE_INITIATE_PAR_ERRf 53000
#define STP_TABLE_PARITY_ERR_MASKf 53001
#define STQLEN_TMf 53002
#define STRf 53003
#define STRAPS_VALIDf 53004
#define STRAP_BISR_BYPASS_AUTOLOADf 53005
#define STRAP_BOOT_DEVf 53006
#define STRAP_CMICM_CHIPID_TO_SPI_SLAVEf 53007
#define STRAP_CMICM_EEPROM_LOAD_ENABLEf 53008
#define STRAP_CMICM_EXT_UC_IS_SPIf 53009
#define STRAP_CMICM_EXT_UC_PRESENTf 53010
#define STRAP_CMICM_I2C_DEBUG_MODEf 53011
#define STRAP_CMICM_I2C_SA0f 53012
#define STRAP_CMICM_I2C_SA1f 53013
#define STRAP_CMICM_I_2C_DEBUG_MODEf 53014
#define STRAP_CMICM_I_2C_SA_0f 53015
#define STRAP_CMICM_I_2C_SA_1f 53016
#define STRAP_CMICM_LED0_RETIMINGFLOPSf 53017
#define STRAP_CMICM_LED1_RETIMINGFLOPSf 53018
#define STRAP_CMICM_MCS_PRESENTf 53019
#define STRAP_CMICM_PCIE_PRESENTf 53020
#define STRAP_CMICM_RESET_SEQf 53021
#define STRAP_CMICM_SPI_CODE_SIZEf 53022
#define STRAP_CMICM_SPI_MASTER_CLK_DIVf 53023
#define STRAP_CMICM_SPI_MASTER_CLK_DIV_LSBf 53024
#define STRAP_DDR_TYPEf 53025
#define STRAP_EEPROM_LOAD_ENABLEf 53026
#define STRAP_IPROC_PCIE_IF_ENABLEf 53027
#define STRAP_IPROC_PCIE_REPLAY_BUF_TMf 53028
#define STRAP_IPROC_PCIE_USER_FORCE_1LANEf 53029
#define STRAP_IPROC_PCIE_USER_FORCE_GEN1f 53030
#define STRAP_IPROC_PCIE_USER_RC_MODEf 53031
#define STRAP_NAND_PAGEf 53032
#define STRAP_NAND_TYPEf 53033
#define STRAP_OPTIONSf 53034
#define STRAP_PCIE_MODEf 53035
#define STRAP_SKU_VECTf 53036
#define STRAP_USB3_PCIE_SELf 53037
#define STREAMf 53038
#define STREAM_BITMAPf 53039
#define STREAM_BYPASSf 53040
#define STREAM_IDf 53041
#define STREAM_ID_UNEXPECTED_INT_ENABLEf 53042
#define STREAM_ID_UNEXPECTED_INT_LOG_VALIDf 53043
#define STREAM_ID_UNEXPECTED_INT_STATUSf 53044
#define STREAM_ID_UNEXPECTED_LOG_ENABLEf 53045
#define STREAM_MASKf 53046
#define STREAM_VALUEf 53047
#define STRICTf 53048
#define STRICTPRMBLf 53049
#define STRICT_PREAMBLEf 53050
#define STRIPCRCf 53051
#define STRIPRXPADDINGf 53052
#define STRIP_CRCf 53053
#define STRIP_HG_EXTf 53054
#define STRIP_PAD_ENf 53055
#define STRPTCNMENf 53056
#define STRPTCNTSNPf 53057
#define STRPTDDRMODEf 53058
#define STRPTECCENf 53059
#define STRPTMCIDINGREPf 53060
#define STRPTMCIDONCEf 53061
#define STRPTMCIDSPTMCf 53062
#define STRPTMODEf 53063
#define STRPTOVFf 53064
#define STRPTOVFMASKf 53065
#define STRPTPARENf 53066
#define STRPTPCKTSIZEf 53067
#define STRPTSHOWORGPCKTSIZEf 53068
#define STRPTSYNCPRDf 53069
#define STR_EXCEPTION_ENf 53070
#define STR_VALUEf 53071
#define STSf 53072
#define STS_SELECTf 53073
#define STTSSLS_TMf 53074
#define ST_BILL_EGR_COND_RPT_ENf 53075
#define ST_BILL_EGR_ENf 53076
#define ST_BILL_INGR_ENf 53077
#define ST_BILL_INGR_FILTER_DISf 53078
#define ST_BILL_ING_USE_IRR_TCf 53079
#define ST_BILL_NULL_PRDf 53080
#define ST_BILL_ORIG_PKT_SIZE_ENf 53081
#define ST_BILL_RPT_ON_ISPf 53082
#define ST_BILL_STAMP_QNUMf 53083
#define ST_BILL_STTAG_SELf 53084
#define ST_DEQ_RPT_OVFf 53085
#define ST_DEQ_RPT_OVF_MASKf 53086
#define ST_DMA_ITER_DONE_CLRf 53087
#define ST_EGR_RPT_OVFf 53088
#define ST_EGR_RPT_OVF_MASKf 53089
#define ST_ENQ_RPT_OVFf 53090
#define ST_ENQ_RPT_OVF_MASKf 53091
#define ST_HG_2_MODEf 53092
#define ST_HG_2_PREAMBf 53093
#define ST_INGR_RPT_OVFf 53094
#define ST_INGR_RPT_OVF_MASKf 53095
#define ST_QSIZE_RPT_RANGE_0_HIGHf 53096
#define ST_QSIZE_RPT_RANGE_0_LOWf 53097
#define ST_QSIZE_RPT_RANGE_1_HIGHf 53098
#define ST_QSIZE_RPT_RANGE_1_LOWf 53099
#define ST_QSZ_IDLE_PRDf 53100
#define ST_RATE_LIMIT_PRDf 53101
#define ST_RPT_MC_ONCEf 53102
#define ST_RPT_MODEf 53103
#define ST_RPT_PKT_SIZEf 53104
#define ST_RPT_XLP_IF_INITf 53105
#define ST_SCR_BUFF_SIZE_SELf 53106
#define ST_SCR_HIGH_QNUMf 53107
#define ST_SCR_LOW_QNUMf 53108
#define ST_SCR_MAX_PRDf 53109
#define ST_SCR_MIN_PRDf 53110
#define ST_VSQ_PTR_TC_MODEf 53111
#define SUBFLOWENABLEf 53112
#define SUBFLOWMODEf 53113
#define SUBKEYf 53114
#define SUBNET_BASED_VID_ENABLEf 53115
#define SUBPORT_ID_SRCf 53116
#define SUBPORT_TAGf 53117
#define SUBPORT_TAG_DEf 53118
#define SUBPORT_TAG_MASKf 53119
#define SUBPORT_TAG_PCPf 53120
#define SUBPORT_TAG_PRESENTf 53121
#define SUBPORT_TAG_PRESENT_MASKf 53122
#define SUBPORT_TAG_TO_PP_PORT_MAP_PARITY_ERRf 53123
#define SUBPORT_TAG_TPIDf 53124
#define SUBPORT_TAG_TPID_INDEXf 53125
#define SUBPTRf 53126
#define SUB_FLOW_ENABLEf 53127
#define SUB_FLOW_INSTALLED_15_0f 53128
#define SUB_FLOW_MODEf 53129
#define SUB_KEY_SHIFT_S0f 53130
#define SUB_N2NT0f 53131
#define SUB_N2NT1f 53132
#define SUB_N2NT10f 53133
#define SUB_N2NT11f 53134
#define SUB_N2NT12f 53135
#define SUB_N2NT13f 53136
#define SUB_N2NT14f 53137
#define SUB_N2NT15f 53138
#define SUB_N2NT2f 53139
#define SUB_N2NT3f 53140
#define SUB_N2NT4f 53141
#define SUB_N2NT5f 53142
#define SUB_N2NT6f 53143
#define SUB_N2NT7f 53144
#define SUB_N2NT8f 53145
#define SUB_N2NT9f 53146
#define SUB_PORT_0f 53147
#define SUB_PORT_1f 53148
#define SUB_PORT_2f 53149
#define SUB_PORT_3f 53150
#define SUB_PORT_SELf 53151
#define SUB_PORT_VALUEf 53152
#define SUB_SELf 53153
#define SUB_SEL_DLB_ECMPf 53154
#define SUB_SEL_DLB_HGTf 53155
#define SUB_SEL_DLB_LAGf 53156
#define SUB_SEL_ECMPf 53157
#define SUB_SEL_ENTROPY_LABELf 53158
#define SUB_SEL_HG_TRUNKf 53159
#define SUB_SEL_HG_TRUNK_FAILOVERf 53160
#define SUB_SEL_HG_TRUNK_NONUCf 53161
#define SUB_SEL_HG_TRUNK_UCf 53162
#define SUB_SEL_L2GRE_ECMPf 53163
#define SUB_SEL_LBID_NONUCf 53164
#define SUB_SEL_LBID_OR_ENTROPY_LABELf 53165
#define SUB_SEL_LBID_UCf 53166
#define SUB_SEL_MPLS_ECMPf 53167
#define SUB_SEL_NONUCf 53168
#define SUB_SEL_PAGEf 53169
#define SUB_SEL_PLFSf 53170
#define SUB_SEL_RH_ECMPf 53171
#define SUB_SEL_RH_HGTf 53172
#define SUB_SEL_RH_LAGf 53173
#define SUB_SEL_TRILL_ECMPf 53174
#define SUB_SEL_TRUNKf 53175
#define SUB_SEL_TRUNK_NONUCf 53176
#define SUB_SEL_TRUNK_UCf 53177
#define SUB_SEL_UCf 53178
#define SUB_SEL_VPLAGf 53179
#define SUB_SEL_VXLAN_ECMPf 53180
#define SUB_TUNNEL_TYPEf 53181
#define SUB_TYPEf 53182
#define SUCCESSf 53183
#define SUM_GOODf 53184
#define SUPER_EFf 53185
#define SUPPORT_8K_VPf 53186
#define SUPPRESS_COLOR_SENSITIVE_ACTIONSf 53187
#define SUPPRESS_SW_ACTIONSf 53188
#define SUPPRESS_VXLTf 53189
#define SUPRESS_ACTf 53190
#define SURPLUS_CNTf 53191
#define SURPLUS_CNT_CLEARf 53192
#define SURPLUS_COUNTf 53193
#define SUSPf 53194
#define SUSPECT_FLOW_CONVERT_DISABLEf 53195
#define SUSPECT_FLOW_INSERT_DISABLEf 53196
#define SUSPENDf 53197
#define SUSPEND_OVERRIDE_0f 53198
#define SUSPEND_OVERRIDE_1f 53199
#define SVCCTR_PAR_ENf 53200
#define SVC_CTR_TMf 53201
#define SVC_MACROFLOW_TABLE_PARITY_ERRORf 53202
#define SVC_MACROFLOW_TABLE_PAR_ERRf 53203
#define SVC_METER_INDEXf 53204
#define SVC_METER_INDEX_PRIORITYf 53205
#define SVC_METER_OFFSET_MODEf 53206
#define SVC_METER_REFRESH_MAXf 53207
#define SVC_METER_SET_ENABLEf 53208
#define SVC_METER_TABLE_PARITY_ERRORf 53209
#define SVC_METER_TABLE_PAR_ERRf 53210
#define SVC_MTR_REFRESH_ENABLEf 53211
#define SVC_OFFSET_TABLE_PARITY_ERRORf 53212
#define SVC_OFFSET_TABLE_PAR_ERRf 53213
#define SVC_OPENf 53214
#define SVC_POLICY_TABLE_PARITY_ERRORf 53215
#define SVC_POLICY_TABLE_PAR_ERRf 53216
#define SVC_SECf 53217
#define SVEMAGESTATUSf 53218
#define SVEMCAMENTRIESCOUNTERf 53219
#define SVEMDEFRAGENABLEf 53220
#define SVEMDEFRAGMODEf 53221
#define SVEMDEFRAGPERIODf 53222
#define SVEMDIAGNOSTICSINDEXf 53223
#define SVEMDIAGNOSTICSKEYf 53224
#define SVEMDIAGNOSTICSLOOKUPf 53225
#define SVEMDIAGNOSTICSREADf 53226
#define SVEMDIAGNOSTICSREADAGEf 53227
#define SVEMENTRIESCOUNTERf 53228
#define SVEMENTRYAGESTATf 53229
#define SVEMENTRYFOUNDf 53230
#define SVEMENTRYKEYf 53231
#define SVEMENTRYPAYLOADf 53232
#define SVEMENTRYVALIDf 53233
#define SVEMERRORCAMTABLEFULLf 53234
#define SVEMERRORCAMTABLEFULLCOUNTERf 53235
#define SVEMERRORCAMTABLEFULLCOUNTEROVERFLOWf 53236
#define SVEMERRORCAMTABLEFULLMASKf 53237
#define SVEMERRORDELETEUNKNOWNKEYf 53238
#define SVEMERRORDELETEUNKNOWNKEYCOUNTERf 53239
#define SVEMERRORDELETEUNKNOWNKEYCOUNTEROVERFLOWf 53240
#define SVEMERRORDELETEUNKNOWNKEYMASKf 53241
#define SVEMERRORREACHEDMAXENTRYLIMITf 53242
#define SVEMERRORREACHEDMAXENTRYLIMITCOUNTERf 53243
#define SVEMERRORREACHEDMAXENTRYLIMITCOUNTEROVERFLOWf 53244
#define SVEMERRORREACHEDMAXENTRYLIMITMASKf 53245
#define SVEMERRORTABLECOHERENCYf 53246
#define SVEMERRORTABLECOHERENCYMASKf 53247
#define SVEMKEYf 53248
#define SVEMKEYTABLEENTRYLIMITf 53249
#define SVEMKEYTRESETDONEf 53250
#define SVEMLASTLOOKUPEGRESSKEYf 53251
#define SVEMLASTLOOKUPEGRESSRESULTf 53252
#define SVEMLASTLOOKUPEGRESSRESULTFOUNDf 53253
#define SVEMLASTLOOKUPLARGEEMKEYf 53254
#define SVEMLASTLOOKUPLARGEEMRESULTf 53255
#define SVEMLASTLOOKUPLARGEEMRESULTFOUNDf 53256
#define SVEMLOOKUPARBITEREGRESSLOOKUPCOUNTERf 53257
#define SVEMLOOKUPARBITEREGRESSLOOKUPCOUNTEROVERFLOWf 53258
#define SVEMLOOKUPARBITERLARGEEMLOOKUPCOUNTERf 53259
#define SVEMLOOKUPARBITERLARGEEMLOOKUPCOUNTEROVERFLOWf 53260
#define SVEMMANAGEMENTCOMPLETEDf 53261
#define SVEMMANAGEMENTCOMPLETEDMASKf 53262
#define SVEMMANAGEMENTUNITFAILUREVALIDf 53263
#define SVEMMANAGEMENTUNITFAILUREVALIDMASKf 53264
#define SVEMMNGMNTUNITACTIVEf 53265
#define SVEMMNGMNTUNITENABLEf 53266
#define SVEMMNGMNTUNITFAILUREKEYf 53267
#define SVEMMNGMNTUNITFAILUREREASONf 53268
#define SVEMMNGMNTUNITFAILUREVALIDf 53269
#define SVEMPAYLOADf 53270
#define SVEMREFRESHEDBYDSPf 53271
#define SVEMREQUESTSCOUNTERf 53272
#define SVEMREQUESTSCOUNTEROVERFLOWf 53273
#define SVEMRESERVEDf 53274
#define SVEMSELFf 53275
#define SVEMSTAMPf 53276
#define SVEMTYPEf 53277
#define SVEMWARNINGINSERTEDEXISTINGf 53278
#define SVEMWARNINGINSERTEDEXISTINGCOUNTERf 53279
#define SVEMWARNINGINSERTEDEXISTINGCOUNTEROVERFLOWf 53280
#define SVEMWARNINGINSERTEDEXISTINGMASKf 53281
#define SVIDf 53282
#define SVLAN_CVLAN_DOMAIN_CVLAN_TAG_SOURCEf 53283
#define SVLAN_CVLAN_DOMAIN_DATA_PROCESSING_ENABLEf 53284
#define SVLAN_CVLAN_DOMAIN_OAM_PROCESSING_ENABLEf 53285
#define SVLAN_CVLAN_DOMAIN_SVLAN_TAG_SOURCEf 53286
#define SVLAN_DOMAIN_DATA_PROCESSING_ENABLEf 53287
#define SVLAN_DOMAIN_OAM_PROCESSING_ENABLEf 53288
#define SVLAN_DOMAIN_SVLAN_TAG_SOURCEf 53289
#define SVLAN_TAGf 53290
#define SVLAN_TPID_INDEXf 53291
#define SVL_ENABLEf 53292
#define SVM_MASTER_REFRESH_ENABLEf 53293
#define SVM_MASTER_REFRESH_RATEf 53294
#define SVPf 53295
#define SVP_DISABLE_VLAN_CHECKS_TMf 53296
#define SVP_LATENCYf 53297
#define SVP_NETWORK_PORTf 53298
#define SVP_PARITY_ENf 53299
#define SVP_PARITY_ERRf 53300
#define SVP_PARITY_ERR_INTR_ENf 53301
#define SVP_PAR_ERRf 53302
#define SVP_RESERVEDf 53303
#define SVP_UNUSEDf 53304
#define SVP_VALIDf 53305
#define SVP_VALID_MASKf 53306
#define SVT_CORRECTED_ERRORf 53307
#define SVT_CORRECTED_ERROR_DISINTf 53308
#define SVT_ENABLE_ECCf 53309
#define SVT_ENTRYf 53310
#define SVT_FORCE_UNCORRECTABLE_ERRORf 53311
#define SVT_TMf 53312
#define SVT_UNCORRECTED_ERRORf 53313
#define SVT_UNCORRECTED_ERROR_DISINTf 53314
#define SW1_DST_EXT_VIEWf 53315
#define SW1_INVALID_VLANf 53316
#define SW1_INVALID_VLAN_DROPf 53317
#define SW1_INVALID_VLAN_DROP_DISINTf 53318
#define SW1_INVALID_VLAN_DROP_SELf 53319
#define SW2_EOP_BUFFER_A_PARITY_ENf 53320
#define SW2_EOP_BUFFER_A_PAR_ERRf 53321
#define SW2_EOP_BUFFER_B_PARITY_ENf 53322
#define SW2_EOP_BUFFER_B_PAR_ERRf 53323
#define SW2_EOP_BUFFER_C_PARITY_ENf 53324
#define SW2_EOP_BUFFER_C_PAR_ERRf 53325
#define SW2_INIT_DATA127_96f 53326
#define SW2_INIT_DATA137_128f 53327
#define SW2_INIT_DATA31_0f 53328
#define SW2_INIT_DATA63_32f 53329
#define SW2_INIT_DATA95_64f 53330
#define SW2_RAM_CONTROL_3_RESERVEDf 53331
#define SW2_RAM_CONTROL_4_RESERVEDf 53332
#define SW2_RAM_CONTROL_5_RESERVEDf 53333
#define SWAP_ENf 53334
#define SWAP_ILKN_IFf 53335
#define SWCTRL_CTL_TX_DIAGWORD_INTFSTATf 53336
#define SWCTRL_CTL_TX_DIAGWORD_LANESTATf 53337
#define SWCTRL_CTL_TX_ENABLEf 53338
#define SWITCHCIREIRf 53339
#define SWITCHFAILf 53340
#define SWITCHING_NETWORK_LFSR_CNTf 53341
#define SWITCHLINK13_16_FC_CONFIGf 53342
#define SWITCHLINK13_16_FC_CONFIG_ENf 53343
#define SWITCHLINK_E2ECC_CONTOLf 53344
#define SWITCH_CALENDARf 53345
#define SWITCH_CIR_EIRf 53346
#define SWITCH_ENf 53347
#define SWITCH_LAG_LB_KEY_BITSf 53348
#define SWITCH_SOFT_RESETf 53349
#define SWLVL_EXITf 53350
#define SWLVL_LOADf 53351
#define SWLVL_OP_DONEf 53352
#define SWLVL_RESP_0f 53353
#define SWLVL_RESP_1f 53354
#define SWLVL_RESP_2f 53355
#define SWLVL_RESP_3f 53356
#define SWLVL_RESP_4f 53357
#define SWLVL_STARTf 53358
#define SWO_CTL_TX_DIAGWORD_INTFSTATf 53359
#define SWO_CTL_TX_DIAGWORD_LANESTATf 53360
#define SWO_CTL_TX_ENABLEf 53361
#define SW_ACCESSf 53362
#define SW_AUTOLOADf 53363
#define SW_BITf 53364
#define SW_CORE_CLK_SEL_ENf 53365
#define SW_CTRL_RXTX_AFTER_LKUPf 53366
#define SW_DECR_FREE_PAGE_ENf 53367
#define SW_DECR_PAGES_ALLOC_ACKf 53368
#define SW_DECR_PAGES_ALLOC_ERRf 53369
#define SW_DECR_PAGES_ALLOC_QUEUEf 53370
#define SW_DECR_PAGES_ALLOC_REQf 53371
#define SW_DECR_PAGES_STATEf 53372
#define SW_DECR_PAGE_IS_HEADERf 53373
#define SW_DECR_PAGE_NUMf 53374
#define SW_ENC_DEC_TCAM_KEY_MASKf 53375
#define SW_FP_GOf 53376
#define SW_FP_OPf 53377
#define SW_FP_OP_ACKf 53378
#define SW_FP_PAGEf 53379
#define SW_FP_POP_UNDERFLOWf 53380
#define SW_FP_PUSH_OVERFLOWf 53381
#define SW_INTRf 53382
#define SW_INTR_STAT_BIT_POSITIONf 53383
#define SW_INTR_STAT_BIT_VALUEf 53384
#define SW_JTAG_STATf 53385
#define SW_LEVELING_MODEf 53386
#define SW_LINK_STATUSf 53387
#define SW_MODEf 53388
#define SW_OVERRIDE_PORT_MAPf 53389
#define SW_OVERRIDE_PORT_MAP_W0f 53390
#define SW_OVERRIDE_PORT_MAP_W1f 53391
#define SW_OVERRIDE_PORT_MAP_W2f 53392
#define SW_OVERRIDE_RXf 53393
#define SW_OVERRIDE_TXf 53394
#define SW_OVWRf 53395
#define SW_PKT_TYPE_KEYf 53396
#define SW_PKT_TYPE_MASKf 53397
#define SW_PORT_STATEf 53398
#define SW_PORT_STATE_W0f 53399
#define SW_PORT_STATE_W1f 53400
#define SW_PORT_STATE_W2f 53401
#define SW_RDIf 53402
#define SW_RESETf 53403
#define SW_RESET_DOWNSIZERf 53404
#define SW_RESET_Nf 53405
#define SW_RESET_OUTf 53406
#define SW_TAP_DISf 53407
#define SW_TO_GEN_PLL_LOADf 53408
#define SYMMETRIC_HASH_FCOE_Af 53409
#define SYMMETRIC_HASH_FCOE_Bf 53410
#define SYMMETRIC_HASH_IPV4_Af 53411
#define SYMMETRIC_HASH_IPV4_Bf 53412
#define SYMMETRIC_HASH_IPV6_Af 53413
#define SYMMETRIC_HASH_IPV6_Bf 53414
#define SYMMETRIC_HASH_SUPPRESS_UNIDIR_FIELDS_Af 53415
#define SYMMETRIC_HASH_SUPPRESS_UNIDIR_FIELDS_Bf 53416
#define SYNCCLKOUTENf 53417
#define SYNCCOUNTERf 53418
#define SYNCETHCLOCKDIV1f 53419
#define SYNCETHCLOCKDIV2f 53420
#define SYNCETHCLOCKSEL1f 53421
#define SYNCETHCLOCKSEL2f 53422
#define SYNCETHGTIMERMODE1f 53423
#define SYNCETHGTIMERMODE2f 53424
#define SYNCETHINTERRUPTf 53425
#define SYNCETHINTERRUPTMASKf 53426
#define SYNCETHPAD0OE_Nf 53427
#define SYNCETHPAD0SELECTf 53428
#define SYNCETHPAD1OE_Nf 53429
#define SYNCETHPAD1SELECTf 53430
#define SYNCETHPAD2OE_Nf 53431
#define SYNCETHPAD2SELECTf 53432
#define SYNCETHPAD3OE_Nf 53433
#define SYNCETHPAD3SELECTf 53434
#define SYNCETHSQUELCHDISTHf 53435
#define SYNCETHSQUELCHEN1f 53436
#define SYNCETHSQUELCHEN2f 53437
#define SYNCETHSQUELCHENTHf 53438
#define SYNCETHVALIDSELECT1f 53439
#define SYNCETHVALIDSELECT2f 53440
#define SYNCETHXAUIMODEf 53441
#define SYNCE_PADS_AMP_ENf 53442
#define SYNCE_PADS_REF_INT_ENf 53443
#define SYNCE_PADS_SELf 53444
#define SYNCE_RECOV_0_MUX_SELf 53445
#define SYNCE_RECOV_1_MUX_SELf 53446
#define SYNCE_RECOV_DIFF_ENf 53447
#define SYNCE_RECOV_IO_SELf 53448
#define SYNCE_RECOV_PLL_BYPf 53449
#define SYNCE_RECOV_SQUELCH_ENf 53450
#define SYNCE_RECOV_USE_WC_LINKf 53451
#define SYNCE_RECOV_USE_WC_RXSEQDONEf 53452
#define SYNCMSGGENPERIODf 53453
#define SYNCMSGREPLICATEf 53454
#define SYNCMSGRXADJFACTORf 53455
#define SYNCMSGTXADJFACTORf 53456
#define SYNC_AB_PLANESf 53457
#define SYNC_COUNTERf 53458
#define SYNC_ENABLEf 53459
#define SYNC_ETH_0_INTf 53460
#define SYNC_ETH_0_INT_MASKf 53461
#define SYNC_ETH_1_INTf 53462
#define SYNC_ETH_1_INT_MASKf 53463
#define SYNC_ETH_CLOCK_DIV_Nf 53464
#define SYNC_ETH_CLOCK_SEL_Nf 53465
#define SYNC_ETH_COUNTER_Nf 53466
#define SYNC_ETH_GTIMER_MODE_Nf 53467
#define SYNC_ETH_LINK_VALID_SEL_Nf 53468
#define SYNC_ETH_NUM_OF_LANES_Nf 53469
#define SYNC_ETH_PAD_0_OE_Nf 53470
#define SYNC_ETH_PAD_0_SELECTf 53471
#define SYNC_ETH_PAD_1_OE_Nf 53472
#define SYNC_ETH_PAD_1_SELECTf 53473
#define SYNC_ETH_PAD_2_OE_Nf 53474
#define SYNC_ETH_PAD_2_SELECTf 53475
#define SYNC_ETH_PAD_3_OE_Nf 53476
#define SYNC_ETH_PAD_3_SELECTf 53477
#define SYNC_ETH_SQUELCH_DIS_THf 53478
#define SYNC_ETH_SQUELCH_EN_Nf 53479
#define SYNC_ETH_SQUELCH_EN_THf 53480
#define SYNC_FREQf 53481
#define SYNC_MODEf 53482
#define SYNC_MSG_RX_ADJ_FACTORf 53483
#define SYND0f 53484
#define SYND1f 53485
#define SYND2f 53486
#define SYND3f 53487
#define SYNDROMEf 53488
#define SYNDROME0f 53489
#define SYNDROME1f 53490
#define SYNDROME2f 53491
#define SYNDROME3f 53492
#define SYN_SPORT_LT_1024f 53493
#define SYN_SPORT_LT_1024_DISINTf 53494
#define SYSCFG_PMf 53495
#define SYSCFG_TMf 53496
#define SYSPORESET_Nf 53497
#define SYSPORTf 53498
#define SYSPORT_FIELDf 53499
#define SYSPORT_MASKf 53500
#define SYSPORT_VALUEf 53501
#define SYSTEMHEADERPROFILEf 53502
#define SYSTEMHEADERSIZEf 53503
#define SYSTEMPORTOFFSET1f 53504
#define SYSTEMPORTOFFSET2f 53505
#define SYSTEMPORTPROFILEf 53506
#define SYSTEMPORTVALUEf 53507
#define SYSTEMPORTVALUETOUSEf 53508
#define SYSTEMREDAGEPERIODf 53509
#define SYSTEMVSIf 53510
#define SYSTEM_CFGf 53511
#define SYSTEM_CONFIG_MODVIEW_PARITY_ENf 53512
#define SYSTEM_CONFIG_MODVIEW_PAR_ERRf 53513
#define SYSTEM_CONFIG_PARITY_PARITY_ENf 53514
#define SYSTEM_CONFIG_TABLE_CORRUPT_ENf 53515
#define SYSTEM_CONFIG_TABLE_MODBASE_CORRUPT_ENf 53516
#define SYSTEM_CONFIG_TABLE_MODBASE_PAR_ENf 53517
#define SYSTEM_CONFIG_TABLE_MODBASE_PMf 53518
#define SYSTEM_CONFIG_TABLE_MODBASE_TMf 53519
#define SYSTEM_CONFIG_TABLE_PAR_ENf 53520
#define SYSTEM_CONFIG_TABLE_PMf 53521
#define SYSTEM_CONFIG_TABLE_TMf 53522
#define SYSTEM_HEADERS_FORMAT_CODEf 53523
#define SYSTEM_HEADERS_MODEf 53524
#define SYSTEM_HEADERS_VALUE_1_OFFSETf 53525
#define SYSTEM_HEADERS_VALUE_2_OFFSETf 53526
#define SYSTEM_HEADER_PROFILEf 53527
#define SYSTEM_MCf 53528
#define SYSTEM_MC_MASKf 53529
#define SYSTEM_PORTf 53530
#define SYSTEM_RED_AGE_PERIODf 53531
#define SYSVSIf 53532
#define SYS_CONFIG_01f 53533
#define SYS_CONFIG_1f 53534
#define SYS_CONFIG_11f 53535
#define SYS_CONFIG_12f 53536
#define SYS_CONFIG_13f 53537
#define SYS_CONFIG_2f 53538
#define SYS_CONFIG_21f 53539
#define SYS_CONFIG_22f 53540
#define SYS_CONFIG_3f 53541
#define SYS_CONFIG_4f 53542
#define SYS_CONFIG_5f 53543
#define SYS_CONFIG_6f 53544
#define SYS_CONFIG_PAR_ERRf 53545
#define SYS_LIMITf 53546
#define SYS_MAC_COUNTf 53547
#define SYS_MAC_LIMITf 53548
#define SYS_OVER_LIMIT_DROPf 53549
#define SYS_OVER_LIMIT_TOCPUf 53550
#define SYS_PHY_PORTf 53551
#define SYS_PORESET_Nf 53552
#define SYS_PORTf 53553
#define SYS_PORT_BASEf 53554
#define SZf 53555
#define S_FIELDf 53556
#define S_FIELD_MASKf 53557
#define S_MSM_LOST_BYTE_ALIGNMENTf 53558
#define S_MSM_OFFf 53559
#define S_MSM_RUN_BYTE_ALIGNMENTf 53560
#define S_MSM_RUN_TIME_ALIGNf 53561
#define S_RFf 53562
#define S_RF_BITSf 53563
#define S_TASM_EVEN_IDLEf 53564
#define S_TASM_EVEN_SOT_EARLYf 53565
#define S_TASM_EVEN_SOT_MISSINGf 53566
#define S_TASM_EVEN_SOT_SEARCHf 53567
#define S_TASM_EVEN_SOT_WINDOW_CLOSEDf 53568
#define S_TASM_EVEN_SOT_WINDOW_OPENf 53569
#define S_TASM_EVEN_START_TS_COUNTERf 53570
#define S_TASM_ODD_IDLEf 53571
#define S_TASM_ODD_SOT_EARLYf 53572
#define S_TASM_ODD_SOT_MISSINGf 53573
#define S_TASM_ODD_SOT_SEARCHf 53574
#define S_TASM_ODD_SOT_WINDOW_CLOSEDf 53575
#define S_TASM_ODD_SOT_WINDOW_OPENf 53576
#define S_TASM_ODD_START_TS_COUNTERf 53577
#define S_TPID_INDEXf 53578
#define Tf 53579
#define T0_FIFO_DEPTHf 53580
#define T0_FIFO_MEM_DISABLE_ECCf 53581
#define T0_FIFO_MEM_ECC_CORRUPTf 53582
#define T0_FIFO_OVERFLOWf 53583
#define T0_FIFO_OVERFLOW_DISINTf 53584
#define T0_FIFO_UNDERFLOWf 53585
#define T0_FIFO_UNDERFLOW_DISINTf 53586
#define T1_FIFO_DEPTHf 53587
#define T1_FIFO_MEM_DISABLE_ECCf 53588
#define T1_FIFO_MEM_ECC_CORRUPTf 53589
#define T1_FIFO_OVERFLOWf 53590
#define T1_FIFO_OVERFLOW_DISINTf 53591
#define T1_FIFO_UNDERFLOWf 53592
#define T1_FIFO_UNDERFLOW_DISINTf 53593
#define TAf 53594
#define TABf 53595
#define TABLEf 53596
#define TABLE0f 53597
#define TABLE0_PARITY_ENf 53598
#define TABLE0_SLOT_REQ_INTERFACEf 53599
#define TABLE1_PARITY_ENf 53600
#define TABLE1_SLOT_REQ_INTERFACEf 53601
#define TABLE2_PARITY_ENf 53602
#define TABLE2_SLOT_REQ_INTERFACEf 53603
#define TABLE3_PARITY_ENf 53604
#define TABLE3_SLOT_REQ_INTERFACEf 53605
#define TABLE4_PARITY_ENf 53606
#define TABLE4_SLOT_REQ_INTERFACEf 53607
#define TABLE_DMA_COMPLETEf 53608
#define TABLE_DMA_DONEf 53609
#define TABLE_IDf 53610
#define TABLE_IDXf 53611
#define TABLE_SIZEf 53612
#define TADLf 53613
#define TAF_AF_OVRDf 53614
#define TAF_AF_WMf 53615
#define TAGf 53616
#define TAGCTLDBGSELf 53617
#define TAGDBGDIRTYf 53618
#define TAGDBGFREEf 53619
#define TAGDBGLINEVf 53620
#define TAGDBGQNUMf 53621
#define TAGDBGRDPNDf 53622
#define TAGDBGUSERCNTf 53623
#define TAGEDf 53624
#define TAGFIFO_CORRECTED_ERRORf 53625
#define TAGFIFO_CORRECTED_ERROR_DISINTf 53626
#define TAGFIFO_ECC_CORRUPTf 53627
#define TAGFIFO_ECC_ERROR_ADDRESSf 53628
#define TAGFIFO_ENABLE_ECCf 53629
#define TAGFIFO_TMf 53630
#define TAGFIFO_UNCORRECTED_ERRORf 53631
#define TAGFIFO_UNCORRECTED_ERROR_DISINTf 53632
#define TAGSELECTIONPROFILEINDEXf 53633
#define TAGS_TO_REMOVEf 53634
#define TAG_1f 53635
#define TAG_2f 53636
#define TAG_4f 53637
#define TAG_ACTION_PROFILE_PTRf 53638
#define TAG_AGER_ENf 53639
#define TAG_AGER_PERIODf 53640
#define TAG_CTL_DBG_SELf 53641
#define TAG_DBG_DIRTYf 53642
#define TAG_DBG_FREEf 53643
#define TAG_DBG_LINE_Vf 53644
#define TAG_DBG_QNUMf 53645
#define TAG_DBG_RD_PNDf 53646
#define TAG_DBG_USER_CNTf 53647
#define TAG_IDf 53648
#define TAG_ID_DATAMASKf 53649
#define TAG_ID_VALUEf 53650
#define TAG_MASKf 53651
#define TAG_MODE_REQf 53652
#define TAG_MODE_RSPf 53653
#define TAG_PAR_ERR_CNTf 53654
#define TAG_PAR_ERR_CNT_OVERFLOWf 53655
#define TAG_PROFILEf 53656
#define TAG_RTN_FIFO_OVERFLOWf 53657
#define TAG_RTN_FIFO_OVERFLOW_DISINTf 53658
#define TAG_RTN_FIFO_OVERFLOW_MASKf 53659
#define TAG_RTN_FIFO_UNDERRUNf 53660
#define TAG_RTN_FIFO_UNDERRUN_DISINTf 53661
#define TAG_RTN_FIFO_UNDERRUN_MASKf 53662
#define TAG_SWAP_8_BYTES_ENABLEf 53663
#define TAG_SWAP_ENABLEf 53664
#define TAG_SWAP_OFFSETf 53665
#define TAG_TIMEOUT_TAGf 53666
#define TAILDSCRONEBERRFIXEDf 53667
#define TAILDSCRONEBERRFIXEDMASKf 53668
#define TAILDSCRTWOBERRf 53669
#define TAILDSCRTWOBERRMASKf 53670
#define TAILPOINTERf 53671
#define TAILPTRf 53672
#define TAIL_BUFFERf 53673
#define TAIL_DISCARDf 53674
#define TAIL_DISCARDSf 53675
#define TAIL_DISCARD_ERRORf 53676
#define TAIL_DISCARD_ERROR_DISINTf 53677
#define TAIL_DROP_ERRORf 53678
#define TAIL_DROP_ERROR_DISINTf 53679
#define TAIL_DROP_PKT_CNTf 53680
#define TAIL_DROP_PKT_CNT_0f 53681
#define TAIL_DROP_PKT_CNT_1f 53682
#define TAIL_DROP_PKT_CNT_2f 53683
#define TAIL_DROP_PKT_CNT_3f 53684
#define TAIL_DROP_PKT_CNT_4f 53685
#define TAIL_DROP_PKT_CNT_5f 53686
#define TAIL_DROP_PKT_CNT_6f 53687
#define TAIL_DROP_PKT_CNT_7f 53688
#define TAIL_DROP_PKT_CNT_DISINTf 53689
#define TAIL_ECC__N_B_ERR_MASKf 53690
#define TAIL_EXT_BUFFER_IDf 53691
#define TAIL_EXT_OFFSETf 53692
#define TAIL_LLAf 53693
#define TAIL_LLA_A_CORRECTED_ERRORf 53694
#define TAIL_LLA_A_CORRECTED_ERROR_DISINTf 53695
#define TAIL_LLA_A_UNCORRECTED_ERRORf 53696
#define TAIL_LLA_A_UNCORRECTED_ERROR_DISINTf 53697
#define TAIL_LLA_B_CORRECTED_ERRORf 53698
#define TAIL_LLA_B_CORRECTED_ERROR_DISINTf 53699
#define TAIL_LLA_B_UNCORRECTED_ERRORf 53700
#define TAIL_LLA_B_UNCORRECTED_ERROR_DISINTf 53701
#define TAIL_LLA_ENABLE_ECCf 53702
#define TAIL_LLA_FORCE_UNCORRECTABLE_ERRORf 53703
#define TAIL_LLA_MEM_TM01f 53704
#define TAIL_LLA_MEM_TM2f 53705
#define TAIL_LLA_OFFSETf 53706
#define TAIL_OFFSETf 53707
#define TAIL_PTRf 53708
#define TAIL_PTR_EARLYf 53709
#define TAKE_BIST_NOT_EGQf 53710
#define TAKE_LB_KEY_FROM_VALUE_2f 53711
#define TALf 53712
#define TALHf 53713
#define TAPS0_DEPTHf 53714
#define TAPS0_MAX_DEPTHf 53715
#define TAPS1_DEPTHf 53716
#define TAPS1_MAX_DEPTHf 53717
#define TAPSIf 53718
#define TAPS_OPCODEf 53719
#define TAPS_SEGf 53720
#define TAP_OTP_RESETB_UDRf 53721
#define TARGETf 53722
#define TARGET_LIST_FILTERf 53723
#define TASK_FLAGf 53724
#define TASM_EVEN_IDLEf 53725
#define TASM_EVEN_SOT_EARLYf 53726
#define TASM_EVEN_SOT_MISSINGf 53727
#define TASM_EVEN_SOT_SEARCHf 53728
#define TASM_EVEN_SOT_WINDOW_CLOSEDf 53729
#define TASM_EVEN_SOT_WINDOW_OPENf 53730
#define TASM_EVEN_START_TS_COUNTERf 53731
#define TASM_ODD_IDLEf 53732
#define TASM_ODD_SOT_EARLYf 53733
#define TASM_ODD_SOT_MISSINGf 53734
#define TASM_ODD_SOT_SEARCHf 53735
#define TASM_ODD_SOT_WINDOW_CLOSEDf 53736
#define TASM_ODD_SOT_WINDOW_OPENf 53737
#define TASM_ODD_START_TS_COUNTERf 53738
#define TA_EVEN_ERR_CNTf 53739
#define TA_ODD_ERR_CNTf 53740
#define TBD0f 53741
#define TBD1f 53742
#define TBDMA_MEM_TMf 53743
#define TBFRAGMCNTf 53744
#define TBIDf 53745
#define TBID_TMf 53746
#define TBINS_MEM_INITIATE_PAR_ERRf 53747
#define TBINS_MEM_PARITY_ERR_MASKf 53748
#define TBL_IDf 53749
#define TBL_ID_0f 53750
#define TBL_ID_1f 53751
#define TBL_ID_2f 53752
#define TBL_ID_3f 53753
#define TBST_INT_INTERVALf 53754
#define TBUS_PARITY_ERRf 53755
#define TCf 53756
#define TCAM0_SELf 53757
#define TCAM1_SELf 53758
#define TCAM2_SELf 53759
#define TCAM3_SELf 53760
#define TCAM4_SELf 53761
#define TCAM5_SELf 53762
#define TCAM6_SELf 53763
#define TCAM7_SELf 53764
#define TCAMACCESSCYCLEf 53765
#define TCAMANDVALUEf 53766
#define TCAMBANKf 53767
#define TCAMBANKVALIDf 53768
#define TCAMCTRLBANKf 53769
#define TCAMCTRLDSTf 53770
#define TCAMCTRLRANGEf 53771
#define TCAMCTRLSRCf 53772
#define TCAMCTRLTRIGGERf 53773
#define TCAMDISABLEf 53774
#define TCAMKEYSIZEf 53775
#define TCAMORVALUEf 53776
#define TCAMPOWERDOWNf 53777
#define TCAM_ACCESS_COUNTERf 53778
#define TCAM_ACCESS_COUNTER_OVERFLOWf 53779
#define TCAM_ACCESS_IN_TWO_COMMANDSf 53780
#define TCAM_ACTION_0_INITIATE_PAR_ERRf 53781
#define TCAM_ACTION_0_PARITY_ERR_MASKf 53782
#define TCAM_ACTION_10_INITIATE_PAR_ERRf 53783
#define TCAM_ACTION_10_PARITY_ERR_MASKf 53784
#define TCAM_ACTION_11_INITIATE_PAR_ERRf 53785
#define TCAM_ACTION_11_PARITY_ERR_MASKf 53786
#define TCAM_ACTION_12_INITIATE_PAR_ERRf 53787
#define TCAM_ACTION_12_PARITY_ERR_MASKf 53788
#define TCAM_ACTION_13_INITIATE_PAR_ERRf 53789
#define TCAM_ACTION_13_PARITY_ERR_MASKf 53790
#define TCAM_ACTION_14_INITIATE_PAR_ERRf 53791
#define TCAM_ACTION_14_PARITY_ERR_MASKf 53792
#define TCAM_ACTION_15_INITIATE_PAR_ERRf 53793
#define TCAM_ACTION_15_PARITY_ERR_MASKf 53794
#define TCAM_ACTION_16_INITIATE_PAR_ERRf 53795
#define TCAM_ACTION_16_PARITY_ERR_MASKf 53796
#define TCAM_ACTION_17_INITIATE_PAR_ERRf 53797
#define TCAM_ACTION_17_PARITY_ERR_MASKf 53798
#define TCAM_ACTION_18_INITIATE_PAR_ERRf 53799
#define TCAM_ACTION_18_PARITY_ERR_MASKf 53800
#define TCAM_ACTION_19_INITIATE_PAR_ERRf 53801
#define TCAM_ACTION_19_PARITY_ERR_MASKf 53802
#define TCAM_ACTION_1_INITIATE_PAR_ERRf 53803
#define TCAM_ACTION_1_PARITY_ERR_MASKf 53804
#define TCAM_ACTION_20_INITIATE_PAR_ERRf 53805
#define TCAM_ACTION_20_PARITY_ERR_MASKf 53806
#define TCAM_ACTION_21_INITIATE_PAR_ERRf 53807
#define TCAM_ACTION_21_PARITY_ERR_MASKf 53808
#define TCAM_ACTION_22_INITIATE_PAR_ERRf 53809
#define TCAM_ACTION_22_PARITY_ERR_MASKf 53810
#define TCAM_ACTION_23_INITIATE_PAR_ERRf 53811
#define TCAM_ACTION_23_PARITY_ERR_MASKf 53812
#define TCAM_ACTION_24_INITIATE_PAR_ERRf 53813
#define TCAM_ACTION_24_PARITY_ERR_MASKf 53814
#define TCAM_ACTION_25_INITIATE_PAR_ERRf 53815
#define TCAM_ACTION_25_PARITY_ERR_MASKf 53816
#define TCAM_ACTION_26_INITIATE_PAR_ERRf 53817
#define TCAM_ACTION_26_PARITY_ERR_MASKf 53818
#define TCAM_ACTION_27_INITIATE_PAR_ERRf 53819
#define TCAM_ACTION_27_PARITY_ERR_MASKf 53820
#define TCAM_ACTION_2_INITIATE_PAR_ERRf 53821
#define TCAM_ACTION_2_PARITY_ERR_MASKf 53822
#define TCAM_ACTION_3_INITIATE_PAR_ERRf 53823
#define TCAM_ACTION_3_PARITY_ERR_MASKf 53824
#define TCAM_ACTION_4_INITIATE_PAR_ERRf 53825
#define TCAM_ACTION_4_PARITY_ERR_MASKf 53826
#define TCAM_ACTION_5_INITIATE_PAR_ERRf 53827
#define TCAM_ACTION_5_PARITY_ERR_MASKf 53828
#define TCAM_ACTION_6_INITIATE_PAR_ERRf 53829
#define TCAM_ACTION_6_PARITY_ERR_MASKf 53830
#define TCAM_ACTION_7_INITIATE_PAR_ERRf 53831
#define TCAM_ACTION_7_PARITY_ERR_MASKf 53832
#define TCAM_ACTION_8_INITIATE_PAR_ERRf 53833
#define TCAM_ACTION_8_PARITY_ERR_MASKf 53834
#define TCAM_ACTION_9_INITIATE_PAR_ERRf 53835
#define TCAM_ACTION_9_PARITY_ERR_MASKf 53836
#define TCAM_ATOMIC_WRITE_ENABLEf 53837
#define TCAM_BANKf 53838
#define TCAM_BANK_BLOCK_OWNERf 53839
#define TCAM_BLKSELf 53840
#define TCAM_CFG_ACCESS_COUNTER_IFf 53841
#define TCAM_CFG_ACCESS_COUNTER_PROFILEf 53842
#define TCAM_CFG_ACCESS_COUNTER_TCAMf 53843
#define TCAM_CORRECTED_ECC_ERROR_0f 53844
#define TCAM_CORRECTED_ECC_ERROR_0_DISINTf 53845
#define TCAM_CORRECTED_ECC_ERROR_1f 53846
#define TCAM_CORRECTED_ECC_ERROR_1_DISINTf 53847
#define TCAM_CORRECTED_ECC_ERROR_2f 53848
#define TCAM_CORRECTED_ECC_ERROR_2_DISINTf 53849
#define TCAM_CORRECTED_ECC_ERROR_3f 53850
#define TCAM_CORRECTED_ECC_ERROR_3_DISINTf 53851
#define TCAM_CORRECTED_ECC_ERROR_4f 53852
#define TCAM_CORRECTED_ECC_ERROR_4_DISINTf 53853
#define TCAM_CORRECTED_ERRORf 53854
#define TCAM_CORRECTED_ERROR_DISINTf 53855
#define TCAM_CORRECTED_OFFSETf 53856
#define TCAM_CORRECTED_SEGMENTf 53857
#define TCAM_CPU_CMD_CMPf 53858
#define TCAM_CPU_CMD_DIf 53859
#define TCAM_CPU_CMD_RDf 53860
#define TCAM_CPU_CMD_RESERVEDf 53861
#define TCAM_CPU_CMD_VALIDf 53862
#define TCAM_CPU_CMD_WRf 53863
#define TCAM_CPU_REP_AINDEXf 53864
#define TCAM_CPU_REP_DOUTf 53865
#define TCAM_CPU_REP_MATCHf 53866
#define TCAM_CPU_REP_VALIDf 53867
#define TCAM_DB_PROFILEf 53868
#define TCAM_DB_PROFILE_KEY_Af 53869
#define TCAM_DB_PROFILE_KEY_Bf 53870
#define TCAM_DB_PROFILE_KEY_Cf 53871
#define TCAM_DB_PROFILE_KEY_Df 53872
#define TCAM_ECC_CORRECTED_ERRORf 53873
#define TCAM_ECC_CORRECTED_ERROR_DISINTf 53874
#define TCAM_ECC_ERROR_ADDRESSf 53875
#define TCAM_ECC_RAM_INITf 53876
#define TCAM_ECC_RAM_INIT_DONEf 53877
#define TCAM_ECC_RAM_INIT_DONE_DISINTf 53878
#define TCAM_ECC_RAM_TMf 53879
#define TCAM_ECC_TMf 53880
#define TCAM_ECC_UNCORRECTABLE_ERRORf 53881
#define TCAM_ECC_UNCORRECTABLE_ERROR_DISINTf 53882
#define TCAM_ENABLE_ECCf 53883
#define TCAM_ENCODER_DISABLEf 53884
#define TCAM_ENTRY_CORRECTEDf 53885
#define TCAM_ENTRY_CORRECTED_DISINTf 53886
#define TCAM_ENTRY_INVALIDATEDf 53887
#define TCAM_ENTRY_INVALIDATED_DISINTf 53888
#define TCAM_ERROR_ADDRf 53889
#define TCAM_ERROR_INJECT_DBEf 53890
#define TCAM_ERROR_INJECT_SBEf 53891
#define TCAM_FOUNDf 53892
#define TCAM_INTERFACE_ACCESS_BITMAPf 53893
#define TCAM_INVALIDATED_OFFSETf 53894
#define TCAM_INVALIDATED_SEGMENTf 53895
#define TCAM_IN_RESULT_A_STRENGTHf 53896
#define TCAM_IN_RESULT_B_STRENGTHf 53897
#define TCAM_KEY_INITIAL_FROM_VTf 53898
#define TCAM_KEY_VALIDSf 53899
#define TCAM_LKP_DB_PROFILEf 53900
#define TCAM_LKP_KEY_SELECTf 53901
#define TCAM_LKUPf 53902
#define TCAM_LOOKUP_MATCHf 53903
#define TCAM_LOOKUP_MATCH_MASKf 53904
#define TCAM_MANAGER_BANKf 53905
#define TCAM_MANAGER_DSTf 53906
#define TCAM_MANAGER_INVALIDATEf 53907
#define TCAM_MANAGER_MOVE_COUPLEf 53908
#define TCAM_MANAGER_RANGEf 53909
#define TCAM_MANAGER_SRCf 53910
#define TCAM_MANAGER_TRIGGERf 53911
#define TCAM_MATCHf 53912
#define TCAM_MATCH_BITMAPf 53913
#define TCAM_MATCH_ERRORf 53914
#define TCAM_MATCH_ERROR_DISINTf 53915
#define TCAM_MDIO_CL_SELf 53916
#define TCAM_MDIO_V3P3_SELf 53917
#define TCAM_PD1_MEMBERSf 53918
#define TCAM_PD2_MEMBERSf 53919
#define TCAM_PROFILEf 53920
#define TCAM_PROTECTION_ERRORf 53921
#define TCAM_PROTECTION_ERROR_MASKf 53922
#define TCAM_PROTECTION_ERROR_TCAM_BANKf 53923
#define TCAM_PROTECTION_ERROR_TCAM_ENTRY_ADDf 53924
#define TCAM_QUERY_FAILURE_EGQ_DB_PROFILE_0f 53925
#define TCAM_QUERY_FAILURE_EGQ_DB_PROFILE_1f 53926
#define TCAM_QUERY_FAILURE_FLP_DB_PROFILEf 53927
#define TCAM_QUERY_FAILURE_OAM_DB_PROFILE_0f 53928
#define TCAM_QUERY_FAILURE_OAM_DB_PROFILE_1f 53929
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_0f 53930
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_1f 53931
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_2f 53932
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_3f 53933
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_4f 53934
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_5f 53935
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_6f 53936
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_7f 53937
#define TCAM_QUERY_FAILURE_REASONf 53938
#define TCAM_QUERY_FAILURE_VALIDf 53939
#define TCAM_QUERY_FAILURE_VALID_MASKf 53940
#define TCAM_QUERY_FAILURE_VTT_DB_PROFILE_0f 53941
#define TCAM_QUERY_FAILURE_VTT_DB_PROFILE_1f 53942
#define TCAM_RDf 53943
#define TCAM_RESET_BLOCK_BITMAPf 53944
#define TCAM_RESULTf 53945
#define TCAM_SCAN_CORRECTf 53946
#define TCAM_SCAN_DEC_INVALIDf 53947
#define TCAM_SCAN_SEC_CORRECTf 53948
#define TCAM_SCAN_SEC_INVALIDf 53949
#define TCAM_SCAN_WINDOWf 53950
#define TCAM_SCRUB_DEC_INVALIDf 53951
#define TCAM_SCRUB_SEC_CORRECTf 53952
#define TCAM_SCRUB_SEC_INVALIDf 53953
#define TCAM_SEL3_MEMBERf 53954
#define TCAM_SEL4_MEMBERf 53955
#define TCAM_TMf 53956
#define TCAM_TRAPS_FOUNDf 53957
#define TCAM_TRAPS_LKP_DB_PROFILE_0f 53958
#define TCAM_TRAPS_LKP_DB_PROFILE_1f 53959
#define TCAM_TRAPS_LOOKUP_PON_MODE_ENf 53960
#define TCAM_TYPEf 53961
#define TCAM_UNCORRECTED_ECC_ERROR_0f 53962
#define TCAM_UNCORRECTED_ECC_ERROR_0_DISINTf 53963
#define TCAM_UNCORRECTED_ECC_ERROR_1f 53964
#define TCAM_UNCORRECTED_ECC_ERROR_1_DISINTf 53965
#define TCAM_UNCORRECTED_ECC_ERROR_2f 53966
#define TCAM_UNCORRECTED_ECC_ERROR_2_DISINTf 53967
#define TCAM_UNCORRECTED_ECC_ERROR_3f 53968
#define TCAM_UNCORRECTED_ECC_ERROR_3_DISINTf 53969
#define TCAM_UNCORRECTED_ECC_ERROR_4f 53970
#define TCAM_UNCORRECTED_ECC_ERROR_4_DISINTf 53971
#define TCAM_UNCORRECTED_ERRORf 53972
#define TCAM_UNCORRECTED_ERROR_DISINTf 53973
#define TCAM_WRf 53974
#define TCCDf 53975
#define TCDPADDOFFSETTOBASEf 53976
#define TCDPMAPf 53977
#define TCDPMAPPROFILEf 53978
#define TCDPOPCODEVALIDf 53979
#define TCDPSEMOFFSETf 53980
#define TCDPTOSENABLEf 53981
#define TCDPTOSINDEXf 53982
#define TCFIDf 53983
#define TCG_CBMf 53984
#define TCG_CBM_INITIATE_PAR_ERRf 53985
#define TCG_CBM_PARITY_ERR_MASKf 53986
#define TCG_CR_TO_ADDf 53987
#define TCG_INDEXf 53988
#define TCG_MAX_CREDITf 53989
#define TCG_PMC_INITIATE_PAR_ERRf 53990
#define TCG_PMC_PARITY_ERR_MASKf 53991
#define TCG_SCM_INITIATE_PAR_ERRf 53992
#define TCG_SCM_PARITY_ERR_MASKf 53993
#define TCG_SPR_CAL_LEN_Af 53994
#define TCG_SPR_CAL_LEN_Bf 53995
#define TCG_SPR_DISf 53996
#define TCG_SPR_ENAf 53997
#define TCG_SPR_MAX_BURST_Af 53998
#define TCG_SPR_MAX_BURST_Bf 53999
#define TCG_SPR_RATE_Af 54000
#define TCG_SPR_RATE_Bf 54001
#define TCG_SPR_RESOLUTIONf 54002
#define TCG_SPR_SET_SELf 54003
#define TCKf 54004
#define TCKESR_F0f 54005
#define TCKESR_F1f 54006
#define TCKE_F0f 54007
#define TCKE_F1f 54008
#define TCLf 54009
#define TCL4PROTOCOLENABLEf 54010
#define TCL4RANGEOUTSIDE0f 54011
#define TCL4RANGEOUTSIDE1f 54012
#define TCL4RANGEOUTSIDE2f 54013
#define TCL4RANGE_N_MAXf 54014
#define TCL4RANGE_N_MINf 54015
#define TCLHf 54016
#define TCMAPDISABLEINGRESSSHAPINGf 54017
#define TCMDf 54018
#define TCOMP_SHIFTf 54019
#define TCOWf 54020
#define TCPf 54021
#define TCPD_F0f 54022
#define TCPD_F1f 54023
#define TCPORTPROTOCOLENABLEf 54024
#define TCPROFILEf 54025
#define TCP_END_DETECTf 54026
#define TCP_END_DETECT_ENABLEf 54027
#define TCP_FIN_Ff 54028
#define TCP_FIN_FLAGf 54029
#define TCP_FIN_Rf 54030
#define TCP_FLAGS_CHECK_ENABLEf 54031
#define TCP_FLAGS_CTRL0_SEQ0_ENABLEf 54032
#define TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf 54033
#define TCP_FLAGS_SYN_FIN_ENABLEf 54034
#define TCP_FLAGS_SYN_FRAG_ENABLEf 54035
#define TCP_FLAG_MASKf 54036
#define TCP_FLAG_MODEf 54037
#define TCP_FRAG_CHECK_ENABLEf 54038
#define TCP_GREEN_DROP_THDf 54039
#define TCP_HDR_OFFSET_EQ1_ENABLEf 54040
#define TCP_HDR_PARTIAL_ENABLEf 54041
#define TCP_NULL_SCANf 54042
#define TCP_NULL_SCAN_DISINTf 54043
#define TCP_PROTOCOL0f 54044
#define TCP_PROTOCOL1f 54045
#define TCP_RED_DROP_THDf 54046
#define TCP_RESETf 54047
#define TCP_RST_FLAGf 54048
#define TCP_SPORT_EQ_DPORT_ENABLEf 54049
#define TCP_SP_EQ_DPf 54050
#define TCP_SP_EQ_DP_DISINTf 54051
#define TCP_SYN_FINf 54052
#define TCP_SYN_FIN_DISINTf 54053
#define TCP_SYN_FLAGf 54054
#define TCP_TINY_FRAGf 54055
#define TCP_TINY_FRAG_DISINTf 54056
#define TCP_XMAS_SCANf 54057
#define TCP_XMAS_SCAN_DISINTf 54058
#define TCP_YELLOW_DROP_THDf 54059
#define TCSf 54060
#define TCSUBNETENABLEf 54061
#define TC_2UPf 54062
#define TC_2_UPf 54063
#define TC_ACTIONENABLEf 54064
#define TC_DP_MAP_TABLE_INITIATE_PAR_ERRf 54065
#define TC_DP_MAP_TABLE_PARITY_ERR_MASKf 54066
#define TC_DP_TOS_ENABLEf 54067
#define TC_DP_TOS_INDEXf 54068
#define TC_FP_CORRECTED_ERRORf 54069
#define TC_FP_CORRECTED_ERROR_DISINTf 54070
#define TC_FP_ENABLE_ECCf 54071
#define TC_FP_FIFO_FIFO_LEVEL_GT_ONEf 54072
#define TC_FP_FIFO_RDATA_VLDf 54073
#define TC_FP_FORCE_UNCORRECTABLE_ERRORf 54074
#define TC_FP_MEM_TMf 54075
#define TC_FP_RF_RADDRf 54076
#define TC_FP_RF_WADDRf 54077
#define TC_FP_TAGIDf 54078
#define TC_FP_UNCORRECTED_ERRORf 54079
#define TC_FP_UNCORRECTED_ERROR_DISINTf 54080
#define TC_L_4_PROTOCOL_ENABLEf 54081
#define TC_L_4_RANGE_N_MAXf 54082
#define TC_L_4_RANGE_N_MINf 54083
#define TC_L_4_RANGE_OUTSIDE_0f 54084
#define TC_L_4_RANGE_OUTSIDE_1f 54085
#define TC_L_4_RANGE_OUTSIDE_2f 54086
#define TC_OWf 54087
#define TC_PG_MAPf 54088
#define TC_PORT_PROTOCOL_ENABLEf 54089
#define TC_PROFILEf 54090
#define TC_PROFILE_INDEXf 54091
#define TC_SUBNET_ENABLEf 54092
#define TC_TO_COUNTER_POINTER_MAPf 54093
#define TC_VALIDf 54094
#define TDAL_F0f 54095
#define TDAL_F1f 54096
#define TDATAf 54097
#define TDCf 54098
#define TDEf 54099
#define TDFI_CTRLUPD_INTERVAL_F0f 54100
#define TDFI_CTRLUPD_INTERVAL_F1f 54101
#define TDFI_CTRLUPD_MAX_F0f 54102
#define TDFI_CTRLUPD_MAX_F1f 54103
#define TDFI_CTRLUPD_MINf 54104
#define TDFI_CTRL_DELAY_F0f 54105
#define TDFI_CTRL_DELAY_F1f 54106
#define TDFI_DRAM_CLK_DISABLEf 54107
#define TDFI_DRAM_CLK_ENABLEf 54108
#define TDFI_INIT_COMPLETE_F0f 54109
#define TDFI_INIT_COMPLETE_F1f 54110
#define TDFI_INIT_START_F0f 54111
#define TDFI_INIT_START_F1f 54112
#define TDFI_PHYUPD_RESP_F0f 54113
#define TDFI_PHYUPD_RESP_F1f 54114
#define TDFI_PHYUPD_TYPE0_F0f 54115
#define TDFI_PHYUPD_TYPE0_F1f 54116
#define TDFI_PHYUPD_TYPE1_F0f 54117
#define TDFI_PHYUPD_TYPE1_F1f 54118
#define TDFI_PHYUPD_TYPE2_F0f 54119
#define TDFI_PHYUPD_TYPE2_F1f 54120
#define TDFI_PHYUPD_TYPE3_F0f 54121
#define TDFI_PHYUPD_TYPE3_F1f 54122
#define TDFI_PHY_RDLAT_F0f 54123
#define TDFI_PHY_RDLAT_F1f 54124
#define TDFI_PHY_WRDATAf 54125
#define TDFI_PHY_WRLATf 54126
#define TDFI_RDDATA_ENf 54127
#define TDFI_RDLVL_DLLf 54128
#define TDFI_RDLVL_ENf 54129
#define TDFI_RDLVL_LOADf 54130
#define TDFI_RDLVL_MAXf 54131
#define TDFI_RDLVL_RESPf 54132
#define TDFI_RDLVL_RESPLAT_F0f 54133
#define TDFI_RDLVL_RESPLAT_F1f 54134
#define TDFI_RDLVL_RRf 54135
#define TDFI_WRLVL_DLLf 54136
#define TDFI_WRLVL_ENf 54137
#define TDFI_WRLVL_LOADf 54138
#define TDFI_WRLVL_MAXf 54139
#define TDFI_WRLVL_RESPf 54140
#define TDFI_WRLVL_RESPLATf 54141
#define TDFI_WRLVL_WWf 54142
#define TDIf 54143
#define TDLLf 54144
#define TDM0_CALf 54145
#define TDM1_CALf 54146
#define TDMCONTEXTMODEf 54147
#define TDMDATACELLCNTf 54148
#define TDMDATACELLCNT0f 54149
#define TDMDIFSIZEENf 54150
#define TDMDROPENf 54151
#define TDMENf 54152
#define TDMENCRCPERPORTf 54153
#define TDMERRf 54154
#define TDMERRMASKf 54155
#define TDMFDRFRAGNUM1ENf 54156
#define TDMFDRFRAGNUM1NUMf 54157
#define TDMFDRFRAGNUM2ENf 54158
#define TDMFDRFRAGNUM2NUMf 54159
#define TDMFDRFRAGNUM3ENf 54160
#define TDMFDRFRAGNUM3NUMf 54161
#define TDMFDRFRAGNUM4ENf 54162
#define TDMFDRFRAGNUM4NUMf 54163
#define TDMFDRMCID_2BENf 54164
#define TDMFDRMCID_8BENf 54165
#define TDMFDROFP_2BENf 54166
#define TDMFDROFP_8BENf 54167
#define TDMFRAGMENTNUMBERf 54168
#define TDMFRGNUMf 54169
#define TDMLINKMASKf 54170
#define TDML_INITIATE_PAR_ERRf 54171
#define TDML_PARITY_ERR_MASKf 54172
#define TDMMCIDVALUEBOTTOMf 54173
#define TDMMCIDVALUETOPf 54174
#define TDMMODEf 54175
#define TDMMODE0f 54176
#define TDMMODE1f 54177
#define TDMM_INITIATE_PAR_ERRf 54178
#define TDMM_PARITY_ERR_MASKf 54179
#define TDMPKTDPf 54180
#define TDMPKTMODEENf 54181
#define TDMPKTTCf 54182
#define TDMSIZEERRf 54183
#define TDMSIZEERRMASKf 54184
#define TDMSTRIPFABRICCRCENf 54185
#define TDM_1_WRAP_PTRf 54186
#define TDM_2BYTESFTMHf 54187
#define TDM_2BYTESPKTSIZEf 54188
#define TDM_2BYTESSHAPERSIZEENf 54189
#define TDM_2_BYTES_FTMHf 54190
#define TDM_2_BYTES_PKT_SIZEf 54191
#define TDM_BITMAP_UC_PERF_ENf 54192
#define TDM_CONFIG_INITIATE_PAR_ERRf 54193
#define TDM_CONFIG_PARITY_ERR_MASKf 54194
#define TDM_CONTEXT_MAPf 54195
#define TDM_CONTEXT_MODEf 54196
#define TDM_CORRECTED_ERRORf 54197
#define TDM_CORRECTED_ERROR_DISINTf 54198
#define TDM_CRC_DROPf 54199
#define TDM_CRC_DROP_MASKf 54200
#define TDM_DATA_CELL_CNTf 54201
#define TDM_DATA_CELL_CNT_0f 54202
#define TDM_DIF_SIZE_ENf 54203
#define TDM_DISABLE_ECCf 54204
#define TDM_ECC_CORRUPTf 54205
#define TDM_ECC_ERROR_ADDRESSf 54206
#define TDM_ENf 54207
#define TDM_ENABLEf 54208
#define TDM_ENTRY0_PORT_IDf 54209
#define TDM_ENTRY10_PORT_IDf 54210
#define TDM_ENTRY11_PORT_IDf 54211
#define TDM_ENTRY12_PORT_IDf 54212
#define TDM_ENTRY13_PORT_IDf 54213
#define TDM_ENTRY14_PORT_IDf 54214
#define TDM_ENTRY15_PORT_IDf 54215
#define TDM_ENTRY16_PORT_IDf 54216
#define TDM_ENTRY17_PORT_IDf 54217
#define TDM_ENTRY18_PORT_IDf 54218
#define TDM_ENTRY19_PORT_IDf 54219
#define TDM_ENTRY1_PORT_IDf 54220
#define TDM_ENTRY20_PORT_IDf 54221
#define TDM_ENTRY21_PORT_IDf 54222
#define TDM_ENTRY22_PORT_IDf 54223
#define TDM_ENTRY23_PORT_IDf 54224
#define TDM_ENTRY24_PORT_IDf 54225
#define TDM_ENTRY25_PORT_IDf 54226
#define TDM_ENTRY26_PORT_IDf 54227
#define TDM_ENTRY27_PORT_IDf 54228
#define TDM_ENTRY28_PORT_IDf 54229
#define TDM_ENTRY29_PORT_IDf 54230
#define TDM_ENTRY2_PORT_IDf 54231
#define TDM_ENTRY30_PORT_IDf 54232
#define TDM_ENTRY31_PORT_IDf 54233
#define TDM_ENTRY3_PORT_IDf 54234
#define TDM_ENTRY4_PORT_IDf 54235
#define TDM_ENTRY5_PORT_IDf 54236
#define TDM_ENTRY6_PORT_IDf 54237
#define TDM_ENTRY7_PORT_IDf 54238
#define TDM_ENTRY8_PORT_IDf 54239
#define TDM_ENTRY9_PORT_IDf 54240
#define TDM_EN_CRC_PER_PORTf 54241
#define TDM_ERRf 54242
#define TDM_ERROR_VIOLATE_1_IN_4_RESTRICTIONf 54243
#define TDM_ERR_MASKf 54244
#define TDM_FRG_NUMf 54245
#define TDM_FTMH_OPTIMIZEDf 54246
#define TDM_FTMH_OPTIMIZED_CPUf 54247
#define TDM_HEADER_PRIORITYf 54248
#define TDM_ILAKEN_0_INTERLEAVE_ENf 54249
#define TDM_ILAKEN_1_INTERLEAVE_ENf 54250
#define TDM_LFSR_VALUEf 54251
#define TDM_LINK_MASKf 54252
#define TDM_MAP_QUEUE_TO_TDMf 54253
#define TDM_MAXSIZEf 54254
#define TDM_MAX_SIZEf 54255
#define TDM_MINSIZEf 54256
#define TDM_MIN_SIZEf 54257
#define TDM_MODEf 54258
#define TDM_MODE_MAPf 54259
#define TDM_PETRAB_FTMHf 54260
#define TDM_PKT_DPf 54261
#define TDM_PKT_MODE_ENf 54262
#define TDM_PKT_TCf 54263
#define TDM_REP_FORMAT_ENf 54264
#define TDM_SIZE_ERRf 54265
#define TDM_SIZE_ERR_MASKf 54266
#define TDM_SLOTf 54267
#define TDM_SOP_IN_MOP_FIXf 54268
#define TDM_SOURCE_FAP_IDf 54269
#define TDM_SP_OVER_VSC_128f 54270
#define TDM_START_CALENDARf 54271
#define TDM_STRIP_FABRIC_CRC_ENf 54272
#define TDM_TABLEf 54273
#define TDM_TMf 54274
#define TDM_UNCORRECTABLE_ERRORf 54275
#define TDM_UNCORRECTABLE_ERROR_DISINTf 54276
#define TDM_VIOLATION_ERRORf 54277
#define TDM_VIOLATION_ERROR_DISINTf 54278
#define TDM_WRAP_PTRf 54279
#define TDOf 54280
#define TDVf 54281
#define TDW0f 54282
#define TDW0_HIf 54283
#define TDW0_LOf 54284
#define TDW1f 54285
#define TDW1_HIf 54286
#define TDW1_LOf 54287
#define TDW2f 54288
#define TDW2_HIf 54289
#define TDW2_LOf 54290
#define TDW3f 54291
#define TDW3_HIf 54292
#define TDW3_LOf 54293
#define TDW4f 54294
#define TDW4_HIf 54295
#define TDW4_LOf 54296
#define TDW5f 54297
#define TDW5_HIf 54298
#define TDW5_LOf 54299
#define TECHNOLOGYf 54300
#define TECNf 54301
#define TEINITf 54302
#define TELECOM_DPLL_ENABLEf 54303
#define TEMP_DATAf 54304
#define TEMP_DATA_25f 54305
#define TEMP_MON_PEAK_RESET_Nf 54306
#define TEP_ADDITIONS_TOO_LARGEf 54307
#define TERMINATE_HEADERf 54308
#define TERMINATION_0_PD_BITMAPf 54309
#define TERMINATION_0_PD_ISA_STRENGTHf 54310
#define TERMINATION_0_PD_ISB_STRENGTHf 54311
#define TERMINATION_0_PD_KEYSf 54312
#define TERMINATION_0_PD_TCAM_STRENGTHf 54313
#define TERMINATION_1_PD_BITMAPf 54314
#define TERMINATION_1_PD_ISA_STRENGTHf 54315
#define TERMINATION_1_PD_ISB_STRENGTHf 54316
#define TERMINATION_1_PD_KEYSf 54317
#define TERMINATION_1_PD_TCAM_STRENGTHf 54318
#define TERMINATION_PROFILEf 54319
#define TERMINATION_PROFILE_0f 54320
#define TERMINATION_PROFILE_1f 54321
#define TERMINATION_PROFILE_2f 54322
#define TERMINATION_PROFILE_3f 54323
#define TERMINATION_PROFILE_4f 54324
#define TERMINATION_PROFILE_5f 54325
#define TERMINATION_PROFILE_6f 54326
#define TERMINATION_PROFILE_7f 54327
#define TERMINATION_PROFILE_MSBf 54328
#define TESTf 54329
#define TESTA_ENf 54330
#define TESTA_SELf 54331
#define TESTCLKOUTf 54332
#define TESTCOLf 54333
#define TESTDBUS_RBUS_BITf 54334
#define TESTD_ENf 54335
#define TESTD_SELf 54336
#define TESTMUXDIVf 54337
#define TESTMUXSELf 54338
#define TESTOUT2_ENf 54339
#define TESTOUT_15f 54340
#define TESTOUT_18_19f 54341
#define TESTOUT_ENf 54342
#define TESTREGISTERf 54343
#define TEST_BACKf 54344
#define TEST_CTRLf 54345
#define TEST_DATAf 54346
#define TEST_DISABLEf 54347
#define TEST_ENf 54348
#define TEST_ENABLEf 54349
#define TEST_INPUTf 54350
#define TEST_MODEf 54351
#define TEST_MODE_CMD_FINISH_INTf 54352
#define TEST_MODE_CMD_FINISH_INT_MASKf 54353
#define TEST_MODE_FAILf 54354
#define TEST_MODE_INT_STATUSf 54355
#define TEST_MODE_SETTINGf 54356
#define TEST_MODE_STAGE_STATUSf 54357
#define TEST_MODE_TRGf 54358
#define TEST_MUX_SELECTf 54359
#define TEST_OUTPUTf 54360
#define TEST_PAUSEf 54361
#define TEST_PCKT_BYTE_CNT_MODEf 54362
#define TEST_REGISTERf 54363
#define TEST_SELf 54364
#define TEST_SELECTf 54365
#define TEST_STATUSf 54366
#define TEST_STATUS_SELf 54367
#define TE_FUNCTIONf 54368
#define TE_RESOURCE_Af 54369
#define TE_RESOURCE_Bf 54370
#define TFAWf 54371
#define TFAW_COST_WEIGHTf 54372
#define TFAW_F0f 54373
#define TFAW_F1f 54374
#define TFLf 54375
#define TFRf 54376
#define TFRAME_LESS_THAN_MIN_SIZEf 54377
#define TGIDf 54378
#define TGID_1f 54379
#define TGID_HIf 54380
#define TGID_LOf 54381
#define TGID_PORTf 54382
#define TGIP4f 54383
#define TGIP6f 54384
#define TGIPMC4f 54385
#define TGIPMC6f 54386
#define TGT_FREQf 54387
#define TGT_POLICYf 54388
#define TGT_VLDf 54389
#define TG_SIZEf 54390
#define THDIf 54391
#define THDIDROPCNTf 54392
#define THDIEMA_DEQ_VALIDf 54393
#define THDIQEN_SRCPG_ILLEGALf 54394
#define THDIQEN_SRCPG_ILLEGAL_MASKf 54395
#define THDIRQE_SRCPG_ILLEGALf 54396
#define THDIRQE_SRCPG_ILLEGAL_MASKf 54397
#define THDI_BYf 54398
#define THDI_CONGSTf 54399
#define THDI_ERRORf 54400
#define THDI_ERROR_DISINTf 54401
#define THDI_INTRf 54402
#define THDI_INTR_0f 54403
#define THDI_INTR_0_DISINTf 54404
#define THDI_INTR_1f 54405
#define THDI_INTR_1_DISINTf 54406
#define THDI_INTR_2f 54407
#define THDI_INTR_2_DISINTf 54408
#define THDI_INTR_3f 54409
#define THDI_INTR_3_DISINTf 54410
#define THDI_INTR_4f 54411
#define THDI_INTR_4_DISINTf 54412
#define THDI_INTR_DISINTf 54413
#define THDI_PARITY_CHK_ENf 54414
#define THDI_PARITY_ENf 54415
#define THDI_PAR_ERRf 54416
#define THDI_PAR_ERR_ENf 54417
#define THDI_PKT_DPSTf 54418
#define THDI_PTPG_CFG_ERR_DET_EN_PIPEXf 54419
#define THDI_PTPG_CFG_ERR_DET_EN_PIPEYf 54420
#define THDI_PTPG_CNTR_RT1_ERR_DET_EN_PIPEXf 54421
#define THDI_PTPG_CNTR_RT1_ERR_DET_EN_PIPEYf 54422
#define THDI_PTPG_CNTR_RT2_ERR_DET_EN_PIPEXf 54423
#define THDI_PTPG_CNTR_RT2_ERR_DET_EN_PIPEYf 54424
#define THDI_PTPG_CNTR_SH1_ERR_DET_EN_PIPEXf 54425
#define THDI_PTPG_CNTR_SH1_ERR_DET_EN_PIPEYf 54426
#define THDI_PTPG_CNTR_SH2_ERR_DET_EN_PIPEXf 54427
#define THDI_PTPG_CNTR_SH2_ERR_DET_EN_PIPEYf 54428
#define THDI_PTSP_CFG_ERR_DET_EN_PIPEXf 54429
#define THDI_PTSP_CFG_ERR_DET_EN_PIPEYf 54430
#define THDI_PTSP_CNTR_RT_ERR_DET_EN_PIPEXf 54431
#define THDI_PTSP_CNTR_RT_ERR_DET_EN_PIPEYf 54432
#define THDI_PTSP_CNTR_SH_ERR_DET_EN_PIPEXf 54433
#define THDI_PTSP_CNTR_SH_ERR_DET_EN_PIPEYf 54434
#define THDI_ROLLOVER_COUNTf 54435
#define THDM_PARITY_ENf 54436
#define THDOEMA_DEQ_VALIDf 54437
#define THDO_BUFFER_DROP_MASKf 54438
#define THDO_BYf 54439
#define THDO_COLORf 54440
#define THDO_COLOR_CHECK_ENf 54441
#define THDO_EMA_DROP_MASKf 54442
#define THDO_ERRORf 54443
#define THDO_ERROR_DISINTf 54444
#define THDO_HOLf 54445
#define THDO_INTRf 54446
#define THDO_INTR_DISINTf 54447
#define THDO_MCf 54448
#define THDO_PARITY_CHK_ENf 54449
#define THDO_PAR_ERRf 54450
#define THDO_PAR_ERR_ENf 54451
#define THDO_PKT_DPSTf 54452
#define THDO_QENTRY_DROP_MASKf 54453
#define THDO_RDEE_DROP_MASKf 54454
#define THDO_RDEI_DROP_MASKf 54455
#define THDO_RDEQ_DROP_MASKf 54456
#define THDO_RQEE_DROP_MASKf 54457
#define THDO_RQEI_DROP_MASKf 54458
#define THDO_RQEQ_DROP_MASKf 54459
#define THDO_SPIDf 54460
#define THDO_UCf 54461
#define THDU_PARITY_ENf 54462
#define THD_SELf 54463
#define THEf 54464
#define THERMAL_DATAf 54465
#define THERMAL_MON_PWRDWNf 54466
#define THERMAL_MON_RESETf 54467
#define THERMAL_MON_SELf 54468
#define THERMAL_PVTMON0_PEAK_DATA_RST_Lf 54469
#define THERMAL_PVTMON1_PEAK_DATA_RST_Lf 54470
#define THERMAL_PVTMON2_PEAK_DATA_RST_Lf 54471
#define THERMAL_PVTMON3_PEAK_DATA_RST_Lf 54472
#define THEVENIN_75_SELf 54473
#define THGIf 54474
#define THIRDBYTEACCESSf 54475
#define THLENf 54476
#define THRESHf 54477
#define THRESH0f 54478
#define THRESH1f 54479
#define THRESH1_EXPf 54480
#define THRESH1_MANTf 54481
#define THRESH2f 54482
#define THRESH2_EXPf 54483
#define THRESH2_MANTf 54484
#define THRESH3f 54485
#define THRESH3_EXPf 54486
#define THRESH3_MANTf 54487
#define THRESH4_EXPf 54488
#define THRESH4_MANTf 54489
#define THRESH5_EXPf 54490
#define THRESH5_MANTf 54491
#define THRESH6_EXPf 54492
#define THRESH6_MANTf 54493
#define THRESH7_EXPf 54494
#define THRESH7_MANTf 54495
#define THRESHOLDf 54496
#define THRESHOLD0f 54497
#define THRESHOLD1f 54498
#define THRESHOLD2f 54499
#define THRESHOLD3f 54500
#define THRESHOLDHPFHIGHf 54501
#define THRESHOLDHPFLOWf 54502
#define THRESHOLDPEFHIGHf 54503
#define THRESHOLDPEFLOWf 54504
#define THRESHOLDWDFHIGHf 54505
#define THRESHOLDWDFLOWf 54506
#define THRESHOLD_0f 54507
#define THRESHOLD_1f 54508
#define THRESHOLD_10f 54509
#define THRESHOLD_11f 54510
#define THRESHOLD_12f 54511
#define THRESHOLD_13f 54512
#define THRESHOLD_14f 54513
#define THRESHOLD_15f 54514
#define THRESHOLD_16f 54515
#define THRESHOLD_17f 54516
#define THRESHOLD_18f 54517
#define THRESHOLD_19f 54518
#define THRESHOLD_2f 54519
#define THRESHOLD_20f 54520
#define THRESHOLD_21f 54521
#define THRESHOLD_22f 54522
#define THRESHOLD_23f 54523
#define THRESHOLD_24f 54524
#define THRESHOLD_25f 54525
#define THRESHOLD_26f 54526
#define THRESHOLD_27f 54527
#define THRESHOLD_28f 54528
#define THRESHOLD_29f 54529
#define THRESHOLD_3f 54530
#define THRESHOLD_30f 54531
#define THRESHOLD_31f 54532
#define THRESHOLD_32f 54533
#define THRESHOLD_33f 54534
#define THRESHOLD_34f 54535
#define THRESHOLD_35f 54536
#define THRESHOLD_36f 54537
#define THRESHOLD_37f 54538
#define THRESHOLD_38f 54539
#define THRESHOLD_39f 54540
#define THRESHOLD_4f 54541
#define THRESHOLD_40f 54542
#define THRESHOLD_41f 54543
#define THRESHOLD_42f 54544
#define THRESHOLD_43f 54545
#define THRESHOLD_44f 54546
#define THRESHOLD_45f 54547
#define THRESHOLD_46f 54548
#define THRESHOLD_47f 54549
#define THRESHOLD_48f 54550
#define THRESHOLD_49f 54551
#define THRESHOLD_5f 54552
#define THRESHOLD_50f 54553
#define THRESHOLD_51f 54554
#define THRESHOLD_52f 54555
#define THRESHOLD_53f 54556
#define THRESHOLD_54f 54557
#define THRESHOLD_55f 54558
#define THRESHOLD_56f 54559
#define THRESHOLD_57f 54560
#define THRESHOLD_58f 54561
#define THRESHOLD_59f 54562
#define THRESHOLD_6f 54563
#define THRESHOLD_60f 54564
#define THRESHOLD_61f 54565
#define THRESHOLD_62f 54566
#define THRESHOLD_63f 54567
#define THRESHOLD_7f 54568
#define THRESHOLD_8f 54569
#define THRESHOLD_9f 54570
#define THRESHOLD_EJECT_ENf 54571
#define THRESHOLD_ERRORf 54572
#define THRESHOLD_ERROR_DISINTf 54573
#define THRESHOLD_HIST_LOADf 54574
#define THRESHOLD_HIST_QSIZEf 54575
#define THRESHOLD_HPF_HIGHf 54576
#define THRESHOLD_HPF_LOWf 54577
#define THRESHOLD_OFFSETf 54578
#define THRESHOLD_PEF_HIGHf 54579
#define THRESHOLD_PEF_LOWf 54580
#define THRESHOLD_VALUEf 54581
#define THRESHOLD_WDF_HIGHf 54582
#define THRESHOLD_WDF_LOWf 54583
#define THRESH_Af 54584
#define THRESH_Bf 54585
#define THRESH_Cf 54586
#define THRESH_PROFILE_0f 54587
#define THRESH_PROFILE_1f 54588
#define THRESH_PROFILE_2f 54589
#define THRESH_PROFILE_3f 54590
#define THROTDENOMf 54591
#define THROTNUMf 54592
#define THROTNUMERf 54593
#define THROTTLEf 54594
#define THROTTLE_RX_FIFOf 54595
#define THROTTLE_VALUEf 54596
#define THROT_DENOMf 54597
#define THROT_NUMf 54598
#define THUMB2f 54599
#define TICKf 54600
#define TICK_CYCLESf 54601
#define TICK_MODE_SELf 54602
#define TICK_PERIOD_TOO_SMALLf 54603
#define TICK_SCALINGf 54604
#define TICK_SELf 54605
#define TICK_THRESHOLDf 54606
#define TICK_TIME_ENf 54607
#define TIM0_INTR1f 54608
#define TIM0_INTR2f 54609
#define TIM1_INTR1f 54610
#define TIM1_INTR2f 54611
#define TIMECOUNTCONFIGf 54612
#define TIMEINNORMf 54613
#define TIMEINNORMVALIDf 54614
#define TIMEINSLOWf 54615
#define TIMEINSLOWVALIDf 54616
#define TIMEMARGINf 54617
#define TIMEOUTf 54618
#define TIMEOUTREGf 54619
#define TIMEOUT_COUNTf 54620
#define TIMEOUT_COUNTER_ENABLEf 54621
#define TIMEOUT_DLYf 54622
#define TIMEOUT_ENABLEf 54623
#define TIMEOUT_ERRf 54624
#define TIMEOUT_ERRORf 54625
#define TIMEOUT_EXPONENTf 54626
#define TIMEOUT_INTERRUPTf 54627
#define TIMEOUT_REGf 54628
#define TIMEOUT_RESETf 54629
#define TIMEOUT_VALf 54630
#define TIMEOUT_VALUEf 54631
#define TIMERf 54632
#define TIMER1BGLOADf 54633
#define TIMER1LOADf 54634
#define TIMER1MISf 54635
#define TIMER1RISf 54636
#define TIMER1VALUEf 54637
#define TIMER2BGLOADf 54638
#define TIMER2LOADf 54639
#define TIMER2MISf 54640
#define TIMER2RISf 54641
#define TIMER2VALUEf 54642
#define TIMERCONFIGf 54643
#define TIMERENf 54644
#define TIMERMODEf 54645
#define TIMEROUTMASKf 54646
#define TIMERPCELLID0f 54647
#define TIMERPCELLID1f 54648
#define TIMERPCELLID2f 54649
#define TIMERPCELLID3f 54650
#define TIMERPREf 54651
#define TIMERSIZEf 54652
#define TIMER_0_RST_OVERRIDEf 54653
#define TIMER_1_RST_OVERRIDEf 54654
#define TIMER_CONFIGf 54655
#define TIMER_COUNTERf 54656
#define TIMER_DELAYf 54657
#define TIMER_ENf 54658
#define TIMER_ENABLEf 54659
#define TIMER_EN_Gf 54660
#define TIMER_EXPIRED_FIFO_CORRECTED_ERRORf 54661
#define TIMER_EXPIRED_FIFO_CORRECTED_ERROR_DISINTf 54662
#define TIMER_EXPIRED_FIFO_ENABLE_ECCf 54663
#define TIMER_EXPIRED_FIFO_FORCE_ERRORf 54664
#define TIMER_EXPIRED_FIFO_TMf 54665
#define TIMER_EXPIRED_FIFO_UNCORRECTED_ERRORf 54666
#define TIMER_EXPIRED_FIFO_UNCORRECTED_ERROR_DISINTf 54667
#define TIMER_MODEf 54668
#define TIMER_MODE64f 54669
#define TIMER_VALUEf 54670
#define TIMESCALEf 54671
#define TIMESLOTf 54672
#define TIMESTAMPf 54673
#define TIMESTAMPINGf 54674
#define TIMESTAMPING_ERRORf 54675
#define TIMESTAMPING_MODEf 54676
#define TIMESTAMPS_DMBf 54677
#define TIMESTAMP_47_31f 54678
#define TIMESTAMP_47_32f 54679
#define TIMESTAMP_BAR_DISf 54680
#define TIMESTAMP_CNT_ENf 54681
#define TIMESTAMP_ENf 54682
#define TIMESTAMP_FORMATf 54683
#define TIMESTAMP_PACKETf 54684
#define TIMESTAMP_PAGE_BITSf 54685
#define TIMESTAMP_RESET_Nf 54686
#define TIMESTAMP_TYPEf 54687
#define TIMESTAMP_VALIDf 54688
#define TIMESTAMP_VAL_MODE_SELf 54689
#define TIMESYNC_ATTRIBUTESf 54690
#define TIMESYNC_INTRf 54691
#define TIMESYNC_MODEf 54692
#define TIMESYNC_TIMERf 54693
#define TIME_0f 54694
#define TIME_1f 54695
#define TIME_2f 54696
#define TIME_3f 54697
#define TIME_CAPTURE_COMPLETEf 54698
#define TIME_CAPTURE_COMPLETE_CLRf 54699
#define TIME_CAPTURE_ENABLEf 54700
#define TIME_CAPTURE_MODEf 54701
#define TIME_CODE_ENABLEf 54702
#define TIME_COUNT_CONFIGf 54703
#define TIME_DOMAIN0f 54704
#define TIME_DOMAIN1f 54705
#define TIME_DOMAIN2f 54706
#define TIME_DOMAIN3f 54707
#define TIME_DOMAIN_SELf 54708
#define TIME_IN_NORMf 54709
#define TIME_IN_NORM_VALIDf 54710
#define TIME_IN_SLOWf 54711
#define TIME_IN_SLOW_VALIDf 54712
#define TIME_SCALEf 54713
#define TIME_SINCE_LAST_OPT_REQf 54714
#define TIME_STAMPf 54715
#define TIME_STAMP_FIFO_INITIATE_PAR_ERRf 54716
#define TIME_STAMP_FIFO_PARITY_ERR_MASKf 54717
#define TIME_STAMP_FIFO_WATER_MARKf 54718
#define TIME_STAMP_RX_ENf 54719
#define TIME_STAMP_TX_ENf 54720
#define TIME_STAMP_UPD_DISf 54721
#define TIME_SYNCf 54722
#define TIME_SYNC_PACKET_DROPf 54723
#define TIME_SYNC_PLL_STATUSf 54724
#define TIME_SYNC_RESETf 54725
#define TIME_TICKf 54726
#define TIME_VALf 54727
#define TIMINT1f 54728
#define TIMINT2f 54729
#define TINIT_F0f 54730
#define TINIT_F1f 54731
#define TIP4MSECf 54732
#define TIP6MSECf 54733
#define TIPD4f 54734
#define TIPD6f 54735
#define TIPMCD4f 54736
#define TIPMCD6f 54737
#define TK_DISABLE_ECC0f 54738
#define TK_DISABLE_ECC1f 54739
#define TK_DISABLE_ECC2f 54740
#define TK_DISABLE_ECC3f 54741
#define TK_DISABLE_ECC4f 54742
#define TK_DISABLE_ECC5f 54743
#define TK_DISABLE_ECC6f 54744
#define TK_DISABLE_ECC7f 54745
#define TK_ECC_CORRUPT0f 54746
#define TK_ECC_CORRUPT1f 54747
#define TK_ECC_CORRUPT2f 54748
#define TK_ECC_CORRUPT3f 54749
#define TK_ECC_CORRUPT4f 54750
#define TK_ECC_CORRUPT5f 54751
#define TK_ECC_CORRUPT6f 54752
#define TK_ECC_CORRUPT7f 54753
#define TK_TMf 54754
#define TL2MCDf 54755
#define TL2_MTUf 54756
#define TLENG_MEM_INITIATE_PAR_ERRf 54757
#define TLENG_MEM_PARITY_ERR_MASKf 54758
#define TMf 54759
#define TM0f 54760
#define TM1f 54761
#define TM2f 54762
#define TM3f 54763
#define TM4f 54764
#define TMAf 54765
#define TMAXf 54766
#define TMAXEXCEEDED0f 54767
#define TMAXEXCEEDED1f 54768
#define TMAXEXCEEDED2f 54769
#define TMA_RESET_Nf 54770
#define TMA_SOFT_RESET_Nf 54771
#define TMBf 54772
#define TMB_RESET_Nf 54773
#define TMB_SOFT_RESET_Nf 54774
#define TMCMDf 54775
#define TMC_LSB_PAR_ERROR_INITf 54776
#define TMC_MSB_PAR_ERROR_INITf 54777
#define TMC_PAR_ERRORf 54778
#define TMC_PAR_ERROR_MASKf 54779
#define TMDOMAINf 54780
#define TMDSf 54781
#define TMEM_ECC_ERRf 54782
#define TME_ONLYf 54783
#define TMINf 54784
#define TMIRRf 54785
#define TMODEf 54786
#define TMODID_GRT_31f 54787
#define TMOD_F0f 54788
#define TMOD_F1f 54789
#define TMON_MEM_INITIATE_PAR_ERRf 54790
#define TMON_MEM_PARITY_ERR_MASKf 54791
#define TMRf 54792
#define TMRAWPORTLEARNDISABLEf 54793
#define TMRDTMODf 54794
#define TMRD_F0f 54795
#define TMRD_F1f 54796
#define TMR_TM0f 54797
#define TMR_TM1f 54798
#define TMSf 54799
#define TMSECf 54800
#define TMUf 54801
#define TMU_UPDATEf 54802
#define TMW0f 54803
#define TMW0_HIf 54804
#define TMW0_LOf 54805
#define TMW1f 54806
#define TMW1_HIf 54807
#define TMW1_LOf 54808
#define TMW2f 54809
#define TMW2_HIf 54810
#define TMW2_LOf 54811
#define TMW3f 54812
#define TMW3_HIf 54813
#define TMW3_LOf 54814
#define TMW4f 54815
#define TMW4_HIf 54816
#define TMW4_LOf 54817
#define TMW5f 54818
#define TMW5_HIf 54819
#define TMW5_LOf 54820
#define TMXf 54821
#define TMYf 54822
#define TM_0f 54823
#define TM_1f 54824
#define TM_10f 54825
#define TM_11f 54826
#define TM_12f 54827
#define TM_13f 54828
#define TM_14f 54829
#define TM_15f 54830
#define TM_1Kf 54831
#define TM_2f 54832
#define TM_3f 54833
#define TM_3Kf 54834
#define TM_4f 54835
#define TM_5f 54836
#define TM_6f 54837
#define TM_7f 54838
#define TM_8f 54839
#define TM_9f 54840
#define TM_Af 54841
#define TM_ACTION_IS_SNOOPf 54842
#define TM_AGING_MASK_TBL_PIPE0f 54843
#define TM_AGING_MASK_TBL_PIPE1f 54844
#define TM_Bf 54845
#define TM_BMf 54846
#define TM_CFIFO0f 54847
#define TM_CFIFO1f 54848
#define TM_CI_RD_PARITY_FLIPf 54849
#define TM_CNG_MAPf 54850
#define TM_COSPCPf 54851
#define TM_CTRf 54852
#define TM_CTR_DDPf 54853
#define TM_DEFIP_HITf 54854
#define TM_DESCPf 54855
#define TM_DOMAINf 54856
#define TM_DSCP_TABLEf 54857
#define TM_EGR_MASKf 54858
#define TM_EXPf 54859
#define TM_EXP_DDPf 54860
#define TM_FDLSTf 54861
#define TM_FLNKf 54862
#define TM_FORWARDING_OFFSET_INDEX_MAPPINGf 54863
#define TM_FPLSTf 54864
#define TM_FP_PORT_FIELD_SELECTf 54865
#define TM_FP_UDFf 54866
#define TM_ING_L3_NEXT_HOPf 54867
#define TM_INITIAL_ING_L3_NEXT_HOPf 54868
#define TM_INITIAL_L3_ECMPf 54869
#define TM_L2MCf 54870
#define TM_L2_ENTRYf 54871
#define TM_L2_HITf 54872
#define TM_L2_USER_ENTRYf 54873
#define TM_L2_USER_ENTRY_DATAf 54874
#define TM_L3MCf 54875
#define TM_L3_DEFIPf 54876
#define TM_L3_DEFIP_DATAf 54877
#define TM_L3_ECMPf 54878
#define TM_L3_ENTRYf 54879
#define TM_L3_HITf 54880
#define TM_L3_INTFf 54881
#define TM_MBf 54882
#define TM_MBXf 54883
#define TM_MBYf 54884
#define TM_MEM0f 54885
#define TM_MEM1f 54886
#define TM_MEM2f 54887
#define TM_MPRFf 54888
#define TM_NEXT_HOPf 54889
#define TM_OR_CPU_EEDB_FILTER_ENABLEf 54890
#define TM_PDf 54891
#define TM_PLNKf 54892
#define TM_POINTER_MASKf 54893
#define TM_PRCPf 54894
#define TM_PRI_CNGf 54895
#define TM_PROTOCOL_DATAf 54896
#define TM_RDf 54897
#define TM_RD_DISINTf 54898
#define TM_RELEASE_FIFOf 54899
#define TM_REPL_HEAD_TBL_PIPE0f 54900
#define TM_REPL_HEAD_TBL_PIPE1f 54901
#define TM_REPL_LIST_TBL_PIPE0f 54902
#define TM_REPL_LIST_TBL_PIPE1f 54903
#define TM_REPL_STATE_TBL_PIPE0f 54904
#define TM_REPL_STATE_TBL_PIPE1f 54905
#define TM_SRC_TRUNKf 54906
#define TM_STACKf 54907
#define TM_SUBNET_DATAf 54908
#define TM_VLANf 54909
#define TM_VLAN_MACf 54910
#define TM_VLAN_STGf 54911
#define TM_VLAN_SUBNET_CAMf 54912
#define TM_VLAN_XLATE_CAMf 54913
#define TM_VXLT_CAMf 54914
#define TM_VXLT_DATAf 54915
#define TM_WRf 54916
#define TM_WR_DISINTf 54917
#define TM_XLATE_DATAf 54918
#define TM_X_S1f 54919
#define TM_X_S2f 54920
#define TM_X_S3f 54921
#define TM_Y_S1f 54922
#define TM_Y_S2f 54923
#define TM_Y_S3f 54924
#define TOCPU_TRUNCATION_SIZEf 54925
#define TODTH_RDf 54926
#define TODTH_WRf 54927
#define TODTL_2CMD_F0f 54928
#define TODTL_2CMD_F1f 54929
#define TOD_1588_LAST_VALUEf 54930
#define TOD_COMMAND_ADDRESSf 54931
#define TOD_COMMAND_OP_CODEf 54932
#define TOD_COMMAND_RD_DATAf 54933
#define TOD_COMMAND_TRIGGERf 54934
#define TOD_COMMAND_WR_DATAf 54935
#define TOD_MODEf 54936
#define TOD_NTP_LAST_VALUEf 54937
#define TOD_SYNC_ENABLEf 54938
#define TOKENCOUNTf 54939
#define TOKEN_COUNTf 54940
#define TOPf 54941
#define TOPOFSTACKf 54942
#define TOPOLOGY_IDf 54943
#define TOPPKTQCAT0f 54944
#define TOPPKTQCAT1f 54945
#define TOPPKTQCAT2f 54946
#define TOP_AXP_RST_Lf 54947
#define TOP_BROAD_SYNC0_PLL_LOCKf 54948
#define TOP_BROAD_SYNC1_PLL_LOCKf 54949
#define TOP_BROAD_SYNC_PLL_LOCKf 54950
#define TOP_BROAD_SYNC_PLL_LOCK_LOSTf 54951
#define TOP_BS0_PLL_POST_RST_Lf 54952
#define TOP_BS0_PLL_RST_Lf 54953
#define TOP_BS1_PLL_POST_RST_Lf 54954
#define TOP_BS1_PLL_RST_Lf 54955
#define TOP_BS_PLL0_POST_RST_Lf 54956
#define TOP_BS_PLL0_RST_Lf 54957
#define TOP_BS_PLL1_POST_RST_Lf 54958
#define TOP_BS_PLL1_RST_Lf 54959
#define TOP_BS_PLL_POST_RST_Lf 54960
#define TOP_BS_PLL_RST_Lf 54961
#define TOP_CES_PLL_LOCKf 54962
#define TOP_CES_PLL_LOCK_LOSTf 54963
#define TOP_CES_PLL_POST_RST_Lf 54964
#define TOP_CES_PLL_RST_Lf 54965
#define TOP_CES_RST_Lf 54966
#define TOP_CLP0_RST_Lf 54967
#define TOP_CLP1_RST_Lf 54968
#define TOP_CLP2_RST_Lf 54969
#define TOP_CLP3_RST_Lf 54970
#define TOP_CLP4_RST_Lf 54971
#define TOP_CLP5_RST_Lf 54972
#define TOP_CLP6_RST_Lf 54973
#define TOP_CLP7_RST_Lf 54974
#define TOP_CONTROLf 54975
#define TOP_CORE_PLL_LOCKf 54976
#define TOP_CORE_PLL_LOCK_LOSTf 54977
#define TOP_DDR3_PLL_POST_RST_Lf 54978
#define TOP_DDR3_PLL_RST_Lf 54979
#define TOP_DDR_PLL0_POST_RST_Lf 54980
#define TOP_DDR_PLL0_RST_Lf 54981
#define TOP_EP_RST_Lf 54982
#define TOP_ETU_RST_Lf 54983
#define TOP_GP0_RST_Lf 54984
#define TOP_GP1_RST_Lf 54985
#define TOP_GP2_RST_Lf 54986
#define TOP_IP_RST_Lf 54987
#define TOP_ISM_RST_Lf 54988
#define TOP_LCPLL_SOFT_RESETf 54989
#define TOP_MMU_RST_Lf 54990
#define TOP_MXQ0_HOTSWAP_RST_Lf 54991
#define TOP_MXQ0_RST_Lf 54992
#define TOP_MXQ10_HOTSWAP_RST_Lf 54993
#define TOP_MXQ10_RST_Lf 54994
#define TOP_MXQ1_HOTSWAP_RST_Lf 54995
#define TOP_MXQ1_RST_Lf 54996
#define TOP_MXQ2_HOTSWAP_RST_Lf 54997
#define TOP_MXQ2_RST_Lf 54998
#define TOP_MXQ3_HOTSWAP_RST_Lf 54999
#define TOP_MXQ3_RST_Lf 55000
#define TOP_MXQ4_HOTSWAP_RST_Lf 55001
#define TOP_MXQ4_RST_Lf 55002
#define TOP_MXQ5_HOTSWAP_RST_Lf 55003
#define TOP_MXQ5_RST_Lf 55004
#define TOP_MXQ6_HOTSWAP_RST_Lf 55005
#define TOP_MXQ6_RST_Lf 55006
#define TOP_MXQ7_HOTSWAP_RST_Lf 55007
#define TOP_MXQ7_RST_Lf 55008
#define TOP_MXQ8_HOTSWAP_RST_Lf 55009
#define TOP_MXQ8_RST_Lf 55010
#define TOP_MXQ9_HOTSWAP_RST_Lf 55011
#define TOP_MXQ9_RST_Lf 55012
#define TOP_NS_RST_Lf 55013
#define TOP_OOBFC0_RST_Lf 55014
#define TOP_OOBFC1_RST_Lf 55015
#define TOP_PKT_Q_CAT_0f 55016
#define TOP_PKT_Q_CAT_1f 55017
#define TOP_PKT_Q_CAT_2f 55018
#define TOP_QGPHY_RST_Lf 55019
#define TOP_QSGMII2X0_FIFO_RST_Lf 55020
#define TOP_QSGMII2X0_RST_Lf 55021
#define TOP_QSGMII2X1_FIFO_RST_Lf 55022
#define TOP_QSGMII2X1_RST_Lf 55023
#define TOP_QSGMII2X2_FIFO_RST_Lf 55024
#define TOP_QSGMII2X2_RST_Lf 55025
#define TOP_SPARE_RST_Lf 55026
#define TOP_STATUSf 55027
#define TOP_TAP_CTRLf 55028
#define TOP_TAP_SELf 55029
#define TOP_TEMP_MON_PEAK_RST_Lf 55030
#define TOP_TIME_SYNC_PLL_LOCKf 55031
#define TOP_TIME_SYNC_PLL_LOCK_LOSTf 55032
#define TOP_TO_CORE_PLL_LOADf 55033
#define TOP_TS_PLL_POST_RST_Lf 55034
#define TOP_TS_PLL_RST_Lf 55035
#define TOP_TS_RST_Lf 55036
#define TOP_XG0_PLL_POST_RST_Lf 55037
#define TOP_XG0_PLL_RST_Lf 55038
#define TOP_XG1_PLL_POST_RST_Lf 55039
#define TOP_XG1_PLL_RST_Lf 55040
#define TOP_XGPLL0_LOCKf 55041
#define TOP_XGPLL1_LOCKf 55042
#define TOP_XGPLL_LOCKf 55043
#define TOP_XG_PLL0_POST_RST_Lf 55044
#define TOP_XG_PLL0_RST_Lf 55045
#define TOP_XG_PLL1_POST_RST_Lf 55046
#define TOP_XG_PLL1_RST_Lf 55047
#define TOP_XG_PLL2_POST_RST_Lf 55048
#define TOP_XG_PLL2_RST_Lf 55049
#define TOP_XG_PLL3_POST_RST_Lf 55050
#define TOP_XG_PLL3_RST_Lf 55051
#define TOP_XLP0_RST_Lf 55052
#define TOP_XLP1_RST_Lf 55053
#define TOP_XTP0_RST_Lf 55054
#define TOP_XTP1_RST_Lf 55055
#define TOP_XTP2_RST_Lf 55056
#define TOP_XTP3_RST_Lf 55057
#define TOP_XWP0_RST_Lf 55058
#define TOP_XWP1_RST_Lf 55059
#define TOP_XWP2_RST_Lf 55060
#define TOQ0_CELLHDR_ERRf 55061
#define TOQ0_CELLHDR_PAR_ERRf 55062
#define TOQ0_CELLHDR_PAR_ERR_ENf 55063
#define TOQ0_CELLLINK_ERRf 55064
#define TOQ0_CELLLINK_PAR_ERRf 55065
#define TOQ0_CELLLINK_PAR_ERR_ENf 55066
#define TOQ0_CPQLINK_PAR_ERRf 55067
#define TOQ0_CPQLINK_PAR_ERR_ENf 55068
#define TOQ0_IPMC_MC_FIFO_PAR_ERRf 55069
#define TOQ0_IPMC_MC_FIFO_PAR_ERR_ENf 55070
#define TOQ0_IPMC_TBL_PAR_ERRf 55071
#define TOQ0_IPMC_TBL_PAR_ERR_ENf 55072
#define TOQ0_PKTHDR1_ERRf 55073
#define TOQ0_PKTHDR1_PAR_ERRf 55074
#define TOQ0_PKTHDR1_PAR_ERR_ENf 55075
#define TOQ0_PKTLINK_ERRf 55076
#define TOQ0_PKTLINK_PAR_ERRf 55077
#define TOQ0_PKTLINK_PAR_ERR_ENf 55078
#define TOQ0_UCQ_RP_PAR_ERRf 55079
#define TOQ0_UCQ_RP_PAR_ERR_ENf 55080
#define TOQ0_UCQ_WP_PAR_ERRf 55081
#define TOQ0_UCQ_WP_PAR_ERR_ENf 55082
#define TOQ0_VLAN_TBL_PAR_ERRf 55083
#define TOQ0_VLAN_TBL_PAR_ERR_ENf 55084
#define TOQ1_CELLHDR_ERRf 55085
#define TOQ1_CELLHDR_PAR_ERRf 55086
#define TOQ1_CELLHDR_PAR_ERR_ENf 55087
#define TOQ1_CELLLINK_ERRf 55088
#define TOQ1_CELLLINK_PAR_ERRf 55089
#define TOQ1_CELLLINK_PAR_ERR_ENf 55090
#define TOQ1_IPMC_TBL_PAR_ERRf 55091
#define TOQ1_IPMC_TBL_PAR_ERR_ENf 55092
#define TOQ1_PKTHDR1_ERRf 55093
#define TOQ1_PKTHDR1_PAR_ERRf 55094
#define TOQ1_PKTHDR1_PAR_ERR_ENf 55095
#define TOQ1_PKTLINK_ERRf 55096
#define TOQ1_PKTLINK_PAR_ERRf 55097
#define TOQ1_PKTLINK_PAR_ERR_ENf 55098
#define TOQ1_VLAN_TBL_PAR_ERRf 55099
#define TOQ1_VLAN_TBL_PAR_ERR_ENf 55100
#define TOQ_CELLLINK_PAR_ERRf 55101
#define TOQ_CELLLINK_PAR_ERR_ENf 55102
#define TOQ_CREDIT_INITIALIZATION_COMPLETEf 55103
#define TOQ_ERRORf 55104
#define TOQ_ERROR1_DISINTf 55105
#define TOQ_ERROR1_ERRORf 55106
#define TOQ_ERROR2f 55107
#define TOQ_ERROR2_DISINTf 55108
#define TOQ_ERROR_DISINTf 55109
#define TOQ_INTRf 55110
#define TOQ_INTR_DISINTf 55111
#define TOQ_MATCHING_PKT_DONEf 55112
#define TOQ_MC_FIFO_PAR_ERRf 55113
#define TOQ_MC_FIFO_PAR_ERR_ENf 55114
#define TOQ_PARITY_CHK_ENf 55115
#define TOQ_PARITY_ENf 55116
#define TOQ_PKTLINK_PAR_ERRf 55117
#define TOQ_PKTLINK_PAR_ERR_ENf 55118
#define TOQ_REPL_HEAD_TBL_PAR_ERRf 55119
#define TOQ_REPL_HEAD_TBL_PAR_ERR_ENf 55120
#define TOQ_STATE_CORRECTED_ERRORf 55121
#define TOQ_STATE_CORRECTED_ERROR_DISINTf 55122
#define TOQ_STATE_ENABLE_ECCf 55123
#define TOQ_STATE_FORCE_UNCORRECTABLE_ERRORf 55124
#define TOQ_STATE_LOWER_127_64_DCMf 55125
#define TOQ_STATE_LOWER_63_0_DCMf 55126
#define TOQ_STATE_TMf 55127
#define TOQ_STATE_UNCORRECTED_ERRORf 55128
#define TOQ_STATE_UNCORRECTED_ERROR_DISINTf 55129
#define TOQ_STATE_UPPER_127_64_DCMf 55130
#define TOQ_STATE_UPPER_63_0_DCMf 55131
#define TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_RD_REQ_ERRORf 55132
#define TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_WR_REQ_ERRORf 55133
#define TOQ_UC_QDB_PAR_ERRf 55134
#define TOQ_UC_QDB_PAR_ERR_ENf 55135
#define TOQ_WAMULINK_PAR_ERRf 55136
#define TOQ_WAMULINK_PAR_ERR_ENf 55137
#define TOS_2_COS_INITIATE_PAR_ERRf 55138
#define TOS_2_COS_PARITY_ERR_MASKf 55139
#define TOS_FNf 55140
#define TOS_FN_PARITY_ENf 55141
#define TOS_FN_PAR_ERRf 55142
#define TOS_FN_PMf 55143
#define TOS_FN_TMf 55144
#define TOTALAVAILDESCf 55145
#define TOTALCELLSCOUNTERf 55146
#define TOTALCELLSCOUNTEROVFf 55147
#define TOTALCPNPKTSTHf 55148
#define TOTALCPNWRDSTHf 55149
#define TOTALCPUCPPKTSf 55150
#define TOTALDESCf 55151
#define TOTALDESCMCHf 55152
#define TOTALDESCMCLf 55153
#define TOTALDESCUCHf 55154
#define TOTALDESCUCLf 55155
#define TOTALDSCSf 55156
#define TOTALDVCFCBUFSf 55157
#define TOTALDVCFCDSCSf 55158
#define TOTALDVCFCSCHBUFSf 55159
#define TOTALDVCFCSCHDSCSf 55160
#define TOTALDVCFCSCHWRDSf 55161
#define TOTALDVCFCWRDSf 55162
#define TOTALDYNCELLLIMITf 55163
#define TOTALDYNCELLRESETLIMITf 55164
#define TOTALDYNCELLRESETLIMITSELf 55165
#define TOTALDYNCELLSETLIMITf 55166
#define TOTALDYNCELLUSEDf 55167
#define TOTALNIFACH0CPPKTSf 55168
#define TOTALNIFACH1CPPKTSf 55169
#define TOTALNIFACH2CPPKTSf 55170
#define TOTALNIFACH3CPPKTSf 55171
#define TOTALNIFACH4CPPKTSf 55172
#define TOTALNIFACH5CPPKTSf 55173
#define TOTALNIFACH6CPPKTSf 55174
#define TOTALNIFACH7CPPKTSf 55175
#define TOTALNIFBCH0CPPKTSf 55176
#define TOTALNIFBCH1CPPKTSf 55177
#define TOTALNIFBCH2CPPKTSf 55178
#define TOTALNIFBCH3CPPKTSf 55179
#define TOTALNIFBCH4CPPKTSf 55180
#define TOTALNIFBCH5CPPKTSf 55181
#define TOTALNIFBCH6CPPKTSf 55182
#define TOTALNIFBCH7CPPKTSf 55183
#define TOTALRCYCPPKTSf 55184
#define TOTALSCHBUFSf 55185
#define TOTALSCHDESCf 55186
#define TOTALSCHPKTSf 55187
#define TOTALSCHWRDSf 55188
#define TOTALUSCBUFSf 55189
#define TOTALUSCDESCf 55190
#define TOTALUSCPKTSf 55191
#define TOTALUSCWRDSf 55192
#define TOTAL_ALLOCATED_HI_WATERMARKf 55193
#define TOTAL_BUFFER_COUNTf 55194
#define TOTAL_BUFFER_LIMITf 55195
#define TOTAL_BUFFER_LIMIT_REDf 55196
#define TOTAL_BUFFER_LIMIT_YELLOWf 55197
#define TOTAL_BUFF_DROP_HYSTERESIS_DE1f 55198
#define TOTAL_BUFF_DROP_HYSTERESIS_DE2f 55199
#define TOTAL_BUFF_DROP_HYSTERESIS_MAXf 55200
#define TOTAL_BUFF_DROP_THRESH_DE1f 55201
#define TOTAL_BUFF_DROP_THRESH_DE2f 55202
#define TOTAL_BUFF_HYSTERESIS_DELTAf 55203
#define TOTAL_BUFF_MAX_PAGESf 55204
#define TOTAL_BUFF_MAX_PAGES_DELTAf 55205
#define TOTAL_BUFF_PAGES_ALLOCATEDf 55206
#define TOTAL_BYTES_MATCHEDf 55207
#define TOTAL_CELLS_CNTf 55208
#define TOTAL_CELLS_CNT_OVERFLOWf 55209
#define TOTAL_CELLS_COUNTERf 55210
#define TOTAL_CELLS_COUNTER_OVFf 55211
#define TOTAL_COUNTf 55212
#define TOTAL_DB_CNTf 55213
#define TOTAL_DB_CNT_MAX_VALf 55214
#define TOTAL_DB_FC_THf 55215
#define TOTAL_DB_THf 55216
#define TOTAL_IN_CELL_CNT_Af 55217
#define TOTAL_IN_CELL_CNT_AOf 55218
#define TOTAL_IN_CELL_CNT_Bf 55219
#define TOTAL_IN_CELL_CNT_BOf 55220
#define TOTAL_IN_CELL_CNT_Cf 55221
#define TOTAL_IN_CELL_CNT_COf 55222
#define TOTAL_IN_CELL_CNT_Df 55223
#define TOTAL_IN_CELL_CNT_DOf 55224
#define TOTAL_LIMIT_STATEf 55225
#define TOTAL_NUM_CWORDSf 55226
#define TOTAL_NUM_RSPf 55227
#define TOTAL_PD_CNTf 55228
#define TOTAL_PD_CNT_MAX_VALf 55229
#define TOTAL_PD_FC_THf 55230
#define TOTAL_PD_THf 55231
#define TOTAL_RESERVED_PAGES_DELTAf 55232
#define TOTAL_RESERVE_ALLOCATED_HI_WATERMARKf 55233
#define TOTAL_RESERVE_PAGES_ALLOCATEDf 55234
#define TOTAL_SHARED_AVAIL_THRESHf 55235
#define TOTAL_SHARED_COUNTf 55236
#define TOTAL_SHARED_LIMITf 55237
#define TOTAL_SHIFT_GT_63f 55238
#define TOTAL_SHIFT_GT_63_DISINTf 55239
#define TOTDSCRDBYTECNTf 55240
#define TOTDSCRDBYTECNTOVFf 55241
#define TOTDSCRDPKTCNTf 55242
#define TOTDSCRDPKTCNTOVFf 55243
#define TOTSF_INITIATE_PAR_ERRf 55244
#define TOTSF_PARITY_ERR_MASKf 55245
#define TOT_DSCRD_BYTE_CNTf 55246
#define TOT_DSCRD_BYTE_CNT_OVFf 55247
#define TOT_DSCRD_PKT_CNTf 55248
#define TOT_DSCRD_PKT_CNT_OVFf 55249
#define TOV_TMf 55250
#define TO_ES_REQUESTSf 55251
#define TO_THDO_EMf 55252
#define TO_THDO_IM_CPUf 55253
#define TO_THDO_MCf 55254
#define TP0_FIFO_OVERFLOWf 55255
#define TP0_FIFO_OVERFLOW_DISINTf 55256
#define TP0_FIFO_UNDERFLOWf 55257
#define TP0_FIFO_UNDERFLOW_DISINTf 55258
#define TP1_FIFO_OVERFLOWf 55259
#define TP1_FIFO_OVERFLOW_DISINTf 55260
#define TP1_FIFO_UNDERFLOWf 55261
#define TP1_FIFO_UNDERFLOW_DISINTf 55262
#define TPAUSEf 55263
#define TPDEX_F0f 55264
#define TPDEX_F1f 55265
#define TPIDf 55266
#define TPID0f 55267
#define TPID1f 55268
#define TPID2f 55269
#define TPID3f 55270
#define TPIDPROFILEf 55271
#define TPIDPROFILEMACINMACf 55272
#define TPIDPROFILESYSTEMf 55273
#define TPIDPROFILETRILLf 55274
#define TPID_0f 55275
#define TPID_1f 55276
#define TPID_2f 55277
#define TPID_3f 55278
#define TPID_ENABLEf 55279
#define TPID_ERRORf 55280
#define TPID_ERROR_MASKf 55281
#define TPID_PROFILEf 55282
#define TPID_PROFILE_INNER_INDEXf 55283
#define TPID_PROFILE_INNER_INDEX0f 55284
#define TPID_PROFILE_INNER_INDEX1f 55285
#define TPID_PROFILE_MAC_IN_MACf 55286
#define TPID_PROFILE_OUTER_INDEXf 55287
#define TPID_PROFILE_OUTER_INDEX0f 55288
#define TPID_PROFILE_OUTER_INDEX1f 55289
#define TPID_PROFILE_SYSTEMf 55290
#define TPID_PROFILE_TRILLf 55291
#define TPID_SELf 55292
#define TPID_SOURCEf 55293
#define TPKTDf 55294
#define TPKTS_MEM_INITIATE_PAR_ERRf 55295
#define TPKTS_MEM_PARITY_ERR_MASKf 55296
#define TPROGf 55297
#define TP_ENf 55298
#define TP_ENABLEf 55299
#define TP_IN_I_7_0f 55300
#define TP_MUX_SEL_If 55301
#define TP_OUTf 55302
#define TP_PHY_SEL_If 55303
#define TP_PORT_SEL_If 55304
#define TQINQf 55305
#define TR3_RAW_RSVDf 55306
#define TRACE_ARMf 55307
#define TRACE_CAPTUREDf 55308
#define TRACE_CTRLf 55309
#define TRACE_CTRL_ENf 55310
#define TRACE_DEQ_EVENTf 55311
#define TRACE_DEQ_EVENT_DISINTf 55312
#define TRACE_ENf 55313
#define TRACE_ENABLEf 55314
#define TRACE_ENQ_EVENTf 55315
#define TRACE_ENQ_EVENT_DISINTf 55316
#define TRACE_ETU_ENABLEf 55317
#define TRACE_LRP_ENABLEf 55318
#define TRACE_RSP_ENABLEf 55319
#define TRACE_THRESHf 55320
#define TRAFFICCLASSf 55321
#define TRAFFICCLASSHPf 55322
#define TRAFFICCLASSMAPPINGf 55323
#define TRAFFICCLASSVALIDf 55324
#define TRAFFIC_CLASSf 55325
#define TRAFFIC_CLASS_0f 55326
#define TRAFFIC_CLASS_1f 55327
#define TRAFFIC_CLASS_2f 55328
#define TRAFFIC_CLASS_3f 55329
#define TRAFFIC_CLASS_HPf 55330
#define TRAFFIC_CLASS_MAPPINGf 55331
#define TRAFFIC_CLASS_VALIDf 55332
#define TRAININGPERIODf 55333
#define TRAINSEQADDRNUMf 55334
#define TRAINSEQUSEPRBSf 55335
#define TRAINTRIGENf 55336
#define TRAIN_TRIGGERf 55337
#define TRANERRCNTf 55338
#define TRANERRCNTOVFf 55339
#define TRANSACTION_COUNTf 55340
#define TRANSFER_ENABLEf 55341
#define TRANSMITERR_INTf 55342
#define TRANSMITERR_INTMASKf 55343
#define TRANSMITING_THRESHOLDf 55344
#define TRANSMIT_ENABLEf 55345
#define TRANSMIT_ERR_INTf 55346
#define TRANSMIT_ERR_INT_MASKf 55347
#define TRANSMIT_PACKET_WITHOUT_CRCf 55348
#define TRANSPARENTP2PACSYSTEMVSIf 55349
#define TRANSPARENTP2PACVSIf 55350
#define TRANSPARENTP2PASDLEARNPREFIXf 55351
#define TRANSPARENTP2PPWESYSTEMVSIf 55352
#define TRANSPARENTP2PPWEVSIf 55353
#define TRANSPARENTP2PSERVICEENABLEf 55354
#define TRANSPARENT_P2P_PWE_VSIf 55355
#define TRANSPORT_BASED_Q_ASSIGNMENTf 55356
#define TRANSPOSEf 55357
#define TRAPALLCNTf 55358
#define TRAPIFACCESSED_Nf 55359
#define TRAP_ALL_CNTf 55360
#define TRAP_ARB_WEIGHTf 55361
#define TRAP_DISABLE_STATE_LEARNINGf 55362
#define TRAP_IF_ACCESSEDf 55363
#define TRAP_N_1731O_MPLSTPf 55364
#define TRAP_N_1731O_PWEf 55365
#define TRAP_N_6374_DMf 55366
#define TRAP_N_6374_LMf 55367
#define TRAP_N_BFDO_IPV4f 55368
#define TRAP_N_BFDO_MPLSf 55369
#define TRAP_N_BFDO_PWEf 55370
#define TRAP_N_ETHf 55371
#define TRAS_LOCKOUTf 55372
#define TRAS_MAX_F0f 55373
#define TRAS_MAX_F1f 55374
#define TRAS_MIN_F0f 55375
#define TRAS_MIN_F1f 55376
#define TRCf 55377
#define TRCD_F0f 55378
#define TRCD_F1f 55379
#define TRC_COST_WEIGHTf 55380
#define TRC_F0f 55381
#define TRC_F1f 55382
#define TRDTWRf 55383
#define TREADf 55384
#define TREAD_ENBf 55385
#define TREAT_ALL_PKTS_AS_TCPf 55386
#define TREAT_PKTPRI_AS_DOT1Pf 55387
#define TREAT_PPD2_AS_KNOWN_PPDf 55388
#define TREFIf 55389
#define TREF_COST_WEIGHTf 55390
#define TREF_ENABLEf 55391
#define TREF_F0f 55392
#define TREF_F1f 55393
#define TREF_HOLDOFFf 55394
#define TREF_INTERVALf 55395
#define TREHf 55396
#define TREX2_COUNTER_MODEf 55397
#define TREX2_DEBUG_ENABLEf 55398
#define TRFCf 55399
#define TRFC_F0f 55400
#define TRFC_F1f 55401
#define TRIGGERf 55402
#define TRIGGERS_MEM_PARITY_ENf 55403
#define TRIGGER_BITMAPf 55404
#define TRIGGER_BST_STAT_TYPEf 55405
#define TRIGGER_EN_0f 55406
#define TRIGGER_EN_1f 55407
#define TRIGGER_EN_2f 55408
#define TRIGGER_EN_3f 55409
#define TRIGGER_EVENTf 55410
#define TRIGGER_MEM_PARITY_ERRf 55411
#define TRIGGER_MEM_PARITY_ERR_INTR_ENABLEf 55412
#define TRIGGER_TYPEf 55413
#define TRIGINEN0f 55414
#define TRIGINEN1f 55415
#define TRIGINEN2f 55416
#define TRIGINEN3f 55417
#define TRIGINEN4f 55418
#define TRIGINEN5f 55419
#define TRIGINEN6f 55420
#define TRIGINEN7f 55421
#define TRIGINSTATUSf 55422
#define TRIGOUTEN0f 55423
#define TRIGOUTEN1f 55424
#define TRIGOUTEN2f 55425
#define TRIGOUTEN3f 55426
#define TRIGOUTEN4f 55427
#define TRIGOUTEN5f 55428
#define TRIGOUTEN6f 55429
#define TRIGOUTEN7f 55430
#define TRIGOUTSTATUSf 55431
#define TRILL__CLASS_IDf 55432
#define TRILL__CNTAG_DELETE_PRI_BITMAPf 55433
#define TRILL__DATAf 55434
#define TRILL__DATA_0f 55435
#define TRILL__DATA_1f 55436
#define TRILL__DECAP_TRILL_TUNNELf 55437
#define TRILL__DELETE_VNTAGf 55438
#define TRILL__DISABLE_VLAN_CHECKf 55439
#define TRILL__DISABLE_VP_PRUNINGf 55440
#define TRILL__DST_COPY_TO_CPUf 55441
#define TRILL__ECMPf 55442
#define TRILL__ECMP_PTRf 55443
#define TRILL__EGRESS_RBRIDGE_NICKNAMEf 55444
#define TRILL__EN_EFILTERf 55445
#define TRILL__EXPECTED_MODULE_IDf 55446
#define TRILL__EXPECTED_PORT_NUMf 55447
#define TRILL__EXPECTED_Tf 55448
#define TRILL__EXPECTED_TGIDf 55449
#define TRILL__FLEX_CTR_BASE_COUNTER_IDXf 55450
#define TRILL__FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 55451
#define TRILL__FLEX_CTR_OFFSET_MODEf 55452
#define TRILL__FLEX_CTR_POOL_NUMBERf 55453
#define TRILL__FLEX_CTR_POOL_NUMBER_RESERVEDf 55454
#define TRILL__HASH_LSBf 55455
#define TRILL__HOPCOUNTf 55456
#define TRILL__INGRESS_RBRIDGE_NICKNAMEf 55457
#define TRILL__KEYf 55458
#define TRILL__KEY_0f 55459
#define TRILL__L3MC_INDEXf 55460
#define TRILL__L3MC_INDEX_RESERVEDf 55461
#define TRILL__MCAST_DST_DISCARDf 55462
#define TRILL__MTU_ENABLEf 55463
#define TRILL__MTU_VALUEf 55464
#define TRILL__NEXT_HOP_INDEXf 55465
#define TRILL__NEXT_HOP_INDEX_RESERVEDf 55466
#define TRILL__PHB_FROM_OUTER_L2_HEADERf 55467
#define TRILL__RBRIDGE_NICKNAMEf 55468
#define TRILL__RESERVED_0f 55469
#define TRILL__RESERVED_1f 55470
#define TRILL__RESERVED_104_42f 55471
#define TRILL__RESERVED_104_43f 55472
#define TRILL__RESERVED_104_95f 55473
#define TRILL__RESERVED_209_131f 55474
#define TRILL__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 55475
#define TRILL__RSVD_FLEX_CTR_POOL_NUMBERf 55476
#define TRILL__RSVD_L3MC_INDEXf 55477
#define TRILL__RSVD_NEXT_HOP_INDEXf 55478
#define TRILL__RSVD_VIRTUAL_PORTf 55479
#define TRILL__SRC_COPY_TO_CPUf 55480
#define TRILL__SRC_DISCARDf 55481
#define TRILL__TREE_IDf 55482
#define TRILL__UCAST_DST_DISCARDf 55483
#define TRILL__VIRTUAL_PORTf 55484
#define TRILL__VLAN_MEMBERSHIP_PROFILEf 55485
#define TRILLCHBHFWDf 55486
#define TRILLCHBHSNPf 55487
#define TRILLCITEFWDf 55488
#define TRILLCITESNPf 55489
#define TRILLDEFAULTVIDf 55490
#define TRILLDEFAULTVSIf 55491
#define TRILLILLEGELINNERMCFWDf 55492
#define TRILLILLEGELINNERMCSNPf 55493
#define TRILLINVALIDTTLFWDf 55494
#define TRILLINVALIDTTLSNPf 55495
#define TRILLNICKNAMEf 55496
#define TRILLNOREVERSEFECFWDf 55497
#define TRILLNOREVERSEFECSNPf 55498
#define TRILLOPCNTf 55499
#define TRILLSAMEINTERFACEDISCARDf 55500
#define TRILLTTLZERODISCARDf 55501
#define TRILLVERSIONFWDf 55502
#define TRILLVERSIONSNPf 55503
#define TRILLVSIFROMOUTERETHf 55504
#define TRILL_0_ACTION_DROPf 55505
#define TRILL_0_ACTION_Mf 55506
#define TRILL_0_ACTION_NEXT_OUTLIFf 55507
#define TRILL_0_ACTION_NEXT_OUTLIF_VALIDf 55508
#define TRILL_0_ACTION_NICKf 55509
#define TRILL_0_ACTION_OAM_LIF_SETf 55510
#define TRILL_0_ENTRY_FORMATf 55511
#define TRILL_1_ACTION_DROPf 55512
#define TRILL_1_ACTION_Mf 55513
#define TRILL_1_ACTION_NEXT_OUTLIFf 55514
#define TRILL_1_ACTION_NEXT_OUTLIF_VALIDf 55515
#define TRILL_1_ACTION_NICKf 55516
#define TRILL_1_ACTION_OAM_LIF_SETf 55517
#define TRILL_1_ENTRY_FORMATf 55518
#define TRILL_ACCESS_RECEIVERS_PRESENTf 55519
#define TRILL_ADJACENCY_FAIL_DROPf 55520
#define TRILL_ADJACENCY_MODEf 55521
#define TRILL_ADJACENTf 55522
#define TRILL_ALL_ESADI_PARSE_MODEf 55523
#define TRILL_ALL_ESADI_RBRIDGES_MAC_ADDRESSf 55524
#define TRILL_ALL_ESADI_RBRIDGES_MAC_ADDRESS_ENABLEf 55525
#define TRILL_ALL_IS_IS_RBRIDGES_MAC_ADDRESSf 55526
#define TRILL_ALL_IS_IS_RBRIDGES_MAC_ADDRESS_ENABLEf 55527
#define TRILL_ALL_RBRIDGES_MAC_ADDRESSf 55528
#define TRILL_ALL_RBRIDGES_MAC_ADDRESS_ENABLEf 55529
#define TRILL_CHBH_FWDf 55530
#define TRILL_CHBH_SNPf 55531
#define TRILL_CITE_FWDf 55532
#define TRILL_CITE_SNPf 55533
#define TRILL_DEFAULT_VSIf 55534
#define TRILL_DISABLE_BRIDGE_IF_DESIGNATED_VLAN_FWDf 55535
#define TRILL_DISABLE_BRIDGE_IF_DESIGNATED_VLAN_SNPf 55536
#define TRILL_DOMAIN_NONUC_REPL_INDEXf 55537
#define TRILL_EEI_MSBf 55538
#define TRILL_ENABLEf 55539
#define TRILL_ENTRY_FORMATf 55540
#define TRILL_ERROR_DROPSf 55541
#define TRILL_ERROR_FRAMES_TOCPUf 55542
#define TRILL_ETHERTYPEf 55543
#define TRILL_ETHERTYPE_ENABLEf 55544
#define TRILL_HDR_VERSION_NON_ZERO_DROPf 55545
#define TRILL_HEADER_WITHOUT_VLAN_TAGf 55546
#define TRILL_HEADER_WITH_VLAN_TAGf 55547
#define TRILL_HOPCOUNT_CHECK_FAIL_DROPSf 55548
#define TRILL_HOPCOUNT_CHECK_FAIL_TOCPUf 55549
#define TRILL_HOP_CNTf 55550
#define TRILL_ILLEGEL_INNER_MC_FWDf 55551
#define TRILL_ILLEGEL_INNER_MC_SNPf 55552
#define TRILL_INVALID_TTL_FWDf 55553
#define TRILL_INVALID_TTL_SNPf 55554
#define TRILL_L2_IS_IS_ETHERTYPEf 55555
#define TRILL_L2_IS_IS_ETHERTYPE_ENABLEf 55556
#define TRILL_L2_IS_IS_PARSE_MODEf 55557
#define TRILL_LEARN_DATA_PREFIXf 55558
#define TRILL_MCf 55559
#define TRILL_MC_MASKf 55560
#define TRILL_NETWORK_RECEIVERS_PRESENTf 55561
#define TRILL_NICKNAMEf 55562
#define TRILL_NONUC_ACCESS__ASSOCIATED_DATAf 55563
#define TRILL_NONUC_ACCESS__CLASS_IDf 55564
#define TRILL_NONUC_ACCESS__CPUf 55565
#define TRILL_NONUC_ACCESS__DATAf 55566
#define TRILL_NONUC_ACCESS__DEST_TYPEf 55567
#define TRILL_NONUC_ACCESS__DST_DISCARDf 55568
#define TRILL_NONUC_ACCESS__KEYf 55569
#define TRILL_NONUC_ACCESS__L3MC_PTRf 55570
#define TRILL_NONUC_ACCESS__MAC_ADDRf 55571
#define TRILL_NONUC_ACCESS__MAC_BLOCK_INDEXf 55572
#define TRILL_NONUC_ACCESS__PENDINGf 55573
#define TRILL_NONUC_ACCESS__PRIf 55574
#define TRILL_NONUC_ACCESS__RPEf 55575
#define TRILL_NONUC_ACCESS__SCPf 55576
#define TRILL_NONUC_ACCESS__SRC_DISCARDf 55577
#define TRILL_NONUC_ACCESS__STATIC_BITf 55578
#define TRILL_NONUC_ACCESS__VLAN_IDf 55579
#define TRILL_NONUC_NETWORK_LONG__ASSOCIATED_DATAf 55580
#define TRILL_NONUC_NETWORK_LONG__DATAf 55581
#define TRILL_NONUC_NETWORK_LONG__DATA_Af 55582
#define TRILL_NONUC_NETWORK_LONG__DATA_Bf 55583
#define TRILL_NONUC_NETWORK_LONG__DEST_TYPEf 55584
#define TRILL_NONUC_NETWORK_LONG__HASH_LSBf 55585
#define TRILL_NONUC_NETWORK_LONG__KEYf 55586
#define TRILL_NONUC_NETWORK_LONG__L3MC_INDEXf 55587
#define TRILL_NONUC_NETWORK_LONG__L3MC_INDEX_RESERVEDf 55588
#define TRILL_NONUC_NETWORK_LONG__MAC_ADDRESSf 55589
#define TRILL_NONUC_NETWORK_LONG__RESERVED_0f 55590
#define TRILL_NONUC_NETWORK_LONG__RESERVED_1f 55591
#define TRILL_NONUC_NETWORK_LONG__RESERVED_102_85f 55592
#define TRILL_NONUC_NETWORK_LONG__RESERVED_88_70f 55593
#define TRILL_NONUC_NETWORK_LONG__RSVD_L3MC_INDEXf 55594
#define TRILL_NONUC_NETWORK_LONG__STATIC_BITf 55595
#define TRILL_NONUC_NETWORK_LONG__TREE_IDf 55596
#define TRILL_NONUC_NETWORK_LONG__TRILL_ACCESS_RECEIVERS_PRESENTf 55597
#define TRILL_NONUC_NETWORK_LONG__VLAN_IDf 55598
#define TRILL_NONUC_NETWORK_SHORT__ASSOCIATED_DATAf 55599
#define TRILL_NONUC_NETWORK_SHORT__DATAf 55600
#define TRILL_NONUC_NETWORK_SHORT__DATA_Af 55601
#define TRILL_NONUC_NETWORK_SHORT__DATA_Bf 55602
#define TRILL_NONUC_NETWORK_SHORT__DEST_TYPEf 55603
#define TRILL_NONUC_NETWORK_SHORT__HASH_LSBf 55604
#define TRILL_NONUC_NETWORK_SHORT__KEYf 55605
#define TRILL_NONUC_NETWORK_SHORT__L3MC_INDEXf 55606
#define TRILL_NONUC_NETWORK_SHORT__L3MC_INDEX_RESERVEDf 55607
#define TRILL_NONUC_NETWORK_SHORT__RESERVED_0f 55608
#define TRILL_NONUC_NETWORK_SHORT__RESERVED_1f 55609
#define TRILL_NONUC_NETWORK_SHORT__RESERVED_102_37f 55610
#define TRILL_NONUC_NETWORK_SHORT__RESERVED_2f 55611
#define TRILL_NONUC_NETWORK_SHORT__RESERVED_88_22f 55612
#define TRILL_NONUC_NETWORK_SHORT__RSVD_L3MC_INDEXf 55613
#define TRILL_NONUC_NETWORK_SHORT__STATIC_BITf 55614
#define TRILL_NONUC_NETWORK_SHORT__TREE_IDf 55615
#define TRILL_NONUC_NETWORK_SHORT__TRILL_ACCESS_RECEIVERS_PRESENTf 55616
#define TRILL_NONUC_NETWORK_SHORT__VLAN_IDf 55617
#define TRILL_NOP_VLAN_EDIT_COMMANDf 55618
#define TRILL_NO_ADJACENT_FWDf 55619
#define TRILL_NO_ADJACENT_SNPf 55620
#define TRILL_NO_REVERSE_FEC_FWDf 55621
#define TRILL_NO_REVERSE_FEC_SNPf 55622
#define TRILL_OPTIONS_TOCPUf 55623
#define TRILL_OUT_LIF_BRIDGEf 55624
#define TRILL_PAYLOAD_HASH_SELECT_Af 55625
#define TRILL_PAYLOAD_HASH_SELECT_Bf 55626
#define TRILL_PAYLOAD_L2_BITMAP_Af 55627
#define TRILL_PAYLOAD_L2_BITMAP_Bf 55628
#define TRILL_PAYLOAD_L3_BITMAP_Af 55629
#define TRILL_PAYLOAD_L3_BITMAP_Bf 55630
#define TRILL_PKT_DROPf 55631
#define TRILL_RBRIDGE_LOOKUP_MISS_DROPSf 55632
#define TRILL_RBRIDGE_LOOKUP_MISS_TOCPUf 55633
#define TRILL_RBRIDGE_NICKNAME_INDEXf 55634
#define TRILL_RPF_CHECK_FAIL_DROPSf 55635
#define TRILL_RPF_CHECK_FAIL_TOCPUf 55636
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PAR_ERRf 55637
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PAR_ERRf 55638
#define TRILL_RX_PKTS_PAR_ERRf 55639
#define TRILL_SAME_INTERFACE_INTf 55640
#define TRILL_SAME_INTERFACE_INT_MASKf 55641
#define TRILL_SKIP_ETHERNETf 55642
#define TRILL_TERMINATION_ALLOWEDf 55643
#define TRILL_TOCPUf 55644
#define TRILL_TRANSIT_IGMP_MLD_PAYLOAD_TO_CPUf 55645
#define TRILL_TRANSIT_MTU_CHECK_ENHANCEDf 55646
#define TRILL_TREE_PROFILE_PTRf 55647
#define TRILL_TTL_ZERO_INTf 55648
#define TRILL_TTL_ZERO_INT_MASKf 55649
#define TRILL_TUNNEL_BITMAP_Af 55650
#define TRILL_TUNNEL_BITMAP_Bf 55651
#define TRILL_TUNNEL_HASH_SELECT_Af 55652
#define TRILL_TUNNEL_HASH_SELECT_Bf 55653
#define TRILL_UNEXPECTED_FRAMES_TOCPUf 55654
#define TRILL_VERSION_FWDf 55655
#define TRILL_VERSION_SNPf 55656
#define TRIMAC_RESETf 55657
#define TRIPLE_VLAN_ENABLEf 55658
#define TRNSEQADDf 55659
#define TRNSEQADDVALf 55660
#define TRPf 55661
#define TRP_AB_F0f 55662
#define TRP_AB_F1f 55663
#define TRP_F0f 55664
#define TRP_F1f 55665
#define TRP_READf 55666
#define TRP_WRITEf 55667
#define TRRDf 55668
#define TRRD_F0f 55669
#define TRRD_F1f 55670
#define TRSTf 55671
#define TRSTBf 55672
#define TRST_PWRONf 55673
#define TRTP_F0f 55674
#define TRTP_F1f 55675
#define TRTWf 55676
#define TRUNCATEf 55677
#define TRUNCATE_CPU_COPYf 55678
#define TRUNK0_OVER_IPMCf 55679
#define TRUNK0_OVER_MCf 55680
#define TRUNK0_OVER_UCf 55681
#define TRUNK0_OVER_VIDf 55682
#define TRUNK1_OVER_IPMCf 55683
#define TRUNK1_OVER_MCf 55684
#define TRUNK1_OVER_UCf 55685
#define TRUNK1_OVER_VIDf 55686
#define TRUNK2_OVER_IPMCf 55687
#define TRUNK2_OVER_MCf 55688
#define TRUNK2_OVER_UCf 55689
#define TRUNK2_OVER_VIDf 55690
#define TRUNK3_OVER_IPMCf 55691
#define TRUNK3_OVER_MCf 55692
#define TRUNK3_OVER_UCf 55693
#define TRUNK3_OVER_VIDf 55694
#define TRUNKENf 55695
#define TRUNKS128f 55696
#define TRUNK_BITMAPf 55697
#define TRUNK_BITMAP_CORRECTED_ERRORf 55698
#define TRUNK_BITMAP_CORRECTED_ERROR_DISINTf 55699
#define TRUNK_BITMAP_ENABLE_ECCf 55700
#define TRUNK_BITMAP_FORCE_UNCORRECTABLE_ERRORf 55701
#define TRUNK_BITMAP_HIf 55702
#define TRUNK_BITMAP_INITf 55703
#define TRUNK_BITMAP_INIT_DONEf 55704
#define TRUNK_BITMAP_LOf 55705
#define TRUNK_BITMAP_PAR_ERRf 55706
#define TRUNK_BITMAP_PDAf 55707
#define TRUNK_BITMAP_PMf 55708
#define TRUNK_BITMAP_TABLE_PARITY_ENf 55709
#define TRUNK_BITMAP_TMf 55710
#define TRUNK_BITMAP_UNCORRECTED_ERRORf 55711
#define TRUNK_BITMAP_UNCORRECTED_ERROR_DISINTf 55712
#define TRUNK_BITMAP_W0f 55713
#define TRUNK_BITMAP_W1f 55714
#define TRUNK_BITMAP_W2f 55715
#define TRUNK_BITMAP_WWf 55716
#define TRUNK_BLOCK_MASKf 55717
#define TRUNK_BLOCK_MASK_PAR_ENf 55718
#define TRUNK_BLOCK_MASK_PDAf 55719
#define TRUNK_BLOCK_MASK_TMf 55720
#define TRUNK_CBL_PMf 55721
#define TRUNK_CBL_TABLE_PARITY_ENf 55722
#define TRUNK_CBL_TMf 55723
#define TRUNK_CFG_VALf 55724
#define TRUNK_EGRESS_MASKf 55725
#define TRUNK_EGRESS_MASK_HIf 55726
#define TRUNK_EGRESS_MASK_LOf 55727
#define TRUNK_EGR_MASK_PAR_ERRf 55728
#define TRUNK_EGR_MASK_TMf 55729
#define TRUNK_EGR_MASK_WWf 55730
#define TRUNK_GROUP_BITMAPf 55731
#define TRUNK_GROUP_BITMAP_PAR_ENf 55732
#define TRUNK_GROUP_BITMAP_PDAf 55733
#define TRUNK_GROUP_BITMAP_TMf 55734
#define TRUNK_GROUP_PARITY_ENf 55735
#define TRUNK_GROUP_PAR_ERRf 55736
#define TRUNK_GROUP_PMf 55737
#define TRUNK_GROUP_SW_TMf 55738
#define TRUNK_GROUP_TMf 55739
#define TRUNK_GROUP_WWf 55740
#define TRUNK_MEMBER_PARITY_ENf 55741
#define TRUNK_MEMBER_PAR_ERRf 55742
#define TRUNK_MEMBER_PMf 55743
#define TRUNK_MEMBER_TMf 55744
#define TRUNK_MODIDf 55745
#define TRUNK_POOL_SIZEf 55746
#define TRUST_DOT1Pf 55747
#define TRUST_DOT1P_PTRf 55748
#define TRUST_DSCPf 55749
#define TRUST_DSCP_PTRf 55750
#define TRUST_DSCP_V4f 55751
#define TRUST_DSCP_V6f 55752
#define TRUST_INCOMING_VIDf 55753
#define TRUST_OUTER_DOT1Pf 55754
#define TRUST_OUTER_DOT1P_PTRf 55755
#define TR_EN_CTRL_1f 55756
#define TR_EN_CTRL_2f 55757
#define TR_EN_EVENTf 55758
#define TR_EN_START_STOP_RESOURCE_CTRLf 55759
#define TR_FUNCTIONf 55760
#define TR_RESOURCE_Af 55761
#define TR_RESOURCE_Bf 55762
#define TSf 55763
#define TSCCLK_ENf 55764
#define TSCLINKUP_Af 55765
#define TSCLINKUP_Bf 55766
#define TSC_0_AFE_PLL_LOCKf 55767
#define TSC_0_CLKf 55768
#define TSC_0_CLK_XLMAC1f 55769
#define TSC_0_CLK_XLMAC2f 55770
#define TSC_0_DISABLEf 55771
#define TSC_0_RCVRD_CLK_LOCKf 55772
#define TSC_10_AFE_PLL_LOCKf 55773
#define TSC_10_DISABLEf 55774
#define TSC_10_RCVRD_CLK_LOCKf 55775
#define TSC_11_AFE_PLL_LOCKf 55776
#define TSC_11_DISABLEf 55777
#define TSC_11_RCVRD_CLK_LOCKf 55778
#define TSC_12_AFE_PLL_LOCKf 55779
#define TSC_12_DISABLEf 55780
#define TSC_12_RCVRD_CLK_LOCKf 55781
#define TSC_13_AFE_PLL_LOCKf 55782
#define TSC_13_DISABLEf 55783
#define TSC_13_RCVRD_CLK_LOCKf 55784
#define TSC_14_AFE_PLL_LOCKf 55785
#define TSC_14_DISABLEf 55786
#define TSC_14_RCVRD_CLK_LOCKf 55787
#define TSC_15_AFE_PLL_LOCKf 55788
#define TSC_15_DISABLEf 55789
#define TSC_15_RCVRD_CLK_LOCKf 55790
#define TSC_16_AFE_PLL_LOCKf 55791
#define TSC_16_DISABLEf 55792
#define TSC_16_RCVRD_CLK_LOCKf 55793
#define TSC_17_AFE_PLL_LOCKf 55794
#define TSC_17_DISABLEf 55795
#define TSC_17_RCVRD_CLK_LOCKf 55796
#define TSC_18_AFE_PLL_LOCKf 55797
#define TSC_18_DISABLEf 55798
#define TSC_18_RCVRD_CLK_LOCKf 55799
#define TSC_19_AFE_PLL_LOCKf 55800
#define TSC_19_DISABLEf 55801
#define TSC_19_RCVRD_CLK_LOCKf 55802
#define TSC_1_AFE_PLL_LOCKf 55803
#define TSC_1_CLKf 55804
#define TSC_1_CLK_XLMAC1f 55805
#define TSC_1_CLK_XLMAC2f 55806
#define TSC_1_DISABLEf 55807
#define TSC_1_RCVRD_CLK_LOCKf 55808
#define TSC_20_AFE_PLL_LOCKf 55809
#define TSC_20_DISABLEf 55810
#define TSC_20_RCVRD_CLK_LOCKf 55811
#define TSC_21_AFE_PLL_LOCKf 55812
#define TSC_21_DISABLEf 55813
#define TSC_21_RCVRD_CLK_LOCKf 55814
#define TSC_22_AFE_PLL_LOCKf 55815
#define TSC_22_DISABLEf 55816
#define TSC_22_RCVRD_CLK_LOCKf 55817
#define TSC_23_AFE_PLL_LOCKf 55818
#define TSC_23_DISABLEf 55819
#define TSC_23_RCVRD_CLK_LOCKf 55820
#define TSC_24_AFE_PLL_LOCKf 55821
#define TSC_24_DISABLEf 55822
#define TSC_24_RCVRD_CLK_LOCKf 55823
#define TSC_25_AFE_PLL_LOCKf 55824
#define TSC_25_DISABLEf 55825
#define TSC_25_RCVRD_CLK_LOCKf 55826
#define TSC_26_AFE_PLL_LOCKf 55827
#define TSC_26_DISABLEf 55828
#define TSC_26_RCVRD_CLK_LOCKf 55829
#define TSC_27_AFE_PLL_LOCKf 55830
#define TSC_27_DISABLEf 55831
#define TSC_27_RCVRD_CLK_LOCKf 55832
#define TSC_28_AFE_PLL_LOCKf 55833
#define TSC_28_DISABLEf 55834
#define TSC_28_RCVRD_CLK_LOCKf 55835
#define TSC_29_AFE_PLL_LOCKf 55836
#define TSC_29_DISABLEf 55837
#define TSC_29_RCVRD_CLK_LOCKf 55838
#define TSC_2_AFE_PLL_LOCKf 55839
#define TSC_2_CLKf 55840
#define TSC_2_CLK_XLMAC1f 55841
#define TSC_2_CLK_XLMAC2f 55842
#define TSC_2_DISABLEf 55843
#define TSC_2_RCVRD_CLK_LOCKf 55844
#define TSC_30_AFE_PLL_LOCKf 55845
#define TSC_30_DISABLEf 55846
#define TSC_30_RCVRD_CLK_LOCKf 55847
#define TSC_31_AFE_PLL_LOCKf 55848
#define TSC_31_DISABLEf 55849
#define TSC_31_RCVRD_CLK_LOCKf 55850
#define TSC_3_AFE_PLL_LOCKf 55851
#define TSC_3_CLKf 55852
#define TSC_3_CLK_XLMAC1f 55853
#define TSC_3_CLK_XLMAC2f 55854
#define TSC_3_DISABLEf 55855
#define TSC_3_RCVRD_CLK_LOCKf 55856
#define TSC_4_AFE_PLL_LOCKf 55857
#define TSC_4_DISABLEf 55858
#define TSC_4_RCVRD_CLK_LOCKf 55859
#define TSC_5_AFE_PLL_LOCKf 55860
#define TSC_5_DISABLEf 55861
#define TSC_5_RCVRD_CLK_LOCKf 55862
#define TSC_6_AFE_PLL_LOCKf 55863
#define TSC_6_DISABLEf 55864
#define TSC_6_RCVRD_CLK_LOCKf 55865
#define TSC_7_AFE_PLL_LOCKf 55866
#define TSC_7_DISABLEf 55867
#define TSC_7_RCVRD_CLK_LOCKf 55868
#define TSC_8_AFE_PLL_LOCKf 55869
#define TSC_8_DISABLEf 55870
#define TSC_8_RCVRD_CLK_LOCKf 55871
#define TSC_9_AFE_PLL_LOCKf 55872
#define TSC_9_DISABLEf 55873
#define TSC_9_RCVRD_CLK_LOCKf 55874
#define TSC_CLK_CMACf 55875
#define TSC_STATUSf 55876
#define TSIPLf 55877
#define TSLOTS_IN_EPOCH_COUNTERf 55878
#define TSLOTS_IN_PREV_EPOCHf 55879
#define TSMEM_INITIATE_PAR_ERRf 55880
#define TSMEM_PARITY_ERR_MASKf 55881
#define TSTAGf 55882
#define TSTAG_MASKf 55883
#define TSTAG_VALUEf 55884
#define TSTGDf 55885
#define TSTMODEENf 55886
#define TSTMUXf 55887
#define TSTS_SEQ_IDf 55888
#define TSTS_VALIDf 55889
#define TST_0_LBM_1f 55890
#define TST_ARB_WEIGHTf 55891
#define TST_INV_CRC_DATAf 55892
#define TST_INV_CRC_RESf 55893
#define TST_LBM_DISCARD_PKT_CNTf 55894
#define TST_LBM_FIFO_CNTf 55895
#define TST_LBM_GEN_ENf 55896
#define TST_LBM_PACKET_HEADERf 55897
#define TST_LBM_PACKET_HEADER_NUM_OF_BYTESf 55898
#define TST_LBM_PERIODf 55899
#define TST_LBM_PE_KEYf 55900
#define TST_LBM_PKT_CNTf 55901
#define TST_LBM_RSTf 55902
#define TST_LBM_THRESHOLDf 55903
#define TST_LBM_TLV_LENf 55904
#define TST_LBM_TLV_PATTERN_TYPEf 55905
#define TST_LBM_TLV_TYPEf 55906
#define TST_N_ERR_CNTf 55907
#define TST_N_LOST_SYNCf 55908
#define TST_N_RX_EDS_PRBS_SELf 55909
#define TST_N_SYNCEDf 55910
#define TST_N_TX_EDS_PRBS_SELf 55911
#define TST_PRBS_USE_XNORf 55912
#define TST_RST_CRC_F_1Z0f 55913
#define TS_ADJUSTf 55914
#define TS_ADJUST_DEMUX_DELAY_0f 55915
#define TS_ADJUST_DEMUX_DELAY_1f 55916
#define TS_ADJUST_DEMUX_DELAY_2f 55917
#define TS_ADJUST_DEMUX_DELAY_3f 55918
#define TS_BIT_CLK_SELf 55919
#define TS_BOND_OVERRIDEf 55920
#define TS_BURST_SIZEf 55921
#define TS_ENTRY_VALIDf 55922
#define TS_EVENT_BLOCK_IF_IN_CTXTf 55923
#define TS_FUNCTIONf 55924
#define TS_FWD_ACTIONf 55925
#define TS_HDR_PARITY_ERR_Af 55926
#define TS_HDR_PARITY_ERR_A_DINSTf 55927
#define TS_HDR_PARITY_ERR_Bf 55928
#define TS_HDR_PARITY_ERR_B_DINSTf 55929
#define TS_HEADER_ENf 55930
#define TS_HOLD_MODEf 55931
#define TS_LENGTHf 55932
#define TS_MSG_BITMAPf 55933
#define TS_NUMf 55934
#define TS_OSTS_ADJUSTf 55935
#define TS_OSTS_ADJUST_CONVERSION_DELAYf 55936
#define TS_PKTf 55937
#define TS_PKT_TO_CPUf 55938
#define TS_PLL_BYPf 55939
#define TS_PLL_CLK_IN_SELf 55940
#define TS_PLL_CTRLf 55941
#define TS_PLL_LOCKEDf 55942
#define TS_PLL_LOCKED_LOSTf 55943
#define TS_PLL_REFCLK_SELf 55944
#define TS_PLL_STAT_OUTf 55945
#define TS_QS_PRI_THROTTLE_HALT_ENf 55946
#define TS_RESOURCE_Af 55947
#define TS_RESOURCE_Bf 55948
#define TS_TAG_Af 55949
#define TS_TAG_Bf 55950
#define TS_TAG_MASK_Af 55951
#define TS_TAG_MASK_Bf 55952
#define TS_TAG_PARITY_ENf 55953
#define TS_TEST_CNTf 55954
#define TS_TIMER_31_0_VALUEf 55955
#define TS_TIMER_47_32_VALUEf 55956
#define TS_TIMER_OVERRIDEf 55957
#define TS_TREX2_DEBUG_ENABLEf 55958
#define TS_TSTS_ADJUSTf 55959
#define TS_USE_CS_OFFSETf 55960
#define TTLf 55961
#define TTLDECREMENTENABLEf 55962
#define TTLEARNENABLEf 55963
#define TTLSCOPEf 55964
#define TTLSCOPEDISCARDf 55965
#define TTLTUNNELDISABLEf 55966
#define TTL_DECREMENT_ENABLEf 55967
#define TTL_DROPf 55968
#define TTL_DROP_CPU_COSf 55969
#define TTL_DROP_TOCPUf 55970
#define TTL_EXP_LABEL_INDEXf 55971
#define TTL_FN_PARITY_ENf 55972
#define TTL_FN_PAR_ERRf 55973
#define TTL_FN_PMf 55974
#define TTL_FN_TMf 55975
#define TTL_HLIMITf 55976
#define TTL_PROFILEf 55977
#define TTL_RANGE_CHECK_ENABLEf 55978
#define TTL_RANGE_VALf 55979
#define TTL_SCOPEf 55980
#define TTL_SCOPE_INITIATE_PAR_ERRf 55981
#define TTL_SCOPE_INTf 55982
#define TTL_SCOPE_INT_MASKf 55983
#define TTL_SCOPE_PARITY_ERR_MASKf 55984
#define TTL_THRESHOLDf 55985
#define TTNLf 55986
#define TTNLEf 55987
#define TTTLDf 55988
#define TTYPE_MEM_INITIATE_PAR_ERRf 55989
#define TTYPE_MEM_PARITY_ERR_MASKf 55990
#define TT_FORWARDING_STRENGTHf 55991
#define TT_LEARN_ENABLEf 55992
#define TT_LIF_BANK_CONTENTIONf 55993
#define TT_LIF_BANK_CONTENTION_MASKf 55994
#define TT_LOOKUP_0_FOUNDf 55995
#define TT_LOOKUP_0_FOUND_MASKf 55996
#define TT_LOOKUP_0_RESULTf 55997
#define TT_LOOKUP_1_FOUNDf 55998
#define TT_LOOKUP_1_FOUND_MASKf 55999
#define TT_LOOKUP_1_RESULTf 56000
#define TT_PROCESSING_PROFILEf 56001
#define TT_PROCESSING_PROFILE_MASKf 56002
#define TUNNELf 56003
#define TUNNEL_AND_LOOPBACK_TYPEf 56004
#define TUNNEL_CFIf 56005
#define TUNNEL_CLASS_IDf 56006
#define TUNNEL_CPU_COSf 56007
#define TUNNEL_DATAf 56008
#define TUNNEL_DECAP_TYPEf 56009
#define TUNNEL_ECC_ENf 56010
#define TUNNEL_ENCRYPTf 56011
#define TUNNEL_ERR_TOCPUf 56012
#define TUNNEL_HITf 56013
#define TUNNEL_IDf 56014
#define TUNNEL_INDEXf 56015
#define TUNNEL_IPV4_DIP_MASKf 56016
#define TUNNEL_IPV4_SIP_MASKf 56017
#define TUNNEL_IPV6_DIP_MASKf 56018
#define TUNNEL_IPV6_SIP_MASKf 56019
#define TUNNEL_IS_MPLSf 56020
#define TUNNEL_MASKf 56021
#define TUNNEL_PDAf 56022
#define TUNNEL_PRIf 56023
#define TUNNEL_SNAP_DROPf 56024
#define TUNNEL_TMf 56025
#define TUNNEL_TOCPUf 56026
#define TUNNEL_TPIDf 56027
#define TUNNEL_TPID_INDEXf 56028
#define TUNNEL_TYPEf 56029
#define TUNNEL_URPF_DEFAULTROUTECHECKf 56030
#define TUNNEL_URPF_MODEf 56031
#define TUNNEL_VLANf 56032
#define TUNNEL_VLAN_IDf 56033
#define TUNNEL_VRF_IDf 56034
#define TUNNEL_VRF_OVERRIDEf 56035
#define TVLANf 56036
#define TVLANDf 56037
#define TVXLTMDf 56038
#define TWBf 56039
#define TWHf 56040
#define TWHRf 56041
#define TWICE_NATf 56042
#define TWLf 56043
#define TWOADDRMODEf 56044
#define TWO_ADDR_MODEf 56045
#define TWO_MISSING_PKTf 56046
#define TWO_PAGESf 56047
#define TWO_PLANE_READ_STATUS_OPCODEf 56048
#define TWO_S1S_IN_S0f 56049
#define TWPf 56050
#define TWRf 56051
#define TWRTRDf 56052
#define TWR_COST_WEIGHTf 56053
#define TWR_F0f 56054
#define TWR_F1f 56055
#define TWTRf 56056
#define TWTR_F0f 56057
#define TWTR_F1f 56058
#define TX0_ACTf 56059
#define TX1_ACTf 56060
#define TX2_ACTf 56061
#define TX3_ACTf 56062
#define TXACTf 56063
#define TXACTIVEf 56064
#define TXALIGNERRESETf 56065
#define TXALNROVFINTf 56066
#define TXALNROVFINTMASKf 56067
#define TXALTCRCMODEf 56068
#define TXARB_STRICT_MODEf 56069
#define TXARDS_F0f 56070
#define TXARDS_F1f 56071
#define TXARD_F0f 56072
#define TXARD_F1f 56073
#define TXBCTCHPOSITIONf 56074
#define TXBCTOVRDBTf 56075
#define TXBCTOVRDBTVALUEf 56076
#define TXBCTOVRDCHf 56077
#define TXBCTOVRDCHVALUEf 56078
#define TXBCTOVRDCRCf 56079
#define TXBCTOVRDCRCVALUEf 56080
#define TXBCTOVRDLLFCf 56081
#define TXBCTOVRDLLFCVALUEf 56082
#define TXBCTSIZEf 56083
#define TXCALLENf 56084
#define TXCALMf 56085
#define TXCELLCNTNf 56086
#define TXCELLCNTNOVFf 56087
#define TXCHANNELNUMf 56088
#define TXCNTCFGf 56089
#define TXCOSNUMf 56090
#define TXCOUNTBURSTSf 56091
#define TXCRC24MODEf 56092
#define TXCRCINSERTENf 56093
#define TXC_DRNGf 56094
#define TXD10G_FIFO_RSTBf 56095
#define TXD10G_FIFO_RSTB_DXGXS1f 56096
#define TXD1G_FIFO_RSTBf 56097
#define TXDSCRMONEBERRFIXEDf 56098
#define TXDSCRMONEBERRFIXEDMASKf 56099
#define TXDSCRMTWOBERRf 56100
#define TXDSCRMTWOBERRMASKf 56101
#define TXDSCRM_ECC__N_B_ERR_MASKf 56102
#define TXD_10_G_FIFO_RST_Bf 56103
#define TXD_1_G_FIFO_RST_Bf 56104
#define TXEMPTYf 56105
#define TXENf 56106
#define TXEN0f 56107
#define TXEPORTNUMf 56108
#define TXEXTRADELAYRDf 56109
#define TXEXTRADELAYWRf 56110
#define TXFCTRESETf 56111
#define TXFIFO0f 56112
#define TXFIFO0_ERRf 56113
#define TXFIFO0_MEMf 56114
#define TXFIFO0_MEM_ERRf 56115
#define TXFIFO1f 56116
#define TXFIFO1_ERRf 56117
#define TXFIFO1_MEMf 56118
#define TXFIFO1_MEM_ERRf 56119
#define TXFIFO2f 56120
#define TXFIFO2_ERRf 56121
#define TXFIFO2_MEMf 56122
#define TXFIFO2_MEM_ERRf 56123
#define TXFIFO3f 56124
#define TXFIFO3_ERRf 56125
#define TXFIFOOVERFLOWINTf 56126
#define TXFIFOOVERFLOWINTMASKf 56127
#define TXFIFO_0_MEMf 56128
#define TXFIFO_0_MEM_ERRf 56129
#define TXFIFO_1_MEMf 56130
#define TXFIFO_1_MEM_ERRf 56131
#define TXFIFO_2_MEMf 56132
#define TXFIFO_2_MEM_ERRf 56133
#define TXFIFO_ECC_ENf 56134
#define TXFIFO_ERRf 56135
#define TXFIFO_EVEN_CORRECTED_ERRORf 56136
#define TXFIFO_EVEN_CORRECTED_ERROR_DINSTf 56137
#define TXFIFO_EVEN_ECC_ERROR_ADDRESSf 56138
#define TXFIFO_EVEN_ENABLE_ECCf 56139
#define TXFIFO_EVEN_FORCE_UNCORRECTABLE_ERRORf 56140
#define TXFIFO_EVEN_TMf 56141
#define TXFIFO_EVEN_UNCORRECTED_ERRORf 56142
#define TXFIFO_EVEN_UNCORRECTED_ERROR_DINSTf 56143
#define TXFIFO_MEMf 56144
#define TXFIFO_MEM0_TMf 56145
#define TXFIFO_MEM1_TMf 56146
#define TXFIFO_MEM_ENf 56147
#define TXFIFO_MEM_ERRf 56148
#define TXFIFO_ODD_CORRECTED_ERRORf 56149
#define TXFIFO_ODD_CORRECTED_ERROR_DINSTf 56150
#define TXFIFO_ODD_ECC_ERROR_ADDRESSf 56151
#define TXFIFO_ODD_ENABLE_ECCf 56152
#define TXFIFO_ODD_FORCE_UNCORRECTABLE_ERRORf 56153
#define TXFIFO_ODD_TMf 56154
#define TXFIFO_ODD_UNCORRECTED_ERRORf 56155
#define TXFIFO_ODD_UNCORRECTED_ERROR_DINSTf 56156
#define TXFIFO_OVERRUNf 56157
#define TXFIFO_RESETf 56158
#define TXFIFO_RSTLf 56159
#define TXFIFO_TMf 56160
#define TXFIFO_UNDERRUNf 56161
#define TXFLUSHEGRESS1f 56162
#define TXFLUSHEGRESS2f 56163
#define TXIDLERANDPOLYNOMf 56164
#define TXIIRDYCNTf 56165
#define TXIIRDYCNTOVFf 56166
#define TXINSERTIDLESCOUNTf 56167
#define TXINSERTIDLESMODEf 56168
#define TXINSERT_E_ONERRf 56169
#define TXIPGDICENABLEf 56170
#define TXIPGDICTHRESHOLDf 56171
#define TXIPGMAXCREDIT_7f 56172
#define TXIPORTNUMf 56173
#define TXI_IRDY_CNTf 56174
#define TXI_IRDY_CNT_OVFf 56175
#define TXLANESWAPf 56176
#define TXLLFCMSGCNT_STATSf 56177
#define TXMACERRINTf 56178
#define TXMACERRINTMASKf 56179
#define TXMAPPINGVALUEf 56180
#define TXMASKFIFOFULLf 56181
#define TXMEM_00_TMf 56182
#define TXMEM_01_TMf 56183
#define TXMEM_10_TMf 56184
#define TXMEM_11_TMf 56185
#define TXMEM_20_TMf 56186
#define TXMEM_21_TMf 56187
#define TXMEM_30_TMf 56188
#define TXMEM_31_TMf 56189
#define TXMINPKTLENGTHf 56190
#define TXMLFCREDITOVRDf 56191
#define TXMLFRESETf 56192
#define TXM_ARB_WEIGHTf 56193
#define TXM_DATA_FIFO_MEMORY_INITIATE_PAR_ERRf 56194
#define TXM_DATA_FIFO_MEMORY_PARITY_ERR_MASKf 56195
#define TXN_LNSWAPf 56196
#define TXPARITYCHECKDISABLE_0f 56197
#define TXPDLL_F0f 56198
#define TXPDLL_F1f 56199
#define TXPDMONEBERRFIXEDf 56200
#define TXPDMONEBERRFIXEDMASKf 56201
#define TXPDMTWOBERRf 56202
#define TXPDMTWOBERRMASKf 56203
#define TXPDM_ECC__N_B_ERR_MASKf 56204
#define TXPKTBUF_ECC_ERRORf 56205
#define TXPKTBUF_ECC_ERROR_CLRf 56206
#define TXPKTBUF_ECC_PROTECTION_ENf 56207
#define TXPKTCOUNTf 56208
#define TXPKTCOUNT_SELf 56209
#define TXPLL_LOCKf 56210
#define TXPLL_LOCK_0f 56211
#define TXPLL_LOCK_1f 56212
#define TXPLL_LOCK_2f 56213
#define TXPLL_LOCK_3f 56214
#define TXPLL_LOCK_4f 56215
#define TXPLL_LOCK_5f 56216
#define TXPORTS0TO31SRSTNf 56217
#define TXPORTS32TO63SRSTNf 56218
#define TXPRf 56219
#define TXPREAMBLESIZEf 56220
#define TXPREAMBLESOPf 56221
#define TXPTP_1588STAMPINGERRINTf 56222
#define TXPTP_1588STAMPINGERRINTMASKf 56223
#define TXQECCCORRECTEDf 56224
#define TXQECCCORRECTEDENf 56225
#define TXQECCUNCORRECTEDf 56226
#define TXQECCUNCORRECTEDENf 56227
#define TXQOSQ0OCTET_HIf 56228
#define TXQOSQ0OCTET_LOf 56229
#define TXQOSQ0PKTf 56230
#define TXQOSQ1OCTET_HIf 56231
#define TXQOSQ1OCTET_LOf 56232
#define TXQOSQ1PKTf 56233
#define TXQOSQ2OCTET_HIf 56234
#define TXQOSQ2OCTET_LOf 56235
#define TXQOSQ2PKTf 56236
#define TXQOSQ3OCTET_HIf 56237
#define TXQOSQ3OCTET_LOf 56238
#define TXQOSQ3PKTf 56239
#define TXQ_BURST_FIFOf 56240
#define TXQ_BURST_FIFO_FULLf 56241
#define TXQ_DATA_BUFFERf 56242
#define TXQ_DATA_BUF_FULLf 56243
#define TXQ_DATA_BUF_THf 56244
#define TXQ_ECC_ERROR_ADDRESSf 56245
#define TXQ_FLL_EMPTYf 56246
#define TXQ_FLL_EMPTY_MASKf 56247
#define TXQ_FLL_FORCE_UNCORRECTABLE_ERRORf 56248
#define TXQ_FLUSHf 56249
#define TXQ_FLUSH_DONEINTf 56250
#define TXQ_FLUSH_DONEINTENf 56251
#define TXQ_INFO_BUFFERf 56252
#define TXQ_INFO_BUF_FULLf 56253
#define TXQ_MEM_DISABLE_ECCf 56254
#define TXQ_MEM_ECC_CORRUPTf 56255
#define TXQ_MEM_TM_REGf 56256
#define TXQ_QLL_FORCE_UNCORRECTABLE_ERRORf 56257
#define TXQ_QUEUE_SIZEf 56258
#define TXQ_STATE_TBL_FORCE_UNCORRECTABLE_ERRORf 56259
#define TXQ_TOQ_FIFO_TBL_FORCE_UNCORRECTABLE_ERRORf 56260
#define TXRAMf 56261
#define TXRESETf 56262
#define TXSNR_F0f 56263
#define TXSNR_F1f 56264
#define TXSOPONEVENONLYf 56265
#define TXSOPONODDONLYf 56266
#define TXSR_F0f 56267
#define TXSR_F1f 56268
#define TXSTATUSBUF_ECC_ERRORf 56269
#define TXSTATUSBUF_ECC_ERROR_CLRf 56270
#define TXSTATUSBUF_ECC_PROTECTION_ENf 56271
#define TXSTOPEGRESS1f 56272
#define TXSTOPEGRESS2f 56273
#define TXSUSPEND_0f 56274
#define TXSWAPLLf 56275
#define TXSWAPLL_PAIRf 56276
#define TXTAFOVERFLOWERRINTf 56277
#define TXTAFOVERFLOWERRINTMASKf 56278
#define TXTAFRESETf 56279
#define TXTERMPKTONERRf 56280
#define TXUNICASTPKTf 56281
#define TXWAITFOR_2_WORDSATSOBf 56282
#define TX_0_ACTf 56283
#define TX_0_BURSTMAXf 56284
#define TX_0_BURSTSHORTf 56285
#define TX_0_DIAGWORD_INTERFACE_STAT_OVERRIDEf 56286
#define TX_0_DIAGWORD_INTERFACE_STAT_VALUEf 56287
#define TX_0_DIAGWORD_LANES_STAT_OVERRIDEf 56288
#define TX_0_DIAGWORD_LANES_STAT_VALUEf 56289
#define TX_0_DISABLE_SKIPWORDf 56290
#define TX_0_ENABLE_CPU_OVERRIDEf 56291
#define TX_0_ENABLE_CPU_VALUEf 56292
#define TX_0_FC_CAL_LENf 56293
#define TX_0_FLUSH_SEND_ERR_WHEN_FLUSH_ENDf 56294
#define TX_0_FLUSH_TX_ENABLE_DURING_FLUSHf 56295
#define TX_0_FLUSH_TX_ON_LINK_STATUS_FAILf 56296
#define TX_0_LAST_LANEf 56297
#define TX_0_LP_IFC_STAT_IGNOREf 56298
#define TX_0_MFRAME_LEN_MINUS_1f 56299
#define TX_0_NUM_FREE_ENTRIES_FOR_ALMOST_FULLf 56300
#define TX_0_RATE_LIMITER_ENABLEf 56301
#define TX_0_RETRANSMIT_ECC_1B_ERR_MASKf 56302
#define TX_0_RETRANSMIT_ECC_2B_ERR_MASKf 56303
#define TX_1024_1522f 56304
#define TX_128_255f 56305
#define TX_1523_2047f 56306
#define TX_1_BURSTMAXf 56307
#define TX_1_BURSTSHORTf 56308
#define TX_1_COLf 56309
#define TX_1_DIAGWORD_INTERFACE_STAT_OVERRIDEf 56310
#define TX_1_DIAGWORD_INTERFACE_STAT_VALUEf 56311
#define TX_1_DIAGWORD_LANES_STAT_OVERRIDEf 56312
#define TX_1_DIAGWORD_LANES_STAT_VALUEf 56313
#define TX_1_DISABLE_SKIPWORDf 56314
#define TX_1_ENABLE_CPU_OVERRIDEf 56315
#define TX_1_ENABLE_CPU_VALUEf 56316
#define TX_1_FC_CAL_LENf 56317
#define TX_1_FLUSH_SEND_ERR_WHEN_FLUSH_ENDf 56318
#define TX_1_FLUSH_TX_ENABLE_DURING_FLUSHf 56319
#define TX_1_FLUSH_TX_ON_LINK_STATUS_FAILf 56320
#define TX_1_LAST_LANEf 56321
#define TX_1_LP_IFC_STAT_IGNOREf 56322
#define TX_1_MFRAME_LEN_MINUS_1f 56323
#define TX_1_NUM_FREE_ENTRIES_FOR_ALMOST_FULLf 56324
#define TX_1_RATE_LIMITER_ENABLEf 56325
#define TX_1_RETRANSMIT_ECC_1B_ERR_MASKf 56326
#define TX_1_RETRANSMIT_ECC_2B_ERR_MASKf 56327
#define TX_2048_4095f 56328
#define TX_256BYTE_BUFFER_ENf 56329
#define TX_256_511f 56330
#define TX_256_BYTE_BUFFER_ENf 56331
#define TX_2_RETRANSMIT_ECC_1B_ERR_MASKf 56332
#define TX_2_RETRANSMIT_ECC_2B_ERR_MASKf 56333
#define TX_32CHANNELSf 56334
#define TX_3_RETRANSMIT_ECC_1B_ERR_MASKf 56335
#define TX_3_RETRANSMIT_ECC_2B_ERR_MASKf 56336
#define TX_4096_8191f 56337
#define TX_512_1023f 56338
#define TX_64f 56339
#define TX_64BYTE_BUFFER_ENf 56340
#define TX_64_BYTE_BUFFER_ENf 56341
#define TX_65_127f 56342
#define TX_8192_MAXf 56343
#define TX_ADDR_INSf 56344
#define TX_ALL_OCTETS_HIf 56345
#define TX_ALL_OCTETS_LOf 56346
#define TX_ALL_PKTSf 56347
#define TX_ANY_STARTf 56348
#define TX_APPEND_CRCf 56349
#define TX_APP_PREFIXf 56350
#define TX_APP_PREFIX_ENABLEf 56351
#define TX_APP_PREFIX_SIZEf 56352
#define TX_A_MAPPINGENf 56353
#define TX_A_ONEVENONLYf 56354
#define TX_BAD_LANEf 56355
#define TX_BRDCASTf 56356
#define TX_BURSTMAXf 56357
#define TX_BURSTSHORTf 56358
#define TX_BURST_ERRf 56359
#define TX_BYTE_SWAPf 56360
#define TX_CHANNEL_NUMf 56361
#define TX_CLK_OUT_INVERT_ENf 56362
#define TX_CNMf 56363
#define TX_COLf 56364
#define TX_CRC_CORUPT_ENf 56365
#define TX_CRC_ERRORf 56366
#define TX_CRC_PROGRAMf 56367
#define TX_CRSf 56368
#define TX_CW29_27_RSVDf 56369
#define TX_CW56_RSVDf 56370
#define TX_CW_CHNLf 56371
#define TX_CW_CP_CBA_LSBf 56372
#define TX_CW_CP_CBA_MSBf 56373
#define TX_CW_ERR_STATUSf 56374
#define TX_DATAf 56375
#define TX_DATA_MEMORY_TM_CTRLf 56376
#define TX_DATA_MSBf 56377
#define TX_DATA_SELf 56378
#define TX_DEBUGf 56379
#define TX_DEFf 56380
#define TX_DEST_IDf 56381
#define TX_DEST_PORTf 56382
#define TX_DEST_PORT_ENABLEf 56383
#define TX_DIAGWORD_INTFSTATf 56384
#define TX_DIAGWORD_LANESTATf 56385
#define TX_DISABLE_SKIPWORDf 56386
#define TX_DMA_ABORT_NEEDS_CLEANUPf 56387
#define TX_DROPPED_COUNTf 56388
#define TX_DTQ_MMU_SIZEf 56389
#define TX_DTQ_PRIORITYf 56390
#define TX_DTQ_SIZEf 56391
#define TX_EARLY_SOT_ERRORf 56392
#define TX_EARLY_SOT_ERROR_DISINTf 56393
#define TX_EGQ_2_EGQ_AF_FCf 56394
#define TX_EGQ_2_IPT_SCH_FCf 56395
#define TX_EGQ_EOPf 56396
#define TX_EGQ_SOPf 56397
#define TX_ELK_BURSTS_CNTf 56398
#define TX_ELK_BURSTS_CNT_OVFf 56399
#define TX_ELK_OCTETS_CNTf 56400
#define TX_ELK_OCTETS_CNT_OVFf 56401
#define TX_ENf 56402
#define TX_ENAf 56403
#define TX_ENABLEf 56404
#define TX_ENABLE_BMPf 56405
#define TX_EOPf 56406
#define TX_ERRINf 56407
#define TX_ERRINJ_BADBCTL_DONEf 56408
#define TX_ERRINJ_BADBCTL_GOf 56409
#define TX_ERRINJ_BADEOP_DONEf 56410
#define TX_ERRINJ_BADEOP_GOf 56411
#define TX_ERRINJ_BADIDLE_DONEf 56412
#define TX_ERRINJ_BADIDLE_GOf 56413
#define TX_ERRINJ_BITERR_DONEf 56414
#define TX_ERRINJ_BITERR_GOf 56415
#define TX_ERRINJ_BITERR_LANEf 56416
#define TX_ERRINJ_CRC24_DONEf 56417
#define TX_ERRINJ_CRC24_GOf 56418
#define TX_ERRINJ_CRC32_DONEf 56419
#define TX_ERRINJ_CRC32_GOf 56420
#define TX_ERRINJ_CRC32_LANEf 56421
#define TX_ERRINJ_DISPAR_CONTf 56422
#define TX_ERRINJ_DISPAR_DONEf 56423
#define TX_ERRINJ_DISPAR_GOf 56424
#define TX_ERRINJ_DISPAR_LANEf 56425
#define TX_ERRINJ_FRAMING_CONTf 56426
#define TX_ERRINJ_FRAMING_DONEf 56427
#define TX_ERRINJ_FRAMING_GOf 56428
#define TX_ERRINJ_FRAMING_LANEf 56429
#define TX_ERRINJ_MEOP_DONEf 56430
#define TX_ERRINJ_MEOP_GOf 56431
#define TX_ERRINJ_MSOP_DONEf 56432
#define TX_ERRINJ_MSOP_GOf 56433
#define TX_ERRINJ_SCRAM_CNTf 56434
#define TX_ERRINJ_SCRAM_DONEf 56435
#define TX_ERRINJ_SCRAM_GOf 56436
#define TX_ERRINJ_SCRAM_LANEf 56437
#define TX_ERRINJ_SYNC_CNTf 56438
#define TX_ERRINJ_SYNC_DONEf 56439
#define TX_ERRINJ_SYNC_GOf 56440
#define TX_ERRINJ_SYNC_LANEf 56441
#define TX_EX_COLf 56442
#define TX_FATAL_ERROR_STATEf 56443
#define TX_FATAL_ERROR_STATE_ENf 56444
#define TX_FDRC_IF_CRC_INTf 56445
#define TX_FDRC_IF_CRC_INT_MASKf 56446
#define TX_FDRC_IF_FAULT_INTf 56447
#define TX_FDRC_IF_FAULT_INT_MASKf 56448
#define TX_FDRC_IF_PARITY_INTf 56449
#define TX_FDRC_IF_PARITY_INT_MASKf 56450
#define TX_FIFO_AFULL_THRESHf 56451
#define TX_FIFO_DOUBLE_BIT_ERR_STATUSf 56452
#define TX_FIFO_ERRORf 56453
#define TX_FIFO_EVEN_AFULL_THRESH_REACHEDf 56454
#define TX_FIFO_EVEN_OVERFLOWf 56455
#define TX_FIFO_EVEN_UNDERRUNf 56456
#define TX_FIFO_MEMf 56457
#define TX_FIFO_MEM0_TMf 56458
#define TX_FIFO_MEM1_TMf 56459
#define TX_FIFO_MEM_ECC_ENf 56460
#define TX_FIFO_MEM_ERRf 56461
#define TX_FIFO_ODD_AFULL_THRESH_REACHEDf 56462
#define TX_FIFO_ODD_OVERFLOWf 56463
#define TX_FIFO_ODD_UNDERRUNf 56464
#define TX_FIFO_OVERFLOW_INTf 56465
#define TX_FIFO_OVERFLOW_INT_MASKf 56466
#define TX_FIFO_RD_PTRf 56467
#define TX_FIFO_RESETf 56468
#define TX_FIFO_SINGLE_BIT_ERR_STATUSf 56469
#define TX_FIFO_STATUSf 56470
#define TX_FIFO_STATUS_WATERMARKf 56471
#define TX_FIFO_UNDERRUN_CHK_ENf 56472
#define TX_FIFO_WR_PTRf 56473
#define TX_FLUSH_EGRESSf 56474
#define TX_FRAGf 56475
#define TX_GD_OCTETS_HIf 56476
#define TX_GD_OCTETS_LOf 56477
#define TX_GD_PKTSf 56478
#define TX_HAS_BAD_LANEf 56479
#define TX_HB_STATUSf 56480
#define TX_HB_STATUS_CLRf 56481
#define TX_HB_STATUS_ENABLEf 56482
#define TX_HCFC_ENf 56483
#define TX_HCFC_MSG_OVERFLOWf 56484
#define TX_HEC_ERR_CNTf 56485
#define TX_HG_RMOD0f 56486
#define TX_HG_RMOD1f 56487
#define TX_HG_RMOD2f 56488
#define TX_HG_RMOD3f 56489
#define TX_ILKN_0_FLUSHED_BURSTS_CNTf 56490
#define TX_ILKN_0_FLUSHED_BURSTS_CNT_OVFf 56491
#define TX_ILKN_0_RECEIVED_RETRANS_REQ_CNTf 56492
#define TX_ILKN_0_RECEIVED_RETRANS_REQ_CNT_OVFf 56493
#define TX_ILKN_1_FLUSHED_BURSTS_CNTf 56494
#define TX_ILKN_1_FLUSHED_BURSTS_CNT_OVFf 56495
#define TX_ILKN_1_RECEIVED_RETRANS_REQ_CNTf 56496
#define TX_ILKN_1_RECEIVED_RETRANS_REQ_CNT_OVFf 56497
#define TX_IPG_LENGTHf 56498
#define TX_JABf 56499
#define TX_K_MAPPINGENf 56500
#define TX_LAST_LANEf 56501
#define TX_LATEf 56502
#define TX_LAUNCH_ENf 56503
#define TX_LINK_ACTIVEf 56504
#define TX_LLFC_ENf 56505
#define TX_LLFC_FC_OBJ_LOGICALf 56506
#define TX_LLFC_MSG_OVERFLOWf 56507
#define TX_LLFC_MSG_TYPE_LOGICALf 56508
#define TX_MASK_ECC_1B_ERR_CTRL_MEMf 56509
#define TX_MASK_ECC_2B_ERR_CTRL_MEMf 56510
#define TX_MASK_PAR_ERR_DATA_MEMf 56511
#define TX_MCf 56512
#define TX_MESSAGE_GAPf 56513
#define TX_MFRAMELEN_MINUS1f 56514
#define TX_MIB_COUNTER_MEM0_TMf 56515
#define TX_MIB_COUNTER_MEM1_TMf 56516
#define TX_MLF_0_MAX_OCCUPANCY_PORT_0f 56517
#define TX_MLF_1_MAX_OCCUPANCY_PORT_0f 56518
#define TX_MLF_2_MAX_OCCUPANCY_PORT_0f 56519
#define TX_MLF_3_MAX_OCCUPANCY_PORT_0f 56520
#define TX_MLF_4_MAX_OCCUPANCY_PORT_0f 56521
#define TX_MLF_5_MAX_OCCUPANCY_PORT_0f 56522
#define TX_MLF_6_MAX_OCCUPANCY_PORT_0f 56523
#define TX_MODEf 56524
#define TX_MULTf 56525
#define TX_M_COLf 56526
#define TX_NUM_CREDITS_FROM_UNIPORT_HRF_0f 56527
#define TX_NUM_CREDITS_FROM_UNIPORT_HRF_1f 56528
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_0f 56529
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_1f 56530
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_10f 56531
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_11f 56532
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_12f 56533
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_13f 56534
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_14f 56535
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_15f 56536
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_16f 56537
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_17f 56538
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_18f 56539
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_19f 56540
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_2f 56541
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_20f 56542
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_21f 56543
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_22f 56544
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_23f 56545
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_24f 56546
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_25f 56547
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_26f 56548
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_27f 56549
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_3f 56550
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_4f 56551
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_5f 56552
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_6f 56553
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_7f 56554
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_8f 56555
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_9f 56556
#define TX_N_BADLANEf 56557
#define TX_N_BURSTMAXf 56558
#define TX_N_BURSTSHORTf 56559
#define TX_N_DIAGWORDINTERFACESTATOVERRIDEf 56560
#define TX_N_DIAGWORDINTERFACESTATVALUEf 56561
#define TX_N_DISABLESKIPWORDf 56562
#define TX_N_ENABLECPUOVERRIDEf 56563
#define TX_N_ENABLECPUVALUEf 56564
#define TX_N_FCCALLENf 56565
#define TX_N_FLUSHTXONLINKSTATUSFAILf 56566
#define TX_N_HASBADLANEf 56567
#define TX_N_LASTLANEf 56568
#define TX_N_MFRAMELENMINUS1f 56569
#define TX_N_MLFOVERFLOWERRPORT0f 56570
#define TX_N_MLFOVERFLOWERRPORT1f 56571
#define TX_N_MLFOVERFLOWERRPORT2f 56572
#define TX_N_MLFOVERFLOWERRPORT3f 56573
#define TX_N_MLFSTATUSPORT0f 56574
#define TX_N_MLFSTATUSPORT1f 56575
#define TX_N_MLFSTATUSPORT2f 56576
#define TX_N_MLFSTATUSPORT3f 56577
#define TX_N_MLF_OVERFLOW_ERR_PORT_0f 56578
#define TX_N_MLF_OVERFLOW_ERR_PORT_1f 56579
#define TX_N_MLF_OVERFLOW_ERR_PORT_2f 56580
#define TX_N_MLF_OVERFLOW_ERR_PORT_3f 56581
#define TX_N_MLF_STATUS_PORT_0f 56582
#define TX_N_MLF_STATUS_PORT_1f 56583
#define TX_N_MLF_STATUS_PORT_2f 56584
#define TX_N_MLF_STATUS_PORT_3f 56585
#define TX_N_NUMFREEENTRIESFORALMOSTFULLf 56586
#define TX_N_NUMLOGICALFIFOSMODEf 56587
#define TX_N_NUM_LOGICAL_FIFOS_MODEf 56588
#define TX_N_OVFOUTf 56589
#define TX_N_PORTACTIVEf 56590
#define TX_N_PORT_ACTIVEf 56591
#define TX_N_RATELIMITERDELTAf 56592
#define TX_N_RATELIMITERENABLEf 56593
#define TX_N_RATELIMITERINTERVALf 56594
#define TX_N_RATELIMITERMAXTOKENSf 56595
#define TX_N_RATE_LIMITER_DELTAf 56596
#define TX_N_RATE_LIMITER_INTERVALf 56597
#define TX_N_RATE_LIMITER_MAX_TOKENSf 56598
#define TX_N_RESET_PORT_CREDITSf 56599
#define TX_N_RESET_PORT_CREDITS_VALUEf 56600
#define TX_N_STARTTXTHRESHOLDf 56601
#define TX_N_START_TX_THRESHOLDf 56602
#define TX_N_STATBURSTERRf 56603
#define TX_N_STATOVERFLOWERRf 56604
#define TX_N_STATUNDERFLOWERRf 56605
#define TX_N_STAT_BURST_ERRf 56606
#define TX_N_STAT_OVERFLOW_ERRf 56607
#define TX_N_STAT_UNDERFLOW_ERRf 56608
#define TX_N_THRESHOLDAFTEROVERFLOWf 56609
#define TX_N_THRESHOLD_AFTER_OVERFLOWf 56610
#define TX_OVERf 56611
#define TX_OVERFLOW_ERRf 56612
#define TX_OVFOUTf 56613
#define TX_PACKER_CUR_STf 56614
#define TX_PACKER_NXT_STf 56615
#define TX_PAUf 56616
#define TX_PAUSf 56617
#define TX_PAUSE_BIT_POSf 56618
#define TX_PAUSE_CAPABILITYf 56619
#define TX_PAUSE_ENf 56620
#define TX_PAUSE_OVERRIDE_CONTROLf 56621
#define TX_PAUSE_STATUS_CHANGEf 56622
#define TX_PAUSE_STAT_MODf 56623
#define TX_PFC_ENf 56624
#define TX_PIPE_CTL_FIFO_INTRf 56625
#define TX_PKT_OVERFLOWf 56626
#define TX_PKT_UNDERFLOWf 56627
#define TX_PLL_LOCKf 56628
#define TX_POLARITYf 56629
#define TX_PORTS_NUMf 56630
#define TX_PORTS_SRSTNf 56631
#define TX_PORT_OVF_PORTf 56632
#define TX_PPH_IN_LIF_ORIENTATIONf 56633
#define TX_PPH_IN_LIF_OR_IN_RIFf 56634
#define TX_PPH_UNKNOWN_DAf 56635
#define TX_PPH_VSI_OR_VRFf 56636
#define TX_PREAMBLEf 56637
#define TX_PREAMBLE_LENGTHf 56638
#define TX_PWRDWNf 56639
#define TX_RATEf 56640
#define TX_RAW_REQ_DONEf 56641
#define TX_RDYOUTf 56642
#define TX_RDYOUT_COUNTf 56643
#define TX_RDYOUT_THRESHf 56644
#define TX_REGEN_CRCf 56645
#define TX_REQ_FIFO_INTRf 56646
#define TX_RESCALf 56647
#define TX_RLIM_DELTAf 56648
#define TX_RLIM_ENABLEf 56649
#define TX_RLIM_INTVf 56650
#define TX_RLIM_MAXf 56651
#define TX_STATUSf 56652
#define TX_STATUS_DISINTf 56653
#define TX_STAT_BAD_PKT_PERR_COUNTf 56654
#define TX_STAT_BYTE_COUNTf 56655
#define TX_STAT_EQMTU_PKT_COUNTf 56656
#define TX_STAT_GTMTU_PKT_COUNTf 56657
#define TX_STAT_PKT_COUNTf 56658
#define TX_STOP_EGRESSf 56659
#define TX_STRICT_TDMf 56660
#define TX_TAG_TABLEf 56661
#define TX_TAG_TABLE_INITIATE_PAR_ERRf 56662
#define TX_TAG_TABLE_PARITY_ERR_MASKf 56663
#define TX_TDMf 56664
#define TX_TEST_CNTf 56665
#define TX_THROTTLE0f 56666
#define TX_THROTTLE1f 56667
#define TX_TICKf 56668
#define TX_TREX2_DEBUG_ENABLEf 56669
#define TX_TSf 56670
#define TX_TS_DATAf 56671
#define TX_TS_DELAY_REQf 56672
#define TX_TS_FIFO_EMPTYf 56673
#define TX_TS_FIFO_FULLf 56674
#define TX_TS_FIFO_OVERFLOWf 56675
#define TX_TS_PDELAY_REQf 56676
#define TX_TS_PDELAY_RESPf 56677
#define TX_TS_SYNCf 56678
#define TX_UNDERFLOW_ERRf 56679
#define TX_UNDERRUNf 56680
#define TX_VECf 56681
#define TX_XOFF_LHf 56682
#define TX_XOFF_MODEf 56683
#define TYPf 56684
#define TYPEf 56685
#define TYPE0f 56686
#define TYPE1f 56687
#define TYPE10f 56688
#define TYPE11f 56689
#define TYPE12f 56690
#define TYPE13f 56691
#define TYPE14f 56692
#define TYPE15f 56693
#define TYPE2f 56694
#define TYPE3f 56695
#define TYPE4f 56696
#define TYPE5f 56697
#define TYPE6f 56698
#define TYPE7f 56699
#define TYPE8f 56700
#define TYPE9f 56701
#define TYPELOOKUP_CORRECTED_ERRORf 56702
#define TYPELOOKUP_CORRECTED_ERROR_DISINTf 56703
#define TYPELOOKUP_ECC_ERROR_ADDRESSf 56704
#define TYPELOOKUP_ENABLE_ECCf 56705
#define TYPELOOKUP_FORCE_UNCORRECTABLE_ERRORf 56706
#define TYPELOOKUP_UNCORRECTED_ERRORf 56707
#define TYPELOOKUP_UNCORRECTED_ERROR_DISINTf 56708
#define TYPE_0_ALM_FULL_Pf 56709
#define TYPE_0_ALM_FULL_Sf 56710
#define TYPE_0_DRP_P_0_Pf 56711
#define TYPE_0_DRP_P_0_Sf 56712
#define TYPE_0_DRP_P_1_Pf 56713
#define TYPE_0_DRP_P_1_Sf 56714
#define TYPE_0_DRP_P_2_Pf 56715
#define TYPE_0_DRP_P_2_Sf 56716
#define TYPE_0_DRP_P_3_Pf 56717
#define TYPE_0_DRP_P_3_Sf 56718
#define TYPE_1_ALM_FULL_Pf 56719
#define TYPE_1_ALM_FULL_Sf 56720
#define TYPE_1_DRP_P_0_Pf 56721
#define TYPE_1_DRP_P_0_Sf 56722
#define TYPE_1_DRP_P_1_Pf 56723
#define TYPE_1_DRP_P_1_Sf 56724
#define TYPE_1_DRP_P_2_Pf 56725
#define TYPE_1_DRP_P_2_Sf 56726
#define TYPE_1_DRP_P_3_Pf 56727
#define TYPE_1_DRP_P_3_Sf 56728
#define TYPE_MEM_TMf 56729
#define TZf 56730
#define TZQf 56731
#define TZQCIf 56732
#define TZQCSf 56733
#define TZQINITf 56734
#define TZQOPERf 56735
#define T_1f 56736
#define T_CEOE0f 56737
#define T_CEOE1f 56738
#define T_CEOE2f 56739
#define T_FIFO_MEM_TMf 56740
#define T_FIFO_PARITYf 56741
#define T_FIFO_PARITY_DISINTf 56742
#define T_FIFO_PARITY_FLIPf 56743
#define T_MASKf 56744
#define T_PC0f 56745
#define T_PC1f 56746
#define T_PC2f 56747
#define T_RC0f 56748
#define T_RC1f 56749
#define T_RC2f 56750
#define T_TR0f 56751
#define T_TR1f 56752
#define T_TR2f 56753
#define T_WC0f 56754
#define T_WC1f 56755
#define T_WC2f 56756
#define T_WP0f 56757
#define T_WP1f 56758
#define T_WP2f 56759
#define UART0_INTERRUPTf 56760
#define UART1_ENABLEf 56761
#define UART1_INTERRUPTf 56762
#define UARTCLKDIVf 56763
#define UARTCLKENf 56764
#define UARTCLKOVRf 56765
#define UARTCLKSELf 56766
#define UARTGPIOf 56767
#define UARTINTf 56768
#define UARTINTENf 56769
#define UARTPRESENTf 56770
#define UART_0_RST_OVERRIDEf 56771
#define UART_1_RST_OVERRIDEf 56772
#define UCf 56773
#define UCBITMAPf 56774
#define UCDBPTRENDf 56775
#define UCDBPTRSTARTf 56776
#define UCDPf 56777
#define UCEPPHPRESENTf 56778
#define UCFIFOf 56779
#define UCFIFOH_ECC_1B_ERR_MASKf 56780
#define UCFIFOH_ECC_2B_ERR_MASKf 56781
#define UCFIFOH_INITIATE_ECC_1B_ERRf 56782
#define UCFIFOH_INITIATE_ECC_2B_ERRf 56783
#define UCFIFOL_INITIATE_PAR_ERRf 56784
#define UCFIFOL_PARITY_ERR_MASKf 56785
#define UCFIFOTHRESHOLDf 56786
#define UCHQUEUEPKTSTYPE0f 56787
#define UCHQUEUEPKTSTYPE1f 56788
#define UCHQUEUEPKTSTYPE2f 56789
#define UCHQUEUEPKTSTYPE3f 56790
#define UCHQUEUEWRDSTYPE0f 56791
#define UCHQUEUEWRDSTYPE1f 56792
#define UCHQUEUEWRDSTYPE2f 56793
#define UCHQUEUEWRDSTYPE3f 56794
#define UCINGQSIGf 56795
#define UCMC_SEPARATIONf 56796
#define UCMEM_CTRL_RESERVEDf 56797
#define UCORUCLOWQUEUEWEIGHTf 56798
#define UCOUTMIRRORDISABLEf 56799
#define UCQDB0f 56800
#define UCQDB0_TMf 56801
#define UCQDB1f 56802
#define UCQDB1_TMf 56803
#define UCQDBERRf 56804
#define UCQDBERRORPOINTERf 56805
#define UCQRPERRf 56806
#define UCQRPERRORPOINTERf 56807
#define UCQWPERRf 56808
#define UCQWPERRORPOINTERf 56809
#define UCQ_COS_QEMPTYf 56810
#define UCQ_EXTCOS1_QEMPTYf 56811
#define UCRPFENABLEf 56812
#define UCRPFMODEf 56813
#define UCVf 56814
#define UC_0_B1TCM_0_TMf 56815
#define UC_0_B1TCM_1_TMf 56816
#define UC_0_DCACHE_PSM_VDDf 56817
#define UC_0_DDATA_BANK0_TMf 56818
#define UC_0_DDATA_BANK1_TMf 56819
#define UC_0_DDATA_BANK2_TMf 56820
#define UC_0_DDATA_BANK3_TMf 56821
#define UC_0_DDATA_BANK4_TMf 56822
#define UC_0_DDATA_BANK5_TMf 56823
#define UC_0_DDATA_BANK6_TMf 56824
#define UC_0_DDATA_BANK7_TMf 56825
#define UC_0_DDIRTY_RAM_TMf 56826
#define UC_0_DTAG_BANK0_TMf 56827
#define UC_0_DTAG_BANK1_TMf 56828
#define UC_0_DTAG_BANK2_TMf 56829
#define UC_0_DTAG_BANK3_TMf 56830
#define UC_0_DTCM_0_TMf 56831
#define UC_0_DTCM_1_TMf 56832
#define UC_0_DTCM_PSM_VDDf 56833
#define UC_0_ICACHE_PSM_VDDf 56834
#define UC_0_IDATA_BANK0_TMf 56835
#define UC_0_IDATA_BANK1_TMf 56836
#define UC_0_IDATA_BANK2_TMf 56837
#define UC_0_IDATA_BANK3_TMf 56838
#define UC_0_IDATA_BANK4_TMf 56839
#define UC_0_IDATA_BANK5_TMf 56840
#define UC_0_IDATA_BANK6_TMf 56841
#define UC_0_IDATA_BANK7_TMf 56842
#define UC_0_ITAG_BANK0_TMf 56843
#define UC_0_ITAG_BANK1_TMf 56844
#define UC_0_ITAG_BANK2_TMf 56845
#define UC_0_ITAG_BANK3_TMf 56846
#define UC_0_ITCM_0_TMf 56847
#define UC_0_ITCM_1_TMf 56848
#define UC_0_ITCM_PSM_VDDf 56849
#define UC_0_MASK_FOR_SRAM_0_ECC_COR_1B_INTRf 56850
#define UC_0_MASK_FOR_SRAM_0_ECC_DET_2B_INTRf 56851
#define UC_0_MASK_FOR_SRAM_1_ECC_COR_1B_INTRf 56852
#define UC_0_MASK_FOR_SRAM_1_ECC_DET_2B_INTRf 56853
#define UC_0_MASK_FOR_SRAM_2_ECC_COR_1B_INTRf 56854
#define UC_0_MASK_FOR_SRAM_2_ECC_DET_2B_INTRf 56855
#define UC_0_MASK_FOR_SRAM_3_ECC_COR_1B_INTRf 56856
#define UC_0_MASK_FOR_SRAM_3_ECC_DET_2B_INTRf 56857
#define UC_0_MASK_FOR_SRAM_4_ECC_COR_1B_INTRf 56858
#define UC_0_MASK_FOR_SRAM_4_ECC_DET_2B_INTRf 56859
#define UC_0_MASK_FOR_SRAM_5_ECC_COR_1B_INTRf 56860
#define UC_0_MASK_FOR_SRAM_5_ECC_DET_2B_INTRf 56861
#define UC_0_MASK_FOR_SRAM_6_ECC_COR_1B_INTRf 56862
#define UC_0_MASK_FOR_SRAM_6_ECC_DET_2B_INTRf 56863
#define UC_0_MASK_FOR_SRAM_7_ECC_COR_1B_INTRf 56864
#define UC_0_MASK_FOR_SRAM_7_ECC_DET_2B_INTRf 56865
#define UC_0_MASK_FOR_TIM0_INTR1f 56866
#define UC_0_MASK_FOR_TIM0_INTR2f 56867
#define UC_0_MASK_FOR_TIM1_INTR1f 56868
#define UC_0_MASK_FOR_TIM1_INTR2f 56869
#define UC_0_PMUIRQf 56870
#define UC_1_B1TCM_0_TMf 56871
#define UC_1_B1TCM_1_TMf 56872
#define UC_1_DCACHE_PSM_VDDf 56873
#define UC_1_DDATA_BANK0_TMf 56874
#define UC_1_DDATA_BANK1_TMf 56875
#define UC_1_DDATA_BANK2_TMf 56876
#define UC_1_DDATA_BANK3_TMf 56877
#define UC_1_DDATA_BANK4_TMf 56878
#define UC_1_DDATA_BANK5_TMf 56879
#define UC_1_DDATA_BANK6_TMf 56880
#define UC_1_DDATA_BANK7_TMf 56881
#define UC_1_DDIRTY_RAM_TMf 56882
#define UC_1_DTAG_BANK0_TMf 56883
#define UC_1_DTAG_BANK1_TMf 56884
#define UC_1_DTAG_BANK2_TMf 56885
#define UC_1_DTAG_BANK3_TMf 56886
#define UC_1_DTCM_0_TMf 56887
#define UC_1_DTCM_1_TMf 56888
#define UC_1_DTCM_PSM_VDDf 56889
#define UC_1_ICACHE_PSM_VDDf 56890
#define UC_1_IDATA_BANK0_TMf 56891
#define UC_1_IDATA_BANK1_TMf 56892
#define UC_1_IDATA_BANK2_TMf 56893
#define UC_1_IDATA_BANK3_TMf 56894
#define UC_1_IDATA_BANK4_TMf 56895
#define UC_1_IDATA_BANK5_TMf 56896
#define UC_1_IDATA_BANK6_TMf 56897
#define UC_1_IDATA_BANK7_TMf 56898
#define UC_1_ITAG_BANK0_TMf 56899
#define UC_1_ITAG_BANK1_TMf 56900
#define UC_1_ITAG_BANK2_TMf 56901
#define UC_1_ITAG_BANK3_TMf 56902
#define UC_1_ITCM_0_TMf 56903
#define UC_1_ITCM_1_TMf 56904
#define UC_1_ITCM_PSM_VDDf 56905
#define UC_1_MASK_FOR_SRAM_0_ECC_COR_1B_INTRf 56906
#define UC_1_MASK_FOR_SRAM_0_ECC_DET_2B_INTRf 56907
#define UC_1_MASK_FOR_SRAM_1_ECC_COR_1B_INTRf 56908
#define UC_1_MASK_FOR_SRAM_1_ECC_DET_2B_INTRf 56909
#define UC_1_MASK_FOR_SRAM_2_ECC_COR_1B_INTRf 56910
#define UC_1_MASK_FOR_SRAM_2_ECC_DET_2B_INTRf 56911
#define UC_1_MASK_FOR_SRAM_3_ECC_COR_1B_INTRf 56912
#define UC_1_MASK_FOR_SRAM_3_ECC_DET_2B_INTRf 56913
#define UC_1_MASK_FOR_SRAM_4_ECC_COR_1B_INTRf 56914
#define UC_1_MASK_FOR_SRAM_4_ECC_DET_2B_INTRf 56915
#define UC_1_MASK_FOR_SRAM_5_ECC_COR_1B_INTRf 56916
#define UC_1_MASK_FOR_SRAM_5_ECC_DET_2B_INTRf 56917
#define UC_1_MASK_FOR_SRAM_6_ECC_COR_1B_INTRf 56918
#define UC_1_MASK_FOR_SRAM_6_ECC_DET_2B_INTRf 56919
#define UC_1_MASK_FOR_SRAM_7_ECC_COR_1B_INTRf 56920
#define UC_1_MASK_FOR_SRAM_7_ECC_DET_2B_INTRf 56921
#define UC_1_MASK_FOR_TIM0_INTR1f 56922
#define UC_1_MASK_FOR_TIM0_INTR2f 56923
#define UC_1_MASK_FOR_TIM1_INTR1f 56924
#define UC_1_MASK_FOR_TIM1_INTR2f 56925
#define UC_1_PMUIRQf 56926
#define UC_ASF_ENABLEf 56927
#define UC_BUFF_SHAREDf 56928
#define UC_BUFF_SHRf 56929
#define UC_COPYf 56930
#define UC_COS0_10_BMPf 56931
#define UC_COS1f 56932
#define UC_COS2f 56933
#define UC_COS_ENf 56934
#define UC_COUNTERf 56935
#define UC_DATAf 56936
#define UC_DBUFF_OCC_THf 56937
#define UC_DB_CNTf 56938
#define UC_DB_CNT_MAX_VALf 56939
#define UC_DB_FC_THf 56940
#define UC_DB_OCC_CNTf 56941
#define UC_DB_OCC_CNT_OVER_THf 56942
#define UC_DB_PTR_ENDf 56943
#define UC_DB_PTR_STARTf 56944
#define UC_DB_THf 56945
#define UC_DST_PORTf 56946
#define UC_DTYPE_ERROR_ADDRf 56947
#define UC_EMPTYf 56948
#define UC_ENABLEf 56949
#define UC_EXT_ACCEPTf 56950
#define UC_EXT_Qf 56951
#define UC_FIFO_FULL_DROPf 56952
#define UC_FIFO_FULL_DROP_OVFf 56953
#define UC_FIFO_MIRROR_DROPf 56954
#define UC_FIFO_MIRROR_DROP_OVFf 56955
#define UC_FIFO_MIRROR_THRESHOLDf 56956
#define UC_FIFO_SNOOP_DROPf 56957
#define UC_FIFO_SNOOP_DROP_OVFf 56958
#define UC_FIFO_SNOOP_THRESHOLDf 56959
#define UC_FIFO_THRESHOLDf 56960
#define UC_FIFO_WATERMARK_MINf 56961
#define UC_INT_ACCEPTf 56962
#define UC_MASKf 56963
#define UC_MCf 56964
#define UC_MC_PORTSP_COMB_ACCT_ENABLEf 56965
#define UC_MC_PORT_COMB_ACCT_ENABLEf 56966
#define UC_METER_INDEXf 56967
#define UC_OCB_PTR_ENDf 56968
#define UC_OCB_PTR_STARTf 56969
#define UC_OR_MCf 56970
#define UC_OR_UC_LOW_QUEUE_WEIGHTf 56971
#define UC_PD_CNTf 56972
#define UC_PD_CNT_MAX_VALf 56973
#define UC_PD_FC_THf 56974
#define UC_PD_IF_CNT_MAX_VAL_Nf 56975
#define UC_PD_IF_CNT_Nf 56976
#define UC_PD_THf 56977
#define UC_PKT_PORT_FFf 56978
#define UC_PKT_PORT_FF_MASKf 56979
#define UC_PKT_STORE_ERROR_ADDRf 56980
#define UC_PLL_LOCKEDf 56981
#define UC_PLL_LOCKED_LOSTf 56982
#define UC_PLL_STAT_OUTf 56983
#define UC_PORT_SP_BST_STAT_IDf 56984
#define UC_PORT_SP_BST_STAT_TRIGGEREDf 56985
#define UC_QEN_SHAREDf 56986
#define UC_QEN_SHRf 56987
#define UC_QGROUP_BST_STAT_IDf 56988
#define UC_QGROUP_BST_STAT_TRIGGEREDf 56989
#define UC_QIDf 56990
#define UC_QM_ENf 56991
#define UC_QUEUEf 56992
#define UC_QUEUE_BST_STAT_IDf 56993
#define UC_QUEUE_NUMf 56994
#define UC_QUEUE_NUM_CAPTf 56995
#define UC_QUEUE_NUM_MASKf 56996
#define UC_QUEUE_NUM_VALUEf 56997
#define UC_Q_BST_STAT_IDf 56998
#define UC_Q_BST_STAT_TRIGGEREDf 56999
#define UC_Q_CONFIG1f 57000
#define UC_RPF_ENABLEf 57001
#define UC_RPF_MODEf 57002
#define UC_SC_ENf 57003
#define UC_SIZE_256_IF_CNT_MAX_VAL_Nf 57004
#define UC_SIZE_256_IF_CNT_Nf 57005
#define UC_THRESH_HIf 57006
#define UC_THRESH_LOf 57007
#define UC_TMf 57008
#define UC_TRILL_HDR_MC_MACDA_DROPf 57009
#define UC_TRUNK_HASH_USE_SRC_PORTf 57010
#define UC_TYPEf 57011
#define UC_VALUEf 57012
#define UC_WEIGHTf 57013
#define UDF0_DATAf 57014
#define UDF0_MASKf 57015
#define UDF1_ADD_GRE_OPTIONS0f 57016
#define UDF1_ADD_GRE_OPTIONS1f 57017
#define UDF1_ADD_GRE_OPTIONS2f 57018
#define UDF1_ADD_GRE_OPTIONS3f 57019
#define UDF1_ADD_IPV4_OPTIONS0f 57020
#define UDF1_ADD_IPV4_OPTIONS1f 57021
#define UDF1_ADD_IPV4_OPTIONS2f 57022
#define UDF1_ADD_IPV4_OPTIONS3f 57023
#define UDF1_BASE_OFFSET_0f 57024
#define UDF1_BASE_OFFSET_1f 57025
#define UDF1_BASE_OFFSET_2f 57026
#define UDF1_BASE_OFFSET_3f 57027
#define UDF1_BASE_OFFSET_4f 57028
#define UDF1_BASE_OFFSET_5f 57029
#define UDF1_BASE_OFFSET_6f 57030
#define UDF1_BASE_OFFSET_7f 57031
#define UDF1_DATAf 57032
#define UDF1_MASKf 57033
#define UDF1_OFFSET0f 57034
#define UDF1_OFFSET1f 57035
#define UDF1_OFFSET2f 57036
#define UDF1_OFFSET3f 57037
#define UDF1_OFFSET4f 57038
#define UDF1_OFFSET5f 57039
#define UDF1_OFFSET6f 57040
#define UDF1_OFFSET7f 57041
#define UDF2_ADD_GRE_OPTIONS0f 57042
#define UDF2_ADD_GRE_OPTIONS1f 57043
#define UDF2_ADD_GRE_OPTIONS2f 57044
#define UDF2_ADD_GRE_OPTIONS3f 57045
#define UDF2_ADD_IPV4_OPTIONS0f 57046
#define UDF2_ADD_IPV4_OPTIONS1f 57047
#define UDF2_ADD_IPV4_OPTIONS2f 57048
#define UDF2_ADD_IPV4_OPTIONS3f 57049
#define UDF2_BASE_OFFSET_0f 57050
#define UDF2_BASE_OFFSET_1f 57051
#define UDF2_BASE_OFFSET_2f 57052
#define UDF2_BASE_OFFSET_3f 57053
#define UDF2_BASE_OFFSET_4f 57054
#define UDF2_BASE_OFFSET_5f 57055
#define UDF2_BASE_OFFSET_6f 57056
#define UDF2_BASE_OFFSET_7f 57057
#define UDF2_OFFSET0f 57058
#define UDF2_OFFSET1f 57059
#define UDF2_OFFSET2f 57060
#define UDF2_OFFSET3f 57061
#define UDF2_OFFSET4f 57062
#define UDF2_OFFSET5f 57063
#define UDF2_OFFSET6f 57064
#define UDF2_OFFSET7f 57065
#define UDF_CORRECTED_ERRORf 57066
#define UDF_CORRECTED_ERROR_DISINTf 57067
#define UDF_ECC_ERROR_ADDRESSf 57068
#define UDF_ENABLE_ECCf 57069
#define UDF_FORCE_UNCORRECTABLE_ERRORf 57070
#define UDF_INITf 57071
#define UDF_INIT_DONEf 57072
#define UDF_PAYLOAD_IDf 57073
#define UDF_PORT_GROUP_IDf 57074
#define UDF_TMf 57075
#define UDF_UNCORRECTED_ERRORf 57076
#define UDF_UNCORRECTED_ERROR_DISINTf 57077
#define UDPf 57078
#define UDP_CHECKSUM_CONTROLf 57079
#define UDP_DEST_PORTf 57080
#define UDP_DST_PORT_BFD_MULTI_HOPf 57081
#define UDP_DST_PORT_BFD_ONE_HOPf 57082
#define UDP_PROTOCOL0f 57083
#define UDP_PROTOCOL1f 57084
#define UDP_SPORT_EQ_DPORT_ENABLEf 57085
#define UDP_SP_EQ_DPf 57086
#define UDP_SP_EQ_DP_DISINTf 57087
#define UDP_SRC_PORT_BFD_RANGE_MAXf 57088
#define UDP_SRC_PORT_BFD_RANGE_MINf 57089
#define UDP_TUNNEL_TYPEf 57090
#define UDP_TYPEf 57091
#define UDRREG0f 57092
#define UDRREG1f 57093
#define UEf 57094
#define UFLOW_A_0_CORRECTED_ERRORf 57095
#define UFLOW_A_0_CORRECTED_ERROR_DISINTf 57096
#define UFLOW_A_0_ENABLE_ECCf 57097
#define UFLOW_A_0_FORCE_UNCORRECTABLE_ERRORf 57098
#define UFLOW_A_0_INITf 57099
#define UFLOW_A_0_INIT_DONEf 57100
#define UFLOW_A_0_UNCORRECTED_ERRORf 57101
#define UFLOW_A_0_UNCORRECTED_ERROR_DISINTf 57102
#define UFLOW_A_1_CORRECTED_ERRORf 57103
#define UFLOW_A_1_CORRECTED_ERROR_DISINTf 57104
#define UFLOW_A_1_ENABLE_ECCf 57105
#define UFLOW_A_1_FORCE_UNCORRECTABLE_ERRORf 57106
#define UFLOW_A_1_INITf 57107
#define UFLOW_A_1_INIT_DONEf 57108
#define UFLOW_A_1_UNCORRECTED_ERRORf 57109
#define UFLOW_A_1_UNCORRECTED_ERROR_DISINTf 57110
#define UFLOW_A_AGING_ERRORf 57111
#define UFLOW_A_AGING_ERROR_DISINTf 57112
#define UFLOW_B_0_CORRECTED_ERRORf 57113
#define UFLOW_B_0_CORRECTED_ERROR_DISINTf 57114
#define UFLOW_B_0_ENABLE_ECCf 57115
#define UFLOW_B_0_FORCE_UNCORRECTABLE_ERRORf 57116
#define UFLOW_B_0_INITf 57117
#define UFLOW_B_0_INIT_DONEf 57118
#define UFLOW_B_0_UNCORRECTED_ERRORf 57119
#define UFLOW_B_0_UNCORRECTED_ERROR_DISINTf 57120
#define UFLOW_B_1_CORRECTED_ERRORf 57121
#define UFLOW_B_1_CORRECTED_ERROR_DISINTf 57122
#define UFLOW_B_1_ENABLE_ECCf 57123
#define UFLOW_B_1_FORCE_UNCORRECTABLE_ERRORf 57124
#define UFLOW_B_1_INITf 57125
#define UFLOW_B_1_INIT_DONEf 57126
#define UFLOW_B_1_UNCORRECTED_ERRORf 57127
#define UFLOW_B_1_UNCORRECTED_ERROR_DISINTf 57128
#define UFLOW_B_AGING_ERRORf 57129
#define UFLOW_B_AGING_ERROR_DISINTf 57130
#define UFLOW_DCMf 57131
#define UFLOW_INVALID_DROPf 57132
#define UFLOW_INVALID_DROP_DISINTf 57133
#define UFLOW_INVALID_DROP_SELf 57134
#define UFLOW_PMf 57135
#define UFLOW_TMf 57136
#define UFT_BANK_ENABLEf 57137
#define UGf 57138
#define UHSM_CFGf 57139
#define UIPMC_TOCPUf 57140
#define UMAC0_RESETf 57141
#define UMAC1_RESETf 57142
#define UMAC2_RESETf 57143
#define UMAC3_RESETf 57144
#define UMAC4_RESETf 57145
#define UMAC5_RESETf 57146
#define UMAC6_RESETf 57147
#define UMAC7_RESETf 57148
#define UMAN_EP_FLSH_WAIT_CNTRf 57149
#define UMAN_IP_FLSH_WAIT_CNTRf 57150
#define UMAN_LINKUP_DLY_CNTRf 57151
#define UMCf 57152
#define UMC_IDXf 57153
#define UMC_INDEXf 57154
#define UMC_TABLE_INITIATE_PAR_ERRf 57155
#define UMC_TABLE_PARITY_ERR_MASKf 57156
#define UMC_TOCPUf 57157
#define UMC_TRILL_NETWORK_RECEIVERS_PRESENTf 57158
#define UNACCEPTABLEFRAMETYPEDISCARDf 57159
#define UNACCEPTABLE_FRAME_TYPE_INTf 57160
#define UNACCEPTABLE_FRAME_TYPE_INT_MASKf 57161
#define UNCONTROLLEDf 57162
#define UNCORRECTABLE_ECC_ERROR_ADDRESSf 57163
#define UNCORRECTABLE_ECC_ERROR_MEM_IDf 57164
#define UNCORRECTABLE_ERROR_ADDRESSf 57165
#define UNCORRECTABLE_ERROR_MEMORY_IDf 57166
#define UNCORRECTED0f 57167
#define UNCORRECTED1f 57168
#define UNCORRECTED10f 57169
#define UNCORRECTED11f 57170
#define UNCORRECTED12f 57171
#define UNCORRECTED13f 57172
#define UNCORRECTED14f 57173
#define UNCORRECTED15f 57174
#define UNCORRECTED16f 57175
#define UNCORRECTED17f 57176
#define UNCORRECTED18f 57177
#define UNCORRECTED19f 57178
#define UNCORRECTED2f 57179
#define UNCORRECTED20f 57180
#define UNCORRECTED21f 57181
#define UNCORRECTED22f 57182
#define UNCORRECTED23f 57183
#define UNCORRECTED24f 57184
#define UNCORRECTED25f 57185
#define UNCORRECTED26f 57186
#define UNCORRECTED27f 57187
#define UNCORRECTED28f 57188
#define UNCORRECTED29f 57189
#define UNCORRECTED3f 57190
#define UNCORRECTED30f 57191
#define UNCORRECTED31f 57192
#define UNCORRECTED32f 57193
#define UNCORRECTED33f 57194
#define UNCORRECTED34f 57195
#define UNCORRECTED35f 57196
#define UNCORRECTED36f 57197
#define UNCORRECTED4f 57198
#define UNCORRECTED5f 57199
#define UNCORRECTED6f 57200
#define UNCORRECTED7f 57201
#define UNCORRECTED8f 57202
#define UNCORRECTED9f 57203
#define UNCORRECTED_BITMAP_ERROR_0f 57204
#define UNCORRECTED_BITMAP_ERROR_0_DISINTf 57205
#define UNCORRECTED_BITMAP_ERROR_1f 57206
#define UNCORRECTED_BITMAP_ERROR_1_DISINTf 57207
#define UNCORRECTED_BITMAP_ERROR_2f 57208
#define UNCORRECTED_BITMAP_ERROR_2_DISINTf 57209
#define UNCORRECTED_BITMAP_ERROR_3f 57210
#define UNCORRECTED_BITMAP_ERROR_3_DISINTf 57211
#define UNCORRECTED_ERRORf 57212
#define UNCORRECTED_ERROR_0f 57213
#define UNCORRECTED_ERROR_0_DISINTf 57214
#define UNCORRECTED_ERROR_1f 57215
#define UNCORRECTED_ERROR_1_DISINTf 57216
#define UNCORRECTED_ERROR_2f 57217
#define UNCORRECTED_ERROR_2_DISINTf 57218
#define UNCORRECTED_ERROR_3f 57219
#define UNCORRECTED_ERROR_3_DISINTf 57220
#define UNCORRECTED_ERROR_4f 57221
#define UNCORRECTED_ERROR_4_DISINTf 57222
#define UNCORRECTED_ERROR_5f 57223
#define UNCORRECTED_ERROR_5_DISINTf 57224
#define UNCORRECTED_ERROR_6f 57225
#define UNCORRECTED_ERROR_6_DISINTf 57226
#define UNCORRECTED_ERROR_7f 57227
#define UNCORRECTED_ERROR_7_DISINTf 57228
#define UNCORRECTED_ERROR_DISINTf 57229
#define UNCORRECTED_STACK_ERROR_0f 57230
#define UNCORRECTED_STACK_ERROR_0_DISINTf 57231
#define UNCORRECTED_STACK_ERROR_1f 57232
#define UNCORRECTED_STACK_ERROR_1_DISINTf 57233
#define UNCORRECTED_STACK_ERROR_2f 57234
#define UNCORRECTED_STACK_ERROR_2_DISINTf 57235
#define UNCORRECTED_STACK_ERROR_3f 57236
#define UNCORRECTED_STACK_ERROR_3_DISINTf 57237
#define UNCORR_ERROR_COUNTf 57238
#define UNDEFPROGRAMDATAf 57239
#define UNDEF_INSTRf 57240
#define UNDEF_OPENf 57241
#define UNDEF_PROGRAM_DATAf 57242
#define UNDEF_SECf 57243
#define UNDERFLOW_DETECTEDf 57244
#define UNDERFLOW_ERRORf 57245
#define UNDERFLOW_FIFO_NUMf 57246
#define UNDERFLOW_HAPPENEDf 57247
#define UNEXPECTED_STREAM_IDf 57248
#define UNEXPECTED_STREAM_ID_MASKf 57249
#define UNEXPEOPERRf 57250
#define UNEXPEOPERRMASKf 57251
#define UNEXPSOPERRf 57252
#define UNEXPSOPERRMASKf 57253
#define UNEXPVALIDBYTESERRf 57254
#define UNEXPVALIDBYTESERRMASKf 57255
#define UNICASTf 57256
#define UNICAST_CAPTf 57257
#define UNICAST_MASKf 57258
#define UNICAST_ONLYf 57259
#define UNICAST_REDIRECT_CONTROLf 57260
#define UNICAST_TABLE_CHANGED_INTf 57261
#define UNICAST_VALUEf 57262
#define UNICORE0_PORT_1_TO_4_LINK_STATf 57263
#define UNICORE0_PORT_25_LINK_STATf 57264
#define UNICORE0_RCVRD_CLK_VALIDf 57265
#define UNICORE10_RCVRD_CLK_VALIDf 57266
#define UNICORE11_RCVRD_CLK_VALIDf 57267
#define UNICORE12_RCVRD_CLK_VALIDf 57268
#define UNICORE1_PORT_26_LINK_STATf 57269
#define UNICORE1_PORT_5_TO_8_LINK_STATf 57270
#define UNICORE1_RCVRD_CLK_VALIDf 57271
#define UNICORE2_PORT_27_LINK_STATf 57272
#define UNICORE2_PORT_32_TO_34_LINK_STATf 57273
#define UNICORE2_PORT_9_TO_12_LINK_STATf 57274
#define UNICORE2_RCVRD_CLK_VALIDf 57275
#define UNICORE3_PORT_13_TO_16_LINK_STATf 57276
#define UNICORE3_PORT_28_TO_31_LINK_STATf 57277
#define UNICORE3_RCVRD_CLK_VALIDf 57278
#define UNICORE4_PORT_17_TO_20_LINK_STATf 57279
#define UNICORE4_RCVRD_CLK_VALIDf 57280
#define UNICORE5_PORT_21_TO_24_LINK_STATf 57281
#define UNICORE5_RCVRD_CLK_VALIDf 57282
#define UNICORE6_PORT_25_LINK_STATf 57283
#define UNICORE6_PORT_35_TO_37_LINK_STATf 57284
#define UNICORE6_RCVRD_CLK_VALIDf 57285
#define UNICORE7_PORT_26_LINK_STATf 57286
#define UNICORE7_PORT_38_TO_40_LINK_STATf 57287
#define UNICORE7_RCVRD_CLK_VALIDf 57288
#define UNICORE8_RCVRD_CLK_VALIDf 57289
#define UNICORE9_RCVRD_CLK_VALIDf 57290
#define UNICORE_2_TO_5_ENABLEf 57291
#define UNICORE_6_TO_7_ENABLEf 57292
#define UNICORE_MXQ_PWR_GRP_2TO5_ENf 57293
#define UNICORE_MXQ_PWR_GRP_6TO7_ENf 57294
#define UNIFORM_HG_TRUNK_DIST_ENABLEf 57295
#define UNIFORM_TRUNK_DIST_ENABLEf 57296
#define UNIMAC_HD_ECO_ENABLEf 57297
#define UNI_LINK_LOAD_THf 57298
#define UNKNOWNDADISCARDf 57299
#define UNKNOWN_1588_VERSION_TO_CPUf 57300
#define UNKNOWN_ADDRf 57301
#define UNKNOWN_ADDRESSf 57302
#define UNKNOWN_ADDR_MASKf 57303
#define UNKNOWN_BC_DA_ACTION_FILTERf 57304
#define UNKNOWN_DA_INTf 57305
#define UNKNOWN_DA_INT_MASKf 57306
#define UNKNOWN_HGI_BITMAP_PARITY_ENf 57307
#define UNKNOWN_HGI_BITMAP_PAR_ERRf 57308
#define UNKNOWN_HGI_BITMAP_TMf 57309
#define UNKNOWN_HGI_BMAPf 57310
#define UNKNOWN_INGRESS_RBRIDGE_DROPf 57311
#define UNKNOWN_IPMC_ENABLEf 57312
#define UNKNOWN_IPMC_METER_INDEXf 57313
#define UNKNOWN_IPV4_MC_TOCPUf 57314
#define UNKNOWN_IPV6_MC_TOCPUf 57315
#define UNKNOWN_L2MC_ENABLEf 57316
#define UNKNOWN_L2MC_METER_INDEXf 57317
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_ENf 57318
#define UNKNOWN_MCAST_BLOCK_MASK_PAR_ERRf 57319
#define UNKNOWN_MCAST_BLOCK_MASK_TMf 57320
#define UNKNOWN_MCAST_MASK_SELf 57321
#define UNKNOWN_MC_DA_ACTION_FILTERf 57322
#define UNKNOWN_OPCODE_BITMAPf 57323
#define UNKNOWN_OPCODE_ENABLEf 57324
#define UNKNOWN_PPD_FIELD_BITMAP_Af 57325
#define UNKNOWN_PPD_FIELD_BITMAP_Bf 57326
#define UNKNOWN_SUBTENDING_PORTf 57327
#define UNKNOWN_SUBTENDING_PORT_TOCPUf 57328
#define UNKNOWN_TUNNEL_IPMC_DROPf 57329
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_ENf 57330
#define UNKNOWN_UCAST_BLOCK_MASK_PAR_ERRf 57331
#define UNKNOWN_UCAST_BLOCK_MASK_TMf 57332
#define UNKNOWN_UCAST_MASK_SELf 57333
#define UNKNOWN_UC_DA_ACTION_FILTERf 57334
#define UNMANAGED_MODEf 57335
#define UNMAPPED_ERRORf 57336
#define UNMAPPED_ERROR_DISINTf 57337
#define UNMOD_PKT_VALIDf 57338
#define UNRCHCRDTCNTf 57339
#define UNRCHCRDTCNTOf 57340
#define UNRCHDESTf 57341
#define UNRCHDESTCNTf 57342
#define UNRCHDESTCNTOf 57343
#define UNRCHDESTEVTf 57344
#define UNRCHDESTEVTMASKf 57345
#define UNRCH_CRDT_CNTf 57346
#define UNRCH_CRDT_CNT_OVFf 57347
#define UNRCH_DESTf 57348
#define UNRCH_DEST_CNTf 57349
#define UNRCH_DEST_CNTOf 57350
#define UNRCH_DEST_EVENTf 57351
#define UNRCH_DEST_EVENT_MASKf 57352
#define UNRCH_DEST_EVTf 57353
#define UNRCH_DEST_EVT_MASKf 57354
#define UNRCH_DST_INTf 57355
#define UNRCH_DST_INT_MASKf 57356
#define UNREACHABLE_DESTINATION_CELLS_CNTf 57357
#define UNREACHABLE_DESTINATION_CELLS_CNT_OVERFLOWf 57358
#define UNREACH_DEST_CNT_OPf 57359
#define UNREACH_DEST_CNT_OSf 57360
#define UNREACH_DEST_CNT_Pf 57361
#define UNREACH_DEST_CNT_Sf 57362
#define UNREACH_DEST_EV_P_INTf 57363
#define UNREACH_DEST_EV_P_INT_MASKf 57364
#define UNREACH_DEST_EV_S_INTf 57365
#define UNREACH_DEST_EV_S_INT_MASKf 57366
#define UNREACH_DEST_Pf 57367
#define UNREACH_DEST_Sf 57368
#define UNRESOLVEDL3SRC_TOCPUf 57369
#define UNTAGf 57370
#define UNTAG_ALL_RCV_ENf 57371
#define UNTAG_ENf 57372
#define UNTAG_PAYLOADf 57373
#define UNUSEDf 57374
#define UNUSED1f 57375
#define UNUSED_0f 57376
#define UNUSED_16f 57377
#define UNUSED_18f 57378
#define UNUSED_20f 57379
#define UNUSED_22f 57380
#define UNUSED_23f 57381
#define UNUSED_31_28f 57382
#define UNUSED_BITSf 57383
#define UNUSED_IVIDf 57384
#define UNUSED_MODEf 57385
#define UNUSED_NEXT_HOP_INDEXf 57386
#define UNUSED_SOURCE_VPf 57387
#define UPD2_L0_ERROR_OVERFLOW_INTERRUPTf 57388
#define UPD2_L0_ERROR_OVERFLOW_INTERRUPT_DISINTf 57389
#define UPD2_L0_ERROR_UNDERRUN_INTERRUPTf 57390
#define UPD2_L0_ERROR_UNDERRUN_INTERRUPT_DISINTf 57391
#define UPD2_L1_ERROR_OVERFLOW_INTERRUPTf 57392
#define UPD2_L1_ERROR_OVERFLOW_INTERRUPT_DISINTf 57393
#define UPD2_L1_ERROR_UNDERRUN_INTERRUPTf 57394
#define UPD2_L1_ERROR_UNDERRUN_INTERRUPT_DISINTf 57395
#define UPD2_L2_ERROR_OVERFLOW_INTERRUPTf 57396
#define UPD2_L2_ERROR_OVERFLOW_INTERRUPT_DISINTf 57397
#define UPD2_L2_ERROR_UNDERRUN_INTERRUPTf 57398
#define UPD2_L2_ERROR_UNDERRUN_INTERRUPT_DISINTf 57399
#define UPD2_PORT_1_IN_4_VIOLATED_INTERRUPTf 57400
#define UPD2_PORT_1_IN_4_VIOLATED_INTERRUPT_DISINTf 57401
#define UPD2_PORT_ERROR_OVERFLOW_INTERRUPTf 57402
#define UPD2_PORT_ERROR_OVERFLOW_INTERRUPT_DISINTf 57403
#define UPD2_PORT_ERROR_UNDERRUN_INTERRUPTf 57404
#define UPD2_PORT_ERROR_UNDERRUN_INTERRUPT_DISINTf 57405
#define UPD2_S0_ERROR_OVERFLOW_INTERRUPTf 57406
#define UPD2_S0_ERROR_OVERFLOW_INTERRUPT_DISINTf 57407
#define UPD2_S0_ERROR_UNDERRUN_INTERRUPTf 57408
#define UPD2_S0_ERROR_UNDERRUN_INTERRUPT_DISINTf 57409
#define UPD2_S1_ERROR_OVERFLOW_INTERRUPTf 57410
#define UPD2_S1_ERROR_OVERFLOW_INTERRUPT_DISINTf 57411
#define UPD2_S1_ERROR_UNDERRUN_INTERRUPTf 57412
#define UPD2_S1_ERROR_UNDERRUN_INTERRUPT_DISINTf 57413
#define UPDATEf 57414
#define UPDATEMAXQSZFROMLOCALf 57415
#define UPDATE_BASE_INDEXf 57416
#define UPDATE_COUNTf 57417
#define UPDATE_DSCPf 57418
#define UPDATE_ERROR_STATUSf 57419
#define UPDATE_HG_FABRIC_SRC_FOR_L2f 57420
#define UPDATE_HG_FABRIC_SRC_FOR_L3f 57421
#define UPDATE_INTRPT_MASKf 57422
#define UPDATE_INTRPT_STATUSf 57423
#define UPDATE_INT_ENf 57424
#define UPDATE_IPf 57425
#define UPDATE_MAX_QSZ_FROM_LOCALf 57426
#define UPDATE_MODEf 57427
#define UPDATE_PW_INIT_COUNTERSf 57428
#define UPDATE_SECTAG_TCIf 57429
#define UPDATE_STATE_EVEN_IF_EVENT_FIFO_FULLf 57430
#define UPDATE_TIMEOUTf 57431
#define UPDATE_TIME_STAMPf 57432
#define UPDATE_VLAN_PRI_CFIf 57433
#define UPDT_FIFO_OVFf 57434
#define UPDT_VDLf 57435
#define UPD_TSf 57436
#define UPK_PEf 57437
#define UPK_PE_CLRf 57438
#define UPK_PE_ENf 57439
#define UPLINK_PORT_BLOCK_MASKf 57440
#define UPMEP_TX_CNG_SOURCEf 57441
#define UPPER_BOUNDSf 57442
#define UPPER_LIMITf 57443
#define UPPER_MACDAf 57444
#define UPPER_MACSAf 57445
#define UPPER_NEXT_HOP_INDEX0f 57446
#define UPPER_NEXT_HOP_INDEX1f 57447
#define UPPER_SECf 57448
#define UPPER_TMf 57449
#define UPR_S_RF_BITSf 57450
#define UP_1_DOWN_0f 57451
#define UP_CHAIN_HWf 57452
#define UP_CHAIN_LIMITf 57453
#define UP_CHAIN_POOLf 57454
#define UP_CHAIN_SPLIT_MODEf 57455
#define UP_DURATIONf 57456
#define UP_FIFO_OVERFLOWf 57457
#define UP_FIFO_OVERFLOW_DISINTf 57458
#define UP_FIFO_PARITYf 57459
#define UP_FIFO_PARITY_DISINTf 57460
#define UP_FIFO_PARITY_FLIPf 57461
#define UP_FIFO_UNDERFLOWf 57462
#define UP_FIFO_UNDERFLOW_DISINTf 57463
#define UP_MEPf 57464
#define UP_PTCH_OPAQUE_PT_ATTRf 57465
#define URf 57466
#define URPFf 57467
#define URPF_COUNTf 57468
#define URPF_DEFAULTROUTECHECKf 57469
#define URPF_LOOKUP_CAM0f 57470
#define URPF_LOOKUP_CAM1f 57471
#define URPF_LOOKUP_CAM10f 57472
#define URPF_LOOKUP_CAM11f 57473
#define URPF_LOOKUP_CAM12f 57474
#define URPF_LOOKUP_CAM13f 57475
#define URPF_LOOKUP_CAM14f 57476
#define URPF_LOOKUP_CAM15f 57477
#define URPF_LOOKUP_CAM16f 57478
#define URPF_LOOKUP_CAM17f 57479
#define URPF_LOOKUP_CAM18f 57480
#define URPF_LOOKUP_CAM19f 57481
#define URPF_LOOKUP_CAM2f 57482
#define URPF_LOOKUP_CAM20f 57483
#define URPF_LOOKUP_CAM21f 57484
#define URPF_LOOKUP_CAM22f 57485
#define URPF_LOOKUP_CAM23f 57486
#define URPF_LOOKUP_CAM24f 57487
#define URPF_LOOKUP_CAM25f 57488
#define URPF_LOOKUP_CAM26f 57489
#define URPF_LOOKUP_CAM27f 57490
#define URPF_LOOKUP_CAM28f 57491
#define URPF_LOOKUP_CAM29f 57492
#define URPF_LOOKUP_CAM3f 57493
#define URPF_LOOKUP_CAM30f 57494
#define URPF_LOOKUP_CAM31f 57495
#define URPF_LOOKUP_CAM4f 57496
#define URPF_LOOKUP_CAM5f 57497
#define URPF_LOOKUP_CAM6f 57498
#define URPF_LOOKUP_CAM7f 57499
#define URPF_LOOKUP_CAM8f 57500
#define URPF_LOOKUP_CAM9f 57501
#define URPF_MISS_TOCPUf 57502
#define URPF_MODEf 57503
#define USf 57504
#define USB2D_M0_READ_QOSf 57505
#define USB2D_M0_WRITE_QOSf 57506
#define USB2H_M0_READ_QOSf 57507
#define USB2H_M0_WRITE_QOSf 57508
#define USB3H_M0_READ_QOSf 57509
#define USB3H_M0_WRITE_QOSf 57510
#define USBPHY_AFE_PLL_PMONf 57511
#define USBPHY_PLL_LOCKf 57512
#define USB_ERROR_INTERRUPT_ENABLEf 57513
#define USB_ERROR_INTERRUPT_USBERRINTf 57514
#define USB_INTERRUPT_ENABLEf 57515
#define USB_INTERRUPT_USBINTf 57516
#define USB_STATUSf 57517
#define USEALLCHANNELSf 57518
#define USECOEXINMULTICASTf 57519
#define USEDEFAULTKEYAf 57520
#define USEDEFAULTKEYBf 57521
#define USEDEIf 57522
#define USEDESTASINGRESSMCCUDf 57523
#define USEDESTASMCCUDf 57524
#define USEDESTASUCCUDf 57525
#define USEDUMMYDATAf 57526
#define USED_ENTRIESf 57527
#define USED_GLOBAL_SHAREDf 57528
#define USED_PAGES_MASKf 57529
#define USED_PORT_SHAREDf 57530
#define USEFECf 57531
#define USEGTIMERf 57532
#define USEOUTLIFASMCIDINREPORTf 57533
#define USERANDOMCRBALf 57534
#define USERIF_RESETf 57535
#define USERIF_TIMEDOUTf 57536
#define USER_CONFIGf 57537
#define USER_DATAf 57538
#define USER_DEF_REG_0f 57539
#define USER_DEF_REG_1f 57540
#define USER_DEF_REG_RO_0f 57541
#define USER_DEF_REG_RO_1f 57542
#define USER_EARLY_L1_EXITf 57543
#define USER_ENf 57544
#define USER_HEADER_1_SIZEf 57545
#define USER_HEADER_2_SIZEf 57546
#define USER_L23_REQf 57547
#define USER_LENGTHf 57548
#define USER_PME_Bf 57549
#define USER_SEND_LTR1f 57550
#define USER_SEND_LTR2f 57551
#define USER_SPECIFIED_UDF_VALIDf 57552
#define USER_STATUSf 57553
#define USEVIDINUNTAGGEDf 57554
#define USE_4X_CLOCKINGf 57555
#define USE_ADDR_CTLf 57556
#define USE_CLAM_SHELL_DDR_0f 57557
#define USE_COMPRESSED_PKT_KEYf 57558
#define USE_CRCf 57559
#define USE_DEFAULT_DPf 57560
#define USE_DEFAULT_ECNf 57561
#define USE_DEFAULT_ENDPOINT_QUEUINGf 57562
#define USE_DEFAULT_INDEXf 57563
#define USE_DEIf 57564
#define USE_DEST_PORTf 57565
#define USE_DYNAMIC_VDLf 57566
#define USE_EPC_LINK_BMPf 57567
#define USE_EXTERNAL_FAULTS_FOR_TXf 57568
#define USE_FLOW_HASHf 57569
#define USE_FLOW_METER_IDXf 57570
#define USE_FLOW_SEL_DLB_HGTf 57571
#define USE_FLOW_SEL_ECMPf 57572
#define USE_FLOW_SEL_ENTROPY_LABELf 57573
#define USE_FLOW_SEL_HG_TRUNK_FAILOVERf 57574
#define USE_FLOW_SEL_HG_TRUNK_NONUCf 57575
#define USE_FLOW_SEL_HG_TRUNK_UCf 57576
#define USE_FLOW_SEL_L2GRE_ECMPf 57577
#define USE_FLOW_SEL_LBID_NONUCf 57578
#define USE_FLOW_SEL_LBID_UCf 57579
#define USE_FLOW_SEL_MPLS_ECMPf 57580
#define USE_FLOW_SEL_PLFSf 57581
#define USE_FLOW_SEL_RH_ECMPf 57582
#define USE_FLOW_SEL_RH_HGTf 57583
#define USE_FLOW_SEL_RH_LAGf 57584
#define USE_FLOW_SEL_TRILL_ECMPf 57585
#define USE_FLOW_SEL_TRUNK_NONUCf 57586
#define USE_FLOW_SEL_TRUNK_UCf 57587
#define USE_FLOW_SEL_VPLAGf 57588
#define USE_FLOW_SEL_VXLAN_ECMPf 57589
#define USE_GRANT_SCENARIO_FOR_BOUNDARYf 57590
#define USE_HRF_FOR_ILKN_0f 57591
#define USE_HRF_FOR_ILKN_1f 57592
#define USE_INCOMING_DOT1Pf 57593
#define USE_INNER_PRIf 57594
#define USE_INPUT_PRIORIYf 57595
#define USE_IN_LIFf 57596
#define USE_IVID_AS_OVIDf 57597
#define USE_LABEL_FOR_BFDf 57598
#define USE_LEARN_VIDf 57599
#define USE_LEN_ADJ_IDXf 57600
#define USE_MC_GROUPf 57601
#define USE_MH_INTERNAL_PRIf 57602
#define USE_MH_PKT_PRIf 57603
#define USE_MH_PRIORITYf 57604
#define USE_MH_VIDf 57605
#define USE_MPLS_STACK_FOR_HASHINGf 57606
#define USE_OLD_LIMIT_COUNTEDf 57607
#define USE_OLD_REMOTEf 57608
#define USE_OUTER_HDR_DSCPf 57609
#define USE_OUTER_HDR_TTLf 57610
#define USE_OUTLIF_AS_MCID_IN_REPORTf 57611
#define USE_PORT_TABLE_GROUP_IDf 57612
#define USE_PPD3_DROP_ENABLEf 57613
#define USE_PPD3_DSCP_ENABLEf 57614
#define USE_PPD3_PKT_PRI_ENABLEf 57615
#define USE_PPD_SOURCEf 57616
#define USE_PROT_STATUSf 57617
#define USE_QGROUP_E2E_COS_NUMf 57618
#define USE_QGROUP_MINf 57619
#define USE_QGROUP_MOP1B_TICKETf 57620
#define USE_QM_FOR_COS_SELf 57621
#define USE_QM_FOR_MH_PRIf 57622
#define USE_RBRIDGES_NICKNAMES_TABLEf 57623
#define USE_SA_TABLE_FOR_SBUS_MEMRDf 57624
#define USE_SC_FOR_COS_SELf 57625
#define USE_SC_FOR_MH_PRIf 57626
#define USE_SERVICE_COS_OFFSETf 57627
#define USE_SERVICE_CTR_IDXf 57628
#define USE_SERVICE_PORT_OFFSETf 57629
#define USE_SINGLE_LB_RANGEf 57630
#define USE_SOURCE_PORT_SELf 57631
#define USE_STACK_RESOLVEf 57632
#define USE_STRAPSf 57633
#define USE_SVC_METER_COLORf 57634
#define USE_SVPf 57635
#define USE_TAGGED_HEADERf 57636
#define USE_TAGIDf 57637
#define USE_TCP_UDP_PORTSf 57638
#define USE_TUNNEL_DSCPf 57639
#define USE_TUNNEL_PHBf 57640
#define USE_UC_BUFFER_0f 57641
#define USE_UC_BUFFER_1f 57642
#define USE_UC_BUFFER_10f 57643
#define USE_UC_BUFFER_11f 57644
#define USE_UC_BUFFER_12f 57645
#define USE_UC_BUFFER_13f 57646
#define USE_UC_BUFFER_14f 57647
#define USE_UC_BUFFER_15f 57648
#define USE_UC_BUFFER_2f 57649
#define USE_UC_BUFFER_3f 57650
#define USE_UC_BUFFER_4f 57651
#define USE_UC_BUFFER_5f 57652
#define USE_UC_BUFFER_6f 57653
#define USE_UC_BUFFER_7f 57654
#define USE_UC_BUFFER_8f 57655
#define USE_UC_BUFFER_9f 57656
#define USE_UDF_KEYf 57657
#define USE_UPPERf 57658
#define USE_VFP_CLASS_IDf 57659
#define USE_VFP_CLASS_ID_Hf 57660
#define USE_VFP_CLASS_ID_Lf 57661
#define USE_VFP_VRF_IDf 57662
#define USE_VID_IN_UNTAGGEDf 57663
#define USE_VINTF_CTR_IDXf 57664
#define USE_VLANf 57665
#define USE_VLAN_ING_PORT_BITMAPf 57666
#define USRf 57667
#define UT_BITMAPf 57668
#define UT_BITMAP_HIf 57669
#define UT_BITMAP_LOf 57670
#define UT_BITMAP_W0f 57671
#define UT_BITMAP_W1f 57672
#define UT_BITMAP_W2f 57673
#define UT_BITMAP_W3f 57674
#define UT_BITMAP_W4f 57675
#define UT_BITMAP_W5f 57676
#define UT_ICFI_ACTIONf 57677
#define UT_IPRI_ACTIONf 57678
#define UT_ITAG_ACTIONf 57679
#define UT_NOVT_VPRI_ACTIONf 57680
#define UT_NOVT_VTAG_ACTIONf 57681
#define UT_OCFI_ACTIONf 57682
#define UT_OPRI_ACTIONf 57683
#define UT_OTAG_ACTIONf 57684
#define UT_PORT_BITMAPf 57685
#define UT_PORT_BITMAP_HIf 57686
#define UT_PORT_BITMAP_LOf 57687
#define UT_PORT_BITMAP_W0f 57688
#define UT_PORT_BITMAP_W1f 57689
#define UT_PORT_BITMAP_W2f 57690
#define UT_PORT_BITMAP_W3f 57691
#define UT_PORT_BITMAP_W4f 57692
#define UT_PORT_BITMAP_W5f 57693
#define UT_VT_VPRI_ACTIONf 57694
#define UT_VT_VTAG_ACTIONf 57695
#define UUCAST_TOCPUf 57696
#define UUC_IDXf 57697
#define UUC_INDEXf 57698
#define UUC_TRILL_NETWORK_RECEIVERS_PRESENTf 57699
#define UVLAN_TOCPUf 57700
#define Vf 57701
#define V0f 57702
#define V1f 57703
#define V2f 57704
#define V3f 57705
#define V4IPMC_ENABLEf 57706
#define V4IPMC_L2_ENABLEf 57707
#define V4L3DSTMISS_TOCPUf 57708
#define V4L3ERR_TOCPUf 57709
#define V4L3_ENABLEf 57710
#define V4_3232MODEf 57711
#define V4_ENABLEf 57712
#define V6f 57713
#define V6IPMC_ENABLEf 57714
#define V6IPMC_L2_ENABLEf 57715
#define V6L3DSTMISS_TOCPUf 57716
#define V6L3ERR_TOCPUf 57717
#define V6L3_ENABLEf 57718
#define V6_0f 57719
#define V6_1f 57720
#define V6_128128MODEf 57721
#define V6_2f 57722
#define V6_3f 57723
#define V6_ENABLEf 57724
#define V6_EN_L2FWD_4NONROUTABLEf 57725
#define V6_KEY_SEL_CAM0_1f 57726
#define V6_KEY_SEL_CAM10_11f 57727
#define V6_KEY_SEL_CAM12_13f 57728
#define V6_KEY_SEL_CAM14_15f 57729
#define V6_KEY_SEL_CAM16_17f 57730
#define V6_KEY_SEL_CAM18_19f 57731
#define V6_KEY_SEL_CAM20_21f 57732
#define V6_KEY_SEL_CAM22_23f 57733
#define V6_KEY_SEL_CAM24_25f 57734
#define V6_KEY_SEL_CAM26_27f 57735
#define V6_KEY_SEL_CAM28_29f 57736
#define V6_KEY_SEL_CAM2_3f 57737
#define V6_KEY_SEL_CAM30_31f 57738
#define V6_KEY_SEL_CAM4_5f 57739
#define V6_KEY_SEL_CAM6_7f 57740
#define V6_KEY_SEL_CAM8_9f 57741
#define VADDR_WPTf 57742
#define VALIDf 57743
#define VALID0f 57744
#define VALID0_LWRf 57745
#define VALID0_UPRf 57746
#define VALID1f 57747
#define VALID1_LWRf 57748
#define VALID1_UPRf 57749
#define VALIDATE_FRAMEf 57750
#define VALIDBYTESf 57751
#define VALID_0f 57752
#define VALID_1f 57753
#define VALID_10f 57754
#define VALID_11f 57755
#define VALID_12f 57756
#define VALID_13f 57757
#define VALID_14f 57758
#define VALID_15f 57759
#define VALID_2f 57760
#define VALID_3f 57761
#define VALID_4f 57762
#define VALID_5f 57763
#define VALID_6f 57764
#define VALID_7f 57765
#define VALID_8f 57766
#define VALID_9f 57767
#define VALID_BYTESf 57768
#define VALID_DEQ_PLANE_A_CNTf 57769
#define VALID_DEQ_PLANE_B_CNTf 57770
#define VALID_ENTRIESf 57771
#define VALID_LOWERf 57772
#define VALID_MASKf 57773
#define VALID_RANGE_BITMAPf 57774
#define VALID_UPPERf 57775
#define VALUEf 57776
#define VALUE0f 57777
#define VALUE1f 57778
#define VALUE10f 57779
#define VALUE11f 57780
#define VALUE12f 57781
#define VALUE13f 57782
#define VALUE14f 57783
#define VALUE15f 57784
#define VALUE2f 57785
#define VALUE3f 57786
#define VALUE4f 57787
#define VALUE5f 57788
#define VALUE6f 57789
#define VALUE7f 57790
#define VALUE8f 57791
#define VALUE9f 57792
#define VALUE_1f 57793
#define VALUE_1_MASKf 57794
#define VALUE_2f 57795
#define VALUE_2_MASKf 57796
#define VALUE_TO_USEf 57797
#define VAL_1BYTE_CHAN00f 57798
#define VAL_1BYTE_CHAN01f 57799
#define VAL_1BYTE_CHAN02f 57800
#define VAL_1BYTE_CHAN03f 57801
#define VAL_1BYTE_CHAN04f 57802
#define VAL_1BYTE_CHAN05f 57803
#define VAL_1BYTE_CHAN06f 57804
#define VAL_1BYTE_CHAN07f 57805
#define VAL_1BYTE_CHAN08f 57806
#define VAL_1BYTE_CHAN09f 57807
#define VAL_1BYTE_CHAN0Af 57808
#define VAL_1BYTE_CHAN0Bf 57809
#define VAL_1BYTE_CHAN0Cf 57810
#define VAL_1BYTE_CHAN0Df 57811
#define VAL_1BYTE_CHAN0Ef 57812
#define VAL_1BYTE_CHAN0Ff 57813
#define VAL_1BYTE_CHAN10f 57814
#define VAL_1BYTE_CHAN11f 57815
#define VAL_1BYTE_CHAN12f 57816
#define VAL_1BYTE_CHAN13f 57817
#define VAL_1BYTE_CHAN14f 57818
#define VAL_1BYTE_CHAN15f 57819
#define VAL_1BYTE_CHAN16f 57820
#define VAL_1BYTE_CHAN17f 57821
#define VAL_1BYTE_CHAN18f 57822
#define VAL_1BYTE_CHAN19f 57823
#define VAL_1BYTE_CHAN1Af 57824
#define VAL_1BYTE_CHAN1Bf 57825
#define VAL_1BYTE_CHAN1Cf 57826
#define VAL_1BYTE_CHAN1Df 57827
#define VAL_1BYTE_CHAN1Ef 57828
#define VAL_1BYTE_CHAN1Ff 57829
#define VAL_1BYTE_CHAN20f 57830
#define VAL_1BYTE_CHAN21f 57831
#define VAL_1BYTE_CHAN22f 57832
#define VAL_1BYTE_CHAN23f 57833
#define VAL_1BYTE_CHAN24f 57834
#define VAL_1BYTE_CHAN25f 57835
#define VAL_1BYTE_CHAN26f 57836
#define VAL_1BYTE_CHAN27f 57837
#define VAL_1BYTE_CHAN28f 57838
#define VAL_1BYTE_CHAN29f 57839
#define VAL_1BYTE_CHAN2Af 57840
#define VAL_1BYTE_CHAN2Bf 57841
#define VAL_1BYTE_CHAN2Cf 57842
#define VAL_1BYTE_CHAN2Df 57843
#define VAL_1BYTE_CHAN2Ef 57844
#define VAL_1BYTE_CHAN2Ff 57845
#define VAL_1BYTE_CHAN30f 57846
#define VAL_1BYTE_CHAN31f 57847
#define VAL_1BYTE_CHAN32f 57848
#define VAL_1BYTE_CHAN33f 57849
#define VAL_1BYTE_CHAN34f 57850
#define VAL_1BYTE_CHAN35f 57851
#define VAL_1BYTE_CHAN36f 57852
#define VAL_1BYTE_CHAN37f 57853
#define VAL_1BYTE_CHAN38f 57854
#define VAL_1BYTE_CHAN39f 57855
#define VAL_1BYTE_CHAN3Af 57856
#define VAL_1BYTE_CHAN3Bf 57857
#define VAL_1BYTE_CHAN3Cf 57858
#define VAL_1BYTE_CHAN3Df 57859
#define VAL_1BYTE_CHAN3Ef 57860
#define VAL_1BYTE_CHAN3Ff 57861
#define VAL_1BYTE_CHAN40f 57862
#define VAL_1BYTE_CHAN41f 57863
#define VAL_1BYTE_CHAN42f 57864
#define VAL_1BYTE_CHAN43f 57865
#define VAL_1BYTE_CHAN44f 57866
#define VAL_1BYTE_CHAN45f 57867
#define VAL_1BYTE_CHAN46f 57868
#define VAL_1BYTE_CHAN47f 57869
#define VAL_1BYTE_CHAN48f 57870
#define VAL_1BYTE_CHAN49f 57871
#define VAL_1BYTE_CHAN4Af 57872
#define VAL_1BYTE_CHAN4Bf 57873
#define VAL_1BYTE_CHAN4Cf 57874
#define VAL_1BYTE_CHAN4Df 57875
#define VAL_1BYTE_CHAN4Ef 57876
#define VAL_1BYTE_CHAN4Ff 57877
#define VAL_1BYTE_CHAN50f 57878
#define VAL_1BYTE_CHAN51f 57879
#define VAL_1BYTE_CHAN52f 57880
#define VAL_1BYTE_CHAN53f 57881
#define VAL_1BYTE_CHAN54f 57882
#define VAL_1BYTE_CHAN55f 57883
#define VAL_1BYTE_CHAN56f 57884
#define VAL_1BYTE_CHAN57f 57885
#define VAL_1BYTE_CHAN58f 57886
#define VAL_1BYTE_CHAN59f 57887
#define VAL_1BYTE_CHAN5Af 57888
#define VAL_1BYTE_CHAN5Bf 57889
#define VAL_1BYTE_CHAN5Cf 57890
#define VAL_1BYTE_CHAN5Df 57891
#define VAL_1BYTE_CHAN5Ef 57892
#define VAL_1BYTE_CHAN5Ff 57893
#define VAL_1BYTE_CHAN60f 57894
#define VAL_1BYTE_CHAN61f 57895
#define VAL_1BYTE_CHAN62f 57896
#define VAL_1BYTE_CHAN63f 57897
#define VAL_1BYTE_CHAN64f 57898
#define VAL_1BYTE_CHAN65f 57899
#define VAL_1BYTE_CHAN66f 57900
#define VAL_1BYTE_CHAN67f 57901
#define VAL_1BYTE_CHAN68f 57902
#define VAL_1BYTE_CHAN69f 57903
#define VAL_1BYTE_CHAN6Af 57904
#define VAL_1BYTE_CHAN6Bf 57905
#define VAL_1BYTE_CHAN6Cf 57906
#define VAL_1BYTE_CHAN6Df 57907
#define VAL_1BYTE_CHAN6Ef 57908
#define VAL_1BYTE_CHAN6Ff 57909
#define VAL_1BYTE_CHAN70f 57910
#define VAL_1BYTE_CHAN71f 57911
#define VAL_1BYTE_CHAN72f 57912
#define VAL_1BYTE_CHAN73f 57913
#define VAL_1BYTE_CHAN74f 57914
#define VAL_1BYTE_CHAN75f 57915
#define VAL_1BYTE_CHAN76f 57916
#define VAL_1BYTE_CHAN77f 57917
#define VAL_1BYTE_CHAN78f 57918
#define VAL_1BYTE_CHAN79f 57919
#define VAL_1BYTE_CHAN7Af 57920
#define VAL_1BYTE_CHAN7Bf 57921
#define VAL_1BYTE_CHAN7Cf 57922
#define VAL_1BYTE_CHAN7Df 57923
#define VAL_1BYTE_CHAN7Ef 57924
#define VAL_1BYTE_CHAN7Ff 57925
#define VAL_1BYTE_CHAN80f 57926
#define VAL_1BYTE_CHAN81f 57927
#define VAL_1BYTE_CHAN82f 57928
#define VAL_1BYTE_CHAN83f 57929
#define VAL_1BYTE_CHAN84f 57930
#define VAL_1BYTE_CHAN85f 57931
#define VAL_1BYTE_CHAN86f 57932
#define VAL_1BYTE_CHAN87f 57933
#define VAL_1BYTE_CHAN88f 57934
#define VAL_1BYTE_CHAN89f 57935
#define VAL_1BYTE_CHAN8Af 57936
#define VAL_1BYTE_CHAN8Bf 57937
#define VAL_1BYTE_CHAN8Cf 57938
#define VAL_1BYTE_CHAN8Df 57939
#define VAL_1BYTE_CHAN8Ef 57940
#define VAL_1BYTE_CHAN8Ff 57941
#define VAL_1BYTE_CHAN90f 57942
#define VAL_1BYTE_CHAN91f 57943
#define VAL_1BYTE_CHAN92f 57944
#define VAL_1BYTE_CHAN93f 57945
#define VAL_1BYTE_CHAN94f 57946
#define VAL_1BYTE_CHAN95f 57947
#define VAL_1BYTE_CHAN96f 57948
#define VAL_1BYTE_CHAN97f 57949
#define VAL_1BYTE_CHAN98f 57950
#define VAL_1BYTE_CHAN99f 57951
#define VAL_1BYTE_CHAN9Af 57952
#define VAL_1BYTE_CHAN9Bf 57953
#define VAL_1BYTE_CHAN9Cf 57954
#define VAL_1BYTE_CHAN9Df 57955
#define VAL_1BYTE_CHAN9Ef 57956
#define VAL_1BYTE_CHAN9Ff 57957
#define VAL_1BYTE_CHANA0f 57958
#define VAL_1BYTE_CHANA1f 57959
#define VAL_1BYTE_CHANA2f 57960
#define VAL_1BYTE_CHANA3f 57961
#define VAL_1BYTE_CHANA4f 57962
#define VAL_1BYTE_CHANA5f 57963
#define VAL_1BYTE_CHANA6f 57964
#define VAL_1BYTE_CHANA7f 57965
#define VAL_1BYTE_CHANA8f 57966
#define VAL_1BYTE_CHANA9f 57967
#define VAL_1BYTE_CHANAAf 57968
#define VAL_1BYTE_CHANABf 57969
#define VAL_1BYTE_CHANACf 57970
#define VAL_1BYTE_CHANADf 57971
#define VAL_1BYTE_CHANAEf 57972
#define VAL_1BYTE_CHANAFf 57973
#define VAL_1BYTE_CHANB0f 57974
#define VAL_1BYTE_CHANB1f 57975
#define VAL_1BYTE_CHANB2f 57976
#define VAL_1BYTE_CHANB3f 57977
#define VAL_1BYTE_CHANB4f 57978
#define VAL_1BYTE_CHANB5f 57979
#define VAL_1BYTE_CHANB6f 57980
#define VAL_1BYTE_CHANB7f 57981
#define VAL_1BYTE_CHANB8f 57982
#define VAL_1BYTE_CHANB9f 57983
#define VAL_1BYTE_CHANBAf 57984
#define VAL_1BYTE_CHANBBf 57985
#define VAL_1BYTE_CHANBCf 57986
#define VAL_1BYTE_CHANBDf 57987
#define VAL_1BYTE_CHANBEf 57988
#define VAL_1BYTE_CHANBFf 57989
#define VAL_1BYTE_CHANC0f 57990
#define VAL_1BYTE_CHANC1f 57991
#define VAL_1BYTE_CHANC2f 57992
#define VAL_1BYTE_CHANC3f 57993
#define VAL_1BYTE_CHANC4f 57994
#define VAL_1BYTE_CHANC5f 57995
#define VAL_1BYTE_CHANC6f 57996
#define VAL_1BYTE_CHANC7f 57997
#define VAL_1BYTE_CHANC8f 57998
#define VAL_1BYTE_CHANC9f 57999
#define VAL_1BYTE_CHANCAf 58000
#define VAL_1BYTE_CHANCBf 58001
#define VAL_1BYTE_CHANCCf 58002
#define VAL_1BYTE_CHANCDf 58003
#define VAL_1BYTE_CHANCEf 58004
#define VAL_1BYTE_CHANCFf 58005
#define VAL_1BYTE_CHAND0f 58006
#define VAL_1BYTE_CHAND1f 58007
#define VAL_1BYTE_CHAND2f 58008
#define VAL_1BYTE_CHAND3f 58009
#define VAL_1BYTE_CHAND4f 58010
#define VAL_1BYTE_CHAND5f 58011
#define VAL_1BYTE_CHAND6f 58012
#define VAL_1BYTE_CHAND7f 58013
#define VAL_1BYTE_CHAND8f 58014
#define VAL_1BYTE_CHAND9f 58015
#define VAL_1BYTE_CHANDAf 58016
#define VAL_1BYTE_CHANDBf 58017
#define VAL_1BYTE_CHANDCf 58018
#define VAL_1BYTE_CHANDDf 58019
#define VAL_1BYTE_CHANDEf 58020
#define VAL_1BYTE_CHANDFf 58021
#define VAL_1BYTE_CHANE0f 58022
#define VAL_1BYTE_CHANE1f 58023
#define VAL_1BYTE_CHANE2f 58024
#define VAL_1BYTE_CHANE3f 58025
#define VAL_1BYTE_CHANE4f 58026
#define VAL_1BYTE_CHANE5f 58027
#define VAL_1BYTE_CHANE6f 58028
#define VAL_1BYTE_CHANE7f 58029
#define VAL_1BYTE_CHANE8f 58030
#define VAL_1BYTE_CHANE9f 58031
#define VAL_1BYTE_CHANEAf 58032
#define VAL_1BYTE_CHANEBf 58033
#define VAL_1BYTE_CHANECf 58034
#define VAL_1BYTE_CHANEDf 58035
#define VAL_1BYTE_CHANEEf 58036
#define VAL_1BYTE_CHANEFf 58037
#define VAL_1BYTE_CHANF0f 58038
#define VAL_1BYTE_CHANF1f 58039
#define VAL_1BYTE_CHANF2f 58040
#define VAL_1BYTE_CHANF3f 58041
#define VAL_1BYTE_CHANF4f 58042
#define VAL_1BYTE_CHANF5f 58043
#define VAL_1BYTE_CHANF6f 58044
#define VAL_1BYTE_CHANF7f 58045
#define VAL_1BYTE_CHANF8f 58046
#define VAL_1BYTE_CHANF9f 58047
#define VAL_1BYTE_CHANFAf 58048
#define VAL_1BYTE_CHANFBf 58049
#define VAL_1BYTE_CHANFCf 58050
#define VAL_1BYTE_CHANFDf 58051
#define VAL_1BYTE_CHANFEf 58052
#define VAL_1BYTE_CHANFFf 58053
#define VAL_2BYTE_CHAN00f 58054
#define VAL_2BYTE_CHAN01f 58055
#define VAL_2BYTE_CHAN02f 58056
#define VAL_2BYTE_CHAN03f 58057
#define VAL_2BYTE_CHAN04f 58058
#define VAL_2BYTE_CHAN05f 58059
#define VAL_2BYTE_CHAN06f 58060
#define VAL_2BYTE_CHAN07f 58061
#define VAL_2BYTE_CHAN08f 58062
#define VAL_2BYTE_CHAN09f 58063
#define VAL_2BYTE_CHAN0Af 58064
#define VAL_2BYTE_CHAN0Bf 58065
#define VAL_2BYTE_CHAN0Cf 58066
#define VAL_2BYTE_CHAN0Df 58067
#define VAL_2BYTE_CHAN0Ef 58068
#define VAL_2BYTE_CHAN0Ff 58069
#define VAL_2BYTE_CHAN10f 58070
#define VAL_2BYTE_CHAN11f 58071
#define VAL_2BYTE_CHAN12f 58072
#define VAL_2BYTE_CHAN13f 58073
#define VAL_2BYTE_CHAN14f 58074
#define VAL_2BYTE_CHAN15f 58075
#define VAL_2BYTE_CHAN16f 58076
#define VAL_2BYTE_CHAN17f 58077
#define VAL_2BYTE_CHAN18f 58078
#define VAL_2BYTE_CHAN19f 58079
#define VAL_2BYTE_CHAN1Af 58080
#define VAL_2BYTE_CHAN1Bf 58081
#define VAL_2BYTE_CHAN1Cf 58082
#define VAL_2BYTE_CHAN1Df 58083
#define VAL_2BYTE_CHAN1Ef 58084
#define VAL_2BYTE_CHAN1Ff 58085
#define VAL_2BYTE_CHAN20f 58086
#define VAL_2BYTE_CHAN21f 58087
#define VAL_2BYTE_CHAN22f 58088
#define VAL_2BYTE_CHAN23f 58089
#define VAL_2BYTE_CHAN24f 58090
#define VAL_2BYTE_CHAN25f 58091
#define VAL_2BYTE_CHAN26f 58092
#define VAL_2BYTE_CHAN27f 58093
#define VAL_2BYTE_CHAN28f 58094
#define VAL_2BYTE_CHAN29f 58095
#define VAL_2BYTE_CHAN2Af 58096
#define VAL_2BYTE_CHAN2Bf 58097
#define VAL_2BYTE_CHAN2Cf 58098
#define VAL_2BYTE_CHAN2Df 58099
#define VAL_2BYTE_CHAN2Ef 58100
#define VAL_2BYTE_CHAN2Ff 58101
#define VAL_2BYTE_CHAN30f 58102
#define VAL_2BYTE_CHAN31f 58103
#define VAL_2BYTE_CHAN32f 58104
#define VAL_2BYTE_CHAN33f 58105
#define VAL_2BYTE_CHAN34f 58106
#define VAL_2BYTE_CHAN35f 58107
#define VAL_2BYTE_CHAN36f 58108
#define VAL_2BYTE_CHAN37f 58109
#define VAL_2BYTE_CHAN38f 58110
#define VAL_2BYTE_CHAN39f 58111
#define VAL_2BYTE_CHAN3Af 58112
#define VAL_2BYTE_CHAN3Bf 58113
#define VAL_2BYTE_CHAN3Cf 58114
#define VAL_2BYTE_CHAN3Df 58115
#define VAL_2BYTE_CHAN3Ef 58116
#define VAL_2BYTE_CHAN3Ff 58117
#define VAL_2BYTE_CHAN40f 58118
#define VAL_2BYTE_CHAN41f 58119
#define VAL_2BYTE_CHAN42f 58120
#define VAL_2BYTE_CHAN43f 58121
#define VAL_2BYTE_CHAN44f 58122
#define VAL_2BYTE_CHAN45f 58123
#define VAL_2BYTE_CHAN46f 58124
#define VAL_2BYTE_CHAN47f 58125
#define VAL_2BYTE_CHAN48f 58126
#define VAL_2BYTE_CHAN49f 58127
#define VAL_2BYTE_CHAN4Af 58128
#define VAL_2BYTE_CHAN4Bf 58129
#define VAL_2BYTE_CHAN4Cf 58130
#define VAL_2BYTE_CHAN4Df 58131
#define VAL_2BYTE_CHAN4Ef 58132
#define VAL_2BYTE_CHAN4Ff 58133
#define VAL_2BYTE_CHAN50f 58134
#define VAL_2BYTE_CHAN51f 58135
#define VAL_2BYTE_CHAN52f 58136
#define VAL_2BYTE_CHAN53f 58137
#define VAL_2BYTE_CHAN54f 58138
#define VAL_2BYTE_CHAN55f 58139
#define VAL_2BYTE_CHAN56f 58140
#define VAL_2BYTE_CHAN57f 58141
#define VAL_2BYTE_CHAN58f 58142
#define VAL_2BYTE_CHAN59f 58143
#define VAL_2BYTE_CHAN5Af 58144
#define VAL_2BYTE_CHAN5Bf 58145
#define VAL_2BYTE_CHAN5Cf 58146
#define VAL_2BYTE_CHAN5Df 58147
#define VAL_2BYTE_CHAN5Ef 58148
#define VAL_2BYTE_CHAN5Ff 58149
#define VAL_2BYTE_CHAN60f 58150
#define VAL_2BYTE_CHAN61f 58151
#define VAL_2BYTE_CHAN62f 58152
#define VAL_2BYTE_CHAN63f 58153
#define VAL_2BYTE_CHAN64f 58154
#define VAL_2BYTE_CHAN65f 58155
#define VAL_2BYTE_CHAN66f 58156
#define VAL_2BYTE_CHAN67f 58157
#define VAL_2BYTE_CHAN68f 58158
#define VAL_2BYTE_CHAN69f 58159
#define VAL_2BYTE_CHAN6Af 58160
#define VAL_2BYTE_CHAN6Bf 58161
#define VAL_2BYTE_CHAN6Cf 58162
#define VAL_2BYTE_CHAN6Df 58163
#define VAL_2BYTE_CHAN6Ef 58164
#define VAL_2BYTE_CHAN6Ff 58165
#define VAL_2BYTE_CHAN70f 58166
#define VAL_2BYTE_CHAN71f 58167
#define VAL_2BYTE_CHAN72f 58168
#define VAL_2BYTE_CHAN73f 58169
#define VAL_2BYTE_CHAN74f 58170
#define VAL_2BYTE_CHAN75f 58171
#define VAL_2BYTE_CHAN76f 58172
#define VAL_2BYTE_CHAN77f 58173
#define VAL_2BYTE_CHAN78f 58174
#define VAL_2BYTE_CHAN79f 58175
#define VAL_2BYTE_CHAN7Af 58176
#define VAL_2BYTE_CHAN7Bf 58177
#define VAL_2BYTE_CHAN7Cf 58178
#define VAL_2BYTE_CHAN7Df 58179
#define VAL_2BYTE_CHAN7Ef 58180
#define VAL_2BYTE_CHAN7Ff 58181
#define VAL_2BYTE_CHAN80f 58182
#define VAL_2BYTE_CHAN81f 58183
#define VAL_2BYTE_CHAN82f 58184
#define VAL_2BYTE_CHAN83f 58185
#define VAL_2BYTE_CHAN84f 58186
#define VAL_2BYTE_CHAN85f 58187
#define VAL_2BYTE_CHAN86f 58188
#define VAL_2BYTE_CHAN87f 58189
#define VAL_2BYTE_CHAN88f 58190
#define VAL_2BYTE_CHAN89f 58191
#define VAL_2BYTE_CHAN8Af 58192
#define VAL_2BYTE_CHAN8Bf 58193
#define VAL_2BYTE_CHAN8Cf 58194
#define VAL_2BYTE_CHAN8Df 58195
#define VAL_2BYTE_CHAN8Ef 58196
#define VAL_2BYTE_CHAN8Ff 58197
#define VAL_2BYTE_CHAN90f 58198
#define VAL_2BYTE_CHAN91f 58199
#define VAL_2BYTE_CHAN92f 58200
#define VAL_2BYTE_CHAN93f 58201
#define VAL_2BYTE_CHAN94f 58202
#define VAL_2BYTE_CHAN95f 58203
#define VAL_2BYTE_CHAN96f 58204
#define VAL_2BYTE_CHAN97f 58205
#define VAL_2BYTE_CHAN98f 58206
#define VAL_2BYTE_CHAN99f 58207
#define VAL_2BYTE_CHAN9Af 58208
#define VAL_2BYTE_CHAN9Bf 58209
#define VAL_2BYTE_CHAN9Cf 58210
#define VAL_2BYTE_CHAN9Df 58211
#define VAL_2BYTE_CHAN9Ef 58212
#define VAL_2BYTE_CHAN9Ff 58213
#define VAL_2BYTE_CHANA0f 58214
#define VAL_2BYTE_CHANA1f 58215
#define VAL_2BYTE_CHANA2f 58216
#define VAL_2BYTE_CHANA3f 58217
#define VAL_2BYTE_CHANA4f 58218
#define VAL_2BYTE_CHANA5f 58219
#define VAL_2BYTE_CHANA6f 58220
#define VAL_2BYTE_CHANA7f 58221
#define VAL_2BYTE_CHANA8f 58222
#define VAL_2BYTE_CHANA9f 58223
#define VAL_2BYTE_CHANAAf 58224
#define VAL_2BYTE_CHANABf 58225
#define VAL_2BYTE_CHANACf 58226
#define VAL_2BYTE_CHANADf 58227
#define VAL_2BYTE_CHANAEf 58228
#define VAL_2BYTE_CHANAFf 58229
#define VAL_2BYTE_CHANB0f 58230
#define VAL_2BYTE_CHANB1f 58231
#define VAL_2BYTE_CHANB2f 58232
#define VAL_2BYTE_CHANB3f 58233
#define VAL_2BYTE_CHANB4f 58234
#define VAL_2BYTE_CHANB5f 58235
#define VAL_2BYTE_CHANB6f 58236
#define VAL_2BYTE_CHANB7f 58237
#define VAL_2BYTE_CHANB8f 58238
#define VAL_2BYTE_CHANB9f 58239
#define VAL_2BYTE_CHANBAf 58240
#define VAL_2BYTE_CHANBBf 58241
#define VAL_2BYTE_CHANBCf 58242
#define VAL_2BYTE_CHANBDf 58243
#define VAL_2BYTE_CHANBEf 58244
#define VAL_2BYTE_CHANBFf 58245
#define VAL_2BYTE_CHANC0f 58246
#define VAL_2BYTE_CHANC1f 58247
#define VAL_2BYTE_CHANC2f 58248
#define VAL_2BYTE_CHANC3f 58249
#define VAL_2BYTE_CHANC4f 58250
#define VAL_2BYTE_CHANC5f 58251
#define VAL_2BYTE_CHANC6f 58252
#define VAL_2BYTE_CHANC7f 58253
#define VAL_2BYTE_CHANC8f 58254
#define VAL_2BYTE_CHANC9f 58255
#define VAL_2BYTE_CHANCAf 58256
#define VAL_2BYTE_CHANCBf 58257
#define VAL_2BYTE_CHANCCf 58258
#define VAL_2BYTE_CHANCDf 58259
#define VAL_2BYTE_CHANCEf 58260
#define VAL_2BYTE_CHANCFf 58261
#define VAL_2BYTE_CHAND0f 58262
#define VAL_2BYTE_CHAND1f 58263
#define VAL_2BYTE_CHAND2f 58264
#define VAL_2BYTE_CHAND3f 58265
#define VAL_2BYTE_CHAND4f 58266
#define VAL_2BYTE_CHAND5f 58267
#define VAL_2BYTE_CHAND6f 58268
#define VAL_2BYTE_CHAND7f 58269
#define VAL_2BYTE_CHAND8f 58270
#define VAL_2BYTE_CHAND9f 58271
#define VAL_2BYTE_CHANDAf 58272
#define VAL_2BYTE_CHANDBf 58273
#define VAL_2BYTE_CHANDCf 58274
#define VAL_2BYTE_CHANDDf 58275
#define VAL_2BYTE_CHANDEf 58276
#define VAL_2BYTE_CHANDFf 58277
#define VAL_2BYTE_CHANE0f 58278
#define VAL_2BYTE_CHANE1f 58279
#define VAL_2BYTE_CHANE2f 58280
#define VAL_2BYTE_CHANE3f 58281
#define VAL_2BYTE_CHANE4f 58282
#define VAL_2BYTE_CHANE5f 58283
#define VAL_2BYTE_CHANE6f 58284
#define VAL_2BYTE_CHANE7f 58285
#define VAL_2BYTE_CHANE8f 58286
#define VAL_2BYTE_CHANE9f 58287
#define VAL_2BYTE_CHANEAf 58288
#define VAL_2BYTE_CHANEBf 58289
#define VAL_2BYTE_CHANECf 58290
#define VAL_2BYTE_CHANEDf 58291
#define VAL_2BYTE_CHANEEf 58292
#define VAL_2BYTE_CHANEFf 58293
#define VAL_2BYTE_CHANF0f 58294
#define VAL_2BYTE_CHANF1f 58295
#define VAL_2BYTE_CHANF2f 58296
#define VAL_2BYTE_CHANF3f 58297
#define VAL_2BYTE_CHANF4f 58298
#define VAL_2BYTE_CHANF5f 58299
#define VAL_2BYTE_CHANF6f 58300
#define VAL_2BYTE_CHANF7f 58301
#define VAL_2BYTE_CHANF8f 58302
#define VAL_2BYTE_CHANF9f 58303
#define VAL_2BYTE_CHANFAf 58304
#define VAL_2BYTE_CHANFBf 58305
#define VAL_2BYTE_CHANFCf 58306
#define VAL_2BYTE_CHANFDf 58307
#define VAL_2BYTE_CHANFEf 58308
#define VAL_2BYTE_CHANFFf 58309
#define VAL_4BYTE_CHAN00f 58310
#define VAL_4BYTE_CHAN01f 58311
#define VAL_4BYTE_CHAN02f 58312
#define VAL_4BYTE_CHAN03f 58313
#define VAL_4BYTE_CHAN04f 58314
#define VAL_4BYTE_CHAN05f 58315
#define VAL_4BYTE_CHAN06f 58316
#define VAL_4BYTE_CHAN07f 58317
#define VAL_4BYTE_CHAN08f 58318
#define VAL_4BYTE_CHAN09f 58319
#define VAL_4BYTE_CHAN0Af 58320
#define VAL_4BYTE_CHAN0Bf 58321
#define VAL_4BYTE_CHAN0Cf 58322
#define VAL_4BYTE_CHAN0Df 58323
#define VAL_4BYTE_CHAN0Ef 58324
#define VAL_4BYTE_CHAN0Ff 58325
#define VAL_4BYTE_CHAN10f 58326
#define VAL_4BYTE_CHAN11f 58327
#define VAL_4BYTE_CHAN12f 58328
#define VAL_4BYTE_CHAN13f 58329
#define VAL_4BYTE_CHAN14f 58330
#define VAL_4BYTE_CHAN15f 58331
#define VAL_4BYTE_CHAN16f 58332
#define VAL_4BYTE_CHAN17f 58333
#define VAL_4BYTE_CHAN18f 58334
#define VAL_4BYTE_CHAN19f 58335
#define VAL_4BYTE_CHAN1Af 58336
#define VAL_4BYTE_CHAN1Bf 58337
#define VAL_4BYTE_CHAN1Cf 58338
#define VAL_4BYTE_CHAN1Df 58339
#define VAL_4BYTE_CHAN1Ef 58340
#define VAL_4BYTE_CHAN1Ff 58341
#define VAL_4BYTE_CHAN20f 58342
#define VAL_4BYTE_CHAN21f 58343
#define VAL_4BYTE_CHAN22f 58344
#define VAL_4BYTE_CHAN23f 58345
#define VAL_4BYTE_CHAN24f 58346
#define VAL_4BYTE_CHAN25f 58347
#define VAL_4BYTE_CHAN26f 58348
#define VAL_4BYTE_CHAN27f 58349
#define VAL_4BYTE_CHAN28f 58350
#define VAL_4BYTE_CHAN29f 58351
#define VAL_4BYTE_CHAN2Af 58352
#define VAL_4BYTE_CHAN2Bf 58353
#define VAL_4BYTE_CHAN2Cf 58354
#define VAL_4BYTE_CHAN2Df 58355
#define VAL_4BYTE_CHAN2Ef 58356
#define VAL_4BYTE_CHAN2Ff 58357
#define VAL_4BYTE_CHAN30f 58358
#define VAL_4BYTE_CHAN31f 58359
#define VAL_4BYTE_CHAN32f 58360
#define VAL_4BYTE_CHAN33f 58361
#define VAL_4BYTE_CHAN34f 58362
#define VAL_4BYTE_CHAN35f 58363
#define VAL_4BYTE_CHAN36f 58364
#define VAL_4BYTE_CHAN37f 58365
#define VAL_4BYTE_CHAN38f 58366
#define VAL_4BYTE_CHAN39f 58367
#define VAL_4BYTE_CHAN3Af 58368
#define VAL_4BYTE_CHAN3Bf 58369
#define VAL_4BYTE_CHAN3Cf 58370
#define VAL_4BYTE_CHAN3Df 58371
#define VAL_4BYTE_CHAN3Ef 58372
#define VAL_4BYTE_CHAN3Ff 58373
#define VAL_4BYTE_CHAN40f 58374
#define VAL_4BYTE_CHAN41f 58375
#define VAL_4BYTE_CHAN42f 58376
#define VAL_4BYTE_CHAN43f 58377
#define VAL_4BYTE_CHAN44f 58378
#define VAL_4BYTE_CHAN45f 58379
#define VAL_4BYTE_CHAN46f 58380
#define VAL_4BYTE_CHAN47f 58381
#define VAL_4BYTE_CHAN48f 58382
#define VAL_4BYTE_CHAN49f 58383
#define VAL_4BYTE_CHAN4Af 58384
#define VAL_4BYTE_CHAN4Bf 58385
#define VAL_4BYTE_CHAN4Cf 58386
#define VAL_4BYTE_CHAN4Df 58387
#define VAL_4BYTE_CHAN4Ef 58388
#define VAL_4BYTE_CHAN4Ff 58389
#define VAL_4BYTE_CHAN50f 58390
#define VAL_4BYTE_CHAN51f 58391
#define VAL_4BYTE_CHAN52f 58392
#define VAL_4BYTE_CHAN53f 58393
#define VAL_4BYTE_CHAN54f 58394
#define VAL_4BYTE_CHAN55f 58395
#define VAL_4BYTE_CHAN56f 58396
#define VAL_4BYTE_CHAN57f 58397
#define VAL_4BYTE_CHAN58f 58398
#define VAL_4BYTE_CHAN59f 58399
#define VAL_4BYTE_CHAN5Af 58400
#define VAL_4BYTE_CHAN5Bf 58401
#define VAL_4BYTE_CHAN5Cf 58402
#define VAL_4BYTE_CHAN5Df 58403
#define VAL_4BYTE_CHAN5Ef 58404
#define VAL_4BYTE_CHAN5Ff 58405
#define VAL_4BYTE_CHAN60f 58406
#define VAL_4BYTE_CHAN61f 58407
#define VAL_4BYTE_CHAN62f 58408
#define VAL_4BYTE_CHAN63f 58409
#define VAL_4BYTE_CHAN64f 58410
#define VAL_4BYTE_CHAN65f 58411
#define VAL_4BYTE_CHAN66f 58412
#define VAL_4BYTE_CHAN67f 58413
#define VAL_4BYTE_CHAN68f 58414
#define VAL_4BYTE_CHAN69f 58415
#define VAL_4BYTE_CHAN6Af 58416
#define VAL_4BYTE_CHAN6Bf 58417
#define VAL_4BYTE_CHAN6Cf 58418
#define VAL_4BYTE_CHAN6Df 58419
#define VAL_4BYTE_CHAN6Ef 58420
#define VAL_4BYTE_CHAN6Ff 58421
#define VAL_4BYTE_CHAN70f 58422
#define VAL_4BYTE_CHAN71f 58423
#define VAL_4BYTE_CHAN72f 58424
#define VAL_4BYTE_CHAN73f 58425
#define VAL_4BYTE_CHAN74f 58426
#define VAL_4BYTE_CHAN75f 58427
#define VAL_4BYTE_CHAN76f 58428
#define VAL_4BYTE_CHAN77f 58429
#define VAL_4BYTE_CHAN78f 58430
#define VAL_4BYTE_CHAN79f 58431
#define VAL_4BYTE_CHAN7Af 58432
#define VAL_4BYTE_CHAN7Bf 58433
#define VAL_4BYTE_CHAN7Cf 58434
#define VAL_4BYTE_CHAN7Df 58435
#define VAL_4BYTE_CHAN7Ef 58436
#define VAL_4BYTE_CHAN7Ff 58437
#define VAL_4BYTE_CHAN80f 58438
#define VAL_4BYTE_CHAN81f 58439
#define VAL_4BYTE_CHAN82f 58440
#define VAL_4BYTE_CHAN83f 58441
#define VAL_4BYTE_CHAN84f 58442
#define VAL_4BYTE_CHAN85f 58443
#define VAL_4BYTE_CHAN86f 58444
#define VAL_4BYTE_CHAN87f 58445
#define VAL_4BYTE_CHAN88f 58446
#define VAL_4BYTE_CHAN89f 58447
#define VAL_4BYTE_CHAN8Af 58448
#define VAL_4BYTE_CHAN8Bf 58449
#define VAL_4BYTE_CHAN8Cf 58450
#define VAL_4BYTE_CHAN8Df 58451
#define VAL_4BYTE_CHAN8Ef 58452
#define VAL_4BYTE_CHAN8Ff 58453
#define VAL_4BYTE_CHAN90f 58454
#define VAL_4BYTE_CHAN91f 58455
#define VAL_4BYTE_CHAN92f 58456
#define VAL_4BYTE_CHAN93f 58457
#define VAL_4BYTE_CHAN94f 58458
#define VAL_4BYTE_CHAN95f 58459
#define VAL_4BYTE_CHAN96f 58460
#define VAL_4BYTE_CHAN97f 58461
#define VAL_4BYTE_CHAN98f 58462
#define VAL_4BYTE_CHAN99f 58463
#define VAL_4BYTE_CHAN9Af 58464
#define VAL_4BYTE_CHAN9Bf 58465
#define VAL_4BYTE_CHAN9Cf 58466
#define VAL_4BYTE_CHAN9Df 58467
#define VAL_4BYTE_CHAN9Ef 58468
#define VAL_4BYTE_CHAN9Ff 58469
#define VAL_4BYTE_CHANA0f 58470
#define VAL_4BYTE_CHANA1f 58471
#define VAL_4BYTE_CHANA2f 58472
#define VAL_4BYTE_CHANA3f 58473
#define VAL_4BYTE_CHANA4f 58474
#define VAL_4BYTE_CHANA5f 58475
#define VAL_4BYTE_CHANA6f 58476
#define VAL_4BYTE_CHANA7f 58477
#define VAL_4BYTE_CHANA8f 58478
#define VAL_4BYTE_CHANA9f 58479
#define VAL_4BYTE_CHANAAf 58480
#define VAL_4BYTE_CHANABf 58481
#define VAL_4BYTE_CHANACf 58482
#define VAL_4BYTE_CHANADf 58483
#define VAL_4BYTE_CHANAEf 58484
#define VAL_4BYTE_CHANAFf 58485
#define VAL_4BYTE_CHANB0f 58486
#define VAL_4BYTE_CHANB1f 58487
#define VAL_4BYTE_CHANB2f 58488
#define VAL_4BYTE_CHANB3f 58489
#define VAL_4BYTE_CHANB4f 58490
#define VAL_4BYTE_CHANB5f 58491
#define VAL_4BYTE_CHANB6f 58492
#define VAL_4BYTE_CHANB7f 58493
#define VAL_4BYTE_CHANB8f 58494
#define VAL_4BYTE_CHANB9f 58495
#define VAL_4BYTE_CHANBAf 58496
#define VAL_4BYTE_CHANBBf 58497
#define VAL_4BYTE_CHANBCf 58498
#define VAL_4BYTE_CHANBDf 58499
#define VAL_4BYTE_CHANBEf 58500
#define VAL_4BYTE_CHANBFf 58501
#define VAL_4BYTE_CHANC0f 58502
#define VAL_4BYTE_CHANC1f 58503
#define VAL_4BYTE_CHANC2f 58504
#define VAL_4BYTE_CHANC3f 58505
#define VAL_4BYTE_CHANC4f 58506
#define VAL_4BYTE_CHANC5f 58507
#define VAL_4BYTE_CHANC6f 58508
#define VAL_4BYTE_CHANC7f 58509
#define VAL_4BYTE_CHANC8f 58510
#define VAL_4BYTE_CHANC9f 58511
#define VAL_4BYTE_CHANCAf 58512
#define VAL_4BYTE_CHANCBf 58513
#define VAL_4BYTE_CHANCCf 58514
#define VAL_4BYTE_CHANCDf 58515
#define VAL_4BYTE_CHANCEf 58516
#define VAL_4BYTE_CHANCFf 58517
#define VAL_4BYTE_CHAND0f 58518
#define VAL_4BYTE_CHAND1f 58519
#define VAL_4BYTE_CHAND2f 58520
#define VAL_4BYTE_CHAND3f 58521
#define VAL_4BYTE_CHAND4f 58522
#define VAL_4BYTE_CHAND5f 58523
#define VAL_4BYTE_CHAND6f 58524
#define VAL_4BYTE_CHAND7f 58525
#define VAL_4BYTE_CHAND8f 58526
#define VAL_4BYTE_CHAND9f 58527
#define VAL_4BYTE_CHANDAf 58528
#define VAL_4BYTE_CHANDBf 58529
#define VAL_4BYTE_CHANDCf 58530
#define VAL_4BYTE_CHANDDf 58531
#define VAL_4BYTE_CHANDEf 58532
#define VAL_4BYTE_CHANDFf 58533
#define VAL_4BYTE_CHANE0f 58534
#define VAL_4BYTE_CHANE1f 58535
#define VAL_4BYTE_CHANE2f 58536
#define VAL_4BYTE_CHANE3f 58537
#define VAL_4BYTE_CHANE4f 58538
#define VAL_4BYTE_CHANE5f 58539
#define VAL_4BYTE_CHANE6f 58540
#define VAL_4BYTE_CHANE7f 58541
#define VAL_4BYTE_CHANE8f 58542
#define VAL_4BYTE_CHANE9f 58543
#define VAL_4BYTE_CHANEAf 58544
#define VAL_4BYTE_CHANEBf 58545
#define VAL_4BYTE_CHANECf 58546
#define VAL_4BYTE_CHANEDf 58547
#define VAL_4BYTE_CHANEEf 58548
#define VAL_4BYTE_CHANEFf 58549
#define VAL_4BYTE_CHANF0f 58550
#define VAL_4BYTE_CHANF1f 58551
#define VAL_4BYTE_CHANF2f 58552
#define VAL_4BYTE_CHANF3f 58553
#define VAL_4BYTE_CHANF4f 58554
#define VAL_4BYTE_CHANF5f 58555
#define VAL_4BYTE_CHANF6f 58556
#define VAL_4BYTE_CHANF7f 58557
#define VAL_4BYTE_CHANF8f 58558
#define VAL_4BYTE_CHANF9f 58559
#define VAL_4BYTE_CHANFAf 58560
#define VAL_4BYTE_CHANFBf 58561
#define VAL_4BYTE_CHANFCf 58562
#define VAL_4BYTE_CHANFDf 58563
#define VAL_4BYTE_CHANFEf 58564
#define VAL_4BYTE_CHANFFf 58565
#define VARIABLE_CREDITSf 58566
#define VARIABLE_MASKf 58567
#define VARIABLE_SHIFT_GT_63f 58568
#define VARIABLE_SHIFT_GT_63_DISINTf 58569
#define VARIABLE_VALUEf 58570
#define VARIANTf 58571
#define VAR_104M_ACTVSTSf 58572
#define VAR_156M_ACTVSTSf 58573
#define VAR_208M_ACTVSTSf 58574
#define VAR_52M_ACTVSTSf 58575
#define VBITf 58576
#define VBS_ILLEGAL_CONFIG_INTERRUPTf 58577
#define VBS_ILLEGAL_CONFIG_INTERRUPT_DISINTf 58578
#define VCDL_RX_BYPASSf 58579
#define VCDL_RX_OFFSETf 58580
#define VCDL_TX_BYPASSf 58581
#define VCDL_TX_OFFSETf 58582
#define VCOBYPASSf 58583
#define VCODIV2f 58584
#define VCODIV2_POSTf 58585
#define VCO_DIV2f 58586
#define VCO_DLYf 58587
#define VCO_DLY1f 58588
#define VCO_RNGf 58589
#define VC_AND_SWAP_INDEXf 58590
#define VC_ENf 58591
#define VC_LABELf 58592
#define VDf 58593
#define VDAC_DATAf 58594
#define VDAC_OUTPUT_BUFF_MODEf 58595
#define VDAC_PWR_UPf 58596
#define VDDO_VOLTSf 58597
#define VDDQf 58598
#define VECTOR_31_00f 58599
#define VECTOR_41_32f 58600
#define VECTOR_NUMf 58601
#define VERSIONf 58602
#define VERSION_CONTROLf 58603
#define VERSION_NUMf 58604
#define VERSION_NUM_CHECK_ENf 58605
#define VER_CHECK_CTRLf 58606
#define VFIf 58607
#define VFI_1_CORRUPT_ENf 58608
#define VFI_1_INTRf 58609
#define VFI_1_PARITY_ENf 58610
#define VFI_1_PAR_ENf 58611
#define VFI_1_PAR_ERRf 58612
#define VFI_1_PAR_INTRf 58613
#define VFI_1_PMf 58614
#define VFI_1_TMf 58615
#define VFI_CORRUPT_ENf 58616
#define VFI_INTRf 58617
#define VFI_MASKf 58618
#define VFI_PARITY_ENf 58619
#define VFI_PAR_ENf 58620
#define VFI_PAR_ERRf 58621
#define VFI_PMf 58622
#define VFI_PM0D0f 58623
#define VFI_PM0D1f 58624
#define VFI_RESERVEDf 58625
#define VFI_SHADOWf 58626
#define VFI_TMf 58627
#define VFI_TM0D0f 58628
#define VFI_TM0D1f 58629
#define VFI_VALIDf 58630
#define VFPf 58631
#define VFPDRf 58632
#define VFP_BITMAP_Af 58633
#define VFP_BITMAP_Bf 58634
#define VFP_CLASS_IDf 58635
#define VFP_CLASS_ID_Hf 58636
#define VFP_CLASS_ID_Lf 58637
#define VFP_DROP_CTRLf 58638
#define VFP_ENABLEf 58639
#define VFP_MATCHED_RULEf 58640
#define VFP_POLICY_PARITY_ENf 58641
#define VFP_POLICY_PAR_ERRf 58642
#define VFP_POLICY_TABLE_INTRf 58643
#define VFP_PORT_GROUP_IDf 58644
#define VFP_PRI_ACTION_FB2_MODEf 58645
#define VFP_VRF_IDf 58646
#define VFP_VRF_ID_RESEREDf 58647
#define VFP_VRF_ID_UNSEDf 58648
#define VIDf 58649
#define VID1f 58650
#define VID2f 58651
#define VIDBITMAPf 58652
#define VIDIPV4SUBNETENABLEf 58653
#define VIDPORTPROTOCOLENABLEf 58654
#define VIDVALIDf 58655
#define VID_IPV4_SUBNET_ENABLEf 58656
#define VID_PORT_PROTOCOL_ENABLEf 58657
#define VID_VALIDf 58658
#define VIEW_DATA_CONTROL_1f 58659
#define VIEW_DATA_EVENTf 58660
#define VIF__ASSOCIATED_DATAf 58661
#define VIF__CLASS_IDf 58662
#define VIF__CPUf 58663
#define VIF__CTAGf 58664
#define VIF__CVLANf 58665
#define VIF__DATAf 58666
#define VIF__DATA_Af 58667
#define VIF__DATA_Bf 58668
#define VIF__DESTINATIONf 58669
#define VIF__DEST_TYPEf 58670
#define VIF__DISABLE_VLAN_CHECKSf 58671
#define VIF__DST_CPUf 58672
#define VIF__DST_DISCARDf 58673
#define VIF__DST_VIFf 58674
#define VIF__DUMMYf 58675
#define VIF__DUMMY_0f 58676
#define VIF__DUMMY_1f 58677
#define VIF__DUMMY_INDEXf 58678
#define VIF__FLEX_CTR_BASE_COUNTER_IDXf 58679
#define VIF__FLEX_CTR_OFFSET_MODEf 58680
#define VIF__FLEX_CTR_POOL_NUMBERf 58681
#define VIF__GLPf 58682
#define VIF__HASH_LSBf 58683
#define VIF__ITAGf 58684
#define VIF__KEYf 58685
#define VIF__KEY_ZERO_5f 58686
#define VIF__KEY_ZERO_6f 58687
#define VIF__L2MC_PTRf 58688
#define VIF__L3_IIFf 58689
#define VIF__L3_IIF_VALIDf 58690
#define VIF__LIMIT_COUNTEDf 58691
#define VIF__MAC_BLOCK_INDEXf 58692
#define VIF__MODULE_IDf 58693
#define VIF__MPLS_ACTIONf 58694
#define VIF__NAMESPACEf 58695
#define VIF__NEW_ICFIf 58696
#define VIF__NEW_IPRIf 58697
#define VIF__NEW_IVIDf 58698
#define VIF__NEW_OCFIf 58699
#define VIF__NEW_OPRIf 58700
#define VIF__NEW_OVIDf 58701
#define VIF__NEW_VLAN_IDf 58702
#define VIF__OPRIf 58703
#define VIF__OTAGf 58704
#define VIF__Pf 58705
#define VIF__PENDINGf 58706
#define VIF__PORT_NUMf 58707
#define VIF__PRIf 58708
#define VIF__REMOTEf 58709
#define VIF__REMOTE_TRUNKf 58710
#define VIF__RESERVED_0f 58711
#define VIF__RESERVED_102_71f 58712
#define VIF__RESERVED_69_33f 58713
#define VIF__RESERVED_DUMMYf 58714
#define VIF__RPEf 58715
#define VIF__RSVD_SOURCE_VPf 58716
#define VIF__RSVD_VPGf 58717
#define VIF__SCPf 58718
#define VIF__SOURCE_FIELDf 58719
#define VIF__SOURCE_VPf 58720
#define VIF__SOURCE_VP_RESERVEDf 58721
#define VIF__SRC_DISCARDf 58722
#define VIF__SRC_VIFf 58723
#define VIF__STAGf 58724
#define VIF__STATIC_BITf 58725
#define VIF__SVP_VALIDf 58726
#define VIF__Tf 58727
#define VIF__TAG_ACTION_PROFILE_PTRf 58728
#define VIF__TGIDf 58729
#define VIF__TRILL_NETWORK_RECEIVERS_PRESENTf 58730
#define VIF__USE_AS_DEFAULT_VLANf 58731
#define VIF__USE_VINTF_CTR_IDXf 58732
#define VIF__VINTF_CTR_IDXf 58733
#define VIF__VLANf 58734
#define VIF__VLAN_ACTION_VALIDf 58735
#define VIF__VPGf 58736
#define VIF__VPG_TYPEf 58737
#define VINITHIf 58738
#define VINTFCTR_PAR_ENf 58739
#define VINTF_CTR_IDXf 58740
#define VINTF_CTR_TMf 58741
#define VIO_ADDRf 58742
#define VIO_ERR_INTRf 58743
#define VIO_ERR_INTR_ENf 58744
#define VIO_IDf 58745
#define VIO_PROTf 58746
#define VIO_RDOVF_INTRf 58747
#define VIO_RDOVF_INTR_ENf 58748
#define VIO_WRITEf 58749
#define VIO_WROVF_INTRf 58750
#define VIO_WROVF_INTR_ENf 58751
#define VIRTUALFLOWENABLEf 58752
#define VIRTUAL_FLOW_ENABLEf 58753
#define VIRTUAL_PORT_ENf 58754
#define VIRTUAL_PORT_FEM_BIT_SELECTf 58755
#define VIRTUAL_PORT_FEM_FIELD_SELECT_0f 58756
#define VIRTUAL_PORT_FEM_FIELD_SELECT_1f 58757
#define VIRTUAL_PORT_FEM_FIELD_SELECT_10f 58758
#define VIRTUAL_PORT_FEM_FIELD_SELECT_11f 58759
#define VIRTUAL_PORT_FEM_FIELD_SELECT_12f 58760
#define VIRTUAL_PORT_FEM_FIELD_SELECT_13f 58761
#define VIRTUAL_PORT_FEM_FIELD_SELECT_2f 58762
#define VIRTUAL_PORT_FEM_FIELD_SELECT_3f 58763
#define VIRTUAL_PORT_FEM_FIELD_SELECT_4f 58764
#define VIRTUAL_PORT_FEM_FIELD_SELECT_5f 58765
#define VIRTUAL_PORT_FEM_FIELD_SELECT_6f 58766
#define VIRTUAL_PORT_FEM_FIELD_SELECT_7f 58767
#define VIRTUAL_PORT_FEM_FIELD_SELECT_8f 58768
#define VIRTUAL_PORT_FEM_FIELD_SELECT_9f 58769
#define VIRTUAL_PORT_FEM_MAP_DATAf 58770
#define VIRTUAL_PORT_FEM_MAP_INDEXf 58771
#define VIRTUAL_PORT_LEARNING_CLASSf 58772
#define VIRTUAL_PORT_SRC_SYS_PORTf 58773
#define VIRTUAL_PORT_TABLE_INITIATE_PAR_ERRf 58774
#define VIRTUAL_PORT_TABLE_PARITY_ERR_MASKf 58775
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf 58776
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58777
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58778
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58779
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf 58780
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_0f 58781
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_1f 58782
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_2f 58783
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBERf 58784
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58785
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58786
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58787
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUPf 58788
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_0f 58789
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_1f 58790
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_2f 58791
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBERf 58792
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58793
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58794
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58795
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUPf 58796
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_0f 58797
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_1f 58798
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_2f 58799
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBERf 58800
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58801
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58802
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58803
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUPf 58804
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_0f 58805
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_1f 58806
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_2f 58807
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBERf 58808
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58809
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58810
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58811
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUPf 58812
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_0f 58813
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_1f 58814
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_2f 58815
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBERf 58816
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58817
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58818
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58819
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUPf 58820
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_0f 58821
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_1f 58822
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_2f 58823
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBERf 58824
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58825
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58826
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58827
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUPf 58828
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_0f 58829
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_1f 58830
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_2f 58831
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58832
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58833
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58834
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_0f 58835
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_1f 58836
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_2f 58837
#define VIRTUAL_SLICE_17_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58838
#define VIRTUAL_SLICE_17_VIRTUAL_SLICE_GROUP_ENTRY_0f 58839
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf 58840
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58841
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58842
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58843
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf 58844
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_0f 58845
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_1f 58846
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_2f 58847
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf 58848
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58849
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58850
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58851
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf 58852
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_0f 58853
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_1f 58854
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_2f 58855
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf 58856
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58857
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58858
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58859
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf 58860
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_0f 58861
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_1f 58862
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_2f 58863
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBERf 58864
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58865
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58866
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58867
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUPf 58868
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_0f 58869
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_1f 58870
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_2f 58871
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBERf 58872
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58873
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58874
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58875
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUPf 58876
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_0f 58877
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_1f 58878
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_2f 58879
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBERf 58880
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58881
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58882
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58883
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUPf 58884
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_0f 58885
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_1f 58886
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_2f 58887
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBERf 58888
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58889
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58890
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58891
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUPf 58892
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_0f 58893
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_1f 58894
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_2f 58895
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBERf 58896
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58897
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58898
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58899
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUPf 58900
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_0f 58901
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_1f 58902
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_2f 58903
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBERf 58904
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_0f 58905
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_1f 58906
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_2f 58907
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUPf 58908
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_0f 58909
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_1f 58910
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_2f 58911
#define VISIT_INTERVALf 58912
#define VISIT_PERIOD_19_0f 58913
#define VISIT_PERIOD_39_20f 58914
#define VLANf 58915
#define VLAN__ASSOCIATED_DATAf 58916
#define VLAN__CLASS_IDf 58917
#define VLAN__CPUf 58918
#define VLAN__DATAf 58919
#define VLAN__DATA_Af 58920
#define VLAN__DATA_Bf 58921
#define VLAN__DESTINATIONf 58922
#define VLAN__DESTINATION_0f 58923
#define VLAN__DESTINATION_1f 58924
#define VLAN__DEST_TYPEf 58925
#define VLAN__DEST_TYPE_0f 58926
#define VLAN__DEST_TYPE_1f 58927
#define VLAN__DST_CPUf 58928
#define VLAN__DST_DISCARDf 58929
#define VLAN__DUMMY_0f 58930
#define VLAN__DUMMY_1f 58931
#define VLAN__DUMMY_2f 58932
#define VLAN__DUMMY_INDEXf 58933
#define VLAN__EH_QUEUE_TAGf 58934
#define VLAN__EH_TAG_TYPEf 58935
#define VLAN__EH_TMf 58936
#define VLAN__HASH_LSBf 58937
#define VLAN__IVIDf 58938
#define VLAN__KEYf 58939
#define VLAN__L3f 58940
#define VLAN__LIMIT_COUNTEDf 58941
#define VLAN__MAC_BLOCK_INDEXf 58942
#define VLAN__MIRRORf 58943
#define VLAN__MIRROR0f 58944
#define VLAN__MIRROR1f 58945
#define VLAN__MODULE_IDf 58946
#define VLAN__MODULE_ID_0f 58947
#define VLAN__MODULE_ID_1f 58948
#define VLAN__OVIDf 58949
#define VLAN__PENDINGf 58950
#define VLAN__PORT_NUMf 58951
#define VLAN__PORT_NUM_0f 58952
#define VLAN__PORT_NUM_1f 58953
#define VLAN__PRIf 58954
#define VLAN__REMOTEf 58955
#define VLAN__REMOTE_TRUNKf 58956
#define VLAN__REMOTE_TRUNK_1f 58957
#define VLAN__RESERVED_1f 58958
#define VLAN__RESERVED_102_86f 58959
#define VLAN__RESERVED_52_30f 58960
#define VLAN__RPEf 58961
#define VLAN__RSVD_VPGf 58962
#define VLAN__RSVD_VPG_1f 58963
#define VLAN__SCPf 58964
#define VLAN__SRC_DISCARDf 58965
#define VLAN__STATIC_BITf 58966
#define VLAN__Tf 58967
#define VLAN__TGIDf 58968
#define VLAN__TGID_0f 58969
#define VLAN__TGID_1f 58970
#define VLAN__T_1f 58971
#define VLAN__VPGf 58972
#define VLAN__VPG_1f 58973
#define VLAN__VPG_TYPEf 58974
#define VLAN__VPG_TYPE_1f 58975
#define VLANCLASSIFICATIONPROFILEf 58976
#define VLANDOMAINf 58977
#define VLANDRf 58978
#define VLANDR_DISINTf 58979
#define VLANDR_SELf 58980
#define VLANEDITPCPDEIPROFILEf 58981
#define VLANEDITPROFILEf 58982
#define VLANEDITVIDf 58983
#define VLANERRf 58984
#define VLANMEMBERSHIPf 58985
#define VLANMEMBERSHIPDISCARDf 58986
#define VLANPORTMEMBERLINEf 58987
#define VLANRANGELOWERLIMITf 58988
#define VLANRANGEUPPERLIMITf 58989
#define VLANTAGCFIf 58990
#define VLANTAGPRIORITYf 58991
#define VLANTAGTPIDf 58992
#define VLANTAGVIDf 58993
#define VLANTBLERRORINSTANCEf 58994
#define VLANTBLERRORPOINTERf 58995
#define VLAN_1_PM0f 58996
#define VLAN_1_PM1f 58997
#define VLAN_1_TM0f 58998
#define VLAN_1_TM1f 58999
#define VLAN_ACTION_VALIDf 59000
#define VLAN_ASSIGN_POLICYf 59001
#define VLAN_BLOCK_ENf 59002
#define VLAN_CC_OR_PBTf 59003
#define VLAN_CFIf 59004
#define VLAN_CHECKf 59005
#define VLAN_CHECK_ENf 59006
#define VLAN_CLASSIFICATION_PROFILEf 59007
#define VLAN_CLASS_IDf 59008
#define VLAN_CORRECTED_ERRORf 59009
#define VLAN_CORRECTED_ERROR_DISINTf 59010
#define VLAN_CORRUPT_ENf 59011
#define VLAN_COSf 59012
#define VLAN_COS_CAPTf 59013
#define VLAN_COS_MAP_PARITY_ENf 59014
#define VLAN_COS_MAP_PAR_ERRf 59015
#define VLAN_COS_MAP_PMf 59016
#define VLAN_COS_MAP_TMf 59017
#define VLAN_COS_MAP_WWf 59018
#define VLAN_CPU_COSf 59019
#define VLAN_DOMAINf 59020
#define VLAN_DROP_VECTOR_CTRLf 59021
#define VLAN_EDIT_PCP_DEI_MAP_INITIATE_PAR_ERRf 59022
#define VLAN_EDIT_PCP_DEI_MAP_PARITY_ERR_MASKf 59023
#define VLAN_EDIT_PCP_DEI_PROFILEf 59024
#define VLAN_EDIT_PROFILEf 59025
#define VLAN_EDIT_VID_1f 59026
#define VLAN_EDIT_VID_2f 59027
#define VLAN_EMPTY_INTf 59028
#define VLAN_EMPTY_INT_MASKf 59029
#define VLAN_ENABLE_ECCf 59030
#define VLAN_Ff 59031
#define VLAN_FORCE_UNCORRECTABLE_ERRORf 59032
#define VLAN_F_VALIDf 59033
#define VLAN_GROUP_BITMAPf 59034
#define VLAN_HITBIT_UPDATE_ENABLEf 59035
#define VLAN_IDf 59036
#define VLAN_ID_0f 59037
#define VLAN_ID_1f 59038
#define VLAN_ID_2f 59039
#define VLAN_ID_3f 59040
#define VLAN_ID_BIT12f 59041
#define VLAN_ID_MASKf 59042
#define VLAN_ID_SHADOWf 59043
#define VLAN_ID_UNUSEDf 59044
#define VLAN_ID_UNUSED_0f 59045
#define VLAN_ID_UNUSED_1f 59046
#define VLAN_INITf 59047
#define VLAN_INIT_DATA31_0f 59048
#define VLAN_INIT_DATA63_32f 59049
#define VLAN_INIT_DONEf 59050
#define VLAN_INTRf 59051
#define VLAN_IS_DESIGNATEDf 59052
#define VLAN_IS_DESIGNATED_MASKf 59053
#define VLAN_MAC__DATAf 59054
#define VLAN_MAC__HASH_LSBf 59055
#define VLAN_MAC__ICFIf 59056
#define VLAN_MAC__IPRIf 59057
#define VLAN_MAC__IVIDf 59058
#define VLAN_MAC__KEYf 59059
#define VLAN_MAC__MAC_ADDRf 59060
#define VLAN_MAC__OCFIf 59061
#define VLAN_MAC__OPRIf 59062
#define VLAN_MAC__OVIDf 59063
#define VLAN_MAC__RESERVED_104_93f 59064
#define VLAN_MAC__TAG_ACTION_PROFILE_PTRf 59065
#define VLAN_MAC_OR_XLATE_INTRf 59066
#define VLAN_MATCHf 59067
#define VLAN_MAX_0f 59068
#define VLAN_MAX_1f 59069
#define VLAN_MAX_2f 59070
#define VLAN_MAX_3f 59071
#define VLAN_MAX_4f 59072
#define VLAN_MAX_5f 59073
#define VLAN_MAX_6f 59074
#define VLAN_MAX_7f 59075
#define VLAN_MEMBERSHIPf 59076
#define VLAN_MEMBERSHIP_INTf 59077
#define VLAN_MEMBERSHIP_INT_MASKf 59078
#define VLAN_MEMBERSHIP_PROFILEf 59079
#define VLAN_MEMBER_PMf 59080
#define VLAN_MEMBER_TMf 59081
#define VLAN_MEMBER_WWf 59082
#define VLAN_MIN_0f 59083
#define VLAN_MIN_1f 59084
#define VLAN_MIN_2f 59085
#define VLAN_MIN_3f 59086
#define VLAN_MIN_4f 59087
#define VLAN_MIN_5f 59088
#define VLAN_MIN_6f 59089
#define VLAN_MIN_7f 59090
#define VLAN_MPLS_CORRUPT_ENf 59091
#define VLAN_MPLS_INTRf 59092
#define VLAN_MPLS_PARITY_ENf 59093
#define VLAN_MPLS_PAR_ENf 59094
#define VLAN_MPLS_PAR_ERRf 59095
#define VLAN_MPLS_PMf 59096
#define VLAN_MPLS_TMf 59097
#define VLAN_NOT_FOUND_DROPf 59098
#define VLAN_OR_VFI_MAC_COUNT_INTRf 59099
#define VLAN_OR_VFI_MAC_COUNT_PARITY_ENf 59100
#define VLAN_OR_VFI_MAC_COUNT_PAR_ERRf 59101
#define VLAN_OR_VFI_MAC_COUNT_TMf 59102
#define VLAN_OR_VFI_MAC_COUNT_TM0f 59103
#define VLAN_OR_VFI_MAC_COUNT_TM1f 59104
#define VLAN_OR_VFI_MAC_COUNT_TM2f 59105
#define VLAN_OR_VFI_MAC_COUNT_TM3f 59106
#define VLAN_OR_VFI_MAC_COUNT_TM4f 59107
#define VLAN_OR_VFI_MAC_LIMIT_INTRf 59108
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_ENf 59109
#define VLAN_OR_VFI_MAC_LIMIT_PAR_ERRf 59110
#define VLAN_OR_VFI_MAC_LIMIT_TMf 59111
#define VLAN_OR_VFI_MAC_LIMIT_TM0f 59112
#define VLAN_OR_VFI_MAC_LIMIT_TM1f 59113
#define VLAN_OR_VFI_MAC_LIMIT_TM2f 59114
#define VLAN_OR_VFI_MAC_LIMIT_TM3f 59115
#define VLAN_OR_VFI_MAC_LIMIT_TM4f 59116
#define VLAN_OVERLAY_ENABLEf 59117
#define VLAN_PADf 59118
#define VLAN_PARITY_ENf 59119
#define VLAN_PARITY_ERRf 59120
#define VLAN_PAR_ENf 59121
#define VLAN_PAR_ERRf 59122
#define VLAN_PMf 59123
#define VLAN_PORT_MEMBERSHIP_TABLE_0_INITIATE_PAR_ERRf 59124
#define VLAN_PORT_MEMBERSHIP_TABLE_0_PARITY_ERR_MASKf 59125
#define VLAN_PORT_MEMBERSHIP_TABLE_1_INITIATE_PAR_ERRf 59126
#define VLAN_PORT_MEMBERSHIP_TABLE_1_PARITY_ERR_MASKf 59127
#define VLAN_PORT_MEMBER_LINEf 59128
#define VLAN_PRECEDENCEf 59129
#define VLAN_PRIf 59130
#define VLAN_PROFILE_2_CORRECTED_ERRORf 59131
#define VLAN_PROFILE_2_CORRECTED_ERROR_DISINTf 59132
#define VLAN_PROFILE_2_ENABLE_ECCf 59133
#define VLAN_PROFILE_2_FORCE_UNCORRECTABLE_ERRORf 59134
#define VLAN_PROFILE_2_INITf 59135
#define VLAN_PROFILE_2_INIT_DONEf 59136
#define VLAN_PROFILE_2_PARITY_ENf 59137
#define VLAN_PROFILE_2_PAR_ERRf 59138
#define VLAN_PROFILE_2_PMf 59139
#define VLAN_PROFILE_2_TMf 59140
#define VLAN_PROFILE_2_UNCORRECTED_ERRORf 59141
#define VLAN_PROFILE_2_UNCORRECTED_ERROR_DISINTf 59142
#define VLAN_PROFILE_CORRUPT_ENf 59143
#define VLAN_PROFILE_PAR_ENf 59144
#define VLAN_PROFILE_PMf 59145
#define VLAN_PROFILE_PTRf 59146
#define VLAN_PROFILE_TMf 59147
#define VLAN_PROTOCOL_CORRECTED_ERRORf 59148
#define VLAN_PROTOCOL_CORRECTED_ERROR_DISINTf 59149
#define VLAN_PROTOCOL_DATA_INDEXf 59150
#define VLAN_PROTOCOL_DATA_PARITY_ENf 59151
#define VLAN_PROTOCOL_DATA_PARITY_ERRf 59152
#define VLAN_PROTOCOL_DATA_PAR_ERRf 59153
#define VLAN_PROTOCOL_ENABLE_ECCf 59154
#define VLAN_PROTOCOL_ERROR_ADDRf 59155
#define VLAN_PROTOCOL_FORCE_UNCORRECTABLE_ERRORf 59156
#define VLAN_PROTOCOL_INITf 59157
#define VLAN_PROTOCOL_INIT_DONEf 59158
#define VLAN_PROTOCOL_INIT_DONE_DISINTf 59159
#define VLAN_PROTOCOL_TMf 59160
#define VLAN_PROTOCOL_UNCORRECTED_ERRORf 59161
#define VLAN_PROTOCOL_UNCORRECTED_ERROR_DISINTf 59162
#define VLAN_PROT_PARITY_ENf 59163
#define VLAN_PROT_PAR_ERRf 59164
#define VLAN_QUEUE_MAP_PARITY_ENf 59165
#define VLAN_QUEUE_MAP_TMf 59166
#define VLAN_Rf 59167
#define VLAN_RANGE_DCMf 59168
#define VLAN_RANGE_IDXf 59169
#define VLAN_RANGE_LOWER_LIMITf 59170
#define VLAN_RANGE_PARITY_ENf 59171
#define VLAN_RANGE_PAR_ERRf 59172
#define VLAN_RANGE_PDAf 59173
#define VLAN_RANGE_PMf 59174
#define VLAN_RANGE_TMf 59175
#define VLAN_RANGE_UPPER_LIMITf 59176
#define VLAN_R_VALIDf 59177
#define VLAN_STG_CORRECTED_ERRORf 59178
#define VLAN_STG_CORRECTED_ERROR_DISINTf 59179
#define VLAN_STG_CORRUPT_ENf 59180
#define VLAN_STG_ENABLE_ECCf 59181
#define VLAN_STG_FORCE_UNCORRECTABLE_ERRORf 59182
#define VLAN_STG_INITf 59183
#define VLAN_STG_INIT_DONEf 59184
#define VLAN_STG_INTRf 59185
#define VLAN_STG_PARITY_ENf 59186
#define VLAN_STG_PARITY_ERRf 59187
#define VLAN_STG_PAR_ENf 59188
#define VLAN_STG_PAR_ERRf 59189
#define VLAN_STG_PMf 59190
#define VLAN_STG_TMf 59191
#define VLAN_STG_UNCORRECTED_ERRORf 59192
#define VLAN_STG_UNCORRECTED_ERROR_DISINTf 59193
#define VLAN_STG_WWf 59194
#define VLAN_SUBNET_CORRECTED_ERRORf 59195
#define VLAN_SUBNET_CORRECTED_ERROR_DISINTf 59196
#define VLAN_SUBNET_DATA_CORRECTED_ERRORf 59197
#define VLAN_SUBNET_DATA_CORRECTED_ERROR_DISINTf 59198
#define VLAN_SUBNET_DATA_ENABLE_ECCf 59199
#define VLAN_SUBNET_DATA_ERROR_ADDRf 59200
#define VLAN_SUBNET_DATA_FORCE_UNCORRECTABLE_ERRORf 59201
#define VLAN_SUBNET_DATA_INITf 59202
#define VLAN_SUBNET_DATA_INIT_DONEf 59203
#define VLAN_SUBNET_DATA_INIT_DONE_DISINTf 59204
#define VLAN_SUBNET_DATA_ONLY_PAR_ERRf 59205
#define VLAN_SUBNET_DATA_PARITY_ERRf 59206
#define VLAN_SUBNET_DATA_TMf 59207
#define VLAN_SUBNET_DATA_UNCORRECTED_ERRORf 59208
#define VLAN_SUBNET_DATA_UNCORRECTED_ERROR_DISINTf 59209
#define VLAN_SUBNET_ECC_RAM_INITf 59210
#define VLAN_SUBNET_ECC_RAM_INIT_DONEf 59211
#define VLAN_SUBNET_ECC_RAM_INIT_DONE_DISINTf 59212
#define VLAN_SUBNET_ECC_RAM_TMf 59213
#define VLAN_SUBNET_ENABLE_ECCf 59214
#define VLAN_SUBNET_ENCODER_DISABLEf 59215
#define VLAN_SUBNET_ERROR_ADDRf 59216
#define VLAN_SUBNET_ERROR_INJECT_DBEf 59217
#define VLAN_SUBNET_ERROR_INJECT_SBEf 59218
#define VLAN_SUBNET_PARITY_ENf 59219
#define VLAN_SUBNET_PAR_ERRf 59220
#define VLAN_SUBNET_RAM0_TMf 59221
#define VLAN_SUBNET_RAM1_TMf 59222
#define VLAN_SUBNET_SCAN_DEC_INVALIDf 59223
#define VLAN_SUBNET_SCAN_SEC_CORRECTf 59224
#define VLAN_SUBNET_SCAN_SEC_INVALIDf 59225
#define VLAN_SUBNET_SCAN_WINDOWf 59226
#define VLAN_SUBNET_UNCORRECTED_ERRORf 59227
#define VLAN_SUBNET_UNCORRECTED_ERROR_DISINTf 59228
#define VLAN_TABLE_INITIATE_PAR_ERRf 59229
#define VLAN_TABLE_INTRf 59230
#define VLAN_TABLE_PARITY_ERR_MASKf 59231
#define VLAN_TAGf 59232
#define VLAN_TAG_CONTROLf 59233
#define VLAN_TBL_TMf 59234
#define VLAN_TMf 59235
#define VLAN_TOCPUf 59236
#define VLAN_TPIDf 59237
#define VLAN_TRANSLATION_0_PD_BITMAPf 59238
#define VLAN_TRANSLATION_0_PD_ISA_STRENGTHf 59239
#define VLAN_TRANSLATION_0_PD_ISB_STRENGTHf 59240
#define VLAN_TRANSLATION_0_PD_KEYSf 59241
#define VLAN_TRANSLATION_0_PD_TCAM_STRENGTHf 59242
#define VLAN_TRANSLATION_1_PD_BITMAPf 59243
#define VLAN_TRANSLATION_1_PD_ISA_STRENGTHf 59244
#define VLAN_TRANSLATION_1_PD_ISB_STRENGTHf 59245
#define VLAN_TRANSLATION_1_PD_KEYSf 59246
#define VLAN_TRANSLATION_1_PD_TCAM_STRENGTHf 59247
#define VLAN_TRANSLATION_PROFILEf 59248
#define VLAN_TRANSLATION_PROFILE_0f 59249
#define VLAN_TRANSLATION_PROFILE_1f 59250
#define VLAN_TRANSLATION_PROFILE_2f 59251
#define VLAN_TRANSLATION_PROFILE_3f 59252
#define VLAN_TRANSLATION_PROFILE_4f 59253
#define VLAN_TRANSLATION_PROFILE_5f 59254
#define VLAN_TRANSLATION_PROFILE_6f 59255
#define VLAN_TRANSLATION_PROFILE_7f 59256
#define VLAN_UNCORRECTED_ERRORf 59257
#define VLAN_UNCORRECTED_ERROR_DISINTf 59258
#define VLAN_VALIDATION_PTRf 59259
#define VLAN_XLATEf 59260
#define VLAN_XLATE_0_ERROR_ADDRf 59261
#define VLAN_XLATE_1_ERROR_ADDRf 59262
#define VLAN_XLATE_2_ERROR_ADDRf 59263
#define VLAN_XLATE_3_ERROR_ADDRf 59264
#define VLAN_XLATE_4_ERROR_ADDRf 59265
#define VLAN_XLATE_5_ERROR_ADDRf 59266
#define VLAN_XLATE_6_ERROR_ADDRf 59267
#define VLAN_XLATE_7_ERROR_ADDRf 59268
#define VLAN_XLATE_DCMf 59269
#define VLAN_XLATE_INITf 59270
#define VLAN_XLATE_INTRf 59271
#define VLAN_XLATE_MEM_0_ENABLE_ECCf 59272
#define VLAN_XLATE_MEM_0_FORCE_UNCORRECTABLE_ERRORf 59273
#define VLAN_XLATE_MEM_1_ENABLE_ECCf 59274
#define VLAN_XLATE_MEM_1_FORCE_UNCORRECTABLE_ERRORf 59275
#define VLAN_XLATE_MEM_2_ENABLE_ECCf 59276
#define VLAN_XLATE_MEM_2_FORCE_UNCORRECTABLE_ERRORf 59277
#define VLAN_XLATE_MEM_3_ENABLE_ECCf 59278
#define VLAN_XLATE_MEM_3_FORCE_UNCORRECTABLE_ERRORf 59279
#define VLAN_XLATE_MEM_4_ENABLE_ECCf 59280
#define VLAN_XLATE_MEM_4_FORCE_UNCORRECTABLE_ERRORf 59281
#define VLAN_XLATE_MEM_5_ENABLE_ECCf 59282
#define VLAN_XLATE_MEM_5_FORCE_UNCORRECTABLE_ERRORf 59283
#define VLAN_XLATE_MEM_6_ENABLE_ECCf 59284
#define VLAN_XLATE_MEM_6_FORCE_UNCORRECTABLE_ERRORf 59285
#define VLAN_XLATE_MEM_7_ENABLE_ECCf 59286
#define VLAN_XLATE_MEM_7_FORCE_UNCORRECTABLE_ERRORf 59287
#define VLAN_XLATE_MEM_A_0_CORRECTED_ERRORf 59288
#define VLAN_XLATE_MEM_A_0_CORRECTED_ERROR_DISINTf 59289
#define VLAN_XLATE_MEM_A_0_UNCORRECTED_ERRORf 59290
#define VLAN_XLATE_MEM_A_0_UNCORRECTED_ERROR_DISINTf 59291
#define VLAN_XLATE_MEM_A_1_CORRECTED_ERRORf 59292
#define VLAN_XLATE_MEM_A_1_CORRECTED_ERROR_DISINTf 59293
#define VLAN_XLATE_MEM_A_1_UNCORRECTED_ERRORf 59294
#define VLAN_XLATE_MEM_A_1_UNCORRECTED_ERROR_DISINTf 59295
#define VLAN_XLATE_MEM_A_2_CORRECTED_ERRORf 59296
#define VLAN_XLATE_MEM_A_2_CORRECTED_ERROR_DISINTf 59297
#define VLAN_XLATE_MEM_A_2_UNCORRECTED_ERRORf 59298
#define VLAN_XLATE_MEM_A_2_UNCORRECTED_ERROR_DISINTf 59299
#define VLAN_XLATE_MEM_A_3_CORRECTED_ERRORf 59300
#define VLAN_XLATE_MEM_A_3_CORRECTED_ERROR_DISINTf 59301
#define VLAN_XLATE_MEM_A_3_UNCORRECTED_ERRORf 59302
#define VLAN_XLATE_MEM_A_3_UNCORRECTED_ERROR_DISINTf 59303
#define VLAN_XLATE_MEM_A_4_CORRECTED_ERRORf 59304
#define VLAN_XLATE_MEM_A_4_CORRECTED_ERROR_DISINTf 59305
#define VLAN_XLATE_MEM_A_4_UNCORRECTED_ERRORf 59306
#define VLAN_XLATE_MEM_A_4_UNCORRECTED_ERROR_DISINTf 59307
#define VLAN_XLATE_MEM_A_5_CORRECTED_ERRORf 59308
#define VLAN_XLATE_MEM_A_5_CORRECTED_ERROR_DISINTf 59309
#define VLAN_XLATE_MEM_A_5_UNCORRECTED_ERRORf 59310
#define VLAN_XLATE_MEM_A_5_UNCORRECTED_ERROR_DISINTf 59311
#define VLAN_XLATE_MEM_A_6_CORRECTED_ERRORf 59312
#define VLAN_XLATE_MEM_A_6_CORRECTED_ERROR_DISINTf 59313
#define VLAN_XLATE_MEM_A_6_UNCORRECTED_ERRORf 59314
#define VLAN_XLATE_MEM_A_6_UNCORRECTED_ERROR_DISINTf 59315
#define VLAN_XLATE_MEM_A_7_CORRECTED_ERRORf 59316
#define VLAN_XLATE_MEM_A_7_CORRECTED_ERROR_DISINTf 59317
#define VLAN_XLATE_MEM_A_7_UNCORRECTED_ERRORf 59318
#define VLAN_XLATE_MEM_A_7_UNCORRECTED_ERROR_DISINTf 59319
#define VLAN_XLATE_MEM_B_0_CORRECTED_ERRORf 59320
#define VLAN_XLATE_MEM_B_0_CORRECTED_ERROR_DISINTf 59321
#define VLAN_XLATE_MEM_B_0_UNCORRECTED_ERRORf 59322
#define VLAN_XLATE_MEM_B_0_UNCORRECTED_ERROR_DISINTf 59323
#define VLAN_XLATE_MEM_B_1_CORRECTED_ERRORf 59324
#define VLAN_XLATE_MEM_B_1_CORRECTED_ERROR_DISINTf 59325
#define VLAN_XLATE_MEM_B_1_UNCORRECTED_ERRORf 59326
#define VLAN_XLATE_MEM_B_1_UNCORRECTED_ERROR_DISINTf 59327
#define VLAN_XLATE_MEM_B_2_CORRECTED_ERRORf 59328
#define VLAN_XLATE_MEM_B_2_CORRECTED_ERROR_DISINTf 59329
#define VLAN_XLATE_MEM_B_2_UNCORRECTED_ERRORf 59330
#define VLAN_XLATE_MEM_B_2_UNCORRECTED_ERROR_DISINTf 59331
#define VLAN_XLATE_MEM_B_3_CORRECTED_ERRORf 59332
#define VLAN_XLATE_MEM_B_3_CORRECTED_ERROR_DISINTf 59333
#define VLAN_XLATE_MEM_B_3_UNCORRECTED_ERRORf 59334
#define VLAN_XLATE_MEM_B_3_UNCORRECTED_ERROR_DISINTf 59335
#define VLAN_XLATE_MEM_B_4_CORRECTED_ERRORf 59336
#define VLAN_XLATE_MEM_B_4_CORRECTED_ERROR_DISINTf 59337
#define VLAN_XLATE_MEM_B_4_UNCORRECTED_ERRORf 59338
#define VLAN_XLATE_MEM_B_4_UNCORRECTED_ERROR_DISINTf 59339
#define VLAN_XLATE_MEM_B_5_CORRECTED_ERRORf 59340
#define VLAN_XLATE_MEM_B_5_CORRECTED_ERROR_DISINTf 59341
#define VLAN_XLATE_MEM_B_5_UNCORRECTED_ERRORf 59342
#define VLAN_XLATE_MEM_B_5_UNCORRECTED_ERROR_DISINTf 59343
#define VLAN_XLATE_MEM_B_6_CORRECTED_ERRORf 59344
#define VLAN_XLATE_MEM_B_6_CORRECTED_ERROR_DISINTf 59345
#define VLAN_XLATE_MEM_B_6_UNCORRECTED_ERRORf 59346
#define VLAN_XLATE_MEM_B_6_UNCORRECTED_ERROR_DISINTf 59347
#define VLAN_XLATE_MEM_B_7_CORRECTED_ERRORf 59348
#define VLAN_XLATE_MEM_B_7_CORRECTED_ERROR_DISINTf 59349
#define VLAN_XLATE_MEM_B_7_UNCORRECTED_ERRORf 59350
#define VLAN_XLATE_MEM_B_7_UNCORRECTED_ERROR_DISINTf 59351
#define VLAN_XLATE_MEM_INIT_DONEf 59352
#define VLAN_XLATE_MEM_INIT_DONE_DISINTf 59353
#define VLAN_XLATE_MISS_DROPf 59354
#define VLAN_XLATE_MISS_DROP_DISINTf 59355
#define VLAN_XLATE_MISS_DROP_SELf 59356
#define VLAN_XLATE_PARITY_ENf 59357
#define VLAN_XLATE_PARITY_EN_LPf 59358
#define VLAN_XLATE_PAR_ERRf 59359
#define VLAN_XLATE_PMf 59360
#define VLAN_XLATE_TMf 59361
#define VLAN_XLATE_WWf 59362
#define VLA_CAP_EXPECTED_LOADINGf 59363
#define VLA_CAP_LOADING_AVGf 59364
#define VLA_CLEAR_HIST_GROUP_METRICf 59365
#define VLA_CLEAR_INST_GROUP_METRICf 59366
#define VLA_WEIGHT_EXPECTED_LOADINGf 59367
#define VLA_WEIGHT_LOADINGf 59368
#define VLDf 59369
#define VLI_PARITY_DEBUG_CTRL_BITf 59370
#define VLI_PARITY_ENABLEf 59371
#define VLI_PARITY_INTRf 59372
#define VLI_PARITY_INTR_CLEARf 59373
#define VLI_PARITY_INTR_MASKf 59374
#define VLI_PARITY_POLARITY_CFGf 59375
#define VLPADf 59376
#define VLR0_CORRECTED_ERRORf 59377
#define VLR0_CORRECTED_ERROR_DISINTf 59378
#define VLR0_ECC_ERROR_ADDRESSf 59379
#define VLR0_ENABLE_ECCf 59380
#define VLR0_FORCE_UNCORRECTABLE_ERRORf 59381
#define VLR0_UNCORRECTED_ERRORf 59382
#define VLR0_UNCORRECTED_ERROR_DISINTf 59383
#define VLR1_CORRECTED_ERRORf 59384
#define VLR1_CORRECTED_ERROR_DISINTf 59385
#define VLR1_ECC_ERROR_ADDRESSf 59386
#define VLR1_ENABLE_ECCf 59387
#define VLR1_FORCE_UNCORRECTABLE_ERRORf 59388
#define VLR1_UNCORRECTED_ERRORf 59389
#define VLR1_UNCORRECTED_ERROR_DISINTf 59390
#define VLR_INITf 59391
#define VLR_INIT_DONEf 59392
#define VLR_TMf 59393
#define VLT0_3_VV_00f 59394
#define VLT0_3_VV_01f 59395
#define VLT0_3_VV_02f 59396
#define VLT0_3_VV_03f 59397
#define VLT4_7_VV_04f 59398
#define VLT4_7_VV_05f 59399
#define VLT4_7_VV_06f 59400
#define VLT4_7_VV_07f 59401
#define VMf 59402
#define VMASTER_IDf 59403
#define VNTAG_ACTIONf 59404
#define VNTAG_ACTIONS_IF_NOT_PRESENTf 59405
#define VNTAG_ACTIONS_IF_PRESENTf 59406
#define VNTAG_DST_VIFf 59407
#define VNTAG_FORMAT_DROP_TOCPUf 59408
#define VNTAG_HEADERf 59409
#define VNTAG_Lf 59410
#define VNTAG_Pf 59411
#define VNTAG_PRESENTf 59412
#define VNTAG_PRESENT_MASKf 59413
#define VNTAG_Rf 59414
#define VNTAG_Vf 59415
#define VNTAG_VERSIONf 59416
#define VOLTSf 59417
#define VOQARRIVALS_A_CORRECTED_ERRORf 59418
#define VOQARRIVALS_A_CORRECTED_ERROR_DISINTf 59419
#define VOQARRIVALS_A_UNCORRECTED_ERRORf 59420
#define VOQARRIVALS_A_UNCORRECTED_ERROR_DISINTf 59421
#define VOQARRIVALS_B_CORRECTED_ERRORf 59422
#define VOQARRIVALS_B_CORRECTED_ERROR_DISINTf 59423
#define VOQARRIVALS_B_UNCORRECTED_ERRORf 59424
#define VOQARRIVALS_B_UNCORRECTED_ERROR_DISINTf 59425
#define VOQARRIVALS_ENABLE_ECCf 59426
#define VOQARRIVALS_FORCE_UNCORRECTABLE_ERRORf 59427
#define VOQARRIVALS_MEM_TMf 59428
#define VOQCONFIG_CORRECTED_ERRORf 59429
#define VOQCONFIG_CORRECTED_ERROR_DISINTf 59430
#define VOQCONFIG_ENABLE_ECCf 59431
#define VOQCONFIG_FORCE_UNCORRECTABLE_ERRORf 59432
#define VOQCONFIG_MEM_TMf 59433
#define VOQCONFIG_UNCORRECTED_ERRORf 59434
#define VOQCONFIG_UNCORRECTED_ERROR_DISINTf 59435
#define VOQFC_ENABLEf 59436
#define VOQFC_TO_CPUf 59437
#define VOQ_ARRIVAL_SATURATIONf 59438
#define VOQ_ARRIVAL_SATURATION_DISINTf 59439
#define VOQ_COSf 59440
#define VOQ_COS_MAP_PARITY_ENf 59441
#define VOQ_COS_MAP_PAR_ERRf 59442
#define VOQ_COS_MAP_PMf 59443
#define VOQ_COS_MAP_TMf 59444
#define VOQ_COS_OFFSETf 59445
#define VOQ_COS_USE_MODf 59446
#define VOQ_COS_USE_PORTf 59447
#define VOQ_COS_VALIDf 59448
#define VOQ_GRP_IDf 59449
#define VOQ_MOD_MAP_PARITY_ENf 59450
#define VOQ_MOD_MAP_TMf 59451
#define VOQ_MOD_OFFSETf 59452
#define VOQ_MOD_PORT_PROFILE_INDEXf 59453
#define VOQ_MOD_USE_PORTf 59454
#define VOQ_PDROPMAX0f 59455
#define VOQ_PDROPMAX1f 59456
#define VOQ_PDROPMAX2f 59457
#define VOQ_PDROPMAX3f 59458
#define VOQ_PORT_BASE_SELECTf 59459
#define VOQ_PORT_MAP_PARITY_ENf 59460
#define VOQ_PORT_MAP_TMf 59461
#define VOQ_PORT_OFFSETf 59462
#define VOQ_THRESHOLDf 59463
#define VOQ_VALIDf 59464
#define VPf 59465
#define VPGf 59466
#define VPG_1f 59467
#define VPG_TYPEf 59468
#define VPG_TYPE_1f 59469
#define VPTAGf 59470
#define VP_0f 59471
#define VP_1f 59472
#define VP_BUS_CORRUPT_ENf 59473
#define VP_BUS_PAR_ENf 59474
#define VP_GROUP_BITMAPf 59475
#define VP_GROUP_PTRf 59476
#define VP_TYPEf 59477
#define VQFCPRMA_PARITY_ERR_MASKf 59478
#define VQFCPRMB_PARITY_ERR_MASKf 59479
#define VQFCPRMC_PARITY_ERR_MASKf 59480
#define VQFCPRMD_PARITY_ERR_MASKf 59481
#define VQFCPRME_PARITY_ERR_MASKf 59482
#define VQFCPRMF_PARITY_ERR_MASKf 59483
#define VQMAXSIZEBDSf 59484
#define VQMAXSIZEWORDSf 59485
#define VQPRMA_PARITY_ERR_MASKf 59486
#define VQPRMB_PARITY_ERR_MASKf 59487
#define VQPRMC_PARITY_ERR_MASKf 59488
#define VQPRMD_PARITY_ERR_MASKf 59489
#define VQPRME_PARITY_ERR_MASKf 59490
#define VQPRMF_PARITY_ERR_MASKf 59491
#define VQWREDPCKTSZIGNRf 59492
#define VQ_MAX_SIZE_BDSf 59493
#define VQ_MAX_SIZE_WORDSf 59494
#define VQ_WRED_PCKT_SZ_IGNRf 59495
#define VRFf 59496
#define VRF0f 59497
#define VRF1f 59498
#define VRFDEPTHf 59499
#define VRF_CONFIG_INITIATE_PAR_ERRf 59500
#define VRF_CONFIG_PARITY_ERR_MASKf 59501
#define VRF_CORRUPT_ENf 59502
#define VRF_DEPTHf 59503
#define VRF_FROM_VRIDf 59504
#define VRF_HIf 59505
#define VRF_IDf 59506
#define VRF_ID_0f 59507
#define VRF_ID_0_LWRf 59508
#define VRF_ID_0_LWR_RESERVEDf 59509
#define VRF_ID_0_RESERVEDf 59510
#define VRF_ID_0_UPRf 59511
#define VRF_ID_0_UPR_RESERVEDf 59512
#define VRF_ID_1f 59513
#define VRF_ID_1_LWRf 59514
#define VRF_ID_1_LWR_RESERVEDf 59515
#define VRF_ID_1_RESERVEDf 59516
#define VRF_ID_1_UPRf 59517
#define VRF_ID_1_UPR_RESERVEDf 59518
#define VRF_ID_2f 59519
#define VRF_ID_3f 59520
#define VRF_ID_MASKf 59521
#define VRF_ID_MASK0f 59522
#define VRF_ID_MASK0_LWRf 59523
#define VRF_ID_MASK0_UPRf 59524
#define VRF_ID_MASK1f 59525
#define VRF_ID_MASK1_LWRf 59526
#define VRF_ID_MASK1_UPRf 59527
#define VRF_INTRf 59528
#define VRF_LOf 59529
#define VRF_MASKf 59530
#define VRF_OVERLAY_MODEf 59531
#define VRF_PARITY_ENf 59532
#define VRF_PAR_ENf 59533
#define VRF_PAR_ERRf 59534
#define VRF_PMf 59535
#define VRF_PORT_ENABLEf 59536
#define VRF_RESERVEDf 59537
#define VRF_TMf 59538
#define VRIDMYMACf 59539
#define VRIDMYMACMAPf 59540
#define VRIDMYMACMODEf 59541
#define VRID_MY_MACf 59542
#define VRID_MY_MAC_ENABLEf 59543
#define VRID_MY_MAC_IS_IPV4_MASKf 59544
#define VRID_MY_MAC_MAPf 59545
#define VRID_MY_MAC_MAP_INITIATE_PAR_ERRf 59546
#define VRID_MY_MAC_MAP_PARITY_ERR_MASKf 59547
#define VRID_MY_MAC_MODEf 59548
#define VRID_TO_VRF_MAP_INITIATE_PAR_ERRf 59549
#define VRID_TO_VRF_MAP_PARITY_ERR_MASKf 59550
#define VSAN_IDf 59551
#define VSCEOPSIZEERRf 59552
#define VSCFIX129ERRf 59553
#define VSCFRAGNUMERRf 59554
#define VSCMISSINGSOPERRf 59555
#define VSCPKTCRCERRf 59556
#define VSCPKTSIZEERRf 59557
#define VSCSOPINTRMOPERRf 59558
#define VSC_128_IS_TDMf 59559
#define VSC_128_MODEf 59560
#define VSC_256_LINK_BITMAPf 59561
#define VSC_256_MC_CELL_SIZE_ERRf 59562
#define VSC_256_MC_CELL_SIZE_ERR_MASKf 59563
#define VSC_256_MC_EOP_ERRf 59564
#define VSC_256_MC_EOP_ERR_MASKf 59565
#define VSC_256_MC_FRAG_NUM_ERRf 59566
#define VSC_256_MC_FRAG_NUM_ERR_MASKf 59567
#define VSC_256_MC_MISSING_SOP_ERRf 59568
#define VSC_256_MC_MISSING_SOP_ERR_MASKf 59569
#define VSC_256_MC_PKT_CRC_ERRf 59570
#define VSC_256_MC_PKT_CRC_ERR_MASKf 59571
#define VSC_256_MC_PKT_SIZE_ERRf 59572
#define VSC_256_MC_PKT_SIZE_ERR_MASKf 59573
#define VSC_256_MC_SOP_INTR_MOP_ERRf 59574
#define VSC_256_MC_SOP_INTR_MOP_ERR_MASKf 59575
#define VSC_256_MC_TDM_CRC_ENf 59576
#define VSC_256_UC_CELL_SIZE_ERRf 59577
#define VSC_256_UC_CELL_SIZE_ERR_MASKf 59578
#define VSC_256_UC_EOP_ERRf 59579
#define VSC_256_UC_EOP_ERR_MASKf 59580
#define VSC_256_UC_FRAG_NUM_ERRf 59581
#define VSC_256_UC_FRAG_NUM_ERR_MASKf 59582
#define VSC_256_UC_MISSING_SOP_ERRf 59583
#define VSC_256_UC_MISSING_SOP_ERR_MASKf 59584
#define VSC_256_UC_PKT_CRC_ERRf 59585
#define VSC_256_UC_PKT_CRC_ERR_MASKf 59586
#define VSC_256_UC_PKT_SIZE_ERRf 59587
#define VSC_256_UC_PKT_SIZE_ERR_MASKf 59588
#define VSC_256_UC_SOP_INTR_MOP_ERRf 59589
#define VSC_256_UC_SOP_INTR_MOP_ERR_MASKf 59590
#define VSC_256_UC_TDM_CRC_ENf 59591
#define VSC_EOP_SIZE_ERRf 59592
#define VSC_EOP_SIZE_ERR_MASKf 59593
#define VSC_FIX_129_ERRf 59594
#define VSC_FIX_129_ERR_MASKf 59595
#define VSC_FRAG_NUM_ERRf 59596
#define VSC_FRAG_NUM_ERR_MASKf 59597
#define VSC_MISSING_SOP_ERRf 59598
#define VSC_MISSING_SOP_ERR_MASKf 59599
#define VSC_PKT_CRC_ERRf 59600
#define VSC_PKT_CRC_ERR_MASKf 59601
#define VSC_PKT_SIZE_ERRf 59602
#define VSC_PKT_SIZE_ERR_MASKf 59603
#define VSC_SOP_INTR_MOP_ERRf 59604
#define VSC_SOP_INTR_MOP_ERR_MASKf 59605
#define VSDSHAREDBFIDf 59606
#define VSELf 59607
#define VSIf 59608
#define VSIMEMBERSHIPf 59609
#define VSITOPOLOGYIDf 59610
#define VSI_ASSIGNMENT_MODEf 59611
#define VSI_HIGH_DA_NOT_FOUND_DESTINATION_INITIATE_PAR_ERRf 59612
#define VSI_HIGH_DA_NOT_FOUND_DESTINATION_PARITY_ERR_MASKf 59613
#define VSI_HIGH_MY_MAC_INITIATE_PAR_ERRf 59614
#define VSI_HIGH_MY_MAC_PARITY_ERR_MASKf 59615
#define VSI_HIGH_PROFILE_INITIATE_PAR_ERRf 59616
#define VSI_HIGH_PROFILE_PARITY_ERR_MASKf 59617
#define VSI_LOW_CFG_1_INITIATE_PAR_ERRf 59618
#define VSI_LOW_CFG_1_PARITY_ERR_MASKf 59619
#define VSI_LOW_CFG_2_INITIATE_PAR_ERRf 59620
#define VSI_LOW_CFG_2_PARITY_ERR_MASKf 59621
#define VSI_MASKS_BASEf 59622
#define VSI_MASKS_KEY_Af 59623
#define VSI_MASKS_KEY_Bf 59624
#define VSI_MASKS_KEY_Cf 59625
#define VSI_MASKS_RESULT_Af 59626
#define VSI_MASKS_RESULT_Bf 59627
#define VSI_MASKS_RESULT_Cf 59628
#define VSI_MASK_PROFILE_MAPf 59629
#define VSI_MEMBERSHIPf 59630
#define VSI_MEMBERSHIP_DENYf 59631
#define VSI_MEMBERSHIP_DENY_MASKf 59632
#define VSI_MEMBERSHIP_INITIATE_PAR_ERRf 59633
#define VSI_MEMBERSHIP_PARITY_ERR_MASKf 59634
#define VSI_OR_VRF_SRCf 59635
#define VSI_PROFILEf 59636
#define VSI_PROFILE_DATAf 59637
#define VSI_PROFILE_INITIATE_PAR_ERRf 59638
#define VSI_PROFILE_MASKf 59639
#define VSI_PROFILE_PARITY_ERR_MASKf 59640
#define VSI_PROFILE_TO_VSI_ASSIGNMENT_MODE_TABLEf 59641
#define VSI_PROFILE_TO_VSI_TABLEf 59642
#define VSQAMAXBDSIZERJCTf 59643
#define VSQAMAXSIZERJCTf 59644
#define VSQAVRGSIZEf 59645
#define VSQAWREDRJCTf 59646
#define VSQA_MAX_BD_SIZE_RJCTf 59647
#define VSQA_MAX_SIZE_RJCTf 59648
#define VSQA_WRED_RJCTf 59649
#define VSQBDSIZEMODEf 59650
#define VSQBMAXBDSIZERJCTf 59651
#define VSQBMAXSIZERJCTf 59652
#define VSQBQSZONEBERRFIXEDf 59653
#define VSQBQSZONEBERRFIXEDMASKf 59654
#define VSQBQSZTWOBERRf 59655
#define VSQBQSZTWOBERRMASKf 59656
#define VSQBWREDRJCTf 59657
#define VSQB_MAX_BD_SIZE_RJCTf 59658
#define VSQB_MAX_SIZE_RJCTf 59659
#define VSQB_QSZ_ECC__N_B_ERR_MASKf 59660
#define VSQB_WRED_RJCTf 59661
#define VSQCMAXBDSIZERJCTf 59662
#define VSQCMAXSIZERJCTf 59663
#define VSQCQSZONEBERRFIXEDf 59664
#define VSQCQSZONEBERRFIXEDMASKf 59665
#define VSQCQSZTWOBERRf 59666
#define VSQCQSZTWOBERRMASKf 59667
#define VSQCWREDRJCTf 59668
#define VSQC_AVG_PARITY_ERR_MASKf 59669
#define VSQC_MAX_BD_SIZE_RJCTf 59670
#define VSQC_MAX_SIZE_RJCTf 59671
#define VSQC_QSZ_ECC__N_B_ERR_MASKf 59672
#define VSQC_WRED_RJCTf 59673
#define VSQDEQPKTCNTf 59674
#define VSQDEQPKTCNTOVFf 59675
#define VSQDMAXBDSIZERJCTf 59676
#define VSQDMAXSIZERJCTf 59677
#define VSQDQSZONEBERRFIXEDf 59678
#define VSQDQSZONEBERRFIXEDMASKf 59679
#define VSQDQSZTWOBERRf 59680
#define VSQDQSZTWOBERRMASKf 59681
#define VSQDWREDRJCTf 59682
#define VSQD_AVG_PARITY_ERR_MASKf 59683
#define VSQD_MAX_BD_SIZE_RJCTf 59684
#define VSQD_MAX_SIZE_RJCTf 59685
#define VSQD_QSZ_ECC__N_B_ERR_MASKf 59686
#define VSQD_WRED_RJCTf 59687
#define VSQENQPKTCNTf 59688
#define VSQENQPKTCNTOVFf 59689
#define VSQE_MAX_BD_SIZE_RJCTf 59690
#define VSQE_MAX_SIZE_RJCTf 59691
#define VSQE_QSZ_ECC__N_B_ERR_MASKf 59692
#define VSQE_WRED_RJCTf 59693
#define VSQFCf 59694
#define VSQF_AVG_PARITY_ERR_MASKf 59695
#define VSQF_MAX_BD_SIZE_RJCTf 59696
#define VSQF_MAX_SIZE_RJCTf 59697
#define VSQF_QSZ_ECC__N_B_ERR_MASKf 59698
#define VSQF_WRED_RJCTf 59699
#define VSQMXOCBDSZf 59700
#define VSQMXOCQNUMf 59701
#define VSQMXOCQSZf 59702
#define VSQMXOCRFRSHf 59703
#define VSQPRGCNTMSKf 59704
#define VSQPRGCNTQf 59705
#define VSQPRGGRPSELf 59706
#define VSQRCAf 59707
#define VSQRCBf 59708
#define VSQRCCf 59709
#define VSQRCDf 59710
#define VSQROLLOVERf 59711
#define VSQROLLOVERMASKf 59712
#define VSQSIZEBDSf 59713
#define VSQSIZEWRDSf 59714
#define VSQTCTHRESHOLDf 59715
#define VSQ_AVRG_SIZEf 59716
#define VSQ_A_MX_OCf 59717
#define VSQ_BD_SIZE_MODEf 59718
#define VSQ_B_MX_OCf 59719
#define VSQ_CD_ENf 59720
#define VSQ_C_MX_OCf 59721
#define VSQ_DEQ_PKT_CNTf 59722
#define VSQ_DEQ_PKT_CNT_OVFf 59723
#define VSQ_D_MX_OCf 59724
#define VSQ_D_MX_OC_PARITY_ERR_MASKf 59725
#define VSQ_ENQ_PKT_CNTf 59726
#define VSQ_ENQ_PKT_CNT_OVFf 59727
#define VSQ_EN_Af 59728
#define VSQ_EN_Bf 59729
#define VSQ_EN_Cf 59730
#define VSQ_EN_Df 59731
#define VSQ_EN_Ef 59732
#define VSQ_EN_Ff 59733
#define VSQ_E_MX_OCf 59734
#define VSQ_F_MX_OCf 59735
#define VSQ_F_MX_OC_PARITY_ERR_MASKf 59736
#define VSQ_ISP_UPD_ENf 59737
#define VSQ_MX_OC_BDSZf 59738
#define VSQ_MX_OC_PER_BUFF_ENf 59739
#define VSQ_MX_OC_QNUMf 59740
#define VSQ_MX_OC_QSZf 59741
#define VSQ_MX_OC_RFRSHf 59742
#define VSQ_PRG_CNT_MSKf 59743
#define VSQ_PRG_CNT_Qf 59744
#define VSQ_PRG_GRP_SELf 59745
#define VSQ_RC_Af 59746
#define VSQ_RC_Bf 59747
#define VSQ_RC_Cf 59748
#define VSQ_RC_Df 59749
#define VSQ_RC_Ef 59750
#define VSQ_RC_Ff 59751
#define VSQ_ROLL_OVERf 59752
#define VSQ_ROLL_OVER_MASKf 59753
#define VSQ_SIZE_BDSf 59754
#define VSQ_SIZE_WRDSf 59755
#define VSQ_TC_THRESHOLDf 59756
#define VTH_CTRLf 59757
#define VTMON_7_OR_PVTMON_SELf 59758
#define VTMON_RSTBf 59759
#define VTTFORWARDINGSTRENGTHf 59760
#define VTTILLEGALRANGEf 59761
#define VTTILLEGALRANGELABELf 59762
#define VTTILLEGALRANGELABELRANGEINDEXf 59763
#define VTTILLEGALRANGEMASKf 59764
#define VTTPROGRAMFIRSTLOOKUPf 59765
#define VTTPROGRAMSECONDLOOKUPf 59766
#define VTTTRAPSENCOUNTERED1f 59767
#define VTTTRAPSENCOUNTERED2f 59768
#define VTT_1ST_LOOKUP_PROGRAM_1_INITIATE_PAR_ERRf 59769
#define VTT_1ST_LOOKUP_PROGRAM_1_PARITY_ERR_MASKf 59770
#define VTT_2ND_LOOKUP_PROGRAM_1_INITIATE_PAR_ERRf 59771
#define VTT_2ND_LOOKUP_PROGRAM_1_PARITY_ERR_MASKf 59772
#define VTT_IN_PP_PORT_CONFIG_INITIATE_PAR_ERRf 59773
#define VTT_IN_PP_PORT_CONFIG_PARITY_ERR_MASKf 59774
#define VTT_IN_PP_PORT_VLAN_CONFIG_INITIATE_PAR_ERRf 59775
#define VTT_IN_PP_PORT_VLAN_CONFIG_PARITY_ERR_MASKf 59776
#define VTT_LLVP_INITIATE_PAR_ERRf 59777
#define VTT_LLVP_PARITY_ERR_MASKf 59778
#define VTT_PP_PORT_TT_KEY_VARf 59779
#define VTT_PP_PORT_TT_KEY_VAR_INITIATE_PAR_ERRf 59780
#define VTT_PP_PORT_TT_KEY_VAR_PARITY_ERR_MASKf 59781
#define VTT_PP_PORT_VSI_PROFILES_INITIATE_PAR_ERRf 59782
#define VTT_PP_PORT_VSI_PROFILES_PARITY_ERR_MASKf 59783
#define VTT_PP_PORT_VT_KEY_VARf 59784
#define VTT_PP_PORT_VT_KEY_VAR_INITIATE_PAR_ERRf 59785
#define VTT_PP_PORT_VT_KEY_VAR_PARITY_ERR_MASKf 59786
#define VTT_PROGRAM_FIRST_LOOKUPf 59787
#define VTT_PROGRAM_SECOND_LOOKUPf 59788
#define VTT_PTC_CONFIG_INITIATE_PAR_ERRf 59789
#define VTT_PTC_CONFIG_PARITY_ERR_MASKf 59790
#define VTT_TRAPS_ENCOUNTEREDf 59791
#define VT_ENABLEf 59792
#define VT_FORWARDING_STRENGTHf 59793
#define VT_KEY_TYPEf 59794
#define VT_KEY_TYPE_2f 59795
#define VT_KEY_TYPE_2_USE_GLPf 59796
#define VT_KEY_TYPE_USE_GLPf 59797
#define VT_LIF_BANK_CONTENTIONf 59798
#define VT_LIF_BANK_CONTENTION_MASKf 59799
#define VT_LOOKUP_0_FOUNDf 59800
#define VT_LOOKUP_0_FOUND_MASKf 59801
#define VT_LOOKUP_0_RESULTf 59802
#define VT_LOOKUP_1_FOUNDf 59803
#define VT_LOOKUP_1_FOUND_MASKf 59804
#define VT_LOOKUP_1_RESULTf 59805
#define VT_MISS_DROPf 59806
#define VT_MISS_UNTAGf 59807
#define VT_MISS_UT_DROPf 59808
#define VT_PORT_GROUP_IDf 59809
#define VT_PORT_TYPE_SELECTf 59810
#define VT_PORT_TYPE_SELECT_2f 59811
#define VT_PROCESSING_PROFILEf 59812
#define VT_PROCESSING_PROFILE_MASKf 59813
#define VT_SYS_PORT_OVERRIDEf 59814
#define VXLAN__BC_DROPf 59815
#define VXLAN__CLASS_IDf 59816
#define VXLAN__CNTAG_DELETE_PRI_BITMAPf 59817
#define VXLAN__DELETE_VNTAGf 59818
#define VXLAN__DIPf 59819
#define VXLAN__DISABLE_VLAN_CHECKf 59820
#define VXLAN__DISABLE_VP_PRUNINGf 59821
#define VXLAN__DVP_IS_NETWORK_PORTf 59822
#define VXLAN__EH_QUEUE_TAGf 59823
#define VXLAN__EH_TAG_TYPEf 59824
#define VXLAN__EN_EFILTERf 59825
#define VXLAN__FLEX_CTR_BASE_COUNTER_IDXf 59826
#define VXLAN__FLEX_CTR_OFFSET_MODEf 59827
#define VXLAN__FLEX_CTR_POOL_NUMBERf 59828
#define VXLAN__MTU_ENABLEf 59829
#define VXLAN__MTU_VALUEf 59830
#define VXLAN__RESERVED_0f 59831
#define VXLAN__RESERVED_EH_TMf 59832
#define VXLAN__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 59833
#define VXLAN__RSVD_FLEX_CTR_POOL_NUMBERf 59834
#define VXLAN__RSVD_TUNNEL_INDEXf 59835
#define VXLAN__TUNNEL_INDEXf 59836
#define VXLAN__UMC_DROPf 59837
#define VXLAN__UUC_DROPf 59838
#define VXLAN__VLAN_MEMBERSHIP_PROFILEf 59839
#define VXLAN_ACTIONf 59840
#define VXLAN_DEFAULT_SVP_ENABLEf 59841
#define VXLAN_DIP__DATAf 59842
#define VXLAN_DIP__DIPf 59843
#define VXLAN_DIP__FLEX_CTR_BASE_COUNTER_IDXf 59844
#define VXLAN_DIP__FLEX_CTR_OFFSET_MODEf 59845
#define VXLAN_DIP__FLEX_CTR_POOL_NUMBERf 59846
#define VXLAN_DIP__HASH_LSBf 59847
#define VXLAN_DIP__IGNORE_UDP_CHECKSUMf 59848
#define VXLAN_DIP__KEYf 59849
#define VXLAN_DIP__NETWORK_RECEIVERS_PRESENTf 59850
#define VXLAN_DIP__RESERVED_0f 59851
#define VXLAN_DIP__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 59852
#define VXLAN_DIP__RSVD_FLEX_CTR_POOL_NUMBERf 59853
#define VXLAN_DIP__USE_OUTER_HEADER_PHBf 59854
#define VXLAN_FLAGSf 59855
#define VXLAN_PAYLOAD_HASH_SELECT_Af 59856
#define VXLAN_PAYLOAD_HASH_SELECT_Bf 59857
#define VXLAN_PAYLOAD_L2_BITMAP_Af 59858
#define VXLAN_PAYLOAD_L2_BITMAP_Bf 59859
#define VXLAN_PAYLOAD_L3_BITMAP_Af 59860
#define VXLAN_PAYLOAD_L3_BITMAP_Bf 59861
#define VXLAN_RESERVED_1f 59862
#define VXLAN_RESERVED_2f 59863
#define VXLAN_SIP__DATAf 59864
#define VXLAN_SIP__HASH_LSBf 59865
#define VXLAN_SIP__KEYf 59866
#define VXLAN_SIP__RESERVED_0f 59867
#define VXLAN_SIP__RSVD_SVPf 59868
#define VXLAN_SIP__SIPf 59869
#define VXLAN_SIP__SVPf 59870
#define VXLAN_SIP_LOOKUP_FAIL_COPY_TOCPUf 59871
#define VXLAN_TERMINATION_ALLOWEDf 59872
#define VXLAN_VFI__DATAf 59873
#define VXLAN_VFI__DVPf 59874
#define VXLAN_VFI__HASH_LSBf 59875
#define VXLAN_VFI__KEYf 59876
#define VXLAN_VFI__RESERVED_0f 59877
#define VXLAN_VFI__RSVD_DVPf 59878
#define VXLAN_VFI__RSVD_VFIf 59879
#define VXLAN_VFI__SD_TAG_ACTION_IF_NOT_PRESENTf 59880
#define VXLAN_VFI__SD_TAG_ACTION_IF_PRESENTf 59881
#define VXLAN_VFI__SD_TAG_DOT1P_MAPPING_PTRf 59882
#define VXLAN_VFI__SD_TAG_DOT1P_PRI_SELECTf 59883
#define VXLAN_VFI__SD_TAG_NEW_CFIf 59884
#define VXLAN_VFI__SD_TAG_NEW_PRIf 59885
#define VXLAN_VFI__SD_TAG_REMARK_CFIf 59886
#define VXLAN_VFI__SD_TAG_TPID_INDEXf 59887
#define VXLAN_VFI__SD_TAG_VIDf 59888
#define VXLAN_VFI__VFIf 59889
#define VXLAN_VFI__VN_IDf 59890
#define VXLAN_VFI_LOOKUP_KEY_TYPEf 59891
#define VXLAN_VN_ID__DATAf 59892
#define VXLAN_VN_ID__HASH_LSBf 59893
#define VXLAN_VN_ID__KEYf 59894
#define VXLAN_VN_ID__RESERVED_0f 59895
#define VXLAN_VN_ID__RSVD_VFIf 59896
#define VXLAN_VN_ID__SIPf 59897
#define VXLAN_VN_ID__VFIf 59898
#define VXLAN_VN_ID__VN_IDf 59899
#define VXLAN_VN_ID_LOOKUP_FAIL_COPY_TOCPUf 59900
#define VXLAN_VN_ID_LOOKUP_KEY_TYPEf 59901
#define VXLT_CPU_COSf 59902
#define VXLT_MISSf 59903
#define VXLT_MISS_DROPf 59904
#define VXLT_MISS_TOCPUf 59905
#define VXLT_PAR_ERRf 59906
#define VXLT_TOCPUf 59907
#define W1TC_WR_ENBf 59908
#define W2R_DIFFCS_DLY_F0f 59909
#define W2R_DIFFCS_DLY_F1f 59910
#define W2R_NOPSf 59911
#define W2R_SAMECS_DLYf 59912
#define W2R_SPLIT_ENf 59913
#define W2W_DIFFCS_DLYf 59914
#define W2W_SAMECS_DLYf 59915
#define WAf 59916
#define WADDRf 59917
#define WADDR_HALF_Af 59918
#define WADDR_HALF_Bf 59919
#define WAFAAECCERRf 59920
#define WAFAAECCERRMASKf 59921
#define WAFAA_ECC_1B_ERR_MASKf 59922
#define WAFAA_ECC_2B_ERR_MASKf 59923
#define WAFAA_INITIATE_ECC_1B_ERRf 59924
#define WAFAA_INITIATE_ECC_2B_ERRf 59925
#define WAFABECCERRf 59926
#define WAFABECCERRMASKf 59927
#define WAFAB_ECC_1B_ERR_MASKf 59928
#define WAFAB_ECC_2B_ERR_MASKf 59929
#define WAFAB_INITIATE_ECC_1B_ERRf 59930
#define WAFAB_INITIATE_ECC_2B_ERRf 59931
#define WAFACECCERRf 59932
#define WAFACECCERRMASKf 59933
#define WAFAC_ECC_1B_ERR_MASKf 59934
#define WAFAC_ECC_2B_ERR_MASKf 59935
#define WAFAC_INITIATE_ECC_1B_ERRf 59936
#define WAFAC_INITIATE_ECC_2B_ERRf 59937
#define WAFADECCERRf 59938
#define WAFADECCERRMASKf 59939
#define WAFAD_ECC_1B_ERR_MASKf 59940
#define WAFAD_ECC_2B_ERR_MASKf 59941
#define WAFAD_INITIATE_ECC_1B_ERRf 59942
#define WAFAD_INITIATE_ECC_2B_ERRf 59943
#define WAFAEECCERRf 59944
#define WAFAEECCERRMASKf 59945
#define WAFAE_ECC_1B_ERR_MASKf 59946
#define WAFAE_ECC_2B_ERR_MASKf 59947
#define WAFAE_INITIATE_ECC_1B_ERRf 59948
#define WAFAE_INITIATE_ECC_2B_ERRf 59949
#define WAFAFECCERRf 59950
#define WAFAFECCERRMASKf 59951
#define WAFAF_ECC_1B_ERR_MASKf 59952
#define WAFAF_ECC_2B_ERR_MASKf 59953
#define WAFAF_INITIATE_ECC_1B_ERRf 59954
#define WAFAF_INITIATE_ECC_2B_ERRf 59955
#define WAFAG_ECC_1B_ERR_MASKf 59956
#define WAFAG_ECC_2B_ERR_MASKf 59957
#define WAFAG_INITIATE_ECC_1B_ERRf 59958
#define WAFAG_INITIATE_ECC_2B_ERRf 59959
#define WAFAH_ECC_1B_ERR_MASKf 59960
#define WAFAH_ECC_2B_ERR_MASKf 59961
#define WAFAH_INITIATE_ECC_1B_ERRf 59962
#define WAFAH_INITIATE_ECC_2B_ERRf 59963
#define WAFBAECCERRf 59964
#define WAFBAECCERRMASKf 59965
#define WAFBA_ECC_1B_ERR_MASKf 59966
#define WAFBA_ECC_2B_ERR_MASKf 59967
#define WAFBA_INITIATE_ECC_1B_ERRf 59968
#define WAFBA_INITIATE_ECC_2B_ERRf 59969
#define WAFBBECCERRf 59970
#define WAFBBECCERRMASKf 59971
#define WAFBB_ECC_1B_ERR_MASKf 59972
#define WAFBB_ECC_2B_ERR_MASKf 59973
#define WAFBB_INITIATE_ECC_1B_ERRf 59974
#define WAFBB_INITIATE_ECC_2B_ERRf 59975
#define WAFBCECCERRf 59976
#define WAFBCECCERRMASKf 59977
#define WAFBC_ECC_1B_ERR_MASKf 59978
#define WAFBC_ECC_2B_ERR_MASKf 59979
#define WAFBC_INITIATE_ECC_1B_ERRf 59980
#define WAFBC_INITIATE_ECC_2B_ERRf 59981
#define WAFBDECCERRf 59982
#define WAFBDECCERRMASKf 59983
#define WAFBD_ECC_1B_ERR_MASKf 59984
#define WAFBD_ECC_2B_ERR_MASKf 59985
#define WAFBD_INITIATE_ECC_1B_ERRf 59986
#define WAFBD_INITIATE_ECC_2B_ERRf 59987
#define WAFBEECCERRf 59988
#define WAFBEECCERRMASKf 59989
#define WAFBE_ECC_1B_ERR_MASKf 59990
#define WAFBE_ECC_2B_ERR_MASKf 59991
#define WAFBE_INITIATE_ECC_1B_ERRf 59992
#define WAFBE_INITIATE_ECC_2B_ERRf 59993
#define WAFBFECCERRf 59994
#define WAFBFECCERRMASKf 59995
#define WAFBF_ECC_1B_ERR_MASKf 59996
#define WAFBF_ECC_2B_ERR_MASKf 59997
#define WAFBF_INITIATE_ECC_1B_ERRf 59998
#define WAFBF_INITIATE_ECC_2B_ERRf 59999
#define WAFBG_ECC_1B_ERR_MASKf 60000
#define WAFBG_ECC_2B_ERR_MASKf 60001
#define WAFBG_INITIATE_ECC_1B_ERRf 60002
#define WAFBG_INITIATE_ECC_2B_ERRf 60003
#define WAFBH_ECC_1B_ERR_MASKf 60004
#define WAFBH_ECC_2B_ERR_MASKf 60005
#define WAFBH_INITIATE_ECC_1B_ERRf 60006
#define WAFBH_INITIATE_ECC_2B_ERRf 60007
#define WAITFORCOMPLETEf 60008
#define WAIT_FINISH_CUR_STATE_BEFORE_STOP_FOR_REFRESHf 60009
#define WAIT_FOR_2ND_MOPf 60010
#define WAIT_FOR_5_EP_CELLSf 60011
#define WAIT_FOR_MOPf 60012
#define WAKEUP_EVENTf 60013
#define WAKEUP_NUMBERf 60014
#define WAKE_ON_CONNECT_ENABLE_WKCNNT_Ef 60015
#define WAKE_ON_DISCONNECT_ENABLE_WKDSCNNT_Ef 60016
#define WAKE_ON_OVER_CURRENT_ENABLE_WKOC_Ef 60017
#define WAMULERRf 60018
#define WAMU_ERR_ENf 60019
#define WAMU_PARITY_CHK_ENf 60020
#define WAMU_PAR_ERRf 60021
#define WAMU_PAR_ERR_ENf 60022
#define WAMU_PG_1ST_DROP_OFFSETf 60023
#define WAMU_PG_RESET_FLOORf 60024
#define WAMU_PG_RESET_OFFSETf 60025
#define WAMU_PKT_ERRf 60026
#define WAMU_QBASE_ERRf 60027
#define WAMU_QUEUE_BASEf 60028
#define WARMSTARTf 60029
#define WARPCORE0_RCVRD_CLK_VALIDf 60030
#define WARPCORE1_RCVRD_CLK_VALIDf 60031
#define WARPCORE2_RCVRD_CLK_VALIDf 60032
#define WARPCORE3_RCVRD_CLK_VALIDf 60033
#define WARPCORE4_RCVRD_CLK_VALIDf 60034
#define WARPCORE5_RCVRD_CLK_VALIDf 60035
#define WARPCORE6_RCVRD_CLK_VALIDf 60036
#define WARPCORE8_PORT_27_LINK_STATf 60037
#define WARPCORE8_PORT_32_TO_34_LINK_STATf 60038
#define WARPCORE9_PORT_28_TO_31_LINK_STATf 60039
#define WARPCORE_0_ENABLEf 60040
#define WARPCORE_1_ENABLEf 60041
#define WARPCORE_MXQ_PWR_GRP_0_ENf 60042
#define WARPCORE_MXQ_PWR_GRP_1_ENf 60043
#define WATB_IDf 60044
#define WATCHDOG_ENf 60045
#define WATCHDOG_FREQ_DISf 60046
#define WATCHDOG_RESETf 60047
#define WATERMARKf 60048
#define WAYPOINT_UP_DISf 60049
#define WAYS_1f 60050
#define WAYS_2f 60051
#define WAYS_3f 60052
#define WAY_3f 60053
#define WAY_5f 60054
#define WAY_SIZEf 60055
#define WBf 60056
#define WBUSYf 60057
#define WB_BUFFER_CORRECTED_ERRORf 60058
#define WB_BUFFER_CORRECTED_ERROR_DISINTf 60059
#define WB_BUFFER_ENABLE_ECCf 60060
#define WB_BUFFER_FORCE_ERRORf 60061
#define WB_BUFFER_TM0f 60062
#define WB_BUFFER_TM1f 60063
#define WB_BUFFER_UNCORRECTED_ERRORf 60064
#define WB_BUFFER_UNCORRECTED_ERROR_DISINTf 60065
#define WB_CONGEST_THRESHOLDf 60066
#define WB_FULL_THRESHOLDf 60067
#define WB_MEM_DISABLE_ECCf 60068
#define WB_MEM_ECC_CORRUPTf 60069
#define WB_MEM_TMf 60070
#define WB_OVERFLOWf 60071
#define WB_OVERFLOW_DISINTf 60072
#define WC0_8_XFI_MODE_SELf 60073
#define WC0_MD_STf 60074
#define WC0_QSGMII_SELf 60075
#define WC1_8_XFI_MODE_SELf 60076
#define WC1_MD_STf 60077
#define WC1_QSGMII_SELf 60078
#define WC2_MD_STf 60079
#define WC2_QSGMII_SELf 60080
#define WC3_MD_STf 60081
#define WC4_MD_STf 60082
#define WC5_MD_STf 60083
#define WCD_DA_MISSf 60084
#define WCD_DISABLEf 60085
#define WCD_PARITY_ENf 60086
#define WCD_PARITY_ERRf 60087
#define WCD_PARITY_ERR_INTR_ENf 60088
#define WCD_SA_MISSf 60089
#define WCL_INTRf 60090
#define WCMEM_ADDRf 60091
#define WCYCLESf 60092
#define WC_0_BPS_MODEf 60093
#define WC_0_MD_STf 60094
#define WC_10G_21G_SELf 60095
#define WC_1_BPS_MODEf 60096
#define WC_1_MD_STf 60097
#define WC_2_BPS_MODEf 60098
#define WC_2_MD_STf 60099
#define WC_3_MD_STf 60100
#define WC_4_BPS_MODEf 60101
#define WC_4_MD_STf 60102
#define WC_5_BPS_MODEf 60103
#define WC_5_MD_STf 60104
#define WC_6_BPS_MODEf 60105
#define WC_6_MD_STf 60106
#define WC_7_MD_STf 60107
#define WC_CONFIG_BROADCAST_ENf 60108
#define WC_CONFIG_CAT4K_OOB_FCf 60109
#define WC_CONFIG_CAT4K_OOB_FC_LB_DEBUGf 60110
#define WC_CONFIG_CHANNEL_SELf 60111
#define WC_CONFIG_IL_ENf 60112
#define WC_CONFIG_IL_MODEf 60113
#define WC_FORCE_TXPLL_LOCKf 60114
#define WC_N_FORCE_SPEED_STRAP_LN_0f 60115
#define WC_N_FORCE_SPEED_STRAP_LN_1f 60116
#define WC_N_FORCE_SPEED_STRAP_LN_2f 60117
#define WC_N_FORCE_SPEED_STRAP_LN_3f 60118
#define WC_N_PRTAD_BCSTf 60119
#define WC_N_TX_DRV_HV_DISABLEf 60120
#define WC_RX_SEQ_DONEf 60121
#define WC_UC_MEM_MASKf 60122
#define WC_UC_MEM_SRSTNf 60123
#define WDAT36_RMWf 60124
#define WDATAf 60125
#define WDATA_31_0f 60126
#define WDATA_31_0_MASKf 60127
#define WDATA_63_32f 60128
#define WDATA_63_32_MASKf 60129
#define WDDELETEf 60130
#define WDDELETEQTHf 60131
#define WDFEMPTYf 60132
#define WDFFIFOCOUNTf 60133
#define WDFFULLf 60134
#define WDF_EMPTYf 60135
#define WDF_FIFO_COUNTf 60136
#define WDF_FULLf 60137
#define WDF_MEM_CONTROL_ECC__N_B_ERR_MASKf 60138
#define WDF_MEM_CONTROL_INITIATE_ECC_N_B_ERRf 60139
#define WDF_MEM_DATA_INITIATE_PAR_ERRf 60140
#define WDF_MEM_DATA_PARITY_ERR_MASKf 60141
#define WDF_WATERMARKf 60142
#define WDHf 60143
#define WDLASTCRTIMEf 60144
#define WDMf 60145
#define WDMFf 60146
#define WDMRf 60147
#define WDM_ECC_1B_ERR_MASKf 60148
#define WDM_ECC_2B_ERR_MASKf 60149
#define WDM_INITIATE_ECC_1B_ERRf 60150
#define WDM_INITIATE_ECC_2B_ERRf 60151
#define WDOEBFf 60152
#define WDOEBRf 60153
#define WDOGCONTROLf 60154
#define WDOGINTf 60155
#define WDOGINTCLRf 60156
#define WDOGLOADf 60157
#define WDOGLOCKf 60158
#define WDOGMISf 60159
#define WDOGPCELLID0f 60160
#define WDOGPCELLID1f 60161
#define WDOGPCELLID2f 60162
#define WDOGPCELLID3f 60163
#define WDOGPERIPHID0f 60164
#define WDOGPERIPHID1f 60165
#define WDOGPERIPHID2f 60166
#define WDOGPERIPHID3f 60167
#define WDOGRESf 60168
#define WDOGRISf 60169
#define WDOGVALUEf 60170
#define WDRESETf 60171
#define WDRR_CREDITf 60172
#define WDRR_PKT_SIZEf 60173
#define WDRR_RESIDUEf 60174
#define WDRR_RESIDUE_SIGNf 60175
#define WDSTATUSMSGGENPERIODf 60176
#define WDT_0_INTRf 60177
#define WDT_0_RST_OVERRIDEf 60178
#define WDT_1_INTRf 60179
#define WDT_1_RST_OVERRIDEf 60180
#define WD_DELETEf 60181
#define WD_DELETE_Q_THf 60182
#define WD_IRQ_ONLYf 60183
#define WD_LAST_CR_TIMEf 60184
#define WD_MODEf 60185
#define WD_STATUS_MSG_GEN_PERIODf 60186
#define WEf 60187
#define WEAf 60188
#define WEBf 60189
#define WECf 60190
#define WEDf 60191
#define WEIGHTf 60192
#define WEIGHTED_ROUND_ROBIN_LATENCY_CONTROLf 60193
#define WEIGHTED_ROUND_ROBIN_WEIGHT_SHARINGf 60194
#define WEIGHTSf 60195
#define WEIGHTS_CLEARf 60196
#define WEIGHT_0f 60197
#define WEIGHT_1f 60198
#define WEIGHT_2f 60199
#define WEIGHT_3f 60200
#define WEIGHT_4f 60201
#define WEIGHT_5f 60202
#define WEIGHT_6f 60203
#define WEIGHT_7f 60204
#define WEIGHT_CELL_XMIT_BUS_ADDRESSf 60205
#define WEIGHT_CELL_XMIT_BUS_HITf 60206
#define WEIGHT_COUNTf 60207
#define WEIGHT_LOADINGf 60208
#define WEIGHT_QSIZEf 60209
#define WEIGHT_RECIPf 60210
#define WEIGHT_SHAPE_BUS_ADDRESSf 60211
#define WEIGHT_SHAPE_BUS_HITf 60212
#define WESP_DRAFT_11f 60213
#define WESP_PROTO_NUMBERf 60214
#define WESP_PROTO_NUMBER_ENABLEf 60215
#define WE_Nf 60216
#define WE_TIME0f 60217
#define WE_TIME1f 60218
#define WE_TIME2f 60219
#define WFAFAECCERRf 60220
#define WFAFAECCERRMASKf 60221
#define WFAFA_ECC_1B_ERR_MASKf 60222
#define WFAFA_ECC_2B_ERR_MASKf 60223
#define WFAFA_INITIATE_ECC_1B_ERRf 60224
#define WFAFA_INITIATE_ECC_2B_ERRf 60225
#define WFAFBECCERRf 60226
#define WFAFBECCERRMASKf 60227
#define WFAFB_ECC_1B_ERR_MASKf 60228
#define WFAFB_ECC_2B_ERR_MASKf 60229
#define WFAFB_INITIATE_ECC_1B_ERRf 60230
#define WFAFB_INITIATE_ECC_2B_ERRf 60231
#define WFAFCECCERRf 60232
#define WFAFCECCERRMASKf 60233
#define WFAFC_ECC_1B_ERR_MASKf 60234
#define WFAFC_ECC_2B_ERR_MASKf 60235
#define WFAFC_INITIATE_ECC_1B_ERRf 60236
#define WFAFC_INITIATE_ECC_2B_ERRf 60237
#define WFAFDECCERRf 60238
#define WFAFDECCERRMASKf 60239
#define WFAFD_ECC_1B_ERR_MASKf 60240
#define WFAFD_ECC_2B_ERR_MASKf 60241
#define WFAFD_INITIATE_ECC_1B_ERRf 60242
#define WFAFD_INITIATE_ECC_2B_ERRf 60243
#define WFAFEECCERRf 60244
#define WFAFEECCERRMASKf 60245
#define WFAFE_ECC_1B_ERR_MASKf 60246
#define WFAFE_ECC_2B_ERR_MASKf 60247
#define WFAFE_INITIATE_ECC_1B_ERRf 60248
#define WFAFE_INITIATE_ECC_2B_ERRf 60249
#define WFAFFECCERRf 60250
#define WFAFFECCERRMASKf 60251
#define WFAFF_ECC_1B_ERR_MASKf 60252
#define WFAFF_ECC_2B_ERR_MASKf 60253
#define WFAFF_INITIATE_ECC_1B_ERRf 60254
#define WFAFF_INITIATE_ECC_2B_ERRf 60255
#define WFAFG_ECC_1B_ERR_MASKf 60256
#define WFAFG_ECC_2B_ERR_MASKf 60257
#define WFAFG_INITIATE_ECC_1B_ERRf 60258
#define WFAFG_INITIATE_ECC_2B_ERRf 60259
#define WFAFH_ECC_1B_ERR_MASKf 60260
#define WFAFH_ECC_2B_ERR_MASKf 60261
#define WFAFH_INITIATE_ECC_1B_ERRf 60262
#define WFAFH_INITIATE_ECC_2B_ERRf 60263
#define WFIFO_ALMOST_FULL_THRESHOLDf 60264
#define WFIFO_CTL_CORRECTED_ERRORf 60265
#define WFIFO_CTL_CORRECTED_ERROR_DISINTf 60266
#define WFIFO_CTL_ECC_CORRUPTf 60267
#define WFIFO_CTL_ECC_ERROR_ADDRf 60268
#define WFIFO_CTL_ENABLE_ECCf 60269
#define WFIFO_CTL_ERROR_ADDRESSf 60270
#define WFIFO_CTL_FORCE_UNCORRECTABLE_ERRORf 60271
#define WFIFO_CTL_INIT_DONEf 60272
#define WFIFO_CTL_TMf 60273
#define WFIFO_CTL_UNCORRECTED_ERRORf 60274
#define WFIFO_CTL_UNCORRECTED_ERROR_DISINTf 60275
#define WFIFO_D0_INIT_DONEf 60276
#define WFIFO_D0_TMf 60277
#define WFIFO_D1_INIT_DONEf 60278
#define WFIFO_D1_TMf 60279
#define WFIFO_D2_INIT_DONEf 60280
#define WFIFO_D2_TMf 60281
#define WFIFO_D3_INIT_DONEf 60282
#define WFIFO_D3_TMf 60283
#define WFIFO_DATA0_LSB_TMf 60284
#define WFIFO_DATA0_MSB_TMf 60285
#define WFIFO_DATA1_LSB_TMf 60286
#define WFIFO_DATA1_MSB_TMf 60287
#define WFIFO_EMPTYf 60288
#define WFIFO_FILL_WATERMARKHf 60289
#define WFIFO_FILL_WATERMARKH_CLRf 60290
#define WFIFO_FULL_THRESHOLDf 60291
#define WFIFO_OVERFLOWf 60292
#define WFI_ENf 60293
#define WFMT_EMPTYf 60294
#define WFQ0WEIGHTf 60295
#define WFQ1WEIGHTf 60296
#define WFQ2WEIGHTf 60297
#define WFQ3WEIGHTf 60298
#define WFQ4WEIGHTf 60299
#define WFQ5WEIGHTf 60300
#define WFQ6WEIGHTf 60301
#define WFQ7WEIGHTf 60302
#define WFQMODEf 60303
#define WFQWEIGHTXXf 60304
#define WFQWEIGHTXX_PLUS_1f 60305
#define WFQ_0_WEIGHTf 60306
#define WFQ_1_WEIGHTf 60307
#define WFQ_2_WEIGHTf 60308
#define WFQ_3_WEIGHTf 60309
#define WFQ_4_WEIGHTf 60310
#define WFQ_5_WEIGHTf 60311
#define WFQ_6_WEIGHTf 60312
#define WFQ_7_WEIGHTf 60313
#define WFQ_EMPTY_VALUEf 60314
#define WFQ_ENf 60315
#define WFQ_MODEf 60316
#define WFQ_PG_0_WEIGHTf 60317
#define WFQ_PG_1_WEIGHTf 60318
#define WFQ_PG_2_WEIGHTf 60319
#define WFQ_PG_3_WEIGHTf 60320
#define WFQ_PG_4_WEIGHTf 60321
#define WFQ_PG_5_WEIGHTf 60322
#define WFQ_PG_6_WEIGHTf 60323
#define WFQ_PG_7_WEIGHTf 60324
#define WFQ_PKT_SIZEf 60325
#define WFQ_PRIMARY_WEIGHTf 60326
#define WFQ_SECONDARY_WEIGHTf 60327
#define WFQ_TCG_DISf 60328
#define WFQ_WEIGHT_XXf 60329
#define WFQ_WEIGHT_XX_PLUS_1f 60330
#define WGf 60331
#define WG1f 60332
#define WG2f 60333
#define WGTf 60334
#define WHf 60335
#define WH1f 60336
#define WH2f 60337
#define WHITESPACEf 60338
#define WHITE_SPACE_SEGMENTSf 60339
#define WIDEf 60340
#define WIDE_0f 60341
#define WIDE_1f 60342
#define WIDE_ENTRY_BITSf 60343
#define WINDOW_DONEf 60344
#define WINDOW_SIZEf 60345
#define WIRE_DELAYf 60346
#define WL0_BL0f 60347
#define WL0_BL1f 60348
#define WL1_BL0f 60349
#define WL1_BL1f 60350
#define WLANf 60351
#define WLAN__CAPWAP_WLAN_MC_BITMAPf 60352
#define WLAN__CLASS_IDf 60353
#define WLAN__CNTAG_DELETE_PRI_BITMAPf 60354
#define WLAN__DELETE_VNTAGf 60355
#define WLAN__DGLPf 60356
#define WLAN__DISABLE_VP_PRUNINGf 60357
#define WLAN__DVPf 60358
#define WLAN__DVP_IS_NETWORK_PORTf 60359
#define WLAN__EN_EFILTERf 60360
#define WLAN__FLEX_CTR_BASE_COUNTER_IDXf 60361
#define WLAN__FLEX_CTR_OFFSET_MODEf 60362
#define WLAN__FLEX_CTR_POOL_NUMBERf 60363
#define WLAN__HG_ADD_SYS_RSVD_VIDf 60364
#define WLAN__HG_HDR_SELf 60365
#define WLAN__HG_L3_OVERRIDEf 60366
#define WLAN__HG_LEARN_OVERRIDEf 60367
#define WLAN__INTF_NUMf 60368
#define WLAN__L3_UC_DA_DISABLEf 60369
#define WLAN__L3_UC_SA_DISABLEf 60370
#define WLAN__L3_UC_TTL_DISABLEf 60371
#define WLAN__L3_UC_VLAN_DISABLEf 60372
#define WLAN__MAC_ADDRESSf 60373
#define WLAN__MTU_ENABLEf 60374
#define WLAN__MTU_VALUEf 60375
#define WLAN__RESERVEDf 60376
#define WLAN__TRUNK_IDf 60377
#define WLAN__VINTF_CTR_IDXf 60378
#define WLAN__VLAN_MEMBERSHIP_PROFILEf 60379
#define WLAN__WLAN_DVP_PROFILEf 60380
#define WLAN_COSf 60381
#define WLAN_DECRYPT_OFFLOAD_ENABLEf 60382
#define WLAN_DOT1X_DROPf 60383
#define WLAN_DVP_PROFILEf 60384
#define WLAN_ENCAPf 60385
#define WLAN_MAC__DOT1X_STATEf 60386
#define WLAN_MAC__MAC_ADDRf 60387
#define WLAN_MAC__RESERVED_0f 60388
#define WLAN_MAC__RICf 60389
#define WLAN_MAC__RIC_HA_VPf 60390
#define WLAN_MAC__RIC_WTP_VPf 60391
#define WLAN_MAC__ROCf 60392
#define WLAN_MOVE_CPU_COSf 60393
#define WLAN_MOVE_DROPf 60394
#define WLAN_MOVE_DROP_TOCPUf 60395
#define WLAN_MOVE_TOCPUf 60396
#define WLAN_ROAM_ERRORf 60397
#define WLAN_ROAM_ERROR_CHECKf 60398
#define WLAN_ROAM_ERROR_DROPf 60399
#define WLAN_SVP__BSSIDf 60400
#define WLAN_SVP__DATAf 60401
#define WLAN_SVP__EXP_TUNNEL_IDf 60402
#define WLAN_SVP__KEYf 60403
#define WLAN_SVP__RESERVEDf 60404
#define WLAN_SVP__RIDf 60405
#define WLAN_SVP__SVPf 60406
#define WLAN_SVP__TUNNEL_IDf 60407
#define WLAN_SVP_MISS_CPU_COSf 60408
#define WLAN_SVP_MISS_TOCPUf 60409
#define WLAN_SVP_PAR_ERRf 60410
#define WLAN_TMf 60411
#define WLAN_TUNNEL_INDEXf 60412
#define WLAN_UNAUTHENTICATED_TO_CPUf 60413
#define WLCT0_MFIFO_NFULLf 60414
#define WLCT1_MFIFO_NFULLf 60415
#define WLCT2_MFIFO_NFULLf 60416
#define WLDQSENf 60417
#define WLECCf 60418
#define WLMRDf 60419
#define WM_MAX_THRESHOLDf 60420
#define WORDf 60421
#define WORD0f 60422
#define WORD1f 60423
#define WORD2f 60424
#define WORD3f 60425
#define WORDINDEXECCERROR_Nf 60426
#define WORDINDEXECCERROR_N_MASKf 60427
#define WORDINDEXFIFOINITDONEf 60428
#define WORDSWAP_IN_64BIT_SBUSDATAf 60429
#define WORDS_INITIATE_PAR_ERRf 60430
#define WORDS_PARITY_ERR_MASKf 60431
#define WORD_ALIGNMENTf 60432
#define WORD_AVAILf 60433
#define WORD_INDEX_ECC__N_B_ERR_MASKf 60434
#define WORD_INDEX_FIFO_INIT_DONEf 60435
#define WORD_INDEX_INITIATE_ECC_N_B_ERRf 60436
#define WORD_MAPf 60437
#define WORD_WATERMARK_MINf 60438
#define WORKCONSERVINGMODECANCELENf 60439
#define WORKCONSERVINGMODEENf 60440
#define WORKING_CREDITf 60441
#define WORKING_DATAf 60442
#define WORK_CONSERVING_MODE_CANCEL_ENf 60443
#define WORK_CONSERVING_MODE_ENf 60444
#define WORK_Q_EMPTYf 60445
#define WORK_Q_FILL_LEVELf 60446
#define WPf 60447
#define WPTf 60448
#define WPTRf 60449
#define WPT_ADDR_MASKGf 60450
#define WPT_ADDR_MASKG1f 60451
#define WPT_ADDR_MASKG2f 60452
#define WPT_ADDR_MASKHf 60453
#define WPT_ADDR_MASKH1f 60454
#define WPT_ADDR_MASKH2f 60455
#define WQUPFLTRf 60456
#define WQUPFLTRMASKf 60457
#define WQUP_FLTRf 60458
#define WQUP_FLTR_MASKf 60459
#define WQ_ERROR_POINTERf 60460
#define WQ_ERROR_TYPEf 60461
#define WQ_REQ_FIFO_DEPTHf 60462
#define WQ_REQ_FIFO_OVERFLOWf 60463
#define WQ_REQ_FIFO_OVERFLOW_DISINTf 60464
#define WQ_REQ_FIFO_PARITYf 60465
#define WQ_REQ_FIFO_PARITY_DISINTf 60466
#define WQ_REQ_FIFO_UNDERFLOWf 60467
#define WQ_REQ_FIFO_UNDERFLOW_DISINTf 60468
#define WRf 60469
#define WRAPPERREVIDf 60470
#define WRAPPERTYPEf 60471
#define WRAP_ENf 60472
#define WRBEATSf 60473
#define WRCMDDISTANCEf 60474
#define WRCMDSf 60475
#define WRDM72_INST_OPCf 60476
#define WREDAVGQSIZE_CELL_REGf 60477
#define WREDCONFIG_CELL_REGf 60478
#define WREDCONFIG_ECCP_REGf 60479
#define WREDCURVE_CORRECTED_ERRORf 60480
#define WREDCURVE_CORRECTED_ERROR_DISINTf 60481
#define WREDCURVE_ENABLE_ECCf 60482
#define WREDCURVE_FORCE_UNCORRECTABLE_ERRORf 60483
#define WREDCURVE_MEM_TMf 60484
#define WREDCURVE_UNCORRECTED_ERRORf 60485
#define WREDCURVE_UNCORRECTED_ERROR_DISINTf 60486
#define WREDENf 60487
#define WREDPARAM_GREEN_END_CELL_REGf 60488
#define WREDPARAM_GREEN_START_CELL_REGf 60489
#define WREDPARAM_PRI0_END_CELL_REGf 60490
#define WREDPARAM_PRI0_START_CELL_REGf 60491
#define WREDPARAM_RED_END_CELL_REGf 60492
#define WREDPARAM_RED_START_CELL_REGf 60493
#define WREDPARAM_YELLOW_END_CELL_REGf 60494
#define WREDPARAM_YELLOW_START_CELL_REGf 60495
#define WREDSTATE_CORRECTED_ERRORf 60496
#define WREDSTATE_CORRECTED_ERROR_DISINTf 60497
#define WREDSTATE_ENABLE_ECCf 60498
#define WREDSTATE_FORCE_UNCORRECTABLE_ERRORf 60499
#define WREDSTATE_MEM_TM01f 60500
#define WREDSTATE_MEM_TM2f 60501
#define WREDSTATE_UNCORRECTED_ERRORf 60502
#define WREDSTATE_UNCORRECTED_ERROR_DISINTf 60503
#define WRED_CFG_CORRECTED_ERRORf 60504
#define WRED_CFG_CORRECTED_ERROR_DISINTf 60505
#define WRED_CFG_ENABLE_ECCf 60506
#define WRED_CFG_FORCE_UNCORRECTABLE_ERRORf 60507
#define WRED_CFG_UNCORRECTED_ERRORf 60508
#define WRED_CFG_UNCORRECTED_ERROR_DISINTf 60509
#define WRED_COLORf 60510
#define WRED_DROP_MASKf 60511
#define WRED_ENf 60512
#define WRED_ENABLEf 60513
#define WRED_INTRf 60514
#define WRED_INTR_DISINTf 60515
#define WRED_PARITY_CHK_ENf 60516
#define WRED_PARITY_ENf 60517
#define WRED_PAR_ERRf 60518
#define WRED_PAR_ERR_ENf 60519
#define WRED_PORT_CFG_CORRECTED_ERRORf 60520
#define WRED_PORT_CFG_CORRECTED_ERROR_DISINTf 60521
#define WRED_PORT_CFG_ENABLE_ECCf 60522
#define WRED_PORT_CFG_FORCE_UNCORRECTABLE_ERRORf 60523
#define WRED_PORT_CFG_UNCORRECTED_ERRORf 60524
#define WRED_PORT_CFG_UNCORRECTED_ERROR_DISINTf 60525
#define WRED_PORT_THD_0_CORRECTED_ERRORf 60526
#define WRED_PORT_THD_0_CORRECTED_ERROR_DISINTf 60527
#define WRED_PORT_THD_0_ENABLE_ECCf 60528
#define WRED_PORT_THD_0_FORCE_UNCORRECTABLE_ERRORf 60529
#define WRED_PORT_THD_0_UNCORRECTED_ERRORf 60530
#define WRED_PORT_THD_0_UNCORRECTED_ERROR_DISINTf 60531
#define WRED_PORT_THD_1_CORRECTED_ERRORf 60532
#define WRED_PORT_THD_1_CORRECTED_ERROR_DISINTf 60533
#define WRED_PORT_THD_1_ENABLE_ECCf 60534
#define WRED_PORT_THD_1_FORCE_UNCORRECTABLE_ERRORf 60535
#define WRED_PORT_THD_1_UNCORRECTED_ERRORf 60536
#define WRED_PORT_THD_1_UNCORRECTED_ERROR_DISINTf 60537
#define WRED_THD_0_CORRECTED_ERRORf 60538
#define WRED_THD_0_CORRECTED_ERROR_DISINTf 60539
#define WRED_THD_0_ECCP_REGf 60540
#define WRED_THD_0_ENABLE_ECCf 60541
#define WRED_THD_0_FORCE_UNCORRECTABLE_ERRORf 60542
#define WRED_THD_0_UNCORRECTED_ERRORf 60543
#define WRED_THD_0_UNCORRECTED_ERROR_DISINTf 60544
#define WRED_THD_1_CORRECTED_ERRORf 60545
#define WRED_THD_1_CORRECTED_ERROR_DISINTf 60546
#define WRED_THD_1_ECCP_REGf 60547
#define WRED_THD_1_ENABLE_ECCf 60548
#define WRED_THD_1_FORCE_UNCORRECTABLE_ERRORf 60549
#define WRED_THD_1_UNCORRECTED_ERRORf 60550
#define WRED_THD_1_UNCORRECTED_ERROR_DISINTf 60551
#define WRENf 60552
#define WRITEf 60553
#define WRITE1CLR_DATAf 60554
#define WRITEINHIBITCNTSATf 60555
#define WRITEINTERPf 60556
#define WRITELOCKf 60557
#define WRITEPOINTEROFCHOSENRXPORTf 60558
#define WRITEPOINTEROFCHOSENTXPORTf 60559
#define WRITEREQ_PLD_SIZEf 60560
#define WRITEWEIGHTf 60561
#define WRITE_ACCESS_CODEf 60562
#define WRITE_BURST_SIZEf 60563
#define WRITE_CNTf 60564
#define WRITE_CYCLE_MARGINf 60565
#define WRITE_DATAf 60566
#define WRITE_DATA_MARGINf 60567
#define WRITE_DURATIONf 60568
#define WRITE_ENf 60569
#define WRITE_HOLD_MARGINf 60570
#define WRITE_INHIBIT_CNT_SATf 60571
#define WRITE_ISS_OVERRIDEf 60572
#define WRITE_MODEREGf 60573
#define WRITE_NULL_OFFSETf 60574
#define WRITE_NULL_OFFSET_DISINTf 60575
#define WRITE_OFFSETf 60576
#define WRITE_ONLYf 60577
#define WRITE_POINTERf 60578
#define WRITE_POINTER_OF_CHOSEN_RX_PORTf 60579
#define WRITE_POINTER_OF_CHOSEN_TX_PORTf 60580
#define WRITE_PROTECTf 60581
#define WRITE_PROTECT_DISINTf 60582
#define WRITE_PTRSf 60583
#define WRITE_RECEIVEDf 60584
#define WRITE_STARTf 60585
#define WRITE_TO_READ_DELAYf 60586
#define WRITE_WEIGHTf 60587
#define WRLATENCYf 60588
#define WRLAT_ADJ_F0f 60589
#define WRLAT_ADJ_F1f 60590
#define WRLAT_F0f 60591
#define WRLAT_F1f 60592
#define WRLVL_CSf 60593
#define WRLVL_DELAY_F0_0f 60594
#define WRLVL_DELAY_F0_1f 60595
#define WRLVL_DELAY_F0_2f 60596
#define WRLVL_DELAY_F0_3f 60597
#define WRLVL_DELAY_F0_4f 60598
#define WRLVL_DELAY_F1_0f 60599
#define WRLVL_DELAY_F1_1f 60600
#define WRLVL_DELAY_F1_2f 60601
#define WRLVL_DELAY_F1_3f 60602
#define WRLVL_DELAY_F1_4f 60603
#define WRLVL_ENf 60604
#define WRLVL_ERROR_STATUSf 60605
#define WRLVL_INTERVALf 60606
#define WRLVL_REG_ENf 60607
#define WRLVL_REQf 60608
#define WRMAXf 60609
#define WRMINf 60610
#define WRONGEGQWORDINTf 60611
#define WRONGEGQWORDINTMASKf 60612
#define WRONGMALGWORDINTf 60613
#define WRONGMALGWORDINTMASKf 60614
#define WRONGPORTFROMEGQINTf 60615
#define WRONGPORTFROMEGQINTMASKf 60616
#define WRONGSIZE_INTf 60617
#define WRONGSIZE_INTMASKf 60618
#define WRONG_EGQ_WORD_INTf 60619
#define WRONG_EGQ_WORD_INT_MASKf 60620
#define WRONG_PORT_FROM_EGQ_INTf 60621
#define WRONG_PORT_FROM_EGQ_INT_MASKf 60622
#define WRONG_SIZE_INTf 60623
#define WRONG_SIZE_INT_MASKf 60624
#define WRONG_WORD_FROM_MAL_INTf 60625
#define WRONG_WORD_FROM_MAL_INT_MASKf 60626
#define WROUTSf 60627
#define WRPf 60628
#define WRPRIORITYMODEf 60629
#define WRPTRf 60630
#define WRPTRWRAPf 60631
#define WRP_BUSYf 60632
#define WRP_CONTINUE_TO_FAILf 60633
#define WRP_CPC_SELf 60634
#define WRP_DATA_READYf 60635
#define WRP_DOUBLEFUSEf 60636
#define WRP_DOUBLE_WORDf 60637
#define WRP_DOUTf 60638
#define WRP_ERRORf 60639
#define WRP_FAILf 60640
#define WRP_FDONEf 60641
#define WRP_FUSESEL0f 60642
#define WRP_PBYPf 60643
#define WRP_PCOUNTf 60644
#define WRP_PROG_IN_DEBUGf 60645
#define WRP_PROG_SELf 60646
#define WRP_QUADFUSEf 60647
#define WRP_READ2Xf 60648
#define WRP_READ4Xf 60649
#define WRP_REGC_SELf 60650
#define WRP_SADBYPf 60651
#define WRP_TIME_MARGINf 60652
#define WRP_TMf 60653
#define WRP_VSELf 60654
#define WRRD_EQ_FLAGf 60655
#define WRRD_FIFO_EQ_RSTf 60656
#define WRR_PARAM_VALUE_ERRf 60657
#define WRR_WEIGHTf 60658
#define WRSUMf 60659
#define WRT0f 60660
#define WR_ACK_FIFO_0_OVERFLOWf 60661
#define WR_ACK_FIFO_0_OVERFLOW_DISINTf 60662
#define WR_ACK_FIFO_1_OVERFLOWf 60663
#define WR_ACK_FIFO_1_OVERFLOW_DISINTf 60664
#define WR_ACK_FIFO_2_OVERFLOWf 60665
#define WR_ACK_FIFO_2_OVERFLOW_DISINTf 60666
#define WR_ACK_FIFO_CORRECTED_ERRORf 60667
#define WR_ACK_FIFO_CORRECTED_ERROR_DISINTf 60668
#define WR_ACK_FIFO_DISABLE_ECCf 60669
#define WR_ACK_FIFO_ECC_CORRUPTf 60670
#define WR_ACK_FIFO_ERROR_ADDRf 60671
#define WR_ACK_FIFO_UNCORRECTED_ERRORf 60672
#define WR_ACK_FIFO_UNCORRECTED_ERROR_DISINTf 60673
#define WR_BL0f 60674
#define WR_BL1f 60675
#define WR_BL2f 60676
#define WR_BROADCASTf 60677
#define WR_BRST_ENf 60678
#define WR_CAPf 60679
#define WR_CHAN_CALIB_BIT_OFFSETf 60680
#define WR_CHAN_CALIB_BYTE_SELf 60681
#define WR_CHAN_CALIB_CLOCKSf 60682
#define WR_CHAN_CALIB_LOCKf 60683
#define WR_CHAN_CALIB_TOTALf 60684
#define WR_CMDf 60685
#define WR_CMD_DISTANCEf 60686
#define WR_CMD_FORMAT_ERRf 60687
#define WR_CMD_FORMAT_ERR_DISINTf 60688
#define WR_COMPLETE_PTR_PKT0f 60689
#define WR_COMPLETE_PTR_PKT1f 60690
#define WR_DATAf 60691
#define WR_DATA_MARGINf 60692
#define WR_DATA_OR_REPL_DEL_BMf 60693
#define WR_DB_NOP_MODEf 60694
#define WR_DB_NUM_NOPf 60695
#define WR_ECC_ENf 60696
#define WR_ENABLEf 60697
#define WR_HOLD_MARGINf 60698
#define WR_IP_INTF_CREDITSf 60699
#define WR_LATENCYf 60700
#define WR_PARITY_ENf 60701
#define WR_PHASEf 60702
#define WR_PI_PARITY_ERRf 60703
#define WR_PI_PARITY_ERR_DISINTf 60704
#define WR_PKLT_SFI_NUMf 60705
#define WR_PKLT_SFI_NUM_0f 60706
#define WR_PKLT_SFI_NUM_1f 60707
#define WR_PKLT_SFI_NUM_2f 60708
#define WR_PKLT_SFI_NUM_3f 60709
#define WR_PKLT_SFI_NUM_4f 60710
#define WR_POINTERf 60711
#define WR_PREEMPT_ENf 60712
#define WR_PRIORITY_MODEf 60713
#define WR_PROTECT_BLK0f 60714
#define WR_PTRf 60715
#define WR_QUEUE_COST_WEIGHTf 60716
#define WR_QUEUE_OVFLf 60717
#define WR_QUEUE_OVF_DISINTf 60718
#define WR_Q_DEPf 60719
#define WR_RD_Nf 60720
#define WR_SETUP_MARGINf 60721
#define WR_SYNC0f 60722
#define WR_SYNC1f 60723
#define WR_SYNC2f 60724
#define WR_VBIT_BITMAPf 60725
#define WS_VLDf 60726
#define WTFP_BUFFER_EMPTYf 60727
#define WTFP_SIZEf 60728
#define WTIMEf 60729
#define WTOQ_BUFFER_FULLf 60730
#define WWf 60731
#define WW_CNG_MAPf 60732
#define WW_DSCP_TABLEf 60733
#define WW_EGR_MASKf 60734
#define WW_FP_UDFf 60735
#define WW_L2MCf 60736
#define WW_L2_ENTRYf 60737
#define WW_L2_HITf 60738
#define WW_L2_USER_ENTRY_DATAf 60739
#define WW_PRI_CNGf 60740
#define WW_PROTOCOL_DATAf 60741
#define WW_VLANf 60742
#define WW_VLAN_STGf 60743
#define XAUI1_LANE_MODEf 60744
#define XAUIDRMODEf 60745
#define XAUIRXLANEENf 60746
#define XAUISRMODEf 60747
#define XAUITXLANEENf 60748
#define XAUI_1000BASEX_MODEf 60749
#define XCONFIGf 60750
#define XCONFIG_LOCAL_ACTIVE_VALUEf 60751
#define XCONFIG_LOCAL_NULL_VALUEf 60752
#define XCONFIG_MASKf 60753
#define XCONFIG_VALUEf 60754
#define XCON_CCM_COPY_TOCPUf 60755
#define XCON_CCM_DEFECTf 60756
#define XCON_CCM_DEFECT_INTRf 60757
#define XCON_CCM_DEFECT_INT_ENABLEf 60758
#define XCON_CCM_DEFECT_RECEIVE_CCMf 60759
#define XCON_CCM_DEFECT_TIMESTAMPf 60760
#define XCON_OTHER_COPY_TOCPUf 60761
#define XC_MD_DEVADf 60762
#define XC_MD_STf 60763
#define XFERDONE_TXEMPTYf 60764
#define XFER_LENGTHf 60765
#define XFER_WAIT_0f 60766
#define XFER_WAIT_1f 60767
#define XFER_WAIT_2f 60768
#define XG0_LCPLL_FBDIV_0f 60769
#define XG0_LCPLL_FBDIV_1f 60770
#define XG0_LCPLL_HO_BYP_ENABLEf 60771
#define XG1_LCPLL_FBDIV_0f 60772
#define XG1_LCPLL_FBDIV_1f 60773
#define XG1_LCPLL_HO_BYP_ENABLEf 60774
#define XGMDC1_OEB_CTRLf 60775
#define XGMII_IPG_CHECK_DISABLEf 60776
#define XGPLL0_STATUSf 60777
#define XGPLL1_STATUSf 60778
#define XGPLL_BYPASS_CLK156f 60779
#define XGPLL_BYPASS_CMLf 60780
#define XGPLL_BYPASS_CMOSf 60781
#define XGPLL_CONTROL_PWRDNf 60782
#define XGPLL_CONTROL_PWRDN_INDEXf 60783
#define XGPLL_EN125f 60784
#define XGPLL_STATUSf 60785
#define XGPORT_MODE_BITSf 60786
#define XGSf 60787
#define XGS_COUNTER_COMPAT_MODEf 60788
#define XGS_FRC_OLIF_STMP_USR_DEFf 60789
#define XGS_MODEf 60790
#define XGS_MP_CLEARf 60791
#define XGS_OVERLAYf 60792
#define XGS_OVERLAY_MODEf 60793
#define XGXS0_AUTONEG_COMPLETEf 60794
#define XGXS0_DUPLEX_STATUSf 60795
#define XGXS0_FIBER_RXACTf 60796
#define XGXS0_FIBER_TXACTf 60797
#define XGXS0_LINKf 60798
#define XGXS0_LINK10Gf 60799
#define XGXS0_LINK_STATUSf 60800
#define XGXS0_PLL_PWRDWNf 60801
#define XGXS0_RXD1G_FIFO_ERRf 60802
#define XGXS0_RX_TICKf 60803
#define XGXS0_SGMIIf 60804
#define XGXS0_SPEED1000f 60805
#define XGXS0_SPEED10000f 60806
#define XGXS0_SPEED10000_CX4f 60807
#define XGXS0_SPEED10000_DUALf 60808
#define XGXS0_SPEED10000_DXGXSf 60809
#define XGXS0_SPEED10000_HI_DUALf 60810
#define XGXS0_SPEED10000_HI_DXGXSf 60811
#define XGXS0_SPEED10000_KRf 60812
#define XGXS0_SPEED10000_KX4f 60813
#define XGXS0_SPEED1000_KXf 60814
#define XGXS0_SPEED10500_DUALf 60815
#define XGXS0_SPEED10500_DXGXSf 60816
#define XGXS0_SPEED10500_HI_DUALf 60817
#define XGXS0_SPEED10500_HI_DXGXSf 60818
#define XGXS0_SPEED10G_CX1f 60819
#define XGXS0_SPEED10G_ERf 60820
#define XGXS0_SPEED10G_LRf 60821
#define XGXS0_SPEED10G_LRMf 60822
#define XGXS0_SPEED10G_SFIf 60823
#define XGXS0_SPEED10G_SINGLEf 60824
#define XGXS0_SPEED10G_SRf 60825
#define XGXS0_SPEED12000f 60826
#define XGXS0_SPEED12500f 60827
#define XGXS0_SPEED12773_DUALf 60828
#define XGXS0_SPEED12773_DXGXSf 60829
#define XGXS0_SPEED12773_HI_DUALf 60830
#define XGXS0_SPEED12773_HI_DXGXSf 60831
#define XGXS0_SPEED13000f 60832
#define XGXS0_SPEED15000f 60833
#define XGXS0_SPEED15750_HI_DXGXSf 60834
#define XGXS0_SPEED16000f 60835
#define XGXS0_SPEED1G_CX1f 60836
#define XGXS0_SPEED20000f 60837
#define XGXS0_SPEED20G_CR2f 60838
#define XGXS0_SPEED20G_DXGXSf 60839
#define XGXS0_SPEED20G_HI_DXGXSf 60840
#define XGXS0_SPEED20G_KR2f 60841
#define XGXS0_SPEED21000f 60842
#define XGXS0_SPEED2500f 60843
#define XGXS0_SPEED25455f 60844
#define XGXS0_SPEED31500f 60845
#define XGXS0_SPEED40Gf 60846
#define XGXS0_SPEED40G_CR4f 60847
#define XGXS0_SPEED40G_KR4f 60848
#define XGXS0_SPEED40G_LR4f 60849
#define XGXS0_SPEED40G_SR4f 60850
#define XGXS0_SPEED5000f 60851
#define XGXS0_SPEED5000_DUALf 60852
#define XGXS0_SPEED5000_HI_DUALf 60853
#define XGXS0_SPEED5000_SINGLEf 60854
#define XGXS0_SPEED6000f 60855
#define XGXS0_SPEED6364_SINGLEf 60856
#define XGXS0_SPEED_10f 60857
#define XGXS0_SPEED_100f 60858
#define XGXS0_SPEED_R2_12000f 60859
#define XGXS0_SPEED_X2_10000f 60860
#define XGXS0_TICKf 60861
#define XGXS0_TXD1G_FIFO_ERRf 60862
#define XGXS0_TX_TICKf 60863
#define XGXS1_AUTONEG_COMPLETEf 60864
#define XGXS1_DUPLEX_STATUSf 60865
#define XGXS1_FIBER_RXACTf 60866
#define XGXS1_FIBER_TXACTf 60867
#define XGXS1_LINKf 60868
#define XGXS1_LINK10Gf 60869
#define XGXS1_LINK_STATUSf 60870
#define XGXS1_PLL_PWRDWNf 60871
#define XGXS1_RXD1G_FIFO_ERRf 60872
#define XGXS1_RX_TICKf 60873
#define XGXS1_SGMIIf 60874
#define XGXS1_SPEED1000f 60875
#define XGXS1_SPEED10000f 60876
#define XGXS1_SPEED10000_CX4f 60877
#define XGXS1_SPEED10000_DXGXSf 60878
#define XGXS1_SPEED10000_HI_DXGXSf 60879
#define XGXS1_SPEED10000_KRf 60880
#define XGXS1_SPEED10000_KX4f 60881
#define XGXS1_SPEED1000_KXf 60882
#define XGXS1_SPEED10500_DXGXSf 60883
#define XGXS1_SPEED10500_HI_DXGXSf 60884
#define XGXS1_SPEED10G_CX1f 60885
#define XGXS1_SPEED10G_ERf 60886
#define XGXS1_SPEED10G_LRf 60887
#define XGXS1_SPEED10G_LRMf 60888
#define XGXS1_SPEED10G_SFIf 60889
#define XGXS1_SPEED10G_SINGLEf 60890
#define XGXS1_SPEED10G_SRf 60891
#define XGXS1_SPEED12000f 60892
#define XGXS1_SPEED12500f 60893
#define XGXS1_SPEED12773_DXGXSf 60894
#define XGXS1_SPEED12773_HI_DXGXSf 60895
#define XGXS1_SPEED13000f 60896
#define XGXS1_SPEED15000f 60897
#define XGXS1_SPEED15750_HI_DXGXSf 60898
#define XGXS1_SPEED16000f 60899
#define XGXS1_SPEED1G_CX1f 60900
#define XGXS1_SPEED20000f 60901
#define XGXS1_SPEED20G_CR2f 60902
#define XGXS1_SPEED20G_DXGXSf 60903
#define XGXS1_SPEED20G_HI_DXGXSf 60904
#define XGXS1_SPEED20G_KR2f 60905
#define XGXS1_SPEED21000f 60906
#define XGXS1_SPEED2500f 60907
#define XGXS1_SPEED25455f 60908
#define XGXS1_SPEED31500f 60909
#define XGXS1_SPEED40Gf 60910
#define XGXS1_SPEED40G_CR4f 60911
#define XGXS1_SPEED40G_KR4f 60912
#define XGXS1_SPEED40G_LR4f 60913
#define XGXS1_SPEED40G_SR4f 60914
#define XGXS1_SPEED5000f 60915
#define XGXS1_SPEED5000_SINGLEf 60916
#define XGXS1_SPEED6000f 60917
#define XGXS1_SPEED6364_SINGLEf 60918
#define XGXS1_SPEED_10f 60919
#define XGXS1_SPEED_100f 60920
#define XGXS1_SPEED_R2_12000f 60921
#define XGXS1_SPEED_X2_10000f 60922
#define XGXS1_TICKf 60923
#define XGXS1_TXD1G_FIFO_ERRf 60924
#define XGXS1_TX_TICKf 60925
#define XGXS2_AUTONEG_COMPLETEf 60926
#define XGXS2_DUPLEX_STATUSf 60927
#define XGXS2_FIBER_RXACTf 60928
#define XGXS2_FIBER_TXACTf 60929
#define XGXS2_LINKf 60930
#define XGXS2_LINK10Gf 60931
#define XGXS2_LINK_STATUSf 60932
#define XGXS2_PLL_PWRDWNf 60933
#define XGXS2_RXD1G_FIFO_ERRf 60934
#define XGXS2_RX_TICKf 60935
#define XGXS2_SGMIIf 60936
#define XGXS2_SPEED1000f 60937
#define XGXS2_SPEED10000f 60938
#define XGXS2_SPEED10000_CX4f 60939
#define XGXS2_SPEED10000_DXGXSf 60940
#define XGXS2_SPEED10000_HI_DXGXSf 60941
#define XGXS2_SPEED10000_KRf 60942
#define XGXS2_SPEED10000_KX4f 60943
#define XGXS2_SPEED1000_KXf 60944
#define XGXS2_SPEED10500_DXGXSf 60945
#define XGXS2_SPEED10500_HI_DXGXSf 60946
#define XGXS2_SPEED10G_CX1f 60947
#define XGXS2_SPEED10G_ERf 60948
#define XGXS2_SPEED10G_LRf 60949
#define XGXS2_SPEED10G_LRMf 60950
#define XGXS2_SPEED10G_SFIf 60951
#define XGXS2_SPEED10G_SINGLEf 60952
#define XGXS2_SPEED10G_SRf 60953
#define XGXS2_SPEED12000f 60954
#define XGXS2_SPEED12500f 60955
#define XGXS2_SPEED12773_DXGXSf 60956
#define XGXS2_SPEED12773_HI_DXGXSf 60957
#define XGXS2_SPEED13000f 60958
#define XGXS2_SPEED15000f 60959
#define XGXS2_SPEED15750_HI_DXGXSf 60960
#define XGXS2_SPEED16000f 60961
#define XGXS2_SPEED1G_CX1f 60962
#define XGXS2_SPEED20000f 60963
#define XGXS2_SPEED20G_CR2f 60964
#define XGXS2_SPEED20G_DXGXSf 60965
#define XGXS2_SPEED20G_HI_DXGXSf 60966
#define XGXS2_SPEED20G_KR2f 60967
#define XGXS2_SPEED21000f 60968
#define XGXS2_SPEED2500f 60969
#define XGXS2_SPEED25455f 60970
#define XGXS2_SPEED31500f 60971
#define XGXS2_SPEED40Gf 60972
#define XGXS2_SPEED40G_CR4f 60973
#define XGXS2_SPEED40G_KR4f 60974
#define XGXS2_SPEED40G_LR4f 60975
#define XGXS2_SPEED40G_SR4f 60976
#define XGXS2_SPEED5000f 60977
#define XGXS2_SPEED5000_SINGLEf 60978
#define XGXS2_SPEED6000f 60979
#define XGXS2_SPEED6364_SINGLEf 60980
#define XGXS2_SPEED_10f 60981
#define XGXS2_SPEED_100f 60982
#define XGXS2_SPEED_R2_12000f 60983
#define XGXS2_SPEED_X2_10000f 60984
#define XGXS2_TICKf 60985
#define XGXS2_TXD1G_FIFO_ERRf 60986
#define XGXS2_TX_TICKf 60987
#define XGXS3_AUTONEG_COMPLETEf 60988
#define XGXS3_DUPLEX_STATUSf 60989
#define XGXS3_FIBER_RXACTf 60990
#define XGXS3_FIBER_TXACTf 60991
#define XGXS3_LINKf 60992
#define XGXS3_LINK10Gf 60993
#define XGXS3_LINK_STATUSf 60994
#define XGXS3_PLL_PWRDWNf 60995
#define XGXS3_RXD1G_FIFO_ERRf 60996
#define XGXS3_RX_TICKf 60997
#define XGXS3_SGMIIf 60998
#define XGXS3_SPEED1000f 60999
#define XGXS3_SPEED10000f 61000
#define XGXS3_SPEED10000_CX4f 61001
#define XGXS3_SPEED10000_DXGXSf 61002
#define XGXS3_SPEED10000_HI_DXGXSf 61003
#define XGXS3_SPEED10000_KRf 61004
#define XGXS3_SPEED10000_KX4f 61005
#define XGXS3_SPEED1000_KXf 61006
#define XGXS3_SPEED10500_DXGXSf 61007
#define XGXS3_SPEED10500_HI_DXGXSf 61008
#define XGXS3_SPEED10G_CX1f 61009
#define XGXS3_SPEED10G_ERf 61010
#define XGXS3_SPEED10G_LRf 61011
#define XGXS3_SPEED10G_LRMf 61012
#define XGXS3_SPEED10G_SFIf 61013
#define XGXS3_SPEED10G_SINGLEf 61014
#define XGXS3_SPEED10G_SRf 61015
#define XGXS3_SPEED12000f 61016
#define XGXS3_SPEED12500f 61017
#define XGXS3_SPEED12773_DXGXSf 61018
#define XGXS3_SPEED12773_HI_DXGXSf 61019
#define XGXS3_SPEED13000f 61020
#define XGXS3_SPEED15000f 61021
#define XGXS3_SPEED15750_HI_DXGXSf 61022
#define XGXS3_SPEED16000f 61023
#define XGXS3_SPEED1G_CX1f 61024
#define XGXS3_SPEED20000f 61025
#define XGXS3_SPEED20G_CR2f 61026
#define XGXS3_SPEED20G_DXGXSf 61027
#define XGXS3_SPEED20G_HI_DXGXSf 61028
#define XGXS3_SPEED20G_KR2f 61029
#define XGXS3_SPEED21000f 61030
#define XGXS3_SPEED2500f 61031
#define XGXS3_SPEED25455f 61032
#define XGXS3_SPEED31500f 61033
#define XGXS3_SPEED40Gf 61034
#define XGXS3_SPEED40G_CR4f 61035
#define XGXS3_SPEED40G_KR4f 61036
#define XGXS3_SPEED40G_LR4f 61037
#define XGXS3_SPEED40G_SR4f 61038
#define XGXS3_SPEED5000f 61039
#define XGXS3_SPEED5000_SINGLEf 61040
#define XGXS3_SPEED6000f 61041
#define XGXS3_SPEED6364_SINGLEf 61042
#define XGXS3_SPEED_10f 61043
#define XGXS3_SPEED_100f 61044
#define XGXS3_SPEED_R2_12000f 61045
#define XGXS3_SPEED_X2_10000f 61046
#define XGXS3_TICKf 61047
#define XGXS3_TXD1G_FIFO_ERRf 61048
#define XGXS3_TX_TICKf 61049
#define XGXS_MODE_SELf 61050
#define XG_MDIO0_CL_OVERIDEf 61051
#define XG_MDIO0_CL_SELf 61052
#define XG_MDIO0_V3P3_SELf 61053
#define XG_MDIO1_CL_OVERIDEf 61054
#define XG_MDIO1_CL_SELf 61055
#define XG_MDIO1_V3P3_SELf 61056
#define XG_MDIO_CL_SELf 61057
#define XG_PLL0_PWRDWNf 61058
#define XG_PLL1_PWRDWNf 61059
#define XG_PLL2_PWRDWNf 61060
#define XG_PLL2_RST_Lf 61061
#define XG_PLL3_PWRDWNf 61062
#define XG_PLL_BYPASSf 61063
#define XG_RCVD_SELf 61064
#define XL0_CTRL_FIFO_FULL_ERR_INTR_MASKf 61065
#define XL0_CTRL_FIFO_FULL_ERR_INTR_STATUSf 61066
#define XL0_CTRL_FIFO_PERR_INTR_MASKf 61067
#define XL0_CTRL_FIFO_PERR_INTR_STATUSf 61068
#define XL0_DATA_FIFO_FULL_ERR_INTR_MASKf 61069
#define XL0_DATA_FIFO_FULL_ERR_INTR_STATUSf 61070
#define XL0_DATA_FIFO_PERR_INTR_MASKf 61071
#define XL0_DATA_FIFO_PERR_INTR_STATUSf 61072
#define XL1_CTRL_FIFO_FULL_ERR_INTR_MASKf 61073
#define XL1_CTRL_FIFO_FULL_ERR_INTR_STATUSf 61074
#define XL1_CTRL_FIFO_PERR_INTR_MASKf 61075
#define XL1_CTRL_FIFO_PERR_INTR_STATUSf 61076
#define XL1_DATA_FIFO_FULL_ERR_INTR_MASKf 61077
#define XL1_DATA_FIFO_FULL_ERR_INTR_STATUSf 61078
#define XL1_DATA_FIFO_PERR_INTR_MASKf 61079
#define XL1_DATA_FIFO_PERR_INTR_STATUSf 61080
#define XLAT0_PERRf 61081
#define XLAT1_PERRf 61082
#define XLATE__DATAf 61083
#define XLATE__DATA_0f 61084
#define XLATE__DATA_1f 61085
#define XLATE__DESTINATIONf 61086
#define XLATE__DISABLE_VLAN_CHECKSf 61087
#define XLATE__DST_MODIDf 61088
#define XLATE__DST_PORTf 61089
#define XLATE__DUMMYf 61090
#define XLATE__DUMMY_BITSf 61091
#define XLATE__DVPf 61092
#define XLATE__ESM_SEARCH_OFFSETf 61093
#define XLATE__ESM_SEARCH_PRIORITYf 61094
#define XLATE__FCOE_VFT_FIELDS_PROFILE_INDEXf 61095
#define XLATE__FCOE_VSAN_IDf 61096
#define XLATE__FCOE_VSAN_PRIf 61097
#define XLATE__FLEX_CTR_BASE_COUNTER_IDXf 61098
#define XLATE__FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 61099
#define XLATE__FLEX_CTR_OFFSET_MODEf 61100
#define XLATE__FLEX_CTR_POOL_NUMBERf 61101
#define XLATE__FLEX_CTR_POOL_NUMBER_RESERVEDf 61102
#define XLATE__GLPf 61103
#define XLATE__HASH_LSBf 61104
#define XLATE__INCOMING_VIDSf 61105
#define XLATE__IPRI_CFI_SELf 61106
#define XLATE__IPRI_MAPPING_PTRf 61107
#define XLATE__ITAGf 61108
#define XLATE__IVIDf 61109
#define XLATE__KEYf 61110
#define XLATE__KEY_0f 61111
#define XLATE__KEY_SPARE_0f 61112
#define XLATE__KEY_ZERO_1f 61113
#define XLATE__KEY_ZERO_2f 61114
#define XLATE__KEY_ZERO_3f 61115
#define XLATE__KEY_ZERO_4f 61116
#define XLATE__L3_IIFf 61117
#define XLATE__L3_IIF_VALIDf 61118
#define XLATE__MODULE_IDf 61119
#define XLATE__MPLS_ACTIONf 61120
#define XLATE__NEW_ICFIf 61121
#define XLATE__NEW_IPRIf 61122
#define XLATE__NEW_IRPEf 61123
#define XLATE__NEW_IVIDf 61124
#define XLATE__NEW_OCFIf 61125
#define XLATE__NEW_OPRIf 61126
#define XLATE__NEW_ORPEf 61127
#define XLATE__NEW_OTAG_VPTAGf 61128
#define XLATE__NEW_OTAG_VPTAG_SELf 61129
#define XLATE__NEW_OVIDf 61130
#define XLATE__NEW_VIDf 61131
#define XLATE__NEW_VLAN_IDf 61132
#define XLATE__NEW_VPTAGf 61133
#define XLATE__OLD_VLAN_IDf 61134
#define XLATE__OPRIf 61135
#define XLATE__OPRI_CFI_SELf 61136
#define XLATE__OPRI_MAPPING_PTRf 61137
#define XLATE__OTAGf 61138
#define XLATE__OVIDf 61139
#define XLATE__PORT_GROUP_IDf 61140
#define XLATE__PORT_NUMf 61141
#define XLATE__PRIf 61142
#define XLATE__RESERVEDf 61143
#define XLATE__RESERVED_0f 61144
#define XLATE__RESERVED_104_104f 61145
#define XLATE__RESERVED_104_86f 61146
#define XLATE__RESERVED_104_92f 61147
#define XLATE__RESERVED_106f 61148
#define XLATE__RESERVED_134_127f 61149
#define XLATE__RESERVED_134_131f 61150
#define XLATE__RESERVED_209_154f 61151
#define XLATE__RESERVED_209_160f 61152
#define XLATE__RESERVED_DUMMYf 61153
#define XLATE__RPEf 61154
#define XLATE__RSVD_DVPf 61155
#define XLATE__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 61156
#define XLATE__RSVD_FLEX_CTR_POOL_NUMBERf 61157
#define XLATE__RSVD_SOURCE_VPf 61158
#define XLATE__SOURCE_FIELDf 61159
#define XLATE__SOURCE_VPf 61160
#define XLATE__SOURCE_VP_RESERVEDf 61161
#define XLATE__SVC_METER_INDEXf 61162
#define XLATE__SVC_METER_OFFSET_MODEf 61163
#define XLATE__SVPf 61164
#define XLATE__SVP_VALIDf 61165
#define XLATE__Tf 61166
#define XLATE__TAG_ACTION_PROFILE_PTRf 61167
#define XLATE__TGIDf 61168
#define XLATE__TUNNEL_IDf 61169
#define XLATE__USE_VINTF_CTR_IDXf 61170
#define XLATE__VIDf 61171
#define XLATE__VINTF_CTR_IDXf 61172
#define XLATE__VLAN_ACTION_VALIDf 61173
#define XLATE__VLAN_IDf 61174
#define XLATE__VSAN_IDf 61175
#define XLAT_TBLf 61176
#define XLAT_TBL_TMf 61177
#define XLCFF_CORRECTED_ERRORf 61178
#define XLCFF_CORRECTED_ERROR_MASKf 61179
#define XLCFF_ENABLE_ECCf 61180
#define XLCFF_UNCORRECTED_ERRORf 61181
#define XLCFF_UNCORRECTED_ERROR_MASKf 61182
#define XLGMII_ALIGN_ENBf 61183
#define XLMAC_EEE_TIMERS_HIf 61184
#define XLMAC_EEE_TIMERS_LOf 61185
#define XLMAC_MACSEC_CTRL_HIf 61186
#define XLMAC_MACSEC_CTRL_LOf 61187
#define XLMAC_PAUSE_CTRL_HIf 61188
#define XLMAC_PAUSE_CTRL_LOf 61189
#define XLMAC_TX_CTRL_HIf 61190
#define XLMAC_TX_CTRL_LOf 61191
#define XLMAC_VERSIONf 61192
#define XLP0f 61193
#define XLP0_CELL_ASM_CUT_THRU_THRESHOLDf 61194
#define XLP0_ECC_ENf 61195
#define XLP0_ENf 61196
#define XLP0_EN_COR_ERR_RPTf 61197
#define XLP0_FIFO_EMPTYf 61198
#define XLP0_PAR_ERRf 61199
#define XLP0_PERR_INTRf 61200
#define XLP0_POWER_DOWNf 61201
#define XLP0_RESETf 61202
#define XLP1f 61203
#define XLP10f 61204
#define XLP10_ECC_ENf 61205
#define XLP10_ENf 61206
#define XLP10_RESETf 61207
#define XLP11f 61208
#define XLP11_ECC_ENf 61209
#define XLP11_ENf 61210
#define XLP11_RESETf 61211
#define XLP12f 61212
#define XLP12_ECC_ENf 61213
#define XLP12_ENf 61214
#define XLP12_RESETf 61215
#define XLP13f 61216
#define XLP13_ECC_ENf 61217
#define XLP13_ENf 61218
#define XLP13_RESETf 61219
#define XLP14f 61220
#define XLP14_ECC_ENf 61221
#define XLP14_ENf 61222
#define XLP14_RESETf 61223
#define XLP15f 61224
#define XLP15_ECC_ENf 61225
#define XLP15_ENf 61226
#define XLP15_RESETf 61227
#define XLP1_CELL_ASM_CUT_THRU_THRESHOLDf 61228
#define XLP1_ECC_ENf 61229
#define XLP1_ENf 61230
#define XLP1_EN_COR_ERR_RPTf 61231
#define XLP1_FIFO_EMPTYf 61232
#define XLP1_PAR_ERRf 61233
#define XLP1_PERR_INTRf 61234
#define XLP1_POWER_DOWNf 61235
#define XLP1_RESETf 61236
#define XLP2f 61237
#define XLP2_CELL_ASM_CUT_THRU_THRESHOLDf 61238
#define XLP2_ECC_ENf 61239
#define XLP2_ENf 61240
#define XLP2_EN_COR_ERR_RPTf 61241
#define XLP2_PAR_ERRf 61242
#define XLP2_PERR_INTRf 61243
#define XLP2_POWER_DOWNf 61244
#define XLP2_RESETf 61245
#define XLP3f 61246
#define XLP3_CELL_ASM_CUT_THRU_THRESHOLDf 61247
#define XLP3_ECC_ENf 61248
#define XLP3_ENf 61249
#define XLP3_EN_COR_ERR_RPTf 61250
#define XLP3_PAR_ERRf 61251
#define XLP3_PERR_INTRf 61252
#define XLP3_POWER_DOWNf 61253
#define XLP3_RESETf 61254
#define XLP4f 61255
#define XLP4_ECC_ENf 61256
#define XLP4_ENf 61257
#define XLP4_PAR_ERRf 61258
#define XLP4_PERR_INTRf 61259
#define XLP4_RESETf 61260
#define XLP5f 61261
#define XLP5_ECC_ENf 61262
#define XLP5_ENf 61263
#define XLP5_PAR_ERRf 61264
#define XLP5_RESETf 61265
#define XLP6f 61266
#define XLP6_ECC_ENf 61267
#define XLP6_ENf 61268
#define XLP6_PAR_ERRf 61269
#define XLP6_RESETf 61270
#define XLP7f 61271
#define XLP7_ECC_ENf 61272
#define XLP7_ENf 61273
#define XLP7_PAR_ERRf 61274
#define XLP7_RESETf 61275
#define XLP8f 61276
#define XLP8_ECC_ENf 61277
#define XLP8_ENf 61278
#define XLP8_PAR_ERRf 61279
#define XLP8_RESETf 61280
#define XLP9f 61281
#define XLP9_ECC_ENf 61282
#define XLP9_ENf 61283
#define XLP9_RESETf 61284
#define XLPORT0_LOGIC_RESET_Nf 61285
#define XLPORT0_SYS_RESET_Nf 61286
#define XLPORT1_LOGIC_RESET_Nf 61287
#define XLPORT1_SYS_RESET_Nf 61288
#define XLPORT2_LOGIC_RESET_Nf 61289
#define XLPORT2_SYS_RESET_Nf 61290
#define XLPORT3_LOGIC_RESET_Nf 61291
#define XLPORT3_SYS_RESET_Nf 61292
#define XLPORT4_LOGIC_RESET_Nf 61293
#define XLPORT4_SYS_RESET_Nf 61294
#define XLPORT5_LOGIC_RESET_Nf 61295
#define XLPORT5_SYS_RESET_Nf 61296
#define XLPORT_BITMAPf 61297
#define XLPORT_EEE_POWERDOWN_ENf 61298
#define XLPORT_XLP0_BOD_FULL_ERRORf 61299
#define XLP_0_INITf 61300
#define XLP_0_RESETf 61301
#define XLP_1_INITf 61302
#define XLP_1_RESETf 61303
#define XLP_BUFFERf 61304
#define XLP_CTRL_BUFFER_TMf 61305
#define XLP_ECC_BUFFER_TMf 61306
#define XLP_N_EEE_PD_ENf 61307
#define XLP_N_OTP_PORT_BOND_OPTIONf 61308
#define XLP_RESI_BUFFER_PAR_ENf 61309
#define XLP_RESI_ENf 61310
#define XLP_RES_0f 61311
#define XLP_RES_4_3f 61312
#define XLP_XGXS_RESERVED0f 61313
#define XLP_XGXS_RESERVED1f 61314
#define XLSB_ADM_CTRL_EOP_ERROR_EVf 61315
#define XLSB_ADM_CTRL_EOP_ERROR_EV_DISINTf 61316
#define XLSB_ADM_CTRL_MOP_ERROR_EVf 61317
#define XLSB_ADM_CTRL_MOP_ERROR_EV_DISINTf 61318
#define XLSB_ADM_CTRL_SEOP_ERROR_EVf 61319
#define XLSB_ADM_CTRL_SEOP_ERROR_EV_DISINTf 61320
#define XLSB_ADM_CTRL_SOP_ERROR_EVf 61321
#define XLSB_ADM_CTRL_SOP_ERROR_EV_DISINTf 61322
#define XLSB_OVERFLOW_EVf 61323
#define XLSB_OVERFLOW_EV_DISINTf 61324
#define XL_BASE_PORTf 61325
#define XL_CLIENT_IFf 61326
#define XL_EEE_POWERDOWN_ENf 61327
#define XL_MS_BVf 61328
#define XL_MS_DATAf 61329
#define XL_MS_EOPf 61330
#define XL_MS_ERRf 61331
#define XL_MS_PAUSEf 61332
#define XL_MS_PFCf 61333
#define XL_MS_RUNTf 61334
#define XL_MS_SOPf 61335
#define XL_MS_VALIDf 61336
#define XL_PORT0_CREDITf 61337
#define XL_PORT1_CREDITf 61338
#define XL_PORT_RESET_Nf 61339
#define XL_RESET_Nf 61340
#define XMAC0_BYPASS_OSTSf 61341
#define XMAC0_LINE_LPBK_RESETf 61342
#define XMAC0_RESETf 61343
#define XMAC1_BYPASS_OSTSf 61344
#define XMAC1_LINE_LPBK_RESETf 61345
#define XMAC1_RESETf 61346
#define XMAC2_BYPASS_OSTSf 61347
#define XMAC2_LINE_LPBK_RESETf 61348
#define XMAC2_RESETf 61349
#define XMAC_0_BYPASS_OSTSf 61350
#define XMAC_0_LINE_LPBK_RESETf 61351
#define XMAC_0_RESETf 61352
#define XMAC_1_BYPASS_OSTSf 61353
#define XMAC_1_LINE_LPBK_RESETf 61354
#define XMAC_1_RESETf 61355
#define XMAC_2_BYPASS_OSTSf 61356
#define XMAC_2_LINE_LPBK_RESETf 61357
#define XMAC_2_RESETf 61358
#define XMAC_BYPASS_OSTSf 61359
#define XMAC_EEE_TIMERS_HIf 61360
#define XMAC_EEE_TIMERS_LOf 61361
#define XMAC_MACSEC_CTRL_HIf 61362
#define XMAC_MACSEC_CTRL_LOf 61363
#define XMAC_OSTS_TIMESTAMP_ADJUST_HIf 61364
#define XMAC_OSTS_TIMESTAMP_ADJUST_LOf 61365
#define XMAC_PAUSE_CTRL_HIf 61366
#define XMAC_PAUSE_CTRL_LOf 61367
#define XMAC_RESETf 61368
#define XMAC_RESET_LINE_LPBKf 61369
#define XMAC_TX_CTRL_HIf 61370
#define XMAC_TX_CTRL_LOf 61371
#define XMAC_VERSIONf 61372
#define XMISSION_STATUSf 61373
#define XMIT_THRESHOLDf 61374
#define XMTADDR_HIGH_0f 61375
#define XMTADDR_LOW_0f 61376
#define XMTEN_0f 61377
#define XMTERR_0f 61378
#define XMTFIFOUFf 61379
#define XMTINTEN_0f 61380
#define XMTINTEN_1f 61381
#define XMTINTEN_2f 61382
#define XMTINTEN_3f 61383
#define XMTINT_0f 61384
#define XMTINT_1f 61385
#define XMTINT_2f 61386
#define XMTINT_3f 61387
#define XMTSTATE_0f 61388
#define XMTUFENf 61389
#define XOFFf 61390
#define XOFF0f 61391
#define XOFF1f 61392
#define XOFF_0_VALf 61393
#define XOFF_1_VALf 61394
#define XOFF_2_VALf 61395
#define XOFF_3_VALf 61396
#define XOFF_4_VALf 61397
#define XOFF_5_VALf 61398
#define XOFF_6_VALf 61399
#define XOFF_7_VALf 61400
#define XOFF_AXP_OVERSUBSf 61401
#define XOFF_DISABLEf 61402
#define XOFF_PORT_REMOVE_SEENf 61403
#define XOFF_REFRESH_TIMEf 61404
#define XOFF_REFRESH_TIME_1_8f 61405
#define XOFF_REFRESH_TIME_9_16f 61406
#define XOFF_RXf 61407
#define XOFF_RX_THRf 61408
#define XOFF_THRESHOLDf 61409
#define XOFF_TIMEOUT_VALUEf 61410
#define XOFF_TX_CH0f 61411
#define XOFF_TX_CH0_COUNTf 61412
#define XOFF_TX_CH1f 61413
#define XOFF_VALf 61414
#define XONf 61415
#define XON_RXf 61416
#define XON_RX_CH0f 61417
#define XON_RX_CH1f 61418
#define XON_RX_THRf 61419
#define XON_THRESHOLDf 61420
#define XON_TX_CH0f 61421
#define XON_TX_CH1f 61422
#define XOR_CHECK_BITSf 61423
#define XOR_DM_RD_ENf 61424
#define XOR_READ_ENBf 61425
#define XP0f 61426
#define XP0_CFG_PROTOCOLf 61427
#define XP0_E2ECC_NUM_PORTSf 61428
#define XP0_ECC_ENf 61429
#define XP0_FIFO_OVERFLOWf 61430
#define XP0_FIFO_OVERFLOW_DISINTf 61431
#define XP0_FIFO_OVERFLOW_MASKf 61432
#define XP0_FIFO_UNDERRUNf 61433
#define XP0_FIFO_UNDERRUN_DISINTf 61434
#define XP0_FIFO_UNDERRUN_MASKf 61435
#define XP0_RESETf 61436
#define XP0_SEND_XOFF_MESSAGEf 61437
#define XP0_SEND_XON_MESSAGEf 61438
#define XP0_TMf 61439
#define XP1f 61440
#define XP1_CFG_PROTOCOLf 61441
#define XP1_E2ECC_NUM_PORTSf 61442
#define XP1_ECC_ENf 61443
#define XP1_FIFO_OVERFLOWf 61444
#define XP1_FIFO_OVERFLOW_DISINTf 61445
#define XP1_FIFO_OVERFLOW_MASKf 61446
#define XP1_FIFO_UNDERRUNf 61447
#define XP1_FIFO_UNDERRUN_DISINTf 61448
#define XP1_FIFO_UNDERRUN_MASKf 61449
#define XP1_RESETf 61450
#define XP1_SEND_XOFF_MESSAGEf 61451
#define XP1_SEND_XON_MESSAGEf 61452
#define XP1_TMf 61453
#define XP2f 61454
#define XP2_CFG_PROTOCOLf 61455
#define XP2_E2ECC_NUM_PORTSf 61456
#define XP2_ECC_ENf 61457
#define XP2_FIFO_OVERFLOWf 61458
#define XP2_FIFO_OVERFLOW_DISINTf 61459
#define XP2_FIFO_OVERFLOW_MASKf 61460
#define XP2_FIFO_UNDERRUNf 61461
#define XP2_FIFO_UNDERRUN_DISINTf 61462
#define XP2_FIFO_UNDERRUN_MASKf 61463
#define XP2_RESETf 61464
#define XP2_SEND_XOFF_MESSAGEf 61465
#define XP2_SEND_XON_MESSAGEf 61466
#define XP2_TMf 61467
#define XP3f 61468
#define XP3_CFG_PROTOCOLf 61469
#define XP3_E2ECC_NUM_PORTSf 61470
#define XP3_ECC_ENf 61471
#define XP3_FIFO_OVERFLOWf 61472
#define XP3_FIFO_OVERFLOW_DISINTf 61473
#define XP3_FIFO_OVERFLOW_MASKf 61474
#define XP3_FIFO_UNDERRUNf 61475
#define XP3_FIFO_UNDERRUN_DISINTf 61476
#define XP3_FIFO_UNDERRUN_MASKf 61477
#define XP3_RESETf 61478
#define XP3_SEND_XOFF_MESSAGEf 61479
#define XP3_SEND_XON_MESSAGEf 61480
#define XP3_TMf 61481
#define XP4f 61482
#define XP4_DP_B0f 61483
#define XP4_DP_B1f 61484
#define XP4_DP_CORRECTED_ERRORf 61485
#define XP4_DP_CORRECTED_ERROR_DISINTf 61486
#define XP4_DP_ECC_ERROR_ADDRESSf 61487
#define XP4_DP_ENABLE_ECCf 61488
#define XP4_DP_FIFO_OVERFLOW_ERRORf 61489
#define XP4_DP_FIFO_OVERFLOW_ERROR_DISINTf 61490
#define XP4_DP_FORCE_UNCORRECTABLE_ERRORf 61491
#define XP4_DP_UNCORRECTED_ERRORf 61492
#define XP4_DP_UNCORRECTED_ERROR_DISINTf 61493
#define XP4_ECC_ENf 61494
#define XP4_FC_FIFO_OVERFLOW_ERRORf 61495
#define XP4_FC_FIFO_OVERFLOW_ERROR_DISINTf 61496
#define XP4_FC_SIZE_ERRORf 61497
#define XP4_FC_SIZE_ERROR_DISINTf 61498
#define XP5f 61499
#define XP5_DP_B0f 61500
#define XP5_DP_B1f 61501
#define XP5_DP_CORRECTED_ERRORf 61502
#define XP5_DP_CORRECTED_ERROR_DISINTf 61503
#define XP5_DP_ECC_ERROR_ADDRESSf 61504
#define XP5_DP_ENABLE_ECCf 61505
#define XP5_DP_FIFO_OVERFLOW_ERRORf 61506
#define XP5_DP_FIFO_OVERFLOW_ERROR_DISINTf 61507
#define XP5_DP_FORCE_UNCORRECTABLE_ERRORf 61508
#define XP5_DP_UNCORRECTED_ERRORf 61509
#define XP5_DP_UNCORRECTED_ERROR_DISINTf 61510
#define XP5_ECC_ENf 61511
#define XP5_FC_FIFO_OVERFLOW_ERRORf 61512
#define XP5_FC_FIFO_OVERFLOW_ERROR_DISINTf 61513
#define XP5_FC_SIZE_ERRORf 61514
#define XP5_FC_SIZE_ERROR_DISINTf 61515
#define XP6f 61516
#define XP6_DP_B0f 61517
#define XP6_DP_B1f 61518
#define XP6_DP_CORRECTED_ERRORf 61519
#define XP6_DP_CORRECTED_ERROR_DISINTf 61520
#define XP6_DP_ECC_ERROR_ADDRESSf 61521
#define XP6_DP_ENABLE_ECCf 61522
#define XP6_DP_FIFO_OVERFLOW_ERRORf 61523
#define XP6_DP_FIFO_OVERFLOW_ERROR_DISINTf 61524
#define XP6_DP_FORCE_UNCORRECTABLE_ERRORf 61525
#define XP6_DP_UNCORRECTED_ERRORf 61526
#define XP6_DP_UNCORRECTED_ERROR_DISINTf 61527
#define XP6_ECC_ENf 61528
#define XP6_FC_FIFO_OVERFLOW_ERRORf 61529
#define XP6_FC_FIFO_OVERFLOW_ERROR_DISINTf 61530
#define XP6_FC_SIZE_ERRORf 61531
#define XP6_FC_SIZE_ERROR_DISINTf 61532
#define XP7f 61533
#define XP7_DP_B0f 61534
#define XP7_DP_B1f 61535
#define XP7_DP_CORRECTED_ERRORf 61536
#define XP7_DP_CORRECTED_ERROR_DISINTf 61537
#define XP7_DP_ECC_ERROR_ADDRESSf 61538
#define XP7_DP_ENABLE_ECCf 61539
#define XP7_DP_FIFO_OVERFLOW_ERRORf 61540
#define XP7_DP_FIFO_OVERFLOW_ERROR_DISINTf 61541
#define XP7_DP_FORCE_UNCORRECTABLE_ERRORf 61542
#define XP7_DP_UNCORRECTED_ERRORf 61543
#define XP7_DP_UNCORRECTED_ERROR_DISINTf 61544
#define XP7_ECC_ENf 61545
#define XP7_FC_FIFO_OVERFLOW_ERRORf 61546
#define XP7_FC_FIFO_OVERFLOW_ERROR_DISINTf 61547
#define XP7_FC_SIZE_ERRORf 61548
#define XP7_FC_SIZE_ERROR_DISINTf 61549
#define XPAUSE_ENf 61550
#define XPAUSE_RX_ENf 61551
#define XPAUSE_TX_ENf 61552
#define XPC0_GMII_MII_ENABLEf 61553
#define XPC1_GMII_MII_ENABLEf 61554
#define XPC2_GMII_MII_ENABLEf 61555
#define XPC_0_GMII_MII_ENABLEf 61556
#define XPC_1_GMII_MII_ENABLEf 61557
#define XPC_2_GMII_MII_ENABLEf 61558
#define XPORT0f 61559
#define XPORT0_CORE_PORT_MODEf 61560
#define XPORT0_PHY_PORT_MODEf 61561
#define XPORT1f 61562
#define XPORT1_CORE_PORT_MODEf 61563
#define XPORT1_PHY_PORT_MODEf 61564
#define XPORT2f 61565
#define XPORT24_SEND_E2E_HOLf 61566
#define XPORT24_SEND_E2E_IBPf 61567
#define XPORT25_SEND_E2E_HOLf 61568
#define XPORT25_SEND_E2E_IBPf 61569
#define XPORT26_SEND_E2E_HOLf 61570
#define XPORT26_SEND_E2E_IBPf 61571
#define XPORT27_SEND_E2E_HOLf 61572
#define XPORT27_SEND_E2E_IBPf 61573
#define XPORT2_CORE_PORT_MODEf 61574
#define XPORT2_MULTI_PORTf 61575
#define XPORT2_PHY_PORT_MODEf 61576
#define XPORT3f 61577
#define XPORT3_MULTI_PORTf 61578
#define XPORT4f 61579
#define XPORT5f 61580
#define XPORT6f 61581
#define XPORT7f 61582
#define XPORT_0_CORE_PORT_MODEf 61583
#define XPORT_0_PHY_PORT_MODEf 61584
#define XPORT_1_CORE_PORT_MODEf 61585
#define XPORT_1_PHY_PORT_MODEf 61586
#define XPORT_2_CORE_PORT_MODEf 61587
#define XPORT_2_PHY_PORT_MODEf 61588
#define XPORT_CORE0f 61589
#define XPORT_CORE1f 61590
#define XPORT_CORE2f 61591
#define XPORT_CORE_0f 61592
#define XPORT_CORE_1f 61593
#define XPORT_CORE_2f 61594
#define XPORT_ENf 61595
#define XPORT_MODE_BITSf 61596
#define XP_BUFFER_TMf 61597
#define XP_FC_DISABLEf 61598
#define XP_RES_0f 61599
#define XP_RES_4_3f 61600
#define XP_STARTCNTf 61601
#define XQ0_BUFFERf 61602
#define XQ0_ECC_ENf 61603
#define XQ0_ECC_ERRf 61604
#define XQ0_HOTSWAP_RST_Lf 61605
#define XQ0_MMU_INTF_RESETf 61606
#define XQ0_NEW_PORT_MODEf 61607
#define XQ0_PORT_INTF_RESETf 61608
#define XQ0_RST_Lf 61609
#define XQ1_BUFFERf 61610
#define XQ1_ECC_ENf 61611
#define XQ1_ECC_ERRf 61612
#define XQ1_HOTSWAP_RST_Lf 61613
#define XQ1_MMU_INTF_RESETf 61614
#define XQ1_NEW_PORT_MODEf 61615
#define XQ1_PORT_INTF_RESETf 61616
#define XQ1_RST_Lf 61617
#define XQ2_BUFFERf 61618
#define XQ2_ECC_ENf 61619
#define XQ2_ECC_ERRf 61620
#define XQ2_HOTSWAP_RST_Lf 61621
#define XQ2_MMU_INTF_RESETf 61622
#define XQ2_NEW_PORT_MODEf 61623
#define XQ2_PORT_INTF_RESETf 61624
#define XQ2_RST_Lf 61625
#define XQ3_BUFFERf 61626
#define XQ3_ECC_ENf 61627
#define XQ3_ECC_ERRf 61628
#define XQ3_HOTSWAP_RST_Lf 61629
#define XQ3_MMU_INTF_RESETf 61630
#define XQ3_NEW_PORT_MODEf 61631
#define XQ3_PORT_INTF_RESETf 61632
#define XQ3_RST_Lf 61633
#define XQ4_ECC_ENf 61634
#define XQ4_ECC_ERRf 61635
#define XQ4_HOTSWAP_RST_Lf 61636
#define XQ4_MMU_INTF_RESETf 61637
#define XQ4_NEW_PORT_MODEf 61638
#define XQ4_PORT_INTF_RESETf 61639
#define XQ4_RST_Lf 61640
#define XQ5_ECC_ENf 61641
#define XQ5_ECC_ERRf 61642
#define XQ5_HOTSWAP_RST_Lf 61643
#define XQ5_MMU_INTF_RESETf 61644
#define XQ5_NEW_PORT_MODEf 61645
#define XQ5_PORT_INTF_RESETf 61646
#define XQ5_RST_Lf 61647
#define XQ6_ECC_ENf 61648
#define XQ6_ECC_ERRf 61649
#define XQ6_MMU_INTF_RESETf 61650
#define XQ6_NEW_PORT_MODEf 61651
#define XQ6_PORT_INTF_RESETf 61652
#define XQ7_ECC_ENf 61653
#define XQ7_ECC_ERRf 61654
#define XQ7_MMU_INTF_RESETf 61655
#define XQ7_NEW_PORT_MODEf 61656
#define XQ7_PORT_INTF_RESETf 61657
#define XQBODE_TXFIFOf 61658
#define XQBOD_RXFIFOf 61659
#define XQFLLPARITYERRORf 61660
#define XQFLLPARITYERRORINTMASKf 61661
#define XQFLLPARITYERRORPTRf 61662
#define XQFLLPARITYERRORTYPEf 61663
#define XQP0_ECC_ENf 61664
#define XQP0_RESETf 61665
#define XQP0_TMf 61666
#define XQP0_TO_CMIC_PERR_INTRf 61667
#define XQP1_ECC_ENf 61668
#define XQP1_RESETf 61669
#define XQP1_TMf 61670
#define XQP1_TO_CMIC_PERR_INTRf 61671
#define XQP2_ECC_ENf 61672
#define XQP2_RESETf 61673
#define XQP2_TMf 61674
#define XQP2_TO_CMIC_PERR_INTRf 61675
#define XQP3_ECC_ENf 61676
#define XQP3_RESETf 61677
#define XQP3_TMf 61678
#define XQP3_TO_CMIC_PERR_INTRf 61679
#define XQP4_ECC_ENf 61680
#define XQP4_RESETf 61681
#define XQP4_TMf 61682
#define XQP5_ECC_ENf 61683
#define XQP5_RESETf 61684
#define XQP5_TMf 61685
#define XQPARITYERRORf 61686
#define XQPARITYERRORINTMASKf 61687
#define XQPARITYERRORPBMf 61688
#define XQPARITYERRORPBM_HIf 61689
#define XQPARITYERRORPKTPTRf 61690
#define XQPARITYERRORPTRf 61691
#define XQPARITYERRORTYPEf 61692
#define XQPORT_MODE_BITSf 61693
#define XQP_STARTCNTf 61694
#define XQ_ERRf 61695
#define XQ_PEf 61696
#define XQ_PE_CLRf 61697
#define XQ_PE_ENf 61698
#define XQ_STARTCNTf 61699
#define XSTATEf 61700
#define XT0_BASE_PORTf 61701
#define XT0_CLIENT_IFf 61702
#define XT0_CTRL_FIFO_FULL_ERR_INTR_MASKf 61703
#define XT0_CTRL_FIFO_FULL_ERR_INTR_STATUSf 61704
#define XT0_CTRL_FIFO_PERR_INTR_MASKf 61705
#define XT0_CTRL_FIFO_PERR_INTR_STATUSf 61706
#define XT0_DATA_FIFO_FULL_ERR_INTR_MASKf 61707
#define XT0_DATA_FIFO_FULL_ERR_INTR_STATUSf 61708
#define XT0_DATA_FIFO_PERR_INTR_MASKf 61709
#define XT0_DATA_FIFO_PERR_INTR_STATUSf 61710
#define XT0_EEE_POWERDOWN_ENf 61711
#define XT0_PORT0_CREDITf 61712
#define XT0_PORT10_CREDITf 61713
#define XT0_PORT11_CREDITf 61714
#define XT0_PORT1_CREDITf 61715
#define XT0_PORT2_CREDITf 61716
#define XT0_PORT3_CREDITf 61717
#define XT0_PORT4_CREDITf 61718
#define XT0_PORT5_CREDITf 61719
#define XT0_PORT6_CREDITf 61720
#define XT0_PORT7_CREDITf 61721
#define XT0_PORT8_CREDITf 61722
#define XT0_PORT9_CREDITf 61723
#define XT0_PORT_IDf 61724
#define XT0_PORT_RESET_Nf 61725
#define XT0_RESET_Nf 61726
#define XT1_BASE_PORTf 61727
#define XT1_CLIENT_IFf 61728
#define XT1_CTRL_FIFO_FULL_ERR_INTR_MASKf 61729
#define XT1_CTRL_FIFO_FULL_ERR_INTR_STATUSf 61730
#define XT1_CTRL_FIFO_PERR_INTR_MASKf 61731
#define XT1_CTRL_FIFO_PERR_INTR_STATUSf 61732
#define XT1_DATA_FIFO_FULL_ERR_INTR_MASKf 61733
#define XT1_DATA_FIFO_FULL_ERR_INTR_STATUSf 61734
#define XT1_DATA_FIFO_PERR_INTR_MASKf 61735
#define XT1_DATA_FIFO_PERR_INTR_STATUSf 61736
#define XT1_EEE_POWERDOWN_ENf 61737
#define XT1_PORT0_CREDITf 61738
#define XT1_PORT10_CREDITf 61739
#define XT1_PORT11_CREDITf 61740
#define XT1_PORT1_CREDITf 61741
#define XT1_PORT2_CREDITf 61742
#define XT1_PORT3_CREDITf 61743
#define XT1_PORT4_CREDITf 61744
#define XT1_PORT5_CREDITf 61745
#define XT1_PORT6_CREDITf 61746
#define XT1_PORT7_CREDITf 61747
#define XT1_PORT8_CREDITf 61748
#define XT1_PORT9_CREDITf 61749
#define XT1_PORT_IDf 61750
#define XT1_PORT_RESET_Nf 61751
#define XT1_RESET_Nf 61752
#define XT2_BASE_PORTf 61753
#define XT2_CLIENT_IFf 61754
#define XT2_CTRL_FIFO_FULL_ERR_INTR_MASKf 61755
#define XT2_CTRL_FIFO_FULL_ERR_INTR_STATUSf 61756
#define XT2_CTRL_FIFO_PERR_INTR_MASKf 61757
#define XT2_CTRL_FIFO_PERR_INTR_STATUSf 61758
#define XT2_DATA_FIFO_FULL_ERR_INTR_MASKf 61759
#define XT2_DATA_FIFO_FULL_ERR_INTR_STATUSf 61760
#define XT2_DATA_FIFO_PERR_INTR_MASKf 61761
#define XT2_DATA_FIFO_PERR_INTR_STATUSf 61762
#define XT2_EEE_POWERDOWN_ENf 61763
#define XT2_PORT0_CREDITf 61764
#define XT2_PORT10_CREDITf 61765
#define XT2_PORT11_CREDITf 61766
#define XT2_PORT1_CREDITf 61767
#define XT2_PORT2_CREDITf 61768
#define XT2_PORT3_CREDITf 61769
#define XT2_PORT4_CREDITf 61770
#define XT2_PORT5_CREDITf 61771
#define XT2_PORT6_CREDITf 61772
#define XT2_PORT7_CREDITf 61773
#define XT2_PORT8_CREDITf 61774
#define XT2_PORT9_CREDITf 61775
#define XT2_PORT_IDf 61776
#define XT2_PORT_RESET_Nf 61777
#define XT2_RESET_Nf 61778
#define XT3_CTRL_FIFO_FULL_ERR_INTR_MASKf 61779
#define XT3_CTRL_FIFO_FULL_ERR_INTR_STATUSf 61780
#define XT3_CTRL_FIFO_PERR_INTR_MASKf 61781
#define XT3_CTRL_FIFO_PERR_INTR_STATUSf 61782
#define XT3_DATA_FIFO_FULL_ERR_INTR_MASKf 61783
#define XT3_DATA_FIFO_FULL_ERR_INTR_STATUSf 61784
#define XT3_DATA_FIFO_PERR_INTR_MASKf 61785
#define XT3_DATA_FIFO_PERR_INTR_STATUSf 61786
#define XTP0f 61787
#define XTP0_ECC_ENf 61788
#define XTP0_ENf 61789
#define XTP0_RESETf 61790
#define XTP0_X0_FIFO_EMPTYf 61791
#define XTP0_X1_FIFO_EMPTYf 61792
#define XTP0_X2_FIFO_EMPTYf 61793
#define XTP1f 61794
#define XTP1_ECC_ENf 61795
#define XTP1_ENf 61796
#define XTP1_RESETf 61797
#define XTP1_X0_FIFO_EMPTYf 61798
#define XTP1_X1_FIFO_EMPTYf 61799
#define XTP1_X2_FIFO_EMPTYf 61800
#define XTP2f 61801
#define XTP2_ECC_ENf 61802
#define XTP2_ENf 61803
#define XTP2_RESETf 61804
#define XTP2_X0_FIFO_EMPTYf 61805
#define XTP2_X1_FIFO_EMPTYf 61806
#define XTP2_X2_FIFO_EMPTYf 61807
#define XTP3f 61808
#define XTP3_ECC_ENf 61809
#define XTP3_ENf 61810
#define XTP3_RESETf 61811
#define XTP3_X0_FIFO_EMPTYf 61812
#define XTP3_X1_FIFO_EMPTYf 61813
#define XTP3_X2_FIFO_EMPTYf 61814
#define XTP_RESI_ECC_ENf 61815
#define XTP_RESI_ENf 61816
#define XTSB0_ADM_CTRL_EOP_ERROR_EVf 61817
#define XTSB0_ADM_CTRL_EOP_ERROR_EV_DISINTf 61818
#define XTSB0_ADM_CTRL_MOP_ERROR_EVf 61819
#define XTSB0_ADM_CTRL_MOP_ERROR_EV_DISINTf 61820
#define XTSB0_ADM_CTRL_SEOP_ERROR_EVf 61821
#define XTSB0_ADM_CTRL_SEOP_ERROR_EV_DISINTf 61822
#define XTSB0_ADM_CTRL_SOP_ERROR_EVf 61823
#define XTSB0_ADM_CTRL_SOP_ERROR_EV_DISINTf 61824
#define XTSB0_CORRECTED_ECC_ERRORf 61825
#define XTSB0_CORRECTED_ECC_ERROR_DISINTf 61826
#define XTSB0_OVERFLOW_EVf 61827
#define XTSB0_OVERFLOW_EV_DISINTf 61828
#define XTSB0_UNCORRECTED_ECC_ERRORf 61829
#define XTSB0_UNCORRECTED_ECC_ERROR_DISINTf 61830
#define XTSB1_ADM_CTRL_EOP_ERROR_EVf 61831
#define XTSB1_ADM_CTRL_EOP_ERROR_EV_DISINTf 61832
#define XTSB1_ADM_CTRL_MOP_ERROR_EVf 61833
#define XTSB1_ADM_CTRL_MOP_ERROR_EV_DISINTf 61834
#define XTSB1_ADM_CTRL_SEOP_ERROR_EVf 61835
#define XTSB1_ADM_CTRL_SEOP_ERROR_EV_DISINTf 61836
#define XTSB1_ADM_CTRL_SOP_ERROR_EVf 61837
#define XTSB1_ADM_CTRL_SOP_ERROR_EV_DISINTf 61838
#define XTSB1_CORRECTED_ECC_ERRORf 61839
#define XTSB1_CORRECTED_ECC_ERROR_DISINTf 61840
#define XTSB1_OVERFLOW_EVf 61841
#define XTSB1_OVERFLOW_EV_DISINTf 61842
#define XTSB1_UNCORRECTED_ECC_ERRORf 61843
#define XTSB1_UNCORRECTED_ECC_ERROR_DISINTf 61844
#define XTSB2_ADM_CTRL_EOP_ERROR_EVf 61845
#define XTSB2_ADM_CTRL_EOP_ERROR_EV_DISINTf 61846
#define XTSB2_ADM_CTRL_MOP_ERROR_EVf 61847
#define XTSB2_ADM_CTRL_MOP_ERROR_EV_DISINTf 61848
#define XTSB2_ADM_CTRL_SEOP_ERROR_EVf 61849
#define XTSB2_ADM_CTRL_SEOP_ERROR_EV_DISINTf 61850
#define XTSB2_ADM_CTRL_SOP_ERROR_EVf 61851
#define XTSB2_ADM_CTRL_SOP_ERROR_EV_DISINTf 61852
#define XTSB2_CORRECTED_ECC_ERRORf 61853
#define XTSB2_CORRECTED_ECC_ERROR_DISINTf 61854
#define XTSB2_OVERFLOW_EVf 61855
#define XTSB2_OVERFLOW_EV_DISINTf 61856
#define XTSB2_UNCORRECTED_ECC_ERRORf 61857
#define XTSB2_UNCORRECTED_ECC_ERROR_DISINTf 61858
#define XT_DATA_DESC_FIFO0_OVERFLOWf 61859
#define XT_DATA_DESC_FIFO0_OVERFLOW_DISINTf 61860
#define XT_DATA_DESC_FIFO0_PARITYf 61861
#define XT_DATA_DESC_FIFO0_PARITY_DISINTf 61862
#define XT_DATA_DESC_FIFO0_UNDERFLOWf 61863
#define XT_DATA_DESC_FIFO0_UNDERFLOW_DISINTf 61864
#define XT_DATA_DESC_FIFO1_OVERFLOWf 61865
#define XT_DATA_DESC_FIFO1_OVERFLOW_DISINTf 61866
#define XT_DATA_DESC_FIFO1_PARITYf 61867
#define XT_DATA_DESC_FIFO1_PARITY_DISINTf 61868
#define XT_DATA_DESC_FIFO1_UNDERFLOWf 61869
#define XT_DATA_DESC_FIFO1_UNDERFLOW_DISINTf 61870
#define XT_DATA_DESC_FIFO2_OVERFLOWf 61871
#define XT_DATA_DESC_FIFO2_OVERFLOW_DISINTf 61872
#define XT_DATA_DESC_FIFO2_PARITYf 61873
#define XT_DATA_DESC_FIFO2_PARITY_DISINTf 61874
#define XT_DATA_DESC_FIFO2_UNDERFLOWf 61875
#define XT_DATA_DESC_FIFO2_UNDERFLOW_DISINTf 61876
#define XT_DATA_DESC_FIFO3_OVERFLOWf 61877
#define XT_DATA_DESC_FIFO3_OVERFLOW_DISINTf 61878
#define XT_DATA_DESC_FIFO3_PARITYf 61879
#define XT_DATA_DESC_FIFO3_PARITY_DISINTf 61880
#define XT_DATA_DESC_FIFO3_UNDERFLOWf 61881
#define XT_DATA_DESC_FIFO3_UNDERFLOW_DISINTf 61882
#define XT_DATA_DESC_FIFO4_OVERFLOWf 61883
#define XT_DATA_DESC_FIFO4_OVERFLOW_DISINTf 61884
#define XT_DATA_DESC_FIFO4_PARITYf 61885
#define XT_DATA_DESC_FIFO4_PARITY_DISINTf 61886
#define XT_DATA_DESC_FIFO4_UNDERFLOWf 61887
#define XT_DATA_DESC_FIFO4_UNDERFLOW_DISINTf 61888
#define XT_DAT_FIFO0_OVERFLOWf 61889
#define XT_DAT_FIFO0_OVERFLOW_DISINTf 61890
#define XT_DAT_FIFO0_PARITYf 61891
#define XT_DAT_FIFO0_PARITY_DISINTf 61892
#define XT_DAT_FIFO0_UNDERFLOWf 61893
#define XT_DAT_FIFO0_UNDERFLOW_DISINTf 61894
#define XT_DAT_FIFO1_OVERFLOWf 61895
#define XT_DAT_FIFO1_OVERFLOW_DISINTf 61896
#define XT_DAT_FIFO1_PARITYf 61897
#define XT_DAT_FIFO1_PARITY_DISINTf 61898
#define XT_DAT_FIFO1_UNDERFLOWf 61899
#define XT_DAT_FIFO1_UNDERFLOW_DISINTf 61900
#define XT_DAT_FIFO2_OVERFLOWf 61901
#define XT_DAT_FIFO2_OVERFLOW_DISINTf 61902
#define XT_DAT_FIFO2_PARITYf 61903
#define XT_DAT_FIFO2_PARITY_DISINTf 61904
#define XT_DAT_FIFO2_UNDERFLOWf 61905
#define XT_DAT_FIFO2_UNDERFLOW_DISINTf 61906
#define XT_DAT_FIFO3_OVERFLOWf 61907
#define XT_DAT_FIFO3_OVERFLOW_DISINTf 61908
#define XT_DAT_FIFO3_PARITYf 61909
#define XT_DAT_FIFO3_PARITY_DISINTf 61910
#define XT_DAT_FIFO3_UNDERFLOWf 61911
#define XT_DAT_FIFO3_UNDERFLOW_DISINTf 61912
#define XT_DAT_FIFO4_OVERFLOWf 61913
#define XT_DAT_FIFO4_OVERFLOW_DISINTf 61914
#define XT_DAT_FIFO4_PARITYf 61915
#define XT_DAT_FIFO4_PARITY_DISINTf 61916
#define XT_DAT_FIFO4_UNDERFLOWf 61917
#define XT_DAT_FIFO4_UNDERFLOW_DISINTf 61918
#define XT_REQ_FIFO0_OVERFLOWf 61919
#define XT_REQ_FIFO0_OVERFLOW_DISINTf 61920
#define XT_REQ_FIFO0_PARITYf 61921
#define XT_REQ_FIFO0_PARITY_DISINTf 61922
#define XT_REQ_FIFO0_UNDERFLOWf 61923
#define XT_REQ_FIFO0_UNDERFLOW_DISINTf 61924
#define XT_REQ_FIFO1_OVERFLOWf 61925
#define XT_REQ_FIFO1_OVERFLOW_DISINTf 61926
#define XT_REQ_FIFO1_PARITYf 61927
#define XT_REQ_FIFO1_PARITY_DISINTf 61928
#define XT_REQ_FIFO1_UNDERFLOWf 61929
#define XT_REQ_FIFO1_UNDERFLOW_DISINTf 61930
#define XT_REQ_FIFO2_OVERFLOWf 61931
#define XT_REQ_FIFO2_OVERFLOW_DISINTf 61932
#define XT_REQ_FIFO2_PARITYf 61933
#define XT_REQ_FIFO2_PARITY_DISINTf 61934
#define XT_REQ_FIFO2_UNDERFLOWf 61935
#define XT_REQ_FIFO2_UNDERFLOW_DISINTf 61936
#define XT_REQ_FIFO3_OVERFLOWf 61937
#define XT_REQ_FIFO3_OVERFLOW_DISINTf 61938
#define XT_REQ_FIFO3_PARITYf 61939
#define XT_REQ_FIFO3_PARITY_DISINTf 61940
#define XT_REQ_FIFO3_UNDERFLOWf 61941
#define XT_REQ_FIFO3_UNDERFLOW_DISINTf 61942
#define XT_REQ_FIFO4_OVERFLOWf 61943
#define XT_REQ_FIFO4_OVERFLOW_DISINTf 61944
#define XT_REQ_FIFO4_PARITYf 61945
#define XT_REQ_FIFO4_PARITY_DISINTf 61946
#define XT_REQ_FIFO4_UNDERFLOWf 61947
#define XT_REQ_FIFO4_UNDERFLOW_DISINTf 61948
#define XWP0f 61949
#define XWP0_ECC_ENf 61950
#define XWP0_ENf 61951
#define XWP0_RESETf 61952
#define XWP1f 61953
#define XWP1_ECC_ENf 61954
#define XWP1_ENf 61955
#define XWP1_RESETf 61956
#define XWP2f 61957
#define XWP2_ECC_ENf 61958
#define XWP2_ENf 61959
#define XWP2_RESETf 61960
#define X_FC_MAPf 61961
#define YEARf 61962
#define YELf 61963
#define YELLOW_CELL_DS_SELECTf 61964
#define YELLOW_DROPENDPOINTf 61965
#define YELLOW_DROPSTARTPOINTf 61966
#define YELLOW_DROP_STATE_BMP0f 61967
#define YELLOW_DROP_STATE_BMP1f 61968
#define YELLOW_LIMITf 61969
#define YELLOW_MARKEDf 61970
#define YELLOW_MAXDROPRATEf 61971
#define YELLOW_RESUMEf 61972
#define YELLOW_RESUME_LIMITf 61973
#define YELLOW_RESUME_OFFSETf 61974
#define YELLOW_RESUME_OFFSET_PROFILE_SELf 61975
#define YELLOW_SHARED_LIMITf 61976
#define YELLOW_SP0f 61977
#define YELLOW_SP1f 61978
#define YELLOW_SP2f 61979
#define YELLOW_SP3f 61980
#define YOUR_DISCf 61981
#define YOUR_DISCRIMINATORf 61982
#define YP_CHANGE_DOT1Pf 61983
#define YP_CHANGE_DSCPf 61984
#define YP_CHANGE_PRIORITYf 61985
#define YP_COPY_TO_CPUf 61986
#define YP_DROPf 61987
#define YP_DROP_PRECEDENCEf 61988
#define YP_DSCPf 61989
#define YP_NEWPRIf 61990
#define YP_NEW_DOT1Pf 61991
#define YP_NEW_DSCPf 61992
#define Y_1731O_MPLSTP_GACHf 61993
#define Y_1731O_MPLSTP_GALf 61994
#define Y_1731O_PWE_GACHf 61995
#define Y_ACTIONSf 61996
#define Y_CHANGE_COS_OR_INT_PRIf 61997
#define Y_CHANGE_DOT1Pf 61998
#define Y_CHANGE_DSCPf 61999
#define Y_CHANGE_ECNf 62000
#define Y_CHANGE_INNER_CFIf 62001
#define Y_CHANGE_OUTER_CFIf 62002
#define Y_CHANGE_PKT_PRIf 62003
#define Y_CHANGE_REDIR_INT_PRIf 62004
#define Y_COPY_TO_CPUf 62005
#define Y_COS_INT_PRIf 62006
#define Y_COUNTER_OFFSETf 62007
#define Y_DROPf 62008
#define Y_DROP_PRECEDENCEf 62009
#define Y_FC_MAPf 62010
#define Y_NEW_DOT1Pf 62011
#define Y_NEW_DSCPf 62012
#define Y_NEW_ECNf 62013
#define Y_NEW_INNER_CFIf 62014
#define Y_NEW_INNER_PRIf 62015
#define Y_NEW_OUTER_CFIf 62016
#define Y_NEW_PKT_PRIf 62017
#define Y_NEW_REDIR_INT_PRIf 62018
#define Y_PIPEf 62019
#define Y_REDIR_DROP_PRECEDENCEf 62020
#define Y_REPLACE_INNER_PRIf 62021
#define ZEROf 62022
#define ZEROACTLINKSRATEENf 62023
#define ZEROSf 62024
#define ZERO_ACT_LINKS_RATE_ENf 62025
#define ZERO_COPYf 62026
#define ZERO_CREDIT_INTf 62027
#define ZERO_CREDIT_INT_MASKf 62028
#define ZERO_DISINTf 62029
#define ZERO_DROPf 62030
#define ZERO_OUT_ERROR_CTRL_PKTSf 62031
#define ZONE_CHECK_NORMALIZEDf 62032
#define ZQCAL_ERRORf 62033
#define ZQCAL_ERROR_DISINTf 62034
#define ZQCAL_LONGf 62035
#define ZQCAL_OVERRIDEf 62036
#define ZQCL_F0f 62037
#define ZQCL_F1f 62038
#define ZQCS_F0f 62039
#define ZQCS_F1f 62040
#define ZQCS_ROTATEf 62041
#define ZQINIT_F0f 62042
#define ZQINIT_F1f 62043
#define ZQ_CAL_MRS_Nf 62044
#define ZQ_INTERVALf 62045
#define ZQ_IN_PROGRESSf 62046
#define ZQ_ON_SREF_EXITf 62047
#define ZQ_REQf 62048
#define NUM_SOC_FIELD 62049

/* Some basic definitions */
#define SOC_BLOCK_MSB_BP                30
#define SOC_BLOCK_BP                    20
#define SOC_MEMOFS_BP                   16
#define SOC_REGIDX_BP                   12
#define SOC_RT_BP                       25

/* Maximum values across all chips */
#define SOC_NUM_SUPPORTED_CHIPS         50
#define SOC_MAX_NUM_COS                 48

/* defaults until maximized below */
#define SOC_MAX_NUM_BLKS                0	/* max 64 */
#define SOC_MAX_NUM_PORTS               0	/* max 328 */
#define SOC_MAX_NUM_PP_PORTS            0	/* max 170 */
#define SOC_MAX_MEM_BYTES               0	/* max 204 */

#ifdef	BCM_5675_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	9 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               9
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	85 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               85
#endif
#endif	/* BCM_5675_A0 */

#ifdef	BCM_56504_A0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56504_A0 */

#ifdef	BCM_56504_B0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56504_B0 */

#ifdef	BCM_56304_B0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56304_B0 */

#ifdef	BCM_56314_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56314_A0 */

#ifdef	BCM_56102_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56102_A0 */

#ifdef	BCM_56112_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56112_A0 */

#ifdef	BCM_56800_A0
#if	6 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                6
#endif
#if	21 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               21
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56800_A0 */

#ifdef	BCM_56218_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	47 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               47
#endif
#endif	/* BCM_56218_A0 */

#ifdef	BCM_56514_A0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56514_A0 */

#ifdef	BCM_56624_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56624_A0 */

#ifdef	BCM_56624_B0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56624_B0 */

#ifdef	BCM_56680_A0
#if	14 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                14
#endif
#if	48 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               48
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56680_A0 */

#ifdef	BCM_56680_B0
#if	14 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                14
#endif
#if	48 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               48
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56680_B0 */

#ifdef	BCM_56224_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56224_A0 */

#ifdef	BCM_56224_B0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56224_B0 */

#ifdef	BCM_56820_A0
#if	7 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                7
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56820_A0 */

#ifdef	BCM_56725_A0
#if	7 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                7
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56725_A0 */

#ifdef	BCM_53314_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	25 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               25
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_53314_A0 */

#ifdef	BCM_53324_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	25 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               25
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_53324_A0 */

#ifdef	BCM_56634_A0
#if	19 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                19
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56634_A0 */

#ifdef	BCM_56634_B0
#if	19 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                19
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56634_B0 */

#ifdef	BCM_56524_A0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56524_A0 */

#ifdef	BCM_56524_B0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56524_B0 */

#ifdef	BCM_56685_A0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56685_A0 */

#ifdef	BCM_56685_B0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56685_B0 */

#ifdef	BCM_56334_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56334_A0 */

#ifdef	BCM_56334_B0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56334_B0 */

#ifdef	BCM_88230_A0
#if	38 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                38
#endif
#if	96 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               96
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	42 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               42
#endif
#endif	/* BCM_88230_A0 */

#ifdef	BCM_88230_B0
#if	38 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                38
#endif
#if	96 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               96
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	42 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               42
#endif
#endif	/* BCM_88230_B0 */

#ifdef	BCM_88230_C0
#if	38 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                38
#endif
#if	96 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               96
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	42 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               42
#endif
#endif	/* BCM_88230_C0 */

#ifdef	BCM_56840_A0
#if	28 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                28
#endif
#if	74 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               74
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	59 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               59
#endif
#endif	/* BCM_56840_A0 */

#ifdef	BCM_56840_B0
#if	30 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                30
#endif
#if	74 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               74
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	59 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               59
#endif
#endif	/* BCM_56840_B0 */

#ifdef	BCM_56142_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	58 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               58
#endif
#endif	/* BCM_56142_A0 */

#ifdef	BCM_88640_A0
#if	58 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                58
#endif
#if	80 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               80
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	203 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               203
#endif
#endif	/* BCM_88640_A0 */

#ifdef	BCM_88650_A0
#if	55 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                55
#endif
#if	328 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               328
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	204 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               204
#endif
#endif	/* BCM_88650_A0 */

#ifdef	BCM_88650_B0
#if	55 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                55
#endif
#if	328 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               328
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	204 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               204
#endif
#endif	/* BCM_88650_B0 */

#ifdef	BCM_88660_A0
#if	55 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                55
#endif
#if	328 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               328
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	204 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               204
#endif
#endif	/* BCM_88660_A0 */

#ifdef	BCM_88732_A0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	17 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               17
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	62 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               62
#endif
#endif	/* BCM_88732_A0 */

#ifdef	BCM_56440_A0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	39 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               39
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56440_A0 */

#ifdef	BCM_56440_B0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	39 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               39
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56440_B0 */

#ifdef	BCM_88030_A0
#if	64 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                64
#endif
#if	102 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               102
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_88030_A0 */

#ifdef	BCM_56640_A0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	86 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               86
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56640_A0 */

#ifdef	BCM_88750_A0
#if	64 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                64
#endif
#if	129 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               129
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	18 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               18
#endif
#endif	/* BCM_88750_A0 */

#ifdef	BCM_88750_B0
#if	64 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                64
#endif
#if	129 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               129
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	18 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               18
#endif
#endif	/* BCM_88750_B0 */

#ifdef	BCM_88754_A0
#if	64 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                64
#endif
#if	129 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               129
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	18 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               18
#endif
#endif	/* BCM_88754_A0 */

#ifdef	BCM_56850_A0
#if	58 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                58
#endif
#if	130 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               130
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56850_A0 */

#ifdef	BCM_56450_A0
#if	30 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                30
#endif
#if	42 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               42
#endif
#if	170 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            170
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56450_A0 */

#ifdef	BCM_56340_A0
#if	19 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                19
#endif
#if	86 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               86
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56340_A0 */

#ifdef	BCM_56150_A0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	34 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               34
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56150_A0 */

#define SOC_MAX_REG_FIELD_BITS          640
#define SOC_MAX_MEM_FIELD_BITS          1629
#if	SOC_MAX_REG_FIELD_BITS > SOC_MAX_MEM_FIELD_BITS
#define SOC_MAX_FIELD_BITS              SOC_MAX_REG_FIELD_BITS
#else
#define SOC_MAX_FIELD_BITS              SOC_MAX_MEM_FIELD_BITS
#endif
#define SOC_MAX_MEM_WORDS               BYTES2WORDS(SOC_MAX_MEM_BYTES)
#define SOC_MAX_REG_FIELD_WORDS         BITS2WORDS(SOC_MAX_REG_FIELD_BITS)
#define SOC_MAX_MEM_FIELD_WORDS         BITS2WORDS(SOC_MAX_MEM_FIELD_BITS)
#define SOC_MAX_FIELD_WORDS             BITS2WORDS(SOC_MAX_FIELD_BITS)

#endif	/* !_SOC_ALLENUM_H */
