============================================================
  Generated by:           Genus(TM) Synthesis Solution 25.11-s095_1
  Generated on:           Feb 09 2026  01:48:31 pm
  Module:                 counter_16bit
  Operating conditions:   tt_1.8_25 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-413 ps) Setup Check with Pin count_reg[11]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[7]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[11]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-    1066                  
             Slack:=    -413                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  clk              -       -     -     (net)                -    -     -     -       -    (-,-) 
  clk              -       -     -     (net)                -    -     -     -       -    (-,-) 
  count_reg[7]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_reg[7]/clk       -       -       R     (arrival)             16    -   150     0       0    (-,-) 
  count_reg[7]/q         (u)     clk->q  R     unmapped_d_flop        6 68.0     0   505     505    (-,-) 
  count[7]               -       -       -     (net)                  -    -     -     -       -    (-,-) 
  inc_ADD_UNS_OP/g1741/z (u)     in_1->z F     unmapped_nand2         1  5.5     0    64     569    (-,-) 
  inc_ADD_UNS_OP/n_1289  -       -       -     (net)                  -    -     -     -       -    (-,-) 
  inc_ADD_UNS_OP/g1735/z (u)     in_0->z F     unmapped_complex2      1  5.5     0    64     633    (-,-) 
  inc_ADD_UNS_OP/n_1291  -       -       -     (net)                  -    -     -     -       -    (-,-) 
  inc_ADD_UNS_OP/g1714/z (u)     in_1->z F     unmapped_or2           1  5.5     0    64     697    (-,-) 
  inc_ADD_UNS_OP/n_1146  -       -       -     (net)                  -    -     -     -       -    (-,-) 
  inc_ADD_UNS_OP/g1707/z (u)     in_1->z F     unmapped_or2           7 38.5     0   158     855    (-,-) 
  inc_ADD_UNS_OP/n_58    -       -       -     (net)                  -    -     -     -       -    (-,-) 
  inc_ADD_UNS_OP/g1699/z (u)     in_1->z F     unmapped_or2           2 11.0     0    83     938    (-,-) 
  inc_ADD_UNS_OP/n_80    -       -       -     (net)                  -    -     -     -       -    (-,-) 
  inc_ADD_UNS_OP/g1663/z (u)     in_0->z F     unmapped_or2           1  5.5     0    64    1002    (-,-) 
  inc_ADD_UNS_OP/n_2036  -       -       -     (net)                  -    -     -     -       -    (-,-) 
  inc_ADD_UNS_OP/g1664/z (u)     in_1->z R     unmapped_nand2         1  5.5     0    64    1066    (-,-) 
  n_63                   -       -       -     (net)                  -    -     -     -       -    (-,-) 
  count_reg[11]/d        <<<     -       R     unmapped_d_flop        1    -     -     0    1066    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#------------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  clk               (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  clk               -       -     -     (net)                -    -     -     -       -    (-,-) 
  clk               -       -     -     (net)                -    -     -     -       -    (-,-) 
  count_reg[11]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#------------------------------------------------------------------------------------------------


