Line 61: [TestBench] [MemAccess] Start! Addr 0x%x, Type 0x%x, Iterations %d!
Line 90: [TestBench] [MemAccess] Finish %d [us]
Line 129: [TestBench] [ReadSequential PMU] EVT0 %d, EVT1 %d, EVT2 %d
Line 129: [TestBench] [ReadSequential PMU] EVT3 %d, EVT4 %d, EVT5 %d
Line 129: [TestBench] [ReadSequential PMU] %d [us] %d [cycle]
Line 158: [TestBench] [ReadSparse PMU] EVT0 %d, EVT1 %d, EVT2 %d
Line 158: [TestBench] [ReadSparse PMU] EVT3 %d, EVT4 %d, EVT5 %d
Line 158: [TestBench] [ReadSparse PMU] %d [us] %d [cycle]
Line 187: [TestBench] [ReadSparse2 PMU] EVT0 %d, EVT1 %d, EVT2 %d
Line 187: [TestBench] [ReadSparse2 PMU] EVT3 %d, EVT4 %d, EVT5 %d
Line 187: [TestBench] [ReadSparse2 PMU] %d [us] %d [cycle]
Line 231: [TestBench] [SetSequential PMU] EVT0 %d, EVT1 %d, EVT2 %d
Line 231: [TestBench] [SetSequential PMU] EVT3 %d, EVT4 %d, EVT5 %d
Line 231: [TestBench] [SetSequential PMU] %d [us] %d [cycle]
Line 261: [TestBench] [SetSparse PMU] EVT0 %d, EVT1 %d, EVT2 %d
Line 261: [TestBench] [SetSparse PMU] EVT3 %d, EVT4 %d, EVT5 %d
Line 261: [TestBench] [SetSparse PMU] %d [us] %d [cycle]
Line 290: [TestBench] [SetSparse2 PMU] EVT0 %d, EVT1 %d, EVT2 %d
Line 290: [TestBench] [SetSparse2 PMU] EVT3 %d, EVT4 %d, EVT5 %d
Line 290: [TestBench] [SetSparse2 PMU] %d [us] %d [cycle]
Line 336: [TestBench] [Memcpy1 PMU] EVT0 %d, EVT1 %d, EVT2 %d
Line 336: [TestBench] [Memcpy1 PMU] EVT3 %d, EVT4 %d, EVT5 %d
Line 336: [TestBench] [Memcpy1 PMU] %d [us] %d [cycle]
Line 370: [TestBench] [Memcpy2 PMU] EVT0 %d, EVT1 %d, EVT2 %d
Line 370: [TestBench] [Memcpy2 PMU] EVT3 %d, EVT4 %d, EVT5 %d
Line 370: [TestBench] [Memcpy2 PMU] %d [us] %d [cycle]
Line 400: [TestBench] [Memcmp PMU] EVT0 %d, EVT1 %d, EVT2 %d
Line 400: [TestBench] [Memcmp PMU] EVT3 %d, EVT4 %d, EVT5 %d
Line 400: [TestBench] [Memcmp PMU] %d [us] %d [cycle]
Line 402: [TestBench] [Memcmp] result 0x%x
Line 446: [TestBench] There is no Xdma response
Line 481: [TestBench] [MemcpyXdma PMU] EVT0 %d, EVT1 %d, EVT2 %d
Line 481: [TestBench] [MemcpyXdma PMU] EVT3 %d, EVT4 %d, EVT5 %d
Line 481: [TestBench] [MemcpyXdma PMU] %d [us] %d [cycle]
