*****************************************************************

  Device    [REG_CTRL]

  Author    []

  Abstract  []

  Revision History:

********************************************************************************/
prim
device REG_CTRL
{
    parameter
    (
        config bit CLK_IR[1:0] = 2'b00,
        config bit CE_IR[1:0]  = 2'b00,
        config bit RST_IR[1:0] = 2'b00
    );
    port
    (
         input CLK[3:0],
         input CE[3:0],
         input RST[3:0],
         output IR_CLK,
         output IR_CE,
         output IR_RST
    );
}; // end of device REG_CTRL


propagation prop_reg_ctrl of REG_CTRL
{
    if (CLK_IR == 2'b00)
    {
    propagate ( CLK[0] --> IR_CLK );
    }
    else if (CLK_IR == 2'b01)
    {
    propagate ( CLK[1] --> IR_CLK );
    }
    else if (CLK_IR == 2'b10)
    {
    propagate ( CLK[2] --> IR_CLK );
    }
    else
    {
    propagate ( CLK[3] --> IR_CLK );
    }
    
    if (CE_IR == 2'b00)
    {
    propagate ( CE[0] --> IR_CE );
    }
    else if (CE_IR == 2'b01)
    {
    propagate ( CE[1] --> IR_CE );
    }
    else if (CE_IR == 2'b10)
    {
    propagate ( CE[2] --> IR_CE );
    }
    else
    {
    propagate ( CE[3] --> IR_CE );
    }
    
    if (RST_IR == 2'b00)
    {
    propagate ( RST[0] --> IR_RST );
    }
    else if (RST_IR == 2'b01)
    {
    propagate ( RST[1] --> IR_RST );
    }
    else if (RST_IR == 2'b10)
    {
    propagate ( RST[2] --> IR_RST );
    }
    else
    {
    propagate ( RST[3] --> IR_RST );
    }
 
};
