
rm_summer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         0000000c  00008000  00008000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         000044c0  00008010  00008010  00008010  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .fini         0000000c  0000c4d0  0000c4d0  0000c4d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000020  0000c4dc  0000c4dc  0000c4dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.exidx    00000008  0000c4fc  0000c4fc  0000c4fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .eh_frame     00000004  0000c504  0000c504  0000c504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .init_array   00000004  0001c508  0001c508  0000c508  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0001c50c  0001c50c  0000c50c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  0001c510  0001c510  0000c510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000518  0001c580  0001c580  0000c580  2**2
                  ALLOC
 10 .comment      0000007b  00000000  00000000  0000c580  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00000f98  00000000  00000000  0000c5fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00010377  00000000  00000000  0000d593  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002401  00000000  00000000  0001d90a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000bd6f  00000000  00000000  0001fd0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000443c  00000000  00000000  0002ba7c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000db5f0  00000000  00000000  0002feb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000e78  00000000  00000000  0010b4a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00024672  00000000  00000000  0010c320  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .ARM.attributes 00000030  00000000  00000000  00130992  2**0
                  CONTENTS, READONLY

Disassembly of section .init:

00008000 <_init>:
    8000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8002:	bf00      	nop
    8004:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8006:	bc08      	pop	{r3}
    8008:	469e      	mov	lr, r3
    800a:	4770      	bx	lr

Disassembly of section .text:

00008010 <exit>:
    8010:	b508      	push	{r3, lr}
    8012:	4b07      	ldr	r3, [pc, #28]	; (8030 <exit+0x20>)
    8014:	4604      	mov	r4, r0
    8016:	b113      	cbz	r3, 801e <exit+0xe>
    8018:	2100      	movs	r1, #0
    801a:	f3af 8000 	nop.w
    801e:	4b05      	ldr	r3, [pc, #20]	; (8034 <exit+0x24>)
    8020:	6818      	ldr	r0, [r3, #0]
    8022:	6a83      	ldr	r3, [r0, #40]	; 0x28
    8024:	b103      	cbz	r3, 8028 <exit+0x18>
    8026:	4798      	blx	r3
    8028:	4620      	mov	r0, r4
    802a:	f003 f899 	bl	b160 <_exit>
    802e:	bf00      	nop
    8030:	00000000 	.word	0x00000000
    8034:	0000c4f8 	.word	0x0000c4f8

00008038 <__do_global_dtors_aux>:
    8038:	b510      	push	{r4, lr}
    803a:	4c05      	ldr	r4, [pc, #20]	; (8050 <__do_global_dtors_aux+0x18>)
    803c:	7823      	ldrb	r3, [r4, #0]
    803e:	b933      	cbnz	r3, 804e <__do_global_dtors_aux+0x16>
    8040:	4b04      	ldr	r3, [pc, #16]	; (8054 <__do_global_dtors_aux+0x1c>)
    8042:	b113      	cbz	r3, 804a <__do_global_dtors_aux+0x12>
    8044:	4804      	ldr	r0, [pc, #16]	; (8058 <__do_global_dtors_aux+0x20>)
    8046:	f3af 8000 	nop.w
    804a:	2301      	movs	r3, #1
    804c:	7023      	strb	r3, [r4, #0]
    804e:	bd10      	pop	{r4, pc}
    8050:	0001c580 	.word	0x0001c580
    8054:	00000000 	.word	0x00000000
    8058:	0000c504 	.word	0x0000c504

0000805c <frame_dummy>:
    805c:	b508      	push	{r3, lr}
    805e:	4b03      	ldr	r3, [pc, #12]	; (806c <frame_dummy+0x10>)
    8060:	b11b      	cbz	r3, 806a <frame_dummy+0xe>
    8062:	4903      	ldr	r1, [pc, #12]	; (8070 <frame_dummy+0x14>)
    8064:	4803      	ldr	r0, [pc, #12]	; (8074 <frame_dummy+0x18>)
    8066:	f3af 8000 	nop.w
    806a:	bd08      	pop	{r3, pc}
    806c:	00000000 	.word	0x00000000
    8070:	0001c584 	.word	0x0001c584
    8074:	0000c504 	.word	0x0000c504

00008078 <_mainCRTStartup>:
    8078:	4b15      	ldr	r3, [pc, #84]	; (80d0 <_mainCRTStartup+0x58>)
    807a:	2b00      	cmp	r3, #0
    807c:	bf08      	it	eq
    807e:	4b13      	ldreq	r3, [pc, #76]	; (80cc <_mainCRTStartup+0x54>)
    8080:	469d      	mov	sp, r3
    8082:	f5a3 3a80 	sub.w	sl, r3, #65536	; 0x10000
    8086:	2100      	movs	r1, #0
    8088:	468b      	mov	fp, r1
    808a:	460f      	mov	r7, r1
    808c:	4813      	ldr	r0, [pc, #76]	; (80dc <_mainCRTStartup+0x64>)
    808e:	4a14      	ldr	r2, [pc, #80]	; (80e0 <_mainCRTStartup+0x68>)
    8090:	1a12      	subs	r2, r2, r0
    8092:	f003 fc1f 	bl	b8d4 <memset>
    8096:	4b0f      	ldr	r3, [pc, #60]	; (80d4 <_mainCRTStartup+0x5c>)
    8098:	2b00      	cmp	r3, #0
    809a:	d000      	beq.n	809e <_mainCRTStartup+0x26>
    809c:	4798      	blx	r3
    809e:	4b0e      	ldr	r3, [pc, #56]	; (80d8 <_mainCRTStartup+0x60>)
    80a0:	2b00      	cmp	r3, #0
    80a2:	d000      	beq.n	80a6 <_mainCRTStartup+0x2e>
    80a4:	4798      	blx	r3
    80a6:	2000      	movs	r0, #0
    80a8:	2100      	movs	r1, #0
    80aa:	0004      	movs	r4, r0
    80ac:	000d      	movs	r5, r1
    80ae:	480d      	ldr	r0, [pc, #52]	; (80e4 <_mainCRTStartup+0x6c>)
    80b0:	2800      	cmp	r0, #0
    80b2:	d002      	beq.n	80ba <_mainCRTStartup+0x42>
    80b4:	480c      	ldr	r0, [pc, #48]	; (80e8 <_mainCRTStartup+0x70>)
    80b6:	f3af 8000 	nop.w
    80ba:	f003 fbe7 	bl	b88c <__libc_init_array>
    80be:	0020      	movs	r0, r4
    80c0:	0029      	movs	r1, r5
    80c2:	f002 fd9d 	bl	ac00 <main>
    80c6:	f7ff ffa3 	bl	8010 <exit>
    80ca:	bf00      	nop
    80cc:	00080000 	.word	0x00080000
	...
    80dc:	0001c580 	.word	0x0001c580
    80e0:	0001ca98 	.word	0x0001ca98
	...

000080ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
    80ec:	b580      	push	{r7, lr}
    80ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
    80f0:	4b0e      	ldr	r3, [pc, #56]	; (812c <HAL_Init+0x40>)
    80f2:	681b      	ldr	r3, [r3, #0]
    80f4:	4a0d      	ldr	r2, [pc, #52]	; (812c <HAL_Init+0x40>)
    80f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    80fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
    80fc:	4b0b      	ldr	r3, [pc, #44]	; (812c <HAL_Init+0x40>)
    80fe:	681b      	ldr	r3, [r3, #0]
    8100:	4a0a      	ldr	r2, [pc, #40]	; (812c <HAL_Init+0x40>)
    8102:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    8106:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
    8108:	4b08      	ldr	r3, [pc, #32]	; (812c <HAL_Init+0x40>)
    810a:	681b      	ldr	r3, [r3, #0]
    810c:	4a07      	ldr	r2, [pc, #28]	; (812c <HAL_Init+0x40>)
    810e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    8112:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
    8114:	2003      	movs	r0, #3
    8116:	f000 fb7f 	bl	8818 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
    811a:	2000      	movs	r0, #0
    811c:	f000 f808 	bl	8130 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
    8120:	f002 ffe6 	bl	b0f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
    8124:	2300      	movs	r3, #0
}
    8126:	4618      	mov	r0, r3
    8128:	bd80      	pop	{r7, pc}
    812a:	bf00      	nop
    812c:	40023c00 	.word	0x40023c00

00008130 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
    8130:	b580      	push	{r7, lr}
    8132:	b082      	sub	sp, #8
    8134:	af00      	add	r7, sp, #0
    8136:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
    8138:	4b12      	ldr	r3, [pc, #72]	; (8184 <HAL_InitTick+0x54>)
    813a:	681a      	ldr	r2, [r3, #0]
    813c:	4b12      	ldr	r3, [pc, #72]	; (8188 <HAL_InitTick+0x58>)
    813e:	781b      	ldrb	r3, [r3, #0]
    8140:	4619      	mov	r1, r3
    8142:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    8146:	fbb3 f3f1 	udiv	r3, r3, r1
    814a:	fbb2 f3f3 	udiv	r3, r2, r3
    814e:	4618      	mov	r0, r3
    8150:	f000 fb97 	bl	8882 <HAL_SYSTICK_Config>
    8154:	4603      	mov	r3, r0
    8156:	2b00      	cmp	r3, #0
    8158:	d001      	beq.n	815e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
    815a:	2301      	movs	r3, #1
    815c:	e00e      	b.n	817c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
    815e:	687b      	ldr	r3, [r7, #4]
    8160:	2b0f      	cmp	r3, #15
    8162:	d80a      	bhi.n	817a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    8164:	2200      	movs	r2, #0
    8166:	6879      	ldr	r1, [r7, #4]
    8168:	f04f 30ff 	mov.w	r0, #4294967295
    816c:	f000 fb5f 	bl	882e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
    8170:	4a06      	ldr	r2, [pc, #24]	; (818c <HAL_InitTick+0x5c>)
    8172:	687b      	ldr	r3, [r7, #4]
    8174:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
    8176:	2300      	movs	r3, #0
    8178:	e000      	b.n	817c <HAL_InitTick+0x4c>
    return HAL_ERROR;
    817a:	2301      	movs	r3, #1
}
    817c:	4618      	mov	r0, r3
    817e:	3708      	adds	r7, #8
    8180:	46bd      	mov	sp, r7
    8182:	bd80      	pop	{r7, pc}
    8184:	0001c518 	.word	0x0001c518
    8188:	0001c514 	.word	0x0001c514
    818c:	0001c510 	.word	0x0001c510

00008190 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
    8190:	b480      	push	{r7}
    8192:	af00      	add	r7, sp, #0
  return uwTick;
    8194:	4b03      	ldr	r3, [pc, #12]	; (81a4 <HAL_GetTick+0x14>)
    8196:	681b      	ldr	r3, [r3, #0]
}
    8198:	4618      	mov	r0, r3
    819a:	46bd      	mov	sp, r7
    819c:	f85d 7b04 	ldr.w	r7, [sp], #4
    81a0:	4770      	bx	lr
    81a2:	bf00      	nop
    81a4:	0001c5e4 	.word	0x0001c5e4

000081a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
    81a8:	b580      	push	{r7, lr}
    81aa:	b084      	sub	sp, #16
    81ac:	af00      	add	r7, sp, #0
    81ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
    81b0:	f7ff ffee 	bl	8190 <HAL_GetTick>
    81b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
    81b6:	687b      	ldr	r3, [r7, #4]
    81b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
    81ba:	68fb      	ldr	r3, [r7, #12]
    81bc:	f1b3 3fff 	cmp.w	r3, #4294967295
    81c0:	d005      	beq.n	81ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
    81c2:	4b09      	ldr	r3, [pc, #36]	; (81e8 <HAL_Delay+0x40>)
    81c4:	781b      	ldrb	r3, [r3, #0]
    81c6:	461a      	mov	r2, r3
    81c8:	68fb      	ldr	r3, [r7, #12]
    81ca:	4413      	add	r3, r2
    81cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
    81ce:	bf00      	nop
    81d0:	f7ff ffde 	bl	8190 <HAL_GetTick>
    81d4:	4602      	mov	r2, r0
    81d6:	68bb      	ldr	r3, [r7, #8]
    81d8:	1ad3      	subs	r3, r2, r3
    81da:	68fa      	ldr	r2, [r7, #12]
    81dc:	429a      	cmp	r2, r3
    81de:	d8f7      	bhi.n	81d0 <HAL_Delay+0x28>
  {
  }
}
    81e0:	bf00      	nop
    81e2:	3710      	adds	r7, #16
    81e4:	46bd      	mov	sp, r7
    81e6:	bd80      	pop	{r7, pc}
    81e8:	0001c514 	.word	0x0001c514

000081ec <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
    81ec:	b580      	push	{r7, lr}
    81ee:	b084      	sub	sp, #16
    81f0:	af00      	add	r7, sp, #0
    81f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
    81f4:	687b      	ldr	r3, [r7, #4]
    81f6:	2b00      	cmp	r3, #0
    81f8:	d101      	bne.n	81fe <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
    81fa:	2301      	movs	r3, #1
    81fc:	e0ed      	b.n	83da <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
    81fe:	687b      	ldr	r3, [r7, #4]
    8200:	f893 3020 	ldrb.w	r3, [r3, #32]
    8204:	b2db      	uxtb	r3, r3
    8206:	2b00      	cmp	r3, #0
    8208:	d102      	bne.n	8210 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
    820a:	6878      	ldr	r0, [r7, #4]
    820c:	f002 f9fe 	bl	a60c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
    8210:	687b      	ldr	r3, [r7, #4]
    8212:	681b      	ldr	r3, [r3, #0]
    8214:	681a      	ldr	r2, [r3, #0]
    8216:	687b      	ldr	r3, [r7, #4]
    8218:	681b      	ldr	r3, [r3, #0]
    821a:	f022 0202 	bic.w	r2, r2, #2
    821e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
    8220:	f7ff ffb6 	bl	8190 <HAL_GetTick>
    8224:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
    8226:	e012      	b.n	824e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
    8228:	f7ff ffb2 	bl	8190 <HAL_GetTick>
    822c:	4602      	mov	r2, r0
    822e:	68fb      	ldr	r3, [r7, #12]
    8230:	1ad3      	subs	r3, r2, r3
    8232:	2b0a      	cmp	r3, #10
    8234:	d90b      	bls.n	824e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
    8236:	687b      	ldr	r3, [r7, #4]
    8238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    823a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
    823e:	687b      	ldr	r3, [r7, #4]
    8240:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
    8242:	687b      	ldr	r3, [r7, #4]
    8244:	2205      	movs	r2, #5
    8246:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
    824a:	2301      	movs	r3, #1
    824c:	e0c5      	b.n	83da <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
    824e:	687b      	ldr	r3, [r7, #4]
    8250:	681b      	ldr	r3, [r3, #0]
    8252:	685b      	ldr	r3, [r3, #4]
    8254:	f003 0302 	and.w	r3, r3, #2
    8258:	2b00      	cmp	r3, #0
    825a:	d1e5      	bne.n	8228 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
    825c:	687b      	ldr	r3, [r7, #4]
    825e:	681b      	ldr	r3, [r3, #0]
    8260:	681a      	ldr	r2, [r3, #0]
    8262:	687b      	ldr	r3, [r7, #4]
    8264:	681b      	ldr	r3, [r3, #0]
    8266:	f042 0201 	orr.w	r2, r2, #1
    826a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
    826c:	f7ff ff90 	bl	8190 <HAL_GetTick>
    8270:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
    8272:	e012      	b.n	829a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
    8274:	f7ff ff8c 	bl	8190 <HAL_GetTick>
    8278:	4602      	mov	r2, r0
    827a:	68fb      	ldr	r3, [r7, #12]
    827c:	1ad3      	subs	r3, r2, r3
    827e:	2b0a      	cmp	r3, #10
    8280:	d90b      	bls.n	829a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
    8282:	687b      	ldr	r3, [r7, #4]
    8284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8286:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
    828a:	687b      	ldr	r3, [r7, #4]
    828c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
    828e:	687b      	ldr	r3, [r7, #4]
    8290:	2205      	movs	r2, #5
    8292:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
    8296:	2301      	movs	r3, #1
    8298:	e09f      	b.n	83da <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
    829a:	687b      	ldr	r3, [r7, #4]
    829c:	681b      	ldr	r3, [r3, #0]
    829e:	685b      	ldr	r3, [r3, #4]
    82a0:	f003 0301 	and.w	r3, r3, #1
    82a4:	2b00      	cmp	r3, #0
    82a6:	d0e5      	beq.n	8274 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
    82a8:	687b      	ldr	r3, [r7, #4]
    82aa:	7e1b      	ldrb	r3, [r3, #24]
    82ac:	2b01      	cmp	r3, #1
    82ae:	d108      	bne.n	82c2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
    82b0:	687b      	ldr	r3, [r7, #4]
    82b2:	681b      	ldr	r3, [r3, #0]
    82b4:	681a      	ldr	r2, [r3, #0]
    82b6:	687b      	ldr	r3, [r7, #4]
    82b8:	681b      	ldr	r3, [r3, #0]
    82ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    82be:	601a      	str	r2, [r3, #0]
    82c0:	e007      	b.n	82d2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
    82c2:	687b      	ldr	r3, [r7, #4]
    82c4:	681b      	ldr	r3, [r3, #0]
    82c6:	681a      	ldr	r2, [r3, #0]
    82c8:	687b      	ldr	r3, [r7, #4]
    82ca:	681b      	ldr	r3, [r3, #0]
    82cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    82d0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
    82d2:	687b      	ldr	r3, [r7, #4]
    82d4:	7e5b      	ldrb	r3, [r3, #25]
    82d6:	2b01      	cmp	r3, #1
    82d8:	d108      	bne.n	82ec <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
    82da:	687b      	ldr	r3, [r7, #4]
    82dc:	681b      	ldr	r3, [r3, #0]
    82de:	681a      	ldr	r2, [r3, #0]
    82e0:	687b      	ldr	r3, [r7, #4]
    82e2:	681b      	ldr	r3, [r3, #0]
    82e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    82e8:	601a      	str	r2, [r3, #0]
    82ea:	e007      	b.n	82fc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
    82ec:	687b      	ldr	r3, [r7, #4]
    82ee:	681b      	ldr	r3, [r3, #0]
    82f0:	681a      	ldr	r2, [r3, #0]
    82f2:	687b      	ldr	r3, [r7, #4]
    82f4:	681b      	ldr	r3, [r3, #0]
    82f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    82fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
    82fc:	687b      	ldr	r3, [r7, #4]
    82fe:	7e9b      	ldrb	r3, [r3, #26]
    8300:	2b01      	cmp	r3, #1
    8302:	d108      	bne.n	8316 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
    8304:	687b      	ldr	r3, [r7, #4]
    8306:	681b      	ldr	r3, [r3, #0]
    8308:	681a      	ldr	r2, [r3, #0]
    830a:	687b      	ldr	r3, [r7, #4]
    830c:	681b      	ldr	r3, [r3, #0]
    830e:	f042 0220 	orr.w	r2, r2, #32
    8312:	601a      	str	r2, [r3, #0]
    8314:	e007      	b.n	8326 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
    8316:	687b      	ldr	r3, [r7, #4]
    8318:	681b      	ldr	r3, [r3, #0]
    831a:	681a      	ldr	r2, [r3, #0]
    831c:	687b      	ldr	r3, [r7, #4]
    831e:	681b      	ldr	r3, [r3, #0]
    8320:	f022 0220 	bic.w	r2, r2, #32
    8324:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
    8326:	687b      	ldr	r3, [r7, #4]
    8328:	7edb      	ldrb	r3, [r3, #27]
    832a:	2b01      	cmp	r3, #1
    832c:	d108      	bne.n	8340 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
    832e:	687b      	ldr	r3, [r7, #4]
    8330:	681b      	ldr	r3, [r3, #0]
    8332:	681a      	ldr	r2, [r3, #0]
    8334:	687b      	ldr	r3, [r7, #4]
    8336:	681b      	ldr	r3, [r3, #0]
    8338:	f022 0210 	bic.w	r2, r2, #16
    833c:	601a      	str	r2, [r3, #0]
    833e:	e007      	b.n	8350 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
    8340:	687b      	ldr	r3, [r7, #4]
    8342:	681b      	ldr	r3, [r3, #0]
    8344:	681a      	ldr	r2, [r3, #0]
    8346:	687b      	ldr	r3, [r7, #4]
    8348:	681b      	ldr	r3, [r3, #0]
    834a:	f042 0210 	orr.w	r2, r2, #16
    834e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
    8350:	687b      	ldr	r3, [r7, #4]
    8352:	7f1b      	ldrb	r3, [r3, #28]
    8354:	2b01      	cmp	r3, #1
    8356:	d108      	bne.n	836a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
    8358:	687b      	ldr	r3, [r7, #4]
    835a:	681b      	ldr	r3, [r3, #0]
    835c:	681a      	ldr	r2, [r3, #0]
    835e:	687b      	ldr	r3, [r7, #4]
    8360:	681b      	ldr	r3, [r3, #0]
    8362:	f042 0208 	orr.w	r2, r2, #8
    8366:	601a      	str	r2, [r3, #0]
    8368:	e007      	b.n	837a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
    836a:	687b      	ldr	r3, [r7, #4]
    836c:	681b      	ldr	r3, [r3, #0]
    836e:	681a      	ldr	r2, [r3, #0]
    8370:	687b      	ldr	r3, [r7, #4]
    8372:	681b      	ldr	r3, [r3, #0]
    8374:	f022 0208 	bic.w	r2, r2, #8
    8378:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
    837a:	687b      	ldr	r3, [r7, #4]
    837c:	7f5b      	ldrb	r3, [r3, #29]
    837e:	2b01      	cmp	r3, #1
    8380:	d108      	bne.n	8394 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
    8382:	687b      	ldr	r3, [r7, #4]
    8384:	681b      	ldr	r3, [r3, #0]
    8386:	681a      	ldr	r2, [r3, #0]
    8388:	687b      	ldr	r3, [r7, #4]
    838a:	681b      	ldr	r3, [r3, #0]
    838c:	f042 0204 	orr.w	r2, r2, #4
    8390:	601a      	str	r2, [r3, #0]
    8392:	e007      	b.n	83a4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
    8394:	687b      	ldr	r3, [r7, #4]
    8396:	681b      	ldr	r3, [r3, #0]
    8398:	681a      	ldr	r2, [r3, #0]
    839a:	687b      	ldr	r3, [r7, #4]
    839c:	681b      	ldr	r3, [r3, #0]
    839e:	f022 0204 	bic.w	r2, r2, #4
    83a2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
    83a4:	687b      	ldr	r3, [r7, #4]
    83a6:	689a      	ldr	r2, [r3, #8]
    83a8:	687b      	ldr	r3, [r7, #4]
    83aa:	68db      	ldr	r3, [r3, #12]
    83ac:	431a      	orrs	r2, r3
    83ae:	687b      	ldr	r3, [r7, #4]
    83b0:	691b      	ldr	r3, [r3, #16]
    83b2:	431a      	orrs	r2, r3
    83b4:	687b      	ldr	r3, [r7, #4]
    83b6:	695b      	ldr	r3, [r3, #20]
    83b8:	ea42 0103 	orr.w	r1, r2, r3
    83bc:	687b      	ldr	r3, [r7, #4]
    83be:	685b      	ldr	r3, [r3, #4]
    83c0:	1e5a      	subs	r2, r3, #1
    83c2:	687b      	ldr	r3, [r7, #4]
    83c4:	681b      	ldr	r3, [r3, #0]
    83c6:	430a      	orrs	r2, r1
    83c8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
    83ca:	687b      	ldr	r3, [r7, #4]
    83cc:	2200      	movs	r2, #0
    83ce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
    83d0:	687b      	ldr	r3, [r7, #4]
    83d2:	2201      	movs	r2, #1
    83d4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
    83d8:	2300      	movs	r3, #0
}
    83da:	4618      	mov	r0, r3
    83dc:	3710      	adds	r7, #16
    83de:	46bd      	mov	sp, r7
    83e0:	bd80      	pop	{r7, pc}
	...

000083e4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
    83e4:	b480      	push	{r7}
    83e6:	b087      	sub	sp, #28
    83e8:	af00      	add	r7, sp, #0
    83ea:	6078      	str	r0, [r7, #4]
    83ec:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
    83ee:	687b      	ldr	r3, [r7, #4]
    83f0:	681b      	ldr	r3, [r3, #0]
    83f2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
    83f4:	687b      	ldr	r3, [r7, #4]
    83f6:	f893 3020 	ldrb.w	r3, [r3, #32]
    83fa:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
    83fc:	7cfb      	ldrb	r3, [r7, #19]
    83fe:	2b01      	cmp	r3, #1
    8400:	d003      	beq.n	840a <HAL_CAN_ConfigFilter+0x26>
    8402:	7cfb      	ldrb	r3, [r7, #19]
    8404:	2b02      	cmp	r3, #2
    8406:	f040 80be 	bne.w	8586 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
    840a:	4b65      	ldr	r3, [pc, #404]	; (85a0 <HAL_CAN_ConfigFilter+0x1bc>)
    840c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
    840e:	697b      	ldr	r3, [r7, #20]
    8410:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    8414:	f043 0201 	orr.w	r2, r3, #1
    8418:	697b      	ldr	r3, [r7, #20]
    841a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    841e:	697b      	ldr	r3, [r7, #20]
    8420:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    8424:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
    8428:	697b      	ldr	r3, [r7, #20]
    842a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    842e:	697b      	ldr	r3, [r7, #20]
    8430:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    8434:	683b      	ldr	r3, [r7, #0]
    8436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8438:	021b      	lsls	r3, r3, #8
    843a:	431a      	orrs	r2, r3
    843c:	697b      	ldr	r3, [r7, #20]
    843e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
    8442:	683b      	ldr	r3, [r7, #0]
    8444:	695b      	ldr	r3, [r3, #20]
    8446:	f003 031f 	and.w	r3, r3, #31
    844a:	2201      	movs	r2, #1
    844c:	fa02 f303 	lsl.w	r3, r2, r3
    8450:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
    8452:	697b      	ldr	r3, [r7, #20]
    8454:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
    8458:	68fb      	ldr	r3, [r7, #12]
    845a:	43db      	mvns	r3, r3
    845c:	401a      	ands	r2, r3
    845e:	697b      	ldr	r3, [r7, #20]
    8460:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
    8464:	683b      	ldr	r3, [r7, #0]
    8466:	69db      	ldr	r3, [r3, #28]
    8468:	2b00      	cmp	r3, #0
    846a:	d123      	bne.n	84b4 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
    846c:	697b      	ldr	r3, [r7, #20]
    846e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
    8472:	68fb      	ldr	r3, [r7, #12]
    8474:	43db      	mvns	r3, r3
    8476:	401a      	ands	r2, r3
    8478:	697b      	ldr	r3, [r7, #20]
    847a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
    847e:	683b      	ldr	r3, [r7, #0]
    8480:	68db      	ldr	r3, [r3, #12]
    8482:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
    8484:	683b      	ldr	r3, [r7, #0]
    8486:	685b      	ldr	r3, [r3, #4]
    8488:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
    848a:	683a      	ldr	r2, [r7, #0]
    848c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
    848e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
    8490:	697b      	ldr	r3, [r7, #20]
    8492:	3248      	adds	r2, #72	; 0x48
    8494:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
    8498:	683b      	ldr	r3, [r7, #0]
    849a:	689b      	ldr	r3, [r3, #8]
    849c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
    849e:	683b      	ldr	r3, [r7, #0]
    84a0:	681b      	ldr	r3, [r3, #0]
    84a2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
    84a4:	683b      	ldr	r3, [r7, #0]
    84a6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
    84a8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
    84aa:	6979      	ldr	r1, [r7, #20]
    84ac:	3348      	adds	r3, #72	; 0x48
    84ae:	00db      	lsls	r3, r3, #3
    84b0:	440b      	add	r3, r1
    84b2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
    84b4:	683b      	ldr	r3, [r7, #0]
    84b6:	69db      	ldr	r3, [r3, #28]
    84b8:	2b01      	cmp	r3, #1
    84ba:	d122      	bne.n	8502 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
    84bc:	697b      	ldr	r3, [r7, #20]
    84be:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
    84c2:	68fb      	ldr	r3, [r7, #12]
    84c4:	431a      	orrs	r2, r3
    84c6:	697b      	ldr	r3, [r7, #20]
    84c8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
    84cc:	683b      	ldr	r3, [r7, #0]
    84ce:	681b      	ldr	r3, [r3, #0]
    84d0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
    84d2:	683b      	ldr	r3, [r7, #0]
    84d4:	685b      	ldr	r3, [r3, #4]
    84d6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
    84d8:	683a      	ldr	r2, [r7, #0]
    84da:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
    84dc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
    84de:	697b      	ldr	r3, [r7, #20]
    84e0:	3248      	adds	r2, #72	; 0x48
    84e2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
    84e6:	683b      	ldr	r3, [r7, #0]
    84e8:	689b      	ldr	r3, [r3, #8]
    84ea:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    84ec:	683b      	ldr	r3, [r7, #0]
    84ee:	68db      	ldr	r3, [r3, #12]
    84f0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
    84f2:	683b      	ldr	r3, [r7, #0]
    84f4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
    84f6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
    84f8:	6979      	ldr	r1, [r7, #20]
    84fa:	3348      	adds	r3, #72	; 0x48
    84fc:	00db      	lsls	r3, r3, #3
    84fe:	440b      	add	r3, r1
    8500:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
    8502:	683b      	ldr	r3, [r7, #0]
    8504:	699b      	ldr	r3, [r3, #24]
    8506:	2b00      	cmp	r3, #0
    8508:	d109      	bne.n	851e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
    850a:	697b      	ldr	r3, [r7, #20]
    850c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
    8510:	68fb      	ldr	r3, [r7, #12]
    8512:	43db      	mvns	r3, r3
    8514:	401a      	ands	r2, r3
    8516:	697b      	ldr	r3, [r7, #20]
    8518:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    851c:	e007      	b.n	852e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
    851e:	697b      	ldr	r3, [r7, #20]
    8520:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
    8524:	68fb      	ldr	r3, [r7, #12]
    8526:	431a      	orrs	r2, r3
    8528:	697b      	ldr	r3, [r7, #20]
    852a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
    852e:	683b      	ldr	r3, [r7, #0]
    8530:	691b      	ldr	r3, [r3, #16]
    8532:	2b00      	cmp	r3, #0
    8534:	d109      	bne.n	854a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
    8536:	697b      	ldr	r3, [r7, #20]
    8538:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
    853c:	68fb      	ldr	r3, [r7, #12]
    853e:	43db      	mvns	r3, r3
    8540:	401a      	ands	r2, r3
    8542:	697b      	ldr	r3, [r7, #20]
    8544:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    8548:	e007      	b.n	855a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
    854a:	697b      	ldr	r3, [r7, #20]
    854c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
    8550:	68fb      	ldr	r3, [r7, #12]
    8552:	431a      	orrs	r2, r3
    8554:	697b      	ldr	r3, [r7, #20]
    8556:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
    855a:	683b      	ldr	r3, [r7, #0]
    855c:	6a1b      	ldr	r3, [r3, #32]
    855e:	2b01      	cmp	r3, #1
    8560:	d107      	bne.n	8572 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
    8562:	697b      	ldr	r3, [r7, #20]
    8564:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
    8568:	68fb      	ldr	r3, [r7, #12]
    856a:	431a      	orrs	r2, r3
    856c:	697b      	ldr	r3, [r7, #20]
    856e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
    8572:	697b      	ldr	r3, [r7, #20]
    8574:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    8578:	f023 0201 	bic.w	r2, r3, #1
    857c:	697b      	ldr	r3, [r7, #20]
    857e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
    8582:	2300      	movs	r3, #0
    8584:	e006      	b.n	8594 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
    8586:	687b      	ldr	r3, [r7, #4]
    8588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    858a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
    858e:	687b      	ldr	r3, [r7, #4]
    8590:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
    8592:	2301      	movs	r3, #1
  }
}
    8594:	4618      	mov	r0, r3
    8596:	371c      	adds	r7, #28
    8598:	46bd      	mov	sp, r7
    859a:	f85d 7b04 	ldr.w	r7, [sp], #4
    859e:	4770      	bx	lr
    85a0:	40006400 	.word	0x40006400

000085a4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
    85a4:	b580      	push	{r7, lr}
    85a6:	b084      	sub	sp, #16
    85a8:	af00      	add	r7, sp, #0
    85aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
    85ac:	687b      	ldr	r3, [r7, #4]
    85ae:	f893 3020 	ldrb.w	r3, [r3, #32]
    85b2:	b2db      	uxtb	r3, r3
    85b4:	2b01      	cmp	r3, #1
    85b6:	d12e      	bne.n	8616 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
    85b8:	687b      	ldr	r3, [r7, #4]
    85ba:	2202      	movs	r2, #2
    85bc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
    85c0:	687b      	ldr	r3, [r7, #4]
    85c2:	681b      	ldr	r3, [r3, #0]
    85c4:	681a      	ldr	r2, [r3, #0]
    85c6:	687b      	ldr	r3, [r7, #4]
    85c8:	681b      	ldr	r3, [r3, #0]
    85ca:	f022 0201 	bic.w	r2, r2, #1
    85ce:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
    85d0:	f7ff fdde 	bl	8190 <HAL_GetTick>
    85d4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
    85d6:	e012      	b.n	85fe <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
    85d8:	f7ff fdda 	bl	8190 <HAL_GetTick>
    85dc:	4602      	mov	r2, r0
    85de:	68fb      	ldr	r3, [r7, #12]
    85e0:	1ad3      	subs	r3, r2, r3
    85e2:	2b0a      	cmp	r3, #10
    85e4:	d90b      	bls.n	85fe <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
    85e6:	687b      	ldr	r3, [r7, #4]
    85e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    85ea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
    85ee:	687b      	ldr	r3, [r7, #4]
    85f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
    85f2:	687b      	ldr	r3, [r7, #4]
    85f4:	2205      	movs	r2, #5
    85f6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
    85fa:	2301      	movs	r3, #1
    85fc:	e012      	b.n	8624 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
    85fe:	687b      	ldr	r3, [r7, #4]
    8600:	681b      	ldr	r3, [r3, #0]
    8602:	685b      	ldr	r3, [r3, #4]
    8604:	f003 0301 	and.w	r3, r3, #1
    8608:	2b00      	cmp	r3, #0
    860a:	d1e5      	bne.n	85d8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
    860c:	687b      	ldr	r3, [r7, #4]
    860e:	2200      	movs	r2, #0
    8610:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
    8612:	2300      	movs	r3, #0
    8614:	e006      	b.n	8624 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
    8616:	687b      	ldr	r3, [r7, #4]
    8618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    861a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
    861e:	687b      	ldr	r3, [r7, #4]
    8620:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
    8622:	2301      	movs	r3, #1
  }
}
    8624:	4618      	mov	r0, r3
    8626:	3710      	adds	r7, #16
    8628:	46bd      	mov	sp, r7
    862a:	bd80      	pop	{r7, pc}

0000862c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
    862c:	b480      	push	{r7}
    862e:	b085      	sub	sp, #20
    8630:	af00      	add	r7, sp, #0
    8632:	6078      	str	r0, [r7, #4]
    8634:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
    8636:	687b      	ldr	r3, [r7, #4]
    8638:	f893 3020 	ldrb.w	r3, [r3, #32]
    863c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
    863e:	7bfb      	ldrb	r3, [r7, #15]
    8640:	2b01      	cmp	r3, #1
    8642:	d002      	beq.n	864a <HAL_CAN_ActivateNotification+0x1e>
    8644:	7bfb      	ldrb	r3, [r7, #15]
    8646:	2b02      	cmp	r3, #2
    8648:	d109      	bne.n	865e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
    864a:	687b      	ldr	r3, [r7, #4]
    864c:	681b      	ldr	r3, [r3, #0]
    864e:	6959      	ldr	r1, [r3, #20]
    8650:	687b      	ldr	r3, [r7, #4]
    8652:	681b      	ldr	r3, [r3, #0]
    8654:	683a      	ldr	r2, [r7, #0]
    8656:	430a      	orrs	r2, r1
    8658:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
    865a:	2300      	movs	r3, #0
    865c:	e006      	b.n	866c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
    865e:	687b      	ldr	r3, [r7, #4]
    8660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8662:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
    8666:	687b      	ldr	r3, [r7, #4]
    8668:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
    866a:	2301      	movs	r3, #1
  }
}
    866c:	4618      	mov	r0, r3
    866e:	3714      	adds	r7, #20
    8670:	46bd      	mov	sp, r7
    8672:	f85d 7b04 	ldr.w	r7, [sp], #4
    8676:	4770      	bx	lr

00008678 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
    8678:	b480      	push	{r7}
    867a:	b085      	sub	sp, #20
    867c:	af00      	add	r7, sp, #0
    867e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
    8680:	687b      	ldr	r3, [r7, #4]
    8682:	f003 0307 	and.w	r3, r3, #7
    8686:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
    8688:	4b0c      	ldr	r3, [pc, #48]	; (86bc <__NVIC_SetPriorityGrouping+0x44>)
    868a:	68db      	ldr	r3, [r3, #12]
    868c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
    868e:	68ba      	ldr	r2, [r7, #8]
    8690:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
    8694:	4013      	ands	r3, r2
    8696:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
    8698:	68fb      	ldr	r3, [r7, #12]
    869a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
    869c:	68bb      	ldr	r3, [r7, #8]
    869e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
    86a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    86a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    86a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
    86aa:	4a04      	ldr	r2, [pc, #16]	; (86bc <__NVIC_SetPriorityGrouping+0x44>)
    86ac:	68bb      	ldr	r3, [r7, #8]
    86ae:	60d3      	str	r3, [r2, #12]
}
    86b0:	bf00      	nop
    86b2:	3714      	adds	r7, #20
    86b4:	46bd      	mov	sp, r7
    86b6:	f85d 7b04 	ldr.w	r7, [sp], #4
    86ba:	4770      	bx	lr
    86bc:	e000ed00 	.word	0xe000ed00

000086c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
    86c0:	b480      	push	{r7}
    86c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
    86c4:	4b04      	ldr	r3, [pc, #16]	; (86d8 <__NVIC_GetPriorityGrouping+0x18>)
    86c6:	68db      	ldr	r3, [r3, #12]
    86c8:	0a1b      	lsrs	r3, r3, #8
    86ca:	f003 0307 	and.w	r3, r3, #7
}
    86ce:	4618      	mov	r0, r3
    86d0:	46bd      	mov	sp, r7
    86d2:	f85d 7b04 	ldr.w	r7, [sp], #4
    86d6:	4770      	bx	lr
    86d8:	e000ed00 	.word	0xe000ed00

000086dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
    86dc:	b480      	push	{r7}
    86de:	b083      	sub	sp, #12
    86e0:	af00      	add	r7, sp, #0
    86e2:	4603      	mov	r3, r0
    86e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
    86e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
    86ea:	2b00      	cmp	r3, #0
    86ec:	db0b      	blt.n	8706 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    86ee:	79fb      	ldrb	r3, [r7, #7]
    86f0:	f003 021f 	and.w	r2, r3, #31
    86f4:	4907      	ldr	r1, [pc, #28]	; (8714 <__NVIC_EnableIRQ+0x38>)
    86f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
    86fa:	095b      	lsrs	r3, r3, #5
    86fc:	2001      	movs	r0, #1
    86fe:	fa00 f202 	lsl.w	r2, r0, r2
    8702:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    8706:	bf00      	nop
    8708:	370c      	adds	r7, #12
    870a:	46bd      	mov	sp, r7
    870c:	f85d 7b04 	ldr.w	r7, [sp], #4
    8710:	4770      	bx	lr
    8712:	bf00      	nop
    8714:	e000e100 	.word	0xe000e100

00008718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    8718:	b480      	push	{r7}
    871a:	b083      	sub	sp, #12
    871c:	af00      	add	r7, sp, #0
    871e:	4603      	mov	r3, r0
    8720:	6039      	str	r1, [r7, #0]
    8722:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
    8724:	f997 3007 	ldrsb.w	r3, [r7, #7]
    8728:	2b00      	cmp	r3, #0
    872a:	db0a      	blt.n	8742 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    872c:	683b      	ldr	r3, [r7, #0]
    872e:	b2da      	uxtb	r2, r3
    8730:	490c      	ldr	r1, [pc, #48]	; (8764 <__NVIC_SetPriority+0x4c>)
    8732:	f997 3007 	ldrsb.w	r3, [r7, #7]
    8736:	0112      	lsls	r2, r2, #4
    8738:	b2d2      	uxtb	r2, r2
    873a:	440b      	add	r3, r1
    873c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
    8740:	e00a      	b.n	8758 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    8742:	683b      	ldr	r3, [r7, #0]
    8744:	b2da      	uxtb	r2, r3
    8746:	4908      	ldr	r1, [pc, #32]	; (8768 <__NVIC_SetPriority+0x50>)
    8748:	79fb      	ldrb	r3, [r7, #7]
    874a:	f003 030f 	and.w	r3, r3, #15
    874e:	3b04      	subs	r3, #4
    8750:	0112      	lsls	r2, r2, #4
    8752:	b2d2      	uxtb	r2, r2
    8754:	440b      	add	r3, r1
    8756:	761a      	strb	r2, [r3, #24]
}
    8758:	bf00      	nop
    875a:	370c      	adds	r7, #12
    875c:	46bd      	mov	sp, r7
    875e:	f85d 7b04 	ldr.w	r7, [sp], #4
    8762:	4770      	bx	lr
    8764:	e000e100 	.word	0xe000e100
    8768:	e000ed00 	.word	0xe000ed00

0000876c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
    876c:	b480      	push	{r7}
    876e:	b089      	sub	sp, #36	; 0x24
    8770:	af00      	add	r7, sp, #0
    8772:	60f8      	str	r0, [r7, #12]
    8774:	60b9      	str	r1, [r7, #8]
    8776:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
    8778:	68fb      	ldr	r3, [r7, #12]
    877a:	f003 0307 	and.w	r3, r3, #7
    877e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
    8780:	69fb      	ldr	r3, [r7, #28]
    8782:	f1c3 0307 	rsb	r3, r3, #7
    8786:	2b04      	cmp	r3, #4
    8788:	bf28      	it	cs
    878a:	2304      	movcs	r3, #4
    878c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
    878e:	69fb      	ldr	r3, [r7, #28]
    8790:	3304      	adds	r3, #4
    8792:	2b06      	cmp	r3, #6
    8794:	d902      	bls.n	879c <NVIC_EncodePriority+0x30>
    8796:	69fb      	ldr	r3, [r7, #28]
    8798:	3b03      	subs	r3, #3
    879a:	e000      	b.n	879e <NVIC_EncodePriority+0x32>
    879c:	2300      	movs	r3, #0
    879e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
    87a0:	f04f 32ff 	mov.w	r2, #4294967295
    87a4:	69bb      	ldr	r3, [r7, #24]
    87a6:	fa02 f303 	lsl.w	r3, r2, r3
    87aa:	43da      	mvns	r2, r3
    87ac:	68bb      	ldr	r3, [r7, #8]
    87ae:	401a      	ands	r2, r3
    87b0:	697b      	ldr	r3, [r7, #20]
    87b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
    87b4:	f04f 31ff 	mov.w	r1, #4294967295
    87b8:	697b      	ldr	r3, [r7, #20]
    87ba:	fa01 f303 	lsl.w	r3, r1, r3
    87be:	43d9      	mvns	r1, r3
    87c0:	687b      	ldr	r3, [r7, #4]
    87c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
    87c4:	4313      	orrs	r3, r2
         );
}
    87c6:	4618      	mov	r0, r3
    87c8:	3724      	adds	r7, #36	; 0x24
    87ca:	46bd      	mov	sp, r7
    87cc:	f85d 7b04 	ldr.w	r7, [sp], #4
    87d0:	4770      	bx	lr
	...

000087d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
    87d4:	b580      	push	{r7, lr}
    87d6:	b082      	sub	sp, #8
    87d8:	af00      	add	r7, sp, #0
    87da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
    87dc:	687b      	ldr	r3, [r7, #4]
    87de:	3b01      	subs	r3, #1
    87e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    87e4:	d301      	bcc.n	87ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
    87e6:	2301      	movs	r3, #1
    87e8:	e00f      	b.n	880a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
    87ea:	4a0a      	ldr	r2, [pc, #40]	; (8814 <SysTick_Config+0x40>)
    87ec:	687b      	ldr	r3, [r7, #4]
    87ee:	3b01      	subs	r3, #1
    87f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
    87f2:	210f      	movs	r1, #15
    87f4:	f04f 30ff 	mov.w	r0, #4294967295
    87f8:	f7ff ff8e 	bl	8718 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
    87fc:	4b05      	ldr	r3, [pc, #20]	; (8814 <SysTick_Config+0x40>)
    87fe:	2200      	movs	r2, #0
    8800:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
    8802:	4b04      	ldr	r3, [pc, #16]	; (8814 <SysTick_Config+0x40>)
    8804:	2207      	movs	r2, #7
    8806:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
    8808:	2300      	movs	r3, #0
}
    880a:	4618      	mov	r0, r3
    880c:	3708      	adds	r7, #8
    880e:	46bd      	mov	sp, r7
    8810:	bd80      	pop	{r7, pc}
    8812:	bf00      	nop
    8814:	e000e010 	.word	0xe000e010

00008818 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
    8818:	b580      	push	{r7, lr}
    881a:	b082      	sub	sp, #8
    881c:	af00      	add	r7, sp, #0
    881e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
    8820:	6878      	ldr	r0, [r7, #4]
    8822:	f7ff ff29 	bl	8678 <__NVIC_SetPriorityGrouping>
}
    8826:	bf00      	nop
    8828:	3708      	adds	r7, #8
    882a:	46bd      	mov	sp, r7
    882c:	bd80      	pop	{r7, pc}

0000882e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
    882e:	b580      	push	{r7, lr}
    8830:	b086      	sub	sp, #24
    8832:	af00      	add	r7, sp, #0
    8834:	4603      	mov	r3, r0
    8836:	60b9      	str	r1, [r7, #8]
    8838:	607a      	str	r2, [r7, #4]
    883a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
    883c:	2300      	movs	r3, #0
    883e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
    8840:	f7ff ff3e 	bl	86c0 <__NVIC_GetPriorityGrouping>
    8844:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
    8846:	687a      	ldr	r2, [r7, #4]
    8848:	68b9      	ldr	r1, [r7, #8]
    884a:	6978      	ldr	r0, [r7, #20]
    884c:	f7ff ff8e 	bl	876c <NVIC_EncodePriority>
    8850:	4602      	mov	r2, r0
    8852:	f997 300f 	ldrsb.w	r3, [r7, #15]
    8856:	4611      	mov	r1, r2
    8858:	4618      	mov	r0, r3
    885a:	f7ff ff5d 	bl	8718 <__NVIC_SetPriority>
}
    885e:	bf00      	nop
    8860:	3718      	adds	r7, #24
    8862:	46bd      	mov	sp, r7
    8864:	bd80      	pop	{r7, pc}

00008866 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
    8866:	b580      	push	{r7, lr}
    8868:	b082      	sub	sp, #8
    886a:	af00      	add	r7, sp, #0
    886c:	4603      	mov	r3, r0
    886e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
    8870:	f997 3007 	ldrsb.w	r3, [r7, #7]
    8874:	4618      	mov	r0, r3
    8876:	f7ff ff31 	bl	86dc <__NVIC_EnableIRQ>
}
    887a:	bf00      	nop
    887c:	3708      	adds	r7, #8
    887e:	46bd      	mov	sp, r7
    8880:	bd80      	pop	{r7, pc}

00008882 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
    8882:	b580      	push	{r7, lr}
    8884:	b082      	sub	sp, #8
    8886:	af00      	add	r7, sp, #0
    8888:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
    888a:	6878      	ldr	r0, [r7, #4]
    888c:	f7ff ffa2 	bl	87d4 <SysTick_Config>
    8890:	4603      	mov	r3, r0
}
    8892:	4618      	mov	r0, r3
    8894:	3708      	adds	r7, #8
    8896:	46bd      	mov	sp, r7
    8898:	bd80      	pop	{r7, pc}
	...

0000889c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
    889c:	b480      	push	{r7}
    889e:	b089      	sub	sp, #36	; 0x24
    88a0:	af00      	add	r7, sp, #0
    88a2:	6078      	str	r0, [r7, #4]
    88a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
    88a6:	2300      	movs	r3, #0
    88a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
    88aa:	2300      	movs	r3, #0
    88ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
    88ae:	2300      	movs	r3, #0
    88b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
    88b2:	2300      	movs	r3, #0
    88b4:	61fb      	str	r3, [r7, #28]
    88b6:	e177      	b.n	8ba8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    88b8:	2201      	movs	r2, #1
    88ba:	69fb      	ldr	r3, [r7, #28]
    88bc:	fa02 f303 	lsl.w	r3, r2, r3
    88c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
    88c2:	683b      	ldr	r3, [r7, #0]
    88c4:	681b      	ldr	r3, [r3, #0]
    88c6:	697a      	ldr	r2, [r7, #20]
    88c8:	4013      	ands	r3, r2
    88ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
    88cc:	693a      	ldr	r2, [r7, #16]
    88ce:	697b      	ldr	r3, [r7, #20]
    88d0:	429a      	cmp	r2, r3
    88d2:	f040 8166 	bne.w	8ba2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
    88d6:	683b      	ldr	r3, [r7, #0]
    88d8:	685b      	ldr	r3, [r3, #4]
    88da:	2b02      	cmp	r3, #2
    88dc:	d003      	beq.n	88e6 <HAL_GPIO_Init+0x4a>
    88de:	683b      	ldr	r3, [r7, #0]
    88e0:	685b      	ldr	r3, [r3, #4]
    88e2:	2b12      	cmp	r3, #18
    88e4:	d123      	bne.n	892e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
    88e6:	69fb      	ldr	r3, [r7, #28]
    88e8:	08da      	lsrs	r2, r3, #3
    88ea:	687b      	ldr	r3, [r7, #4]
    88ec:	3208      	adds	r2, #8
    88ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    88f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
    88f4:	69fb      	ldr	r3, [r7, #28]
    88f6:	f003 0307 	and.w	r3, r3, #7
    88fa:	009b      	lsls	r3, r3, #2
    88fc:	220f      	movs	r2, #15
    88fe:	fa02 f303 	lsl.w	r3, r2, r3
    8902:	43db      	mvns	r3, r3
    8904:	69ba      	ldr	r2, [r7, #24]
    8906:	4013      	ands	r3, r2
    8908:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
    890a:	683b      	ldr	r3, [r7, #0]
    890c:	691a      	ldr	r2, [r3, #16]
    890e:	69fb      	ldr	r3, [r7, #28]
    8910:	f003 0307 	and.w	r3, r3, #7
    8914:	009b      	lsls	r3, r3, #2
    8916:	fa02 f303 	lsl.w	r3, r2, r3
    891a:	69ba      	ldr	r2, [r7, #24]
    891c:	4313      	orrs	r3, r2
    891e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
    8920:	69fb      	ldr	r3, [r7, #28]
    8922:	08da      	lsrs	r2, r3, #3
    8924:	687b      	ldr	r3, [r7, #4]
    8926:	3208      	adds	r2, #8
    8928:	69b9      	ldr	r1, [r7, #24]
    892a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
    892e:	687b      	ldr	r3, [r7, #4]
    8930:	681b      	ldr	r3, [r3, #0]
    8932:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
    8934:	69fb      	ldr	r3, [r7, #28]
    8936:	005b      	lsls	r3, r3, #1
    8938:	2203      	movs	r2, #3
    893a:	fa02 f303 	lsl.w	r3, r2, r3
    893e:	43db      	mvns	r3, r3
    8940:	69ba      	ldr	r2, [r7, #24]
    8942:	4013      	ands	r3, r2
    8944:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
    8946:	683b      	ldr	r3, [r7, #0]
    8948:	685b      	ldr	r3, [r3, #4]
    894a:	f003 0203 	and.w	r2, r3, #3
    894e:	69fb      	ldr	r3, [r7, #28]
    8950:	005b      	lsls	r3, r3, #1
    8952:	fa02 f303 	lsl.w	r3, r2, r3
    8956:	69ba      	ldr	r2, [r7, #24]
    8958:	4313      	orrs	r3, r2
    895a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
    895c:	687b      	ldr	r3, [r7, #4]
    895e:	69ba      	ldr	r2, [r7, #24]
    8960:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
    8962:	683b      	ldr	r3, [r7, #0]
    8964:	685b      	ldr	r3, [r3, #4]
    8966:	2b01      	cmp	r3, #1
    8968:	d00b      	beq.n	8982 <HAL_GPIO_Init+0xe6>
    896a:	683b      	ldr	r3, [r7, #0]
    896c:	685b      	ldr	r3, [r3, #4]
    896e:	2b02      	cmp	r3, #2
    8970:	d007      	beq.n	8982 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
    8972:	683b      	ldr	r3, [r7, #0]
    8974:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
    8976:	2b11      	cmp	r3, #17
    8978:	d003      	beq.n	8982 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
    897a:	683b      	ldr	r3, [r7, #0]
    897c:	685b      	ldr	r3, [r3, #4]
    897e:	2b12      	cmp	r3, #18
    8980:	d130      	bne.n	89e4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
    8982:	687b      	ldr	r3, [r7, #4]
    8984:	689b      	ldr	r3, [r3, #8]
    8986:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
    8988:	69fb      	ldr	r3, [r7, #28]
    898a:	005b      	lsls	r3, r3, #1
    898c:	2203      	movs	r2, #3
    898e:	fa02 f303 	lsl.w	r3, r2, r3
    8992:	43db      	mvns	r3, r3
    8994:	69ba      	ldr	r2, [r7, #24]
    8996:	4013      	ands	r3, r2
    8998:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
    899a:	683b      	ldr	r3, [r7, #0]
    899c:	68da      	ldr	r2, [r3, #12]
    899e:	69fb      	ldr	r3, [r7, #28]
    89a0:	005b      	lsls	r3, r3, #1
    89a2:	fa02 f303 	lsl.w	r3, r2, r3
    89a6:	69ba      	ldr	r2, [r7, #24]
    89a8:	4313      	orrs	r3, r2
    89aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
    89ac:	687b      	ldr	r3, [r7, #4]
    89ae:	69ba      	ldr	r2, [r7, #24]
    89b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
    89b2:	687b      	ldr	r3, [r7, #4]
    89b4:	685b      	ldr	r3, [r3, #4]
    89b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
    89b8:	2201      	movs	r2, #1
    89ba:	69fb      	ldr	r3, [r7, #28]
    89bc:	fa02 f303 	lsl.w	r3, r2, r3
    89c0:	43db      	mvns	r3, r3
    89c2:	69ba      	ldr	r2, [r7, #24]
    89c4:	4013      	ands	r3, r2
    89c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
    89c8:	683b      	ldr	r3, [r7, #0]
    89ca:	685b      	ldr	r3, [r3, #4]
    89cc:	091b      	lsrs	r3, r3, #4
    89ce:	f003 0201 	and.w	r2, r3, #1
    89d2:	69fb      	ldr	r3, [r7, #28]
    89d4:	fa02 f303 	lsl.w	r3, r2, r3
    89d8:	69ba      	ldr	r2, [r7, #24]
    89da:	4313      	orrs	r3, r2
    89dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
    89de:	687b      	ldr	r3, [r7, #4]
    89e0:	69ba      	ldr	r2, [r7, #24]
    89e2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
    89e4:	687b      	ldr	r3, [r7, #4]
    89e6:	68db      	ldr	r3, [r3, #12]
    89e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
    89ea:	69fb      	ldr	r3, [r7, #28]
    89ec:	005b      	lsls	r3, r3, #1
    89ee:	2203      	movs	r2, #3
    89f0:	fa02 f303 	lsl.w	r3, r2, r3
    89f4:	43db      	mvns	r3, r3
    89f6:	69ba      	ldr	r2, [r7, #24]
    89f8:	4013      	ands	r3, r2
    89fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
    89fc:	683b      	ldr	r3, [r7, #0]
    89fe:	689a      	ldr	r2, [r3, #8]
    8a00:	69fb      	ldr	r3, [r7, #28]
    8a02:	005b      	lsls	r3, r3, #1
    8a04:	fa02 f303 	lsl.w	r3, r2, r3
    8a08:	69ba      	ldr	r2, [r7, #24]
    8a0a:	4313      	orrs	r3, r2
    8a0c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
    8a0e:	687b      	ldr	r3, [r7, #4]
    8a10:	69ba      	ldr	r2, [r7, #24]
    8a12:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
    8a14:	683b      	ldr	r3, [r7, #0]
    8a16:	685b      	ldr	r3, [r3, #4]
    8a18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    8a1c:	2b00      	cmp	r3, #0
    8a1e:	f000 80c0 	beq.w	8ba2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
    8a22:	2300      	movs	r3, #0
    8a24:	60fb      	str	r3, [r7, #12]
    8a26:	4b65      	ldr	r3, [pc, #404]	; (8bbc <HAL_GPIO_Init+0x320>)
    8a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    8a2a:	4a64      	ldr	r2, [pc, #400]	; (8bbc <HAL_GPIO_Init+0x320>)
    8a2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    8a30:	6453      	str	r3, [r2, #68]	; 0x44
    8a32:	4b62      	ldr	r3, [pc, #392]	; (8bbc <HAL_GPIO_Init+0x320>)
    8a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    8a36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    8a3a:	60fb      	str	r3, [r7, #12]
    8a3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
    8a3e:	4a60      	ldr	r2, [pc, #384]	; (8bc0 <HAL_GPIO_Init+0x324>)
    8a40:	69fb      	ldr	r3, [r7, #28]
    8a42:	089b      	lsrs	r3, r3, #2
    8a44:	3302      	adds	r3, #2
    8a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
    8a4c:	69fb      	ldr	r3, [r7, #28]
    8a4e:	f003 0303 	and.w	r3, r3, #3
    8a52:	009b      	lsls	r3, r3, #2
    8a54:	220f      	movs	r2, #15
    8a56:	fa02 f303 	lsl.w	r3, r2, r3
    8a5a:	43db      	mvns	r3, r3
    8a5c:	69ba      	ldr	r2, [r7, #24]
    8a5e:	4013      	ands	r3, r2
    8a60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
    8a62:	687b      	ldr	r3, [r7, #4]
    8a64:	4a57      	ldr	r2, [pc, #348]	; (8bc4 <HAL_GPIO_Init+0x328>)
    8a66:	4293      	cmp	r3, r2
    8a68:	d037      	beq.n	8ada <HAL_GPIO_Init+0x23e>
    8a6a:	687b      	ldr	r3, [r7, #4]
    8a6c:	4a56      	ldr	r2, [pc, #344]	; (8bc8 <HAL_GPIO_Init+0x32c>)
    8a6e:	4293      	cmp	r3, r2
    8a70:	d031      	beq.n	8ad6 <HAL_GPIO_Init+0x23a>
    8a72:	687b      	ldr	r3, [r7, #4]
    8a74:	4a55      	ldr	r2, [pc, #340]	; (8bcc <HAL_GPIO_Init+0x330>)
    8a76:	4293      	cmp	r3, r2
    8a78:	d02b      	beq.n	8ad2 <HAL_GPIO_Init+0x236>
    8a7a:	687b      	ldr	r3, [r7, #4]
    8a7c:	4a54      	ldr	r2, [pc, #336]	; (8bd0 <HAL_GPIO_Init+0x334>)
    8a7e:	4293      	cmp	r3, r2
    8a80:	d025      	beq.n	8ace <HAL_GPIO_Init+0x232>
    8a82:	687b      	ldr	r3, [r7, #4]
    8a84:	4a53      	ldr	r2, [pc, #332]	; (8bd4 <HAL_GPIO_Init+0x338>)
    8a86:	4293      	cmp	r3, r2
    8a88:	d01f      	beq.n	8aca <HAL_GPIO_Init+0x22e>
    8a8a:	687b      	ldr	r3, [r7, #4]
    8a8c:	4a52      	ldr	r2, [pc, #328]	; (8bd8 <HAL_GPIO_Init+0x33c>)
    8a8e:	4293      	cmp	r3, r2
    8a90:	d019      	beq.n	8ac6 <HAL_GPIO_Init+0x22a>
    8a92:	687b      	ldr	r3, [r7, #4]
    8a94:	4a51      	ldr	r2, [pc, #324]	; (8bdc <HAL_GPIO_Init+0x340>)
    8a96:	4293      	cmp	r3, r2
    8a98:	d013      	beq.n	8ac2 <HAL_GPIO_Init+0x226>
    8a9a:	687b      	ldr	r3, [r7, #4]
    8a9c:	4a50      	ldr	r2, [pc, #320]	; (8be0 <HAL_GPIO_Init+0x344>)
    8a9e:	4293      	cmp	r3, r2
    8aa0:	d00d      	beq.n	8abe <HAL_GPIO_Init+0x222>
    8aa2:	687b      	ldr	r3, [r7, #4]
    8aa4:	4a4f      	ldr	r2, [pc, #316]	; (8be4 <HAL_GPIO_Init+0x348>)
    8aa6:	4293      	cmp	r3, r2
    8aa8:	d007      	beq.n	8aba <HAL_GPIO_Init+0x21e>
    8aaa:	687b      	ldr	r3, [r7, #4]
    8aac:	4a4e      	ldr	r2, [pc, #312]	; (8be8 <HAL_GPIO_Init+0x34c>)
    8aae:	4293      	cmp	r3, r2
    8ab0:	d101      	bne.n	8ab6 <HAL_GPIO_Init+0x21a>
    8ab2:	2309      	movs	r3, #9
    8ab4:	e012      	b.n	8adc <HAL_GPIO_Init+0x240>
    8ab6:	230a      	movs	r3, #10
    8ab8:	e010      	b.n	8adc <HAL_GPIO_Init+0x240>
    8aba:	2308      	movs	r3, #8
    8abc:	e00e      	b.n	8adc <HAL_GPIO_Init+0x240>
    8abe:	2307      	movs	r3, #7
    8ac0:	e00c      	b.n	8adc <HAL_GPIO_Init+0x240>
    8ac2:	2306      	movs	r3, #6
    8ac4:	e00a      	b.n	8adc <HAL_GPIO_Init+0x240>
    8ac6:	2305      	movs	r3, #5
    8ac8:	e008      	b.n	8adc <HAL_GPIO_Init+0x240>
    8aca:	2304      	movs	r3, #4
    8acc:	e006      	b.n	8adc <HAL_GPIO_Init+0x240>
    8ace:	2303      	movs	r3, #3
    8ad0:	e004      	b.n	8adc <HAL_GPIO_Init+0x240>
    8ad2:	2302      	movs	r3, #2
    8ad4:	e002      	b.n	8adc <HAL_GPIO_Init+0x240>
    8ad6:	2301      	movs	r3, #1
    8ad8:	e000      	b.n	8adc <HAL_GPIO_Init+0x240>
    8ada:	2300      	movs	r3, #0
    8adc:	69fa      	ldr	r2, [r7, #28]
    8ade:	f002 0203 	and.w	r2, r2, #3
    8ae2:	0092      	lsls	r2, r2, #2
    8ae4:	4093      	lsls	r3, r2
    8ae6:	69ba      	ldr	r2, [r7, #24]
    8ae8:	4313      	orrs	r3, r2
    8aea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
    8aec:	4934      	ldr	r1, [pc, #208]	; (8bc0 <HAL_GPIO_Init+0x324>)
    8aee:	69fb      	ldr	r3, [r7, #28]
    8af0:	089b      	lsrs	r3, r3, #2
    8af2:	3302      	adds	r3, #2
    8af4:	69ba      	ldr	r2, [r7, #24]
    8af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
    8afa:	4b3c      	ldr	r3, [pc, #240]	; (8bec <HAL_GPIO_Init+0x350>)
    8afc:	681b      	ldr	r3, [r3, #0]
    8afe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
    8b00:	693b      	ldr	r3, [r7, #16]
    8b02:	43db      	mvns	r3, r3
    8b04:	69ba      	ldr	r2, [r7, #24]
    8b06:	4013      	ands	r3, r2
    8b08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
    8b0a:	683b      	ldr	r3, [r7, #0]
    8b0c:	685b      	ldr	r3, [r3, #4]
    8b0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    8b12:	2b00      	cmp	r3, #0
    8b14:	d003      	beq.n	8b1e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
    8b16:	69ba      	ldr	r2, [r7, #24]
    8b18:	693b      	ldr	r3, [r7, #16]
    8b1a:	4313      	orrs	r3, r2
    8b1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
    8b1e:	4a33      	ldr	r2, [pc, #204]	; (8bec <HAL_GPIO_Init+0x350>)
    8b20:	69bb      	ldr	r3, [r7, #24]
    8b22:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
    8b24:	4b31      	ldr	r3, [pc, #196]	; (8bec <HAL_GPIO_Init+0x350>)
    8b26:	685b      	ldr	r3, [r3, #4]
    8b28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
    8b2a:	693b      	ldr	r3, [r7, #16]
    8b2c:	43db      	mvns	r3, r3
    8b2e:	69ba      	ldr	r2, [r7, #24]
    8b30:	4013      	ands	r3, r2
    8b32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
    8b34:	683b      	ldr	r3, [r7, #0]
    8b36:	685b      	ldr	r3, [r3, #4]
    8b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    8b3c:	2b00      	cmp	r3, #0
    8b3e:	d003      	beq.n	8b48 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
    8b40:	69ba      	ldr	r2, [r7, #24]
    8b42:	693b      	ldr	r3, [r7, #16]
    8b44:	4313      	orrs	r3, r2
    8b46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
    8b48:	4a28      	ldr	r2, [pc, #160]	; (8bec <HAL_GPIO_Init+0x350>)
    8b4a:	69bb      	ldr	r3, [r7, #24]
    8b4c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
    8b4e:	4b27      	ldr	r3, [pc, #156]	; (8bec <HAL_GPIO_Init+0x350>)
    8b50:	689b      	ldr	r3, [r3, #8]
    8b52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
    8b54:	693b      	ldr	r3, [r7, #16]
    8b56:	43db      	mvns	r3, r3
    8b58:	69ba      	ldr	r2, [r7, #24]
    8b5a:	4013      	ands	r3, r2
    8b5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
    8b5e:	683b      	ldr	r3, [r7, #0]
    8b60:	685b      	ldr	r3, [r3, #4]
    8b62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    8b66:	2b00      	cmp	r3, #0
    8b68:	d003      	beq.n	8b72 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
    8b6a:	69ba      	ldr	r2, [r7, #24]
    8b6c:	693b      	ldr	r3, [r7, #16]
    8b6e:	4313      	orrs	r3, r2
    8b70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
    8b72:	4a1e      	ldr	r2, [pc, #120]	; (8bec <HAL_GPIO_Init+0x350>)
    8b74:	69bb      	ldr	r3, [r7, #24]
    8b76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
    8b78:	4b1c      	ldr	r3, [pc, #112]	; (8bec <HAL_GPIO_Init+0x350>)
    8b7a:	68db      	ldr	r3, [r3, #12]
    8b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
    8b7e:	693b      	ldr	r3, [r7, #16]
    8b80:	43db      	mvns	r3, r3
    8b82:	69ba      	ldr	r2, [r7, #24]
    8b84:	4013      	ands	r3, r2
    8b86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
    8b88:	683b      	ldr	r3, [r7, #0]
    8b8a:	685b      	ldr	r3, [r3, #4]
    8b8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    8b90:	2b00      	cmp	r3, #0
    8b92:	d003      	beq.n	8b9c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
    8b94:	69ba      	ldr	r2, [r7, #24]
    8b96:	693b      	ldr	r3, [r7, #16]
    8b98:	4313      	orrs	r3, r2
    8b9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
    8b9c:	4a13      	ldr	r2, [pc, #76]	; (8bec <HAL_GPIO_Init+0x350>)
    8b9e:	69bb      	ldr	r3, [r7, #24]
    8ba0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
    8ba2:	69fb      	ldr	r3, [r7, #28]
    8ba4:	3301      	adds	r3, #1
    8ba6:	61fb      	str	r3, [r7, #28]
    8ba8:	69fb      	ldr	r3, [r7, #28]
    8baa:	2b0f      	cmp	r3, #15
    8bac:	f67f ae84 	bls.w	88b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
    8bb0:	bf00      	nop
    8bb2:	3724      	adds	r7, #36	; 0x24
    8bb4:	46bd      	mov	sp, r7
    8bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
    8bba:	4770      	bx	lr
    8bbc:	40023800 	.word	0x40023800
    8bc0:	40013800 	.word	0x40013800
    8bc4:	40020000 	.word	0x40020000
    8bc8:	40020400 	.word	0x40020400
    8bcc:	40020800 	.word	0x40020800
    8bd0:	40020c00 	.word	0x40020c00
    8bd4:	40021000 	.word	0x40021000
    8bd8:	40021400 	.word	0x40021400
    8bdc:	40021800 	.word	0x40021800
    8be0:	40021c00 	.word	0x40021c00
    8be4:	40022000 	.word	0x40022000
    8be8:	40022400 	.word	0x40022400
    8bec:	40013c00 	.word	0x40013c00

00008bf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
    8bf0:	b480      	push	{r7}
    8bf2:	b083      	sub	sp, #12
    8bf4:	af00      	add	r7, sp, #0
    8bf6:	6078      	str	r0, [r7, #4]
    8bf8:	460b      	mov	r3, r1
    8bfa:	807b      	strh	r3, [r7, #2]
    8bfc:	4613      	mov	r3, r2
    8bfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
    8c00:	787b      	ldrb	r3, [r7, #1]
    8c02:	2b00      	cmp	r3, #0
    8c04:	d003      	beq.n	8c0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
    8c06:	887a      	ldrh	r2, [r7, #2]
    8c08:	687b      	ldr	r3, [r7, #4]
    8c0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
    8c0c:	e003      	b.n	8c16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
    8c0e:	887b      	ldrh	r3, [r7, #2]
    8c10:	041a      	lsls	r2, r3, #16
    8c12:	687b      	ldr	r3, [r7, #4]
    8c14:	619a      	str	r2, [r3, #24]
}
    8c16:	bf00      	nop
    8c18:	370c      	adds	r7, #12
    8c1a:	46bd      	mov	sp, r7
    8c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
    8c20:	4770      	bx	lr
	...

00008c24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
    8c24:	b580      	push	{r7, lr}
    8c26:	b086      	sub	sp, #24
    8c28:	af00      	add	r7, sp, #0
    8c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
    8c2c:	687b      	ldr	r3, [r7, #4]
    8c2e:	2b00      	cmp	r3, #0
    8c30:	d101      	bne.n	8c36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
    8c32:	2301      	movs	r3, #1
    8c34:	e22d      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
    8c36:	687b      	ldr	r3, [r7, #4]
    8c38:	681b      	ldr	r3, [r3, #0]
    8c3a:	f003 0301 	and.w	r3, r3, #1
    8c3e:	2b00      	cmp	r3, #0
    8c40:	d075      	beq.n	8d2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
    8c42:	4ba3      	ldr	r3, [pc, #652]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8c44:	689b      	ldr	r3, [r3, #8]
    8c46:	f003 030c 	and.w	r3, r3, #12
    8c4a:	2b04      	cmp	r3, #4
    8c4c:	d00c      	beq.n	8c68 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
    8c4e:	4ba0      	ldr	r3, [pc, #640]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8c50:	689b      	ldr	r3, [r3, #8]
    8c52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
    8c56:	2b08      	cmp	r3, #8
    8c58:	d112      	bne.n	8c80 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
    8c5a:	4b9d      	ldr	r3, [pc, #628]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8c5c:	685b      	ldr	r3, [r3, #4]
    8c5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    8c62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    8c66:	d10b      	bne.n	8c80 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
    8c68:	4b99      	ldr	r3, [pc, #612]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8c6a:	681b      	ldr	r3, [r3, #0]
    8c6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    8c70:	2b00      	cmp	r3, #0
    8c72:	d05b      	beq.n	8d2c <HAL_RCC_OscConfig+0x108>
    8c74:	687b      	ldr	r3, [r7, #4]
    8c76:	685b      	ldr	r3, [r3, #4]
    8c78:	2b00      	cmp	r3, #0
    8c7a:	d157      	bne.n	8d2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
    8c7c:	2301      	movs	r3, #1
    8c7e:	e208      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
    8c80:	687b      	ldr	r3, [r7, #4]
    8c82:	685b      	ldr	r3, [r3, #4]
    8c84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    8c88:	d106      	bne.n	8c98 <HAL_RCC_OscConfig+0x74>
    8c8a:	4b91      	ldr	r3, [pc, #580]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8c8c:	681b      	ldr	r3, [r3, #0]
    8c8e:	4a90      	ldr	r2, [pc, #576]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    8c94:	6013      	str	r3, [r2, #0]
    8c96:	e01d      	b.n	8cd4 <HAL_RCC_OscConfig+0xb0>
    8c98:	687b      	ldr	r3, [r7, #4]
    8c9a:	685b      	ldr	r3, [r3, #4]
    8c9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
    8ca0:	d10c      	bne.n	8cbc <HAL_RCC_OscConfig+0x98>
    8ca2:	4b8b      	ldr	r3, [pc, #556]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8ca4:	681b      	ldr	r3, [r3, #0]
    8ca6:	4a8a      	ldr	r2, [pc, #552]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8ca8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    8cac:	6013      	str	r3, [r2, #0]
    8cae:	4b88      	ldr	r3, [pc, #544]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8cb0:	681b      	ldr	r3, [r3, #0]
    8cb2:	4a87      	ldr	r2, [pc, #540]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8cb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    8cb8:	6013      	str	r3, [r2, #0]
    8cba:	e00b      	b.n	8cd4 <HAL_RCC_OscConfig+0xb0>
    8cbc:	4b84      	ldr	r3, [pc, #528]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8cbe:	681b      	ldr	r3, [r3, #0]
    8cc0:	4a83      	ldr	r2, [pc, #524]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    8cc6:	6013      	str	r3, [r2, #0]
    8cc8:	4b81      	ldr	r3, [pc, #516]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8cca:	681b      	ldr	r3, [r3, #0]
    8ccc:	4a80      	ldr	r2, [pc, #512]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8cce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    8cd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
    8cd4:	687b      	ldr	r3, [r7, #4]
    8cd6:	685b      	ldr	r3, [r3, #4]
    8cd8:	2b00      	cmp	r3, #0
    8cda:	d013      	beq.n	8d04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
    8cdc:	f7ff fa58 	bl	8190 <HAL_GetTick>
    8ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
    8ce2:	e008      	b.n	8cf6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
    8ce4:	f7ff fa54 	bl	8190 <HAL_GetTick>
    8ce8:	4602      	mov	r2, r0
    8cea:	693b      	ldr	r3, [r7, #16]
    8cec:	1ad3      	subs	r3, r2, r3
    8cee:	2b64      	cmp	r3, #100	; 0x64
    8cf0:	d901      	bls.n	8cf6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
    8cf2:	2303      	movs	r3, #3
    8cf4:	e1cd      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
    8cf6:	4b76      	ldr	r3, [pc, #472]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8cf8:	681b      	ldr	r3, [r3, #0]
    8cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    8cfe:	2b00      	cmp	r3, #0
    8d00:	d0f0      	beq.n	8ce4 <HAL_RCC_OscConfig+0xc0>
    8d02:	e014      	b.n	8d2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
    8d04:	f7ff fa44 	bl	8190 <HAL_GetTick>
    8d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
    8d0a:	e008      	b.n	8d1e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
    8d0c:	f7ff fa40 	bl	8190 <HAL_GetTick>
    8d10:	4602      	mov	r2, r0
    8d12:	693b      	ldr	r3, [r7, #16]
    8d14:	1ad3      	subs	r3, r2, r3
    8d16:	2b64      	cmp	r3, #100	; 0x64
    8d18:	d901      	bls.n	8d1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
    8d1a:	2303      	movs	r3, #3
    8d1c:	e1b9      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
    8d1e:	4b6c      	ldr	r3, [pc, #432]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8d20:	681b      	ldr	r3, [r3, #0]
    8d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    8d26:	2b00      	cmp	r3, #0
    8d28:	d1f0      	bne.n	8d0c <HAL_RCC_OscConfig+0xe8>
    8d2a:	e000      	b.n	8d2e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
    8d2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
    8d2e:	687b      	ldr	r3, [r7, #4]
    8d30:	681b      	ldr	r3, [r3, #0]
    8d32:	f003 0302 	and.w	r3, r3, #2
    8d36:	2b00      	cmp	r3, #0
    8d38:	d063      	beq.n	8e02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
    8d3a:	4b65      	ldr	r3, [pc, #404]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8d3c:	689b      	ldr	r3, [r3, #8]
    8d3e:	f003 030c 	and.w	r3, r3, #12
    8d42:	2b00      	cmp	r3, #0
    8d44:	d00b      	beq.n	8d5e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    8d46:	4b62      	ldr	r3, [pc, #392]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8d48:	689b      	ldr	r3, [r3, #8]
    8d4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
    8d4e:	2b08      	cmp	r3, #8
    8d50:	d11c      	bne.n	8d8c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    8d52:	4b5f      	ldr	r3, [pc, #380]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8d54:	685b      	ldr	r3, [r3, #4]
    8d56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    8d5a:	2b00      	cmp	r3, #0
    8d5c:	d116      	bne.n	8d8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
    8d5e:	4b5c      	ldr	r3, [pc, #368]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8d60:	681b      	ldr	r3, [r3, #0]
    8d62:	f003 0302 	and.w	r3, r3, #2
    8d66:	2b00      	cmp	r3, #0
    8d68:	d005      	beq.n	8d76 <HAL_RCC_OscConfig+0x152>
    8d6a:	687b      	ldr	r3, [r7, #4]
    8d6c:	68db      	ldr	r3, [r3, #12]
    8d6e:	2b01      	cmp	r3, #1
    8d70:	d001      	beq.n	8d76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
    8d72:	2301      	movs	r3, #1
    8d74:	e18d      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
    8d76:	4b56      	ldr	r3, [pc, #344]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8d78:	681b      	ldr	r3, [r3, #0]
    8d7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
    8d7e:	687b      	ldr	r3, [r7, #4]
    8d80:	691b      	ldr	r3, [r3, #16]
    8d82:	00db      	lsls	r3, r3, #3
    8d84:	4952      	ldr	r1, [pc, #328]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8d86:	4313      	orrs	r3, r2
    8d88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
    8d8a:	e03a      	b.n	8e02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
    8d8c:	687b      	ldr	r3, [r7, #4]
    8d8e:	68db      	ldr	r3, [r3, #12]
    8d90:	2b00      	cmp	r3, #0
    8d92:	d020      	beq.n	8dd6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
    8d94:	4b4f      	ldr	r3, [pc, #316]	; (8ed4 <HAL_RCC_OscConfig+0x2b0>)
    8d96:	2201      	movs	r2, #1
    8d98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
    8d9a:	f7ff f9f9 	bl	8190 <HAL_GetTick>
    8d9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
    8da0:	e008      	b.n	8db4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
    8da2:	f7ff f9f5 	bl	8190 <HAL_GetTick>
    8da6:	4602      	mov	r2, r0
    8da8:	693b      	ldr	r3, [r7, #16]
    8daa:	1ad3      	subs	r3, r2, r3
    8dac:	2b02      	cmp	r3, #2
    8dae:	d901      	bls.n	8db4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
    8db0:	2303      	movs	r3, #3
    8db2:	e16e      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
    8db4:	4b46      	ldr	r3, [pc, #280]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8db6:	681b      	ldr	r3, [r3, #0]
    8db8:	f003 0302 	and.w	r3, r3, #2
    8dbc:	2b00      	cmp	r3, #0
    8dbe:	d0f0      	beq.n	8da2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
    8dc0:	4b43      	ldr	r3, [pc, #268]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8dc2:	681b      	ldr	r3, [r3, #0]
    8dc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
    8dc8:	687b      	ldr	r3, [r7, #4]
    8dca:	691b      	ldr	r3, [r3, #16]
    8dcc:	00db      	lsls	r3, r3, #3
    8dce:	4940      	ldr	r1, [pc, #256]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8dd0:	4313      	orrs	r3, r2
    8dd2:	600b      	str	r3, [r1, #0]
    8dd4:	e015      	b.n	8e02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
    8dd6:	4b3f      	ldr	r3, [pc, #252]	; (8ed4 <HAL_RCC_OscConfig+0x2b0>)
    8dd8:	2200      	movs	r2, #0
    8dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
    8ddc:	f7ff f9d8 	bl	8190 <HAL_GetTick>
    8de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
    8de2:	e008      	b.n	8df6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
    8de4:	f7ff f9d4 	bl	8190 <HAL_GetTick>
    8de8:	4602      	mov	r2, r0
    8dea:	693b      	ldr	r3, [r7, #16]
    8dec:	1ad3      	subs	r3, r2, r3
    8dee:	2b02      	cmp	r3, #2
    8df0:	d901      	bls.n	8df6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
    8df2:	2303      	movs	r3, #3
    8df4:	e14d      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
    8df6:	4b36      	ldr	r3, [pc, #216]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8df8:	681b      	ldr	r3, [r3, #0]
    8dfa:	f003 0302 	and.w	r3, r3, #2
    8dfe:	2b00      	cmp	r3, #0
    8e00:	d1f0      	bne.n	8de4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
    8e02:	687b      	ldr	r3, [r7, #4]
    8e04:	681b      	ldr	r3, [r3, #0]
    8e06:	f003 0308 	and.w	r3, r3, #8
    8e0a:	2b00      	cmp	r3, #0
    8e0c:	d030      	beq.n	8e70 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
    8e0e:	687b      	ldr	r3, [r7, #4]
    8e10:	695b      	ldr	r3, [r3, #20]
    8e12:	2b00      	cmp	r3, #0
    8e14:	d016      	beq.n	8e44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
    8e16:	4b30      	ldr	r3, [pc, #192]	; (8ed8 <HAL_RCC_OscConfig+0x2b4>)
    8e18:	2201      	movs	r2, #1
    8e1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
    8e1c:	f7ff f9b8 	bl	8190 <HAL_GetTick>
    8e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
    8e22:	e008      	b.n	8e36 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
    8e24:	f7ff f9b4 	bl	8190 <HAL_GetTick>
    8e28:	4602      	mov	r2, r0
    8e2a:	693b      	ldr	r3, [r7, #16]
    8e2c:	1ad3      	subs	r3, r2, r3
    8e2e:	2b02      	cmp	r3, #2
    8e30:	d901      	bls.n	8e36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
    8e32:	2303      	movs	r3, #3
    8e34:	e12d      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
    8e36:	4b26      	ldr	r3, [pc, #152]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8e38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    8e3a:	f003 0302 	and.w	r3, r3, #2
    8e3e:	2b00      	cmp	r3, #0
    8e40:	d0f0      	beq.n	8e24 <HAL_RCC_OscConfig+0x200>
    8e42:	e015      	b.n	8e70 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
    8e44:	4b24      	ldr	r3, [pc, #144]	; (8ed8 <HAL_RCC_OscConfig+0x2b4>)
    8e46:	2200      	movs	r2, #0
    8e48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
    8e4a:	f7ff f9a1 	bl	8190 <HAL_GetTick>
    8e4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
    8e50:	e008      	b.n	8e64 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
    8e52:	f7ff f99d 	bl	8190 <HAL_GetTick>
    8e56:	4602      	mov	r2, r0
    8e58:	693b      	ldr	r3, [r7, #16]
    8e5a:	1ad3      	subs	r3, r2, r3
    8e5c:	2b02      	cmp	r3, #2
    8e5e:	d901      	bls.n	8e64 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
    8e60:	2303      	movs	r3, #3
    8e62:	e116      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
    8e64:	4b1a      	ldr	r3, [pc, #104]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8e66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    8e68:	f003 0302 	and.w	r3, r3, #2
    8e6c:	2b00      	cmp	r3, #0
    8e6e:	d1f0      	bne.n	8e52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
    8e70:	687b      	ldr	r3, [r7, #4]
    8e72:	681b      	ldr	r3, [r3, #0]
    8e74:	f003 0304 	and.w	r3, r3, #4
    8e78:	2b00      	cmp	r3, #0
    8e7a:	f000 80a0 	beq.w	8fbe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
    8e7e:	2300      	movs	r3, #0
    8e80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
    8e82:	4b13      	ldr	r3, [pc, #76]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    8e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    8e8a:	2b00      	cmp	r3, #0
    8e8c:	d10f      	bne.n	8eae <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
    8e8e:	2300      	movs	r3, #0
    8e90:	60fb      	str	r3, [r7, #12]
    8e92:	4b0f      	ldr	r3, [pc, #60]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    8e96:	4a0e      	ldr	r2, [pc, #56]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8e98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    8e9c:	6413      	str	r3, [r2, #64]	; 0x40
    8e9e:	4b0c      	ldr	r3, [pc, #48]	; (8ed0 <HAL_RCC_OscConfig+0x2ac>)
    8ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    8ea2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    8ea6:	60fb      	str	r3, [r7, #12]
    8ea8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
    8eaa:	2301      	movs	r3, #1
    8eac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    8eae:	4b0b      	ldr	r3, [pc, #44]	; (8edc <HAL_RCC_OscConfig+0x2b8>)
    8eb0:	681b      	ldr	r3, [r3, #0]
    8eb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
    8eb6:	2b00      	cmp	r3, #0
    8eb8:	d121      	bne.n	8efe <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
    8eba:	4b08      	ldr	r3, [pc, #32]	; (8edc <HAL_RCC_OscConfig+0x2b8>)
    8ebc:	681b      	ldr	r3, [r3, #0]
    8ebe:	4a07      	ldr	r2, [pc, #28]	; (8edc <HAL_RCC_OscConfig+0x2b8>)
    8ec0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    8ec4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
    8ec6:	f7ff f963 	bl	8190 <HAL_GetTick>
    8eca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    8ecc:	e011      	b.n	8ef2 <HAL_RCC_OscConfig+0x2ce>
    8ece:	bf00      	nop
    8ed0:	40023800 	.word	0x40023800
    8ed4:	42470000 	.word	0x42470000
    8ed8:	42470e80 	.word	0x42470e80
    8edc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
    8ee0:	f7ff f956 	bl	8190 <HAL_GetTick>
    8ee4:	4602      	mov	r2, r0
    8ee6:	693b      	ldr	r3, [r7, #16]
    8ee8:	1ad3      	subs	r3, r2, r3
    8eea:	2b02      	cmp	r3, #2
    8eec:	d901      	bls.n	8ef2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
    8eee:	2303      	movs	r3, #3
    8ef0:	e0cf      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    8ef2:	4b6a      	ldr	r3, [pc, #424]	; (909c <HAL_RCC_OscConfig+0x478>)
    8ef4:	681b      	ldr	r3, [r3, #0]
    8ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
    8efa:	2b00      	cmp	r3, #0
    8efc:	d0f0      	beq.n	8ee0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    8efe:	687b      	ldr	r3, [r7, #4]
    8f00:	689b      	ldr	r3, [r3, #8]
    8f02:	2b01      	cmp	r3, #1
    8f04:	d106      	bne.n	8f14 <HAL_RCC_OscConfig+0x2f0>
    8f06:	4b66      	ldr	r3, [pc, #408]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8f08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    8f0a:	4a65      	ldr	r2, [pc, #404]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8f0c:	f043 0301 	orr.w	r3, r3, #1
    8f10:	6713      	str	r3, [r2, #112]	; 0x70
    8f12:	e01c      	b.n	8f4e <HAL_RCC_OscConfig+0x32a>
    8f14:	687b      	ldr	r3, [r7, #4]
    8f16:	689b      	ldr	r3, [r3, #8]
    8f18:	2b05      	cmp	r3, #5
    8f1a:	d10c      	bne.n	8f36 <HAL_RCC_OscConfig+0x312>
    8f1c:	4b60      	ldr	r3, [pc, #384]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8f1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    8f20:	4a5f      	ldr	r2, [pc, #380]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8f22:	f043 0304 	orr.w	r3, r3, #4
    8f26:	6713      	str	r3, [r2, #112]	; 0x70
    8f28:	4b5d      	ldr	r3, [pc, #372]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8f2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    8f2c:	4a5c      	ldr	r2, [pc, #368]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8f2e:	f043 0301 	orr.w	r3, r3, #1
    8f32:	6713      	str	r3, [r2, #112]	; 0x70
    8f34:	e00b      	b.n	8f4e <HAL_RCC_OscConfig+0x32a>
    8f36:	4b5a      	ldr	r3, [pc, #360]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    8f3a:	4a59      	ldr	r2, [pc, #356]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8f3c:	f023 0301 	bic.w	r3, r3, #1
    8f40:	6713      	str	r3, [r2, #112]	; 0x70
    8f42:	4b57      	ldr	r3, [pc, #348]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    8f46:	4a56      	ldr	r2, [pc, #344]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8f48:	f023 0304 	bic.w	r3, r3, #4
    8f4c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    8f4e:	687b      	ldr	r3, [r7, #4]
    8f50:	689b      	ldr	r3, [r3, #8]
    8f52:	2b00      	cmp	r3, #0
    8f54:	d015      	beq.n	8f82 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
    8f56:	f7ff f91b 	bl	8190 <HAL_GetTick>
    8f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
    8f5c:	e00a      	b.n	8f74 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
    8f5e:	f7ff f917 	bl	8190 <HAL_GetTick>
    8f62:	4602      	mov	r2, r0
    8f64:	693b      	ldr	r3, [r7, #16]
    8f66:	1ad3      	subs	r3, r2, r3
    8f68:	f241 3288 	movw	r2, #5000	; 0x1388
    8f6c:	4293      	cmp	r3, r2
    8f6e:	d901      	bls.n	8f74 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
    8f70:	2303      	movs	r3, #3
    8f72:	e08e      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
    8f74:	4b4a      	ldr	r3, [pc, #296]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8f76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    8f78:	f003 0302 	and.w	r3, r3, #2
    8f7c:	2b00      	cmp	r3, #0
    8f7e:	d0ee      	beq.n	8f5e <HAL_RCC_OscConfig+0x33a>
    8f80:	e014      	b.n	8fac <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
    8f82:	f7ff f905 	bl	8190 <HAL_GetTick>
    8f86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
    8f88:	e00a      	b.n	8fa0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
    8f8a:	f7ff f901 	bl	8190 <HAL_GetTick>
    8f8e:	4602      	mov	r2, r0
    8f90:	693b      	ldr	r3, [r7, #16]
    8f92:	1ad3      	subs	r3, r2, r3
    8f94:	f241 3288 	movw	r2, #5000	; 0x1388
    8f98:	4293      	cmp	r3, r2
    8f9a:	d901      	bls.n	8fa0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
    8f9c:	2303      	movs	r3, #3
    8f9e:	e078      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
    8fa0:	4b3f      	ldr	r3, [pc, #252]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8fa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    8fa4:	f003 0302 	and.w	r3, r3, #2
    8fa8:	2b00      	cmp	r3, #0
    8faa:	d1ee      	bne.n	8f8a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
    8fac:	7dfb      	ldrb	r3, [r7, #23]
    8fae:	2b01      	cmp	r3, #1
    8fb0:	d105      	bne.n	8fbe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
    8fb2:	4b3b      	ldr	r3, [pc, #236]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    8fb6:	4a3a      	ldr	r2, [pc, #232]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8fb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
    8fbc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
    8fbe:	687b      	ldr	r3, [r7, #4]
    8fc0:	699b      	ldr	r3, [r3, #24]
    8fc2:	2b00      	cmp	r3, #0
    8fc4:	d064      	beq.n	9090 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    8fc6:	4b36      	ldr	r3, [pc, #216]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8fc8:	689b      	ldr	r3, [r3, #8]
    8fca:	f003 030c 	and.w	r3, r3, #12
    8fce:	2b08      	cmp	r3, #8
    8fd0:	d05c      	beq.n	908c <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
    8fd2:	687b      	ldr	r3, [r7, #4]
    8fd4:	699b      	ldr	r3, [r3, #24]
    8fd6:	2b02      	cmp	r3, #2
    8fd8:	d141      	bne.n	905e <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
    8fda:	4b32      	ldr	r3, [pc, #200]	; (90a4 <HAL_RCC_OscConfig+0x480>)
    8fdc:	2200      	movs	r2, #0
    8fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
    8fe0:	f7ff f8d6 	bl	8190 <HAL_GetTick>
    8fe4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
    8fe6:	e008      	b.n	8ffa <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
    8fe8:	f7ff f8d2 	bl	8190 <HAL_GetTick>
    8fec:	4602      	mov	r2, r0
    8fee:	693b      	ldr	r3, [r7, #16]
    8ff0:	1ad3      	subs	r3, r2, r3
    8ff2:	2b02      	cmp	r3, #2
    8ff4:	d901      	bls.n	8ffa <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
    8ff6:	2303      	movs	r3, #3
    8ff8:	e04b      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
    8ffa:	4b29      	ldr	r3, [pc, #164]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    8ffc:	681b      	ldr	r3, [r3, #0]
    8ffe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    9002:	2b00      	cmp	r3, #0
    9004:	d1f0      	bne.n	8fe8 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
    9006:	687b      	ldr	r3, [r7, #4]
    9008:	69da      	ldr	r2, [r3, #28]
    900a:	687b      	ldr	r3, [r7, #4]
    900c:	6a1b      	ldr	r3, [r3, #32]
    900e:	431a      	orrs	r2, r3
    9010:	687b      	ldr	r3, [r7, #4]
    9012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    9014:	019b      	lsls	r3, r3, #6
    9016:	431a      	orrs	r2, r3
    9018:	687b      	ldr	r3, [r7, #4]
    901a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    901c:	085b      	lsrs	r3, r3, #1
    901e:	3b01      	subs	r3, #1
    9020:	041b      	lsls	r3, r3, #16
    9022:	431a      	orrs	r2, r3
    9024:	687b      	ldr	r3, [r7, #4]
    9026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    9028:	061b      	lsls	r3, r3, #24
    902a:	491d      	ldr	r1, [pc, #116]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    902c:	4313      	orrs	r3, r2
    902e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
    9030:	4b1c      	ldr	r3, [pc, #112]	; (90a4 <HAL_RCC_OscConfig+0x480>)
    9032:	2201      	movs	r2, #1
    9034:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
    9036:	f7ff f8ab 	bl	8190 <HAL_GetTick>
    903a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
    903c:	e008      	b.n	9050 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
    903e:	f7ff f8a7 	bl	8190 <HAL_GetTick>
    9042:	4602      	mov	r2, r0
    9044:	693b      	ldr	r3, [r7, #16]
    9046:	1ad3      	subs	r3, r2, r3
    9048:	2b02      	cmp	r3, #2
    904a:	d901      	bls.n	9050 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
    904c:	2303      	movs	r3, #3
    904e:	e020      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
    9050:	4b13      	ldr	r3, [pc, #76]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    9052:	681b      	ldr	r3, [r3, #0]
    9054:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    9058:	2b00      	cmp	r3, #0
    905a:	d0f0      	beq.n	903e <HAL_RCC_OscConfig+0x41a>
    905c:	e018      	b.n	9090 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
    905e:	4b11      	ldr	r3, [pc, #68]	; (90a4 <HAL_RCC_OscConfig+0x480>)
    9060:	2200      	movs	r2, #0
    9062:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
    9064:	f7ff f894 	bl	8190 <HAL_GetTick>
    9068:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
    906a:	e008      	b.n	907e <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
    906c:	f7ff f890 	bl	8190 <HAL_GetTick>
    9070:	4602      	mov	r2, r0
    9072:	693b      	ldr	r3, [r7, #16]
    9074:	1ad3      	subs	r3, r2, r3
    9076:	2b02      	cmp	r3, #2
    9078:	d901      	bls.n	907e <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
    907a:	2303      	movs	r3, #3
    907c:	e009      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
    907e:	4b08      	ldr	r3, [pc, #32]	; (90a0 <HAL_RCC_OscConfig+0x47c>)
    9080:	681b      	ldr	r3, [r3, #0]
    9082:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    9086:	2b00      	cmp	r3, #0
    9088:	d1f0      	bne.n	906c <HAL_RCC_OscConfig+0x448>
    908a:	e001      	b.n	9090 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
    908c:	2301      	movs	r3, #1
    908e:	e000      	b.n	9092 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
    9090:	2300      	movs	r3, #0
}
    9092:	4618      	mov	r0, r3
    9094:	3718      	adds	r7, #24
    9096:	46bd      	mov	sp, r7
    9098:	bd80      	pop	{r7, pc}
    909a:	bf00      	nop
    909c:	40007000 	.word	0x40007000
    90a0:	40023800 	.word	0x40023800
    90a4:	42470060 	.word	0x42470060

000090a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
    90a8:	b580      	push	{r7, lr}
    90aa:	b084      	sub	sp, #16
    90ac:	af00      	add	r7, sp, #0
    90ae:	6078      	str	r0, [r7, #4]
    90b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
    90b2:	687b      	ldr	r3, [r7, #4]
    90b4:	2b00      	cmp	r3, #0
    90b6:	d101      	bne.n	90bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
    90b8:	2301      	movs	r3, #1
    90ba:	e0ca      	b.n	9252 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
    90bc:	4b67      	ldr	r3, [pc, #412]	; (925c <HAL_RCC_ClockConfig+0x1b4>)
    90be:	681b      	ldr	r3, [r3, #0]
    90c0:	f003 030f 	and.w	r3, r3, #15
    90c4:	683a      	ldr	r2, [r7, #0]
    90c6:	429a      	cmp	r2, r3
    90c8:	d90c      	bls.n	90e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
    90ca:	4b64      	ldr	r3, [pc, #400]	; (925c <HAL_RCC_ClockConfig+0x1b4>)
    90cc:	683a      	ldr	r2, [r7, #0]
    90ce:	b2d2      	uxtb	r2, r2
    90d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
    90d2:	4b62      	ldr	r3, [pc, #392]	; (925c <HAL_RCC_ClockConfig+0x1b4>)
    90d4:	681b      	ldr	r3, [r3, #0]
    90d6:	f003 030f 	and.w	r3, r3, #15
    90da:	683a      	ldr	r2, [r7, #0]
    90dc:	429a      	cmp	r2, r3
    90de:	d001      	beq.n	90e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
    90e0:	2301      	movs	r3, #1
    90e2:	e0b6      	b.n	9252 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
    90e4:	687b      	ldr	r3, [r7, #4]
    90e6:	681b      	ldr	r3, [r3, #0]
    90e8:	f003 0302 	and.w	r3, r3, #2
    90ec:	2b00      	cmp	r3, #0
    90ee:	d020      	beq.n	9132 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
    90f0:	687b      	ldr	r3, [r7, #4]
    90f2:	681b      	ldr	r3, [r3, #0]
    90f4:	f003 0304 	and.w	r3, r3, #4
    90f8:	2b00      	cmp	r3, #0
    90fa:	d005      	beq.n	9108 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
    90fc:	4b58      	ldr	r3, [pc, #352]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    90fe:	689b      	ldr	r3, [r3, #8]
    9100:	4a57      	ldr	r2, [pc, #348]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    9102:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
    9106:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
    9108:	687b      	ldr	r3, [r7, #4]
    910a:	681b      	ldr	r3, [r3, #0]
    910c:	f003 0308 	and.w	r3, r3, #8
    9110:	2b00      	cmp	r3, #0
    9112:	d005      	beq.n	9120 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
    9114:	4b52      	ldr	r3, [pc, #328]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    9116:	689b      	ldr	r3, [r3, #8]
    9118:	4a51      	ldr	r2, [pc, #324]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    911a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
    911e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    9120:	4b4f      	ldr	r3, [pc, #316]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    9122:	689b      	ldr	r3, [r3, #8]
    9124:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
    9128:	687b      	ldr	r3, [r7, #4]
    912a:	689b      	ldr	r3, [r3, #8]
    912c:	494c      	ldr	r1, [pc, #304]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    912e:	4313      	orrs	r3, r2
    9130:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    9132:	687b      	ldr	r3, [r7, #4]
    9134:	681b      	ldr	r3, [r3, #0]
    9136:	f003 0301 	and.w	r3, r3, #1
    913a:	2b00      	cmp	r3, #0
    913c:	d044      	beq.n	91c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    913e:	687b      	ldr	r3, [r7, #4]
    9140:	685b      	ldr	r3, [r3, #4]
    9142:	2b01      	cmp	r3, #1
    9144:	d107      	bne.n	9156 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
    9146:	4b46      	ldr	r3, [pc, #280]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    9148:	681b      	ldr	r3, [r3, #0]
    914a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    914e:	2b00      	cmp	r3, #0
    9150:	d119      	bne.n	9186 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
    9152:	2301      	movs	r3, #1
    9154:	e07d      	b.n	9252 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
    9156:	687b      	ldr	r3, [r7, #4]
    9158:	685b      	ldr	r3, [r3, #4]
    915a:	2b02      	cmp	r3, #2
    915c:	d003      	beq.n	9166 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    915e:	687b      	ldr	r3, [r7, #4]
    9160:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
    9162:	2b03      	cmp	r3, #3
    9164:	d107      	bne.n	9176 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
    9166:	4b3e      	ldr	r3, [pc, #248]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    9168:	681b      	ldr	r3, [r3, #0]
    916a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    916e:	2b00      	cmp	r3, #0
    9170:	d109      	bne.n	9186 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
    9172:	2301      	movs	r3, #1
    9174:	e06d      	b.n	9252 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
    9176:	4b3a      	ldr	r3, [pc, #232]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    9178:	681b      	ldr	r3, [r3, #0]
    917a:	f003 0302 	and.w	r3, r3, #2
    917e:	2b00      	cmp	r3, #0
    9180:	d101      	bne.n	9186 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
    9182:	2301      	movs	r3, #1
    9184:	e065      	b.n	9252 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    9186:	4b36      	ldr	r3, [pc, #216]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    9188:	689b      	ldr	r3, [r3, #8]
    918a:	f023 0203 	bic.w	r2, r3, #3
    918e:	687b      	ldr	r3, [r7, #4]
    9190:	685b      	ldr	r3, [r3, #4]
    9192:	4933      	ldr	r1, [pc, #204]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    9194:	4313      	orrs	r3, r2
    9196:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
    9198:	f7fe fffa 	bl	8190 <HAL_GetTick>
    919c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
    919e:	e00a      	b.n	91b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
    91a0:	f7fe fff6 	bl	8190 <HAL_GetTick>
    91a4:	4602      	mov	r2, r0
    91a6:	68fb      	ldr	r3, [r7, #12]
    91a8:	1ad3      	subs	r3, r2, r3
    91aa:	f241 3288 	movw	r2, #5000	; 0x1388
    91ae:	4293      	cmp	r3, r2
    91b0:	d901      	bls.n	91b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
    91b2:	2303      	movs	r3, #3
    91b4:	e04d      	b.n	9252 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
    91b6:	4b2a      	ldr	r3, [pc, #168]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    91b8:	689b      	ldr	r3, [r3, #8]
    91ba:	f003 020c 	and.w	r2, r3, #12
    91be:	687b      	ldr	r3, [r7, #4]
    91c0:	685b      	ldr	r3, [r3, #4]
    91c2:	009b      	lsls	r3, r3, #2
    91c4:	429a      	cmp	r2, r3
    91c6:	d1eb      	bne.n	91a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
    91c8:	4b24      	ldr	r3, [pc, #144]	; (925c <HAL_RCC_ClockConfig+0x1b4>)
    91ca:	681b      	ldr	r3, [r3, #0]
    91cc:	f003 030f 	and.w	r3, r3, #15
    91d0:	683a      	ldr	r2, [r7, #0]
    91d2:	429a      	cmp	r2, r3
    91d4:	d20c      	bcs.n	91f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
    91d6:	4b21      	ldr	r3, [pc, #132]	; (925c <HAL_RCC_ClockConfig+0x1b4>)
    91d8:	683a      	ldr	r2, [r7, #0]
    91da:	b2d2      	uxtb	r2, r2
    91dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
    91de:	4b1f      	ldr	r3, [pc, #124]	; (925c <HAL_RCC_ClockConfig+0x1b4>)
    91e0:	681b      	ldr	r3, [r3, #0]
    91e2:	f003 030f 	and.w	r3, r3, #15
    91e6:	683a      	ldr	r2, [r7, #0]
    91e8:	429a      	cmp	r2, r3
    91ea:	d001      	beq.n	91f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
    91ec:	2301      	movs	r3, #1
    91ee:	e030      	b.n	9252 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
    91f0:	687b      	ldr	r3, [r7, #4]
    91f2:	681b      	ldr	r3, [r3, #0]
    91f4:	f003 0304 	and.w	r3, r3, #4
    91f8:	2b00      	cmp	r3, #0
    91fa:	d008      	beq.n	920e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
    91fc:	4b18      	ldr	r3, [pc, #96]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    91fe:	689b      	ldr	r3, [r3, #8]
    9200:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
    9204:	687b      	ldr	r3, [r7, #4]
    9206:	68db      	ldr	r3, [r3, #12]
    9208:	4915      	ldr	r1, [pc, #84]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    920a:	4313      	orrs	r3, r2
    920c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
    920e:	687b      	ldr	r3, [r7, #4]
    9210:	681b      	ldr	r3, [r3, #0]
    9212:	f003 0308 	and.w	r3, r3, #8
    9216:	2b00      	cmp	r3, #0
    9218:	d009      	beq.n	922e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
    921a:	4b11      	ldr	r3, [pc, #68]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    921c:	689b      	ldr	r3, [r3, #8]
    921e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
    9222:	687b      	ldr	r3, [r7, #4]
    9224:	691b      	ldr	r3, [r3, #16]
    9226:	00db      	lsls	r3, r3, #3
    9228:	490d      	ldr	r1, [pc, #52]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    922a:	4313      	orrs	r3, r2
    922c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
    922e:	f000 f81d 	bl	926c <HAL_RCC_GetSysClockFreq>
    9232:	4601      	mov	r1, r0
    9234:	4b0a      	ldr	r3, [pc, #40]	; (9260 <HAL_RCC_ClockConfig+0x1b8>)
    9236:	689b      	ldr	r3, [r3, #8]
    9238:	091b      	lsrs	r3, r3, #4
    923a:	f003 030f 	and.w	r3, r3, #15
    923e:	4a09      	ldr	r2, [pc, #36]	; (9264 <HAL_RCC_ClockConfig+0x1bc>)
    9240:	5cd3      	ldrb	r3, [r2, r3]
    9242:	fa21 f303 	lsr.w	r3, r1, r3
    9246:	4a08      	ldr	r2, [pc, #32]	; (9268 <HAL_RCC_ClockConfig+0x1c0>)
    9248:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
    924a:	2000      	movs	r0, #0
    924c:	f7fe ff70 	bl	8130 <HAL_InitTick>

  return HAL_OK;
    9250:	2300      	movs	r3, #0
}
    9252:	4618      	mov	r0, r3
    9254:	3710      	adds	r7, #16
    9256:	46bd      	mov	sp, r7
    9258:	bd80      	pop	{r7, pc}
    925a:	bf00      	nop
    925c:	40023c00 	.word	0x40023c00
    9260:	40023800 	.word	0x40023800
    9264:	0000c4e0 	.word	0x0000c4e0
    9268:	0001c518 	.word	0x0001c518

0000926c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
    926c:	b5f0      	push	{r4, r5, r6, r7, lr}
    926e:	b085      	sub	sp, #20
    9270:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
    9272:	2300      	movs	r3, #0
    9274:	607b      	str	r3, [r7, #4]
    9276:	2300      	movs	r3, #0
    9278:	60fb      	str	r3, [r7, #12]
    927a:	2300      	movs	r3, #0
    927c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
    927e:	2300      	movs	r3, #0
    9280:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
    9282:	4b50      	ldr	r3, [pc, #320]	; (93c4 <HAL_RCC_GetSysClockFreq+0x158>)
    9284:	689b      	ldr	r3, [r3, #8]
    9286:	f003 030c 	and.w	r3, r3, #12
    928a:	2b04      	cmp	r3, #4
    928c:	d007      	beq.n	929e <HAL_RCC_GetSysClockFreq+0x32>
    928e:	2b08      	cmp	r3, #8
    9290:	d008      	beq.n	92a4 <HAL_RCC_GetSysClockFreq+0x38>
    9292:	2b00      	cmp	r3, #0
    9294:	f040 808d 	bne.w	93b2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
    9298:	4b4b      	ldr	r3, [pc, #300]	; (93c8 <HAL_RCC_GetSysClockFreq+0x15c>)
    929a:	60bb      	str	r3, [r7, #8]
       break;
    929c:	e08c      	b.n	93b8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
    929e:	4b4b      	ldr	r3, [pc, #300]	; (93cc <HAL_RCC_GetSysClockFreq+0x160>)
    92a0:	60bb      	str	r3, [r7, #8]
      break;
    92a2:	e089      	b.n	93b8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
    92a4:	4b47      	ldr	r3, [pc, #284]	; (93c4 <HAL_RCC_GetSysClockFreq+0x158>)
    92a6:	685b      	ldr	r3, [r3, #4]
    92a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    92ac:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
    92ae:	4b45      	ldr	r3, [pc, #276]	; (93c4 <HAL_RCC_GetSysClockFreq+0x158>)
    92b0:	685b      	ldr	r3, [r3, #4]
    92b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    92b6:	2b00      	cmp	r3, #0
    92b8:	d023      	beq.n	9302 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
    92ba:	4b42      	ldr	r3, [pc, #264]	; (93c4 <HAL_RCC_GetSysClockFreq+0x158>)
    92bc:	685b      	ldr	r3, [r3, #4]
    92be:	099b      	lsrs	r3, r3, #6
    92c0:	f04f 0400 	mov.w	r4, #0
    92c4:	f240 11ff 	movw	r1, #511	; 0x1ff
    92c8:	f04f 0200 	mov.w	r2, #0
    92cc:	ea03 0501 	and.w	r5, r3, r1
    92d0:	ea04 0602 	and.w	r6, r4, r2
    92d4:	4a3d      	ldr	r2, [pc, #244]	; (93cc <HAL_RCC_GetSysClockFreq+0x160>)
    92d6:	fb02 f106 	mul.w	r1, r2, r6
    92da:	2200      	movs	r2, #0
    92dc:	fb02 f205 	mul.w	r2, r2, r5
    92e0:	440a      	add	r2, r1
    92e2:	493a      	ldr	r1, [pc, #232]	; (93cc <HAL_RCC_GetSysClockFreq+0x160>)
    92e4:	fba5 0101 	umull	r0, r1, r5, r1
    92e8:	1853      	adds	r3, r2, r1
    92ea:	4619      	mov	r1, r3
    92ec:	687b      	ldr	r3, [r7, #4]
    92ee:	f04f 0400 	mov.w	r4, #0
    92f2:	461a      	mov	r2, r3
    92f4:	4623      	mov	r3, r4
    92f6:	f002 ff6b 	bl	c1d0 <__aeabi_uldivmod>
    92fa:	4603      	mov	r3, r0
    92fc:	460c      	mov	r4, r1
    92fe:	60fb      	str	r3, [r7, #12]
    9300:	e049      	b.n	9396 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
    9302:	4b30      	ldr	r3, [pc, #192]	; (93c4 <HAL_RCC_GetSysClockFreq+0x158>)
    9304:	685b      	ldr	r3, [r3, #4]
    9306:	099b      	lsrs	r3, r3, #6
    9308:	f04f 0400 	mov.w	r4, #0
    930c:	f240 11ff 	movw	r1, #511	; 0x1ff
    9310:	f04f 0200 	mov.w	r2, #0
    9314:	ea03 0501 	and.w	r5, r3, r1
    9318:	ea04 0602 	and.w	r6, r4, r2
    931c:	4629      	mov	r1, r5
    931e:	4632      	mov	r2, r6
    9320:	f04f 0300 	mov.w	r3, #0
    9324:	f04f 0400 	mov.w	r4, #0
    9328:	0154      	lsls	r4, r2, #5
    932a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
    932e:	014b      	lsls	r3, r1, #5
    9330:	4619      	mov	r1, r3
    9332:	4622      	mov	r2, r4
    9334:	1b49      	subs	r1, r1, r5
    9336:	eb62 0206 	sbc.w	r2, r2, r6
    933a:	f04f 0300 	mov.w	r3, #0
    933e:	f04f 0400 	mov.w	r4, #0
    9342:	0194      	lsls	r4, r2, #6
    9344:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
    9348:	018b      	lsls	r3, r1, #6
    934a:	1a5b      	subs	r3, r3, r1
    934c:	eb64 0402 	sbc.w	r4, r4, r2
    9350:	f04f 0100 	mov.w	r1, #0
    9354:	f04f 0200 	mov.w	r2, #0
    9358:	00e2      	lsls	r2, r4, #3
    935a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
    935e:	00d9      	lsls	r1, r3, #3
    9360:	460b      	mov	r3, r1
    9362:	4614      	mov	r4, r2
    9364:	195b      	adds	r3, r3, r5
    9366:	eb44 0406 	adc.w	r4, r4, r6
    936a:	f04f 0100 	mov.w	r1, #0
    936e:	f04f 0200 	mov.w	r2, #0
    9372:	02a2      	lsls	r2, r4, #10
    9374:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
    9378:	0299      	lsls	r1, r3, #10
    937a:	460b      	mov	r3, r1
    937c:	4614      	mov	r4, r2
    937e:	4618      	mov	r0, r3
    9380:	4621      	mov	r1, r4
    9382:	687b      	ldr	r3, [r7, #4]
    9384:	f04f 0400 	mov.w	r4, #0
    9388:	461a      	mov	r2, r3
    938a:	4623      	mov	r3, r4
    938c:	f002 ff20 	bl	c1d0 <__aeabi_uldivmod>
    9390:	4603      	mov	r3, r0
    9392:	460c      	mov	r4, r1
    9394:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
    9396:	4b0b      	ldr	r3, [pc, #44]	; (93c4 <HAL_RCC_GetSysClockFreq+0x158>)
    9398:	685b      	ldr	r3, [r3, #4]
    939a:	0c1b      	lsrs	r3, r3, #16
    939c:	f003 0303 	and.w	r3, r3, #3
    93a0:	3301      	adds	r3, #1
    93a2:	005b      	lsls	r3, r3, #1
    93a4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
    93a6:	68fa      	ldr	r2, [r7, #12]
    93a8:	683b      	ldr	r3, [r7, #0]
    93aa:	fbb2 f3f3 	udiv	r3, r2, r3
    93ae:	60bb      	str	r3, [r7, #8]
      break;
    93b0:	e002      	b.n	93b8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
    93b2:	4b05      	ldr	r3, [pc, #20]	; (93c8 <HAL_RCC_GetSysClockFreq+0x15c>)
    93b4:	60bb      	str	r3, [r7, #8]
      break;
    93b6:	bf00      	nop
    }
  }
  return sysclockfreq;
    93b8:	68bb      	ldr	r3, [r7, #8]
}
    93ba:	4618      	mov	r0, r3
    93bc:	3714      	adds	r7, #20
    93be:	46bd      	mov	sp, r7
    93c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    93c2:	bf00      	nop
    93c4:	40023800 	.word	0x40023800
    93c8:	00f42400 	.word	0x00f42400
    93cc:	00b71b00 	.word	0x00b71b00

000093d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
    93d0:	b480      	push	{r7}
    93d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
    93d4:	4b03      	ldr	r3, [pc, #12]	; (93e4 <HAL_RCC_GetHCLKFreq+0x14>)
    93d6:	681b      	ldr	r3, [r3, #0]
}
    93d8:	4618      	mov	r0, r3
    93da:	46bd      	mov	sp, r7
    93dc:	f85d 7b04 	ldr.w	r7, [sp], #4
    93e0:	4770      	bx	lr
    93e2:	bf00      	nop
    93e4:	0001c518 	.word	0x0001c518

000093e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
    93e8:	b580      	push	{r7, lr}
    93ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
    93ec:	f7ff fff0 	bl	93d0 <HAL_RCC_GetHCLKFreq>
    93f0:	4601      	mov	r1, r0
    93f2:	4b05      	ldr	r3, [pc, #20]	; (9408 <HAL_RCC_GetPCLK1Freq+0x20>)
    93f4:	689b      	ldr	r3, [r3, #8]
    93f6:	0a9b      	lsrs	r3, r3, #10
    93f8:	f003 0307 	and.w	r3, r3, #7
    93fc:	4a03      	ldr	r2, [pc, #12]	; (940c <HAL_RCC_GetPCLK1Freq+0x24>)
    93fe:	5cd3      	ldrb	r3, [r2, r3]
    9400:	fa21 f303 	lsr.w	r3, r1, r3
}
    9404:	4618      	mov	r0, r3
    9406:	bd80      	pop	{r7, pc}
    9408:	40023800 	.word	0x40023800
    940c:	0000c4f0 	.word	0x0000c4f0

00009410 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
    9410:	b580      	push	{r7, lr}
    9412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
    9414:	f7ff ffdc 	bl	93d0 <HAL_RCC_GetHCLKFreq>
    9418:	4601      	mov	r1, r0
    941a:	4b05      	ldr	r3, [pc, #20]	; (9430 <HAL_RCC_GetPCLK2Freq+0x20>)
    941c:	689b      	ldr	r3, [r3, #8]
    941e:	0b5b      	lsrs	r3, r3, #13
    9420:	f003 0307 	and.w	r3, r3, #7
    9424:	4a03      	ldr	r2, [pc, #12]	; (9434 <HAL_RCC_GetPCLK2Freq+0x24>)
    9426:	5cd3      	ldrb	r3, [r2, r3]
    9428:	fa21 f303 	lsr.w	r3, r1, r3
}
    942c:	4618      	mov	r0, r3
    942e:	bd80      	pop	{r7, pc}
    9430:	40023800 	.word	0x40023800
    9434:	0000c4f0 	.word	0x0000c4f0

00009438 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
    9438:	b580      	push	{r7, lr}
    943a:	b082      	sub	sp, #8
    943c:	af00      	add	r7, sp, #0
    943e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
    9440:	687b      	ldr	r3, [r7, #4]
    9442:	2b00      	cmp	r3, #0
    9444:	d101      	bne.n	944a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
    9446:	2301      	movs	r3, #1
    9448:	e056      	b.n	94f8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
    944a:	687b      	ldr	r3, [r7, #4]
    944c:	2200      	movs	r2, #0
    944e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
    9450:	687b      	ldr	r3, [r7, #4]
    9452:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
    9456:	b2db      	uxtb	r3, r3
    9458:	2b00      	cmp	r3, #0
    945a:	d106      	bne.n	946a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
    945c:	687b      	ldr	r3, [r7, #4]
    945e:	2200      	movs	r2, #0
    9460:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
    9464:	6878      	ldr	r0, [r7, #4]
    9466:	f001 fdfb 	bl	b060 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
    946a:	687b      	ldr	r3, [r7, #4]
    946c:	2202      	movs	r2, #2
    946e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
    9472:	687b      	ldr	r3, [r7, #4]
    9474:	681b      	ldr	r3, [r3, #0]
    9476:	681a      	ldr	r2, [r3, #0]
    9478:	687b      	ldr	r3, [r7, #4]
    947a:	681b      	ldr	r3, [r3, #0]
    947c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    9480:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
    9482:	687b      	ldr	r3, [r7, #4]
    9484:	685a      	ldr	r2, [r3, #4]
    9486:	687b      	ldr	r3, [r7, #4]
    9488:	689b      	ldr	r3, [r3, #8]
    948a:	431a      	orrs	r2, r3
    948c:	687b      	ldr	r3, [r7, #4]
    948e:	68db      	ldr	r3, [r3, #12]
    9490:	431a      	orrs	r2, r3
    9492:	687b      	ldr	r3, [r7, #4]
    9494:	691b      	ldr	r3, [r3, #16]
    9496:	431a      	orrs	r2, r3
    9498:	687b      	ldr	r3, [r7, #4]
    949a:	695b      	ldr	r3, [r3, #20]
    949c:	431a      	orrs	r2, r3
    949e:	687b      	ldr	r3, [r7, #4]
    94a0:	699b      	ldr	r3, [r3, #24]
    94a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
    94a6:	431a      	orrs	r2, r3
    94a8:	687b      	ldr	r3, [r7, #4]
    94aa:	69db      	ldr	r3, [r3, #28]
    94ac:	431a      	orrs	r2, r3
    94ae:	687b      	ldr	r3, [r7, #4]
    94b0:	6a1b      	ldr	r3, [r3, #32]
    94b2:	ea42 0103 	orr.w	r1, r2, r3
    94b6:	687b      	ldr	r3, [r7, #4]
    94b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    94ba:	687b      	ldr	r3, [r7, #4]
    94bc:	681b      	ldr	r3, [r3, #0]
    94be:	430a      	orrs	r2, r1
    94c0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
    94c2:	687b      	ldr	r3, [r7, #4]
    94c4:	699b      	ldr	r3, [r3, #24]
    94c6:	0c1b      	lsrs	r3, r3, #16
    94c8:	f003 0104 	and.w	r1, r3, #4
    94cc:	687b      	ldr	r3, [r7, #4]
    94ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    94d0:	687b      	ldr	r3, [r7, #4]
    94d2:	681b      	ldr	r3, [r3, #0]
    94d4:	430a      	orrs	r2, r1
    94d6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
    94d8:	687b      	ldr	r3, [r7, #4]
    94da:	681b      	ldr	r3, [r3, #0]
    94dc:	69da      	ldr	r2, [r3, #28]
    94de:	687b      	ldr	r3, [r7, #4]
    94e0:	681b      	ldr	r3, [r3, #0]
    94e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    94e6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
    94e8:	687b      	ldr	r3, [r7, #4]
    94ea:	2200      	movs	r2, #0
    94ec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
    94ee:	687b      	ldr	r3, [r7, #4]
    94f0:	2201      	movs	r2, #1
    94f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
    94f6:	2300      	movs	r3, #0
}
    94f8:	4618      	mov	r0, r3
    94fa:	3708      	adds	r7, #8
    94fc:	46bd      	mov	sp, r7
    94fe:	bd80      	pop	{r7, pc}

00009500 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
    9500:	b580      	push	{r7, lr}
    9502:	b082      	sub	sp, #8
    9504:	af00      	add	r7, sp, #0
    9506:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
    9508:	687b      	ldr	r3, [r7, #4]
    950a:	2b00      	cmp	r3, #0
    950c:	d101      	bne.n	9512 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
    950e:	2301      	movs	r3, #1
    9510:	e01d      	b.n	954e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
    9512:	687b      	ldr	r3, [r7, #4]
    9514:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
    9518:	b2db      	uxtb	r3, r3
    951a:	2b00      	cmp	r3, #0
    951c:	d106      	bne.n	952c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
    951e:	687b      	ldr	r3, [r7, #4]
    9520:	2200      	movs	r2, #0
    9522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
    9526:	6878      	ldr	r0, [r7, #4]
    9528:	f001 ff54 	bl	b3d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
    952c:	687b      	ldr	r3, [r7, #4]
    952e:	2202      	movs	r2, #2
    9530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
    9534:	687b      	ldr	r3, [r7, #4]
    9536:	681a      	ldr	r2, [r3, #0]
    9538:	687b      	ldr	r3, [r7, #4]
    953a:	3304      	adds	r3, #4
    953c:	4619      	mov	r1, r3
    953e:	4610      	mov	r0, r2
    9540:	f000 f95c 	bl	97fc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
    9544:	687b      	ldr	r3, [r7, #4]
    9546:	2201      	movs	r2, #1
    9548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
    954c:	2300      	movs	r3, #0
}
    954e:	4618      	mov	r0, r3
    9550:	3708      	adds	r7, #8
    9552:	46bd      	mov	sp, r7
    9554:	bd80      	pop	{r7, pc}

00009556 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
    9556:	b480      	push	{r7}
    9558:	b085      	sub	sp, #20
    955a:	af00      	add	r7, sp, #0
    955c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
    955e:	687b      	ldr	r3, [r7, #4]
    9560:	681b      	ldr	r3, [r3, #0]
    9562:	68da      	ldr	r2, [r3, #12]
    9564:	687b      	ldr	r3, [r7, #4]
    9566:	681b      	ldr	r3, [r3, #0]
    9568:	f042 0201 	orr.w	r2, r2, #1
    956c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
    956e:	687b      	ldr	r3, [r7, #4]
    9570:	681b      	ldr	r3, [r3, #0]
    9572:	689b      	ldr	r3, [r3, #8]
    9574:	f003 0307 	and.w	r3, r3, #7
    9578:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
    957a:	68fb      	ldr	r3, [r7, #12]
    957c:	2b06      	cmp	r3, #6
    957e:	d007      	beq.n	9590 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
    9580:	687b      	ldr	r3, [r7, #4]
    9582:	681b      	ldr	r3, [r3, #0]
    9584:	681a      	ldr	r2, [r3, #0]
    9586:	687b      	ldr	r3, [r7, #4]
    9588:	681b      	ldr	r3, [r3, #0]
    958a:	f042 0201 	orr.w	r2, r2, #1
    958e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
    9590:	2300      	movs	r3, #0
}
    9592:	4618      	mov	r0, r3
    9594:	3714      	adds	r7, #20
    9596:	46bd      	mov	sp, r7
    9598:	f85d 7b04 	ldr.w	r7, [sp], #4
    959c:	4770      	bx	lr

0000959e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
    959e:	b580      	push	{r7, lr}
    95a0:	b082      	sub	sp, #8
    95a2:	af00      	add	r7, sp, #0
    95a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
    95a6:	687b      	ldr	r3, [r7, #4]
    95a8:	2b00      	cmp	r3, #0
    95aa:	d101      	bne.n	95b0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
    95ac:	2301      	movs	r3, #1
    95ae:	e01d      	b.n	95ec <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
    95b0:	687b      	ldr	r3, [r7, #4]
    95b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
    95b6:	b2db      	uxtb	r3, r3
    95b8:	2b00      	cmp	r3, #0
    95ba:	d106      	bne.n	95ca <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
    95bc:	687b      	ldr	r3, [r7, #4]
    95be:	2200      	movs	r2, #0
    95c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
    95c4:	6878      	ldr	r0, [r7, #4]
    95c6:	f001 fecd 	bl	b364 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
    95ca:	687b      	ldr	r3, [r7, #4]
    95cc:	2202      	movs	r2, #2
    95ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
    95d2:	687b      	ldr	r3, [r7, #4]
    95d4:	681a      	ldr	r2, [r3, #0]
    95d6:	687b      	ldr	r3, [r7, #4]
    95d8:	3304      	adds	r3, #4
    95da:	4619      	mov	r1, r3
    95dc:	4610      	mov	r0, r2
    95de:	f000 f90d 	bl	97fc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
    95e2:	687b      	ldr	r3, [r7, #4]
    95e4:	2201      	movs	r2, #1
    95e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
    95ea:	2300      	movs	r3, #0
}
    95ec:	4618      	mov	r0, r3
    95ee:	3708      	adds	r7, #8
    95f0:	46bd      	mov	sp, r7
    95f2:	bd80      	pop	{r7, pc}

000095f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
    95f4:	b580      	push	{r7, lr}
    95f6:	b084      	sub	sp, #16
    95f8:	af00      	add	r7, sp, #0
    95fa:	6078      	str	r0, [r7, #4]
    95fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
    95fe:	687b      	ldr	r3, [r7, #4]
    9600:	681b      	ldr	r3, [r3, #0]
    9602:	2201      	movs	r2, #1
    9604:	6839      	ldr	r1, [r7, #0]
    9606:	4618      	mov	r0, r3
    9608:	f000 fb48 	bl	9c9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
    960c:	687b      	ldr	r3, [r7, #4]
    960e:	681b      	ldr	r3, [r3, #0]
    9610:	4a15      	ldr	r2, [pc, #84]	; (9668 <HAL_TIM_PWM_Start+0x74>)
    9612:	4293      	cmp	r3, r2
    9614:	d004      	beq.n	9620 <HAL_TIM_PWM_Start+0x2c>
    9616:	687b      	ldr	r3, [r7, #4]
    9618:	681b      	ldr	r3, [r3, #0]
    961a:	4a14      	ldr	r2, [pc, #80]	; (966c <HAL_TIM_PWM_Start+0x78>)
    961c:	4293      	cmp	r3, r2
    961e:	d101      	bne.n	9624 <HAL_TIM_PWM_Start+0x30>
    9620:	2301      	movs	r3, #1
    9622:	e000      	b.n	9626 <HAL_TIM_PWM_Start+0x32>
    9624:	2300      	movs	r3, #0
    9626:	2b00      	cmp	r3, #0
    9628:	d007      	beq.n	963a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
    962a:	687b      	ldr	r3, [r7, #4]
    962c:	681b      	ldr	r3, [r3, #0]
    962e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    9630:	687b      	ldr	r3, [r7, #4]
    9632:	681b      	ldr	r3, [r3, #0]
    9634:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
    9638:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
    963a:	687b      	ldr	r3, [r7, #4]
    963c:	681b      	ldr	r3, [r3, #0]
    963e:	689b      	ldr	r3, [r3, #8]
    9640:	f003 0307 	and.w	r3, r3, #7
    9644:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
    9646:	68fb      	ldr	r3, [r7, #12]
    9648:	2b06      	cmp	r3, #6
    964a:	d007      	beq.n	965c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
    964c:	687b      	ldr	r3, [r7, #4]
    964e:	681b      	ldr	r3, [r3, #0]
    9650:	681a      	ldr	r2, [r3, #0]
    9652:	687b      	ldr	r3, [r7, #4]
    9654:	681b      	ldr	r3, [r3, #0]
    9656:	f042 0201 	orr.w	r2, r2, #1
    965a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
    965c:	2300      	movs	r3, #0
}
    965e:	4618      	mov	r0, r3
    9660:	3710      	adds	r7, #16
    9662:	46bd      	mov	sp, r7
    9664:	bd80      	pop	{r7, pc}
    9666:	bf00      	nop
    9668:	40010000 	.word	0x40010000
    966c:	40010400 	.word	0x40010400

00009670 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
    9670:	b580      	push	{r7, lr}
    9672:	b084      	sub	sp, #16
    9674:	af00      	add	r7, sp, #0
    9676:	60f8      	str	r0, [r7, #12]
    9678:	60b9      	str	r1, [r7, #8]
    967a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
    967c:	68fb      	ldr	r3, [r7, #12]
    967e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    9682:	2b01      	cmp	r3, #1
    9684:	d101      	bne.n	968a <HAL_TIM_PWM_ConfigChannel+0x1a>
    9686:	2302      	movs	r3, #2
    9688:	e0b4      	b.n	97f4 <HAL_TIM_PWM_ConfigChannel+0x184>
    968a:	68fb      	ldr	r3, [r7, #12]
    968c:	2201      	movs	r2, #1
    968e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
    9692:	68fb      	ldr	r3, [r7, #12]
    9694:	2202      	movs	r2, #2
    9696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
    969a:	687b      	ldr	r3, [r7, #4]
    969c:	2b0c      	cmp	r3, #12
    969e:	f200 809f 	bhi.w	97e0 <HAL_TIM_PWM_ConfigChannel+0x170>
    96a2:	a201      	add	r2, pc, #4	; (adr r2, 96a8 <HAL_TIM_PWM_ConfigChannel+0x38>)
    96a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    96a8:	000096dd 	.word	0x000096dd
    96ac:	000097e1 	.word	0x000097e1
    96b0:	000097e1 	.word	0x000097e1
    96b4:	000097e1 	.word	0x000097e1
    96b8:	0000971d 	.word	0x0000971d
    96bc:	000097e1 	.word	0x000097e1
    96c0:	000097e1 	.word	0x000097e1
    96c4:	000097e1 	.word	0x000097e1
    96c8:	0000975f 	.word	0x0000975f
    96cc:	000097e1 	.word	0x000097e1
    96d0:	000097e1 	.word	0x000097e1
    96d4:	000097e1 	.word	0x000097e1
    96d8:	0000979f 	.word	0x0000979f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
    96dc:	68fb      	ldr	r3, [r7, #12]
    96de:	681b      	ldr	r3, [r3, #0]
    96e0:	68b9      	ldr	r1, [r7, #8]
    96e2:	4618      	mov	r0, r3
    96e4:	f000 f92a 	bl	993c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
    96e8:	68fb      	ldr	r3, [r7, #12]
    96ea:	681b      	ldr	r3, [r3, #0]
    96ec:	699a      	ldr	r2, [r3, #24]
    96ee:	68fb      	ldr	r3, [r7, #12]
    96f0:	681b      	ldr	r3, [r3, #0]
    96f2:	f042 0208 	orr.w	r2, r2, #8
    96f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
    96f8:	68fb      	ldr	r3, [r7, #12]
    96fa:	681b      	ldr	r3, [r3, #0]
    96fc:	699a      	ldr	r2, [r3, #24]
    96fe:	68fb      	ldr	r3, [r7, #12]
    9700:	681b      	ldr	r3, [r3, #0]
    9702:	f022 0204 	bic.w	r2, r2, #4
    9706:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
    9708:	68fb      	ldr	r3, [r7, #12]
    970a:	681b      	ldr	r3, [r3, #0]
    970c:	6999      	ldr	r1, [r3, #24]
    970e:	68bb      	ldr	r3, [r7, #8]
    9710:	691a      	ldr	r2, [r3, #16]
    9712:	68fb      	ldr	r3, [r7, #12]
    9714:	681b      	ldr	r3, [r3, #0]
    9716:	430a      	orrs	r2, r1
    9718:	619a      	str	r2, [r3, #24]
      break;
    971a:	e062      	b.n	97e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
    971c:	68fb      	ldr	r3, [r7, #12]
    971e:	681b      	ldr	r3, [r3, #0]
    9720:	68b9      	ldr	r1, [r7, #8]
    9722:	4618      	mov	r0, r3
    9724:	f000 f97a 	bl	9a1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
    9728:	68fb      	ldr	r3, [r7, #12]
    972a:	681b      	ldr	r3, [r3, #0]
    972c:	699a      	ldr	r2, [r3, #24]
    972e:	68fb      	ldr	r3, [r7, #12]
    9730:	681b      	ldr	r3, [r3, #0]
    9732:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    9736:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
    9738:	68fb      	ldr	r3, [r7, #12]
    973a:	681b      	ldr	r3, [r3, #0]
    973c:	699a      	ldr	r2, [r3, #24]
    973e:	68fb      	ldr	r3, [r7, #12]
    9740:	681b      	ldr	r3, [r3, #0]
    9742:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    9746:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
    9748:	68fb      	ldr	r3, [r7, #12]
    974a:	681b      	ldr	r3, [r3, #0]
    974c:	6999      	ldr	r1, [r3, #24]
    974e:	68bb      	ldr	r3, [r7, #8]
    9750:	691b      	ldr	r3, [r3, #16]
    9752:	021a      	lsls	r2, r3, #8
    9754:	68fb      	ldr	r3, [r7, #12]
    9756:	681b      	ldr	r3, [r3, #0]
    9758:	430a      	orrs	r2, r1
    975a:	619a      	str	r2, [r3, #24]
      break;
    975c:	e041      	b.n	97e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
    975e:	68fb      	ldr	r3, [r7, #12]
    9760:	681b      	ldr	r3, [r3, #0]
    9762:	68b9      	ldr	r1, [r7, #8]
    9764:	4618      	mov	r0, r3
    9766:	f000 f9cf 	bl	9b08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
    976a:	68fb      	ldr	r3, [r7, #12]
    976c:	681b      	ldr	r3, [r3, #0]
    976e:	69da      	ldr	r2, [r3, #28]
    9770:	68fb      	ldr	r3, [r7, #12]
    9772:	681b      	ldr	r3, [r3, #0]
    9774:	f042 0208 	orr.w	r2, r2, #8
    9778:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
    977a:	68fb      	ldr	r3, [r7, #12]
    977c:	681b      	ldr	r3, [r3, #0]
    977e:	69da      	ldr	r2, [r3, #28]
    9780:	68fb      	ldr	r3, [r7, #12]
    9782:	681b      	ldr	r3, [r3, #0]
    9784:	f022 0204 	bic.w	r2, r2, #4
    9788:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
    978a:	68fb      	ldr	r3, [r7, #12]
    978c:	681b      	ldr	r3, [r3, #0]
    978e:	69d9      	ldr	r1, [r3, #28]
    9790:	68bb      	ldr	r3, [r7, #8]
    9792:	691a      	ldr	r2, [r3, #16]
    9794:	68fb      	ldr	r3, [r7, #12]
    9796:	681b      	ldr	r3, [r3, #0]
    9798:	430a      	orrs	r2, r1
    979a:	61da      	str	r2, [r3, #28]
      break;
    979c:	e021      	b.n	97e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
    979e:	68fb      	ldr	r3, [r7, #12]
    97a0:	681b      	ldr	r3, [r3, #0]
    97a2:	68b9      	ldr	r1, [r7, #8]
    97a4:	4618      	mov	r0, r3
    97a6:	f000 fa23 	bl	9bf0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
    97aa:	68fb      	ldr	r3, [r7, #12]
    97ac:	681b      	ldr	r3, [r3, #0]
    97ae:	69da      	ldr	r2, [r3, #28]
    97b0:	68fb      	ldr	r3, [r7, #12]
    97b2:	681b      	ldr	r3, [r3, #0]
    97b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    97b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
    97ba:	68fb      	ldr	r3, [r7, #12]
    97bc:	681b      	ldr	r3, [r3, #0]
    97be:	69da      	ldr	r2, [r3, #28]
    97c0:	68fb      	ldr	r3, [r7, #12]
    97c2:	681b      	ldr	r3, [r3, #0]
    97c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    97c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
    97ca:	68fb      	ldr	r3, [r7, #12]
    97cc:	681b      	ldr	r3, [r3, #0]
    97ce:	69d9      	ldr	r1, [r3, #28]
    97d0:	68bb      	ldr	r3, [r7, #8]
    97d2:	691b      	ldr	r3, [r3, #16]
    97d4:	021a      	lsls	r2, r3, #8
    97d6:	68fb      	ldr	r3, [r7, #12]
    97d8:	681b      	ldr	r3, [r3, #0]
    97da:	430a      	orrs	r2, r1
    97dc:	61da      	str	r2, [r3, #28]
      break;
    97de:	e000      	b.n	97e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
    97e0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
    97e2:	68fb      	ldr	r3, [r7, #12]
    97e4:	2201      	movs	r2, #1
    97e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
    97ea:	68fb      	ldr	r3, [r7, #12]
    97ec:	2200      	movs	r2, #0
    97ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
    97f2:	2300      	movs	r3, #0
}
    97f4:	4618      	mov	r0, r3
    97f6:	3710      	adds	r7, #16
    97f8:	46bd      	mov	sp, r7
    97fa:	bd80      	pop	{r7, pc}

000097fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
    97fc:	b480      	push	{r7}
    97fe:	b085      	sub	sp, #20
    9800:	af00      	add	r7, sp, #0
    9802:	6078      	str	r0, [r7, #4]
    9804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
    9806:	687b      	ldr	r3, [r7, #4]
    9808:	681b      	ldr	r3, [r3, #0]
    980a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
    980c:	687b      	ldr	r3, [r7, #4]
    980e:	4a40      	ldr	r2, [pc, #256]	; (9910 <TIM_Base_SetConfig+0x114>)
    9810:	4293      	cmp	r3, r2
    9812:	d013      	beq.n	983c <TIM_Base_SetConfig+0x40>
    9814:	687b      	ldr	r3, [r7, #4]
    9816:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    981a:	d00f      	beq.n	983c <TIM_Base_SetConfig+0x40>
    981c:	687b      	ldr	r3, [r7, #4]
    981e:	4a3d      	ldr	r2, [pc, #244]	; (9914 <TIM_Base_SetConfig+0x118>)
    9820:	4293      	cmp	r3, r2
    9822:	d00b      	beq.n	983c <TIM_Base_SetConfig+0x40>
    9824:	687b      	ldr	r3, [r7, #4]
    9826:	4a3c      	ldr	r2, [pc, #240]	; (9918 <TIM_Base_SetConfig+0x11c>)
    9828:	4293      	cmp	r3, r2
    982a:	d007      	beq.n	983c <TIM_Base_SetConfig+0x40>
    982c:	687b      	ldr	r3, [r7, #4]
    982e:	4a3b      	ldr	r2, [pc, #236]	; (991c <TIM_Base_SetConfig+0x120>)
    9830:	4293      	cmp	r3, r2
    9832:	d003      	beq.n	983c <TIM_Base_SetConfig+0x40>
    9834:	687b      	ldr	r3, [r7, #4]
    9836:	4a3a      	ldr	r2, [pc, #232]	; (9920 <TIM_Base_SetConfig+0x124>)
    9838:	4293      	cmp	r3, r2
    983a:	d108      	bne.n	984e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    983c:	68fb      	ldr	r3, [r7, #12]
    983e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    9842:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
    9844:	683b      	ldr	r3, [r7, #0]
    9846:	685b      	ldr	r3, [r3, #4]
    9848:	68fa      	ldr	r2, [r7, #12]
    984a:	4313      	orrs	r3, r2
    984c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
    984e:	687b      	ldr	r3, [r7, #4]
    9850:	4a2f      	ldr	r2, [pc, #188]	; (9910 <TIM_Base_SetConfig+0x114>)
    9852:	4293      	cmp	r3, r2
    9854:	d02b      	beq.n	98ae <TIM_Base_SetConfig+0xb2>
    9856:	687b      	ldr	r3, [r7, #4]
    9858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    985c:	d027      	beq.n	98ae <TIM_Base_SetConfig+0xb2>
    985e:	687b      	ldr	r3, [r7, #4]
    9860:	4a2c      	ldr	r2, [pc, #176]	; (9914 <TIM_Base_SetConfig+0x118>)
    9862:	4293      	cmp	r3, r2
    9864:	d023      	beq.n	98ae <TIM_Base_SetConfig+0xb2>
    9866:	687b      	ldr	r3, [r7, #4]
    9868:	4a2b      	ldr	r2, [pc, #172]	; (9918 <TIM_Base_SetConfig+0x11c>)
    986a:	4293      	cmp	r3, r2
    986c:	d01f      	beq.n	98ae <TIM_Base_SetConfig+0xb2>
    986e:	687b      	ldr	r3, [r7, #4]
    9870:	4a2a      	ldr	r2, [pc, #168]	; (991c <TIM_Base_SetConfig+0x120>)
    9872:	4293      	cmp	r3, r2
    9874:	d01b      	beq.n	98ae <TIM_Base_SetConfig+0xb2>
    9876:	687b      	ldr	r3, [r7, #4]
    9878:	4a29      	ldr	r2, [pc, #164]	; (9920 <TIM_Base_SetConfig+0x124>)
    987a:	4293      	cmp	r3, r2
    987c:	d017      	beq.n	98ae <TIM_Base_SetConfig+0xb2>
    987e:	687b      	ldr	r3, [r7, #4]
    9880:	4a28      	ldr	r2, [pc, #160]	; (9924 <TIM_Base_SetConfig+0x128>)
    9882:	4293      	cmp	r3, r2
    9884:	d013      	beq.n	98ae <TIM_Base_SetConfig+0xb2>
    9886:	687b      	ldr	r3, [r7, #4]
    9888:	4a27      	ldr	r2, [pc, #156]	; (9928 <TIM_Base_SetConfig+0x12c>)
    988a:	4293      	cmp	r3, r2
    988c:	d00f      	beq.n	98ae <TIM_Base_SetConfig+0xb2>
    988e:	687b      	ldr	r3, [r7, #4]
    9890:	4a26      	ldr	r2, [pc, #152]	; (992c <TIM_Base_SetConfig+0x130>)
    9892:	4293      	cmp	r3, r2
    9894:	d00b      	beq.n	98ae <TIM_Base_SetConfig+0xb2>
    9896:	687b      	ldr	r3, [r7, #4]
    9898:	4a25      	ldr	r2, [pc, #148]	; (9930 <TIM_Base_SetConfig+0x134>)
    989a:	4293      	cmp	r3, r2
    989c:	d007      	beq.n	98ae <TIM_Base_SetConfig+0xb2>
    989e:	687b      	ldr	r3, [r7, #4]
    98a0:	4a24      	ldr	r2, [pc, #144]	; (9934 <TIM_Base_SetConfig+0x138>)
    98a2:	4293      	cmp	r3, r2
    98a4:	d003      	beq.n	98ae <TIM_Base_SetConfig+0xb2>
    98a6:	687b      	ldr	r3, [r7, #4]
    98a8:	4a23      	ldr	r2, [pc, #140]	; (9938 <TIM_Base_SetConfig+0x13c>)
    98aa:	4293      	cmp	r3, r2
    98ac:	d108      	bne.n	98c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    98ae:	68fb      	ldr	r3, [r7, #12]
    98b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    98b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
    98b6:	683b      	ldr	r3, [r7, #0]
    98b8:	68db      	ldr	r3, [r3, #12]
    98ba:	68fa      	ldr	r2, [r7, #12]
    98bc:	4313      	orrs	r3, r2
    98be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
    98c0:	68fb      	ldr	r3, [r7, #12]
    98c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
    98c6:	683b      	ldr	r3, [r7, #0]
    98c8:	695b      	ldr	r3, [r3, #20]
    98ca:	4313      	orrs	r3, r2
    98cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
    98ce:	687b      	ldr	r3, [r7, #4]
    98d0:	68fa      	ldr	r2, [r7, #12]
    98d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
    98d4:	683b      	ldr	r3, [r7, #0]
    98d6:	689a      	ldr	r2, [r3, #8]
    98d8:	687b      	ldr	r3, [r7, #4]
    98da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
    98dc:	683b      	ldr	r3, [r7, #0]
    98de:	681a      	ldr	r2, [r3, #0]
    98e0:	687b      	ldr	r3, [r7, #4]
    98e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
    98e4:	687b      	ldr	r3, [r7, #4]
    98e6:	4a0a      	ldr	r2, [pc, #40]	; (9910 <TIM_Base_SetConfig+0x114>)
    98e8:	4293      	cmp	r3, r2
    98ea:	d003      	beq.n	98f4 <TIM_Base_SetConfig+0xf8>
    98ec:	687b      	ldr	r3, [r7, #4]
    98ee:	4a0c      	ldr	r2, [pc, #48]	; (9920 <TIM_Base_SetConfig+0x124>)
    98f0:	4293      	cmp	r3, r2
    98f2:	d103      	bne.n	98fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
    98f4:	683b      	ldr	r3, [r7, #0]
    98f6:	691a      	ldr	r2, [r3, #16]
    98f8:	687b      	ldr	r3, [r7, #4]
    98fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
    98fc:	687b      	ldr	r3, [r7, #4]
    98fe:	2201      	movs	r2, #1
    9900:	615a      	str	r2, [r3, #20]
}
    9902:	bf00      	nop
    9904:	3714      	adds	r7, #20
    9906:	46bd      	mov	sp, r7
    9908:	f85d 7b04 	ldr.w	r7, [sp], #4
    990c:	4770      	bx	lr
    990e:	bf00      	nop
    9910:	40010000 	.word	0x40010000
    9914:	40000400 	.word	0x40000400
    9918:	40000800 	.word	0x40000800
    991c:	40000c00 	.word	0x40000c00
    9920:	40010400 	.word	0x40010400
    9924:	40014000 	.word	0x40014000
    9928:	40014400 	.word	0x40014400
    992c:	40014800 	.word	0x40014800
    9930:	40001800 	.word	0x40001800
    9934:	40001c00 	.word	0x40001c00
    9938:	40002000 	.word	0x40002000

0000993c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
    993c:	b480      	push	{r7}
    993e:	b087      	sub	sp, #28
    9940:	af00      	add	r7, sp, #0
    9942:	6078      	str	r0, [r7, #4]
    9944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
    9946:	687b      	ldr	r3, [r7, #4]
    9948:	6a1b      	ldr	r3, [r3, #32]
    994a:	f023 0201 	bic.w	r2, r3, #1
    994e:	687b      	ldr	r3, [r7, #4]
    9950:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    9952:	687b      	ldr	r3, [r7, #4]
    9954:	6a1b      	ldr	r3, [r3, #32]
    9956:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    9958:	687b      	ldr	r3, [r7, #4]
    995a:	685b      	ldr	r3, [r3, #4]
    995c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    995e:	687b      	ldr	r3, [r7, #4]
    9960:	699b      	ldr	r3, [r3, #24]
    9962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
    9964:	68fb      	ldr	r3, [r7, #12]
    9966:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    996a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
    996c:	68fb      	ldr	r3, [r7, #12]
    996e:	f023 0303 	bic.w	r3, r3, #3
    9972:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
    9974:	683b      	ldr	r3, [r7, #0]
    9976:	681b      	ldr	r3, [r3, #0]
    9978:	68fa      	ldr	r2, [r7, #12]
    997a:	4313      	orrs	r3, r2
    997c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
    997e:	697b      	ldr	r3, [r7, #20]
    9980:	f023 0302 	bic.w	r3, r3, #2
    9984:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
    9986:	683b      	ldr	r3, [r7, #0]
    9988:	689b      	ldr	r3, [r3, #8]
    998a:	697a      	ldr	r2, [r7, #20]
    998c:	4313      	orrs	r3, r2
    998e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
    9990:	687b      	ldr	r3, [r7, #4]
    9992:	4a20      	ldr	r2, [pc, #128]	; (9a14 <TIM_OC1_SetConfig+0xd8>)
    9994:	4293      	cmp	r3, r2
    9996:	d003      	beq.n	99a0 <TIM_OC1_SetConfig+0x64>
    9998:	687b      	ldr	r3, [r7, #4]
    999a:	4a1f      	ldr	r2, [pc, #124]	; (9a18 <TIM_OC1_SetConfig+0xdc>)
    999c:	4293      	cmp	r3, r2
    999e:	d10c      	bne.n	99ba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    99a0:	697b      	ldr	r3, [r7, #20]
    99a2:	f023 0308 	bic.w	r3, r3, #8
    99a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
    99a8:	683b      	ldr	r3, [r7, #0]
    99aa:	68db      	ldr	r3, [r3, #12]
    99ac:	697a      	ldr	r2, [r7, #20]
    99ae:	4313      	orrs	r3, r2
    99b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
    99b2:	697b      	ldr	r3, [r7, #20]
    99b4:	f023 0304 	bic.w	r3, r3, #4
    99b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
    99ba:	687b      	ldr	r3, [r7, #4]
    99bc:	4a15      	ldr	r2, [pc, #84]	; (9a14 <TIM_OC1_SetConfig+0xd8>)
    99be:	4293      	cmp	r3, r2
    99c0:	d003      	beq.n	99ca <TIM_OC1_SetConfig+0x8e>
    99c2:	687b      	ldr	r3, [r7, #4]
    99c4:	4a14      	ldr	r2, [pc, #80]	; (9a18 <TIM_OC1_SetConfig+0xdc>)
    99c6:	4293      	cmp	r3, r2
    99c8:	d111      	bne.n	99ee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    99ca:	693b      	ldr	r3, [r7, #16]
    99cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    99d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
    99d2:	693b      	ldr	r3, [r7, #16]
    99d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    99d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    99da:	683b      	ldr	r3, [r7, #0]
    99dc:	695b      	ldr	r3, [r3, #20]
    99de:	693a      	ldr	r2, [r7, #16]
    99e0:	4313      	orrs	r3, r2
    99e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
    99e4:	683b      	ldr	r3, [r7, #0]
    99e6:	699b      	ldr	r3, [r3, #24]
    99e8:	693a      	ldr	r2, [r7, #16]
    99ea:	4313      	orrs	r3, r2
    99ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    99ee:	687b      	ldr	r3, [r7, #4]
    99f0:	693a      	ldr	r2, [r7, #16]
    99f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
    99f4:	687b      	ldr	r3, [r7, #4]
    99f6:	68fa      	ldr	r2, [r7, #12]
    99f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
    99fa:	683b      	ldr	r3, [r7, #0]
    99fc:	685a      	ldr	r2, [r3, #4]
    99fe:	687b      	ldr	r3, [r7, #4]
    9a00:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    9a02:	687b      	ldr	r3, [r7, #4]
    9a04:	697a      	ldr	r2, [r7, #20]
    9a06:	621a      	str	r2, [r3, #32]
}
    9a08:	bf00      	nop
    9a0a:	371c      	adds	r7, #28
    9a0c:	46bd      	mov	sp, r7
    9a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
    9a12:	4770      	bx	lr
    9a14:	40010000 	.word	0x40010000
    9a18:	40010400 	.word	0x40010400

00009a1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
    9a1c:	b480      	push	{r7}
    9a1e:	b087      	sub	sp, #28
    9a20:	af00      	add	r7, sp, #0
    9a22:	6078      	str	r0, [r7, #4]
    9a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
    9a26:	687b      	ldr	r3, [r7, #4]
    9a28:	6a1b      	ldr	r3, [r3, #32]
    9a2a:	f023 0210 	bic.w	r2, r3, #16
    9a2e:	687b      	ldr	r3, [r7, #4]
    9a30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    9a32:	687b      	ldr	r3, [r7, #4]
    9a34:	6a1b      	ldr	r3, [r3, #32]
    9a36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    9a38:	687b      	ldr	r3, [r7, #4]
    9a3a:	685b      	ldr	r3, [r3, #4]
    9a3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    9a3e:	687b      	ldr	r3, [r7, #4]
    9a40:	699b      	ldr	r3, [r3, #24]
    9a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
    9a44:	68fb      	ldr	r3, [r7, #12]
    9a46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    9a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
    9a4c:	68fb      	ldr	r3, [r7, #12]
    9a4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    9a52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
    9a54:	683b      	ldr	r3, [r7, #0]
    9a56:	681b      	ldr	r3, [r3, #0]
    9a58:	021b      	lsls	r3, r3, #8
    9a5a:	68fa      	ldr	r2, [r7, #12]
    9a5c:	4313      	orrs	r3, r2
    9a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
    9a60:	697b      	ldr	r3, [r7, #20]
    9a62:	f023 0320 	bic.w	r3, r3, #32
    9a66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
    9a68:	683b      	ldr	r3, [r7, #0]
    9a6a:	689b      	ldr	r3, [r3, #8]
    9a6c:	011b      	lsls	r3, r3, #4
    9a6e:	697a      	ldr	r2, [r7, #20]
    9a70:	4313      	orrs	r3, r2
    9a72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
    9a74:	687b      	ldr	r3, [r7, #4]
    9a76:	4a22      	ldr	r2, [pc, #136]	; (9b00 <TIM_OC2_SetConfig+0xe4>)
    9a78:	4293      	cmp	r3, r2
    9a7a:	d003      	beq.n	9a84 <TIM_OC2_SetConfig+0x68>
    9a7c:	687b      	ldr	r3, [r7, #4]
    9a7e:	4a21      	ldr	r2, [pc, #132]	; (9b04 <TIM_OC2_SetConfig+0xe8>)
    9a80:	4293      	cmp	r3, r2
    9a82:	d10d      	bne.n	9aa0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    9a84:	697b      	ldr	r3, [r7, #20]
    9a86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    9a8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
    9a8c:	683b      	ldr	r3, [r7, #0]
    9a8e:	68db      	ldr	r3, [r3, #12]
    9a90:	011b      	lsls	r3, r3, #4
    9a92:	697a      	ldr	r2, [r7, #20]
    9a94:	4313      	orrs	r3, r2
    9a96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
    9a98:	697b      	ldr	r3, [r7, #20]
    9a9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    9a9e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
    9aa0:	687b      	ldr	r3, [r7, #4]
    9aa2:	4a17      	ldr	r2, [pc, #92]	; (9b00 <TIM_OC2_SetConfig+0xe4>)
    9aa4:	4293      	cmp	r3, r2
    9aa6:	d003      	beq.n	9ab0 <TIM_OC2_SetConfig+0x94>
    9aa8:	687b      	ldr	r3, [r7, #4]
    9aaa:	4a16      	ldr	r2, [pc, #88]	; (9b04 <TIM_OC2_SetConfig+0xe8>)
    9aac:	4293      	cmp	r3, r2
    9aae:	d113      	bne.n	9ad8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    9ab0:	693b      	ldr	r3, [r7, #16]
    9ab2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    9ab6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
    9ab8:	693b      	ldr	r3, [r7, #16]
    9aba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    9abe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
    9ac0:	683b      	ldr	r3, [r7, #0]
    9ac2:	695b      	ldr	r3, [r3, #20]
    9ac4:	009b      	lsls	r3, r3, #2
    9ac6:	693a      	ldr	r2, [r7, #16]
    9ac8:	4313      	orrs	r3, r2
    9aca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
    9acc:	683b      	ldr	r3, [r7, #0]
    9ace:	699b      	ldr	r3, [r3, #24]
    9ad0:	009b      	lsls	r3, r3, #2
    9ad2:	693a      	ldr	r2, [r7, #16]
    9ad4:	4313      	orrs	r3, r2
    9ad6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    9ad8:	687b      	ldr	r3, [r7, #4]
    9ada:	693a      	ldr	r2, [r7, #16]
    9adc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
    9ade:	687b      	ldr	r3, [r7, #4]
    9ae0:	68fa      	ldr	r2, [r7, #12]
    9ae2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
    9ae4:	683b      	ldr	r3, [r7, #0]
    9ae6:	685a      	ldr	r2, [r3, #4]
    9ae8:	687b      	ldr	r3, [r7, #4]
    9aea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    9aec:	687b      	ldr	r3, [r7, #4]
    9aee:	697a      	ldr	r2, [r7, #20]
    9af0:	621a      	str	r2, [r3, #32]
}
    9af2:	bf00      	nop
    9af4:	371c      	adds	r7, #28
    9af6:	46bd      	mov	sp, r7
    9af8:	f85d 7b04 	ldr.w	r7, [sp], #4
    9afc:	4770      	bx	lr
    9afe:	bf00      	nop
    9b00:	40010000 	.word	0x40010000
    9b04:	40010400 	.word	0x40010400

00009b08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
    9b08:	b480      	push	{r7}
    9b0a:	b087      	sub	sp, #28
    9b0c:	af00      	add	r7, sp, #0
    9b0e:	6078      	str	r0, [r7, #4]
    9b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
    9b12:	687b      	ldr	r3, [r7, #4]
    9b14:	6a1b      	ldr	r3, [r3, #32]
    9b16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
    9b1a:	687b      	ldr	r3, [r7, #4]
    9b1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    9b1e:	687b      	ldr	r3, [r7, #4]
    9b20:	6a1b      	ldr	r3, [r3, #32]
    9b22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    9b24:	687b      	ldr	r3, [r7, #4]
    9b26:	685b      	ldr	r3, [r3, #4]
    9b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    9b2a:	687b      	ldr	r3, [r7, #4]
    9b2c:	69db      	ldr	r3, [r3, #28]
    9b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
    9b30:	68fb      	ldr	r3, [r7, #12]
    9b32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    9b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
    9b38:	68fb      	ldr	r3, [r7, #12]
    9b3a:	f023 0303 	bic.w	r3, r3, #3
    9b3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
    9b40:	683b      	ldr	r3, [r7, #0]
    9b42:	681b      	ldr	r3, [r3, #0]
    9b44:	68fa      	ldr	r2, [r7, #12]
    9b46:	4313      	orrs	r3, r2
    9b48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
    9b4a:	697b      	ldr	r3, [r7, #20]
    9b4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    9b50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
    9b52:	683b      	ldr	r3, [r7, #0]
    9b54:	689b      	ldr	r3, [r3, #8]
    9b56:	021b      	lsls	r3, r3, #8
    9b58:	697a      	ldr	r2, [r7, #20]
    9b5a:	4313      	orrs	r3, r2
    9b5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
    9b5e:	687b      	ldr	r3, [r7, #4]
    9b60:	4a21      	ldr	r2, [pc, #132]	; (9be8 <TIM_OC3_SetConfig+0xe0>)
    9b62:	4293      	cmp	r3, r2
    9b64:	d003      	beq.n	9b6e <TIM_OC3_SetConfig+0x66>
    9b66:	687b      	ldr	r3, [r7, #4]
    9b68:	4a20      	ldr	r2, [pc, #128]	; (9bec <TIM_OC3_SetConfig+0xe4>)
    9b6a:	4293      	cmp	r3, r2
    9b6c:	d10d      	bne.n	9b8a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    9b6e:	697b      	ldr	r3, [r7, #20]
    9b70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    9b74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    9b76:	683b      	ldr	r3, [r7, #0]
    9b78:	68db      	ldr	r3, [r3, #12]
    9b7a:	021b      	lsls	r3, r3, #8
    9b7c:	697a      	ldr	r2, [r7, #20]
    9b7e:	4313      	orrs	r3, r2
    9b80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
    9b82:	697b      	ldr	r3, [r7, #20]
    9b84:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    9b88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
    9b8a:	687b      	ldr	r3, [r7, #4]
    9b8c:	4a16      	ldr	r2, [pc, #88]	; (9be8 <TIM_OC3_SetConfig+0xe0>)
    9b8e:	4293      	cmp	r3, r2
    9b90:	d003      	beq.n	9b9a <TIM_OC3_SetConfig+0x92>
    9b92:	687b      	ldr	r3, [r7, #4]
    9b94:	4a15      	ldr	r2, [pc, #84]	; (9bec <TIM_OC3_SetConfig+0xe4>)
    9b96:	4293      	cmp	r3, r2
    9b98:	d113      	bne.n	9bc2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    9b9a:	693b      	ldr	r3, [r7, #16]
    9b9c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    9ba0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
    9ba2:	693b      	ldr	r3, [r7, #16]
    9ba4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    9ba8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    9baa:	683b      	ldr	r3, [r7, #0]
    9bac:	695b      	ldr	r3, [r3, #20]
    9bae:	011b      	lsls	r3, r3, #4
    9bb0:	693a      	ldr	r2, [r7, #16]
    9bb2:	4313      	orrs	r3, r2
    9bb4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
    9bb6:	683b      	ldr	r3, [r7, #0]
    9bb8:	699b      	ldr	r3, [r3, #24]
    9bba:	011b      	lsls	r3, r3, #4
    9bbc:	693a      	ldr	r2, [r7, #16]
    9bbe:	4313      	orrs	r3, r2
    9bc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    9bc2:	687b      	ldr	r3, [r7, #4]
    9bc4:	693a      	ldr	r2, [r7, #16]
    9bc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
    9bc8:	687b      	ldr	r3, [r7, #4]
    9bca:	68fa      	ldr	r2, [r7, #12]
    9bcc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
    9bce:	683b      	ldr	r3, [r7, #0]
    9bd0:	685a      	ldr	r2, [r3, #4]
    9bd2:	687b      	ldr	r3, [r7, #4]
    9bd4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    9bd6:	687b      	ldr	r3, [r7, #4]
    9bd8:	697a      	ldr	r2, [r7, #20]
    9bda:	621a      	str	r2, [r3, #32]
}
    9bdc:	bf00      	nop
    9bde:	371c      	adds	r7, #28
    9be0:	46bd      	mov	sp, r7
    9be2:	f85d 7b04 	ldr.w	r7, [sp], #4
    9be6:	4770      	bx	lr
    9be8:	40010000 	.word	0x40010000
    9bec:	40010400 	.word	0x40010400

00009bf0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
    9bf0:	b480      	push	{r7}
    9bf2:	b087      	sub	sp, #28
    9bf4:	af00      	add	r7, sp, #0
    9bf6:	6078      	str	r0, [r7, #4]
    9bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
    9bfa:	687b      	ldr	r3, [r7, #4]
    9bfc:	6a1b      	ldr	r3, [r3, #32]
    9bfe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
    9c02:	687b      	ldr	r3, [r7, #4]
    9c04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    9c06:	687b      	ldr	r3, [r7, #4]
    9c08:	6a1b      	ldr	r3, [r3, #32]
    9c0a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    9c0c:	687b      	ldr	r3, [r7, #4]
    9c0e:	685b      	ldr	r3, [r3, #4]
    9c10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    9c12:	687b      	ldr	r3, [r7, #4]
    9c14:	69db      	ldr	r3, [r3, #28]
    9c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
    9c18:	68fb      	ldr	r3, [r7, #12]
    9c1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    9c1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
    9c20:	68fb      	ldr	r3, [r7, #12]
    9c22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    9c26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
    9c28:	683b      	ldr	r3, [r7, #0]
    9c2a:	681b      	ldr	r3, [r3, #0]
    9c2c:	021b      	lsls	r3, r3, #8
    9c2e:	68fa      	ldr	r2, [r7, #12]
    9c30:	4313      	orrs	r3, r2
    9c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
    9c34:	693b      	ldr	r3, [r7, #16]
    9c36:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    9c3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
    9c3c:	683b      	ldr	r3, [r7, #0]
    9c3e:	689b      	ldr	r3, [r3, #8]
    9c40:	031b      	lsls	r3, r3, #12
    9c42:	693a      	ldr	r2, [r7, #16]
    9c44:	4313      	orrs	r3, r2
    9c46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
    9c48:	687b      	ldr	r3, [r7, #4]
    9c4a:	4a12      	ldr	r2, [pc, #72]	; (9c94 <TIM_OC4_SetConfig+0xa4>)
    9c4c:	4293      	cmp	r3, r2
    9c4e:	d003      	beq.n	9c58 <TIM_OC4_SetConfig+0x68>
    9c50:	687b      	ldr	r3, [r7, #4]
    9c52:	4a11      	ldr	r2, [pc, #68]	; (9c98 <TIM_OC4_SetConfig+0xa8>)
    9c54:	4293      	cmp	r3, r2
    9c56:	d109      	bne.n	9c6c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    9c58:	697b      	ldr	r3, [r7, #20]
    9c5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    9c5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    9c60:	683b      	ldr	r3, [r7, #0]
    9c62:	695b      	ldr	r3, [r3, #20]
    9c64:	019b      	lsls	r3, r3, #6
    9c66:	697a      	ldr	r2, [r7, #20]
    9c68:	4313      	orrs	r3, r2
    9c6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    9c6c:	687b      	ldr	r3, [r7, #4]
    9c6e:	697a      	ldr	r2, [r7, #20]
    9c70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
    9c72:	687b      	ldr	r3, [r7, #4]
    9c74:	68fa      	ldr	r2, [r7, #12]
    9c76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
    9c78:	683b      	ldr	r3, [r7, #0]
    9c7a:	685a      	ldr	r2, [r3, #4]
    9c7c:	687b      	ldr	r3, [r7, #4]
    9c7e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    9c80:	687b      	ldr	r3, [r7, #4]
    9c82:	693a      	ldr	r2, [r7, #16]
    9c84:	621a      	str	r2, [r3, #32]
}
    9c86:	bf00      	nop
    9c88:	371c      	adds	r7, #28
    9c8a:	46bd      	mov	sp, r7
    9c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
    9c90:	4770      	bx	lr
    9c92:	bf00      	nop
    9c94:	40010000 	.word	0x40010000
    9c98:	40010400 	.word	0x40010400

00009c9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
    9c9c:	b480      	push	{r7}
    9c9e:	b087      	sub	sp, #28
    9ca0:	af00      	add	r7, sp, #0
    9ca2:	60f8      	str	r0, [r7, #12]
    9ca4:	60b9      	str	r1, [r7, #8]
    9ca6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
    9ca8:	68bb      	ldr	r3, [r7, #8]
    9caa:	f003 031f 	and.w	r3, r3, #31
    9cae:	2201      	movs	r2, #1
    9cb0:	fa02 f303 	lsl.w	r3, r2, r3
    9cb4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
    9cb6:	68fb      	ldr	r3, [r7, #12]
    9cb8:	6a1a      	ldr	r2, [r3, #32]
    9cba:	697b      	ldr	r3, [r7, #20]
    9cbc:	43db      	mvns	r3, r3
    9cbe:	401a      	ands	r2, r3
    9cc0:	68fb      	ldr	r3, [r7, #12]
    9cc2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
    9cc4:	68fb      	ldr	r3, [r7, #12]
    9cc6:	6a1a      	ldr	r2, [r3, #32]
    9cc8:	68bb      	ldr	r3, [r7, #8]
    9cca:	f003 031f 	and.w	r3, r3, #31
    9cce:	6879      	ldr	r1, [r7, #4]
    9cd0:	fa01 f303 	lsl.w	r3, r1, r3
    9cd4:	431a      	orrs	r2, r3
    9cd6:	68fb      	ldr	r3, [r7, #12]
    9cd8:	621a      	str	r2, [r3, #32]
}
    9cda:	bf00      	nop
    9cdc:	371c      	adds	r7, #28
    9cde:	46bd      	mov	sp, r7
    9ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
    9ce4:	4770      	bx	lr

00009ce6 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
    9ce6:	b480      	push	{r7}
    9ce8:	b085      	sub	sp, #20
    9cea:	af00      	add	r7, sp, #0
    9cec:	6078      	str	r0, [r7, #4]
    9cee:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
    9cf0:	687b      	ldr	r3, [r7, #4]
    9cf2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    9cf6:	2b01      	cmp	r3, #1
    9cf8:	d101      	bne.n	9cfe <HAL_TIMEx_MasterConfigSynchronization+0x18>
    9cfa:	2302      	movs	r3, #2
    9cfc:	e032      	b.n	9d64 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
    9cfe:	687b      	ldr	r3, [r7, #4]
    9d00:	2201      	movs	r2, #1
    9d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
    9d06:	687b      	ldr	r3, [r7, #4]
    9d08:	2202      	movs	r2, #2
    9d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
    9d0e:	687b      	ldr	r3, [r7, #4]
    9d10:	681b      	ldr	r3, [r3, #0]
    9d12:	685b      	ldr	r3, [r3, #4]
    9d14:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
    9d16:	687b      	ldr	r3, [r7, #4]
    9d18:	681b      	ldr	r3, [r3, #0]
    9d1a:	689b      	ldr	r3, [r3, #8]
    9d1c:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
    9d1e:	68fb      	ldr	r3, [r7, #12]
    9d20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    9d24:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
    9d26:	683b      	ldr	r3, [r7, #0]
    9d28:	681b      	ldr	r3, [r3, #0]
    9d2a:	68fa      	ldr	r2, [r7, #12]
    9d2c:	4313      	orrs	r3, r2
    9d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
    9d30:	68bb      	ldr	r3, [r7, #8]
    9d32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    9d36:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
    9d38:	683b      	ldr	r3, [r7, #0]
    9d3a:	685b      	ldr	r3, [r3, #4]
    9d3c:	68ba      	ldr	r2, [r7, #8]
    9d3e:	4313      	orrs	r3, r2
    9d40:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
    9d42:	687b      	ldr	r3, [r7, #4]
    9d44:	681b      	ldr	r3, [r3, #0]
    9d46:	68fa      	ldr	r2, [r7, #12]
    9d48:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
    9d4a:	687b      	ldr	r3, [r7, #4]
    9d4c:	681b      	ldr	r3, [r3, #0]
    9d4e:	68ba      	ldr	r2, [r7, #8]
    9d50:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
    9d52:	687b      	ldr	r3, [r7, #4]
    9d54:	2201      	movs	r2, #1
    9d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
    9d5a:	687b      	ldr	r3, [r7, #4]
    9d5c:	2200      	movs	r2, #0
    9d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
    9d62:	2300      	movs	r3, #0
}
    9d64:	4618      	mov	r0, r3
    9d66:	3714      	adds	r7, #20
    9d68:	46bd      	mov	sp, r7
    9d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
    9d6e:	4770      	bx	lr

00009d70 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
    9d70:	b480      	push	{r7}
    9d72:	b085      	sub	sp, #20
    9d74:	af00      	add	r7, sp, #0
    9d76:	6078      	str	r0, [r7, #4]
    9d78:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
    9d7a:	2300      	movs	r3, #0
    9d7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
    9d7e:	687b      	ldr	r3, [r7, #4]
    9d80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    9d84:	2b01      	cmp	r3, #1
    9d86:	d101      	bne.n	9d8c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
    9d88:	2302      	movs	r3, #2
    9d8a:	e03d      	b.n	9e08 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
    9d8c:	687b      	ldr	r3, [r7, #4]
    9d8e:	2201      	movs	r2, #1
    9d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
    9d94:	68fb      	ldr	r3, [r7, #12]
    9d96:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
    9d9a:	683b      	ldr	r3, [r7, #0]
    9d9c:	68db      	ldr	r3, [r3, #12]
    9d9e:	4313      	orrs	r3, r2
    9da0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
    9da2:	68fb      	ldr	r3, [r7, #12]
    9da4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
    9da8:	683b      	ldr	r3, [r7, #0]
    9daa:	689b      	ldr	r3, [r3, #8]
    9dac:	4313      	orrs	r3, r2
    9dae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
    9db0:	68fb      	ldr	r3, [r7, #12]
    9db2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
    9db6:	683b      	ldr	r3, [r7, #0]
    9db8:	685b      	ldr	r3, [r3, #4]
    9dba:	4313      	orrs	r3, r2
    9dbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
    9dbe:	68fb      	ldr	r3, [r7, #12]
    9dc0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
    9dc4:	683b      	ldr	r3, [r7, #0]
    9dc6:	681b      	ldr	r3, [r3, #0]
    9dc8:	4313      	orrs	r3, r2
    9dca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
    9dcc:	68fb      	ldr	r3, [r7, #12]
    9dce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
    9dd2:	683b      	ldr	r3, [r7, #0]
    9dd4:	691b      	ldr	r3, [r3, #16]
    9dd6:	4313      	orrs	r3, r2
    9dd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
    9dda:	68fb      	ldr	r3, [r7, #12]
    9ddc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
    9de0:	683b      	ldr	r3, [r7, #0]
    9de2:	695b      	ldr	r3, [r3, #20]
    9de4:	4313      	orrs	r3, r2
    9de6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
    9de8:	68fb      	ldr	r3, [r7, #12]
    9dea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
    9dee:	683b      	ldr	r3, [r7, #0]
    9df0:	69db      	ldr	r3, [r3, #28]
    9df2:	4313      	orrs	r3, r2
    9df4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
    9df6:	687b      	ldr	r3, [r7, #4]
    9df8:	681b      	ldr	r3, [r3, #0]
    9dfa:	68fa      	ldr	r2, [r7, #12]
    9dfc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
    9dfe:	687b      	ldr	r3, [r7, #4]
    9e00:	2200      	movs	r2, #0
    9e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
    9e06:	2300      	movs	r3, #0
}
    9e08:	4618      	mov	r0, r3
    9e0a:	3714      	adds	r7, #20
    9e0c:	46bd      	mov	sp, r7
    9e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
    9e12:	4770      	bx	lr

00009e14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
    9e14:	b580      	push	{r7, lr}
    9e16:	b082      	sub	sp, #8
    9e18:	af00      	add	r7, sp, #0
    9e1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
    9e1c:	687b      	ldr	r3, [r7, #4]
    9e1e:	2b00      	cmp	r3, #0
    9e20:	d101      	bne.n	9e26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
    9e22:	2301      	movs	r3, #1
    9e24:	e03f      	b.n	9ea6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
    9e26:	687b      	ldr	r3, [r7, #4]
    9e28:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
    9e2c:	b2db      	uxtb	r3, r3
    9e2e:	2b00      	cmp	r3, #0
    9e30:	d106      	bne.n	9e40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
    9e32:	687b      	ldr	r3, [r7, #4]
    9e34:	2200      	movs	r2, #0
    9e36:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
    9e3a:	6878      	ldr	r0, [r7, #4]
    9e3c:	f001 fc1e 	bl	b67c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
    9e40:	687b      	ldr	r3, [r7, #4]
    9e42:	2224      	movs	r2, #36	; 0x24
    9e44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
    9e48:	687b      	ldr	r3, [r7, #4]
    9e4a:	681b      	ldr	r3, [r3, #0]
    9e4c:	68da      	ldr	r2, [r3, #12]
    9e4e:	687b      	ldr	r3, [r7, #4]
    9e50:	681b      	ldr	r3, [r3, #0]
    9e52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    9e56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
    9e58:	6878      	ldr	r0, [r7, #4]
    9e5a:	f000 f961 	bl	a120 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
    9e5e:	687b      	ldr	r3, [r7, #4]
    9e60:	681b      	ldr	r3, [r3, #0]
    9e62:	691a      	ldr	r2, [r3, #16]
    9e64:	687b      	ldr	r3, [r7, #4]
    9e66:	681b      	ldr	r3, [r3, #0]
    9e68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
    9e6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
    9e6e:	687b      	ldr	r3, [r7, #4]
    9e70:	681b      	ldr	r3, [r3, #0]
    9e72:	695a      	ldr	r2, [r3, #20]
    9e74:	687b      	ldr	r3, [r7, #4]
    9e76:	681b      	ldr	r3, [r3, #0]
    9e78:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
    9e7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
    9e7e:	687b      	ldr	r3, [r7, #4]
    9e80:	681b      	ldr	r3, [r3, #0]
    9e82:	68da      	ldr	r2, [r3, #12]
    9e84:	687b      	ldr	r3, [r7, #4]
    9e86:	681b      	ldr	r3, [r3, #0]
    9e88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    9e8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
    9e8e:	687b      	ldr	r3, [r7, #4]
    9e90:	2200      	movs	r2, #0
    9e92:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
    9e94:	687b      	ldr	r3, [r7, #4]
    9e96:	2220      	movs	r2, #32
    9e98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
    9e9c:	687b      	ldr	r3, [r7, #4]
    9e9e:	2220      	movs	r2, #32
    9ea0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
    9ea4:	2300      	movs	r3, #0
}
    9ea6:	4618      	mov	r0, r3
    9ea8:	3708      	adds	r7, #8
    9eaa:	46bd      	mov	sp, r7
    9eac:	bd80      	pop	{r7, pc}

00009eae <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
    9eae:	b580      	push	{r7, lr}
    9eb0:	b088      	sub	sp, #32
    9eb2:	af02      	add	r7, sp, #8
    9eb4:	60f8      	str	r0, [r7, #12]
    9eb6:	60b9      	str	r1, [r7, #8]
    9eb8:	603b      	str	r3, [r7, #0]
    9eba:	4613      	mov	r3, r2
    9ebc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
    9ebe:	2300      	movs	r3, #0
    9ec0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
    9ec2:	68fb      	ldr	r3, [r7, #12]
    9ec4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
    9ec8:	b2db      	uxtb	r3, r3
    9eca:	2b20      	cmp	r3, #32
    9ecc:	f040 8083 	bne.w	9fd6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
    9ed0:	68bb      	ldr	r3, [r7, #8]
    9ed2:	2b00      	cmp	r3, #0
    9ed4:	d002      	beq.n	9edc <HAL_UART_Transmit+0x2e>
    9ed6:	88fb      	ldrh	r3, [r7, #6]
    9ed8:	2b00      	cmp	r3, #0
    9eda:	d101      	bne.n	9ee0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
    9edc:	2301      	movs	r3, #1
    9ede:	e07b      	b.n	9fd8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
    9ee0:	68fb      	ldr	r3, [r7, #12]
    9ee2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
    9ee6:	2b01      	cmp	r3, #1
    9ee8:	d101      	bne.n	9eee <HAL_UART_Transmit+0x40>
    9eea:	2302      	movs	r3, #2
    9eec:	e074      	b.n	9fd8 <HAL_UART_Transmit+0x12a>
    9eee:	68fb      	ldr	r3, [r7, #12]
    9ef0:	2201      	movs	r2, #1
    9ef2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    9ef6:	68fb      	ldr	r3, [r7, #12]
    9ef8:	2200      	movs	r2, #0
    9efa:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
    9efc:	68fb      	ldr	r3, [r7, #12]
    9efe:	2221      	movs	r2, #33	; 0x21
    9f00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
    9f04:	f7fe f944 	bl	8190 <HAL_GetTick>
    9f08:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
    9f0a:	68fb      	ldr	r3, [r7, #12]
    9f0c:	88fa      	ldrh	r2, [r7, #6]
    9f0e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
    9f10:	68fb      	ldr	r3, [r7, #12]
    9f12:	88fa      	ldrh	r2, [r7, #6]
    9f14:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
    9f16:	e042      	b.n	9f9e <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
    9f18:	68fb      	ldr	r3, [r7, #12]
    9f1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    9f1c:	b29b      	uxth	r3, r3
    9f1e:	3b01      	subs	r3, #1
    9f20:	b29a      	uxth	r2, r3
    9f22:	68fb      	ldr	r3, [r7, #12]
    9f24:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
    9f26:	68fb      	ldr	r3, [r7, #12]
    9f28:	689b      	ldr	r3, [r3, #8]
    9f2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    9f2e:	d122      	bne.n	9f76 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
    9f30:	683b      	ldr	r3, [r7, #0]
    9f32:	9300      	str	r3, [sp, #0]
    9f34:	697b      	ldr	r3, [r7, #20]
    9f36:	2200      	movs	r2, #0
    9f38:	2180      	movs	r1, #128	; 0x80
    9f3a:	68f8      	ldr	r0, [r7, #12]
    9f3c:	f000 f8a5 	bl	a08a <UART_WaitOnFlagUntilTimeout>
    9f40:	4603      	mov	r3, r0
    9f42:	2b00      	cmp	r3, #0
    9f44:	d001      	beq.n	9f4a <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
    9f46:	2303      	movs	r3, #3
    9f48:	e046      	b.n	9fd8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
    9f4a:	68bb      	ldr	r3, [r7, #8]
    9f4c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
    9f4e:	693b      	ldr	r3, [r7, #16]
    9f50:	881b      	ldrh	r3, [r3, #0]
    9f52:	461a      	mov	r2, r3
    9f54:	68fb      	ldr	r3, [r7, #12]
    9f56:	681b      	ldr	r3, [r3, #0]
    9f58:	f3c2 0208 	ubfx	r2, r2, #0, #9
    9f5c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
    9f5e:	68fb      	ldr	r3, [r7, #12]
    9f60:	691b      	ldr	r3, [r3, #16]
    9f62:	2b00      	cmp	r3, #0
    9f64:	d103      	bne.n	9f6e <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
    9f66:	68bb      	ldr	r3, [r7, #8]
    9f68:	3302      	adds	r3, #2
    9f6a:	60bb      	str	r3, [r7, #8]
    9f6c:	e017      	b.n	9f9e <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
    9f6e:	68bb      	ldr	r3, [r7, #8]
    9f70:	3301      	adds	r3, #1
    9f72:	60bb      	str	r3, [r7, #8]
    9f74:	e013      	b.n	9f9e <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
    9f76:	683b      	ldr	r3, [r7, #0]
    9f78:	9300      	str	r3, [sp, #0]
    9f7a:	697b      	ldr	r3, [r7, #20]
    9f7c:	2200      	movs	r2, #0
    9f7e:	2180      	movs	r1, #128	; 0x80
    9f80:	68f8      	ldr	r0, [r7, #12]
    9f82:	f000 f882 	bl	a08a <UART_WaitOnFlagUntilTimeout>
    9f86:	4603      	mov	r3, r0
    9f88:	2b00      	cmp	r3, #0
    9f8a:	d001      	beq.n	9f90 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
    9f8c:	2303      	movs	r3, #3
    9f8e:	e023      	b.n	9fd8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
    9f90:	68bb      	ldr	r3, [r7, #8]
    9f92:	1c5a      	adds	r2, r3, #1
    9f94:	60ba      	str	r2, [r7, #8]
    9f96:	781a      	ldrb	r2, [r3, #0]
    9f98:	68fb      	ldr	r3, [r7, #12]
    9f9a:	681b      	ldr	r3, [r3, #0]
    9f9c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
    9f9e:	68fb      	ldr	r3, [r7, #12]
    9fa0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    9fa2:	b29b      	uxth	r3, r3
    9fa4:	2b00      	cmp	r3, #0
    9fa6:	d1b7      	bne.n	9f18 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
    9fa8:	683b      	ldr	r3, [r7, #0]
    9faa:	9300      	str	r3, [sp, #0]
    9fac:	697b      	ldr	r3, [r7, #20]
    9fae:	2200      	movs	r2, #0
    9fb0:	2140      	movs	r1, #64	; 0x40
    9fb2:	68f8      	ldr	r0, [r7, #12]
    9fb4:	f000 f869 	bl	a08a <UART_WaitOnFlagUntilTimeout>
    9fb8:	4603      	mov	r3, r0
    9fba:	2b00      	cmp	r3, #0
    9fbc:	d001      	beq.n	9fc2 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
    9fbe:	2303      	movs	r3, #3
    9fc0:	e00a      	b.n	9fd8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
    9fc2:	68fb      	ldr	r3, [r7, #12]
    9fc4:	2220      	movs	r2, #32
    9fc6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
    9fca:	68fb      	ldr	r3, [r7, #12]
    9fcc:	2200      	movs	r2, #0
    9fce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
    9fd2:	2300      	movs	r3, #0
    9fd4:	e000      	b.n	9fd8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
    9fd6:	2302      	movs	r3, #2
  }
}
    9fd8:	4618      	mov	r0, r3
    9fda:	3718      	adds	r7, #24
    9fdc:	46bd      	mov	sp, r7
    9fde:	bd80      	pop	{r7, pc}

00009fe0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
    9fe0:	b480      	push	{r7}
    9fe2:	b085      	sub	sp, #20
    9fe4:	af00      	add	r7, sp, #0
    9fe6:	60f8      	str	r0, [r7, #12]
    9fe8:	60b9      	str	r1, [r7, #8]
    9fea:	4613      	mov	r3, r2
    9fec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
    9fee:	68fb      	ldr	r3, [r7, #12]
    9ff0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
    9ff4:	b2db      	uxtb	r3, r3
    9ff6:	2b20      	cmp	r3, #32
    9ff8:	d140      	bne.n	a07c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
    9ffa:	68bb      	ldr	r3, [r7, #8]
    9ffc:	2b00      	cmp	r3, #0
    9ffe:	d002      	beq.n	a006 <HAL_UART_Receive_IT+0x26>
    a000:	88fb      	ldrh	r3, [r7, #6]
    a002:	2b00      	cmp	r3, #0
    a004:	d101      	bne.n	a00a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
    a006:	2301      	movs	r3, #1
    a008:	e039      	b.n	a07e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
    a00a:	68fb      	ldr	r3, [r7, #12]
    a00c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
    a010:	2b01      	cmp	r3, #1
    a012:	d101      	bne.n	a018 <HAL_UART_Receive_IT+0x38>
    a014:	2302      	movs	r3, #2
    a016:	e032      	b.n	a07e <HAL_UART_Receive_IT+0x9e>
    a018:	68fb      	ldr	r3, [r7, #12]
    a01a:	2201      	movs	r2, #1
    a01c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
    a020:	68fb      	ldr	r3, [r7, #12]
    a022:	68ba      	ldr	r2, [r7, #8]
    a024:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
    a026:	68fb      	ldr	r3, [r7, #12]
    a028:	88fa      	ldrh	r2, [r7, #6]
    a02a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
    a02c:	68fb      	ldr	r3, [r7, #12]
    a02e:	88fa      	ldrh	r2, [r7, #6]
    a030:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    a032:	68fb      	ldr	r3, [r7, #12]
    a034:	2200      	movs	r2, #0
    a036:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
    a038:	68fb      	ldr	r3, [r7, #12]
    a03a:	2222      	movs	r2, #34	; 0x22
    a03c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
    a040:	68fb      	ldr	r3, [r7, #12]
    a042:	2200      	movs	r2, #0
    a044:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
    a048:	68fb      	ldr	r3, [r7, #12]
    a04a:	681b      	ldr	r3, [r3, #0]
    a04c:	68da      	ldr	r2, [r3, #12]
    a04e:	68fb      	ldr	r3, [r7, #12]
    a050:	681b      	ldr	r3, [r3, #0]
    a052:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    a056:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
    a058:	68fb      	ldr	r3, [r7, #12]
    a05a:	681b      	ldr	r3, [r3, #0]
    a05c:	695a      	ldr	r2, [r3, #20]
    a05e:	68fb      	ldr	r3, [r7, #12]
    a060:	681b      	ldr	r3, [r3, #0]
    a062:	f042 0201 	orr.w	r2, r2, #1
    a066:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
    a068:	68fb      	ldr	r3, [r7, #12]
    a06a:	681b      	ldr	r3, [r3, #0]
    a06c:	68da      	ldr	r2, [r3, #12]
    a06e:	68fb      	ldr	r3, [r7, #12]
    a070:	681b      	ldr	r3, [r3, #0]
    a072:	f042 0220 	orr.w	r2, r2, #32
    a076:	60da      	str	r2, [r3, #12]

    return HAL_OK;
    a078:	2300      	movs	r3, #0
    a07a:	e000      	b.n	a07e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
    a07c:	2302      	movs	r3, #2
  }
}
    a07e:	4618      	mov	r0, r3
    a080:	3714      	adds	r7, #20
    a082:	46bd      	mov	sp, r7
    a084:	f85d 7b04 	ldr.w	r7, [sp], #4
    a088:	4770      	bx	lr

0000a08a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
    a08a:	b580      	push	{r7, lr}
    a08c:	b084      	sub	sp, #16
    a08e:	af00      	add	r7, sp, #0
    a090:	60f8      	str	r0, [r7, #12]
    a092:	60b9      	str	r1, [r7, #8]
    a094:	603b      	str	r3, [r7, #0]
    a096:	4613      	mov	r3, r2
    a098:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
    a09a:	e02c      	b.n	a0f6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    a09c:	69bb      	ldr	r3, [r7, #24]
    a09e:	f1b3 3fff 	cmp.w	r3, #4294967295
    a0a2:	d028      	beq.n	a0f6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
    a0a4:	69bb      	ldr	r3, [r7, #24]
    a0a6:	2b00      	cmp	r3, #0
    a0a8:	d007      	beq.n	a0ba <UART_WaitOnFlagUntilTimeout+0x30>
    a0aa:	f7fe f871 	bl	8190 <HAL_GetTick>
    a0ae:	4602      	mov	r2, r0
    a0b0:	683b      	ldr	r3, [r7, #0]
    a0b2:	1ad3      	subs	r3, r2, r3
    a0b4:	69ba      	ldr	r2, [r7, #24]
    a0b6:	429a      	cmp	r2, r3
    a0b8:	d21d      	bcs.n	a0f6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
    a0ba:	68fb      	ldr	r3, [r7, #12]
    a0bc:	681b      	ldr	r3, [r3, #0]
    a0be:	68da      	ldr	r2, [r3, #12]
    a0c0:	68fb      	ldr	r3, [r7, #12]
    a0c2:	681b      	ldr	r3, [r3, #0]
    a0c4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
    a0c8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
    a0ca:	68fb      	ldr	r3, [r7, #12]
    a0cc:	681b      	ldr	r3, [r3, #0]
    a0ce:	695a      	ldr	r2, [r3, #20]
    a0d0:	68fb      	ldr	r3, [r7, #12]
    a0d2:	681b      	ldr	r3, [r3, #0]
    a0d4:	f022 0201 	bic.w	r2, r2, #1
    a0d8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
    a0da:	68fb      	ldr	r3, [r7, #12]
    a0dc:	2220      	movs	r2, #32
    a0de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
    a0e2:	68fb      	ldr	r3, [r7, #12]
    a0e4:	2220      	movs	r2, #32
    a0e6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
    a0ea:	68fb      	ldr	r3, [r7, #12]
    a0ec:	2200      	movs	r2, #0
    a0ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
    a0f2:	2303      	movs	r3, #3
    a0f4:	e00f      	b.n	a116 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
    a0f6:	68fb      	ldr	r3, [r7, #12]
    a0f8:	681b      	ldr	r3, [r3, #0]
    a0fa:	681a      	ldr	r2, [r3, #0]
    a0fc:	68bb      	ldr	r3, [r7, #8]
    a0fe:	4013      	ands	r3, r2
    a100:	68ba      	ldr	r2, [r7, #8]
    a102:	429a      	cmp	r2, r3
    a104:	bf0c      	ite	eq
    a106:	2301      	moveq	r3, #1
    a108:	2300      	movne	r3, #0
    a10a:	b2db      	uxtb	r3, r3
    a10c:	461a      	mov	r2, r3
    a10e:	79fb      	ldrb	r3, [r7, #7]
    a110:	429a      	cmp	r2, r3
    a112:	d0c3      	beq.n	a09c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
    a114:	2300      	movs	r3, #0
}
    a116:	4618      	mov	r0, r3
    a118:	3710      	adds	r7, #16
    a11a:	46bd      	mov	sp, r7
    a11c:	bd80      	pop	{r7, pc}
	...

0000a120 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
    a120:	b5b0      	push	{r4, r5, r7, lr}
    a122:	b084      	sub	sp, #16
    a124:	af00      	add	r7, sp, #0
    a126:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
    a128:	687b      	ldr	r3, [r7, #4]
    a12a:	681b      	ldr	r3, [r3, #0]
    a12c:	691b      	ldr	r3, [r3, #16]
    a12e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
    a132:	687b      	ldr	r3, [r7, #4]
    a134:	68da      	ldr	r2, [r3, #12]
    a136:	687b      	ldr	r3, [r7, #4]
    a138:	681b      	ldr	r3, [r3, #0]
    a13a:	430a      	orrs	r2, r1
    a13c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
    a13e:	687b      	ldr	r3, [r7, #4]
    a140:	689a      	ldr	r2, [r3, #8]
    a142:	687b      	ldr	r3, [r7, #4]
    a144:	691b      	ldr	r3, [r3, #16]
    a146:	431a      	orrs	r2, r3
    a148:	687b      	ldr	r3, [r7, #4]
    a14a:	695b      	ldr	r3, [r3, #20]
    a14c:	431a      	orrs	r2, r3
    a14e:	687b      	ldr	r3, [r7, #4]
    a150:	69db      	ldr	r3, [r3, #28]
    a152:	4313      	orrs	r3, r2
    a154:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
    a156:	687b      	ldr	r3, [r7, #4]
    a158:	681b      	ldr	r3, [r3, #0]
    a15a:	68db      	ldr	r3, [r3, #12]
    a15c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
    a160:	f023 030c 	bic.w	r3, r3, #12
    a164:	687a      	ldr	r2, [r7, #4]
    a166:	6812      	ldr	r2, [r2, #0]
    a168:	68f9      	ldr	r1, [r7, #12]
    a16a:	430b      	orrs	r3, r1
    a16c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
    a16e:	687b      	ldr	r3, [r7, #4]
    a170:	681b      	ldr	r3, [r3, #0]
    a172:	695b      	ldr	r3, [r3, #20]
    a174:	f423 7140 	bic.w	r1, r3, #768	; 0x300
    a178:	687b      	ldr	r3, [r7, #4]
    a17a:	699a      	ldr	r2, [r3, #24]
    a17c:	687b      	ldr	r3, [r7, #4]
    a17e:	681b      	ldr	r3, [r3, #0]
    a180:	430a      	orrs	r2, r1
    a182:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
    a184:	687b      	ldr	r3, [r7, #4]
    a186:	69db      	ldr	r3, [r3, #28]
    a188:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    a18c:	f040 80e4 	bne.w	a358 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
    a190:	687b      	ldr	r3, [r7, #4]
    a192:	681b      	ldr	r3, [r3, #0]
    a194:	4aab      	ldr	r2, [pc, #684]	; (a444 <UART_SetConfig+0x324>)
    a196:	4293      	cmp	r3, r2
    a198:	d004      	beq.n	a1a4 <UART_SetConfig+0x84>
    a19a:	687b      	ldr	r3, [r7, #4]
    a19c:	681b      	ldr	r3, [r3, #0]
    a19e:	4aaa      	ldr	r2, [pc, #680]	; (a448 <UART_SetConfig+0x328>)
    a1a0:	4293      	cmp	r3, r2
    a1a2:	d16c      	bne.n	a27e <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    a1a4:	f7ff f934 	bl	9410 <HAL_RCC_GetPCLK2Freq>
    a1a8:	4602      	mov	r2, r0
    a1aa:	4613      	mov	r3, r2
    a1ac:	009b      	lsls	r3, r3, #2
    a1ae:	4413      	add	r3, r2
    a1b0:	009a      	lsls	r2, r3, #2
    a1b2:	441a      	add	r2, r3
    a1b4:	687b      	ldr	r3, [r7, #4]
    a1b6:	685b      	ldr	r3, [r3, #4]
    a1b8:	005b      	lsls	r3, r3, #1
    a1ba:	fbb2 f3f3 	udiv	r3, r2, r3
    a1be:	4aa3      	ldr	r2, [pc, #652]	; (a44c <UART_SetConfig+0x32c>)
    a1c0:	fba2 2303 	umull	r2, r3, r2, r3
    a1c4:	095b      	lsrs	r3, r3, #5
    a1c6:	011c      	lsls	r4, r3, #4
    a1c8:	f7ff f922 	bl	9410 <HAL_RCC_GetPCLK2Freq>
    a1cc:	4602      	mov	r2, r0
    a1ce:	4613      	mov	r3, r2
    a1d0:	009b      	lsls	r3, r3, #2
    a1d2:	4413      	add	r3, r2
    a1d4:	009a      	lsls	r2, r3, #2
    a1d6:	441a      	add	r2, r3
    a1d8:	687b      	ldr	r3, [r7, #4]
    a1da:	685b      	ldr	r3, [r3, #4]
    a1dc:	005b      	lsls	r3, r3, #1
    a1de:	fbb2 f5f3 	udiv	r5, r2, r3
    a1e2:	f7ff f915 	bl	9410 <HAL_RCC_GetPCLK2Freq>
    a1e6:	4602      	mov	r2, r0
    a1e8:	4613      	mov	r3, r2
    a1ea:	009b      	lsls	r3, r3, #2
    a1ec:	4413      	add	r3, r2
    a1ee:	009a      	lsls	r2, r3, #2
    a1f0:	441a      	add	r2, r3
    a1f2:	687b      	ldr	r3, [r7, #4]
    a1f4:	685b      	ldr	r3, [r3, #4]
    a1f6:	005b      	lsls	r3, r3, #1
    a1f8:	fbb2 f3f3 	udiv	r3, r2, r3
    a1fc:	4a93      	ldr	r2, [pc, #588]	; (a44c <UART_SetConfig+0x32c>)
    a1fe:	fba2 2303 	umull	r2, r3, r2, r3
    a202:	095b      	lsrs	r3, r3, #5
    a204:	2264      	movs	r2, #100	; 0x64
    a206:	fb02 f303 	mul.w	r3, r2, r3
    a20a:	1aeb      	subs	r3, r5, r3
    a20c:	00db      	lsls	r3, r3, #3
    a20e:	3332      	adds	r3, #50	; 0x32
    a210:	4a8e      	ldr	r2, [pc, #568]	; (a44c <UART_SetConfig+0x32c>)
    a212:	fba2 2303 	umull	r2, r3, r2, r3
    a216:	095b      	lsrs	r3, r3, #5
    a218:	005b      	lsls	r3, r3, #1
    a21a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
    a21e:	441c      	add	r4, r3
    a220:	f7ff f8f6 	bl	9410 <HAL_RCC_GetPCLK2Freq>
    a224:	4602      	mov	r2, r0
    a226:	4613      	mov	r3, r2
    a228:	009b      	lsls	r3, r3, #2
    a22a:	4413      	add	r3, r2
    a22c:	009a      	lsls	r2, r3, #2
    a22e:	441a      	add	r2, r3
    a230:	687b      	ldr	r3, [r7, #4]
    a232:	685b      	ldr	r3, [r3, #4]
    a234:	005b      	lsls	r3, r3, #1
    a236:	fbb2 f5f3 	udiv	r5, r2, r3
    a23a:	f7ff f8e9 	bl	9410 <HAL_RCC_GetPCLK2Freq>
    a23e:	4602      	mov	r2, r0
    a240:	4613      	mov	r3, r2
    a242:	009b      	lsls	r3, r3, #2
    a244:	4413      	add	r3, r2
    a246:	009a      	lsls	r2, r3, #2
    a248:	441a      	add	r2, r3
    a24a:	687b      	ldr	r3, [r7, #4]
    a24c:	685b      	ldr	r3, [r3, #4]
    a24e:	005b      	lsls	r3, r3, #1
    a250:	fbb2 f3f3 	udiv	r3, r2, r3
    a254:	4a7d      	ldr	r2, [pc, #500]	; (a44c <UART_SetConfig+0x32c>)
    a256:	fba2 2303 	umull	r2, r3, r2, r3
    a25a:	095b      	lsrs	r3, r3, #5
    a25c:	2264      	movs	r2, #100	; 0x64
    a25e:	fb02 f303 	mul.w	r3, r2, r3
    a262:	1aeb      	subs	r3, r5, r3
    a264:	00db      	lsls	r3, r3, #3
    a266:	3332      	adds	r3, #50	; 0x32
    a268:	4a78      	ldr	r2, [pc, #480]	; (a44c <UART_SetConfig+0x32c>)
    a26a:	fba2 2303 	umull	r2, r3, r2, r3
    a26e:	095b      	lsrs	r3, r3, #5
    a270:	f003 0207 	and.w	r2, r3, #7
    a274:	687b      	ldr	r3, [r7, #4]
    a276:	681b      	ldr	r3, [r3, #0]
    a278:	4422      	add	r2, r4
    a27a:	609a      	str	r2, [r3, #8]
    a27c:	e154      	b.n	a528 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    a27e:	f7ff f8b3 	bl	93e8 <HAL_RCC_GetPCLK1Freq>
    a282:	4602      	mov	r2, r0
    a284:	4613      	mov	r3, r2
    a286:	009b      	lsls	r3, r3, #2
    a288:	4413      	add	r3, r2
    a28a:	009a      	lsls	r2, r3, #2
    a28c:	441a      	add	r2, r3
    a28e:	687b      	ldr	r3, [r7, #4]
    a290:	685b      	ldr	r3, [r3, #4]
    a292:	005b      	lsls	r3, r3, #1
    a294:	fbb2 f3f3 	udiv	r3, r2, r3
    a298:	4a6c      	ldr	r2, [pc, #432]	; (a44c <UART_SetConfig+0x32c>)
    a29a:	fba2 2303 	umull	r2, r3, r2, r3
    a29e:	095b      	lsrs	r3, r3, #5
    a2a0:	011c      	lsls	r4, r3, #4
    a2a2:	f7ff f8a1 	bl	93e8 <HAL_RCC_GetPCLK1Freq>
    a2a6:	4602      	mov	r2, r0
    a2a8:	4613      	mov	r3, r2
    a2aa:	009b      	lsls	r3, r3, #2
    a2ac:	4413      	add	r3, r2
    a2ae:	009a      	lsls	r2, r3, #2
    a2b0:	441a      	add	r2, r3
    a2b2:	687b      	ldr	r3, [r7, #4]
    a2b4:	685b      	ldr	r3, [r3, #4]
    a2b6:	005b      	lsls	r3, r3, #1
    a2b8:	fbb2 f5f3 	udiv	r5, r2, r3
    a2bc:	f7ff f894 	bl	93e8 <HAL_RCC_GetPCLK1Freq>
    a2c0:	4602      	mov	r2, r0
    a2c2:	4613      	mov	r3, r2
    a2c4:	009b      	lsls	r3, r3, #2
    a2c6:	4413      	add	r3, r2
    a2c8:	009a      	lsls	r2, r3, #2
    a2ca:	441a      	add	r2, r3
    a2cc:	687b      	ldr	r3, [r7, #4]
    a2ce:	685b      	ldr	r3, [r3, #4]
    a2d0:	005b      	lsls	r3, r3, #1
    a2d2:	fbb2 f3f3 	udiv	r3, r2, r3
    a2d6:	4a5d      	ldr	r2, [pc, #372]	; (a44c <UART_SetConfig+0x32c>)
    a2d8:	fba2 2303 	umull	r2, r3, r2, r3
    a2dc:	095b      	lsrs	r3, r3, #5
    a2de:	2264      	movs	r2, #100	; 0x64
    a2e0:	fb02 f303 	mul.w	r3, r2, r3
    a2e4:	1aeb      	subs	r3, r5, r3
    a2e6:	00db      	lsls	r3, r3, #3
    a2e8:	3332      	adds	r3, #50	; 0x32
    a2ea:	4a58      	ldr	r2, [pc, #352]	; (a44c <UART_SetConfig+0x32c>)
    a2ec:	fba2 2303 	umull	r2, r3, r2, r3
    a2f0:	095b      	lsrs	r3, r3, #5
    a2f2:	005b      	lsls	r3, r3, #1
    a2f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
    a2f8:	441c      	add	r4, r3
    a2fa:	f7ff f875 	bl	93e8 <HAL_RCC_GetPCLK1Freq>
    a2fe:	4602      	mov	r2, r0
    a300:	4613      	mov	r3, r2
    a302:	009b      	lsls	r3, r3, #2
    a304:	4413      	add	r3, r2
    a306:	009a      	lsls	r2, r3, #2
    a308:	441a      	add	r2, r3
    a30a:	687b      	ldr	r3, [r7, #4]
    a30c:	685b      	ldr	r3, [r3, #4]
    a30e:	005b      	lsls	r3, r3, #1
    a310:	fbb2 f5f3 	udiv	r5, r2, r3
    a314:	f7ff f868 	bl	93e8 <HAL_RCC_GetPCLK1Freq>
    a318:	4602      	mov	r2, r0
    a31a:	4613      	mov	r3, r2
    a31c:	009b      	lsls	r3, r3, #2
    a31e:	4413      	add	r3, r2
    a320:	009a      	lsls	r2, r3, #2
    a322:	441a      	add	r2, r3
    a324:	687b      	ldr	r3, [r7, #4]
    a326:	685b      	ldr	r3, [r3, #4]
    a328:	005b      	lsls	r3, r3, #1
    a32a:	fbb2 f3f3 	udiv	r3, r2, r3
    a32e:	4a47      	ldr	r2, [pc, #284]	; (a44c <UART_SetConfig+0x32c>)
    a330:	fba2 2303 	umull	r2, r3, r2, r3
    a334:	095b      	lsrs	r3, r3, #5
    a336:	2264      	movs	r2, #100	; 0x64
    a338:	fb02 f303 	mul.w	r3, r2, r3
    a33c:	1aeb      	subs	r3, r5, r3
    a33e:	00db      	lsls	r3, r3, #3
    a340:	3332      	adds	r3, #50	; 0x32
    a342:	4a42      	ldr	r2, [pc, #264]	; (a44c <UART_SetConfig+0x32c>)
    a344:	fba2 2303 	umull	r2, r3, r2, r3
    a348:	095b      	lsrs	r3, r3, #5
    a34a:	f003 0207 	and.w	r2, r3, #7
    a34e:	687b      	ldr	r3, [r7, #4]
    a350:	681b      	ldr	r3, [r3, #0]
    a352:	4422      	add	r2, r4
    a354:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
    a356:	e0e7      	b.n	a528 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
    a358:	687b      	ldr	r3, [r7, #4]
    a35a:	681b      	ldr	r3, [r3, #0]
    a35c:	4a39      	ldr	r2, [pc, #228]	; (a444 <UART_SetConfig+0x324>)
    a35e:	4293      	cmp	r3, r2
    a360:	d004      	beq.n	a36c <UART_SetConfig+0x24c>
    a362:	687b      	ldr	r3, [r7, #4]
    a364:	681b      	ldr	r3, [r3, #0]
    a366:	4a38      	ldr	r2, [pc, #224]	; (a448 <UART_SetConfig+0x328>)
    a368:	4293      	cmp	r3, r2
    a36a:	d171      	bne.n	a450 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    a36c:	f7ff f850 	bl	9410 <HAL_RCC_GetPCLK2Freq>
    a370:	4602      	mov	r2, r0
    a372:	4613      	mov	r3, r2
    a374:	009b      	lsls	r3, r3, #2
    a376:	4413      	add	r3, r2
    a378:	009a      	lsls	r2, r3, #2
    a37a:	441a      	add	r2, r3
    a37c:	687b      	ldr	r3, [r7, #4]
    a37e:	685b      	ldr	r3, [r3, #4]
    a380:	009b      	lsls	r3, r3, #2
    a382:	fbb2 f3f3 	udiv	r3, r2, r3
    a386:	4a31      	ldr	r2, [pc, #196]	; (a44c <UART_SetConfig+0x32c>)
    a388:	fba2 2303 	umull	r2, r3, r2, r3
    a38c:	095b      	lsrs	r3, r3, #5
    a38e:	011c      	lsls	r4, r3, #4
    a390:	f7ff f83e 	bl	9410 <HAL_RCC_GetPCLK2Freq>
    a394:	4602      	mov	r2, r0
    a396:	4613      	mov	r3, r2
    a398:	009b      	lsls	r3, r3, #2
    a39a:	4413      	add	r3, r2
    a39c:	009a      	lsls	r2, r3, #2
    a39e:	441a      	add	r2, r3
    a3a0:	687b      	ldr	r3, [r7, #4]
    a3a2:	685b      	ldr	r3, [r3, #4]
    a3a4:	009b      	lsls	r3, r3, #2
    a3a6:	fbb2 f5f3 	udiv	r5, r2, r3
    a3aa:	f7ff f831 	bl	9410 <HAL_RCC_GetPCLK2Freq>
    a3ae:	4602      	mov	r2, r0
    a3b0:	4613      	mov	r3, r2
    a3b2:	009b      	lsls	r3, r3, #2
    a3b4:	4413      	add	r3, r2
    a3b6:	009a      	lsls	r2, r3, #2
    a3b8:	441a      	add	r2, r3
    a3ba:	687b      	ldr	r3, [r7, #4]
    a3bc:	685b      	ldr	r3, [r3, #4]
    a3be:	009b      	lsls	r3, r3, #2
    a3c0:	fbb2 f3f3 	udiv	r3, r2, r3
    a3c4:	4a21      	ldr	r2, [pc, #132]	; (a44c <UART_SetConfig+0x32c>)
    a3c6:	fba2 2303 	umull	r2, r3, r2, r3
    a3ca:	095b      	lsrs	r3, r3, #5
    a3cc:	2264      	movs	r2, #100	; 0x64
    a3ce:	fb02 f303 	mul.w	r3, r2, r3
    a3d2:	1aeb      	subs	r3, r5, r3
    a3d4:	011b      	lsls	r3, r3, #4
    a3d6:	3332      	adds	r3, #50	; 0x32
    a3d8:	4a1c      	ldr	r2, [pc, #112]	; (a44c <UART_SetConfig+0x32c>)
    a3da:	fba2 2303 	umull	r2, r3, r2, r3
    a3de:	095b      	lsrs	r3, r3, #5
    a3e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    a3e4:	441c      	add	r4, r3
    a3e6:	f7ff f813 	bl	9410 <HAL_RCC_GetPCLK2Freq>
    a3ea:	4602      	mov	r2, r0
    a3ec:	4613      	mov	r3, r2
    a3ee:	009b      	lsls	r3, r3, #2
    a3f0:	4413      	add	r3, r2
    a3f2:	009a      	lsls	r2, r3, #2
    a3f4:	441a      	add	r2, r3
    a3f6:	687b      	ldr	r3, [r7, #4]
    a3f8:	685b      	ldr	r3, [r3, #4]
    a3fa:	009b      	lsls	r3, r3, #2
    a3fc:	fbb2 f5f3 	udiv	r5, r2, r3
    a400:	f7ff f806 	bl	9410 <HAL_RCC_GetPCLK2Freq>
    a404:	4602      	mov	r2, r0
    a406:	4613      	mov	r3, r2
    a408:	009b      	lsls	r3, r3, #2
    a40a:	4413      	add	r3, r2
    a40c:	009a      	lsls	r2, r3, #2
    a40e:	441a      	add	r2, r3
    a410:	687b      	ldr	r3, [r7, #4]
    a412:	685b      	ldr	r3, [r3, #4]
    a414:	009b      	lsls	r3, r3, #2
    a416:	fbb2 f3f3 	udiv	r3, r2, r3
    a41a:	4a0c      	ldr	r2, [pc, #48]	; (a44c <UART_SetConfig+0x32c>)
    a41c:	fba2 2303 	umull	r2, r3, r2, r3
    a420:	095b      	lsrs	r3, r3, #5
    a422:	2264      	movs	r2, #100	; 0x64
    a424:	fb02 f303 	mul.w	r3, r2, r3
    a428:	1aeb      	subs	r3, r5, r3
    a42a:	011b      	lsls	r3, r3, #4
    a42c:	3332      	adds	r3, #50	; 0x32
    a42e:	4a07      	ldr	r2, [pc, #28]	; (a44c <UART_SetConfig+0x32c>)
    a430:	fba2 2303 	umull	r2, r3, r2, r3
    a434:	095b      	lsrs	r3, r3, #5
    a436:	f003 020f 	and.w	r2, r3, #15
    a43a:	687b      	ldr	r3, [r7, #4]
    a43c:	681b      	ldr	r3, [r3, #0]
    a43e:	4422      	add	r2, r4
    a440:	609a      	str	r2, [r3, #8]
    a442:	e071      	b.n	a528 <UART_SetConfig+0x408>
    a444:	40011000 	.word	0x40011000
    a448:	40011400 	.word	0x40011400
    a44c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    a450:	f7fe ffca 	bl	93e8 <HAL_RCC_GetPCLK1Freq>
    a454:	4602      	mov	r2, r0
    a456:	4613      	mov	r3, r2
    a458:	009b      	lsls	r3, r3, #2
    a45a:	4413      	add	r3, r2
    a45c:	009a      	lsls	r2, r3, #2
    a45e:	441a      	add	r2, r3
    a460:	687b      	ldr	r3, [r7, #4]
    a462:	685b      	ldr	r3, [r3, #4]
    a464:	009b      	lsls	r3, r3, #2
    a466:	fbb2 f3f3 	udiv	r3, r2, r3
    a46a:	4a31      	ldr	r2, [pc, #196]	; (a530 <UART_SetConfig+0x410>)
    a46c:	fba2 2303 	umull	r2, r3, r2, r3
    a470:	095b      	lsrs	r3, r3, #5
    a472:	011c      	lsls	r4, r3, #4
    a474:	f7fe ffb8 	bl	93e8 <HAL_RCC_GetPCLK1Freq>
    a478:	4602      	mov	r2, r0
    a47a:	4613      	mov	r3, r2
    a47c:	009b      	lsls	r3, r3, #2
    a47e:	4413      	add	r3, r2
    a480:	009a      	lsls	r2, r3, #2
    a482:	441a      	add	r2, r3
    a484:	687b      	ldr	r3, [r7, #4]
    a486:	685b      	ldr	r3, [r3, #4]
    a488:	009b      	lsls	r3, r3, #2
    a48a:	fbb2 f5f3 	udiv	r5, r2, r3
    a48e:	f7fe ffab 	bl	93e8 <HAL_RCC_GetPCLK1Freq>
    a492:	4602      	mov	r2, r0
    a494:	4613      	mov	r3, r2
    a496:	009b      	lsls	r3, r3, #2
    a498:	4413      	add	r3, r2
    a49a:	009a      	lsls	r2, r3, #2
    a49c:	441a      	add	r2, r3
    a49e:	687b      	ldr	r3, [r7, #4]
    a4a0:	685b      	ldr	r3, [r3, #4]
    a4a2:	009b      	lsls	r3, r3, #2
    a4a4:	fbb2 f3f3 	udiv	r3, r2, r3
    a4a8:	4a21      	ldr	r2, [pc, #132]	; (a530 <UART_SetConfig+0x410>)
    a4aa:	fba2 2303 	umull	r2, r3, r2, r3
    a4ae:	095b      	lsrs	r3, r3, #5
    a4b0:	2264      	movs	r2, #100	; 0x64
    a4b2:	fb02 f303 	mul.w	r3, r2, r3
    a4b6:	1aeb      	subs	r3, r5, r3
    a4b8:	011b      	lsls	r3, r3, #4
    a4ba:	3332      	adds	r3, #50	; 0x32
    a4bc:	4a1c      	ldr	r2, [pc, #112]	; (a530 <UART_SetConfig+0x410>)
    a4be:	fba2 2303 	umull	r2, r3, r2, r3
    a4c2:	095b      	lsrs	r3, r3, #5
    a4c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    a4c8:	441c      	add	r4, r3
    a4ca:	f7fe ff8d 	bl	93e8 <HAL_RCC_GetPCLK1Freq>
    a4ce:	4602      	mov	r2, r0
    a4d0:	4613      	mov	r3, r2
    a4d2:	009b      	lsls	r3, r3, #2
    a4d4:	4413      	add	r3, r2
    a4d6:	009a      	lsls	r2, r3, #2
    a4d8:	441a      	add	r2, r3
    a4da:	687b      	ldr	r3, [r7, #4]
    a4dc:	685b      	ldr	r3, [r3, #4]
    a4de:	009b      	lsls	r3, r3, #2
    a4e0:	fbb2 f5f3 	udiv	r5, r2, r3
    a4e4:	f7fe ff80 	bl	93e8 <HAL_RCC_GetPCLK1Freq>
    a4e8:	4602      	mov	r2, r0
    a4ea:	4613      	mov	r3, r2
    a4ec:	009b      	lsls	r3, r3, #2
    a4ee:	4413      	add	r3, r2
    a4f0:	009a      	lsls	r2, r3, #2
    a4f2:	441a      	add	r2, r3
    a4f4:	687b      	ldr	r3, [r7, #4]
    a4f6:	685b      	ldr	r3, [r3, #4]
    a4f8:	009b      	lsls	r3, r3, #2
    a4fa:	fbb2 f3f3 	udiv	r3, r2, r3
    a4fe:	4a0c      	ldr	r2, [pc, #48]	; (a530 <UART_SetConfig+0x410>)
    a500:	fba2 2303 	umull	r2, r3, r2, r3
    a504:	095b      	lsrs	r3, r3, #5
    a506:	2264      	movs	r2, #100	; 0x64
    a508:	fb02 f303 	mul.w	r3, r2, r3
    a50c:	1aeb      	subs	r3, r5, r3
    a50e:	011b      	lsls	r3, r3, #4
    a510:	3332      	adds	r3, #50	; 0x32
    a512:	4a07      	ldr	r2, [pc, #28]	; (a530 <UART_SetConfig+0x410>)
    a514:	fba2 2303 	umull	r2, r3, r2, r3
    a518:	095b      	lsrs	r3, r3, #5
    a51a:	f003 020f 	and.w	r2, r3, #15
    a51e:	687b      	ldr	r3, [r7, #4]
    a520:	681b      	ldr	r3, [r3, #0]
    a522:	4422      	add	r2, r4
    a524:	609a      	str	r2, [r3, #8]
}
    a526:	e7ff      	b.n	a528 <UART_SetConfig+0x408>
    a528:	bf00      	nop
    a52a:	3710      	adds	r7, #16
    a52c:	46bd      	mov	sp, r7
    a52e:	bdb0      	pop	{r4, r5, r7, pc}
    a530:	51eb851f 	.word	0x51eb851f

0000a534 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
    a534:	b580      	push	{r7, lr}
    a536:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
    a538:	4b17      	ldr	r3, [pc, #92]	; (a598 <MX_CAN1_Init+0x64>)
    a53a:	4a18      	ldr	r2, [pc, #96]	; (a59c <MX_CAN1_Init+0x68>)
    a53c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 7;
    a53e:	4b16      	ldr	r3, [pc, #88]	; (a598 <MX_CAN1_Init+0x64>)
    a540:	2207      	movs	r2, #7
    a542:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
    a544:	4b14      	ldr	r3, [pc, #80]	; (a598 <MX_CAN1_Init+0x64>)
    a546:	2200      	movs	r2, #0
    a548:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
    a54a:	4b13      	ldr	r3, [pc, #76]	; (a598 <MX_CAN1_Init+0x64>)
    a54c:	2200      	movs	r2, #0
    a54e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
    a550:	4b11      	ldr	r3, [pc, #68]	; (a598 <MX_CAN1_Init+0x64>)
    a552:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    a556:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
    a558:	4b0f      	ldr	r3, [pc, #60]	; (a598 <MX_CAN1_Init+0x64>)
    a55a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    a55e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
    a560:	4b0d      	ldr	r3, [pc, #52]	; (a598 <MX_CAN1_Init+0x64>)
    a562:	2200      	movs	r2, #0
    a564:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
    a566:	4b0c      	ldr	r3, [pc, #48]	; (a598 <MX_CAN1_Init+0x64>)
    a568:	2200      	movs	r2, #0
    a56a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
    a56c:	4b0a      	ldr	r3, [pc, #40]	; (a598 <MX_CAN1_Init+0x64>)
    a56e:	2200      	movs	r2, #0
    a570:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
    a572:	4b09      	ldr	r3, [pc, #36]	; (a598 <MX_CAN1_Init+0x64>)
    a574:	2201      	movs	r2, #1
    a576:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
    a578:	4b07      	ldr	r3, [pc, #28]	; (a598 <MX_CAN1_Init+0x64>)
    a57a:	2200      	movs	r2, #0
    a57c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
    a57e:	4b06      	ldr	r3, [pc, #24]	; (a598 <MX_CAN1_Init+0x64>)
    a580:	2201      	movs	r2, #1
    a582:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
    a584:	4804      	ldr	r0, [pc, #16]	; (a598 <MX_CAN1_Init+0x64>)
    a586:	f7fd fe31 	bl	81ec <HAL_CAN_Init>
    a58a:	4603      	mov	r3, r0
    a58c:	2b00      	cmp	r3, #0
    a58e:	d001      	beq.n	a594 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
    a590:	f000 fd2c 	bl	afec <Error_Handler>
  }

}
    a594:	bf00      	nop
    a596:	bd80      	pop	{r7, pc}
    a598:	0001c610 	.word	0x0001c610
    a59c:	40006400 	.word	0x40006400

0000a5a0 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
    a5a0:	b580      	push	{r7, lr}
    a5a2:	af00      	add	r7, sp, #0

  hcan2.Instance = CAN2;
    a5a4:	4b17      	ldr	r3, [pc, #92]	; (a604 <MX_CAN2_Init+0x64>)
    a5a6:	4a18      	ldr	r2, [pc, #96]	; (a608 <MX_CAN2_Init+0x68>)
    a5a8:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 7;
    a5aa:	4b16      	ldr	r3, [pc, #88]	; (a604 <MX_CAN2_Init+0x64>)
    a5ac:	2207      	movs	r2, #7
    a5ae:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
    a5b0:	4b14      	ldr	r3, [pc, #80]	; (a604 <MX_CAN2_Init+0x64>)
    a5b2:	2200      	movs	r2, #0
    a5b4:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
    a5b6:	4b13      	ldr	r3, [pc, #76]	; (a604 <MX_CAN2_Init+0x64>)
    a5b8:	2200      	movs	r2, #0
    a5ba:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
    a5bc:	4b11      	ldr	r3, [pc, #68]	; (a604 <MX_CAN2_Init+0x64>)
    a5be:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    a5c2:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
    a5c4:	4b0f      	ldr	r3, [pc, #60]	; (a604 <MX_CAN2_Init+0x64>)
    a5c6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    a5ca:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
    a5cc:	4b0d      	ldr	r3, [pc, #52]	; (a604 <MX_CAN2_Init+0x64>)
    a5ce:	2200      	movs	r2, #0
    a5d0:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
    a5d2:	4b0c      	ldr	r3, [pc, #48]	; (a604 <MX_CAN2_Init+0x64>)
    a5d4:	2200      	movs	r2, #0
    a5d6:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
    a5d8:	4b0a      	ldr	r3, [pc, #40]	; (a604 <MX_CAN2_Init+0x64>)
    a5da:	2200      	movs	r2, #0
    a5dc:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
    a5de:	4b09      	ldr	r3, [pc, #36]	; (a604 <MX_CAN2_Init+0x64>)
    a5e0:	2201      	movs	r2, #1
    a5e2:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
    a5e4:	4b07      	ldr	r3, [pc, #28]	; (a604 <MX_CAN2_Init+0x64>)
    a5e6:	2200      	movs	r2, #0
    a5e8:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
    a5ea:	4b06      	ldr	r3, [pc, #24]	; (a604 <MX_CAN2_Init+0x64>)
    a5ec:	2201      	movs	r2, #1
    a5ee:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
    a5f0:	4804      	ldr	r0, [pc, #16]	; (a604 <MX_CAN2_Init+0x64>)
    a5f2:	f7fd fdfb 	bl	81ec <HAL_CAN_Init>
    a5f6:	4603      	mov	r3, r0
    a5f8:	2b00      	cmp	r3, #0
    a5fa:	d001      	beq.n	a600 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
    a5fc:	f000 fcf6 	bl	afec <Error_Handler>
  }

}
    a600:	bf00      	nop
    a602:	bd80      	pop	{r7, pc}
    a604:	0001c5e8 	.word	0x0001c5e8
    a608:	40006800 	.word	0x40006800

0000a60c <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
    a60c:	b580      	push	{r7, lr}
    a60e:	b08c      	sub	sp, #48	; 0x30
    a610:	af00      	add	r7, sp, #0
    a612:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
    a614:	f107 031c 	add.w	r3, r7, #28
    a618:	2200      	movs	r2, #0
    a61a:	601a      	str	r2, [r3, #0]
    a61c:	605a      	str	r2, [r3, #4]
    a61e:	609a      	str	r2, [r3, #8]
    a620:	60da      	str	r2, [r3, #12]
    a622:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
    a624:	687b      	ldr	r3, [r7, #4]
    a626:	681b      	ldr	r3, [r3, #0]
    a628:	4a52      	ldr	r2, [pc, #328]	; (a774 <HAL_CAN_MspInit+0x168>)
    a62a:	4293      	cmp	r3, r2
    a62c:	d145      	bne.n	a6ba <HAL_CAN_MspInit+0xae>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
    a62e:	4b52      	ldr	r3, [pc, #328]	; (a778 <HAL_CAN_MspInit+0x16c>)
    a630:	681b      	ldr	r3, [r3, #0]
    a632:	3301      	adds	r3, #1
    a634:	4a50      	ldr	r2, [pc, #320]	; (a778 <HAL_CAN_MspInit+0x16c>)
    a636:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
    a638:	4b4f      	ldr	r3, [pc, #316]	; (a778 <HAL_CAN_MspInit+0x16c>)
    a63a:	681b      	ldr	r3, [r3, #0]
    a63c:	2b01      	cmp	r3, #1
    a63e:	d10d      	bne.n	a65c <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
    a640:	2300      	movs	r3, #0
    a642:	61bb      	str	r3, [r7, #24]
    a644:	4b4d      	ldr	r3, [pc, #308]	; (a77c <HAL_CAN_MspInit+0x170>)
    a646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    a648:	4a4c      	ldr	r2, [pc, #304]	; (a77c <HAL_CAN_MspInit+0x170>)
    a64a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
    a64e:	6413      	str	r3, [r2, #64]	; 0x40
    a650:	4b4a      	ldr	r3, [pc, #296]	; (a77c <HAL_CAN_MspInit+0x170>)
    a652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    a654:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    a658:	61bb      	str	r3, [r7, #24]
    a65a:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
    a65c:	2300      	movs	r3, #0
    a65e:	617b      	str	r3, [r7, #20]
    a660:	4b46      	ldr	r3, [pc, #280]	; (a77c <HAL_CAN_MspInit+0x170>)
    a662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a664:	4a45      	ldr	r2, [pc, #276]	; (a77c <HAL_CAN_MspInit+0x170>)
    a666:	f043 0308 	orr.w	r3, r3, #8
    a66a:	6313      	str	r3, [r2, #48]	; 0x30
    a66c:	4b43      	ldr	r3, [pc, #268]	; (a77c <HAL_CAN_MspInit+0x170>)
    a66e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a670:	f003 0308 	and.w	r3, r3, #8
    a674:	617b      	str	r3, [r7, #20]
    a676:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration    
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    a678:	2303      	movs	r3, #3
    a67a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    a67c:	2302      	movs	r3, #2
    a67e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    a680:	2300      	movs	r3, #0
    a682:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    a684:	2303      	movs	r3, #3
    a686:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    a688:	2309      	movs	r3, #9
    a68a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
    a68c:	f107 031c 	add.w	r3, r7, #28
    a690:	4619      	mov	r1, r3
    a692:	483b      	ldr	r0, [pc, #236]	; (a780 <HAL_CAN_MspInit+0x174>)
    a694:	f7fe f902 	bl	889c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
    a698:	2200      	movs	r2, #0
    a69a:	2100      	movs	r1, #0
    a69c:	2014      	movs	r0, #20
    a69e:	f7fe f8c6 	bl	882e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
    a6a2:	2014      	movs	r0, #20
    a6a4:	f7fe f8df 	bl	8866 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
    a6a8:	2200      	movs	r2, #0
    a6aa:	2100      	movs	r1, #0
    a6ac:	2015      	movs	r0, #21
    a6ae:	f7fe f8be 	bl	882e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
    a6b2:	2015      	movs	r0, #21
    a6b4:	f7fe f8d7 	bl	8866 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
    a6b8:	e058      	b.n	a76c <HAL_CAN_MspInit+0x160>
  else if(canHandle->Instance==CAN2)
    a6ba:	687b      	ldr	r3, [r7, #4]
    a6bc:	681b      	ldr	r3, [r3, #0]
    a6be:	4a31      	ldr	r2, [pc, #196]	; (a784 <HAL_CAN_MspInit+0x178>)
    a6c0:	4293      	cmp	r3, r2
    a6c2:	d153      	bne.n	a76c <HAL_CAN_MspInit+0x160>
    __HAL_RCC_CAN2_CLK_ENABLE();
    a6c4:	2300      	movs	r3, #0
    a6c6:	613b      	str	r3, [r7, #16]
    a6c8:	4b2c      	ldr	r3, [pc, #176]	; (a77c <HAL_CAN_MspInit+0x170>)
    a6ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    a6cc:	4a2b      	ldr	r2, [pc, #172]	; (a77c <HAL_CAN_MspInit+0x170>)
    a6ce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
    a6d2:	6413      	str	r3, [r2, #64]	; 0x40
    a6d4:	4b29      	ldr	r3, [pc, #164]	; (a77c <HAL_CAN_MspInit+0x170>)
    a6d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    a6d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
    a6dc:	613b      	str	r3, [r7, #16]
    a6de:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
    a6e0:	4b25      	ldr	r3, [pc, #148]	; (a778 <HAL_CAN_MspInit+0x16c>)
    a6e2:	681b      	ldr	r3, [r3, #0]
    a6e4:	3301      	adds	r3, #1
    a6e6:	4a24      	ldr	r2, [pc, #144]	; (a778 <HAL_CAN_MspInit+0x16c>)
    a6e8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
    a6ea:	4b23      	ldr	r3, [pc, #140]	; (a778 <HAL_CAN_MspInit+0x16c>)
    a6ec:	681b      	ldr	r3, [r3, #0]
    a6ee:	2b01      	cmp	r3, #1
    a6f0:	d10d      	bne.n	a70e <HAL_CAN_MspInit+0x102>
      __HAL_RCC_CAN1_CLK_ENABLE();
    a6f2:	2300      	movs	r3, #0
    a6f4:	60fb      	str	r3, [r7, #12]
    a6f6:	4b21      	ldr	r3, [pc, #132]	; (a77c <HAL_CAN_MspInit+0x170>)
    a6f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    a6fa:	4a20      	ldr	r2, [pc, #128]	; (a77c <HAL_CAN_MspInit+0x170>)
    a6fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
    a700:	6413      	str	r3, [r2, #64]	; 0x40
    a702:	4b1e      	ldr	r3, [pc, #120]	; (a77c <HAL_CAN_MspInit+0x170>)
    a704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    a706:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    a70a:	60fb      	str	r3, [r7, #12]
    a70c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
    a70e:	2300      	movs	r3, #0
    a710:	60bb      	str	r3, [r7, #8]
    a712:	4b1a      	ldr	r3, [pc, #104]	; (a77c <HAL_CAN_MspInit+0x170>)
    a714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a716:	4a19      	ldr	r2, [pc, #100]	; (a77c <HAL_CAN_MspInit+0x170>)
    a718:	f043 0302 	orr.w	r3, r3, #2
    a71c:	6313      	str	r3, [r2, #48]	; 0x30
    a71e:	4b17      	ldr	r3, [pc, #92]	; (a77c <HAL_CAN_MspInit+0x170>)
    a720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a722:	f003 0302 	and.w	r3, r3, #2
    a726:	60bb      	str	r3, [r7, #8]
    a728:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
    a72a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
    a72e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    a730:	2302      	movs	r3, #2
    a732:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    a734:	2300      	movs	r3, #0
    a736:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    a738:	2303      	movs	r3, #3
    a73a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
    a73c:	2309      	movs	r3, #9
    a73e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
    a740:	f107 031c 	add.w	r3, r7, #28
    a744:	4619      	mov	r1, r3
    a746:	4810      	ldr	r0, [pc, #64]	; (a788 <HAL_CAN_MspInit+0x17c>)
    a748:	f7fe f8a8 	bl	889c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
    a74c:	2200      	movs	r2, #0
    a74e:	2100      	movs	r1, #0
    a750:	2040      	movs	r0, #64	; 0x40
    a752:	f7fe f86c 	bl	882e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
    a756:	2040      	movs	r0, #64	; 0x40
    a758:	f7fe f885 	bl	8866 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
    a75c:	2200      	movs	r2, #0
    a75e:	2100      	movs	r1, #0
    a760:	2041      	movs	r0, #65	; 0x41
    a762:	f7fe f864 	bl	882e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
    a766:	2041      	movs	r0, #65	; 0x41
    a768:	f7fe f87d 	bl	8866 <HAL_NVIC_EnableIRQ>
}
    a76c:	bf00      	nop
    a76e:	3730      	adds	r7, #48	; 0x30
    a770:	46bd      	mov	sp, r7
    a772:	bd80      	pop	{r7, pc}
    a774:	40006400 	.word	0x40006400
    a778:	0001c59c 	.word	0x0001c59c
    a77c:	40023800 	.word	0x40023800
    a780:	40020c00 	.word	0x40020c00
    a784:	40006800 	.word	0x40006800
    a788:	40020400 	.word	0x40020400

0000a78c <initCanFilter>:
  /* USER CODE END CAN2_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void initCanFilter() {
    a78c:	b580      	push	{r7, lr}
    a78e:	b08a      	sub	sp, #40	; 0x28
    a790:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterBank = 0;
    a792:	2300      	movs	r3, #0
    a794:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
    a796:	2300      	movs	r3, #0
    a798:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
    a79a:	2301      	movs	r3, #1
    a79c:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
    a79e:	2300      	movs	r3, #0
    a7a0:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
    a7a2:	2300      	movs	r3, #0
    a7a4:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
    a7a6:	2300      	movs	r3, #0
    a7a8:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
    a7aa:	2300      	movs	r3, #0
    a7ac:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    a7ae:	2300      	movs	r3, #0
    a7b0:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
    a7b2:	2301      	movs	r3, #1
    a7b4:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 0;
    a7b6:	2300      	movs	r3, #0
    a7b8:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
    a7ba:	463b      	mov	r3, r7
    a7bc:	4619      	mov	r1, r3
    a7be:	4808      	ldr	r0, [pc, #32]	; (a7e0 <initCanFilter+0x54>)
    a7c0:	f7fd fe10 	bl	83e4 <HAL_CAN_ConfigFilter>

	sFilterConfig.SlaveStartFilterBank = 0;
    a7c4:	2300      	movs	r3, #0
    a7c6:	627b      	str	r3, [r7, #36]	; 0x24
	sFilterConfig.FilterBank = 0;
    a7c8:	2300      	movs	r3, #0
    a7ca:	617b      	str	r3, [r7, #20]

	HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig);
    a7cc:	463b      	mov	r3, r7
    a7ce:	4619      	mov	r1, r3
    a7d0:	4804      	ldr	r0, [pc, #16]	; (a7e4 <initCanFilter+0x58>)
    a7d2:	f7fd fe07 	bl	83e4 <HAL_CAN_ConfigFilter>
}
    a7d6:	bf00      	nop
    a7d8:	3728      	adds	r7, #40	; 0x28
    a7da:	46bd      	mov	sp, r7
    a7dc:	bd80      	pop	{r7, pc}
    a7de:	bf00      	nop
    a7e0:	0001c610 	.word	0x0001c610
    a7e4:	0001c5e8 	.word	0x0001c5e8

0000a7e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
    a7e8:	b580      	push	{r7, lr}
    a7ea:	b08c      	sub	sp, #48	; 0x30
    a7ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
    a7ee:	f107 031c 	add.w	r3, r7, #28
    a7f2:	2200      	movs	r2, #0
    a7f4:	601a      	str	r2, [r3, #0]
    a7f6:	605a      	str	r2, [r3, #4]
    a7f8:	609a      	str	r2, [r3, #8]
    a7fa:	60da      	str	r2, [r3, #12]
    a7fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
    a7fe:	2300      	movs	r3, #0
    a800:	61bb      	str	r3, [r7, #24]
    a802:	4b50      	ldr	r3, [pc, #320]	; (a944 <MX_GPIO_Init+0x15c>)
    a804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a806:	4a4f      	ldr	r2, [pc, #316]	; (a944 <MX_GPIO_Init+0x15c>)
    a808:	f043 0310 	orr.w	r3, r3, #16
    a80c:	6313      	str	r3, [r2, #48]	; 0x30
    a80e:	4b4d      	ldr	r3, [pc, #308]	; (a944 <MX_GPIO_Init+0x15c>)
    a810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a812:	f003 0310 	and.w	r3, r3, #16
    a816:	61bb      	str	r3, [r7, #24]
    a818:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
    a81a:	2300      	movs	r3, #0
    a81c:	617b      	str	r3, [r7, #20]
    a81e:	4b49      	ldr	r3, [pc, #292]	; (a944 <MX_GPIO_Init+0x15c>)
    a820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a822:	4a48      	ldr	r2, [pc, #288]	; (a944 <MX_GPIO_Init+0x15c>)
    a824:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    a828:	6313      	str	r3, [r2, #48]	; 0x30
    a82a:	4b46      	ldr	r3, [pc, #280]	; (a944 <MX_GPIO_Init+0x15c>)
    a82c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a82e:	f003 0340 	and.w	r3, r3, #64	; 0x40
    a832:	617b      	str	r3, [r7, #20]
    a834:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
    a836:	2300      	movs	r3, #0
    a838:	613b      	str	r3, [r7, #16]
    a83a:	4b42      	ldr	r3, [pc, #264]	; (a944 <MX_GPIO_Init+0x15c>)
    a83c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a83e:	4a41      	ldr	r2, [pc, #260]	; (a944 <MX_GPIO_Init+0x15c>)
    a840:	f043 0301 	orr.w	r3, r3, #1
    a844:	6313      	str	r3, [r2, #48]	; 0x30
    a846:	4b3f      	ldr	r3, [pc, #252]	; (a944 <MX_GPIO_Init+0x15c>)
    a848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a84a:	f003 0301 	and.w	r3, r3, #1
    a84e:	613b      	str	r3, [r7, #16]
    a850:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
    a852:	2300      	movs	r3, #0
    a854:	60fb      	str	r3, [r7, #12]
    a856:	4b3b      	ldr	r3, [pc, #236]	; (a944 <MX_GPIO_Init+0x15c>)
    a858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a85a:	4a3a      	ldr	r2, [pc, #232]	; (a944 <MX_GPIO_Init+0x15c>)
    a85c:	f043 0302 	orr.w	r3, r3, #2
    a860:	6313      	str	r3, [r2, #48]	; 0x30
    a862:	4b38      	ldr	r3, [pc, #224]	; (a944 <MX_GPIO_Init+0x15c>)
    a864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a866:	f003 0302 	and.w	r3, r3, #2
    a86a:	60fb      	str	r3, [r7, #12]
    a86c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
    a86e:	2300      	movs	r3, #0
    a870:	60bb      	str	r3, [r7, #8]
    a872:	4b34      	ldr	r3, [pc, #208]	; (a944 <MX_GPIO_Init+0x15c>)
    a874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a876:	4a33      	ldr	r2, [pc, #204]	; (a944 <MX_GPIO_Init+0x15c>)
    a878:	f043 0308 	orr.w	r3, r3, #8
    a87c:	6313      	str	r3, [r2, #48]	; 0x30
    a87e:	4b31      	ldr	r3, [pc, #196]	; (a944 <MX_GPIO_Init+0x15c>)
    a880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a882:	f003 0308 	and.w	r3, r3, #8
    a886:	60bb      	str	r3, [r7, #8]
    a888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
    a88a:	2300      	movs	r3, #0
    a88c:	607b      	str	r3, [r7, #4]
    a88e:	4b2d      	ldr	r3, [pc, #180]	; (a944 <MX_GPIO_Init+0x15c>)
    a890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a892:	4a2c      	ldr	r2, [pc, #176]	; (a944 <MX_GPIO_Init+0x15c>)
    a894:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    a898:	6313      	str	r3, [r2, #48]	; 0x30
    a89a:	4b2a      	ldr	r3, [pc, #168]	; (a944 <MX_GPIO_Init+0x15c>)
    a89c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a89e:	f003 0380 	and.w	r3, r3, #128	; 0x80
    a8a2:	607b      	str	r3, [r7, #4]
    a8a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
    a8a6:	2300      	movs	r3, #0
    a8a8:	603b      	str	r3, [r7, #0]
    a8aa:	4b26      	ldr	r3, [pc, #152]	; (a944 <MX_GPIO_Init+0x15c>)
    a8ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a8ae:	4a25      	ldr	r2, [pc, #148]	; (a944 <MX_GPIO_Init+0x15c>)
    a8b0:	f043 0320 	orr.w	r3, r3, #32
    a8b4:	6313      	str	r3, [r2, #48]	; 0x30
    a8b6:	4b23      	ldr	r3, [pc, #140]	; (a944 <MX_GPIO_Init+0x15c>)
    a8b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a8ba:	f003 0320 	and.w	r3, r3, #32
    a8be:	603b      	str	r3, [r7, #0]
    a8c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin, GPIO_PIN_RESET);
    a8c2:	2200      	movs	r2, #0
    a8c4:	213c      	movs	r1, #60	; 0x3c
    a8c6:	4820      	ldr	r0, [pc, #128]	; (a948 <MX_GPIO_Init+0x160>)
    a8c8:	f7fe f992 	bl	8bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SPI_MPU_CS_Pin|LED_G_Pin, GPIO_PIN_SET);
    a8cc:	2201      	movs	r2, #1
    a8ce:	f244 0140 	movw	r1, #16448	; 0x4040
    a8d2:	481e      	ldr	r0, [pc, #120]	; (a94c <MX_GPIO_Init+0x164>)
    a8d4:	f7fe f98c 	bl	8bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
    a8d8:	2201      	movs	r2, #1
    a8da:	f44f 6100 	mov.w	r1, #2048	; 0x800
    a8de:	481c      	ldr	r0, [pc, #112]	; (a950 <MX_GPIO_Init+0x168>)
    a8e0:	f7fe f986 	bl	8bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin;
    a8e4:	233c      	movs	r3, #60	; 0x3c
    a8e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    a8e8:	2301      	movs	r3, #1
    a8ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
    a8ec:	2300      	movs	r3, #0
    a8ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    a8f0:	2300      	movs	r3, #0
    a8f2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
    a8f4:	f107 031c 	add.w	r3, r7, #28
    a8f8:	4619      	mov	r1, r3
    a8fa:	4813      	ldr	r0, [pc, #76]	; (a948 <MX_GPIO_Init+0x160>)
    a8fc:	f7fd ffce 	bl	889c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = SPI_MPU_CS_Pin|LED_G_Pin;
    a900:	f244 0340 	movw	r3, #16448	; 0x4040
    a904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    a906:	2301      	movs	r3, #1
    a908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
    a90a:	2300      	movs	r3, #0
    a90c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    a90e:	2300      	movs	r3, #0
    a910:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
    a912:	f107 031c 	add.w	r3, r7, #28
    a916:	4619      	mov	r1, r3
    a918:	480c      	ldr	r0, [pc, #48]	; (a94c <MX_GPIO_Init+0x164>)
    a91a:	f7fd ffbf 	bl	889c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_R_Pin;
    a91e:	f44f 6300 	mov.w	r3, #2048	; 0x800
    a922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    a924:	2301      	movs	r3, #1
    a926:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
    a928:	2300      	movs	r3, #0
    a92a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    a92c:	2300      	movs	r3, #0
    a92e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
    a930:	f107 031c 	add.w	r3, r7, #28
    a934:	4619      	mov	r1, r3
    a936:	4806      	ldr	r0, [pc, #24]	; (a950 <MX_GPIO_Init+0x168>)
    a938:	f7fd ffb0 	bl	889c <HAL_GPIO_Init>

}
    a93c:	bf00      	nop
    a93e:	3730      	adds	r7, #48	; 0x30
    a940:	46bd      	mov	sp, r7
    a942:	bd80      	pop	{r7, pc}
    a944:	40023800 	.word	0x40023800
    a948:	40021c00 	.word	0x40021c00
    a94c:	40021400 	.word	0x40021400
    a950:	40021000 	.word	0x40021000

0000a954 <setDispUartHandler>:
#include "main.h"
#include<math.h>

UART_HandleTypeDef *huartx;

void setDispUartHandler(UART_HandleTypeDef *h) {
    a954:	b480      	push	{r7}
    a956:	b083      	sub	sp, #12
    a958:	af00      	add	r7, sp, #0
    a95a:	6078      	str	r0, [r7, #4]
	huartx = h;
    a95c:	4a04      	ldr	r2, [pc, #16]	; (a970 <setDispUartHandler+0x1c>)
    a95e:	687b      	ldr	r3, [r7, #4]
    a960:	6013      	str	r3, [r2, #0]
}
    a962:	bf00      	nop
    a964:	370c      	adds	r7, #12
    a966:	46bd      	mov	sp, r7
    a968:	f85d 7b04 	ldr.w	r7, [sp], #4
    a96c:	4770      	bx	lr
    a96e:	bf00      	nop
    a970:	0001c824 	.word	0x0001c824

0000a974 <txd>:

//SCI1Ff[^M
void txd(unsigned char D){
    a974:	b580      	push	{r7, lr}
    a976:	b082      	sub	sp, #8
    a978:	af00      	add	r7, sp, #0
    a97a:	4603      	mov	r3, r0
    a97c:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(huartx, &D, 1, 0xffff);
    a97e:	4b06      	ldr	r3, [pc, #24]	; (a998 <txd+0x24>)
    a980:	6818      	ldr	r0, [r3, #0]
    a982:	1df9      	adds	r1, r7, #7
    a984:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a988:	2201      	movs	r2, #1
    a98a:	f7ff fa90 	bl	9eae <HAL_UART_Transmit>
	return;
    a98e:	bf00      	nop
}
    a990:	3708      	adds	r7, #8
    a992:	46bd      	mov	sp, r7
    a994:	bd80      	pop	{r7, pc}
    a996:	bf00      	nop
    a998:	0001c824 	.word	0x0001c824

0000a99c <txvalue0>:

//SCI1FlAXL[R[hM
void txvalue0(unsigned char D){
    a99c:	b580      	push	{r7, lr}
    a99e:	b082      	sub	sp, #8
    a9a0:	af00      	add	r7, sp, #0
    a9a2:	4603      	mov	r3, r0
    a9a4:	71fb      	strb	r3, [r7, #7]
	if(D>=10)txd(0x3F);
    a9a6:	79fb      	ldrb	r3, [r7, #7]
    a9a8:	2b09      	cmp	r3, #9
    a9aa:	d902      	bls.n	a9b2 <txvalue0+0x16>
    a9ac:	203f      	movs	r0, #63	; 0x3f
    a9ae:	f7ff ffe1 	bl	a974 <txd>
	D = D+48;
    a9b2:	79fb      	ldrb	r3, [r7, #7]
    a9b4:	3330      	adds	r3, #48	; 0x30
    a9b6:	71fb      	strb	r3, [r7, #7]
	txd(D);
    a9b8:	79fb      	ldrb	r3, [r7, #7]
    a9ba:	4618      	mov	r0, r3
    a9bc:	f7ff ffda 	bl	a974 <txd>
	HAL_Delay(1);
    a9c0:	2001      	movs	r0, #1
    a9c2:	f7fd fbf1 	bl	81a8 <HAL_Delay>
	return;
    a9c6:	bf00      	nop
}
    a9c8:	3708      	adds	r7, #8
    a9ca:	46bd      	mov	sp, r7
    a9cc:	bd80      	pop	{r7, pc}

0000a9ce <dnl>:

//SCI1FDISPs
void dnl(){
    a9ce:	b580      	push	{r7, lr}
    a9d0:	af00      	add	r7, sp, #0
	txd(0x0D);
    a9d2:	200d      	movs	r0, #13
    a9d4:	f7ff ffce 	bl	a974 <txd>
	return;
    a9d8:	bf00      	nop
}
    a9da:	bd80      	pop	{r7, pc}

0000a9dc <string>:

//SCI1FM
void string(char *TXDATA){
    a9dc:	b580      	push	{r7, lr}
    a9de:	b082      	sub	sp, #8
    a9e0:	af00      	add	r7, sp, #0
    a9e2:	6078      	str	r0, [r7, #4]
	txd(0x20);
    a9e4:	2020      	movs	r0, #32
    a9e6:	f7ff ffc5 	bl	a974 <txd>
	while(*TXDATA != '\0'){
    a9ea:	e007      	b.n	a9fc <string+0x20>
		txd(*TXDATA);
    a9ec:	687b      	ldr	r3, [r7, #4]
    a9ee:	781b      	ldrb	r3, [r3, #0]
    a9f0:	4618      	mov	r0, r3
    a9f2:	f7ff ffbf 	bl	a974 <txd>
		TXDATA++;
    a9f6:	687b      	ldr	r3, [r7, #4]
    a9f8:	3301      	adds	r3, #1
    a9fa:	607b      	str	r3, [r7, #4]
	while(*TXDATA != '\0'){
    a9fc:	687b      	ldr	r3, [r7, #4]
    a9fe:	781b      	ldrb	r3, [r3, #0]
    aa00:	2b00      	cmp	r3, #0
    aa02:	d1f3      	bne.n	a9ec <string+0x10>
	}
	return;
    aa04:	bf00      	nop
}
    aa06:	3708      	adds	r7, #8
    aa08:	46bd      	mov	sp, r7
    aa0a:	bd80      	pop	{r7, pc}
    aa0c:	0000      	movs	r0, r0
	...

0000aa10 <advancedDisp>:

//disp(\, x(\))
int advancedDisp(double opr, int pre){
    aa10:	b590      	push	{r4, r7, lr}
    aa12:	b08d      	sub	sp, #52	; 0x34
    aa14:	af00      	add	r7, sp, #0
    aa16:	ed87 0b02 	vstr	d0, [r7, #8]
    aa1a:	6078      	str	r0, [r7, #4]
	unsigned char digitNum[15], i;
	double scanningDigit = 10000.0;
    aa1c:	a472      	add	r4, pc, #456	; (adr r4, abe8 <advancedDisp+0x1d8>)
    aa1e:	e9d4 3400 	ldrd	r3, r4, [r4]
    aa22:	e9c7 3408 	strd	r3, r4, [r7, #32]
	if(100000 < opr || opr < -100000 || 15 < pre)return -1;
    aa26:	a372      	add	r3, pc, #456	; (adr r3, abf0 <advancedDisp+0x1e0>)
    aa28:	e9d3 2300 	ldrd	r2, r3, [r3]
    aa2c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    aa30:	f001 fba4 	bl	c17c <__aeabi_dcmpgt>
    aa34:	4603      	mov	r3, r0
    aa36:	2b00      	cmp	r3, #0
    aa38:	d10c      	bne.n	aa54 <advancedDisp+0x44>
    aa3a:	a36f      	add	r3, pc, #444	; (adr r3, abf8 <advancedDisp+0x1e8>)
    aa3c:	e9d3 2300 	ldrd	r2, r3, [r3]
    aa40:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    aa44:	f001 fb7c 	bl	c140 <__aeabi_dcmplt>
    aa48:	4603      	mov	r3, r0
    aa4a:	2b00      	cmp	r3, #0
    aa4c:	d102      	bne.n	aa54 <advancedDisp+0x44>
    aa4e:	687b      	ldr	r3, [r7, #4]
    aa50:	2b0f      	cmp	r3, #15
    aa52:	dd02      	ble.n	aa5a <advancedDisp+0x4a>
    aa54:	f04f 33ff 	mov.w	r3, #4294967295
    aa58:	e0b9      	b.n	abce <advancedDisp+0x1be>
	txd(0x20);
    aa5a:	2020      	movs	r0, #32
    aa5c:	f7ff ff8a 	bl	a974 <txd>
	if(opr < 0){
    aa60:	f04f 0200 	mov.w	r2, #0
    aa64:	f04f 0300 	mov.w	r3, #0
    aa68:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    aa6c:	f001 fb68 	bl	c140 <__aeabi_dcmplt>
    aa70:	4603      	mov	r3, r0
    aa72:	2b00      	cmp	r3, #0
    aa74:	d008      	beq.n	aa88 <advancedDisp+0x78>
		txd(0x2D);//}CiXM
    aa76:	202d      	movs	r0, #45	; 0x2d
    aa78:	f7ff ff7c 	bl	a974 <txd>
		opr *= -1;
    aa7c:	68bb      	ldr	r3, [r7, #8]
    aa7e:	60bb      	str	r3, [r7, #8]
    aa80:	68fb      	ldr	r3, [r7, #12]
    aa82:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
    aa86:	60fb      	str	r3, [r7, #12]
	}
	while(((opr/scanningDigit)<1) && (scanningDigit != 1))scanningDigit /= 10.0;
    aa88:	e00a      	b.n	aaa0 <advancedDisp+0x90>
    aa8a:	f04f 0200 	mov.w	r2, #0
    aa8e:	4b54      	ldr	r3, [pc, #336]	; (abe0 <advancedDisp+0x1d0>)
    aa90:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    aa94:	f001 fa0c 	bl	beb0 <__aeabi_ddiv>
    aa98:	4603      	mov	r3, r0
    aa9a:	460c      	mov	r4, r1
    aa9c:	e9c7 3408 	strd	r3, r4, [r7, #32]
    aaa0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
    aaa4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    aaa8:	f001 fa02 	bl	beb0 <__aeabi_ddiv>
    aaac:	4603      	mov	r3, r0
    aaae:	460c      	mov	r4, r1
    aab0:	4618      	mov	r0, r3
    aab2:	4621      	mov	r1, r4
    aab4:	f04f 0200 	mov.w	r2, #0
    aab8:	4b4a      	ldr	r3, [pc, #296]	; (abe4 <advancedDisp+0x1d4>)
    aaba:	f001 fb41 	bl	c140 <__aeabi_dcmplt>
    aabe:	4603      	mov	r3, r0
    aac0:	2b00      	cmp	r3, #0
    aac2:	d009      	beq.n	aad8 <advancedDisp+0xc8>
    aac4:	f04f 0200 	mov.w	r2, #0
    aac8:	4b46      	ldr	r3, [pc, #280]	; (abe4 <advancedDisp+0x1d4>)
    aaca:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    aace:	f001 fb2d 	bl	c12c <__aeabi_dcmpeq>
    aad2:	4603      	mov	r3, r0
    aad4:	2b00      	cmp	r3, #0
    aad6:	d0d8      	beq.n	aa8a <advancedDisp+0x7a>
	for(i=0;i<pre;i++){
    aad8:	2300      	movs	r3, #0
    aada:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    aade:	e057      	b.n	ab90 <advancedDisp+0x180>
		if(scanningDigit == 0.1)txd(0x2E);//_M
    aae0:	a33d      	add	r3, pc, #244	; (adr r3, abd8 <advancedDisp+0x1c8>)
    aae2:	e9d3 2300 	ldrd	r2, r3, [r3]
    aae6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    aaea:	f001 fb1f 	bl	c12c <__aeabi_dcmpeq>
    aaee:	4603      	mov	r3, r0
    aaf0:	2b00      	cmp	r3, #0
    aaf2:	d002      	beq.n	aafa <advancedDisp+0xea>
    aaf4:	202e      	movs	r0, #46	; 0x2e
    aaf6:	f7ff ff3d 	bl	a974 <txd>
		digitNum[i] = opr/scanningDigit;
    aafa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
    aafe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    ab02:	f001 f9d5 	bl	beb0 <__aeabi_ddiv>
    ab06:	4603      	mov	r3, r0
    ab08:	460c      	mov	r4, r1
    ab0a:	461a      	mov	r2, r3
    ab0c:	4623      	mov	r3, r4
    ab0e:	f897 402f 	ldrb.w	r4, [r7, #47]	; 0x2f
    ab12:	4610      	mov	r0, r2
    ab14:	4619      	mov	r1, r3
    ab16:	f001 fb3b 	bl	c190 <__aeabi_d2uiz>
    ab1a:	4603      	mov	r3, r0
    ab1c:	b2da      	uxtb	r2, r3
    ab1e:	f107 0330 	add.w	r3, r7, #48	; 0x30
    ab22:	4423      	add	r3, r4
    ab24:	f803 2c20 	strb.w	r2, [r3, #-32]
		opr -= digitNum[i]*scanningDigit;
    ab28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    ab2c:	f107 0230 	add.w	r2, r7, #48	; 0x30
    ab30:	4413      	add	r3, r2
    ab32:	f813 3c20 	ldrb.w	r3, [r3, #-32]
    ab36:	4618      	mov	r0, r3
    ab38:	f001 f826 	bl	bb88 <__aeabi_i2d>
    ab3c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
    ab40:	f001 f88c 	bl	bc5c <__aeabi_dmul>
    ab44:	4603      	mov	r3, r0
    ab46:	460c      	mov	r4, r1
    ab48:	461a      	mov	r2, r3
    ab4a:	4623      	mov	r3, r4
    ab4c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    ab50:	f000 fecc 	bl	b8ec <__aeabi_dsub>
    ab54:	4603      	mov	r3, r0
    ab56:	460c      	mov	r4, r1
    ab58:	e9c7 3402 	strd	r3, r4, [r7, #8]
		txvalue0(digitNum[i]);//1lM(digitNum[i]);
    ab5c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    ab60:	f107 0230 	add.w	r2, r7, #48	; 0x30
    ab64:	4413      	add	r3, r2
    ab66:	f813 3c20 	ldrb.w	r3, [r3, #-32]
    ab6a:	4618      	mov	r0, r3
    ab6c:	f7ff ff16 	bl	a99c <txvalue0>
		scanningDigit /= 10.0;
    ab70:	f04f 0200 	mov.w	r2, #0
    ab74:	4b1a      	ldr	r3, [pc, #104]	; (abe0 <advancedDisp+0x1d0>)
    ab76:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    ab7a:	f001 f999 	bl	beb0 <__aeabi_ddiv>
    ab7e:	4603      	mov	r3, r0
    ab80:	460c      	mov	r4, r1
    ab82:	e9c7 3408 	strd	r3, r4, [r7, #32]
	for(i=0;i<pre;i++){
    ab86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    ab8a:	3301      	adds	r3, #1
    ab8c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    ab90:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    ab94:	687a      	ldr	r2, [r7, #4]
    ab96:	429a      	cmp	r2, r3
    ab98:	dca2      	bgt.n	aae0 <advancedDisp+0xd0>
	}
	while(1 <= scanningDigit){
    ab9a:	e00d      	b.n	abb8 <advancedDisp+0x1a8>
		txvalue0(0);
    ab9c:	2000      	movs	r0, #0
    ab9e:	f7ff fefd 	bl	a99c <txvalue0>
		scanningDigit /= 10.0;
    aba2:	f04f 0200 	mov.w	r2, #0
    aba6:	4b0e      	ldr	r3, [pc, #56]	; (abe0 <advancedDisp+0x1d0>)
    aba8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    abac:	f001 f980 	bl	beb0 <__aeabi_ddiv>
    abb0:	4603      	mov	r3, r0
    abb2:	460c      	mov	r4, r1
    abb4:	e9c7 3408 	strd	r3, r4, [r7, #32]
	while(1 <= scanningDigit){
    abb8:	f04f 0200 	mov.w	r2, #0
    abbc:	4b09      	ldr	r3, [pc, #36]	; (abe4 <advancedDisp+0x1d4>)
    abbe:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    abc2:	f001 fad1 	bl	c168 <__aeabi_dcmpge>
    abc6:	4603      	mov	r3, r0
    abc8:	2b00      	cmp	r3, #0
    abca:	d1e7      	bne.n	ab9c <advancedDisp+0x18c>
	}
	return 0;
    abcc:	2300      	movs	r3, #0
}
    abce:	4618      	mov	r0, r3
    abd0:	3734      	adds	r7, #52	; 0x34
    abd2:	46bd      	mov	sp, r7
    abd4:	bd90      	pop	{r4, r7, pc}
    abd6:	bf00      	nop
    abd8:	9999999a 	.word	0x9999999a
    abdc:	3fb99999 	.word	0x3fb99999
    abe0:	40240000 	.word	0x40240000
    abe4:	3ff00000 	.word	0x3ff00000
    abe8:	00000000 	.word	0x00000000
    abec:	40c38800 	.word	0x40c38800
    abf0:	00000000 	.word	0x00000000
    abf4:	40f86a00 	.word	0x40f86a00
    abf8:	00000000 	.word	0x00000000
    abfc:	c0f86a00 	.word	0xc0f86a00

0000ac00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
    ac00:	b590      	push	{r4, r7, lr}
    ac02:	b083      	sub	sp, #12
    ac04:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
    ac06:	f7fd fa71 	bl	80ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
    ac0a:	f000 f89f 	bl	ad4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
    ac0e:	f7ff fdeb 	bl	a7e8 <MX_GPIO_Init>
  MX_TIM6_Init();
    ac12:	f000 fb37 	bl	b284 <MX_TIM6_Init>
  MX_SPI5_Init();
    ac16:	f000 f9ed 	bl	aff4 <MX_SPI5_Init>
  MX_CAN2_Init();
    ac1a:	f7ff fcc1 	bl	a5a0 <MX_CAN2_Init>
  MX_CAN1_Init();
    ac1e:	f7ff fc89 	bl	a534 <MX_CAN1_Init>
  MX_TIM12_Init();
    ac22:	f000 fb61 	bl	b2e8 <MX_TIM12_Init>
  MX_TIM1_Init();
    ac26:	f000 faa5 	bl	b174 <MX_TIM1_Init>
  MX_USART1_UART_Init();
    ac2a:	f000 fcd3 	bl	b5d4 <MX_USART1_UART_Init>
  MX_UART7_Init();
    ac2e:	f000 fc7d 	bl	b52c <MX_UART7_Init>
  MX_UART8_Init();
    ac32:	f000 fca5 	bl	b580 <MX_UART8_Init>
  MX_USART6_UART_Init();
    ac36:	f000 fcf7 	bl	b628 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // friction wheel
    ac3a:	2100      	movs	r1, #0
    ac3c:	4837      	ldr	r0, [pc, #220]	; (ad1c <main+0x11c>)
    ac3e:	f7fe fcd9 	bl	95f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
    ac42:	210c      	movs	r1, #12
    ac44:	4835      	ldr	r0, [pc, #212]	; (ad1c <main+0x11c>)
    ac46:	f7fe fcd5 	bl	95f4 <HAL_TIM_PWM_Start>
  initFriction();
    ac4a:	f000 f967 	bl	af1c <initFriction>
  initPID();
    ac4e:	f000 f8e7 	bl	ae20 <initPID>
  initLoadPID();
    ac52:	f000 f99f 	bl	af94 <initLoadPID>
  initCanFilter();
    ac56:	f7ff fd99 	bl	a78c <initCanFilter>
  initMecanum();
    ac5a:	f000 f93f 	bl	aedc <initMecanum>
  HAL_UART_Receive_IT(&huart1, rcData, 18);
    ac5e:	2212      	movs	r2, #18
    ac60:	492f      	ldr	r1, [pc, #188]	; (ad20 <main+0x120>)
    ac62:	4830      	ldr	r0, [pc, #192]	; (ad24 <main+0x124>)
    ac64:	f7ff f9bc 	bl	9fe0 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim6);
    ac68:	482f      	ldr	r0, [pc, #188]	; (ad28 <main+0x128>)
    ac6a:	f7fe fc74 	bl	9556 <HAL_TIM_Base_Start_IT>
  setDispUartHandler(&huart7);
    ac6e:	482f      	ldr	r0, [pc, #188]	; (ad2c <main+0x12c>)
    ac70:	f7ff fe70 	bl	a954 <setDispUartHandler>
  HAL_CAN_Start(&hcan1);
    ac74:	482e      	ldr	r0, [pc, #184]	; (ad30 <main+0x130>)
    ac76:	f7fd fc95 	bl	85a4 <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
    ac7a:	482e      	ldr	r0, [pc, #184]	; (ad34 <main+0x134>)
    ac7c:	f7fd fc92 	bl	85a4 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
    ac80:	2102      	movs	r1, #2
    ac82:	482b      	ldr	r0, [pc, #172]	; (ad30 <main+0x130>)
    ac84:	f7fd fcd2 	bl	862c <HAL_CAN_ActivateNotification>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
    ac88:	2102      	movs	r1, #2
    ac8a:	482a      	ldr	r0, [pc, #168]	; (ad34 <main+0x134>)
    ac8c:	f7fd fcce 	bl	862c <HAL_CAN_ActivateNotification>
  HAL_GPIO_WritePin(POWER_OUT1_GPIO_Port, POWER_OUT1_Pin, 1);
    ac90:	2201      	movs	r2, #1
    ac92:	2104      	movs	r1, #4
    ac94:	4828      	ldr	r0, [pc, #160]	; (ad38 <main+0x138>)
    ac96:	f7fd ffab 	bl	8bf0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT2_GPIO_Port, POWER_OUT2_Pin, 1);
    ac9a:	2201      	movs	r2, #1
    ac9c:	2108      	movs	r1, #8
    ac9e:	4826      	ldr	r0, [pc, #152]	; (ad38 <main+0x138>)
    aca0:	f7fd ffa6 	bl	8bf0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT3_GPIO_Port, POWER_OUT3_Pin, 1);
    aca4:	2201      	movs	r2, #1
    aca6:	2110      	movs	r1, #16
    aca8:	4823      	ldr	r0, [pc, #140]	; (ad38 <main+0x138>)
    acaa:	f7fd ffa1 	bl	8bf0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT4_GPIO_Port, POWER_OUT4_Pin, 1);
    acae:	2201      	movs	r2, #1
    acb0:	2120      	movs	r1, #32
    acb2:	4821      	ldr	r0, [pc, #132]	; (ad38 <main+0x138>)
    acb4:	f7fd ff9c 	bl	8bf0 <HAL_GPIO_WritePin>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  DBUFF[0] = rc.sw2;
    acb8:	4b20      	ldr	r3, [pc, #128]	; (ad3c <main+0x13c>)
    acba:	7a5b      	ldrb	r3, [r3, #9]
    acbc:	ee07 3a90 	vmov	s15, r3
    acc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
    acc4:	4b1e      	ldr	r3, [pc, #120]	; (ad40 <main+0x140>)
    acc6:	edc3 7a00 	vstr	s15, [r3]
	  //DBUFF[1] = gimbalPitchFdb.rpm;
	  DBUFF[2] = loadMotorFdb.rpm;
    acca:	4b1e      	ldr	r3, [pc, #120]	; (ad44 <main+0x144>)
    accc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
    acd0:	ee07 3a90 	vmov	s15, r3
    acd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    acd8:	4b19      	ldr	r3, [pc, #100]	; (ad40 <main+0x140>)
    acda:	edc3 7a02 	vstr	s15, [r3, #8]

	  for (int i = 0; i < 4; i++) {
    acde:	2300      	movs	r3, #0
    ace0:	607b      	str	r3, [r7, #4]
    ace2:	e014      	b.n	ad0e <main+0x10e>
		  advancedDisp(DBUFF[i], 5);
    ace4:	4a16      	ldr	r2, [pc, #88]	; (ad40 <main+0x140>)
    ace6:	687b      	ldr	r3, [r7, #4]
    ace8:	009b      	lsls	r3, r3, #2
    acea:	4413      	add	r3, r2
    acec:	681b      	ldr	r3, [r3, #0]
    acee:	4618      	mov	r0, r3
    acf0:	f000 ff5c 	bl	bbac <__aeabi_f2d>
    acf4:	4603      	mov	r3, r0
    acf6:	460c      	mov	r4, r1
    acf8:	2005      	movs	r0, #5
    acfa:	ec44 3b10 	vmov	d0, r3, r4
    acfe:	f7ff fe87 	bl	aa10 <advancedDisp>
		  string(",");
    ad02:	4811      	ldr	r0, [pc, #68]	; (ad48 <main+0x148>)
    ad04:	f7ff fe6a 	bl	a9dc <string>
	  for (int i = 0; i < 4; i++) {
    ad08:	687b      	ldr	r3, [r7, #4]
    ad0a:	3301      	adds	r3, #1
    ad0c:	607b      	str	r3, [r7, #4]
    ad0e:	687b      	ldr	r3, [r7, #4]
    ad10:	2b03      	cmp	r3, #3
    ad12:	dde7      	ble.n	ace4 <main+0xe4>
	  }
	  dnl();
    ad14:	f7ff fe5b 	bl	a9ce <dnl>
	  DBUFF[0] = rc.sw2;
    ad18:	e7ce      	b.n	acb8 <main+0xb8>
    ad1a:	bf00      	nop
    ad1c:	0001c918 	.word	0x0001c918
    ad20:	0001c840 	.word	0x0001c840
    ad24:	0001c9d8 	.word	0x0001c9d8
    ad28:	0001c8d8 	.word	0x0001c8d8
    ad2c:	0001c998 	.word	0x0001c998
    ad30:	0001c610 	.word	0x0001c610
    ad34:	0001c5e8 	.word	0x0001c5e8
    ad38:	40021c00 	.word	0x40021c00
    ad3c:	0001c638 	.word	0x0001c638
    ad40:	0001c680 	.word	0x0001c680
    ad44:	0001c828 	.word	0x0001c828
    ad48:	0000c4dc 	.word	0x0000c4dc

0000ad4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
    ad4c:	b580      	push	{r7, lr}
    ad4e:	b094      	sub	sp, #80	; 0x50
    ad50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
    ad52:	f107 0320 	add.w	r3, r7, #32
    ad56:	2230      	movs	r2, #48	; 0x30
    ad58:	2100      	movs	r1, #0
    ad5a:	4618      	mov	r0, r3
    ad5c:	f000 fdba 	bl	b8d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
    ad60:	f107 030c 	add.w	r3, r7, #12
    ad64:	2200      	movs	r2, #0
    ad66:	601a      	str	r2, [r3, #0]
    ad68:	605a      	str	r2, [r3, #4]
    ad6a:	609a      	str	r2, [r3, #8]
    ad6c:	60da      	str	r2, [r3, #12]
    ad6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
    ad70:	2300      	movs	r3, #0
    ad72:	60bb      	str	r3, [r7, #8]
    ad74:	4b28      	ldr	r3, [pc, #160]	; (ae18 <SystemClock_Config+0xcc>)
    ad76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    ad78:	4a27      	ldr	r2, [pc, #156]	; (ae18 <SystemClock_Config+0xcc>)
    ad7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    ad7e:	6413      	str	r3, [r2, #64]	; 0x40
    ad80:	4b25      	ldr	r3, [pc, #148]	; (ae18 <SystemClock_Config+0xcc>)
    ad82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    ad84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    ad88:	60bb      	str	r3, [r7, #8]
    ad8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
    ad8c:	2300      	movs	r3, #0
    ad8e:	607b      	str	r3, [r7, #4]
    ad90:	4b22      	ldr	r3, [pc, #136]	; (ae1c <SystemClock_Config+0xd0>)
    ad92:	681b      	ldr	r3, [r3, #0]
    ad94:	4a21      	ldr	r2, [pc, #132]	; (ae1c <SystemClock_Config+0xd0>)
    ad96:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
    ad9a:	6013      	str	r3, [r2, #0]
    ad9c:	4b1f      	ldr	r3, [pc, #124]	; (ae1c <SystemClock_Config+0xd0>)
    ad9e:	681b      	ldr	r3, [r3, #0]
    ada0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    ada4:	607b      	str	r3, [r7, #4]
    ada6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
    ada8:	2301      	movs	r3, #1
    adaa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
    adac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    adb0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
    adb2:	2302      	movs	r3, #2
    adb4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
    adb6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    adba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
    adbc:	2306      	movs	r3, #6
    adbe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
    adc0:	23a8      	movs	r3, #168	; 0xa8
    adc2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
    adc4:	2302      	movs	r3, #2
    adc6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
    adc8:	2304      	movs	r3, #4
    adca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
    adcc:	f107 0320 	add.w	r3, r7, #32
    add0:	4618      	mov	r0, r3
    add2:	f7fd ff27 	bl	8c24 <HAL_RCC_OscConfig>
    add6:	4603      	mov	r3, r0
    add8:	2b00      	cmp	r3, #0
    adda:	d001      	beq.n	ade0 <SystemClock_Config+0x94>
  {
    Error_Handler();
    addc:	f000 f906 	bl	afec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
    ade0:	230f      	movs	r3, #15
    ade2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
    ade4:	2302      	movs	r3, #2
    ade6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
    ade8:	2300      	movs	r3, #0
    adea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
    adec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
    adf0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
    adf2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    adf6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
    adf8:	f107 030c 	add.w	r3, r7, #12
    adfc:	2105      	movs	r1, #5
    adfe:	4618      	mov	r0, r3
    ae00:	f7fe f952 	bl	90a8 <HAL_RCC_ClockConfig>
    ae04:	4603      	mov	r3, r0
    ae06:	2b00      	cmp	r3, #0
    ae08:	d001      	beq.n	ae0e <SystemClock_Config+0xc2>
  {
    Error_Handler();
    ae0a:	f000 f8ef 	bl	afec <Error_Handler>
  }
}
    ae0e:	bf00      	nop
    ae10:	3750      	adds	r7, #80	; 0x50
    ae12:	46bd      	mov	sp, r7
    ae14:	bd80      	pop	{r7, pc}
    ae16:	bf00      	nop
    ae18:	40023800 	.word	0x40023800
    ae1c:	40007000 	.word	0x40007000

0000ae20 <initPID>:
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
	}
	driveWheel(u);
}

void initPID() {
    ae20:	b480      	push	{r7}
    ae22:	b083      	sub	sp, #12
    ae24:	af00      	add	r7, sp, #0
	for (int i = 0; i < 4; i++) {
    ae26:	2300      	movs	r3, #0
    ae28:	607b      	str	r3, [r7, #4]
    ae2a:	e042      	b.n	aeb2 <initPID+0x92>
		wheelPID[i].t = 2.0f;
    ae2c:	4a25      	ldr	r2, [pc, #148]	; (aec4 <initPID+0xa4>)
    ae2e:	687b      	ldr	r3, [r7, #4]
    ae30:	212c      	movs	r1, #44	; 0x2c
    ae32:	fb01 f303 	mul.w	r3, r1, r3
    ae36:	4413      	add	r3, r2
    ae38:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    ae3c:	601a      	str	r2, [r3, #0]
		wheelPID[i].p = 6.5f;
    ae3e:	4a21      	ldr	r2, [pc, #132]	; (aec4 <initPID+0xa4>)
    ae40:	687b      	ldr	r3, [r7, #4]
    ae42:	212c      	movs	r1, #44	; 0x2c
    ae44:	fb01 f303 	mul.w	r3, r1, r3
    ae48:	4413      	add	r3, r2
    ae4a:	3304      	adds	r3, #4
    ae4c:	4a1e      	ldr	r2, [pc, #120]	; (aec8 <initPID+0xa8>)
    ae4e:	601a      	str	r2, [r3, #0]
		wheelPID[i].i = 50.0f;
    ae50:	4a1c      	ldr	r2, [pc, #112]	; (aec4 <initPID+0xa4>)
    ae52:	687b      	ldr	r3, [r7, #4]
    ae54:	212c      	movs	r1, #44	; 0x2c
    ae56:	fb01 f303 	mul.w	r3, r1, r3
    ae5a:	4413      	add	r3, r2
    ae5c:	3308      	adds	r3, #8
    ae5e:	4a1b      	ldr	r2, [pc, #108]	; (aecc <initPID+0xac>)
    ae60:	601a      	str	r2, [r3, #0]
		wheelPID[i].d = 0.0f;
    ae62:	4a18      	ldr	r2, [pc, #96]	; (aec4 <initPID+0xa4>)
    ae64:	687b      	ldr	r3, [r7, #4]
    ae66:	212c      	movs	r1, #44	; 0x2c
    ae68:	fb01 f303 	mul.w	r3, r1, r3
    ae6c:	4413      	add	r3, r2
    ae6e:	330c      	adds	r3, #12
    ae70:	f04f 0200 	mov.w	r2, #0
    ae74:	601a      	str	r2, [r3, #0]
		wheelPID[i].outLimit = 15000.0f;
    ae76:	4a13      	ldr	r2, [pc, #76]	; (aec4 <initPID+0xa4>)
    ae78:	687b      	ldr	r3, [r7, #4]
    ae7a:	212c      	movs	r1, #44	; 0x2c
    ae7c:	fb01 f303 	mul.w	r3, r1, r3
    ae80:	4413      	add	r3, r2
    ae82:	3310      	adds	r3, #16
    ae84:	4a12      	ldr	r2, [pc, #72]	; (aed0 <initPID+0xb0>)
    ae86:	601a      	str	r2, [r3, #0]
		wheelPID[i].integralOutLimit = 500.0f;
    ae88:	4a0e      	ldr	r2, [pc, #56]	; (aec4 <initPID+0xa4>)
    ae8a:	687b      	ldr	r3, [r7, #4]
    ae8c:	212c      	movs	r1, #44	; 0x2c
    ae8e:	fb01 f303 	mul.w	r3, r1, r3
    ae92:	4413      	add	r3, r2
    ae94:	3314      	adds	r3, #20
    ae96:	4a0f      	ldr	r2, [pc, #60]	; (aed4 <initPID+0xb4>)
    ae98:	601a      	str	r2, [r3, #0]
		wheelPID[i].differentialFilterRate = 0.9f;
    ae9a:	4a0a      	ldr	r2, [pc, #40]	; (aec4 <initPID+0xa4>)
    ae9c:	687b      	ldr	r3, [r7, #4]
    ae9e:	212c      	movs	r1, #44	; 0x2c
    aea0:	fb01 f303 	mul.w	r3, r1, r3
    aea4:	4413      	add	r3, r2
    aea6:	3318      	adds	r3, #24
    aea8:	4a0b      	ldr	r2, [pc, #44]	; (aed8 <initPID+0xb8>)
    aeaa:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
    aeac:	687b      	ldr	r3, [r7, #4]
    aeae:	3301      	adds	r3, #1
    aeb0:	607b      	str	r3, [r7, #4]
    aeb2:	687b      	ldr	r3, [r7, #4]
    aeb4:	2b03      	cmp	r3, #3
    aeb6:	ddb9      	ble.n	ae2c <initPID+0xc>
	}
}
    aeb8:	bf00      	nop
    aeba:	370c      	adds	r7, #12
    aebc:	46bd      	mov	sp, r7
    aebe:	f85d 7b04 	ldr.w	r7, [sp], #4
    aec2:	4770      	bx	lr
    aec4:	0001c700 	.word	0x0001c700
    aec8:	40d00000 	.word	0x40d00000
    aecc:	42480000 	.word	0x42480000
    aed0:	466a6000 	.word	0x466a6000
    aed4:	43fa0000 	.word	0x43fa0000
    aed8:	3f666666 	.word	0x3f666666

0000aedc <initMecanum>:

void initMecanum() {
    aedc:	b480      	push	{r7}
    aede:	af00      	add	r7, sp, #0
	mecanum.param.wheel_perimeter = PERIMETER;
    aee0:	4b0a      	ldr	r3, [pc, #40]	; (af0c <initMecanum+0x30>)
    aee2:	4a0b      	ldr	r2, [pc, #44]	; (af10 <initMecanum+0x34>)
    aee4:	601a      	str	r2, [r3, #0]
	mecanum.param.wheeltrack = WHEELTRACK;
    aee6:	4b09      	ldr	r3, [pc, #36]	; (af0c <initMecanum+0x30>)
    aee8:	4a0a      	ldr	r2, [pc, #40]	; (af14 <initMecanum+0x38>)
    aeea:	605a      	str	r2, [r3, #4]
	mecanum.param.wheelbase = WHEELBASE;
    aeec:	4b07      	ldr	r3, [pc, #28]	; (af0c <initMecanum+0x30>)
    aeee:	4a0a      	ldr	r2, [pc, #40]	; (af18 <initMecanum+0x3c>)
    aef0:	609a      	str	r2, [r3, #8]
	mecanum.param.rotate_x_offset = 0;
    aef2:	4b06      	ldr	r3, [pc, #24]	; (af0c <initMecanum+0x30>)
    aef4:	f04f 0200 	mov.w	r2, #0
    aef8:	60da      	str	r2, [r3, #12]
	mecanum.param.rotate_y_offset = 0;
    aefa:	4b04      	ldr	r3, [pc, #16]	; (af0c <initMecanum+0x30>)
    aefc:	f04f 0200 	mov.w	r2, #0
    af00:	611a      	str	r2, [r3, #16]
}
    af02:	bf00      	nop
    af04:	46bd      	mov	sp, r7
    af06:	f85d 7b04 	ldr.w	r7, [sp], #4
    af0a:	4770      	bx	lr
    af0c:	0001c7b8 	.word	0x0001c7b8
    af10:	43ef0000 	.word	0x43ef0000
    af14:	43c50000 	.word	0x43c50000
    af18:	43cf8000 	.word	0x43cf8000

0000af1c <initFriction>:

void initFriction() {
    af1c:	b580      	push	{r7, lr}
    af1e:	b082      	sub	sp, #8
    af20:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1500);
    af22:	4b1b      	ldr	r3, [pc, #108]	; (af90 <initFriction+0x74>)
    af24:	681b      	ldr	r3, [r3, #0]
    af26:	f240 52dc 	movw	r2, #1500	; 0x5dc
    af2a:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 1500);
    af2c:	4b18      	ldr	r3, [pc, #96]	; (af90 <initFriction+0x74>)
    af2e:	681b      	ldr	r3, [r3, #0]
    af30:	f240 52dc 	movw	r2, #1500	; 0x5dc
    af34:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(3000);
    af36:	f640 30b8 	movw	r0, #3000	; 0xbb8
    af3a:	f7fd f935 	bl	81a8 <HAL_Delay>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1220);
    af3e:	4b14      	ldr	r3, [pc, #80]	; (af90 <initFriction+0x74>)
    af40:	681b      	ldr	r3, [r3, #0]
    af42:	f240 42c4 	movw	r2, #1220	; 0x4c4
    af46:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 1220);
    af48:	4b11      	ldr	r3, [pc, #68]	; (af90 <initFriction+0x74>)
    af4a:	681b      	ldr	r3, [r3, #0]
    af4c:	f240 42c4 	movw	r2, #1220	; 0x4c4
    af50:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(5000);
    af52:	f241 3088 	movw	r0, #5000	; 0x1388
    af56:	f7fd f927 	bl	81a8 <HAL_Delay>
	for (int i = 1220; i < 1400; i++) {
    af5a:	f240 43c4 	movw	r3, #1220	; 0x4c4
    af5e:	607b      	str	r3, [r7, #4]
    af60:	e00d      	b.n	af7e <initFriction+0x62>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, i);
    af62:	4b0b      	ldr	r3, [pc, #44]	; (af90 <initFriction+0x74>)
    af64:	681b      	ldr	r3, [r3, #0]
    af66:	687a      	ldr	r2, [r7, #4]
    af68:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, i);
    af6a:	4b09      	ldr	r3, [pc, #36]	; (af90 <initFriction+0x74>)
    af6c:	681b      	ldr	r3, [r3, #0]
    af6e:	687a      	ldr	r2, [r7, #4]
    af70:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_Delay(30);
    af72:	201e      	movs	r0, #30
    af74:	f7fd f918 	bl	81a8 <HAL_Delay>
	for (int i = 1220; i < 1400; i++) {
    af78:	687b      	ldr	r3, [r7, #4]
    af7a:	3301      	adds	r3, #1
    af7c:	607b      	str	r3, [r7, #4]
    af7e:	687b      	ldr	r3, [r7, #4]
    af80:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
    af84:	dbed      	blt.n	af62 <initFriction+0x46>
	}
}
    af86:	bf00      	nop
    af88:	3708      	adds	r7, #8
    af8a:	46bd      	mov	sp, r7
    af8c:	bd80      	pop	{r7, pc}
    af8e:	bf00      	nop
    af90:	0001c918 	.word	0x0001c918

0000af94 <initLoadPID>:

void initLoadPID() {
    af94:	b480      	push	{r7}
    af96:	af00      	add	r7, sp, #0
	loadPID.t = 2.0f;
    af98:	4b0d      	ldr	r3, [pc, #52]	; (afd0 <initLoadPID+0x3c>)
    af9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    af9e:	601a      	str	r2, [r3, #0]
	loadPID.p = 10.0f;
    afa0:	4b0b      	ldr	r3, [pc, #44]	; (afd0 <initLoadPID+0x3c>)
    afa2:	4a0c      	ldr	r2, [pc, #48]	; (afd4 <initLoadPID+0x40>)
    afa4:	605a      	str	r2, [r3, #4]
	loadPID.i = 0.1f*500;
    afa6:	4b0a      	ldr	r3, [pc, #40]	; (afd0 <initLoadPID+0x3c>)
    afa8:	4a0b      	ldr	r2, [pc, #44]	; (afd8 <initLoadPID+0x44>)
    afaa:	609a      	str	r2, [r3, #8]
	loadPID.d = 0.07f;
    afac:	4b08      	ldr	r3, [pc, #32]	; (afd0 <initLoadPID+0x3c>)
    afae:	4a0b      	ldr	r2, [pc, #44]	; (afdc <initLoadPID+0x48>)
    afb0:	60da      	str	r2, [r3, #12]
	loadPID.outLimit = 30000.0f;
    afb2:	4b07      	ldr	r3, [pc, #28]	; (afd0 <initLoadPID+0x3c>)
    afb4:	4a0a      	ldr	r2, [pc, #40]	; (afe0 <initLoadPID+0x4c>)
    afb6:	611a      	str	r2, [r3, #16]
	loadPID.integralOutLimit = 10000.0f;
    afb8:	4b05      	ldr	r3, [pc, #20]	; (afd0 <initLoadPID+0x3c>)
    afba:	4a0a      	ldr	r2, [pc, #40]	; (afe4 <initLoadPID+0x50>)
    afbc:	615a      	str	r2, [r3, #20]
	loadPID.differentialFilterRate = 0.9f;
    afbe:	4b04      	ldr	r3, [pc, #16]	; (afd0 <initLoadPID+0x3c>)
    afc0:	4a09      	ldr	r2, [pc, #36]	; (afe8 <initLoadPID+0x54>)
    afc2:	619a      	str	r2, [r3, #24]
}
    afc4:	bf00      	nop
    afc6:	46bd      	mov	sp, r7
    afc8:	f85d 7b04 	ldr.w	r7, [sp], #4
    afcc:	4770      	bx	lr
    afce:	bf00      	nop
    afd0:	0001c854 	.word	0x0001c854
    afd4:	41200000 	.word	0x41200000
    afd8:	42480000 	.word	0x42480000
    afdc:	3d8f5c29 	.word	0x3d8f5c29
    afe0:	46ea6000 	.word	0x46ea6000
    afe4:	461c4000 	.word	0x461c4000
    afe8:	3f666666 	.word	0x3f666666

0000afec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
    afec:	b480      	push	{r7}
    afee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
    aff0:	e7fe      	b.n	aff0 <Error_Handler+0x4>
	...

0000aff4 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
    aff4:	b580      	push	{r7, lr}
    aff6:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
    aff8:	4b17      	ldr	r3, [pc, #92]	; (b058 <MX_SPI5_Init+0x64>)
    affa:	4a18      	ldr	r2, [pc, #96]	; (b05c <MX_SPI5_Init+0x68>)
    affc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
    affe:	4b16      	ldr	r3, [pc, #88]	; (b058 <MX_SPI5_Init+0x64>)
    b000:	f44f 7282 	mov.w	r2, #260	; 0x104
    b004:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
    b006:	4b14      	ldr	r3, [pc, #80]	; (b058 <MX_SPI5_Init+0x64>)
    b008:	2200      	movs	r2, #0
    b00a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
    b00c:	4b12      	ldr	r3, [pc, #72]	; (b058 <MX_SPI5_Init+0x64>)
    b00e:	2200      	movs	r2, #0
    b010:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
    b012:	4b11      	ldr	r3, [pc, #68]	; (b058 <MX_SPI5_Init+0x64>)
    b014:	2200      	movs	r2, #0
    b016:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
    b018:	4b0f      	ldr	r3, [pc, #60]	; (b058 <MX_SPI5_Init+0x64>)
    b01a:	2200      	movs	r2, #0
    b01c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
    b01e:	4b0e      	ldr	r3, [pc, #56]	; (b058 <MX_SPI5_Init+0x64>)
    b020:	f44f 7200 	mov.w	r2, #512	; 0x200
    b024:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
    b026:	4b0c      	ldr	r3, [pc, #48]	; (b058 <MX_SPI5_Init+0x64>)
    b028:	2230      	movs	r2, #48	; 0x30
    b02a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
    b02c:	4b0a      	ldr	r3, [pc, #40]	; (b058 <MX_SPI5_Init+0x64>)
    b02e:	2200      	movs	r2, #0
    b030:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
    b032:	4b09      	ldr	r3, [pc, #36]	; (b058 <MX_SPI5_Init+0x64>)
    b034:	2200      	movs	r2, #0
    b036:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
    b038:	4b07      	ldr	r3, [pc, #28]	; (b058 <MX_SPI5_Init+0x64>)
    b03a:	2200      	movs	r2, #0
    b03c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
    b03e:	4b06      	ldr	r3, [pc, #24]	; (b058 <MX_SPI5_Init+0x64>)
    b040:	220a      	movs	r2, #10
    b042:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
    b044:	4804      	ldr	r0, [pc, #16]	; (b058 <MX_SPI5_Init+0x64>)
    b046:	f7fe f9f7 	bl	9438 <HAL_SPI_Init>
    b04a:	4603      	mov	r3, r0
    b04c:	2b00      	cmp	r3, #0
    b04e:	d001      	beq.n	b054 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
    b050:	f7ff ffcc 	bl	afec <Error_Handler>
  }

}
    b054:	bf00      	nop
    b056:	bd80      	pop	{r7, pc}
    b058:	0001c880 	.word	0x0001c880
    b05c:	40015000 	.word	0x40015000

0000b060 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
    b060:	b580      	push	{r7, lr}
    b062:	b08a      	sub	sp, #40	; 0x28
    b064:	af00      	add	r7, sp, #0
    b066:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
    b068:	f107 0314 	add.w	r3, r7, #20
    b06c:	2200      	movs	r2, #0
    b06e:	601a      	str	r2, [r3, #0]
    b070:	605a      	str	r2, [r3, #4]
    b072:	609a      	str	r2, [r3, #8]
    b074:	60da      	str	r2, [r3, #12]
    b076:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
    b078:	687b      	ldr	r3, [r7, #4]
    b07a:	681b      	ldr	r3, [r3, #0]
    b07c:	4a19      	ldr	r2, [pc, #100]	; (b0e4 <HAL_SPI_MspInit+0x84>)
    b07e:	4293      	cmp	r3, r2
    b080:	d12c      	bne.n	b0dc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
    b082:	2300      	movs	r3, #0
    b084:	613b      	str	r3, [r7, #16]
    b086:	4b18      	ldr	r3, [pc, #96]	; (b0e8 <HAL_SPI_MspInit+0x88>)
    b088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    b08a:	4a17      	ldr	r2, [pc, #92]	; (b0e8 <HAL_SPI_MspInit+0x88>)
    b08c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    b090:	6453      	str	r3, [r2, #68]	; 0x44
    b092:	4b15      	ldr	r3, [pc, #84]	; (b0e8 <HAL_SPI_MspInit+0x88>)
    b094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    b096:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    b09a:	613b      	str	r3, [r7, #16]
    b09c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
    b09e:	2300      	movs	r3, #0
    b0a0:	60fb      	str	r3, [r7, #12]
    b0a2:	4b11      	ldr	r3, [pc, #68]	; (b0e8 <HAL_SPI_MspInit+0x88>)
    b0a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b0a6:	4a10      	ldr	r2, [pc, #64]	; (b0e8 <HAL_SPI_MspInit+0x88>)
    b0a8:	f043 0320 	orr.w	r3, r3, #32
    b0ac:	6313      	str	r3, [r2, #48]	; 0x30
    b0ae:	4b0e      	ldr	r3, [pc, #56]	; (b0e8 <HAL_SPI_MspInit+0x88>)
    b0b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b0b2:	f003 0320 	and.w	r3, r3, #32
    b0b6:	60fb      	str	r3, [r7, #12]
    b0b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF9     ------> SPI5_MOSI
    PF8     ------> SPI5_MISO 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_8;
    b0ba:	f44f 7360 	mov.w	r3, #896	; 0x380
    b0be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    b0c0:	2302      	movs	r3, #2
    b0c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    b0c4:	2300      	movs	r3, #0
    b0c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    b0c8:	2303      	movs	r3, #3
    b0ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
    b0cc:	2305      	movs	r3, #5
    b0ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
    b0d0:	f107 0314 	add.w	r3, r7, #20
    b0d4:	4619      	mov	r1, r3
    b0d6:	4805      	ldr	r0, [pc, #20]	; (b0ec <HAL_SPI_MspInit+0x8c>)
    b0d8:	f7fd fbe0 	bl	889c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
    b0dc:	bf00      	nop
    b0de:	3728      	adds	r7, #40	; 0x28
    b0e0:	46bd      	mov	sp, r7
    b0e2:	bd80      	pop	{r7, pc}
    b0e4:	40015000 	.word	0x40015000
    b0e8:	40023800 	.word	0x40023800
    b0ec:	40021400 	.word	0x40021400

0000b0f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
    b0f0:	b480      	push	{r7}
    b0f2:	b083      	sub	sp, #12
    b0f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
    b0f6:	2300      	movs	r3, #0
    b0f8:	607b      	str	r3, [r7, #4]
    b0fa:	4b10      	ldr	r3, [pc, #64]	; (b13c <HAL_MspInit+0x4c>)
    b0fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    b0fe:	4a0f      	ldr	r2, [pc, #60]	; (b13c <HAL_MspInit+0x4c>)
    b100:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    b104:	6453      	str	r3, [r2, #68]	; 0x44
    b106:	4b0d      	ldr	r3, [pc, #52]	; (b13c <HAL_MspInit+0x4c>)
    b108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    b10a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    b10e:	607b      	str	r3, [r7, #4]
    b110:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
    b112:	2300      	movs	r3, #0
    b114:	603b      	str	r3, [r7, #0]
    b116:	4b09      	ldr	r3, [pc, #36]	; (b13c <HAL_MspInit+0x4c>)
    b118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b11a:	4a08      	ldr	r2, [pc, #32]	; (b13c <HAL_MspInit+0x4c>)
    b11c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    b120:	6413      	str	r3, [r2, #64]	; 0x40
    b122:	4b06      	ldr	r3, [pc, #24]	; (b13c <HAL_MspInit+0x4c>)
    b124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b126:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    b12a:	603b      	str	r3, [r7, #0]
    b12c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
    b12e:	bf00      	nop
    b130:	370c      	adds	r7, #12
    b132:	46bd      	mov	sp, r7
    b134:	f85d 7b04 	ldr.w	r7, [sp], #4
    b138:	4770      	bx	lr
    b13a:	bf00      	nop
    b13c:	40023800 	.word	0x40023800

0000b140 <_kill>:
{
	return 1;
}

int _kill(int pid, int sig)
{
    b140:	b580      	push	{r7, lr}
    b142:	b082      	sub	sp, #8
    b144:	af00      	add	r7, sp, #0
    b146:	6078      	str	r0, [r7, #4]
    b148:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
    b14a:	f000 fb99 	bl	b880 <__errno>
    b14e:	4602      	mov	r2, r0
    b150:	2316      	movs	r3, #22
    b152:	6013      	str	r3, [r2, #0]
	return -1;
    b154:	f04f 33ff 	mov.w	r3, #4294967295
}
    b158:	4618      	mov	r0, r3
    b15a:	3708      	adds	r7, #8
    b15c:	46bd      	mov	sp, r7
    b15e:	bd80      	pop	{r7, pc}

0000b160 <_exit>:

void _exit (int status)
{
    b160:	b580      	push	{r7, lr}
    b162:	b082      	sub	sp, #8
    b164:	af00      	add	r7, sp, #0
    b166:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
    b168:	f04f 31ff 	mov.w	r1, #4294967295
    b16c:	6878      	ldr	r0, [r7, #4]
    b16e:	f7ff ffe7 	bl	b140 <_kill>
	while (1) {}		/* Make sure we hang here */
    b172:	e7fe      	b.n	b172 <_exit+0x12>

0000b174 <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
    b174:	b580      	push	{r7, lr}
    b176:	af00      	add	r7, sp, #0
  htim1.Instance = TIM1;
    b178:	4b3d      	ldr	r3, [pc, #244]	; (b270 <MX_TIM1_Init+0xfc>)
    b17a:	4a3e      	ldr	r2, [pc, #248]	; (b274 <MX_TIM1_Init+0x100>)
    b17c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
    b17e:	4b3c      	ldr	r3, [pc, #240]	; (b270 <MX_TIM1_Init+0xfc>)
    b180:	22a7      	movs	r2, #167	; 0xa7
    b182:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
    b184:	4b3a      	ldr	r3, [pc, #232]	; (b270 <MX_TIM1_Init+0xfc>)
    b186:	2200      	movs	r2, #0
    b188:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
    b18a:	4b39      	ldr	r3, [pc, #228]	; (b270 <MX_TIM1_Init+0xfc>)
    b18c:	f644 621f 	movw	r2, #19999	; 0x4e1f
    b190:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
    b192:	4b37      	ldr	r3, [pc, #220]	; (b270 <MX_TIM1_Init+0xfc>)
    b194:	2200      	movs	r2, #0
    b196:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
    b198:	4b35      	ldr	r3, [pc, #212]	; (b270 <MX_TIM1_Init+0xfc>)
    b19a:	2200      	movs	r2, #0
    b19c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
    b19e:	4b34      	ldr	r3, [pc, #208]	; (b270 <MX_TIM1_Init+0xfc>)
    b1a0:	2200      	movs	r2, #0
    b1a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
    b1a4:	4832      	ldr	r0, [pc, #200]	; (b270 <MX_TIM1_Init+0xfc>)
    b1a6:	f7fe f9fa 	bl	959e <HAL_TIM_PWM_Init>
    b1aa:	4603      	mov	r3, r0
    b1ac:	2b00      	cmp	r3, #0
    b1ae:	d001      	beq.n	b1b4 <MX_TIM1_Init+0x40>
  {
    Error_Handler();
    b1b0:	f7ff ff1c 	bl	afec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
    b1b4:	4b30      	ldr	r3, [pc, #192]	; (b278 <MX_TIM1_Init+0x104>)
    b1b6:	2200      	movs	r2, #0
    b1b8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
    b1ba:	4b2f      	ldr	r3, [pc, #188]	; (b278 <MX_TIM1_Init+0x104>)
    b1bc:	2200      	movs	r2, #0
    b1be:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
    b1c0:	492d      	ldr	r1, [pc, #180]	; (b278 <MX_TIM1_Init+0x104>)
    b1c2:	482b      	ldr	r0, [pc, #172]	; (b270 <MX_TIM1_Init+0xfc>)
    b1c4:	f7fe fd8f 	bl	9ce6 <HAL_TIMEx_MasterConfigSynchronization>
    b1c8:	4603      	mov	r3, r0
    b1ca:	2b00      	cmp	r3, #0
    b1cc:	d001      	beq.n	b1d2 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
    b1ce:	f7ff ff0d 	bl	afec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
    b1d2:	4b2a      	ldr	r3, [pc, #168]	; (b27c <MX_TIM1_Init+0x108>)
    b1d4:	2260      	movs	r2, #96	; 0x60
    b1d6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 1000;
    b1d8:	4b28      	ldr	r3, [pc, #160]	; (b27c <MX_TIM1_Init+0x108>)
    b1da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b1de:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
    b1e0:	4b26      	ldr	r3, [pc, #152]	; (b27c <MX_TIM1_Init+0x108>)
    b1e2:	2200      	movs	r2, #0
    b1e4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
    b1e6:	4b25      	ldr	r3, [pc, #148]	; (b27c <MX_TIM1_Init+0x108>)
    b1e8:	2200      	movs	r2, #0
    b1ea:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
    b1ec:	4b23      	ldr	r3, [pc, #140]	; (b27c <MX_TIM1_Init+0x108>)
    b1ee:	2200      	movs	r2, #0
    b1f0:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
    b1f2:	4b22      	ldr	r3, [pc, #136]	; (b27c <MX_TIM1_Init+0x108>)
    b1f4:	2200      	movs	r2, #0
    b1f6:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
    b1f8:	4b20      	ldr	r3, [pc, #128]	; (b27c <MX_TIM1_Init+0x108>)
    b1fa:	2200      	movs	r2, #0
    b1fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
    b1fe:	2200      	movs	r2, #0
    b200:	491e      	ldr	r1, [pc, #120]	; (b27c <MX_TIM1_Init+0x108>)
    b202:	481b      	ldr	r0, [pc, #108]	; (b270 <MX_TIM1_Init+0xfc>)
    b204:	f7fe fa34 	bl	9670 <HAL_TIM_PWM_ConfigChannel>
    b208:	4603      	mov	r3, r0
    b20a:	2b00      	cmp	r3, #0
    b20c:	d001      	beq.n	b212 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
    b20e:	f7ff feed 	bl	afec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
    b212:	220c      	movs	r2, #12
    b214:	4919      	ldr	r1, [pc, #100]	; (b27c <MX_TIM1_Init+0x108>)
    b216:	4816      	ldr	r0, [pc, #88]	; (b270 <MX_TIM1_Init+0xfc>)
    b218:	f7fe fa2a 	bl	9670 <HAL_TIM_PWM_ConfigChannel>
    b21c:	4603      	mov	r3, r0
    b21e:	2b00      	cmp	r3, #0
    b220:	d001      	beq.n	b226 <MX_TIM1_Init+0xb2>
  {
    Error_Handler();
    b222:	f7ff fee3 	bl	afec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
    b226:	4b16      	ldr	r3, [pc, #88]	; (b280 <MX_TIM1_Init+0x10c>)
    b228:	2200      	movs	r2, #0
    b22a:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
    b22c:	4b14      	ldr	r3, [pc, #80]	; (b280 <MX_TIM1_Init+0x10c>)
    b22e:	2200      	movs	r2, #0
    b230:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
    b232:	4b13      	ldr	r3, [pc, #76]	; (b280 <MX_TIM1_Init+0x10c>)
    b234:	2200      	movs	r2, #0
    b236:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
    b238:	4b11      	ldr	r3, [pc, #68]	; (b280 <MX_TIM1_Init+0x10c>)
    b23a:	2200      	movs	r2, #0
    b23c:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
    b23e:	4b10      	ldr	r3, [pc, #64]	; (b280 <MX_TIM1_Init+0x10c>)
    b240:	2200      	movs	r2, #0
    b242:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
    b244:	4b0e      	ldr	r3, [pc, #56]	; (b280 <MX_TIM1_Init+0x10c>)
    b246:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    b24a:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
    b24c:	4b0c      	ldr	r3, [pc, #48]	; (b280 <MX_TIM1_Init+0x10c>)
    b24e:	2200      	movs	r2, #0
    b250:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
    b252:	490b      	ldr	r1, [pc, #44]	; (b280 <MX_TIM1_Init+0x10c>)
    b254:	4806      	ldr	r0, [pc, #24]	; (b270 <MX_TIM1_Init+0xfc>)
    b256:	f7fe fd8b 	bl	9d70 <HAL_TIMEx_ConfigBreakDeadTime>
    b25a:	4603      	mov	r3, r0
    b25c:	2b00      	cmp	r3, #0
    b25e:	d001      	beq.n	b264 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
    b260:	f7ff fec4 	bl	afec <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
    b264:	4802      	ldr	r0, [pc, #8]	; (b270 <MX_TIM1_Init+0xfc>)
    b266:	f000 f8dd 	bl	b424 <HAL_TIM_MspPostInit>

}
    b26a:	bf00      	nop
    b26c:	bd80      	pop	{r7, pc}
    b26e:	bf00      	nop
    b270:	0001c918 	.word	0x0001c918
    b274:	40010000 	.word	0x40010000
    b278:	0001c5a0 	.word	0x0001c5a0
    b27c:	0001c5a8 	.word	0x0001c5a8
    b280:	0001c5c4 	.word	0x0001c5c4

0000b284 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
    b284:	b580      	push	{r7, lr}
    b286:	af00      	add	r7, sp, #0

  htim6.Instance = TIM6;
    b288:	4b14      	ldr	r3, [pc, #80]	; (b2dc <MX_TIM6_Init+0x58>)
    b28a:	4a15      	ldr	r2, [pc, #84]	; (b2e0 <MX_TIM6_Init+0x5c>)
    b28c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10-1;
    b28e:	4b13      	ldr	r3, [pc, #76]	; (b2dc <MX_TIM6_Init+0x58>)
    b290:	2209      	movs	r2, #9
    b292:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
    b294:	4b11      	ldr	r3, [pc, #68]	; (b2dc <MX_TIM6_Init+0x58>)
    b296:	2200      	movs	r2, #0
    b298:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 16800;
    b29a:	4b10      	ldr	r3, [pc, #64]	; (b2dc <MX_TIM6_Init+0x58>)
    b29c:	f244 12a0 	movw	r2, #16800	; 0x41a0
    b2a0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
    b2a2:	4b0e      	ldr	r3, [pc, #56]	; (b2dc <MX_TIM6_Init+0x58>)
    b2a4:	2200      	movs	r2, #0
    b2a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
    b2a8:	480c      	ldr	r0, [pc, #48]	; (b2dc <MX_TIM6_Init+0x58>)
    b2aa:	f7fe f929 	bl	9500 <HAL_TIM_Base_Init>
    b2ae:	4603      	mov	r3, r0
    b2b0:	2b00      	cmp	r3, #0
    b2b2:	d001      	beq.n	b2b8 <MX_TIM6_Init+0x34>
  {
    Error_Handler();
    b2b4:	f7ff fe9a 	bl	afec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
    b2b8:	4b0a      	ldr	r3, [pc, #40]	; (b2e4 <MX_TIM6_Init+0x60>)
    b2ba:	2200      	movs	r2, #0
    b2bc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
    b2be:	4b09      	ldr	r3, [pc, #36]	; (b2e4 <MX_TIM6_Init+0x60>)
    b2c0:	2200      	movs	r2, #0
    b2c2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
    b2c4:	4907      	ldr	r1, [pc, #28]	; (b2e4 <MX_TIM6_Init+0x60>)
    b2c6:	4805      	ldr	r0, [pc, #20]	; (b2dc <MX_TIM6_Init+0x58>)
    b2c8:	f7fe fd0d 	bl	9ce6 <HAL_TIMEx_MasterConfigSynchronization>
    b2cc:	4603      	mov	r3, r0
    b2ce:	2b00      	cmp	r3, #0
    b2d0:	d001      	beq.n	b2d6 <MX_TIM6_Init+0x52>
  {
    Error_Handler();
    b2d2:	f7ff fe8b 	bl	afec <Error_Handler>
  }

}
    b2d6:	bf00      	nop
    b2d8:	bd80      	pop	{r7, pc}
    b2da:	bf00      	nop
    b2dc:	0001c8d8 	.word	0x0001c8d8
    b2e0:	40001000 	.word	0x40001000
    b2e4:	0001c5a0 	.word	0x0001c5a0

0000b2e8 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
    b2e8:	b580      	push	{r7, lr}
    b2ea:	af00      	add	r7, sp, #0

  htim12.Instance = TIM12;
    b2ec:	4b1a      	ldr	r3, [pc, #104]	; (b358 <MX_TIM12_Init+0x70>)
    b2ee:	4a1b      	ldr	r2, [pc, #108]	; (b35c <MX_TIM12_Init+0x74>)
    b2f0:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 83;
    b2f2:	4b19      	ldr	r3, [pc, #100]	; (b358 <MX_TIM12_Init+0x70>)
    b2f4:	2253      	movs	r2, #83	; 0x53
    b2f6:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
    b2f8:	4b17      	ldr	r3, [pc, #92]	; (b358 <MX_TIM12_Init+0x70>)
    b2fa:	2200      	movs	r2, #0
    b2fc:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 20000-1;
    b2fe:	4b16      	ldr	r3, [pc, #88]	; (b358 <MX_TIM12_Init+0x70>)
    b300:	f644 621f 	movw	r2, #19999	; 0x4e1f
    b304:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
    b306:	4b14      	ldr	r3, [pc, #80]	; (b358 <MX_TIM12_Init+0x70>)
    b308:	2200      	movs	r2, #0
    b30a:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
    b30c:	4b12      	ldr	r3, [pc, #72]	; (b358 <MX_TIM12_Init+0x70>)
    b30e:	2200      	movs	r2, #0
    b310:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
    b312:	4811      	ldr	r0, [pc, #68]	; (b358 <MX_TIM12_Init+0x70>)
    b314:	f7fe f943 	bl	959e <HAL_TIM_PWM_Init>
    b318:	4603      	mov	r3, r0
    b31a:	2b00      	cmp	r3, #0
    b31c:	d001      	beq.n	b322 <MX_TIM12_Init+0x3a>
  {
    Error_Handler();
    b31e:	f7ff fe65 	bl	afec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
    b322:	4b0f      	ldr	r3, [pc, #60]	; (b360 <MX_TIM12_Init+0x78>)
    b324:	2260      	movs	r2, #96	; 0x60
    b326:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
    b328:	4b0d      	ldr	r3, [pc, #52]	; (b360 <MX_TIM12_Init+0x78>)
    b32a:	2200      	movs	r2, #0
    b32c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
    b32e:	4b0c      	ldr	r3, [pc, #48]	; (b360 <MX_TIM12_Init+0x78>)
    b330:	2200      	movs	r2, #0
    b332:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
    b334:	4b0a      	ldr	r3, [pc, #40]	; (b360 <MX_TIM12_Init+0x78>)
    b336:	2200      	movs	r2, #0
    b338:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
    b33a:	2200      	movs	r2, #0
    b33c:	4908      	ldr	r1, [pc, #32]	; (b360 <MX_TIM12_Init+0x78>)
    b33e:	4806      	ldr	r0, [pc, #24]	; (b358 <MX_TIM12_Init+0x70>)
    b340:	f7fe f996 	bl	9670 <HAL_TIM_PWM_ConfigChannel>
    b344:	4603      	mov	r3, r0
    b346:	2b00      	cmp	r3, #0
    b348:	d001      	beq.n	b34e <MX_TIM12_Init+0x66>
  {
    Error_Handler();
    b34a:	f7ff fe4f 	bl	afec <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim12);
    b34e:	4802      	ldr	r0, [pc, #8]	; (b358 <MX_TIM12_Init+0x70>)
    b350:	f000 f868 	bl	b424 <HAL_TIM_MspPostInit>

}
    b354:	bf00      	nop
    b356:	bd80      	pop	{r7, pc}
    b358:	0001c958 	.word	0x0001c958
    b35c:	40001800 	.word	0x40001800
    b360:	0001c5a8 	.word	0x0001c5a8

0000b364 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
    b364:	b480      	push	{r7}
    b366:	b085      	sub	sp, #20
    b368:	af00      	add	r7, sp, #0
    b36a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
    b36c:	687b      	ldr	r3, [r7, #4]
    b36e:	681b      	ldr	r3, [r3, #0]
    b370:	4a15      	ldr	r2, [pc, #84]	; (b3c8 <HAL_TIM_PWM_MspInit+0x64>)
    b372:	4293      	cmp	r3, r2
    b374:	d10e      	bne.n	b394 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
    b376:	2300      	movs	r3, #0
    b378:	60fb      	str	r3, [r7, #12]
    b37a:	4b14      	ldr	r3, [pc, #80]	; (b3cc <HAL_TIM_PWM_MspInit+0x68>)
    b37c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    b37e:	4a13      	ldr	r2, [pc, #76]	; (b3cc <HAL_TIM_PWM_MspInit+0x68>)
    b380:	f043 0301 	orr.w	r3, r3, #1
    b384:	6453      	str	r3, [r2, #68]	; 0x44
    b386:	4b11      	ldr	r3, [pc, #68]	; (b3cc <HAL_TIM_PWM_MspInit+0x68>)
    b388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    b38a:	f003 0301 	and.w	r3, r3, #1
    b38e:	60fb      	str	r3, [r7, #12]
    b390:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
    b392:	e012      	b.n	b3ba <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM12)
    b394:	687b      	ldr	r3, [r7, #4]
    b396:	681b      	ldr	r3, [r3, #0]
    b398:	4a0d      	ldr	r2, [pc, #52]	; (b3d0 <HAL_TIM_PWM_MspInit+0x6c>)
    b39a:	4293      	cmp	r3, r2
    b39c:	d10d      	bne.n	b3ba <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM12_CLK_ENABLE();
    b39e:	2300      	movs	r3, #0
    b3a0:	60bb      	str	r3, [r7, #8]
    b3a2:	4b0a      	ldr	r3, [pc, #40]	; (b3cc <HAL_TIM_PWM_MspInit+0x68>)
    b3a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b3a6:	4a09      	ldr	r2, [pc, #36]	; (b3cc <HAL_TIM_PWM_MspInit+0x68>)
    b3a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    b3ac:	6413      	str	r3, [r2, #64]	; 0x40
    b3ae:	4b07      	ldr	r3, [pc, #28]	; (b3cc <HAL_TIM_PWM_MspInit+0x68>)
    b3b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b3b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
    b3b6:	60bb      	str	r3, [r7, #8]
    b3b8:	68bb      	ldr	r3, [r7, #8]
}
    b3ba:	bf00      	nop
    b3bc:	3714      	adds	r7, #20
    b3be:	46bd      	mov	sp, r7
    b3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
    b3c4:	4770      	bx	lr
    b3c6:	bf00      	nop
    b3c8:	40010000 	.word	0x40010000
    b3cc:	40023800 	.word	0x40023800
    b3d0:	40001800 	.word	0x40001800

0000b3d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
    b3d4:	b580      	push	{r7, lr}
    b3d6:	b084      	sub	sp, #16
    b3d8:	af00      	add	r7, sp, #0
    b3da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
    b3dc:	687b      	ldr	r3, [r7, #4]
    b3de:	681b      	ldr	r3, [r3, #0]
    b3e0:	4a0e      	ldr	r2, [pc, #56]	; (b41c <HAL_TIM_Base_MspInit+0x48>)
    b3e2:	4293      	cmp	r3, r2
    b3e4:	d115      	bne.n	b412 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
    b3e6:	2300      	movs	r3, #0
    b3e8:	60fb      	str	r3, [r7, #12]
    b3ea:	4b0d      	ldr	r3, [pc, #52]	; (b420 <HAL_TIM_Base_MspInit+0x4c>)
    b3ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b3ee:	4a0c      	ldr	r2, [pc, #48]	; (b420 <HAL_TIM_Base_MspInit+0x4c>)
    b3f0:	f043 0310 	orr.w	r3, r3, #16
    b3f4:	6413      	str	r3, [r2, #64]	; 0x40
    b3f6:	4b0a      	ldr	r3, [pc, #40]	; (b420 <HAL_TIM_Base_MspInit+0x4c>)
    b3f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b3fa:	f003 0310 	and.w	r3, r3, #16
    b3fe:	60fb      	str	r3, [r7, #12]
    b400:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
    b402:	2200      	movs	r2, #0
    b404:	2101      	movs	r1, #1
    b406:	2036      	movs	r0, #54	; 0x36
    b408:	f7fd fa11 	bl	882e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
    b40c:	2036      	movs	r0, #54	; 0x36
    b40e:	f7fd fa2a 	bl	8866 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
    b412:	bf00      	nop
    b414:	3710      	adds	r7, #16
    b416:	46bd      	mov	sp, r7
    b418:	bd80      	pop	{r7, pc}
    b41a:	bf00      	nop
    b41c:	40001000 	.word	0x40001000
    b420:	40023800 	.word	0x40023800

0000b424 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
    b424:	b580      	push	{r7, lr}
    b426:	b08a      	sub	sp, #40	; 0x28
    b428:	af00      	add	r7, sp, #0
    b42a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
    b42c:	f107 0314 	add.w	r3, r7, #20
    b430:	2200      	movs	r2, #0
    b432:	601a      	str	r2, [r3, #0]
    b434:	605a      	str	r2, [r3, #4]
    b436:	609a      	str	r2, [r3, #8]
    b438:	60da      	str	r2, [r3, #12]
    b43a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
    b43c:	687b      	ldr	r3, [r7, #4]
    b43e:	681b      	ldr	r3, [r3, #0]
    b440:	4a34      	ldr	r2, [pc, #208]	; (b514 <HAL_TIM_MspPostInit+0xf0>)
    b442:	4293      	cmp	r3, r2
    b444:	d13e      	bne.n	b4c4 <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
    b446:	2300      	movs	r3, #0
    b448:	613b      	str	r3, [r7, #16]
    b44a:	4b33      	ldr	r3, [pc, #204]	; (b518 <HAL_TIM_MspPostInit+0xf4>)
    b44c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b44e:	4a32      	ldr	r2, [pc, #200]	; (b518 <HAL_TIM_MspPostInit+0xf4>)
    b450:	f043 0301 	orr.w	r3, r3, #1
    b454:	6313      	str	r3, [r2, #48]	; 0x30
    b456:	4b30      	ldr	r3, [pc, #192]	; (b518 <HAL_TIM_MspPostInit+0xf4>)
    b458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b45a:	f003 0301 	and.w	r3, r3, #1
    b45e:	613b      	str	r3, [r7, #16]
    b460:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
    b462:	2300      	movs	r3, #0
    b464:	60fb      	str	r3, [r7, #12]
    b466:	4b2c      	ldr	r3, [pc, #176]	; (b518 <HAL_TIM_MspPostInit+0xf4>)
    b468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b46a:	4a2b      	ldr	r2, [pc, #172]	; (b518 <HAL_TIM_MspPostInit+0xf4>)
    b46c:	f043 0310 	orr.w	r3, r3, #16
    b470:	6313      	str	r3, [r2, #48]	; 0x30
    b472:	4b29      	ldr	r3, [pc, #164]	; (b518 <HAL_TIM_MspPostInit+0xf4>)
    b474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b476:	f003 0310 	and.w	r3, r3, #16
    b47a:	60fb      	str	r3, [r7, #12]
    b47c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PE14     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
    b47e:	f44f 7380 	mov.w	r3, #256	; 0x100
    b482:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    b484:	2302      	movs	r3, #2
    b486:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    b488:	2300      	movs	r3, #0
    b48a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    b48c:	2300      	movs	r3, #0
    b48e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    b490:	2301      	movs	r3, #1
    b492:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
    b494:	f107 0314 	add.w	r3, r7, #20
    b498:	4619      	mov	r1, r3
    b49a:	4820      	ldr	r0, [pc, #128]	; (b51c <HAL_TIM_MspPostInit+0xf8>)
    b49c:	f7fd f9fe 	bl	889c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FRICTION_R_Pin;
    b4a0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    b4a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    b4a6:	2302      	movs	r3, #2
    b4a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    b4aa:	2300      	movs	r3, #0
    b4ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    b4ae:	2300      	movs	r3, #0
    b4b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    b4b2:	2301      	movs	r3, #1
    b4b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
    b4b6:	f107 0314 	add.w	r3, r7, #20
    b4ba:	4619      	mov	r1, r3
    b4bc:	4818      	ldr	r0, [pc, #96]	; (b520 <HAL_TIM_MspPostInit+0xfc>)
    b4be:	f7fd f9ed 	bl	889c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
    b4c2:	e022      	b.n	b50a <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM12)
    b4c4:	687b      	ldr	r3, [r7, #4]
    b4c6:	681b      	ldr	r3, [r3, #0]
    b4c8:	4a16      	ldr	r2, [pc, #88]	; (b524 <HAL_TIM_MspPostInit+0x100>)
    b4ca:	4293      	cmp	r3, r2
    b4cc:	d11d      	bne.n	b50a <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOH_CLK_ENABLE();
    b4ce:	2300      	movs	r3, #0
    b4d0:	60bb      	str	r3, [r7, #8]
    b4d2:	4b11      	ldr	r3, [pc, #68]	; (b518 <HAL_TIM_MspPostInit+0xf4>)
    b4d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b4d6:	4a10      	ldr	r2, [pc, #64]	; (b518 <HAL_TIM_MspPostInit+0xf4>)
    b4d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    b4dc:	6313      	str	r3, [r2, #48]	; 0x30
    b4de:	4b0e      	ldr	r3, [pc, #56]	; (b518 <HAL_TIM_MspPostInit+0xf4>)
    b4e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b4e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
    b4e6:	60bb      	str	r3, [r7, #8]
    b4e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
    b4ea:	2340      	movs	r3, #64	; 0x40
    b4ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    b4ee:	2302      	movs	r3, #2
    b4f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    b4f2:	2300      	movs	r3, #0
    b4f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    b4f6:	2300      	movs	r3, #0
    b4f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
    b4fa:	2309      	movs	r3, #9
    b4fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
    b4fe:	f107 0314 	add.w	r3, r7, #20
    b502:	4619      	mov	r1, r3
    b504:	4808      	ldr	r0, [pc, #32]	; (b528 <HAL_TIM_MspPostInit+0x104>)
    b506:	f7fd f9c9 	bl	889c <HAL_GPIO_Init>
}
    b50a:	bf00      	nop
    b50c:	3728      	adds	r7, #40	; 0x28
    b50e:	46bd      	mov	sp, r7
    b510:	bd80      	pop	{r7, pc}
    b512:	bf00      	nop
    b514:	40010000 	.word	0x40010000
    b518:	40023800 	.word	0x40023800
    b51c:	40020000 	.word	0x40020000
    b520:	40021000 	.word	0x40021000
    b524:	40001800 	.word	0x40001800
    b528:	40021c00 	.word	0x40021c00

0000b52c <MX_UART7_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart6;

/* UART7 init function */
void MX_UART7_Init(void)
{
    b52c:	b580      	push	{r7, lr}
    b52e:	af00      	add	r7, sp, #0

  huart7.Instance = UART7;
    b530:	4b11      	ldr	r3, [pc, #68]	; (b578 <MX_UART7_Init+0x4c>)
    b532:	4a12      	ldr	r2, [pc, #72]	; (b57c <MX_UART7_Init+0x50>)
    b534:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
    b536:	4b10      	ldr	r3, [pc, #64]	; (b578 <MX_UART7_Init+0x4c>)
    b538:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
    b53c:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
    b53e:	4b0e      	ldr	r3, [pc, #56]	; (b578 <MX_UART7_Init+0x4c>)
    b540:	2200      	movs	r2, #0
    b542:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
    b544:	4b0c      	ldr	r3, [pc, #48]	; (b578 <MX_UART7_Init+0x4c>)
    b546:	2200      	movs	r2, #0
    b548:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
    b54a:	4b0b      	ldr	r3, [pc, #44]	; (b578 <MX_UART7_Init+0x4c>)
    b54c:	2200      	movs	r2, #0
    b54e:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
    b550:	4b09      	ldr	r3, [pc, #36]	; (b578 <MX_UART7_Init+0x4c>)
    b552:	220c      	movs	r2, #12
    b554:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
    b556:	4b08      	ldr	r3, [pc, #32]	; (b578 <MX_UART7_Init+0x4c>)
    b558:	2200      	movs	r2, #0
    b55a:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
    b55c:	4b06      	ldr	r3, [pc, #24]	; (b578 <MX_UART7_Init+0x4c>)
    b55e:	2200      	movs	r2, #0
    b560:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
    b562:	4805      	ldr	r0, [pc, #20]	; (b578 <MX_UART7_Init+0x4c>)
    b564:	f7fe fc56 	bl	9e14 <HAL_UART_Init>
    b568:	4603      	mov	r3, r0
    b56a:	2b00      	cmp	r3, #0
    b56c:	d001      	beq.n	b572 <MX_UART7_Init+0x46>
  {
    Error_Handler();
    b56e:	f7ff fd3d 	bl	afec <Error_Handler>
  }

}
    b572:	bf00      	nop
    b574:	bd80      	pop	{r7, pc}
    b576:	bf00      	nop
    b578:	0001c998 	.word	0x0001c998
    b57c:	40007800 	.word	0x40007800

0000b580 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
    b580:	b580      	push	{r7, lr}
    b582:	af00      	add	r7, sp, #0

  huart8.Instance = UART8;
    b584:	4b11      	ldr	r3, [pc, #68]	; (b5cc <MX_UART8_Init+0x4c>)
    b586:	4a12      	ldr	r2, [pc, #72]	; (b5d0 <MX_UART8_Init+0x50>)
    b588:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
    b58a:	4b10      	ldr	r3, [pc, #64]	; (b5cc <MX_UART8_Init+0x4c>)
    b58c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
    b590:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
    b592:	4b0e      	ldr	r3, [pc, #56]	; (b5cc <MX_UART8_Init+0x4c>)
    b594:	2200      	movs	r2, #0
    b596:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
    b598:	4b0c      	ldr	r3, [pc, #48]	; (b5cc <MX_UART8_Init+0x4c>)
    b59a:	2200      	movs	r2, #0
    b59c:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
    b59e:	4b0b      	ldr	r3, [pc, #44]	; (b5cc <MX_UART8_Init+0x4c>)
    b5a0:	2200      	movs	r2, #0
    b5a2:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
    b5a4:	4b09      	ldr	r3, [pc, #36]	; (b5cc <MX_UART8_Init+0x4c>)
    b5a6:	220c      	movs	r2, #12
    b5a8:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
    b5aa:	4b08      	ldr	r3, [pc, #32]	; (b5cc <MX_UART8_Init+0x4c>)
    b5ac:	2200      	movs	r2, #0
    b5ae:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
    b5b0:	4b06      	ldr	r3, [pc, #24]	; (b5cc <MX_UART8_Init+0x4c>)
    b5b2:	2200      	movs	r2, #0
    b5b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
    b5b6:	4805      	ldr	r0, [pc, #20]	; (b5cc <MX_UART8_Init+0x4c>)
    b5b8:	f7fe fc2c 	bl	9e14 <HAL_UART_Init>
    b5bc:	4603      	mov	r3, r0
    b5be:	2b00      	cmp	r3, #0
    b5c0:	d001      	beq.n	b5c6 <MX_UART8_Init+0x46>
  {
    Error_Handler();
    b5c2:	f7ff fd13 	bl	afec <Error_Handler>
  }

}
    b5c6:	bf00      	nop
    b5c8:	bd80      	pop	{r7, pc}
    b5ca:	bf00      	nop
    b5cc:	0001ca18 	.word	0x0001ca18
    b5d0:	40007c00 	.word	0x40007c00

0000b5d4 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
    b5d4:	b580      	push	{r7, lr}
    b5d6:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
    b5d8:	4b10      	ldr	r3, [pc, #64]	; (b61c <MX_USART1_UART_Init+0x48>)
    b5da:	4a11      	ldr	r2, [pc, #68]	; (b620 <MX_USART1_UART_Init+0x4c>)
    b5dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 100000;
    b5de:	4b0f      	ldr	r3, [pc, #60]	; (b61c <MX_USART1_UART_Init+0x48>)
    b5e0:	4a10      	ldr	r2, [pc, #64]	; (b624 <MX_USART1_UART_Init+0x50>)
    b5e2:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
    b5e4:	4b0d      	ldr	r3, [pc, #52]	; (b61c <MX_USART1_UART_Init+0x48>)
    b5e6:	2200      	movs	r2, #0
    b5e8:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
    b5ea:	4b0c      	ldr	r3, [pc, #48]	; (b61c <MX_USART1_UART_Init+0x48>)
    b5ec:	2200      	movs	r2, #0
    b5ee:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
    b5f0:	4b0a      	ldr	r3, [pc, #40]	; (b61c <MX_USART1_UART_Init+0x48>)
    b5f2:	2200      	movs	r2, #0
    b5f4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
    b5f6:	4b09      	ldr	r3, [pc, #36]	; (b61c <MX_USART1_UART_Init+0x48>)
    b5f8:	220c      	movs	r2, #12
    b5fa:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
    b5fc:	4b07      	ldr	r3, [pc, #28]	; (b61c <MX_USART1_UART_Init+0x48>)
    b5fe:	2200      	movs	r2, #0
    b600:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
    b602:	4b06      	ldr	r3, [pc, #24]	; (b61c <MX_USART1_UART_Init+0x48>)
    b604:	2200      	movs	r2, #0
    b606:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
    b608:	4804      	ldr	r0, [pc, #16]	; (b61c <MX_USART1_UART_Init+0x48>)
    b60a:	f7fe fc03 	bl	9e14 <HAL_UART_Init>
    b60e:	4603      	mov	r3, r0
    b610:	2b00      	cmp	r3, #0
    b612:	d001      	beq.n	b618 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
    b614:	f7ff fcea 	bl	afec <Error_Handler>
  }

}
    b618:	bf00      	nop
    b61a:	bd80      	pop	{r7, pc}
    b61c:	0001c9d8 	.word	0x0001c9d8
    b620:	40011000 	.word	0x40011000
    b624:	000186a0 	.word	0x000186a0

0000b628 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
    b628:	b580      	push	{r7, lr}
    b62a:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
    b62c:	4b11      	ldr	r3, [pc, #68]	; (b674 <MX_USART6_UART_Init+0x4c>)
    b62e:	4a12      	ldr	r2, [pc, #72]	; (b678 <MX_USART6_UART_Init+0x50>)
    b630:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
    b632:	4b10      	ldr	r3, [pc, #64]	; (b674 <MX_USART6_UART_Init+0x4c>)
    b634:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
    b638:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
    b63a:	4b0e      	ldr	r3, [pc, #56]	; (b674 <MX_USART6_UART_Init+0x4c>)
    b63c:	2200      	movs	r2, #0
    b63e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
    b640:	4b0c      	ldr	r3, [pc, #48]	; (b674 <MX_USART6_UART_Init+0x4c>)
    b642:	2200      	movs	r2, #0
    b644:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
    b646:	4b0b      	ldr	r3, [pc, #44]	; (b674 <MX_USART6_UART_Init+0x4c>)
    b648:	2200      	movs	r2, #0
    b64a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
    b64c:	4b09      	ldr	r3, [pc, #36]	; (b674 <MX_USART6_UART_Init+0x4c>)
    b64e:	220c      	movs	r2, #12
    b650:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
    b652:	4b08      	ldr	r3, [pc, #32]	; (b674 <MX_USART6_UART_Init+0x4c>)
    b654:	2200      	movs	r2, #0
    b656:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
    b658:	4b06      	ldr	r3, [pc, #24]	; (b674 <MX_USART6_UART_Init+0x4c>)
    b65a:	2200      	movs	r2, #0
    b65c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
    b65e:	4805      	ldr	r0, [pc, #20]	; (b674 <MX_USART6_UART_Init+0x4c>)
    b660:	f7fe fbd8 	bl	9e14 <HAL_UART_Init>
    b664:	4603      	mov	r3, r0
    b666:	2b00      	cmp	r3, #0
    b668:	d001      	beq.n	b66e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
    b66a:	f7ff fcbf 	bl	afec <Error_Handler>
  }

}
    b66e:	bf00      	nop
    b670:	bd80      	pop	{r7, pc}
    b672:	bf00      	nop
    b674:	0001ca58 	.word	0x0001ca58
    b678:	40011400 	.word	0x40011400

0000b67c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
    b67c:	b580      	push	{r7, lr}
    b67e:	b090      	sub	sp, #64	; 0x40
    b680:	af00      	add	r7, sp, #0
    b682:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
    b684:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    b688:	2200      	movs	r2, #0
    b68a:	601a      	str	r2, [r3, #0]
    b68c:	605a      	str	r2, [r3, #4]
    b68e:	609a      	str	r2, [r3, #8]
    b690:	60da      	str	r2, [r3, #12]
    b692:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
    b694:	687b      	ldr	r3, [r7, #4]
    b696:	681b      	ldr	r3, [r3, #0]
    b698:	4a71      	ldr	r2, [pc, #452]	; (b860 <HAL_UART_MspInit+0x1e4>)
    b69a:	4293      	cmp	r3, r2
    b69c:	d12d      	bne.n	b6fa <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
    b69e:	2300      	movs	r3, #0
    b6a0:	62bb      	str	r3, [r7, #40]	; 0x28
    b6a2:	4b70      	ldr	r3, [pc, #448]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b6a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b6a6:	4a6f      	ldr	r2, [pc, #444]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b6a8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
    b6ac:	6413      	str	r3, [r2, #64]	; 0x40
    b6ae:	4b6d      	ldr	r3, [pc, #436]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b6b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b6b2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
    b6b6:	62bb      	str	r3, [r7, #40]	; 0x28
    b6b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
    b6ba:	2300      	movs	r3, #0
    b6bc:	627b      	str	r3, [r7, #36]	; 0x24
    b6be:	4b69      	ldr	r3, [pc, #420]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b6c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b6c2:	4a68      	ldr	r2, [pc, #416]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b6c4:	f043 0310 	orr.w	r3, r3, #16
    b6c8:	6313      	str	r3, [r2, #48]	; 0x30
    b6ca:	4b66      	ldr	r3, [pc, #408]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b6cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b6ce:	f003 0310 	and.w	r3, r3, #16
    b6d2:	627b      	str	r3, [r7, #36]	; 0x24
    b6d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**UART7 GPIO Configuration    
    PE8     ------> UART7_TX
    PE7     ------> UART7_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
    b6d6:	f44f 73c0 	mov.w	r3, #384	; 0x180
    b6da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    b6dc:	2302      	movs	r3, #2
    b6de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    b6e0:	2301      	movs	r3, #1
    b6e2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    b6e4:	2303      	movs	r3, #3
    b6e6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
    b6e8:	2308      	movs	r3, #8
    b6ea:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
    b6ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    b6f0:	4619      	mov	r1, r3
    b6f2:	485d      	ldr	r0, [pc, #372]	; (b868 <HAL_UART_MspInit+0x1ec>)
    b6f4:	f7fd f8d2 	bl	889c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
    b6f8:	e0ad      	b.n	b856 <HAL_UART_MspInit+0x1da>
  else if(uartHandle->Instance==UART8)
    b6fa:	687b      	ldr	r3, [r7, #4]
    b6fc:	681b      	ldr	r3, [r3, #0]
    b6fe:	4a5b      	ldr	r2, [pc, #364]	; (b86c <HAL_UART_MspInit+0x1f0>)
    b700:	4293      	cmp	r3, r2
    b702:	d134      	bne.n	b76e <HAL_UART_MspInit+0xf2>
    __HAL_RCC_UART8_CLK_ENABLE();
    b704:	2300      	movs	r3, #0
    b706:	623b      	str	r3, [r7, #32]
    b708:	4b56      	ldr	r3, [pc, #344]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b70a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b70c:	4a55      	ldr	r2, [pc, #340]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b70e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    b712:	6413      	str	r3, [r2, #64]	; 0x40
    b714:	4b53      	ldr	r3, [pc, #332]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b718:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
    b71c:	623b      	str	r3, [r7, #32]
    b71e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOE_CLK_ENABLE();
    b720:	2300      	movs	r3, #0
    b722:	61fb      	str	r3, [r7, #28]
    b724:	4b4f      	ldr	r3, [pc, #316]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b728:	4a4e      	ldr	r2, [pc, #312]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b72a:	f043 0310 	orr.w	r3, r3, #16
    b72e:	6313      	str	r3, [r2, #48]	; 0x30
    b730:	4b4c      	ldr	r3, [pc, #304]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b734:	f003 0310 	and.w	r3, r3, #16
    b738:	61fb      	str	r3, [r7, #28]
    b73a:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
    b73c:	2303      	movs	r3, #3
    b73e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    b740:	2302      	movs	r3, #2
    b742:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    b744:	2301      	movs	r3, #1
    b746:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    b748:	2303      	movs	r3, #3
    b74a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
    b74c:	2308      	movs	r3, #8
    b74e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
    b750:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    b754:	4619      	mov	r1, r3
    b756:	4844      	ldr	r0, [pc, #272]	; (b868 <HAL_UART_MspInit+0x1ec>)
    b758:	f7fd f8a0 	bl	889c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART8_IRQn, 0, 0);
    b75c:	2200      	movs	r2, #0
    b75e:	2100      	movs	r1, #0
    b760:	2053      	movs	r0, #83	; 0x53
    b762:	f7fd f864 	bl	882e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
    b766:	2053      	movs	r0, #83	; 0x53
    b768:	f7fd f87d 	bl	8866 <HAL_NVIC_EnableIRQ>
}
    b76c:	e073      	b.n	b856 <HAL_UART_MspInit+0x1da>
  else if(uartHandle->Instance==USART1)
    b76e:	687b      	ldr	r3, [r7, #4]
    b770:	681b      	ldr	r3, [r3, #0]
    b772:	4a3f      	ldr	r2, [pc, #252]	; (b870 <HAL_UART_MspInit+0x1f4>)
    b774:	4293      	cmp	r3, r2
    b776:	d134      	bne.n	b7e2 <HAL_UART_MspInit+0x166>
    __HAL_RCC_USART1_CLK_ENABLE();
    b778:	2300      	movs	r3, #0
    b77a:	61bb      	str	r3, [r7, #24]
    b77c:	4b39      	ldr	r3, [pc, #228]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b77e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    b780:	4a38      	ldr	r2, [pc, #224]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b782:	f043 0310 	orr.w	r3, r3, #16
    b786:	6453      	str	r3, [r2, #68]	; 0x44
    b788:	4b36      	ldr	r3, [pc, #216]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b78a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    b78c:	f003 0310 	and.w	r3, r3, #16
    b790:	61bb      	str	r3, [r7, #24]
    b792:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
    b794:	2300      	movs	r3, #0
    b796:	617b      	str	r3, [r7, #20]
    b798:	4b32      	ldr	r3, [pc, #200]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b79a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b79c:	4a31      	ldr	r2, [pc, #196]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b79e:	f043 0302 	orr.w	r3, r3, #2
    b7a2:	6313      	str	r3, [r2, #48]	; 0x30
    b7a4:	4b2f      	ldr	r3, [pc, #188]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b7a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b7a8:	f003 0302 	and.w	r3, r3, #2
    b7ac:	617b      	str	r3, [r7, #20]
    b7ae:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
    b7b0:	23c0      	movs	r3, #192	; 0xc0
    b7b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    b7b4:	2302      	movs	r3, #2
    b7b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    b7b8:	2301      	movs	r3, #1
    b7ba:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    b7bc:	2303      	movs	r3, #3
    b7be:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    b7c0:	2307      	movs	r3, #7
    b7c2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
    b7c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    b7c8:	4619      	mov	r1, r3
    b7ca:	482a      	ldr	r0, [pc, #168]	; (b874 <HAL_UART_MspInit+0x1f8>)
    b7cc:	f7fd f866 	bl	889c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
    b7d0:	2200      	movs	r2, #0
    b7d2:	2100      	movs	r1, #0
    b7d4:	2025      	movs	r0, #37	; 0x25
    b7d6:	f7fd f82a 	bl	882e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
    b7da:	2025      	movs	r0, #37	; 0x25
    b7dc:	f7fd f843 	bl	8866 <HAL_NVIC_EnableIRQ>
}
    b7e0:	e039      	b.n	b856 <HAL_UART_MspInit+0x1da>
  else if(uartHandle->Instance==USART6)
    b7e2:	687b      	ldr	r3, [r7, #4]
    b7e4:	681b      	ldr	r3, [r3, #0]
    b7e6:	4a24      	ldr	r2, [pc, #144]	; (b878 <HAL_UART_MspInit+0x1fc>)
    b7e8:	4293      	cmp	r3, r2
    b7ea:	d134      	bne.n	b856 <HAL_UART_MspInit+0x1da>
    __HAL_RCC_USART6_CLK_ENABLE();
    b7ec:	2300      	movs	r3, #0
    b7ee:	613b      	str	r3, [r7, #16]
    b7f0:	4b1c      	ldr	r3, [pc, #112]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b7f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    b7f4:	4a1b      	ldr	r2, [pc, #108]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b7f6:	f043 0320 	orr.w	r3, r3, #32
    b7fa:	6453      	str	r3, [r2, #68]	; 0x44
    b7fc:	4b19      	ldr	r3, [pc, #100]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b7fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    b800:	f003 0320 	and.w	r3, r3, #32
    b804:	613b      	str	r3, [r7, #16]
    b806:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
    b808:	2300      	movs	r3, #0
    b80a:	60fb      	str	r3, [r7, #12]
    b80c:	4b15      	ldr	r3, [pc, #84]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b80e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b810:	4a14      	ldr	r2, [pc, #80]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b812:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    b816:	6313      	str	r3, [r2, #48]	; 0x30
    b818:	4b12      	ldr	r3, [pc, #72]	; (b864 <HAL_UART_MspInit+0x1e8>)
    b81a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b81c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    b820:	60fb      	str	r3, [r7, #12]
    b822:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
    b824:	f44f 4384 	mov.w	r3, #16896	; 0x4200
    b828:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    b82a:	2302      	movs	r3, #2
    b82c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    b82e:	2301      	movs	r3, #1
    b830:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    b832:	2303      	movs	r3, #3
    b834:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
    b836:	2308      	movs	r3, #8
    b838:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
    b83a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    b83e:	4619      	mov	r1, r3
    b840:	480e      	ldr	r0, [pc, #56]	; (b87c <HAL_UART_MspInit+0x200>)
    b842:	f7fd f82b 	bl	889c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
    b846:	2200      	movs	r2, #0
    b848:	2100      	movs	r1, #0
    b84a:	2047      	movs	r0, #71	; 0x47
    b84c:	f7fc ffef 	bl	882e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
    b850:	2047      	movs	r0, #71	; 0x47
    b852:	f7fd f808 	bl	8866 <HAL_NVIC_EnableIRQ>
}
    b856:	bf00      	nop
    b858:	3740      	adds	r7, #64	; 0x40
    b85a:	46bd      	mov	sp, r7
    b85c:	bd80      	pop	{r7, pc}
    b85e:	bf00      	nop
    b860:	40007800 	.word	0x40007800
    b864:	40023800 	.word	0x40023800
    b868:	40021000 	.word	0x40021000
    b86c:	40007c00 	.word	0x40007c00
    b870:	40011000 	.word	0x40011000
    b874:	40020400 	.word	0x40020400
    b878:	40011400 	.word	0x40011400
    b87c:	40021800 	.word	0x40021800

0000b880 <__errno>:
    b880:	4b01      	ldr	r3, [pc, #4]	; (b888 <__errno+0x8>)
    b882:	6818      	ldr	r0, [r3, #0]
    b884:	4770      	bx	lr
    b886:	bf00      	nop
    b888:	0001c51c 	.word	0x0001c51c

0000b88c <__libc_init_array>:
    b88c:	b570      	push	{r4, r5, r6, lr}
    b88e:	4e0d      	ldr	r6, [pc, #52]	; (b8c4 <__libc_init_array+0x38>)
    b890:	4c0d      	ldr	r4, [pc, #52]	; (b8c8 <__libc_init_array+0x3c>)
    b892:	1ba4      	subs	r4, r4, r6
    b894:	10a4      	asrs	r4, r4, #2
    b896:	2500      	movs	r5, #0
    b898:	42a5      	cmp	r5, r4
    b89a:	d109      	bne.n	b8b0 <__libc_init_array+0x24>
    b89c:	4e0b      	ldr	r6, [pc, #44]	; (b8cc <__libc_init_array+0x40>)
    b89e:	4c0c      	ldr	r4, [pc, #48]	; (b8d0 <__libc_init_array+0x44>)
    b8a0:	f7fc fbae 	bl	8000 <_init>
    b8a4:	1ba4      	subs	r4, r4, r6
    b8a6:	10a4      	asrs	r4, r4, #2
    b8a8:	2500      	movs	r5, #0
    b8aa:	42a5      	cmp	r5, r4
    b8ac:	d105      	bne.n	b8ba <__libc_init_array+0x2e>
    b8ae:	bd70      	pop	{r4, r5, r6, pc}
    b8b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    b8b4:	4798      	blx	r3
    b8b6:	3501      	adds	r5, #1
    b8b8:	e7ee      	b.n	b898 <__libc_init_array+0xc>
    b8ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    b8be:	4798      	blx	r3
    b8c0:	3501      	adds	r5, #1
    b8c2:	e7f2      	b.n	b8aa <__libc_init_array+0x1e>
    b8c4:	0001c508 	.word	0x0001c508
    b8c8:	0001c508 	.word	0x0001c508
    b8cc:	0001c508 	.word	0x0001c508
    b8d0:	0001c50c 	.word	0x0001c50c

0000b8d4 <memset>:
    b8d4:	4402      	add	r2, r0
    b8d6:	4603      	mov	r3, r0
    b8d8:	4293      	cmp	r3, r2
    b8da:	d100      	bne.n	b8de <memset+0xa>
    b8dc:	4770      	bx	lr
    b8de:	f803 1b01 	strb.w	r1, [r3], #1
    b8e2:	e7f9      	b.n	b8d8 <memset+0x4>

0000b8e4 <__aeabi_drsub>:
    b8e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    b8e8:	e002      	b.n	b8f0 <__adddf3>
    b8ea:	bf00      	nop

0000b8ec <__aeabi_dsub>:
    b8ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000b8f0 <__adddf3>:
    b8f0:	b530      	push	{r4, r5, lr}
    b8f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
    b8f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
    b8fa:	ea94 0f05 	teq	r4, r5
    b8fe:	bf08      	it	eq
    b900:	ea90 0f02 	teqeq	r0, r2
    b904:	bf1f      	itttt	ne
    b906:	ea54 0c00 	orrsne.w	ip, r4, r0
    b90a:	ea55 0c02 	orrsne.w	ip, r5, r2
    b90e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    b912:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    b916:	f000 80e2 	beq.w	bade <__adddf3+0x1ee>
    b91a:	ea4f 5454 	mov.w	r4, r4, lsr #21
    b91e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    b922:	bfb8      	it	lt
    b924:	426d      	neglt	r5, r5
    b926:	dd0c      	ble.n	b942 <__adddf3+0x52>
    b928:	442c      	add	r4, r5
    b92a:	ea80 0202 	eor.w	r2, r0, r2
    b92e:	ea81 0303 	eor.w	r3, r1, r3
    b932:	ea82 0000 	eor.w	r0, r2, r0
    b936:	ea83 0101 	eor.w	r1, r3, r1
    b93a:	ea80 0202 	eor.w	r2, r0, r2
    b93e:	ea81 0303 	eor.w	r3, r1, r3
    b942:	2d36      	cmp	r5, #54	; 0x36
    b944:	bf88      	it	hi
    b946:	bd30      	pophi	{r4, r5, pc}
    b948:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    b94c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    b950:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    b954:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    b958:	d002      	beq.n	b960 <__adddf3+0x70>
    b95a:	4240      	negs	r0, r0
    b95c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    b960:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    b964:	ea4f 3303 	mov.w	r3, r3, lsl #12
    b968:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    b96c:	d002      	beq.n	b974 <__adddf3+0x84>
    b96e:	4252      	negs	r2, r2
    b970:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    b974:	ea94 0f05 	teq	r4, r5
    b978:	f000 80a7 	beq.w	baca <__adddf3+0x1da>
    b97c:	f1a4 0401 	sub.w	r4, r4, #1
    b980:	f1d5 0e20 	rsbs	lr, r5, #32
    b984:	db0d      	blt.n	b9a2 <__adddf3+0xb2>
    b986:	fa02 fc0e 	lsl.w	ip, r2, lr
    b98a:	fa22 f205 	lsr.w	r2, r2, r5
    b98e:	1880      	adds	r0, r0, r2
    b990:	f141 0100 	adc.w	r1, r1, #0
    b994:	fa03 f20e 	lsl.w	r2, r3, lr
    b998:	1880      	adds	r0, r0, r2
    b99a:	fa43 f305 	asr.w	r3, r3, r5
    b99e:	4159      	adcs	r1, r3
    b9a0:	e00e      	b.n	b9c0 <__adddf3+0xd0>
    b9a2:	f1a5 0520 	sub.w	r5, r5, #32
    b9a6:	f10e 0e20 	add.w	lr, lr, #32
    b9aa:	2a01      	cmp	r2, #1
    b9ac:	fa03 fc0e 	lsl.w	ip, r3, lr
    b9b0:	bf28      	it	cs
    b9b2:	f04c 0c02 	orrcs.w	ip, ip, #2
    b9b6:	fa43 f305 	asr.w	r3, r3, r5
    b9ba:	18c0      	adds	r0, r0, r3
    b9bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    b9c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    b9c4:	d507      	bpl.n	b9d6 <__adddf3+0xe6>
    b9c6:	f04f 0e00 	mov.w	lr, #0
    b9ca:	f1dc 0c00 	rsbs	ip, ip, #0
    b9ce:	eb7e 0000 	sbcs.w	r0, lr, r0
    b9d2:	eb6e 0101 	sbc.w	r1, lr, r1
    b9d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    b9da:	d31b      	bcc.n	ba14 <__adddf3+0x124>
    b9dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    b9e0:	d30c      	bcc.n	b9fc <__adddf3+0x10c>
    b9e2:	0849      	lsrs	r1, r1, #1
    b9e4:	ea5f 0030 	movs.w	r0, r0, rrx
    b9e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
    b9ec:	f104 0401 	add.w	r4, r4, #1
    b9f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
    b9f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    b9f8:	f080 809a 	bcs.w	bb30 <__adddf3+0x240>
    b9fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    ba00:	bf08      	it	eq
    ba02:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    ba06:	f150 0000 	adcs.w	r0, r0, #0
    ba0a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    ba0e:	ea41 0105 	orr.w	r1, r1, r5
    ba12:	bd30      	pop	{r4, r5, pc}
    ba14:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    ba18:	4140      	adcs	r0, r0
    ba1a:	eb41 0101 	adc.w	r1, r1, r1
    ba1e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    ba22:	f1a4 0401 	sub.w	r4, r4, #1
    ba26:	d1e9      	bne.n	b9fc <__adddf3+0x10c>
    ba28:	f091 0f00 	teq	r1, #0
    ba2c:	bf04      	itt	eq
    ba2e:	4601      	moveq	r1, r0
    ba30:	2000      	moveq	r0, #0
    ba32:	fab1 f381 	clz	r3, r1
    ba36:	bf08      	it	eq
    ba38:	3320      	addeq	r3, #32
    ba3a:	f1a3 030b 	sub.w	r3, r3, #11
    ba3e:	f1b3 0220 	subs.w	r2, r3, #32
    ba42:	da0c      	bge.n	ba5e <__adddf3+0x16e>
    ba44:	320c      	adds	r2, #12
    ba46:	dd08      	ble.n	ba5a <__adddf3+0x16a>
    ba48:	f102 0c14 	add.w	ip, r2, #20
    ba4c:	f1c2 020c 	rsb	r2, r2, #12
    ba50:	fa01 f00c 	lsl.w	r0, r1, ip
    ba54:	fa21 f102 	lsr.w	r1, r1, r2
    ba58:	e00c      	b.n	ba74 <__adddf3+0x184>
    ba5a:	f102 0214 	add.w	r2, r2, #20
    ba5e:	bfd8      	it	le
    ba60:	f1c2 0c20 	rsble	ip, r2, #32
    ba64:	fa01 f102 	lsl.w	r1, r1, r2
    ba68:	fa20 fc0c 	lsr.w	ip, r0, ip
    ba6c:	bfdc      	itt	le
    ba6e:	ea41 010c 	orrle.w	r1, r1, ip
    ba72:	4090      	lslle	r0, r2
    ba74:	1ae4      	subs	r4, r4, r3
    ba76:	bfa2      	ittt	ge
    ba78:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    ba7c:	4329      	orrge	r1, r5
    ba7e:	bd30      	popge	{r4, r5, pc}
    ba80:	ea6f 0404 	mvn.w	r4, r4
    ba84:	3c1f      	subs	r4, #31
    ba86:	da1c      	bge.n	bac2 <__adddf3+0x1d2>
    ba88:	340c      	adds	r4, #12
    ba8a:	dc0e      	bgt.n	baaa <__adddf3+0x1ba>
    ba8c:	f104 0414 	add.w	r4, r4, #20
    ba90:	f1c4 0220 	rsb	r2, r4, #32
    ba94:	fa20 f004 	lsr.w	r0, r0, r4
    ba98:	fa01 f302 	lsl.w	r3, r1, r2
    ba9c:	ea40 0003 	orr.w	r0, r0, r3
    baa0:	fa21 f304 	lsr.w	r3, r1, r4
    baa4:	ea45 0103 	orr.w	r1, r5, r3
    baa8:	bd30      	pop	{r4, r5, pc}
    baaa:	f1c4 040c 	rsb	r4, r4, #12
    baae:	f1c4 0220 	rsb	r2, r4, #32
    bab2:	fa20 f002 	lsr.w	r0, r0, r2
    bab6:	fa01 f304 	lsl.w	r3, r1, r4
    baba:	ea40 0003 	orr.w	r0, r0, r3
    babe:	4629      	mov	r1, r5
    bac0:	bd30      	pop	{r4, r5, pc}
    bac2:	fa21 f004 	lsr.w	r0, r1, r4
    bac6:	4629      	mov	r1, r5
    bac8:	bd30      	pop	{r4, r5, pc}
    baca:	f094 0f00 	teq	r4, #0
    bace:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    bad2:	bf06      	itte	eq
    bad4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    bad8:	3401      	addeq	r4, #1
    bada:	3d01      	subne	r5, #1
    badc:	e74e      	b.n	b97c <__adddf3+0x8c>
    bade:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    bae2:	bf18      	it	ne
    bae4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    bae8:	d029      	beq.n	bb3e <__adddf3+0x24e>
    baea:	ea94 0f05 	teq	r4, r5
    baee:	bf08      	it	eq
    baf0:	ea90 0f02 	teqeq	r0, r2
    baf4:	d005      	beq.n	bb02 <__adddf3+0x212>
    baf6:	ea54 0c00 	orrs.w	ip, r4, r0
    bafa:	bf04      	itt	eq
    bafc:	4619      	moveq	r1, r3
    bafe:	4610      	moveq	r0, r2
    bb00:	bd30      	pop	{r4, r5, pc}
    bb02:	ea91 0f03 	teq	r1, r3
    bb06:	bf1e      	ittt	ne
    bb08:	2100      	movne	r1, #0
    bb0a:	2000      	movne	r0, #0
    bb0c:	bd30      	popne	{r4, r5, pc}
    bb0e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    bb12:	d105      	bne.n	bb20 <__adddf3+0x230>
    bb14:	0040      	lsls	r0, r0, #1
    bb16:	4149      	adcs	r1, r1
    bb18:	bf28      	it	cs
    bb1a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    bb1e:	bd30      	pop	{r4, r5, pc}
    bb20:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    bb24:	bf3c      	itt	cc
    bb26:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    bb2a:	bd30      	popcc	{r4, r5, pc}
    bb2c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    bb30:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    bb34:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    bb38:	f04f 0000 	mov.w	r0, #0
    bb3c:	bd30      	pop	{r4, r5, pc}
    bb3e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    bb42:	bf1a      	itte	ne
    bb44:	4619      	movne	r1, r3
    bb46:	4610      	movne	r0, r2
    bb48:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    bb4c:	bf1c      	itt	ne
    bb4e:	460b      	movne	r3, r1
    bb50:	4602      	movne	r2, r0
    bb52:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    bb56:	bf06      	itte	eq
    bb58:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    bb5c:	ea91 0f03 	teqeq	r1, r3
    bb60:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    bb64:	bd30      	pop	{r4, r5, pc}
    bb66:	bf00      	nop

0000bb68 <__aeabi_ui2d>:
    bb68:	f090 0f00 	teq	r0, #0
    bb6c:	bf04      	itt	eq
    bb6e:	2100      	moveq	r1, #0
    bb70:	4770      	bxeq	lr
    bb72:	b530      	push	{r4, r5, lr}
    bb74:	f44f 6480 	mov.w	r4, #1024	; 0x400
    bb78:	f104 0432 	add.w	r4, r4, #50	; 0x32
    bb7c:	f04f 0500 	mov.w	r5, #0
    bb80:	f04f 0100 	mov.w	r1, #0
    bb84:	e750      	b.n	ba28 <__adddf3+0x138>
    bb86:	bf00      	nop

0000bb88 <__aeabi_i2d>:
    bb88:	f090 0f00 	teq	r0, #0
    bb8c:	bf04      	itt	eq
    bb8e:	2100      	moveq	r1, #0
    bb90:	4770      	bxeq	lr
    bb92:	b530      	push	{r4, r5, lr}
    bb94:	f44f 6480 	mov.w	r4, #1024	; 0x400
    bb98:	f104 0432 	add.w	r4, r4, #50	; 0x32
    bb9c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    bba0:	bf48      	it	mi
    bba2:	4240      	negmi	r0, r0
    bba4:	f04f 0100 	mov.w	r1, #0
    bba8:	e73e      	b.n	ba28 <__adddf3+0x138>
    bbaa:	bf00      	nop

0000bbac <__aeabi_f2d>:
    bbac:	0042      	lsls	r2, r0, #1
    bbae:	ea4f 01e2 	mov.w	r1, r2, asr #3
    bbb2:	ea4f 0131 	mov.w	r1, r1, rrx
    bbb6:	ea4f 7002 	mov.w	r0, r2, lsl #28
    bbba:	bf1f      	itttt	ne
    bbbc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    bbc0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    bbc4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    bbc8:	4770      	bxne	lr
    bbca:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
    bbce:	bf08      	it	eq
    bbd0:	4770      	bxeq	lr
    bbd2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
    bbd6:	bf04      	itt	eq
    bbd8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
    bbdc:	4770      	bxeq	lr
    bbde:	b530      	push	{r4, r5, lr}
    bbe0:	f44f 7460 	mov.w	r4, #896	; 0x380
    bbe4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    bbe8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    bbec:	e71c      	b.n	ba28 <__adddf3+0x138>
    bbee:	bf00      	nop

0000bbf0 <__aeabi_ul2d>:
    bbf0:	ea50 0201 	orrs.w	r2, r0, r1
    bbf4:	bf08      	it	eq
    bbf6:	4770      	bxeq	lr
    bbf8:	b530      	push	{r4, r5, lr}
    bbfa:	f04f 0500 	mov.w	r5, #0
    bbfe:	e00a      	b.n	bc16 <__aeabi_l2d+0x16>

0000bc00 <__aeabi_l2d>:
    bc00:	ea50 0201 	orrs.w	r2, r0, r1
    bc04:	bf08      	it	eq
    bc06:	4770      	bxeq	lr
    bc08:	b530      	push	{r4, r5, lr}
    bc0a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    bc0e:	d502      	bpl.n	bc16 <__aeabi_l2d+0x16>
    bc10:	4240      	negs	r0, r0
    bc12:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    bc16:	f44f 6480 	mov.w	r4, #1024	; 0x400
    bc1a:	f104 0432 	add.w	r4, r4, #50	; 0x32
    bc1e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    bc22:	f43f aed8 	beq.w	b9d6 <__adddf3+0xe6>
    bc26:	f04f 0203 	mov.w	r2, #3
    bc2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    bc2e:	bf18      	it	ne
    bc30:	3203      	addne	r2, #3
    bc32:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    bc36:	bf18      	it	ne
    bc38:	3203      	addne	r2, #3
    bc3a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    bc3e:	f1c2 0320 	rsb	r3, r2, #32
    bc42:	fa00 fc03 	lsl.w	ip, r0, r3
    bc46:	fa20 f002 	lsr.w	r0, r0, r2
    bc4a:	fa01 fe03 	lsl.w	lr, r1, r3
    bc4e:	ea40 000e 	orr.w	r0, r0, lr
    bc52:	fa21 f102 	lsr.w	r1, r1, r2
    bc56:	4414      	add	r4, r2
    bc58:	e6bd      	b.n	b9d6 <__adddf3+0xe6>
    bc5a:	bf00      	nop

0000bc5c <__aeabi_dmul>:
    bc5c:	b570      	push	{r4, r5, r6, lr}
    bc5e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    bc62:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    bc66:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    bc6a:	bf1d      	ittte	ne
    bc6c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    bc70:	ea94 0f0c 	teqne	r4, ip
    bc74:	ea95 0f0c 	teqne	r5, ip
    bc78:	f000 f8de 	bleq	be38 <__aeabi_dmul+0x1dc>
    bc7c:	442c      	add	r4, r5
    bc7e:	ea81 0603 	eor.w	r6, r1, r3
    bc82:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    bc86:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    bc8a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    bc8e:	bf18      	it	ne
    bc90:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    bc94:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    bc98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    bc9c:	d038      	beq.n	bd10 <__aeabi_dmul+0xb4>
    bc9e:	fba0 ce02 	umull	ip, lr, r0, r2
    bca2:	f04f 0500 	mov.w	r5, #0
    bca6:	fbe1 e502 	umlal	lr, r5, r1, r2
    bcaa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    bcae:	fbe0 e503 	umlal	lr, r5, r0, r3
    bcb2:	f04f 0600 	mov.w	r6, #0
    bcb6:	fbe1 5603 	umlal	r5, r6, r1, r3
    bcba:	f09c 0f00 	teq	ip, #0
    bcbe:	bf18      	it	ne
    bcc0:	f04e 0e01 	orrne.w	lr, lr, #1
    bcc4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    bcc8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    bccc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    bcd0:	d204      	bcs.n	bcdc <__aeabi_dmul+0x80>
    bcd2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    bcd6:	416d      	adcs	r5, r5
    bcd8:	eb46 0606 	adc.w	r6, r6, r6
    bcdc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    bce0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    bce4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    bce8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    bcec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    bcf0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    bcf4:	bf88      	it	hi
    bcf6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    bcfa:	d81e      	bhi.n	bd3a <__aeabi_dmul+0xde>
    bcfc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    bd00:	bf08      	it	eq
    bd02:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    bd06:	f150 0000 	adcs.w	r0, r0, #0
    bd0a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    bd0e:	bd70      	pop	{r4, r5, r6, pc}
    bd10:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    bd14:	ea46 0101 	orr.w	r1, r6, r1
    bd18:	ea40 0002 	orr.w	r0, r0, r2
    bd1c:	ea81 0103 	eor.w	r1, r1, r3
    bd20:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    bd24:	bfc2      	ittt	gt
    bd26:	ebd4 050c 	rsbsgt	r5, r4, ip
    bd2a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    bd2e:	bd70      	popgt	{r4, r5, r6, pc}
    bd30:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    bd34:	f04f 0e00 	mov.w	lr, #0
    bd38:	3c01      	subs	r4, #1
    bd3a:	f300 80ab 	bgt.w	be94 <__aeabi_dmul+0x238>
    bd3e:	f114 0f36 	cmn.w	r4, #54	; 0x36
    bd42:	bfde      	ittt	le
    bd44:	2000      	movle	r0, #0
    bd46:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    bd4a:	bd70      	pople	{r4, r5, r6, pc}
    bd4c:	f1c4 0400 	rsb	r4, r4, #0
    bd50:	3c20      	subs	r4, #32
    bd52:	da35      	bge.n	bdc0 <__aeabi_dmul+0x164>
    bd54:	340c      	adds	r4, #12
    bd56:	dc1b      	bgt.n	bd90 <__aeabi_dmul+0x134>
    bd58:	f104 0414 	add.w	r4, r4, #20
    bd5c:	f1c4 0520 	rsb	r5, r4, #32
    bd60:	fa00 f305 	lsl.w	r3, r0, r5
    bd64:	fa20 f004 	lsr.w	r0, r0, r4
    bd68:	fa01 f205 	lsl.w	r2, r1, r5
    bd6c:	ea40 0002 	orr.w	r0, r0, r2
    bd70:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    bd74:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    bd78:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    bd7c:	fa21 f604 	lsr.w	r6, r1, r4
    bd80:	eb42 0106 	adc.w	r1, r2, r6
    bd84:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    bd88:	bf08      	it	eq
    bd8a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    bd8e:	bd70      	pop	{r4, r5, r6, pc}
    bd90:	f1c4 040c 	rsb	r4, r4, #12
    bd94:	f1c4 0520 	rsb	r5, r4, #32
    bd98:	fa00 f304 	lsl.w	r3, r0, r4
    bd9c:	fa20 f005 	lsr.w	r0, r0, r5
    bda0:	fa01 f204 	lsl.w	r2, r1, r4
    bda4:	ea40 0002 	orr.w	r0, r0, r2
    bda8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    bdac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    bdb0:	f141 0100 	adc.w	r1, r1, #0
    bdb4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    bdb8:	bf08      	it	eq
    bdba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    bdbe:	bd70      	pop	{r4, r5, r6, pc}
    bdc0:	f1c4 0520 	rsb	r5, r4, #32
    bdc4:	fa00 f205 	lsl.w	r2, r0, r5
    bdc8:	ea4e 0e02 	orr.w	lr, lr, r2
    bdcc:	fa20 f304 	lsr.w	r3, r0, r4
    bdd0:	fa01 f205 	lsl.w	r2, r1, r5
    bdd4:	ea43 0302 	orr.w	r3, r3, r2
    bdd8:	fa21 f004 	lsr.w	r0, r1, r4
    bddc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    bde0:	fa21 f204 	lsr.w	r2, r1, r4
    bde4:	ea20 0002 	bic.w	r0, r0, r2
    bde8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    bdec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    bdf0:	bf08      	it	eq
    bdf2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    bdf6:	bd70      	pop	{r4, r5, r6, pc}
    bdf8:	f094 0f00 	teq	r4, #0
    bdfc:	d10f      	bne.n	be1e <__aeabi_dmul+0x1c2>
    bdfe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    be02:	0040      	lsls	r0, r0, #1
    be04:	eb41 0101 	adc.w	r1, r1, r1
    be08:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    be0c:	bf08      	it	eq
    be0e:	3c01      	subeq	r4, #1
    be10:	d0f7      	beq.n	be02 <__aeabi_dmul+0x1a6>
    be12:	ea41 0106 	orr.w	r1, r1, r6
    be16:	f095 0f00 	teq	r5, #0
    be1a:	bf18      	it	ne
    be1c:	4770      	bxne	lr
    be1e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    be22:	0052      	lsls	r2, r2, #1
    be24:	eb43 0303 	adc.w	r3, r3, r3
    be28:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    be2c:	bf08      	it	eq
    be2e:	3d01      	subeq	r5, #1
    be30:	d0f7      	beq.n	be22 <__aeabi_dmul+0x1c6>
    be32:	ea43 0306 	orr.w	r3, r3, r6
    be36:	4770      	bx	lr
    be38:	ea94 0f0c 	teq	r4, ip
    be3c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    be40:	bf18      	it	ne
    be42:	ea95 0f0c 	teqne	r5, ip
    be46:	d00c      	beq.n	be62 <__aeabi_dmul+0x206>
    be48:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    be4c:	bf18      	it	ne
    be4e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    be52:	d1d1      	bne.n	bdf8 <__aeabi_dmul+0x19c>
    be54:	ea81 0103 	eor.w	r1, r1, r3
    be58:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    be5c:	f04f 0000 	mov.w	r0, #0
    be60:	bd70      	pop	{r4, r5, r6, pc}
    be62:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    be66:	bf06      	itte	eq
    be68:	4610      	moveq	r0, r2
    be6a:	4619      	moveq	r1, r3
    be6c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    be70:	d019      	beq.n	bea6 <__aeabi_dmul+0x24a>
    be72:	ea94 0f0c 	teq	r4, ip
    be76:	d102      	bne.n	be7e <__aeabi_dmul+0x222>
    be78:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    be7c:	d113      	bne.n	bea6 <__aeabi_dmul+0x24a>
    be7e:	ea95 0f0c 	teq	r5, ip
    be82:	d105      	bne.n	be90 <__aeabi_dmul+0x234>
    be84:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    be88:	bf1c      	itt	ne
    be8a:	4610      	movne	r0, r2
    be8c:	4619      	movne	r1, r3
    be8e:	d10a      	bne.n	bea6 <__aeabi_dmul+0x24a>
    be90:	ea81 0103 	eor.w	r1, r1, r3
    be94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    be98:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    be9c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    bea0:	f04f 0000 	mov.w	r0, #0
    bea4:	bd70      	pop	{r4, r5, r6, pc}
    bea6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    beaa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    beae:	bd70      	pop	{r4, r5, r6, pc}

0000beb0 <__aeabi_ddiv>:
    beb0:	b570      	push	{r4, r5, r6, lr}
    beb2:	f04f 0cff 	mov.w	ip, #255	; 0xff
    beb6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    beba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    bebe:	bf1d      	ittte	ne
    bec0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    bec4:	ea94 0f0c 	teqne	r4, ip
    bec8:	ea95 0f0c 	teqne	r5, ip
    becc:	f000 f8a7 	bleq	c01e <__aeabi_ddiv+0x16e>
    bed0:	eba4 0405 	sub.w	r4, r4, r5
    bed4:	ea81 0e03 	eor.w	lr, r1, r3
    bed8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    bedc:	ea4f 3101 	mov.w	r1, r1, lsl #12
    bee0:	f000 8088 	beq.w	bff4 <__aeabi_ddiv+0x144>
    bee4:	ea4f 3303 	mov.w	r3, r3, lsl #12
    bee8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    beec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    bef0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    bef4:	ea4f 2202 	mov.w	r2, r2, lsl #8
    bef8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    befc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    bf00:	ea4f 2600 	mov.w	r6, r0, lsl #8
    bf04:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    bf08:	429d      	cmp	r5, r3
    bf0a:	bf08      	it	eq
    bf0c:	4296      	cmpeq	r6, r2
    bf0e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    bf12:	f504 7440 	add.w	r4, r4, #768	; 0x300
    bf16:	d202      	bcs.n	bf1e <__aeabi_ddiv+0x6e>
    bf18:	085b      	lsrs	r3, r3, #1
    bf1a:	ea4f 0232 	mov.w	r2, r2, rrx
    bf1e:	1ab6      	subs	r6, r6, r2
    bf20:	eb65 0503 	sbc.w	r5, r5, r3
    bf24:	085b      	lsrs	r3, r3, #1
    bf26:	ea4f 0232 	mov.w	r2, r2, rrx
    bf2a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    bf2e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    bf32:	ebb6 0e02 	subs.w	lr, r6, r2
    bf36:	eb75 0e03 	sbcs.w	lr, r5, r3
    bf3a:	bf22      	ittt	cs
    bf3c:	1ab6      	subcs	r6, r6, r2
    bf3e:	4675      	movcs	r5, lr
    bf40:	ea40 000c 	orrcs.w	r0, r0, ip
    bf44:	085b      	lsrs	r3, r3, #1
    bf46:	ea4f 0232 	mov.w	r2, r2, rrx
    bf4a:	ebb6 0e02 	subs.w	lr, r6, r2
    bf4e:	eb75 0e03 	sbcs.w	lr, r5, r3
    bf52:	bf22      	ittt	cs
    bf54:	1ab6      	subcs	r6, r6, r2
    bf56:	4675      	movcs	r5, lr
    bf58:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    bf5c:	085b      	lsrs	r3, r3, #1
    bf5e:	ea4f 0232 	mov.w	r2, r2, rrx
    bf62:	ebb6 0e02 	subs.w	lr, r6, r2
    bf66:	eb75 0e03 	sbcs.w	lr, r5, r3
    bf6a:	bf22      	ittt	cs
    bf6c:	1ab6      	subcs	r6, r6, r2
    bf6e:	4675      	movcs	r5, lr
    bf70:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    bf74:	085b      	lsrs	r3, r3, #1
    bf76:	ea4f 0232 	mov.w	r2, r2, rrx
    bf7a:	ebb6 0e02 	subs.w	lr, r6, r2
    bf7e:	eb75 0e03 	sbcs.w	lr, r5, r3
    bf82:	bf22      	ittt	cs
    bf84:	1ab6      	subcs	r6, r6, r2
    bf86:	4675      	movcs	r5, lr
    bf88:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    bf8c:	ea55 0e06 	orrs.w	lr, r5, r6
    bf90:	d018      	beq.n	bfc4 <__aeabi_ddiv+0x114>
    bf92:	ea4f 1505 	mov.w	r5, r5, lsl #4
    bf96:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    bf9a:	ea4f 1606 	mov.w	r6, r6, lsl #4
    bf9e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    bfa2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    bfa6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    bfaa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    bfae:	d1c0      	bne.n	bf32 <__aeabi_ddiv+0x82>
    bfb0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    bfb4:	d10b      	bne.n	bfce <__aeabi_ddiv+0x11e>
    bfb6:	ea41 0100 	orr.w	r1, r1, r0
    bfba:	f04f 0000 	mov.w	r0, #0
    bfbe:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    bfc2:	e7b6      	b.n	bf32 <__aeabi_ddiv+0x82>
    bfc4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    bfc8:	bf04      	itt	eq
    bfca:	4301      	orreq	r1, r0
    bfcc:	2000      	moveq	r0, #0
    bfce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    bfd2:	bf88      	it	hi
    bfd4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    bfd8:	f63f aeaf 	bhi.w	bd3a <__aeabi_dmul+0xde>
    bfdc:	ebb5 0c03 	subs.w	ip, r5, r3
    bfe0:	bf04      	itt	eq
    bfe2:	ebb6 0c02 	subseq.w	ip, r6, r2
    bfe6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    bfea:	f150 0000 	adcs.w	r0, r0, #0
    bfee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    bff2:	bd70      	pop	{r4, r5, r6, pc}
    bff4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    bff8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    bffc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    c000:	bfc2      	ittt	gt
    c002:	ebd4 050c 	rsbsgt	r5, r4, ip
    c006:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    c00a:	bd70      	popgt	{r4, r5, r6, pc}
    c00c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c010:	f04f 0e00 	mov.w	lr, #0
    c014:	3c01      	subs	r4, #1
    c016:	e690      	b.n	bd3a <__aeabi_dmul+0xde>
    c018:	ea45 0e06 	orr.w	lr, r5, r6
    c01c:	e68d      	b.n	bd3a <__aeabi_dmul+0xde>
    c01e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    c022:	ea94 0f0c 	teq	r4, ip
    c026:	bf08      	it	eq
    c028:	ea95 0f0c 	teqeq	r5, ip
    c02c:	f43f af3b 	beq.w	bea6 <__aeabi_dmul+0x24a>
    c030:	ea94 0f0c 	teq	r4, ip
    c034:	d10a      	bne.n	c04c <__aeabi_ddiv+0x19c>
    c036:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    c03a:	f47f af34 	bne.w	bea6 <__aeabi_dmul+0x24a>
    c03e:	ea95 0f0c 	teq	r5, ip
    c042:	f47f af25 	bne.w	be90 <__aeabi_dmul+0x234>
    c046:	4610      	mov	r0, r2
    c048:	4619      	mov	r1, r3
    c04a:	e72c      	b.n	bea6 <__aeabi_dmul+0x24a>
    c04c:	ea95 0f0c 	teq	r5, ip
    c050:	d106      	bne.n	c060 <__aeabi_ddiv+0x1b0>
    c052:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    c056:	f43f aefd 	beq.w	be54 <__aeabi_dmul+0x1f8>
    c05a:	4610      	mov	r0, r2
    c05c:	4619      	mov	r1, r3
    c05e:	e722      	b.n	bea6 <__aeabi_dmul+0x24a>
    c060:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    c064:	bf18      	it	ne
    c066:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    c06a:	f47f aec5 	bne.w	bdf8 <__aeabi_dmul+0x19c>
    c06e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    c072:	f47f af0d 	bne.w	be90 <__aeabi_dmul+0x234>
    c076:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    c07a:	f47f aeeb 	bne.w	be54 <__aeabi_dmul+0x1f8>
    c07e:	e712      	b.n	bea6 <__aeabi_dmul+0x24a>

0000c080 <__gedf2>:
    c080:	f04f 3cff 	mov.w	ip, #4294967295
    c084:	e006      	b.n	c094 <__cmpdf2+0x4>
    c086:	bf00      	nop

0000c088 <__ledf2>:
    c088:	f04f 0c01 	mov.w	ip, #1
    c08c:	e002      	b.n	c094 <__cmpdf2+0x4>
    c08e:	bf00      	nop

0000c090 <__cmpdf2>:
    c090:	f04f 0c01 	mov.w	ip, #1
    c094:	f84d cd04 	str.w	ip, [sp, #-4]!
    c098:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    c09c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    c0a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    c0a4:	bf18      	it	ne
    c0a6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    c0aa:	d01b      	beq.n	c0e4 <__cmpdf2+0x54>
    c0ac:	b001      	add	sp, #4
    c0ae:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    c0b2:	bf0c      	ite	eq
    c0b4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    c0b8:	ea91 0f03 	teqne	r1, r3
    c0bc:	bf02      	ittt	eq
    c0be:	ea90 0f02 	teqeq	r0, r2
    c0c2:	2000      	moveq	r0, #0
    c0c4:	4770      	bxeq	lr
    c0c6:	f110 0f00 	cmn.w	r0, #0
    c0ca:	ea91 0f03 	teq	r1, r3
    c0ce:	bf58      	it	pl
    c0d0:	4299      	cmppl	r1, r3
    c0d2:	bf08      	it	eq
    c0d4:	4290      	cmpeq	r0, r2
    c0d6:	bf2c      	ite	cs
    c0d8:	17d8      	asrcs	r0, r3, #31
    c0da:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    c0de:	f040 0001 	orr.w	r0, r0, #1
    c0e2:	4770      	bx	lr
    c0e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    c0e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    c0ec:	d102      	bne.n	c0f4 <__cmpdf2+0x64>
    c0ee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    c0f2:	d107      	bne.n	c104 <__cmpdf2+0x74>
    c0f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    c0f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    c0fc:	d1d6      	bne.n	c0ac <__cmpdf2+0x1c>
    c0fe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    c102:	d0d3      	beq.n	c0ac <__cmpdf2+0x1c>
    c104:	f85d 0b04 	ldr.w	r0, [sp], #4
    c108:	4770      	bx	lr
    c10a:	bf00      	nop

0000c10c <__aeabi_cdrcmple>:
    c10c:	4684      	mov	ip, r0
    c10e:	4610      	mov	r0, r2
    c110:	4662      	mov	r2, ip
    c112:	468c      	mov	ip, r1
    c114:	4619      	mov	r1, r3
    c116:	4663      	mov	r3, ip
    c118:	e000      	b.n	c11c <__aeabi_cdcmpeq>
    c11a:	bf00      	nop

0000c11c <__aeabi_cdcmpeq>:
    c11c:	b501      	push	{r0, lr}
    c11e:	f7ff ffb7 	bl	c090 <__cmpdf2>
    c122:	2800      	cmp	r0, #0
    c124:	bf48      	it	mi
    c126:	f110 0f00 	cmnmi.w	r0, #0
    c12a:	bd01      	pop	{r0, pc}

0000c12c <__aeabi_dcmpeq>:
    c12c:	f84d ed08 	str.w	lr, [sp, #-8]!
    c130:	f7ff fff4 	bl	c11c <__aeabi_cdcmpeq>
    c134:	bf0c      	ite	eq
    c136:	2001      	moveq	r0, #1
    c138:	2000      	movne	r0, #0
    c13a:	f85d fb08 	ldr.w	pc, [sp], #8
    c13e:	bf00      	nop

0000c140 <__aeabi_dcmplt>:
    c140:	f84d ed08 	str.w	lr, [sp, #-8]!
    c144:	f7ff ffea 	bl	c11c <__aeabi_cdcmpeq>
    c148:	bf34      	ite	cc
    c14a:	2001      	movcc	r0, #1
    c14c:	2000      	movcs	r0, #0
    c14e:	f85d fb08 	ldr.w	pc, [sp], #8
    c152:	bf00      	nop

0000c154 <__aeabi_dcmple>:
    c154:	f84d ed08 	str.w	lr, [sp, #-8]!
    c158:	f7ff ffe0 	bl	c11c <__aeabi_cdcmpeq>
    c15c:	bf94      	ite	ls
    c15e:	2001      	movls	r0, #1
    c160:	2000      	movhi	r0, #0
    c162:	f85d fb08 	ldr.w	pc, [sp], #8
    c166:	bf00      	nop

0000c168 <__aeabi_dcmpge>:
    c168:	f84d ed08 	str.w	lr, [sp, #-8]!
    c16c:	f7ff ffce 	bl	c10c <__aeabi_cdrcmple>
    c170:	bf94      	ite	ls
    c172:	2001      	movls	r0, #1
    c174:	2000      	movhi	r0, #0
    c176:	f85d fb08 	ldr.w	pc, [sp], #8
    c17a:	bf00      	nop

0000c17c <__aeabi_dcmpgt>:
    c17c:	f84d ed08 	str.w	lr, [sp, #-8]!
    c180:	f7ff ffc4 	bl	c10c <__aeabi_cdrcmple>
    c184:	bf34      	ite	cc
    c186:	2001      	movcc	r0, #1
    c188:	2000      	movcs	r0, #0
    c18a:	f85d fb08 	ldr.w	pc, [sp], #8
    c18e:	bf00      	nop

0000c190 <__aeabi_d2uiz>:
    c190:	004a      	lsls	r2, r1, #1
    c192:	d211      	bcs.n	c1b8 <__aeabi_d2uiz+0x28>
    c194:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    c198:	d211      	bcs.n	c1be <__aeabi_d2uiz+0x2e>
    c19a:	d50d      	bpl.n	c1b8 <__aeabi_d2uiz+0x28>
    c19c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    c1a0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    c1a4:	d40e      	bmi.n	c1c4 <__aeabi_d2uiz+0x34>
    c1a6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    c1aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    c1ae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    c1b2:	fa23 f002 	lsr.w	r0, r3, r2
    c1b6:	4770      	bx	lr
    c1b8:	f04f 0000 	mov.w	r0, #0
    c1bc:	4770      	bx	lr
    c1be:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    c1c2:	d102      	bne.n	c1ca <__aeabi_d2uiz+0x3a>
    c1c4:	f04f 30ff 	mov.w	r0, #4294967295
    c1c8:	4770      	bx	lr
    c1ca:	f04f 0000 	mov.w	r0, #0
    c1ce:	4770      	bx	lr

0000c1d0 <__aeabi_uldivmod>:
    c1d0:	b953      	cbnz	r3, c1e8 <__aeabi_uldivmod+0x18>
    c1d2:	b94a      	cbnz	r2, c1e8 <__aeabi_uldivmod+0x18>
    c1d4:	2900      	cmp	r1, #0
    c1d6:	bf08      	it	eq
    c1d8:	2800      	cmpeq	r0, #0
    c1da:	bf1c      	itt	ne
    c1dc:	f04f 31ff 	movne.w	r1, #4294967295
    c1e0:	f04f 30ff 	movne.w	r0, #4294967295
    c1e4:	f000 b972 	b.w	c4cc <__aeabi_idiv0>
    c1e8:	f1ad 0c08 	sub.w	ip, sp, #8
    c1ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    c1f0:	f000 f806 	bl	c200 <__udivmoddi4>
    c1f4:	f8dd e004 	ldr.w	lr, [sp, #4]
    c1f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    c1fc:	b004      	add	sp, #16
    c1fe:	4770      	bx	lr

0000c200 <__udivmoddi4>:
    c200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c204:	9e08      	ldr	r6, [sp, #32]
    c206:	4604      	mov	r4, r0
    c208:	4688      	mov	r8, r1
    c20a:	2b00      	cmp	r3, #0
    c20c:	d14b      	bne.n	c2a6 <__udivmoddi4+0xa6>
    c20e:	428a      	cmp	r2, r1
    c210:	4615      	mov	r5, r2
    c212:	d967      	bls.n	c2e4 <__udivmoddi4+0xe4>
    c214:	fab2 f282 	clz	r2, r2
    c218:	b14a      	cbz	r2, c22e <__udivmoddi4+0x2e>
    c21a:	f1c2 0720 	rsb	r7, r2, #32
    c21e:	fa01 f302 	lsl.w	r3, r1, r2
    c222:	fa20 f707 	lsr.w	r7, r0, r7
    c226:	4095      	lsls	r5, r2
    c228:	ea47 0803 	orr.w	r8, r7, r3
    c22c:	4094      	lsls	r4, r2
    c22e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    c232:	0c23      	lsrs	r3, r4, #16
    c234:	fbb8 f7fe 	udiv	r7, r8, lr
    c238:	fa1f fc85 	uxth.w	ip, r5
    c23c:	fb0e 8817 	mls	r8, lr, r7, r8
    c240:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
    c244:	fb07 f10c 	mul.w	r1, r7, ip
    c248:	4299      	cmp	r1, r3
    c24a:	d909      	bls.n	c260 <__udivmoddi4+0x60>
    c24c:	18eb      	adds	r3, r5, r3
    c24e:	f107 30ff 	add.w	r0, r7, #4294967295
    c252:	f080 811b 	bcs.w	c48c <__udivmoddi4+0x28c>
    c256:	4299      	cmp	r1, r3
    c258:	f240 8118 	bls.w	c48c <__udivmoddi4+0x28c>
    c25c:	3f02      	subs	r7, #2
    c25e:	442b      	add	r3, r5
    c260:	1a5b      	subs	r3, r3, r1
    c262:	b2a4      	uxth	r4, r4
    c264:	fbb3 f0fe 	udiv	r0, r3, lr
    c268:	fb0e 3310 	mls	r3, lr, r0, r3
    c26c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    c270:	fb00 fc0c 	mul.w	ip, r0, ip
    c274:	45a4      	cmp	ip, r4
    c276:	d909      	bls.n	c28c <__udivmoddi4+0x8c>
    c278:	192c      	adds	r4, r5, r4
    c27a:	f100 33ff 	add.w	r3, r0, #4294967295
    c27e:	f080 8107 	bcs.w	c490 <__udivmoddi4+0x290>
    c282:	45a4      	cmp	ip, r4
    c284:	f240 8104 	bls.w	c490 <__udivmoddi4+0x290>
    c288:	3802      	subs	r0, #2
    c28a:	442c      	add	r4, r5
    c28c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
    c290:	eba4 040c 	sub.w	r4, r4, ip
    c294:	2700      	movs	r7, #0
    c296:	b11e      	cbz	r6, c2a0 <__udivmoddi4+0xa0>
    c298:	40d4      	lsrs	r4, r2
    c29a:	2300      	movs	r3, #0
    c29c:	e9c6 4300 	strd	r4, r3, [r6]
    c2a0:	4639      	mov	r1, r7
    c2a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c2a6:	428b      	cmp	r3, r1
    c2a8:	d909      	bls.n	c2be <__udivmoddi4+0xbe>
    c2aa:	2e00      	cmp	r6, #0
    c2ac:	f000 80eb 	beq.w	c486 <__udivmoddi4+0x286>
    c2b0:	2700      	movs	r7, #0
    c2b2:	e9c6 0100 	strd	r0, r1, [r6]
    c2b6:	4638      	mov	r0, r7
    c2b8:	4639      	mov	r1, r7
    c2ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c2be:	fab3 f783 	clz	r7, r3
    c2c2:	2f00      	cmp	r7, #0
    c2c4:	d147      	bne.n	c356 <__udivmoddi4+0x156>
    c2c6:	428b      	cmp	r3, r1
    c2c8:	d302      	bcc.n	c2d0 <__udivmoddi4+0xd0>
    c2ca:	4282      	cmp	r2, r0
    c2cc:	f200 80fa 	bhi.w	c4c4 <__udivmoddi4+0x2c4>
    c2d0:	1a84      	subs	r4, r0, r2
    c2d2:	eb61 0303 	sbc.w	r3, r1, r3
    c2d6:	2001      	movs	r0, #1
    c2d8:	4698      	mov	r8, r3
    c2da:	2e00      	cmp	r6, #0
    c2dc:	d0e0      	beq.n	c2a0 <__udivmoddi4+0xa0>
    c2de:	e9c6 4800 	strd	r4, r8, [r6]
    c2e2:	e7dd      	b.n	c2a0 <__udivmoddi4+0xa0>
    c2e4:	b902      	cbnz	r2, c2e8 <__udivmoddi4+0xe8>
    c2e6:	deff      	udf	#255	; 0xff
    c2e8:	fab2 f282 	clz	r2, r2
    c2ec:	2a00      	cmp	r2, #0
    c2ee:	f040 808f 	bne.w	c410 <__udivmoddi4+0x210>
    c2f2:	1b49      	subs	r1, r1, r5
    c2f4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    c2f8:	fa1f f885 	uxth.w	r8, r5
    c2fc:	2701      	movs	r7, #1
    c2fe:	fbb1 fcfe 	udiv	ip, r1, lr
    c302:	0c23      	lsrs	r3, r4, #16
    c304:	fb0e 111c 	mls	r1, lr, ip, r1
    c308:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    c30c:	fb08 f10c 	mul.w	r1, r8, ip
    c310:	4299      	cmp	r1, r3
    c312:	d907      	bls.n	c324 <__udivmoddi4+0x124>
    c314:	18eb      	adds	r3, r5, r3
    c316:	f10c 30ff 	add.w	r0, ip, #4294967295
    c31a:	d202      	bcs.n	c322 <__udivmoddi4+0x122>
    c31c:	4299      	cmp	r1, r3
    c31e:	f200 80cd 	bhi.w	c4bc <__udivmoddi4+0x2bc>
    c322:	4684      	mov	ip, r0
    c324:	1a59      	subs	r1, r3, r1
    c326:	b2a3      	uxth	r3, r4
    c328:	fbb1 f0fe 	udiv	r0, r1, lr
    c32c:	fb0e 1410 	mls	r4, lr, r0, r1
    c330:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
    c334:	fb08 f800 	mul.w	r8, r8, r0
    c338:	45a0      	cmp	r8, r4
    c33a:	d907      	bls.n	c34c <__udivmoddi4+0x14c>
    c33c:	192c      	adds	r4, r5, r4
    c33e:	f100 33ff 	add.w	r3, r0, #4294967295
    c342:	d202      	bcs.n	c34a <__udivmoddi4+0x14a>
    c344:	45a0      	cmp	r8, r4
    c346:	f200 80b6 	bhi.w	c4b6 <__udivmoddi4+0x2b6>
    c34a:	4618      	mov	r0, r3
    c34c:	eba4 0408 	sub.w	r4, r4, r8
    c350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    c354:	e79f      	b.n	c296 <__udivmoddi4+0x96>
    c356:	f1c7 0c20 	rsb	ip, r7, #32
    c35a:	40bb      	lsls	r3, r7
    c35c:	fa22 fe0c 	lsr.w	lr, r2, ip
    c360:	ea4e 0e03 	orr.w	lr, lr, r3
    c364:	fa01 f407 	lsl.w	r4, r1, r7
    c368:	fa20 f50c 	lsr.w	r5, r0, ip
    c36c:	fa21 f30c 	lsr.w	r3, r1, ip
    c370:	ea4f 481e 	mov.w	r8, lr, lsr #16
    c374:	4325      	orrs	r5, r4
    c376:	fbb3 f9f8 	udiv	r9, r3, r8
    c37a:	0c2c      	lsrs	r4, r5, #16
    c37c:	fb08 3319 	mls	r3, r8, r9, r3
    c380:	fa1f fa8e 	uxth.w	sl, lr
    c384:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
    c388:	fb09 f40a 	mul.w	r4, r9, sl
    c38c:	429c      	cmp	r4, r3
    c38e:	fa02 f207 	lsl.w	r2, r2, r7
    c392:	fa00 f107 	lsl.w	r1, r0, r7
    c396:	d90b      	bls.n	c3b0 <__udivmoddi4+0x1b0>
    c398:	eb1e 0303 	adds.w	r3, lr, r3
    c39c:	f109 30ff 	add.w	r0, r9, #4294967295
    c3a0:	f080 8087 	bcs.w	c4b2 <__udivmoddi4+0x2b2>
    c3a4:	429c      	cmp	r4, r3
    c3a6:	f240 8084 	bls.w	c4b2 <__udivmoddi4+0x2b2>
    c3aa:	f1a9 0902 	sub.w	r9, r9, #2
    c3ae:	4473      	add	r3, lr
    c3b0:	1b1b      	subs	r3, r3, r4
    c3b2:	b2ad      	uxth	r5, r5
    c3b4:	fbb3 f0f8 	udiv	r0, r3, r8
    c3b8:	fb08 3310 	mls	r3, r8, r0, r3
    c3bc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
    c3c0:	fb00 fa0a 	mul.w	sl, r0, sl
    c3c4:	45a2      	cmp	sl, r4
    c3c6:	d908      	bls.n	c3da <__udivmoddi4+0x1da>
    c3c8:	eb1e 0404 	adds.w	r4, lr, r4
    c3cc:	f100 33ff 	add.w	r3, r0, #4294967295
    c3d0:	d26b      	bcs.n	c4aa <__udivmoddi4+0x2aa>
    c3d2:	45a2      	cmp	sl, r4
    c3d4:	d969      	bls.n	c4aa <__udivmoddi4+0x2aa>
    c3d6:	3802      	subs	r0, #2
    c3d8:	4474      	add	r4, lr
    c3da:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
    c3de:	fba0 8902 	umull	r8, r9, r0, r2
    c3e2:	eba4 040a 	sub.w	r4, r4, sl
    c3e6:	454c      	cmp	r4, r9
    c3e8:	46c2      	mov	sl, r8
    c3ea:	464b      	mov	r3, r9
    c3ec:	d354      	bcc.n	c498 <__udivmoddi4+0x298>
    c3ee:	d051      	beq.n	c494 <__udivmoddi4+0x294>
    c3f0:	2e00      	cmp	r6, #0
    c3f2:	d069      	beq.n	c4c8 <__udivmoddi4+0x2c8>
    c3f4:	ebb1 050a 	subs.w	r5, r1, sl
    c3f8:	eb64 0403 	sbc.w	r4, r4, r3
    c3fc:	fa04 fc0c 	lsl.w	ip, r4, ip
    c400:	40fd      	lsrs	r5, r7
    c402:	40fc      	lsrs	r4, r7
    c404:	ea4c 0505 	orr.w	r5, ip, r5
    c408:	e9c6 5400 	strd	r5, r4, [r6]
    c40c:	2700      	movs	r7, #0
    c40e:	e747      	b.n	c2a0 <__udivmoddi4+0xa0>
    c410:	f1c2 0320 	rsb	r3, r2, #32
    c414:	fa20 f703 	lsr.w	r7, r0, r3
    c418:	4095      	lsls	r5, r2
    c41a:	fa01 f002 	lsl.w	r0, r1, r2
    c41e:	fa21 f303 	lsr.w	r3, r1, r3
    c422:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    c426:	4338      	orrs	r0, r7
    c428:	0c01      	lsrs	r1, r0, #16
    c42a:	fbb3 f7fe 	udiv	r7, r3, lr
    c42e:	fa1f f885 	uxth.w	r8, r5
    c432:	fb0e 3317 	mls	r3, lr, r7, r3
    c436:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
    c43a:	fb07 f308 	mul.w	r3, r7, r8
    c43e:	428b      	cmp	r3, r1
    c440:	fa04 f402 	lsl.w	r4, r4, r2
    c444:	d907      	bls.n	c456 <__udivmoddi4+0x256>
    c446:	1869      	adds	r1, r5, r1
    c448:	f107 3cff 	add.w	ip, r7, #4294967295
    c44c:	d22f      	bcs.n	c4ae <__udivmoddi4+0x2ae>
    c44e:	428b      	cmp	r3, r1
    c450:	d92d      	bls.n	c4ae <__udivmoddi4+0x2ae>
    c452:	3f02      	subs	r7, #2
    c454:	4429      	add	r1, r5
    c456:	1acb      	subs	r3, r1, r3
    c458:	b281      	uxth	r1, r0
    c45a:	fbb3 f0fe 	udiv	r0, r3, lr
    c45e:	fb0e 3310 	mls	r3, lr, r0, r3
    c462:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
    c466:	fb00 f308 	mul.w	r3, r0, r8
    c46a:	428b      	cmp	r3, r1
    c46c:	d907      	bls.n	c47e <__udivmoddi4+0x27e>
    c46e:	1869      	adds	r1, r5, r1
    c470:	f100 3cff 	add.w	ip, r0, #4294967295
    c474:	d217      	bcs.n	c4a6 <__udivmoddi4+0x2a6>
    c476:	428b      	cmp	r3, r1
    c478:	d915      	bls.n	c4a6 <__udivmoddi4+0x2a6>
    c47a:	3802      	subs	r0, #2
    c47c:	4429      	add	r1, r5
    c47e:	1ac9      	subs	r1, r1, r3
    c480:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
    c484:	e73b      	b.n	c2fe <__udivmoddi4+0xfe>
    c486:	4637      	mov	r7, r6
    c488:	4630      	mov	r0, r6
    c48a:	e709      	b.n	c2a0 <__udivmoddi4+0xa0>
    c48c:	4607      	mov	r7, r0
    c48e:	e6e7      	b.n	c260 <__udivmoddi4+0x60>
    c490:	4618      	mov	r0, r3
    c492:	e6fb      	b.n	c28c <__udivmoddi4+0x8c>
    c494:	4541      	cmp	r1, r8
    c496:	d2ab      	bcs.n	c3f0 <__udivmoddi4+0x1f0>
    c498:	ebb8 0a02 	subs.w	sl, r8, r2
    c49c:	eb69 020e 	sbc.w	r2, r9, lr
    c4a0:	3801      	subs	r0, #1
    c4a2:	4613      	mov	r3, r2
    c4a4:	e7a4      	b.n	c3f0 <__udivmoddi4+0x1f0>
    c4a6:	4660      	mov	r0, ip
    c4a8:	e7e9      	b.n	c47e <__udivmoddi4+0x27e>
    c4aa:	4618      	mov	r0, r3
    c4ac:	e795      	b.n	c3da <__udivmoddi4+0x1da>
    c4ae:	4667      	mov	r7, ip
    c4b0:	e7d1      	b.n	c456 <__udivmoddi4+0x256>
    c4b2:	4681      	mov	r9, r0
    c4b4:	e77c      	b.n	c3b0 <__udivmoddi4+0x1b0>
    c4b6:	3802      	subs	r0, #2
    c4b8:	442c      	add	r4, r5
    c4ba:	e747      	b.n	c34c <__udivmoddi4+0x14c>
    c4bc:	f1ac 0c02 	sub.w	ip, ip, #2
    c4c0:	442b      	add	r3, r5
    c4c2:	e72f      	b.n	c324 <__udivmoddi4+0x124>
    c4c4:	4638      	mov	r0, r7
    c4c6:	e708      	b.n	c2da <__udivmoddi4+0xda>
    c4c8:	4637      	mov	r7, r6
    c4ca:	e6e9      	b.n	c2a0 <__udivmoddi4+0xa0>

0000c4cc <__aeabi_idiv0>:
    c4cc:	4770      	bx	lr
    c4ce:	bf00      	nop

Disassembly of section .fini:

0000c4d0 <_fini>:
    c4d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c4d2:	bf00      	nop
    c4d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c4d6:	bc08      	pop	{r3}
    c4d8:	469e      	mov	lr, r3
    c4da:	4770      	bx	lr
