/*
 * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <vmidmt_target_hwio.h>
#include <vmidmt_internal.h>
#include <vmidmt_hal.h>
#include <vmidmt.h>

#include <qti_interrupt_svc.h>
#include <arch_helpers.h>
#include <common/debug.h>
#include <lib/mmio.h>
#include <string.h>

#define VMIDMT_INSTANCE(xx) ((HAL_vmidmt_InstanceType)(xx).table)

/* Maximum value for VMIDMT error status bit position.
 * Error status register is 32 bit so position ranges
 * from 0 to 31
 */
#define VMIDMT_ERR_BIT_POS_MAX   (sizeof(uint32_t)*8 - 1)

extern HAL_vmidmt_Port_MapType g_vmidmt_info_cfg[HAL_VMIDMT_COUNT];
extern const uint8_t g_vmidmt_info_cfg_count;
extern const vmidmt_cfg_t g_vmidmt_cfg[];
extern const vmidmt_map_t g_vmid_map[];
extern const uint32_t g_vmidmt_cfg_count;
extern const uint32_t g_vmid_map_count;

extern vmidmt_err_pos_to_hal_map_t vmidmt_err_pos_to_hal_map
[MSM_VMIDMT_ERR_INT_STATUS_REG_NUM][MSM_VMIDMT_ERR_NUM_PER_REG];

/* No access permissions to VMIDMT config registers to any non secure entity */
HAL_vmidmt_AccessConfigType acc_ctl = { { 0xFFFFFFFF }, { 0 }};

/* Interrupt contexts to distigunish type of error in VMIDMT error ISR */
typedef enum {CLT_SEC = 0, CLT_NONSEC, CFG_SEC, CFG_NONSEC } vmidmt_err_id_t;

static struct vmidmt_err_ctx {
	vmidmt_err_id_t id;
	uint32_t addr;
	uint32_t mask;
} vmidmt_err[] = {
	[CLT_SEC] = {
		.id = CLT_SEC,
		.addr = HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR,
		.mask = HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RMSK,
	},
	[CLT_NONSEC] = {
		.id = CLT_NONSEC,
		.addr = HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR,
		.mask = HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RMSK,
	},
	[CFG_SEC] = {
		.id = CFG_SEC,
		.addr = HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR,
		.mask = HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RMSK,
	},
	[CFG_NONSEC] = {
		.id = CFG_NONSEC,
		.addr = HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR,
		.mask = HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RMSK,
	},
};

static HAL_vmidmt_Port_MapType *get_info_cfg(uint8_t port)
{
	HAL_vmidmt_Port_MapType *p = g_vmidmt_info_cfg;

	for (size_t i = 0; i < g_vmidmt_info_cfg_count; i++, p++) {
		if (p->port != port)
			continue;

		return p;
	}

	return NULL;
}

static int map_vmid_internal(HAL_vmidmt_InstanceType master,
			     uint32_t index, const uint32_t *list,
			     uint8_t len, uint32_t vmid,
			     uint32_t mem_type, bool secure)
{
	HAL_vmidmt_ContextConfigType ctx_cfg = { 0 };
	HAL_vmidmt_BusAttribType bus_attribs = { 0 };
	HAL_vmidmt_Port_MapType *cfg;
	HAL_vmidmt_Status rc;

	cfg = get_info_cfg(master);
	if (!cfg)
		return -1;

	if (mem_type != MSM_VMIDMT_MEMTYPE_DEFAULT) {
		bus_attribs.eMTCFG = HAL_VMIDMT_MTCFG_MEMATTR;
		bus_attribs.uMemAttr = mem_type;
	}

	if (secure)
		bus_attribs.eNSCFG = HAL_VMIDMT_NSCFG_SECURE;

	ctx_cfg.pBusAttrib = &bus_attribs;
	ctx_cfg.uVmid = vmid;

	rc = vmidmt_hal_config_ctx_ext(&cfg->vmidmt_info, index, list, len,
				       &ctx_cfg);
	if (rc != HAL_VMIDMT_NO_ERROR)
		return -1;

	vmidmt_hal_enable_client(&cfg->vmidmt_info, true);
	vmidmt_hal_enable_client(&cfg->vmidmt_info, false);

	return 0;
}

static int32_t configure_vmids(void)
{
	int ret = 0;
	uint32_t i;

	for (i = 0; i < g_vmid_map_count; i++) {
		if (!g_vmid_map[i].static_cfg)
			continue;

		ret = map_vmid_internal(VMIDMT_INSTANCE(g_vmid_map[i]),
					g_vmid_map[i].index,
					g_vmid_map[i].sid_list,
					g_vmid_map[i].num_sids,
					g_vmid_map[i].vmid,
					g_vmid_map[i].memattr,
					false);
		if (ret)
			goto error;
	}

	return 0;
error:
	ERROR("VMIDMT Config ERROR for g_vmid_map[%d]\n", i);
	return ret;
}

static int config_options_per_master(int index)
{
	HAL_vmidmt_DefaultVmidConfigType vmid_cfg = {
		.bVmidPrivateNamespaceEnable = false,
		.bypassVmid = MSM_VMID_NOACCESS,
		.pAccessControl = &acc_ctl,
		.pBypassBusAttrib = NULL,
		.pBypassAuxConfig = NULL,
	};
	HAL_vmidmt_DefaultSecureVmidConfigType secure_cfg = {
		.secureExtensions = HAL_VMIDMT_SECURE_EXT_DEFAULT,
		.bGlbAddrSpaceRestrictedAccEnable = 0,
		.pDefaultSecureConfig = &vmid_cfg,
	};
	HAL_vmidmt_BusAttribType bus_attribs;
	HAL_vmidmt_Port_MapType *cfg;
	HAL_vmidmt_Status rc;

	cfg = get_info_cfg(VMIDMT_INSTANCE(g_vmidmt_cfg[index]));
	if (!cfg)
		return -1;

	memset(&bus_attribs, 0, sizeof(bus_attribs));

	if (VMIDMT_INSTANCE(g_vmidmt_cfg[index]) == HAL_VMIDMT_DEHR) {
		bus_attribs.eNSCFG = HAL_VMIDMT_NSCFG_SECURE;
		vmid_cfg.pBypassBusAttrib = &bus_attribs;
		vmid_cfg.bypassVmid = MSM_VMID_NOACCESS;
	}

	rc = vmidmt_hal_init(&cfg->vmidmt_info, &secure_cfg, NULL, NULL);
	if (rc != HAL_VMIDMT_NO_ERROR)
		return -1;

	rc = vmidmt_hal_config_ssdt(&cfg->vmidmt_info,
				    g_vmidmt_cfg[index].ssd_table,
				    g_vmidmt_cfg[index].ssd_table_num_elements);
	if (rc != HAL_VMIDMT_NO_ERROR)
		WARN("Vmidmt SSDT configuration failed");

	vmidmt_hal_cfg_err(&cfg->vmidmt_info, false,
			   g_vmidmt_cfg[index].err_opt);

	vmidmt_hal_cfg_err(&cfg->vmidmt_info, true,
			   g_vmidmt_cfg[index].err_opt);

	return 0;
}

static int32_t configure_options(void)
{
	const vmidmt_cfg_t *p = g_vmidmt_cfg;
	int ret = 0;

	for (size_t i = 0; i < g_vmidmt_cfg_count; i++, p++) {
		if (!p->static_cfg)
			continue;

		ret = config_options_per_master(i);
		if (ret)
			return ret;
	}

	return 0;
}

static inline uint32_t get_next_error(uint32_t mask, uint32_t *last)
{
	uint32_t i = *last;

	if (!mask)
		goto none;

	for (; i <= VMIDMT_ERR_BIT_POS_MAX; i++) {
		if (mask & BIT(i)) {
			/* Found */
			*last = i + 1;
			return i;
		}
	}
none:
	*last = VMIDMT_ERR_BIT_POS_MAX + 1;
	return *last;
}

static void log_error(HAL_vmidmt_InstanceType vmidmt)
{
	HAL_vmidmt_Port_MapType *cfg = NULL;
	HAL_vmidmt_ErrorType error = { 0 };

	cfg = get_info_cfg(vmidmt);
	if (!cfg) {
		WARN("Unknown Port: 0x%X\n", vmidmt);
		return;
	}

	if (!vmidmt_hal_is_error(&cfg->vmidmt_info, true)) {
		WARN("VMIDMT ERROR: VMIDMT %d reported no error...\n", vmidmt);
		return;
	}

	vmidmt_hal_get_error(&cfg->vmidmt_info, true, &error);

	ERROR("Error Flags: 0x%X\n",
	      error.uErrorFlags);
	ERROR("Bus Flags: 0x%X\n",
	      error.uBusFlags);
	ERROR("Phys Addr: 0x%X 0x%X\n",
	      error.uPhysicalAddressUpper32, error.uPhysicalAddressLower32);
	ERROR("SSD Idx: 0x%X SID: 0x%X\n",
	      error.uSSDIndex, error.uSID);
	ERROR("MID: 0x%X AVMID: 0x%X\n",
	      error.uMasterId, error.uAVMID);
	ERROR("ATID: 0x%X ABID: 0x%X APID: 0x%X\n",
	      error.uATID, error.uABID, error.uAPID);

	vmidmt_hal_clear_error(&cfg->vmidmt_info, true);
}

static void log_errors(uint32_t reg, uint32_t pos)
{
	vmidmt_err_pos_to_hal_map_t *row = vmidmt_err_pos_to_hal_map[reg];

	for (size_t i = 0; i < MSM_VMIDMT_ERR_NUM_PER_REG; i++) {
		const vmidmt_err_pos_to_hal_map_t *m = &row[i];

		if (m->bit_pos != pos)
			continue;

		if (m->vmidmt != HAL_VMIDMT_COUNT)
			log_error(m->vmidmt);
	}
}

static void *error_handler(uint32_t int_num, void *ctx)
{
	struct vmidmt_err_ctx *err_ctx = (struct vmidmt_err_ctx *) ctx;
	uint32_t pos = 0;
	uint32_t err = 0;
	uint32_t i = 0;

	err = mmio_read_32(err_ctx->addr) & err_ctx->mask;
	if (!err)
		return ctx;

	ERROR("VMIDMT INTR0:0x%X", err);

	for (; i <= VMIDMT_ERR_BIT_POS_MAX;) {
		pos = get_next_error(err, &i);
		if (pos > VMIDMT_ERR_BIT_POS_MAX)
			continue;

		log_errors(0, pos);
	}

	return ctx;
}

static int32_t register_interrupts(void)
{
	const uint32_t enable = 0xFFFFFFFF;
	int ret = 0;

	ret = qti_interrupt_svc_register(QTISECLIB_INT_ID_VMIDMT_ERR_CLT_SEC,
					 error_handler,
					 &vmidmt_err[CLT_SEC]);
	if (ret)
		return ret;

	ret = qti_interrupt_svc_register(QTISECLIB_INT_ID_VMIDMT_ERR_CLT_NONSEC,
					 error_handler,
					 &vmidmt_err[CLT_NONSEC]);
	if (ret)
		goto error3;

	ret = qti_interrupt_svc_register(QTISECLIB_INT_ID_VMIDMT_ERR_CFG_SEC,
					 error_handler,
					 &vmidmt_err[CFG_SEC]);
	if (ret)
		goto error2;

	ret = qti_interrupt_svc_register(QTISECLIB_INT_ID_VMIDMT_ERR_CFG_NONSEC,
					 error_handler,
					 &vmidmt_err[CFG_NONSEC]);
	if (ret)
		goto error1;

	mmio_write_32(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR, enable);
	mmio_write_32(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR, enable);
	mmio_write_32(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR, enable);
	mmio_write_32(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,
		      enable);

	return 0;

error1:
	qti_interrupt_svc_unregister(QTISECLIB_INT_ID_VMIDMT_ERR_CFG_SEC);
error2:
	qti_interrupt_svc_unregister(QTISECLIB_INT_ID_VMIDMT_ERR_CLT_NONSEC);
error3:
	qti_interrupt_svc_unregister(QTISECLIB_INT_ID_VMIDMT_ERR_CLT_SEC);

	return -1;
}

int vmidmt_config(void)
{
	int rc;

	rc = configure_options();
	if (rc)
		return MSM_ERR_VMIDMT_CFG_FAIL;

	rc = configure_vmids();
	if (rc)
		return MSM_ERR_VMIDMT_CFG_FAIL;

	rc = register_interrupts();
	if (rc)
		return MSM_ERR_VMIDMT_CFG_FAIL;

	return 0;
}
