m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dU:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog
vDFF_Sync
!s110 1576104263
!i10b 1
!s100 <kYSV6;^JgZdX9izZmY9T0
Inj>G9jU2l^?6W5]h7IhMM1
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1576102998
8U:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/DFF_Sync.v
FU:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/DFF_Sync.v
L0 8
Z2 OP;L;10.7b;67
r1
!s85 0
31
!s108 1576104262.000000
!s107 U:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/DFF_Sync.v|
!s90 -reportprogress|300|-work|work|U:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/DFF_Sync.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
n@d@f@f_@sync
vShift_NBit
!s110 1576104280
!i10b 1
!s100 ^fJOf_?a@8V>llVb?f=gQ1
IGTVcO9ak1n^ZO9N08FLY^3
R1
R0
w1576103399
8U:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/Shift_NBit.v
FU:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/Shift_NBit.v
L0 9
R2
r1
!s85 0
31
!s108 1576104277.000000
!s107 U:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/Shift_NBit.v|
!s90 -reportprogress|300|-work|work|U:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/Shift_NBit.v|
!i113 1
R3
R4
n@shift_@n@bit
