"C:\Users\Michael Hosanee\Documents\ENEL 500\Git\ENEL_500_Repo\EUREKA_FPGA_SPI\Test_Bench_EFB_SPI.vhd" VHDL work 1 0 0 -02
. . 0 0 0