<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1261" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1261{left:782px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1261{left:827px;bottom:68px;letter-spacing:0.12px;}
#t3_1261{left:541px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t4_1261{left:712px;bottom:1076px;letter-spacing:0.25px;word-spacing:0.57px;}
#t5_1261{left:274px;bottom:1051px;letter-spacing:0.23px;word-spacing:0.65px;}
#t6_1261{left:70px;bottom:978px;letter-spacing:0.17px;}
#t7_1261{left:151px;bottom:978px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t8_1261{left:70px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_1261{left:70px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_1261{left:70px;bottom:921px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#tb_1261{left:70px;bottom:904px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_1261{left:70px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_1261{left:70px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#te_1261{left:70px;bottom:848px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_1261{left:70px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_1261{left:70px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_1261{left:70px;bottom:782px;}
#ti_1261{left:96px;bottom:785px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tj_1261{left:70px;bottom:762px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_1261{left:70px;bottom:736px;}
#tl_1261{left:96px;bottom:739px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tm_1261{left:70px;bottom:716px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tn_1261{left:70px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#to_1261{left:70px;bottom:683px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tp_1261{left:70px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_1261{left:70px;bottom:649px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tr_1261{left:70px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_1261{left:70px;bottom:564px;letter-spacing:0.15px;}
#tt_1261{left:151px;bottom:564px;letter-spacing:0.22px;}
#tu_1261{left:70px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#tv_1261{left:70px;bottom:524px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tw_1261{left:70px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_1261{left:359px;bottom:508px;}
#ty_1261{left:375px;bottom:501px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tz_1261{left:70px;bottom:484px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#t10_1261{left:70px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_1261{left:70px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_1261{left:70px;bottom:422px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_1261{left:70px;bottom:353px;letter-spacing:0.16px;}
#t14_1261{left:151px;bottom:353px;letter-spacing:0.22px;word-spacing:0.06px;}
#t15_1261{left:70px;bottom:330px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_1261{left:70px;bottom:304px;}
#t17_1261{left:96px;bottom:307px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_1261{left:70px;bottom:281px;}
#t19_1261{left:96px;bottom:284px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_1261{left:70px;bottom:258px;}
#t1b_1261{left:96px;bottom:261px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1c_1261{left:96px;bottom:244px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_1261{left:70px;bottom:218px;}
#t1e_1261{left:96px;bottom:221px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1f_1261{left:96px;bottom:205px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_1261{left:70px;bottom:178px;}
#t1h_1261{left:96px;bottom:182px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1i_1261{left:96px;bottom:165px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#t1j_1261{left:96px;bottom:148px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_1261{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1261{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1261{font-size:24px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1261{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1261{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_1261{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_1261{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1261" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1261Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1261" style="-webkit-user-select: none;"><object width="935" height="1210" data="1261/1261.svg" type="image/svg+xml" id="pdf1261" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1261" class="t s1_1261">Vol. 3D </span><span id="t2_1261" class="t s1_1261">35-1 </span>
<span id="t3_1261" class="t s2_1261">ENCLAVE ACCESS CONTROL AND DATA STRUCTURES </span>
<span id="t4_1261" class="t s3_1261">CHAPTER 35 </span>
<span id="t5_1261" class="t s3_1261">ENCLAVE ACCESS CONTROL AND DATA STRUCTURES </span>
<span id="t6_1261" class="t s4_1261">35.1 </span><span id="t7_1261" class="t s4_1261">OVERVIEW OF ENCLAVE EXECUTION ENVIRONMENT </span>
<span id="t8_1261" class="t s5_1261">When an enclave is created, it has a range of linear addresses to which the processor applies enhanced access </span>
<span id="t9_1261" class="t s5_1261">control. This range is called the ELRANGE (see Section 34.3). When an enclave generates a memory access, the </span>
<span id="ta_1261" class="t s5_1261">existing IA32 segmentation and paging architecture are applied. Additionally, linear addresses inside the ELRANGE </span>
<span id="tb_1261" class="t s5_1261">must map to an EPC page otherwise when an enclave attempts to access that linear address a fault is generated. </span>
<span id="tc_1261" class="t s5_1261">The EPC pages need not be physically contiguous. System software allocates EPC pages to various enclaves. </span>
<span id="td_1261" class="t s5_1261">Enclaves must abide by OS/VMM imposed segmentation and paging policies. OS/VMM-managed page tables and </span>
<span id="te_1261" class="t s5_1261">extended page tables provide address translation for the enclave pages. Hardware requires that these pages are </span>
<span id="tf_1261" class="t s5_1261">properly mapped to EPC (any failure generates an exception). </span>
<span id="tg_1261" class="t s5_1261">Enclave entry must happen through specific enclave instructions: </span>
<span id="th_1261" class="t s6_1261">• </span><span id="ti_1261" class="t s5_1261">ENCLU[EENTER], ENCLU[ERESUME]. </span>
<span id="tj_1261" class="t s5_1261">Enclave exit must happen through specific enclave instructions or events: </span>
<span id="tk_1261" class="t s6_1261">• </span><span id="tl_1261" class="t s5_1261">ENCLU[EEXIT], Asynchronous Enclave Exit (AEX). </span>
<span id="tm_1261" class="t s5_1261">Attempts to execute, read, or write to linear addresses mapped to EPC pages when not inside an enclave will result </span>
<span id="tn_1261" class="t s5_1261">in the processor altering the access to preserve the confidentiality and integrity of the enclave. The exact behavior </span>
<span id="to_1261" class="t s5_1261">may be different between implementations. As an example a read of an enclave page may result in the return of all </span>
<span id="tp_1261" class="t s5_1261">one's or return of cyphertext of the cache line. Writing to an enclave page may result in a dropped write or a </span>
<span id="tq_1261" class="t s5_1261">machine check at a later time. The processor will provide the protections as described in Section 35.4 and Section </span>
<span id="tr_1261" class="t s5_1261">35.5 on such accesses. </span>
<span id="ts_1261" class="t s4_1261">35.2 </span><span id="tt_1261" class="t s4_1261">TERMINOLOGY </span>
<span id="tu_1261" class="t s5_1261">A memory access to the ELRANGE and initiated by an instruction executed by an enclave is called a Direct Enclave </span>
<span id="tv_1261" class="t s5_1261">Access (Direct EA). </span>
<span id="tw_1261" class="t s5_1261">Memory accesses initiated by certain Intel </span>
<span id="tx_1261" class="t s7_1261">® </span>
<span id="ty_1261" class="t s5_1261">SGX instruction leaf functions such as ECREATE, EADD, EDBGRD, </span>
<span id="tz_1261" class="t s5_1261">EDBGWR, ELDU/ELDB, EWB, EREMOVE, EENTER, and ERESUME to EPC pages are called Indirect Enclave Accesses </span>
<span id="t10_1261" class="t s5_1261">(Indirect EA). Table 35-1 lists additional details of the indirect EA of SGX1 and SGX2 extensions. </span>
<span id="t11_1261" class="t s5_1261">Direct EAs and Indirect EAs together are called Enclave Accesses (EAs). </span>
<span id="t12_1261" class="t s5_1261">Any memory access that is not an Enclave Access is called a non-enclave access. </span>
<span id="t13_1261" class="t s4_1261">35.3 </span><span id="t14_1261" class="t s4_1261">ACCESS-CONTROL REQUIREMENTS </span>
<span id="t15_1261" class="t s5_1261">Enclave accesses have the following access-control attributes: </span>
<span id="t16_1261" class="t s6_1261">• </span><span id="t17_1261" class="t s5_1261">All memory accesses must conform to segmentation and paging protection mechanisms. </span>
<span id="t18_1261" class="t s6_1261">• </span><span id="t19_1261" class="t s5_1261">Code fetches from inside an enclave to a linear address outside that enclave result in a #GP(0) exception. </span>
<span id="t1a_1261" class="t s6_1261">• </span><span id="t1b_1261" class="t s5_1261">Shadow-stack-load or shadow-stack-store from inside an enclave to a linear address outside that enclave </span>
<span id="t1c_1261" class="t s5_1261">results in a #GP(0) exception. </span>
<span id="t1d_1261" class="t s6_1261">• </span><span id="t1e_1261" class="t s5_1261">Non-enclave accesses to EPC memory result in undefined behavior. EPC memory is protected as described in </span>
<span id="t1f_1261" class="t s5_1261">Section 35.4 and Section 35.5 on such accesses. </span>
<span id="t1g_1261" class="t s6_1261">• </span><span id="t1h_1261" class="t s5_1261">EPC pages of page types PT_REG, PT_TCS, and PT_TRIM must be mapped to ELRANGE at the linear address </span>
<span id="t1i_1261" class="t s5_1261">specified when the EPC page was allocated to the enclave using ENCLS[EADD] or ENCLS[EAUG] leaf functions. </span>
<span id="t1j_1261" class="t s5_1261">Enclave accesses through other linear address result in a #PF with the PFEC.SGX bit set. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
