{"Source Block": ["oh/elink/hdl/etx_io.v@134:144@HdlIdDef", "\t `CYCLE6 : tx_state[2:0] <= `CYCLE7;\n\t `CYCLE7 : tx_state[2:0] <= tx_burst_reg & ~tx_wait  ? `CYCLE4 : \n\t\t\t\t                           `IDLE;\t\n       endcase // case (tx_state)\n   \n   reg [31:0] trans_counter;\n   \n`ifdef TARGET_SIM\n   always @ (posedge tx_lclk_io)\n     if(!nreset)       \n       trans_counter[31:0]<='b0;   \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[139, "   reg [31:0] trans_counter;\n"]], "Add": []}}