<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Mar 26 17:08:38 2020" VIVADOVERSION="2018.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a12ti" NAME="adder" PACKAGE="csg325" SPEEDGRADE="-1L"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="DIR" SIGIS="undef" SIGNAME="External_Ports_DIR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="next_state_logic_0" PORT="DIR"/>
        <CONNECTION INSTANCE="output_logic_0" PORT="DIR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="INC" SIGIS="undef" SIGNAME="External_Ports_INC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="next_state_logic_0" PORT="INC"/>
        <CONNECTION INSTANCE="dff_1" PORT="ce"/>
        <CONNECTION INSTANCE="dff_2" PORT="ce"/>
        <CONNECTION INSTANCE="dff_0" PORT="ce"/>
        <CONNECTION INSTANCE="output_logic_0" PORT="INC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="y0" SIGIS="undef" SIGNAME="output_logic_0_y0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="output_logic_0" PORT="y0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="y1" SIGIS="undef" SIGNAME="output_logic_0_y1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="output_logic_0" PORT="y1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="y2" SIGIS="undef" SIGNAME="output_logic_0_y2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="output_logic_0" PORT="y2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dff_1" PORT="clk"/>
        <CONNECTION INSTANCE="dff_2" PORT="clk"/>
        <CONNECTION INSTANCE="dff_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dff_1" PORT="reset"/>
        <CONNECTION INSTANCE="dff_2" PORT="reset"/>
        <CONNECTION INSTANCE="dff_0" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/dff_0" HWVERSION="1.0" INSTANCE="dff_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dff" VLNV="FIT:user:dff:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="adder_dff_0_0"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="Reset" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="data" SIGNAME="next_state_logic_0_d0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="next_state_logic_0" PORT="d0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ce" SIGIS="undef" SIGNAME="External_Ports_INC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="data" SIGNAME="dff_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="next_state_logic_0" PORT="q0"/>
            <CONNECTION INSTANCE="output_logic_0" PORT="q0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dff_1" HWVERSION="1.0" INSTANCE="dff_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dff" VLNV="FIT:user:dff:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="adder_dff_1_0"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="Reset" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="data" SIGNAME="next_state_logic_0_d1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="next_state_logic_0" PORT="d1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ce" SIGIS="undef" SIGNAME="External_Ports_INC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="data" SIGNAME="dff_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="next_state_logic_0" PORT="q1"/>
            <CONNECTION INSTANCE="output_logic_0" PORT="q1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dff_2" HWVERSION="1.0" INSTANCE="dff_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dff" VLNV="FIT:user:dff:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="adder_dff_2_0"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="Reset" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="data" SIGNAME="next_state_logic_0_d2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="next_state_logic_0" PORT="d2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ce" SIGIS="undef" SIGNAME="External_Ports_INC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="data" SIGNAME="dff_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="next_state_logic_0" PORT="q2"/>
            <CONNECTION INSTANCE="output_logic_0" PORT="q2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/next_state_logic_0" HWVERSION="1.0" INSTANCE="next_state_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="next_state_logic" VLNV="xilinx.com:module_ref:next_state_logic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="adder_next_state_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="q0" SIGIS="undef" SIGNAME="dff_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="q1" SIGIS="undef" SIGNAME="dff_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="q2" SIGIS="undef" SIGNAME="dff_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INC" SIGIS="undef" SIGNAME="External_Ports_INC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DIR" SIGIS="undef" SIGNAME="External_Ports_DIR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DIR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="d0" SIGIS="undef" SIGNAME="next_state_logic_0_d0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_0" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="d1" SIGIS="undef" SIGNAME="next_state_logic_0_d1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="d2" SIGIS="undef" SIGNAME="next_state_logic_0_d2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/output_logic_0" HWVERSION="1.0" INSTANCE="output_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="output_logic" VLNV="xilinx.com:module_ref:output_logic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="adder_output_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="q0" SIGIS="undef" SIGNAME="dff_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="q1" SIGIS="undef" SIGNAME="dff_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="q2" SIGIS="undef" SIGNAME="dff_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INC" SIGIS="undef" SIGNAME="External_Ports_INC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DIR" SIGIS="undef" SIGNAME="External_Ports_DIR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DIR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y0" SIGIS="undef" SIGNAME="output_logic_0_y0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="y0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y1" SIGIS="undef" SIGNAME="output_logic_0_y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="y1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y2" SIGIS="undef" SIGNAME="output_logic_0_y2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="y2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
