InputPort gate          a with inputs (  ) and outputs ( a.o ).
InputPort gate          b with inputs (  ) and outputs ( b.o ).
InputPort gate          c with inputs (  ) and outputs ( c.o ).
InputPort gate          d with inputs (  ) and outputs ( d.o ).
InputPort gate          a with inputs (  ) and outputs ( a.o ).
InputPort gate          b with inputs (  ) and outputs ( b.o ).
InputPort gate          a with inputs (  ) and outputs ( a.o ).
InputPort gate          b with inputs (  ) and outputs ( b.o ).
OutputPort gate          r with inputs ( r.i ) and outputs (  ).
OutputPort gate          t with inputs ( t.i ) and outputs (  ).
OutputPort gate          r with inputs ( r.i ) and outputs (  ).
OutputPort gate          r with inputs ( r.i ) and outputs (  ).
    Or gate        or1 with inputs ( or1.i1, or1.i2 ) and outputs ( or1.o ).
    Or gate        or2 with inputs ( or2.i1, or2.i2 ) and outputs ( or2.o ).
    Or gate        or3 with inputs ( or3.i1, or3.i2 ) and outputs ( or3.o ).
    Or gate         o1 with inputs ( o1.i1, o1.i2 ) and outputs ( o1.o ).
    Or gate         o1 with inputs ( o1.i1, o1.i2 ) and outputs ( o1.o ).
   And gate       and1 with inputs ( and1.i1, and1.i2 ) and outputs ( and1.o ).
   And gate         a1 with inputs ( a1.i1, a1.i2 ) and outputs ( a1.o ).
   And gate         a2 with inputs ( a2.i1, a2.i2 ) and outputs ( a2.o ).
   And gate         a1 with inputs ( a1.i1, a1.i2 ) and outputs ( a1.o ).
   And gate         a2 with inputs ( a2.i1, a2.i2 ) and outputs ( a2.o ).
   Not gate         n1 with inputs ( n1.i ) and outputs ( n1.o ).
   Not gate         n2 with inputs ( n2.i ) and outputs ( n2.o ).
   Not gate         n1 with inputs ( n1.i ) and outputs ( n1.o ).
   Not gate         n2 with inputs ( n2.i ) and outputs ( n2.o ).
