#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 28 14:34:44 2023
# Process ID: 16828
# Current directory: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/synth/vivado.log
# Journal file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_hist.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/histogramIf_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top histogramIf -part xcku5p-sfvb784-3-e -no_iobuf -mode out_of_context
Command: synth_design -top histogramIf -part xcku5p-sfvb784-3-e -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-sfvb784-3-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16901 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2490.504 ; gain = 28.902 ; free physical = 6206 ; free virtual = 10381
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogramIf' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:56]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (1#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (2#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (3#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (4#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (6#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (7#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (9#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (10#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (10#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (11#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (12#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'shl_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/arithmetic_units.vhd:342]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shl_op' (17#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/arithmetic_units.vhd:342]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (18#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_hist' declared at '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/LSQ_hist.v:44004' bound to instance 'c_LSQ_hist' of component 'LSQ_hist' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:2050]
INFO: [Synth 8-6157] synthesizing module 'LSQ_hist' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/LSQ_hist.v:44004]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_hist' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/LSQ_hist.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_hist' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/LSQ_hist.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_hist' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/LSQ_hist.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_hist' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/LSQ_hist.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_hist' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/LSQ_hist.v:43623]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_hist' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/LSQ_hist.v:43623]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_hist' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/LSQ_hist.v:43813]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_hist' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/LSQ_hist.v:43813]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_hist' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/LSQ_hist.v:43913]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_hist' (29#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/LSQ_hist.v:43913]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_hist' (30#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/LSQ_hist.v:44004]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (31#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (33#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (34#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (35#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (36#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (37#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (38#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (39#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (40#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (41#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (42#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (42#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (42#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (43#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:23]
WARNING: [Synth 8-3848] Net hist_we1 in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:31]
WARNING: [Synth 8-3848] Net hist_dout1 in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:32]
WARNING: [Synth 8-3848] Net feature_we1 in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:41]
WARNING: [Synth 8-3848] Net feature_dout1 in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:42]
WARNING: [Synth 8-3848] Net weight_we1 in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:51]
WARNING: [Synth 8-3848] Net weight_dout1 in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:52]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:99]
WARNING: [Synth 8-3848] Net MC_feature_pValidArray_2 in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:716]
WARNING: [Synth 8-3848] Net MC_feature_dataInArray_2 in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:712]
WARNING: [Synth 8-3848] Net MC_feature_pValidArray_3 in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:717]
WARNING: [Synth 8-3848] Net MC_feature_dataInArray_3 in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:713]
WARNING: [Synth 8-3848] Net MC_weight_pValidArray_2 in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:738]
WARNING: [Synth 8-3848] Net MC_weight_dataInArray_2 in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:734]
WARNING: [Synth 8-3848] Net MC_weight_pValidArray_3 in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:739]
WARNING: [Synth 8-3848] Net MC_weight_dataInArray_3 in module/entity histogramIf does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:735]
INFO: [Synth 8-256] done synthesizing module 'histogramIf' (44#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/histogramIf_optimized.vhd:56]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_slt_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_slt_op has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design shl_op has unconnected port clk
WARNING: [Synth 8-3331] design shl_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port dataInArray[1][31]
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port rst
WARNING: [Synth 8-3331] design histogramIf has unconnected port n_ready_out
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_we1
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[31]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[30]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[29]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[28]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[27]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[26]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[25]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[24]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[23]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[22]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[21]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[20]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[19]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[18]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[17]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[16]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[15]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[14]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[13]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[12]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[11]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[10]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[9]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[8]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[7]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[6]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[5]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[4]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[3]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[2]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[1]
WARNING: [Synth 8-3331] design histogramIf has unconnected port hist_dout1[0]
WARNING: [Synth 8-3331] design histogramIf has unconnected port feature_we1
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2790.270 ; gain = 328.668 ; free physical = 6036 ; free virtual = 10209
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 2802.145 ; gain = 340.543 ; free physical = 6079 ; free virtual = 10260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 2802.145 ; gain = 340.543 ; free physical = 6079 ; free virtual = 10260
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2802.145 ; gain = 0.000 ; free physical = 6028 ; free virtual = 10209
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/synth/period_4.xdc]
create_clock: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.961 ; gain = 0.000 ; free physical = 4953 ; free virtual = 10065
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.961 ; gain = 0.000 ; free physical = 4953 ; free virtual = 10065
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2906.961 ; gain = 0.000 ; free physical = 4941 ; free virtual = 10053
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:01:13 . Memory (MB): peak = 2906.961 ; gain = 445.359 ; free physical = 5028 ; free virtual = 10153
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-sfvb784-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:01:14 . Memory (MB): peak = 2918.883 ; gain = 457.281 ; free physical = 5029 ; free virtual = 10155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:14 . Memory (MB): peak = 2918.883 ; gain = 457.281 ; free physical = 5028 ; free virtual = 10154
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_141_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_139_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_137_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_135_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_133_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_131_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_129_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_127_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_125_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_123_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_121_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_119_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_117_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_115_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_113_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_143_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_141_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_139_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_137_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_135_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_133_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_131_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_129_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_127_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_125_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_123_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_121_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_119_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_117_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_115_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_113_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_143_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/LSQ_hist.v:43903]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/sim/VHDL_SRC/LSQ_hist.v:43994]
INFO: [Synth 8-6904] The RAM "elasticFifoInner:/Memory_reg" of size (depth=5 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "elasticFifoInner__parameterized0:/Memory_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:03:12 . Memory (MB): peak = 2918.883 ; gain = 457.281 ; free physical = 3198 ; free virtual = 8331
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_hist__GB0 |           1|     29598|
|2     |LOAD_QUEUE_LSQ_hist__GB1 |           1|     39450|
|3     |LOAD_QUEUE_LSQ_hist__GB2 |           1|     26771|
|4     |LSQ_hist__GC0            |           1|     13299|
|5     |histogramIf__GC0           |           1|      3768|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 66    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 7     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 101   
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 38    
	                1 Bit    Registers := 857   
+---RAMs : 
	              160 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 68    
	   2 Input     16 Bit        Muxes := 640   
	  17 Input     16 Bit        Muxes := 112   
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 541   
	  15 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_hist 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 35    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	  15 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 400   
	  15 Input      1 Bit        Muxes := 16    
Module STORE_QUEUE_LSQ_hist 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_hist 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_hist__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_hist 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_hist__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_hist 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-6904] The RAM "i_0/Buffer_4/fifo/Memory_reg" of size (depth=5 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/Buffer_5/fifo/Memory_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_histi_4/storeQ/portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_2/\tail_reg[0] )
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_0_reg[0]' (FDRE) to 'loadQi_2/offsetQ_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_0_reg[1]' (FDRE) to 'loadQi_2/offsetQ_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_0_reg[2]' (FDRE) to 'loadQi_2/offsetQ_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_0_reg[3]' (FDRE) to 'loadQi_2/offsetQ_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_15_reg[0]' (FDRE) to 'loadQi_2/offsetQ_14_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_15_reg[1]' (FDRE) to 'loadQi_2/offsetQ_14_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_15_reg[2]' (FDRE) to 'loadQi_2/offsetQ_14_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_15_reg[3]' (FDRE) to 'loadQi_2/offsetQ_14_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_11_reg[0]' (FDRE) to 'loadQi_2/offsetQ_10_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_11_reg[1]' (FDRE) to 'loadQi_2/offsetQ_10_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_11_reg[2]' (FDRE) to 'loadQi_2/offsetQ_10_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_11_reg[3]' (FDRE) to 'loadQi_2/offsetQ_10_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_9_reg[0]' (FDRE) to 'loadQi_2/offsetQ_8_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_9_reg[1]' (FDRE) to 'loadQi_2/offsetQ_8_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_9_reg[2]' (FDRE) to 'loadQi_2/offsetQ_8_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_9_reg[3]' (FDRE) to 'loadQi_2/offsetQ_8_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_7_reg[0]' (FDRE) to 'loadQi_2/offsetQ_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_7_reg[1]' (FDRE) to 'loadQi_2/offsetQ_6_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_7_reg[2]' (FDRE) to 'loadQi_2/offsetQ_6_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_7_reg[3]' (FDRE) to 'loadQi_2/offsetQ_6_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_5_reg[0]' (FDRE) to 'loadQi_2/offsetQ_4_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_5_reg[1]' (FDRE) to 'loadQi_2/offsetQ_4_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_5_reg[2]' (FDRE) to 'loadQi_2/offsetQ_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_5_reg[3]' (FDRE) to 'loadQi_2/offsetQ_4_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_3_reg[0]' (FDRE) to 'loadQi_2/offsetQ_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_3_reg[1]' (FDRE) to 'loadQi_2/offsetQ_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_3_reg[2]' (FDRE) to 'loadQi_2/offsetQ_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_3_reg[3]' (FDRE) to 'loadQi_2/offsetQ_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_12_reg[0]' (FDRE) to 'loadQi_2/offsetQ_13_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_12_reg[1]' (FDRE) to 'loadQi_2/offsetQ_13_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_12_reg[2]' (FDRE) to 'loadQi_2/offsetQ_13_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_12_reg[3]' (FDRE) to 'loadQi_2/offsetQ_13_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\forkC_0/generateBlocks[0].regblock/reg_value_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:07:06 . Memory (MB): peak = 3052.711 ; gain = 591.109 ; free physical = 717 ; free virtual = 5098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+--------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------+-----------+----------------------+---------------+
|histogramIf   | Buffer_4/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M16 x 3	 | 
+------------+--------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_hist__GB0 |           1|     19308|
|2     |LOAD_QUEUE_LSQ_hist__GB1 |           1|     21171|
|3     |LOAD_QUEUE_LSQ_hist__GB2 |           1|     28030|
|4     |LSQ_hist__GC0            |           1|      5819|
|5     |histogramIf__GC0           |           1|      2426|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:08 ; elapsed = 00:08:09 . Memory (MB): peak = 3204.391 ; gain = 742.789 ; free physical = 222 ; free virtual = 4615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:13 ; elapsed = 00:11:29 . Memory (MB): peak = 3627.695 ; gain = 1166.094 ; free physical = 426 ; free virtual = 4511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+--------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------+-----------+----------------------+---------------+
|histogramIf   | Buffer_4/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M16 x 3	 | 
+------------+--------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |histogramIf_GT0 |           1|     18068|
|2     |histogramIf_GT1 |           1|     48196|
|3     |histogramIf_GT2 |           1|     10430|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:27 ; elapsed = 00:11:48 . Memory (MB): peak = 3627.695 ; gain = 1166.094 ; free physical = 454 ; free virtual = 4535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:33 ; elapsed = 00:11:59 . Memory (MB): peak = 3627.695 ; gain = 1166.094 ; free physical = 450 ; free virtual = 4534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:33 ; elapsed = 00:11:59 . Memory (MB): peak = 3627.695 ; gain = 1166.094 ; free physical = 450 ; free virtual = 4534
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:35 ; elapsed = 00:12:04 . Memory (MB): peak = 3627.695 ; gain = 1166.094 ; free physical = 433 ; free virtual = 4517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:36 ; elapsed = 00:12:04 . Memory (MB): peak = 3627.695 ; gain = 1166.094 ; free physical = 432 ; free virtual = 4516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:37 ; elapsed = 00:12:07 . Memory (MB): peak = 3627.695 ; gain = 1166.094 ; free physical = 436 ; free virtual = 4521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:37 ; elapsed = 00:12:07 . Memory (MB): peak = 3627.695 ; gain = 1166.094 ; free physical = 435 ; free virtual = 4520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |   584|
|2     |LUT1     |    50|
|3     |LUT2     |   866|
|4     |LUT3     |   739|
|5     |LUT4     |  5444|
|6     |LUT5     |  4102|
|7     |LUT6     |  9722|
|8     |MUXF7    |  1215|
|9     |MUXF8    |    70|
|10    |RAM32M16 |     3|
|11    |FDCE     |   541|
|12    |FDPE     |    33|
|13    |FDRE     |  3613|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------+---------------------------------+------+
|      |Instance                         |Module                           |Cells |
+------+---------------------------------+---------------------------------+------+
|1     |top                              |                                 | 26982|
|2     |  Buffer_1                       |elasticBuffer__parameterized1    |   117|
|3     |    oehb1                        |OEHB_63                          |    51|
|4     |    tehb1                        |TEHB_64                          |    66|
|5     |  Buffer_2                       |elasticBuffer__parameterized1_0  |   121|
|6     |    oehb1                        |OEHB_61                          |    55|
|7     |    tehb1                        |TEHB_62                          |    66|
|8     |  Buffer_3                       |elasticBuffer__parameterized2    |     8|
|9     |    oehb1                        |OEHB__parameterized0_59          |     7|
|10    |    tehb1                        |TEHB__parameterized0_60          |     1|
|11    |  Buffer_4                       |transpFIFO                       |    58|
|12    |    fifo                         |elasticFifoInner                 |    58|
|13    |  Buffer_5                       |transpFIFO__parameterized0       |     9|
|14    |    fifo                         |elasticFifoInner__parameterized0 |     9|
|15    |  MC_feature                     |MemCont                          |   186|
|16    |    read_arbiter                 |read_memory_arbiter_57           |    75|
|17    |      data                       |read_data_signals_58             |    75|
|18    |  MC_weight                      |MemCont_1                        |   209|
|19    |    read_arbiter                 |read_memory_arbiter              |   100|
|20    |      data                       |read_data_signals                |   100|
|21    |  add_17                         |add_op                           |     4|
|22    |  add_18                         |add_op_2                         |     4|
|23    |  add_21                         |add_op_3                         |    67|
|24    |  c_LSQ_hist                     |LSQ_hist                         | 25110|
|25    |    LOAD_PORT_LSQ_hist           |LOAD_PORT_LSQ_hist               |    16|
|26    |    LOAD_PORT_LSQ_hist_1         |LOAD_PORT_LSQ_hist_55            |    16|
|27    |    STORE_ADDR_PORT_LSQ_hist     |STORE_DATA_PORT_LSQ_hist         |    17|
|28    |    STORE_DATA_PORT_LSQ_hist     |STORE_DATA_PORT_LSQ_hist_56      |    14|
|29    |    loadQ                        |LOAD_QUEUE_LSQ_hist              | 13054|
|30    |    storeQ                       |STORE_QUEUE_LSQ_hist             | 11993|
|31    |  forkC_5                        |fork__parameterized1             |    10|
|32    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_51       |     2|
|33    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_52       |     4|
|34    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_53       |     1|
|35    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_54       |     3|
|36    |  forkC_7                        |fork__parameterized1_4           |    17|
|37    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_47       |     3|
|38    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_48       |     3|
|39    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_49       |     7|
|40    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_50       |     4|
|41    |  forkC_9                        |fork__parameterized2             |     2|
|42    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_45       |     1|
|43    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_46       |     1|
|44    |  fork_0                         |\fork                            |     7|
|45    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_43       |     5|
|46    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_44       |     2|
|47    |  fork_1                         |fork__parameterized0             |     7|
|48    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_39       |     1|
|49    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_40       |     3|
|50    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_41       |     2|
|51    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_42       |     1|
|52    |  fork_10                        |fork__parameterized4             |     5|
|53    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_36       |     3|
|54    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_37       |     1|
|55    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_38       |     1|
|56    |  fork_2                         |fork__parameterized4_5           |    14|
|57    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_33       |     9|
|58    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_34       |     2|
|59    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_35       |     3|
|60    |  fork_3                         |fork_6                           |    14|
|61    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_31       |     8|
|62    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_32       |     6|
|63    |  fork_4                         |fork__parameterized0_7           |    12|
|64    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_27       |     1|
|65    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_28       |     3|
|66    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_29       |     5|
|67    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_30       |     3|
|68    |  fork_6                         |fork_8                           |     9|
|69    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_25       |     2|
|70    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_26       |     7|
|71    |  fork_8                         |fork__parameterized4_9           |     4|
|72    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock          |     2|
|73    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_23       |     1|
|74    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_24       |     1|
|75    |  icmp_0                         |icmp_sgt_op                      |     2|
|76    |  icmp_22                        |icmp_slt_op                      |     2|
|77    |  load_6                         |mc_load_op                       |   382|
|78    |    Buffer_1                     |TEHB_21                          |    65|
|79    |    Buffer_2                     |TEHB_22                          |   317|
|80    |  load_9                         |mc_load_op_10                    |   104|
|81    |    Buffer_1                     |TEHB_19                          |    66|
|82    |    Buffer_2                     |TEHB_20                          |    38|
|83    |  n                              |start_node                       |   175|
|84    |    startBuff                    |elasticBuffer                    |   171|
|85    |      oehb1                      |OEHB                             |   101|
|86    |      tehb1                      |TEHB_18                          |    70|
|87    |  phiC_1                         |mux__parameterized0              |     1|
|88    |    tehb1                        |TEHB__parameterized0_17          |     1|
|89    |  phi_24                         |mux                              |    70|
|90    |    tehb1                        |TEHB_16                          |    70|
|91    |  phi_3                          |mux_11                           |    68|
|92    |    tehb1                        |TEHB_15                          |    68|
|93    |  phi_n0                         |mux_12                           |    65|
|94    |    tehb1                        |TEHB_14                          |    65|
|95    |  phi_n4                         |merge                            |    26|
|96    |    tehb1                        |TEHB_13                          |    26|
|97    |  ret_0                          |ret_op                           |    67|
|98    |    tehb                         |TEHB                             |    67|
|99    |  start_0                        |start_node__parameterized0       |    26|
|100   |    startBuff                    |elasticBuffer__parameterized0    |    22|
|101   |      oehb1                      |OEHB__parameterized0             |    19|
|102   |      tehb1                      |TEHB__parameterized0             |     3|
+------+---------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:37 ; elapsed = 00:12:07 . Memory (MB): peak = 3627.695 ; gain = 1166.094 ; free physical = 435 ; free virtual = 4520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 198 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:28 ; elapsed = 00:11:45 . Memory (MB): peak = 3631.605 ; gain = 1065.188 ; free physical = 5603 ; free virtual = 9703
Synthesis Optimization Complete : Time (s): cpu = 00:06:40 ; elapsed = 00:12:12 . Memory (MB): peak = 3631.605 ; gain = 1170.004 ; free physical = 5604 ; free virtual = 9703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3631.605 ; gain = 0.000 ; free physical = 5615 ; free virtual = 9704
INFO: [Netlist 29-17] Analyzing 1872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/histogramIf/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3631.605 ; gain = 0.000 ; free physical = 5575 ; free virtual = 9662
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
234 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:02 ; elapsed = 00:12:56 . Memory (MB): peak = 3631.605 ; gain = 2125.156 ; free physical = 5713 ; free virtual = 9801
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Apr 28 14:47:55 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : histogramIf
| Device       : xcku5psfvb784-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 18263 |     0 |    216960 |  8.42 |
|   LUT as Logic             | 18239 |     0 |    216960 |  8.41 |
|   LUT as Memory            |    24 |     0 |     99840 |  0.02 |
|     LUT as Distributed RAM |    24 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| CLB Registers              |  4187 |     0 |    433920 |  0.96 |
|   Register as Flip Flop    |  4187 |     0 |    433920 |  0.96 |
|   Register as Latch        |     0 |     0 |    433920 |  0.00 |
| CARRY8                     |   584 |     0 |     27120 |  2.15 |
| F7 Muxes                   |  1215 |     0 |    108480 |  1.12 |
| F8 Muxes                   |    70 |     0 |     54240 |  0.13 |
| F9 Muxes                   |     0 |     0 |     27120 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 541   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3613  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       480 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       480 |  0.00 |
|   RAMB18       |    0 |     0 |       960 |  0.00 |
| URAM           |    0 |     0 |        64 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1824 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       304 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       256 |  0.00 |
|   BUFGCE             |    0 |     0 |       112 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 9722 |                 CLB |
| LUT4     | 5444 |                 CLB |
| LUT5     | 4102 |                 CLB |
| FDRE     | 3613 |            Register |
| MUXF7    | 1215 |                 CLB |
| LUT2     |  866 |                 CLB |
| LUT3     |  739 |                 CLB |
| CARRY8   |  584 |                 CLB |
| FDCE     |  541 |            Register |
| MUXF8    |   70 |                 CLB |
| LUT1     |   50 |                 CLB |
| RAMD32   |   42 |                 CLB |
| FDPE     |   33 |            Register |
| RAMS32   |    6 |                 CLB |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Fri Apr 28 14:48:35 2023
| Host              : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command           : report_timing
| Design            : histogramIf
| Device            : xcku5p-sfvb784
| Speed File        : -3  PRODUCTION 1.27 08-13-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 c_LSQ_hist/loadQ/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_hist/storeQ/dataQ_11_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 1.022ns (36.448%)  route 1.782ns (63.552%))
  Logic Levels:           14  (CARRY8=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4234, unset)         0.000     0.000    c_LSQ_hist/loadQ/clk
                         FDRE                                         r  c_LSQ_hist/loadQ/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.066     0.066 f  c_LSQ_hist/loadQ/head_reg[3]/Q
                         net (fo=178, unplaced)       0.188     0.254    c_LSQ_hist/loadQ/head_reg[3]_0[3]
                         LUT4 (Prop_LUT4_I0_O)        0.090     0.344 f  c_LSQ_hist/loadQ/prevPriorityRequest_15_i_15/O
                         net (fo=15, unplaced)        0.217     0.561    c_LSQ_hist/loadQ/prevPriorityRequest_15_i_15_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.032     0.593 f  c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_110/O
                         net (fo=2, unplaced)         0.093     0.686    c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_110_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.115     0.801 f  c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_106/O
                         net (fo=1, unplaced)         0.175     0.976    c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_106_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.032     1.008 r  c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_69/O
                         net (fo=128, unplaced)       0.266     1.274    c_LSQ_hist/loadQ/_T_102016[0]
                         LUT6 (Prop_LUT6_I4_O)        0.031     1.305 r  c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_86/O
                         net (fo=1, unplaced)         0.026     1.331    c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_86_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.058     1.389 r  c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_38/O
                         net (fo=1, unplaced)         0.173     1.562    c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_38_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.032     1.594 r  c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_7/O
                         net (fo=2, unplaced)         0.175     1.769    c_LSQ_hist/loadQ/loadQ_io_loadPorts_0_bits[1]
                         LUT5 (Prop_LUT5_I0_O)        0.031     1.800 r  c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_15/O
                         net (fo=1, unplaced)         0.026     1.826    add_17/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.176     2.002 r  add_17/dataOutArray[0]_carry/CO[7]
                         net (fo=1, unplaced)         0.005     2.007    add_17/dataOutArray[0]_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.018     2.025 r  add_17/dataOutArray[0]_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     2.030    add_17/dataOutArray[0]_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.067     2.097 r  add_17/dataOutArray[0]_carry__1/O[1]
                         net (fo=2, unplaced)         0.173     2.270    MC_weight/read_arbiter/data/add_17_dataOutArray_0[17]
                         LUT6 (Prop_LUT6_I0_O)        0.031     2.301 r  MC_weight/read_arbiter/data/dataOutArray[0]_carry__1_i_7__0/O
                         net (fo=1, unplaced)         0.026     2.327    add_18/dataQ_15_reg[23][1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.176     2.503 r  add_18/dataOutArray[0]_carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     2.508    add_18/dataOutArray[0]_carry__1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.067     2.575 r  add_18/dataOutArray[0]_carry__2/O[1]
                         net (fo=16, unplaced)        0.229     2.804    c_LSQ_hist/storeQ/dataQ_15_reg[31]_0[25]
                         FDRE                                         r  c_LSQ_hist/storeQ/dataQ_11_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4234, unset)         0.000     4.000    c_LSQ_hist/storeQ/clk
                         FDRE                                         r  c_LSQ_hist/storeQ/dataQ_11_reg[25]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.023     3.988    c_LSQ_hist/storeQ/dataQ_11_reg[25]
  -------------------------------------------------------------------
                         required time                          3.988    
                         arrival time                          -2.804    
  -------------------------------------------------------------------
                         slack                                  1.184    




report_timing: Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 4243.445 ; gain = 611.840 ; free physical = 4970 ; free virtual = 9202
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.84 . Memory (MB): peak = 4251.449 ; gain = 8.004 ; free physical = 4966 ; free virtual = 9199

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1c165a5ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4966 ; free virtual = 9199

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17b35547a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4847 ; free virtual = 9077
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 36 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 199a917e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4849 ; free virtual = 9080
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15620275c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4848 ; free virtual = 9083
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 15620275c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4848 ; free virtual = 9083
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15620275c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4845 ; free virtual = 9081
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15620275c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4842 ; free virtual = 9078
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              36  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4828 ; free virtual = 9064
Ending Logic Optimization Task | Checksum: 12467eaf9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4827 ; free virtual = 9063

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12467eaf9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4838 ; free virtual = 9073

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12467eaf9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4838 ; free virtual = 9073

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4838 ; free virtual = 9073
Ending Netlist Obfuscation Task | Checksum: 12467eaf9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4838 ; free virtual = 9073
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 4251.449 ; gain = 8.004 ; free physical = 4838 ; free virtual = 9073
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4859 ; free virtual = 9091
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 912d9621

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4859 ; free virtual = 9091
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4859 ; free virtual = 9091

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 85ddb080

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4815 ; free virtual = 9048

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ad5adc12

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4781 ; free virtual = 9015

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ad5adc12

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4781 ; free virtual = 9015
Phase 1 Placer Initialization | Checksum: ad5adc12

Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 4251.449 ; gain = 0.000 ; free physical = 4780 ; free virtual = 9015

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e9775a46

Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4751 ; free virtual = 8977

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 374 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 182 nets or cells. Created 21 new cells, deleted 161 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4255.465 ; gain = 0.000 ; free physical = 4770 ; free virtual = 9006

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           21  |            161  |                   182  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           21  |            161  |                   182  |           0  |           7  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 105994091

Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4755 ; free virtual = 8992
Phase 2.2 Global Placement Core | Checksum: e807a2ef

Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4755 ; free virtual = 8993
Phase 2 Global Placement | Checksum: e807a2ef

Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4763 ; free virtual = 9001

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 60fd79f9

Time (s): cpu = 00:00:49 ; elapsed = 00:01:03 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4749 ; free virtual = 8987

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a0744f5e

Time (s): cpu = 00:00:53 ; elapsed = 00:01:08 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4749 ; free virtual = 8986

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18c5240a2

Time (s): cpu = 00:00:53 ; elapsed = 00:01:08 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4747 ; free virtual = 8985

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 18c5240a2

Time (s): cpu = 00:00:54 ; elapsed = 00:01:08 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4746 ; free virtual = 8984

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16bf0e0e4

Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4734 ; free virtual = 8972

Phase 3.6 Small Shape DP

Phase 3.6.1 Small Shape Clustering
Phase 3.6.1 Small Shape Clustering | Checksum: 1d60a0138

Time (s): cpu = 00:00:59 ; elapsed = 00:01:16 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4728 ; free virtual = 8966

Phase 3.6.2 Flow Legalize Slice Clusters
Phase 3.6.2 Flow Legalize Slice Clusters | Checksum: 207d2f546

Time (s): cpu = 00:01:00 ; elapsed = 00:01:17 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4715 ; free virtual = 8953

Phase 3.6.3 Slice Area Swap
Phase 3.6.3 Slice Area Swap | Checksum: 141a46ebe

Time (s): cpu = 00:01:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4710 ; free virtual = 8947

Phase 3.6.4 Commit Slice Clusters
Phase 3.6.4 Commit Slice Clusters | Checksum: 14a5c32fd

Time (s): cpu = 00:01:08 ; elapsed = 00:01:28 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4712 ; free virtual = 8951
Phase 3.6 Small Shape DP | Checksum: 14a5c32fd

Time (s): cpu = 00:01:09 ; elapsed = 00:01:29 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4718 ; free virtual = 8957

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 107ddff79

Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4719 ; free virtual = 8957

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17ce8562c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:31 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4716 ; free virtual = 8954
Phase 3 Detail Placement | Checksum: 17ce8562c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:32 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4718 ; free virtual = 8957

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18d22f2b4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18d22f2b4

Time (s): cpu = 00:01:20 ; elapsed = 00:01:43 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4725 ; free virtual = 8962
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.500. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15bff870a

Time (s): cpu = 00:01:38 ; elapsed = 00:02:04 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4732 ; free virtual = 8962
Phase 4.1 Post Commit Optimization | Checksum: 15bff870a

Time (s): cpu = 00:01:38 ; elapsed = 00:02:04 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4732 ; free virtual = 8962

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15bff870a

Time (s): cpu = 00:01:38 ; elapsed = 00:02:04 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4740 ; free virtual = 8970
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4255.465 ; gain = 0.000 ; free physical = 4727 ; free virtual = 8965

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24845e31a

Time (s): cpu = 00:01:44 ; elapsed = 00:02:11 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4727 ; free virtual = 8965

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4255.465 ; gain = 0.000 ; free physical = 4727 ; free virtual = 8965
Phase 4.4 Final Placement Cleanup | Checksum: 1e7ad0583

Time (s): cpu = 00:01:44 ; elapsed = 00:02:11 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4727 ; free virtual = 8965
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e7ad0583

Time (s): cpu = 00:01:44 ; elapsed = 00:02:11 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4727 ; free virtual = 8965
Ending Placer Task | Checksum: 171580dbd

Time (s): cpu = 00:01:44 ; elapsed = 00:02:11 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4727 ; free virtual = 8965
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:48 ; elapsed = 00:02:17 . Memory (MB): peak = 4255.465 ; gain = 4.016 ; free physical = 4765 ; free virtual = 9004
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 623f67bf ConstDB: 0 ShapeSum: 22d249ee RouteDB: ec465c10

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "feature_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "feature_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 13bb68974

Time (s): cpu = 00:01:45 ; elapsed = 00:01:53 . Memory (MB): peak = 4387.098 ; gain = 131.633 ; free physical = 4567 ; free virtual = 8801
Post Restoration Checksum: NetGraph: 5cd57b6f NumContArr: dee10e05 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13bb68974

Time (s): cpu = 00:01:45 ; elapsed = 00:01:54 . Memory (MB): peak = 4387.098 ; gain = 131.633 ; free physical = 4535 ; free virtual = 8769

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13bb68974

Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 4387.098 ; gain = 131.633 ; free physical = 4526 ; free virtual = 8760

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13bb68974

Time (s): cpu = 00:01:46 ; elapsed = 00:01:55 . Memory (MB): peak = 4387.098 ; gain = 131.633 ; free physical = 4526 ; free virtual = 8760

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 13bb68974

Time (s): cpu = 00:01:47 ; elapsed = 00:01:57 . Memory (MB): peak = 4387.098 ; gain = 131.633 ; free physical = 4520 ; free virtual = 8762

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1e5f93496

Time (s): cpu = 00:02:01 ; elapsed = 00:02:13 . Memory (MB): peak = 4387.098 ; gain = 131.633 ; free physical = 4497 ; free virtual = 8732
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.779  | TNS=0.000  | WHS=-0.012 | THS=-0.199 |

Phase 2 Router Initialization | Checksum: 1fdbbf7ed

Time (s): cpu = 00:02:09 ; elapsed = 00:02:23 . Memory (MB): peak = 4387.098 ; gain = 131.633 ; free physical = 4479 ; free virtual = 8713

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18671
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10897
  Number of Partially Routed Nets     = 7774
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18436c44e

Time (s): cpu = 00:02:24 ; elapsed = 00:02:42 . Memory (MB): peak = 4387.098 ; gain = 131.633 ; free physical = 4474 ; free virtual = 8709

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   16x16|      0.61|     8x8|      0.41|   16x16|      1.10|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.22|     1x1|      0.03|     8x8|      0.58|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      0.52|     2x2|      0.11|   16x16|      1.06|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.11|     2x2|      0.03|   16x16|      0.74|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X40Y45->INT_X47Y60 (CLEM_X40Y45->CLEL_R_X47Y60)
	INT_X40Y48->INT_X47Y55 (CLEM_X40Y48->CLEL_R_X47Y55)
	INT_X40Y47->INT_X47Y54 (CLEM_X40Y47->CLEL_R_X47Y54)
	INT_X40Y46->INT_X47Y53 (CLEM_X40Y46->CLEL_R_X47Y53)
	INT_X40Y53->INT_X47Y60 (CLEM_X40Y53->CLEL_R_X47Y60)
EAST
	INT_X41Y39->INT_X48Y58 (CLEM_X41Y39->DSP_X48Y55)
	INT_X40Y48->INT_X47Y55 (CLEM_X40Y48->CLEL_R_X47Y55)
	INT_X40Y47->INT_X47Y54 (CLEM_X40Y47->CLEL_R_X47Y54)
	INT_X40Y46->INT_X47Y53 (CLEM_X40Y46->CLEL_R_X47Y53)
	INT_X40Y53->INT_X47Y60 (CLEM_X40Y53->CLEL_R_X47Y60)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X36Y39->INT_X51Y62 (CLEM_X36Y39->URAM_URAM_FT_X51Y60)
	INT_X32Y46->INT_X47Y61 (CLEM_X32Y46->CLEL_R_X47Y61)
	INT_X32Y45->INT_X47Y60 (CLEM_X32Y45->CLEL_R_X47Y60)
	INT_X32Y44->INT_X47Y59 (CLEM_X32Y44->CLEL_R_X47Y59)
	INT_X32Y43->INT_X47Y58 (CLEM_X32Y43->CLEL_R_X47Y58)
EAST
	INT_X41Y34->INT_X48Y65 (CLEM_X41Y34->DSP_X48Y65)
	INT_X33Y47->INT_X48Y62 (CLEM_X33Y47->DSP_X48Y60)
	INT_X33Y46->INT_X48Y61 (CLEM_X33Y46->DSP_X48Y60)
	INT_X33Y45->INT_X48Y60 (CLEM_X33Y45->DSP_X48Y60)
	INT_X33Y44->INT_X48Y59 (CLEM_X33Y44->DSP_X48Y55)
WEST
	INT_X41Y40->INT_X48Y59 (CLEM_X41Y40->DSP_X48Y55)
	INT_X40Y48->INT_X47Y55 (CLEM_X40Y48->CLEL_R_X47Y55)
	INT_X40Y47->INT_X47Y54 (CLEM_X40Y47->CLEL_R_X47Y54)
	INT_X40Y46->INT_X47Y53 (CLEM_X40Y46->CLEL_R_X47Y53)
	INT_X40Y45->INT_X47Y52 (CLEM_X40Y45->CLEL_R_X47Y52)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 17178
 Number of Nodes with overlaps = 5480
 Number of Nodes with overlaps = 2921
 Number of Nodes with overlaps = 1841
 Number of Nodes with overlaps = 1216
 Number of Nodes with overlaps = 719
 Number of Nodes with overlaps = 505
 Number of Nodes with overlaps = 358
 Number of Nodes with overlaps = 257
 Number of Nodes with overlaps = 201
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEL_L_X45Y52 CLEL_R_X45Y52 CLEM_X44Y52 CLEL_R_X44Y52 CLEM_X44Y53 CLEL_R_X44Y53 
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.129 | TNS=-0.129 | WHS=0.004  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1b87d29d1

Time (s): cpu = 00:22:01 ; elapsed = 00:27:15 . Memory (MB): peak = 4413.098 ; gain = 157.633 ; free physical = 4401 ; free virtual = 8691

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 271
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.279  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17cf3ea50

Time (s): cpu = 00:23:43 ; elapsed = 00:29:05 . Memory (MB): peak = 4413.098 ; gain = 157.633 ; free physical = 4388 ; free virtual = 8679
Phase 4 Rip-up And Reroute | Checksum: 17cf3ea50

Time (s): cpu = 00:23:43 ; elapsed = 00:29:05 . Memory (MB): peak = 4413.098 ; gain = 157.633 ; free physical = 4388 ; free virtual = 8679

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17cf3ea50

Time (s): cpu = 00:23:43 ; elapsed = 00:29:06 . Memory (MB): peak = 4413.098 ; gain = 157.633 ; free physical = 4388 ; free virtual = 8679

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17cf3ea50

Time (s): cpu = 00:23:43 ; elapsed = 00:29:06 . Memory (MB): peak = 4413.098 ; gain = 157.633 ; free physical = 4388 ; free virtual = 8679
Phase 5 Delay and Skew Optimization | Checksum: 17cf3ea50

Time (s): cpu = 00:23:43 ; elapsed = 00:29:06 . Memory (MB): peak = 4413.098 ; gain = 157.633 ; free physical = 4388 ; free virtual = 8679

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1424a4668

Time (s): cpu = 00:23:49 ; elapsed = 00:29:12 . Memory (MB): peak = 4413.098 ; gain = 157.633 ; free physical = 4393 ; free virtual = 8684
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.279  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19f38dfef

Time (s): cpu = 00:23:49 ; elapsed = 00:29:12 . Memory (MB): peak = 4413.098 ; gain = 157.633 ; free physical = 4393 ; free virtual = 8684
Phase 6 Post Hold Fix | Checksum: 19f38dfef

Time (s): cpu = 00:23:49 ; elapsed = 00:29:12 . Memory (MB): peak = 4413.098 ; gain = 157.633 ; free physical = 4393 ; free virtual = 8684

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.61952 %
  Global Horizontal Routing Utilization  = 3.53054 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17868c5c8

Time (s): cpu = 00:23:50 ; elapsed = 00:29:13 . Memory (MB): peak = 4413.098 ; gain = 157.633 ; free physical = 4393 ; free virtual = 8683

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17868c5c8

Time (s): cpu = 00:23:50 ; elapsed = 00:29:13 . Memory (MB): peak = 4413.098 ; gain = 157.633 ; free physical = 4392 ; free virtual = 8683

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17868c5c8

Time (s): cpu = 00:23:52 ; elapsed = 00:29:15 . Memory (MB): peak = 4413.098 ; gain = 157.633 ; free physical = 4390 ; free virtual = 8681

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.279  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17868c5c8

Time (s): cpu = 00:23:53 ; elapsed = 00:29:16 . Memory (MB): peak = 4413.098 ; gain = 157.633 ; free physical = 4392 ; free virtual = 8683
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:23:53 ; elapsed = 00:29:16 . Memory (MB): peak = 4413.098 ; gain = 157.633 ; free physical = 4416 ; free virtual = 8707

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:23:56 ; elapsed = 00:29:20 . Memory (MB): peak = 4413.098 ; gain = 157.633 ; free physical = 4416 ; free virtual = 8707
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Apr 28 15:20:27 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : histogramIf
| Device       : xcku5psfvb784-3
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 18082 |     0 |    216960 |  8.33 |
|   LUT as Logic             | 18058 |     0 |    216960 |  8.32 |
|   LUT as Memory            |    24 |     0 |     99840 |  0.02 |
|     LUT as Distributed RAM |    24 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| CLB Registers              |  4187 |     0 |    433920 |  0.96 |
|   Register as Flip Flop    |  4187 |     0 |    433920 |  0.96 |
|   Register as Latch        |     0 |     0 |    433920 |  0.00 |
| CARRY8                     |   584 |     0 |     27120 |  2.15 |
| F7 Muxes                   |  1215 |     0 |    108480 |  1.12 |
| F8 Muxes                   |    70 |     0 |     54240 |  0.13 |
| F9 Muxes                   |     0 |     0 |     27120 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 541   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3613  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  3035 |     0 |     27120 | 11.19 |
|   CLBL                                     |  1716 |     0 |           |       |
|   CLBM                                     |  1319 |     0 |           |       |
| LUT as Logic                               | 18058 |     0 |    216960 |  8.32 |
|   using O5 output only                     |    37 |       |           |       |
|   using O6 output only                     | 15192 |       |           |       |
|   using O5 and O6                          |  2829 |       |           |       |
| LUT as Memory                              |    24 |     0 |     99840 |  0.02 |
|   LUT as Distributed RAM                   |    24 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    24 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| CLB Registers                              |  4187 |     0 |    433920 |  0.96 |
|   Register driven from within the CLB      |  2521 |       |           |       |
|   Register driven from outside the CLB     |  1666 |       |           |       |
|     LUT in front of the register is unused |   820 |       |           |       |
|     LUT in front of the register is used   |   846 |       |           |       |
| Unique Control Sets                        |   139 |       |     54240 |  0.26 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       480 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       480 |  0.00 |
|   RAMB18       |    0 |     0 |       960 |  0.00 |
| URAM           |    0 |     0 |        64 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1824 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       304 |  0.00 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       256 |  0.00 |
|   BUFGCE             |    0 |     0 |       112 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 9722 |                 CLB |
| LUT4     | 5444 |                 CLB |
| LUT5     | 4102 |                 CLB |
| FDRE     | 3613 |            Register |
| MUXF7    | 1215 |                 CLB |
| LUT2     |  866 |                 CLB |
| LUT3     |  739 |                 CLB |
| CARRY8   |  584 |                 CLB |
| FDCE     |  541 |            Register |
| MUXF8    |   70 |                 CLB |
| RAMD32   |   42 |                 CLB |
| FDPE     |   33 |            Register |
| LUT1     |   14 |                 CLB |
| RAMS32   |    6 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Fri Apr 28 15:20:37 2023
| Host              : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command           : report_timing
| Design            : histogramIf
| Device            : xcku5p-sfvb784
| Speed File        : -3  PRODUCTION 1.27 08-13-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 c_LSQ_hist/loadQ/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_hist/storeQ/dataQ_14_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 1.189ns (32.791%)  route 2.437ns (67.209%))
  Logic Levels:           11  (CARRY8=4 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 5.416 - 4.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.604ns (routing 0.851ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.774ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X2Y0 (CLOCK_ROOT)    net (fo=4234, unset)         1.604     1.604    c_LSQ_hist/loadQ/clk
    SLICE_X55Y52         FDRE                                         r  c_LSQ_hist/loadQ/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.066     1.670 f  c_LSQ_hist/loadQ/head_reg[2]/Q
                         net (fo=194, routed)         0.272     1.942    c_LSQ_hist/loadQ/head_reg[3]_0[2]
    SLICE_X56Y51         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.114     2.056 f  c_LSQ_hist/loadQ/loadCompleted_6_i_2/O
                         net (fo=20, routed)          0.235     2.291    c_LSQ_hist/loadQ/loadCompleted_6_i_2_n_0
    SLICE_X57Y53         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.135     2.426 r  c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_119/O
                         net (fo=1, routed)           0.231     2.657    c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_119_n_0
    SLICE_X54Y51         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.134     2.791 r  c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_92/O
                         net (fo=5, routed)           0.049     2.840    c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_92_n_0
    SLICE_X54Y51         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     2.930 r  c_LSQ_hist/loadQ/dataOutArray[0]_carry_i_95/O
                         net (fo=64, routed)          0.493     3.423    c_LSQ_hist/loadQ/_T_102156[1]
    SLICE_X49Y46         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.032     3.455 r  c_LSQ_hist/loadQ/dataOutArray[0]_carry__0_i_53/O
                         net (fo=1, routed)           0.343     3.798    c_LSQ_hist/loadQ/dataOutArray[0]_carry__0_i_53_n_0
    SLICE_X47Y45         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.048     3.846 r  c_LSQ_hist/loadQ/dataOutArray[0]_carry__0_i_15/O
                         net (fo=1, routed)           0.012     3.858    add_17/dataQ_15_reg[15][1]
    SLICE_X47Y45         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     4.024 r  add_17/dataOutArray[0]_carry__0/CO[7]
                         net (fo=1, routed)           0.023     4.047    add_17/dataOutArray[0]_carry__0_n_0
    SLICE_X47Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     4.150 r  add_17/dataOutArray[0]_carry__1/O[5]
                         net (fo=2, routed)           0.208     4.358    MC_weight/read_arbiter/data/add_17_dataOutArray_0[21]
    SLICE_X46Y47         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.088     4.446 r  MC_weight/read_arbiter/data/dataOutArray[0]_carry__1_i_3__0/O
                         net (fo=1, routed)           0.014     4.460    add_18/dataQ_15_reg[23][5]
    SLICE_X46Y47         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     4.594 r  add_18/dataOutArray[0]_carry__1/CO[7]
                         net (fo=1, routed)           0.023     4.617    add_18/dataOutArray[0]_carry__1_n_0
    SLICE_X46Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.079     4.696 r  add_18/dataOutArray[0]_carry__2/O[1]
                         net (fo=16, routed)          0.534     5.230    c_LSQ_hist/storeQ/dataQ_15_reg[31]_0[25]
    SLICE_X49Y54         FDRE                                         r  c_LSQ_hist/storeQ/dataQ_14_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
    X2Y0 (CLOCK_ROOT)    net (fo=4234, unset)         1.416     5.416    c_LSQ_hist/storeQ/clk
    SLICE_X49Y54         FDRE                                         r  c_LSQ_hist/storeQ/dataQ_14_reg[25]/C
                         clock pessimism              0.117     5.533    
                         clock uncertainty           -0.035     5.498    
    SLICE_X49Y54         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.023     5.521    c_LSQ_hist/storeQ/dataQ_14_reg[25]
  -------------------------------------------------------------------
                         required time                          5.521    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  0.291    




report_timing: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4413.098 ; gain = 0.000 ; free physical = 4405 ; free virtual = 8696
INFO: [Common 17-206] Exiting Vivado at Fri Apr 28 15:20:37 2023...
