Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 26 11:52:44 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.317        0.000                      0                   31        0.177        0.000                      0                   31        3.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                     Period(ns)      Frequency(MHz)
-----        ------------                     ----------      --------------
sys_clk_pin  {0.000 4.000}                    8.000           125.000         
  clk_div    {0.000 500000000.000}            1000000000.000  0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
sys_clk_pin            4.317           0.000                      0                   27           0.217           0.000                      0                   27           3.500           0.000                       0                    28  
  clk_div     1000000000.000           0.000                      0                    4           0.177           0.000                      0                    4   500000000.000           0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.995ns (55.269%)  route 1.615ns (44.731%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    div_0/clk_div_reg_0
    SLICE_X110Y100       FDCE                                         r  div_0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  div_0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.795     7.383    div_0/cnt[1]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.039 r  div_0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.039    div_0/cnt0_carry_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  div_0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.153    div_0/cnt0_carry__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.267    div_0/cnt0_carry__1_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  div_0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.381    div_0/cnt0_carry__2_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.620 r  div_0/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.819     9.439    div_0/data0[19]
    SLICE_X109Y103       LUT6 (Prop_lut6_I0_O)        0.302     9.741 r  div_0/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     9.741    div_0/cnt_0[19]
    SLICE_X109Y103       FDCE                                         r  div_0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.857    13.622    div_0/clk_div_reg_0
    SLICE_X109Y103       FDCE                                         r  div_0/cnt_reg[19]/C
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X109Y103       FDCE (Setup_fdce_C_D)        0.031    14.058    div_0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.058    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 2.205ns (60.500%)  route 1.440ns (39.500%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    div_0/clk_div_reg_0
    SLICE_X110Y100       FDCE                                         r  div_0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  div_0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.795     7.383    div_0/cnt[1]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.039 r  div_0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.039    div_0/cnt0_carry_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  div_0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.153    div_0/cnt0_carry__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.267    div_0/cnt0_carry__1_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  div_0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.381    div_0/cnt0_carry__2_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.495 r  div_0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.495    div_0/cnt0_carry__3_n_0
    SLICE_X111Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.829 r  div_0/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.644     9.473    div_0/data0[22]
    SLICE_X110Y104       LUT6 (Prop_lut6_I0_O)        0.303     9.776 r  div_0/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.776    div_0/cnt_0[22]
    SLICE_X110Y104       FDCE                                         r  div_0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.625    div_0/clk_div_reg_0
    SLICE_X110Y104       FDCE                                         r  div_0/cnt_reg[22]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X110Y104       FDCE (Setup_fdce_C_D)        0.031    14.101    div_0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 1.975ns (55.184%)  route 1.604ns (44.816%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    div_0/clk_div_reg_0
    SLICE_X110Y100       FDCE                                         r  div_0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  div_0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.795     7.383    div_0/cnt[1]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.039 r  div_0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.039    div_0/cnt0_carry_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  div_0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.153    div_0/cnt0_carry__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.267    div_0/cnt0_carry__1_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  div_0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.381    div_0/cnt0_carry__2_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.603 r  div_0/cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.808     9.412    div_0/data0[17]
    SLICE_X109Y103       LUT6 (Prop_lut6_I0_O)        0.299     9.711 r  div_0/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.711    div_0/cnt_0[17]
    SLICE_X109Y103       FDCE                                         r  div_0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.857    13.622    div_0/clk_div_reg_0
    SLICE_X109Y103       FDCE                                         r  div_0/cnt_reg[17]/C
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X109Y103       FDCE (Setup_fdce_C_D)        0.029    14.056    div_0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.056    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.589%)  route 2.837ns (77.411%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    div_0/clk_div_reg_0
    SLICE_X110Y100       FDCE                                         r  div_0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  div_0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.941     7.529    div_0/cnt[3]
    SLICE_X110Y100       LUT4 (Prop_lut4_I1_O)        0.124     7.653 r  div_0/cnt[25]_i_6/O
                         net (fo=1, routed)           0.302     7.955    div_0/cnt[25]_i_6_n_0
    SLICE_X110Y101       LUT5 (Prop_lut5_I4_O)        0.124     8.079 r  div_0/cnt[25]_i_3/O
                         net (fo=26, routed)          1.594     9.673    div_0/cnt[25]_i_3_n_0
    SLICE_X112Y103       LUT6 (Prop_lut6_I2_O)        0.124     9.797 r  div_0/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.797    div_0/cnt_0[20]
    SLICE_X112Y103       FDCE                                         r  div_0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.625    div_0/clk_div_reg_0
    SLICE_X112Y103       FDCE                                         r  div_0/cnt_reg[20]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y103       FDCE (Setup_fdce_C_D)        0.077    14.147    div_0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.147    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.058ns (29.351%)  route 2.547ns (70.649%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.056     6.130    div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  div_0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  div_0/cnt_reg[8]/Q
                         net (fo=3, routed)           1.004     7.589    div_0/cnt[8]
    SLICE_X110Y102       LUT4 (Prop_lut4_I2_O)        0.152     7.741 r  div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.436     8.178    div_0/cnt[25]_i_5_n_0
    SLICE_X110Y102       LUT5 (Prop_lut5_I4_O)        0.326     8.504 r  div_0/cnt[25]_i_2/O
                         net (fo=26, routed)          1.106     9.610    div_0/cnt[25]_i_2_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I0_O)        0.124     9.734 r  div_0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.734    div_0/cnt[0]_i_1_n_0
    SLICE_X109Y100       FDCE                                         r  div_0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.858    13.623    div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  div_0/cnt_reg[0]/C
                         clock pessimism              0.507    14.130    
                         clock uncertainty           -0.035    14.094    
    SLICE_X109Y100       FDCE (Setup_fdce_C_D)        0.029    14.123    div_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.123    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 1.058ns (29.335%)  route 2.549ns (70.665%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.056     6.130    div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  div_0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  div_0/cnt_reg[8]/Q
                         net (fo=3, routed)           1.004     7.589    div_0/cnt[8]
    SLICE_X110Y102       LUT4 (Prop_lut4_I2_O)        0.152     7.741 r  div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.436     8.178    div_0/cnt[25]_i_5_n_0
    SLICE_X110Y102       LUT5 (Prop_lut5_I4_O)        0.326     8.504 r  div_0/cnt[25]_i_2/O
                         net (fo=26, routed)          1.108     9.612    div_0/cnt[25]_i_2_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I1_O)        0.124     9.736 r  div_0/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.736    div_0/cnt_0[2]
    SLICE_X109Y100       FDCE                                         r  div_0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.858    13.623    div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  div_0/cnt_reg[2]/C
                         clock pessimism              0.507    14.130    
                         clock uncertainty           -0.035    14.094    
    SLICE_X109Y100       FDCE (Setup_fdce_C_D)        0.031    14.125    div_0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.058ns (29.529%)  route 2.525ns (70.471%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.056     6.130    div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  div_0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  div_0/cnt_reg[8]/Q
                         net (fo=3, routed)           1.004     7.589    div_0/cnt[8]
    SLICE_X110Y102       LUT4 (Prop_lut4_I2_O)        0.152     7.741 r  div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.436     8.178    div_0/cnt[25]_i_5_n_0
    SLICE_X110Y102       LUT5 (Prop_lut5_I4_O)        0.326     8.504 r  div_0/cnt[25]_i_2/O
                         net (fo=26, routed)          1.085     9.589    div_0/cnt[25]_i_2_n_0
    SLICE_X112Y104       LUT6 (Prop_lut6_I1_O)        0.124     9.713 r  div_0/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.713    div_0/cnt_0[25]
    SLICE_X112Y104       FDCE                                         r  div_0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.625    div_0/clk_div_reg_0
    SLICE_X112Y104       FDCE                                         r  div_0/cnt_reg[25]/C
                         clock pessimism              0.441    14.066    
                         clock uncertainty           -0.035    14.030    
    SLICE_X112Y104       FDCE (Setup_fdce_C_D)        0.077    14.107    div_0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.058ns (29.616%)  route 2.514ns (70.384%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.056     6.130    div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  div_0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  div_0/cnt_reg[8]/Q
                         net (fo=3, routed)           1.004     7.589    div_0/cnt[8]
    SLICE_X110Y102       LUT4 (Prop_lut4_I2_O)        0.152     7.741 r  div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.436     8.178    div_0/cnt[25]_i_5_n_0
    SLICE_X110Y102       LUT5 (Prop_lut5_I4_O)        0.326     8.504 r  div_0/cnt[25]_i_2/O
                         net (fo=26, routed)          1.074     9.578    div_0/cnt[25]_i_2_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.124     9.702 r  div_0/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.702    div_0/cnt_0[4]
    SLICE_X112Y100       FDCE                                         r  div_0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861    13.626    div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE                                         r  div_0/cnt_reg[4]/C
                         clock pessimism              0.441    14.067    
                         clock uncertainty           -0.035    14.031    
    SLICE_X112Y100       FDCE (Setup_fdce_C_D)        0.077    14.108    div_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.058ns (29.632%)  route 2.512ns (70.368%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.056     6.130    div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  div_0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  div_0/cnt_reg[8]/Q
                         net (fo=3, routed)           1.004     7.589    div_0/cnt[8]
    SLICE_X110Y102       LUT4 (Prop_lut4_I2_O)        0.152     7.741 r  div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.436     8.178    div_0/cnt[25]_i_5_n_0
    SLICE_X110Y102       LUT5 (Prop_lut5_I4_O)        0.326     8.504 r  div_0/cnt[25]_i_2/O
                         net (fo=26, routed)          1.072     9.576    div_0/cnt[25]_i_2_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.124     9.700 r  div_0/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.700    div_0/cnt_0[6]
    SLICE_X112Y100       FDCE                                         r  div_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861    13.626    div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE                                         r  div_0/cnt_reg[6]/C
                         clock pessimism              0.441    14.067    
                         clock uncertainty           -0.035    14.031    
    SLICE_X112Y100       FDCE (Setup_fdce_C_D)        0.081    14.112    div_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 2.109ns (59.390%)  route 1.442ns (40.610%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    div_0/clk_div_reg_0
    SLICE_X110Y100       FDCE                                         r  div_0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  div_0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.795     7.383    div_0/cnt[1]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.039 r  div_0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.039    div_0/cnt0_carry_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  div_0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.153    div_0/cnt0_carry__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.267    div_0/cnt0_carry__1_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  div_0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.381    div_0/cnt0_carry__2_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.495 r  div_0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.495    div_0/cnt0_carry__3_n_0
    SLICE_X111Y104       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.734 r  div_0/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.646     9.381    div_0/data0[23]
    SLICE_X110Y104       LUT6 (Prop_lut6_I0_O)        0.302     9.683 r  div_0/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.683    div_0/cnt_0[23]
    SLICE_X110Y104       FDCE                                         r  div_0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.625    div_0/clk_div_reg_0
    SLICE_X110Y104       FDCE                                         r  div_0/cnt_reg[23]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X110Y104       FDCE (Setup_fdce_C_D)        0.031    14.101    div_0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  4.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.188%)  route 0.144ns (40.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk_div_reg_0
    SLICE_X112Y104       FDCE                                         r  div_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.164     1.969 f  div_0/cnt_reg[25]/Q
                         net (fo=28, routed)          0.144     2.113    div_0/cnt[25]
    SLICE_X112Y103       LUT6 (Prop_lut6_I3_O)        0.045     2.158 r  div_0/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     2.158    div_0/cnt_0[20]
    SLICE_X112Y103       FDCE                                         r  div_0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk_div_reg_0
    SLICE_X112Y103       FDCE                                         r  div_0/cnt_reg[20]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X112Y103       FDCE (Hold_fdce_C_D)         0.120     1.941    div_0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.071%)  route 0.193ns (50.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.804    div_0/clk_div_reg_0
    SLICE_X109Y104       FDCE                                         r  div_0/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.141     1.945 f  div_0/cnt_reg[24]/Q
                         net (fo=28, routed)          0.193     2.138    div_0/cnt[24]
    SLICE_X110Y104       LUT6 (Prop_lut6_I4_O)        0.045     2.183 r  div_0/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     2.183    div_0/cnt_0[23]
    SLICE_X110Y104       FDCE                                         r  div_0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk_div_reg_0
    SLICE_X110Y104       FDCE                                         r  div_0/cnt_reg[23]/C
                         clock pessimism             -0.494     1.843    
    SLICE_X110Y104       FDCE (Hold_fdce_C_D)         0.092     1.935    div_0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk_div_reg_0
    SLICE_X110Y104       FDCE                                         r  div_0/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  div_0/cnt_reg[21]/Q
                         net (fo=3, routed)           0.174     2.120    div_0/cnt[21]
    SLICE_X110Y103       LUT6 (Prop_lut6_I5_O)        0.045     2.165 r  div_0/clk_div_i_1/O
                         net (fo=1, routed)           0.000     2.165    div_0/p_0_in
    SLICE_X110Y103       FDCE                                         r  div_0/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE                                         r  div_0/clk_div_reg/C
                         clock pessimism             -0.516     1.821    
    SLICE_X110Y103       FDCE (Hold_fdce_C_D)         0.091     1.912    div_0/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.804    div_0/clk_div_reg_0
    SLICE_X109Y104       FDCE                                         r  div_0/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.141     1.945 f  div_0/cnt_reg[24]/Q
                         net (fo=28, routed)          0.180     2.125    div_0/cnt[24]
    SLICE_X109Y104       LUT6 (Prop_lut6_I4_O)        0.045     2.170 r  div_0/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.170    div_0/cnt_0[24]
    SLICE_X109Y104       FDCE                                         r  div_0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.991     2.333    div_0/clk_div_reg_0
    SLICE_X109Y104       FDCE                                         r  div_0/cnt_reg[24]/C
                         clock pessimism             -0.530     1.804    
    SLICE_X109Y104       FDCE (Hold_fdce_C_D)         0.091     1.895    div_0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  div_0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  div_0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.181     2.126    div_0/cnt[0]
    SLICE_X109Y100       LUT6 (Prop_lut6_I5_O)        0.045     2.171 r  div_0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.171    div_0/cnt[0]_i_1_n_0
    SLICE_X109Y100       FDCE                                         r  div_0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.992     2.334    div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  div_0/cnt_reg[0]/C
                         clock pessimism             -0.530     1.805    
    SLICE_X109Y100       FDCE (Hold_fdce_C_D)         0.091     1.896    div_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.930%)  route 0.218ns (51.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk_div_reg_0
    SLICE_X112Y104       FDCE                                         r  div_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.164     1.969 f  div_0/cnt_reg[25]/Q
                         net (fo=28, routed)          0.218     2.187    div_0/cnt[25]
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.045     2.232 r  div_0/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.232    div_0/cnt_0[18]
    SLICE_X109Y103       FDCE                                         r  div_0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.991     2.333    div_0/clk_div_reg_0
    SLICE_X109Y103       FDCE                                         r  div_0/cnt_reg[18]/C
                         clock pessimism             -0.494     1.840    
    SLICE_X109Y103       FDCE (Hold_fdce_C_D)         0.092     1.932    div_0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.642%)  route 0.272ns (59.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.804    div_0/clk_div_reg_0
    SLICE_X109Y104       FDCE                                         r  div_0/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.141     1.945 f  div_0/cnt_reg[24]/Q
                         net (fo=28, routed)          0.272     2.216    div_0/cnt[24]
    SLICE_X110Y104       LUT6 (Prop_lut6_I4_O)        0.045     2.261 r  div_0/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     2.261    div_0/cnt_0[22]
    SLICE_X110Y104       FDCE                                         r  div_0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk_div_reg_0
    SLICE_X110Y104       FDCE                                         r  div_0/cnt_reg[22]/C
                         clock pessimism             -0.494     1.843    
    SLICE_X110Y104       FDCE (Hold_fdce_C_D)         0.092     1.935    div_0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.839%)  route 0.281ns (60.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.804    div_0/clk_div_reg_0
    SLICE_X109Y104       FDCE                                         r  div_0/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.141     1.945 f  div_0/cnt_reg[24]/Q
                         net (fo=28, routed)          0.281     2.225    div_0/cnt[24]
    SLICE_X110Y104       LUT6 (Prop_lut6_I4_O)        0.045     2.270 r  div_0/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     2.270    div_0/cnt_0[21]
    SLICE_X110Y104       FDCE                                         r  div_0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk_div_reg_0
    SLICE_X110Y104       FDCE                                         r  div_0/cnt_reg[21]/C
                         clock pessimism             -0.494     1.843    
    SLICE_X110Y104       FDCE (Hold_fdce_C_D)         0.091     1.934    div_0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.547%)  route 0.282ns (57.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk_div_reg_0
    SLICE_X112Y104       FDCE                                         r  div_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.164     1.969 f  div_0/cnt_reg[25]/Q
                         net (fo=28, routed)          0.282     2.251    div_0/cnt[25]
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.045     2.296 r  div_0/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.296    div_0/cnt_0[17]
    SLICE_X109Y103       FDCE                                         r  div_0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.991     2.333    div_0/clk_div_reg_0
    SLICE_X109Y103       FDCE                                         r  div_0/cnt_reg[17]/C
                         clock pessimism             -0.494     1.840    
    SLICE_X109Y103       FDCE (Hold_fdce_C_D)         0.091     1.931    div_0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.424%)  route 0.296ns (58.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk_div_reg_0
    SLICE_X112Y104       FDCE                                         r  div_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.164     1.969 f  div_0/cnt_reg[25]/Q
                         net (fo=28, routed)          0.296     2.264    div_0/cnt[25]
    SLICE_X112Y101       LUT6 (Prop_lut6_I3_O)        0.045     2.309 r  div_0/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.309    div_0/cnt_0[9]
    SLICE_X112Y101       FDCE                                         r  div_0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    div_0/clk_div_reg_0
    SLICE_X112Y101       FDCE                                         r  div_0/cnt_reg[9]/C
                         clock pessimism             -0.516     1.822    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.121     1.943    div_0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.367    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y103  div_0/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y100  div_0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y101  div_0/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y101  div_0/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y101  div_0/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y102  div_0/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y102  div_0/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y102  div_0/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y102  div_0/cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y100  div_0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y102  div_0/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y102  div_0/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y102  div_0/cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y103  div_0/cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y103  div_0/cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y103  div_0/cnt_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y104  div_0/cnt_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y100  div_0/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y100  div_0/cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y103  div_0/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y103  div_0/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y100  div_0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  div_0/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  div_0/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y101  div_0/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y101  div_0/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y101  div_0/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y101  div_0/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y102  div_0/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack 1000000000.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 500000000.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 led_0/led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.642ns (43.453%)  route 0.835ns (56.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.656ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.363ns
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.131    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.776     7.363    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     7.881 f  led_0/led_reg[2]/Q
                         net (fo=4, routed)           0.835     8.716    led_0/Q[2]
    SLICE_X112Y105       LUT6 (Prop_lut6_I3_O)        0.124     8.840 r  led_0/led[0]_i_1/O
                         net (fo=1, routed)           0.000     8.840    led_0/led[0]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860 1000000000.000    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.664 1000000000.000    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[0]/C
                         clock pessimism              0.707 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y105       FDCE (Setup_fdce_C_D)        0.077 1000000000.000    led_0/led_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 led_0/led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.642ns (48.221%)  route 0.689ns (51.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.656ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.363ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.131    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.776     7.363    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     7.881 r  led_0/led_reg[2]/Q
                         net (fo=4, routed)           0.689     8.570    led_0/Q[2]
    SLICE_X113Y105       LUT4 (Prop_lut4_I1_O)        0.124     8.694 r  led_0/led[1]_i_1/O
                         net (fo=1, routed)           0.000     8.694    led_0/led[1]_i_1_n_0
    SLICE_X113Y105       FDCE                                         r  led_0/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860 1000000000.000    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.664 1000000000.000    led_0/CLK
    SLICE_X113Y105       FDCE                                         r  led_0/led_reg[1]/C
                         clock pessimism              0.685 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X113Y105       FDCE (Setup_fdce_C_D)        0.029 1000000000.000    led_0/led_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 led_0/led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.642ns (48.179%)  route 0.691ns (51.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.656ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.363ns
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.131    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.776     7.363    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     7.881 r  led_0/led_reg[3]/Q
                         net (fo=4, routed)           0.691     8.571    led_0/Q[3]
    SLICE_X112Y105       LUT4 (Prop_lut4_I1_O)        0.124     8.695 r  led_0/led[2]_i_1/O
                         net (fo=1, routed)           0.000     8.695    led_0/led[2]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860 1000000000.000    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.664 1000000000.000    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[2]/C
                         clock pessimism              0.707 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y105       FDCE (Setup_fdce_C_D)        0.079 1000000000.000    led_0/led_reg[2]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 led_0/led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.642ns (43.690%)  route 0.827ns (56.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.656ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.363ns
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.131    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.776     7.363    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     7.881 r  led_0/led_reg[2]/Q
                         net (fo=4, routed)           0.827     8.708    led_0/Q[2]
    SLICE_X112Y105       LUT6 (Prop_lut6_I2_O)        0.124     8.832 r  led_0/led[3]_i_1/O
                         net (fo=1, routed)           0.000     8.832    led_0/led[3]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860 1000000000.000    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.664 1000000000.000    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[3]/C
                         clock pessimism              0.707 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y105       FDCE (Setup_fdce_C_D)        0.081 1000000000.000    led_0/led_reg[3]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                              1000000000.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 led_0/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.062%)  route 0.124ns (39.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.317     2.263    led_0/CLK
    SLICE_X113Y105       FDCE                                         r  led_0/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDCE (Prop_fdce_C_Q)         0.141     2.404 r  led_0/led_reg[1]/Q
                         net (fo=4, routed)           0.124     2.527    led_0/Q[1]
    SLICE_X112Y105       LUT6 (Prop_lut6_I1_O)        0.045     2.572 r  led_0/led[0]_i_1/O
                         net (fo=1, routed)           0.000     2.572    led_0/led[0]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.175     2.511 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.368     2.879    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[0]/C
                         clock pessimism             -0.604     2.276    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.120     2.396    led_0/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 led_0/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.296%)  route 0.128ns (40.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.317     2.263    led_0/CLK
    SLICE_X113Y105       FDCE                                         r  led_0/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDCE (Prop_fdce_C_Q)         0.141     2.404 f  led_0/led_reg[1]/Q
                         net (fo=4, routed)           0.128     2.531    led_0/Q[1]
    SLICE_X112Y105       LUT6 (Prop_lut6_I4_O)        0.045     2.576 r  led_0/led[3]_i_1/O
                         net (fo=1, routed)           0.000     2.576    led_0/led[3]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.175     2.511 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.368     2.879    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[3]/C
                         clock pessimism             -0.604     2.276    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.121     2.397    led_0/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 led_0/led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.782%)  route 0.119ns (36.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.317     2.263    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.164     2.427 r  led_0/led_reg[0]/Q
                         net (fo=4, routed)           0.119     2.545    led_0/Q[0]
    SLICE_X113Y105       LUT4 (Prop_lut4_I2_O)        0.045     2.590 r  led_0/led[1]_i_1/O
                         net (fo=1, routed)           0.000     2.590    led_0/led[1]_i_1_n_0
    SLICE_X113Y105       FDCE                                         r  led_0/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.175     2.511 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.368     2.879    led_0/CLK
    SLICE_X113Y105       FDCE                                         r  led_0/led_reg[1]/C
                         clock pessimism             -0.604     2.276    
    SLICE_X113Y105       FDCE (Hold_fdce_C_D)         0.091     2.367    led_0/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 led_0/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.639%)  route 0.231ns (55.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.317     2.263    led_0/CLK
    SLICE_X113Y105       FDCE                                         r  led_0/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDCE (Prop_fdce_C_Q)         0.141     2.404 r  led_0/led_reg[1]/Q
                         net (fo=4, routed)           0.231     2.634    led_0/Q[1]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.045     2.679 r  led_0/led[2]_i_1/O
                         net (fo=1, routed)           0.000     2.679    led_0/led[2]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk_div_reg_0
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.175     2.511 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.368     2.879    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[2]/C
                         clock pessimism             -0.604     2.276    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.121     2.397    led_0/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div
Waveform(ns):       { 0.000 500000000.000 }
Period(ns):         1000000000.000
Sources:            { div_0/clk_div_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)      Slack(ns)       Location        Pin
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y105  led_0/led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X113Y105  led_0/led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y105  led_0/led_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y105  led_0/led_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X113Y105  led_0/led_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X113Y105  led_0/led_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X113Y105  led_0/led_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X113Y105  led_0/led_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[3]/C



