
ProjectIdentity.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d70  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bf4  08008f00  08008f00  00009f00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009af4  08009af4  0000b1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009af4  08009af4  0000aaf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009afc  08009afc  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009afc  08009afc  0000aafc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009b00  08009b00  0000ab00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08009b04  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000368  200001d8  08009cdc  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000540  08009cdc  0000b540  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015d31  00000000  00000000  0000b208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dd4  00000000  00000000  00020f39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e0  00000000  00000000  00023d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f83  00000000  00000000  000250f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f09c  00000000  00000000  00026073  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001818e  00000000  00000000  0004510f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b760c  00000000  00000000  0005d29d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001148a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006418  00000000  00000000  001148ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0011ad04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008ee8 	.word	0x08008ee8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08008ee8 	.word	0x08008ee8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <_sendCmd>:
#include "SSD1331.h"

static unsigned char CHR_X, CHR_Y;

void _sendCmd(uint8_t cmd)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET); // DC = 0 (komenda)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000bb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bbc:	f002 fd26 	bl	800360c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET); // CS = 0
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	2110      	movs	r1, #16
 8000bc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc8:	f002 fd20 	bl	800360c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, &cmd, 1, HAL_MAX_DELAY);
 8000bcc:	1df9      	adds	r1, r7, #7
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	4806      	ldr	r0, [pc, #24]	@ (8000bf0 <_sendCmd+0x48>)
 8000bd6:	f004 fbf6 	bl	80053c6 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);   // CS = 1
 8000bda:	2201      	movs	r2, #1
 8000bdc:	2110      	movs	r1, #16
 8000bde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000be2:	f002 fd13 	bl	800360c <HAL_GPIO_WritePin>
}
 8000be6:	bf00      	nop
 8000be8:	3708      	adds	r7, #8
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	200002ac 	.word	0x200002ac

08000bf4 <_sendData>:

void _sendData(uint8_t data)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);   // DC = 1 (dane)
 8000bfe:	2201      	movs	r2, #1
 8000c00:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c08:	f002 fd00 	bl	800360c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET); // CS = 0
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	2110      	movs	r1, #16
 8000c10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c14:	f002 fcfa 	bl	800360c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, &data, 1, HAL_MAX_DELAY);
 8000c18:	1df9      	adds	r1, r7, #7
 8000c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c1e:	2201      	movs	r2, #1
 8000c20:	4806      	ldr	r0, [pc, #24]	@ (8000c3c <_sendData+0x48>)
 8000c22:	f004 fbd0 	bl	80053c6 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);   // CS = 1
 8000c26:	2201      	movs	r2, #1
 8000c28:	2110      	movs	r1, #16
 8000c2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c2e:	f002 fced 	bl	800360c <HAL_GPIO_WritePin>
}
 8000c32:	bf00      	nop
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	200002ac 	.word	0x200002ac

08000c40 <SSD1331_init>:

// **POPRAWIONA FUNKCJA INICJALIZACJI**
void SSD1331_init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
    // Reset ekranu - KLUCZOWE!
    HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_RESET);
 8000c44:	2200      	movs	r2, #0
 8000c46:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c4e:	f002 fcdd 	bl	800360c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000c52:	200a      	movs	r0, #10
 8000c54:	f001 fa7a 	bl	800214c <HAL_Delay>
    HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8000c58:	2201      	movs	r2, #1
 8000c5a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c62:	f002 fcd3 	bl	800360c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000c66:	200a      	movs	r0, #10
 8000c68:	f001 fa70 	bl	800214c <HAL_Delay>

    // Inicjalizacja SSD1331 - KOMPLETNA SEKWENCJA
    _sendCmd(CMD_DISPLAY_OFF);                    // Wyłącz ekran podczas inicjalizacji
 8000c6c:	20ae      	movs	r0, #174	@ 0xae
 8000c6e:	f7ff ff9b 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_SET_CONTRAST_A); _sendCmd(0x91); // Kontrast dla kolor A (czerwony)
 8000c72:	2081      	movs	r0, #129	@ 0x81
 8000c74:	f7ff ff98 	bl	8000ba8 <_sendCmd>
 8000c78:	2091      	movs	r0, #145	@ 0x91
 8000c7a:	f7ff ff95 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_SET_CONTRAST_B); _sendCmd(0x50); // Kontrast dla kolor B (zielony)
 8000c7e:	2082      	movs	r0, #130	@ 0x82
 8000c80:	f7ff ff92 	bl	8000ba8 <_sendCmd>
 8000c84:	2050      	movs	r0, #80	@ 0x50
 8000c86:	f7ff ff8f 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_SET_CONTRAST_C); _sendCmd(0x7D); // Kontrast dla kolor C (niebieski)
 8000c8a:	2083      	movs	r0, #131	@ 0x83
 8000c8c:	f7ff ff8c 	bl	8000ba8 <_sendCmd>
 8000c90:	207d      	movs	r0, #125	@ 0x7d
 8000c92:	f7ff ff89 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_MASTER_CURRENT_CONTROL); _sendCmd(0x06); // Kontrola głównego prądu
 8000c96:	2087      	movs	r0, #135	@ 0x87
 8000c98:	f7ff ff86 	bl	8000ba8 <_sendCmd>
 8000c9c:	2006      	movs	r0, #6
 8000c9e:	f7ff ff83 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_SET_PRECHARGE_SPEED_A); _sendCmd(0x64);  // Prędkość ładowania A
 8000ca2:	208a      	movs	r0, #138	@ 0x8a
 8000ca4:	f7ff ff80 	bl	8000ba8 <_sendCmd>
 8000ca8:	2064      	movs	r0, #100	@ 0x64
 8000caa:	f7ff ff7d 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_SET_PRECHARGE_SPEED_B); _sendCmd(0x78);  // Prędkość ładowania B
 8000cae:	208b      	movs	r0, #139	@ 0x8b
 8000cb0:	f7ff ff7a 	bl	8000ba8 <_sendCmd>
 8000cb4:	2078      	movs	r0, #120	@ 0x78
 8000cb6:	f7ff ff77 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_SET_PRECHARGE_SPEED_C); _sendCmd(0x64);  // Prędkość ładowania C
 8000cba:	208c      	movs	r0, #140	@ 0x8c
 8000cbc:	f7ff ff74 	bl	8000ba8 <_sendCmd>
 8000cc0:	2064      	movs	r0, #100	@ 0x64
 8000cc2:	f7ff ff71 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_SET_REMAP); _sendCmd(0x72);              // Mapowanie kolorów i orientacja
 8000cc6:	20a0      	movs	r0, #160	@ 0xa0
 8000cc8:	f7ff ff6e 	bl	8000ba8 <_sendCmd>
 8000ccc:	2072      	movs	r0, #114	@ 0x72
 8000cce:	f7ff ff6b 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_SET_DISPLAY_START_LINE); _sendCmd(0x0);  // Linia startowa
 8000cd2:	20a1      	movs	r0, #161	@ 0xa1
 8000cd4:	f7ff ff68 	bl	8000ba8 <_sendCmd>
 8000cd8:	2000      	movs	r0, #0
 8000cda:	f7ff ff65 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_SET_DISPLAY_OFFSET); _sendCmd(0x0);      // Offset wyświetlania
 8000cde:	20a2      	movs	r0, #162	@ 0xa2
 8000ce0:	f7ff ff62 	bl	8000ba8 <_sendCmd>
 8000ce4:	2000      	movs	r0, #0
 8000ce6:	f7ff ff5f 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_NORMAL_DISPLAY);                         // Normalny tryb wyświetlania
 8000cea:	20a4      	movs	r0, #164	@ 0xa4
 8000cec:	f7ff ff5c 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_SET_MULTIPLEX_RATIO); _sendCmd(0x3F);    // Współczynnik multipleks (64 linie)
 8000cf0:	20a8      	movs	r0, #168	@ 0xa8
 8000cf2:	f7ff ff59 	bl	8000ba8 <_sendCmd>
 8000cf6:	203f      	movs	r0, #63	@ 0x3f
 8000cf8:	f7ff ff56 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_SET_MASTER_CONFIGURE); _sendCmd(0x8E);   // Konfiguracja główna
 8000cfc:	20ad      	movs	r0, #173	@ 0xad
 8000cfe:	f7ff ff53 	bl	8000ba8 <_sendCmd>
 8000d02:	208e      	movs	r0, #142	@ 0x8e
 8000d04:	f7ff ff50 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_POWER_SAVE_MODE); _sendCmd(0x00);        // Wyłącz tryb oszczędzania energii
 8000d08:	20b0      	movs	r0, #176	@ 0xb0
 8000d0a:	f7ff ff4d 	bl	8000ba8 <_sendCmd>
 8000d0e:	2000      	movs	r0, #0
 8000d10:	f7ff ff4a 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_PHASE_PERIOD_ADJUSTMENT); _sendCmd(0x31); // Regulacja okresu fazy
 8000d14:	20b1      	movs	r0, #177	@ 0xb1
 8000d16:	f7ff ff47 	bl	8000ba8 <_sendCmd>
 8000d1a:	2031      	movs	r0, #49	@ 0x31
 8000d1c:	f7ff ff44 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_DISPLAY_CLOCK_DIV); _sendCmd(0xF0);      // Dzielnik zegara wyświetlania
 8000d20:	20b3      	movs	r0, #179	@ 0xb3
 8000d22:	f7ff ff41 	bl	8000ba8 <_sendCmd>
 8000d26:	20f0      	movs	r0, #240	@ 0xf0
 8000d28:	f7ff ff3e 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_SET_PRECHARGE_VOLTAGE); _sendCmd(0x3A);  // Napięcie ładowania wstępnego
 8000d2c:	20bb      	movs	r0, #187	@ 0xbb
 8000d2e:	f7ff ff3b 	bl	8000ba8 <_sendCmd>
 8000d32:	203a      	movs	r0, #58	@ 0x3a
 8000d34:	f7ff ff38 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_SET_V_VOLTAGE); _sendCmd(0x3E);          // Napięcie V
 8000d38:	20be      	movs	r0, #190	@ 0xbe
 8000d3a:	f7ff ff35 	bl	8000ba8 <_sendCmd>
 8000d3e:	203e      	movs	r0, #62	@ 0x3e
 8000d40:	f7ff ff32 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_DEACTIVE_SCROLLING);                     // Wyłącz scrollowanie
 8000d44:	202e      	movs	r0, #46	@ 0x2e
 8000d46:	f7ff ff2f 	bl	8000ba8 <_sendCmd>

    // **KLUCZOWE - WŁĄCZ EKRAN NA KOŃCU**
    _sendCmd(CMD_NORMAL_BRIGHTNESS_DISPLAY_ON);           // Włącz ekran z normalną jasnością
 8000d4a:	20af      	movs	r0, #175	@ 0xaf
 8000d4c:	f7ff ff2c 	bl	8000ba8 <_sendCmd>

    HAL_Delay(100); // Daj czas na stabilizację
 8000d50:	2064      	movs	r0, #100	@ 0x64
 8000d52:	f001 f9fb 	bl	800214c <HAL_Delay>
}
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}

08000d5a <SSD1331_drawLine>:
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin,GPIO_PIN_SET);; //cs

}

void SSD1331_drawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8000d5a:	b590      	push	{r4, r7, lr}
 8000d5c:	b083      	sub	sp, #12
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	4604      	mov	r4, r0
 8000d62:	4608      	mov	r0, r1
 8000d64:	4611      	mov	r1, r2
 8000d66:	461a      	mov	r2, r3
 8000d68:	4623      	mov	r3, r4
 8000d6a:	80fb      	strh	r3, [r7, #6]
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	80bb      	strh	r3, [r7, #4]
 8000d70:	460b      	mov	r3, r1
 8000d72:	807b      	strh	r3, [r7, #2]
 8000d74:	4613      	mov	r3, r2
 8000d76:	803b      	strh	r3, [r7, #0]
    if((x0 < 0) || (y0 < 0) || (x1 < 0) || (y1 < 0))
        return;

    if (x0 >= RGB_OLED_WIDTH)  x0 = RGB_OLED_WIDTH - 1;
 8000d78:	88fb      	ldrh	r3, [r7, #6]
 8000d7a:	2b5f      	cmp	r3, #95	@ 0x5f
 8000d7c:	d901      	bls.n	8000d82 <SSD1331_drawLine+0x28>
 8000d7e:	235f      	movs	r3, #95	@ 0x5f
 8000d80:	80fb      	strh	r3, [r7, #6]
    if (y0 >= RGB_OLED_HEIGHT) y0 = RGB_OLED_HEIGHT - 1;
 8000d82:	88bb      	ldrh	r3, [r7, #4]
 8000d84:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d86:	d901      	bls.n	8000d8c <SSD1331_drawLine+0x32>
 8000d88:	233f      	movs	r3, #63	@ 0x3f
 8000d8a:	80bb      	strh	r3, [r7, #4]
    if (x1 >= RGB_OLED_WIDTH)  x1 = RGB_OLED_WIDTH - 1;
 8000d8c:	887b      	ldrh	r3, [r7, #2]
 8000d8e:	2b5f      	cmp	r3, #95	@ 0x5f
 8000d90:	d901      	bls.n	8000d96 <SSD1331_drawLine+0x3c>
 8000d92:	235f      	movs	r3, #95	@ 0x5f
 8000d94:	807b      	strh	r3, [r7, #2]
    if (y1 >= RGB_OLED_HEIGHT) y1 = RGB_OLED_HEIGHT - 1;
 8000d96:	883b      	ldrh	r3, [r7, #0]
 8000d98:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d9a:	d901      	bls.n	8000da0 <SSD1331_drawLine+0x46>
 8000d9c:	233f      	movs	r3, #63	@ 0x3f
 8000d9e:	803b      	strh	r3, [r7, #0]

    _sendCmd(CMD_DRAW_LINE);//draw line
 8000da0:	2021      	movs	r0, #33	@ 0x21
 8000da2:	f7ff ff01 	bl	8000ba8 <_sendCmd>
    _sendCmd(x0);//start column
 8000da6:	88fb      	ldrh	r3, [r7, #6]
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	4618      	mov	r0, r3
 8000dac:	f7ff fefc 	bl	8000ba8 <_sendCmd>
    _sendCmd(y0);//start row
 8000db0:	88bb      	ldrh	r3, [r7, #4]
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	4618      	mov	r0, r3
 8000db6:	f7ff fef7 	bl	8000ba8 <_sendCmd>
    _sendCmd(x1);//end column
 8000dba:	887b      	ldrh	r3, [r7, #2]
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff fef2 	bl	8000ba8 <_sendCmd>
    _sendCmd(y1);//end row
 8000dc4:	883b      	ldrh	r3, [r7, #0]
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f7ff feed 	bl	8000ba8 <_sendCmd>
    _sendCmd((uint8_t)((color>>11)&0x1F));//R
 8000dce:	8b3b      	ldrh	r3, [r7, #24]
 8000dd0:	0adb      	lsrs	r3, r3, #11
 8000dd2:	b29b      	uxth	r3, r3
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	f003 031f 	and.w	r3, r3, #31
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff fee3 	bl	8000ba8 <_sendCmd>
    _sendCmd((uint8_t)((color>>5)&0x3F));//G
 8000de2:	8b3b      	ldrh	r3, [r7, #24]
 8000de4:	095b      	lsrs	r3, r3, #5
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff fed9 	bl	8000ba8 <_sendCmd>
    _sendCmd((uint8_t)(color&0x1F));//B
 8000df6:	8b3b      	ldrh	r3, [r7, #24]
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	f003 031f 	and.w	r3, r3, #31
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff fed1 	bl	8000ba8 <_sendCmd>
}
 8000e06:	370c      	adds	r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd90      	pop	{r4, r7, pc}

08000e0c <SSD1331_drawFrame>:

void SSD1331_drawFrame(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t outColor, uint16_t fillColor)
{
 8000e0c:	b590      	push	{r4, r7, lr}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4604      	mov	r4, r0
 8000e14:	4608      	mov	r0, r1
 8000e16:	4611      	mov	r1, r2
 8000e18:	461a      	mov	r2, r3
 8000e1a:	4623      	mov	r3, r4
 8000e1c:	80fb      	strh	r3, [r7, #6]
 8000e1e:	4603      	mov	r3, r0
 8000e20:	80bb      	strh	r3, [r7, #4]
 8000e22:	460b      	mov	r3, r1
 8000e24:	807b      	strh	r3, [r7, #2]
 8000e26:	4613      	mov	r3, r2
 8000e28:	803b      	strh	r3, [r7, #0]
    if((x0 < 0) || (y0 < 0) || (x1 < 0) || (y1 < 0))
        return;

    if (x0 >= RGB_OLED_WIDTH)  x0 = RGB_OLED_WIDTH - 1;
 8000e2a:	88fb      	ldrh	r3, [r7, #6]
 8000e2c:	2b5f      	cmp	r3, #95	@ 0x5f
 8000e2e:	d901      	bls.n	8000e34 <SSD1331_drawFrame+0x28>
 8000e30:	235f      	movs	r3, #95	@ 0x5f
 8000e32:	80fb      	strh	r3, [r7, #6]
    if (y0 >= RGB_OLED_HEIGHT) y0 = RGB_OLED_HEIGHT - 1;
 8000e34:	88bb      	ldrh	r3, [r7, #4]
 8000e36:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e38:	d901      	bls.n	8000e3e <SSD1331_drawFrame+0x32>
 8000e3a:	233f      	movs	r3, #63	@ 0x3f
 8000e3c:	80bb      	strh	r3, [r7, #4]
    if (x1 >= RGB_OLED_WIDTH)  x1 = RGB_OLED_WIDTH - 1;
 8000e3e:	887b      	ldrh	r3, [r7, #2]
 8000e40:	2b5f      	cmp	r3, #95	@ 0x5f
 8000e42:	d901      	bls.n	8000e48 <SSD1331_drawFrame+0x3c>
 8000e44:	235f      	movs	r3, #95	@ 0x5f
 8000e46:	807b      	strh	r3, [r7, #2]
    if (y1 >= RGB_OLED_HEIGHT) y1 = RGB_OLED_HEIGHT - 1;
 8000e48:	883b      	ldrh	r3, [r7, #0]
 8000e4a:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e4c:	d901      	bls.n	8000e52 <SSD1331_drawFrame+0x46>
 8000e4e:	233f      	movs	r3, #63	@ 0x3f
 8000e50:	803b      	strh	r3, [r7, #0]

    _sendCmd(CMD_FILL_WINDOW);//fill window
 8000e52:	2026      	movs	r0, #38	@ 0x26
 8000e54:	f7ff fea8 	bl	8000ba8 <_sendCmd>
    _sendCmd(ENABLE_FILL);
 8000e58:	2001      	movs	r0, #1
 8000e5a:	f7ff fea5 	bl	8000ba8 <_sendCmd>
    _sendCmd(CMD_DRAW_RECTANGLE);//draw rectangle
 8000e5e:	2022      	movs	r0, #34	@ 0x22
 8000e60:	f7ff fea2 	bl	8000ba8 <_sendCmd>
    _sendCmd(x0);//start column
 8000e64:	88fb      	ldrh	r3, [r7, #6]
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff fe9d 	bl	8000ba8 <_sendCmd>
    _sendCmd(y0);//start row
 8000e6e:	88bb      	ldrh	r3, [r7, #4]
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff fe98 	bl	8000ba8 <_sendCmd>
    _sendCmd(x1);//end column
 8000e78:	887b      	ldrh	r3, [r7, #2]
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff fe93 	bl	8000ba8 <_sendCmd>
    _sendCmd(y1);//end row
 8000e82:	883b      	ldrh	r3, [r7, #0]
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff fe8e 	bl	8000ba8 <_sendCmd>
    _sendCmd((uint8_t)((outColor>>11)&0x1F));//R
 8000e8c:	8b3b      	ldrh	r3, [r7, #24]
 8000e8e:	0adb      	lsrs	r3, r3, #11
 8000e90:	b29b      	uxth	r3, r3
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	f003 031f 	and.w	r3, r3, #31
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff fe84 	bl	8000ba8 <_sendCmd>
    _sendCmd((uint8_t)((outColor>>5)&0x3F));//G
 8000ea0:	8b3b      	ldrh	r3, [r7, #24]
 8000ea2:	095b      	lsrs	r3, r3, #5
 8000ea4:	b29b      	uxth	r3, r3
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff fe7a 	bl	8000ba8 <_sendCmd>
    _sendCmd((uint8_t)(outColor&0x1F));//B
 8000eb4:	8b3b      	ldrh	r3, [r7, #24]
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	f003 031f 	and.w	r3, r3, #31
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f7ff fe72 	bl	8000ba8 <_sendCmd>
    _sendCmd((uint8_t)((fillColor>>11)&0x1F));//R
 8000ec4:	8bbb      	ldrh	r3, [r7, #28]
 8000ec6:	0adb      	lsrs	r3, r3, #11
 8000ec8:	b29b      	uxth	r3, r3
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	f003 031f 	and.w	r3, r3, #31
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff fe68 	bl	8000ba8 <_sendCmd>
    _sendCmd((uint8_t)((fillColor>>5)&0x3F));//G
 8000ed8:	8bbb      	ldrh	r3, [r7, #28]
 8000eda:	095b      	lsrs	r3, r3, #5
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff fe5e 	bl	8000ba8 <_sendCmd>
    _sendCmd((uint8_t)(fillColor&0x1F));//B
 8000eec:	8bbb      	ldrh	r3, [r7, #28]
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	f003 031f 	and.w	r3, r3, #31
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f7ff fe56 	bl	8000ba8 <_sendCmd>
}
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd90      	pop	{r4, r7, pc}
	...

08000f04 <SSD1331_drawXOboard>:

}
void SSD1331_drawXOboard(
    uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1,
    uint16_t fillColor, uint16_t lineColor)
{
 8000f04:	b590      	push	{r4, r7, lr}
 8000f06:	b089      	sub	sp, #36	@ 0x24
 8000f08:	af02      	add	r7, sp, #8
 8000f0a:	4604      	mov	r4, r0
 8000f0c:	4608      	mov	r0, r1
 8000f0e:	4611      	mov	r1, r2
 8000f10:	461a      	mov	r2, r3
 8000f12:	4623      	mov	r3, r4
 8000f14:	80fb      	strh	r3, [r7, #6]
 8000f16:	4603      	mov	r3, r0
 8000f18:	80bb      	strh	r3, [r7, #4]
 8000f1a:	460b      	mov	r3, r1
 8000f1c:	807b      	strh	r3, [r7, #2]
 8000f1e:	4613      	mov	r3, r2
 8000f20:	803b      	strh	r3, [r7, #0]
    // Rysuj ramkę z wypełnieniem
    SSD1331_drawFrame(x0, y0, x1, y1, lineColor, fillColor);
 8000f22:	883c      	ldrh	r4, [r7, #0]
 8000f24:	887a      	ldrh	r2, [r7, #2]
 8000f26:	88b9      	ldrh	r1, [r7, #4]
 8000f28:	88f8      	ldrh	r0, [r7, #6]
 8000f2a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000f2c:	9301      	str	r3, [sp, #4]
 8000f2e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000f30:	9300      	str	r3, [sp, #0]
 8000f32:	4623      	mov	r3, r4
 8000f34:	f7ff ff6a 	bl	8000e0c <SSD1331_drawFrame>

    // Oblicz wymiary planszy
    uint16_t width  = x1 > x0 ? x1 - x0 : x0 - x1;
 8000f38:	887a      	ldrh	r2, [r7, #2]
 8000f3a:	88fb      	ldrh	r3, [r7, #6]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d904      	bls.n	8000f4a <SSD1331_drawXOboard+0x46>
 8000f40:	887a      	ldrh	r2, [r7, #2]
 8000f42:	88fb      	ldrh	r3, [r7, #6]
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	e003      	b.n	8000f52 <SSD1331_drawXOboard+0x4e>
 8000f4a:	88fa      	ldrh	r2, [r7, #6]
 8000f4c:	887b      	ldrh	r3, [r7, #2]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	b29b      	uxth	r3, r3
 8000f52:	82fb      	strh	r3, [r7, #22]
    uint16_t height = y1 > y0 ? y1 - y0 : y0 - y1;
 8000f54:	883a      	ldrh	r2, [r7, #0]
 8000f56:	88bb      	ldrh	r3, [r7, #4]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d904      	bls.n	8000f66 <SSD1331_drawXOboard+0x62>
 8000f5c:	883a      	ldrh	r2, [r7, #0]
 8000f5e:	88bb      	ldrh	r3, [r7, #4]
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	e003      	b.n	8000f6e <SSD1331_drawXOboard+0x6a>
 8000f66:	88ba      	ldrh	r2, [r7, #4]
 8000f68:	883b      	ldrh	r3, [r7, #0]
 8000f6a:	1ad3      	subs	r3, r2, r3
 8000f6c:	b29b      	uxth	r3, r3
 8000f6e:	82bb      	strh	r3, [r7, #20]

    // Pozycje linii pionowych (dzielą na 3 kolumny)
    uint16_t xA = x0 + width / 3;
 8000f70:	8afb      	ldrh	r3, [r7, #22]
 8000f72:	4a2a      	ldr	r2, [pc, #168]	@ (800101c <SSD1331_drawXOboard+0x118>)
 8000f74:	fba2 2303 	umull	r2, r3, r2, r3
 8000f78:	085b      	lsrs	r3, r3, #1
 8000f7a:	b29a      	uxth	r2, r3
 8000f7c:	88fb      	ldrh	r3, [r7, #6]
 8000f7e:	4413      	add	r3, r2
 8000f80:	827b      	strh	r3, [r7, #18]
    uint16_t xB = x0 + 2 * width / 3;
 8000f82:	8afb      	ldrh	r3, [r7, #22]
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	4a26      	ldr	r2, [pc, #152]	@ (8001020 <SSD1331_drawXOboard+0x11c>)
 8000f88:	fb82 1203 	smull	r1, r2, r2, r3
 8000f8c:	17db      	asrs	r3, r3, #31
 8000f8e:	1ad3      	subs	r3, r2, r3
 8000f90:	b29a      	uxth	r2, r3
 8000f92:	88fb      	ldrh	r3, [r7, #6]
 8000f94:	4413      	add	r3, r2
 8000f96:	823b      	strh	r3, [r7, #16]

    // Pozycje linii poziomych (dzielą na 3 wiersze)
    uint16_t yA = y0 + height / 3;
 8000f98:	8abb      	ldrh	r3, [r7, #20]
 8000f9a:	4a20      	ldr	r2, [pc, #128]	@ (800101c <SSD1331_drawXOboard+0x118>)
 8000f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa0:	085b      	lsrs	r3, r3, #1
 8000fa2:	b29a      	uxth	r2, r3
 8000fa4:	88bb      	ldrh	r3, [r7, #4]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	81fb      	strh	r3, [r7, #14]
    uint16_t yB = y0 + 2 * height / 3;
 8000faa:	8abb      	ldrh	r3, [r7, #20]
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	4a1c      	ldr	r2, [pc, #112]	@ (8001020 <SSD1331_drawXOboard+0x11c>)
 8000fb0:	fb82 1203 	smull	r1, r2, r2, r3
 8000fb4:	17db      	asrs	r3, r3, #31
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	b29a      	uxth	r2, r3
 8000fba:	88bb      	ldrh	r3, [r7, #4]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	81bb      	strh	r3, [r7, #12]

    HAL_Delay(150);
 8000fc0:	2096      	movs	r0, #150	@ 0x96
 8000fc2:	f001 f8c3 	bl	800214c <HAL_Delay>
    // Rysuj linie pionowe
    SSD1331_drawLine(xA, y0, xA, y1, lineColor);
 8000fc6:	883c      	ldrh	r4, [r7, #0]
 8000fc8:	8a7a      	ldrh	r2, [r7, #18]
 8000fca:	88b9      	ldrh	r1, [r7, #4]
 8000fcc:	8a78      	ldrh	r0, [r7, #18]
 8000fce:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	f7ff fec1 	bl	8000d5a <SSD1331_drawLine>
    SSD1331_drawLine(xB, y0, xB, y1, lineColor);
 8000fd8:	883c      	ldrh	r4, [r7, #0]
 8000fda:	8a3a      	ldrh	r2, [r7, #16]
 8000fdc:	88b9      	ldrh	r1, [r7, #4]
 8000fde:	8a38      	ldrh	r0, [r7, #16]
 8000fe0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000fe2:	9300      	str	r3, [sp, #0]
 8000fe4:	4623      	mov	r3, r4
 8000fe6:	f7ff feb8 	bl	8000d5a <SSD1331_drawLine>

    HAL_Delay(150);
 8000fea:	2096      	movs	r0, #150	@ 0x96
 8000fec:	f001 f8ae 	bl	800214c <HAL_Delay>
    // Rysuj linie poziome
    SSD1331_drawLine(x0, yA, x1, yA, lineColor);
 8000ff0:	89fc      	ldrh	r4, [r7, #14]
 8000ff2:	887a      	ldrh	r2, [r7, #2]
 8000ff4:	89f9      	ldrh	r1, [r7, #14]
 8000ff6:	88f8      	ldrh	r0, [r7, #6]
 8000ff8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000ffa:	9300      	str	r3, [sp, #0]
 8000ffc:	4623      	mov	r3, r4
 8000ffe:	f7ff feac 	bl	8000d5a <SSD1331_drawLine>
    SSD1331_drawLine(x0, yB, x1, yB, lineColor);
 8001002:	89bc      	ldrh	r4, [r7, #12]
 8001004:	887a      	ldrh	r2, [r7, #2]
 8001006:	89b9      	ldrh	r1, [r7, #12]
 8001008:	88f8      	ldrh	r0, [r7, #6]
 800100a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800100c:	9300      	str	r3, [sp, #0]
 800100e:	4623      	mov	r3, r4
 8001010:	f7ff fea3 	bl	8000d5a <SSD1331_drawLine>
}
 8001014:	bf00      	nop
 8001016:	371c      	adds	r7, #28
 8001018:	46bd      	mov	sp, r7
 800101a:	bd90      	pop	{r4, r7, pc}
 800101c:	aaaaaaab 	.word	0xaaaaaaab
 8001020:	55555556 	.word	0x55555556

08001024 <SSD1331_SetXY>:

// Set current position in cache
void SSD1331_SetXY(unsigned char x, unsigned char y) {
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	460a      	mov	r2, r1
 800102e:	71fb      	strb	r3, [r7, #7]
 8001030:	4613      	mov	r3, r2
 8001032:	71bb      	strb	r3, [r7, #6]
	CHR_X = x;
 8001034:	4a05      	ldr	r2, [pc, #20]	@ (800104c <SSD1331_SetXY+0x28>)
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	7013      	strb	r3, [r2, #0]
	CHR_Y = y;
 800103a:	4a05      	ldr	r2, [pc, #20]	@ (8001050 <SSD1331_SetXY+0x2c>)
 800103c:	79bb      	ldrb	r3, [r7, #6]
 800103e:	7013      	strb	r3, [r2, #0]
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	200001f4 	.word	0x200001f4
 8001050:	200001f5 	.word	0x200001f5

08001054 <SSD1331_XY_INK>:

void SSD1331_XY_INK(LcdFontSize size) {
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
	CHR_X += 6*size;
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	461a      	mov	r2, r3
 8001062:	0052      	lsls	r2, r2, #1
 8001064:	4413      	add	r3, r2
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	b2da      	uxtb	r2, r3
 800106a:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <SSD1331_XY_INK+0x74>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	4413      	add	r3, r2
 8001070:	b2da      	uxtb	r2, r3
 8001072:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <SSD1331_XY_INK+0x74>)
 8001074:	701a      	strb	r2, [r3, #0]
	if (CHR_X + 6*size > RGB_OLED_WIDTH) {
 8001076:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <SSD1331_XY_INK+0x74>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	4619      	mov	r1, r3
 800107c:	79fa      	ldrb	r2, [r7, #7]
 800107e:	4613      	mov	r3, r2
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	4413      	add	r3, r2
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	440b      	add	r3, r1
 8001088:	2b60      	cmp	r3, #96	@ 0x60
 800108a:	dd16      	ble.n	80010ba <SSD1331_XY_INK+0x66>
		CHR_X = 0;
 800108c:	4b0e      	ldr	r3, [pc, #56]	@ (80010c8 <SSD1331_XY_INK+0x74>)
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]
		CHR_Y += 8*size;
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	00db      	lsls	r3, r3, #3
 8001096:	b2da      	uxtb	r2, r3
 8001098:	4b0c      	ldr	r3, [pc, #48]	@ (80010cc <SSD1331_XY_INK+0x78>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	4413      	add	r3, r2
 800109e:	b2da      	uxtb	r2, r3
 80010a0:	4b0a      	ldr	r3, [pc, #40]	@ (80010cc <SSD1331_XY_INK+0x78>)
 80010a2:	701a      	strb	r2, [r3, #0]
		if (CHR_Y + 8*size > RGB_OLED_HEIGHT) {
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <SSD1331_XY_INK+0x78>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	461a      	mov	r2, r3
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	00db      	lsls	r3, r3, #3
 80010ae:	4413      	add	r3, r2
 80010b0:	2b40      	cmp	r3, #64	@ 0x40
 80010b2:	dd02      	ble.n	80010ba <SSD1331_XY_INK+0x66>
			CHR_Y = 0;
 80010b4:	4b05      	ldr	r3, [pc, #20]	@ (80010cc <SSD1331_XY_INK+0x78>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80010ba:	bf00      	nop
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	200001f4 	.word	0x200001f4
 80010cc:	200001f5 	.word	0x200001f5

080010d0 <SSD1331_Chr>:

void SSD1331_Chr(LcdFontSize size, unsigned char ch, uint16_t chr_color, uint16_t bg_color) {
 80010d0:	b590      	push	{r4, r7, lr}
 80010d2:	b087      	sub	sp, #28
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4604      	mov	r4, r0
 80010d8:	4608      	mov	r0, r1
 80010da:	4611      	mov	r1, r2
 80010dc:	461a      	mov	r2, r3
 80010de:	4623      	mov	r3, r4
 80010e0:	71fb      	strb	r3, [r7, #7]
 80010e2:	4603      	mov	r3, r0
 80010e4:	71bb      	strb	r3, [r7, #6]
 80010e6:	460b      	mov	r3, r1
 80010e8:	80bb      	strh	r3, [r7, #4]
 80010ea:	4613      	mov	r3, r2
 80010ec:	807b      	strh	r3, [r7, #2]
	unsigned char y, x, sx, sy;
	uint16_t color;
	/////uint16_t cx=CHR_X*6*size;
	uint16_t cx=CHR_X;
 80010ee:	4b9b      	ldr	r3, [pc, #620]	@ (800135c <SSD1331_Chr+0x28c>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	823b      	strh	r3, [r7, #16]
	/////uint16_t cy=CHR_Y*8*size;
	uint16_t cy=CHR_Y;
 80010f4:	4b9a      	ldr	r3, [pc, #616]	@ (8001360 <SSD1331_Chr+0x290>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	81fb      	strh	r3, [r7, #14]

	if ( (cx + 6*size > RGB_OLED_WIDTH) || (cy + 8*size > RGB_OLED_HEIGHT) ) {
 80010fa:	8a39      	ldrh	r1, [r7, #16]
 80010fc:	79fa      	ldrb	r2, [r7, #7]
 80010fe:	4613      	mov	r3, r2
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	4413      	add	r3, r2
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	440b      	add	r3, r1
 8001108:	2b60      	cmp	r3, #96	@ 0x60
 800110a:	f300 816c 	bgt.w	80013e6 <SSD1331_Chr+0x316>
 800110e:	89fa      	ldrh	r2, [r7, #14]
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	00db      	lsls	r3, r3, #3
 8001114:	4413      	add	r3, r2
 8001116:	2b40      	cmp	r3, #64	@ 0x40
 8001118:	f300 8165 	bgt.w	80013e6 <SSD1331_Chr+0x316>
		return;
	}

	// CHR
    if ( (ch >= 0x20) && (ch <= 0x7F) )
 800111c:	79bb      	ldrb	r3, [r7, #6]
 800111e:	2b1f      	cmp	r3, #31
 8001120:	d907      	bls.n	8001132 <SSD1331_Chr+0x62>
 8001122:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001126:	2b00      	cmp	r3, #0
 8001128:	db03      	blt.n	8001132 <SSD1331_Chr+0x62>
    {
        // offset in symbols table ASCII[0x20-0x7F]
        ch -= 32;
 800112a:	79bb      	ldrb	r3, [r7, #6]
 800112c:	3b20      	subs	r3, #32
 800112e:	71bb      	strb	r3, [r7, #6]
 8001130:	e008      	b.n	8001144 <SSD1331_Chr+0x74>
    }
    else if (ch >= 0xC0)
 8001132:	79bb      	ldrb	r3, [r7, #6]
 8001134:	2bbf      	cmp	r3, #191	@ 0xbf
 8001136:	d903      	bls.n	8001140 <SSD1331_Chr+0x70>
    {
        // offset in symbols table CP1251[0xC0-0xFF] (Cyrillic)
        ch -= 96;
 8001138:	79bb      	ldrb	r3, [r7, #6]
 800113a:	3b60      	subs	r3, #96	@ 0x60
 800113c:	71bb      	strb	r3, [r7, #6]
 800113e:	e001      	b.n	8001144 <SSD1331_Chr+0x74>
    }
    else
    {
        // Ignore unknown symbols
        ch = 95;
 8001140:	235f      	movs	r3, #95	@ 0x5f
 8001142:	71bb      	strb	r3, [r7, #6]
    }

    if ((size > FONT_1X) & (ch > 15) & (ch < 26)) {
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	2b01      	cmp	r3, #1
 8001148:	bf8c      	ite	hi
 800114a:	2301      	movhi	r3, #1
 800114c:	2300      	movls	r3, #0
 800114e:	b2da      	uxtb	r2, r3
 8001150:	79bb      	ldrb	r3, [r7, #6]
 8001152:	2b0f      	cmp	r3, #15
 8001154:	bf8c      	ite	hi
 8001156:	2301      	movhi	r3, #1
 8001158:	2300      	movls	r3, #0
 800115a:	b2db      	uxtb	r3, r3
 800115c:	4013      	ands	r3, r2
 800115e:	b2db      	uxtb	r3, r3
 8001160:	461a      	mov	r2, r3
 8001162:	79bb      	ldrb	r3, [r7, #6]
 8001164:	2b19      	cmp	r3, #25
 8001166:	bf94      	ite	ls
 8001168:	2301      	movls	r3, #1
 800116a:	2300      	movhi	r3, #0
 800116c:	b2db      	uxtb	r3, r3
 800116e:	4013      	ands	r3, r2
 8001170:	2b00      	cmp	r3, #0
 8001172:	f000 80a4 	beq.w	80012be <SSD1331_Chr+0x1ee>
        ch -= 16;
 8001176:	79bb      	ldrb	r3, [r7, #6]
 8001178:	3b10      	subs	r3, #16
 800117a:	71bb      	strb	r3, [r7, #6]
    	for (sy = 0; sy<size; sy++) {
 800117c:	2300      	movs	r3, #0
 800117e:	753b      	strb	r3, [r7, #20]
 8001180:	e097      	b.n	80012b2 <SSD1331_Chr+0x1e2>
    	for (y = 0; y<8; y++ ) {
 8001182:	2300      	movs	r3, #0
 8001184:	75fb      	strb	r3, [r7, #23]
 8001186:	e08d      	b.n	80012a4 <SSD1331_Chr+0x1d4>
    		//set column point
    		_sendCmd(CMD_SET_COLUMN_ADDRESS);
 8001188:	2015      	movs	r0, #21
 800118a:	f7ff fd0d 	bl	8000ba8 <_sendCmd>
    		_sendCmd(cx);
 800118e:	8a3b      	ldrh	r3, [r7, #16]
 8001190:	b2db      	uxtb	r3, r3
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff fd08 	bl	8000ba8 <_sendCmd>
    		_sendCmd(RGB_OLED_WIDTH-1);
 8001198:	205f      	movs	r0, #95	@ 0x5f
 800119a:	f7ff fd05 	bl	8000ba8 <_sendCmd>
    		//set row point
    		_sendCmd(CMD_SET_ROW_ADDRESS);
 800119e:	2075      	movs	r0, #117	@ 0x75
 80011a0:	f7ff fd02 	bl	8000ba8 <_sendCmd>
    		_sendCmd(y + cy + sy*8);
 80011a4:	89fb      	ldrh	r3, [r7, #14]
 80011a6:	b2da      	uxtb	r2, r3
 80011a8:	7dfb      	ldrb	r3, [r7, #23]
 80011aa:	4413      	add	r3, r2
 80011ac:	b2da      	uxtb	r2, r3
 80011ae:	7d3b      	ldrb	r3, [r7, #20]
 80011b0:	00db      	lsls	r3, r3, #3
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	4413      	add	r3, r2
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff fcf5 	bl	8000ba8 <_sendCmd>
    		_sendCmd(RGB_OLED_HEIGHT-1);
 80011be:	203f      	movs	r0, #63	@ 0x3f
 80011c0:	f7ff fcf2 	bl	8000ba8 <_sendCmd>
    		HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin,GPIO_PIN_SET);//cs
 80011c4:	2201      	movs	r2, #1
 80011c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ce:	f002 fa1d 	bl	800360c <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin,GPIO_PIN_RESET); //cs
 80011d2:	2200      	movs	r2, #0
 80011d4:	2110      	movs	r1, #16
 80011d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011da:	f002 fa17 	bl	800360c <HAL_GPIO_WritePin>
    		for (x = 0; x < 5*size; x++ ) {
 80011de:	2300      	movs	r3, #0
 80011e0:	75bb      	strb	r3, [r7, #22]
 80011e2:	e055      	b.n	8001290 <SSD1331_Chr+0x1c0>
    			if ( (((BigNumbers[ch][x+sy*10] >> y) & 0x01 ) & (size == FONT_2X)) |
 80011e4:	79ba      	ldrb	r2, [r7, #6]
 80011e6:	7db8      	ldrb	r0, [r7, #22]
 80011e8:	7d39      	ldrb	r1, [r7, #20]
 80011ea:	460b      	mov	r3, r1
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	440b      	add	r3, r1
 80011f0:	005b      	lsls	r3, r3, #1
 80011f2:	18c1      	adds	r1, r0, r3
 80011f4:	485b      	ldr	r0, [pc, #364]	@ (8001364 <SSD1331_Chr+0x294>)
 80011f6:	4613      	mov	r3, r2
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	4413      	add	r3, r2
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	4403      	add	r3, r0
 8001200:	440b      	add	r3, r1
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	461a      	mov	r2, r3
 8001206:	7dfb      	ldrb	r3, [r7, #23]
 8001208:	fa42 f303 	asr.w	r3, r2, r3
 800120c:	f003 0301 	and.w	r3, r3, #1
 8001210:	b2da      	uxtb	r2, r3
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	2b02      	cmp	r3, #2
 8001216:	bf0c      	ite	eq
 8001218:	2301      	moveq	r3, #1
 800121a:	2300      	movne	r3, #0
 800121c:	b2db      	uxtb	r3, r3
 800121e:	4013      	ands	r3, r2
 8001220:	b2d8      	uxtb	r0, r3
    				 (((LargeNumbers[ch][x+sy*20] >> y) & 0x01 ) & (size == FONT_4X))
 8001222:	79ba      	ldrb	r2, [r7, #6]
 8001224:	7dbc      	ldrb	r4, [r7, #22]
 8001226:	7d39      	ldrb	r1, [r7, #20]
 8001228:	460b      	mov	r3, r1
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	440b      	add	r3, r1
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	18e1      	adds	r1, r4, r3
 8001232:	4c4d      	ldr	r4, [pc, #308]	@ (8001368 <SSD1331_Chr+0x298>)
 8001234:	4613      	mov	r3, r2
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	4413      	add	r3, r2
 800123a:	011b      	lsls	r3, r3, #4
 800123c:	4423      	add	r3, r4
 800123e:	440b      	add	r3, r1
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	461a      	mov	r2, r3
 8001244:	7dfb      	ldrb	r3, [r7, #23]
 8001246:	fa42 f303 	asr.w	r3, r2, r3
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	b2da      	uxtb	r2, r3
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	2b04      	cmp	r3, #4
 8001254:	bf0c      	ite	eq
 8001256:	2301      	moveq	r3, #1
 8001258:	2300      	movne	r3, #0
 800125a:	b2db      	uxtb	r3, r3
 800125c:	4013      	ands	r3, r2
 800125e:	b2db      	uxtb	r3, r3
    			if ( (((BigNumbers[ch][x+sy*10] >> y) & 0x01 ) & (size == FONT_2X)) |
 8001260:	4303      	orrs	r3, r0
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d002      	beq.n	800126e <SSD1331_Chr+0x19e>

    				) {
    				color = chr_color;
 8001268:	88bb      	ldrh	r3, [r7, #4]
 800126a:	827b      	strh	r3, [r7, #18]
 800126c:	e001      	b.n	8001272 <SSD1331_Chr+0x1a2>
    			}
    			else {
    				color = bg_color;
 800126e:	887b      	ldrh	r3, [r7, #2]
 8001270:	827b      	strh	r3, [r7, #18]
    			}
				_sendData(color >> 8);
 8001272:	8a7b      	ldrh	r3, [r7, #18]
 8001274:	0a1b      	lsrs	r3, r3, #8
 8001276:	b29b      	uxth	r3, r3
 8001278:	b2db      	uxtb	r3, r3
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff fcba 	bl	8000bf4 <_sendData>
				_sendData(color);
 8001280:	8a7b      	ldrh	r3, [r7, #18]
 8001282:	b2db      	uxtb	r3, r3
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff fcb5 	bl	8000bf4 <_sendData>
    		for (x = 0; x < 5*size; x++ ) {
 800128a:	7dbb      	ldrb	r3, [r7, #22]
 800128c:	3301      	adds	r3, #1
 800128e:	75bb      	strb	r3, [r7, #22]
 8001290:	7db9      	ldrb	r1, [r7, #22]
 8001292:	79fa      	ldrb	r2, [r7, #7]
 8001294:	4613      	mov	r3, r2
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	4413      	add	r3, r2
 800129a:	4299      	cmp	r1, r3
 800129c:	dba2      	blt.n	80011e4 <SSD1331_Chr+0x114>
    	for (y = 0; y<8; y++ ) {
 800129e:	7dfb      	ldrb	r3, [r7, #23]
 80012a0:	3301      	adds	r3, #1
 80012a2:	75fb      	strb	r3, [r7, #23]
 80012a4:	7dfb      	ldrb	r3, [r7, #23]
 80012a6:	2b07      	cmp	r3, #7
 80012a8:	f67f af6e 	bls.w	8001188 <SSD1331_Chr+0xb8>
    	for (sy = 0; sy<size; sy++) {
 80012ac:	7d3b      	ldrb	r3, [r7, #20]
 80012ae:	3301      	adds	r3, #1
 80012b0:	753b      	strb	r3, [r7, #20]
 80012b2:	7d3a      	ldrb	r2, [r7, #20]
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	f4ff af63 	bcc.w	8001182 <SSD1331_Chr+0xb2>
 80012bc:	e094      	b.n	80013e8 <SSD1331_Chr+0x318>
    		}
    	}
    	}
    }
    else {
    	for (y = 0; y<8; y++ ) {
 80012be:	2300      	movs	r3, #0
 80012c0:	75fb      	strb	r3, [r7, #23]
 80012c2:	e08b      	b.n	80013dc <SSD1331_Chr+0x30c>
    		for (sy = 0; sy<size; sy++ ) {
 80012c4:	2300      	movs	r3, #0
 80012c6:	753b      	strb	r3, [r7, #20]
 80012c8:	e080      	b.n	80013cc <SSD1331_Chr+0x2fc>
    			//set column point
    			_sendCmd(CMD_SET_COLUMN_ADDRESS);
 80012ca:	2015      	movs	r0, #21
 80012cc:	f7ff fc6c 	bl	8000ba8 <_sendCmd>
    			_sendCmd(cx);
 80012d0:	8a3b      	ldrh	r3, [r7, #16]
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff fc67 	bl	8000ba8 <_sendCmd>
    			_sendCmd(RGB_OLED_WIDTH-1);
 80012da:	205f      	movs	r0, #95	@ 0x5f
 80012dc:	f7ff fc64 	bl	8000ba8 <_sendCmd>
    			//set row point
    			_sendCmd(CMD_SET_ROW_ADDRESS);
 80012e0:	2075      	movs	r0, #117	@ 0x75
 80012e2:	f7ff fc61 	bl	8000ba8 <_sendCmd>
    			_sendCmd(y*size + sy + cy);
 80012e6:	7dfa      	ldrb	r2, [r7, #23]
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	fb12 f303 	smulbb	r3, r2, r3
 80012ee:	b2da      	uxtb	r2, r3
 80012f0:	7d3b      	ldrb	r3, [r7, #20]
 80012f2:	4413      	add	r3, r2
 80012f4:	b2da      	uxtb	r2, r3
 80012f6:	89fb      	ldrh	r3, [r7, #14]
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	4413      	add	r3, r2
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff fc52 	bl	8000ba8 <_sendCmd>
    			_sendCmd(RGB_OLED_HEIGHT-1);
 8001304:	203f      	movs	r0, #63	@ 0x3f
 8001306:	f7ff fc4f 	bl	8000ba8 <_sendCmd>
        		HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin,GPIO_PIN_SET);; //cs
 800130a:	2201      	movs	r2, #1
 800130c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001310:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001314:	f002 f97a 	bl	800360c <HAL_GPIO_WritePin>
        		HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin,GPIO_PIN_RESET);; //cs
 8001318:	2200      	movs	r2, #0
 800131a:	2110      	movs	r1, #16
 800131c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001320:	f002 f974 	bl	800360c <HAL_GPIO_WritePin>
    			for (x = 0; x<5; x++ ) {
 8001324:	2300      	movs	r3, #0
 8001326:	75bb      	strb	r3, [r7, #22]
 8001328:	e038      	b.n	800139c <SSD1331_Chr+0x2cc>
    				if ((FontLookup[ch][x] >> y) & 0x01) {
 800132a:	79ba      	ldrb	r2, [r7, #6]
 800132c:	7db9      	ldrb	r1, [r7, #22]
 800132e:	480f      	ldr	r0, [pc, #60]	@ (800136c <SSD1331_Chr+0x29c>)
 8001330:	4613      	mov	r3, r2
 8001332:	009b      	lsls	r3, r3, #2
 8001334:	4413      	add	r3, r2
 8001336:	4403      	add	r3, r0
 8001338:	440b      	add	r3, r1
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	461a      	mov	r2, r3
 800133e:	7dfb      	ldrb	r3, [r7, #23]
 8001340:	fa42 f303 	asr.w	r3, r2, r3
 8001344:	f003 0301 	and.w	r3, r3, #1
 8001348:	2b00      	cmp	r3, #0
 800134a:	d002      	beq.n	8001352 <SSD1331_Chr+0x282>
    					color = chr_color;
 800134c:	88bb      	ldrh	r3, [r7, #4]
 800134e:	827b      	strh	r3, [r7, #18]
 8001350:	e001      	b.n	8001356 <SSD1331_Chr+0x286>
    				}
    				else {
    					color = bg_color;
 8001352:	887b      	ldrh	r3, [r7, #2]
 8001354:	827b      	strh	r3, [r7, #18]
    				}
    				//SSD1331_drawPixel(x+cx, y+cy, color);
    				for (sx = 0; sx<size; sx++ ) {
 8001356:	2300      	movs	r3, #0
 8001358:	757b      	strb	r3, [r7, #21]
 800135a:	e018      	b.n	800138e <SSD1331_Chr+0x2be>
 800135c:	200001f4 	.word	0x200001f4
 8001360:	200001f5 	.word	0x200001f5
 8001364:	08009270 	.word	0x08009270
 8001368:	08009338 	.word	0x08009338
 800136c:	08008f50 	.word	0x08008f50
    					_sendData(color >> 8);
 8001370:	8a7b      	ldrh	r3, [r7, #18]
 8001372:	0a1b      	lsrs	r3, r3, #8
 8001374:	b29b      	uxth	r3, r3
 8001376:	b2db      	uxtb	r3, r3
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff fc3b 	bl	8000bf4 <_sendData>
    					_sendData(color);
 800137e:	8a7b      	ldrh	r3, [r7, #18]
 8001380:	b2db      	uxtb	r3, r3
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff fc36 	bl	8000bf4 <_sendData>
    				for (sx = 0; sx<size; sx++ ) {
 8001388:	7d7b      	ldrb	r3, [r7, #21]
 800138a:	3301      	adds	r3, #1
 800138c:	757b      	strb	r3, [r7, #21]
 800138e:	7d7a      	ldrb	r2, [r7, #21]
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	429a      	cmp	r2, r3
 8001394:	d3ec      	bcc.n	8001370 <SSD1331_Chr+0x2a0>
    			for (x = 0; x<5; x++ ) {
 8001396:	7dbb      	ldrb	r3, [r7, #22]
 8001398:	3301      	adds	r3, #1
 800139a:	75bb      	strb	r3, [r7, #22]
 800139c:	7dbb      	ldrb	r3, [r7, #22]
 800139e:	2b04      	cmp	r3, #4
 80013a0:	d9c3      	bls.n	800132a <SSD1331_Chr+0x25a>
    				}
    			}
    			_sendData(bg_color >> 8);
 80013a2:	887b      	ldrh	r3, [r7, #2]
 80013a4:	0a1b      	lsrs	r3, r3, #8
 80013a6:	b29b      	uxth	r3, r3
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7ff fc22 	bl	8000bf4 <_sendData>
    			_sendData(bg_color);
 80013b0:	887b      	ldrh	r3, [r7, #2]
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff fc1d 	bl	8000bf4 <_sendData>
        		HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin,GPIO_PIN_SET);; //cs
 80013ba:	2201      	movs	r2, #1
 80013bc:	2110      	movs	r1, #16
 80013be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013c2:	f002 f923 	bl	800360c <HAL_GPIO_WritePin>
    		for (sy = 0; sy<size; sy++ ) {
 80013c6:	7d3b      	ldrb	r3, [r7, #20]
 80013c8:	3301      	adds	r3, #1
 80013ca:	753b      	strb	r3, [r7, #20]
 80013cc:	7d3a      	ldrb	r2, [r7, #20]
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	f4ff af7a 	bcc.w	80012ca <SSD1331_Chr+0x1fa>
    	for (y = 0; y<8; y++ ) {
 80013d6:	7dfb      	ldrb	r3, [r7, #23]
 80013d8:	3301      	adds	r3, #1
 80013da:	75fb      	strb	r3, [r7, #23]
 80013dc:	7dfb      	ldrb	r3, [r7, #23]
 80013de:	2b07      	cmp	r3, #7
 80013e0:	f67f af70 	bls.w	80012c4 <SSD1331_Chr+0x1f4>
 80013e4:	e000      	b.n	80013e8 <SSD1331_Chr+0x318>
		return;
 80013e6:	bf00      	nop
    	}
    }

    /////CHR_X++;
    //CHR_X += 6*size;
}
 80013e8:	371c      	adds	r7, #28
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd90      	pop	{r4, r7, pc}
 80013ee:	bf00      	nop

080013f0 <SSD1331_FStr>:
        tmpIdx++;
    }
}

// Print a string from the Flash to display
void SSD1331_FStr(LcdFontSize size, const unsigned char *dataPtr, uint16_t chr_color, uint16_t bg_color) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60b9      	str	r1, [r7, #8]
 80013f8:	4611      	mov	r1, r2
 80013fa:	461a      	mov	r2, r3
 80013fc:	4603      	mov	r3, r0
 80013fe:	73fb      	strb	r3, [r7, #15]
 8001400:	460b      	mov	r3, r1
 8001402:	81bb      	strh	r3, [r7, #12]
 8001404:	4613      	mov	r3, r2
 8001406:	80fb      	strh	r3, [r7, #6]
    unsigned char c;
    for (c = *( dataPtr ); c; ++dataPtr, c = *( dataPtr ))
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	75fb      	strb	r3, [r7, #23]
 800140e:	e00f      	b.n	8001430 <SSD1331_FStr+0x40>
        		CHR_Y = 0;
        	}
        }
        */

        SSD1331_Chr(size, c, chr_color, bg_color);
 8001410:	88fb      	ldrh	r3, [r7, #6]
 8001412:	89ba      	ldrh	r2, [r7, #12]
 8001414:	7df9      	ldrb	r1, [r7, #23]
 8001416:	7bf8      	ldrb	r0, [r7, #15]
 8001418:	f7ff fe5a 	bl	80010d0 <SSD1331_Chr>
        SSD1331_XY_INK(size);
 800141c:	7bfb      	ldrb	r3, [r7, #15]
 800141e:	4618      	mov	r0, r3
 8001420:	f7ff fe18 	bl	8001054 <SSD1331_XY_INK>
    for (c = *( dataPtr ); c; ++dataPtr, c = *( dataPtr ))
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	3301      	adds	r3, #1
 8001428:	60bb      	str	r3, [r7, #8]
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	75fb      	strb	r3, [r7, #23]
 8001430:	7dfb      	ldrb	r3, [r7, #23]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d1ec      	bne.n	8001410 <SSD1331_FStr+0x20>
    }
}
 8001436:	bf00      	nop
 8001438:	bf00      	nop
 800143a:	3718      	adds	r7, #24
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <SSD1331_DisplayON>:
{
    _sendCmd(power);
}

void SSD1331_DisplayON(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	_sendCmd(CMD_NORMAL_BRIGHTNESS_DISPLAY_ON);
 8001444:	20af      	movs	r0, #175	@ 0xaf
 8001446:	f7ff fbaf 	bl	8000ba8 <_sendCmd>
}
 800144a:	bf00      	nop
 800144c:	bd80      	pop	{r7, pc}

0800144e <SSD1331_DisplayOFF>:

void SSD1331_DisplayOFF(void){
 800144e:	b580      	push	{r7, lr}
 8001450:	af00      	add	r7, sp, #0
	_sendCmd(CMD_DISPLAY_OFF);
 8001452:	20ae      	movs	r0, #174	@ 0xae
 8001454:	f7ff fba8 	bl	8000ba8 <_sendCmd>
}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}

0800145c <HAL_GPIO_EXTI_Callback>:
        return (now - history_navigation_start < HISTORY_PAUSE_TIME);
    }
    return 0;
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_13) {
 8001466:	88fb      	ldrh	r3, [r7, #6]
 8001468:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800146c:	d102      	bne.n	8001474 <HAL_GPIO_EXTI_Callback+0x18>
    	SSD1331_DisplayOFF();
 800146e:	f7ff ffee 	bl	800144e <SSD1331_DisplayOFF>
    }
    else if(GPIO_Pin == GPIO_PIN_0){
    	SSD1331_DisplayON();
    }
}
 8001472:	e004      	b.n	800147e <HAL_GPIO_EXTI_Callback+0x22>
    else if(GPIO_Pin == GPIO_PIN_0){
 8001474:	88fb      	ldrh	r3, [r7, #6]
 8001476:	2b01      	cmp	r3, #1
 8001478:	d101      	bne.n	800147e <HAL_GPIO_EXTI_Callback+0x22>
    	SSD1331_DisplayON();
 800147a:	f7ff ffe1 	bl	8001440 <SSD1331_DisplayON>
}
 800147e:	bf00      	nop
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <display_gameBoard>:
void display_gameBoard(void){
 8001486:	b580      	push	{r7, lr}
 8001488:	b082      	sub	sp, #8
 800148a:	af02      	add	r7, sp, #8
	display_clear();
 800148c:	f000 f811 	bl	80014b2 <display_clear>
	HAL_Delay(150);
 8001490:	2096      	movs	r0, #150	@ 0x96
 8001492:	f000 fe5b 	bl	800214c <HAL_Delay>
	SSD1331_drawXOboard(16, 0, 80, RGB_OLED_HEIGHT-1, COLOR_NAVY, COLOR_SILVER);
 8001496:	f24c 6318 	movw	r3, #50712	@ 0xc618
 800149a:	9301      	str	r3, [sp, #4]
 800149c:	2310      	movs	r3, #16
 800149e:	9300      	str	r3, [sp, #0]
 80014a0:	233f      	movs	r3, #63	@ 0x3f
 80014a2:	2250      	movs	r2, #80	@ 0x50
 80014a4:	2100      	movs	r1, #0
 80014a6:	2010      	movs	r0, #16
 80014a8:	f7ff fd2c 	bl	8000f04 <SSD1331_drawXOboard>
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <display_clear>:

void display_clear(void){
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b082      	sub	sp, #8
 80014b6:	af02      	add	r7, sp, #8
	 SSD1331_drawFrame(0, 0, RGB_OLED_WIDTH - 1, RGB_OLED_HEIGHT - 1, COLOR_BLACK, COLOR_BLACK);
 80014b8:	2300      	movs	r3, #0
 80014ba:	9301      	str	r3, [sp, #4]
 80014bc:	2300      	movs	r3, #0
 80014be:	9300      	str	r3, [sp, #0]
 80014c0:	233f      	movs	r3, #63	@ 0x3f
 80014c2:	225f      	movs	r2, #95	@ 0x5f
 80014c4:	2100      	movs	r1, #0
 80014c6:	2000      	movs	r0, #0
 80014c8:	f7ff fca0 	bl	8000e0c <SSD1331_drawFrame>
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <display_welcomeScreen>:
    SSD1331_FStr(FONT_1X, (unsigned char*)"Wilgotnosc :", COLOR_BLUE, COLOR_BLACK);
    sprintf(hum_str, "%.2f %%", hum);
    SSD1331_SetXY(RGB_OLED_WIDTH/2 - 35, RGB_OLED_HEIGHT/2 +6);
    SSD1331_FStr(FONT_1X, (unsigned char*)hum_str, COLOR_BLUE, COLOR_BLACK);
}
void display_welcomeScreen(void){
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af02      	add	r7, sp, #8
    // Tło i ramka
	display_clear();
 80014da:	f7ff ffea 	bl	80014b2 <display_clear>
	HAL_Delay(200);
 80014de:	20c8      	movs	r0, #200	@ 0xc8
 80014e0:	f000 fe34 	bl	800214c <HAL_Delay>
    SSD1331_drawFrame(0, 0, RGB_OLED_WIDTH - 1, RGB_OLED_HEIGHT - 1, COLOR_GOLDEN, COLOR_CHOCOLATE);
 80014e4:	f24d 3343 	movw	r3, #54083	@ 0xd343
 80014e8:	9301      	str	r3, [sp, #4]
 80014ea:	f64f 63a0 	movw	r3, #65184	@ 0xfea0
 80014ee:	9300      	str	r3, [sp, #0]
 80014f0:	233f      	movs	r3, #63	@ 0x3f
 80014f2:	225f      	movs	r2, #95	@ 0x5f
 80014f4:	2100      	movs	r1, #0
 80014f6:	2000      	movs	r0, #0
 80014f8:	f7ff fc88 	bl	8000e0c <SSD1331_drawFrame>
    HAL_Delay(300);
 80014fc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001500:	f000 fe24 	bl	800214c <HAL_Delay>


    SSD1331_SetXY(RGB_OLED_WIDTH/2 - 40, RGB_OLED_HEIGHT/2 - 18);
 8001504:	210e      	movs	r1, #14
 8001506:	2008      	movs	r0, #8
 8001508:	f7ff fd8c 	bl	8001024 <SSD1331_SetXY>
    char *wiadomosc = "TIC_TAC_TOE";
 800150c:	4b0f      	ldr	r3, [pc, #60]	@ (800154c <display_welcomeScreen+0x78>)
 800150e:	607b      	str	r3, [r7, #4]
    SSD1331_FStr(FONT_2X, (unsigned char*) wiadomosc, COLOR_GOLDEN, COLOR_CHOCOLATE);
 8001510:	f24d 3343 	movw	r3, #54083	@ 0xd343
 8001514:	f64f 62a0 	movw	r2, #65184	@ 0xfea0
 8001518:	6879      	ldr	r1, [r7, #4]
 800151a:	2002      	movs	r0, #2
 800151c:	f7ff ff68 	bl	80013f0 <SSD1331_FStr>

    // Podpis - biała czcionka na czarnym tle
    SSD1331_SetXY(RGB_OLED_WIDTH/2 - 40, RGB_OLED_HEIGHT/2 + 10);
 8001520:	212a      	movs	r1, #42	@ 0x2a
 8001522:	2008      	movs	r0, #8
 8001524:	f7ff fd7e 	bl	8001024 <SSD1331_SetXY>
    char *wiadomosc2 = "Projekt JM/KD";
 8001528:	4b09      	ldr	r3, [pc, #36]	@ (8001550 <display_welcomeScreen+0x7c>)
 800152a:	603b      	str	r3, [r7, #0]
    SSD1331_FStr(FONT_1X, (unsigned char*) wiadomosc2, COLOR_WHITE, COLOR_CHOCOLATE);
 800152c:	f24d 3343 	movw	r3, #54083	@ 0xd343
 8001530:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001534:	6839      	ldr	r1, [r7, #0]
 8001536:	2001      	movs	r0, #1
 8001538:	f7ff ff5a 	bl	80013f0 <SSD1331_FStr>

    HAL_Delay(3000);
 800153c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001540:	f000 fe04 	bl	800214c <HAL_Delay>
}
 8001544:	bf00      	nop
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	08008f34 	.word	0x08008f34
 8001550:	08008f40 	.word	0x08008f40

08001554 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800155a:	f000 fd91 	bl	8002080 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800155e:	f000 f853 	bl	8001608 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001562:	f000 fa59 	bl	8001a18 <MX_GPIO_Init>
  MX_DMA_Init();
 8001566:	f000 fa39 	bl	80019dc <MX_DMA_Init>
  MX_USART2_UART_Init();
 800156a:	f000 fa07 	bl	800197c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 800156e:	f000 f979 	bl	8001864 <MX_SPI3_Init>
  MX_ADC1_Init();
 8001572:	f000 f8b1 	bl	80016d8 <MX_ADC1_Init>
  MX_RTC_Init();
 8001576:	f000 f91b 	bl	80017b0 <MX_RTC_Init>
  MX_TIM2_Init();
 800157a:	f000 f9b1 	bl	80018e0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 800157e:	2202      	movs	r2, #2
 8001580:	491d      	ldr	r1, [pc, #116]	@ (80015f8 <main+0xa4>)
 8001582:	481e      	ldr	r0, [pc, #120]	@ (80015fc <main+0xa8>)
 8001584:	f000 ffaa 	bl	80024dc <HAL_ADC_Start_DMA>
  HAL_Delay(100);
 8001588:	2064      	movs	r0, #100	@ 0x64
 800158a:	f000 fddf 	bl	800214c <HAL_Delay>

  // Inicjalizacja AHT30
  HAL_Delay(100);
 800158e:	2064      	movs	r0, #100	@ 0x64
 8001590:	f000 fddc 	bl	800214c <HAL_Delay>

  //Inicjalizacja konfiguracji ekranu
  SSD1331_init();
 8001594:	f7ff fb54 	bl	8000c40 <SSD1331_init>
  HAL_Delay(100);
 8001598:	2064      	movs	r0, #100	@ 0x64
 800159a:	f000 fdd7 	bl	800214c <HAL_Delay>
  //Wypelnienie calego ekranu na czarno
  display_welcomeScreen();
 800159e:	f7ff ff99 	bl	80014d4 <display_welcomeScreen>
  HAL_Delay(150);
 80015a2:	2096      	movs	r0, #150	@ 0x96
 80015a4:	f000 fdd2 	bl	800214c <HAL_Delay>
  display_gameBoard();
 80015a8:	f7ff ff6d 	bl	8001486 <display_gameBoard>

  HAL_Delay(100);
 80015ac:	2064      	movs	r0, #100	@ 0x64
 80015ae:	f000 fdcd 	bl	800214c <HAL_Delay>

  //Deklarowanie zmiennych odnosnie kontroli ekranu
  screenMode = 1;
 80015b2:	4b13      	ldr	r3, [pc, #76]	@ (8001600 <main+0xac>)
 80015b4:	2201      	movs	r2, #1
 80015b6:	701a      	strb	r2, [r3, #0]

  // Początkowy odczyt temperatury i wilgotności

  // **USTAWIENIE POCZĄTKOWEGO CZASU DLA ŚREDNIEJ (dla testów - 30 sekund)**
  last_avg_tick = 0; // Odejmij 4 minuty, żeby pierwsza średnia pojawiła się za 30s
 80015b8:	4b12      	ldr	r3, [pc, #72]	@ (8001604 <main+0xb0>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint32_t now;
  uint32_t led_tick = 0;
 80015be:	2300      	movs	r3, #0
 80015c0:	60fb      	str	r3, [r7, #12]
  uint8_t led_temp_state = 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	72fb      	strb	r3, [r7, #11]
  uint8_t led_hum_state = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	72bb      	strb	r3, [r7, #10]
  uint8_t time_display_flag = 1;
 80015ca:	2301      	movs	r3, #1
 80015cc:	727b      	strb	r3, [r7, #9]

  while (1)
  {
      now = HAL_GetTick();
 80015ce:	f000 fdb1 	bl	8002134 <HAL_GetTick>
 80015d2:	6078      	str	r0, [r7, #4]



      if(!screenMode) continue; // ekran wyłączony
 80015d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001600 <main+0xac>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d009      	beq.n	80015f2 <main+0x9e>

      // Scheduler: pomiar do historii co 15s (ale tylko jeśli nie przeglądamy historii)

      // Odczyt joysticka
      uint16_t x = adc_buf[0];
 80015de:	4b06      	ldr	r3, [pc, #24]	@ (80015f8 <main+0xa4>)
 80015e0:	881b      	ldrh	r3, [r3, #0]
 80015e2:	807b      	strh	r3, [r7, #2]
      uint16_t y = adc_buf[1];
 80015e4:	4b04      	ldr	r3, [pc, #16]	@ (80015f8 <main+0xa4>)
 80015e6:	885b      	ldrh	r3, [r3, #2]
 80015e8:	803b      	strh	r3, [r7, #0]

      // Logika joysticka


      HAL_Delay(50); // Zmniejszone opóźnienie dla płynniejszego działania
 80015ea:	2032      	movs	r0, #50	@ 0x32
 80015ec:	f000 fdae 	bl	800214c <HAL_Delay>
 80015f0:	e7ed      	b.n	80015ce <main+0x7a>
      if(!screenMode) continue; // ekran wyłączony
 80015f2:	bf00      	nop
  {
 80015f4:	e7eb      	b.n	80015ce <main+0x7a>
 80015f6:	bf00      	nop
 80015f8:	200003e4 	.word	0x200003e4
 80015fc:	200001f8 	.word	0x200001f8
 8001600:	20000000 	.word	0x20000000
 8001604:	200003e8 	.word	0x200003e8

08001608 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b09c      	sub	sp, #112	@ 0x70
 800160c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800160e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001612:	2228      	movs	r2, #40	@ 0x28
 8001614:	2100      	movs	r1, #0
 8001616:	4618      	mov	r0, r3
 8001618:	f005 fd41 	bl	800709e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800161c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	605a      	str	r2, [r3, #4]
 8001626:	609a      	str	r2, [r3, #8]
 8001628:	60da      	str	r2, [r3, #12]
 800162a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800162c:	463b      	mov	r3, r7
 800162e:	2234      	movs	r2, #52	@ 0x34
 8001630:	2100      	movs	r1, #0
 8001632:	4618      	mov	r0, r3
 8001634:	f005 fd33 	bl	800709e <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001638:	f002 f818 	bl	800366c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800163c:	4b24      	ldr	r3, [pc, #144]	@ (80016d0 <SystemClock_Config+0xc8>)
 800163e:	6a1b      	ldr	r3, [r3, #32]
 8001640:	4a23      	ldr	r2, [pc, #140]	@ (80016d0 <SystemClock_Config+0xc8>)
 8001642:	f023 0318 	bic.w	r3, r3, #24
 8001646:	6213      	str	r3, [r2, #32]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001648:	2306      	movs	r3, #6
 800164a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800164c:	2301      	movs	r3, #1
 800164e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001650:	2301      	movs	r3, #1
 8001652:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001654:	2310      	movs	r3, #16
 8001656:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001658:	2302      	movs	r3, #2
 800165a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800165c:	2300      	movs	r3, #0
 800165e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001660:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001664:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001666:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800166a:	4618      	mov	r0, r3
 800166c:	f002 f80e 	bl	800368c <HAL_RCC_OscConfig>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001676:	f000 fa63 	bl	8001b40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800167a:	230f      	movs	r3, #15
 800167c:	637b      	str	r3, [r7, #52]	@ 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800167e:	2302      	movs	r3, #2
 8001680:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001682:	2300      	movs	r3, #0
 8001684:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001686:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800168a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800168c:	2300      	movs	r3, #0
 800168e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001690:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001694:	2102      	movs	r1, #2
 8001696:	4618      	mov	r0, r3
 8001698:	f003 f806 	bl	80046a8 <HAL_RCC_ClockConfig>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80016a2:	f000 fa4d 	bl	8001b40 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
 80016a6:	4b0b      	ldr	r3, [pc, #44]	@ (80016d4 <SystemClock_Config+0xcc>)
 80016a8:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80016aa:	2300      	movs	r3, #0
 80016ac:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80016ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016b2:	607b      	str	r3, [r7, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016b4:	463b      	mov	r3, r7
 80016b6:	4618      	mov	r0, r3
 80016b8:	f003 fa08 	bl	8004acc <HAL_RCCEx_PeriphCLKConfig>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80016c2:	f000 fa3d 	bl	8001b40 <Error_Handler>
  }
}
 80016c6:	bf00      	nop
 80016c8:	3770      	adds	r7, #112	@ 0x70
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40021000 	.word	0x40021000
 80016d4:	00010020 	.word	0x00010020

080016d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016de:	463b      	mov	r3, r7
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]
 80016ea:	611a      	str	r2, [r3, #16]
 80016ec:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80016ee:	4b2f      	ldr	r3, [pc, #188]	@ (80017ac <MX_ADC1_Init+0xd4>)
 80016f0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80016f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016f6:	4b2d      	ldr	r3, [pc, #180]	@ (80017ac <MX_ADC1_Init+0xd4>)
 80016f8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80016fc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016fe:	4b2b      	ldr	r3, [pc, #172]	@ (80017ac <MX_ADC1_Init+0xd4>)
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001704:	4b29      	ldr	r3, [pc, #164]	@ (80017ac <MX_ADC1_Init+0xd4>)
 8001706:	2201      	movs	r2, #1
 8001708:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800170a:	4b28      	ldr	r3, [pc, #160]	@ (80017ac <MX_ADC1_Init+0xd4>)
 800170c:	2201      	movs	r2, #1
 800170e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001710:	4b26      	ldr	r3, [pc, #152]	@ (80017ac <MX_ADC1_Init+0xd4>)
 8001712:	2200      	movs	r2, #0
 8001714:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001718:	4b24      	ldr	r3, [pc, #144]	@ (80017ac <MX_ADC1_Init+0xd4>)
 800171a:	2200      	movs	r2, #0
 800171c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800171e:	4b23      	ldr	r3, [pc, #140]	@ (80017ac <MX_ADC1_Init+0xd4>)
 8001720:	2201      	movs	r2, #1
 8001722:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001724:	4b21      	ldr	r3, [pc, #132]	@ (80017ac <MX_ADC1_Init+0xd4>)
 8001726:	2200      	movs	r2, #0
 8001728:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 800172a:	4b20      	ldr	r3, [pc, #128]	@ (80017ac <MX_ADC1_Init+0xd4>)
 800172c:	2202      	movs	r2, #2
 800172e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001730:	4b1e      	ldr	r3, [pc, #120]	@ (80017ac <MX_ADC1_Init+0xd4>)
 8001732:	2201      	movs	r2, #1
 8001734:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001738:	4b1c      	ldr	r3, [pc, #112]	@ (80017ac <MX_ADC1_Init+0xd4>)
 800173a:	2204      	movs	r2, #4
 800173c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800173e:	4b1b      	ldr	r3, [pc, #108]	@ (80017ac <MX_ADC1_Init+0xd4>)
 8001740:	2200      	movs	r2, #0
 8001742:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001744:	4b19      	ldr	r3, [pc, #100]	@ (80017ac <MX_ADC1_Init+0xd4>)
 8001746:	2200      	movs	r2, #0
 8001748:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800174a:	4818      	ldr	r0, [pc, #96]	@ (80017ac <MX_ADC1_Init+0xd4>)
 800174c:	f000 fd40 	bl	80021d0 <HAL_ADC_Init>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 8001756:	f000 f9f3 	bl	8001b40 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800175a:	2307      	movs	r3, #7
 800175c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800175e:	2301      	movs	r3, #1
 8001760:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001762:	2300      	movs	r3, #0
 8001764:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8001766:	2306      	movs	r3, #6
 8001768:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800176a:	2300      	movs	r3, #0
 800176c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001772:	463b      	mov	r3, r7
 8001774:	4619      	mov	r1, r3
 8001776:	480d      	ldr	r0, [pc, #52]	@ (80017ac <MX_ADC1_Init+0xd4>)
 8001778:	f000 ff4c 	bl	8002614 <HAL_ADC_ConfigChannel>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001782:	f000 f9dd 	bl	8001b40 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001786:	2308      	movs	r3, #8
 8001788:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800178a:	2302      	movs	r3, #2
 800178c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800178e:	463b      	mov	r3, r7
 8001790:	4619      	mov	r1, r3
 8001792:	4806      	ldr	r0, [pc, #24]	@ (80017ac <MX_ADC1_Init+0xd4>)
 8001794:	f000 ff3e 	bl	8002614 <HAL_ADC_ConfigChannel>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 800179e:	f000 f9cf 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017a2:	bf00      	nop
 80017a4:	3718      	adds	r7, #24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	200001f8 	.word	0x200001f8

080017b0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80017b6:	1d3b      	adds	r3, r7, #4
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	60da      	str	r2, [r3, #12]
 80017c2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80017c4:	2300      	movs	r3, #0
 80017c6:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80017c8:	4b24      	ldr	r3, [pc, #144]	@ (800185c <MX_RTC_Init+0xac>)
 80017ca:	4a25      	ldr	r2, [pc, #148]	@ (8001860 <MX_RTC_Init+0xb0>)
 80017cc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80017ce:	4b23      	ldr	r3, [pc, #140]	@ (800185c <MX_RTC_Init+0xac>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80017d4:	4b21      	ldr	r3, [pc, #132]	@ (800185c <MX_RTC_Init+0xac>)
 80017d6:	227f      	movs	r2, #127	@ 0x7f
 80017d8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80017da:	4b20      	ldr	r3, [pc, #128]	@ (800185c <MX_RTC_Init+0xac>)
 80017dc:	22ff      	movs	r2, #255	@ 0xff
 80017de:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80017e0:	4b1e      	ldr	r3, [pc, #120]	@ (800185c <MX_RTC_Init+0xac>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80017e6:	4b1d      	ldr	r3, [pc, #116]	@ (800185c <MX_RTC_Init+0xac>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80017ec:	4b1b      	ldr	r3, [pc, #108]	@ (800185c <MX_RTC_Init+0xac>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80017f2:	481a      	ldr	r0, [pc, #104]	@ (800185c <MX_RTC_Init+0xac>)
 80017f4:	f003 fafa 	bl	8004dec <HAL_RTC_Init>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80017fe:	f000 f99f 	bl	8001b40 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001802:	2300      	movs	r3, #0
 8001804:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001806:	2300      	movs	r3, #0
 8001808:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800180a:	2300      	movs	r3, #0
 800180c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800180e:	2300      	movs	r3, #0
 8001810:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001812:	2300      	movs	r3, #0
 8001814:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001816:	1d3b      	adds	r3, r7, #4
 8001818:	2201      	movs	r2, #1
 800181a:	4619      	mov	r1, r3
 800181c:	480f      	ldr	r0, [pc, #60]	@ (800185c <MX_RTC_Init+0xac>)
 800181e:	f003 fb68 	bl	8004ef2 <HAL_RTC_SetTime>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001828:	f000 f98a 	bl	8001b40 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800182c:	2301      	movs	r3, #1
 800182e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001830:	2301      	movs	r3, #1
 8001832:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001834:	2301      	movs	r3, #1
 8001836:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001838:	2300      	movs	r3, #0
 800183a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800183c:	463b      	mov	r3, r7
 800183e:	2201      	movs	r2, #1
 8001840:	4619      	mov	r1, r3
 8001842:	4806      	ldr	r0, [pc, #24]	@ (800185c <MX_RTC_Init+0xac>)
 8001844:	f003 fbef 	bl	8005026 <HAL_RTC_SetDate>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800184e:	f000 f977 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001852:	bf00      	nop
 8001854:	3718      	adds	r7, #24
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	2000028c 	.word	0x2000028c
 8001860:	40002800 	.word	0x40002800

08001864 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001868:	4b1b      	ldr	r3, [pc, #108]	@ (80018d8 <MX_SPI3_Init+0x74>)
 800186a:	4a1c      	ldr	r2, [pc, #112]	@ (80018dc <MX_SPI3_Init+0x78>)
 800186c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800186e:	4b1a      	ldr	r3, [pc, #104]	@ (80018d8 <MX_SPI3_Init+0x74>)
 8001870:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001874:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001876:	4b18      	ldr	r3, [pc, #96]	@ (80018d8 <MX_SPI3_Init+0x74>)
 8001878:	2200      	movs	r2, #0
 800187a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800187c:	4b16      	ldr	r3, [pc, #88]	@ (80018d8 <MX_SPI3_Init+0x74>)
 800187e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001882:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001884:	4b14      	ldr	r3, [pc, #80]	@ (80018d8 <MX_SPI3_Init+0x74>)
 8001886:	2200      	movs	r2, #0
 8001888:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800188a:	4b13      	ldr	r3, [pc, #76]	@ (80018d8 <MX_SPI3_Init+0x74>)
 800188c:	2200      	movs	r2, #0
 800188e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001890:	4b11      	ldr	r3, [pc, #68]	@ (80018d8 <MX_SPI3_Init+0x74>)
 8001892:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001896:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001898:	4b0f      	ldr	r3, [pc, #60]	@ (80018d8 <MX_SPI3_Init+0x74>)
 800189a:	2200      	movs	r2, #0
 800189c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800189e:	4b0e      	ldr	r3, [pc, #56]	@ (80018d8 <MX_SPI3_Init+0x74>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80018a4:	4b0c      	ldr	r3, [pc, #48]	@ (80018d8 <MX_SPI3_Init+0x74>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018aa:	4b0b      	ldr	r3, [pc, #44]	@ (80018d8 <MX_SPI3_Init+0x74>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80018b0:	4b09      	ldr	r3, [pc, #36]	@ (80018d8 <MX_SPI3_Init+0x74>)
 80018b2:	2207      	movs	r2, #7
 80018b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80018b6:	4b08      	ldr	r3, [pc, #32]	@ (80018d8 <MX_SPI3_Init+0x74>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018bc:	4b06      	ldr	r3, [pc, #24]	@ (80018d8 <MX_SPI3_Init+0x74>)
 80018be:	2208      	movs	r2, #8
 80018c0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80018c2:	4805      	ldr	r0, [pc, #20]	@ (80018d8 <MX_SPI3_Init+0x74>)
 80018c4:	f003 fcd4 	bl	8005270 <HAL_SPI_Init>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80018ce:	f000 f937 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	200002ac 	.word	0x200002ac
 80018dc:	40003c00 	.word	0x40003c00

080018e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b088      	sub	sp, #32
 80018e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018e6:	f107 0310 	add.w	r3, r7, #16
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	609a      	str	r2, [r3, #8]
 80018f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018f4:	1d3b      	adds	r3, r7, #4
 80018f6:	2200      	movs	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]
 80018fa:	605a      	str	r2, [r3, #4]
 80018fc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001978 <MX_TIM2_Init+0x98>)
 8001900:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001904:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001906:	4b1c      	ldr	r3, [pc, #112]	@ (8001978 <MX_TIM2_Init+0x98>)
 8001908:	2200      	movs	r2, #0
 800190a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800190c:	4b1a      	ldr	r3, [pc, #104]	@ (8001978 <MX_TIM2_Init+0x98>)
 800190e:	2200      	movs	r2, #0
 8001910:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001912:	4b19      	ldr	r3, [pc, #100]	@ (8001978 <MX_TIM2_Init+0x98>)
 8001914:	f04f 32ff 	mov.w	r2, #4294967295
 8001918:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800191a:	4b17      	ldr	r3, [pc, #92]	@ (8001978 <MX_TIM2_Init+0x98>)
 800191c:	2200      	movs	r2, #0
 800191e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001920:	4b15      	ldr	r3, [pc, #84]	@ (8001978 <MX_TIM2_Init+0x98>)
 8001922:	2200      	movs	r2, #0
 8001924:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001926:	4814      	ldr	r0, [pc, #80]	@ (8001978 <MX_TIM2_Init+0x98>)
 8001928:	f004 f826 	bl	8005978 <HAL_TIM_Base_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001932:	f000 f905 	bl	8001b40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001936:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800193a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800193c:	f107 0310 	add.w	r3, r7, #16
 8001940:	4619      	mov	r1, r3
 8001942:	480d      	ldr	r0, [pc, #52]	@ (8001978 <MX_TIM2_Init+0x98>)
 8001944:	f004 f86f 	bl	8005a26 <HAL_TIM_ConfigClockSource>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800194e:	f000 f8f7 	bl	8001b40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001952:	2300      	movs	r3, #0
 8001954:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001956:	2300      	movs	r3, #0
 8001958:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800195a:	1d3b      	adds	r3, r7, #4
 800195c:	4619      	mov	r1, r3
 800195e:	4806      	ldr	r0, [pc, #24]	@ (8001978 <MX_TIM2_Init+0x98>)
 8001960:	f004 fa3e 	bl	8005de0 <HAL_TIMEx_MasterConfigSynchronization>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800196a:	f000 f8e9 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800196e:	bf00      	nop
 8001970:	3720      	adds	r7, #32
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20000310 	.word	0x20000310

0800197c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001980:	4b14      	ldr	r3, [pc, #80]	@ (80019d4 <MX_USART2_UART_Init+0x58>)
 8001982:	4a15      	ldr	r2, [pc, #84]	@ (80019d8 <MX_USART2_UART_Init+0x5c>)
 8001984:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001986:	4b13      	ldr	r3, [pc, #76]	@ (80019d4 <MX_USART2_UART_Init+0x58>)
 8001988:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 800198c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800198e:	4b11      	ldr	r3, [pc, #68]	@ (80019d4 <MX_USART2_UART_Init+0x58>)
 8001990:	2200      	movs	r2, #0
 8001992:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001994:	4b0f      	ldr	r3, [pc, #60]	@ (80019d4 <MX_USART2_UART_Init+0x58>)
 8001996:	2200      	movs	r2, #0
 8001998:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800199a:	4b0e      	ldr	r3, [pc, #56]	@ (80019d4 <MX_USART2_UART_Init+0x58>)
 800199c:	2200      	movs	r2, #0
 800199e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019a0:	4b0c      	ldr	r3, [pc, #48]	@ (80019d4 <MX_USART2_UART_Init+0x58>)
 80019a2:	220c      	movs	r2, #12
 80019a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019a6:	4b0b      	ldr	r3, [pc, #44]	@ (80019d4 <MX_USART2_UART_Init+0x58>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019ac:	4b09      	ldr	r3, [pc, #36]	@ (80019d4 <MX_USART2_UART_Init+0x58>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019b2:	4b08      	ldr	r3, [pc, #32]	@ (80019d4 <MX_USART2_UART_Init+0x58>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019b8:	4b06      	ldr	r3, [pc, #24]	@ (80019d4 <MX_USART2_UART_Init+0x58>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019be:	4805      	ldr	r0, [pc, #20]	@ (80019d4 <MX_USART2_UART_Init+0x58>)
 80019c0:	f004 fa74 	bl	8005eac <HAL_UART_Init>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80019ca:	f000 f8b9 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	2000035c 	.word	0x2000035c
 80019d8:	40004400 	.word	0x40004400

080019dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80019e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001a14 <MX_DMA_Init+0x38>)
 80019e4:	695b      	ldr	r3, [r3, #20]
 80019e6:	4a0b      	ldr	r2, [pc, #44]	@ (8001a14 <MX_DMA_Init+0x38>)
 80019e8:	f043 0301 	orr.w	r3, r3, #1
 80019ec:	6153      	str	r3, [r2, #20]
 80019ee:	4b09      	ldr	r3, [pc, #36]	@ (8001a14 <MX_DMA_Init+0x38>)
 80019f0:	695b      	ldr	r3, [r3, #20]
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	607b      	str	r3, [r7, #4]
 80019f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80019fa:	2200      	movs	r2, #0
 80019fc:	2100      	movs	r1, #0
 80019fe:	200b      	movs	r0, #11
 8001a00:	f001 fac5 	bl	8002f8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001a04:	200b      	movs	r0, #11
 8001a06:	f001 fade 	bl	8002fc6 <HAL_NVIC_EnableIRQ>

}
 8001a0a:	bf00      	nop
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40021000 	.word	0x40021000

08001a18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08a      	sub	sp, #40	@ 0x28
 8001a1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1e:	f107 0314 	add.w	r3, r7, #20
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	605a      	str	r2, [r3, #4]
 8001a28:	609a      	str	r2, [r3, #8]
 8001a2a:	60da      	str	r2, [r3, #12]
 8001a2c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a2e:	4b41      	ldr	r3, [pc, #260]	@ (8001b34 <MX_GPIO_Init+0x11c>)
 8001a30:	695b      	ldr	r3, [r3, #20]
 8001a32:	4a40      	ldr	r2, [pc, #256]	@ (8001b34 <MX_GPIO_Init+0x11c>)
 8001a34:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001a38:	6153      	str	r3, [r2, #20]
 8001a3a:	4b3e      	ldr	r3, [pc, #248]	@ (8001b34 <MX_GPIO_Init+0x11c>)
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a42:	613b      	str	r3, [r7, #16]
 8001a44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a46:	4b3b      	ldr	r3, [pc, #236]	@ (8001b34 <MX_GPIO_Init+0x11c>)
 8001a48:	695b      	ldr	r3, [r3, #20]
 8001a4a:	4a3a      	ldr	r2, [pc, #232]	@ (8001b34 <MX_GPIO_Init+0x11c>)
 8001a4c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a50:	6153      	str	r3, [r2, #20]
 8001a52:	4b38      	ldr	r3, [pc, #224]	@ (8001b34 <MX_GPIO_Init+0x11c>)
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5e:	4b35      	ldr	r3, [pc, #212]	@ (8001b34 <MX_GPIO_Init+0x11c>)
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	4a34      	ldr	r2, [pc, #208]	@ (8001b34 <MX_GPIO_Init+0x11c>)
 8001a64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a68:	6153      	str	r3, [r2, #20]
 8001a6a:	4b32      	ldr	r3, [pc, #200]	@ (8001b34 <MX_GPIO_Init+0x11c>)
 8001a6c:	695b      	ldr	r3, [r3, #20]
 8001a6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a76:	4b2f      	ldr	r3, [pc, #188]	@ (8001b34 <MX_GPIO_Init+0x11c>)
 8001a78:	695b      	ldr	r3, [r3, #20]
 8001a7a:	4a2e      	ldr	r2, [pc, #184]	@ (8001b34 <MX_GPIO_Init+0x11c>)
 8001a7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a80:	6153      	str	r3, [r2, #20]
 8001a82:	4b2c      	ldr	r3, [pc, #176]	@ (8001b34 <MX_GPIO_Init+0x11c>)
 8001a84:	695b      	ldr	r3, [r3, #20]
 8001a86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a8a:	607b      	str	r3, [r7, #4]
 8001a8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_Pin|RESET_Pin|DC_Pin, GPIO_PIN_RESET);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	f248 2110 	movw	r1, #33296	@ 0x8210
 8001a94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a98:	f001 fdb8 	bl	800360c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001aa2:	4825      	ldr	r0, [pc, #148]	@ (8001b38 <MX_GPIO_Init+0x120>)
 8001aa4:	f001 fdb2 	bl	800360c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001aa8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001aac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001aae:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001ab2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001ab8:	f107 0314 	add.w	r3, r7, #20
 8001abc:	4619      	mov	r1, r3
 8001abe:	481f      	ldr	r0, [pc, #124]	@ (8001b3c <MX_GPIO_Init+0x124>)
 8001ac0:	f001 fc32 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ac8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001acc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ad2:	f107 0314 	add.w	r3, r7, #20
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4818      	ldr	r0, [pc, #96]	@ (8001b3c <MX_GPIO_Init+0x124>)
 8001ada:	f001 fc25 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin RESET_Pin DC_Pin */
  GPIO_InitStruct.Pin = CS_Pin|RESET_Pin|DC_Pin;
 8001ade:	f248 2310 	movw	r3, #33296	@ 0x8210
 8001ae2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aec:	2300      	movs	r3, #0
 8001aee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af0:	f107 0314 	add.w	r3, r7, #20
 8001af4:	4619      	mov	r1, r3
 8001af6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001afa:	f001 fc15 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001afe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b04:	2301      	movs	r3, #1
 8001b06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001b10:	f107 0314 	add.w	r3, r7, #20
 8001b14:	4619      	mov	r1, r3
 8001b16:	4808      	ldr	r0, [pc, #32]	@ (8001b38 <MX_GPIO_Init+0x120>)
 8001b18:	f001 fc06 	bl	8003328 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	2100      	movs	r1, #0
 8001b20:	2006      	movs	r0, #6
 8001b22:	f001 fa34 	bl	8002f8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001b26:	2006      	movs	r0, #6
 8001b28:	f001 fa4d 	bl	8002fc6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b2c:	bf00      	nop
 8001b2e:	3728      	adds	r7, #40	@ 0x28
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40021000 	.word	0x40021000
 8001b38:	48000400 	.word	0x48000400
 8001b3c:	48000800 	.word	0x48000800

08001b40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b44:	b672      	cpsid	i
}
 8001b46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b48:	bf00      	nop
 8001b4a:	e7fd      	b.n	8001b48 <Error_Handler+0x8>

08001b4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b52:	4b0f      	ldr	r3, [pc, #60]	@ (8001b90 <HAL_MspInit+0x44>)
 8001b54:	699b      	ldr	r3, [r3, #24]
 8001b56:	4a0e      	ldr	r2, [pc, #56]	@ (8001b90 <HAL_MspInit+0x44>)
 8001b58:	f043 0301 	orr.w	r3, r3, #1
 8001b5c:	6193      	str	r3, [r2, #24]
 8001b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b90 <HAL_MspInit+0x44>)
 8001b60:	699b      	ldr	r3, [r3, #24]
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	607b      	str	r3, [r7, #4]
 8001b68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b6a:	4b09      	ldr	r3, [pc, #36]	@ (8001b90 <HAL_MspInit+0x44>)
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	4a08      	ldr	r2, [pc, #32]	@ (8001b90 <HAL_MspInit+0x44>)
 8001b70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b74:	61d3      	str	r3, [r2, #28]
 8001b76:	4b06      	ldr	r3, [pc, #24]	@ (8001b90 <HAL_MspInit+0x44>)
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b7e:	603b      	str	r3, [r7, #0]
 8001b80:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b82:	2007      	movs	r0, #7
 8001b84:	f001 f9f8 	bl	8002f78 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b88:	bf00      	nop
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40021000 	.word	0x40021000

08001b94 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b08a      	sub	sp, #40	@ 0x28
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b9c:	f107 0314 	add.w	r3, r7, #20
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
 8001ba4:	605a      	str	r2, [r3, #4]
 8001ba6:	609a      	str	r2, [r3, #8]
 8001ba8:	60da      	str	r2, [r3, #12]
 8001baa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001bb4:	d14b      	bne.n	8001c4e <HAL_ADC_MspInit+0xba>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bb6:	4b28      	ldr	r3, [pc, #160]	@ (8001c58 <HAL_ADC_MspInit+0xc4>)
 8001bb8:	695b      	ldr	r3, [r3, #20]
 8001bba:	4a27      	ldr	r2, [pc, #156]	@ (8001c58 <HAL_ADC_MspInit+0xc4>)
 8001bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bc0:	6153      	str	r3, [r2, #20]
 8001bc2:	4b25      	ldr	r3, [pc, #148]	@ (8001c58 <HAL_ADC_MspInit+0xc4>)
 8001bc4:	695b      	ldr	r3, [r3, #20]
 8001bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bca:	613b      	str	r3, [r7, #16]
 8001bcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bce:	4b22      	ldr	r3, [pc, #136]	@ (8001c58 <HAL_ADC_MspInit+0xc4>)
 8001bd0:	695b      	ldr	r3, [r3, #20]
 8001bd2:	4a21      	ldr	r2, [pc, #132]	@ (8001c58 <HAL_ADC_MspInit+0xc4>)
 8001bd4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001bd8:	6153      	str	r3, [r2, #20]
 8001bda:	4b1f      	ldr	r3, [pc, #124]	@ (8001c58 <HAL_ADC_MspInit+0xc4>)
 8001bdc:	695b      	ldr	r3, [r3, #20]
 8001bde:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001be2:	60fb      	str	r3, [r7, #12]
 8001be4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN7
    PC2     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001be6:	2306      	movs	r3, #6
 8001be8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bea:	2303      	movs	r3, #3
 8001bec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bf2:	f107 0314 	add.w	r3, r7, #20
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4818      	ldr	r0, [pc, #96]	@ (8001c5c <HAL_ADC_MspInit+0xc8>)
 8001bfa:	f001 fb95 	bl	8003328 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001bfe:	4b18      	ldr	r3, [pc, #96]	@ (8001c60 <HAL_ADC_MspInit+0xcc>)
 8001c00:	4a18      	ldr	r2, [pc, #96]	@ (8001c64 <HAL_ADC_MspInit+0xd0>)
 8001c02:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c04:	4b16      	ldr	r3, [pc, #88]	@ (8001c60 <HAL_ADC_MspInit+0xcc>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c0a:	4b15      	ldr	r3, [pc, #84]	@ (8001c60 <HAL_ADC_MspInit+0xcc>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c10:	4b13      	ldr	r3, [pc, #76]	@ (8001c60 <HAL_ADC_MspInit+0xcc>)
 8001c12:	2280      	movs	r2, #128	@ 0x80
 8001c14:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c16:	4b12      	ldr	r3, [pc, #72]	@ (8001c60 <HAL_ADC_MspInit+0xcc>)
 8001c18:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c1c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c1e:	4b10      	ldr	r3, [pc, #64]	@ (8001c60 <HAL_ADC_MspInit+0xcc>)
 8001c20:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c24:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c26:	4b0e      	ldr	r3, [pc, #56]	@ (8001c60 <HAL_ADC_MspInit+0xcc>)
 8001c28:	2220      	movs	r2, #32
 8001c2a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c60 <HAL_ADC_MspInit+0xcc>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c32:	480b      	ldr	r0, [pc, #44]	@ (8001c60 <HAL_ADC_MspInit+0xcc>)
 8001c34:	f001 f9e1 	bl	8002ffa <HAL_DMA_Init>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <HAL_ADC_MspInit+0xae>
    {
      Error_Handler();
 8001c3e:	f7ff ff7f 	bl	8001b40 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a06      	ldr	r2, [pc, #24]	@ (8001c60 <HAL_ADC_MspInit+0xcc>)
 8001c46:	639a      	str	r2, [r3, #56]	@ 0x38
 8001c48:	4a05      	ldr	r2, [pc, #20]	@ (8001c60 <HAL_ADC_MspInit+0xcc>)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c4e:	bf00      	nop
 8001c50:	3728      	adds	r7, #40	@ 0x28
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	48000800 	.word	0x48000800
 8001c60:	20000248 	.word	0x20000248
 8001c64:	40020008 	.word	0x40020008

08001c68 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a0d      	ldr	r2, [pc, #52]	@ (8001cac <HAL_RTC_MspInit+0x44>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d111      	bne.n	8001c9e <HAL_RTC_MspInit+0x36>
 8001c7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c7e:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	fa93 f3a3 	rbit	r3, r3
 8001c86:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c88:	68bb      	ldr	r3, [r7, #8]
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001c8a:	fab3 f383 	clz	r3, r3
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	461a      	mov	r2, r3
 8001c92:	4b07      	ldr	r3, [pc, #28]	@ (8001cb0 <HAL_RTC_MspInit+0x48>)
 8001c94:	4413      	add	r3, r2
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	461a      	mov	r2, r3
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	6013      	str	r3, [r2, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001c9e:	bf00      	nop
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40002800 	.word	0x40002800
 8001cb0:	10908100 	.word	0x10908100

08001cb4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b08a      	sub	sp, #40	@ 0x28
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbc:	f107 0314 	add.w	r3, r7, #20
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a17      	ldr	r2, [pc, #92]	@ (8001d30 <HAL_SPI_MspInit+0x7c>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d128      	bne.n	8001d28 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001cd6:	4b17      	ldr	r3, [pc, #92]	@ (8001d34 <HAL_SPI_MspInit+0x80>)
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	4a16      	ldr	r2, [pc, #88]	@ (8001d34 <HAL_SPI_MspInit+0x80>)
 8001cdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ce0:	61d3      	str	r3, [r2, #28]
 8001ce2:	4b14      	ldr	r3, [pc, #80]	@ (8001d34 <HAL_SPI_MspInit+0x80>)
 8001ce4:	69db      	ldr	r3, [r3, #28]
 8001ce6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001cea:	613b      	str	r3, [r7, #16]
 8001cec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cee:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <HAL_SPI_MspInit+0x80>)
 8001cf0:	695b      	ldr	r3, [r3, #20]
 8001cf2:	4a10      	ldr	r2, [pc, #64]	@ (8001d34 <HAL_SPI_MspInit+0x80>)
 8001cf4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001cf8:	6153      	str	r3, [r2, #20]
 8001cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001d34 <HAL_SPI_MspInit+0x80>)
 8001cfc:	695b      	ldr	r3, [r3, #20]
 8001cfe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001d06:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001d0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d14:	2303      	movs	r3, #3
 8001d16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d18:	2306      	movs	r3, #6
 8001d1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d1c:	f107 0314 	add.w	r3, r7, #20
 8001d20:	4619      	mov	r1, r3
 8001d22:	4805      	ldr	r0, [pc, #20]	@ (8001d38 <HAL_SPI_MspInit+0x84>)
 8001d24:	f001 fb00 	bl	8003328 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001d28:	bf00      	nop
 8001d2a:	3728      	adds	r7, #40	@ 0x28
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40003c00 	.word	0x40003c00
 8001d34:	40021000 	.word	0x40021000
 8001d38:	48000800 	.word	0x48000800

08001d3c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b085      	sub	sp, #20
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d4c:	d10b      	bne.n	8001d66 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d4e:	4b09      	ldr	r3, [pc, #36]	@ (8001d74 <HAL_TIM_Base_MspInit+0x38>)
 8001d50:	69db      	ldr	r3, [r3, #28]
 8001d52:	4a08      	ldr	r2, [pc, #32]	@ (8001d74 <HAL_TIM_Base_MspInit+0x38>)
 8001d54:	f043 0301 	orr.w	r3, r3, #1
 8001d58:	61d3      	str	r3, [r2, #28]
 8001d5a:	4b06      	ldr	r3, [pc, #24]	@ (8001d74 <HAL_TIM_Base_MspInit+0x38>)
 8001d5c:	69db      	ldr	r3, [r3, #28]
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001d66:	bf00      	nop
 8001d68:	3714      	adds	r7, #20
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	40021000 	.word	0x40021000

08001d78 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b08a      	sub	sp, #40	@ 0x28
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d80:	f107 0314 	add.w	r3, r7, #20
 8001d84:	2200      	movs	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]
 8001d88:	605a      	str	r2, [r3, #4]
 8001d8a:	609a      	str	r2, [r3, #8]
 8001d8c:	60da      	str	r2, [r3, #12]
 8001d8e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a17      	ldr	r2, [pc, #92]	@ (8001df4 <HAL_UART_MspInit+0x7c>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d128      	bne.n	8001dec <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d9a:	4b17      	ldr	r3, [pc, #92]	@ (8001df8 <HAL_UART_MspInit+0x80>)
 8001d9c:	69db      	ldr	r3, [r3, #28]
 8001d9e:	4a16      	ldr	r2, [pc, #88]	@ (8001df8 <HAL_UART_MspInit+0x80>)
 8001da0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001da4:	61d3      	str	r3, [r2, #28]
 8001da6:	4b14      	ldr	r3, [pc, #80]	@ (8001df8 <HAL_UART_MspInit+0x80>)
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dae:	613b      	str	r3, [r7, #16]
 8001db0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db2:	4b11      	ldr	r3, [pc, #68]	@ (8001df8 <HAL_UART_MspInit+0x80>)
 8001db4:	695b      	ldr	r3, [r3, #20]
 8001db6:	4a10      	ldr	r2, [pc, #64]	@ (8001df8 <HAL_UART_MspInit+0x80>)
 8001db8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dbc:	6153      	str	r3, [r2, #20]
 8001dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8001df8 <HAL_UART_MspInit+0x80>)
 8001dc0:	695b      	ldr	r3, [r3, #20]
 8001dc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001dca:	230c      	movs	r3, #12
 8001dcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dda:	2307      	movs	r3, #7
 8001ddc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dde:	f107 0314 	add.w	r3, r7, #20
 8001de2:	4619      	mov	r1, r3
 8001de4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001de8:	f001 fa9e 	bl	8003328 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001dec:	bf00      	nop
 8001dee:	3728      	adds	r7, #40	@ 0x28
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40004400 	.word	0x40004400
 8001df8:	40021000 	.word	0x40021000

08001dfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e00:	bf00      	nop
 8001e02:	e7fd      	b.n	8001e00 <NMI_Handler+0x4>

08001e04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e08:	bf00      	nop
 8001e0a:	e7fd      	b.n	8001e08 <HardFault_Handler+0x4>

08001e0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e10:	bf00      	nop
 8001e12:	e7fd      	b.n	8001e10 <MemManage_Handler+0x4>

08001e14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e18:	bf00      	nop
 8001e1a:	e7fd      	b.n	8001e18 <BusFault_Handler+0x4>

08001e1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e20:	bf00      	nop
 8001e22:	e7fd      	b.n	8001e20 <UsageFault_Handler+0x4>

08001e24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e28:	bf00      	nop
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr

08001e32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e32:	b480      	push	{r7}
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e52:	f000 f95b 	bl	800210c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001e5e:	2001      	movs	r0, #1
 8001e60:	f001 fbec 	bl	800363c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001e64:	bf00      	nop
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001e6c:	4802      	ldr	r0, [pc, #8]	@ (8001e78 <DMA1_Channel1_IRQHandler+0x10>)
 8001e6e:	f001 f96a 	bl	8003146 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000248 	.word	0x20000248

08001e7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  return 1;
 8001e80:	2301      	movs	r3, #1
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <_kill>:

int _kill(int pid, int sig)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e96:	f005 f955 	bl	8007144 <__errno>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2216      	movs	r2, #22
 8001e9e:	601a      	str	r2, [r3, #0]
  return -1;
 8001ea0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <_exit>:

void _exit (int status)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001eb4:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f7ff ffe7 	bl	8001e8c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ebe:	bf00      	nop
 8001ec0:	e7fd      	b.n	8001ebe <_exit+0x12>

08001ec2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b086      	sub	sp, #24
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ece:	2300      	movs	r3, #0
 8001ed0:	617b      	str	r3, [r7, #20]
 8001ed2:	e00a      	b.n	8001eea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ed4:	f3af 8000 	nop.w
 8001ed8:	4601      	mov	r1, r0
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	1c5a      	adds	r2, r3, #1
 8001ede:	60ba      	str	r2, [r7, #8]
 8001ee0:	b2ca      	uxtb	r2, r1
 8001ee2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	617b      	str	r3, [r7, #20]
 8001eea:	697a      	ldr	r2, [r7, #20]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	dbf0      	blt.n	8001ed4 <_read+0x12>
  }

  return len;
 8001ef2:	687b      	ldr	r3, [r7, #4]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f08:	2300      	movs	r3, #0
 8001f0a:	617b      	str	r3, [r7, #20]
 8001f0c:	e009      	b.n	8001f22 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	1c5a      	adds	r2, r3, #1
 8001f12:	60ba      	str	r2, [r7, #8]
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	3301      	adds	r3, #1
 8001f20:	617b      	str	r3, [r7, #20]
 8001f22:	697a      	ldr	r2, [r7, #20]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	429a      	cmp	r2, r3
 8001f28:	dbf1      	blt.n	8001f0e <_write+0x12>
  }
  return len;
 8001f2a:	687b      	ldr	r3, [r7, #4]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3718      	adds	r7, #24
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <_close>:

int _close(int file)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f5c:	605a      	str	r2, [r3, #4]
  return 0;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <_isatty>:

int _isatty(int file)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f74:	2301      	movs	r3, #1
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr

08001f82 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f82:	b480      	push	{r7}
 8001f84:	b085      	sub	sp, #20
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	60f8      	str	r0, [r7, #12]
 8001f8a:	60b9      	str	r1, [r7, #8]
 8001f8c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f8e:	2300      	movs	r3, #0
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3714      	adds	r7, #20
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fa4:	4a14      	ldr	r2, [pc, #80]	@ (8001ff8 <_sbrk+0x5c>)
 8001fa6:	4b15      	ldr	r3, [pc, #84]	@ (8001ffc <_sbrk+0x60>)
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fb0:	4b13      	ldr	r3, [pc, #76]	@ (8002000 <_sbrk+0x64>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d102      	bne.n	8001fbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fb8:	4b11      	ldr	r3, [pc, #68]	@ (8002000 <_sbrk+0x64>)
 8001fba:	4a12      	ldr	r2, [pc, #72]	@ (8002004 <_sbrk+0x68>)
 8001fbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fbe:	4b10      	ldr	r3, [pc, #64]	@ (8002000 <_sbrk+0x64>)
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d207      	bcs.n	8001fdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fcc:	f005 f8ba 	bl	8007144 <__errno>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	220c      	movs	r2, #12
 8001fd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001fda:	e009      	b.n	8001ff0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fdc:	4b08      	ldr	r3, [pc, #32]	@ (8002000 <_sbrk+0x64>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fe2:	4b07      	ldr	r3, [pc, #28]	@ (8002000 <_sbrk+0x64>)
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4413      	add	r3, r2
 8001fea:	4a05      	ldr	r2, [pc, #20]	@ (8002000 <_sbrk+0x64>)
 8001fec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fee:	68fb      	ldr	r3, [r7, #12]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3718      	adds	r7, #24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	20004000 	.word	0x20004000
 8001ffc:	00000400 	.word	0x00000400
 8002000:	200003ec 	.word	0x200003ec
 8002004:	20000540 	.word	0x20000540

08002008 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800200c:	4b06      	ldr	r3, [pc, #24]	@ (8002028 <SystemInit+0x20>)
 800200e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002012:	4a05      	ldr	r2, [pc, #20]	@ (8002028 <SystemInit+0x20>)
 8002014:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002018:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800201c:	bf00      	nop
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	e000ed00 	.word	0xe000ed00

0800202c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800202c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002064 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002030:	f7ff ffea 	bl	8002008 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002034:	480c      	ldr	r0, [pc, #48]	@ (8002068 <LoopForever+0x6>)
  ldr r1, =_edata
 8002036:	490d      	ldr	r1, [pc, #52]	@ (800206c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002038:	4a0d      	ldr	r2, [pc, #52]	@ (8002070 <LoopForever+0xe>)
  movs r3, #0
 800203a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800203c:	e002      	b.n	8002044 <LoopCopyDataInit>

0800203e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800203e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002040:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002042:	3304      	adds	r3, #4

08002044 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002044:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002046:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002048:	d3f9      	bcc.n	800203e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800204a:	4a0a      	ldr	r2, [pc, #40]	@ (8002074 <LoopForever+0x12>)
  ldr r4, =_ebss
 800204c:	4c0a      	ldr	r4, [pc, #40]	@ (8002078 <LoopForever+0x16>)
  movs r3, #0
 800204e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002050:	e001      	b.n	8002056 <LoopFillZerobss>

08002052 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002052:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002054:	3204      	adds	r2, #4

08002056 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002056:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002058:	d3fb      	bcc.n	8002052 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800205a:	f005 f879 	bl	8007150 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800205e:	f7ff fa79 	bl	8001554 <main>

08002062 <LoopForever>:

LoopForever:
    b LoopForever
 8002062:	e7fe      	b.n	8002062 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002064:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002068:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800206c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002070:	08009b04 	.word	0x08009b04
  ldr r2, =_sbss
 8002074:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002078:	20000540 	.word	0x20000540

0800207c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800207c:	e7fe      	b.n	800207c <ADC1_IRQHandler>
	...

08002080 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002084:	4b08      	ldr	r3, [pc, #32]	@ (80020a8 <HAL_Init+0x28>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a07      	ldr	r2, [pc, #28]	@ (80020a8 <HAL_Init+0x28>)
 800208a:	f043 0310 	orr.w	r3, r3, #16
 800208e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002090:	2003      	movs	r0, #3
 8002092:	f000 ff71 	bl	8002f78 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002096:	2000      	movs	r0, #0
 8002098:	f000 f808 	bl	80020ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800209c:	f7ff fd56 	bl	8001b4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40022000 	.word	0x40022000

080020ac <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020b4:	4b12      	ldr	r3, [pc, #72]	@ (8002100 <HAL_InitTick+0x54>)
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	4b12      	ldr	r3, [pc, #72]	@ (8002104 <HAL_InitTick+0x58>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	4619      	mov	r1, r3
 80020be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ca:	4618      	mov	r0, r3
 80020cc:	f000 ff89 	bl	8002fe2 <HAL_SYSTICK_Config>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e00e      	b.n	80020f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2b0f      	cmp	r3, #15
 80020de:	d80a      	bhi.n	80020f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020e0:	2200      	movs	r2, #0
 80020e2:	6879      	ldr	r1, [r7, #4]
 80020e4:	f04f 30ff 	mov.w	r0, #4294967295
 80020e8:	f000 ff51 	bl	8002f8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020ec:	4a06      	ldr	r2, [pc, #24]	@ (8002108 <HAL_InitTick+0x5c>)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80020f2:	2300      	movs	r3, #0
 80020f4:	e000      	b.n	80020f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	20000004 	.word	0x20000004
 8002104:	2000000c 	.word	0x2000000c
 8002108:	20000008 	.word	0x20000008

0800210c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002110:	4b06      	ldr	r3, [pc, #24]	@ (800212c <HAL_IncTick+0x20>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	461a      	mov	r2, r3
 8002116:	4b06      	ldr	r3, [pc, #24]	@ (8002130 <HAL_IncTick+0x24>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4413      	add	r3, r2
 800211c:	4a04      	ldr	r2, [pc, #16]	@ (8002130 <HAL_IncTick+0x24>)
 800211e:	6013      	str	r3, [r2, #0]
}
 8002120:	bf00      	nop
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	2000000c 	.word	0x2000000c
 8002130:	200003f0 	.word	0x200003f0

08002134 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  return uwTick;  
 8002138:	4b03      	ldr	r3, [pc, #12]	@ (8002148 <HAL_GetTick+0x14>)
 800213a:	681b      	ldr	r3, [r3, #0]
}
 800213c:	4618      	mov	r0, r3
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	200003f0 	.word	0x200003f0

0800214c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002154:	f7ff ffee 	bl	8002134 <HAL_GetTick>
 8002158:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002164:	d005      	beq.n	8002172 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002166:	4b0a      	ldr	r3, [pc, #40]	@ (8002190 <HAL_Delay+0x44>)
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	461a      	mov	r2, r3
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	4413      	add	r3, r2
 8002170:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002172:	bf00      	nop
 8002174:	f7ff ffde 	bl	8002134 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	429a      	cmp	r2, r3
 8002182:	d8f7      	bhi.n	8002174 <HAL_Delay+0x28>
  {
  }
}
 8002184:	bf00      	nop
 8002186:	bf00      	nop
 8002188:	3710      	adds	r7, #16
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	2000000c 	.word	0x2000000c

08002194 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80021b0:	bf00      	nop
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b09a      	sub	sp, #104	@ 0x68
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021d8:	2300      	movs	r3, #0
 80021da:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80021de:	2300      	movs	r3, #0
 80021e0:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d101      	bne.n	80021f0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e169      	b.n	80024c4 <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	691b      	ldr	r3, [r3, #16]
 80021f4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021fa:	f003 0310 	and.w	r3, r3, #16
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d176      	bne.n	80022f0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002206:	2b00      	cmp	r3, #0
 8002208:	d152      	bne.n	80022b0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2200      	movs	r2, #0
 800220e:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f7ff fcb5 	bl	8001b94 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d13b      	bne.n	80022b0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002238:	6878      	ldr	r0, [r7, #4]
 800223a:	f000 fd67 	bl	8002d0c <ADC_Disable>
 800223e:	4603      	mov	r3, r0
 8002240:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002248:	f003 0310 	and.w	r3, r3, #16
 800224c:	2b00      	cmp	r3, #0
 800224e:	d12f      	bne.n	80022b0 <HAL_ADC_Init+0xe0>
 8002250:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002254:	2b00      	cmp	r3, #0
 8002256:	d12b      	bne.n	80022b0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002260:	f023 0302 	bic.w	r3, r3, #2
 8002264:	f043 0202 	orr.w	r2, r3, #2
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	689a      	ldr	r2, [r3, #8]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800227a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	689a      	ldr	r2, [r3, #8]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800228a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800228c:	4b8f      	ldr	r3, [pc, #572]	@ (80024cc <HAL_ADC_Init+0x2fc>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a8f      	ldr	r2, [pc, #572]	@ (80024d0 <HAL_ADC_Init+0x300>)
 8002292:	fba2 2303 	umull	r2, r3, r2, r3
 8002296:	0c9a      	lsrs	r2, r3, #18
 8002298:	4613      	mov	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4413      	add	r3, r2
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022a2:	e002      	b.n	80022aa <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	3b01      	subs	r3, #1
 80022a8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d1f9      	bne.n	80022a4 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d007      	beq.n	80022ce <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80022c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80022cc:	d110      	bne.n	80022f0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d2:	f023 0312 	bic.w	r3, r3, #18
 80022d6:	f043 0210 	orr.w	r2, r3, #16
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e2:	f043 0201 	orr.w	r2, r3, #1
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f4:	f003 0310 	and.w	r3, r3, #16
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	f040 80d6 	bne.w	80024aa <HAL_ADC_Init+0x2da>
 80022fe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002302:	2b00      	cmp	r3, #0
 8002304:	f040 80d1 	bne.w	80024aa <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002312:	2b00      	cmp	r3, #0
 8002314:	f040 80c9 	bne.w	80024aa <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002320:	f043 0202 	orr.w	r2, r3, #2
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002328:	4b6a      	ldr	r3, [pc, #424]	@ (80024d4 <HAL_ADC_Init+0x304>)
 800232a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800232c:	2300      	movs	r3, #0
 800232e:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f003 0303 	and.w	r3, r3, #3
 800233a:	2b01      	cmp	r3, #1
 800233c:	d108      	bne.n	8002350 <HAL_ADC_Init+0x180>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0301 	and.w	r3, r3, #1
 8002348:	2b01      	cmp	r3, #1
 800234a:	d101      	bne.n	8002350 <HAL_ADC_Init+0x180>
 800234c:	2301      	movs	r3, #1
 800234e:	e000      	b.n	8002352 <HAL_ADC_Init+0x182>
 8002350:	2300      	movs	r3, #0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d11c      	bne.n	8002390 <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002356:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002358:	2b00      	cmp	r3, #0
 800235a:	d010      	beq.n	800237e <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f003 0303 	and.w	r3, r3, #3
 8002364:	2b01      	cmp	r3, #1
 8002366:	d107      	bne.n	8002378 <HAL_ADC_Init+0x1a8>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0301 	and.w	r3, r3, #1
 8002370:	2b01      	cmp	r3, #1
 8002372:	d101      	bne.n	8002378 <HAL_ADC_Init+0x1a8>
 8002374:	2301      	movs	r3, #1
 8002376:	e000      	b.n	800237a <HAL_ADC_Init+0x1aa>
 8002378:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800237a:	2b00      	cmp	r3, #0
 800237c:	d108      	bne.n	8002390 <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800237e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	431a      	orrs	r2, r3
 800238c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800238e:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	7e5b      	ldrb	r3, [r3, #25]
 8002394:	035b      	lsls	r3, r3, #13
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800239a:	2a01      	cmp	r2, #1
 800239c:	d002      	beq.n	80023a4 <HAL_ADC_Init+0x1d4>
 800239e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80023a2:	e000      	b.n	80023a6 <HAL_ADC_Init+0x1d6>
 80023a4:	2200      	movs	r2, #0
 80023a6:	431a      	orrs	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	431a      	orrs	r2, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80023b6:	4313      	orrs	r3, r2
 80023b8:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d11b      	bne.n	80023fc <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	7e5b      	ldrb	r3, [r3, #25]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d109      	bne.n	80023e0 <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d0:	3b01      	subs	r3, #1
 80023d2:	045a      	lsls	r2, r3, #17
 80023d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80023d6:	4313      	orrs	r3, r2
 80023d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80023de:	e00d      	b.n	80023fc <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e4:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80023e8:	f043 0220 	orr.w	r2, r3, #32
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f4:	f043 0201 	orr.w	r2, r3, #1
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002400:	2b01      	cmp	r3, #1
 8002402:	d007      	beq.n	8002414 <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800240c:	4313      	orrs	r3, r2
 800240e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002410:	4313      	orrs	r3, r2
 8002412:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	f003 030c 	and.w	r3, r3, #12
 800241e:	2b00      	cmp	r3, #0
 8002420:	d114      	bne.n	800244c <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	6812      	ldr	r2, [r2, #0]
 800242c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002430:	f023 0302 	bic.w	r3, r3, #2
 8002434:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	7e1b      	ldrb	r3, [r3, #24]
 800243a:	039a      	lsls	r2, r3, #14
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	4313      	orrs	r3, r2
 8002446:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002448:	4313      	orrs	r3, r2
 800244a:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	68da      	ldr	r2, [r3, #12]
 8002452:	4b21      	ldr	r3, [pc, #132]	@ (80024d8 <HAL_ADC_Init+0x308>)
 8002454:	4013      	ands	r3, r2
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	6812      	ldr	r2, [r2, #0]
 800245a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800245c:	430b      	orrs	r3, r1
 800245e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	691b      	ldr	r3, [r3, #16]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d10c      	bne.n	8002482 <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246e:	f023 010f 	bic.w	r1, r3, #15
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	69db      	ldr	r3, [r3, #28]
 8002476:	1e5a      	subs	r2, r3, #1
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	430a      	orrs	r2, r1
 800247e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002480:	e007      	b.n	8002492 <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 020f 	bic.w	r2, r2, #15
 8002490:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249c:	f023 0303 	bic.w	r3, r3, #3
 80024a0:	f043 0201 	orr.w	r2, r3, #1
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	641a      	str	r2, [r3, #64]	@ 0x40
 80024a8:	e00a      	b.n	80024c0 <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ae:	f023 0312 	bic.w	r3, r3, #18
 80024b2:	f043 0210 	orr.w	r2, r3, #16
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80024ba:	2301      	movs	r3, #1
 80024bc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80024c0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3768      	adds	r7, #104	@ 0x68
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	20000004 	.word	0x20000004
 80024d0:	431bde83 	.word	0x431bde83
 80024d4:	50000300 	.word	0x50000300
 80024d8:	fff0c007 	.word	0xfff0c007

080024dc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b086      	sub	sp, #24
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	60b9      	str	r1, [r7, #8]
 80024e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024e8:	2300      	movs	r3, #0
 80024ea:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f003 0304 	and.w	r3, r3, #4
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d17e      	bne.n	80025f8 <HAL_ADC_Start_DMA+0x11c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002500:	2b01      	cmp	r3, #1
 8002502:	d101      	bne.n	8002508 <HAL_ADC_Start_DMA+0x2c>
 8002504:	2302      	movs	r3, #2
 8002506:	e07a      	b.n	80025fe <HAL_ADC_Start_DMA+0x122>
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f000 fb97 	bl	8002c44 <ADC_Enable>
 8002516:	4603      	mov	r3, r0
 8002518:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800251a:	7dfb      	ldrb	r3, [r7, #23]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d166      	bne.n	80025ee <HAL_ADC_Start_DMA+0x112>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002524:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002528:	f023 0301 	bic.w	r3, r3, #1
 800252c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	641a      	str	r2, [r3, #64]	@ 0x40
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002538:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d007      	beq.n	800255e <HAL_ADC_Start_DMA+0x82>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002552:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002556:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	641a      	str	r2, [r3, #64]	@ 0x40
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002562:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002566:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800256a:	d106      	bne.n	800257a <HAL_ADC_Start_DMA+0x9e>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002570:	f023 0206 	bic.w	r2, r3, #6
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	645a      	str	r2, [r3, #68]	@ 0x44
 8002578:	e002      	b.n	8002580 <HAL_ADC_Start_DMA+0xa4>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2200      	movs	r2, #0
 800257e:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2200      	movs	r2, #0
 8002584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800258c:	4a1e      	ldr	r2, [pc, #120]	@ (8002608 <HAL_ADC_Start_DMA+0x12c>)
 800258e:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002594:	4a1d      	ldr	r2, [pc, #116]	@ (800260c <HAL_ADC_Start_DMA+0x130>)
 8002596:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800259c:	4a1c      	ldr	r2, [pc, #112]	@ (8002610 <HAL_ADC_Start_DMA+0x134>)
 800259e:	631a      	str	r2, [r3, #48]	@ 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	221c      	movs	r2, #28
 80025a6:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	685a      	ldr	r2, [r3, #4]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f042 0210 	orr.w	r2, r2, #16
 80025b6:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	68da      	ldr	r2, [r3, #12]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f042 0201 	orr.w	r2, r2, #1
 80025c6:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	3340      	adds	r3, #64	@ 0x40
 80025d2:	4619      	mov	r1, r3
 80025d4:	68ba      	ldr	r2, [r7, #8]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f000 fd56 	bl	8003088 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689a      	ldr	r2, [r3, #8]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f042 0204 	orr.w	r2, r2, #4
 80025ea:	609a      	str	r2, [r3, #8]
 80025ec:	e006      	b.n	80025fc <HAL_ADC_Start_DMA+0x120>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80025f6:	e001      	b.n	80025fc <HAL_ADC_Start_DMA+0x120>
      __HAL_UNLOCK(hadc);
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80025f8:	2302      	movs	r3, #2
 80025fa:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80025fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3718      	adds	r7, #24
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	08002b79 	.word	0x08002b79
 800260c:	08002bf3 	.word	0x08002bf3
 8002610:	08002c0f 	.word	0x08002c0f

08002614 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002614:	b480      	push	{r7}
 8002616:	b09b      	sub	sp, #108	@ 0x6c
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800261e:	2300      	movs	r3, #0
 8002620:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002624:	2300      	movs	r3, #0
 8002626:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800262e:	2b01      	cmp	r3, #1
 8002630:	d101      	bne.n	8002636 <HAL_ADC_ConfigChannel+0x22>
 8002632:	2302      	movs	r3, #2
 8002634:	e295      	b.n	8002b62 <HAL_ADC_ConfigChannel+0x54e>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2201      	movs	r2, #1
 800263a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	f003 0304 	and.w	r3, r3, #4
 8002648:	2b00      	cmp	r3, #0
 800264a:	f040 8279 	bne.w	8002b40 <HAL_ADC_ConfigChannel+0x52c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	2b04      	cmp	r3, #4
 8002654:	d81c      	bhi.n	8002690 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	4613      	mov	r3, r2
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	4413      	add	r3, r2
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	461a      	mov	r2, r3
 800266a:	231f      	movs	r3, #31
 800266c:	4093      	lsls	r3, r2
 800266e:	43db      	mvns	r3, r3
 8002670:	4019      	ands	r1, r3
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	6818      	ldr	r0, [r3, #0]
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685a      	ldr	r2, [r3, #4]
 800267a:	4613      	mov	r3, r2
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	4413      	add	r3, r2
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	fa00 f203 	lsl.w	r2, r0, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	430a      	orrs	r2, r1
 800268c:	631a      	str	r2, [r3, #48]	@ 0x30
 800268e:	e063      	b.n	8002758 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	2b09      	cmp	r3, #9
 8002696:	d81e      	bhi.n	80026d6 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	685a      	ldr	r2, [r3, #4]
 80026a2:	4613      	mov	r3, r2
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	4413      	add	r3, r2
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	3b1e      	subs	r3, #30
 80026ac:	221f      	movs	r2, #31
 80026ae:	fa02 f303 	lsl.w	r3, r2, r3
 80026b2:	43db      	mvns	r3, r3
 80026b4:	4019      	ands	r1, r3
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	6818      	ldr	r0, [r3, #0]
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685a      	ldr	r2, [r3, #4]
 80026be:	4613      	mov	r3, r2
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	4413      	add	r3, r2
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	3b1e      	subs	r3, #30
 80026c8:	fa00 f203 	lsl.w	r2, r0, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	430a      	orrs	r2, r1
 80026d2:	635a      	str	r2, [r3, #52]	@ 0x34
 80026d4:	e040      	b.n	8002758 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	2b0e      	cmp	r3, #14
 80026dc:	d81e      	bhi.n	800271c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685a      	ldr	r2, [r3, #4]
 80026e8:	4613      	mov	r3, r2
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	4413      	add	r3, r2
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	3b3c      	subs	r3, #60	@ 0x3c
 80026f2:	221f      	movs	r2, #31
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	43db      	mvns	r3, r3
 80026fa:	4019      	ands	r1, r3
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	6818      	ldr	r0, [r3, #0]
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	4613      	mov	r3, r2
 8002706:	005b      	lsls	r3, r3, #1
 8002708:	4413      	add	r3, r2
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	3b3c      	subs	r3, #60	@ 0x3c
 800270e:	fa00 f203 	lsl.w	r2, r0, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	430a      	orrs	r2, r1
 8002718:	639a      	str	r2, [r3, #56]	@ 0x38
 800271a:	e01d      	b.n	8002758 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685a      	ldr	r2, [r3, #4]
 8002726:	4613      	mov	r3, r2
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	4413      	add	r3, r2
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	3b5a      	subs	r3, #90	@ 0x5a
 8002730:	221f      	movs	r2, #31
 8002732:	fa02 f303 	lsl.w	r3, r2, r3
 8002736:	43db      	mvns	r3, r3
 8002738:	4019      	ands	r1, r3
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	6818      	ldr	r0, [r3, #0]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685a      	ldr	r2, [r3, #4]
 8002742:	4613      	mov	r3, r2
 8002744:	005b      	lsls	r3, r3, #1
 8002746:	4413      	add	r3, r2
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	3b5a      	subs	r3, #90	@ 0x5a
 800274c:	fa00 f203 	lsl.w	r2, r0, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	430a      	orrs	r2, r1
 8002756:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f003 030c 	and.w	r3, r3, #12
 8002762:	2b00      	cmp	r3, #0
 8002764:	f040 80e5 	bne.w	8002932 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b09      	cmp	r3, #9
 800276e:	d91c      	bls.n	80027aa <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6999      	ldr	r1, [r3, #24]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	4613      	mov	r3, r2
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	4413      	add	r3, r2
 8002780:	3b1e      	subs	r3, #30
 8002782:	2207      	movs	r2, #7
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43db      	mvns	r3, r3
 800278a:	4019      	ands	r1, r3
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	6898      	ldr	r0, [r3, #8]
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	4613      	mov	r3, r2
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	4413      	add	r3, r2
 800279a:	3b1e      	subs	r3, #30
 800279c:	fa00 f203 	lsl.w	r2, r0, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	619a      	str	r2, [r3, #24]
 80027a8:	e019      	b.n	80027de <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	6959      	ldr	r1, [r3, #20]
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	4613      	mov	r3, r2
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	4413      	add	r3, r2
 80027ba:	2207      	movs	r2, #7
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	4019      	ands	r1, r3
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	6898      	ldr	r0, [r3, #8]
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	4613      	mov	r3, r2
 80027ce:	005b      	lsls	r3, r3, #1
 80027d0:	4413      	add	r3, r2
 80027d2:	fa00 f203 	lsl.w	r2, r0, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	430a      	orrs	r2, r1
 80027dc:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	695a      	ldr	r2, [r3, #20]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	08db      	lsrs	r3, r3, #3
 80027ea:	f003 0303 	and.w	r3, r3, #3
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	3b01      	subs	r3, #1
 80027fc:	2b03      	cmp	r3, #3
 80027fe:	d84f      	bhi.n	80028a0 <HAL_ADC_ConfigChannel+0x28c>
 8002800:	a201      	add	r2, pc, #4	@ (adr r2, 8002808 <HAL_ADC_ConfigChannel+0x1f4>)
 8002802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002806:	bf00      	nop
 8002808:	08002819 	.word	0x08002819
 800280c:	0800283b 	.word	0x0800283b
 8002810:	0800285d 	.word	0x0800285d
 8002814:	0800287f 	.word	0x0800287f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800281e:	4b97      	ldr	r3, [pc, #604]	@ (8002a7c <HAL_ADC_ConfigChannel+0x468>)
 8002820:	4013      	ands	r3, r2
 8002822:	683a      	ldr	r2, [r7, #0]
 8002824:	6812      	ldr	r2, [r2, #0]
 8002826:	0691      	lsls	r1, r2, #26
 8002828:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800282a:	430a      	orrs	r2, r1
 800282c:	431a      	orrs	r2, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002836:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002838:	e07b      	b.n	8002932 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002840:	4b8e      	ldr	r3, [pc, #568]	@ (8002a7c <HAL_ADC_ConfigChannel+0x468>)
 8002842:	4013      	ands	r3, r2
 8002844:	683a      	ldr	r2, [r7, #0]
 8002846:	6812      	ldr	r2, [r2, #0]
 8002848:	0691      	lsls	r1, r2, #26
 800284a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800284c:	430a      	orrs	r2, r1
 800284e:	431a      	orrs	r2, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002858:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800285a:	e06a      	b.n	8002932 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002862:	4b86      	ldr	r3, [pc, #536]	@ (8002a7c <HAL_ADC_ConfigChannel+0x468>)
 8002864:	4013      	ands	r3, r2
 8002866:	683a      	ldr	r2, [r7, #0]
 8002868:	6812      	ldr	r2, [r2, #0]
 800286a:	0691      	lsls	r1, r2, #26
 800286c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800286e:	430a      	orrs	r2, r1
 8002870:	431a      	orrs	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800287a:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800287c:	e059      	b.n	8002932 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002884:	4b7d      	ldr	r3, [pc, #500]	@ (8002a7c <HAL_ADC_ConfigChannel+0x468>)
 8002886:	4013      	ands	r3, r2
 8002888:	683a      	ldr	r2, [r7, #0]
 800288a:	6812      	ldr	r2, [r2, #0]
 800288c:	0691      	lsls	r1, r2, #26
 800288e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002890:	430a      	orrs	r2, r1
 8002892:	431a      	orrs	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800289c:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800289e:	e048      	b.n	8002932 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028a6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	069b      	lsls	r3, r3, #26
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d107      	bne.n	80028c4 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80028c2:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	069b      	lsls	r3, r3, #26
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d107      	bne.n	80028e8 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80028e6:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80028ee:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	069b      	lsls	r3, r3, #26
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d107      	bne.n	800290c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800290a:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002912:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	069b      	lsls	r3, r3, #26
 800291c:	429a      	cmp	r2, r3
 800291e:	d107      	bne.n	8002930 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800292e:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8002930:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f003 0303 	and.w	r3, r3, #3
 800293c:	2b01      	cmp	r3, #1
 800293e:	d108      	bne.n	8002952 <HAL_ADC_ConfigChannel+0x33e>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b01      	cmp	r3, #1
 800294c:	d101      	bne.n	8002952 <HAL_ADC_ConfigChannel+0x33e>
 800294e:	2301      	movs	r3, #1
 8002950:	e000      	b.n	8002954 <HAL_ADC_ConfigChannel+0x340>
 8002952:	2300      	movs	r3, #0
 8002954:	2b00      	cmp	r3, #0
 8002956:	f040 80fe 	bne.w	8002b56 <HAL_ADC_ConfigChannel+0x542>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	2b01      	cmp	r3, #1
 8002960:	d00f      	beq.n	8002982 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2201      	movs	r2, #1
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	43da      	mvns	r2, r3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	400a      	ands	r2, r1
 800297c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8002980:	e049      	b.n	8002a16 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2201      	movs	r2, #1
 8002990:	409a      	lsls	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	430a      	orrs	r2, r1
 8002998:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2b09      	cmp	r3, #9
 80029a2:	d91c      	bls.n	80029de <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6999      	ldr	r1, [r3, #24]
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	4613      	mov	r3, r2
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	4413      	add	r3, r2
 80029b4:	3b1b      	subs	r3, #27
 80029b6:	2207      	movs	r2, #7
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	43db      	mvns	r3, r3
 80029be:	4019      	ands	r1, r3
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	6898      	ldr	r0, [r3, #8]
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	4613      	mov	r3, r2
 80029ca:	005b      	lsls	r3, r3, #1
 80029cc:	4413      	add	r3, r2
 80029ce:	3b1b      	subs	r3, #27
 80029d0:	fa00 f203 	lsl.w	r2, r0, r3
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	430a      	orrs	r2, r1
 80029da:	619a      	str	r2, [r3, #24]
 80029dc:	e01b      	b.n	8002a16 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	6959      	ldr	r1, [r3, #20]
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	1c5a      	adds	r2, r3, #1
 80029ea:	4613      	mov	r3, r2
 80029ec:	005b      	lsls	r3, r3, #1
 80029ee:	4413      	add	r3, r2
 80029f0:	2207      	movs	r2, #7
 80029f2:	fa02 f303 	lsl.w	r3, r2, r3
 80029f6:	43db      	mvns	r3, r3
 80029f8:	4019      	ands	r1, r3
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	6898      	ldr	r0, [r3, #8]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	1c5a      	adds	r2, r3, #1
 8002a04:	4613      	mov	r3, r2
 8002a06:	005b      	lsls	r3, r3, #1
 8002a08:	4413      	add	r3, r2
 8002a0a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	430a      	orrs	r2, r1
 8002a14:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a16:	4b1a      	ldr	r3, [pc, #104]	@ (8002a80 <HAL_ADC_ConfigChannel+0x46c>)
 8002a18:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2b10      	cmp	r3, #16
 8002a20:	d105      	bne.n	8002a2e <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002a22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d014      	beq.n	8002a58 <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002a32:	2b11      	cmp	r3, #17
 8002a34:	d105      	bne.n	8002a42 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002a36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d00a      	beq.n	8002a58 <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002a46:	2b12      	cmp	r3, #18
 8002a48:	f040 8085 	bne.w	8002b56 <HAL_ADC_ConfigChannel+0x542>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002a4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d17e      	bne.n	8002b56 <HAL_ADC_ConfigChannel+0x542>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002a58:	2300      	movs	r3, #0
 8002a5a:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f003 0303 	and.w	r3, r3, #3
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d10c      	bne.n	8002a84 <HAL_ADC_ConfigChannel+0x470>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0301 	and.w	r3, r3, #1
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d105      	bne.n	8002a84 <HAL_ADC_ConfigChannel+0x470>
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e004      	b.n	8002a86 <HAL_ADC_ConfigChannel+0x472>
 8002a7c:	83fff000 	.word	0x83fff000
 8002a80:	50000300 	.word	0x50000300
 8002a84:	2300      	movs	r3, #0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d150      	bne.n	8002b2c <HAL_ADC_ConfigChannel+0x518>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002a8a:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d010      	beq.n	8002ab2 <HAL_ADC_ConfigChannel+0x49e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f003 0303 	and.w	r3, r3, #3
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d107      	bne.n	8002aac <HAL_ADC_ConfigChannel+0x498>
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d101      	bne.n	8002aac <HAL_ADC_ConfigChannel+0x498>
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e000      	b.n	8002aae <HAL_ADC_ConfigChannel+0x49a>
 8002aac:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d13c      	bne.n	8002b2c <HAL_ADC_ConfigChannel+0x518>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2b10      	cmp	r3, #16
 8002ab8:	d11d      	bne.n	8002af6 <HAL_ADC_ConfigChannel+0x4e2>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ac2:	d118      	bne.n	8002af6 <HAL_ADC_ConfigChannel+0x4e2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002ac4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002acc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ace:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ad0:	4b27      	ldr	r3, [pc, #156]	@ (8002b70 <HAL_ADC_ConfigChannel+0x55c>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a27      	ldr	r2, [pc, #156]	@ (8002b74 <HAL_ADC_ConfigChannel+0x560>)
 8002ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8002ada:	0c9a      	lsrs	r2, r3, #18
 8002adc:	4613      	mov	r3, r2
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	4413      	add	r3, r2
 8002ae2:	005b      	lsls	r3, r3, #1
 8002ae4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ae6:	e002      	b.n	8002aee <HAL_ADC_ConfigChannel+0x4da>
          {
            wait_loop_index--;
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	3b01      	subs	r3, #1
 8002aec:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1f9      	bne.n	8002ae8 <HAL_ADC_ConfigChannel+0x4d4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002af4:	e02e      	b.n	8002b54 <HAL_ADC_ConfigChannel+0x540>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	2b11      	cmp	r3, #17
 8002afc:	d10b      	bne.n	8002b16 <HAL_ADC_ConfigChannel+0x502>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b06:	d106      	bne.n	8002b16 <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002b08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8002b10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b12:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b14:	e01e      	b.n	8002b54 <HAL_ADC_ConfigChannel+0x540>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2b12      	cmp	r3, #18
 8002b1c:	d11a      	bne.n	8002b54 <HAL_ADC_ConfigChannel+0x540>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002b1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002b26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b28:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b2a:	e013      	b.n	8002b54 <HAL_ADC_ConfigChannel+0x540>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b30:	f043 0220 	orr.w	r2, r3, #32
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002b3e:	e00a      	b.n	8002b56 <HAL_ADC_ConfigChannel+0x542>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b44:	f043 0220 	orr.w	r2, r3, #32
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002b52:	e000      	b.n	8002b56 <HAL_ADC_ConfigChannel+0x542>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b54:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002b5e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	376c      	adds	r7, #108	@ 0x6c
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	20000004 	.word	0x20000004
 8002b74:	431bde83 	.word	0x431bde83

08002b78 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b84:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d126      	bne.n	8002be0 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b96:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d115      	bne.n	8002bd8 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d111      	bne.n	8002bd8 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d105      	bne.n	8002bd8 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd0:	f043 0201 	orr.w	r2, r3, #1
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002bd8:	68f8      	ldr	r0, [r7, #12]
 8002bda:	f7ff fadb 	bl	8002194 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002bde:	e004      	b.n	8002bea <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	4798      	blx	r3
}
 8002bea:	bf00      	nop
 8002bec:	3710      	adds	r7, #16
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b084      	sub	sp, #16
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bfe:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002c00:	68f8      	ldr	r0, [r7, #12]
 8002c02:	f7ff fad1 	bl	80021a8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002c06:	bf00      	nop
 8002c08:	3710      	adds	r7, #16
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}

08002c0e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b084      	sub	sp, #16
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c20:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c2c:	f043 0204 	orr.w	r2, r3, #4
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	645a      	str	r2, [r3, #68]	@ 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f7ff fac1 	bl	80021bc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c3a:	bf00      	nop
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
	...

08002c44 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f003 0303 	and.w	r3, r3, #3
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d108      	bne.n	8002c70 <ADC_Enable+0x2c>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0301 	and.w	r3, r3, #1
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d101      	bne.n	8002c70 <ADC_Enable+0x2c>
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e000      	b.n	8002c72 <ADC_Enable+0x2e>
 8002c70:	2300      	movs	r3, #0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d143      	bne.n	8002cfe <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689a      	ldr	r2, [r3, #8]
 8002c7c:	4b22      	ldr	r3, [pc, #136]	@ (8002d08 <ADC_Enable+0xc4>)
 8002c7e:	4013      	ands	r3, r2
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d00d      	beq.n	8002ca0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c88:	f043 0210 	orr.w	r2, r3, #16
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c94:	f043 0201 	orr.w	r2, r3, #1
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e02f      	b.n	8002d00 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689a      	ldr	r2, [r3, #8]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f042 0201 	orr.w	r2, r2, #1
 8002cae:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002cb0:	f7ff fa40 	bl	8002134 <HAL_GetTick>
 8002cb4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002cb6:	e01b      	b.n	8002cf0 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cb8:	f7ff fa3c 	bl	8002134 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d914      	bls.n	8002cf0 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d00d      	beq.n	8002cf0 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd8:	f043 0210 	orr.w	r2, r3, #16
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce4:	f043 0201 	orr.w	r2, r3, #1
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e007      	b.n	8002d00 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d1dc      	bne.n	8002cb8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3710      	adds	r7, #16
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	8000003f 	.word	0x8000003f

08002d0c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d14:	2300      	movs	r3, #0
 8002d16:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 0303 	and.w	r3, r3, #3
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d108      	bne.n	8002d38 <ADC_Disable+0x2c>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0301 	and.w	r3, r3, #1
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d101      	bne.n	8002d38 <ADC_Disable+0x2c>
 8002d34:	2301      	movs	r3, #1
 8002d36:	e000      	b.n	8002d3a <ADC_Disable+0x2e>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d047      	beq.n	8002dce <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f003 030d 	and.w	r3, r3, #13
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d10f      	bne.n	8002d6c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	689a      	ldr	r2, [r3, #8]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f042 0202 	orr.w	r2, r2, #2
 8002d5a:	609a      	str	r2, [r3, #8]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2203      	movs	r2, #3
 8002d62:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002d64:	f7ff f9e6 	bl	8002134 <HAL_GetTick>
 8002d68:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d6a:	e029      	b.n	8002dc0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d70:	f043 0210 	orr.w	r2, r3, #16
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d7c:	f043 0201 	orr.w	r2, r3, #1
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e023      	b.n	8002dd0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d88:	f7ff f9d4 	bl	8002134 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d914      	bls.n	8002dc0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f003 0301 	and.w	r3, r3, #1
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d10d      	bne.n	8002dc0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da8:	f043 0210 	orr.w	r2, r3, #16
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db4:	f043 0201 	orr.w	r2, r3, #1
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e007      	b.n	8002dd0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d0dc      	beq.n	8002d88 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f003 0307 	and.w	r3, r3, #7
 8002de6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002de8:	4b0c      	ldr	r3, [pc, #48]	@ (8002e1c <__NVIC_SetPriorityGrouping+0x44>)
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dee:	68ba      	ldr	r2, [r7, #8]
 8002df0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002df4:	4013      	ands	r3, r2
 8002df6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e0a:	4a04      	ldr	r2, [pc, #16]	@ (8002e1c <__NVIC_SetPriorityGrouping+0x44>)
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	60d3      	str	r3, [r2, #12]
}
 8002e10:	bf00      	nop
 8002e12:	3714      	adds	r7, #20
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr
 8002e1c:	e000ed00 	.word	0xe000ed00

08002e20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e24:	4b04      	ldr	r3, [pc, #16]	@ (8002e38 <__NVIC_GetPriorityGrouping+0x18>)
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	0a1b      	lsrs	r3, r3, #8
 8002e2a:	f003 0307 	and.w	r3, r3, #7
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr
 8002e38:	e000ed00 	.word	0xe000ed00

08002e3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	4603      	mov	r3, r0
 8002e44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	db0b      	blt.n	8002e66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e4e:	79fb      	ldrb	r3, [r7, #7]
 8002e50:	f003 021f 	and.w	r2, r3, #31
 8002e54:	4907      	ldr	r1, [pc, #28]	@ (8002e74 <__NVIC_EnableIRQ+0x38>)
 8002e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e5a:	095b      	lsrs	r3, r3, #5
 8002e5c:	2001      	movs	r0, #1
 8002e5e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e66:	bf00      	nop
 8002e68:	370c      	adds	r7, #12
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	e000e100 	.word	0xe000e100

08002e78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	4603      	mov	r3, r0
 8002e80:	6039      	str	r1, [r7, #0]
 8002e82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	db0a      	blt.n	8002ea2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	b2da      	uxtb	r2, r3
 8002e90:	490c      	ldr	r1, [pc, #48]	@ (8002ec4 <__NVIC_SetPriority+0x4c>)
 8002e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e96:	0112      	lsls	r2, r2, #4
 8002e98:	b2d2      	uxtb	r2, r2
 8002e9a:	440b      	add	r3, r1
 8002e9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ea0:	e00a      	b.n	8002eb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	b2da      	uxtb	r2, r3
 8002ea6:	4908      	ldr	r1, [pc, #32]	@ (8002ec8 <__NVIC_SetPriority+0x50>)
 8002ea8:	79fb      	ldrb	r3, [r7, #7]
 8002eaa:	f003 030f 	and.w	r3, r3, #15
 8002eae:	3b04      	subs	r3, #4
 8002eb0:	0112      	lsls	r2, r2, #4
 8002eb2:	b2d2      	uxtb	r2, r2
 8002eb4:	440b      	add	r3, r1
 8002eb6:	761a      	strb	r2, [r3, #24]
}
 8002eb8:	bf00      	nop
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr
 8002ec4:	e000e100 	.word	0xe000e100
 8002ec8:	e000ed00 	.word	0xe000ed00

08002ecc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b089      	sub	sp, #36	@ 0x24
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f003 0307 	and.w	r3, r3, #7
 8002ede:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	f1c3 0307 	rsb	r3, r3, #7
 8002ee6:	2b04      	cmp	r3, #4
 8002ee8:	bf28      	it	cs
 8002eea:	2304      	movcs	r3, #4
 8002eec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	3304      	adds	r3, #4
 8002ef2:	2b06      	cmp	r3, #6
 8002ef4:	d902      	bls.n	8002efc <NVIC_EncodePriority+0x30>
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	3b03      	subs	r3, #3
 8002efa:	e000      	b.n	8002efe <NVIC_EncodePriority+0x32>
 8002efc:	2300      	movs	r3, #0
 8002efe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f00:	f04f 32ff 	mov.w	r2, #4294967295
 8002f04:	69bb      	ldr	r3, [r7, #24]
 8002f06:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0a:	43da      	mvns	r2, r3
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	401a      	ands	r2, r3
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f14:	f04f 31ff 	mov.w	r1, #4294967295
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f1e:	43d9      	mvns	r1, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f24:	4313      	orrs	r3, r2
         );
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3724      	adds	r7, #36	@ 0x24
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
	...

08002f34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f44:	d301      	bcc.n	8002f4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f46:	2301      	movs	r3, #1
 8002f48:	e00f      	b.n	8002f6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f74 <SysTick_Config+0x40>)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f52:	210f      	movs	r1, #15
 8002f54:	f04f 30ff 	mov.w	r0, #4294967295
 8002f58:	f7ff ff8e 	bl	8002e78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f5c:	4b05      	ldr	r3, [pc, #20]	@ (8002f74 <SysTick_Config+0x40>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f62:	4b04      	ldr	r3, [pc, #16]	@ (8002f74 <SysTick_Config+0x40>)
 8002f64:	2207      	movs	r2, #7
 8002f66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f68:	2300      	movs	r3, #0
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3708      	adds	r7, #8
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	e000e010 	.word	0xe000e010

08002f78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f7ff ff29 	bl	8002dd8 <__NVIC_SetPriorityGrouping>
}
 8002f86:	bf00      	nop
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b086      	sub	sp, #24
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	4603      	mov	r3, r0
 8002f96:	60b9      	str	r1, [r7, #8]
 8002f98:	607a      	str	r2, [r7, #4]
 8002f9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fa0:	f7ff ff3e 	bl	8002e20 <__NVIC_GetPriorityGrouping>
 8002fa4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	68b9      	ldr	r1, [r7, #8]
 8002faa:	6978      	ldr	r0, [r7, #20]
 8002fac:	f7ff ff8e 	bl	8002ecc <NVIC_EncodePriority>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fb6:	4611      	mov	r1, r2
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7ff ff5d 	bl	8002e78 <__NVIC_SetPriority>
}
 8002fbe:	bf00      	nop
 8002fc0:	3718      	adds	r7, #24
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}

08002fc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fc6:	b580      	push	{r7, lr}
 8002fc8:	b082      	sub	sp, #8
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	4603      	mov	r3, r0
 8002fce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7ff ff31 	bl	8002e3c <__NVIC_EnableIRQ>
}
 8002fda:	bf00      	nop
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b082      	sub	sp, #8
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f7ff ffa2 	bl	8002f34 <SysTick_Config>
 8002ff0:	4603      	mov	r3, r0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b084      	sub	sp, #16
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003002:	2300      	movs	r3, #0
 8003004:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d101      	bne.n	8003010 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e037      	b.n	8003080 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2202      	movs	r2, #2
 8003014:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003026:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800302a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003034:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003040:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	695b      	ldr	r3, [r3, #20]
 8003046:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800304c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	69db      	ldr	r3, [r3, #28]
 8003052:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003054:	68fa      	ldr	r2, [r7, #12]
 8003056:	4313      	orrs	r3, r2
 8003058:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	68fa      	ldr	r2, [r7, #12]
 8003060:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f000 f940 	bl	80032e8 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2201      	movs	r2, #1
 8003072:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800307e:	2300      	movs	r3, #0
}
 8003080:	4618      	mov	r0, r3
 8003082:	3710      	adds	r7, #16
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	607a      	str	r2, [r7, #4]
 8003094:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003096:	2300      	movs	r3, #0
 8003098:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d101      	bne.n	80030a8 <HAL_DMA_Start_IT+0x20>
 80030a4:	2302      	movs	r3, #2
 80030a6:	e04a      	b.n	800313e <HAL_DMA_Start_IT+0xb6>
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d13a      	bne.n	8003130 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2202      	movs	r2, #2
 80030be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2200      	movs	r2, #0
 80030c6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f022 0201 	bic.w	r2, r2, #1
 80030d6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	68b9      	ldr	r1, [r7, #8]
 80030de:	68f8      	ldr	r0, [r7, #12]
 80030e0:	f000 f8d4 	bl	800328c <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d008      	beq.n	80030fe <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 020e 	orr.w	r2, r2, #14
 80030fa:	601a      	str	r2, [r3, #0]
 80030fc:	e00f      	b.n	800311e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f042 020a 	orr.w	r2, r2, #10
 800310c:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f022 0204 	bic.w	r2, r2, #4
 800311c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f042 0201 	orr.w	r2, r2, #1
 800312c:	601a      	str	r2, [r3, #0]
 800312e:	e005      	b.n	800313c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003138:	2302      	movs	r3, #2
 800313a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800313c:	7dfb      	ldrb	r3, [r7, #23]
}
 800313e:	4618      	mov	r0, r3
 8003140:	3718      	adds	r7, #24
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}

08003146 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003146:	b580      	push	{r7, lr}
 8003148:	b084      	sub	sp, #16
 800314a:	af00      	add	r7, sp, #0
 800314c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003162:	2204      	movs	r2, #4
 8003164:	409a      	lsls	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	4013      	ands	r3, r2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d024      	beq.n	80031b8 <HAL_DMA_IRQHandler+0x72>
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	f003 0304 	and.w	r3, r3, #4
 8003174:	2b00      	cmp	r3, #0
 8003176:	d01f      	beq.n	80031b8 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0320 	and.w	r3, r3, #32
 8003182:	2b00      	cmp	r3, #0
 8003184:	d107      	bne.n	8003196 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f022 0204 	bic.w	r2, r2, #4
 8003194:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800319e:	2104      	movs	r1, #4
 80031a0:	fa01 f202 	lsl.w	r2, r1, r2
 80031a4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d06a      	beq.n	8003284 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80031b6:	e065      	b.n	8003284 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031bc:	2202      	movs	r2, #2
 80031be:	409a      	lsls	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	4013      	ands	r3, r2
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d02c      	beq.n	8003222 <HAL_DMA_IRQHandler+0xdc>
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d027      	beq.n	8003222 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0320 	and.w	r3, r3, #32
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d10b      	bne.n	80031f8 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f022 020a 	bic.w	r2, r2, #10
 80031ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003200:	2102      	movs	r1, #2
 8003202:	fa01 f202 	lsl.w	r2, r1, r2
 8003206:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003214:	2b00      	cmp	r3, #0
 8003216:	d035      	beq.n	8003284 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003220:	e030      	b.n	8003284 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003226:	2208      	movs	r2, #8
 8003228:	409a      	lsls	r2, r3
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	4013      	ands	r3, r2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d028      	beq.n	8003284 <HAL_DMA_IRQHandler+0x13e>
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	f003 0308 	and.w	r3, r3, #8
 8003238:	2b00      	cmp	r3, #0
 800323a:	d023      	beq.n	8003284 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f022 020e 	bic.w	r2, r2, #14
 800324a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003254:	2101      	movs	r1, #1
 8003256:	fa01 f202 	lsl.w	r2, r1, r2
 800325a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2201      	movs	r2, #1
 8003260:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003276:	2b00      	cmp	r3, #0
 8003278:	d004      	beq.n	8003284 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	4798      	blx	r3
    }
  }
}
 8003282:	e7ff      	b.n	8003284 <HAL_DMA_IRQHandler+0x13e>
 8003284:	bf00      	nop
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	60b9      	str	r1, [r7, #8]
 8003296:	607a      	str	r2, [r7, #4]
 8003298:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a2:	2101      	movs	r1, #1
 80032a4:	fa01 f202 	lsl.w	r2, r1, r2
 80032a8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	683a      	ldr	r2, [r7, #0]
 80032b0:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	2b10      	cmp	r3, #16
 80032b8:	d108      	bne.n	80032cc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	68ba      	ldr	r2, [r7, #8]
 80032c8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80032ca:	e007      	b.n	80032dc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	68ba      	ldr	r2, [r7, #8]
 80032d2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	60da      	str	r2, [r3, #12]
}
 80032dc:	bf00      	nop
 80032de:	3714      	adds	r7, #20
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr

080032e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	461a      	mov	r2, r3
 80032f6:	4b09      	ldr	r3, [pc, #36]	@ (800331c <DMA_CalcBaseAndBitshift+0x34>)
 80032f8:	4413      	add	r3, r2
 80032fa:	4a09      	ldr	r2, [pc, #36]	@ (8003320 <DMA_CalcBaseAndBitshift+0x38>)
 80032fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003300:	091b      	lsrs	r3, r3, #4
 8003302:	009a      	lsls	r2, r3, #2
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	4a06      	ldr	r2, [pc, #24]	@ (8003324 <DMA_CalcBaseAndBitshift+0x3c>)
 800330c:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 800330e:	bf00      	nop
 8003310:	370c      	adds	r7, #12
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	bffdfff8 	.word	0xbffdfff8
 8003320:	cccccccd 	.word	0xcccccccd
 8003324:	40020000 	.word	0x40020000

08003328 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003328:	b480      	push	{r7}
 800332a:	b087      	sub	sp, #28
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003332:	2300      	movs	r3, #0
 8003334:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003336:	e14e      	b.n	80035d6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	2101      	movs	r1, #1
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	fa01 f303 	lsl.w	r3, r1, r3
 8003344:	4013      	ands	r3, r2
 8003346:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2b00      	cmp	r3, #0
 800334c:	f000 8140 	beq.w	80035d0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f003 0303 	and.w	r3, r3, #3
 8003358:	2b01      	cmp	r3, #1
 800335a:	d005      	beq.n	8003368 <HAL_GPIO_Init+0x40>
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f003 0303 	and.w	r3, r3, #3
 8003364:	2b02      	cmp	r3, #2
 8003366:	d130      	bne.n	80033ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	2203      	movs	r2, #3
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	43db      	mvns	r3, r3
 800337a:	693a      	ldr	r2, [r7, #16]
 800337c:	4013      	ands	r3, r2
 800337e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	68da      	ldr	r2, [r3, #12]
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	693a      	ldr	r2, [r7, #16]
 800338e:	4313      	orrs	r3, r2
 8003390:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	693a      	ldr	r2, [r7, #16]
 8003396:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800339e:	2201      	movs	r2, #1
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	fa02 f303 	lsl.w	r3, r2, r3
 80033a6:	43db      	mvns	r3, r3
 80033a8:	693a      	ldr	r2, [r7, #16]
 80033aa:	4013      	ands	r3, r2
 80033ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	091b      	lsrs	r3, r3, #4
 80033b4:	f003 0201 	and.w	r2, r3, #1
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	fa02 f303 	lsl.w	r3, r2, r3
 80033be:	693a      	ldr	r2, [r7, #16]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	693a      	ldr	r2, [r7, #16]
 80033c8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f003 0303 	and.w	r3, r3, #3
 80033d2:	2b03      	cmp	r3, #3
 80033d4:	d017      	beq.n	8003406 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	2203      	movs	r2, #3
 80033e2:	fa02 f303 	lsl.w	r3, r2, r3
 80033e6:	43db      	mvns	r3, r3
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	4013      	ands	r3, r2
 80033ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	689a      	ldr	r2, [r3, #8]
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	fa02 f303 	lsl.w	r3, r2, r3
 80033fa:	693a      	ldr	r2, [r7, #16]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	693a      	ldr	r2, [r7, #16]
 8003404:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f003 0303 	and.w	r3, r3, #3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d123      	bne.n	800345a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	08da      	lsrs	r2, r3, #3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	3208      	adds	r2, #8
 800341a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800341e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	f003 0307 	and.w	r3, r3, #7
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	220f      	movs	r2, #15
 800342a:	fa02 f303 	lsl.w	r3, r2, r3
 800342e:	43db      	mvns	r3, r3
 8003430:	693a      	ldr	r2, [r7, #16]
 8003432:	4013      	ands	r3, r2
 8003434:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	691a      	ldr	r2, [r3, #16]
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	f003 0307 	and.w	r3, r3, #7
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	fa02 f303 	lsl.w	r3, r2, r3
 8003446:	693a      	ldr	r2, [r7, #16]
 8003448:	4313      	orrs	r3, r2
 800344a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	08da      	lsrs	r2, r3, #3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	3208      	adds	r2, #8
 8003454:	6939      	ldr	r1, [r7, #16]
 8003456:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	2203      	movs	r2, #3
 8003466:	fa02 f303 	lsl.w	r3, r2, r3
 800346a:	43db      	mvns	r3, r3
 800346c:	693a      	ldr	r2, [r7, #16]
 800346e:	4013      	ands	r3, r2
 8003470:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f003 0203 	and.w	r2, r3, #3
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	005b      	lsls	r3, r3, #1
 800347e:	fa02 f303 	lsl.w	r3, r2, r3
 8003482:	693a      	ldr	r2, [r7, #16]
 8003484:	4313      	orrs	r3, r2
 8003486:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	693a      	ldr	r2, [r7, #16]
 800348c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003496:	2b00      	cmp	r3, #0
 8003498:	f000 809a 	beq.w	80035d0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800349c:	4b55      	ldr	r3, [pc, #340]	@ (80035f4 <HAL_GPIO_Init+0x2cc>)
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	4a54      	ldr	r2, [pc, #336]	@ (80035f4 <HAL_GPIO_Init+0x2cc>)
 80034a2:	f043 0301 	orr.w	r3, r3, #1
 80034a6:	6193      	str	r3, [r2, #24]
 80034a8:	4b52      	ldr	r3, [pc, #328]	@ (80035f4 <HAL_GPIO_Init+0x2cc>)
 80034aa:	699b      	ldr	r3, [r3, #24]
 80034ac:	f003 0301 	and.w	r3, r3, #1
 80034b0:	60bb      	str	r3, [r7, #8]
 80034b2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80034b4:	4a50      	ldr	r2, [pc, #320]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	089b      	lsrs	r3, r3, #2
 80034ba:	3302      	adds	r3, #2
 80034bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	f003 0303 	and.w	r3, r3, #3
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	220f      	movs	r2, #15
 80034cc:	fa02 f303 	lsl.w	r3, r2, r3
 80034d0:	43db      	mvns	r3, r3
 80034d2:	693a      	ldr	r2, [r7, #16]
 80034d4:	4013      	ands	r3, r2
 80034d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80034de:	d013      	beq.n	8003508 <HAL_GPIO_Init+0x1e0>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	4a46      	ldr	r2, [pc, #280]	@ (80035fc <HAL_GPIO_Init+0x2d4>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d00d      	beq.n	8003504 <HAL_GPIO_Init+0x1dc>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4a45      	ldr	r2, [pc, #276]	@ (8003600 <HAL_GPIO_Init+0x2d8>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d007      	beq.n	8003500 <HAL_GPIO_Init+0x1d8>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4a44      	ldr	r2, [pc, #272]	@ (8003604 <HAL_GPIO_Init+0x2dc>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d101      	bne.n	80034fc <HAL_GPIO_Init+0x1d4>
 80034f8:	2303      	movs	r3, #3
 80034fa:	e006      	b.n	800350a <HAL_GPIO_Init+0x1e2>
 80034fc:	2305      	movs	r3, #5
 80034fe:	e004      	b.n	800350a <HAL_GPIO_Init+0x1e2>
 8003500:	2302      	movs	r3, #2
 8003502:	e002      	b.n	800350a <HAL_GPIO_Init+0x1e2>
 8003504:	2301      	movs	r3, #1
 8003506:	e000      	b.n	800350a <HAL_GPIO_Init+0x1e2>
 8003508:	2300      	movs	r3, #0
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	f002 0203 	and.w	r2, r2, #3
 8003510:	0092      	lsls	r2, r2, #2
 8003512:	4093      	lsls	r3, r2
 8003514:	693a      	ldr	r2, [r7, #16]
 8003516:	4313      	orrs	r3, r2
 8003518:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800351a:	4937      	ldr	r1, [pc, #220]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	089b      	lsrs	r3, r3, #2
 8003520:	3302      	adds	r3, #2
 8003522:	693a      	ldr	r2, [r7, #16]
 8003524:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003528:	4b37      	ldr	r3, [pc, #220]	@ (8003608 <HAL_GPIO_Init+0x2e0>)
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	43db      	mvns	r3, r3
 8003532:	693a      	ldr	r2, [r7, #16]
 8003534:	4013      	ands	r3, r2
 8003536:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d003      	beq.n	800354c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	4313      	orrs	r3, r2
 800354a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800354c:	4a2e      	ldr	r2, [pc, #184]	@ (8003608 <HAL_GPIO_Init+0x2e0>)
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003552:	4b2d      	ldr	r3, [pc, #180]	@ (8003608 <HAL_GPIO_Init+0x2e0>)
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	43db      	mvns	r3, r3
 800355c:	693a      	ldr	r2, [r7, #16]
 800355e:	4013      	ands	r3, r2
 8003560:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d003      	beq.n	8003576 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800356e:	693a      	ldr	r2, [r7, #16]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	4313      	orrs	r3, r2
 8003574:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003576:	4a24      	ldr	r2, [pc, #144]	@ (8003608 <HAL_GPIO_Init+0x2e0>)
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800357c:	4b22      	ldr	r3, [pc, #136]	@ (8003608 <HAL_GPIO_Init+0x2e0>)
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	43db      	mvns	r3, r3
 8003586:	693a      	ldr	r2, [r7, #16]
 8003588:	4013      	ands	r3, r2
 800358a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d003      	beq.n	80035a0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003598:	693a      	ldr	r2, [r7, #16]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	4313      	orrs	r3, r2
 800359e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80035a0:	4a19      	ldr	r2, [pc, #100]	@ (8003608 <HAL_GPIO_Init+0x2e0>)
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035a6:	4b18      	ldr	r3, [pc, #96]	@ (8003608 <HAL_GPIO_Init+0x2e0>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	43db      	mvns	r3, r3
 80035b0:	693a      	ldr	r2, [r7, #16]
 80035b2:	4013      	ands	r3, r2
 80035b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d003      	beq.n	80035ca <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80035ca:	4a0f      	ldr	r2, [pc, #60]	@ (8003608 <HAL_GPIO_Init+0x2e0>)
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	3301      	adds	r3, #1
 80035d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	fa22 f303 	lsr.w	r3, r2, r3
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	f47f aea9 	bne.w	8003338 <HAL_GPIO_Init+0x10>
  }
}
 80035e6:	bf00      	nop
 80035e8:	bf00      	nop
 80035ea:	371c      	adds	r7, #28
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr
 80035f4:	40021000 	.word	0x40021000
 80035f8:	40010000 	.word	0x40010000
 80035fc:	48000400 	.word	0x48000400
 8003600:	48000800 	.word	0x48000800
 8003604:	48000c00 	.word	0x48000c00
 8003608:	40010400 	.word	0x40010400

0800360c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	460b      	mov	r3, r1
 8003616:	807b      	strh	r3, [r7, #2]
 8003618:	4613      	mov	r3, r2
 800361a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800361c:	787b      	ldrb	r3, [r7, #1]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d003      	beq.n	800362a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003622:	887a      	ldrh	r2, [r7, #2]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003628:	e002      	b.n	8003630 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800362a:	887a      	ldrh	r2, [r7, #2]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003630:	bf00      	nop
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	4603      	mov	r3, r0
 8003644:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003646:	4b08      	ldr	r3, [pc, #32]	@ (8003668 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003648:	695a      	ldr	r2, [r3, #20]
 800364a:	88fb      	ldrh	r3, [r7, #6]
 800364c:	4013      	ands	r3, r2
 800364e:	2b00      	cmp	r3, #0
 8003650:	d006      	beq.n	8003660 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003652:	4a05      	ldr	r2, [pc, #20]	@ (8003668 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003654:	88fb      	ldrh	r3, [r7, #6]
 8003656:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003658:	88fb      	ldrh	r3, [r7, #6]
 800365a:	4618      	mov	r0, r3
 800365c:	f7fd fefe 	bl	800145c <HAL_GPIO_EXTI_Callback>
  }
}
 8003660:	bf00      	nop
 8003662:	3708      	adds	r7, #8
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	40010400 	.word	0x40010400

0800366c <HAL_PWR_EnableBkUpAccess>:
  * @note  If the HSE divided by 32 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800366c:	b480      	push	{r7}
 800366e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);  
 8003670:	4b05      	ldr	r3, [pc, #20]	@ (8003688 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a04      	ldr	r2, [pc, #16]	@ (8003688 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003676:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800367a:	6013      	str	r3, [r2, #0]
}
 800367c:	bf00      	nop
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	40007000 	.word	0x40007000

0800368c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8003692:	af00      	add	r7, sp, #0
 8003694:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003698:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800369c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800369e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d102      	bne.n	80036b2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	f000 bff4 	b.w	800469a <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0301 	and.w	r3, r3, #1
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 816d 	beq.w	80039a2 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80036c8:	4bb4      	ldr	r3, [pc, #720]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f003 030c 	and.w	r3, r3, #12
 80036d0:	2b04      	cmp	r3, #4
 80036d2:	d00c      	beq.n	80036ee <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036d4:	4bb1      	ldr	r3, [pc, #708]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f003 030c 	and.w	r3, r3, #12
 80036dc:	2b08      	cmp	r3, #8
 80036de:	d157      	bne.n	8003790 <HAL_RCC_OscConfig+0x104>
 80036e0:	4bae      	ldr	r3, [pc, #696]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036ec:	d150      	bne.n	8003790 <HAL_RCC_OscConfig+0x104>
 80036ee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036f2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80036fa:	fa93 f3a3 	rbit	r3, r3
 80036fe:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
  return result;
 8003702:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003706:	fab3 f383 	clz	r3, r3
 800370a:	b2db      	uxtb	r3, r3
 800370c:	2b3f      	cmp	r3, #63	@ 0x3f
 800370e:	d802      	bhi.n	8003716 <HAL_RCC_OscConfig+0x8a>
 8003710:	4ba2      	ldr	r3, [pc, #648]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	e015      	b.n	8003742 <HAL_RCC_OscConfig+0xb6>
 8003716:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800371a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800371e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8003722:	fa93 f3a3 	rbit	r3, r3
 8003726:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800372a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800372e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8003732:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8003736:	fa93 f3a3 	rbit	r3, r3
 800373a:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800373e:	4b97      	ldr	r3, [pc, #604]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 8003740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003742:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003746:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 800374a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800374e:	fa92 f2a2 	rbit	r2, r2
 8003752:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8003756:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800375a:	fab2 f282 	clz	r2, r2
 800375e:	b2d2      	uxtb	r2, r2
 8003760:	f042 0220 	orr.w	r2, r2, #32
 8003764:	b2d2      	uxtb	r2, r2
 8003766:	f002 021f 	and.w	r2, r2, #31
 800376a:	2101      	movs	r1, #1
 800376c:	fa01 f202 	lsl.w	r2, r1, r2
 8003770:	4013      	ands	r3, r2
 8003772:	2b00      	cmp	r3, #0
 8003774:	f000 8114 	beq.w	80039a0 <HAL_RCC_OscConfig+0x314>
 8003778:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800377c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	2b00      	cmp	r3, #0
 8003786:	f040 810b 	bne.w	80039a0 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	f000 bf85 	b.w	800469a <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003790:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003794:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037a0:	d106      	bne.n	80037b0 <HAL_RCC_OscConfig+0x124>
 80037a2:	4b7e      	ldr	r3, [pc, #504]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a7d      	ldr	r2, [pc, #500]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 80037a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037ac:	6013      	str	r3, [r2, #0]
 80037ae:	e036      	b.n	800381e <HAL_RCC_OscConfig+0x192>
 80037b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d10c      	bne.n	80037da <HAL_RCC_OscConfig+0x14e>
 80037c0:	4b76      	ldr	r3, [pc, #472]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a75      	ldr	r2, [pc, #468]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 80037c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037ca:	6013      	str	r3, [r2, #0]
 80037cc:	4b73      	ldr	r3, [pc, #460]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a72      	ldr	r2, [pc, #456]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 80037d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037d6:	6013      	str	r3, [r2, #0]
 80037d8:	e021      	b.n	800381e <HAL_RCC_OscConfig+0x192>
 80037da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037ea:	d10c      	bne.n	8003806 <HAL_RCC_OscConfig+0x17a>
 80037ec:	4b6b      	ldr	r3, [pc, #428]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a6a      	ldr	r2, [pc, #424]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 80037f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037f6:	6013      	str	r3, [r2, #0]
 80037f8:	4b68      	ldr	r3, [pc, #416]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a67      	ldr	r2, [pc, #412]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 80037fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003802:	6013      	str	r3, [r2, #0]
 8003804:	e00b      	b.n	800381e <HAL_RCC_OscConfig+0x192>
 8003806:	4b65      	ldr	r3, [pc, #404]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a64      	ldr	r2, [pc, #400]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 800380c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003810:	6013      	str	r3, [r2, #0]
 8003812:	4b62      	ldr	r3, [pc, #392]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a61      	ldr	r2, [pc, #388]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 8003818:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800381c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800381e:	4b5f      	ldr	r3, [pc, #380]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 8003820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003822:	f023 020f 	bic.w	r2, r3, #15
 8003826:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800382a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	495a      	ldr	r1, [pc, #360]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 8003834:	4313      	orrs	r3, r2
 8003836:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003838:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800383c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d054      	beq.n	80038f2 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003848:	f7fe fc74 	bl	8002134 <HAL_GetTick>
 800384c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003850:	e00a      	b.n	8003868 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003852:	f7fe fc6f 	bl	8002134 <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	2b64      	cmp	r3, #100	@ 0x64
 8003860:	d902      	bls.n	8003868 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	f000 bf19 	b.w	800469a <HAL_RCC_OscConfig+0x100e>
 8003868:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800386c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003870:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003874:	fa93 f3a3 	rbit	r3, r3
 8003878:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 800387c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003880:	fab3 f383 	clz	r3, r3
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b3f      	cmp	r3, #63	@ 0x3f
 8003888:	d802      	bhi.n	8003890 <HAL_RCC_OscConfig+0x204>
 800388a:	4b44      	ldr	r3, [pc, #272]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	e015      	b.n	80038bc <HAL_RCC_OscConfig+0x230>
 8003890:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003894:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003898:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800389c:	fa93 f3a3 	rbit	r3, r3
 80038a0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80038a4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80038a8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80038ac:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80038b0:	fa93 f3a3 	rbit	r3, r3
 80038b4:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80038b8:	4b38      	ldr	r3, [pc, #224]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 80038ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038bc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80038c0:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80038c4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80038c8:	fa92 f2a2 	rbit	r2, r2
 80038cc:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80038d0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80038d4:	fab2 f282 	clz	r2, r2
 80038d8:	b2d2      	uxtb	r2, r2
 80038da:	f042 0220 	orr.w	r2, r2, #32
 80038de:	b2d2      	uxtb	r2, r2
 80038e0:	f002 021f 	and.w	r2, r2, #31
 80038e4:	2101      	movs	r1, #1
 80038e6:	fa01 f202 	lsl.w	r2, r1, r2
 80038ea:	4013      	ands	r3, r2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0b0      	beq.n	8003852 <HAL_RCC_OscConfig+0x1c6>
 80038f0:	e057      	b.n	80039a2 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f2:	f7fe fc1f 	bl	8002134 <HAL_GetTick>
 80038f6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038fa:	e00a      	b.n	8003912 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038fc:	f7fe fc1a 	bl	8002134 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	2b64      	cmp	r3, #100	@ 0x64
 800390a:	d902      	bls.n	8003912 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 800390c:	2303      	movs	r3, #3
 800390e:	f000 bec4 	b.w	800469a <HAL_RCC_OscConfig+0x100e>
 8003912:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003916:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800391a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800391e:	fa93 f3a3 	rbit	r3, r3
 8003922:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8003926:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800392a:	fab3 f383 	clz	r3, r3
 800392e:	b2db      	uxtb	r3, r3
 8003930:	2b3f      	cmp	r3, #63	@ 0x3f
 8003932:	d802      	bhi.n	800393a <HAL_RCC_OscConfig+0x2ae>
 8003934:	4b19      	ldr	r3, [pc, #100]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	e015      	b.n	8003966 <HAL_RCC_OscConfig+0x2da>
 800393a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800393e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003942:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003946:	fa93 f3a3 	rbit	r3, r3
 800394a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800394e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003952:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003956:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800395a:	fa93 f3a3 	rbit	r3, r3
 800395e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003962:	4b0e      	ldr	r3, [pc, #56]	@ (800399c <HAL_RCC_OscConfig+0x310>)
 8003964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003966:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800396a:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800396e:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003972:	fa92 f2a2 	rbit	r2, r2
 8003976:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 800397a:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800397e:	fab2 f282 	clz	r2, r2
 8003982:	b2d2      	uxtb	r2, r2
 8003984:	f042 0220 	orr.w	r2, r2, #32
 8003988:	b2d2      	uxtb	r2, r2
 800398a:	f002 021f 	and.w	r2, r2, #31
 800398e:	2101      	movs	r1, #1
 8003990:	fa01 f202 	lsl.w	r2, r1, r2
 8003994:	4013      	ands	r3, r2
 8003996:	2b00      	cmp	r3, #0
 8003998:	d1b0      	bne.n	80038fc <HAL_RCC_OscConfig+0x270>
 800399a:	e002      	b.n	80039a2 <HAL_RCC_OscConfig+0x316>
 800399c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039a6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0302 	and.w	r3, r3, #2
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	f000 816c 	beq.w	8003c90 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80039b8:	4bcc      	ldr	r3, [pc, #816]	@ (8003cec <HAL_RCC_OscConfig+0x660>)
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f003 030c 	and.w	r3, r3, #12
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d00b      	beq.n	80039dc <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80039c4:	4bc9      	ldr	r3, [pc, #804]	@ (8003cec <HAL_RCC_OscConfig+0x660>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f003 030c 	and.w	r3, r3, #12
 80039cc:	2b08      	cmp	r3, #8
 80039ce:	d16d      	bne.n	8003aac <HAL_RCC_OscConfig+0x420>
 80039d0:	4bc6      	ldr	r3, [pc, #792]	@ (8003cec <HAL_RCC_OscConfig+0x660>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d167      	bne.n	8003aac <HAL_RCC_OscConfig+0x420>
 80039dc:	2302      	movs	r3, #2
 80039de:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039e2:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80039e6:	fa93 f3a3 	rbit	r3, r3
 80039ea:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80039ee:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039f2:	fab3 f383 	clz	r3, r3
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	2b3f      	cmp	r3, #63	@ 0x3f
 80039fa:	d802      	bhi.n	8003a02 <HAL_RCC_OscConfig+0x376>
 80039fc:	4bbb      	ldr	r3, [pc, #748]	@ (8003cec <HAL_RCC_OscConfig+0x660>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	e013      	b.n	8003a2a <HAL_RCC_OscConfig+0x39e>
 8003a02:	2302      	movs	r3, #2
 8003a04:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a08:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8003a0c:	fa93 f3a3 	rbit	r3, r3
 8003a10:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003a14:	2302      	movs	r3, #2
 8003a16:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003a1a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8003a1e:	fa93 f3a3 	rbit	r3, r3
 8003a22:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8003a26:	4bb1      	ldr	r3, [pc, #708]	@ (8003cec <HAL_RCC_OscConfig+0x660>)
 8003a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003a30:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003a34:	fa92 f2a2 	rbit	r2, r2
 8003a38:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003a3c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003a40:	fab2 f282 	clz	r2, r2
 8003a44:	b2d2      	uxtb	r2, r2
 8003a46:	f042 0220 	orr.w	r2, r2, #32
 8003a4a:	b2d2      	uxtb	r2, r2
 8003a4c:	f002 021f 	and.w	r2, r2, #31
 8003a50:	2101      	movs	r1, #1
 8003a52:	fa01 f202 	lsl.w	r2, r1, r2
 8003a56:	4013      	ands	r3, r2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d00a      	beq.n	8003a72 <HAL_RCC_OscConfig+0x3e6>
 8003a5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a60:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d002      	beq.n	8003a72 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	f000 be14 	b.w	800469a <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a72:	4b9e      	ldr	r3, [pc, #632]	@ (8003cec <HAL_RCC_OscConfig+0x660>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a7e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	695b      	ldr	r3, [r3, #20]
 8003a86:	21f8      	movs	r1, #248	@ 0xf8
 8003a88:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a8c:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003a90:	fa91 f1a1 	rbit	r1, r1
 8003a94:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8003a98:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003a9c:	fab1 f181 	clz	r1, r1
 8003aa0:	b2c9      	uxtb	r1, r1
 8003aa2:	408b      	lsls	r3, r1
 8003aa4:	4991      	ldr	r1, [pc, #580]	@ (8003cec <HAL_RCC_OscConfig+0x660>)
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aaa:	e0f1      	b.n	8003c90 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003aac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ab0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	691b      	ldr	r3, [r3, #16]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f000 8083 	beq.w	8003bc4 <HAL_RCC_OscConfig+0x538>
 8003abe:	2301      	movs	r3, #1
 8003ac0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003ac8:	fa93 f3a3 	rbit	r3, r3
 8003acc:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003ad0:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ad4:	fab3 f383 	clz	r3, r3
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003ade:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aea:	f7fe fb23 	bl	8002134 <HAL_GetTick>
 8003aee:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003af2:	e00a      	b.n	8003b0a <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003af4:	f7fe fb1e 	bl	8002134 <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d902      	bls.n	8003b0a <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	f000 bdc8 	b.w	800469a <HAL_RCC_OscConfig+0x100e>
 8003b0a:	2302      	movs	r3, #2
 8003b0c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b10:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003b14:	fa93 f3a3 	rbit	r3, r3
 8003b18:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003b1c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b20:	fab3 f383 	clz	r3, r3
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b28:	d802      	bhi.n	8003b30 <HAL_RCC_OscConfig+0x4a4>
 8003b2a:	4b70      	ldr	r3, [pc, #448]	@ (8003cec <HAL_RCC_OscConfig+0x660>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	e013      	b.n	8003b58 <HAL_RCC_OscConfig+0x4cc>
 8003b30:	2302      	movs	r3, #2
 8003b32:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b36:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003b3a:	fa93 f3a3 	rbit	r3, r3
 8003b3e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003b42:	2302      	movs	r3, #2
 8003b44:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003b48:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003b4c:	fa93 f3a3 	rbit	r3, r3
 8003b50:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003b54:	4b65      	ldr	r3, [pc, #404]	@ (8003cec <HAL_RCC_OscConfig+0x660>)
 8003b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b58:	2202      	movs	r2, #2
 8003b5a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003b5e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003b62:	fa92 f2a2 	rbit	r2, r2
 8003b66:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8003b6a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8003b6e:	fab2 f282 	clz	r2, r2
 8003b72:	b2d2      	uxtb	r2, r2
 8003b74:	f042 0220 	orr.w	r2, r2, #32
 8003b78:	b2d2      	uxtb	r2, r2
 8003b7a:	f002 021f 	and.w	r2, r2, #31
 8003b7e:	2101      	movs	r1, #1
 8003b80:	fa01 f202 	lsl.w	r2, r1, r2
 8003b84:	4013      	ands	r3, r2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d0b4      	beq.n	8003af4 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b8a:	4b58      	ldr	r3, [pc, #352]	@ (8003cec <HAL_RCC_OscConfig+0x660>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b96:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	695b      	ldr	r3, [r3, #20]
 8003b9e:	21f8      	movs	r1, #248	@ 0xf8
 8003ba0:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ba4:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003ba8:	fa91 f1a1 	rbit	r1, r1
 8003bac:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003bb0:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003bb4:	fab1 f181 	clz	r1, r1
 8003bb8:	b2c9      	uxtb	r1, r1
 8003bba:	408b      	lsls	r3, r1
 8003bbc:	494b      	ldr	r1, [pc, #300]	@ (8003cec <HAL_RCC_OscConfig+0x660>)
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	600b      	str	r3, [r1, #0]
 8003bc2:	e065      	b.n	8003c90 <HAL_RCC_OscConfig+0x604>
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bca:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003bce:	fa93 f3a3 	rbit	r3, r3
 8003bd2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003bd6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bda:	fab3 f383 	clz	r3, r3
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003be4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	461a      	mov	r2, r3
 8003bec:	2300      	movs	r3, #0
 8003bee:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf0:	f7fe faa0 	bl	8002134 <HAL_GetTick>
 8003bf4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bf8:	e00a      	b.n	8003c10 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bfa:	f7fe fa9b 	bl	8002134 <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d902      	bls.n	8003c10 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	f000 bd45 	b.w	800469a <HAL_RCC_OscConfig+0x100e>
 8003c10:	2302      	movs	r3, #2
 8003c12:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c16:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003c1a:	fa93 f3a3 	rbit	r3, r3
 8003c1e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003c22:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c26:	fab3 f383 	clz	r3, r3
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	2b3f      	cmp	r3, #63	@ 0x3f
 8003c2e:	d802      	bhi.n	8003c36 <HAL_RCC_OscConfig+0x5aa>
 8003c30:	4b2e      	ldr	r3, [pc, #184]	@ (8003cec <HAL_RCC_OscConfig+0x660>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	e013      	b.n	8003c5e <HAL_RCC_OscConfig+0x5d2>
 8003c36:	2302      	movs	r3, #2
 8003c38:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003c40:	fa93 f3a3 	rbit	r3, r3
 8003c44:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003c48:	2302      	movs	r3, #2
 8003c4a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003c4e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003c52:	fa93 f3a3 	rbit	r3, r3
 8003c56:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003c5a:	4b24      	ldr	r3, [pc, #144]	@ (8003cec <HAL_RCC_OscConfig+0x660>)
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5e:	2202      	movs	r2, #2
 8003c60:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003c64:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003c68:	fa92 f2a2 	rbit	r2, r2
 8003c6c:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8003c70:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003c74:	fab2 f282 	clz	r2, r2
 8003c78:	b2d2      	uxtb	r2, r2
 8003c7a:	f042 0220 	orr.w	r2, r2, #32
 8003c7e:	b2d2      	uxtb	r2, r2
 8003c80:	f002 021f 	and.w	r2, r2, #31
 8003c84:	2101      	movs	r1, #1
 8003c86:	fa01 f202 	lsl.w	r2, r1, r2
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1b4      	bne.n	8003bfa <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0308 	and.w	r3, r3, #8
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 8115 	beq.w	8003ed0 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ca6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003caa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	699b      	ldr	r3, [r3, #24]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d07e      	beq.n	8003db4 <HAL_RCC_OscConfig+0x728>
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cbc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003cc0:	fa93 f3a3 	rbit	r3, r3
 8003cc4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003cc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ccc:	fab3 f383 	clz	r3, r3
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	4b06      	ldr	r3, [pc, #24]	@ (8003cf0 <HAL_RCC_OscConfig+0x664>)
 8003cd6:	4413      	add	r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	461a      	mov	r2, r3
 8003cdc:	2301      	movs	r3, #1
 8003cde:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ce0:	f7fe fa28 	bl	8002134 <HAL_GetTick>
 8003ce4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ce8:	e00f      	b.n	8003d0a <HAL_RCC_OscConfig+0x67e>
 8003cea:	bf00      	nop
 8003cec:	40021000 	.word	0x40021000
 8003cf0:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cf4:	f7fe fa1e 	bl	8002134 <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d902      	bls.n	8003d0a <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	f000 bcc8 	b.w	800469a <HAL_RCC_OscConfig+0x100e>
 8003d0a:	2302      	movs	r3, #2
 8003d0c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d10:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003d14:	fa93 f3a3 	rbit	r3, r3
 8003d18:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003d1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d20:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003d24:	2202      	movs	r2, #2
 8003d26:	601a      	str	r2, [r3, #0]
 8003d28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d2c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	fa93 f2a3 	rbit	r2, r3
 8003d36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d3a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003d3e:	601a      	str	r2, [r3, #0]
 8003d40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003d48:	2202      	movs	r2, #2
 8003d4a:	601a      	str	r2, [r3, #0]
 8003d4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	fa93 f2a3 	rbit	r2, r3
 8003d5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d5e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003d62:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d64:	4bb0      	ldr	r3, [pc, #704]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003d66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d6c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003d70:	2102      	movs	r1, #2
 8003d72:	6019      	str	r1, [r3, #0]
 8003d74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d78:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	fa93 f1a3 	rbit	r1, r3
 8003d82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d86:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003d8a:	6019      	str	r1, [r3, #0]
  return result;
 8003d8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d90:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	fab3 f383 	clz	r3, r3
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	f003 031f 	and.w	r3, r3, #31
 8003da6:	2101      	movs	r1, #1
 8003da8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dac:	4013      	ands	r3, r2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d0a0      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x668>
 8003db2:	e08d      	b.n	8003ed0 <HAL_RCC_OscConfig+0x844>
 8003db4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003db8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dc4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	fa93 f2a3 	rbit	r2, r3
 8003dce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dd2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003dd6:	601a      	str	r2, [r3, #0]
  return result;
 8003dd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ddc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003de0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003de2:	fab3 f383 	clz	r3, r3
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	461a      	mov	r2, r3
 8003dea:	4b90      	ldr	r3, [pc, #576]	@ (800402c <HAL_RCC_OscConfig+0x9a0>)
 8003dec:	4413      	add	r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	461a      	mov	r2, r3
 8003df2:	2300      	movs	r3, #0
 8003df4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003df6:	f7fe f99d 	bl	8002134 <HAL_GetTick>
 8003dfa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dfe:	e00a      	b.n	8003e16 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e00:	f7fe f998 	bl	8002134 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d902      	bls.n	8003e16 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003e10:	2303      	movs	r3, #3
 8003e12:	f000 bc42 	b.w	800469a <HAL_RCC_OscConfig+0x100e>
 8003e16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e1a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003e1e:	2202      	movs	r2, #2
 8003e20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e26:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	fa93 f2a3 	rbit	r2, r3
 8003e30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e34:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003e38:	601a      	str	r2, [r3, #0]
 8003e3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e3e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003e42:	2202      	movs	r2, #2
 8003e44:	601a      	str	r2, [r3, #0]
 8003e46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e4a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	fa93 f2a3 	rbit	r2, r3
 8003e54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e58:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003e5c:	601a      	str	r2, [r3, #0]
 8003e5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e62:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003e66:	2202      	movs	r2, #2
 8003e68:	601a      	str	r2, [r3, #0]
 8003e6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e6e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	fa93 f2a3 	rbit	r2, r3
 8003e78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e7c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003e80:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e82:	4b69      	ldr	r3, [pc, #420]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003e84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e8a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003e8e:	2102      	movs	r1, #2
 8003e90:	6019      	str	r1, [r3, #0]
 8003e92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e96:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	fa93 f1a3 	rbit	r1, r3
 8003ea0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ea4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003ea8:	6019      	str	r1, [r3, #0]
  return result;
 8003eaa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eae:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	fab3 f383 	clz	r3, r3
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	f003 031f 	and.w	r3, r3, #31
 8003ec4:	2101      	movs	r1, #1
 8003ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8003eca:	4013      	ands	r3, r2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d197      	bne.n	8003e00 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ed0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ed4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0304 	and.w	r3, r3, #4
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	f000 819e 	beq.w	8004222 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eec:	4b4e      	ldr	r3, [pc, #312]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003eee:	69db      	ldr	r3, [r3, #28]
 8003ef0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d116      	bne.n	8003f26 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ef8:	4b4b      	ldr	r3, [pc, #300]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003efa:	69db      	ldr	r3, [r3, #28]
 8003efc:	4a4a      	ldr	r2, [pc, #296]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003efe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f02:	61d3      	str	r3, [r2, #28]
 8003f04:	4b48      	ldr	r3, [pc, #288]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003f06:	69db      	ldr	r3, [r3, #28]
 8003f08:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003f0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f10:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003f14:	601a      	str	r2, [r3, #0]
 8003f16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f1a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003f1e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003f20:	2301      	movs	r3, #1
 8003f22:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f26:	4b42      	ldr	r3, [pc, #264]	@ (8004030 <HAL_RCC_OscConfig+0x9a4>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d11a      	bne.n	8003f68 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f32:	4b3f      	ldr	r3, [pc, #252]	@ (8004030 <HAL_RCC_OscConfig+0x9a4>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a3e      	ldr	r2, [pc, #248]	@ (8004030 <HAL_RCC_OscConfig+0x9a4>)
 8003f38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f3c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f3e:	f7fe f8f9 	bl	8002134 <HAL_GetTick>
 8003f42:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f46:	e009      	b.n	8003f5c <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f48:	f7fe f8f4 	bl	8002134 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	2b64      	cmp	r3, #100	@ 0x64
 8003f56:	d901      	bls.n	8003f5c <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003f58:	2303      	movs	r3, #3
 8003f5a:	e39e      	b.n	800469a <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f5c:	4b34      	ldr	r3, [pc, #208]	@ (8004030 <HAL_RCC_OscConfig+0x9a4>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d0ef      	beq.n	8003f48 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f6c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d106      	bne.n	8003f86 <HAL_RCC_OscConfig+0x8fa>
 8003f78:	4b2b      	ldr	r3, [pc, #172]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003f7a:	6a1b      	ldr	r3, [r3, #32]
 8003f7c:	4a2a      	ldr	r2, [pc, #168]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003f7e:	f043 0301 	orr.w	r3, r3, #1
 8003f82:	6213      	str	r3, [r2, #32]
 8003f84:	e035      	b.n	8003ff2 <HAL_RCC_OscConfig+0x966>
 8003f86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f8a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d10c      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x924>
 8003f96:	4b24      	ldr	r3, [pc, #144]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003f98:	6a1b      	ldr	r3, [r3, #32]
 8003f9a:	4a23      	ldr	r2, [pc, #140]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003f9c:	f023 0301 	bic.w	r3, r3, #1
 8003fa0:	6213      	str	r3, [r2, #32]
 8003fa2:	4b21      	ldr	r3, [pc, #132]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003fa4:	6a1b      	ldr	r3, [r3, #32]
 8003fa6:	4a20      	ldr	r2, [pc, #128]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003fa8:	f023 0304 	bic.w	r3, r3, #4
 8003fac:	6213      	str	r3, [r2, #32]
 8003fae:	e020      	b.n	8003ff2 <HAL_RCC_OscConfig+0x966>
 8003fb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fb4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	2b05      	cmp	r3, #5
 8003fbe:	d10c      	bne.n	8003fda <HAL_RCC_OscConfig+0x94e>
 8003fc0:	4b19      	ldr	r3, [pc, #100]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003fc2:	6a1b      	ldr	r3, [r3, #32]
 8003fc4:	4a18      	ldr	r2, [pc, #96]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003fc6:	f043 0304 	orr.w	r3, r3, #4
 8003fca:	6213      	str	r3, [r2, #32]
 8003fcc:	4b16      	ldr	r3, [pc, #88]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003fce:	6a1b      	ldr	r3, [r3, #32]
 8003fd0:	4a15      	ldr	r2, [pc, #84]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003fd2:	f043 0301 	orr.w	r3, r3, #1
 8003fd6:	6213      	str	r3, [r2, #32]
 8003fd8:	e00b      	b.n	8003ff2 <HAL_RCC_OscConfig+0x966>
 8003fda:	4b13      	ldr	r3, [pc, #76]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	4a12      	ldr	r2, [pc, #72]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003fe0:	f023 0301 	bic.w	r3, r3, #1
 8003fe4:	6213      	str	r3, [r2, #32]
 8003fe6:	4b10      	ldr	r3, [pc, #64]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003fe8:	6a1b      	ldr	r3, [r3, #32]
 8003fea:	4a0f      	ldr	r2, [pc, #60]	@ (8004028 <HAL_RCC_OscConfig+0x99c>)
 8003fec:	f023 0304 	bic.w	r3, r3, #4
 8003ff0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ff2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ff6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	f000 8087 	beq.w	8004112 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004004:	f7fe f896 	bl	8002134 <HAL_GetTick>
 8004008:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800400c:	e012      	b.n	8004034 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800400e:	f7fe f891 	bl	8002134 <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800401e:	4293      	cmp	r3, r2
 8004020:	d908      	bls.n	8004034 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e339      	b.n	800469a <HAL_RCC_OscConfig+0x100e>
 8004026:	bf00      	nop
 8004028:	40021000 	.word	0x40021000
 800402c:	10908120 	.word	0x10908120
 8004030:	40007000 	.word	0x40007000
 8004034:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004038:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800403c:	2202      	movs	r2, #2
 800403e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004040:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004044:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	fa93 f2a3 	rbit	r2, r3
 800404e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004052:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004056:	601a      	str	r2, [r3, #0]
 8004058:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800405c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004060:	2202      	movs	r2, #2
 8004062:	601a      	str	r2, [r3, #0]
 8004064:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004068:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	fa93 f2a3 	rbit	r2, r3
 8004072:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004076:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800407a:	601a      	str	r2, [r3, #0]
  return result;
 800407c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004080:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004084:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004086:	fab3 f383 	clz	r3, r3
 800408a:	b2db      	uxtb	r3, r3
 800408c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004090:	b2db      	uxtb	r3, r3
 8004092:	2b00      	cmp	r3, #0
 8004094:	d102      	bne.n	800409c <HAL_RCC_OscConfig+0xa10>
 8004096:	4b98      	ldr	r3, [pc, #608]	@ (80042f8 <HAL_RCC_OscConfig+0xc6c>)
 8004098:	6a1b      	ldr	r3, [r3, #32]
 800409a:	e013      	b.n	80040c4 <HAL_RCC_OscConfig+0xa38>
 800409c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040a0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80040a4:	2202      	movs	r2, #2
 80040a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040ac:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	fa93 f2a3 	rbit	r2, r3
 80040b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040ba:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80040be:	601a      	str	r2, [r3, #0]
 80040c0:	4b8d      	ldr	r3, [pc, #564]	@ (80042f8 <HAL_RCC_OscConfig+0xc6c>)
 80040c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040c8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80040cc:	2102      	movs	r1, #2
 80040ce:	6011      	str	r1, [r2, #0]
 80040d0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040d4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80040d8:	6812      	ldr	r2, [r2, #0]
 80040da:	fa92 f1a2 	rbit	r1, r2
 80040de:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040e2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80040e6:	6011      	str	r1, [r2, #0]
  return result;
 80040e8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040ec:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80040f0:	6812      	ldr	r2, [r2, #0]
 80040f2:	fab2 f282 	clz	r2, r2
 80040f6:	b2d2      	uxtb	r2, r2
 80040f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040fc:	b2d2      	uxtb	r2, r2
 80040fe:	f002 021f 	and.w	r2, r2, #31
 8004102:	2101      	movs	r1, #1
 8004104:	fa01 f202 	lsl.w	r2, r1, r2
 8004108:	4013      	ands	r3, r2
 800410a:	2b00      	cmp	r3, #0
 800410c:	f43f af7f 	beq.w	800400e <HAL_RCC_OscConfig+0x982>
 8004110:	e07d      	b.n	800420e <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004112:	f7fe f80f 	bl	8002134 <HAL_GetTick>
 8004116:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800411a:	e00b      	b.n	8004134 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800411c:	f7fe f80a 	bl	8002134 <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	f241 3288 	movw	r2, #5000	@ 0x1388
 800412c:	4293      	cmp	r3, r2
 800412e:	d901      	bls.n	8004134 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e2b2      	b.n	800469a <HAL_RCC_OscConfig+0x100e>
 8004134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004138:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800413c:	2202      	movs	r2, #2
 800413e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004140:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004144:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	fa93 f2a3 	rbit	r2, r3
 800414e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004152:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004156:	601a      	str	r2, [r3, #0]
 8004158:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800415c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004160:	2202      	movs	r2, #2
 8004162:	601a      	str	r2, [r3, #0]
 8004164:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004168:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	fa93 f2a3 	rbit	r2, r3
 8004172:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004176:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800417a:	601a      	str	r2, [r3, #0]
  return result;
 800417c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004180:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004184:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004186:	fab3 f383 	clz	r3, r3
 800418a:	b2db      	uxtb	r3, r3
 800418c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004190:	b2db      	uxtb	r3, r3
 8004192:	2b00      	cmp	r3, #0
 8004194:	d102      	bne.n	800419c <HAL_RCC_OscConfig+0xb10>
 8004196:	4b58      	ldr	r3, [pc, #352]	@ (80042f8 <HAL_RCC_OscConfig+0xc6c>)
 8004198:	6a1b      	ldr	r3, [r3, #32]
 800419a:	e013      	b.n	80041c4 <HAL_RCC_OscConfig+0xb38>
 800419c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041a0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80041a4:	2202      	movs	r2, #2
 80041a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041ac:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	fa93 f2a3 	rbit	r2, r3
 80041b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041ba:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80041be:	601a      	str	r2, [r3, #0]
 80041c0:	4b4d      	ldr	r3, [pc, #308]	@ (80042f8 <HAL_RCC_OscConfig+0xc6c>)
 80041c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80041c8:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80041cc:	2102      	movs	r1, #2
 80041ce:	6011      	str	r1, [r2, #0]
 80041d0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80041d4:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80041d8:	6812      	ldr	r2, [r2, #0]
 80041da:	fa92 f1a2 	rbit	r1, r2
 80041de:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80041e2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80041e6:	6011      	str	r1, [r2, #0]
  return result;
 80041e8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80041ec:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80041f0:	6812      	ldr	r2, [r2, #0]
 80041f2:	fab2 f282 	clz	r2, r2
 80041f6:	b2d2      	uxtb	r2, r2
 80041f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041fc:	b2d2      	uxtb	r2, r2
 80041fe:	f002 021f 	and.w	r2, r2, #31
 8004202:	2101      	movs	r1, #1
 8004204:	fa01 f202 	lsl.w	r2, r1, r2
 8004208:	4013      	ands	r3, r2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d186      	bne.n	800411c <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800420e:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8004212:	2b01      	cmp	r3, #1
 8004214:	d105      	bne.n	8004222 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004216:	4b38      	ldr	r3, [pc, #224]	@ (80042f8 <HAL_RCC_OscConfig+0xc6c>)
 8004218:	69db      	ldr	r3, [r3, #28]
 800421a:	4a37      	ldr	r2, [pc, #220]	@ (80042f8 <HAL_RCC_OscConfig+0xc6c>)
 800421c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004220:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004222:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004226:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	69db      	ldr	r3, [r3, #28]
 800422e:	2b00      	cmp	r3, #0
 8004230:	f000 8232 	beq.w	8004698 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004234:	4b30      	ldr	r3, [pc, #192]	@ (80042f8 <HAL_RCC_OscConfig+0xc6c>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f003 030c 	and.w	r3, r3, #12
 800423c:	2b08      	cmp	r3, #8
 800423e:	f000 8201 	beq.w	8004644 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004242:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004246:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	69db      	ldr	r3, [r3, #28]
 800424e:	2b02      	cmp	r3, #2
 8004250:	f040 8157 	bne.w	8004502 <HAL_RCC_OscConfig+0xe76>
 8004254:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004258:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800425c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004260:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004262:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004266:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	fa93 f2a3 	rbit	r2, r3
 8004270:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004274:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004278:	601a      	str	r2, [r3, #0]
  return result;
 800427a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800427e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004282:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004284:	fab3 f383 	clz	r3, r3
 8004288:	b2db      	uxtb	r3, r3
 800428a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800428e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	461a      	mov	r2, r3
 8004296:	2300      	movs	r3, #0
 8004298:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800429a:	f7fd ff4b 	bl	8002134 <HAL_GetTick>
 800429e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042a2:	e009      	b.n	80042b8 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042a4:	f7fd ff46 	bl	8002134 <HAL_GetTick>
 80042a8:	4602      	mov	r2, r0
 80042aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d901      	bls.n	80042b8 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e1f0      	b.n	800469a <HAL_RCC_OscConfig+0x100e>
 80042b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042bc:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80042c0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80042c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ca:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	fa93 f2a3 	rbit	r2, r3
 80042d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042d8:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80042dc:	601a      	str	r2, [r3, #0]
  return result;
 80042de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042e2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80042e6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042e8:	fab3 f383 	clz	r3, r3
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	2b3f      	cmp	r3, #63	@ 0x3f
 80042f0:	d804      	bhi.n	80042fc <HAL_RCC_OscConfig+0xc70>
 80042f2:	4b01      	ldr	r3, [pc, #4]	@ (80042f8 <HAL_RCC_OscConfig+0xc6c>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	e029      	b.n	800434c <HAL_RCC_OscConfig+0xcc0>
 80042f8:	40021000 	.word	0x40021000
 80042fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004300:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004304:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004308:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800430a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800430e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	fa93 f2a3 	rbit	r2, r3
 8004318:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800431c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004320:	601a      	str	r2, [r3, #0]
 8004322:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004326:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800432a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800432e:	601a      	str	r2, [r3, #0]
 8004330:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004334:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	fa93 f2a3 	rbit	r2, r3
 800433e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004342:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	4bc3      	ldr	r3, [pc, #780]	@ (8004658 <HAL_RCC_OscConfig+0xfcc>)
 800434a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004350:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004354:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004358:	6011      	str	r1, [r2, #0]
 800435a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800435e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004362:	6812      	ldr	r2, [r2, #0]
 8004364:	fa92 f1a2 	rbit	r1, r2
 8004368:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800436c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004370:	6011      	str	r1, [r2, #0]
  return result;
 8004372:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004376:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800437a:	6812      	ldr	r2, [r2, #0]
 800437c:	fab2 f282 	clz	r2, r2
 8004380:	b2d2      	uxtb	r2, r2
 8004382:	f042 0220 	orr.w	r2, r2, #32
 8004386:	b2d2      	uxtb	r2, r2
 8004388:	f002 021f 	and.w	r2, r2, #31
 800438c:	2101      	movs	r1, #1
 800438e:	fa01 f202 	lsl.w	r2, r1, r2
 8004392:	4013      	ands	r3, r2
 8004394:	2b00      	cmp	r3, #0
 8004396:	d185      	bne.n	80042a4 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004398:	4baf      	ldr	r3, [pc, #700]	@ (8004658 <HAL_RCC_OscConfig+0xfcc>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80043a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043a4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80043ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043b0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	430b      	orrs	r3, r1
 80043ba:	49a7      	ldr	r1, [pc, #668]	@ (8004658 <HAL_RCC_OscConfig+0xfcc>)
 80043bc:	4313      	orrs	r3, r2
 80043be:	604b      	str	r3, [r1, #4]
 80043c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043c4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80043c8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80043cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043d2:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	fa93 f2a3 	rbit	r2, r3
 80043dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043e0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80043e4:	601a      	str	r2, [r3, #0]
  return result;
 80043e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043ea:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80043ee:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043f0:	fab3 f383 	clz	r3, r3
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80043fa:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	461a      	mov	r2, r3
 8004402:	2301      	movs	r3, #1
 8004404:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004406:	f7fd fe95 	bl	8002134 <HAL_GetTick>
 800440a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800440e:	e009      	b.n	8004424 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004410:	f7fd fe90 	bl	8002134 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	2b02      	cmp	r3, #2
 800441e:	d901      	bls.n	8004424 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e13a      	b.n	800469a <HAL_RCC_OscConfig+0x100e>
 8004424:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004428:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800442c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004430:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004432:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004436:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	fa93 f2a3 	rbit	r2, r3
 8004440:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004444:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004448:	601a      	str	r2, [r3, #0]
  return result;
 800444a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800444e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004452:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004454:	fab3 f383 	clz	r3, r3
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b3f      	cmp	r3, #63	@ 0x3f
 800445c:	d802      	bhi.n	8004464 <HAL_RCC_OscConfig+0xdd8>
 800445e:	4b7e      	ldr	r3, [pc, #504]	@ (8004658 <HAL_RCC_OscConfig+0xfcc>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	e027      	b.n	80044b4 <HAL_RCC_OscConfig+0xe28>
 8004464:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004468:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800446c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004470:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004472:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004476:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	fa93 f2a3 	rbit	r2, r3
 8004480:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004484:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004488:	601a      	str	r2, [r3, #0]
 800448a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800448e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8004492:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004496:	601a      	str	r2, [r3, #0]
 8004498:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800449c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	fa93 f2a3 	rbit	r2, r3
 80044a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044aa:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80044ae:	601a      	str	r2, [r3, #0]
 80044b0:	4b69      	ldr	r3, [pc, #420]	@ (8004658 <HAL_RCC_OscConfig+0xfcc>)
 80044b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044b8:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80044bc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80044c0:	6011      	str	r1, [r2, #0]
 80044c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044c6:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80044ca:	6812      	ldr	r2, [r2, #0]
 80044cc:	fa92 f1a2 	rbit	r1, r2
 80044d0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044d4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80044d8:	6011      	str	r1, [r2, #0]
  return result;
 80044da:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044de:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80044e2:	6812      	ldr	r2, [r2, #0]
 80044e4:	fab2 f282 	clz	r2, r2
 80044e8:	b2d2      	uxtb	r2, r2
 80044ea:	f042 0220 	orr.w	r2, r2, #32
 80044ee:	b2d2      	uxtb	r2, r2
 80044f0:	f002 021f 	and.w	r2, r2, #31
 80044f4:	2101      	movs	r1, #1
 80044f6:	fa01 f202 	lsl.w	r2, r1, r2
 80044fa:	4013      	ands	r3, r2
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d087      	beq.n	8004410 <HAL_RCC_OscConfig+0xd84>
 8004500:	e0ca      	b.n	8004698 <HAL_RCC_OscConfig+0x100c>
 8004502:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004506:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800450a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800450e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004510:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004514:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	fa93 f2a3 	rbit	r2, r3
 800451e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004522:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004526:	601a      	str	r2, [r3, #0]
  return result;
 8004528:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800452c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004530:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004532:	fab3 f383 	clz	r3, r3
 8004536:	b2db      	uxtb	r3, r3
 8004538:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800453c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	461a      	mov	r2, r3
 8004544:	2300      	movs	r3, #0
 8004546:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004548:	f7fd fdf4 	bl	8002134 <HAL_GetTick>
 800454c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004550:	e009      	b.n	8004566 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004552:	f7fd fdef 	bl	8002134 <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	2b02      	cmp	r3, #2
 8004560:	d901      	bls.n	8004566 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e099      	b.n	800469a <HAL_RCC_OscConfig+0x100e>
 8004566:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800456a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800456e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004572:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004574:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004578:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	fa93 f2a3 	rbit	r2, r3
 8004582:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004586:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800458a:	601a      	str	r2, [r3, #0]
  return result;
 800458c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004590:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004594:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004596:	fab3 f383 	clz	r3, r3
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b3f      	cmp	r3, #63	@ 0x3f
 800459e:	d802      	bhi.n	80045a6 <HAL_RCC_OscConfig+0xf1a>
 80045a0:	4b2d      	ldr	r3, [pc, #180]	@ (8004658 <HAL_RCC_OscConfig+0xfcc>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	e027      	b.n	80045f6 <HAL_RCC_OscConfig+0xf6a>
 80045a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045aa:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80045ae:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80045b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045b8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	fa93 f2a3 	rbit	r2, r3
 80045c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045c6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80045ca:	601a      	str	r2, [r3, #0]
 80045cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045d0:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80045d4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80045d8:	601a      	str	r2, [r3, #0]
 80045da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045de:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	fa93 f2a3 	rbit	r2, r3
 80045e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045ec:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80045f0:	601a      	str	r2, [r3, #0]
 80045f2:	4b19      	ldr	r3, [pc, #100]	@ (8004658 <HAL_RCC_OscConfig+0xfcc>)
 80045f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045fa:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80045fe:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004602:	6011      	str	r1, [r2, #0]
 8004604:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004608:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800460c:	6812      	ldr	r2, [r2, #0]
 800460e:	fa92 f1a2 	rbit	r1, r2
 8004612:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004616:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800461a:	6011      	str	r1, [r2, #0]
  return result;
 800461c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004620:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004624:	6812      	ldr	r2, [r2, #0]
 8004626:	fab2 f282 	clz	r2, r2
 800462a:	b2d2      	uxtb	r2, r2
 800462c:	f042 0220 	orr.w	r2, r2, #32
 8004630:	b2d2      	uxtb	r2, r2
 8004632:	f002 021f 	and.w	r2, r2, #31
 8004636:	2101      	movs	r1, #1
 8004638:	fa01 f202 	lsl.w	r2, r1, r2
 800463c:	4013      	ands	r3, r2
 800463e:	2b00      	cmp	r3, #0
 8004640:	d187      	bne.n	8004552 <HAL_RCC_OscConfig+0xec6>
 8004642:	e029      	b.n	8004698 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004644:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004648:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	69db      	ldr	r3, [r3, #28]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d103      	bne.n	800465c <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e020      	b.n	800469a <HAL_RCC_OscConfig+0x100e>
 8004658:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800465c:	4b11      	ldr	r3, [pc, #68]	@ (80046a4 <HAL_RCC_OscConfig+0x1018>)
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004664:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004668:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800466c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004670:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	6a1b      	ldr	r3, [r3, #32]
 8004678:	429a      	cmp	r2, r3
 800467a:	d10b      	bne.n	8004694 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800467c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004680:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004684:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004688:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004690:	429a      	cmp	r2, r3
 8004692:	d001      	beq.n	8004698 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e000      	b.n	800469a <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	40021000 	.word	0x40021000

080046a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b09e      	sub	sp, #120	@ 0x78
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80046b2:	2300      	movs	r3, #0
 80046b4:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d101      	bne.n	80046c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e154      	b.n	800496a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80046c0:	4b89      	ldr	r3, [pc, #548]	@ (80048e8 <HAL_RCC_ClockConfig+0x240>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0307 	and.w	r3, r3, #7
 80046c8:	683a      	ldr	r2, [r7, #0]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d910      	bls.n	80046f0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ce:	4b86      	ldr	r3, [pc, #536]	@ (80048e8 <HAL_RCC_ClockConfig+0x240>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f023 0207 	bic.w	r2, r3, #7
 80046d6:	4984      	ldr	r1, [pc, #528]	@ (80048e8 <HAL_RCC_ClockConfig+0x240>)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	4313      	orrs	r3, r2
 80046dc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046de:	4b82      	ldr	r3, [pc, #520]	@ (80048e8 <HAL_RCC_ClockConfig+0x240>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 0307 	and.w	r3, r3, #7
 80046e6:	683a      	ldr	r2, [r7, #0]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d001      	beq.n	80046f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e13c      	b.n	800496a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0302 	and.w	r3, r3, #2
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d008      	beq.n	800470e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046fc:	4b7b      	ldr	r3, [pc, #492]	@ (80048ec <HAL_RCC_ClockConfig+0x244>)
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	4978      	ldr	r1, [pc, #480]	@ (80048ec <HAL_RCC_ClockConfig+0x244>)
 800470a:	4313      	orrs	r3, r2
 800470c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b00      	cmp	r3, #0
 8004718:	f000 80cd 	beq.w	80048b6 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	2b01      	cmp	r3, #1
 8004722:	d137      	bne.n	8004794 <HAL_RCC_ClockConfig+0xec>
 8004724:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004728:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800472a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800472c:	fa93 f3a3 	rbit	r3, r3
 8004730:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004732:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004734:	fab3 f383 	clz	r3, r3
 8004738:	b2db      	uxtb	r3, r3
 800473a:	2b3f      	cmp	r3, #63	@ 0x3f
 800473c:	d802      	bhi.n	8004744 <HAL_RCC_ClockConfig+0x9c>
 800473e:	4b6b      	ldr	r3, [pc, #428]	@ (80048ec <HAL_RCC_ClockConfig+0x244>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	e00f      	b.n	8004764 <HAL_RCC_ClockConfig+0xbc>
 8004744:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004748:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800474a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800474c:	fa93 f3a3 	rbit	r3, r3
 8004750:	667b      	str	r3, [r7, #100]	@ 0x64
 8004752:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004756:	663b      	str	r3, [r7, #96]	@ 0x60
 8004758:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800475a:	fa93 f3a3 	rbit	r3, r3
 800475e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004760:	4b62      	ldr	r3, [pc, #392]	@ (80048ec <HAL_RCC_ClockConfig+0x244>)
 8004762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004764:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004768:	65ba      	str	r2, [r7, #88]	@ 0x58
 800476a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800476c:	fa92 f2a2 	rbit	r2, r2
 8004770:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8004772:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004774:	fab2 f282 	clz	r2, r2
 8004778:	b2d2      	uxtb	r2, r2
 800477a:	f042 0220 	orr.w	r2, r2, #32
 800477e:	b2d2      	uxtb	r2, r2
 8004780:	f002 021f 	and.w	r2, r2, #31
 8004784:	2101      	movs	r1, #1
 8004786:	fa01 f202 	lsl.w	r2, r1, r2
 800478a:	4013      	ands	r3, r2
 800478c:	2b00      	cmp	r3, #0
 800478e:	d171      	bne.n	8004874 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e0ea      	b.n	800496a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	2b02      	cmp	r3, #2
 800479a:	d137      	bne.n	800480c <HAL_RCC_ClockConfig+0x164>
 800479c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80047a0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047a4:	fa93 f3a3 	rbit	r3, r3
 80047a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80047aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047ac:	fab3 f383 	clz	r3, r3
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	2b3f      	cmp	r3, #63	@ 0x3f
 80047b4:	d802      	bhi.n	80047bc <HAL_RCC_ClockConfig+0x114>
 80047b6:	4b4d      	ldr	r3, [pc, #308]	@ (80048ec <HAL_RCC_ClockConfig+0x244>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	e00f      	b.n	80047dc <HAL_RCC_ClockConfig+0x134>
 80047bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80047c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047c4:	fa93 f3a3 	rbit	r3, r3
 80047c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80047ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80047ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80047d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047d2:	fa93 f3a3 	rbit	r3, r3
 80047d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047d8:	4b44      	ldr	r3, [pc, #272]	@ (80048ec <HAL_RCC_ClockConfig+0x244>)
 80047da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047dc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80047e0:	63ba      	str	r2, [r7, #56]	@ 0x38
 80047e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80047e4:	fa92 f2a2 	rbit	r2, r2
 80047e8:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80047ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80047ec:	fab2 f282 	clz	r2, r2
 80047f0:	b2d2      	uxtb	r2, r2
 80047f2:	f042 0220 	orr.w	r2, r2, #32
 80047f6:	b2d2      	uxtb	r2, r2
 80047f8:	f002 021f 	and.w	r2, r2, #31
 80047fc:	2101      	movs	r1, #1
 80047fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004802:	4013      	ands	r3, r2
 8004804:	2b00      	cmp	r3, #0
 8004806:	d135      	bne.n	8004874 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e0ae      	b.n	800496a <HAL_RCC_ClockConfig+0x2c2>
 800480c:	2302      	movs	r3, #2
 800480e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004812:	fa93 f3a3 	rbit	r3, r3
 8004816:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800481a:	fab3 f383 	clz	r3, r3
 800481e:	b2db      	uxtb	r3, r3
 8004820:	2b3f      	cmp	r3, #63	@ 0x3f
 8004822:	d802      	bhi.n	800482a <HAL_RCC_ClockConfig+0x182>
 8004824:	4b31      	ldr	r3, [pc, #196]	@ (80048ec <HAL_RCC_ClockConfig+0x244>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	e00d      	b.n	8004846 <HAL_RCC_ClockConfig+0x19e>
 800482a:	2302      	movs	r3, #2
 800482c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800482e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004830:	fa93 f3a3 	rbit	r3, r3
 8004834:	627b      	str	r3, [r7, #36]	@ 0x24
 8004836:	2302      	movs	r3, #2
 8004838:	623b      	str	r3, [r7, #32]
 800483a:	6a3b      	ldr	r3, [r7, #32]
 800483c:	fa93 f3a3 	rbit	r3, r3
 8004840:	61fb      	str	r3, [r7, #28]
 8004842:	4b2a      	ldr	r3, [pc, #168]	@ (80048ec <HAL_RCC_ClockConfig+0x244>)
 8004844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004846:	2202      	movs	r2, #2
 8004848:	61ba      	str	r2, [r7, #24]
 800484a:	69ba      	ldr	r2, [r7, #24]
 800484c:	fa92 f2a2 	rbit	r2, r2
 8004850:	617a      	str	r2, [r7, #20]
  return result;
 8004852:	697a      	ldr	r2, [r7, #20]
 8004854:	fab2 f282 	clz	r2, r2
 8004858:	b2d2      	uxtb	r2, r2
 800485a:	f042 0220 	orr.w	r2, r2, #32
 800485e:	b2d2      	uxtb	r2, r2
 8004860:	f002 021f 	and.w	r2, r2, #31
 8004864:	2101      	movs	r1, #1
 8004866:	fa01 f202 	lsl.w	r2, r1, r2
 800486a:	4013      	ands	r3, r2
 800486c:	2b00      	cmp	r3, #0
 800486e:	d101      	bne.n	8004874 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e07a      	b.n	800496a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004874:	4b1d      	ldr	r3, [pc, #116]	@ (80048ec <HAL_RCC_ClockConfig+0x244>)
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f023 0203 	bic.w	r2, r3, #3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	491a      	ldr	r1, [pc, #104]	@ (80048ec <HAL_RCC_ClockConfig+0x244>)
 8004882:	4313      	orrs	r3, r2
 8004884:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004886:	f7fd fc55 	bl	8002134 <HAL_GetTick>
 800488a:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800488c:	e00a      	b.n	80048a4 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800488e:	f7fd fc51 	bl	8002134 <HAL_GetTick>
 8004892:	4602      	mov	r2, r0
 8004894:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004896:	1ad3      	subs	r3, r2, r3
 8004898:	f241 3288 	movw	r2, #5000	@ 0x1388
 800489c:	4293      	cmp	r3, r2
 800489e:	d901      	bls.n	80048a4 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80048a0:	2303      	movs	r3, #3
 80048a2:	e062      	b.n	800496a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048a4:	4b11      	ldr	r3, [pc, #68]	@ (80048ec <HAL_RCC_ClockConfig+0x244>)
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	f003 020c 	and.w	r2, r3, #12
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d1eb      	bne.n	800488e <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048b6:	4b0c      	ldr	r3, [pc, #48]	@ (80048e8 <HAL_RCC_ClockConfig+0x240>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0307 	and.w	r3, r3, #7
 80048be:	683a      	ldr	r2, [r7, #0]
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d215      	bcs.n	80048f0 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048c4:	4b08      	ldr	r3, [pc, #32]	@ (80048e8 <HAL_RCC_ClockConfig+0x240>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f023 0207 	bic.w	r2, r3, #7
 80048cc:	4906      	ldr	r1, [pc, #24]	@ (80048e8 <HAL_RCC_ClockConfig+0x240>)
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	4313      	orrs	r3, r2
 80048d2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048d4:	4b04      	ldr	r3, [pc, #16]	@ (80048e8 <HAL_RCC_ClockConfig+0x240>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0307 	and.w	r3, r3, #7
 80048dc:	683a      	ldr	r2, [r7, #0]
 80048de:	429a      	cmp	r2, r3
 80048e0:	d006      	beq.n	80048f0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e041      	b.n	800496a <HAL_RCC_ClockConfig+0x2c2>
 80048e6:	bf00      	nop
 80048e8:	40022000 	.word	0x40022000
 80048ec:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0304 	and.w	r3, r3, #4
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d008      	beq.n	800490e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004974 <HAL_RCC_ClockConfig+0x2cc>)
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	491a      	ldr	r1, [pc, #104]	@ (8004974 <HAL_RCC_ClockConfig+0x2cc>)
 800490a:	4313      	orrs	r3, r2
 800490c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0308 	and.w	r3, r3, #8
 8004916:	2b00      	cmp	r3, #0
 8004918:	d009      	beq.n	800492e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800491a:	4b16      	ldr	r3, [pc, #88]	@ (8004974 <HAL_RCC_ClockConfig+0x2cc>)
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	691b      	ldr	r3, [r3, #16]
 8004926:	00db      	lsls	r3, r3, #3
 8004928:	4912      	ldr	r1, [pc, #72]	@ (8004974 <HAL_RCC_ClockConfig+0x2cc>)
 800492a:	4313      	orrs	r3, r2
 800492c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800492e:	f000 f829 	bl	8004984 <HAL_RCC_GetSysClockFreq>
 8004932:	4601      	mov	r1, r0
 8004934:	4b0f      	ldr	r3, [pc, #60]	@ (8004974 <HAL_RCC_ClockConfig+0x2cc>)
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800493c:	22f0      	movs	r2, #240	@ 0xf0
 800493e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004940:	693a      	ldr	r2, [r7, #16]
 8004942:	fa92 f2a2 	rbit	r2, r2
 8004946:	60fa      	str	r2, [r7, #12]
  return result;
 8004948:	68fa      	ldr	r2, [r7, #12]
 800494a:	fab2 f282 	clz	r2, r2
 800494e:	b2d2      	uxtb	r2, r2
 8004950:	40d3      	lsrs	r3, r2
 8004952:	4a09      	ldr	r2, [pc, #36]	@ (8004978 <HAL_RCC_ClockConfig+0x2d0>)
 8004954:	5cd3      	ldrb	r3, [r2, r3]
 8004956:	fa21 f303 	lsr.w	r3, r1, r3
 800495a:	4a08      	ldr	r2, [pc, #32]	@ (800497c <HAL_RCC_ClockConfig+0x2d4>)
 800495c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800495e:	4b08      	ldr	r3, [pc, #32]	@ (8004980 <HAL_RCC_ClockConfig+0x2d8>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4618      	mov	r0, r3
 8004964:	f7fd fba2 	bl	80020ac <HAL_InitTick>
  
  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3778      	adds	r7, #120	@ 0x78
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	40021000 	.word	0x40021000
 8004978:	08009748 	.word	0x08009748
 800497c:	20000004 	.word	0x20000004
 8004980:	20000008 	.word	0x20000008

08004984 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004984:	b480      	push	{r7}
 8004986:	b087      	sub	sp, #28
 8004988:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800498a:	2300      	movs	r3, #0
 800498c:	60fb      	str	r3, [r7, #12]
 800498e:	2300      	movs	r3, #0
 8004990:	60bb      	str	r3, [r7, #8]
 8004992:	2300      	movs	r3, #0
 8004994:	617b      	str	r3, [r7, #20]
 8004996:	2300      	movs	r3, #0
 8004998:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800499a:	2300      	movs	r3, #0
 800499c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800499e:	4b1e      	ldr	r3, [pc, #120]	@ (8004a18 <HAL_RCC_GetSysClockFreq+0x94>)
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f003 030c 	and.w	r3, r3, #12
 80049aa:	2b04      	cmp	r3, #4
 80049ac:	d002      	beq.n	80049b4 <HAL_RCC_GetSysClockFreq+0x30>
 80049ae:	2b08      	cmp	r3, #8
 80049b0:	d003      	beq.n	80049ba <HAL_RCC_GetSysClockFreq+0x36>
 80049b2:	e026      	b.n	8004a02 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80049b4:	4b19      	ldr	r3, [pc, #100]	@ (8004a1c <HAL_RCC_GetSysClockFreq+0x98>)
 80049b6:	613b      	str	r3, [r7, #16]
      break;
 80049b8:	e026      	b.n	8004a08 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	0c9b      	lsrs	r3, r3, #18
 80049be:	f003 030f 	and.w	r3, r3, #15
 80049c2:	4a17      	ldr	r2, [pc, #92]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x9c>)
 80049c4:	5cd3      	ldrb	r3, [r2, r3]
 80049c6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80049c8:	4b13      	ldr	r3, [pc, #76]	@ (8004a18 <HAL_RCC_GetSysClockFreq+0x94>)
 80049ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049cc:	f003 030f 	and.w	r3, r3, #15
 80049d0:	4a14      	ldr	r2, [pc, #80]	@ (8004a24 <HAL_RCC_GetSysClockFreq+0xa0>)
 80049d2:	5cd3      	ldrb	r3, [r2, r3]
 80049d4:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d008      	beq.n	80049f2 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80049e0:	4a0e      	ldr	r2, [pc, #56]	@ (8004a1c <HAL_RCC_GetSysClockFreq+0x98>)
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	fb02 f303 	mul.w	r3, r2, r3
 80049ee:	617b      	str	r3, [r7, #20]
 80049f0:	e004      	b.n	80049fc <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a0c      	ldr	r2, [pc, #48]	@ (8004a28 <HAL_RCC_GetSysClockFreq+0xa4>)
 80049f6:	fb02 f303 	mul.w	r3, r2, r3
 80049fa:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	613b      	str	r3, [r7, #16]
      break;
 8004a00:	e002      	b.n	8004a08 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004a02:	4b06      	ldr	r3, [pc, #24]	@ (8004a1c <HAL_RCC_GetSysClockFreq+0x98>)
 8004a04:	613b      	str	r3, [r7, #16]
      break;
 8004a06:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a08:	693b      	ldr	r3, [r7, #16]
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	371c      	adds	r7, #28
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
 8004a16:	bf00      	nop
 8004a18:	40021000 	.word	0x40021000
 8004a1c:	007a1200 	.word	0x007a1200
 8004a20:	08009760 	.word	0x08009760
 8004a24:	08009770 	.word	0x08009770
 8004a28:	003d0900 	.word	0x003d0900

08004a2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a30:	4b03      	ldr	r3, [pc, #12]	@ (8004a40 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a32:	681b      	ldr	r3, [r3, #0]
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop
 8004a40:	20000004 	.word	0x20000004

08004a44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004a4a:	f7ff ffef 	bl	8004a2c <HAL_RCC_GetHCLKFreq>
 8004a4e:	4601      	mov	r1, r0
 8004a50:	4b0b      	ldr	r3, [pc, #44]	@ (8004a80 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004a58:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004a5c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	fa92 f2a2 	rbit	r2, r2
 8004a64:	603a      	str	r2, [r7, #0]
  return result;
 8004a66:	683a      	ldr	r2, [r7, #0]
 8004a68:	fab2 f282 	clz	r2, r2
 8004a6c:	b2d2      	uxtb	r2, r2
 8004a6e:	40d3      	lsrs	r3, r2
 8004a70:	4a04      	ldr	r2, [pc, #16]	@ (8004a84 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004a72:	5cd3      	ldrb	r3, [r2, r3]
 8004a74:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3708      	adds	r7, #8
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	40021000 	.word	0x40021000
 8004a84:	08009758 	.word	0x08009758

08004a88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004a8e:	f7ff ffcd 	bl	8004a2c <HAL_RCC_GetHCLKFreq>
 8004a92:	4601      	mov	r1, r0
 8004a94:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8004a9c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004aa0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	fa92 f2a2 	rbit	r2, r2
 8004aa8:	603a      	str	r2, [r7, #0]
  return result;
 8004aaa:	683a      	ldr	r2, [r7, #0]
 8004aac:	fab2 f282 	clz	r2, r2
 8004ab0:	b2d2      	uxtb	r2, r2
 8004ab2:	40d3      	lsrs	r3, r2
 8004ab4:	4a04      	ldr	r2, [pc, #16]	@ (8004ac8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004ab6:	5cd3      	ldrb	r3, [r2, r3]
 8004ab8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004abc:	4618      	mov	r0, r3
 8004abe:	3708      	adds	r7, #8
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	40021000 	.word	0x40021000
 8004ac8:	08009758 	.word	0x08009758

08004acc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b092      	sub	sp, #72	@ 0x48
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004adc:	2300      	movs	r3, #0
 8004ade:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	f000 80d2 	beq.w	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004af0:	4b4d      	ldr	r3, [pc, #308]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004af2:	69db      	ldr	r3, [r3, #28]
 8004af4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d10e      	bne.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004afc:	4b4a      	ldr	r3, [pc, #296]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004afe:	69db      	ldr	r3, [r3, #28]
 8004b00:	4a49      	ldr	r2, [pc, #292]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004b02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b06:	61d3      	str	r3, [r2, #28]
 8004b08:	4b47      	ldr	r3, [pc, #284]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004b0a:	69db      	ldr	r3, [r3, #28]
 8004b0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b10:	60bb      	str	r3, [r7, #8]
 8004b12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b14:	2301      	movs	r3, #1
 8004b16:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b1a:	4b44      	ldr	r3, [pc, #272]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d118      	bne.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b26:	4b41      	ldr	r3, [pc, #260]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a40      	ldr	r2, [pc, #256]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b30:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b32:	f7fd faff 	bl	8002134 <HAL_GetTick>
 8004b36:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b38:	e008      	b.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b3a:	f7fd fafb 	bl	8002134 <HAL_GetTick>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b42:	1ad3      	subs	r3, r2, r3
 8004b44:	2b64      	cmp	r3, #100	@ 0x64
 8004b46:	d901      	bls.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004b48:	2303      	movs	r3, #3
 8004b4a:	e149      	b.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x314>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b4c:	4b37      	ldr	r3, [pc, #220]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d0f0      	beq.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b58:	4b33      	ldr	r3, [pc, #204]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004b5a:	6a1b      	ldr	r3, [r3, #32]
 8004b5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b60:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	f000 8082 	beq.w	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b72:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d07a      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b78:	4b2b      	ldr	r3, [pc, #172]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004b7a:	6a1b      	ldr	r3, [r3, #32]
 8004b7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b82:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004b86:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b8a:	fa93 f3a3 	rbit	r3, r3
 8004b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b92:	fab3 f383 	clz	r3, r3
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	461a      	mov	r2, r3
 8004b9a:	4b25      	ldr	r3, [pc, #148]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b9c:	4413      	add	r3, r2
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	6013      	str	r3, [r2, #0]
 8004ba6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004baa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bae:	fa93 f3a3 	rbit	r3, r3
 8004bb2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004bb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004bb6:	fab3 f383 	clz	r3, r3
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	461a      	mov	r2, r3
 8004bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004bc0:	4413      	add	r3, r2
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004bca:	4a17      	ldr	r2, [pc, #92]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004bcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bce:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004bd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bd2:	f003 0301 	and.w	r3, r3, #1
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d049      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bda:	f7fd faab 	bl	8002134 <HAL_GetTick>
 8004bde:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004be0:	e00a      	b.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004be2:	f7fd faa7 	bl	8002134 <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d901      	bls.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	e0f3      	b.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8004bf8:	2302      	movs	r3, #2
 8004bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bfe:	fa93 f3a3 	rbit	r3, r3
 8004c02:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c04:	2302      	movs	r3, #2
 8004c06:	623b      	str	r3, [r7, #32]
 8004c08:	6a3b      	ldr	r3, [r7, #32]
 8004c0a:	fa93 f3a3 	rbit	r3, r3
 8004c0e:	61fb      	str	r3, [r7, #28]
  return result;
 8004c10:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c12:	fab3 f383 	clz	r3, r3
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d108      	bne.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004c22:	4b01      	ldr	r3, [pc, #4]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004c24:	6a1b      	ldr	r3, [r3, #32]
 8004c26:	e00d      	b.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8004c28:	40021000 	.word	0x40021000
 8004c2c:	40007000 	.word	0x40007000
 8004c30:	10908100 	.word	0x10908100
 8004c34:	2302      	movs	r3, #2
 8004c36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c38:	69bb      	ldr	r3, [r7, #24]
 8004c3a:	fa93 f3a3 	rbit	r3, r3
 8004c3e:	617b      	str	r3, [r7, #20]
 8004c40:	4b69      	ldr	r3, [pc, #420]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c44:	2202      	movs	r2, #2
 8004c46:	613a      	str	r2, [r7, #16]
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	fa92 f2a2 	rbit	r2, r2
 8004c4e:	60fa      	str	r2, [r7, #12]
  return result;
 8004c50:	68fa      	ldr	r2, [r7, #12]
 8004c52:	fab2 f282 	clz	r2, r2
 8004c56:	b2d2      	uxtb	r2, r2
 8004c58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c5c:	b2d2      	uxtb	r2, r2
 8004c5e:	f002 021f 	and.w	r2, r2, #31
 8004c62:	2101      	movs	r1, #1
 8004c64:	fa01 f202 	lsl.w	r2, r1, r2
 8004c68:	4013      	ands	r3, r2
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d0b9      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004c6e:	4b5e      	ldr	r3, [pc, #376]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004c70:	6a1b      	ldr	r3, [r3, #32]
 8004c72:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	495b      	ldr	r1, [pc, #364]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004c80:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d105      	bne.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c88:	4b57      	ldr	r3, [pc, #348]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004c8a:	69db      	ldr	r3, [r3, #28]
 8004c8c:	4a56      	ldr	r2, [pc, #344]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004c8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c92:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 0301 	and.w	r3, r3, #1
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d008      	beq.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ca0:	4b51      	ldr	r3, [pc, #324]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca4:	f023 0203 	bic.w	r2, r3, #3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	494e      	ldr	r1, [pc, #312]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0320 	and.w	r3, r3, #32
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d008      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004cbe:	4b4a      	ldr	r3, [pc, #296]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc2:	f023 0210 	bic.w	r2, r3, #16
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	4947      	ldr	r1, [pc, #284]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d008      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004cdc:	4b42      	ldr	r3, [pc, #264]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ce8:	493f      	ldr	r1, [pc, #252]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004cea:	4313      	orrs	r3, r2
 8004cec:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d008      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004cfa:	4b3b      	ldr	r3, [pc, #236]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cfe:	f023 0220 	bic.w	r2, r3, #32
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	4938      	ldr	r1, [pc, #224]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d008      	beq.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d18:	4b33      	ldr	r3, [pc, #204]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d1c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	695b      	ldr	r3, [r3, #20]
 8004d24:	4930      	ldr	r1, [pc, #192]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004d26:	4313      	orrs	r3, r2
 8004d28:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d008      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004d36:	4b2c      	ldr	r3, [pc, #176]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	69db      	ldr	r3, [r3, #28]
 8004d42:	4929      	ldr	r1, [pc, #164]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004d44:	4313      	orrs	r3, r2
 8004d46:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d008      	beq.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8004d54:	4b24      	ldr	r3, [pc, #144]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d58:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	699b      	ldr	r3, [r3, #24]
 8004d60:	4921      	ldr	r1, [pc, #132]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d008      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004d72:	4b1d      	ldr	r3, [pc, #116]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d76:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	491a      	ldr	r1, [pc, #104]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004d80:	4313      	orrs	r3, r2
 8004d82:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d008      	beq.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004d90:	4b15      	ldr	r3, [pc, #84]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d94:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d9c:	4912      	ldr	r1, [pc, #72]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d008      	beq.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004dae:	4b0e      	ldr	r3, [pc, #56]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dba:	490b      	ldr	r1, [pc, #44]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d008      	beq.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004dcc:	4b06      	ldr	r3, [pc, #24]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd8:	4903      	ldr	r1, [pc, #12]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004dde:	2300      	movs	r3, #0
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3748      	adds	r7, #72	@ 0x48
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	40021000 	.word	0x40021000

08004dec <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e073      	b.n	8004eea <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	7f5b      	ldrb	r3, [r3, #29]
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d105      	bne.n	8004e18 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f7fc ff28 	bl	8001c68 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	f003 0310 	and.w	r3, r3, #16
 8004e28:	2b10      	cmp	r3, #16
 8004e2a:	d055      	beq.n	8004ed8 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	22ca      	movs	r2, #202	@ 0xca
 8004e32:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	2253      	movs	r2, #83	@ 0x53
 8004e3a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f000 f99d 	bl	800517c <RTC_EnterInitMode>
 8004e42:	4603      	mov	r3, r0
 8004e44:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004e46:	7bfb      	ldrb	r3, [r7, #15]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d12c      	bne.n	8004ea6 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	6812      	ldr	r2, [r2, #0]
 8004e56:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004e5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e5e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	6899      	ldr	r1, [r3, #8]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685a      	ldr	r2, [r3, #4]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	691b      	ldr	r3, [r3, #16]
 8004e6e:	431a      	orrs	r2, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	695b      	ldr	r3, [r3, #20]
 8004e74:	431a      	orrs	r2, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	68d2      	ldr	r2, [r2, #12]
 8004e86:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	6919      	ldr	r1, [r3, #16]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	041a      	lsls	r2, r3, #16
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f000 f9a4 	bl	80051ea <RTC_ExitInitMode>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004ea6:	7bfb      	ldrb	r3, [r7, #15]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d110      	bne.n	8004ece <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004eba:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	699a      	ldr	r2, [r3, #24]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	22ff      	movs	r2, #255	@ 0xff
 8004ed4:	625a      	str	r2, [r3, #36]	@ 0x24
 8004ed6:	e001      	b.n	8004edc <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004edc:	7bfb      	ldrb	r3, [r7, #15]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d102      	bne.n	8004ee8 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8004ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3710      	adds	r7, #16
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}

08004ef2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004ef2:	b590      	push	{r4, r7, lr}
 8004ef4:	b087      	sub	sp, #28
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	60f8      	str	r0, [r7, #12]
 8004efa:	60b9      	str	r1, [r7, #8]
 8004efc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004efe:	2300      	movs	r3, #0
 8004f00:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	7f1b      	ldrb	r3, [r3, #28]
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d101      	bne.n	8004f0e <HAL_RTC_SetTime+0x1c>
 8004f0a:	2302      	movs	r3, #2
 8004f0c:	e087      	b.n	800501e <HAL_RTC_SetTime+0x12c>
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2201      	movs	r2, #1
 8004f12:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2202      	movs	r2, #2
 8004f18:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d126      	bne.n	8004f6e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d102      	bne.n	8004f34 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	2200      	movs	r2, #0
 8004f32:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f000 f97b 	bl	8005234 <RTC_ByteToBcd2>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	785b      	ldrb	r3, [r3, #1]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f000 f974 	bl	8005234 <RTC_ByteToBcd2>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004f50:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	789b      	ldrb	r3, [r3, #2]
 8004f56:	4618      	mov	r0, r3
 8004f58:	f000 f96c 	bl	8005234 <RTC_ByteToBcd2>
 8004f5c:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004f5e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	78db      	ldrb	r3, [r3, #3]
 8004f66:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	617b      	str	r3, [r7, #20]
 8004f6c:	e018      	b.n	8004fa0 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d102      	bne.n	8004f82 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	781b      	ldrb	r3, [r3, #0]
 8004f86:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	785b      	ldrb	r3, [r3, #1]
 8004f8c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004f8e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004f90:	68ba      	ldr	r2, [r7, #8]
 8004f92:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004f94:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	78db      	ldrb	r3, [r3, #3]
 8004f9a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	22ca      	movs	r2, #202	@ 0xca
 8004fa6:	625a      	str	r2, [r3, #36]	@ 0x24
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2253      	movs	r2, #83	@ 0x53
 8004fae:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004fb0:	68f8      	ldr	r0, [r7, #12]
 8004fb2:	f000 f8e3 	bl	800517c <RTC_EnterInitMode>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004fba:	7cfb      	ldrb	r3, [r7, #19]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d120      	bne.n	8005002 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004fca:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004fce:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	689a      	ldr	r2, [r3, #8]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004fde:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6899      	ldr	r1, [r3, #8]
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	68da      	ldr	r2, [r3, #12]
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	691b      	ldr	r3, [r3, #16]
 8004fee:	431a      	orrs	r2, r3
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	430a      	orrs	r2, r1
 8004ff6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004ff8:	68f8      	ldr	r0, [r7, #12]
 8004ffa:	f000 f8f6 	bl	80051ea <RTC_ExitInitMode>
 8004ffe:	4603      	mov	r3, r0
 8005000:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005002:	7cfb      	ldrb	r3, [r7, #19]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d102      	bne.n	800500e <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2201      	movs	r2, #1
 800500c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	22ff      	movs	r2, #255	@ 0xff
 8005014:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	771a      	strb	r2, [r3, #28]

  return status;
 800501c:	7cfb      	ldrb	r3, [r7, #19]
}
 800501e:	4618      	mov	r0, r3
 8005020:	371c      	adds	r7, #28
 8005022:	46bd      	mov	sp, r7
 8005024:	bd90      	pop	{r4, r7, pc}

08005026 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005026:	b590      	push	{r4, r7, lr}
 8005028:	b087      	sub	sp, #28
 800502a:	af00      	add	r7, sp, #0
 800502c:	60f8      	str	r0, [r7, #12]
 800502e:	60b9      	str	r1, [r7, #8]
 8005030:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005032:	2300      	movs	r3, #0
 8005034:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	7f1b      	ldrb	r3, [r3, #28]
 800503a:	2b01      	cmp	r3, #1
 800503c:	d101      	bne.n	8005042 <HAL_RTC_SetDate+0x1c>
 800503e:	2302      	movs	r3, #2
 8005040:	e071      	b.n	8005126 <HAL_RTC_SetDate+0x100>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2201      	movs	r2, #1
 8005046:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2202      	movs	r2, #2
 800504c:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10e      	bne.n	8005072 <HAL_RTC_SetDate+0x4c>
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	785b      	ldrb	r3, [r3, #1]
 8005058:	f003 0310 	and.w	r3, r3, #16
 800505c:	2b00      	cmp	r3, #0
 800505e:	d008      	beq.n	8005072 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	785b      	ldrb	r3, [r3, #1]
 8005064:	f023 0310 	bic.w	r3, r3, #16
 8005068:	b2db      	uxtb	r3, r3
 800506a:	330a      	adds	r3, #10
 800506c:	b2da      	uxtb	r2, r3
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d11c      	bne.n	80050b2 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	78db      	ldrb	r3, [r3, #3]
 800507c:	4618      	mov	r0, r3
 800507e:	f000 f8d9 	bl	8005234 <RTC_ByteToBcd2>
 8005082:	4603      	mov	r3, r0
 8005084:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	785b      	ldrb	r3, [r3, #1]
 800508a:	4618      	mov	r0, r3
 800508c:	f000 f8d2 	bl	8005234 <RTC_ByteToBcd2>
 8005090:	4603      	mov	r3, r0
 8005092:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005094:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	789b      	ldrb	r3, [r3, #2]
 800509a:	4618      	mov	r0, r3
 800509c:	f000 f8ca 	bl	8005234 <RTC_ByteToBcd2>
 80050a0:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80050a2:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	781b      	ldrb	r3, [r3, #0]
 80050aa:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80050ac:	4313      	orrs	r3, r2
 80050ae:	617b      	str	r3, [r7, #20]
 80050b0:	e00e      	b.n	80050d0 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	78db      	ldrb	r3, [r3, #3]
 80050b6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	785b      	ldrb	r3, [r3, #1]
 80050bc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80050be:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80050c0:	68ba      	ldr	r2, [r7, #8]
 80050c2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80050c4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	781b      	ldrb	r3, [r3, #0]
 80050ca:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80050cc:	4313      	orrs	r3, r2
 80050ce:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	22ca      	movs	r2, #202	@ 0xca
 80050d6:	625a      	str	r2, [r3, #36]	@ 0x24
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2253      	movs	r2, #83	@ 0x53
 80050de:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80050e0:	68f8      	ldr	r0, [r7, #12]
 80050e2:	f000 f84b 	bl	800517c <RTC_EnterInitMode>
 80050e6:	4603      	mov	r3, r0
 80050e8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80050ea:	7cfb      	ldrb	r3, [r7, #19]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d10c      	bne.n	800510a <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80050fa:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80050fe:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005100:	68f8      	ldr	r0, [r7, #12]
 8005102:	f000 f872 	bl	80051ea <RTC_ExitInitMode>
 8005106:	4603      	mov	r3, r0
 8005108:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800510a:	7cfb      	ldrb	r3, [r7, #19]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d102      	bne.n	8005116 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2201      	movs	r2, #1
 8005114:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	22ff      	movs	r2, #255	@ 0xff
 800511c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	771a      	strb	r2, [r3, #28]

  return status;
 8005124:	7cfb      	ldrb	r3, [r7, #19]
}
 8005126:	4618      	mov	r0, r3
 8005128:	371c      	adds	r7, #28
 800512a:	46bd      	mov	sp, r7
 800512c:	bd90      	pop	{r4, r7, pc}
	...

08005130 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005138:	2300      	movs	r3, #0
 800513a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a0d      	ldr	r2, [pc, #52]	@ (8005178 <HAL_RTC_WaitForSynchro+0x48>)
 8005142:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005144:	f7fc fff6 	bl	8002134 <HAL_GetTick>
 8005148:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800514a:	e009      	b.n	8005160 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800514c:	f7fc fff2 	bl	8002134 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800515a:	d901      	bls.n	8005160 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800515c:	2303      	movs	r3, #3
 800515e:	e007      	b.n	8005170 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	f003 0320 	and.w	r3, r3, #32
 800516a:	2b00      	cmp	r3, #0
 800516c:	d0ee      	beq.n	800514c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	3710      	adds	r7, #16
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}
 8005178:	00017f5f 	.word	0x00017f5f

0800517c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b084      	sub	sp, #16
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005184:	2300      	movs	r3, #0
 8005186:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005188:	2300      	movs	r3, #0
 800518a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	68db      	ldr	r3, [r3, #12]
 8005192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005196:	2b00      	cmp	r3, #0
 8005198:	d122      	bne.n	80051e0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	68da      	ldr	r2, [r3, #12]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80051a8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80051aa:	f7fc ffc3 	bl	8002134 <HAL_GetTick>
 80051ae:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80051b0:	e00c      	b.n	80051cc <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80051b2:	f7fc ffbf 	bl	8002134 <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80051c0:	d904      	bls.n	80051cc <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2204      	movs	r2, #4
 80051c6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d102      	bne.n	80051e0 <RTC_EnterInitMode+0x64>
 80051da:	7bfb      	ldrb	r3, [r7, #15]
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d1e8      	bne.n	80051b2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80051e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3710      	adds	r7, #16
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}

080051ea <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80051ea:	b580      	push	{r7, lr}
 80051ec:	b084      	sub	sp, #16
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051f2:	2300      	movs	r3, #0
 80051f4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68da      	ldr	r2, [r3, #12]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005204:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f003 0320 	and.w	r3, r3, #32
 8005210:	2b00      	cmp	r3, #0
 8005212:	d10a      	bne.n	800522a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f7ff ff8b 	bl	8005130 <HAL_RTC_WaitForSynchro>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d004      	beq.n	800522a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2204      	movs	r2, #4
 8005224:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800522a:	7bfb      	ldrb	r3, [r7, #15]
}
 800522c:	4618      	mov	r0, r3
 800522e:	3710      	adds	r7, #16
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	4603      	mov	r3, r0
 800523c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800523e:	2300      	movs	r3, #0
 8005240:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8005242:	e005      	b.n	8005250 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	3301      	adds	r3, #1
 8005248:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800524a:	79fb      	ldrb	r3, [r7, #7]
 800524c:	3b0a      	subs	r3, #10
 800524e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005250:	79fb      	ldrb	r3, [r7, #7]
 8005252:	2b09      	cmp	r3, #9
 8005254:	d8f6      	bhi.n	8005244 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	b2db      	uxtb	r3, r3
 800525a:	011b      	lsls	r3, r3, #4
 800525c:	b2da      	uxtb	r2, r3
 800525e:	79fb      	ldrb	r3, [r7, #7]
 8005260:	4313      	orrs	r3, r2
 8005262:	b2db      	uxtb	r3, r3
}
 8005264:	4618      	mov	r0, r3
 8005266:	3714      	adds	r7, #20
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr

08005270 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d101      	bne.n	8005282 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e09d      	b.n	80053be <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005286:	2b00      	cmp	r3, #0
 8005288:	d108      	bne.n	800529c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005292:	d009      	beq.n	80052a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	61da      	str	r2, [r3, #28]
 800529a:	e005      	b.n	80052a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d106      	bne.n	80052c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f7fc fcf6 	bl	8001cb4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2202      	movs	r2, #2
 80052cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052de:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80052e8:	d902      	bls.n	80052f0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80052ea:	2300      	movs	r3, #0
 80052ec:	60fb      	str	r3, [r7, #12]
 80052ee:	e002      	b.n	80052f6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80052f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80052f4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80052fe:	d007      	beq.n	8005310 <HAL_SPI_Init+0xa0>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005308:	d002      	beq.n	8005310 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005320:	431a      	orrs	r2, r3
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	691b      	ldr	r3, [r3, #16]
 8005326:	f003 0302 	and.w	r3, r3, #2
 800532a:	431a      	orrs	r2, r3
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	695b      	ldr	r3, [r3, #20]
 8005330:	f003 0301 	and.w	r3, r3, #1
 8005334:	431a      	orrs	r2, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800533e:	431a      	orrs	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	69db      	ldr	r3, [r3, #28]
 8005344:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005348:	431a      	orrs	r2, r3
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a1b      	ldr	r3, [r3, #32]
 800534e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005352:	ea42 0103 	orr.w	r1, r2, r3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800535a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	430a      	orrs	r2, r1
 8005364:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	699b      	ldr	r3, [r3, #24]
 800536a:	0c1b      	lsrs	r3, r3, #16
 800536c:	f003 0204 	and.w	r2, r3, #4
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005374:	f003 0310 	and.w	r3, r3, #16
 8005378:	431a      	orrs	r2, r3
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800537e:	f003 0308 	and.w	r3, r3, #8
 8005382:	431a      	orrs	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800538c:	ea42 0103 	orr.w	r1, r2, r3
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	430a      	orrs	r2, r1
 800539c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	69da      	ldr	r2, [r3, #28]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2201      	movs	r2, #1
 80053b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80053bc:	2300      	movs	r3, #0
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3710      	adds	r7, #16
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}

080053c6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053c6:	b580      	push	{r7, lr}
 80053c8:	b088      	sub	sp, #32
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	60f8      	str	r0, [r7, #12]
 80053ce:	60b9      	str	r1, [r7, #8]
 80053d0:	603b      	str	r3, [r7, #0]
 80053d2:	4613      	mov	r3, r2
 80053d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80053d6:	2300      	movs	r3, #0
 80053d8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d101      	bne.n	80053e8 <HAL_SPI_Transmit+0x22>
 80053e4:	2302      	movs	r3, #2
 80053e6:	e15f      	b.n	80056a8 <HAL_SPI_Transmit+0x2e2>
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053f0:	f7fc fea0 	bl	8002134 <HAL_GetTick>
 80053f4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80053f6:	88fb      	ldrh	r3, [r7, #6]
 80053f8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005400:	b2db      	uxtb	r3, r3
 8005402:	2b01      	cmp	r3, #1
 8005404:	d002      	beq.n	800540c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005406:	2302      	movs	r3, #2
 8005408:	77fb      	strb	r3, [r7, #31]
    goto error;
 800540a:	e148      	b.n	800569e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d002      	beq.n	8005418 <HAL_SPI_Transmit+0x52>
 8005412:	88fb      	ldrh	r3, [r7, #6]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d102      	bne.n	800541e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800541c:	e13f      	b.n	800569e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2203      	movs	r2, #3
 8005422:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2200      	movs	r2, #0
 800542a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	68ba      	ldr	r2, [r7, #8]
 8005430:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	88fa      	ldrh	r2, [r7, #6]
 8005436:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	88fa      	ldrh	r2, [r7, #6]
 800543c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2200      	movs	r2, #0
 8005442:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2200      	movs	r2, #0
 800545e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005468:	d10f      	bne.n	800548a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005478:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005488:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005494:	2b40      	cmp	r3, #64	@ 0x40
 8005496:	d007      	beq.n	80054a8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054b0:	d94f      	bls.n	8005552 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d002      	beq.n	80054c0 <HAL_SPI_Transmit+0xfa>
 80054ba:	8afb      	ldrh	r3, [r7, #22]
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d142      	bne.n	8005546 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c4:	881a      	ldrh	r2, [r3, #0]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d0:	1c9a      	adds	r2, r3, #2
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054da:	b29b      	uxth	r3, r3
 80054dc:	3b01      	subs	r3, #1
 80054de:	b29a      	uxth	r2, r3
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80054e4:	e02f      	b.n	8005546 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	f003 0302 	and.w	r3, r3, #2
 80054f0:	2b02      	cmp	r3, #2
 80054f2:	d112      	bne.n	800551a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f8:	881a      	ldrh	r2, [r3, #0]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005504:	1c9a      	adds	r2, r3, #2
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800550e:	b29b      	uxth	r3, r3
 8005510:	3b01      	subs	r3, #1
 8005512:	b29a      	uxth	r2, r3
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005518:	e015      	b.n	8005546 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800551a:	f7fc fe0b 	bl	8002134 <HAL_GetTick>
 800551e:	4602      	mov	r2, r0
 8005520:	69bb      	ldr	r3, [r7, #24]
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	683a      	ldr	r2, [r7, #0]
 8005526:	429a      	cmp	r2, r3
 8005528:	d803      	bhi.n	8005532 <HAL_SPI_Transmit+0x16c>
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005530:	d102      	bne.n	8005538 <HAL_SPI_Transmit+0x172>
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d106      	bne.n	8005546 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005544:	e0ab      	b.n	800569e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800554a:	b29b      	uxth	r3, r3
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1ca      	bne.n	80054e6 <HAL_SPI_Transmit+0x120>
 8005550:	e080      	b.n	8005654 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d002      	beq.n	8005560 <HAL_SPI_Transmit+0x19a>
 800555a:	8afb      	ldrh	r3, [r7, #22]
 800555c:	2b01      	cmp	r3, #1
 800555e:	d174      	bne.n	800564a <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005564:	b29b      	uxth	r3, r3
 8005566:	2b01      	cmp	r3, #1
 8005568:	d912      	bls.n	8005590 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800556e:	881a      	ldrh	r2, [r3, #0]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800557a:	1c9a      	adds	r2, r3, #2
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005584:	b29b      	uxth	r3, r3
 8005586:	3b02      	subs	r3, #2
 8005588:	b29a      	uxth	r2, r3
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800558e:	e05c      	b.n	800564a <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	330c      	adds	r3, #12
 800559a:	7812      	ldrb	r2, [r2, #0]
 800559c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a2:	1c5a      	adds	r2, r3, #1
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	3b01      	subs	r3, #1
 80055b0:	b29a      	uxth	r2, r3
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80055b6:	e048      	b.n	800564a <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f003 0302 	and.w	r3, r3, #2
 80055c2:	2b02      	cmp	r3, #2
 80055c4:	d12b      	bne.n	800561e <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	d912      	bls.n	80055f6 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055d4:	881a      	ldrh	r2, [r3, #0]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055e0:	1c9a      	adds	r2, r3, #2
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055ea:	b29b      	uxth	r3, r3
 80055ec:	3b02      	subs	r3, #2
 80055ee:	b29a      	uxth	r2, r3
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80055f4:	e029      	b.n	800564a <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	330c      	adds	r3, #12
 8005600:	7812      	ldrb	r2, [r2, #0]
 8005602:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005608:	1c5a      	adds	r2, r3, #1
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005612:	b29b      	uxth	r3, r3
 8005614:	3b01      	subs	r3, #1
 8005616:	b29a      	uxth	r2, r3
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800561c:	e015      	b.n	800564a <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800561e:	f7fc fd89 	bl	8002134 <HAL_GetTick>
 8005622:	4602      	mov	r2, r0
 8005624:	69bb      	ldr	r3, [r7, #24]
 8005626:	1ad3      	subs	r3, r2, r3
 8005628:	683a      	ldr	r2, [r7, #0]
 800562a:	429a      	cmp	r2, r3
 800562c:	d803      	bhi.n	8005636 <HAL_SPI_Transmit+0x270>
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005634:	d102      	bne.n	800563c <HAL_SPI_Transmit+0x276>
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d106      	bne.n	800564a <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800563c:	2303      	movs	r3, #3
 800563e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005648:	e029      	b.n	800569e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800564e:	b29b      	uxth	r3, r3
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1b1      	bne.n	80055b8 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005654:	69ba      	ldr	r2, [r7, #24]
 8005656:	6839      	ldr	r1, [r7, #0]
 8005658:	68f8      	ldr	r0, [r7, #12]
 800565a:	f000 f947 	bl	80058ec <SPI_EndRxTxTransaction>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d002      	beq.n	800566a <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2220      	movs	r2, #32
 8005668:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d10a      	bne.n	8005688 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005672:	2300      	movs	r3, #0
 8005674:	613b      	str	r3, [r7, #16]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	613b      	str	r3, [r7, #16]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	613b      	str	r3, [r7, #16]
 8005686:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800568c:	2b00      	cmp	r3, #0
 800568e:	d002      	beq.n	8005696 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	77fb      	strb	r3, [r7, #31]
 8005694:	e003      	b.n	800569e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2201      	movs	r2, #1
 800569a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80056a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3720      	adds	r7, #32
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b088      	sub	sp, #32
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	603b      	str	r3, [r7, #0]
 80056bc:	4613      	mov	r3, r2
 80056be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80056c0:	f7fc fd38 	bl	8002134 <HAL_GetTick>
 80056c4:	4602      	mov	r2, r0
 80056c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c8:	1a9b      	subs	r3, r3, r2
 80056ca:	683a      	ldr	r2, [r7, #0]
 80056cc:	4413      	add	r3, r2
 80056ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80056d0:	f7fc fd30 	bl	8002134 <HAL_GetTick>
 80056d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80056d6:	4b39      	ldr	r3, [pc, #228]	@ (80057bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	015b      	lsls	r3, r3, #5
 80056dc:	0d1b      	lsrs	r3, r3, #20
 80056de:	69fa      	ldr	r2, [r7, #28]
 80056e0:	fb02 f303 	mul.w	r3, r2, r3
 80056e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80056e6:	e054      	b.n	8005792 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ee:	d050      	beq.n	8005792 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80056f0:	f7fc fd20 	bl	8002134 <HAL_GetTick>
 80056f4:	4602      	mov	r2, r0
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	69fa      	ldr	r2, [r7, #28]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d902      	bls.n	8005706 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d13d      	bne.n	8005782 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	685a      	ldr	r2, [r3, #4]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005714:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800571e:	d111      	bne.n	8005744 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005728:	d004      	beq.n	8005734 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005732:	d107      	bne.n	8005744 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005742:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005748:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800574c:	d10f      	bne.n	800576e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800575c:	601a      	str	r2, [r3, #0]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800576c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2201      	movs	r2, #1
 8005772:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2200      	movs	r2, #0
 800577a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e017      	b.n	80057b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d101      	bne.n	800578c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005788:	2300      	movs	r3, #0
 800578a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	3b01      	subs	r3, #1
 8005790:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	689a      	ldr	r2, [r3, #8]
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	4013      	ands	r3, r2
 800579c:	68ba      	ldr	r2, [r7, #8]
 800579e:	429a      	cmp	r2, r3
 80057a0:	bf0c      	ite	eq
 80057a2:	2301      	moveq	r3, #1
 80057a4:	2300      	movne	r3, #0
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	461a      	mov	r2, r3
 80057aa:	79fb      	ldrb	r3, [r7, #7]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d19b      	bne.n	80056e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80057b0:	2300      	movs	r3, #0
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3720      	adds	r7, #32
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop
 80057bc:	20000004 	.word	0x20000004

080057c0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b08a      	sub	sp, #40	@ 0x28
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	607a      	str	r2, [r7, #4]
 80057cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80057ce:	2300      	movs	r3, #0
 80057d0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80057d2:	f7fc fcaf 	bl	8002134 <HAL_GetTick>
 80057d6:	4602      	mov	r2, r0
 80057d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057da:	1a9b      	subs	r3, r3, r2
 80057dc:	683a      	ldr	r2, [r7, #0]
 80057de:	4413      	add	r3, r2
 80057e0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80057e2:	f7fc fca7 	bl	8002134 <HAL_GetTick>
 80057e6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	330c      	adds	r3, #12
 80057ee:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80057f0:	4b3d      	ldr	r3, [pc, #244]	@ (80058e8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	4613      	mov	r3, r2
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	4413      	add	r3, r2
 80057fa:	00da      	lsls	r2, r3, #3
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	0d1b      	lsrs	r3, r3, #20
 8005800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005802:	fb02 f303 	mul.w	r3, r2, r3
 8005806:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005808:	e060      	b.n	80058cc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005810:	d107      	bne.n	8005822 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d104      	bne.n	8005822 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	781b      	ldrb	r3, [r3, #0]
 800581c:	b2db      	uxtb	r3, r3
 800581e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005820:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005828:	d050      	beq.n	80058cc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800582a:	f7fc fc83 	bl	8002134 <HAL_GetTick>
 800582e:	4602      	mov	r2, r0
 8005830:	6a3b      	ldr	r3, [r7, #32]
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005836:	429a      	cmp	r2, r3
 8005838:	d902      	bls.n	8005840 <SPI_WaitFifoStateUntilTimeout+0x80>
 800583a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800583c:	2b00      	cmp	r3, #0
 800583e:	d13d      	bne.n	80058bc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	685a      	ldr	r2, [r3, #4]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800584e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005858:	d111      	bne.n	800587e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005862:	d004      	beq.n	800586e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800586c:	d107      	bne.n	800587e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800587c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005882:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005886:	d10f      	bne.n	80058a8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005896:	601a      	str	r2, [r3, #0]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80058a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2200      	movs	r2, #0
 80058b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80058b8:	2303      	movs	r3, #3
 80058ba:	e010      	b.n	80058de <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80058bc:	69bb      	ldr	r3, [r7, #24]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d101      	bne.n	80058c6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80058c2:	2300      	movs	r3, #0
 80058c4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	3b01      	subs	r3, #1
 80058ca:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	689a      	ldr	r2, [r3, #8]
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	4013      	ands	r3, r2
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	429a      	cmp	r2, r3
 80058da:	d196      	bne.n	800580a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80058dc:	2300      	movs	r3, #0
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3728      	adds	r7, #40	@ 0x28
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	bf00      	nop
 80058e8:	20000004 	.word	0x20000004

080058ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b086      	sub	sp, #24
 80058f0:	af02      	add	r7, sp, #8
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	60b9      	str	r1, [r7, #8]
 80058f6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	9300      	str	r3, [sp, #0]
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	2200      	movs	r2, #0
 8005900:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005904:	68f8      	ldr	r0, [r7, #12]
 8005906:	f7ff ff5b 	bl	80057c0 <SPI_WaitFifoStateUntilTimeout>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d007      	beq.n	8005920 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005914:	f043 0220 	orr.w	r2, r3, #32
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800591c:	2303      	movs	r3, #3
 800591e:	e027      	b.n	8005970 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	9300      	str	r3, [sp, #0]
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	2200      	movs	r2, #0
 8005928:	2180      	movs	r1, #128	@ 0x80
 800592a:	68f8      	ldr	r0, [r7, #12]
 800592c:	f7ff fec0 	bl	80056b0 <SPI_WaitFlagStateUntilTimeout>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d007      	beq.n	8005946 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800593a:	f043 0220 	orr.w	r2, r3, #32
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005942:	2303      	movs	r3, #3
 8005944:	e014      	b.n	8005970 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	9300      	str	r3, [sp, #0]
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	2200      	movs	r2, #0
 800594e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005952:	68f8      	ldr	r0, [r7, #12]
 8005954:	f7ff ff34 	bl	80057c0 <SPI_WaitFifoStateUntilTimeout>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d007      	beq.n	800596e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005962:	f043 0220 	orr.w	r2, r3, #32
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	e000      	b.n	8005970 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800596e:	2300      	movs	r3, #0
}
 8005970:	4618      	mov	r0, r3
 8005972:	3710      	adds	r7, #16
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b082      	sub	sp, #8
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d101      	bne.n	800598a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e049      	b.n	8005a1e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005990:	b2db      	uxtb	r3, r3
 8005992:	2b00      	cmp	r3, #0
 8005994:	d106      	bne.n	80059a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f7fc f9cc 	bl	8001d3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2202      	movs	r2, #2
 80059a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681a      	ldr	r2, [r3, #0]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	3304      	adds	r3, #4
 80059b4:	4619      	mov	r1, r3
 80059b6:	4610      	mov	r0, r2
 80059b8:	f000 f8fe 	bl	8005bb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2201      	movs	r2, #1
 80059c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2201      	movs	r2, #1
 80059d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a1c:	2300      	movs	r3, #0
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3708      	adds	r7, #8
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}

08005a26 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a26:	b580      	push	{r7, lr}
 8005a28:	b084      	sub	sp, #16
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	6078      	str	r0, [r7, #4]
 8005a2e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a30:	2300      	movs	r3, #0
 8005a32:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a3a:	2b01      	cmp	r3, #1
 8005a3c:	d101      	bne.n	8005a42 <HAL_TIM_ConfigClockSource+0x1c>
 8005a3e:	2302      	movs	r3, #2
 8005a40:	e0b6      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x18a>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2201      	movs	r2, #1
 8005a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2202      	movs	r2, #2
 8005a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a60:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005a64:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a6c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	68ba      	ldr	r2, [r7, #8]
 8005a74:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a7e:	d03e      	beq.n	8005afe <HAL_TIM_ConfigClockSource+0xd8>
 8005a80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a84:	f200 8087 	bhi.w	8005b96 <HAL_TIM_ConfigClockSource+0x170>
 8005a88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a8c:	f000 8086 	beq.w	8005b9c <HAL_TIM_ConfigClockSource+0x176>
 8005a90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a94:	d87f      	bhi.n	8005b96 <HAL_TIM_ConfigClockSource+0x170>
 8005a96:	2b70      	cmp	r3, #112	@ 0x70
 8005a98:	d01a      	beq.n	8005ad0 <HAL_TIM_ConfigClockSource+0xaa>
 8005a9a:	2b70      	cmp	r3, #112	@ 0x70
 8005a9c:	d87b      	bhi.n	8005b96 <HAL_TIM_ConfigClockSource+0x170>
 8005a9e:	2b60      	cmp	r3, #96	@ 0x60
 8005aa0:	d050      	beq.n	8005b44 <HAL_TIM_ConfigClockSource+0x11e>
 8005aa2:	2b60      	cmp	r3, #96	@ 0x60
 8005aa4:	d877      	bhi.n	8005b96 <HAL_TIM_ConfigClockSource+0x170>
 8005aa6:	2b50      	cmp	r3, #80	@ 0x50
 8005aa8:	d03c      	beq.n	8005b24 <HAL_TIM_ConfigClockSource+0xfe>
 8005aaa:	2b50      	cmp	r3, #80	@ 0x50
 8005aac:	d873      	bhi.n	8005b96 <HAL_TIM_ConfigClockSource+0x170>
 8005aae:	2b40      	cmp	r3, #64	@ 0x40
 8005ab0:	d058      	beq.n	8005b64 <HAL_TIM_ConfigClockSource+0x13e>
 8005ab2:	2b40      	cmp	r3, #64	@ 0x40
 8005ab4:	d86f      	bhi.n	8005b96 <HAL_TIM_ConfigClockSource+0x170>
 8005ab6:	2b30      	cmp	r3, #48	@ 0x30
 8005ab8:	d064      	beq.n	8005b84 <HAL_TIM_ConfigClockSource+0x15e>
 8005aba:	2b30      	cmp	r3, #48	@ 0x30
 8005abc:	d86b      	bhi.n	8005b96 <HAL_TIM_ConfigClockSource+0x170>
 8005abe:	2b20      	cmp	r3, #32
 8005ac0:	d060      	beq.n	8005b84 <HAL_TIM_ConfigClockSource+0x15e>
 8005ac2:	2b20      	cmp	r3, #32
 8005ac4:	d867      	bhi.n	8005b96 <HAL_TIM_ConfigClockSource+0x170>
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d05c      	beq.n	8005b84 <HAL_TIM_ConfigClockSource+0x15e>
 8005aca:	2b10      	cmp	r3, #16
 8005acc:	d05a      	beq.n	8005b84 <HAL_TIM_ConfigClockSource+0x15e>
 8005ace:	e062      	b.n	8005b96 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ae0:	f000 f95e 	bl	8005da0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005af2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	68ba      	ldr	r2, [r7, #8]
 8005afa:	609a      	str	r2, [r3, #8]
      break;
 8005afc:	e04f      	b.n	8005b9e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b0e:	f000 f947 	bl	8005da0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	689a      	ldr	r2, [r3, #8]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b20:	609a      	str	r2, [r3, #8]
      break;
 8005b22:	e03c      	b.n	8005b9e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b30:	461a      	mov	r2, r3
 8005b32:	f000 f8bb 	bl	8005cac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	2150      	movs	r1, #80	@ 0x50
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f000 f914 	bl	8005d6a <TIM_ITRx_SetConfig>
      break;
 8005b42:	e02c      	b.n	8005b9e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b50:	461a      	mov	r2, r3
 8005b52:	f000 f8da 	bl	8005d0a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2160      	movs	r1, #96	@ 0x60
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f000 f904 	bl	8005d6a <TIM_ITRx_SetConfig>
      break;
 8005b62:	e01c      	b.n	8005b9e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b70:	461a      	mov	r2, r3
 8005b72:	f000 f89b 	bl	8005cac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	2140      	movs	r1, #64	@ 0x40
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f000 f8f4 	bl	8005d6a <TIM_ITRx_SetConfig>
      break;
 8005b82:	e00c      	b.n	8005b9e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	4610      	mov	r0, r2
 8005b90:	f000 f8eb 	bl	8005d6a <TIM_ITRx_SetConfig>
      break;
 8005b94:	e003      	b.n	8005b9e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	73fb      	strb	r3, [r7, #15]
      break;
 8005b9a:	e000      	b.n	8005b9e <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005b9c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3710      	adds	r7, #16
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}

08005bb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b085      	sub	sp, #20
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
 8005bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a34      	ldr	r2, [pc, #208]	@ (8005c9c <TIM_Base_SetConfig+0xe4>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d003      	beq.n	8005bd8 <TIM_Base_SetConfig+0x20>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bd6:	d108      	bne.n	8005bea <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a2b      	ldr	r2, [pc, #172]	@ (8005c9c <TIM_Base_SetConfig+0xe4>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d00f      	beq.n	8005c12 <TIM_Base_SetConfig+0x5a>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bf8:	d00b      	beq.n	8005c12 <TIM_Base_SetConfig+0x5a>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a28      	ldr	r2, [pc, #160]	@ (8005ca0 <TIM_Base_SetConfig+0xe8>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d007      	beq.n	8005c12 <TIM_Base_SetConfig+0x5a>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a27      	ldr	r2, [pc, #156]	@ (8005ca4 <TIM_Base_SetConfig+0xec>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d003      	beq.n	8005c12 <TIM_Base_SetConfig+0x5a>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a26      	ldr	r2, [pc, #152]	@ (8005ca8 <TIM_Base_SetConfig+0xf0>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d108      	bne.n	8005c24 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	4313      	orrs	r3, r2
 8005c22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	695b      	ldr	r3, [r3, #20]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	68fa      	ldr	r2, [r7, #12]
 8005c36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	689a      	ldr	r2, [r3, #8]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a14      	ldr	r2, [pc, #80]	@ (8005c9c <TIM_Base_SetConfig+0xe4>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d00b      	beq.n	8005c68 <TIM_Base_SetConfig+0xb0>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a13      	ldr	r2, [pc, #76]	@ (8005ca0 <TIM_Base_SetConfig+0xe8>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d007      	beq.n	8005c68 <TIM_Base_SetConfig+0xb0>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a12      	ldr	r2, [pc, #72]	@ (8005ca4 <TIM_Base_SetConfig+0xec>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d003      	beq.n	8005c68 <TIM_Base_SetConfig+0xb0>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	4a11      	ldr	r2, [pc, #68]	@ (8005ca8 <TIM_Base_SetConfig+0xf0>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d103      	bne.n	8005c70 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	691a      	ldr	r2, [r3, #16]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	f003 0301 	and.w	r3, r3, #1
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d105      	bne.n	8005c8e <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	691b      	ldr	r3, [r3, #16]
 8005c86:	f023 0201 	bic.w	r2, r3, #1
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	611a      	str	r2, [r3, #16]
  }
}
 8005c8e:	bf00      	nop
 8005c90:	3714      	adds	r7, #20
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop
 8005c9c:	40012c00 	.word	0x40012c00
 8005ca0:	40014000 	.word	0x40014000
 8005ca4:	40014400 	.word	0x40014400
 8005ca8:	40014800 	.word	0x40014800

08005cac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b087      	sub	sp, #28
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	60f8      	str	r0, [r7, #12]
 8005cb4:	60b9      	str	r1, [r7, #8]
 8005cb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6a1b      	ldr	r3, [r3, #32]
 8005cbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6a1b      	ldr	r3, [r3, #32]
 8005cc2:	f023 0201 	bic.w	r2, r3, #1
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	699b      	ldr	r3, [r3, #24]
 8005cce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005cd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	011b      	lsls	r3, r3, #4
 8005cdc:	693a      	ldr	r2, [r7, #16]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	f023 030a 	bic.w	r3, r3, #10
 8005ce8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005cea:	697a      	ldr	r2, [r7, #20]
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	693a      	ldr	r2, [r7, #16]
 8005cf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	697a      	ldr	r2, [r7, #20]
 8005cfc:	621a      	str	r2, [r3, #32]
}
 8005cfe:	bf00      	nop
 8005d00:	371c      	adds	r7, #28
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr

08005d0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d0a:	b480      	push	{r7}
 8005d0c:	b087      	sub	sp, #28
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	60f8      	str	r0, [r7, #12]
 8005d12:	60b9      	str	r1, [r7, #8]
 8005d14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6a1b      	ldr	r3, [r3, #32]
 8005d1a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6a1b      	ldr	r3, [r3, #32]
 8005d20:	f023 0210 	bic.w	r2, r3, #16
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	699b      	ldr	r3, [r3, #24]
 8005d2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	031b      	lsls	r3, r3, #12
 8005d3a:	693a      	ldr	r2, [r7, #16]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005d46:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	011b      	lsls	r3, r3, #4
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	693a      	ldr	r2, [r7, #16]
 8005d56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	697a      	ldr	r2, [r7, #20]
 8005d5c:	621a      	str	r2, [r3, #32]
}
 8005d5e:	bf00      	nop
 8005d60:	371c      	adds	r7, #28
 8005d62:	46bd      	mov	sp, r7
 8005d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d68:	4770      	bx	lr

08005d6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d6a:	b480      	push	{r7}
 8005d6c:	b085      	sub	sp, #20
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
 8005d72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d82:	683a      	ldr	r2, [r7, #0]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	f043 0307 	orr.w	r3, r3, #7
 8005d8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	68fa      	ldr	r2, [r7, #12]
 8005d92:	609a      	str	r2, [r3, #8]
}
 8005d94:	bf00      	nop
 8005d96:	3714      	adds	r7, #20
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr

08005da0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b087      	sub	sp, #28
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	60f8      	str	r0, [r7, #12]
 8005da8:	60b9      	str	r1, [r7, #8]
 8005daa:	607a      	str	r2, [r7, #4]
 8005dac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005dba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	021a      	lsls	r2, r3, #8
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	431a      	orrs	r2, r3
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	697a      	ldr	r2, [r7, #20]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	697a      	ldr	r2, [r7, #20]
 8005dd2:	609a      	str	r2, [r3, #8]
}
 8005dd4:	bf00      	nop
 8005dd6:	371c      	adds	r7, #28
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b085      	sub	sp, #20
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d101      	bne.n	8005df8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005df4:	2302      	movs	r3, #2
 8005df6:	e04f      	b.n	8005e98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2202      	movs	r2, #2
 8005e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a21      	ldr	r2, [pc, #132]	@ (8005ea4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d108      	bne.n	8005e34 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005e28:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	68fa      	ldr	r2, [r7, #12]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a14      	ldr	r2, [pc, #80]	@ (8005ea4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d009      	beq.n	8005e6c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e60:	d004      	beq.n	8005e6c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a10      	ldr	r2, [pc, #64]	@ (8005ea8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d10c      	bne.n	8005e86 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e72:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	68ba      	ldr	r2, [r7, #8]
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68ba      	ldr	r2, [r7, #8]
 8005e84:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2201      	movs	r2, #1
 8005e8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3714      	adds	r7, #20
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr
 8005ea4:	40012c00 	.word	0x40012c00
 8005ea8:	40014000 	.word	0x40014000

08005eac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b082      	sub	sp, #8
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d101      	bne.n	8005ebe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e040      	b.n	8005f40 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d106      	bne.n	8005ed4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f7fb ff52 	bl	8001d78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2224      	movs	r2, #36	@ 0x24
 8005ed8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	681a      	ldr	r2, [r3, #0]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f022 0201 	bic.w	r2, r2, #1
 8005ee8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d002      	beq.n	8005ef8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 f95e 	bl	80061b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ef8:	6878      	ldr	r0, [r7, #4]
 8005efa:	f000 f825 	bl	8005f48 <UART_SetConfig>
 8005efe:	4603      	mov	r3, r0
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d101      	bne.n	8005f08 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e01b      	b.n	8005f40 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	685a      	ldr	r2, [r3, #4]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	689a      	ldr	r2, [r3, #8]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f042 0201 	orr.w	r2, r2, #1
 8005f36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f000 f9dd 	bl	80062f8 <UART_CheckIdleState>
 8005f3e:	4603      	mov	r3, r0
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3708      	adds	r7, #8
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b088      	sub	sp, #32
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f50:	2300      	movs	r3, #0
 8005f52:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	689a      	ldr	r2, [r3, #8]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	431a      	orrs	r2, r3
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	695b      	ldr	r3, [r3, #20]
 8005f62:	431a      	orrs	r2, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	69db      	ldr	r3, [r3, #28]
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	4b8a      	ldr	r3, [pc, #552]	@ (800619c <UART_SetConfig+0x254>)
 8005f74:	4013      	ands	r3, r2
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	6812      	ldr	r2, [r2, #0]
 8005f7a:	6979      	ldr	r1, [r7, #20]
 8005f7c:	430b      	orrs	r3, r1
 8005f7e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	68da      	ldr	r2, [r3, #12]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	430a      	orrs	r2, r1
 8005f94:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	699b      	ldr	r3, [r3, #24]
 8005f9a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6a1b      	ldr	r3, [r3, #32]
 8005fa0:	697a      	ldr	r2, [r7, #20]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	697a      	ldr	r2, [r7, #20]
 8005fb6:	430a      	orrs	r2, r1
 8005fb8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a78      	ldr	r2, [pc, #480]	@ (80061a0 <UART_SetConfig+0x258>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d120      	bne.n	8006006 <UART_SetConfig+0xbe>
 8005fc4:	4b77      	ldr	r3, [pc, #476]	@ (80061a4 <UART_SetConfig+0x25c>)
 8005fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fc8:	f003 0303 	and.w	r3, r3, #3
 8005fcc:	2b03      	cmp	r3, #3
 8005fce:	d817      	bhi.n	8006000 <UART_SetConfig+0xb8>
 8005fd0:	a201      	add	r2, pc, #4	@ (adr r2, 8005fd8 <UART_SetConfig+0x90>)
 8005fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fd6:	bf00      	nop
 8005fd8:	08005fe9 	.word	0x08005fe9
 8005fdc:	08005ff5 	.word	0x08005ff5
 8005fe0:	08005ffb 	.word	0x08005ffb
 8005fe4:	08005fef 	.word	0x08005fef
 8005fe8:	2300      	movs	r3, #0
 8005fea:	77fb      	strb	r3, [r7, #31]
 8005fec:	e01d      	b.n	800602a <UART_SetConfig+0xe2>
 8005fee:	2302      	movs	r3, #2
 8005ff0:	77fb      	strb	r3, [r7, #31]
 8005ff2:	e01a      	b.n	800602a <UART_SetConfig+0xe2>
 8005ff4:	2304      	movs	r3, #4
 8005ff6:	77fb      	strb	r3, [r7, #31]
 8005ff8:	e017      	b.n	800602a <UART_SetConfig+0xe2>
 8005ffa:	2308      	movs	r3, #8
 8005ffc:	77fb      	strb	r3, [r7, #31]
 8005ffe:	e014      	b.n	800602a <UART_SetConfig+0xe2>
 8006000:	2310      	movs	r3, #16
 8006002:	77fb      	strb	r3, [r7, #31]
 8006004:	e011      	b.n	800602a <UART_SetConfig+0xe2>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a67      	ldr	r2, [pc, #412]	@ (80061a8 <UART_SetConfig+0x260>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d102      	bne.n	8006016 <UART_SetConfig+0xce>
 8006010:	2300      	movs	r3, #0
 8006012:	77fb      	strb	r3, [r7, #31]
 8006014:	e009      	b.n	800602a <UART_SetConfig+0xe2>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a64      	ldr	r2, [pc, #400]	@ (80061ac <UART_SetConfig+0x264>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d102      	bne.n	8006026 <UART_SetConfig+0xde>
 8006020:	2300      	movs	r3, #0
 8006022:	77fb      	strb	r3, [r7, #31]
 8006024:	e001      	b.n	800602a <UART_SetConfig+0xe2>
 8006026:	2310      	movs	r3, #16
 8006028:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	69db      	ldr	r3, [r3, #28]
 800602e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006032:	d15a      	bne.n	80060ea <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8006034:	7ffb      	ldrb	r3, [r7, #31]
 8006036:	2b08      	cmp	r3, #8
 8006038:	d827      	bhi.n	800608a <UART_SetConfig+0x142>
 800603a:	a201      	add	r2, pc, #4	@ (adr r2, 8006040 <UART_SetConfig+0xf8>)
 800603c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006040:	08006065 	.word	0x08006065
 8006044:	0800606d 	.word	0x0800606d
 8006048:	08006075 	.word	0x08006075
 800604c:	0800608b 	.word	0x0800608b
 8006050:	0800607b 	.word	0x0800607b
 8006054:	0800608b 	.word	0x0800608b
 8006058:	0800608b 	.word	0x0800608b
 800605c:	0800608b 	.word	0x0800608b
 8006060:	08006083 	.word	0x08006083
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006064:	f7fe fcee 	bl	8004a44 <HAL_RCC_GetPCLK1Freq>
 8006068:	61b8      	str	r0, [r7, #24]
        break;
 800606a:	e013      	b.n	8006094 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800606c:	f7fe fd0c 	bl	8004a88 <HAL_RCC_GetPCLK2Freq>
 8006070:	61b8      	str	r0, [r7, #24]
        break;
 8006072:	e00f      	b.n	8006094 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006074:	4b4e      	ldr	r3, [pc, #312]	@ (80061b0 <UART_SetConfig+0x268>)
 8006076:	61bb      	str	r3, [r7, #24]
        break;
 8006078:	e00c      	b.n	8006094 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800607a:	f7fe fc83 	bl	8004984 <HAL_RCC_GetSysClockFreq>
 800607e:	61b8      	str	r0, [r7, #24]
        break;
 8006080:	e008      	b.n	8006094 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006082:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006086:	61bb      	str	r3, [r7, #24]
        break;
 8006088:	e004      	b.n	8006094 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800608a:	2300      	movs	r3, #0
 800608c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	77bb      	strb	r3, [r7, #30]
        break;
 8006092:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d074      	beq.n	8006184 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	005a      	lsls	r2, r3, #1
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	085b      	lsrs	r3, r3, #1
 80060a4:	441a      	add	r2, r3
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	2b0f      	cmp	r3, #15
 80060b4:	d916      	bls.n	80060e4 <UART_SetConfig+0x19c>
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060bc:	d212      	bcs.n	80060e4 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	b29b      	uxth	r3, r3
 80060c2:	f023 030f 	bic.w	r3, r3, #15
 80060c6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	085b      	lsrs	r3, r3, #1
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	f003 0307 	and.w	r3, r3, #7
 80060d2:	b29a      	uxth	r2, r3
 80060d4:	89fb      	ldrh	r3, [r7, #14]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	89fa      	ldrh	r2, [r7, #14]
 80060e0:	60da      	str	r2, [r3, #12]
 80060e2:	e04f      	b.n	8006184 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	77bb      	strb	r3, [r7, #30]
 80060e8:	e04c      	b.n	8006184 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80060ea:	7ffb      	ldrb	r3, [r7, #31]
 80060ec:	2b08      	cmp	r3, #8
 80060ee:	d828      	bhi.n	8006142 <UART_SetConfig+0x1fa>
 80060f0:	a201      	add	r2, pc, #4	@ (adr r2, 80060f8 <UART_SetConfig+0x1b0>)
 80060f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060f6:	bf00      	nop
 80060f8:	0800611d 	.word	0x0800611d
 80060fc:	08006125 	.word	0x08006125
 8006100:	0800612d 	.word	0x0800612d
 8006104:	08006143 	.word	0x08006143
 8006108:	08006133 	.word	0x08006133
 800610c:	08006143 	.word	0x08006143
 8006110:	08006143 	.word	0x08006143
 8006114:	08006143 	.word	0x08006143
 8006118:	0800613b 	.word	0x0800613b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800611c:	f7fe fc92 	bl	8004a44 <HAL_RCC_GetPCLK1Freq>
 8006120:	61b8      	str	r0, [r7, #24]
        break;
 8006122:	e013      	b.n	800614c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006124:	f7fe fcb0 	bl	8004a88 <HAL_RCC_GetPCLK2Freq>
 8006128:	61b8      	str	r0, [r7, #24]
        break;
 800612a:	e00f      	b.n	800614c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800612c:	4b20      	ldr	r3, [pc, #128]	@ (80061b0 <UART_SetConfig+0x268>)
 800612e:	61bb      	str	r3, [r7, #24]
        break;
 8006130:	e00c      	b.n	800614c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006132:	f7fe fc27 	bl	8004984 <HAL_RCC_GetSysClockFreq>
 8006136:	61b8      	str	r0, [r7, #24]
        break;
 8006138:	e008      	b.n	800614c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800613a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800613e:	61bb      	str	r3, [r7, #24]
        break;
 8006140:	e004      	b.n	800614c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006142:	2300      	movs	r3, #0
 8006144:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	77bb      	strb	r3, [r7, #30]
        break;
 800614a:	bf00      	nop
    }

    if (pclk != 0U)
 800614c:	69bb      	ldr	r3, [r7, #24]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d018      	beq.n	8006184 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	085a      	lsrs	r2, r3, #1
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	441a      	add	r2, r3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	fbb2 f3f3 	udiv	r3, r2, r3
 8006164:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	2b0f      	cmp	r3, #15
 800616a:	d909      	bls.n	8006180 <UART_SetConfig+0x238>
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006172:	d205      	bcs.n	8006180 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	b29a      	uxth	r2, r3
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	60da      	str	r2, [r3, #12]
 800617e:	e001      	b.n	8006184 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006180:	2301      	movs	r3, #1
 8006182:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2200      	movs	r2, #0
 800618e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006190:	7fbb      	ldrb	r3, [r7, #30]
}
 8006192:	4618      	mov	r0, r3
 8006194:	3720      	adds	r7, #32
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	efff69f3 	.word	0xefff69f3
 80061a0:	40013800 	.word	0x40013800
 80061a4:	40021000 	.word	0x40021000
 80061a8:	40004400 	.word	0x40004400
 80061ac:	40004800 	.word	0x40004800
 80061b0:	007a1200 	.word	0x007a1200

080061b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c0:	f003 0308 	and.w	r3, r3, #8
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d00a      	beq.n	80061de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	430a      	orrs	r2, r1
 80061dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061e2:	f003 0301 	and.w	r3, r3, #1
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d00a      	beq.n	8006200 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	430a      	orrs	r2, r1
 80061fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006204:	f003 0302 	and.w	r3, r3, #2
 8006208:	2b00      	cmp	r3, #0
 800620a:	d00a      	beq.n	8006222 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	430a      	orrs	r2, r1
 8006220:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006226:	f003 0304 	and.w	r3, r3, #4
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00a      	beq.n	8006244 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	430a      	orrs	r2, r1
 8006242:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006248:	f003 0310 	and.w	r3, r3, #16
 800624c:	2b00      	cmp	r3, #0
 800624e:	d00a      	beq.n	8006266 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	430a      	orrs	r2, r1
 8006264:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800626a:	f003 0320 	and.w	r3, r3, #32
 800626e:	2b00      	cmp	r3, #0
 8006270:	d00a      	beq.n	8006288 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	430a      	orrs	r2, r1
 8006286:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800628c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006290:	2b00      	cmp	r3, #0
 8006292:	d01a      	beq.n	80062ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	430a      	orrs	r2, r1
 80062a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062b2:	d10a      	bne.n	80062ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	430a      	orrs	r2, r1
 80062c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00a      	beq.n	80062ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	430a      	orrs	r2, r1
 80062ea:	605a      	str	r2, [r3, #4]
  }
}
 80062ec:	bf00      	nop
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b098      	sub	sp, #96	@ 0x60
 80062fc:	af02      	add	r7, sp, #8
 80062fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2200      	movs	r2, #0
 8006304:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006308:	f7fb ff14 	bl	8002134 <HAL_GetTick>
 800630c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 0308 	and.w	r3, r3, #8
 8006318:	2b08      	cmp	r3, #8
 800631a:	d12e      	bne.n	800637a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800631c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006320:	9300      	str	r3, [sp, #0]
 8006322:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006324:	2200      	movs	r2, #0
 8006326:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 f88c 	bl	8006448 <UART_WaitOnFlagUntilTimeout>
 8006330:	4603      	mov	r3, r0
 8006332:	2b00      	cmp	r3, #0
 8006334:	d021      	beq.n	800637a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800633c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800633e:	e853 3f00 	ldrex	r3, [r3]
 8006342:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006346:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800634a:	653b      	str	r3, [r7, #80]	@ 0x50
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	461a      	mov	r2, r3
 8006352:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006354:	647b      	str	r3, [r7, #68]	@ 0x44
 8006356:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006358:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800635a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800635c:	e841 2300 	strex	r3, r2, [r1]
 8006360:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006362:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006364:	2b00      	cmp	r3, #0
 8006366:	d1e6      	bne.n	8006336 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2220      	movs	r2, #32
 800636c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006376:	2303      	movs	r3, #3
 8006378:	e062      	b.n	8006440 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 0304 	and.w	r3, r3, #4
 8006384:	2b04      	cmp	r3, #4
 8006386:	d149      	bne.n	800641c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006388:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800638c:	9300      	str	r3, [sp, #0]
 800638e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006390:	2200      	movs	r2, #0
 8006392:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f000 f856 	bl	8006448 <UART_WaitOnFlagUntilTimeout>
 800639c:	4603      	mov	r3, r0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d03c      	beq.n	800641c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063aa:	e853 3f00 	ldrex	r3, [r3]
 80063ae:	623b      	str	r3, [r7, #32]
   return(result);
 80063b0:	6a3b      	ldr	r3, [r7, #32]
 80063b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	461a      	mov	r2, r3
 80063be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80063c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063c8:	e841 2300 	strex	r3, r2, [r1]
 80063cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d1e6      	bne.n	80063a2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	3308      	adds	r3, #8
 80063da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	e853 3f00 	ldrex	r3, [r3]
 80063e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f023 0301 	bic.w	r3, r3, #1
 80063ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	3308      	adds	r3, #8
 80063f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063f4:	61fa      	str	r2, [r7, #28]
 80063f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f8:	69b9      	ldr	r1, [r7, #24]
 80063fa:	69fa      	ldr	r2, [r7, #28]
 80063fc:	e841 2300 	strex	r3, r2, [r1]
 8006400:	617b      	str	r3, [r7, #20]
   return(result);
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1e5      	bne.n	80063d4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2220      	movs	r2, #32
 800640c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006418:	2303      	movs	r3, #3
 800641a:	e011      	b.n	8006440 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2220      	movs	r2, #32
 8006420:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2220      	movs	r2, #32
 8006426:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2200      	movs	r2, #0
 800643a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800643e:	2300      	movs	r3, #0
}
 8006440:	4618      	mov	r0, r3
 8006442:	3758      	adds	r7, #88	@ 0x58
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b084      	sub	sp, #16
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	603b      	str	r3, [r7, #0]
 8006454:	4613      	mov	r3, r2
 8006456:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006458:	e04f      	b.n	80064fa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006460:	d04b      	beq.n	80064fa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006462:	f7fb fe67 	bl	8002134 <HAL_GetTick>
 8006466:	4602      	mov	r2, r0
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	1ad3      	subs	r3, r2, r3
 800646c:	69ba      	ldr	r2, [r7, #24]
 800646e:	429a      	cmp	r2, r3
 8006470:	d302      	bcc.n	8006478 <UART_WaitOnFlagUntilTimeout+0x30>
 8006472:	69bb      	ldr	r3, [r7, #24]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d101      	bne.n	800647c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006478:	2303      	movs	r3, #3
 800647a:	e04e      	b.n	800651a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f003 0304 	and.w	r3, r3, #4
 8006486:	2b00      	cmp	r3, #0
 8006488:	d037      	beq.n	80064fa <UART_WaitOnFlagUntilTimeout+0xb2>
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	2b80      	cmp	r3, #128	@ 0x80
 800648e:	d034      	beq.n	80064fa <UART_WaitOnFlagUntilTimeout+0xb2>
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	2b40      	cmp	r3, #64	@ 0x40
 8006494:	d031      	beq.n	80064fa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	69db      	ldr	r3, [r3, #28]
 800649c:	f003 0308 	and.w	r3, r3, #8
 80064a0:	2b08      	cmp	r3, #8
 80064a2:	d110      	bne.n	80064c6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2208      	movs	r2, #8
 80064aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064ac:	68f8      	ldr	r0, [r7, #12]
 80064ae:	f000 f838 	bl	8006522 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2208      	movs	r2, #8
 80064b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2200      	movs	r2, #0
 80064be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e029      	b.n	800651a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	69db      	ldr	r3, [r3, #28]
 80064cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064d4:	d111      	bne.n	80064fa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80064de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064e0:	68f8      	ldr	r0, [r7, #12]
 80064e2:	f000 f81e 	bl	8006522 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2220      	movs	r2, #32
 80064ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2200      	movs	r2, #0
 80064f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80064f6:	2303      	movs	r3, #3
 80064f8:	e00f      	b.n	800651a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	69da      	ldr	r2, [r3, #28]
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	4013      	ands	r3, r2
 8006504:	68ba      	ldr	r2, [r7, #8]
 8006506:	429a      	cmp	r2, r3
 8006508:	bf0c      	ite	eq
 800650a:	2301      	moveq	r3, #1
 800650c:	2300      	movne	r3, #0
 800650e:	b2db      	uxtb	r3, r3
 8006510:	461a      	mov	r2, r3
 8006512:	79fb      	ldrb	r3, [r7, #7]
 8006514:	429a      	cmp	r2, r3
 8006516:	d0a0      	beq.n	800645a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006518:	2300      	movs	r3, #0
}
 800651a:	4618      	mov	r0, r3
 800651c:	3710      	adds	r7, #16
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}

08006522 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006522:	b480      	push	{r7}
 8006524:	b095      	sub	sp, #84	@ 0x54
 8006526:	af00      	add	r7, sp, #0
 8006528:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006530:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006532:	e853 3f00 	ldrex	r3, [r3]
 8006536:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800653a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800653e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	461a      	mov	r2, r3
 8006546:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006548:	643b      	str	r3, [r7, #64]	@ 0x40
 800654a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800654c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800654e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006550:	e841 2300 	strex	r3, r2, [r1]
 8006554:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006558:	2b00      	cmp	r3, #0
 800655a:	d1e6      	bne.n	800652a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	3308      	adds	r3, #8
 8006562:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006564:	6a3b      	ldr	r3, [r7, #32]
 8006566:	e853 3f00 	ldrex	r3, [r3]
 800656a:	61fb      	str	r3, [r7, #28]
   return(result);
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	f023 0301 	bic.w	r3, r3, #1
 8006572:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	3308      	adds	r3, #8
 800657a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800657c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800657e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006580:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006582:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006584:	e841 2300 	strex	r3, r2, [r1]
 8006588:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800658a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800658c:	2b00      	cmp	r3, #0
 800658e:	d1e5      	bne.n	800655c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006594:	2b01      	cmp	r3, #1
 8006596:	d118      	bne.n	80065ca <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	e853 3f00 	ldrex	r3, [r3]
 80065a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	f023 0310 	bic.w	r3, r3, #16
 80065ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	461a      	mov	r2, r3
 80065b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065b6:	61bb      	str	r3, [r7, #24]
 80065b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ba:	6979      	ldr	r1, [r7, #20]
 80065bc:	69ba      	ldr	r2, [r7, #24]
 80065be:	e841 2300 	strex	r3, r2, [r1]
 80065c2:	613b      	str	r3, [r7, #16]
   return(result);
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d1e6      	bne.n	8006598 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2220      	movs	r2, #32
 80065ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80065de:	bf00      	nop
 80065e0:	3754      	adds	r7, #84	@ 0x54
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr

080065ea <__cvt>:
 80065ea:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065ee:	ec57 6b10 	vmov	r6, r7, d0
 80065f2:	2f00      	cmp	r7, #0
 80065f4:	460c      	mov	r4, r1
 80065f6:	4619      	mov	r1, r3
 80065f8:	463b      	mov	r3, r7
 80065fa:	bfbb      	ittet	lt
 80065fc:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006600:	461f      	movlt	r7, r3
 8006602:	2300      	movge	r3, #0
 8006604:	232d      	movlt	r3, #45	@ 0x2d
 8006606:	700b      	strb	r3, [r1, #0]
 8006608:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800660a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800660e:	4691      	mov	r9, r2
 8006610:	f023 0820 	bic.w	r8, r3, #32
 8006614:	bfbc      	itt	lt
 8006616:	4632      	movlt	r2, r6
 8006618:	4616      	movlt	r6, r2
 800661a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800661e:	d005      	beq.n	800662c <__cvt+0x42>
 8006620:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006624:	d100      	bne.n	8006628 <__cvt+0x3e>
 8006626:	3401      	adds	r4, #1
 8006628:	2102      	movs	r1, #2
 800662a:	e000      	b.n	800662e <__cvt+0x44>
 800662c:	2103      	movs	r1, #3
 800662e:	ab03      	add	r3, sp, #12
 8006630:	9301      	str	r3, [sp, #4]
 8006632:	ab02      	add	r3, sp, #8
 8006634:	9300      	str	r3, [sp, #0]
 8006636:	ec47 6b10 	vmov	d0, r6, r7
 800663a:	4653      	mov	r3, sl
 800663c:	4622      	mov	r2, r4
 800663e:	f000 fe37 	bl	80072b0 <_dtoa_r>
 8006642:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006646:	4605      	mov	r5, r0
 8006648:	d119      	bne.n	800667e <__cvt+0x94>
 800664a:	f019 0f01 	tst.w	r9, #1
 800664e:	d00e      	beq.n	800666e <__cvt+0x84>
 8006650:	eb00 0904 	add.w	r9, r0, r4
 8006654:	2200      	movs	r2, #0
 8006656:	2300      	movs	r3, #0
 8006658:	4630      	mov	r0, r6
 800665a:	4639      	mov	r1, r7
 800665c:	f7fa fa34 	bl	8000ac8 <__aeabi_dcmpeq>
 8006660:	b108      	cbz	r0, 8006666 <__cvt+0x7c>
 8006662:	f8cd 900c 	str.w	r9, [sp, #12]
 8006666:	2230      	movs	r2, #48	@ 0x30
 8006668:	9b03      	ldr	r3, [sp, #12]
 800666a:	454b      	cmp	r3, r9
 800666c:	d31e      	bcc.n	80066ac <__cvt+0xc2>
 800666e:	9b03      	ldr	r3, [sp, #12]
 8006670:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006672:	1b5b      	subs	r3, r3, r5
 8006674:	4628      	mov	r0, r5
 8006676:	6013      	str	r3, [r2, #0]
 8006678:	b004      	add	sp, #16
 800667a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800667e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006682:	eb00 0904 	add.w	r9, r0, r4
 8006686:	d1e5      	bne.n	8006654 <__cvt+0x6a>
 8006688:	7803      	ldrb	r3, [r0, #0]
 800668a:	2b30      	cmp	r3, #48	@ 0x30
 800668c:	d10a      	bne.n	80066a4 <__cvt+0xba>
 800668e:	2200      	movs	r2, #0
 8006690:	2300      	movs	r3, #0
 8006692:	4630      	mov	r0, r6
 8006694:	4639      	mov	r1, r7
 8006696:	f7fa fa17 	bl	8000ac8 <__aeabi_dcmpeq>
 800669a:	b918      	cbnz	r0, 80066a4 <__cvt+0xba>
 800669c:	f1c4 0401 	rsb	r4, r4, #1
 80066a0:	f8ca 4000 	str.w	r4, [sl]
 80066a4:	f8da 3000 	ldr.w	r3, [sl]
 80066a8:	4499      	add	r9, r3
 80066aa:	e7d3      	b.n	8006654 <__cvt+0x6a>
 80066ac:	1c59      	adds	r1, r3, #1
 80066ae:	9103      	str	r1, [sp, #12]
 80066b0:	701a      	strb	r2, [r3, #0]
 80066b2:	e7d9      	b.n	8006668 <__cvt+0x7e>

080066b4 <__exponent>:
 80066b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066b6:	2900      	cmp	r1, #0
 80066b8:	bfba      	itte	lt
 80066ba:	4249      	neglt	r1, r1
 80066bc:	232d      	movlt	r3, #45	@ 0x2d
 80066be:	232b      	movge	r3, #43	@ 0x2b
 80066c0:	2909      	cmp	r1, #9
 80066c2:	7002      	strb	r2, [r0, #0]
 80066c4:	7043      	strb	r3, [r0, #1]
 80066c6:	dd29      	ble.n	800671c <__exponent+0x68>
 80066c8:	f10d 0307 	add.w	r3, sp, #7
 80066cc:	461d      	mov	r5, r3
 80066ce:	270a      	movs	r7, #10
 80066d0:	461a      	mov	r2, r3
 80066d2:	fbb1 f6f7 	udiv	r6, r1, r7
 80066d6:	fb07 1416 	mls	r4, r7, r6, r1
 80066da:	3430      	adds	r4, #48	@ 0x30
 80066dc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80066e0:	460c      	mov	r4, r1
 80066e2:	2c63      	cmp	r4, #99	@ 0x63
 80066e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80066e8:	4631      	mov	r1, r6
 80066ea:	dcf1      	bgt.n	80066d0 <__exponent+0x1c>
 80066ec:	3130      	adds	r1, #48	@ 0x30
 80066ee:	1e94      	subs	r4, r2, #2
 80066f0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80066f4:	1c41      	adds	r1, r0, #1
 80066f6:	4623      	mov	r3, r4
 80066f8:	42ab      	cmp	r3, r5
 80066fa:	d30a      	bcc.n	8006712 <__exponent+0x5e>
 80066fc:	f10d 0309 	add.w	r3, sp, #9
 8006700:	1a9b      	subs	r3, r3, r2
 8006702:	42ac      	cmp	r4, r5
 8006704:	bf88      	it	hi
 8006706:	2300      	movhi	r3, #0
 8006708:	3302      	adds	r3, #2
 800670a:	4403      	add	r3, r0
 800670c:	1a18      	subs	r0, r3, r0
 800670e:	b003      	add	sp, #12
 8006710:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006712:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006716:	f801 6f01 	strb.w	r6, [r1, #1]!
 800671a:	e7ed      	b.n	80066f8 <__exponent+0x44>
 800671c:	2330      	movs	r3, #48	@ 0x30
 800671e:	3130      	adds	r1, #48	@ 0x30
 8006720:	7083      	strb	r3, [r0, #2]
 8006722:	70c1      	strb	r1, [r0, #3]
 8006724:	1d03      	adds	r3, r0, #4
 8006726:	e7f1      	b.n	800670c <__exponent+0x58>

08006728 <_printf_float>:
 8006728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800672c:	b08d      	sub	sp, #52	@ 0x34
 800672e:	460c      	mov	r4, r1
 8006730:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006734:	4616      	mov	r6, r2
 8006736:	461f      	mov	r7, r3
 8006738:	4605      	mov	r5, r0
 800673a:	f000 fcb9 	bl	80070b0 <_localeconv_r>
 800673e:	6803      	ldr	r3, [r0, #0]
 8006740:	9304      	str	r3, [sp, #16]
 8006742:	4618      	mov	r0, r3
 8006744:	f7f9 fd94 	bl	8000270 <strlen>
 8006748:	2300      	movs	r3, #0
 800674a:	930a      	str	r3, [sp, #40]	@ 0x28
 800674c:	f8d8 3000 	ldr.w	r3, [r8]
 8006750:	9005      	str	r0, [sp, #20]
 8006752:	3307      	adds	r3, #7
 8006754:	f023 0307 	bic.w	r3, r3, #7
 8006758:	f103 0208 	add.w	r2, r3, #8
 800675c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006760:	f8d4 b000 	ldr.w	fp, [r4]
 8006764:	f8c8 2000 	str.w	r2, [r8]
 8006768:	e9d3 8900 	ldrd	r8, r9, [r3]
 800676c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006770:	9307      	str	r3, [sp, #28]
 8006772:	f8cd 8018 	str.w	r8, [sp, #24]
 8006776:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800677a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800677e:	4b9c      	ldr	r3, [pc, #624]	@ (80069f0 <_printf_float+0x2c8>)
 8006780:	f04f 32ff 	mov.w	r2, #4294967295
 8006784:	f7fa f9d2 	bl	8000b2c <__aeabi_dcmpun>
 8006788:	bb70      	cbnz	r0, 80067e8 <_printf_float+0xc0>
 800678a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800678e:	4b98      	ldr	r3, [pc, #608]	@ (80069f0 <_printf_float+0x2c8>)
 8006790:	f04f 32ff 	mov.w	r2, #4294967295
 8006794:	f7fa f9ac 	bl	8000af0 <__aeabi_dcmple>
 8006798:	bb30      	cbnz	r0, 80067e8 <_printf_float+0xc0>
 800679a:	2200      	movs	r2, #0
 800679c:	2300      	movs	r3, #0
 800679e:	4640      	mov	r0, r8
 80067a0:	4649      	mov	r1, r9
 80067a2:	f7fa f99b 	bl	8000adc <__aeabi_dcmplt>
 80067a6:	b110      	cbz	r0, 80067ae <_printf_float+0x86>
 80067a8:	232d      	movs	r3, #45	@ 0x2d
 80067aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067ae:	4a91      	ldr	r2, [pc, #580]	@ (80069f4 <_printf_float+0x2cc>)
 80067b0:	4b91      	ldr	r3, [pc, #580]	@ (80069f8 <_printf_float+0x2d0>)
 80067b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80067b6:	bf8c      	ite	hi
 80067b8:	4690      	movhi	r8, r2
 80067ba:	4698      	movls	r8, r3
 80067bc:	2303      	movs	r3, #3
 80067be:	6123      	str	r3, [r4, #16]
 80067c0:	f02b 0304 	bic.w	r3, fp, #4
 80067c4:	6023      	str	r3, [r4, #0]
 80067c6:	f04f 0900 	mov.w	r9, #0
 80067ca:	9700      	str	r7, [sp, #0]
 80067cc:	4633      	mov	r3, r6
 80067ce:	aa0b      	add	r2, sp, #44	@ 0x2c
 80067d0:	4621      	mov	r1, r4
 80067d2:	4628      	mov	r0, r5
 80067d4:	f000 f9d2 	bl	8006b7c <_printf_common>
 80067d8:	3001      	adds	r0, #1
 80067da:	f040 808d 	bne.w	80068f8 <_printf_float+0x1d0>
 80067de:	f04f 30ff 	mov.w	r0, #4294967295
 80067e2:	b00d      	add	sp, #52	@ 0x34
 80067e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067e8:	4642      	mov	r2, r8
 80067ea:	464b      	mov	r3, r9
 80067ec:	4640      	mov	r0, r8
 80067ee:	4649      	mov	r1, r9
 80067f0:	f7fa f99c 	bl	8000b2c <__aeabi_dcmpun>
 80067f4:	b140      	cbz	r0, 8006808 <_printf_float+0xe0>
 80067f6:	464b      	mov	r3, r9
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	bfbc      	itt	lt
 80067fc:	232d      	movlt	r3, #45	@ 0x2d
 80067fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006802:	4a7e      	ldr	r2, [pc, #504]	@ (80069fc <_printf_float+0x2d4>)
 8006804:	4b7e      	ldr	r3, [pc, #504]	@ (8006a00 <_printf_float+0x2d8>)
 8006806:	e7d4      	b.n	80067b2 <_printf_float+0x8a>
 8006808:	6863      	ldr	r3, [r4, #4]
 800680a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800680e:	9206      	str	r2, [sp, #24]
 8006810:	1c5a      	adds	r2, r3, #1
 8006812:	d13b      	bne.n	800688c <_printf_float+0x164>
 8006814:	2306      	movs	r3, #6
 8006816:	6063      	str	r3, [r4, #4]
 8006818:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800681c:	2300      	movs	r3, #0
 800681e:	6022      	str	r2, [r4, #0]
 8006820:	9303      	str	r3, [sp, #12]
 8006822:	ab0a      	add	r3, sp, #40	@ 0x28
 8006824:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006828:	ab09      	add	r3, sp, #36	@ 0x24
 800682a:	9300      	str	r3, [sp, #0]
 800682c:	6861      	ldr	r1, [r4, #4]
 800682e:	ec49 8b10 	vmov	d0, r8, r9
 8006832:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006836:	4628      	mov	r0, r5
 8006838:	f7ff fed7 	bl	80065ea <__cvt>
 800683c:	9b06      	ldr	r3, [sp, #24]
 800683e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006840:	2b47      	cmp	r3, #71	@ 0x47
 8006842:	4680      	mov	r8, r0
 8006844:	d129      	bne.n	800689a <_printf_float+0x172>
 8006846:	1cc8      	adds	r0, r1, #3
 8006848:	db02      	blt.n	8006850 <_printf_float+0x128>
 800684a:	6863      	ldr	r3, [r4, #4]
 800684c:	4299      	cmp	r1, r3
 800684e:	dd41      	ble.n	80068d4 <_printf_float+0x1ac>
 8006850:	f1aa 0a02 	sub.w	sl, sl, #2
 8006854:	fa5f fa8a 	uxtb.w	sl, sl
 8006858:	3901      	subs	r1, #1
 800685a:	4652      	mov	r2, sl
 800685c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006860:	9109      	str	r1, [sp, #36]	@ 0x24
 8006862:	f7ff ff27 	bl	80066b4 <__exponent>
 8006866:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006868:	1813      	adds	r3, r2, r0
 800686a:	2a01      	cmp	r2, #1
 800686c:	4681      	mov	r9, r0
 800686e:	6123      	str	r3, [r4, #16]
 8006870:	dc02      	bgt.n	8006878 <_printf_float+0x150>
 8006872:	6822      	ldr	r2, [r4, #0]
 8006874:	07d2      	lsls	r2, r2, #31
 8006876:	d501      	bpl.n	800687c <_printf_float+0x154>
 8006878:	3301      	adds	r3, #1
 800687a:	6123      	str	r3, [r4, #16]
 800687c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006880:	2b00      	cmp	r3, #0
 8006882:	d0a2      	beq.n	80067ca <_printf_float+0xa2>
 8006884:	232d      	movs	r3, #45	@ 0x2d
 8006886:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800688a:	e79e      	b.n	80067ca <_printf_float+0xa2>
 800688c:	9a06      	ldr	r2, [sp, #24]
 800688e:	2a47      	cmp	r2, #71	@ 0x47
 8006890:	d1c2      	bne.n	8006818 <_printf_float+0xf0>
 8006892:	2b00      	cmp	r3, #0
 8006894:	d1c0      	bne.n	8006818 <_printf_float+0xf0>
 8006896:	2301      	movs	r3, #1
 8006898:	e7bd      	b.n	8006816 <_printf_float+0xee>
 800689a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800689e:	d9db      	bls.n	8006858 <_printf_float+0x130>
 80068a0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80068a4:	d118      	bne.n	80068d8 <_printf_float+0x1b0>
 80068a6:	2900      	cmp	r1, #0
 80068a8:	6863      	ldr	r3, [r4, #4]
 80068aa:	dd0b      	ble.n	80068c4 <_printf_float+0x19c>
 80068ac:	6121      	str	r1, [r4, #16]
 80068ae:	b913      	cbnz	r3, 80068b6 <_printf_float+0x18e>
 80068b0:	6822      	ldr	r2, [r4, #0]
 80068b2:	07d0      	lsls	r0, r2, #31
 80068b4:	d502      	bpl.n	80068bc <_printf_float+0x194>
 80068b6:	3301      	adds	r3, #1
 80068b8:	440b      	add	r3, r1
 80068ba:	6123      	str	r3, [r4, #16]
 80068bc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80068be:	f04f 0900 	mov.w	r9, #0
 80068c2:	e7db      	b.n	800687c <_printf_float+0x154>
 80068c4:	b913      	cbnz	r3, 80068cc <_printf_float+0x1a4>
 80068c6:	6822      	ldr	r2, [r4, #0]
 80068c8:	07d2      	lsls	r2, r2, #31
 80068ca:	d501      	bpl.n	80068d0 <_printf_float+0x1a8>
 80068cc:	3302      	adds	r3, #2
 80068ce:	e7f4      	b.n	80068ba <_printf_float+0x192>
 80068d0:	2301      	movs	r3, #1
 80068d2:	e7f2      	b.n	80068ba <_printf_float+0x192>
 80068d4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80068d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068da:	4299      	cmp	r1, r3
 80068dc:	db05      	blt.n	80068ea <_printf_float+0x1c2>
 80068de:	6823      	ldr	r3, [r4, #0]
 80068e0:	6121      	str	r1, [r4, #16]
 80068e2:	07d8      	lsls	r0, r3, #31
 80068e4:	d5ea      	bpl.n	80068bc <_printf_float+0x194>
 80068e6:	1c4b      	adds	r3, r1, #1
 80068e8:	e7e7      	b.n	80068ba <_printf_float+0x192>
 80068ea:	2900      	cmp	r1, #0
 80068ec:	bfd4      	ite	le
 80068ee:	f1c1 0202 	rsble	r2, r1, #2
 80068f2:	2201      	movgt	r2, #1
 80068f4:	4413      	add	r3, r2
 80068f6:	e7e0      	b.n	80068ba <_printf_float+0x192>
 80068f8:	6823      	ldr	r3, [r4, #0]
 80068fa:	055a      	lsls	r2, r3, #21
 80068fc:	d407      	bmi.n	800690e <_printf_float+0x1e6>
 80068fe:	6923      	ldr	r3, [r4, #16]
 8006900:	4642      	mov	r2, r8
 8006902:	4631      	mov	r1, r6
 8006904:	4628      	mov	r0, r5
 8006906:	47b8      	blx	r7
 8006908:	3001      	adds	r0, #1
 800690a:	d12b      	bne.n	8006964 <_printf_float+0x23c>
 800690c:	e767      	b.n	80067de <_printf_float+0xb6>
 800690e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006912:	f240 80dd 	bls.w	8006ad0 <_printf_float+0x3a8>
 8006916:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800691a:	2200      	movs	r2, #0
 800691c:	2300      	movs	r3, #0
 800691e:	f7fa f8d3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006922:	2800      	cmp	r0, #0
 8006924:	d033      	beq.n	800698e <_printf_float+0x266>
 8006926:	4a37      	ldr	r2, [pc, #220]	@ (8006a04 <_printf_float+0x2dc>)
 8006928:	2301      	movs	r3, #1
 800692a:	4631      	mov	r1, r6
 800692c:	4628      	mov	r0, r5
 800692e:	47b8      	blx	r7
 8006930:	3001      	adds	r0, #1
 8006932:	f43f af54 	beq.w	80067de <_printf_float+0xb6>
 8006936:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800693a:	4543      	cmp	r3, r8
 800693c:	db02      	blt.n	8006944 <_printf_float+0x21c>
 800693e:	6823      	ldr	r3, [r4, #0]
 8006940:	07d8      	lsls	r0, r3, #31
 8006942:	d50f      	bpl.n	8006964 <_printf_float+0x23c>
 8006944:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006948:	4631      	mov	r1, r6
 800694a:	4628      	mov	r0, r5
 800694c:	47b8      	blx	r7
 800694e:	3001      	adds	r0, #1
 8006950:	f43f af45 	beq.w	80067de <_printf_float+0xb6>
 8006954:	f04f 0900 	mov.w	r9, #0
 8006958:	f108 38ff 	add.w	r8, r8, #4294967295
 800695c:	f104 0a1a 	add.w	sl, r4, #26
 8006960:	45c8      	cmp	r8, r9
 8006962:	dc09      	bgt.n	8006978 <_printf_float+0x250>
 8006964:	6823      	ldr	r3, [r4, #0]
 8006966:	079b      	lsls	r3, r3, #30
 8006968:	f100 8103 	bmi.w	8006b72 <_printf_float+0x44a>
 800696c:	68e0      	ldr	r0, [r4, #12]
 800696e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006970:	4298      	cmp	r0, r3
 8006972:	bfb8      	it	lt
 8006974:	4618      	movlt	r0, r3
 8006976:	e734      	b.n	80067e2 <_printf_float+0xba>
 8006978:	2301      	movs	r3, #1
 800697a:	4652      	mov	r2, sl
 800697c:	4631      	mov	r1, r6
 800697e:	4628      	mov	r0, r5
 8006980:	47b8      	blx	r7
 8006982:	3001      	adds	r0, #1
 8006984:	f43f af2b 	beq.w	80067de <_printf_float+0xb6>
 8006988:	f109 0901 	add.w	r9, r9, #1
 800698c:	e7e8      	b.n	8006960 <_printf_float+0x238>
 800698e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006990:	2b00      	cmp	r3, #0
 8006992:	dc39      	bgt.n	8006a08 <_printf_float+0x2e0>
 8006994:	4a1b      	ldr	r2, [pc, #108]	@ (8006a04 <_printf_float+0x2dc>)
 8006996:	2301      	movs	r3, #1
 8006998:	4631      	mov	r1, r6
 800699a:	4628      	mov	r0, r5
 800699c:	47b8      	blx	r7
 800699e:	3001      	adds	r0, #1
 80069a0:	f43f af1d 	beq.w	80067de <_printf_float+0xb6>
 80069a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80069a8:	ea59 0303 	orrs.w	r3, r9, r3
 80069ac:	d102      	bne.n	80069b4 <_printf_float+0x28c>
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	07d9      	lsls	r1, r3, #31
 80069b2:	d5d7      	bpl.n	8006964 <_printf_float+0x23c>
 80069b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069b8:	4631      	mov	r1, r6
 80069ba:	4628      	mov	r0, r5
 80069bc:	47b8      	blx	r7
 80069be:	3001      	adds	r0, #1
 80069c0:	f43f af0d 	beq.w	80067de <_printf_float+0xb6>
 80069c4:	f04f 0a00 	mov.w	sl, #0
 80069c8:	f104 0b1a 	add.w	fp, r4, #26
 80069cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069ce:	425b      	negs	r3, r3
 80069d0:	4553      	cmp	r3, sl
 80069d2:	dc01      	bgt.n	80069d8 <_printf_float+0x2b0>
 80069d4:	464b      	mov	r3, r9
 80069d6:	e793      	b.n	8006900 <_printf_float+0x1d8>
 80069d8:	2301      	movs	r3, #1
 80069da:	465a      	mov	r2, fp
 80069dc:	4631      	mov	r1, r6
 80069de:	4628      	mov	r0, r5
 80069e0:	47b8      	blx	r7
 80069e2:	3001      	adds	r0, #1
 80069e4:	f43f aefb 	beq.w	80067de <_printf_float+0xb6>
 80069e8:	f10a 0a01 	add.w	sl, sl, #1
 80069ec:	e7ee      	b.n	80069cc <_printf_float+0x2a4>
 80069ee:	bf00      	nop
 80069f0:	7fefffff 	.word	0x7fefffff
 80069f4:	08009784 	.word	0x08009784
 80069f8:	08009780 	.word	0x08009780
 80069fc:	0800978c 	.word	0x0800978c
 8006a00:	08009788 	.word	0x08009788
 8006a04:	08009790 	.word	0x08009790
 8006a08:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a0a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006a0e:	4553      	cmp	r3, sl
 8006a10:	bfa8      	it	ge
 8006a12:	4653      	movge	r3, sl
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	4699      	mov	r9, r3
 8006a18:	dc36      	bgt.n	8006a88 <_printf_float+0x360>
 8006a1a:	f04f 0b00 	mov.w	fp, #0
 8006a1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a22:	f104 021a 	add.w	r2, r4, #26
 8006a26:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a28:	9306      	str	r3, [sp, #24]
 8006a2a:	eba3 0309 	sub.w	r3, r3, r9
 8006a2e:	455b      	cmp	r3, fp
 8006a30:	dc31      	bgt.n	8006a96 <_printf_float+0x36e>
 8006a32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a34:	459a      	cmp	sl, r3
 8006a36:	dc3a      	bgt.n	8006aae <_printf_float+0x386>
 8006a38:	6823      	ldr	r3, [r4, #0]
 8006a3a:	07da      	lsls	r2, r3, #31
 8006a3c:	d437      	bmi.n	8006aae <_printf_float+0x386>
 8006a3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a40:	ebaa 0903 	sub.w	r9, sl, r3
 8006a44:	9b06      	ldr	r3, [sp, #24]
 8006a46:	ebaa 0303 	sub.w	r3, sl, r3
 8006a4a:	4599      	cmp	r9, r3
 8006a4c:	bfa8      	it	ge
 8006a4e:	4699      	movge	r9, r3
 8006a50:	f1b9 0f00 	cmp.w	r9, #0
 8006a54:	dc33      	bgt.n	8006abe <_printf_float+0x396>
 8006a56:	f04f 0800 	mov.w	r8, #0
 8006a5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a5e:	f104 0b1a 	add.w	fp, r4, #26
 8006a62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a64:	ebaa 0303 	sub.w	r3, sl, r3
 8006a68:	eba3 0309 	sub.w	r3, r3, r9
 8006a6c:	4543      	cmp	r3, r8
 8006a6e:	f77f af79 	ble.w	8006964 <_printf_float+0x23c>
 8006a72:	2301      	movs	r3, #1
 8006a74:	465a      	mov	r2, fp
 8006a76:	4631      	mov	r1, r6
 8006a78:	4628      	mov	r0, r5
 8006a7a:	47b8      	blx	r7
 8006a7c:	3001      	adds	r0, #1
 8006a7e:	f43f aeae 	beq.w	80067de <_printf_float+0xb6>
 8006a82:	f108 0801 	add.w	r8, r8, #1
 8006a86:	e7ec      	b.n	8006a62 <_printf_float+0x33a>
 8006a88:	4642      	mov	r2, r8
 8006a8a:	4631      	mov	r1, r6
 8006a8c:	4628      	mov	r0, r5
 8006a8e:	47b8      	blx	r7
 8006a90:	3001      	adds	r0, #1
 8006a92:	d1c2      	bne.n	8006a1a <_printf_float+0x2f2>
 8006a94:	e6a3      	b.n	80067de <_printf_float+0xb6>
 8006a96:	2301      	movs	r3, #1
 8006a98:	4631      	mov	r1, r6
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	9206      	str	r2, [sp, #24]
 8006a9e:	47b8      	blx	r7
 8006aa0:	3001      	adds	r0, #1
 8006aa2:	f43f ae9c 	beq.w	80067de <_printf_float+0xb6>
 8006aa6:	9a06      	ldr	r2, [sp, #24]
 8006aa8:	f10b 0b01 	add.w	fp, fp, #1
 8006aac:	e7bb      	b.n	8006a26 <_printf_float+0x2fe>
 8006aae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ab2:	4631      	mov	r1, r6
 8006ab4:	4628      	mov	r0, r5
 8006ab6:	47b8      	blx	r7
 8006ab8:	3001      	adds	r0, #1
 8006aba:	d1c0      	bne.n	8006a3e <_printf_float+0x316>
 8006abc:	e68f      	b.n	80067de <_printf_float+0xb6>
 8006abe:	9a06      	ldr	r2, [sp, #24]
 8006ac0:	464b      	mov	r3, r9
 8006ac2:	4442      	add	r2, r8
 8006ac4:	4631      	mov	r1, r6
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	47b8      	blx	r7
 8006aca:	3001      	adds	r0, #1
 8006acc:	d1c3      	bne.n	8006a56 <_printf_float+0x32e>
 8006ace:	e686      	b.n	80067de <_printf_float+0xb6>
 8006ad0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006ad4:	f1ba 0f01 	cmp.w	sl, #1
 8006ad8:	dc01      	bgt.n	8006ade <_printf_float+0x3b6>
 8006ada:	07db      	lsls	r3, r3, #31
 8006adc:	d536      	bpl.n	8006b4c <_printf_float+0x424>
 8006ade:	2301      	movs	r3, #1
 8006ae0:	4642      	mov	r2, r8
 8006ae2:	4631      	mov	r1, r6
 8006ae4:	4628      	mov	r0, r5
 8006ae6:	47b8      	blx	r7
 8006ae8:	3001      	adds	r0, #1
 8006aea:	f43f ae78 	beq.w	80067de <_printf_float+0xb6>
 8006aee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006af2:	4631      	mov	r1, r6
 8006af4:	4628      	mov	r0, r5
 8006af6:	47b8      	blx	r7
 8006af8:	3001      	adds	r0, #1
 8006afa:	f43f ae70 	beq.w	80067de <_printf_float+0xb6>
 8006afe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006b02:	2200      	movs	r2, #0
 8006b04:	2300      	movs	r3, #0
 8006b06:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b0a:	f7f9 ffdd 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b0e:	b9c0      	cbnz	r0, 8006b42 <_printf_float+0x41a>
 8006b10:	4653      	mov	r3, sl
 8006b12:	f108 0201 	add.w	r2, r8, #1
 8006b16:	4631      	mov	r1, r6
 8006b18:	4628      	mov	r0, r5
 8006b1a:	47b8      	blx	r7
 8006b1c:	3001      	adds	r0, #1
 8006b1e:	d10c      	bne.n	8006b3a <_printf_float+0x412>
 8006b20:	e65d      	b.n	80067de <_printf_float+0xb6>
 8006b22:	2301      	movs	r3, #1
 8006b24:	465a      	mov	r2, fp
 8006b26:	4631      	mov	r1, r6
 8006b28:	4628      	mov	r0, r5
 8006b2a:	47b8      	blx	r7
 8006b2c:	3001      	adds	r0, #1
 8006b2e:	f43f ae56 	beq.w	80067de <_printf_float+0xb6>
 8006b32:	f108 0801 	add.w	r8, r8, #1
 8006b36:	45d0      	cmp	r8, sl
 8006b38:	dbf3      	blt.n	8006b22 <_printf_float+0x3fa>
 8006b3a:	464b      	mov	r3, r9
 8006b3c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006b40:	e6df      	b.n	8006902 <_printf_float+0x1da>
 8006b42:	f04f 0800 	mov.w	r8, #0
 8006b46:	f104 0b1a 	add.w	fp, r4, #26
 8006b4a:	e7f4      	b.n	8006b36 <_printf_float+0x40e>
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	4642      	mov	r2, r8
 8006b50:	e7e1      	b.n	8006b16 <_printf_float+0x3ee>
 8006b52:	2301      	movs	r3, #1
 8006b54:	464a      	mov	r2, r9
 8006b56:	4631      	mov	r1, r6
 8006b58:	4628      	mov	r0, r5
 8006b5a:	47b8      	blx	r7
 8006b5c:	3001      	adds	r0, #1
 8006b5e:	f43f ae3e 	beq.w	80067de <_printf_float+0xb6>
 8006b62:	f108 0801 	add.w	r8, r8, #1
 8006b66:	68e3      	ldr	r3, [r4, #12]
 8006b68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b6a:	1a5b      	subs	r3, r3, r1
 8006b6c:	4543      	cmp	r3, r8
 8006b6e:	dcf0      	bgt.n	8006b52 <_printf_float+0x42a>
 8006b70:	e6fc      	b.n	800696c <_printf_float+0x244>
 8006b72:	f04f 0800 	mov.w	r8, #0
 8006b76:	f104 0919 	add.w	r9, r4, #25
 8006b7a:	e7f4      	b.n	8006b66 <_printf_float+0x43e>

08006b7c <_printf_common>:
 8006b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b80:	4616      	mov	r6, r2
 8006b82:	4698      	mov	r8, r3
 8006b84:	688a      	ldr	r2, [r1, #8]
 8006b86:	690b      	ldr	r3, [r1, #16]
 8006b88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	bfb8      	it	lt
 8006b90:	4613      	movlt	r3, r2
 8006b92:	6033      	str	r3, [r6, #0]
 8006b94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b98:	4607      	mov	r7, r0
 8006b9a:	460c      	mov	r4, r1
 8006b9c:	b10a      	cbz	r2, 8006ba2 <_printf_common+0x26>
 8006b9e:	3301      	adds	r3, #1
 8006ba0:	6033      	str	r3, [r6, #0]
 8006ba2:	6823      	ldr	r3, [r4, #0]
 8006ba4:	0699      	lsls	r1, r3, #26
 8006ba6:	bf42      	ittt	mi
 8006ba8:	6833      	ldrmi	r3, [r6, #0]
 8006baa:	3302      	addmi	r3, #2
 8006bac:	6033      	strmi	r3, [r6, #0]
 8006bae:	6825      	ldr	r5, [r4, #0]
 8006bb0:	f015 0506 	ands.w	r5, r5, #6
 8006bb4:	d106      	bne.n	8006bc4 <_printf_common+0x48>
 8006bb6:	f104 0a19 	add.w	sl, r4, #25
 8006bba:	68e3      	ldr	r3, [r4, #12]
 8006bbc:	6832      	ldr	r2, [r6, #0]
 8006bbe:	1a9b      	subs	r3, r3, r2
 8006bc0:	42ab      	cmp	r3, r5
 8006bc2:	dc26      	bgt.n	8006c12 <_printf_common+0x96>
 8006bc4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006bc8:	6822      	ldr	r2, [r4, #0]
 8006bca:	3b00      	subs	r3, #0
 8006bcc:	bf18      	it	ne
 8006bce:	2301      	movne	r3, #1
 8006bd0:	0692      	lsls	r2, r2, #26
 8006bd2:	d42b      	bmi.n	8006c2c <_printf_common+0xb0>
 8006bd4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006bd8:	4641      	mov	r1, r8
 8006bda:	4638      	mov	r0, r7
 8006bdc:	47c8      	blx	r9
 8006bde:	3001      	adds	r0, #1
 8006be0:	d01e      	beq.n	8006c20 <_printf_common+0xa4>
 8006be2:	6823      	ldr	r3, [r4, #0]
 8006be4:	6922      	ldr	r2, [r4, #16]
 8006be6:	f003 0306 	and.w	r3, r3, #6
 8006bea:	2b04      	cmp	r3, #4
 8006bec:	bf02      	ittt	eq
 8006bee:	68e5      	ldreq	r5, [r4, #12]
 8006bf0:	6833      	ldreq	r3, [r6, #0]
 8006bf2:	1aed      	subeq	r5, r5, r3
 8006bf4:	68a3      	ldr	r3, [r4, #8]
 8006bf6:	bf0c      	ite	eq
 8006bf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006bfc:	2500      	movne	r5, #0
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	bfc4      	itt	gt
 8006c02:	1a9b      	subgt	r3, r3, r2
 8006c04:	18ed      	addgt	r5, r5, r3
 8006c06:	2600      	movs	r6, #0
 8006c08:	341a      	adds	r4, #26
 8006c0a:	42b5      	cmp	r5, r6
 8006c0c:	d11a      	bne.n	8006c44 <_printf_common+0xc8>
 8006c0e:	2000      	movs	r0, #0
 8006c10:	e008      	b.n	8006c24 <_printf_common+0xa8>
 8006c12:	2301      	movs	r3, #1
 8006c14:	4652      	mov	r2, sl
 8006c16:	4641      	mov	r1, r8
 8006c18:	4638      	mov	r0, r7
 8006c1a:	47c8      	blx	r9
 8006c1c:	3001      	adds	r0, #1
 8006c1e:	d103      	bne.n	8006c28 <_printf_common+0xac>
 8006c20:	f04f 30ff 	mov.w	r0, #4294967295
 8006c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c28:	3501      	adds	r5, #1
 8006c2a:	e7c6      	b.n	8006bba <_printf_common+0x3e>
 8006c2c:	18e1      	adds	r1, r4, r3
 8006c2e:	1c5a      	adds	r2, r3, #1
 8006c30:	2030      	movs	r0, #48	@ 0x30
 8006c32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c36:	4422      	add	r2, r4
 8006c38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c40:	3302      	adds	r3, #2
 8006c42:	e7c7      	b.n	8006bd4 <_printf_common+0x58>
 8006c44:	2301      	movs	r3, #1
 8006c46:	4622      	mov	r2, r4
 8006c48:	4641      	mov	r1, r8
 8006c4a:	4638      	mov	r0, r7
 8006c4c:	47c8      	blx	r9
 8006c4e:	3001      	adds	r0, #1
 8006c50:	d0e6      	beq.n	8006c20 <_printf_common+0xa4>
 8006c52:	3601      	adds	r6, #1
 8006c54:	e7d9      	b.n	8006c0a <_printf_common+0x8e>
	...

08006c58 <_printf_i>:
 8006c58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c5c:	7e0f      	ldrb	r7, [r1, #24]
 8006c5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c60:	2f78      	cmp	r7, #120	@ 0x78
 8006c62:	4691      	mov	r9, r2
 8006c64:	4680      	mov	r8, r0
 8006c66:	460c      	mov	r4, r1
 8006c68:	469a      	mov	sl, r3
 8006c6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c6e:	d807      	bhi.n	8006c80 <_printf_i+0x28>
 8006c70:	2f62      	cmp	r7, #98	@ 0x62
 8006c72:	d80a      	bhi.n	8006c8a <_printf_i+0x32>
 8006c74:	2f00      	cmp	r7, #0
 8006c76:	f000 80d1 	beq.w	8006e1c <_printf_i+0x1c4>
 8006c7a:	2f58      	cmp	r7, #88	@ 0x58
 8006c7c:	f000 80b8 	beq.w	8006df0 <_printf_i+0x198>
 8006c80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c88:	e03a      	b.n	8006d00 <_printf_i+0xa8>
 8006c8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c8e:	2b15      	cmp	r3, #21
 8006c90:	d8f6      	bhi.n	8006c80 <_printf_i+0x28>
 8006c92:	a101      	add	r1, pc, #4	@ (adr r1, 8006c98 <_printf_i+0x40>)
 8006c94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c98:	08006cf1 	.word	0x08006cf1
 8006c9c:	08006d05 	.word	0x08006d05
 8006ca0:	08006c81 	.word	0x08006c81
 8006ca4:	08006c81 	.word	0x08006c81
 8006ca8:	08006c81 	.word	0x08006c81
 8006cac:	08006c81 	.word	0x08006c81
 8006cb0:	08006d05 	.word	0x08006d05
 8006cb4:	08006c81 	.word	0x08006c81
 8006cb8:	08006c81 	.word	0x08006c81
 8006cbc:	08006c81 	.word	0x08006c81
 8006cc0:	08006c81 	.word	0x08006c81
 8006cc4:	08006e03 	.word	0x08006e03
 8006cc8:	08006d2f 	.word	0x08006d2f
 8006ccc:	08006dbd 	.word	0x08006dbd
 8006cd0:	08006c81 	.word	0x08006c81
 8006cd4:	08006c81 	.word	0x08006c81
 8006cd8:	08006e25 	.word	0x08006e25
 8006cdc:	08006c81 	.word	0x08006c81
 8006ce0:	08006d2f 	.word	0x08006d2f
 8006ce4:	08006c81 	.word	0x08006c81
 8006ce8:	08006c81 	.word	0x08006c81
 8006cec:	08006dc5 	.word	0x08006dc5
 8006cf0:	6833      	ldr	r3, [r6, #0]
 8006cf2:	1d1a      	adds	r2, r3, #4
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	6032      	str	r2, [r6, #0]
 8006cf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006cfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d00:	2301      	movs	r3, #1
 8006d02:	e09c      	b.n	8006e3e <_printf_i+0x1e6>
 8006d04:	6833      	ldr	r3, [r6, #0]
 8006d06:	6820      	ldr	r0, [r4, #0]
 8006d08:	1d19      	adds	r1, r3, #4
 8006d0a:	6031      	str	r1, [r6, #0]
 8006d0c:	0606      	lsls	r6, r0, #24
 8006d0e:	d501      	bpl.n	8006d14 <_printf_i+0xbc>
 8006d10:	681d      	ldr	r5, [r3, #0]
 8006d12:	e003      	b.n	8006d1c <_printf_i+0xc4>
 8006d14:	0645      	lsls	r5, r0, #25
 8006d16:	d5fb      	bpl.n	8006d10 <_printf_i+0xb8>
 8006d18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d1c:	2d00      	cmp	r5, #0
 8006d1e:	da03      	bge.n	8006d28 <_printf_i+0xd0>
 8006d20:	232d      	movs	r3, #45	@ 0x2d
 8006d22:	426d      	negs	r5, r5
 8006d24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d28:	4858      	ldr	r0, [pc, #352]	@ (8006e8c <_printf_i+0x234>)
 8006d2a:	230a      	movs	r3, #10
 8006d2c:	e011      	b.n	8006d52 <_printf_i+0xfa>
 8006d2e:	6821      	ldr	r1, [r4, #0]
 8006d30:	6833      	ldr	r3, [r6, #0]
 8006d32:	0608      	lsls	r0, r1, #24
 8006d34:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d38:	d402      	bmi.n	8006d40 <_printf_i+0xe8>
 8006d3a:	0649      	lsls	r1, r1, #25
 8006d3c:	bf48      	it	mi
 8006d3e:	b2ad      	uxthmi	r5, r5
 8006d40:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d42:	4852      	ldr	r0, [pc, #328]	@ (8006e8c <_printf_i+0x234>)
 8006d44:	6033      	str	r3, [r6, #0]
 8006d46:	bf14      	ite	ne
 8006d48:	230a      	movne	r3, #10
 8006d4a:	2308      	moveq	r3, #8
 8006d4c:	2100      	movs	r1, #0
 8006d4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d52:	6866      	ldr	r6, [r4, #4]
 8006d54:	60a6      	str	r6, [r4, #8]
 8006d56:	2e00      	cmp	r6, #0
 8006d58:	db05      	blt.n	8006d66 <_printf_i+0x10e>
 8006d5a:	6821      	ldr	r1, [r4, #0]
 8006d5c:	432e      	orrs	r6, r5
 8006d5e:	f021 0104 	bic.w	r1, r1, #4
 8006d62:	6021      	str	r1, [r4, #0]
 8006d64:	d04b      	beq.n	8006dfe <_printf_i+0x1a6>
 8006d66:	4616      	mov	r6, r2
 8006d68:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d6c:	fb03 5711 	mls	r7, r3, r1, r5
 8006d70:	5dc7      	ldrb	r7, [r0, r7]
 8006d72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d76:	462f      	mov	r7, r5
 8006d78:	42bb      	cmp	r3, r7
 8006d7a:	460d      	mov	r5, r1
 8006d7c:	d9f4      	bls.n	8006d68 <_printf_i+0x110>
 8006d7e:	2b08      	cmp	r3, #8
 8006d80:	d10b      	bne.n	8006d9a <_printf_i+0x142>
 8006d82:	6823      	ldr	r3, [r4, #0]
 8006d84:	07df      	lsls	r7, r3, #31
 8006d86:	d508      	bpl.n	8006d9a <_printf_i+0x142>
 8006d88:	6923      	ldr	r3, [r4, #16]
 8006d8a:	6861      	ldr	r1, [r4, #4]
 8006d8c:	4299      	cmp	r1, r3
 8006d8e:	bfde      	ittt	le
 8006d90:	2330      	movle	r3, #48	@ 0x30
 8006d92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d9a:	1b92      	subs	r2, r2, r6
 8006d9c:	6122      	str	r2, [r4, #16]
 8006d9e:	f8cd a000 	str.w	sl, [sp]
 8006da2:	464b      	mov	r3, r9
 8006da4:	aa03      	add	r2, sp, #12
 8006da6:	4621      	mov	r1, r4
 8006da8:	4640      	mov	r0, r8
 8006daa:	f7ff fee7 	bl	8006b7c <_printf_common>
 8006dae:	3001      	adds	r0, #1
 8006db0:	d14a      	bne.n	8006e48 <_printf_i+0x1f0>
 8006db2:	f04f 30ff 	mov.w	r0, #4294967295
 8006db6:	b004      	add	sp, #16
 8006db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dbc:	6823      	ldr	r3, [r4, #0]
 8006dbe:	f043 0320 	orr.w	r3, r3, #32
 8006dc2:	6023      	str	r3, [r4, #0]
 8006dc4:	4832      	ldr	r0, [pc, #200]	@ (8006e90 <_printf_i+0x238>)
 8006dc6:	2778      	movs	r7, #120	@ 0x78
 8006dc8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006dcc:	6823      	ldr	r3, [r4, #0]
 8006dce:	6831      	ldr	r1, [r6, #0]
 8006dd0:	061f      	lsls	r7, r3, #24
 8006dd2:	f851 5b04 	ldr.w	r5, [r1], #4
 8006dd6:	d402      	bmi.n	8006dde <_printf_i+0x186>
 8006dd8:	065f      	lsls	r7, r3, #25
 8006dda:	bf48      	it	mi
 8006ddc:	b2ad      	uxthmi	r5, r5
 8006dde:	6031      	str	r1, [r6, #0]
 8006de0:	07d9      	lsls	r1, r3, #31
 8006de2:	bf44      	itt	mi
 8006de4:	f043 0320 	orrmi.w	r3, r3, #32
 8006de8:	6023      	strmi	r3, [r4, #0]
 8006dea:	b11d      	cbz	r5, 8006df4 <_printf_i+0x19c>
 8006dec:	2310      	movs	r3, #16
 8006dee:	e7ad      	b.n	8006d4c <_printf_i+0xf4>
 8006df0:	4826      	ldr	r0, [pc, #152]	@ (8006e8c <_printf_i+0x234>)
 8006df2:	e7e9      	b.n	8006dc8 <_printf_i+0x170>
 8006df4:	6823      	ldr	r3, [r4, #0]
 8006df6:	f023 0320 	bic.w	r3, r3, #32
 8006dfa:	6023      	str	r3, [r4, #0]
 8006dfc:	e7f6      	b.n	8006dec <_printf_i+0x194>
 8006dfe:	4616      	mov	r6, r2
 8006e00:	e7bd      	b.n	8006d7e <_printf_i+0x126>
 8006e02:	6833      	ldr	r3, [r6, #0]
 8006e04:	6825      	ldr	r5, [r4, #0]
 8006e06:	6961      	ldr	r1, [r4, #20]
 8006e08:	1d18      	adds	r0, r3, #4
 8006e0a:	6030      	str	r0, [r6, #0]
 8006e0c:	062e      	lsls	r6, r5, #24
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	d501      	bpl.n	8006e16 <_printf_i+0x1be>
 8006e12:	6019      	str	r1, [r3, #0]
 8006e14:	e002      	b.n	8006e1c <_printf_i+0x1c4>
 8006e16:	0668      	lsls	r0, r5, #25
 8006e18:	d5fb      	bpl.n	8006e12 <_printf_i+0x1ba>
 8006e1a:	8019      	strh	r1, [r3, #0]
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	6123      	str	r3, [r4, #16]
 8006e20:	4616      	mov	r6, r2
 8006e22:	e7bc      	b.n	8006d9e <_printf_i+0x146>
 8006e24:	6833      	ldr	r3, [r6, #0]
 8006e26:	1d1a      	adds	r2, r3, #4
 8006e28:	6032      	str	r2, [r6, #0]
 8006e2a:	681e      	ldr	r6, [r3, #0]
 8006e2c:	6862      	ldr	r2, [r4, #4]
 8006e2e:	2100      	movs	r1, #0
 8006e30:	4630      	mov	r0, r6
 8006e32:	f7f9 f9cd 	bl	80001d0 <memchr>
 8006e36:	b108      	cbz	r0, 8006e3c <_printf_i+0x1e4>
 8006e38:	1b80      	subs	r0, r0, r6
 8006e3a:	6060      	str	r0, [r4, #4]
 8006e3c:	6863      	ldr	r3, [r4, #4]
 8006e3e:	6123      	str	r3, [r4, #16]
 8006e40:	2300      	movs	r3, #0
 8006e42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e46:	e7aa      	b.n	8006d9e <_printf_i+0x146>
 8006e48:	6923      	ldr	r3, [r4, #16]
 8006e4a:	4632      	mov	r2, r6
 8006e4c:	4649      	mov	r1, r9
 8006e4e:	4640      	mov	r0, r8
 8006e50:	47d0      	blx	sl
 8006e52:	3001      	adds	r0, #1
 8006e54:	d0ad      	beq.n	8006db2 <_printf_i+0x15a>
 8006e56:	6823      	ldr	r3, [r4, #0]
 8006e58:	079b      	lsls	r3, r3, #30
 8006e5a:	d413      	bmi.n	8006e84 <_printf_i+0x22c>
 8006e5c:	68e0      	ldr	r0, [r4, #12]
 8006e5e:	9b03      	ldr	r3, [sp, #12]
 8006e60:	4298      	cmp	r0, r3
 8006e62:	bfb8      	it	lt
 8006e64:	4618      	movlt	r0, r3
 8006e66:	e7a6      	b.n	8006db6 <_printf_i+0x15e>
 8006e68:	2301      	movs	r3, #1
 8006e6a:	4632      	mov	r2, r6
 8006e6c:	4649      	mov	r1, r9
 8006e6e:	4640      	mov	r0, r8
 8006e70:	47d0      	blx	sl
 8006e72:	3001      	adds	r0, #1
 8006e74:	d09d      	beq.n	8006db2 <_printf_i+0x15a>
 8006e76:	3501      	adds	r5, #1
 8006e78:	68e3      	ldr	r3, [r4, #12]
 8006e7a:	9903      	ldr	r1, [sp, #12]
 8006e7c:	1a5b      	subs	r3, r3, r1
 8006e7e:	42ab      	cmp	r3, r5
 8006e80:	dcf2      	bgt.n	8006e68 <_printf_i+0x210>
 8006e82:	e7eb      	b.n	8006e5c <_printf_i+0x204>
 8006e84:	2500      	movs	r5, #0
 8006e86:	f104 0619 	add.w	r6, r4, #25
 8006e8a:	e7f5      	b.n	8006e78 <_printf_i+0x220>
 8006e8c:	08009792 	.word	0x08009792
 8006e90:	080097a3 	.word	0x080097a3

08006e94 <std>:
 8006e94:	2300      	movs	r3, #0
 8006e96:	b510      	push	{r4, lr}
 8006e98:	4604      	mov	r4, r0
 8006e9a:	e9c0 3300 	strd	r3, r3, [r0]
 8006e9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ea2:	6083      	str	r3, [r0, #8]
 8006ea4:	8181      	strh	r1, [r0, #12]
 8006ea6:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ea8:	81c2      	strh	r2, [r0, #14]
 8006eaa:	6183      	str	r3, [r0, #24]
 8006eac:	4619      	mov	r1, r3
 8006eae:	2208      	movs	r2, #8
 8006eb0:	305c      	adds	r0, #92	@ 0x5c
 8006eb2:	f000 f8f4 	bl	800709e <memset>
 8006eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8006eec <std+0x58>)
 8006eb8:	6263      	str	r3, [r4, #36]	@ 0x24
 8006eba:	4b0d      	ldr	r3, [pc, #52]	@ (8006ef0 <std+0x5c>)
 8006ebc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8006ef4 <std+0x60>)
 8006ec0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ef8 <std+0x64>)
 8006ec4:	6323      	str	r3, [r4, #48]	@ 0x30
 8006ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8006efc <std+0x68>)
 8006ec8:	6224      	str	r4, [r4, #32]
 8006eca:	429c      	cmp	r4, r3
 8006ecc:	d006      	beq.n	8006edc <std+0x48>
 8006ece:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006ed2:	4294      	cmp	r4, r2
 8006ed4:	d002      	beq.n	8006edc <std+0x48>
 8006ed6:	33d0      	adds	r3, #208	@ 0xd0
 8006ed8:	429c      	cmp	r4, r3
 8006eda:	d105      	bne.n	8006ee8 <std+0x54>
 8006edc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006ee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ee4:	f000 b958 	b.w	8007198 <__retarget_lock_init_recursive>
 8006ee8:	bd10      	pop	{r4, pc}
 8006eea:	bf00      	nop
 8006eec:	08007019 	.word	0x08007019
 8006ef0:	0800703b 	.word	0x0800703b
 8006ef4:	08007073 	.word	0x08007073
 8006ef8:	08007097 	.word	0x08007097
 8006efc:	200003f4 	.word	0x200003f4

08006f00 <stdio_exit_handler>:
 8006f00:	4a02      	ldr	r2, [pc, #8]	@ (8006f0c <stdio_exit_handler+0xc>)
 8006f02:	4903      	ldr	r1, [pc, #12]	@ (8006f10 <stdio_exit_handler+0x10>)
 8006f04:	4803      	ldr	r0, [pc, #12]	@ (8006f14 <stdio_exit_handler+0x14>)
 8006f06:	f000 b869 	b.w	8006fdc <_fwalk_sglue>
 8006f0a:	bf00      	nop
 8006f0c:	20000010 	.word	0x20000010
 8006f10:	0800884d 	.word	0x0800884d
 8006f14:	20000020 	.word	0x20000020

08006f18 <cleanup_stdio>:
 8006f18:	6841      	ldr	r1, [r0, #4]
 8006f1a:	4b0c      	ldr	r3, [pc, #48]	@ (8006f4c <cleanup_stdio+0x34>)
 8006f1c:	4299      	cmp	r1, r3
 8006f1e:	b510      	push	{r4, lr}
 8006f20:	4604      	mov	r4, r0
 8006f22:	d001      	beq.n	8006f28 <cleanup_stdio+0x10>
 8006f24:	f001 fc92 	bl	800884c <_fflush_r>
 8006f28:	68a1      	ldr	r1, [r4, #8]
 8006f2a:	4b09      	ldr	r3, [pc, #36]	@ (8006f50 <cleanup_stdio+0x38>)
 8006f2c:	4299      	cmp	r1, r3
 8006f2e:	d002      	beq.n	8006f36 <cleanup_stdio+0x1e>
 8006f30:	4620      	mov	r0, r4
 8006f32:	f001 fc8b 	bl	800884c <_fflush_r>
 8006f36:	68e1      	ldr	r1, [r4, #12]
 8006f38:	4b06      	ldr	r3, [pc, #24]	@ (8006f54 <cleanup_stdio+0x3c>)
 8006f3a:	4299      	cmp	r1, r3
 8006f3c:	d004      	beq.n	8006f48 <cleanup_stdio+0x30>
 8006f3e:	4620      	mov	r0, r4
 8006f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f44:	f001 bc82 	b.w	800884c <_fflush_r>
 8006f48:	bd10      	pop	{r4, pc}
 8006f4a:	bf00      	nop
 8006f4c:	200003f4 	.word	0x200003f4
 8006f50:	2000045c 	.word	0x2000045c
 8006f54:	200004c4 	.word	0x200004c4

08006f58 <global_stdio_init.part.0>:
 8006f58:	b510      	push	{r4, lr}
 8006f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8006f88 <global_stdio_init.part.0+0x30>)
 8006f5c:	4c0b      	ldr	r4, [pc, #44]	@ (8006f8c <global_stdio_init.part.0+0x34>)
 8006f5e:	4a0c      	ldr	r2, [pc, #48]	@ (8006f90 <global_stdio_init.part.0+0x38>)
 8006f60:	601a      	str	r2, [r3, #0]
 8006f62:	4620      	mov	r0, r4
 8006f64:	2200      	movs	r2, #0
 8006f66:	2104      	movs	r1, #4
 8006f68:	f7ff ff94 	bl	8006e94 <std>
 8006f6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006f70:	2201      	movs	r2, #1
 8006f72:	2109      	movs	r1, #9
 8006f74:	f7ff ff8e 	bl	8006e94 <std>
 8006f78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006f7c:	2202      	movs	r2, #2
 8006f7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f82:	2112      	movs	r1, #18
 8006f84:	f7ff bf86 	b.w	8006e94 <std>
 8006f88:	2000052c 	.word	0x2000052c
 8006f8c:	200003f4 	.word	0x200003f4
 8006f90:	08006f01 	.word	0x08006f01

08006f94 <__sfp_lock_acquire>:
 8006f94:	4801      	ldr	r0, [pc, #4]	@ (8006f9c <__sfp_lock_acquire+0x8>)
 8006f96:	f000 b900 	b.w	800719a <__retarget_lock_acquire_recursive>
 8006f9a:	bf00      	nop
 8006f9c:	20000535 	.word	0x20000535

08006fa0 <__sfp_lock_release>:
 8006fa0:	4801      	ldr	r0, [pc, #4]	@ (8006fa8 <__sfp_lock_release+0x8>)
 8006fa2:	f000 b8fb 	b.w	800719c <__retarget_lock_release_recursive>
 8006fa6:	bf00      	nop
 8006fa8:	20000535 	.word	0x20000535

08006fac <__sinit>:
 8006fac:	b510      	push	{r4, lr}
 8006fae:	4604      	mov	r4, r0
 8006fb0:	f7ff fff0 	bl	8006f94 <__sfp_lock_acquire>
 8006fb4:	6a23      	ldr	r3, [r4, #32]
 8006fb6:	b11b      	cbz	r3, 8006fc0 <__sinit+0x14>
 8006fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fbc:	f7ff bff0 	b.w	8006fa0 <__sfp_lock_release>
 8006fc0:	4b04      	ldr	r3, [pc, #16]	@ (8006fd4 <__sinit+0x28>)
 8006fc2:	6223      	str	r3, [r4, #32]
 8006fc4:	4b04      	ldr	r3, [pc, #16]	@ (8006fd8 <__sinit+0x2c>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d1f5      	bne.n	8006fb8 <__sinit+0xc>
 8006fcc:	f7ff ffc4 	bl	8006f58 <global_stdio_init.part.0>
 8006fd0:	e7f2      	b.n	8006fb8 <__sinit+0xc>
 8006fd2:	bf00      	nop
 8006fd4:	08006f19 	.word	0x08006f19
 8006fd8:	2000052c 	.word	0x2000052c

08006fdc <_fwalk_sglue>:
 8006fdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fe0:	4607      	mov	r7, r0
 8006fe2:	4688      	mov	r8, r1
 8006fe4:	4614      	mov	r4, r2
 8006fe6:	2600      	movs	r6, #0
 8006fe8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006fec:	f1b9 0901 	subs.w	r9, r9, #1
 8006ff0:	d505      	bpl.n	8006ffe <_fwalk_sglue+0x22>
 8006ff2:	6824      	ldr	r4, [r4, #0]
 8006ff4:	2c00      	cmp	r4, #0
 8006ff6:	d1f7      	bne.n	8006fe8 <_fwalk_sglue+0xc>
 8006ff8:	4630      	mov	r0, r6
 8006ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ffe:	89ab      	ldrh	r3, [r5, #12]
 8007000:	2b01      	cmp	r3, #1
 8007002:	d907      	bls.n	8007014 <_fwalk_sglue+0x38>
 8007004:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007008:	3301      	adds	r3, #1
 800700a:	d003      	beq.n	8007014 <_fwalk_sglue+0x38>
 800700c:	4629      	mov	r1, r5
 800700e:	4638      	mov	r0, r7
 8007010:	47c0      	blx	r8
 8007012:	4306      	orrs	r6, r0
 8007014:	3568      	adds	r5, #104	@ 0x68
 8007016:	e7e9      	b.n	8006fec <_fwalk_sglue+0x10>

08007018 <__sread>:
 8007018:	b510      	push	{r4, lr}
 800701a:	460c      	mov	r4, r1
 800701c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007020:	f000 f86c 	bl	80070fc <_read_r>
 8007024:	2800      	cmp	r0, #0
 8007026:	bfab      	itete	ge
 8007028:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800702a:	89a3      	ldrhlt	r3, [r4, #12]
 800702c:	181b      	addge	r3, r3, r0
 800702e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007032:	bfac      	ite	ge
 8007034:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007036:	81a3      	strhlt	r3, [r4, #12]
 8007038:	bd10      	pop	{r4, pc}

0800703a <__swrite>:
 800703a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800703e:	461f      	mov	r7, r3
 8007040:	898b      	ldrh	r3, [r1, #12]
 8007042:	05db      	lsls	r3, r3, #23
 8007044:	4605      	mov	r5, r0
 8007046:	460c      	mov	r4, r1
 8007048:	4616      	mov	r6, r2
 800704a:	d505      	bpl.n	8007058 <__swrite+0x1e>
 800704c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007050:	2302      	movs	r3, #2
 8007052:	2200      	movs	r2, #0
 8007054:	f000 f840 	bl	80070d8 <_lseek_r>
 8007058:	89a3      	ldrh	r3, [r4, #12]
 800705a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800705e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007062:	81a3      	strh	r3, [r4, #12]
 8007064:	4632      	mov	r2, r6
 8007066:	463b      	mov	r3, r7
 8007068:	4628      	mov	r0, r5
 800706a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800706e:	f000 b857 	b.w	8007120 <_write_r>

08007072 <__sseek>:
 8007072:	b510      	push	{r4, lr}
 8007074:	460c      	mov	r4, r1
 8007076:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800707a:	f000 f82d 	bl	80070d8 <_lseek_r>
 800707e:	1c43      	adds	r3, r0, #1
 8007080:	89a3      	ldrh	r3, [r4, #12]
 8007082:	bf15      	itete	ne
 8007084:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007086:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800708a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800708e:	81a3      	strheq	r3, [r4, #12]
 8007090:	bf18      	it	ne
 8007092:	81a3      	strhne	r3, [r4, #12]
 8007094:	bd10      	pop	{r4, pc}

08007096 <__sclose>:
 8007096:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800709a:	f000 b80d 	b.w	80070b8 <_close_r>

0800709e <memset>:
 800709e:	4402      	add	r2, r0
 80070a0:	4603      	mov	r3, r0
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d100      	bne.n	80070a8 <memset+0xa>
 80070a6:	4770      	bx	lr
 80070a8:	f803 1b01 	strb.w	r1, [r3], #1
 80070ac:	e7f9      	b.n	80070a2 <memset+0x4>
	...

080070b0 <_localeconv_r>:
 80070b0:	4800      	ldr	r0, [pc, #0]	@ (80070b4 <_localeconv_r+0x4>)
 80070b2:	4770      	bx	lr
 80070b4:	2000015c 	.word	0x2000015c

080070b8 <_close_r>:
 80070b8:	b538      	push	{r3, r4, r5, lr}
 80070ba:	4d06      	ldr	r5, [pc, #24]	@ (80070d4 <_close_r+0x1c>)
 80070bc:	2300      	movs	r3, #0
 80070be:	4604      	mov	r4, r0
 80070c0:	4608      	mov	r0, r1
 80070c2:	602b      	str	r3, [r5, #0]
 80070c4:	f7fa ff36 	bl	8001f34 <_close>
 80070c8:	1c43      	adds	r3, r0, #1
 80070ca:	d102      	bne.n	80070d2 <_close_r+0x1a>
 80070cc:	682b      	ldr	r3, [r5, #0]
 80070ce:	b103      	cbz	r3, 80070d2 <_close_r+0x1a>
 80070d0:	6023      	str	r3, [r4, #0]
 80070d2:	bd38      	pop	{r3, r4, r5, pc}
 80070d4:	20000530 	.word	0x20000530

080070d8 <_lseek_r>:
 80070d8:	b538      	push	{r3, r4, r5, lr}
 80070da:	4d07      	ldr	r5, [pc, #28]	@ (80070f8 <_lseek_r+0x20>)
 80070dc:	4604      	mov	r4, r0
 80070de:	4608      	mov	r0, r1
 80070e0:	4611      	mov	r1, r2
 80070e2:	2200      	movs	r2, #0
 80070e4:	602a      	str	r2, [r5, #0]
 80070e6:	461a      	mov	r2, r3
 80070e8:	f7fa ff4b 	bl	8001f82 <_lseek>
 80070ec:	1c43      	adds	r3, r0, #1
 80070ee:	d102      	bne.n	80070f6 <_lseek_r+0x1e>
 80070f0:	682b      	ldr	r3, [r5, #0]
 80070f2:	b103      	cbz	r3, 80070f6 <_lseek_r+0x1e>
 80070f4:	6023      	str	r3, [r4, #0]
 80070f6:	bd38      	pop	{r3, r4, r5, pc}
 80070f8:	20000530 	.word	0x20000530

080070fc <_read_r>:
 80070fc:	b538      	push	{r3, r4, r5, lr}
 80070fe:	4d07      	ldr	r5, [pc, #28]	@ (800711c <_read_r+0x20>)
 8007100:	4604      	mov	r4, r0
 8007102:	4608      	mov	r0, r1
 8007104:	4611      	mov	r1, r2
 8007106:	2200      	movs	r2, #0
 8007108:	602a      	str	r2, [r5, #0]
 800710a:	461a      	mov	r2, r3
 800710c:	f7fa fed9 	bl	8001ec2 <_read>
 8007110:	1c43      	adds	r3, r0, #1
 8007112:	d102      	bne.n	800711a <_read_r+0x1e>
 8007114:	682b      	ldr	r3, [r5, #0]
 8007116:	b103      	cbz	r3, 800711a <_read_r+0x1e>
 8007118:	6023      	str	r3, [r4, #0]
 800711a:	bd38      	pop	{r3, r4, r5, pc}
 800711c:	20000530 	.word	0x20000530

08007120 <_write_r>:
 8007120:	b538      	push	{r3, r4, r5, lr}
 8007122:	4d07      	ldr	r5, [pc, #28]	@ (8007140 <_write_r+0x20>)
 8007124:	4604      	mov	r4, r0
 8007126:	4608      	mov	r0, r1
 8007128:	4611      	mov	r1, r2
 800712a:	2200      	movs	r2, #0
 800712c:	602a      	str	r2, [r5, #0]
 800712e:	461a      	mov	r2, r3
 8007130:	f7fa fee4 	bl	8001efc <_write>
 8007134:	1c43      	adds	r3, r0, #1
 8007136:	d102      	bne.n	800713e <_write_r+0x1e>
 8007138:	682b      	ldr	r3, [r5, #0]
 800713a:	b103      	cbz	r3, 800713e <_write_r+0x1e>
 800713c:	6023      	str	r3, [r4, #0]
 800713e:	bd38      	pop	{r3, r4, r5, pc}
 8007140:	20000530 	.word	0x20000530

08007144 <__errno>:
 8007144:	4b01      	ldr	r3, [pc, #4]	@ (800714c <__errno+0x8>)
 8007146:	6818      	ldr	r0, [r3, #0]
 8007148:	4770      	bx	lr
 800714a:	bf00      	nop
 800714c:	2000001c 	.word	0x2000001c

08007150 <__libc_init_array>:
 8007150:	b570      	push	{r4, r5, r6, lr}
 8007152:	4d0d      	ldr	r5, [pc, #52]	@ (8007188 <__libc_init_array+0x38>)
 8007154:	4c0d      	ldr	r4, [pc, #52]	@ (800718c <__libc_init_array+0x3c>)
 8007156:	1b64      	subs	r4, r4, r5
 8007158:	10a4      	asrs	r4, r4, #2
 800715a:	2600      	movs	r6, #0
 800715c:	42a6      	cmp	r6, r4
 800715e:	d109      	bne.n	8007174 <__libc_init_array+0x24>
 8007160:	4d0b      	ldr	r5, [pc, #44]	@ (8007190 <__libc_init_array+0x40>)
 8007162:	4c0c      	ldr	r4, [pc, #48]	@ (8007194 <__libc_init_array+0x44>)
 8007164:	f001 fec0 	bl	8008ee8 <_init>
 8007168:	1b64      	subs	r4, r4, r5
 800716a:	10a4      	asrs	r4, r4, #2
 800716c:	2600      	movs	r6, #0
 800716e:	42a6      	cmp	r6, r4
 8007170:	d105      	bne.n	800717e <__libc_init_array+0x2e>
 8007172:	bd70      	pop	{r4, r5, r6, pc}
 8007174:	f855 3b04 	ldr.w	r3, [r5], #4
 8007178:	4798      	blx	r3
 800717a:	3601      	adds	r6, #1
 800717c:	e7ee      	b.n	800715c <__libc_init_array+0xc>
 800717e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007182:	4798      	blx	r3
 8007184:	3601      	adds	r6, #1
 8007186:	e7f2      	b.n	800716e <__libc_init_array+0x1e>
 8007188:	08009afc 	.word	0x08009afc
 800718c:	08009afc 	.word	0x08009afc
 8007190:	08009afc 	.word	0x08009afc
 8007194:	08009b00 	.word	0x08009b00

08007198 <__retarget_lock_init_recursive>:
 8007198:	4770      	bx	lr

0800719a <__retarget_lock_acquire_recursive>:
 800719a:	4770      	bx	lr

0800719c <__retarget_lock_release_recursive>:
 800719c:	4770      	bx	lr

0800719e <quorem>:
 800719e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071a2:	6903      	ldr	r3, [r0, #16]
 80071a4:	690c      	ldr	r4, [r1, #16]
 80071a6:	42a3      	cmp	r3, r4
 80071a8:	4607      	mov	r7, r0
 80071aa:	db7e      	blt.n	80072aa <quorem+0x10c>
 80071ac:	3c01      	subs	r4, #1
 80071ae:	f101 0814 	add.w	r8, r1, #20
 80071b2:	00a3      	lsls	r3, r4, #2
 80071b4:	f100 0514 	add.w	r5, r0, #20
 80071b8:	9300      	str	r3, [sp, #0]
 80071ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071be:	9301      	str	r3, [sp, #4]
 80071c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80071c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071c8:	3301      	adds	r3, #1
 80071ca:	429a      	cmp	r2, r3
 80071cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80071d0:	fbb2 f6f3 	udiv	r6, r2, r3
 80071d4:	d32e      	bcc.n	8007234 <quorem+0x96>
 80071d6:	f04f 0a00 	mov.w	sl, #0
 80071da:	46c4      	mov	ip, r8
 80071dc:	46ae      	mov	lr, r5
 80071de:	46d3      	mov	fp, sl
 80071e0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80071e4:	b298      	uxth	r0, r3
 80071e6:	fb06 a000 	mla	r0, r6, r0, sl
 80071ea:	0c02      	lsrs	r2, r0, #16
 80071ec:	0c1b      	lsrs	r3, r3, #16
 80071ee:	fb06 2303 	mla	r3, r6, r3, r2
 80071f2:	f8de 2000 	ldr.w	r2, [lr]
 80071f6:	b280      	uxth	r0, r0
 80071f8:	b292      	uxth	r2, r2
 80071fa:	1a12      	subs	r2, r2, r0
 80071fc:	445a      	add	r2, fp
 80071fe:	f8de 0000 	ldr.w	r0, [lr]
 8007202:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007206:	b29b      	uxth	r3, r3
 8007208:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800720c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007210:	b292      	uxth	r2, r2
 8007212:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007216:	45e1      	cmp	r9, ip
 8007218:	f84e 2b04 	str.w	r2, [lr], #4
 800721c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007220:	d2de      	bcs.n	80071e0 <quorem+0x42>
 8007222:	9b00      	ldr	r3, [sp, #0]
 8007224:	58eb      	ldr	r3, [r5, r3]
 8007226:	b92b      	cbnz	r3, 8007234 <quorem+0x96>
 8007228:	9b01      	ldr	r3, [sp, #4]
 800722a:	3b04      	subs	r3, #4
 800722c:	429d      	cmp	r5, r3
 800722e:	461a      	mov	r2, r3
 8007230:	d32f      	bcc.n	8007292 <quorem+0xf4>
 8007232:	613c      	str	r4, [r7, #16]
 8007234:	4638      	mov	r0, r7
 8007236:	f001 f97d 	bl	8008534 <__mcmp>
 800723a:	2800      	cmp	r0, #0
 800723c:	db25      	blt.n	800728a <quorem+0xec>
 800723e:	4629      	mov	r1, r5
 8007240:	2000      	movs	r0, #0
 8007242:	f858 2b04 	ldr.w	r2, [r8], #4
 8007246:	f8d1 c000 	ldr.w	ip, [r1]
 800724a:	fa1f fe82 	uxth.w	lr, r2
 800724e:	fa1f f38c 	uxth.w	r3, ip
 8007252:	eba3 030e 	sub.w	r3, r3, lr
 8007256:	4403      	add	r3, r0
 8007258:	0c12      	lsrs	r2, r2, #16
 800725a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800725e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007262:	b29b      	uxth	r3, r3
 8007264:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007268:	45c1      	cmp	r9, r8
 800726a:	f841 3b04 	str.w	r3, [r1], #4
 800726e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007272:	d2e6      	bcs.n	8007242 <quorem+0xa4>
 8007274:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007278:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800727c:	b922      	cbnz	r2, 8007288 <quorem+0xea>
 800727e:	3b04      	subs	r3, #4
 8007280:	429d      	cmp	r5, r3
 8007282:	461a      	mov	r2, r3
 8007284:	d30b      	bcc.n	800729e <quorem+0x100>
 8007286:	613c      	str	r4, [r7, #16]
 8007288:	3601      	adds	r6, #1
 800728a:	4630      	mov	r0, r6
 800728c:	b003      	add	sp, #12
 800728e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007292:	6812      	ldr	r2, [r2, #0]
 8007294:	3b04      	subs	r3, #4
 8007296:	2a00      	cmp	r2, #0
 8007298:	d1cb      	bne.n	8007232 <quorem+0x94>
 800729a:	3c01      	subs	r4, #1
 800729c:	e7c6      	b.n	800722c <quorem+0x8e>
 800729e:	6812      	ldr	r2, [r2, #0]
 80072a0:	3b04      	subs	r3, #4
 80072a2:	2a00      	cmp	r2, #0
 80072a4:	d1ef      	bne.n	8007286 <quorem+0xe8>
 80072a6:	3c01      	subs	r4, #1
 80072a8:	e7ea      	b.n	8007280 <quorem+0xe2>
 80072aa:	2000      	movs	r0, #0
 80072ac:	e7ee      	b.n	800728c <quorem+0xee>
	...

080072b0 <_dtoa_r>:
 80072b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072b4:	69c7      	ldr	r7, [r0, #28]
 80072b6:	b097      	sub	sp, #92	@ 0x5c
 80072b8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80072bc:	ec55 4b10 	vmov	r4, r5, d0
 80072c0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80072c2:	9107      	str	r1, [sp, #28]
 80072c4:	4681      	mov	r9, r0
 80072c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80072c8:	9311      	str	r3, [sp, #68]	@ 0x44
 80072ca:	b97f      	cbnz	r7, 80072ec <_dtoa_r+0x3c>
 80072cc:	2010      	movs	r0, #16
 80072ce:	f000 fe09 	bl	8007ee4 <malloc>
 80072d2:	4602      	mov	r2, r0
 80072d4:	f8c9 001c 	str.w	r0, [r9, #28]
 80072d8:	b920      	cbnz	r0, 80072e4 <_dtoa_r+0x34>
 80072da:	4ba9      	ldr	r3, [pc, #676]	@ (8007580 <_dtoa_r+0x2d0>)
 80072dc:	21ef      	movs	r1, #239	@ 0xef
 80072de:	48a9      	ldr	r0, [pc, #676]	@ (8007584 <_dtoa_r+0x2d4>)
 80072e0:	f001 fafa 	bl	80088d8 <__assert_func>
 80072e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80072e8:	6007      	str	r7, [r0, #0]
 80072ea:	60c7      	str	r7, [r0, #12]
 80072ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80072f0:	6819      	ldr	r1, [r3, #0]
 80072f2:	b159      	cbz	r1, 800730c <_dtoa_r+0x5c>
 80072f4:	685a      	ldr	r2, [r3, #4]
 80072f6:	604a      	str	r2, [r1, #4]
 80072f8:	2301      	movs	r3, #1
 80072fa:	4093      	lsls	r3, r2
 80072fc:	608b      	str	r3, [r1, #8]
 80072fe:	4648      	mov	r0, r9
 8007300:	f000 fee6 	bl	80080d0 <_Bfree>
 8007304:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007308:	2200      	movs	r2, #0
 800730a:	601a      	str	r2, [r3, #0]
 800730c:	1e2b      	subs	r3, r5, #0
 800730e:	bfb9      	ittee	lt
 8007310:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007314:	9305      	strlt	r3, [sp, #20]
 8007316:	2300      	movge	r3, #0
 8007318:	6033      	strge	r3, [r6, #0]
 800731a:	9f05      	ldr	r7, [sp, #20]
 800731c:	4b9a      	ldr	r3, [pc, #616]	@ (8007588 <_dtoa_r+0x2d8>)
 800731e:	bfbc      	itt	lt
 8007320:	2201      	movlt	r2, #1
 8007322:	6032      	strlt	r2, [r6, #0]
 8007324:	43bb      	bics	r3, r7
 8007326:	d112      	bne.n	800734e <_dtoa_r+0x9e>
 8007328:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800732a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800732e:	6013      	str	r3, [r2, #0]
 8007330:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007334:	4323      	orrs	r3, r4
 8007336:	f000 855a 	beq.w	8007dee <_dtoa_r+0xb3e>
 800733a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800733c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800759c <_dtoa_r+0x2ec>
 8007340:	2b00      	cmp	r3, #0
 8007342:	f000 855c 	beq.w	8007dfe <_dtoa_r+0xb4e>
 8007346:	f10a 0303 	add.w	r3, sl, #3
 800734a:	f000 bd56 	b.w	8007dfa <_dtoa_r+0xb4a>
 800734e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007352:	2200      	movs	r2, #0
 8007354:	ec51 0b17 	vmov	r0, r1, d7
 8007358:	2300      	movs	r3, #0
 800735a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800735e:	f7f9 fbb3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007362:	4680      	mov	r8, r0
 8007364:	b158      	cbz	r0, 800737e <_dtoa_r+0xce>
 8007366:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007368:	2301      	movs	r3, #1
 800736a:	6013      	str	r3, [r2, #0]
 800736c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800736e:	b113      	cbz	r3, 8007376 <_dtoa_r+0xc6>
 8007370:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007372:	4b86      	ldr	r3, [pc, #536]	@ (800758c <_dtoa_r+0x2dc>)
 8007374:	6013      	str	r3, [r2, #0]
 8007376:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80075a0 <_dtoa_r+0x2f0>
 800737a:	f000 bd40 	b.w	8007dfe <_dtoa_r+0xb4e>
 800737e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007382:	aa14      	add	r2, sp, #80	@ 0x50
 8007384:	a915      	add	r1, sp, #84	@ 0x54
 8007386:	4648      	mov	r0, r9
 8007388:	f001 f984 	bl	8008694 <__d2b>
 800738c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007390:	9002      	str	r0, [sp, #8]
 8007392:	2e00      	cmp	r6, #0
 8007394:	d078      	beq.n	8007488 <_dtoa_r+0x1d8>
 8007396:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007398:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800739c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80073a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80073a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80073ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80073b0:	4619      	mov	r1, r3
 80073b2:	2200      	movs	r2, #0
 80073b4:	4b76      	ldr	r3, [pc, #472]	@ (8007590 <_dtoa_r+0x2e0>)
 80073b6:	f7f8 ff67 	bl	8000288 <__aeabi_dsub>
 80073ba:	a36b      	add	r3, pc, #428	@ (adr r3, 8007568 <_dtoa_r+0x2b8>)
 80073bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c0:	f7f9 f91a 	bl	80005f8 <__aeabi_dmul>
 80073c4:	a36a      	add	r3, pc, #424	@ (adr r3, 8007570 <_dtoa_r+0x2c0>)
 80073c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ca:	f7f8 ff5f 	bl	800028c <__adddf3>
 80073ce:	4604      	mov	r4, r0
 80073d0:	4630      	mov	r0, r6
 80073d2:	460d      	mov	r5, r1
 80073d4:	f7f9 f8a6 	bl	8000524 <__aeabi_i2d>
 80073d8:	a367      	add	r3, pc, #412	@ (adr r3, 8007578 <_dtoa_r+0x2c8>)
 80073da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073de:	f7f9 f90b 	bl	80005f8 <__aeabi_dmul>
 80073e2:	4602      	mov	r2, r0
 80073e4:	460b      	mov	r3, r1
 80073e6:	4620      	mov	r0, r4
 80073e8:	4629      	mov	r1, r5
 80073ea:	f7f8 ff4f 	bl	800028c <__adddf3>
 80073ee:	4604      	mov	r4, r0
 80073f0:	460d      	mov	r5, r1
 80073f2:	f7f9 fbb1 	bl	8000b58 <__aeabi_d2iz>
 80073f6:	2200      	movs	r2, #0
 80073f8:	4607      	mov	r7, r0
 80073fa:	2300      	movs	r3, #0
 80073fc:	4620      	mov	r0, r4
 80073fe:	4629      	mov	r1, r5
 8007400:	f7f9 fb6c 	bl	8000adc <__aeabi_dcmplt>
 8007404:	b140      	cbz	r0, 8007418 <_dtoa_r+0x168>
 8007406:	4638      	mov	r0, r7
 8007408:	f7f9 f88c 	bl	8000524 <__aeabi_i2d>
 800740c:	4622      	mov	r2, r4
 800740e:	462b      	mov	r3, r5
 8007410:	f7f9 fb5a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007414:	b900      	cbnz	r0, 8007418 <_dtoa_r+0x168>
 8007416:	3f01      	subs	r7, #1
 8007418:	2f16      	cmp	r7, #22
 800741a:	d852      	bhi.n	80074c2 <_dtoa_r+0x212>
 800741c:	4b5d      	ldr	r3, [pc, #372]	@ (8007594 <_dtoa_r+0x2e4>)
 800741e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007426:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800742a:	f7f9 fb57 	bl	8000adc <__aeabi_dcmplt>
 800742e:	2800      	cmp	r0, #0
 8007430:	d049      	beq.n	80074c6 <_dtoa_r+0x216>
 8007432:	3f01      	subs	r7, #1
 8007434:	2300      	movs	r3, #0
 8007436:	9310      	str	r3, [sp, #64]	@ 0x40
 8007438:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800743a:	1b9b      	subs	r3, r3, r6
 800743c:	1e5a      	subs	r2, r3, #1
 800743e:	bf45      	ittet	mi
 8007440:	f1c3 0301 	rsbmi	r3, r3, #1
 8007444:	9300      	strmi	r3, [sp, #0]
 8007446:	2300      	movpl	r3, #0
 8007448:	2300      	movmi	r3, #0
 800744a:	9206      	str	r2, [sp, #24]
 800744c:	bf54      	ite	pl
 800744e:	9300      	strpl	r3, [sp, #0]
 8007450:	9306      	strmi	r3, [sp, #24]
 8007452:	2f00      	cmp	r7, #0
 8007454:	db39      	blt.n	80074ca <_dtoa_r+0x21a>
 8007456:	9b06      	ldr	r3, [sp, #24]
 8007458:	970d      	str	r7, [sp, #52]	@ 0x34
 800745a:	443b      	add	r3, r7
 800745c:	9306      	str	r3, [sp, #24]
 800745e:	2300      	movs	r3, #0
 8007460:	9308      	str	r3, [sp, #32]
 8007462:	9b07      	ldr	r3, [sp, #28]
 8007464:	2b09      	cmp	r3, #9
 8007466:	d863      	bhi.n	8007530 <_dtoa_r+0x280>
 8007468:	2b05      	cmp	r3, #5
 800746a:	bfc4      	itt	gt
 800746c:	3b04      	subgt	r3, #4
 800746e:	9307      	strgt	r3, [sp, #28]
 8007470:	9b07      	ldr	r3, [sp, #28]
 8007472:	f1a3 0302 	sub.w	r3, r3, #2
 8007476:	bfcc      	ite	gt
 8007478:	2400      	movgt	r4, #0
 800747a:	2401      	movle	r4, #1
 800747c:	2b03      	cmp	r3, #3
 800747e:	d863      	bhi.n	8007548 <_dtoa_r+0x298>
 8007480:	e8df f003 	tbb	[pc, r3]
 8007484:	2b375452 	.word	0x2b375452
 8007488:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800748c:	441e      	add	r6, r3
 800748e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007492:	2b20      	cmp	r3, #32
 8007494:	bfc1      	itttt	gt
 8007496:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800749a:	409f      	lslgt	r7, r3
 800749c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80074a0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80074a4:	bfd6      	itet	le
 80074a6:	f1c3 0320 	rsble	r3, r3, #32
 80074aa:	ea47 0003 	orrgt.w	r0, r7, r3
 80074ae:	fa04 f003 	lslle.w	r0, r4, r3
 80074b2:	f7f9 f827 	bl	8000504 <__aeabi_ui2d>
 80074b6:	2201      	movs	r2, #1
 80074b8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80074bc:	3e01      	subs	r6, #1
 80074be:	9212      	str	r2, [sp, #72]	@ 0x48
 80074c0:	e776      	b.n	80073b0 <_dtoa_r+0x100>
 80074c2:	2301      	movs	r3, #1
 80074c4:	e7b7      	b.n	8007436 <_dtoa_r+0x186>
 80074c6:	9010      	str	r0, [sp, #64]	@ 0x40
 80074c8:	e7b6      	b.n	8007438 <_dtoa_r+0x188>
 80074ca:	9b00      	ldr	r3, [sp, #0]
 80074cc:	1bdb      	subs	r3, r3, r7
 80074ce:	9300      	str	r3, [sp, #0]
 80074d0:	427b      	negs	r3, r7
 80074d2:	9308      	str	r3, [sp, #32]
 80074d4:	2300      	movs	r3, #0
 80074d6:	930d      	str	r3, [sp, #52]	@ 0x34
 80074d8:	e7c3      	b.n	8007462 <_dtoa_r+0x1b2>
 80074da:	2301      	movs	r3, #1
 80074dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80074de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074e0:	eb07 0b03 	add.w	fp, r7, r3
 80074e4:	f10b 0301 	add.w	r3, fp, #1
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	9303      	str	r3, [sp, #12]
 80074ec:	bfb8      	it	lt
 80074ee:	2301      	movlt	r3, #1
 80074f0:	e006      	b.n	8007500 <_dtoa_r+0x250>
 80074f2:	2301      	movs	r3, #1
 80074f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80074f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	dd28      	ble.n	800754e <_dtoa_r+0x29e>
 80074fc:	469b      	mov	fp, r3
 80074fe:	9303      	str	r3, [sp, #12]
 8007500:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007504:	2100      	movs	r1, #0
 8007506:	2204      	movs	r2, #4
 8007508:	f102 0514 	add.w	r5, r2, #20
 800750c:	429d      	cmp	r5, r3
 800750e:	d926      	bls.n	800755e <_dtoa_r+0x2ae>
 8007510:	6041      	str	r1, [r0, #4]
 8007512:	4648      	mov	r0, r9
 8007514:	f000 fd9c 	bl	8008050 <_Balloc>
 8007518:	4682      	mov	sl, r0
 800751a:	2800      	cmp	r0, #0
 800751c:	d142      	bne.n	80075a4 <_dtoa_r+0x2f4>
 800751e:	4b1e      	ldr	r3, [pc, #120]	@ (8007598 <_dtoa_r+0x2e8>)
 8007520:	4602      	mov	r2, r0
 8007522:	f240 11af 	movw	r1, #431	@ 0x1af
 8007526:	e6da      	b.n	80072de <_dtoa_r+0x2e>
 8007528:	2300      	movs	r3, #0
 800752a:	e7e3      	b.n	80074f4 <_dtoa_r+0x244>
 800752c:	2300      	movs	r3, #0
 800752e:	e7d5      	b.n	80074dc <_dtoa_r+0x22c>
 8007530:	2401      	movs	r4, #1
 8007532:	2300      	movs	r3, #0
 8007534:	9307      	str	r3, [sp, #28]
 8007536:	9409      	str	r4, [sp, #36]	@ 0x24
 8007538:	f04f 3bff 	mov.w	fp, #4294967295
 800753c:	2200      	movs	r2, #0
 800753e:	f8cd b00c 	str.w	fp, [sp, #12]
 8007542:	2312      	movs	r3, #18
 8007544:	920c      	str	r2, [sp, #48]	@ 0x30
 8007546:	e7db      	b.n	8007500 <_dtoa_r+0x250>
 8007548:	2301      	movs	r3, #1
 800754a:	9309      	str	r3, [sp, #36]	@ 0x24
 800754c:	e7f4      	b.n	8007538 <_dtoa_r+0x288>
 800754e:	f04f 0b01 	mov.w	fp, #1
 8007552:	f8cd b00c 	str.w	fp, [sp, #12]
 8007556:	465b      	mov	r3, fp
 8007558:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800755c:	e7d0      	b.n	8007500 <_dtoa_r+0x250>
 800755e:	3101      	adds	r1, #1
 8007560:	0052      	lsls	r2, r2, #1
 8007562:	e7d1      	b.n	8007508 <_dtoa_r+0x258>
 8007564:	f3af 8000 	nop.w
 8007568:	636f4361 	.word	0x636f4361
 800756c:	3fd287a7 	.word	0x3fd287a7
 8007570:	8b60c8b3 	.word	0x8b60c8b3
 8007574:	3fc68a28 	.word	0x3fc68a28
 8007578:	509f79fb 	.word	0x509f79fb
 800757c:	3fd34413 	.word	0x3fd34413
 8007580:	080097c1 	.word	0x080097c1
 8007584:	080097d8 	.word	0x080097d8
 8007588:	7ff00000 	.word	0x7ff00000
 800758c:	08009791 	.word	0x08009791
 8007590:	3ff80000 	.word	0x3ff80000
 8007594:	08009928 	.word	0x08009928
 8007598:	08009830 	.word	0x08009830
 800759c:	080097bd 	.word	0x080097bd
 80075a0:	08009790 	.word	0x08009790
 80075a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80075a8:	6018      	str	r0, [r3, #0]
 80075aa:	9b03      	ldr	r3, [sp, #12]
 80075ac:	2b0e      	cmp	r3, #14
 80075ae:	f200 80a1 	bhi.w	80076f4 <_dtoa_r+0x444>
 80075b2:	2c00      	cmp	r4, #0
 80075b4:	f000 809e 	beq.w	80076f4 <_dtoa_r+0x444>
 80075b8:	2f00      	cmp	r7, #0
 80075ba:	dd33      	ble.n	8007624 <_dtoa_r+0x374>
 80075bc:	4b9c      	ldr	r3, [pc, #624]	@ (8007830 <_dtoa_r+0x580>)
 80075be:	f007 020f 	and.w	r2, r7, #15
 80075c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075c6:	ed93 7b00 	vldr	d7, [r3]
 80075ca:	05f8      	lsls	r0, r7, #23
 80075cc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80075d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80075d4:	d516      	bpl.n	8007604 <_dtoa_r+0x354>
 80075d6:	4b97      	ldr	r3, [pc, #604]	@ (8007834 <_dtoa_r+0x584>)
 80075d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80075dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80075e0:	f7f9 f934 	bl	800084c <__aeabi_ddiv>
 80075e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075e8:	f004 040f 	and.w	r4, r4, #15
 80075ec:	2603      	movs	r6, #3
 80075ee:	4d91      	ldr	r5, [pc, #580]	@ (8007834 <_dtoa_r+0x584>)
 80075f0:	b954      	cbnz	r4, 8007608 <_dtoa_r+0x358>
 80075f2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80075f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075fa:	f7f9 f927 	bl	800084c <__aeabi_ddiv>
 80075fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007602:	e028      	b.n	8007656 <_dtoa_r+0x3a6>
 8007604:	2602      	movs	r6, #2
 8007606:	e7f2      	b.n	80075ee <_dtoa_r+0x33e>
 8007608:	07e1      	lsls	r1, r4, #31
 800760a:	d508      	bpl.n	800761e <_dtoa_r+0x36e>
 800760c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007610:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007614:	f7f8 fff0 	bl	80005f8 <__aeabi_dmul>
 8007618:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800761c:	3601      	adds	r6, #1
 800761e:	1064      	asrs	r4, r4, #1
 8007620:	3508      	adds	r5, #8
 8007622:	e7e5      	b.n	80075f0 <_dtoa_r+0x340>
 8007624:	f000 80af 	beq.w	8007786 <_dtoa_r+0x4d6>
 8007628:	427c      	negs	r4, r7
 800762a:	4b81      	ldr	r3, [pc, #516]	@ (8007830 <_dtoa_r+0x580>)
 800762c:	4d81      	ldr	r5, [pc, #516]	@ (8007834 <_dtoa_r+0x584>)
 800762e:	f004 020f 	and.w	r2, r4, #15
 8007632:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800763a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800763e:	f7f8 ffdb 	bl	80005f8 <__aeabi_dmul>
 8007642:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007646:	1124      	asrs	r4, r4, #4
 8007648:	2300      	movs	r3, #0
 800764a:	2602      	movs	r6, #2
 800764c:	2c00      	cmp	r4, #0
 800764e:	f040 808f 	bne.w	8007770 <_dtoa_r+0x4c0>
 8007652:	2b00      	cmp	r3, #0
 8007654:	d1d3      	bne.n	80075fe <_dtoa_r+0x34e>
 8007656:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007658:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800765c:	2b00      	cmp	r3, #0
 800765e:	f000 8094 	beq.w	800778a <_dtoa_r+0x4da>
 8007662:	4b75      	ldr	r3, [pc, #468]	@ (8007838 <_dtoa_r+0x588>)
 8007664:	2200      	movs	r2, #0
 8007666:	4620      	mov	r0, r4
 8007668:	4629      	mov	r1, r5
 800766a:	f7f9 fa37 	bl	8000adc <__aeabi_dcmplt>
 800766e:	2800      	cmp	r0, #0
 8007670:	f000 808b 	beq.w	800778a <_dtoa_r+0x4da>
 8007674:	9b03      	ldr	r3, [sp, #12]
 8007676:	2b00      	cmp	r3, #0
 8007678:	f000 8087 	beq.w	800778a <_dtoa_r+0x4da>
 800767c:	f1bb 0f00 	cmp.w	fp, #0
 8007680:	dd34      	ble.n	80076ec <_dtoa_r+0x43c>
 8007682:	4620      	mov	r0, r4
 8007684:	4b6d      	ldr	r3, [pc, #436]	@ (800783c <_dtoa_r+0x58c>)
 8007686:	2200      	movs	r2, #0
 8007688:	4629      	mov	r1, r5
 800768a:	f7f8 ffb5 	bl	80005f8 <__aeabi_dmul>
 800768e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007692:	f107 38ff 	add.w	r8, r7, #4294967295
 8007696:	3601      	adds	r6, #1
 8007698:	465c      	mov	r4, fp
 800769a:	4630      	mov	r0, r6
 800769c:	f7f8 ff42 	bl	8000524 <__aeabi_i2d>
 80076a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076a4:	f7f8 ffa8 	bl	80005f8 <__aeabi_dmul>
 80076a8:	4b65      	ldr	r3, [pc, #404]	@ (8007840 <_dtoa_r+0x590>)
 80076aa:	2200      	movs	r2, #0
 80076ac:	f7f8 fdee 	bl	800028c <__adddf3>
 80076b0:	4605      	mov	r5, r0
 80076b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80076b6:	2c00      	cmp	r4, #0
 80076b8:	d16a      	bne.n	8007790 <_dtoa_r+0x4e0>
 80076ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076be:	4b61      	ldr	r3, [pc, #388]	@ (8007844 <_dtoa_r+0x594>)
 80076c0:	2200      	movs	r2, #0
 80076c2:	f7f8 fde1 	bl	8000288 <__aeabi_dsub>
 80076c6:	4602      	mov	r2, r0
 80076c8:	460b      	mov	r3, r1
 80076ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80076ce:	462a      	mov	r2, r5
 80076d0:	4633      	mov	r3, r6
 80076d2:	f7f9 fa21 	bl	8000b18 <__aeabi_dcmpgt>
 80076d6:	2800      	cmp	r0, #0
 80076d8:	f040 8298 	bne.w	8007c0c <_dtoa_r+0x95c>
 80076dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076e0:	462a      	mov	r2, r5
 80076e2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80076e6:	f7f9 f9f9 	bl	8000adc <__aeabi_dcmplt>
 80076ea:	bb38      	cbnz	r0, 800773c <_dtoa_r+0x48c>
 80076ec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80076f0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80076f4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	f2c0 8157 	blt.w	80079aa <_dtoa_r+0x6fa>
 80076fc:	2f0e      	cmp	r7, #14
 80076fe:	f300 8154 	bgt.w	80079aa <_dtoa_r+0x6fa>
 8007702:	4b4b      	ldr	r3, [pc, #300]	@ (8007830 <_dtoa_r+0x580>)
 8007704:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007708:	ed93 7b00 	vldr	d7, [r3]
 800770c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800770e:	2b00      	cmp	r3, #0
 8007710:	ed8d 7b00 	vstr	d7, [sp]
 8007714:	f280 80e5 	bge.w	80078e2 <_dtoa_r+0x632>
 8007718:	9b03      	ldr	r3, [sp, #12]
 800771a:	2b00      	cmp	r3, #0
 800771c:	f300 80e1 	bgt.w	80078e2 <_dtoa_r+0x632>
 8007720:	d10c      	bne.n	800773c <_dtoa_r+0x48c>
 8007722:	4b48      	ldr	r3, [pc, #288]	@ (8007844 <_dtoa_r+0x594>)
 8007724:	2200      	movs	r2, #0
 8007726:	ec51 0b17 	vmov	r0, r1, d7
 800772a:	f7f8 ff65 	bl	80005f8 <__aeabi_dmul>
 800772e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007732:	f7f9 f9e7 	bl	8000b04 <__aeabi_dcmpge>
 8007736:	2800      	cmp	r0, #0
 8007738:	f000 8266 	beq.w	8007c08 <_dtoa_r+0x958>
 800773c:	2400      	movs	r4, #0
 800773e:	4625      	mov	r5, r4
 8007740:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007742:	4656      	mov	r6, sl
 8007744:	ea6f 0803 	mvn.w	r8, r3
 8007748:	2700      	movs	r7, #0
 800774a:	4621      	mov	r1, r4
 800774c:	4648      	mov	r0, r9
 800774e:	f000 fcbf 	bl	80080d0 <_Bfree>
 8007752:	2d00      	cmp	r5, #0
 8007754:	f000 80bd 	beq.w	80078d2 <_dtoa_r+0x622>
 8007758:	b12f      	cbz	r7, 8007766 <_dtoa_r+0x4b6>
 800775a:	42af      	cmp	r7, r5
 800775c:	d003      	beq.n	8007766 <_dtoa_r+0x4b6>
 800775e:	4639      	mov	r1, r7
 8007760:	4648      	mov	r0, r9
 8007762:	f000 fcb5 	bl	80080d0 <_Bfree>
 8007766:	4629      	mov	r1, r5
 8007768:	4648      	mov	r0, r9
 800776a:	f000 fcb1 	bl	80080d0 <_Bfree>
 800776e:	e0b0      	b.n	80078d2 <_dtoa_r+0x622>
 8007770:	07e2      	lsls	r2, r4, #31
 8007772:	d505      	bpl.n	8007780 <_dtoa_r+0x4d0>
 8007774:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007778:	f7f8 ff3e 	bl	80005f8 <__aeabi_dmul>
 800777c:	3601      	adds	r6, #1
 800777e:	2301      	movs	r3, #1
 8007780:	1064      	asrs	r4, r4, #1
 8007782:	3508      	adds	r5, #8
 8007784:	e762      	b.n	800764c <_dtoa_r+0x39c>
 8007786:	2602      	movs	r6, #2
 8007788:	e765      	b.n	8007656 <_dtoa_r+0x3a6>
 800778a:	9c03      	ldr	r4, [sp, #12]
 800778c:	46b8      	mov	r8, r7
 800778e:	e784      	b.n	800769a <_dtoa_r+0x3ea>
 8007790:	4b27      	ldr	r3, [pc, #156]	@ (8007830 <_dtoa_r+0x580>)
 8007792:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007794:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007798:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800779c:	4454      	add	r4, sl
 800779e:	2900      	cmp	r1, #0
 80077a0:	d054      	beq.n	800784c <_dtoa_r+0x59c>
 80077a2:	4929      	ldr	r1, [pc, #164]	@ (8007848 <_dtoa_r+0x598>)
 80077a4:	2000      	movs	r0, #0
 80077a6:	f7f9 f851 	bl	800084c <__aeabi_ddiv>
 80077aa:	4633      	mov	r3, r6
 80077ac:	462a      	mov	r2, r5
 80077ae:	f7f8 fd6b 	bl	8000288 <__aeabi_dsub>
 80077b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80077b6:	4656      	mov	r6, sl
 80077b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077bc:	f7f9 f9cc 	bl	8000b58 <__aeabi_d2iz>
 80077c0:	4605      	mov	r5, r0
 80077c2:	f7f8 feaf 	bl	8000524 <__aeabi_i2d>
 80077c6:	4602      	mov	r2, r0
 80077c8:	460b      	mov	r3, r1
 80077ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077ce:	f7f8 fd5b 	bl	8000288 <__aeabi_dsub>
 80077d2:	3530      	adds	r5, #48	@ 0x30
 80077d4:	4602      	mov	r2, r0
 80077d6:	460b      	mov	r3, r1
 80077d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80077dc:	f806 5b01 	strb.w	r5, [r6], #1
 80077e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80077e4:	f7f9 f97a 	bl	8000adc <__aeabi_dcmplt>
 80077e8:	2800      	cmp	r0, #0
 80077ea:	d172      	bne.n	80078d2 <_dtoa_r+0x622>
 80077ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077f0:	4911      	ldr	r1, [pc, #68]	@ (8007838 <_dtoa_r+0x588>)
 80077f2:	2000      	movs	r0, #0
 80077f4:	f7f8 fd48 	bl	8000288 <__aeabi_dsub>
 80077f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80077fc:	f7f9 f96e 	bl	8000adc <__aeabi_dcmplt>
 8007800:	2800      	cmp	r0, #0
 8007802:	f040 80b4 	bne.w	800796e <_dtoa_r+0x6be>
 8007806:	42a6      	cmp	r6, r4
 8007808:	f43f af70 	beq.w	80076ec <_dtoa_r+0x43c>
 800780c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007810:	4b0a      	ldr	r3, [pc, #40]	@ (800783c <_dtoa_r+0x58c>)
 8007812:	2200      	movs	r2, #0
 8007814:	f7f8 fef0 	bl	80005f8 <__aeabi_dmul>
 8007818:	4b08      	ldr	r3, [pc, #32]	@ (800783c <_dtoa_r+0x58c>)
 800781a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800781e:	2200      	movs	r2, #0
 8007820:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007824:	f7f8 fee8 	bl	80005f8 <__aeabi_dmul>
 8007828:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800782c:	e7c4      	b.n	80077b8 <_dtoa_r+0x508>
 800782e:	bf00      	nop
 8007830:	08009928 	.word	0x08009928
 8007834:	08009900 	.word	0x08009900
 8007838:	3ff00000 	.word	0x3ff00000
 800783c:	40240000 	.word	0x40240000
 8007840:	401c0000 	.word	0x401c0000
 8007844:	40140000 	.word	0x40140000
 8007848:	3fe00000 	.word	0x3fe00000
 800784c:	4631      	mov	r1, r6
 800784e:	4628      	mov	r0, r5
 8007850:	f7f8 fed2 	bl	80005f8 <__aeabi_dmul>
 8007854:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007858:	9413      	str	r4, [sp, #76]	@ 0x4c
 800785a:	4656      	mov	r6, sl
 800785c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007860:	f7f9 f97a 	bl	8000b58 <__aeabi_d2iz>
 8007864:	4605      	mov	r5, r0
 8007866:	f7f8 fe5d 	bl	8000524 <__aeabi_i2d>
 800786a:	4602      	mov	r2, r0
 800786c:	460b      	mov	r3, r1
 800786e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007872:	f7f8 fd09 	bl	8000288 <__aeabi_dsub>
 8007876:	3530      	adds	r5, #48	@ 0x30
 8007878:	f806 5b01 	strb.w	r5, [r6], #1
 800787c:	4602      	mov	r2, r0
 800787e:	460b      	mov	r3, r1
 8007880:	42a6      	cmp	r6, r4
 8007882:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007886:	f04f 0200 	mov.w	r2, #0
 800788a:	d124      	bne.n	80078d6 <_dtoa_r+0x626>
 800788c:	4baf      	ldr	r3, [pc, #700]	@ (8007b4c <_dtoa_r+0x89c>)
 800788e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007892:	f7f8 fcfb 	bl	800028c <__adddf3>
 8007896:	4602      	mov	r2, r0
 8007898:	460b      	mov	r3, r1
 800789a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800789e:	f7f9 f93b 	bl	8000b18 <__aeabi_dcmpgt>
 80078a2:	2800      	cmp	r0, #0
 80078a4:	d163      	bne.n	800796e <_dtoa_r+0x6be>
 80078a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80078aa:	49a8      	ldr	r1, [pc, #672]	@ (8007b4c <_dtoa_r+0x89c>)
 80078ac:	2000      	movs	r0, #0
 80078ae:	f7f8 fceb 	bl	8000288 <__aeabi_dsub>
 80078b2:	4602      	mov	r2, r0
 80078b4:	460b      	mov	r3, r1
 80078b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078ba:	f7f9 f90f 	bl	8000adc <__aeabi_dcmplt>
 80078be:	2800      	cmp	r0, #0
 80078c0:	f43f af14 	beq.w	80076ec <_dtoa_r+0x43c>
 80078c4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80078c6:	1e73      	subs	r3, r6, #1
 80078c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80078ca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80078ce:	2b30      	cmp	r3, #48	@ 0x30
 80078d0:	d0f8      	beq.n	80078c4 <_dtoa_r+0x614>
 80078d2:	4647      	mov	r7, r8
 80078d4:	e03b      	b.n	800794e <_dtoa_r+0x69e>
 80078d6:	4b9e      	ldr	r3, [pc, #632]	@ (8007b50 <_dtoa_r+0x8a0>)
 80078d8:	f7f8 fe8e 	bl	80005f8 <__aeabi_dmul>
 80078dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078e0:	e7bc      	b.n	800785c <_dtoa_r+0x5ac>
 80078e2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80078e6:	4656      	mov	r6, sl
 80078e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80078ec:	4620      	mov	r0, r4
 80078ee:	4629      	mov	r1, r5
 80078f0:	f7f8 ffac 	bl	800084c <__aeabi_ddiv>
 80078f4:	f7f9 f930 	bl	8000b58 <__aeabi_d2iz>
 80078f8:	4680      	mov	r8, r0
 80078fa:	f7f8 fe13 	bl	8000524 <__aeabi_i2d>
 80078fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007902:	f7f8 fe79 	bl	80005f8 <__aeabi_dmul>
 8007906:	4602      	mov	r2, r0
 8007908:	460b      	mov	r3, r1
 800790a:	4620      	mov	r0, r4
 800790c:	4629      	mov	r1, r5
 800790e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007912:	f7f8 fcb9 	bl	8000288 <__aeabi_dsub>
 8007916:	f806 4b01 	strb.w	r4, [r6], #1
 800791a:	9d03      	ldr	r5, [sp, #12]
 800791c:	eba6 040a 	sub.w	r4, r6, sl
 8007920:	42a5      	cmp	r5, r4
 8007922:	4602      	mov	r2, r0
 8007924:	460b      	mov	r3, r1
 8007926:	d133      	bne.n	8007990 <_dtoa_r+0x6e0>
 8007928:	f7f8 fcb0 	bl	800028c <__adddf3>
 800792c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007930:	4604      	mov	r4, r0
 8007932:	460d      	mov	r5, r1
 8007934:	f7f9 f8f0 	bl	8000b18 <__aeabi_dcmpgt>
 8007938:	b9c0      	cbnz	r0, 800796c <_dtoa_r+0x6bc>
 800793a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800793e:	4620      	mov	r0, r4
 8007940:	4629      	mov	r1, r5
 8007942:	f7f9 f8c1 	bl	8000ac8 <__aeabi_dcmpeq>
 8007946:	b110      	cbz	r0, 800794e <_dtoa_r+0x69e>
 8007948:	f018 0f01 	tst.w	r8, #1
 800794c:	d10e      	bne.n	800796c <_dtoa_r+0x6bc>
 800794e:	9902      	ldr	r1, [sp, #8]
 8007950:	4648      	mov	r0, r9
 8007952:	f000 fbbd 	bl	80080d0 <_Bfree>
 8007956:	2300      	movs	r3, #0
 8007958:	7033      	strb	r3, [r6, #0]
 800795a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800795c:	3701      	adds	r7, #1
 800795e:	601f      	str	r7, [r3, #0]
 8007960:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007962:	2b00      	cmp	r3, #0
 8007964:	f000 824b 	beq.w	8007dfe <_dtoa_r+0xb4e>
 8007968:	601e      	str	r6, [r3, #0]
 800796a:	e248      	b.n	8007dfe <_dtoa_r+0xb4e>
 800796c:	46b8      	mov	r8, r7
 800796e:	4633      	mov	r3, r6
 8007970:	461e      	mov	r6, r3
 8007972:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007976:	2a39      	cmp	r2, #57	@ 0x39
 8007978:	d106      	bne.n	8007988 <_dtoa_r+0x6d8>
 800797a:	459a      	cmp	sl, r3
 800797c:	d1f8      	bne.n	8007970 <_dtoa_r+0x6c0>
 800797e:	2230      	movs	r2, #48	@ 0x30
 8007980:	f108 0801 	add.w	r8, r8, #1
 8007984:	f88a 2000 	strb.w	r2, [sl]
 8007988:	781a      	ldrb	r2, [r3, #0]
 800798a:	3201      	adds	r2, #1
 800798c:	701a      	strb	r2, [r3, #0]
 800798e:	e7a0      	b.n	80078d2 <_dtoa_r+0x622>
 8007990:	4b6f      	ldr	r3, [pc, #444]	@ (8007b50 <_dtoa_r+0x8a0>)
 8007992:	2200      	movs	r2, #0
 8007994:	f7f8 fe30 	bl	80005f8 <__aeabi_dmul>
 8007998:	2200      	movs	r2, #0
 800799a:	2300      	movs	r3, #0
 800799c:	4604      	mov	r4, r0
 800799e:	460d      	mov	r5, r1
 80079a0:	f7f9 f892 	bl	8000ac8 <__aeabi_dcmpeq>
 80079a4:	2800      	cmp	r0, #0
 80079a6:	d09f      	beq.n	80078e8 <_dtoa_r+0x638>
 80079a8:	e7d1      	b.n	800794e <_dtoa_r+0x69e>
 80079aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079ac:	2a00      	cmp	r2, #0
 80079ae:	f000 80ea 	beq.w	8007b86 <_dtoa_r+0x8d6>
 80079b2:	9a07      	ldr	r2, [sp, #28]
 80079b4:	2a01      	cmp	r2, #1
 80079b6:	f300 80cd 	bgt.w	8007b54 <_dtoa_r+0x8a4>
 80079ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80079bc:	2a00      	cmp	r2, #0
 80079be:	f000 80c1 	beq.w	8007b44 <_dtoa_r+0x894>
 80079c2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80079c6:	9c08      	ldr	r4, [sp, #32]
 80079c8:	9e00      	ldr	r6, [sp, #0]
 80079ca:	9a00      	ldr	r2, [sp, #0]
 80079cc:	441a      	add	r2, r3
 80079ce:	9200      	str	r2, [sp, #0]
 80079d0:	9a06      	ldr	r2, [sp, #24]
 80079d2:	2101      	movs	r1, #1
 80079d4:	441a      	add	r2, r3
 80079d6:	4648      	mov	r0, r9
 80079d8:	9206      	str	r2, [sp, #24]
 80079da:	f000 fc2d 	bl	8008238 <__i2b>
 80079de:	4605      	mov	r5, r0
 80079e0:	b166      	cbz	r6, 80079fc <_dtoa_r+0x74c>
 80079e2:	9b06      	ldr	r3, [sp, #24]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	dd09      	ble.n	80079fc <_dtoa_r+0x74c>
 80079e8:	42b3      	cmp	r3, r6
 80079ea:	9a00      	ldr	r2, [sp, #0]
 80079ec:	bfa8      	it	ge
 80079ee:	4633      	movge	r3, r6
 80079f0:	1ad2      	subs	r2, r2, r3
 80079f2:	9200      	str	r2, [sp, #0]
 80079f4:	9a06      	ldr	r2, [sp, #24]
 80079f6:	1af6      	subs	r6, r6, r3
 80079f8:	1ad3      	subs	r3, r2, r3
 80079fa:	9306      	str	r3, [sp, #24]
 80079fc:	9b08      	ldr	r3, [sp, #32]
 80079fe:	b30b      	cbz	r3, 8007a44 <_dtoa_r+0x794>
 8007a00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	f000 80c6 	beq.w	8007b94 <_dtoa_r+0x8e4>
 8007a08:	2c00      	cmp	r4, #0
 8007a0a:	f000 80c0 	beq.w	8007b8e <_dtoa_r+0x8de>
 8007a0e:	4629      	mov	r1, r5
 8007a10:	4622      	mov	r2, r4
 8007a12:	4648      	mov	r0, r9
 8007a14:	f000 fcc8 	bl	80083a8 <__pow5mult>
 8007a18:	9a02      	ldr	r2, [sp, #8]
 8007a1a:	4601      	mov	r1, r0
 8007a1c:	4605      	mov	r5, r0
 8007a1e:	4648      	mov	r0, r9
 8007a20:	f000 fc20 	bl	8008264 <__multiply>
 8007a24:	9902      	ldr	r1, [sp, #8]
 8007a26:	4680      	mov	r8, r0
 8007a28:	4648      	mov	r0, r9
 8007a2a:	f000 fb51 	bl	80080d0 <_Bfree>
 8007a2e:	9b08      	ldr	r3, [sp, #32]
 8007a30:	1b1b      	subs	r3, r3, r4
 8007a32:	9308      	str	r3, [sp, #32]
 8007a34:	f000 80b1 	beq.w	8007b9a <_dtoa_r+0x8ea>
 8007a38:	9a08      	ldr	r2, [sp, #32]
 8007a3a:	4641      	mov	r1, r8
 8007a3c:	4648      	mov	r0, r9
 8007a3e:	f000 fcb3 	bl	80083a8 <__pow5mult>
 8007a42:	9002      	str	r0, [sp, #8]
 8007a44:	2101      	movs	r1, #1
 8007a46:	4648      	mov	r0, r9
 8007a48:	f000 fbf6 	bl	8008238 <__i2b>
 8007a4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a4e:	4604      	mov	r4, r0
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	f000 81d8 	beq.w	8007e06 <_dtoa_r+0xb56>
 8007a56:	461a      	mov	r2, r3
 8007a58:	4601      	mov	r1, r0
 8007a5a:	4648      	mov	r0, r9
 8007a5c:	f000 fca4 	bl	80083a8 <__pow5mult>
 8007a60:	9b07      	ldr	r3, [sp, #28]
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	4604      	mov	r4, r0
 8007a66:	f300 809f 	bgt.w	8007ba8 <_dtoa_r+0x8f8>
 8007a6a:	9b04      	ldr	r3, [sp, #16]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	f040 8097 	bne.w	8007ba0 <_dtoa_r+0x8f0>
 8007a72:	9b05      	ldr	r3, [sp, #20]
 8007a74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	f040 8093 	bne.w	8007ba4 <_dtoa_r+0x8f4>
 8007a7e:	9b05      	ldr	r3, [sp, #20]
 8007a80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007a84:	0d1b      	lsrs	r3, r3, #20
 8007a86:	051b      	lsls	r3, r3, #20
 8007a88:	b133      	cbz	r3, 8007a98 <_dtoa_r+0x7e8>
 8007a8a:	9b00      	ldr	r3, [sp, #0]
 8007a8c:	3301      	adds	r3, #1
 8007a8e:	9300      	str	r3, [sp, #0]
 8007a90:	9b06      	ldr	r3, [sp, #24]
 8007a92:	3301      	adds	r3, #1
 8007a94:	9306      	str	r3, [sp, #24]
 8007a96:	2301      	movs	r3, #1
 8007a98:	9308      	str	r3, [sp, #32]
 8007a9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	f000 81b8 	beq.w	8007e12 <_dtoa_r+0xb62>
 8007aa2:	6923      	ldr	r3, [r4, #16]
 8007aa4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007aa8:	6918      	ldr	r0, [r3, #16]
 8007aaa:	f000 fb79 	bl	80081a0 <__hi0bits>
 8007aae:	f1c0 0020 	rsb	r0, r0, #32
 8007ab2:	9b06      	ldr	r3, [sp, #24]
 8007ab4:	4418      	add	r0, r3
 8007ab6:	f010 001f 	ands.w	r0, r0, #31
 8007aba:	f000 8082 	beq.w	8007bc2 <_dtoa_r+0x912>
 8007abe:	f1c0 0320 	rsb	r3, r0, #32
 8007ac2:	2b04      	cmp	r3, #4
 8007ac4:	dd73      	ble.n	8007bae <_dtoa_r+0x8fe>
 8007ac6:	9b00      	ldr	r3, [sp, #0]
 8007ac8:	f1c0 001c 	rsb	r0, r0, #28
 8007acc:	4403      	add	r3, r0
 8007ace:	9300      	str	r3, [sp, #0]
 8007ad0:	9b06      	ldr	r3, [sp, #24]
 8007ad2:	4403      	add	r3, r0
 8007ad4:	4406      	add	r6, r0
 8007ad6:	9306      	str	r3, [sp, #24]
 8007ad8:	9b00      	ldr	r3, [sp, #0]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	dd05      	ble.n	8007aea <_dtoa_r+0x83a>
 8007ade:	9902      	ldr	r1, [sp, #8]
 8007ae0:	461a      	mov	r2, r3
 8007ae2:	4648      	mov	r0, r9
 8007ae4:	f000 fcba 	bl	800845c <__lshift>
 8007ae8:	9002      	str	r0, [sp, #8]
 8007aea:	9b06      	ldr	r3, [sp, #24]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	dd05      	ble.n	8007afc <_dtoa_r+0x84c>
 8007af0:	4621      	mov	r1, r4
 8007af2:	461a      	mov	r2, r3
 8007af4:	4648      	mov	r0, r9
 8007af6:	f000 fcb1 	bl	800845c <__lshift>
 8007afa:	4604      	mov	r4, r0
 8007afc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d061      	beq.n	8007bc6 <_dtoa_r+0x916>
 8007b02:	9802      	ldr	r0, [sp, #8]
 8007b04:	4621      	mov	r1, r4
 8007b06:	f000 fd15 	bl	8008534 <__mcmp>
 8007b0a:	2800      	cmp	r0, #0
 8007b0c:	da5b      	bge.n	8007bc6 <_dtoa_r+0x916>
 8007b0e:	2300      	movs	r3, #0
 8007b10:	9902      	ldr	r1, [sp, #8]
 8007b12:	220a      	movs	r2, #10
 8007b14:	4648      	mov	r0, r9
 8007b16:	f000 fafd 	bl	8008114 <__multadd>
 8007b1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b1c:	9002      	str	r0, [sp, #8]
 8007b1e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	f000 8177 	beq.w	8007e16 <_dtoa_r+0xb66>
 8007b28:	4629      	mov	r1, r5
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	220a      	movs	r2, #10
 8007b2e:	4648      	mov	r0, r9
 8007b30:	f000 faf0 	bl	8008114 <__multadd>
 8007b34:	f1bb 0f00 	cmp.w	fp, #0
 8007b38:	4605      	mov	r5, r0
 8007b3a:	dc6f      	bgt.n	8007c1c <_dtoa_r+0x96c>
 8007b3c:	9b07      	ldr	r3, [sp, #28]
 8007b3e:	2b02      	cmp	r3, #2
 8007b40:	dc49      	bgt.n	8007bd6 <_dtoa_r+0x926>
 8007b42:	e06b      	b.n	8007c1c <_dtoa_r+0x96c>
 8007b44:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007b46:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007b4a:	e73c      	b.n	80079c6 <_dtoa_r+0x716>
 8007b4c:	3fe00000 	.word	0x3fe00000
 8007b50:	40240000 	.word	0x40240000
 8007b54:	9b03      	ldr	r3, [sp, #12]
 8007b56:	1e5c      	subs	r4, r3, #1
 8007b58:	9b08      	ldr	r3, [sp, #32]
 8007b5a:	42a3      	cmp	r3, r4
 8007b5c:	db09      	blt.n	8007b72 <_dtoa_r+0x8c2>
 8007b5e:	1b1c      	subs	r4, r3, r4
 8007b60:	9b03      	ldr	r3, [sp, #12]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	f6bf af30 	bge.w	80079c8 <_dtoa_r+0x718>
 8007b68:	9b00      	ldr	r3, [sp, #0]
 8007b6a:	9a03      	ldr	r2, [sp, #12]
 8007b6c:	1a9e      	subs	r6, r3, r2
 8007b6e:	2300      	movs	r3, #0
 8007b70:	e72b      	b.n	80079ca <_dtoa_r+0x71a>
 8007b72:	9b08      	ldr	r3, [sp, #32]
 8007b74:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007b76:	9408      	str	r4, [sp, #32]
 8007b78:	1ae3      	subs	r3, r4, r3
 8007b7a:	441a      	add	r2, r3
 8007b7c:	9e00      	ldr	r6, [sp, #0]
 8007b7e:	9b03      	ldr	r3, [sp, #12]
 8007b80:	920d      	str	r2, [sp, #52]	@ 0x34
 8007b82:	2400      	movs	r4, #0
 8007b84:	e721      	b.n	80079ca <_dtoa_r+0x71a>
 8007b86:	9c08      	ldr	r4, [sp, #32]
 8007b88:	9e00      	ldr	r6, [sp, #0]
 8007b8a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007b8c:	e728      	b.n	80079e0 <_dtoa_r+0x730>
 8007b8e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007b92:	e751      	b.n	8007a38 <_dtoa_r+0x788>
 8007b94:	9a08      	ldr	r2, [sp, #32]
 8007b96:	9902      	ldr	r1, [sp, #8]
 8007b98:	e750      	b.n	8007a3c <_dtoa_r+0x78c>
 8007b9a:	f8cd 8008 	str.w	r8, [sp, #8]
 8007b9e:	e751      	b.n	8007a44 <_dtoa_r+0x794>
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	e779      	b.n	8007a98 <_dtoa_r+0x7e8>
 8007ba4:	9b04      	ldr	r3, [sp, #16]
 8007ba6:	e777      	b.n	8007a98 <_dtoa_r+0x7e8>
 8007ba8:	2300      	movs	r3, #0
 8007baa:	9308      	str	r3, [sp, #32]
 8007bac:	e779      	b.n	8007aa2 <_dtoa_r+0x7f2>
 8007bae:	d093      	beq.n	8007ad8 <_dtoa_r+0x828>
 8007bb0:	9a00      	ldr	r2, [sp, #0]
 8007bb2:	331c      	adds	r3, #28
 8007bb4:	441a      	add	r2, r3
 8007bb6:	9200      	str	r2, [sp, #0]
 8007bb8:	9a06      	ldr	r2, [sp, #24]
 8007bba:	441a      	add	r2, r3
 8007bbc:	441e      	add	r6, r3
 8007bbe:	9206      	str	r2, [sp, #24]
 8007bc0:	e78a      	b.n	8007ad8 <_dtoa_r+0x828>
 8007bc2:	4603      	mov	r3, r0
 8007bc4:	e7f4      	b.n	8007bb0 <_dtoa_r+0x900>
 8007bc6:	9b03      	ldr	r3, [sp, #12]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	46b8      	mov	r8, r7
 8007bcc:	dc20      	bgt.n	8007c10 <_dtoa_r+0x960>
 8007bce:	469b      	mov	fp, r3
 8007bd0:	9b07      	ldr	r3, [sp, #28]
 8007bd2:	2b02      	cmp	r3, #2
 8007bd4:	dd1e      	ble.n	8007c14 <_dtoa_r+0x964>
 8007bd6:	f1bb 0f00 	cmp.w	fp, #0
 8007bda:	f47f adb1 	bne.w	8007740 <_dtoa_r+0x490>
 8007bde:	4621      	mov	r1, r4
 8007be0:	465b      	mov	r3, fp
 8007be2:	2205      	movs	r2, #5
 8007be4:	4648      	mov	r0, r9
 8007be6:	f000 fa95 	bl	8008114 <__multadd>
 8007bea:	4601      	mov	r1, r0
 8007bec:	4604      	mov	r4, r0
 8007bee:	9802      	ldr	r0, [sp, #8]
 8007bf0:	f000 fca0 	bl	8008534 <__mcmp>
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	f77f ada3 	ble.w	8007740 <_dtoa_r+0x490>
 8007bfa:	4656      	mov	r6, sl
 8007bfc:	2331      	movs	r3, #49	@ 0x31
 8007bfe:	f806 3b01 	strb.w	r3, [r6], #1
 8007c02:	f108 0801 	add.w	r8, r8, #1
 8007c06:	e59f      	b.n	8007748 <_dtoa_r+0x498>
 8007c08:	9c03      	ldr	r4, [sp, #12]
 8007c0a:	46b8      	mov	r8, r7
 8007c0c:	4625      	mov	r5, r4
 8007c0e:	e7f4      	b.n	8007bfa <_dtoa_r+0x94a>
 8007c10:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007c14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	f000 8101 	beq.w	8007e1e <_dtoa_r+0xb6e>
 8007c1c:	2e00      	cmp	r6, #0
 8007c1e:	dd05      	ble.n	8007c2c <_dtoa_r+0x97c>
 8007c20:	4629      	mov	r1, r5
 8007c22:	4632      	mov	r2, r6
 8007c24:	4648      	mov	r0, r9
 8007c26:	f000 fc19 	bl	800845c <__lshift>
 8007c2a:	4605      	mov	r5, r0
 8007c2c:	9b08      	ldr	r3, [sp, #32]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d05c      	beq.n	8007cec <_dtoa_r+0xa3c>
 8007c32:	6869      	ldr	r1, [r5, #4]
 8007c34:	4648      	mov	r0, r9
 8007c36:	f000 fa0b 	bl	8008050 <_Balloc>
 8007c3a:	4606      	mov	r6, r0
 8007c3c:	b928      	cbnz	r0, 8007c4a <_dtoa_r+0x99a>
 8007c3e:	4b82      	ldr	r3, [pc, #520]	@ (8007e48 <_dtoa_r+0xb98>)
 8007c40:	4602      	mov	r2, r0
 8007c42:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007c46:	f7ff bb4a 	b.w	80072de <_dtoa_r+0x2e>
 8007c4a:	692a      	ldr	r2, [r5, #16]
 8007c4c:	3202      	adds	r2, #2
 8007c4e:	0092      	lsls	r2, r2, #2
 8007c50:	f105 010c 	add.w	r1, r5, #12
 8007c54:	300c      	adds	r0, #12
 8007c56:	f000 fe31 	bl	80088bc <memcpy>
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	4631      	mov	r1, r6
 8007c5e:	4648      	mov	r0, r9
 8007c60:	f000 fbfc 	bl	800845c <__lshift>
 8007c64:	f10a 0301 	add.w	r3, sl, #1
 8007c68:	9300      	str	r3, [sp, #0]
 8007c6a:	eb0a 030b 	add.w	r3, sl, fp
 8007c6e:	9308      	str	r3, [sp, #32]
 8007c70:	9b04      	ldr	r3, [sp, #16]
 8007c72:	f003 0301 	and.w	r3, r3, #1
 8007c76:	462f      	mov	r7, r5
 8007c78:	9306      	str	r3, [sp, #24]
 8007c7a:	4605      	mov	r5, r0
 8007c7c:	9b00      	ldr	r3, [sp, #0]
 8007c7e:	9802      	ldr	r0, [sp, #8]
 8007c80:	4621      	mov	r1, r4
 8007c82:	f103 3bff 	add.w	fp, r3, #4294967295
 8007c86:	f7ff fa8a 	bl	800719e <quorem>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	3330      	adds	r3, #48	@ 0x30
 8007c8e:	9003      	str	r0, [sp, #12]
 8007c90:	4639      	mov	r1, r7
 8007c92:	9802      	ldr	r0, [sp, #8]
 8007c94:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c96:	f000 fc4d 	bl	8008534 <__mcmp>
 8007c9a:	462a      	mov	r2, r5
 8007c9c:	9004      	str	r0, [sp, #16]
 8007c9e:	4621      	mov	r1, r4
 8007ca0:	4648      	mov	r0, r9
 8007ca2:	f000 fc63 	bl	800856c <__mdiff>
 8007ca6:	68c2      	ldr	r2, [r0, #12]
 8007ca8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007caa:	4606      	mov	r6, r0
 8007cac:	bb02      	cbnz	r2, 8007cf0 <_dtoa_r+0xa40>
 8007cae:	4601      	mov	r1, r0
 8007cb0:	9802      	ldr	r0, [sp, #8]
 8007cb2:	f000 fc3f 	bl	8008534 <__mcmp>
 8007cb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cb8:	4602      	mov	r2, r0
 8007cba:	4631      	mov	r1, r6
 8007cbc:	4648      	mov	r0, r9
 8007cbe:	920c      	str	r2, [sp, #48]	@ 0x30
 8007cc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cc2:	f000 fa05 	bl	80080d0 <_Bfree>
 8007cc6:	9b07      	ldr	r3, [sp, #28]
 8007cc8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007cca:	9e00      	ldr	r6, [sp, #0]
 8007ccc:	ea42 0103 	orr.w	r1, r2, r3
 8007cd0:	9b06      	ldr	r3, [sp, #24]
 8007cd2:	4319      	orrs	r1, r3
 8007cd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cd6:	d10d      	bne.n	8007cf4 <_dtoa_r+0xa44>
 8007cd8:	2b39      	cmp	r3, #57	@ 0x39
 8007cda:	d027      	beq.n	8007d2c <_dtoa_r+0xa7c>
 8007cdc:	9a04      	ldr	r2, [sp, #16]
 8007cde:	2a00      	cmp	r2, #0
 8007ce0:	dd01      	ble.n	8007ce6 <_dtoa_r+0xa36>
 8007ce2:	9b03      	ldr	r3, [sp, #12]
 8007ce4:	3331      	adds	r3, #49	@ 0x31
 8007ce6:	f88b 3000 	strb.w	r3, [fp]
 8007cea:	e52e      	b.n	800774a <_dtoa_r+0x49a>
 8007cec:	4628      	mov	r0, r5
 8007cee:	e7b9      	b.n	8007c64 <_dtoa_r+0x9b4>
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	e7e2      	b.n	8007cba <_dtoa_r+0xa0a>
 8007cf4:	9904      	ldr	r1, [sp, #16]
 8007cf6:	2900      	cmp	r1, #0
 8007cf8:	db04      	blt.n	8007d04 <_dtoa_r+0xa54>
 8007cfa:	9807      	ldr	r0, [sp, #28]
 8007cfc:	4301      	orrs	r1, r0
 8007cfe:	9806      	ldr	r0, [sp, #24]
 8007d00:	4301      	orrs	r1, r0
 8007d02:	d120      	bne.n	8007d46 <_dtoa_r+0xa96>
 8007d04:	2a00      	cmp	r2, #0
 8007d06:	ddee      	ble.n	8007ce6 <_dtoa_r+0xa36>
 8007d08:	9902      	ldr	r1, [sp, #8]
 8007d0a:	9300      	str	r3, [sp, #0]
 8007d0c:	2201      	movs	r2, #1
 8007d0e:	4648      	mov	r0, r9
 8007d10:	f000 fba4 	bl	800845c <__lshift>
 8007d14:	4621      	mov	r1, r4
 8007d16:	9002      	str	r0, [sp, #8]
 8007d18:	f000 fc0c 	bl	8008534 <__mcmp>
 8007d1c:	2800      	cmp	r0, #0
 8007d1e:	9b00      	ldr	r3, [sp, #0]
 8007d20:	dc02      	bgt.n	8007d28 <_dtoa_r+0xa78>
 8007d22:	d1e0      	bne.n	8007ce6 <_dtoa_r+0xa36>
 8007d24:	07da      	lsls	r2, r3, #31
 8007d26:	d5de      	bpl.n	8007ce6 <_dtoa_r+0xa36>
 8007d28:	2b39      	cmp	r3, #57	@ 0x39
 8007d2a:	d1da      	bne.n	8007ce2 <_dtoa_r+0xa32>
 8007d2c:	2339      	movs	r3, #57	@ 0x39
 8007d2e:	f88b 3000 	strb.w	r3, [fp]
 8007d32:	4633      	mov	r3, r6
 8007d34:	461e      	mov	r6, r3
 8007d36:	3b01      	subs	r3, #1
 8007d38:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007d3c:	2a39      	cmp	r2, #57	@ 0x39
 8007d3e:	d04e      	beq.n	8007dde <_dtoa_r+0xb2e>
 8007d40:	3201      	adds	r2, #1
 8007d42:	701a      	strb	r2, [r3, #0]
 8007d44:	e501      	b.n	800774a <_dtoa_r+0x49a>
 8007d46:	2a00      	cmp	r2, #0
 8007d48:	dd03      	ble.n	8007d52 <_dtoa_r+0xaa2>
 8007d4a:	2b39      	cmp	r3, #57	@ 0x39
 8007d4c:	d0ee      	beq.n	8007d2c <_dtoa_r+0xa7c>
 8007d4e:	3301      	adds	r3, #1
 8007d50:	e7c9      	b.n	8007ce6 <_dtoa_r+0xa36>
 8007d52:	9a00      	ldr	r2, [sp, #0]
 8007d54:	9908      	ldr	r1, [sp, #32]
 8007d56:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007d5a:	428a      	cmp	r2, r1
 8007d5c:	d028      	beq.n	8007db0 <_dtoa_r+0xb00>
 8007d5e:	9902      	ldr	r1, [sp, #8]
 8007d60:	2300      	movs	r3, #0
 8007d62:	220a      	movs	r2, #10
 8007d64:	4648      	mov	r0, r9
 8007d66:	f000 f9d5 	bl	8008114 <__multadd>
 8007d6a:	42af      	cmp	r7, r5
 8007d6c:	9002      	str	r0, [sp, #8]
 8007d6e:	f04f 0300 	mov.w	r3, #0
 8007d72:	f04f 020a 	mov.w	r2, #10
 8007d76:	4639      	mov	r1, r7
 8007d78:	4648      	mov	r0, r9
 8007d7a:	d107      	bne.n	8007d8c <_dtoa_r+0xadc>
 8007d7c:	f000 f9ca 	bl	8008114 <__multadd>
 8007d80:	4607      	mov	r7, r0
 8007d82:	4605      	mov	r5, r0
 8007d84:	9b00      	ldr	r3, [sp, #0]
 8007d86:	3301      	adds	r3, #1
 8007d88:	9300      	str	r3, [sp, #0]
 8007d8a:	e777      	b.n	8007c7c <_dtoa_r+0x9cc>
 8007d8c:	f000 f9c2 	bl	8008114 <__multadd>
 8007d90:	4629      	mov	r1, r5
 8007d92:	4607      	mov	r7, r0
 8007d94:	2300      	movs	r3, #0
 8007d96:	220a      	movs	r2, #10
 8007d98:	4648      	mov	r0, r9
 8007d9a:	f000 f9bb 	bl	8008114 <__multadd>
 8007d9e:	4605      	mov	r5, r0
 8007da0:	e7f0      	b.n	8007d84 <_dtoa_r+0xad4>
 8007da2:	f1bb 0f00 	cmp.w	fp, #0
 8007da6:	bfcc      	ite	gt
 8007da8:	465e      	movgt	r6, fp
 8007daa:	2601      	movle	r6, #1
 8007dac:	4456      	add	r6, sl
 8007dae:	2700      	movs	r7, #0
 8007db0:	9902      	ldr	r1, [sp, #8]
 8007db2:	9300      	str	r3, [sp, #0]
 8007db4:	2201      	movs	r2, #1
 8007db6:	4648      	mov	r0, r9
 8007db8:	f000 fb50 	bl	800845c <__lshift>
 8007dbc:	4621      	mov	r1, r4
 8007dbe:	9002      	str	r0, [sp, #8]
 8007dc0:	f000 fbb8 	bl	8008534 <__mcmp>
 8007dc4:	2800      	cmp	r0, #0
 8007dc6:	dcb4      	bgt.n	8007d32 <_dtoa_r+0xa82>
 8007dc8:	d102      	bne.n	8007dd0 <_dtoa_r+0xb20>
 8007dca:	9b00      	ldr	r3, [sp, #0]
 8007dcc:	07db      	lsls	r3, r3, #31
 8007dce:	d4b0      	bmi.n	8007d32 <_dtoa_r+0xa82>
 8007dd0:	4633      	mov	r3, r6
 8007dd2:	461e      	mov	r6, r3
 8007dd4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007dd8:	2a30      	cmp	r2, #48	@ 0x30
 8007dda:	d0fa      	beq.n	8007dd2 <_dtoa_r+0xb22>
 8007ddc:	e4b5      	b.n	800774a <_dtoa_r+0x49a>
 8007dde:	459a      	cmp	sl, r3
 8007de0:	d1a8      	bne.n	8007d34 <_dtoa_r+0xa84>
 8007de2:	2331      	movs	r3, #49	@ 0x31
 8007de4:	f108 0801 	add.w	r8, r8, #1
 8007de8:	f88a 3000 	strb.w	r3, [sl]
 8007dec:	e4ad      	b.n	800774a <_dtoa_r+0x49a>
 8007dee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007df0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007e4c <_dtoa_r+0xb9c>
 8007df4:	b11b      	cbz	r3, 8007dfe <_dtoa_r+0xb4e>
 8007df6:	f10a 0308 	add.w	r3, sl, #8
 8007dfa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007dfc:	6013      	str	r3, [r2, #0]
 8007dfe:	4650      	mov	r0, sl
 8007e00:	b017      	add	sp, #92	@ 0x5c
 8007e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e06:	9b07      	ldr	r3, [sp, #28]
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	f77f ae2e 	ble.w	8007a6a <_dtoa_r+0x7ba>
 8007e0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e10:	9308      	str	r3, [sp, #32]
 8007e12:	2001      	movs	r0, #1
 8007e14:	e64d      	b.n	8007ab2 <_dtoa_r+0x802>
 8007e16:	f1bb 0f00 	cmp.w	fp, #0
 8007e1a:	f77f aed9 	ble.w	8007bd0 <_dtoa_r+0x920>
 8007e1e:	4656      	mov	r6, sl
 8007e20:	9802      	ldr	r0, [sp, #8]
 8007e22:	4621      	mov	r1, r4
 8007e24:	f7ff f9bb 	bl	800719e <quorem>
 8007e28:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007e2c:	f806 3b01 	strb.w	r3, [r6], #1
 8007e30:	eba6 020a 	sub.w	r2, r6, sl
 8007e34:	4593      	cmp	fp, r2
 8007e36:	ddb4      	ble.n	8007da2 <_dtoa_r+0xaf2>
 8007e38:	9902      	ldr	r1, [sp, #8]
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	220a      	movs	r2, #10
 8007e3e:	4648      	mov	r0, r9
 8007e40:	f000 f968 	bl	8008114 <__multadd>
 8007e44:	9002      	str	r0, [sp, #8]
 8007e46:	e7eb      	b.n	8007e20 <_dtoa_r+0xb70>
 8007e48:	08009830 	.word	0x08009830
 8007e4c:	080097b4 	.word	0x080097b4

08007e50 <_free_r>:
 8007e50:	b538      	push	{r3, r4, r5, lr}
 8007e52:	4605      	mov	r5, r0
 8007e54:	2900      	cmp	r1, #0
 8007e56:	d041      	beq.n	8007edc <_free_r+0x8c>
 8007e58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e5c:	1f0c      	subs	r4, r1, #4
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	bfb8      	it	lt
 8007e62:	18e4      	addlt	r4, r4, r3
 8007e64:	f000 f8e8 	bl	8008038 <__malloc_lock>
 8007e68:	4a1d      	ldr	r2, [pc, #116]	@ (8007ee0 <_free_r+0x90>)
 8007e6a:	6813      	ldr	r3, [r2, #0]
 8007e6c:	b933      	cbnz	r3, 8007e7c <_free_r+0x2c>
 8007e6e:	6063      	str	r3, [r4, #4]
 8007e70:	6014      	str	r4, [r2, #0]
 8007e72:	4628      	mov	r0, r5
 8007e74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e78:	f000 b8e4 	b.w	8008044 <__malloc_unlock>
 8007e7c:	42a3      	cmp	r3, r4
 8007e7e:	d908      	bls.n	8007e92 <_free_r+0x42>
 8007e80:	6820      	ldr	r0, [r4, #0]
 8007e82:	1821      	adds	r1, r4, r0
 8007e84:	428b      	cmp	r3, r1
 8007e86:	bf01      	itttt	eq
 8007e88:	6819      	ldreq	r1, [r3, #0]
 8007e8a:	685b      	ldreq	r3, [r3, #4]
 8007e8c:	1809      	addeq	r1, r1, r0
 8007e8e:	6021      	streq	r1, [r4, #0]
 8007e90:	e7ed      	b.n	8007e6e <_free_r+0x1e>
 8007e92:	461a      	mov	r2, r3
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	b10b      	cbz	r3, 8007e9c <_free_r+0x4c>
 8007e98:	42a3      	cmp	r3, r4
 8007e9a:	d9fa      	bls.n	8007e92 <_free_r+0x42>
 8007e9c:	6811      	ldr	r1, [r2, #0]
 8007e9e:	1850      	adds	r0, r2, r1
 8007ea0:	42a0      	cmp	r0, r4
 8007ea2:	d10b      	bne.n	8007ebc <_free_r+0x6c>
 8007ea4:	6820      	ldr	r0, [r4, #0]
 8007ea6:	4401      	add	r1, r0
 8007ea8:	1850      	adds	r0, r2, r1
 8007eaa:	4283      	cmp	r3, r0
 8007eac:	6011      	str	r1, [r2, #0]
 8007eae:	d1e0      	bne.n	8007e72 <_free_r+0x22>
 8007eb0:	6818      	ldr	r0, [r3, #0]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	6053      	str	r3, [r2, #4]
 8007eb6:	4408      	add	r0, r1
 8007eb8:	6010      	str	r0, [r2, #0]
 8007eba:	e7da      	b.n	8007e72 <_free_r+0x22>
 8007ebc:	d902      	bls.n	8007ec4 <_free_r+0x74>
 8007ebe:	230c      	movs	r3, #12
 8007ec0:	602b      	str	r3, [r5, #0]
 8007ec2:	e7d6      	b.n	8007e72 <_free_r+0x22>
 8007ec4:	6820      	ldr	r0, [r4, #0]
 8007ec6:	1821      	adds	r1, r4, r0
 8007ec8:	428b      	cmp	r3, r1
 8007eca:	bf04      	itt	eq
 8007ecc:	6819      	ldreq	r1, [r3, #0]
 8007ece:	685b      	ldreq	r3, [r3, #4]
 8007ed0:	6063      	str	r3, [r4, #4]
 8007ed2:	bf04      	itt	eq
 8007ed4:	1809      	addeq	r1, r1, r0
 8007ed6:	6021      	streq	r1, [r4, #0]
 8007ed8:	6054      	str	r4, [r2, #4]
 8007eda:	e7ca      	b.n	8007e72 <_free_r+0x22>
 8007edc:	bd38      	pop	{r3, r4, r5, pc}
 8007ede:	bf00      	nop
 8007ee0:	2000053c 	.word	0x2000053c

08007ee4 <malloc>:
 8007ee4:	4b02      	ldr	r3, [pc, #8]	@ (8007ef0 <malloc+0xc>)
 8007ee6:	4601      	mov	r1, r0
 8007ee8:	6818      	ldr	r0, [r3, #0]
 8007eea:	f000 b825 	b.w	8007f38 <_malloc_r>
 8007eee:	bf00      	nop
 8007ef0:	2000001c 	.word	0x2000001c

08007ef4 <sbrk_aligned>:
 8007ef4:	b570      	push	{r4, r5, r6, lr}
 8007ef6:	4e0f      	ldr	r6, [pc, #60]	@ (8007f34 <sbrk_aligned+0x40>)
 8007ef8:	460c      	mov	r4, r1
 8007efa:	6831      	ldr	r1, [r6, #0]
 8007efc:	4605      	mov	r5, r0
 8007efe:	b911      	cbnz	r1, 8007f06 <sbrk_aligned+0x12>
 8007f00:	f000 fccc 	bl	800889c <_sbrk_r>
 8007f04:	6030      	str	r0, [r6, #0]
 8007f06:	4621      	mov	r1, r4
 8007f08:	4628      	mov	r0, r5
 8007f0a:	f000 fcc7 	bl	800889c <_sbrk_r>
 8007f0e:	1c43      	adds	r3, r0, #1
 8007f10:	d103      	bne.n	8007f1a <sbrk_aligned+0x26>
 8007f12:	f04f 34ff 	mov.w	r4, #4294967295
 8007f16:	4620      	mov	r0, r4
 8007f18:	bd70      	pop	{r4, r5, r6, pc}
 8007f1a:	1cc4      	adds	r4, r0, #3
 8007f1c:	f024 0403 	bic.w	r4, r4, #3
 8007f20:	42a0      	cmp	r0, r4
 8007f22:	d0f8      	beq.n	8007f16 <sbrk_aligned+0x22>
 8007f24:	1a21      	subs	r1, r4, r0
 8007f26:	4628      	mov	r0, r5
 8007f28:	f000 fcb8 	bl	800889c <_sbrk_r>
 8007f2c:	3001      	adds	r0, #1
 8007f2e:	d1f2      	bne.n	8007f16 <sbrk_aligned+0x22>
 8007f30:	e7ef      	b.n	8007f12 <sbrk_aligned+0x1e>
 8007f32:	bf00      	nop
 8007f34:	20000538 	.word	0x20000538

08007f38 <_malloc_r>:
 8007f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f3c:	1ccd      	adds	r5, r1, #3
 8007f3e:	f025 0503 	bic.w	r5, r5, #3
 8007f42:	3508      	adds	r5, #8
 8007f44:	2d0c      	cmp	r5, #12
 8007f46:	bf38      	it	cc
 8007f48:	250c      	movcc	r5, #12
 8007f4a:	2d00      	cmp	r5, #0
 8007f4c:	4606      	mov	r6, r0
 8007f4e:	db01      	blt.n	8007f54 <_malloc_r+0x1c>
 8007f50:	42a9      	cmp	r1, r5
 8007f52:	d904      	bls.n	8007f5e <_malloc_r+0x26>
 8007f54:	230c      	movs	r3, #12
 8007f56:	6033      	str	r3, [r6, #0]
 8007f58:	2000      	movs	r0, #0
 8007f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008034 <_malloc_r+0xfc>
 8007f62:	f000 f869 	bl	8008038 <__malloc_lock>
 8007f66:	f8d8 3000 	ldr.w	r3, [r8]
 8007f6a:	461c      	mov	r4, r3
 8007f6c:	bb44      	cbnz	r4, 8007fc0 <_malloc_r+0x88>
 8007f6e:	4629      	mov	r1, r5
 8007f70:	4630      	mov	r0, r6
 8007f72:	f7ff ffbf 	bl	8007ef4 <sbrk_aligned>
 8007f76:	1c43      	adds	r3, r0, #1
 8007f78:	4604      	mov	r4, r0
 8007f7a:	d158      	bne.n	800802e <_malloc_r+0xf6>
 8007f7c:	f8d8 4000 	ldr.w	r4, [r8]
 8007f80:	4627      	mov	r7, r4
 8007f82:	2f00      	cmp	r7, #0
 8007f84:	d143      	bne.n	800800e <_malloc_r+0xd6>
 8007f86:	2c00      	cmp	r4, #0
 8007f88:	d04b      	beq.n	8008022 <_malloc_r+0xea>
 8007f8a:	6823      	ldr	r3, [r4, #0]
 8007f8c:	4639      	mov	r1, r7
 8007f8e:	4630      	mov	r0, r6
 8007f90:	eb04 0903 	add.w	r9, r4, r3
 8007f94:	f000 fc82 	bl	800889c <_sbrk_r>
 8007f98:	4581      	cmp	r9, r0
 8007f9a:	d142      	bne.n	8008022 <_malloc_r+0xea>
 8007f9c:	6821      	ldr	r1, [r4, #0]
 8007f9e:	1a6d      	subs	r5, r5, r1
 8007fa0:	4629      	mov	r1, r5
 8007fa2:	4630      	mov	r0, r6
 8007fa4:	f7ff ffa6 	bl	8007ef4 <sbrk_aligned>
 8007fa8:	3001      	adds	r0, #1
 8007faa:	d03a      	beq.n	8008022 <_malloc_r+0xea>
 8007fac:	6823      	ldr	r3, [r4, #0]
 8007fae:	442b      	add	r3, r5
 8007fb0:	6023      	str	r3, [r4, #0]
 8007fb2:	f8d8 3000 	ldr.w	r3, [r8]
 8007fb6:	685a      	ldr	r2, [r3, #4]
 8007fb8:	bb62      	cbnz	r2, 8008014 <_malloc_r+0xdc>
 8007fba:	f8c8 7000 	str.w	r7, [r8]
 8007fbe:	e00f      	b.n	8007fe0 <_malloc_r+0xa8>
 8007fc0:	6822      	ldr	r2, [r4, #0]
 8007fc2:	1b52      	subs	r2, r2, r5
 8007fc4:	d420      	bmi.n	8008008 <_malloc_r+0xd0>
 8007fc6:	2a0b      	cmp	r2, #11
 8007fc8:	d917      	bls.n	8007ffa <_malloc_r+0xc2>
 8007fca:	1961      	adds	r1, r4, r5
 8007fcc:	42a3      	cmp	r3, r4
 8007fce:	6025      	str	r5, [r4, #0]
 8007fd0:	bf18      	it	ne
 8007fd2:	6059      	strne	r1, [r3, #4]
 8007fd4:	6863      	ldr	r3, [r4, #4]
 8007fd6:	bf08      	it	eq
 8007fd8:	f8c8 1000 	streq.w	r1, [r8]
 8007fdc:	5162      	str	r2, [r4, r5]
 8007fde:	604b      	str	r3, [r1, #4]
 8007fe0:	4630      	mov	r0, r6
 8007fe2:	f000 f82f 	bl	8008044 <__malloc_unlock>
 8007fe6:	f104 000b 	add.w	r0, r4, #11
 8007fea:	1d23      	adds	r3, r4, #4
 8007fec:	f020 0007 	bic.w	r0, r0, #7
 8007ff0:	1ac2      	subs	r2, r0, r3
 8007ff2:	bf1c      	itt	ne
 8007ff4:	1a1b      	subne	r3, r3, r0
 8007ff6:	50a3      	strne	r3, [r4, r2]
 8007ff8:	e7af      	b.n	8007f5a <_malloc_r+0x22>
 8007ffa:	6862      	ldr	r2, [r4, #4]
 8007ffc:	42a3      	cmp	r3, r4
 8007ffe:	bf0c      	ite	eq
 8008000:	f8c8 2000 	streq.w	r2, [r8]
 8008004:	605a      	strne	r2, [r3, #4]
 8008006:	e7eb      	b.n	8007fe0 <_malloc_r+0xa8>
 8008008:	4623      	mov	r3, r4
 800800a:	6864      	ldr	r4, [r4, #4]
 800800c:	e7ae      	b.n	8007f6c <_malloc_r+0x34>
 800800e:	463c      	mov	r4, r7
 8008010:	687f      	ldr	r7, [r7, #4]
 8008012:	e7b6      	b.n	8007f82 <_malloc_r+0x4a>
 8008014:	461a      	mov	r2, r3
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	42a3      	cmp	r3, r4
 800801a:	d1fb      	bne.n	8008014 <_malloc_r+0xdc>
 800801c:	2300      	movs	r3, #0
 800801e:	6053      	str	r3, [r2, #4]
 8008020:	e7de      	b.n	8007fe0 <_malloc_r+0xa8>
 8008022:	230c      	movs	r3, #12
 8008024:	6033      	str	r3, [r6, #0]
 8008026:	4630      	mov	r0, r6
 8008028:	f000 f80c 	bl	8008044 <__malloc_unlock>
 800802c:	e794      	b.n	8007f58 <_malloc_r+0x20>
 800802e:	6005      	str	r5, [r0, #0]
 8008030:	e7d6      	b.n	8007fe0 <_malloc_r+0xa8>
 8008032:	bf00      	nop
 8008034:	2000053c 	.word	0x2000053c

08008038 <__malloc_lock>:
 8008038:	4801      	ldr	r0, [pc, #4]	@ (8008040 <__malloc_lock+0x8>)
 800803a:	f7ff b8ae 	b.w	800719a <__retarget_lock_acquire_recursive>
 800803e:	bf00      	nop
 8008040:	20000534 	.word	0x20000534

08008044 <__malloc_unlock>:
 8008044:	4801      	ldr	r0, [pc, #4]	@ (800804c <__malloc_unlock+0x8>)
 8008046:	f7ff b8a9 	b.w	800719c <__retarget_lock_release_recursive>
 800804a:	bf00      	nop
 800804c:	20000534 	.word	0x20000534

08008050 <_Balloc>:
 8008050:	b570      	push	{r4, r5, r6, lr}
 8008052:	69c6      	ldr	r6, [r0, #28]
 8008054:	4604      	mov	r4, r0
 8008056:	460d      	mov	r5, r1
 8008058:	b976      	cbnz	r6, 8008078 <_Balloc+0x28>
 800805a:	2010      	movs	r0, #16
 800805c:	f7ff ff42 	bl	8007ee4 <malloc>
 8008060:	4602      	mov	r2, r0
 8008062:	61e0      	str	r0, [r4, #28]
 8008064:	b920      	cbnz	r0, 8008070 <_Balloc+0x20>
 8008066:	4b18      	ldr	r3, [pc, #96]	@ (80080c8 <_Balloc+0x78>)
 8008068:	4818      	ldr	r0, [pc, #96]	@ (80080cc <_Balloc+0x7c>)
 800806a:	216b      	movs	r1, #107	@ 0x6b
 800806c:	f000 fc34 	bl	80088d8 <__assert_func>
 8008070:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008074:	6006      	str	r6, [r0, #0]
 8008076:	60c6      	str	r6, [r0, #12]
 8008078:	69e6      	ldr	r6, [r4, #28]
 800807a:	68f3      	ldr	r3, [r6, #12]
 800807c:	b183      	cbz	r3, 80080a0 <_Balloc+0x50>
 800807e:	69e3      	ldr	r3, [r4, #28]
 8008080:	68db      	ldr	r3, [r3, #12]
 8008082:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008086:	b9b8      	cbnz	r0, 80080b8 <_Balloc+0x68>
 8008088:	2101      	movs	r1, #1
 800808a:	fa01 f605 	lsl.w	r6, r1, r5
 800808e:	1d72      	adds	r2, r6, #5
 8008090:	0092      	lsls	r2, r2, #2
 8008092:	4620      	mov	r0, r4
 8008094:	f000 fc3e 	bl	8008914 <_calloc_r>
 8008098:	b160      	cbz	r0, 80080b4 <_Balloc+0x64>
 800809a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800809e:	e00e      	b.n	80080be <_Balloc+0x6e>
 80080a0:	2221      	movs	r2, #33	@ 0x21
 80080a2:	2104      	movs	r1, #4
 80080a4:	4620      	mov	r0, r4
 80080a6:	f000 fc35 	bl	8008914 <_calloc_r>
 80080aa:	69e3      	ldr	r3, [r4, #28]
 80080ac:	60f0      	str	r0, [r6, #12]
 80080ae:	68db      	ldr	r3, [r3, #12]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d1e4      	bne.n	800807e <_Balloc+0x2e>
 80080b4:	2000      	movs	r0, #0
 80080b6:	bd70      	pop	{r4, r5, r6, pc}
 80080b8:	6802      	ldr	r2, [r0, #0]
 80080ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80080be:	2300      	movs	r3, #0
 80080c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80080c4:	e7f7      	b.n	80080b6 <_Balloc+0x66>
 80080c6:	bf00      	nop
 80080c8:	080097c1 	.word	0x080097c1
 80080cc:	08009841 	.word	0x08009841

080080d0 <_Bfree>:
 80080d0:	b570      	push	{r4, r5, r6, lr}
 80080d2:	69c6      	ldr	r6, [r0, #28]
 80080d4:	4605      	mov	r5, r0
 80080d6:	460c      	mov	r4, r1
 80080d8:	b976      	cbnz	r6, 80080f8 <_Bfree+0x28>
 80080da:	2010      	movs	r0, #16
 80080dc:	f7ff ff02 	bl	8007ee4 <malloc>
 80080e0:	4602      	mov	r2, r0
 80080e2:	61e8      	str	r0, [r5, #28]
 80080e4:	b920      	cbnz	r0, 80080f0 <_Bfree+0x20>
 80080e6:	4b09      	ldr	r3, [pc, #36]	@ (800810c <_Bfree+0x3c>)
 80080e8:	4809      	ldr	r0, [pc, #36]	@ (8008110 <_Bfree+0x40>)
 80080ea:	218f      	movs	r1, #143	@ 0x8f
 80080ec:	f000 fbf4 	bl	80088d8 <__assert_func>
 80080f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080f4:	6006      	str	r6, [r0, #0]
 80080f6:	60c6      	str	r6, [r0, #12]
 80080f8:	b13c      	cbz	r4, 800810a <_Bfree+0x3a>
 80080fa:	69eb      	ldr	r3, [r5, #28]
 80080fc:	6862      	ldr	r2, [r4, #4]
 80080fe:	68db      	ldr	r3, [r3, #12]
 8008100:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008104:	6021      	str	r1, [r4, #0]
 8008106:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800810a:	bd70      	pop	{r4, r5, r6, pc}
 800810c:	080097c1 	.word	0x080097c1
 8008110:	08009841 	.word	0x08009841

08008114 <__multadd>:
 8008114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008118:	690d      	ldr	r5, [r1, #16]
 800811a:	4607      	mov	r7, r0
 800811c:	460c      	mov	r4, r1
 800811e:	461e      	mov	r6, r3
 8008120:	f101 0c14 	add.w	ip, r1, #20
 8008124:	2000      	movs	r0, #0
 8008126:	f8dc 3000 	ldr.w	r3, [ip]
 800812a:	b299      	uxth	r1, r3
 800812c:	fb02 6101 	mla	r1, r2, r1, r6
 8008130:	0c1e      	lsrs	r6, r3, #16
 8008132:	0c0b      	lsrs	r3, r1, #16
 8008134:	fb02 3306 	mla	r3, r2, r6, r3
 8008138:	b289      	uxth	r1, r1
 800813a:	3001      	adds	r0, #1
 800813c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008140:	4285      	cmp	r5, r0
 8008142:	f84c 1b04 	str.w	r1, [ip], #4
 8008146:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800814a:	dcec      	bgt.n	8008126 <__multadd+0x12>
 800814c:	b30e      	cbz	r6, 8008192 <__multadd+0x7e>
 800814e:	68a3      	ldr	r3, [r4, #8]
 8008150:	42ab      	cmp	r3, r5
 8008152:	dc19      	bgt.n	8008188 <__multadd+0x74>
 8008154:	6861      	ldr	r1, [r4, #4]
 8008156:	4638      	mov	r0, r7
 8008158:	3101      	adds	r1, #1
 800815a:	f7ff ff79 	bl	8008050 <_Balloc>
 800815e:	4680      	mov	r8, r0
 8008160:	b928      	cbnz	r0, 800816e <__multadd+0x5a>
 8008162:	4602      	mov	r2, r0
 8008164:	4b0c      	ldr	r3, [pc, #48]	@ (8008198 <__multadd+0x84>)
 8008166:	480d      	ldr	r0, [pc, #52]	@ (800819c <__multadd+0x88>)
 8008168:	21ba      	movs	r1, #186	@ 0xba
 800816a:	f000 fbb5 	bl	80088d8 <__assert_func>
 800816e:	6922      	ldr	r2, [r4, #16]
 8008170:	3202      	adds	r2, #2
 8008172:	f104 010c 	add.w	r1, r4, #12
 8008176:	0092      	lsls	r2, r2, #2
 8008178:	300c      	adds	r0, #12
 800817a:	f000 fb9f 	bl	80088bc <memcpy>
 800817e:	4621      	mov	r1, r4
 8008180:	4638      	mov	r0, r7
 8008182:	f7ff ffa5 	bl	80080d0 <_Bfree>
 8008186:	4644      	mov	r4, r8
 8008188:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800818c:	3501      	adds	r5, #1
 800818e:	615e      	str	r6, [r3, #20]
 8008190:	6125      	str	r5, [r4, #16]
 8008192:	4620      	mov	r0, r4
 8008194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008198:	08009830 	.word	0x08009830
 800819c:	08009841 	.word	0x08009841

080081a0 <__hi0bits>:
 80081a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80081a4:	4603      	mov	r3, r0
 80081a6:	bf36      	itet	cc
 80081a8:	0403      	lslcc	r3, r0, #16
 80081aa:	2000      	movcs	r0, #0
 80081ac:	2010      	movcc	r0, #16
 80081ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80081b2:	bf3c      	itt	cc
 80081b4:	021b      	lslcc	r3, r3, #8
 80081b6:	3008      	addcc	r0, #8
 80081b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80081bc:	bf3c      	itt	cc
 80081be:	011b      	lslcc	r3, r3, #4
 80081c0:	3004      	addcc	r0, #4
 80081c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081c6:	bf3c      	itt	cc
 80081c8:	009b      	lslcc	r3, r3, #2
 80081ca:	3002      	addcc	r0, #2
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	db05      	blt.n	80081dc <__hi0bits+0x3c>
 80081d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80081d4:	f100 0001 	add.w	r0, r0, #1
 80081d8:	bf08      	it	eq
 80081da:	2020      	moveq	r0, #32
 80081dc:	4770      	bx	lr

080081de <__lo0bits>:
 80081de:	6803      	ldr	r3, [r0, #0]
 80081e0:	4602      	mov	r2, r0
 80081e2:	f013 0007 	ands.w	r0, r3, #7
 80081e6:	d00b      	beq.n	8008200 <__lo0bits+0x22>
 80081e8:	07d9      	lsls	r1, r3, #31
 80081ea:	d421      	bmi.n	8008230 <__lo0bits+0x52>
 80081ec:	0798      	lsls	r0, r3, #30
 80081ee:	bf49      	itett	mi
 80081f0:	085b      	lsrmi	r3, r3, #1
 80081f2:	089b      	lsrpl	r3, r3, #2
 80081f4:	2001      	movmi	r0, #1
 80081f6:	6013      	strmi	r3, [r2, #0]
 80081f8:	bf5c      	itt	pl
 80081fa:	6013      	strpl	r3, [r2, #0]
 80081fc:	2002      	movpl	r0, #2
 80081fe:	4770      	bx	lr
 8008200:	b299      	uxth	r1, r3
 8008202:	b909      	cbnz	r1, 8008208 <__lo0bits+0x2a>
 8008204:	0c1b      	lsrs	r3, r3, #16
 8008206:	2010      	movs	r0, #16
 8008208:	b2d9      	uxtb	r1, r3
 800820a:	b909      	cbnz	r1, 8008210 <__lo0bits+0x32>
 800820c:	3008      	adds	r0, #8
 800820e:	0a1b      	lsrs	r3, r3, #8
 8008210:	0719      	lsls	r1, r3, #28
 8008212:	bf04      	itt	eq
 8008214:	091b      	lsreq	r3, r3, #4
 8008216:	3004      	addeq	r0, #4
 8008218:	0799      	lsls	r1, r3, #30
 800821a:	bf04      	itt	eq
 800821c:	089b      	lsreq	r3, r3, #2
 800821e:	3002      	addeq	r0, #2
 8008220:	07d9      	lsls	r1, r3, #31
 8008222:	d403      	bmi.n	800822c <__lo0bits+0x4e>
 8008224:	085b      	lsrs	r3, r3, #1
 8008226:	f100 0001 	add.w	r0, r0, #1
 800822a:	d003      	beq.n	8008234 <__lo0bits+0x56>
 800822c:	6013      	str	r3, [r2, #0]
 800822e:	4770      	bx	lr
 8008230:	2000      	movs	r0, #0
 8008232:	4770      	bx	lr
 8008234:	2020      	movs	r0, #32
 8008236:	4770      	bx	lr

08008238 <__i2b>:
 8008238:	b510      	push	{r4, lr}
 800823a:	460c      	mov	r4, r1
 800823c:	2101      	movs	r1, #1
 800823e:	f7ff ff07 	bl	8008050 <_Balloc>
 8008242:	4602      	mov	r2, r0
 8008244:	b928      	cbnz	r0, 8008252 <__i2b+0x1a>
 8008246:	4b05      	ldr	r3, [pc, #20]	@ (800825c <__i2b+0x24>)
 8008248:	4805      	ldr	r0, [pc, #20]	@ (8008260 <__i2b+0x28>)
 800824a:	f240 1145 	movw	r1, #325	@ 0x145
 800824e:	f000 fb43 	bl	80088d8 <__assert_func>
 8008252:	2301      	movs	r3, #1
 8008254:	6144      	str	r4, [r0, #20]
 8008256:	6103      	str	r3, [r0, #16]
 8008258:	bd10      	pop	{r4, pc}
 800825a:	bf00      	nop
 800825c:	08009830 	.word	0x08009830
 8008260:	08009841 	.word	0x08009841

08008264 <__multiply>:
 8008264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008268:	4617      	mov	r7, r2
 800826a:	690a      	ldr	r2, [r1, #16]
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	429a      	cmp	r2, r3
 8008270:	bfa8      	it	ge
 8008272:	463b      	movge	r3, r7
 8008274:	4689      	mov	r9, r1
 8008276:	bfa4      	itt	ge
 8008278:	460f      	movge	r7, r1
 800827a:	4699      	movge	r9, r3
 800827c:	693d      	ldr	r5, [r7, #16]
 800827e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	6879      	ldr	r1, [r7, #4]
 8008286:	eb05 060a 	add.w	r6, r5, sl
 800828a:	42b3      	cmp	r3, r6
 800828c:	b085      	sub	sp, #20
 800828e:	bfb8      	it	lt
 8008290:	3101      	addlt	r1, #1
 8008292:	f7ff fedd 	bl	8008050 <_Balloc>
 8008296:	b930      	cbnz	r0, 80082a6 <__multiply+0x42>
 8008298:	4602      	mov	r2, r0
 800829a:	4b41      	ldr	r3, [pc, #260]	@ (80083a0 <__multiply+0x13c>)
 800829c:	4841      	ldr	r0, [pc, #260]	@ (80083a4 <__multiply+0x140>)
 800829e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80082a2:	f000 fb19 	bl	80088d8 <__assert_func>
 80082a6:	f100 0414 	add.w	r4, r0, #20
 80082aa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80082ae:	4623      	mov	r3, r4
 80082b0:	2200      	movs	r2, #0
 80082b2:	4573      	cmp	r3, lr
 80082b4:	d320      	bcc.n	80082f8 <__multiply+0x94>
 80082b6:	f107 0814 	add.w	r8, r7, #20
 80082ba:	f109 0114 	add.w	r1, r9, #20
 80082be:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80082c2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80082c6:	9302      	str	r3, [sp, #8]
 80082c8:	1beb      	subs	r3, r5, r7
 80082ca:	3b15      	subs	r3, #21
 80082cc:	f023 0303 	bic.w	r3, r3, #3
 80082d0:	3304      	adds	r3, #4
 80082d2:	3715      	adds	r7, #21
 80082d4:	42bd      	cmp	r5, r7
 80082d6:	bf38      	it	cc
 80082d8:	2304      	movcc	r3, #4
 80082da:	9301      	str	r3, [sp, #4]
 80082dc:	9b02      	ldr	r3, [sp, #8]
 80082de:	9103      	str	r1, [sp, #12]
 80082e0:	428b      	cmp	r3, r1
 80082e2:	d80c      	bhi.n	80082fe <__multiply+0x9a>
 80082e4:	2e00      	cmp	r6, #0
 80082e6:	dd03      	ble.n	80082f0 <__multiply+0x8c>
 80082e8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d055      	beq.n	800839c <__multiply+0x138>
 80082f0:	6106      	str	r6, [r0, #16]
 80082f2:	b005      	add	sp, #20
 80082f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082f8:	f843 2b04 	str.w	r2, [r3], #4
 80082fc:	e7d9      	b.n	80082b2 <__multiply+0x4e>
 80082fe:	f8b1 a000 	ldrh.w	sl, [r1]
 8008302:	f1ba 0f00 	cmp.w	sl, #0
 8008306:	d01f      	beq.n	8008348 <__multiply+0xe4>
 8008308:	46c4      	mov	ip, r8
 800830a:	46a1      	mov	r9, r4
 800830c:	2700      	movs	r7, #0
 800830e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008312:	f8d9 3000 	ldr.w	r3, [r9]
 8008316:	fa1f fb82 	uxth.w	fp, r2
 800831a:	b29b      	uxth	r3, r3
 800831c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008320:	443b      	add	r3, r7
 8008322:	f8d9 7000 	ldr.w	r7, [r9]
 8008326:	0c12      	lsrs	r2, r2, #16
 8008328:	0c3f      	lsrs	r7, r7, #16
 800832a:	fb0a 7202 	mla	r2, sl, r2, r7
 800832e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008332:	b29b      	uxth	r3, r3
 8008334:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008338:	4565      	cmp	r5, ip
 800833a:	f849 3b04 	str.w	r3, [r9], #4
 800833e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008342:	d8e4      	bhi.n	800830e <__multiply+0xaa>
 8008344:	9b01      	ldr	r3, [sp, #4]
 8008346:	50e7      	str	r7, [r4, r3]
 8008348:	9b03      	ldr	r3, [sp, #12]
 800834a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800834e:	3104      	adds	r1, #4
 8008350:	f1b9 0f00 	cmp.w	r9, #0
 8008354:	d020      	beq.n	8008398 <__multiply+0x134>
 8008356:	6823      	ldr	r3, [r4, #0]
 8008358:	4647      	mov	r7, r8
 800835a:	46a4      	mov	ip, r4
 800835c:	f04f 0a00 	mov.w	sl, #0
 8008360:	f8b7 b000 	ldrh.w	fp, [r7]
 8008364:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008368:	fb09 220b 	mla	r2, r9, fp, r2
 800836c:	4452      	add	r2, sl
 800836e:	b29b      	uxth	r3, r3
 8008370:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008374:	f84c 3b04 	str.w	r3, [ip], #4
 8008378:	f857 3b04 	ldr.w	r3, [r7], #4
 800837c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008380:	f8bc 3000 	ldrh.w	r3, [ip]
 8008384:	fb09 330a 	mla	r3, r9, sl, r3
 8008388:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800838c:	42bd      	cmp	r5, r7
 800838e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008392:	d8e5      	bhi.n	8008360 <__multiply+0xfc>
 8008394:	9a01      	ldr	r2, [sp, #4]
 8008396:	50a3      	str	r3, [r4, r2]
 8008398:	3404      	adds	r4, #4
 800839a:	e79f      	b.n	80082dc <__multiply+0x78>
 800839c:	3e01      	subs	r6, #1
 800839e:	e7a1      	b.n	80082e4 <__multiply+0x80>
 80083a0:	08009830 	.word	0x08009830
 80083a4:	08009841 	.word	0x08009841

080083a8 <__pow5mult>:
 80083a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083ac:	4615      	mov	r5, r2
 80083ae:	f012 0203 	ands.w	r2, r2, #3
 80083b2:	4607      	mov	r7, r0
 80083b4:	460e      	mov	r6, r1
 80083b6:	d007      	beq.n	80083c8 <__pow5mult+0x20>
 80083b8:	4c25      	ldr	r4, [pc, #148]	@ (8008450 <__pow5mult+0xa8>)
 80083ba:	3a01      	subs	r2, #1
 80083bc:	2300      	movs	r3, #0
 80083be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80083c2:	f7ff fea7 	bl	8008114 <__multadd>
 80083c6:	4606      	mov	r6, r0
 80083c8:	10ad      	asrs	r5, r5, #2
 80083ca:	d03d      	beq.n	8008448 <__pow5mult+0xa0>
 80083cc:	69fc      	ldr	r4, [r7, #28]
 80083ce:	b97c      	cbnz	r4, 80083f0 <__pow5mult+0x48>
 80083d0:	2010      	movs	r0, #16
 80083d2:	f7ff fd87 	bl	8007ee4 <malloc>
 80083d6:	4602      	mov	r2, r0
 80083d8:	61f8      	str	r0, [r7, #28]
 80083da:	b928      	cbnz	r0, 80083e8 <__pow5mult+0x40>
 80083dc:	4b1d      	ldr	r3, [pc, #116]	@ (8008454 <__pow5mult+0xac>)
 80083de:	481e      	ldr	r0, [pc, #120]	@ (8008458 <__pow5mult+0xb0>)
 80083e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80083e4:	f000 fa78 	bl	80088d8 <__assert_func>
 80083e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80083ec:	6004      	str	r4, [r0, #0]
 80083ee:	60c4      	str	r4, [r0, #12]
 80083f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80083f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80083f8:	b94c      	cbnz	r4, 800840e <__pow5mult+0x66>
 80083fa:	f240 2171 	movw	r1, #625	@ 0x271
 80083fe:	4638      	mov	r0, r7
 8008400:	f7ff ff1a 	bl	8008238 <__i2b>
 8008404:	2300      	movs	r3, #0
 8008406:	f8c8 0008 	str.w	r0, [r8, #8]
 800840a:	4604      	mov	r4, r0
 800840c:	6003      	str	r3, [r0, #0]
 800840e:	f04f 0900 	mov.w	r9, #0
 8008412:	07eb      	lsls	r3, r5, #31
 8008414:	d50a      	bpl.n	800842c <__pow5mult+0x84>
 8008416:	4631      	mov	r1, r6
 8008418:	4622      	mov	r2, r4
 800841a:	4638      	mov	r0, r7
 800841c:	f7ff ff22 	bl	8008264 <__multiply>
 8008420:	4631      	mov	r1, r6
 8008422:	4680      	mov	r8, r0
 8008424:	4638      	mov	r0, r7
 8008426:	f7ff fe53 	bl	80080d0 <_Bfree>
 800842a:	4646      	mov	r6, r8
 800842c:	106d      	asrs	r5, r5, #1
 800842e:	d00b      	beq.n	8008448 <__pow5mult+0xa0>
 8008430:	6820      	ldr	r0, [r4, #0]
 8008432:	b938      	cbnz	r0, 8008444 <__pow5mult+0x9c>
 8008434:	4622      	mov	r2, r4
 8008436:	4621      	mov	r1, r4
 8008438:	4638      	mov	r0, r7
 800843a:	f7ff ff13 	bl	8008264 <__multiply>
 800843e:	6020      	str	r0, [r4, #0]
 8008440:	f8c0 9000 	str.w	r9, [r0]
 8008444:	4604      	mov	r4, r0
 8008446:	e7e4      	b.n	8008412 <__pow5mult+0x6a>
 8008448:	4630      	mov	r0, r6
 800844a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800844e:	bf00      	nop
 8008450:	080098f4 	.word	0x080098f4
 8008454:	080097c1 	.word	0x080097c1
 8008458:	08009841 	.word	0x08009841

0800845c <__lshift>:
 800845c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008460:	460c      	mov	r4, r1
 8008462:	6849      	ldr	r1, [r1, #4]
 8008464:	6923      	ldr	r3, [r4, #16]
 8008466:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800846a:	68a3      	ldr	r3, [r4, #8]
 800846c:	4607      	mov	r7, r0
 800846e:	4691      	mov	r9, r2
 8008470:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008474:	f108 0601 	add.w	r6, r8, #1
 8008478:	42b3      	cmp	r3, r6
 800847a:	db0b      	blt.n	8008494 <__lshift+0x38>
 800847c:	4638      	mov	r0, r7
 800847e:	f7ff fde7 	bl	8008050 <_Balloc>
 8008482:	4605      	mov	r5, r0
 8008484:	b948      	cbnz	r0, 800849a <__lshift+0x3e>
 8008486:	4602      	mov	r2, r0
 8008488:	4b28      	ldr	r3, [pc, #160]	@ (800852c <__lshift+0xd0>)
 800848a:	4829      	ldr	r0, [pc, #164]	@ (8008530 <__lshift+0xd4>)
 800848c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008490:	f000 fa22 	bl	80088d8 <__assert_func>
 8008494:	3101      	adds	r1, #1
 8008496:	005b      	lsls	r3, r3, #1
 8008498:	e7ee      	b.n	8008478 <__lshift+0x1c>
 800849a:	2300      	movs	r3, #0
 800849c:	f100 0114 	add.w	r1, r0, #20
 80084a0:	f100 0210 	add.w	r2, r0, #16
 80084a4:	4618      	mov	r0, r3
 80084a6:	4553      	cmp	r3, sl
 80084a8:	db33      	blt.n	8008512 <__lshift+0xb6>
 80084aa:	6920      	ldr	r0, [r4, #16]
 80084ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80084b0:	f104 0314 	add.w	r3, r4, #20
 80084b4:	f019 091f 	ands.w	r9, r9, #31
 80084b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80084bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80084c0:	d02b      	beq.n	800851a <__lshift+0xbe>
 80084c2:	f1c9 0e20 	rsb	lr, r9, #32
 80084c6:	468a      	mov	sl, r1
 80084c8:	2200      	movs	r2, #0
 80084ca:	6818      	ldr	r0, [r3, #0]
 80084cc:	fa00 f009 	lsl.w	r0, r0, r9
 80084d0:	4310      	orrs	r0, r2
 80084d2:	f84a 0b04 	str.w	r0, [sl], #4
 80084d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80084da:	459c      	cmp	ip, r3
 80084dc:	fa22 f20e 	lsr.w	r2, r2, lr
 80084e0:	d8f3      	bhi.n	80084ca <__lshift+0x6e>
 80084e2:	ebac 0304 	sub.w	r3, ip, r4
 80084e6:	3b15      	subs	r3, #21
 80084e8:	f023 0303 	bic.w	r3, r3, #3
 80084ec:	3304      	adds	r3, #4
 80084ee:	f104 0015 	add.w	r0, r4, #21
 80084f2:	4560      	cmp	r0, ip
 80084f4:	bf88      	it	hi
 80084f6:	2304      	movhi	r3, #4
 80084f8:	50ca      	str	r2, [r1, r3]
 80084fa:	b10a      	cbz	r2, 8008500 <__lshift+0xa4>
 80084fc:	f108 0602 	add.w	r6, r8, #2
 8008500:	3e01      	subs	r6, #1
 8008502:	4638      	mov	r0, r7
 8008504:	612e      	str	r6, [r5, #16]
 8008506:	4621      	mov	r1, r4
 8008508:	f7ff fde2 	bl	80080d0 <_Bfree>
 800850c:	4628      	mov	r0, r5
 800850e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008512:	f842 0f04 	str.w	r0, [r2, #4]!
 8008516:	3301      	adds	r3, #1
 8008518:	e7c5      	b.n	80084a6 <__lshift+0x4a>
 800851a:	3904      	subs	r1, #4
 800851c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008520:	f841 2f04 	str.w	r2, [r1, #4]!
 8008524:	459c      	cmp	ip, r3
 8008526:	d8f9      	bhi.n	800851c <__lshift+0xc0>
 8008528:	e7ea      	b.n	8008500 <__lshift+0xa4>
 800852a:	bf00      	nop
 800852c:	08009830 	.word	0x08009830
 8008530:	08009841 	.word	0x08009841

08008534 <__mcmp>:
 8008534:	690a      	ldr	r2, [r1, #16]
 8008536:	4603      	mov	r3, r0
 8008538:	6900      	ldr	r0, [r0, #16]
 800853a:	1a80      	subs	r0, r0, r2
 800853c:	b530      	push	{r4, r5, lr}
 800853e:	d10e      	bne.n	800855e <__mcmp+0x2a>
 8008540:	3314      	adds	r3, #20
 8008542:	3114      	adds	r1, #20
 8008544:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008548:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800854c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008550:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008554:	4295      	cmp	r5, r2
 8008556:	d003      	beq.n	8008560 <__mcmp+0x2c>
 8008558:	d205      	bcs.n	8008566 <__mcmp+0x32>
 800855a:	f04f 30ff 	mov.w	r0, #4294967295
 800855e:	bd30      	pop	{r4, r5, pc}
 8008560:	42a3      	cmp	r3, r4
 8008562:	d3f3      	bcc.n	800854c <__mcmp+0x18>
 8008564:	e7fb      	b.n	800855e <__mcmp+0x2a>
 8008566:	2001      	movs	r0, #1
 8008568:	e7f9      	b.n	800855e <__mcmp+0x2a>
	...

0800856c <__mdiff>:
 800856c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008570:	4689      	mov	r9, r1
 8008572:	4606      	mov	r6, r0
 8008574:	4611      	mov	r1, r2
 8008576:	4648      	mov	r0, r9
 8008578:	4614      	mov	r4, r2
 800857a:	f7ff ffdb 	bl	8008534 <__mcmp>
 800857e:	1e05      	subs	r5, r0, #0
 8008580:	d112      	bne.n	80085a8 <__mdiff+0x3c>
 8008582:	4629      	mov	r1, r5
 8008584:	4630      	mov	r0, r6
 8008586:	f7ff fd63 	bl	8008050 <_Balloc>
 800858a:	4602      	mov	r2, r0
 800858c:	b928      	cbnz	r0, 800859a <__mdiff+0x2e>
 800858e:	4b3f      	ldr	r3, [pc, #252]	@ (800868c <__mdiff+0x120>)
 8008590:	f240 2137 	movw	r1, #567	@ 0x237
 8008594:	483e      	ldr	r0, [pc, #248]	@ (8008690 <__mdiff+0x124>)
 8008596:	f000 f99f 	bl	80088d8 <__assert_func>
 800859a:	2301      	movs	r3, #1
 800859c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80085a0:	4610      	mov	r0, r2
 80085a2:	b003      	add	sp, #12
 80085a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085a8:	bfbc      	itt	lt
 80085aa:	464b      	movlt	r3, r9
 80085ac:	46a1      	movlt	r9, r4
 80085ae:	4630      	mov	r0, r6
 80085b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80085b4:	bfba      	itte	lt
 80085b6:	461c      	movlt	r4, r3
 80085b8:	2501      	movlt	r5, #1
 80085ba:	2500      	movge	r5, #0
 80085bc:	f7ff fd48 	bl	8008050 <_Balloc>
 80085c0:	4602      	mov	r2, r0
 80085c2:	b918      	cbnz	r0, 80085cc <__mdiff+0x60>
 80085c4:	4b31      	ldr	r3, [pc, #196]	@ (800868c <__mdiff+0x120>)
 80085c6:	f240 2145 	movw	r1, #581	@ 0x245
 80085ca:	e7e3      	b.n	8008594 <__mdiff+0x28>
 80085cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80085d0:	6926      	ldr	r6, [r4, #16]
 80085d2:	60c5      	str	r5, [r0, #12]
 80085d4:	f109 0310 	add.w	r3, r9, #16
 80085d8:	f109 0514 	add.w	r5, r9, #20
 80085dc:	f104 0e14 	add.w	lr, r4, #20
 80085e0:	f100 0b14 	add.w	fp, r0, #20
 80085e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80085e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80085ec:	9301      	str	r3, [sp, #4]
 80085ee:	46d9      	mov	r9, fp
 80085f0:	f04f 0c00 	mov.w	ip, #0
 80085f4:	9b01      	ldr	r3, [sp, #4]
 80085f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80085fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80085fe:	9301      	str	r3, [sp, #4]
 8008600:	fa1f f38a 	uxth.w	r3, sl
 8008604:	4619      	mov	r1, r3
 8008606:	b283      	uxth	r3, r0
 8008608:	1acb      	subs	r3, r1, r3
 800860a:	0c00      	lsrs	r0, r0, #16
 800860c:	4463      	add	r3, ip
 800860e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008612:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008616:	b29b      	uxth	r3, r3
 8008618:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800861c:	4576      	cmp	r6, lr
 800861e:	f849 3b04 	str.w	r3, [r9], #4
 8008622:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008626:	d8e5      	bhi.n	80085f4 <__mdiff+0x88>
 8008628:	1b33      	subs	r3, r6, r4
 800862a:	3b15      	subs	r3, #21
 800862c:	f023 0303 	bic.w	r3, r3, #3
 8008630:	3415      	adds	r4, #21
 8008632:	3304      	adds	r3, #4
 8008634:	42a6      	cmp	r6, r4
 8008636:	bf38      	it	cc
 8008638:	2304      	movcc	r3, #4
 800863a:	441d      	add	r5, r3
 800863c:	445b      	add	r3, fp
 800863e:	461e      	mov	r6, r3
 8008640:	462c      	mov	r4, r5
 8008642:	4544      	cmp	r4, r8
 8008644:	d30e      	bcc.n	8008664 <__mdiff+0xf8>
 8008646:	f108 0103 	add.w	r1, r8, #3
 800864a:	1b49      	subs	r1, r1, r5
 800864c:	f021 0103 	bic.w	r1, r1, #3
 8008650:	3d03      	subs	r5, #3
 8008652:	45a8      	cmp	r8, r5
 8008654:	bf38      	it	cc
 8008656:	2100      	movcc	r1, #0
 8008658:	440b      	add	r3, r1
 800865a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800865e:	b191      	cbz	r1, 8008686 <__mdiff+0x11a>
 8008660:	6117      	str	r7, [r2, #16]
 8008662:	e79d      	b.n	80085a0 <__mdiff+0x34>
 8008664:	f854 1b04 	ldr.w	r1, [r4], #4
 8008668:	46e6      	mov	lr, ip
 800866a:	0c08      	lsrs	r0, r1, #16
 800866c:	fa1c fc81 	uxtah	ip, ip, r1
 8008670:	4471      	add	r1, lr
 8008672:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008676:	b289      	uxth	r1, r1
 8008678:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800867c:	f846 1b04 	str.w	r1, [r6], #4
 8008680:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008684:	e7dd      	b.n	8008642 <__mdiff+0xd6>
 8008686:	3f01      	subs	r7, #1
 8008688:	e7e7      	b.n	800865a <__mdiff+0xee>
 800868a:	bf00      	nop
 800868c:	08009830 	.word	0x08009830
 8008690:	08009841 	.word	0x08009841

08008694 <__d2b>:
 8008694:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008698:	460f      	mov	r7, r1
 800869a:	2101      	movs	r1, #1
 800869c:	ec59 8b10 	vmov	r8, r9, d0
 80086a0:	4616      	mov	r6, r2
 80086a2:	f7ff fcd5 	bl	8008050 <_Balloc>
 80086a6:	4604      	mov	r4, r0
 80086a8:	b930      	cbnz	r0, 80086b8 <__d2b+0x24>
 80086aa:	4602      	mov	r2, r0
 80086ac:	4b23      	ldr	r3, [pc, #140]	@ (800873c <__d2b+0xa8>)
 80086ae:	4824      	ldr	r0, [pc, #144]	@ (8008740 <__d2b+0xac>)
 80086b0:	f240 310f 	movw	r1, #783	@ 0x30f
 80086b4:	f000 f910 	bl	80088d8 <__assert_func>
 80086b8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80086bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80086c0:	b10d      	cbz	r5, 80086c6 <__d2b+0x32>
 80086c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80086c6:	9301      	str	r3, [sp, #4]
 80086c8:	f1b8 0300 	subs.w	r3, r8, #0
 80086cc:	d023      	beq.n	8008716 <__d2b+0x82>
 80086ce:	4668      	mov	r0, sp
 80086d0:	9300      	str	r3, [sp, #0]
 80086d2:	f7ff fd84 	bl	80081de <__lo0bits>
 80086d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80086da:	b1d0      	cbz	r0, 8008712 <__d2b+0x7e>
 80086dc:	f1c0 0320 	rsb	r3, r0, #32
 80086e0:	fa02 f303 	lsl.w	r3, r2, r3
 80086e4:	430b      	orrs	r3, r1
 80086e6:	40c2      	lsrs	r2, r0
 80086e8:	6163      	str	r3, [r4, #20]
 80086ea:	9201      	str	r2, [sp, #4]
 80086ec:	9b01      	ldr	r3, [sp, #4]
 80086ee:	61a3      	str	r3, [r4, #24]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	bf0c      	ite	eq
 80086f4:	2201      	moveq	r2, #1
 80086f6:	2202      	movne	r2, #2
 80086f8:	6122      	str	r2, [r4, #16]
 80086fa:	b1a5      	cbz	r5, 8008726 <__d2b+0x92>
 80086fc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008700:	4405      	add	r5, r0
 8008702:	603d      	str	r5, [r7, #0]
 8008704:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008708:	6030      	str	r0, [r6, #0]
 800870a:	4620      	mov	r0, r4
 800870c:	b003      	add	sp, #12
 800870e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008712:	6161      	str	r1, [r4, #20]
 8008714:	e7ea      	b.n	80086ec <__d2b+0x58>
 8008716:	a801      	add	r0, sp, #4
 8008718:	f7ff fd61 	bl	80081de <__lo0bits>
 800871c:	9b01      	ldr	r3, [sp, #4]
 800871e:	6163      	str	r3, [r4, #20]
 8008720:	3020      	adds	r0, #32
 8008722:	2201      	movs	r2, #1
 8008724:	e7e8      	b.n	80086f8 <__d2b+0x64>
 8008726:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800872a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800872e:	6038      	str	r0, [r7, #0]
 8008730:	6918      	ldr	r0, [r3, #16]
 8008732:	f7ff fd35 	bl	80081a0 <__hi0bits>
 8008736:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800873a:	e7e5      	b.n	8008708 <__d2b+0x74>
 800873c:	08009830 	.word	0x08009830
 8008740:	08009841 	.word	0x08009841

08008744 <__sflush_r>:
 8008744:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800874c:	0716      	lsls	r6, r2, #28
 800874e:	4605      	mov	r5, r0
 8008750:	460c      	mov	r4, r1
 8008752:	d454      	bmi.n	80087fe <__sflush_r+0xba>
 8008754:	684b      	ldr	r3, [r1, #4]
 8008756:	2b00      	cmp	r3, #0
 8008758:	dc02      	bgt.n	8008760 <__sflush_r+0x1c>
 800875a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800875c:	2b00      	cmp	r3, #0
 800875e:	dd48      	ble.n	80087f2 <__sflush_r+0xae>
 8008760:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008762:	2e00      	cmp	r6, #0
 8008764:	d045      	beq.n	80087f2 <__sflush_r+0xae>
 8008766:	2300      	movs	r3, #0
 8008768:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800876c:	682f      	ldr	r7, [r5, #0]
 800876e:	6a21      	ldr	r1, [r4, #32]
 8008770:	602b      	str	r3, [r5, #0]
 8008772:	d030      	beq.n	80087d6 <__sflush_r+0x92>
 8008774:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008776:	89a3      	ldrh	r3, [r4, #12]
 8008778:	0759      	lsls	r1, r3, #29
 800877a:	d505      	bpl.n	8008788 <__sflush_r+0x44>
 800877c:	6863      	ldr	r3, [r4, #4]
 800877e:	1ad2      	subs	r2, r2, r3
 8008780:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008782:	b10b      	cbz	r3, 8008788 <__sflush_r+0x44>
 8008784:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008786:	1ad2      	subs	r2, r2, r3
 8008788:	2300      	movs	r3, #0
 800878a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800878c:	6a21      	ldr	r1, [r4, #32]
 800878e:	4628      	mov	r0, r5
 8008790:	47b0      	blx	r6
 8008792:	1c43      	adds	r3, r0, #1
 8008794:	89a3      	ldrh	r3, [r4, #12]
 8008796:	d106      	bne.n	80087a6 <__sflush_r+0x62>
 8008798:	6829      	ldr	r1, [r5, #0]
 800879a:	291d      	cmp	r1, #29
 800879c:	d82b      	bhi.n	80087f6 <__sflush_r+0xb2>
 800879e:	4a2a      	ldr	r2, [pc, #168]	@ (8008848 <__sflush_r+0x104>)
 80087a0:	40ca      	lsrs	r2, r1
 80087a2:	07d6      	lsls	r6, r2, #31
 80087a4:	d527      	bpl.n	80087f6 <__sflush_r+0xb2>
 80087a6:	2200      	movs	r2, #0
 80087a8:	6062      	str	r2, [r4, #4]
 80087aa:	04d9      	lsls	r1, r3, #19
 80087ac:	6922      	ldr	r2, [r4, #16]
 80087ae:	6022      	str	r2, [r4, #0]
 80087b0:	d504      	bpl.n	80087bc <__sflush_r+0x78>
 80087b2:	1c42      	adds	r2, r0, #1
 80087b4:	d101      	bne.n	80087ba <__sflush_r+0x76>
 80087b6:	682b      	ldr	r3, [r5, #0]
 80087b8:	b903      	cbnz	r3, 80087bc <__sflush_r+0x78>
 80087ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80087bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80087be:	602f      	str	r7, [r5, #0]
 80087c0:	b1b9      	cbz	r1, 80087f2 <__sflush_r+0xae>
 80087c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80087c6:	4299      	cmp	r1, r3
 80087c8:	d002      	beq.n	80087d0 <__sflush_r+0x8c>
 80087ca:	4628      	mov	r0, r5
 80087cc:	f7ff fb40 	bl	8007e50 <_free_r>
 80087d0:	2300      	movs	r3, #0
 80087d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80087d4:	e00d      	b.n	80087f2 <__sflush_r+0xae>
 80087d6:	2301      	movs	r3, #1
 80087d8:	4628      	mov	r0, r5
 80087da:	47b0      	blx	r6
 80087dc:	4602      	mov	r2, r0
 80087de:	1c50      	adds	r0, r2, #1
 80087e0:	d1c9      	bne.n	8008776 <__sflush_r+0x32>
 80087e2:	682b      	ldr	r3, [r5, #0]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d0c6      	beq.n	8008776 <__sflush_r+0x32>
 80087e8:	2b1d      	cmp	r3, #29
 80087ea:	d001      	beq.n	80087f0 <__sflush_r+0xac>
 80087ec:	2b16      	cmp	r3, #22
 80087ee:	d11e      	bne.n	800882e <__sflush_r+0xea>
 80087f0:	602f      	str	r7, [r5, #0]
 80087f2:	2000      	movs	r0, #0
 80087f4:	e022      	b.n	800883c <__sflush_r+0xf8>
 80087f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087fa:	b21b      	sxth	r3, r3
 80087fc:	e01b      	b.n	8008836 <__sflush_r+0xf2>
 80087fe:	690f      	ldr	r7, [r1, #16]
 8008800:	2f00      	cmp	r7, #0
 8008802:	d0f6      	beq.n	80087f2 <__sflush_r+0xae>
 8008804:	0793      	lsls	r3, r2, #30
 8008806:	680e      	ldr	r6, [r1, #0]
 8008808:	bf08      	it	eq
 800880a:	694b      	ldreq	r3, [r1, #20]
 800880c:	600f      	str	r7, [r1, #0]
 800880e:	bf18      	it	ne
 8008810:	2300      	movne	r3, #0
 8008812:	eba6 0807 	sub.w	r8, r6, r7
 8008816:	608b      	str	r3, [r1, #8]
 8008818:	f1b8 0f00 	cmp.w	r8, #0
 800881c:	dde9      	ble.n	80087f2 <__sflush_r+0xae>
 800881e:	6a21      	ldr	r1, [r4, #32]
 8008820:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008822:	4643      	mov	r3, r8
 8008824:	463a      	mov	r2, r7
 8008826:	4628      	mov	r0, r5
 8008828:	47b0      	blx	r6
 800882a:	2800      	cmp	r0, #0
 800882c:	dc08      	bgt.n	8008840 <__sflush_r+0xfc>
 800882e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008832:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008836:	81a3      	strh	r3, [r4, #12]
 8008838:	f04f 30ff 	mov.w	r0, #4294967295
 800883c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008840:	4407      	add	r7, r0
 8008842:	eba8 0800 	sub.w	r8, r8, r0
 8008846:	e7e7      	b.n	8008818 <__sflush_r+0xd4>
 8008848:	20400001 	.word	0x20400001

0800884c <_fflush_r>:
 800884c:	b538      	push	{r3, r4, r5, lr}
 800884e:	690b      	ldr	r3, [r1, #16]
 8008850:	4605      	mov	r5, r0
 8008852:	460c      	mov	r4, r1
 8008854:	b913      	cbnz	r3, 800885c <_fflush_r+0x10>
 8008856:	2500      	movs	r5, #0
 8008858:	4628      	mov	r0, r5
 800885a:	bd38      	pop	{r3, r4, r5, pc}
 800885c:	b118      	cbz	r0, 8008866 <_fflush_r+0x1a>
 800885e:	6a03      	ldr	r3, [r0, #32]
 8008860:	b90b      	cbnz	r3, 8008866 <_fflush_r+0x1a>
 8008862:	f7fe fba3 	bl	8006fac <__sinit>
 8008866:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d0f3      	beq.n	8008856 <_fflush_r+0xa>
 800886e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008870:	07d0      	lsls	r0, r2, #31
 8008872:	d404      	bmi.n	800887e <_fflush_r+0x32>
 8008874:	0599      	lsls	r1, r3, #22
 8008876:	d402      	bmi.n	800887e <_fflush_r+0x32>
 8008878:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800887a:	f7fe fc8e 	bl	800719a <__retarget_lock_acquire_recursive>
 800887e:	4628      	mov	r0, r5
 8008880:	4621      	mov	r1, r4
 8008882:	f7ff ff5f 	bl	8008744 <__sflush_r>
 8008886:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008888:	07da      	lsls	r2, r3, #31
 800888a:	4605      	mov	r5, r0
 800888c:	d4e4      	bmi.n	8008858 <_fflush_r+0xc>
 800888e:	89a3      	ldrh	r3, [r4, #12]
 8008890:	059b      	lsls	r3, r3, #22
 8008892:	d4e1      	bmi.n	8008858 <_fflush_r+0xc>
 8008894:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008896:	f7fe fc81 	bl	800719c <__retarget_lock_release_recursive>
 800889a:	e7dd      	b.n	8008858 <_fflush_r+0xc>

0800889c <_sbrk_r>:
 800889c:	b538      	push	{r3, r4, r5, lr}
 800889e:	4d06      	ldr	r5, [pc, #24]	@ (80088b8 <_sbrk_r+0x1c>)
 80088a0:	2300      	movs	r3, #0
 80088a2:	4604      	mov	r4, r0
 80088a4:	4608      	mov	r0, r1
 80088a6:	602b      	str	r3, [r5, #0]
 80088a8:	f7f9 fb78 	bl	8001f9c <_sbrk>
 80088ac:	1c43      	adds	r3, r0, #1
 80088ae:	d102      	bne.n	80088b6 <_sbrk_r+0x1a>
 80088b0:	682b      	ldr	r3, [r5, #0]
 80088b2:	b103      	cbz	r3, 80088b6 <_sbrk_r+0x1a>
 80088b4:	6023      	str	r3, [r4, #0]
 80088b6:	bd38      	pop	{r3, r4, r5, pc}
 80088b8:	20000530 	.word	0x20000530

080088bc <memcpy>:
 80088bc:	440a      	add	r2, r1
 80088be:	4291      	cmp	r1, r2
 80088c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80088c4:	d100      	bne.n	80088c8 <memcpy+0xc>
 80088c6:	4770      	bx	lr
 80088c8:	b510      	push	{r4, lr}
 80088ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088d2:	4291      	cmp	r1, r2
 80088d4:	d1f9      	bne.n	80088ca <memcpy+0xe>
 80088d6:	bd10      	pop	{r4, pc}

080088d8 <__assert_func>:
 80088d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80088da:	4614      	mov	r4, r2
 80088dc:	461a      	mov	r2, r3
 80088de:	4b09      	ldr	r3, [pc, #36]	@ (8008904 <__assert_func+0x2c>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	4605      	mov	r5, r0
 80088e4:	68d8      	ldr	r0, [r3, #12]
 80088e6:	b14c      	cbz	r4, 80088fc <__assert_func+0x24>
 80088e8:	4b07      	ldr	r3, [pc, #28]	@ (8008908 <__assert_func+0x30>)
 80088ea:	9100      	str	r1, [sp, #0]
 80088ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80088f0:	4906      	ldr	r1, [pc, #24]	@ (800890c <__assert_func+0x34>)
 80088f2:	462b      	mov	r3, r5
 80088f4:	f000 f842 	bl	800897c <fiprintf>
 80088f8:	f000 f852 	bl	80089a0 <abort>
 80088fc:	4b04      	ldr	r3, [pc, #16]	@ (8008910 <__assert_func+0x38>)
 80088fe:	461c      	mov	r4, r3
 8008900:	e7f3      	b.n	80088ea <__assert_func+0x12>
 8008902:	bf00      	nop
 8008904:	2000001c 	.word	0x2000001c
 8008908:	080098a4 	.word	0x080098a4
 800890c:	080098b1 	.word	0x080098b1
 8008910:	080098df 	.word	0x080098df

08008914 <_calloc_r>:
 8008914:	b570      	push	{r4, r5, r6, lr}
 8008916:	fba1 5402 	umull	r5, r4, r1, r2
 800891a:	b934      	cbnz	r4, 800892a <_calloc_r+0x16>
 800891c:	4629      	mov	r1, r5
 800891e:	f7ff fb0b 	bl	8007f38 <_malloc_r>
 8008922:	4606      	mov	r6, r0
 8008924:	b928      	cbnz	r0, 8008932 <_calloc_r+0x1e>
 8008926:	4630      	mov	r0, r6
 8008928:	bd70      	pop	{r4, r5, r6, pc}
 800892a:	220c      	movs	r2, #12
 800892c:	6002      	str	r2, [r0, #0]
 800892e:	2600      	movs	r6, #0
 8008930:	e7f9      	b.n	8008926 <_calloc_r+0x12>
 8008932:	462a      	mov	r2, r5
 8008934:	4621      	mov	r1, r4
 8008936:	f7fe fbb2 	bl	800709e <memset>
 800893a:	e7f4      	b.n	8008926 <_calloc_r+0x12>

0800893c <__ascii_mbtowc>:
 800893c:	b082      	sub	sp, #8
 800893e:	b901      	cbnz	r1, 8008942 <__ascii_mbtowc+0x6>
 8008940:	a901      	add	r1, sp, #4
 8008942:	b142      	cbz	r2, 8008956 <__ascii_mbtowc+0x1a>
 8008944:	b14b      	cbz	r3, 800895a <__ascii_mbtowc+0x1e>
 8008946:	7813      	ldrb	r3, [r2, #0]
 8008948:	600b      	str	r3, [r1, #0]
 800894a:	7812      	ldrb	r2, [r2, #0]
 800894c:	1e10      	subs	r0, r2, #0
 800894e:	bf18      	it	ne
 8008950:	2001      	movne	r0, #1
 8008952:	b002      	add	sp, #8
 8008954:	4770      	bx	lr
 8008956:	4610      	mov	r0, r2
 8008958:	e7fb      	b.n	8008952 <__ascii_mbtowc+0x16>
 800895a:	f06f 0001 	mvn.w	r0, #1
 800895e:	e7f8      	b.n	8008952 <__ascii_mbtowc+0x16>

08008960 <__ascii_wctomb>:
 8008960:	4603      	mov	r3, r0
 8008962:	4608      	mov	r0, r1
 8008964:	b141      	cbz	r1, 8008978 <__ascii_wctomb+0x18>
 8008966:	2aff      	cmp	r2, #255	@ 0xff
 8008968:	d904      	bls.n	8008974 <__ascii_wctomb+0x14>
 800896a:	228a      	movs	r2, #138	@ 0x8a
 800896c:	601a      	str	r2, [r3, #0]
 800896e:	f04f 30ff 	mov.w	r0, #4294967295
 8008972:	4770      	bx	lr
 8008974:	700a      	strb	r2, [r1, #0]
 8008976:	2001      	movs	r0, #1
 8008978:	4770      	bx	lr
	...

0800897c <fiprintf>:
 800897c:	b40e      	push	{r1, r2, r3}
 800897e:	b503      	push	{r0, r1, lr}
 8008980:	4601      	mov	r1, r0
 8008982:	ab03      	add	r3, sp, #12
 8008984:	4805      	ldr	r0, [pc, #20]	@ (800899c <fiprintf+0x20>)
 8008986:	f853 2b04 	ldr.w	r2, [r3], #4
 800898a:	6800      	ldr	r0, [r0, #0]
 800898c:	9301      	str	r3, [sp, #4]
 800898e:	f000 f837 	bl	8008a00 <_vfiprintf_r>
 8008992:	b002      	add	sp, #8
 8008994:	f85d eb04 	ldr.w	lr, [sp], #4
 8008998:	b003      	add	sp, #12
 800899a:	4770      	bx	lr
 800899c:	2000001c 	.word	0x2000001c

080089a0 <abort>:
 80089a0:	b508      	push	{r3, lr}
 80089a2:	2006      	movs	r0, #6
 80089a4:	f000 fa00 	bl	8008da8 <raise>
 80089a8:	2001      	movs	r0, #1
 80089aa:	f7f9 fa7f 	bl	8001eac <_exit>

080089ae <__sfputc_r>:
 80089ae:	6893      	ldr	r3, [r2, #8]
 80089b0:	3b01      	subs	r3, #1
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	b410      	push	{r4}
 80089b6:	6093      	str	r3, [r2, #8]
 80089b8:	da08      	bge.n	80089cc <__sfputc_r+0x1e>
 80089ba:	6994      	ldr	r4, [r2, #24]
 80089bc:	42a3      	cmp	r3, r4
 80089be:	db01      	blt.n	80089c4 <__sfputc_r+0x16>
 80089c0:	290a      	cmp	r1, #10
 80089c2:	d103      	bne.n	80089cc <__sfputc_r+0x1e>
 80089c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089c8:	f000 b932 	b.w	8008c30 <__swbuf_r>
 80089cc:	6813      	ldr	r3, [r2, #0]
 80089ce:	1c58      	adds	r0, r3, #1
 80089d0:	6010      	str	r0, [r2, #0]
 80089d2:	7019      	strb	r1, [r3, #0]
 80089d4:	4608      	mov	r0, r1
 80089d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089da:	4770      	bx	lr

080089dc <__sfputs_r>:
 80089dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089de:	4606      	mov	r6, r0
 80089e0:	460f      	mov	r7, r1
 80089e2:	4614      	mov	r4, r2
 80089e4:	18d5      	adds	r5, r2, r3
 80089e6:	42ac      	cmp	r4, r5
 80089e8:	d101      	bne.n	80089ee <__sfputs_r+0x12>
 80089ea:	2000      	movs	r0, #0
 80089ec:	e007      	b.n	80089fe <__sfputs_r+0x22>
 80089ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089f2:	463a      	mov	r2, r7
 80089f4:	4630      	mov	r0, r6
 80089f6:	f7ff ffda 	bl	80089ae <__sfputc_r>
 80089fa:	1c43      	adds	r3, r0, #1
 80089fc:	d1f3      	bne.n	80089e6 <__sfputs_r+0xa>
 80089fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008a00 <_vfiprintf_r>:
 8008a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a04:	460d      	mov	r5, r1
 8008a06:	b09d      	sub	sp, #116	@ 0x74
 8008a08:	4614      	mov	r4, r2
 8008a0a:	4698      	mov	r8, r3
 8008a0c:	4606      	mov	r6, r0
 8008a0e:	b118      	cbz	r0, 8008a18 <_vfiprintf_r+0x18>
 8008a10:	6a03      	ldr	r3, [r0, #32]
 8008a12:	b90b      	cbnz	r3, 8008a18 <_vfiprintf_r+0x18>
 8008a14:	f7fe faca 	bl	8006fac <__sinit>
 8008a18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a1a:	07d9      	lsls	r1, r3, #31
 8008a1c:	d405      	bmi.n	8008a2a <_vfiprintf_r+0x2a>
 8008a1e:	89ab      	ldrh	r3, [r5, #12]
 8008a20:	059a      	lsls	r2, r3, #22
 8008a22:	d402      	bmi.n	8008a2a <_vfiprintf_r+0x2a>
 8008a24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a26:	f7fe fbb8 	bl	800719a <__retarget_lock_acquire_recursive>
 8008a2a:	89ab      	ldrh	r3, [r5, #12]
 8008a2c:	071b      	lsls	r3, r3, #28
 8008a2e:	d501      	bpl.n	8008a34 <_vfiprintf_r+0x34>
 8008a30:	692b      	ldr	r3, [r5, #16]
 8008a32:	b99b      	cbnz	r3, 8008a5c <_vfiprintf_r+0x5c>
 8008a34:	4629      	mov	r1, r5
 8008a36:	4630      	mov	r0, r6
 8008a38:	f000 f938 	bl	8008cac <__swsetup_r>
 8008a3c:	b170      	cbz	r0, 8008a5c <_vfiprintf_r+0x5c>
 8008a3e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a40:	07dc      	lsls	r4, r3, #31
 8008a42:	d504      	bpl.n	8008a4e <_vfiprintf_r+0x4e>
 8008a44:	f04f 30ff 	mov.w	r0, #4294967295
 8008a48:	b01d      	add	sp, #116	@ 0x74
 8008a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a4e:	89ab      	ldrh	r3, [r5, #12]
 8008a50:	0598      	lsls	r0, r3, #22
 8008a52:	d4f7      	bmi.n	8008a44 <_vfiprintf_r+0x44>
 8008a54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a56:	f7fe fba1 	bl	800719c <__retarget_lock_release_recursive>
 8008a5a:	e7f3      	b.n	8008a44 <_vfiprintf_r+0x44>
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a60:	2320      	movs	r3, #32
 8008a62:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a66:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a6a:	2330      	movs	r3, #48	@ 0x30
 8008a6c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008c1c <_vfiprintf_r+0x21c>
 8008a70:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a74:	f04f 0901 	mov.w	r9, #1
 8008a78:	4623      	mov	r3, r4
 8008a7a:	469a      	mov	sl, r3
 8008a7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a80:	b10a      	cbz	r2, 8008a86 <_vfiprintf_r+0x86>
 8008a82:	2a25      	cmp	r2, #37	@ 0x25
 8008a84:	d1f9      	bne.n	8008a7a <_vfiprintf_r+0x7a>
 8008a86:	ebba 0b04 	subs.w	fp, sl, r4
 8008a8a:	d00b      	beq.n	8008aa4 <_vfiprintf_r+0xa4>
 8008a8c:	465b      	mov	r3, fp
 8008a8e:	4622      	mov	r2, r4
 8008a90:	4629      	mov	r1, r5
 8008a92:	4630      	mov	r0, r6
 8008a94:	f7ff ffa2 	bl	80089dc <__sfputs_r>
 8008a98:	3001      	adds	r0, #1
 8008a9a:	f000 80a7 	beq.w	8008bec <_vfiprintf_r+0x1ec>
 8008a9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008aa0:	445a      	add	r2, fp
 8008aa2:	9209      	str	r2, [sp, #36]	@ 0x24
 8008aa4:	f89a 3000 	ldrb.w	r3, [sl]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	f000 809f 	beq.w	8008bec <_vfiprintf_r+0x1ec>
 8008aae:	2300      	movs	r3, #0
 8008ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8008ab4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ab8:	f10a 0a01 	add.w	sl, sl, #1
 8008abc:	9304      	str	r3, [sp, #16]
 8008abe:	9307      	str	r3, [sp, #28]
 8008ac0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ac4:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ac6:	4654      	mov	r4, sl
 8008ac8:	2205      	movs	r2, #5
 8008aca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ace:	4853      	ldr	r0, [pc, #332]	@ (8008c1c <_vfiprintf_r+0x21c>)
 8008ad0:	f7f7 fb7e 	bl	80001d0 <memchr>
 8008ad4:	9a04      	ldr	r2, [sp, #16]
 8008ad6:	b9d8      	cbnz	r0, 8008b10 <_vfiprintf_r+0x110>
 8008ad8:	06d1      	lsls	r1, r2, #27
 8008ada:	bf44      	itt	mi
 8008adc:	2320      	movmi	r3, #32
 8008ade:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ae2:	0713      	lsls	r3, r2, #28
 8008ae4:	bf44      	itt	mi
 8008ae6:	232b      	movmi	r3, #43	@ 0x2b
 8008ae8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008aec:	f89a 3000 	ldrb.w	r3, [sl]
 8008af0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008af2:	d015      	beq.n	8008b20 <_vfiprintf_r+0x120>
 8008af4:	9a07      	ldr	r2, [sp, #28]
 8008af6:	4654      	mov	r4, sl
 8008af8:	2000      	movs	r0, #0
 8008afa:	f04f 0c0a 	mov.w	ip, #10
 8008afe:	4621      	mov	r1, r4
 8008b00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b04:	3b30      	subs	r3, #48	@ 0x30
 8008b06:	2b09      	cmp	r3, #9
 8008b08:	d94b      	bls.n	8008ba2 <_vfiprintf_r+0x1a2>
 8008b0a:	b1b0      	cbz	r0, 8008b3a <_vfiprintf_r+0x13a>
 8008b0c:	9207      	str	r2, [sp, #28]
 8008b0e:	e014      	b.n	8008b3a <_vfiprintf_r+0x13a>
 8008b10:	eba0 0308 	sub.w	r3, r0, r8
 8008b14:	fa09 f303 	lsl.w	r3, r9, r3
 8008b18:	4313      	orrs	r3, r2
 8008b1a:	9304      	str	r3, [sp, #16]
 8008b1c:	46a2      	mov	sl, r4
 8008b1e:	e7d2      	b.n	8008ac6 <_vfiprintf_r+0xc6>
 8008b20:	9b03      	ldr	r3, [sp, #12]
 8008b22:	1d19      	adds	r1, r3, #4
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	9103      	str	r1, [sp, #12]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	bfbb      	ittet	lt
 8008b2c:	425b      	neglt	r3, r3
 8008b2e:	f042 0202 	orrlt.w	r2, r2, #2
 8008b32:	9307      	strge	r3, [sp, #28]
 8008b34:	9307      	strlt	r3, [sp, #28]
 8008b36:	bfb8      	it	lt
 8008b38:	9204      	strlt	r2, [sp, #16]
 8008b3a:	7823      	ldrb	r3, [r4, #0]
 8008b3c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b3e:	d10a      	bne.n	8008b56 <_vfiprintf_r+0x156>
 8008b40:	7863      	ldrb	r3, [r4, #1]
 8008b42:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b44:	d132      	bne.n	8008bac <_vfiprintf_r+0x1ac>
 8008b46:	9b03      	ldr	r3, [sp, #12]
 8008b48:	1d1a      	adds	r2, r3, #4
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	9203      	str	r2, [sp, #12]
 8008b4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b52:	3402      	adds	r4, #2
 8008b54:	9305      	str	r3, [sp, #20]
 8008b56:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008c2c <_vfiprintf_r+0x22c>
 8008b5a:	7821      	ldrb	r1, [r4, #0]
 8008b5c:	2203      	movs	r2, #3
 8008b5e:	4650      	mov	r0, sl
 8008b60:	f7f7 fb36 	bl	80001d0 <memchr>
 8008b64:	b138      	cbz	r0, 8008b76 <_vfiprintf_r+0x176>
 8008b66:	9b04      	ldr	r3, [sp, #16]
 8008b68:	eba0 000a 	sub.w	r0, r0, sl
 8008b6c:	2240      	movs	r2, #64	@ 0x40
 8008b6e:	4082      	lsls	r2, r0
 8008b70:	4313      	orrs	r3, r2
 8008b72:	3401      	adds	r4, #1
 8008b74:	9304      	str	r3, [sp, #16]
 8008b76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b7a:	4829      	ldr	r0, [pc, #164]	@ (8008c20 <_vfiprintf_r+0x220>)
 8008b7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b80:	2206      	movs	r2, #6
 8008b82:	f7f7 fb25 	bl	80001d0 <memchr>
 8008b86:	2800      	cmp	r0, #0
 8008b88:	d03f      	beq.n	8008c0a <_vfiprintf_r+0x20a>
 8008b8a:	4b26      	ldr	r3, [pc, #152]	@ (8008c24 <_vfiprintf_r+0x224>)
 8008b8c:	bb1b      	cbnz	r3, 8008bd6 <_vfiprintf_r+0x1d6>
 8008b8e:	9b03      	ldr	r3, [sp, #12]
 8008b90:	3307      	adds	r3, #7
 8008b92:	f023 0307 	bic.w	r3, r3, #7
 8008b96:	3308      	adds	r3, #8
 8008b98:	9303      	str	r3, [sp, #12]
 8008b9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b9c:	443b      	add	r3, r7
 8008b9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ba0:	e76a      	b.n	8008a78 <_vfiprintf_r+0x78>
 8008ba2:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ba6:	460c      	mov	r4, r1
 8008ba8:	2001      	movs	r0, #1
 8008baa:	e7a8      	b.n	8008afe <_vfiprintf_r+0xfe>
 8008bac:	2300      	movs	r3, #0
 8008bae:	3401      	adds	r4, #1
 8008bb0:	9305      	str	r3, [sp, #20]
 8008bb2:	4619      	mov	r1, r3
 8008bb4:	f04f 0c0a 	mov.w	ip, #10
 8008bb8:	4620      	mov	r0, r4
 8008bba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bbe:	3a30      	subs	r2, #48	@ 0x30
 8008bc0:	2a09      	cmp	r2, #9
 8008bc2:	d903      	bls.n	8008bcc <_vfiprintf_r+0x1cc>
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d0c6      	beq.n	8008b56 <_vfiprintf_r+0x156>
 8008bc8:	9105      	str	r1, [sp, #20]
 8008bca:	e7c4      	b.n	8008b56 <_vfiprintf_r+0x156>
 8008bcc:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bd0:	4604      	mov	r4, r0
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	e7f0      	b.n	8008bb8 <_vfiprintf_r+0x1b8>
 8008bd6:	ab03      	add	r3, sp, #12
 8008bd8:	9300      	str	r3, [sp, #0]
 8008bda:	462a      	mov	r2, r5
 8008bdc:	4b12      	ldr	r3, [pc, #72]	@ (8008c28 <_vfiprintf_r+0x228>)
 8008bde:	a904      	add	r1, sp, #16
 8008be0:	4630      	mov	r0, r6
 8008be2:	f7fd fda1 	bl	8006728 <_printf_float>
 8008be6:	4607      	mov	r7, r0
 8008be8:	1c78      	adds	r0, r7, #1
 8008bea:	d1d6      	bne.n	8008b9a <_vfiprintf_r+0x19a>
 8008bec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008bee:	07d9      	lsls	r1, r3, #31
 8008bf0:	d405      	bmi.n	8008bfe <_vfiprintf_r+0x1fe>
 8008bf2:	89ab      	ldrh	r3, [r5, #12]
 8008bf4:	059a      	lsls	r2, r3, #22
 8008bf6:	d402      	bmi.n	8008bfe <_vfiprintf_r+0x1fe>
 8008bf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008bfa:	f7fe facf 	bl	800719c <__retarget_lock_release_recursive>
 8008bfe:	89ab      	ldrh	r3, [r5, #12]
 8008c00:	065b      	lsls	r3, r3, #25
 8008c02:	f53f af1f 	bmi.w	8008a44 <_vfiprintf_r+0x44>
 8008c06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008c08:	e71e      	b.n	8008a48 <_vfiprintf_r+0x48>
 8008c0a:	ab03      	add	r3, sp, #12
 8008c0c:	9300      	str	r3, [sp, #0]
 8008c0e:	462a      	mov	r2, r5
 8008c10:	4b05      	ldr	r3, [pc, #20]	@ (8008c28 <_vfiprintf_r+0x228>)
 8008c12:	a904      	add	r1, sp, #16
 8008c14:	4630      	mov	r0, r6
 8008c16:	f7fe f81f 	bl	8006c58 <_printf_i>
 8008c1a:	e7e4      	b.n	8008be6 <_vfiprintf_r+0x1e6>
 8008c1c:	080098e0 	.word	0x080098e0
 8008c20:	080098ea 	.word	0x080098ea
 8008c24:	08006729 	.word	0x08006729
 8008c28:	080089dd 	.word	0x080089dd
 8008c2c:	080098e6 	.word	0x080098e6

08008c30 <__swbuf_r>:
 8008c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c32:	460e      	mov	r6, r1
 8008c34:	4614      	mov	r4, r2
 8008c36:	4605      	mov	r5, r0
 8008c38:	b118      	cbz	r0, 8008c42 <__swbuf_r+0x12>
 8008c3a:	6a03      	ldr	r3, [r0, #32]
 8008c3c:	b90b      	cbnz	r3, 8008c42 <__swbuf_r+0x12>
 8008c3e:	f7fe f9b5 	bl	8006fac <__sinit>
 8008c42:	69a3      	ldr	r3, [r4, #24]
 8008c44:	60a3      	str	r3, [r4, #8]
 8008c46:	89a3      	ldrh	r3, [r4, #12]
 8008c48:	071a      	lsls	r2, r3, #28
 8008c4a:	d501      	bpl.n	8008c50 <__swbuf_r+0x20>
 8008c4c:	6923      	ldr	r3, [r4, #16]
 8008c4e:	b943      	cbnz	r3, 8008c62 <__swbuf_r+0x32>
 8008c50:	4621      	mov	r1, r4
 8008c52:	4628      	mov	r0, r5
 8008c54:	f000 f82a 	bl	8008cac <__swsetup_r>
 8008c58:	b118      	cbz	r0, 8008c62 <__swbuf_r+0x32>
 8008c5a:	f04f 37ff 	mov.w	r7, #4294967295
 8008c5e:	4638      	mov	r0, r7
 8008c60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c62:	6823      	ldr	r3, [r4, #0]
 8008c64:	6922      	ldr	r2, [r4, #16]
 8008c66:	1a98      	subs	r0, r3, r2
 8008c68:	6963      	ldr	r3, [r4, #20]
 8008c6a:	b2f6      	uxtb	r6, r6
 8008c6c:	4283      	cmp	r3, r0
 8008c6e:	4637      	mov	r7, r6
 8008c70:	dc05      	bgt.n	8008c7e <__swbuf_r+0x4e>
 8008c72:	4621      	mov	r1, r4
 8008c74:	4628      	mov	r0, r5
 8008c76:	f7ff fde9 	bl	800884c <_fflush_r>
 8008c7a:	2800      	cmp	r0, #0
 8008c7c:	d1ed      	bne.n	8008c5a <__swbuf_r+0x2a>
 8008c7e:	68a3      	ldr	r3, [r4, #8]
 8008c80:	3b01      	subs	r3, #1
 8008c82:	60a3      	str	r3, [r4, #8]
 8008c84:	6823      	ldr	r3, [r4, #0]
 8008c86:	1c5a      	adds	r2, r3, #1
 8008c88:	6022      	str	r2, [r4, #0]
 8008c8a:	701e      	strb	r6, [r3, #0]
 8008c8c:	6962      	ldr	r2, [r4, #20]
 8008c8e:	1c43      	adds	r3, r0, #1
 8008c90:	429a      	cmp	r2, r3
 8008c92:	d004      	beq.n	8008c9e <__swbuf_r+0x6e>
 8008c94:	89a3      	ldrh	r3, [r4, #12]
 8008c96:	07db      	lsls	r3, r3, #31
 8008c98:	d5e1      	bpl.n	8008c5e <__swbuf_r+0x2e>
 8008c9a:	2e0a      	cmp	r6, #10
 8008c9c:	d1df      	bne.n	8008c5e <__swbuf_r+0x2e>
 8008c9e:	4621      	mov	r1, r4
 8008ca0:	4628      	mov	r0, r5
 8008ca2:	f7ff fdd3 	bl	800884c <_fflush_r>
 8008ca6:	2800      	cmp	r0, #0
 8008ca8:	d0d9      	beq.n	8008c5e <__swbuf_r+0x2e>
 8008caa:	e7d6      	b.n	8008c5a <__swbuf_r+0x2a>

08008cac <__swsetup_r>:
 8008cac:	b538      	push	{r3, r4, r5, lr}
 8008cae:	4b29      	ldr	r3, [pc, #164]	@ (8008d54 <__swsetup_r+0xa8>)
 8008cb0:	4605      	mov	r5, r0
 8008cb2:	6818      	ldr	r0, [r3, #0]
 8008cb4:	460c      	mov	r4, r1
 8008cb6:	b118      	cbz	r0, 8008cc0 <__swsetup_r+0x14>
 8008cb8:	6a03      	ldr	r3, [r0, #32]
 8008cba:	b90b      	cbnz	r3, 8008cc0 <__swsetup_r+0x14>
 8008cbc:	f7fe f976 	bl	8006fac <__sinit>
 8008cc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cc4:	0719      	lsls	r1, r3, #28
 8008cc6:	d422      	bmi.n	8008d0e <__swsetup_r+0x62>
 8008cc8:	06da      	lsls	r2, r3, #27
 8008cca:	d407      	bmi.n	8008cdc <__swsetup_r+0x30>
 8008ccc:	2209      	movs	r2, #9
 8008cce:	602a      	str	r2, [r5, #0]
 8008cd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cd4:	81a3      	strh	r3, [r4, #12]
 8008cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8008cda:	e033      	b.n	8008d44 <__swsetup_r+0x98>
 8008cdc:	0758      	lsls	r0, r3, #29
 8008cde:	d512      	bpl.n	8008d06 <__swsetup_r+0x5a>
 8008ce0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ce2:	b141      	cbz	r1, 8008cf6 <__swsetup_r+0x4a>
 8008ce4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ce8:	4299      	cmp	r1, r3
 8008cea:	d002      	beq.n	8008cf2 <__swsetup_r+0x46>
 8008cec:	4628      	mov	r0, r5
 8008cee:	f7ff f8af 	bl	8007e50 <_free_r>
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	6363      	str	r3, [r4, #52]	@ 0x34
 8008cf6:	89a3      	ldrh	r3, [r4, #12]
 8008cf8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008cfc:	81a3      	strh	r3, [r4, #12]
 8008cfe:	2300      	movs	r3, #0
 8008d00:	6063      	str	r3, [r4, #4]
 8008d02:	6923      	ldr	r3, [r4, #16]
 8008d04:	6023      	str	r3, [r4, #0]
 8008d06:	89a3      	ldrh	r3, [r4, #12]
 8008d08:	f043 0308 	orr.w	r3, r3, #8
 8008d0c:	81a3      	strh	r3, [r4, #12]
 8008d0e:	6923      	ldr	r3, [r4, #16]
 8008d10:	b94b      	cbnz	r3, 8008d26 <__swsetup_r+0x7a>
 8008d12:	89a3      	ldrh	r3, [r4, #12]
 8008d14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008d18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d1c:	d003      	beq.n	8008d26 <__swsetup_r+0x7a>
 8008d1e:	4621      	mov	r1, r4
 8008d20:	4628      	mov	r0, r5
 8008d22:	f000 f883 	bl	8008e2c <__smakebuf_r>
 8008d26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d2a:	f013 0201 	ands.w	r2, r3, #1
 8008d2e:	d00a      	beq.n	8008d46 <__swsetup_r+0x9a>
 8008d30:	2200      	movs	r2, #0
 8008d32:	60a2      	str	r2, [r4, #8]
 8008d34:	6962      	ldr	r2, [r4, #20]
 8008d36:	4252      	negs	r2, r2
 8008d38:	61a2      	str	r2, [r4, #24]
 8008d3a:	6922      	ldr	r2, [r4, #16]
 8008d3c:	b942      	cbnz	r2, 8008d50 <__swsetup_r+0xa4>
 8008d3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008d42:	d1c5      	bne.n	8008cd0 <__swsetup_r+0x24>
 8008d44:	bd38      	pop	{r3, r4, r5, pc}
 8008d46:	0799      	lsls	r1, r3, #30
 8008d48:	bf58      	it	pl
 8008d4a:	6962      	ldrpl	r2, [r4, #20]
 8008d4c:	60a2      	str	r2, [r4, #8]
 8008d4e:	e7f4      	b.n	8008d3a <__swsetup_r+0x8e>
 8008d50:	2000      	movs	r0, #0
 8008d52:	e7f7      	b.n	8008d44 <__swsetup_r+0x98>
 8008d54:	2000001c 	.word	0x2000001c

08008d58 <_raise_r>:
 8008d58:	291f      	cmp	r1, #31
 8008d5a:	b538      	push	{r3, r4, r5, lr}
 8008d5c:	4605      	mov	r5, r0
 8008d5e:	460c      	mov	r4, r1
 8008d60:	d904      	bls.n	8008d6c <_raise_r+0x14>
 8008d62:	2316      	movs	r3, #22
 8008d64:	6003      	str	r3, [r0, #0]
 8008d66:	f04f 30ff 	mov.w	r0, #4294967295
 8008d6a:	bd38      	pop	{r3, r4, r5, pc}
 8008d6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008d6e:	b112      	cbz	r2, 8008d76 <_raise_r+0x1e>
 8008d70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008d74:	b94b      	cbnz	r3, 8008d8a <_raise_r+0x32>
 8008d76:	4628      	mov	r0, r5
 8008d78:	f000 f830 	bl	8008ddc <_getpid_r>
 8008d7c:	4622      	mov	r2, r4
 8008d7e:	4601      	mov	r1, r0
 8008d80:	4628      	mov	r0, r5
 8008d82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d86:	f000 b817 	b.w	8008db8 <_kill_r>
 8008d8a:	2b01      	cmp	r3, #1
 8008d8c:	d00a      	beq.n	8008da4 <_raise_r+0x4c>
 8008d8e:	1c59      	adds	r1, r3, #1
 8008d90:	d103      	bne.n	8008d9a <_raise_r+0x42>
 8008d92:	2316      	movs	r3, #22
 8008d94:	6003      	str	r3, [r0, #0]
 8008d96:	2001      	movs	r0, #1
 8008d98:	e7e7      	b.n	8008d6a <_raise_r+0x12>
 8008d9a:	2100      	movs	r1, #0
 8008d9c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008da0:	4620      	mov	r0, r4
 8008da2:	4798      	blx	r3
 8008da4:	2000      	movs	r0, #0
 8008da6:	e7e0      	b.n	8008d6a <_raise_r+0x12>

08008da8 <raise>:
 8008da8:	4b02      	ldr	r3, [pc, #8]	@ (8008db4 <raise+0xc>)
 8008daa:	4601      	mov	r1, r0
 8008dac:	6818      	ldr	r0, [r3, #0]
 8008dae:	f7ff bfd3 	b.w	8008d58 <_raise_r>
 8008db2:	bf00      	nop
 8008db4:	2000001c 	.word	0x2000001c

08008db8 <_kill_r>:
 8008db8:	b538      	push	{r3, r4, r5, lr}
 8008dba:	4d07      	ldr	r5, [pc, #28]	@ (8008dd8 <_kill_r+0x20>)
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	4604      	mov	r4, r0
 8008dc0:	4608      	mov	r0, r1
 8008dc2:	4611      	mov	r1, r2
 8008dc4:	602b      	str	r3, [r5, #0]
 8008dc6:	f7f9 f861 	bl	8001e8c <_kill>
 8008dca:	1c43      	adds	r3, r0, #1
 8008dcc:	d102      	bne.n	8008dd4 <_kill_r+0x1c>
 8008dce:	682b      	ldr	r3, [r5, #0]
 8008dd0:	b103      	cbz	r3, 8008dd4 <_kill_r+0x1c>
 8008dd2:	6023      	str	r3, [r4, #0]
 8008dd4:	bd38      	pop	{r3, r4, r5, pc}
 8008dd6:	bf00      	nop
 8008dd8:	20000530 	.word	0x20000530

08008ddc <_getpid_r>:
 8008ddc:	f7f9 b84e 	b.w	8001e7c <_getpid>

08008de0 <__swhatbuf_r>:
 8008de0:	b570      	push	{r4, r5, r6, lr}
 8008de2:	460c      	mov	r4, r1
 8008de4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008de8:	2900      	cmp	r1, #0
 8008dea:	b096      	sub	sp, #88	@ 0x58
 8008dec:	4615      	mov	r5, r2
 8008dee:	461e      	mov	r6, r3
 8008df0:	da0d      	bge.n	8008e0e <__swhatbuf_r+0x2e>
 8008df2:	89a3      	ldrh	r3, [r4, #12]
 8008df4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008df8:	f04f 0100 	mov.w	r1, #0
 8008dfc:	bf14      	ite	ne
 8008dfe:	2340      	movne	r3, #64	@ 0x40
 8008e00:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008e04:	2000      	movs	r0, #0
 8008e06:	6031      	str	r1, [r6, #0]
 8008e08:	602b      	str	r3, [r5, #0]
 8008e0a:	b016      	add	sp, #88	@ 0x58
 8008e0c:	bd70      	pop	{r4, r5, r6, pc}
 8008e0e:	466a      	mov	r2, sp
 8008e10:	f000 f848 	bl	8008ea4 <_fstat_r>
 8008e14:	2800      	cmp	r0, #0
 8008e16:	dbec      	blt.n	8008df2 <__swhatbuf_r+0x12>
 8008e18:	9901      	ldr	r1, [sp, #4]
 8008e1a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008e1e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008e22:	4259      	negs	r1, r3
 8008e24:	4159      	adcs	r1, r3
 8008e26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008e2a:	e7eb      	b.n	8008e04 <__swhatbuf_r+0x24>

08008e2c <__smakebuf_r>:
 8008e2c:	898b      	ldrh	r3, [r1, #12]
 8008e2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e30:	079d      	lsls	r5, r3, #30
 8008e32:	4606      	mov	r6, r0
 8008e34:	460c      	mov	r4, r1
 8008e36:	d507      	bpl.n	8008e48 <__smakebuf_r+0x1c>
 8008e38:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008e3c:	6023      	str	r3, [r4, #0]
 8008e3e:	6123      	str	r3, [r4, #16]
 8008e40:	2301      	movs	r3, #1
 8008e42:	6163      	str	r3, [r4, #20]
 8008e44:	b003      	add	sp, #12
 8008e46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e48:	ab01      	add	r3, sp, #4
 8008e4a:	466a      	mov	r2, sp
 8008e4c:	f7ff ffc8 	bl	8008de0 <__swhatbuf_r>
 8008e50:	9f00      	ldr	r7, [sp, #0]
 8008e52:	4605      	mov	r5, r0
 8008e54:	4639      	mov	r1, r7
 8008e56:	4630      	mov	r0, r6
 8008e58:	f7ff f86e 	bl	8007f38 <_malloc_r>
 8008e5c:	b948      	cbnz	r0, 8008e72 <__smakebuf_r+0x46>
 8008e5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e62:	059a      	lsls	r2, r3, #22
 8008e64:	d4ee      	bmi.n	8008e44 <__smakebuf_r+0x18>
 8008e66:	f023 0303 	bic.w	r3, r3, #3
 8008e6a:	f043 0302 	orr.w	r3, r3, #2
 8008e6e:	81a3      	strh	r3, [r4, #12]
 8008e70:	e7e2      	b.n	8008e38 <__smakebuf_r+0xc>
 8008e72:	89a3      	ldrh	r3, [r4, #12]
 8008e74:	6020      	str	r0, [r4, #0]
 8008e76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e7a:	81a3      	strh	r3, [r4, #12]
 8008e7c:	9b01      	ldr	r3, [sp, #4]
 8008e7e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008e82:	b15b      	cbz	r3, 8008e9c <__smakebuf_r+0x70>
 8008e84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e88:	4630      	mov	r0, r6
 8008e8a:	f000 f81d 	bl	8008ec8 <_isatty_r>
 8008e8e:	b128      	cbz	r0, 8008e9c <__smakebuf_r+0x70>
 8008e90:	89a3      	ldrh	r3, [r4, #12]
 8008e92:	f023 0303 	bic.w	r3, r3, #3
 8008e96:	f043 0301 	orr.w	r3, r3, #1
 8008e9a:	81a3      	strh	r3, [r4, #12]
 8008e9c:	89a3      	ldrh	r3, [r4, #12]
 8008e9e:	431d      	orrs	r5, r3
 8008ea0:	81a5      	strh	r5, [r4, #12]
 8008ea2:	e7cf      	b.n	8008e44 <__smakebuf_r+0x18>

08008ea4 <_fstat_r>:
 8008ea4:	b538      	push	{r3, r4, r5, lr}
 8008ea6:	4d07      	ldr	r5, [pc, #28]	@ (8008ec4 <_fstat_r+0x20>)
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	4604      	mov	r4, r0
 8008eac:	4608      	mov	r0, r1
 8008eae:	4611      	mov	r1, r2
 8008eb0:	602b      	str	r3, [r5, #0]
 8008eb2:	f7f9 f84b 	bl	8001f4c <_fstat>
 8008eb6:	1c43      	adds	r3, r0, #1
 8008eb8:	d102      	bne.n	8008ec0 <_fstat_r+0x1c>
 8008eba:	682b      	ldr	r3, [r5, #0]
 8008ebc:	b103      	cbz	r3, 8008ec0 <_fstat_r+0x1c>
 8008ebe:	6023      	str	r3, [r4, #0]
 8008ec0:	bd38      	pop	{r3, r4, r5, pc}
 8008ec2:	bf00      	nop
 8008ec4:	20000530 	.word	0x20000530

08008ec8 <_isatty_r>:
 8008ec8:	b538      	push	{r3, r4, r5, lr}
 8008eca:	4d06      	ldr	r5, [pc, #24]	@ (8008ee4 <_isatty_r+0x1c>)
 8008ecc:	2300      	movs	r3, #0
 8008ece:	4604      	mov	r4, r0
 8008ed0:	4608      	mov	r0, r1
 8008ed2:	602b      	str	r3, [r5, #0]
 8008ed4:	f7f9 f84a 	bl	8001f6c <_isatty>
 8008ed8:	1c43      	adds	r3, r0, #1
 8008eda:	d102      	bne.n	8008ee2 <_isatty_r+0x1a>
 8008edc:	682b      	ldr	r3, [r5, #0]
 8008ede:	b103      	cbz	r3, 8008ee2 <_isatty_r+0x1a>
 8008ee0:	6023      	str	r3, [r4, #0]
 8008ee2:	bd38      	pop	{r3, r4, r5, pc}
 8008ee4:	20000530 	.word	0x20000530

08008ee8 <_init>:
 8008ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eea:	bf00      	nop
 8008eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eee:	bc08      	pop	{r3}
 8008ef0:	469e      	mov	lr, r3
 8008ef2:	4770      	bx	lr

08008ef4 <_fini>:
 8008ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ef6:	bf00      	nop
 8008ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008efa:	bc08      	pop	{r3}
 8008efc:	469e      	mov	lr, r3
 8008efe:	4770      	bx	lr
