

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Fri Apr 30 12:02:48 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      181|      181|  1.810 us|  1.810 us|  182|  182|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1234|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|    2137|   1950|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1003|    -|
|Register         |        -|    -|     694|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|    2831|   4187|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |dadd_64ns_64ns_64_7_full_dsp_1_U1  |dadd_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U2   |ddiv_64ns_64ns_64_59_no_dsp_1   |        0|   0|    0|     0|    0|
    |mul_17s_33ns_50_2_1_U8             |mul_17s_33ns_50_2_1             |        0|   1|  169|    52|    0|
    |mul_32s_31s_62_2_1_U5              |mul_32s_31s_62_2_1              |        0|   0|  165|    50|    0|
    |sitodp_32ns_64_6_no_dsp_1_U4       |sitodp_32ns_64_6_no_dsp_1       |        0|   0|    0|     0|    0|
    |srem_32ns_9ns_9_36_seq_1_U6        |srem_32ns_9ns_9_36_seq_1        |        0|   0|  394|   238|    0|
    |uitodp_32ns_64_6_no_dsp_1_U3       |uitodp_32ns_64_6_no_dsp_1       |        0|   0|    0|     0|    0|
    |urem_64s_64s_16_68_seq_1_U7        |urem_64s_64s_16_68_seq_1        |        0|   0|  779|   469|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                              |                                |        0|   4| 2137|  1950|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln22_fu_406_p2     |         +|   0|  0|   14|           9|           7|
    |add_ln510_fu_229_p2    |         +|   0|  0|   12|          12|          11|
    |result_V_2_fu_311_p2   |         -|   0|  0|   39|           1|          32|
    |sub_ln1311_fu_243_p2   |         -|   0|  0|   12|          10|          11|
    |sub_ln21_fu_330_p2     |         -|   0|  0|   24|           1|          17|
    |sub_ln24_fu_435_p2     |         -|   0|  0|   24|          15|          17|
    |and_ln25_fu_426_p2     |       and|   0|  0|   16|          16|          16|
    |result_fu_457_p2       |       and|   0|  0|   50|          50|          50|
    |icmp_ln23_fu_172_p2    |      icmp|   0|  0|   28|          62|           2|
    |r_V_fu_269_p2          |      lshr|   0|  0|  460|         137|         137|
    |result_V_fu_316_p3     |    select|   0|  0|   32|           1|          32|
    |select_ln23_fu_450_p3  |    select|   0|  0|    2|           1|           2|
    |ush_fu_253_p3          |    select|   0|  0|   12|           1|          12|
    |val_fu_303_p3          |    select|   0|  0|   32|           1|          32|
    |r_V_1_fu_275_p2        |       shl|   0|  0|  460|         137|         137|
    |xor_ln21_fu_393_p2     |       xor|   0|  0|   17|          15|          17|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 1234|         469|         532|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  975|        183|    1|        183|
    |grp_fu_122_p0  |   14|          3|   64|        192|
    |grp_fu_122_p1  |   14|          3|   64|        192|
    +---------------+-----+-----------+-----+-----------+
    |Total          | 1003|        189|  129|        567|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+-----+----+-----+-----------+
    |        Name        |  FF | LUT| Bits| Const Bits|
    +--------------------+-----+----+-----+-----------+
    |ap_CS_fsm           |  182|   0|  182|          0|
    |conv5_reg_512       |   64|   0|   64|          0|
    |conv6_reg_502       |   64|   0|   64|          0|
    |div_reg_517         |   64|   0|   64|          0|
    |icmp_ln23_reg_497   |    1|   0|    1|          0|
    |mul_ln23_reg_492    |   62|   0|   62|          0|
    |mul_ln25_reg_588    |   50|   0|   50|          0|
    |p_Result_s_reg_522  |    1|   0|    1|          0|
    |reg_138             |   64|   0|   64|          0|
    |result_V_reg_533    |   32|   0|   32|          0|
    |srem_ln22_reg_563   |    9|   0|    9|          0|
    |sub_ln24_reg_578    |   17|   0|   17|          0|
    |tmp_1_reg_548       |    1|   0|    1|          0|
    |tmp_2_reg_538       |    3|   0|    3|          0|
    |tmp_5_reg_553       |    2|   0|    2|          0|
    |tmp_7_reg_477       |   28|   0|   28|          0|
    |tmp_reg_543         |    1|   0|    1|          0|
    |trunc_ln21_reg_558  |    1|   0|    1|          0|
    |v_9_reg_471         |   16|   0|   16|          0|
    |val_reg_527         |   32|   0|   32|          0|
    +--------------------+-----+----+-----+-----------+
    |Total               |  694|   0|  694|          0|
    +--------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|           fn1|  return value|
|p          |   in|   32|     ap_none|             p|        scalar|
|p_11       |   in|   64|     ap_none|          p_11|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 182
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.29>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%p_11_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_11" [dfg_199.c:7]   --->   Operation 183 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [7/7] (7.29ns)   --->   "%add7 = dadd i64 %p_11_read, i64 203" [dfg_199.c:22]   --->   Operation 184 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p" [dfg_199.c:7]   --->   Operation 185 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%v_9 = trunc i32 %p_read" [dfg_199.c:19]   --->   Operation 186 'trunc' 'v_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %p_read, i32 4, i32 31" [dfg_199.c:22]   --->   Operation 187 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i16 %v_9" [dfg_199.c:22]   --->   Operation 188 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [6/6] (6.28ns)   --->   "%conv6 = uitodp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 189 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 190 [6/7] (7.29ns)   --->   "%add7 = dadd i64 %p_11_read, i64 203" [dfg_199.c:22]   --->   Operation 190 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i32 %p_read" [dfg_199.c:23]   --->   Operation 191 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [2/2] (6.91ns)   --->   "%mul_ln23 = mul i62 %sext_ln23, i62 4611686017745894065" [dfg_199.c:23]   --->   Operation 192 'mul' 'mul_ln23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 193 [5/6] (6.28ns)   --->   "%conv6 = uitodp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 193 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 194 [5/7] (7.29ns)   --->   "%add7 = dadd i64 %p_11_read, i64 203" [dfg_199.c:22]   --->   Operation 194 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/2] (6.91ns)   --->   "%mul_ln23 = mul i62 %sext_ln23, i62 4611686017745894065" [dfg_199.c:23]   --->   Operation 195 'mul' 'mul_ln23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 196 [4/6] (6.28ns)   --->   "%conv6 = uitodp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 196 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 197 [4/7] (7.29ns)   --->   "%add7 = dadd i64 %p_11_read, i64 203" [dfg_199.c:22]   --->   Operation 197 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (2.79ns)   --->   "%icmp_ln23 = icmp_eq  i62 %mul_ln23, i62 4611686018427387903" [dfg_199.c:23]   --->   Operation 198 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 199 [3/6] (6.28ns)   --->   "%conv6 = uitodp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 199 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 200 [3/7] (7.29ns)   --->   "%add7 = dadd i64 %p_11_read, i64 203" [dfg_199.c:22]   --->   Operation 200 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 201 [2/6] (6.28ns)   --->   "%conv6 = uitodp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 201 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 202 [2/7] (7.29ns)   --->   "%add7 = dadd i64 %p_11_read, i64 203" [dfg_199.c:22]   --->   Operation 202 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 203 [1/6] (6.28ns)   --->   "%conv6 = uitodp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 203 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 204 [1/7] (7.29ns)   --->   "%add7 = dadd i64 %p_11_read, i64 203" [dfg_199.c:22]   --->   Operation 204 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.55>
ST_8 : Operation 205 [59/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 205 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.55>
ST_9 : Operation 206 [58/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 206 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.55>
ST_10 : Operation 207 [57/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 207 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.55>
ST_11 : Operation 208 [56/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 208 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.55>
ST_12 : Operation 209 [55/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 209 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.55>
ST_13 : Operation 210 [54/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 210 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.55>
ST_14 : Operation 211 [53/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 211 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.55>
ST_15 : Operation 212 [52/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 212 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.55>
ST_16 : Operation 213 [51/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 213 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.55>
ST_17 : Operation 214 [50/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 214 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.55>
ST_18 : Operation 215 [49/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 215 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.55>
ST_19 : Operation 216 [48/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 216 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.55>
ST_20 : Operation 217 [47/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 217 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.55>
ST_21 : Operation 218 [46/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 218 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.55>
ST_22 : Operation 219 [45/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 219 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.55>
ST_23 : Operation 220 [44/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 220 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.55>
ST_24 : Operation 221 [43/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 221 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.55>
ST_25 : Operation 222 [42/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 222 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.55>
ST_26 : Operation 223 [41/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 223 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.55>
ST_27 : Operation 224 [40/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 224 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.55>
ST_28 : Operation 225 [39/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 225 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.55>
ST_29 : Operation 226 [38/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 226 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.55>
ST_30 : Operation 227 [37/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 227 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.55>
ST_31 : Operation 228 [36/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 228 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.55>
ST_32 : Operation 229 [35/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 229 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.55>
ST_33 : Operation 230 [34/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 230 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.55>
ST_34 : Operation 231 [33/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 231 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.55>
ST_35 : Operation 232 [32/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 232 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.55>
ST_36 : Operation 233 [31/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 233 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.55>
ST_37 : Operation 234 [30/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 234 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.55>
ST_38 : Operation 235 [29/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 235 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.55>
ST_39 : Operation 236 [28/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 236 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.55>
ST_40 : Operation 237 [27/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 237 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.55>
ST_41 : Operation 238 [26/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 238 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.55>
ST_42 : Operation 239 [25/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 239 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.55>
ST_43 : Operation 240 [24/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 240 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.55>
ST_44 : Operation 241 [23/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 241 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.55>
ST_45 : Operation 242 [22/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 242 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.55>
ST_46 : Operation 243 [21/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 243 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.55>
ST_47 : Operation 244 [20/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 244 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.55>
ST_48 : Operation 245 [19/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 245 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.55>
ST_49 : Operation 246 [18/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 246 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.55>
ST_50 : Operation 247 [17/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 247 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.55>
ST_51 : Operation 248 [16/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 248 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.55>
ST_52 : Operation 249 [15/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 249 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.55>
ST_53 : Operation 250 [14/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 250 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.55>
ST_54 : Operation 251 [13/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 251 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.55>
ST_55 : Operation 252 [12/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 252 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.55>
ST_56 : Operation 253 [11/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 253 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.55>
ST_57 : Operation 254 [10/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 254 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.55>
ST_58 : Operation 255 [9/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 255 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.55>
ST_59 : Operation 256 [8/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 256 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.55>
ST_60 : Operation 257 [7/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 257 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.28>
ST_61 : Operation 258 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_7, i4 0" [dfg_199.c:22]   --->   Operation 258 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 259 [6/6] (6.28ns)   --->   "%conv5 = sitodp i32 %and_ln1" [dfg_199.c:22]   --->   Operation 259 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 260 [6/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 260 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.28>
ST_62 : Operation 261 [5/6] (6.28ns)   --->   "%conv5 = sitodp i32 %and_ln1" [dfg_199.c:22]   --->   Operation 261 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 262 [5/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 262 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.28>
ST_63 : Operation 263 [4/6] (6.28ns)   --->   "%conv5 = sitodp i32 %and_ln1" [dfg_199.c:22]   --->   Operation 263 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 264 [4/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 264 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.28>
ST_64 : Operation 265 [3/6] (6.28ns)   --->   "%conv5 = sitodp i32 %and_ln1" [dfg_199.c:22]   --->   Operation 265 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 266 [3/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 266 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.28>
ST_65 : Operation 267 [2/6] (6.28ns)   --->   "%conv5 = sitodp i32 %and_ln1" [dfg_199.c:22]   --->   Operation 267 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 268 [2/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 268 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.28>
ST_66 : Operation 269 [1/6] (6.28ns)   --->   "%conv5 = sitodp i32 %and_ln1" [dfg_199.c:22]   --->   Operation 269 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 270 [1/59] (4.55ns)   --->   "%div = ddiv i64 %conv6, i64 %add7" [dfg_199.c:22]   --->   Operation 270 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.29>
ST_67 : Operation 271 [7/7] (7.29ns)   --->   "%dc = dadd i64 %conv5, i64 %div" [dfg_199.c:22]   --->   Operation 271 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.29>
ST_68 : Operation 272 [6/7] (7.29ns)   --->   "%dc = dadd i64 %conv5, i64 %div" [dfg_199.c:22]   --->   Operation 272 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.29>
ST_69 : Operation 273 [5/7] (7.29ns)   --->   "%dc = dadd i64 %conv5, i64 %div" [dfg_199.c:22]   --->   Operation 273 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.29>
ST_70 : Operation 274 [4/7] (7.29ns)   --->   "%dc = dadd i64 %conv5, i64 %div" [dfg_199.c:22]   --->   Operation 274 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.29>
ST_71 : Operation 275 [3/7] (7.29ns)   --->   "%dc = dadd i64 %conv5, i64 %div" [dfg_199.c:22]   --->   Operation 275 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.29>
ST_72 : Operation 276 [2/7] (7.29ns)   --->   "%dc = dadd i64 %conv5, i64 %div" [dfg_199.c:22]   --->   Operation 276 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.29>
ST_73 : Operation 277 [1/7] (7.29ns)   --->   "%dc = dadd i64 %conv5, i64 %div" [dfg_199.c:22]   --->   Operation 277 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.94>
ST_74 : Operation 278 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 278 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 279 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 279 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 280 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i64 %data_V"   --->   Operation 281 'trunc' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 282 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_13, i1 0"   --->   Operation 282 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 283 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_12" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 284 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 285 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 285 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 286 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 286 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 287 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_12"   --->   Operation 287 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 288 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 289 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 289 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 290 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i20_cast_cast_cast = sext i12 %ush"   --->   Operation 290 'sext' 'sh_prom_i_i_i_i_i20_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 291 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i20_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i20_cast_cast_cast"   --->   Operation 291 'zext' 'sh_prom_i_i_i_i_i20_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i20_cast_cast_cast_cast"   --->   Operation 292 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i20_cast_cast_cast_cast"   --->   Operation 293 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 294 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_11"   --->   Operation 295 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_1, i32 53, i32 84"   --->   Operation 296 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 297 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_8"   --->   Operation 297 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.25>
ST_75 : Operation 298 [1/1] (2.55ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 298 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 299 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 299 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.13>
ST_76 : Operation 300 [36/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 300 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.13>
ST_77 : Operation 301 [35/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 301 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.13>
ST_78 : Operation 302 [34/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 302 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 4.13>
ST_79 : Operation 303 [33/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 303 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.13>
ST_80 : Operation 304 [32/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 304 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 4.13>
ST_81 : Operation 305 [31/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 305 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 4.13>
ST_82 : Operation 306 [30/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 306 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.13>
ST_83 : Operation 307 [29/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 307 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.13>
ST_84 : Operation 308 [28/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 308 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.13>
ST_85 : Operation 309 [27/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 309 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 4.13>
ST_86 : Operation 310 [26/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 310 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 4.13>
ST_87 : Operation 311 [25/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 311 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 4.13>
ST_88 : Operation 312 [24/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 312 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 4.13>
ST_89 : Operation 313 [23/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 313 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 4.13>
ST_90 : Operation 314 [22/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 314 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 4.13>
ST_91 : Operation 315 [21/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 315 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 4.13>
ST_92 : Operation 316 [20/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 316 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 4.13>
ST_93 : Operation 317 [19/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 317 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 4.13>
ST_94 : Operation 318 [18/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 318 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 4.13>
ST_95 : Operation 319 [17/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 319 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 4.13>
ST_96 : Operation 320 [16/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 320 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 4.13>
ST_97 : Operation 321 [15/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 321 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 4.13>
ST_98 : Operation 322 [14/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 322 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 4.13>
ST_99 : Operation 323 [13/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 323 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 4.13>
ST_100 : Operation 324 [12/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 324 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 4.13>
ST_101 : Operation 325 [11/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 325 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 4.13>
ST_102 : Operation 326 [10/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 326 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 4.13>
ST_103 : Operation 327 [9/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 327 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 4.13>
ST_104 : Operation 328 [8/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 328 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 4.13>
ST_105 : Operation 329 [7/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 329 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 4.13>
ST_106 : Operation 330 [6/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 330 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 4.13>
ST_107 : Operation 331 [5/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 331 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 4.13>
ST_108 : Operation 332 [4/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 332 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 4.13>
ST_109 : Operation 333 [3/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 333 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 4.13>
ST_110 : Operation 334 [2/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 334 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 4.13>
ST_111 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i16 %v_9" [dfg_199.c:21]   --->   Operation 335 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 336 [1/1] (2.07ns)   --->   "%sub_ln21 = sub i17 0, i17 %zext_ln21" [dfg_199.c:21]   --->   Operation 336 'sub' 'sub_ln21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i17.i32.i32, i17 %sub_ln21, i32 14, i32 16" [dfg_199.c:21]   --->   Operation 337 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 338 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln21, i32 11" [dfg_199.c:21]   --->   Operation 338 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln21, i32 5" [dfg_199.c:21]   --->   Operation 339 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sub_ln21, i32 2, i32 3" [dfg_199.c:21]   --->   Operation 340 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 341 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 342 [1/36] (4.13ns)   --->   "%srem_ln22 = srem i32 %result_V, i32 141" [dfg_199.c:22]   --->   Operation 342 'srem' 'srem_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 6.89>
ST_112 : Operation 343 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i3.i2.i1.i5.i1.i1.i2.i1.i1, i3 %tmp_2, i2 0, i1 %tmp, i5 0, i1 %tmp_1, i1 0, i2 %tmp_5, i1 0, i1 %trunc_ln21" [dfg_199.c:21]   --->   Operation 343 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 344 [1/1] (1.00ns)   --->   "%xor_ln21 = xor i17 %and_ln, i17 116781" [dfg_199.c:21]   --->   Operation 344 'xor' 'xor_ln21' <Predicate = true> <Delay = 1.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i17 %xor_ln21" [dfg_199.c:22]   --->   Operation 345 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i9 %srem_ln22" [dfg_199.c:22]   --->   Operation 346 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 347 [1/1] (1.82ns)   --->   "%add_ln22 = add i9 %trunc_ln22, i9 112" [dfg_199.c:22]   --->   Operation 347 'add' 'add_ln22' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i9 %add_ln22" [dfg_199.c:21]   --->   Operation 348 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 349 [68/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 349 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.07>
ST_113 : Operation 350 [67/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 350 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.07>
ST_114 : Operation 351 [66/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 351 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.07>
ST_115 : Operation 352 [65/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 352 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.07>
ST_116 : Operation 353 [64/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 353 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.07>
ST_117 : Operation 354 [63/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 354 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.07>
ST_118 : Operation 355 [62/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 355 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.07>
ST_119 : Operation 356 [61/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 356 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.07>
ST_120 : Operation 357 [60/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 357 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.07>
ST_121 : Operation 358 [59/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 358 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.07>
ST_122 : Operation 359 [58/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 359 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.07>
ST_123 : Operation 360 [57/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 360 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.07>
ST_124 : Operation 361 [56/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 361 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.07>
ST_125 : Operation 362 [55/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 362 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.07>
ST_126 : Operation 363 [54/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 363 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.07>
ST_127 : Operation 364 [53/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 364 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.07>
ST_128 : Operation 365 [52/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 365 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.07>
ST_129 : Operation 366 [51/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 366 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.07>
ST_130 : Operation 367 [50/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 367 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.07>
ST_131 : Operation 368 [49/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 368 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 5.07>
ST_132 : Operation 369 [48/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 369 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 5.07>
ST_133 : Operation 370 [47/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 370 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 5.07>
ST_134 : Operation 371 [46/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 371 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 5.07>
ST_135 : Operation 372 [45/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 372 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 5.07>
ST_136 : Operation 373 [44/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 373 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 5.07>
ST_137 : Operation 374 [43/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 374 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 5.07>
ST_138 : Operation 375 [42/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 375 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 5.07>
ST_139 : Operation 376 [41/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 376 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 5.07>
ST_140 : Operation 377 [40/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 377 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 5.07>
ST_141 : Operation 378 [39/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 378 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 5.07>
ST_142 : Operation 379 [38/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 379 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 5.07>
ST_143 : Operation 380 [37/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 380 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 5.07>
ST_144 : Operation 381 [36/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 381 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 5.07>
ST_145 : Operation 382 [35/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 382 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 5.07>
ST_146 : Operation 383 [34/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 383 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 5.07>
ST_147 : Operation 384 [33/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 384 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 5.07>
ST_148 : Operation 385 [32/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 385 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 5.07>
ST_149 : Operation 386 [31/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 386 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 5.07>
ST_150 : Operation 387 [30/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 387 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 5.07>
ST_151 : Operation 388 [29/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 388 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 5.07>
ST_152 : Operation 389 [28/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 389 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 5.07>
ST_153 : Operation 390 [27/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 390 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 5.07>
ST_154 : Operation 391 [26/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 391 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 5.07>
ST_155 : Operation 392 [25/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 392 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 5.07>
ST_156 : Operation 393 [24/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 393 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 5.07>
ST_157 : Operation 394 [23/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 394 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 5.07>
ST_158 : Operation 395 [22/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 395 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 5.07>
ST_159 : Operation 396 [21/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 396 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 5.07>
ST_160 : Operation 397 [20/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 397 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 5.07>
ST_161 : Operation 398 [19/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 398 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 5.07>
ST_162 : Operation 399 [18/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 399 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 5.07>
ST_163 : Operation 400 [17/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 400 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 5.07>
ST_164 : Operation 401 [16/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 401 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 5.07>
ST_165 : Operation 402 [15/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 402 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 5.07>
ST_166 : Operation 403 [14/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 403 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 5.07>
ST_167 : Operation 404 [13/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 404 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 5.07>
ST_168 : Operation 405 [12/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 405 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 5.07>
ST_169 : Operation 406 [11/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 406 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 5.07>
ST_170 : Operation 407 [10/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 407 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 5.07>
ST_171 : Operation 408 [9/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 408 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 5.07>
ST_172 : Operation 409 [8/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 409 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 5.07>
ST_173 : Operation 410 [7/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 410 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 5.07>
ST_174 : Operation 411 [6/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 411 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 5.07>
ST_175 : Operation 412 [5/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 412 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 5.07>
ST_176 : Operation 413 [4/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 413 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 5.07>
ST_177 : Operation 414 [3/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 414 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 5.07>
ST_178 : Operation 415 [2/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 415 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 7.14>
ST_179 : Operation 416 [1/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 416 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24)   --->   "%v_9_1 = trunc i16 %urem_ln21" [dfg_199.c:21]   --->   Operation 417 'trunc' 'v_9_1' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24)   --->   "%and_ln25 = and i16 %v_9, i16 %v_9_1" [dfg_199.c:25]   --->   Operation 418 'and' 'and_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24)   --->   "%zext_ln24 = zext i16 %and_ln25" [dfg_199.c:24]   --->   Operation 419 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 420 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln24 = sub i17 31535, i17 %zext_ln24" [dfg_199.c:24]   --->   Operation 420 'sub' 'sub_ln24' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 6.91>
ST_180 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i17 %sub_ln24" [dfg_199.c:25]   --->   Operation 421 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 422 [2/2] (6.91ns)   --->   "%mul_ln25 = mul i50 %sext_ln25, i50 3250840048" [dfg_199.c:25]   --->   Operation 422 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 6.91>
ST_181 : Operation 423 [1/2] (6.91ns)   --->   "%mul_ln25 = mul i50 %sext_ln25, i50 3250840048" [dfg_199.c:25]   --->   Operation 423 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 1.02>
ST_182 : Operation 424 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 424 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 425 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 425 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 426 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 426 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 427 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 427 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 428 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_11"   --->   Operation 428 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 429 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 429 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln23 = select i1 %icmp_ln23, i50 1125899906842623, i50 0" [dfg_199.c:23]   --->   Operation 430 'select' 'select_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_182 : Operation 431 [1/1] (1.02ns) (out node of the LUT)   --->   "%result = and i50 %mul_ln25, i50 %select_ln23" [dfg_199.c:23]   --->   Operation 431 'and' 'result' <Predicate = true> <Delay = 1.02> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i50 %result" [dfg_199.c:14]   --->   Operation 432 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 433 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i64 %sext_ln14" [dfg_199.c:26]   --->   Operation 433 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_11_read                               (read          ) [ 001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_read                                  (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_9                                     (trunc         ) [ 000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
tmp_7                                   (partselect    ) [ 000111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln22                               (zext          ) [ 000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln23                               (sext          ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln23                                (mul           ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln23                               (icmp          ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv6                                   (uitodp        ) [ 000000001111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add7                                    (dadd          ) [ 000000001111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln1                                 (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv5                                   (sitodp        ) [ 000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div                                     (ddiv          ) [ 000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc                                      (dadd          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                  (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                              (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                                  (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                                  (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa                                (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln510                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln510                               (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                                   (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311                              (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311                             (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                                     (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i20_cast_cast_cast      (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i20_cast_cast_cast_cast (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                                     (lshr          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                                   (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11                                  (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                                   (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                                     (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_2                              (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V                                (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln21                                (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                                   (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                     (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                   (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                                   (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln21                              (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
srem_ln22                               (srem          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
and_ln                                  (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21                                (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln22                               (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111000]
trunc_ln22                              (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln22                                (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln21                               (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111000]
urem_ln21                               (urem          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_9_1                                   (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln25                                (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln24                                (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
sext_ln25                               (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
mul_ln25                                (mul           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0                       (spectopmodule ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln23                             (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result                                  (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln14                               (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln26                                (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i3.i2.i1.i5.i1.i1.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="p_11_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_11_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add7/1 dc/67 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="0" index="1" bw="64" slack="1"/>
<pin id="131" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/8 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="conv6/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv5/61 "/>
</bind>
</comp>

<comp id="138" class="1005" name="reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add7 dc "/>
</bind>
</comp>

<comp id="143" class="1004" name="v_9_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_9/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_7_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="28" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="0" index="3" bw="6" slack="0"/>
<pin id="152" dir="1" index="4" bw="28" slack="59"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln22_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln23_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="31" slack="0"/>
<pin id="169" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln23_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="62" slack="1"/>
<pin id="174" dir="0" index="1" bw="62" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="178"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="and_ln1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="28" slack="59"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln1/61 "/>
</bind>
</comp>

<comp id="185" class="1004" name="data_V_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/74 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_Result_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="0"/>
<pin id="192" dir="0" index="2" bw="7" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/74 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_12_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="0" index="2" bw="7" slack="0"/>
<pin id="201" dir="0" index="3" bw="7" slack="0"/>
<pin id="202" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/74 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_13_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/74 "/>
</bind>
</comp>

<comp id="211" class="1004" name="mantissa_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="54" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="52" slack="0"/>
<pin id="215" dir="0" index="3" bw="1" slack="0"/>
<pin id="216" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/74 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln15_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="54" slack="0"/>
<pin id="223" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/74 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln510_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/74 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln510_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="0" index="1" bw="11" slack="0"/>
<pin id="232" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/74 "/>
</bind>
</comp>

<comp id="235" class="1004" name="isNeg_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="12" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/74 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sub_ln1311_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="0" index="1" bw="11" slack="0"/>
<pin id="246" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/74 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln1311_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="0"/>
<pin id="251" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/74 "/>
</bind>
</comp>

<comp id="253" class="1004" name="ush_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="12" slack="0"/>
<pin id="256" dir="0" index="2" bw="12" slack="0"/>
<pin id="257" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/74 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sh_prom_i_i_i_i_i20_cast_cast_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i20_cast_cast_cast/74 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sh_prom_i_i_i_i_i20_cast_cast_cast_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="12" slack="0"/>
<pin id="267" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i20_cast_cast_cast_cast/74 "/>
</bind>
</comp>

<comp id="269" class="1004" name="r_V_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="54" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/74 "/>
</bind>
</comp>

<comp id="275" class="1004" name="r_V_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="54" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/74 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_11_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="137" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/74 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln662_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/74 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_8_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="137" slack="0"/>
<pin id="296" dir="0" index="2" bw="7" slack="0"/>
<pin id="297" dir="0" index="3" bw="8" slack="0"/>
<pin id="298" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/74 "/>
</bind>
</comp>

<comp id="303" class="1004" name="val_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/74 "/>
</bind>
</comp>

<comp id="311" class="1004" name="result_V_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="1"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/75 "/>
</bind>
</comp>

<comp id="316" class="1004" name="result_V_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="1"/>
<pin id="320" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/75 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="0" index="1" bw="9" slack="0"/>
<pin id="325" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln22/76 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln21_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="109"/>
<pin id="329" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/111 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sub_ln21_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/111 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="17" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/111 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="17" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/111 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="17" slack="0"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/111 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="0" index="1" bw="17" slack="0"/>
<pin id="365" dir="0" index="2" bw="3" slack="0"/>
<pin id="366" dir="0" index="3" bw="3" slack="0"/>
<pin id="367" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/111 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln21_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="17" slack="0"/>
<pin id="374" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/111 "/>
</bind>
</comp>

<comp id="376" class="1004" name="and_ln_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="17" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="1"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="0" index="3" bw="1" slack="1"/>
<pin id="381" dir="0" index="4" bw="1" slack="0"/>
<pin id="382" dir="0" index="5" bw="1" slack="1"/>
<pin id="383" dir="0" index="6" bw="1" slack="0"/>
<pin id="384" dir="0" index="7" bw="2" slack="1"/>
<pin id="385" dir="0" index="8" bw="1" slack="0"/>
<pin id="386" dir="0" index="9" bw="1" slack="1"/>
<pin id="387" dir="1" index="10" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/112 "/>
</bind>
</comp>

<comp id="393" class="1004" name="xor_ln21_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="17" slack="0"/>
<pin id="395" dir="0" index="1" bw="17" slack="0"/>
<pin id="396" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/112 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln22_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="17" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/112 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln22_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="1"/>
<pin id="405" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/112 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln22_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/112 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln21_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/112 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln21/112 "/>
</bind>
</comp>

<comp id="422" class="1004" name="v_9_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="9" slack="0"/>
<pin id="424" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_9_1/179 "/>
</bind>
</comp>

<comp id="426" class="1004" name="and_ln25_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="177"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/179 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln24_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/179 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sub_ln24_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="0" index="1" bw="16" slack="0"/>
<pin id="438" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/179 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln25_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="17" slack="1"/>
<pin id="443" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/180 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="17" slack="0"/>
<pin id="446" dir="0" index="1" bw="33" slack="0"/>
<pin id="447" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25/180 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln23_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="178"/>
<pin id="452" dir="0" index="1" bw="50" slack="0"/>
<pin id="453" dir="0" index="2" bw="50" slack="0"/>
<pin id="454" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/182 "/>
</bind>
</comp>

<comp id="457" class="1004" name="result_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="50" slack="1"/>
<pin id="459" dir="0" index="1" bw="50" slack="0"/>
<pin id="460" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result/182 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln14_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="50" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/182 "/>
</bind>
</comp>

<comp id="466" class="1005" name="p_11_read_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_11_read "/>
</bind>
</comp>

<comp id="471" class="1005" name="v_9_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="109"/>
<pin id="473" dir="1" index="1" bw="16" slack="109"/>
</pin_list>
<bind>
<opset="v_9 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_7_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="28" slack="59"/>
<pin id="479" dir="1" index="1" bw="28" slack="59"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="482" class="1005" name="zext_ln22_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="487" class="1005" name="sext_ln23_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="62" slack="1"/>
<pin id="489" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln23 "/>
</bind>
</comp>

<comp id="492" class="1005" name="mul_ln23_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="62" slack="1"/>
<pin id="494" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln23 "/>
</bind>
</comp>

<comp id="497" class="1005" name="icmp_ln23_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="178"/>
<pin id="499" dir="1" index="1" bw="1" slack="178"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="502" class="1005" name="conv6_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv6 "/>
</bind>
</comp>

<comp id="507" class="1005" name="and_ln1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="and_ln1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="conv5_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv5 "/>
</bind>
</comp>

<comp id="517" class="1005" name="div_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="1"/>
<pin id="519" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="522" class="1005" name="p_Result_s_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="527" class="1005" name="val_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="533" class="1005" name="result_V_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_2_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="1"/>
<pin id="540" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_5_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="2" slack="1"/>
<pin id="555" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="558" class="1005" name="trunc_ln21_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln21 "/>
</bind>
</comp>

<comp id="563" class="1005" name="srem_ln22_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="9" slack="1"/>
<pin id="565" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln22 "/>
</bind>
</comp>

<comp id="568" class="1005" name="sext_ln22_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="1"/>
<pin id="570" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22 "/>
</bind>
</comp>

<comp id="573" class="1005" name="sext_ln21_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="1"/>
<pin id="575" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21 "/>
</bind>
</comp>

<comp id="578" class="1005" name="sub_ln24_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="17" slack="1"/>
<pin id="580" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln24 "/>
</bind>
</comp>

<comp id="583" class="1005" name="sext_ln25_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="50" slack="1"/>
<pin id="585" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25 "/>
</bind>
</comp>

<comp id="588" class="1005" name="mul_ln25_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="50" slack="1"/>
<pin id="590" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="110" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="141"><net_src comp="122" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="146"><net_src comp="116" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="116" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="160"><net_src comp="143" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="165"><net_src comp="116" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="188"><net_src comp="138" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="185" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="210"><net_src comp="185" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="224"><net_src comp="211" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="197" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="197" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="235" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="229" pin="2"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="221" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="221" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="265" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="269" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="275" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="54" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="308"><net_src comp="235" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="289" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="293" pin="4"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="58" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="60" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="66" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="351"><net_src comp="68" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="330" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="44" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="359"><net_src comp="68" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="330" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="70" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="368"><net_src comp="72" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="330" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="74" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="76" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="375"><net_src comp="330" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="388"><net_src comp="78" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="389"><net_src comp="80" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="390"><net_src comp="82" pin="0"/><net_sink comp="376" pin=4"/></net>

<net id="391"><net_src comp="38" pin="0"/><net_sink comp="376" pin=6"/></net>

<net id="392"><net_src comp="38" pin="0"/><net_sink comp="376" pin=8"/></net>

<net id="397"><net_src comp="376" pin="10"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="84" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="410"><net_src comp="403" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="86" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="399" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="426" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="88" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="448"><net_src comp="441" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="90" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="106" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="456"><net_src comp="108" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="457" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="110" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="474"><net_src comp="143" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="480"><net_src comp="147" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="485"><net_src comp="157" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="490"><net_src comp="162" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="495"><net_src comp="166" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="500"><net_src comp="172" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="505"><net_src comp="132" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="510"><net_src comp="177" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="515"><net_src comp="135" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="520"><net_src comp="128" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="525"><net_src comp="189" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="530"><net_src comp="303" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="536"><net_src comp="316" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="541"><net_src comp="336" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="546"><net_src comp="346" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="376" pin=3"/></net>

<net id="551"><net_src comp="354" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="376" pin=5"/></net>

<net id="556"><net_src comp="362" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="376" pin=7"/></net>

<net id="561"><net_src comp="372" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="376" pin=9"/></net>

<net id="566"><net_src comp="322" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="571"><net_src comp="399" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="576"><net_src comp="412" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="581"><net_src comp="435" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="586"><net_src comp="441" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="591"><net_src comp="444" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="457" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {2 }
	Port: fn1 : p_11 | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln22 : 1
		conv6 : 2
		mul_ln23 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
		conv5 : 1
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
		p_Result_s : 1
		tmp_12 : 1
		tmp_13 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln510 : 2
		add_ln510 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sh_prom_i_i_i_i_i20_cast_cast_cast : 6
		sh_prom_i_i_i_i_i20_cast_cast_cast_cast : 7
		r_V : 8
		r_V_1 : 8
		tmp_11 : 9
		zext_ln662 : 10
		tmp_8 : 9
		val : 11
	State 75
		result_V : 1
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
		sub_ln21 : 1
		tmp_2 : 2
		tmp : 2
		tmp_1 : 2
		tmp_5 : 2
		trunc_ln21 : 2
	State 112
		xor_ln21 : 1
		sext_ln22 : 1
		add_ln22 : 1
		sext_ln21 : 2
		urem_ln21 : 3
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
		v_9_1 : 1
		and_ln25 : 2
		zext_ln24 : 2
		sub_ln24 : 3
	State 180
		mul_ln25 : 1
	State 181
	State 182
		result : 1
		sext_ln14 : 1
		ret_ln26 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   dadd   |                   grp_fu_122                   |    3    |   630   |   1141  |
|----------|------------------------------------------------|---------|---------|---------|
|   urem   |                   grp_fu_416                   |    0    |   779   |   469   |
|----------|------------------------------------------------|---------|---------|---------|
|   srem   |                   grp_fu_322                   |    0    |   394   |   238   |
|----------|------------------------------------------------|---------|---------|---------|
|    mul   |                   grp_fu_166                   |    0    |   165   |    50   |
|          |                   grp_fu_444                   |    1    |   169   |    52   |
|----------|------------------------------------------------|---------|---------|---------|
|   lshr   |                   r_V_fu_269                   |    0    |    0    |   161   |
|----------|------------------------------------------------|---------|---------|---------|
|    shl   |                  r_V_1_fu_275                  |    0    |    0    |   161   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   ush_fu_253                   |    0    |    0    |    12   |
|  select  |                   val_fu_303                   |    0    |    0    |    32   |
|          |                 result_V_fu_316                |    0    |    0    |    32   |
|          |               select_ln23_fu_450               |    0    |    0    |    50   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                sub_ln1311_fu_243               |    0    |    0    |    12   |
|    sub   |                result_V_2_fu_311               |    0    |    0    |    39   |
|          |                 sub_ln21_fu_330                |    0    |    0    |    23   |
|          |                 sub_ln24_fu_435                |    0    |    0    |    23   |
|----------|------------------------------------------------|---------|---------|---------|
|    and   |                 and_ln25_fu_426                |    0    |    0    |    16   |
|          |                  result_fu_457                 |    0    |    0    |    50   |
|----------|------------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln23_fu_172                |    0    |    0    |    28   |
|----------|------------------------------------------------|---------|---------|---------|
|    add   |                add_ln510_fu_229                |    0    |    0    |    12   |
|          |                 add_ln22_fu_406                |    0    |    0    |    14   |
|----------|------------------------------------------------|---------|---------|---------|
|    xor   |                 xor_ln21_fu_393                |    0    |    0    |    17   |
|----------|------------------------------------------------|---------|---------|---------|
|   read   |              p_11_read_read_fu_110             |    0    |    0    |    0    |
|          |               p_read_read_fu_116               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   ddiv   |                   grp_fu_128                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  uitodp  |                   grp_fu_132                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  sitodp  |                   grp_fu_135                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   v_9_fu_143                   |    0    |    0    |    0    |
|          |                  tmp_13_fu_207                 |    0    |    0    |    0    |
|   trunc  |                trunc_ln21_fu_372               |    0    |    0    |    0    |
|          |                trunc_ln22_fu_403               |    0    |    0    |    0    |
|          |                  v_9_1_fu_422                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  tmp_7_fu_147                  |    0    |    0    |    0    |
|          |                  tmp_12_fu_197                 |    0    |    0    |    0    |
|partselect|                  tmp_8_fu_293                  |    0    |    0    |    0    |
|          |                  tmp_2_fu_336                  |    0    |    0    |    0    |
|          |                  tmp_5_fu_362                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                zext_ln22_fu_157                |    0    |    0    |    0    |
|          |                zext_ln15_fu_221                |    0    |    0    |    0    |
|          |                zext_ln510_fu_225               |    0    |    0    |    0    |
|   zext   | sh_prom_i_i_i_i_i20_cast_cast_cast_cast_fu_265 |    0    |    0    |    0    |
|          |                zext_ln662_fu_289               |    0    |    0    |    0    |
|          |                zext_ln21_fu_327                |    0    |    0    |    0    |
|          |                zext_ln24_fu_431                |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                sext_ln23_fu_162                |    0    |    0    |    0    |
|          |               sext_ln1311_fu_249               |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i20_cast_cast_cast_fu_261   |    0    |    0    |    0    |
|   sext   |                sext_ln22_fu_399                |    0    |    0    |    0    |
|          |                sext_ln21_fu_412                |    0    |    0    |    0    |
|          |                sext_ln25_fu_441                |    0    |    0    |    0    |
|          |                sext_ln14_fu_462                |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                 and_ln1_fu_177                 |    0    |    0    |    0    |
|bitconcatenate|                 mantissa_fu_211                |    0    |    0    |    0    |
|          |                  and_ln_fu_376                 |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                p_Result_s_fu_189               |    0    |    0    |    0    |
|          |                  isNeg_fu_235                  |    0    |    0    |    0    |
| bitselect|                  tmp_11_fu_281                 |    0    |    0    |    0    |
|          |                   tmp_fu_346                   |    0    |    0    |    0    |
|          |                  tmp_1_fu_354                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |    4    |   2137  |   2632  |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  and_ln1_reg_507 |   32   |
|   conv5_reg_512  |   64   |
|   conv6_reg_502  |   64   |
|    div_reg_517   |   64   |
| icmp_ln23_reg_497|    1   |
| mul_ln23_reg_492 |   62   |
| mul_ln25_reg_588 |   50   |
| p_11_read_reg_466|   64   |
|p_Result_s_reg_522|    1   |
|      reg_138     |   64   |
| result_V_reg_533 |   32   |
| sext_ln21_reg_573|   64   |
| sext_ln22_reg_568|   64   |
| sext_ln23_reg_487|   62   |
| sext_ln25_reg_583|   50   |
| srem_ln22_reg_563|    9   |
| sub_ln24_reg_578 |   17   |
|   tmp_1_reg_548  |    1   |
|   tmp_2_reg_538  |    3   |
|   tmp_5_reg_553  |    2   |
|   tmp_7_reg_477  |   28   |
|    tmp_reg_543   |    1   |
|trunc_ln21_reg_558|    1   |
|    v_9_reg_471   |   16   |
|    val_reg_527   |   32   |
| zext_ln22_reg_482|   32   |
+------------------+--------+
|       Total      |   880  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_122 |  p0  |   3  |  64  |   192  ||    14   |
| grp_fu_122 |  p1  |   2  |  64  |   128  ||    9    |
| grp_fu_132 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_135 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_166 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_416 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_416 |  p1  |   2  |  64  |   128  ||    9    |
| grp_fu_444 |  p0  |   2  |  17  |   34   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   770  || 12.8233 ||    77   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |  2137  |  2632  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   77   |
|  Register |    -   |    -   |   880  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   12   |  3017  |  2709  |
+-----------+--------+--------+--------+--------+
