
Makefile,77
XILINX_INIT 32,1286
PART=33,1350
lab.%:lab.%36,1375
lab.%:lab.%37,1397

computer.ucf,183
CONFIG PART 6,192
Net "clk" LOC=9,241
Net "clk" TNM_NET 10,282
TIMESPEC TS_sys_clk_pin 11,315
Net "rst" LOC 14,386
Net "rst" LOC = B8 | IOSTANDARD = LVCMOS33; #Bank Bank14,386

computer.vhd,101
use IEEE.STD_LOGIC_1164.ALL;ALL4,49
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,78
end computer;10,169

cpu.vhd,349
-- Lab 1 in the course TSEA83,3,68
use IEEE.STD_LOGIC_1164.ALL;ALL6,145
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL7,174
end cpu;11,255
  signal ASR,17,396
  type grType is array(20,470
  end process;109,3055
    when others 136,3462
    when others 164,3857
  process 174,3986
  end process;182,4154
  elsif 187,4223
end behavioral;215,4539

mm.vhd,188
library IEEE;3,16
use IEEE.STD_LOGIC_1164.ALL;ALL4,30
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,59
        data : out STD_LOGIC_VECTOR(10,181
  end process;25,479
end behavioral;27,497

pm.vhd,185
library IEEE;3,18
use IEEE.STD_LOGIC_1164.ALL;ALL4,32
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,61
        dataout : out STD_LOGIC_VECTOR(11,238
  elsif 22,507
end behavioral;27,601

vga.vhd,184
library IEEE;3,23
use IEEE.STD_LOGIC_1164.ALL;ALL4,37
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,66
    	Hsync : out STD_LOGIC;12,303
    	Vsync : out STD_LOGIC13,331
end vga;15,365

xst.mk,53
$(PROJNAME)-synthdir/xst/synth/design.scr: $(14,594

sanitycheck.sh,0

pm.vhd~,0

mm.vhd~,0

gr.vhd,0

Nexys3_Master.ucf,0
