
CONDOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b268  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  0800b538  0800b538  0000c538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b610  0800b610  0000c610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b618  0800b618  0000c618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b61c  0800b61c  0000c61c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  24000000  0800b620  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000844  2400006c  0800b68c  0000d06c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240008b0  0800b68c  0000d8b0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d06c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016476  00000000  00000000  0000d09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000028a7  00000000  00000000  00023510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000011a0  00000000  00000000  00025db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000dc9  00000000  00000000  00026f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00033d92  00000000  00000000  00027d21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001773c  00000000  00000000  0005bab3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014f7e1  00000000  00000000  000731ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c29d0  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000052b4  00000000  00000000  001c2a14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000062  00000000  00000000  001c7cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400006c 	.word	0x2400006c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800b520 	.word	0x0800b520

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000070 	.word	0x24000070
 800030c:	0800b520 	.word	0x0800b520

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006e2:	f000 fb69 	bl	8000db8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e6:	f000 ff4d 	bl	8001584 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ea:	f000 f863 	bl	80007b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ee:	f000 f9ef 	bl	8000ad0 <MX_GPIO_Init>
  MX_DMA_Init();
 80006f2:	f000 f9ad 	bl	8000a50 <MX_DMA_Init>
  MX_TIM2_Init();
 80006f6:	f000 f8cd 	bl	8000894 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 80006fa:	f000 f95d 	bl	80009b8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80006fe:	2200      	movs	r2, #0
 8000700:	2101      	movs	r1, #1
 8000702:	201c      	movs	r0, #28
 8000704:	f001 f8ab 	bl	800185e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000708:	201c      	movs	r0, #28
 800070a:	f001 f8c2 	bl	8001892 <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start(&htim2);
 800070e:	4821      	ldr	r0, [pc, #132]	@ (8000794 <main+0xb8>)
 8000710:	f006 feec 	bl	80074ec <HAL_TIM_Base_Start>

  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, ic_ch1_buf, IC_BUF_LEN);
 8000714:	2310      	movs	r3, #16
 8000716:	4a20      	ldr	r2, [pc, #128]	@ (8000798 <main+0xbc>)
 8000718:	2100      	movs	r1, #0
 800071a:	481e      	ldr	r0, [pc, #120]	@ (8000794 <main+0xb8>)
 800071c:	f006 ffc6 	bl	80076ac <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_2, ic_ch2_buf, IC_BUF_LEN);
 8000720:	2310      	movs	r3, #16
 8000722:	4a1e      	ldr	r2, [pc, #120]	@ (800079c <main+0xc0>)
 8000724:	2104      	movs	r1, #4
 8000726:	481b      	ldr	r0, [pc, #108]	@ (8000794 <main+0xb8>)
 8000728:	f006 ffc0 	bl	80076ac <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_3, ic_ch3_buf, IC_BUF_LEN);
 800072c:	2310      	movs	r3, #16
 800072e:	4a1c      	ldr	r2, [pc, #112]	@ (80007a0 <main+0xc4>)
 8000730:	2108      	movs	r1, #8
 8000732:	4818      	ldr	r0, [pc, #96]	@ (8000794 <main+0xb8>)
 8000734:	f006 ffba 	bl	80076ac <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_4, ic_ch4_buf, IC_BUF_LEN);
 8000738:	2310      	movs	r3, #16
 800073a:	4a1a      	ldr	r2, [pc, #104]	@ (80007a4 <main+0xc8>)
 800073c:	210c      	movs	r1, #12
 800073e:	4815      	ldr	r0, [pc, #84]	@ (8000794 <main+0xb8>)
 8000740:	f006 ffb4 	bl	80076ac <HAL_TIM_IC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Hello - Test\n");
 8000744:	4818      	ldr	r0, [pc, #96]	@ (80007a8 <main+0xcc>)
 8000746:	f00a f889 	bl	800a85c <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      if (pulse_fsm_ch1.state == PULSE_WAIT_RISING)
 800074a:	4b18      	ldr	r3, [pc, #96]	@ (80007ac <main+0xd0>)
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	2b01      	cmp	r3, #1
 8000752:	d10e      	bne.n	8000772 <main+0x96>
      {
          uint32_t now = __HAL_TIM_GET_COUNTER(&htim2);
 8000754:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <main+0xb8>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800075a:	607b      	str	r3, [r7, #4]
          uint32_t dt = now - pulse_fsm_ch1.t_start;
 800075c:	4b13      	ldr	r3, [pc, #76]	@ (80007ac <main+0xd0>)
 800075e:	685b      	ldr	r3, [r3, #4]
 8000760:	687a      	ldr	r2, [r7, #4]
 8000762:	1ad3      	subs	r3, r2, r3
 8000764:	603b      	str	r3, [r7, #0]

          // Codigo del Timeout para resetear el estado si es que no se decta un flanco de subida en un tiempo defonido (1 microsegundos)
          if (dt > PULSE_TIMEOUT_TICKS)
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	2b55      	cmp	r3, #85	@ 0x55
 800076a:	d902      	bls.n	8000772 <main+0x96>
          {
              pulse_fsm_ch1.state = PULSE_IDLE;
 800076c:	4b0f      	ldr	r3, [pc, #60]	@ (80007ac <main+0xd0>)
 800076e:	2200      	movs	r2, #0
 8000770:	701a      	strb	r2, [r3, #0]
          }
          
      }

      // Detecta el flanco de Bajada y de Subida (CH1)
      if (ic_ch1_ready)
 8000772:	4b0f      	ldr	r3, [pc, #60]	@ (80007b0 <main+0xd4>)
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	b2db      	uxtb	r3, r3
 8000778:	2b00      	cmp	r3, #0
 800077a:	d0e6      	beq.n	800074a <main+0x6e>
      {
          ic_ch1_ready = 0;
 800077c:	4b0c      	ldr	r3, [pc, #48]	@ (80007b0 <main+0xd4>)
 800077e:	2200      	movs	r2, #0
 8000780:	701a      	strb	r2, [r3, #0]
          Process_Falling_Buffer(ic_ch1_buf, IC_BUF_LEN);
 8000782:	2110      	movs	r1, #16
 8000784:	4804      	ldr	r0, [pc, #16]	@ (8000798 <main+0xbc>)
 8000786:	f000 fa35 	bl	8000bf4 <Process_Falling_Buffer>
          Process_Rising_Buffer(ic_ch2_buf, IC_BUF_LEN);
 800078a:	2110      	movs	r1, #16
 800078c:	4803      	ldr	r0, [pc, #12]	@ (800079c <main+0xc0>)
 800078e:	f000 fa5f 	bl	8000c50 <Process_Rising_Buffer>
      if (pulse_fsm_ch1.state == PULSE_WAIT_RISING)
 8000792:	e7da      	b.n	800074a <main+0x6e>
 8000794:	24000088 	.word	0x24000088
 8000798:	24000654 	.word	0x24000654
 800079c:	24000694 	.word	0x24000694
 80007a0:	240006d4 	.word	0x240006d4
 80007a4:	24000714 	.word	0x24000714
 80007a8:	0800b538 	.word	0x0800b538
 80007ac:	24000348 	.word	0x24000348
 80007b0:	24000754 	.word	0x24000754

080007b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b09c      	sub	sp, #112	@ 0x70
 80007b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007be:	224c      	movs	r2, #76	@ 0x4c
 80007c0:	2100      	movs	r1, #0
 80007c2:	4618      	mov	r0, r3
 80007c4:	f00a f92a 	bl	800aa1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c8:	1d3b      	adds	r3, r7, #4
 80007ca:	2220      	movs	r2, #32
 80007cc:	2100      	movs	r1, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f00a f924 	bl	800aa1c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80007d4:	2002      	movs	r0, #2
 80007d6:	f004 f8cf 	bl	8004978 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80007da:	2300      	movs	r3, #0
 80007dc:	603b      	str	r3, [r7, #0]
 80007de:	4b2c      	ldr	r3, [pc, #176]	@ (8000890 <SystemClock_Config+0xdc>)
 80007e0:	699b      	ldr	r3, [r3, #24]
 80007e2:	4a2b      	ldr	r2, [pc, #172]	@ (8000890 <SystemClock_Config+0xdc>)
 80007e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007e8:	6193      	str	r3, [r2, #24]
 80007ea:	4b29      	ldr	r3, [pc, #164]	@ (8000890 <SystemClock_Config+0xdc>)
 80007ec:	699b      	ldr	r3, [r3, #24]
 80007ee:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007f2:	603b      	str	r3, [r7, #0]
 80007f4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007f6:	bf00      	nop
 80007f8:	4b25      	ldr	r3, [pc, #148]	@ (8000890 <SystemClock_Config+0xdc>)
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000800:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000804:	d1f8      	bne.n	80007f8 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000806:	2302      	movs	r3, #2
 8000808:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800080a:	2301      	movs	r3, #1
 800080c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800080e:	2340      	movs	r3, #64	@ 0x40
 8000810:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000812:	2302      	movs	r3, #2
 8000814:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000816:	2300      	movs	r3, #0
 8000818:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800081a:	2304      	movs	r3, #4
 800081c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 800081e:	2322      	movs	r3, #34	@ 0x22
 8000820:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000822:	2301      	movs	r3, #1
 8000824:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000826:	2304      	movs	r3, #4
 8000828:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800082a:	2302      	movs	r3, #2
 800082c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800082e:	230c      	movs	r3, #12
 8000830:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000832:	2300      	movs	r3, #0
 8000834:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 8000836:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800083a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800083c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000840:	4618      	mov	r0, r3
 8000842:	f004 f8d3 	bl	80049ec <HAL_RCC_OscConfig>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800084c:	f000 fae0 	bl	8000e10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000850:	233f      	movs	r3, #63	@ 0x3f
 8000852:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000854:	2303      	movs	r3, #3
 8000856:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800085c:	2308      	movs	r3, #8
 800085e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000860:	2340      	movs	r3, #64	@ 0x40
 8000862:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000864:	2340      	movs	r3, #64	@ 0x40
 8000866:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000868:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800086c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800086e:	2340      	movs	r3, #64	@ 0x40
 8000870:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000872:	1d3b      	adds	r3, r7, #4
 8000874:	2103      	movs	r1, #3
 8000876:	4618      	mov	r0, r3
 8000878:	f004 fc92 	bl	80051a0 <HAL_RCC_ClockConfig>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000882:	f000 fac5 	bl	8000e10 <Error_Handler>
  }
}
 8000886:	bf00      	nop
 8000888:	3770      	adds	r7, #112	@ 0x70
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	58024800 	.word	0x58024800

08000894 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b08c      	sub	sp, #48	@ 0x30
 8000898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800089a:	f107 0320 	add.w	r3, r7, #32
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
 80008a2:	605a      	str	r2, [r3, #4]
 80008a4:	609a      	str	r2, [r3, #8]
 80008a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008a8:	f107 0314 	add.w	r3, r7, #20
 80008ac:	2200      	movs	r2, #0
 80008ae:	601a      	str	r2, [r3, #0]
 80008b0:	605a      	str	r2, [r3, #4]
 80008b2:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80008b4:	1d3b      	adds	r3, r7, #4
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
 80008ba:	605a      	str	r2, [r3, #4]
 80008bc:	609a      	str	r2, [r3, #8]
 80008be:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008c0:	4b3c      	ldr	r3, [pc, #240]	@ (80009b4 <MX_TIM2_Init+0x120>)
 80008c2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80008c8:	4b3a      	ldr	r3, [pc, #232]	@ (80009b4 <MX_TIM2_Init+0x120>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008ce:	4b39      	ldr	r3, [pc, #228]	@ (80009b4 <MX_TIM2_Init+0x120>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80008d4:	4b37      	ldr	r3, [pc, #220]	@ (80009b4 <MX_TIM2_Init+0x120>)
 80008d6:	f04f 32ff 	mov.w	r2, #4294967295
 80008da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008dc:	4b35      	ldr	r3, [pc, #212]	@ (80009b4 <MX_TIM2_Init+0x120>)
 80008de:	2200      	movs	r2, #0
 80008e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008e2:	4b34      	ldr	r3, [pc, #208]	@ (80009b4 <MX_TIM2_Init+0x120>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008e8:	4832      	ldr	r0, [pc, #200]	@ (80009b4 <MX_TIM2_Init+0x120>)
 80008ea:	f006 fda7 	bl	800743c <HAL_TIM_Base_Init>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 80008f4:	f000 fa8c 	bl	8000e10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008fc:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008fe:	f107 0320 	add.w	r3, r7, #32
 8000902:	4619      	mov	r1, r3
 8000904:	482b      	ldr	r0, [pc, #172]	@ (80009b4 <MX_TIM2_Init+0x120>)
 8000906:	f007 fa55 	bl	8007db4 <HAL_TIM_ConfigClockSource>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8000910:	f000 fa7e 	bl	8000e10 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000914:	4827      	ldr	r0, [pc, #156]	@ (80009b4 <MX_TIM2_Init+0x120>)
 8000916:	f006 fe67 	bl	80075e8 <HAL_TIM_IC_Init>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000920:	f000 fa76 	bl	8000e10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000924:	2300      	movs	r3, #0
 8000926:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000928:	2300      	movs	r3, #0
 800092a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800092c:	f107 0314 	add.w	r3, r7, #20
 8000930:	4619      	mov	r1, r3
 8000932:	4820      	ldr	r0, [pc, #128]	@ (80009b4 <MX_TIM2_Init+0x120>)
 8000934:	f007 fef0 	bl	8008718 <HAL_TIMEx_MasterConfigSynchronization>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 800093e:	f000 fa67 	bl	8000e10 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8000942:	230a      	movs	r3, #10
 8000944:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000946:	2301      	movs	r3, #1
 8000948:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800094a:	2300      	movs	r3, #0
 800094c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800094e:	2300      	movs	r3, #0
 8000950:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000952:	1d3b      	adds	r3, r7, #4
 8000954:	2200      	movs	r2, #0
 8000956:	4619      	mov	r1, r3
 8000958:	4816      	ldr	r0, [pc, #88]	@ (80009b4 <MX_TIM2_Init+0x120>)
 800095a:	f007 f98e 	bl	8007c7a <HAL_TIM_IC_ConfigChannel>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 8000964:	f000 fa54 	bl	8000e10 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000968:	1d3b      	adds	r3, r7, #4
 800096a:	2204      	movs	r2, #4
 800096c:	4619      	mov	r1, r3
 800096e:	4811      	ldr	r0, [pc, #68]	@ (80009b4 <MX_TIM2_Init+0x120>)
 8000970:	f007 f983 	bl	8007c7a <HAL_TIM_IC_ConfigChannel>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_TIM2_Init+0xea>
  {
    Error_Handler();
 800097a:	f000 fa49 	bl	8000e10 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800097e:	1d3b      	adds	r3, r7, #4
 8000980:	2208      	movs	r2, #8
 8000982:	4619      	mov	r1, r3
 8000984:	480b      	ldr	r0, [pc, #44]	@ (80009b4 <MX_TIM2_Init+0x120>)
 8000986:	f007 f978 	bl	8007c7a <HAL_TIM_IC_ConfigChannel>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MX_TIM2_Init+0x100>
  {
    Error_Handler();
 8000990:	f000 fa3e 	bl	8000e10 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8000994:	1d3b      	adds	r3, r7, #4
 8000996:	220c      	movs	r2, #12
 8000998:	4619      	mov	r1, r3
 800099a:	4806      	ldr	r0, [pc, #24]	@ (80009b4 <MX_TIM2_Init+0x120>)
 800099c:	f007 f96d 	bl	8007c7a <HAL_TIM_IC_ConfigChannel>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_TIM2_Init+0x116>
  {
    Error_Handler();
 80009a6:	f000 fa33 	bl	8000e10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80009aa:	bf00      	nop
 80009ac:	3730      	adds	r7, #48	@ 0x30
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	24000088 	.word	0x24000088

080009b8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80009bc:	4b22      	ldr	r3, [pc, #136]	@ (8000a48 <MX_USART3_UART_Init+0x90>)
 80009be:	4a23      	ldr	r2, [pc, #140]	@ (8000a4c <MX_USART3_UART_Init+0x94>)
 80009c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80009c2:	4b21      	ldr	r3, [pc, #132]	@ (8000a48 <MX_USART3_UART_Init+0x90>)
 80009c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009c8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009ca:	4b1f      	ldr	r3, [pc, #124]	@ (8000a48 <MX_USART3_UART_Init+0x90>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009d0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a48 <MX_USART3_UART_Init+0x90>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a48 <MX_USART3_UART_Init+0x90>)
 80009d8:	2200      	movs	r2, #0
 80009da:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000a48 <MX_USART3_UART_Init+0x90>)
 80009de:	220c      	movs	r2, #12
 80009e0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009e2:	4b19      	ldr	r3, [pc, #100]	@ (8000a48 <MX_USART3_UART_Init+0x90>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009e8:	4b17      	ldr	r3, [pc, #92]	@ (8000a48 <MX_USART3_UART_Init+0x90>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ee:	4b16      	ldr	r3, [pc, #88]	@ (8000a48 <MX_USART3_UART_Init+0x90>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009f4:	4b14      	ldr	r3, [pc, #80]	@ (8000a48 <MX_USART3_UART_Init+0x90>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009fa:	4b13      	ldr	r3, [pc, #76]	@ (8000a48 <MX_USART3_UART_Init+0x90>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a00:	4811      	ldr	r0, [pc, #68]	@ (8000a48 <MX_USART3_UART_Init+0x90>)
 8000a02:	f007 ff43 	bl	800888c <HAL_UART_Init>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000a0c:	f000 fa00 	bl	8000e10 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a10:	2100      	movs	r1, #0
 8000a12:	480d      	ldr	r0, [pc, #52]	@ (8000a48 <MX_USART3_UART_Init+0x90>)
 8000a14:	f009 fd2e 	bl	800a474 <HAL_UARTEx_SetTxFifoThreshold>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000a1e:	f000 f9f7 	bl	8000e10 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a22:	2100      	movs	r1, #0
 8000a24:	4808      	ldr	r0, [pc, #32]	@ (8000a48 <MX_USART3_UART_Init+0x90>)
 8000a26:	f009 fd63 	bl	800a4f0 <HAL_UARTEx_SetRxFifoThreshold>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000a30:	f000 f9ee 	bl	8000e10 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000a34:	4804      	ldr	r0, [pc, #16]	@ (8000a48 <MX_USART3_UART_Init+0x90>)
 8000a36:	f009 fce4 	bl	800a402 <HAL_UARTEx_DisableFifoMode>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000a40:	f000 f9e6 	bl	8000e10 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a44:	bf00      	nop
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	240002b4 	.word	0x240002b4
 8000a4c:	40004800 	.word	0x40004800

08000a50 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a56:	4b1d      	ldr	r3, [pc, #116]	@ (8000acc <MX_DMA_Init+0x7c>)
 8000a58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a5c:	4a1b      	ldr	r2, [pc, #108]	@ (8000acc <MX_DMA_Init+0x7c>)
 8000a5e:	f043 0301 	orr.w	r3, r3, #1
 8000a62:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000a66:	4b19      	ldr	r3, [pc, #100]	@ (8000acc <MX_DMA_Init+0x7c>)
 8000a68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a6c:	f003 0301 	and.w	r3, r3, #1
 8000a70:	607b      	str	r3, [r7, #4]
 8000a72:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000a74:	2200      	movs	r2, #0
 8000a76:	2100      	movs	r1, #0
 8000a78:	200b      	movs	r0, #11
 8000a7a:	f000 fef0 	bl	800185e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000a7e:	200b      	movs	r0, #11
 8000a80:	f000 ff07 	bl	8001892 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000a84:	2200      	movs	r2, #0
 8000a86:	2100      	movs	r1, #0
 8000a88:	200c      	movs	r0, #12
 8000a8a:	f000 fee8 	bl	800185e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000a8e:	200c      	movs	r0, #12
 8000a90:	f000 feff 	bl	8001892 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000a94:	2200      	movs	r2, #0
 8000a96:	2100      	movs	r1, #0
 8000a98:	200d      	movs	r0, #13
 8000a9a:	f000 fee0 	bl	800185e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000a9e:	200d      	movs	r0, #13
 8000aa0:	f000 fef7 	bl	8001892 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	200e      	movs	r0, #14
 8000aaa:	f000 fed8 	bl	800185e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000aae:	200e      	movs	r0, #14
 8000ab0:	f000 feef 	bl	8001892 <HAL_NVIC_EnableIRQ>
  /* DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX1_OVR_IRQn, 0, 0);
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	2066      	movs	r0, #102	@ 0x66
 8000aba:	f000 fed0 	bl	800185e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX1_OVR_IRQn);
 8000abe:	2066      	movs	r0, #102	@ 0x66
 8000ac0:	f000 fee7 	bl	8001892 <HAL_NVIC_EnableIRQ>

}
 8000ac4:	bf00      	nop
 8000ac6:	3708      	adds	r7, #8
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	58024400 	.word	0x58024400

08000ad0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b085      	sub	sp, #20
 8000ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad6:	4b19      	ldr	r3, [pc, #100]	@ (8000b3c <MX_GPIO_Init+0x6c>)
 8000ad8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000adc:	4a17      	ldr	r2, [pc, #92]	@ (8000b3c <MX_GPIO_Init+0x6c>)
 8000ade:	f043 0301 	orr.w	r3, r3, #1
 8000ae2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ae6:	4b15      	ldr	r3, [pc, #84]	@ (8000b3c <MX_GPIO_Init+0x6c>)
 8000ae8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aec:	f003 0301 	and.w	r3, r3, #1
 8000af0:	60fb      	str	r3, [r7, #12]
 8000af2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000af4:	4b11      	ldr	r3, [pc, #68]	@ (8000b3c <MX_GPIO_Init+0x6c>)
 8000af6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000afa:	4a10      	ldr	r2, [pc, #64]	@ (8000b3c <MX_GPIO_Init+0x6c>)
 8000afc:	f043 0302 	orr.w	r3, r3, #2
 8000b00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b04:	4b0d      	ldr	r3, [pc, #52]	@ (8000b3c <MX_GPIO_Init+0x6c>)
 8000b06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b0a:	f003 0302 	and.w	r3, r3, #2
 8000b0e:	60bb      	str	r3, [r7, #8]
 8000b10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b12:	4b0a      	ldr	r3, [pc, #40]	@ (8000b3c <MX_GPIO_Init+0x6c>)
 8000b14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b18:	4a08      	ldr	r2, [pc, #32]	@ (8000b3c <MX_GPIO_Init+0x6c>)
 8000b1a:	f043 0308 	orr.w	r3, r3, #8
 8000b1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b22:	4b06      	ldr	r3, [pc, #24]	@ (8000b3c <MX_GPIO_Init+0x6c>)
 8000b24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b28:	f003 0308 	and.w	r3, r3, #8
 8000b2c:	607b      	str	r3, [r7, #4]
 8000b2e:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b30:	bf00      	nop
 8000b32:	3714      	adds	r7, #20
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr
 8000b3c:	58024400 	.word	0x58024400

08000b40 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

// En esta función hacemos el callback del DMA se ejecute cuando el buffer esté completo
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) || 
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	7f1b      	ldrb	r3, [r3, #28]
 8000b4c:	2b01      	cmp	r3, #1
 8000b4e:	d00a      	beq.n	8000b66 <HAL_TIM_IC_CaptureCallback+0x26>
            (htim->hdma[TIM_DMA_ID_CC1] != NULL && htim->hdma[TIM_DMA_ID_CC1]->State == HAL_DMA_STATE_READY))
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) || 
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d009      	beq.n	8000b6c <HAL_TIM_IC_CaptureCallback+0x2c>
            (htim->hdma[TIM_DMA_ID_CC1] != NULL && htim->hdma[TIM_DMA_ID_CC1]->State == HAL_DMA_STATE_READY))
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b5c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d102      	bne.n	8000b6c <HAL_TIM_IC_CaptureCallback+0x2c>
    {
        ic_ch1_ready = 1;
 8000b66:	4b1f      	ldr	r3, [pc, #124]	@ (8000be4 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8000b68:	2201      	movs	r2, #1
 8000b6a:	701a      	strb	r2, [r3, #0]
    }
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) || 
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	7f1b      	ldrb	r3, [r3, #28]
 8000b70:	2b02      	cmp	r3, #2
 8000b72:	d00a      	beq.n	8000b8a <HAL_TIM_IC_CaptureCallback+0x4a>
            (htim->hdma[TIM_DMA_ID_CC2] != NULL && htim->hdma[TIM_DMA_ID_CC2]->State == HAL_DMA_STATE_READY))
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) || 
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d009      	beq.n	8000b90 <HAL_TIM_IC_CaptureCallback+0x50>
            (htim->hdma[TIM_DMA_ID_CC2] != NULL && htim->hdma[TIM_DMA_ID_CC2]->State == HAL_DMA_STATE_READY))
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000b84:	b2db      	uxtb	r3, r3
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d102      	bne.n	8000b90 <HAL_TIM_IC_CaptureCallback+0x50>
    {
        ic_ch2_ready = 1;
 8000b8a:	4b17      	ldr	r3, [pc, #92]	@ (8000be8 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	701a      	strb	r2, [r3, #0]
    }
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) || 
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	7f1b      	ldrb	r3, [r3, #28]
 8000b94:	2b04      	cmp	r3, #4
 8000b96:	d00a      	beq.n	8000bae <HAL_TIM_IC_CaptureCallback+0x6e>
            (htim->hdma[TIM_DMA_ID_CC3] != NULL && htim->hdma[TIM_DMA_ID_CC3]->State == HAL_DMA_STATE_READY))
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) || 
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d009      	beq.n	8000bb4 <HAL_TIM_IC_CaptureCallback+0x74>
            (htim->hdma[TIM_DMA_ID_CC3] != NULL && htim->hdma[TIM_DMA_ID_CC3]->State == HAL_DMA_STATE_READY))
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ba4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	d102      	bne.n	8000bb4 <HAL_TIM_IC_CaptureCallback+0x74>
    {
        ic_ch3_ready = 1;
 8000bae:	4b0f      	ldr	r3, [pc, #60]	@ (8000bec <HAL_TIM_IC_CaptureCallback+0xac>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	701a      	strb	r2, [r3, #0]
    }
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) || 
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	7f1b      	ldrb	r3, [r3, #28]
 8000bb8:	2b08      	cmp	r3, #8
 8000bba:	d00a      	beq.n	8000bd2 <HAL_TIM_IC_CaptureCallback+0x92>
            (htim->hdma[TIM_DMA_ID_CC4] != NULL && htim->hdma[TIM_DMA_ID_CC4]->State == HAL_DMA_STATE_READY))
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) || 
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d009      	beq.n	8000bd8 <HAL_TIM_IC_CaptureCallback+0x98>
            (htim->hdma[TIM_DMA_ID_CC4] != NULL && htim->hdma[TIM_DMA_ID_CC4]->State == HAL_DMA_STATE_READY))
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	2b01      	cmp	r3, #1
 8000bd0:	d102      	bne.n	8000bd8 <HAL_TIM_IC_CaptureCallback+0x98>
    {
        ic_ch4_ready = 1;
 8000bd2:	4b07      	ldr	r3, [pc, #28]	@ (8000bf0 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	701a      	strb	r2, [r3, #0]
    }
}
 8000bd8:	bf00      	nop
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr
 8000be4:	24000754 	.word	0x24000754
 8000be8:	24000755 	.word	0x24000755
 8000bec:	24000756 	.word	0x24000756
 8000bf0:	24000757 	.word	0x24000757

08000bf4 <Process_Falling_Buffer>:
        printf("EVENTO: CH%u | t=%lu\r\n", ch, buf[i]);
    }
}

void Process_Falling_Buffer(uint32_t *buf, uint32_t len)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b085      	sub	sp, #20
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < len; i++)
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	e017      	b.n	8000c34 <Process_Falling_Buffer+0x40>
    {
        uint32_t t = buf[i]; // ticks crudos del timer
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	687a      	ldr	r2, [r7, #4]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	60bb      	str	r3, [r7, #8]

        // Cambios en la maquina de estados (ocurre una bajada por lo que se queda esperando flanco de subida una vez que ocurre una bajada)
        if (pulse_fsm_ch1.state == PULSE_IDLE)
 8000c10:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <Process_Falling_Buffer+0x58>)
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d106      	bne.n	8000c28 <Process_Falling_Buffer+0x34>
        {
            pulse_fsm_ch1.t_start = t;
 8000c1a:	4a0c      	ldr	r2, [pc, #48]	@ (8000c4c <Process_Falling_Buffer+0x58>)
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	6053      	str	r3, [r2, #4]
            pulse_fsm_ch1.state = PULSE_WAIT_RISING;
 8000c20:	4b0a      	ldr	r3, [pc, #40]	@ (8000c4c <Process_Falling_Buffer+0x58>)
 8000c22:	2201      	movs	r2, #1
 8000c24:	701a      	strb	r2, [r3, #0]
 8000c26:	e002      	b.n	8000c2e <Process_Falling_Buffer+0x3a>
        }
        else
        {
            // Bajada inesperada, entonces descartar
            pulse_fsm_ch1.state = PULSE_IDLE;
 8000c28:	4b08      	ldr	r3, [pc, #32]	@ (8000c4c <Process_Falling_Buffer+0x58>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < len; i++)
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	3301      	adds	r3, #1
 8000c32:	60fb      	str	r3, [r7, #12]
 8000c34:	68fa      	ldr	r2, [r7, #12]
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	d3e3      	bcc.n	8000c04 <Process_Falling_Buffer+0x10>
        }
    }
}
 8000c3c:	bf00      	nop
 8000c3e:	bf00      	nop
 8000c40:	3714      	adds	r7, #20
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	24000348 	.word	0x24000348

08000c50 <Process_Rising_Buffer>:

void Process_Rising_Buffer(uint32_t *buf, uint32_t len)
{
 8000c50:	b590      	push	{r4, r7, lr}
 8000c52:	b087      	sub	sp, #28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < len; i++)
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	617b      	str	r3, [r7, #20]
 8000c5e:	e06f      	b.n	8000d40 <Process_Rising_Buffer+0xf0>
    {
        uint32_t t = buf[i];
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	009b      	lsls	r3, r3, #2
 8000c64:	687a      	ldr	r2, [r7, #4]
 8000c66:	4413      	add	r3, r2
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	60fb      	str	r3, [r7, #12]

        // Detecta el cambio al flanco de subida por lo que saca el ancho del pulso
        if (pulse_fsm_ch1.state == PULSE_WAIT_RISING)
 8000c6c:	4b39      	ldr	r3, [pc, #228]	@ (8000d54 <Process_Rising_Buffer+0x104>)
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d161      	bne.n	8000d3a <Process_Rising_Buffer+0xea>
        {
            uint32_t width = t - pulse_fsm_ch1.t_start;
 8000c76:	4b37      	ldr	r3, [pc, #220]	@ (8000d54 <Process_Rising_Buffer+0x104>)
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	68fa      	ldr	r2, [r7, #12]
 8000c7c:	1ad3      	subs	r3, r2, r3
 8000c7e:	60bb      	str	r3, [r7, #8]

            // Implementación del Timeout
            if (width <= PULSE_TIMEOUT_TICKS)
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	2b55      	cmp	r3, #85	@ 0x55
 8000c84:	d856      	bhi.n	8000d34 <Process_Rising_Buffer+0xe4>
            {
                // Se almacenan los valores de el ancho de pulso y los timestamps de subida y bajada de flancos
                pulse_buffer[pulse_index].t_start = pulse_fsm_ch1.t_start;
 8000c86:	4b34      	ldr	r3, [pc, #208]	@ (8000d58 <Process_Rising_Buffer+0x108>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	4b32      	ldr	r3, [pc, #200]	@ (8000d54 <Process_Rising_Buffer+0x104>)
 8000c8c:	6859      	ldr	r1, [r3, #4]
 8000c8e:	4833      	ldr	r0, [pc, #204]	@ (8000d5c <Process_Rising_Buffer+0x10c>)
 8000c90:	4613      	mov	r3, r2
 8000c92:	005b      	lsls	r3, r3, #1
 8000c94:	4413      	add	r3, r2
 8000c96:	009b      	lsls	r3, r3, #2
 8000c98:	4403      	add	r3, r0
 8000c9a:	6019      	str	r1, [r3, #0]
                pulse_buffer[pulse_index].t_end   = t;
 8000c9c:	4b2e      	ldr	r3, [pc, #184]	@ (8000d58 <Process_Rising_Buffer+0x108>)
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	492e      	ldr	r1, [pc, #184]	@ (8000d5c <Process_Rising_Buffer+0x10c>)
 8000ca2:	4613      	mov	r3, r2
 8000ca4:	005b      	lsls	r3, r3, #1
 8000ca6:	4413      	add	r3, r2
 8000ca8:	009b      	lsls	r3, r3, #2
 8000caa:	440b      	add	r3, r1
 8000cac:	3304      	adds	r3, #4
 8000cae:	68fa      	ldr	r2, [r7, #12]
 8000cb0:	601a      	str	r2, [r3, #0]
                pulse_buffer[pulse_index].width   = width;
 8000cb2:	4b29      	ldr	r3, [pc, #164]	@ (8000d58 <Process_Rising_Buffer+0x108>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	4929      	ldr	r1, [pc, #164]	@ (8000d5c <Process_Rising_Buffer+0x10c>)
 8000cb8:	4613      	mov	r3, r2
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	4413      	add	r3, r2
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	440b      	add	r3, r1
 8000cc2:	3308      	adds	r3, #8
 8000cc4:	68ba      	ldr	r2, [r7, #8]
 8000cc6:	601a      	str	r2, [r3, #0]

                pulse_index++;
 8000cc8:	4b23      	ldr	r3, [pc, #140]	@ (8000d58 <Process_Rising_Buffer+0x108>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	3301      	adds	r3, #1
 8000cce:	4a22      	ldr	r2, [pc, #136]	@ (8000d58 <Process_Rising_Buffer+0x108>)
 8000cd0:	6013      	str	r3, [r2, #0]

                // Esta logica comienza una vez que el buffer se llena, entonces imprime los datos del buffer almacenados
                if (pulse_index >= PULSE_BUF_LEN)
 8000cd2:	4b21      	ldr	r3, [pc, #132]	@ (8000d58 <Process_Rising_Buffer+0x108>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	2b3f      	cmp	r3, #63	@ 0x3f
 8000cd8:	d92c      	bls.n	8000d34 <Process_Rising_Buffer+0xe4>
                {
                    printf("---- PULSOS ----\r\n");
 8000cda:	4821      	ldr	r0, [pc, #132]	@ (8000d60 <Process_Rising_Buffer+0x110>)
 8000cdc:	f009 fdbe 	bl	800a85c <puts>
                    for (uint32_t j = 0; j < PULSE_BUF_LEN; j++)
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	613b      	str	r3, [r7, #16]
 8000ce4:	e020      	b.n	8000d28 <Process_Rising_Buffer+0xd8>
                    {
                        printf("START=%lu | END=%lu | WIDTH=%lu ticks\r\n", pulse_buffer[j].t_start, pulse_buffer[j].t_end, pulse_buffer[j].width);
 8000ce6:	491d      	ldr	r1, [pc, #116]	@ (8000d5c <Process_Rising_Buffer+0x10c>)
 8000ce8:	693a      	ldr	r2, [r7, #16]
 8000cea:	4613      	mov	r3, r2
 8000cec:	005b      	lsls	r3, r3, #1
 8000cee:	4413      	add	r3, r2
 8000cf0:	009b      	lsls	r3, r3, #2
 8000cf2:	440b      	add	r3, r1
 8000cf4:	6819      	ldr	r1, [r3, #0]
 8000cf6:	4819      	ldr	r0, [pc, #100]	@ (8000d5c <Process_Rising_Buffer+0x10c>)
 8000cf8:	693a      	ldr	r2, [r7, #16]
 8000cfa:	4613      	mov	r3, r2
 8000cfc:	005b      	lsls	r3, r3, #1
 8000cfe:	4413      	add	r3, r2
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	4403      	add	r3, r0
 8000d04:	3304      	adds	r3, #4
 8000d06:	6818      	ldr	r0, [r3, #0]
 8000d08:	4c14      	ldr	r4, [pc, #80]	@ (8000d5c <Process_Rising_Buffer+0x10c>)
 8000d0a:	693a      	ldr	r2, [r7, #16]
 8000d0c:	4613      	mov	r3, r2
 8000d0e:	005b      	lsls	r3, r3, #1
 8000d10:	4413      	add	r3, r2
 8000d12:	009b      	lsls	r3, r3, #2
 8000d14:	4423      	add	r3, r4
 8000d16:	3308      	adds	r3, #8
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	4811      	ldr	r0, [pc, #68]	@ (8000d64 <Process_Rising_Buffer+0x114>)
 8000d1e:	f009 fd35 	bl	800a78c <iprintf>
                    for (uint32_t j = 0; j < PULSE_BUF_LEN; j++)
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	3301      	adds	r3, #1
 8000d26:	613b      	str	r3, [r7, #16]
 8000d28:	693b      	ldr	r3, [r7, #16]
 8000d2a:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d2c:	d9db      	bls.n	8000ce6 <Process_Rising_Buffer+0x96>
                    }
                    pulse_index = 0;
 8000d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d58 <Process_Rising_Buffer+0x108>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
                }
            }

            pulse_fsm_ch1.state = PULSE_IDLE;
 8000d34:	4b07      	ldr	r3, [pc, #28]	@ (8000d54 <Process_Rising_Buffer+0x104>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < len; i++)
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	617b      	str	r3, [r7, #20]
 8000d40:	697a      	ldr	r2, [r7, #20]
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d38b      	bcc.n	8000c60 <Process_Rising_Buffer+0x10>
        }
    }
}
 8000d48:	bf00      	nop
 8000d4a:	bf00      	nop
 8000d4c:	371c      	adds	r7, #28
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd90      	pop	{r4, r7, pc}
 8000d52:	bf00      	nop
 8000d54:	24000348 	.word	0x24000348
 8000d58:	24000650 	.word	0x24000650
 8000d5c:	24000350 	.word	0x24000350
 8000d60:	0800b560 	.word	0x0800b560
 8000d64:	0800b574 	.word	0x0800b574

08000d68 <HAL_TIM_PeriodElapsedCallback>:


/* Overflow del TIM2 → extiende a 64 bits */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d78:	d104      	bne.n	8000d84 <HAL_TIM_PeriodElapsedCallback+0x1c>
        timer_high++;
 8000d7a:	4b05      	ldr	r3, [pc, #20]	@ (8000d90 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	3301      	adds	r3, #1
 8000d80:	4a03      	ldr	r2, [pc, #12]	@ (8000d90 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000d82:	6013      	str	r3, [r2, #0]
}
 8000d84:	bf00      	nop
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	24000758 	.word	0x24000758

08000d94 <__io_putchar>:

/* Redirección printf a UART */
PUTCHAR_PROTOTYPE
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000d9c:	1d39      	adds	r1, r7, #4
 8000d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000da2:	2201      	movs	r2, #1
 8000da4:	4803      	ldr	r0, [pc, #12]	@ (8000db4 <__io_putchar+0x20>)
 8000da6:	f007 fdc1 	bl	800892c <HAL_UART_Transmit>
    return ch;
 8000daa:	687b      	ldr	r3, [r7, #4]
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	3708      	adds	r7, #8
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	240002b4 	.word	0x240002b4

08000db8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000dbe:	463b      	mov	r3, r7
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000dca:	f000 fd7d 	bl	80018c8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000dda:	231f      	movs	r3, #31
 8000ddc:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000dde:	2387      	movs	r3, #135	@ 0x87
 8000de0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000de2:	2300      	movs	r3, #0
 8000de4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000de6:	2300      	movs	r3, #0
 8000de8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000dea:	2301      	movs	r3, #1
 8000dec:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000dee:	2301      	movs	r3, #1
 8000df0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000df2:	2300      	movs	r3, #0
 8000df4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000df6:	2300      	movs	r3, #0
 8000df8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f000 fd9b 	bl	8001938 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000e02:	2004      	movs	r0, #4
 8000e04:	f000 fd78 	bl	80018f8 <HAL_MPU_Enable>

}
 8000e08:	bf00      	nop
 8000e0a:	3710      	adds	r7, #16
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e14:	b672      	cpsid	i
}
 8000e16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e18:	bf00      	nop
 8000e1a:	e7fd      	b.n	8000e18 <Error_Handler+0x8>

08000e1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e22:	4b0a      	ldr	r3, [pc, #40]	@ (8000e4c <HAL_MspInit+0x30>)
 8000e24:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e28:	4a08      	ldr	r2, [pc, #32]	@ (8000e4c <HAL_MspInit+0x30>)
 8000e2a:	f043 0302 	orr.w	r3, r3, #2
 8000e2e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000e32:	4b06      	ldr	r3, [pc, #24]	@ (8000e4c <HAL_MspInit+0x30>)
 8000e34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e38:	f003 0302 	and.w	r3, r3, #2
 8000e3c:	607b      	str	r3, [r7, #4]
 8000e3e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e40:	bf00      	nop
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	58024400 	.word	0x58024400

08000e50 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b08a      	sub	sp, #40	@ 0x28
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e58:	f107 0314 	add.w	r3, r7, #20
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	605a      	str	r2, [r3, #4]
 8000e62:	609a      	str	r2, [r3, #8]
 8000e64:	60da      	str	r2, [r3, #12]
 8000e66:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e70:	f040 8112 	bne.w	8001098 <HAL_TIM_Base_MspInit+0x248>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e74:	4b8a      	ldr	r3, [pc, #552]	@ (80010a0 <HAL_TIM_Base_MspInit+0x250>)
 8000e76:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e7a:	4a89      	ldr	r2, [pc, #548]	@ (80010a0 <HAL_TIM_Base_MspInit+0x250>)
 8000e7c:	f043 0301 	orr.w	r3, r3, #1
 8000e80:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e84:	4b86      	ldr	r3, [pc, #536]	@ (80010a0 <HAL_TIM_Base_MspInit+0x250>)
 8000e86:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e8a:	f003 0301 	and.w	r3, r3, #1
 8000e8e:	613b      	str	r3, [r7, #16]
 8000e90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e92:	4b83      	ldr	r3, [pc, #524]	@ (80010a0 <HAL_TIM_Base_MspInit+0x250>)
 8000e94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e98:	4a81      	ldr	r2, [pc, #516]	@ (80010a0 <HAL_TIM_Base_MspInit+0x250>)
 8000e9a:	f043 0301 	orr.w	r3, r3, #1
 8000e9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ea2:	4b7f      	ldr	r3, [pc, #508]	@ (80010a0 <HAL_TIM_Base_MspInit+0x250>)
 8000ea4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ea8:	f003 0301 	and.w	r3, r3, #1
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eb0:	4b7b      	ldr	r3, [pc, #492]	@ (80010a0 <HAL_TIM_Base_MspInit+0x250>)
 8000eb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eb6:	4a7a      	ldr	r2, [pc, #488]	@ (80010a0 <HAL_TIM_Base_MspInit+0x250>)
 8000eb8:	f043 0302 	orr.w	r3, r3, #2
 8000ebc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ec0:	4b77      	ldr	r3, [pc, #476]	@ (80010a0 <HAL_TIM_Base_MspInit+0x250>)
 8000ec2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ec6:	f003 0302 	and.w	r3, r3, #2
 8000eca:	60bb      	str	r3, [r7, #8]
 8000ecc:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PB3(JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000ece:	2320      	movs	r3, #32
 8000ed0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eda:	2300      	movs	r3, #0
 8000edc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	486e      	ldr	r0, [pc, #440]	@ (80010a4 <HAL_TIM_Base_MspInit+0x254>)
 8000eea:	f003 fb9d 	bl	8004628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3;
 8000eee:	f640 4308 	movw	r3, #3080	@ 0xc08
 8000ef2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efc:	2300      	movs	r3, #0
 8000efe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000f00:	2301      	movs	r3, #1
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f04:	f107 0314 	add.w	r3, r7, #20
 8000f08:	4619      	mov	r1, r3
 8000f0a:	4867      	ldr	r0, [pc, #412]	@ (80010a8 <HAL_TIM_Base_MspInit+0x258>)
 8000f0c:	f003 fb8c 	bl	8004628 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream0;
 8000f10:	4b66      	ldr	r3, [pc, #408]	@ (80010ac <HAL_TIM_Base_MspInit+0x25c>)
 8000f12:	4a67      	ldr	r2, [pc, #412]	@ (80010b0 <HAL_TIM_Base_MspInit+0x260>)
 8000f14:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8000f16:	4b65      	ldr	r3, [pc, #404]	@ (80010ac <HAL_TIM_Base_MspInit+0x25c>)
 8000f18:	2212      	movs	r2, #18
 8000f1a:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f1c:	4b63      	ldr	r3, [pc, #396]	@ (80010ac <HAL_TIM_Base_MspInit+0x25c>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f22:	4b62      	ldr	r3, [pc, #392]	@ (80010ac <HAL_TIM_Base_MspInit+0x25c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000f28:	4b60      	ldr	r3, [pc, #384]	@ (80010ac <HAL_TIM_Base_MspInit+0x25c>)
 8000f2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f2e:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f30:	4b5e      	ldr	r3, [pc, #376]	@ (80010ac <HAL_TIM_Base_MspInit+0x25c>)
 8000f32:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f36:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f38:	4b5c      	ldr	r3, [pc, #368]	@ (80010ac <HAL_TIM_Base_MspInit+0x25c>)
 8000f3a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f3e:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8000f40:	4b5a      	ldr	r3, [pc, #360]	@ (80010ac <HAL_TIM_Base_MspInit+0x25c>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000f46:	4b59      	ldr	r3, [pc, #356]	@ (80010ac <HAL_TIM_Base_MspInit+0x25c>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f4c:	4b57      	ldr	r3, [pc, #348]	@ (80010ac <HAL_TIM_Base_MspInit+0x25c>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8000f52:	4856      	ldr	r0, [pc, #344]	@ (80010ac <HAL_TIM_Base_MspInit+0x25c>)
 8000f54:	f000 fd30 	bl	80019b8 <HAL_DMA_Init>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <HAL_TIM_Base_MspInit+0x112>
    {
      Error_Handler();
 8000f5e:	f7ff ff57 	bl	8000e10 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a51      	ldr	r2, [pc, #324]	@ (80010ac <HAL_TIM_Base_MspInit+0x25c>)
 8000f66:	625a      	str	r2, [r3, #36]	@ 0x24
 8000f68:	4a50      	ldr	r2, [pc, #320]	@ (80010ac <HAL_TIM_Base_MspInit+0x25c>)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH2 Init */
    hdma_tim2_ch2.Instance = DMA1_Stream1;
 8000f6e:	4b51      	ldr	r3, [pc, #324]	@ (80010b4 <HAL_TIM_Base_MspInit+0x264>)
 8000f70:	4a51      	ldr	r2, [pc, #324]	@ (80010b8 <HAL_TIM_Base_MspInit+0x268>)
 8000f72:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2.Init.Request = DMA_REQUEST_TIM2_CH2;
 8000f74:	4b4f      	ldr	r3, [pc, #316]	@ (80010b4 <HAL_TIM_Base_MspInit+0x264>)
 8000f76:	2213      	movs	r2, #19
 8000f78:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f7a:	4b4e      	ldr	r3, [pc, #312]	@ (80010b4 <HAL_TIM_Base_MspInit+0x264>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f80:	4b4c      	ldr	r3, [pc, #304]	@ (80010b4 <HAL_TIM_Base_MspInit+0x264>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8000f86:	4b4b      	ldr	r3, [pc, #300]	@ (80010b4 <HAL_TIM_Base_MspInit+0x264>)
 8000f88:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f8c:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f8e:	4b49      	ldr	r3, [pc, #292]	@ (80010b4 <HAL_TIM_Base_MspInit+0x264>)
 8000f90:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f94:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f96:	4b47      	ldr	r3, [pc, #284]	@ (80010b4 <HAL_TIM_Base_MspInit+0x264>)
 8000f98:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f9c:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2.Init.Mode = DMA_NORMAL;
 8000f9e:	4b45      	ldr	r3, [pc, #276]	@ (80010b4 <HAL_TIM_Base_MspInit+0x264>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8000fa4:	4b43      	ldr	r3, [pc, #268]	@ (80010b4 <HAL_TIM_Base_MspInit+0x264>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000faa:	4b42      	ldr	r3, [pc, #264]	@ (80010b4 <HAL_TIM_Base_MspInit+0x264>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch2) != HAL_OK)
 8000fb0:	4840      	ldr	r0, [pc, #256]	@ (80010b4 <HAL_TIM_Base_MspInit+0x264>)
 8000fb2:	f000 fd01 	bl	80019b8 <HAL_DMA_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <HAL_TIM_Base_MspInit+0x170>
    {
      Error_Handler();
 8000fbc:	f7ff ff28 	bl	8000e10 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4a3c      	ldr	r2, [pc, #240]	@ (80010b4 <HAL_TIM_Base_MspInit+0x264>)
 8000fc4:	629a      	str	r2, [r3, #40]	@ 0x28
 8000fc6:	4a3b      	ldr	r2, [pc, #236]	@ (80010b4 <HAL_TIM_Base_MspInit+0x264>)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream2;
 8000fcc:	4b3b      	ldr	r3, [pc, #236]	@ (80010bc <HAL_TIM_Base_MspInit+0x26c>)
 8000fce:	4a3c      	ldr	r2, [pc, #240]	@ (80010c0 <HAL_TIM_Base_MspInit+0x270>)
 8000fd0:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 8000fd2:	4b3a      	ldr	r3, [pc, #232]	@ (80010bc <HAL_TIM_Base_MspInit+0x26c>)
 8000fd4:	2214      	movs	r2, #20
 8000fd6:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fd8:	4b38      	ldr	r3, [pc, #224]	@ (80010bc <HAL_TIM_Base_MspInit+0x26c>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fde:	4b37      	ldr	r3, [pc, #220]	@ (80010bc <HAL_TIM_Base_MspInit+0x26c>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8000fe4:	4b35      	ldr	r3, [pc, #212]	@ (80010bc <HAL_TIM_Base_MspInit+0x26c>)
 8000fe6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fea:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000fec:	4b33      	ldr	r3, [pc, #204]	@ (80010bc <HAL_TIM_Base_MspInit+0x26c>)
 8000fee:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000ff2:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000ff4:	4b31      	ldr	r3, [pc, #196]	@ (80010bc <HAL_TIM_Base_MspInit+0x26c>)
 8000ff6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ffa:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 8000ffc:	4b2f      	ldr	r3, [pc, #188]	@ (80010bc <HAL_TIM_Base_MspInit+0x26c>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8001002:	4b2e      	ldr	r3, [pc, #184]	@ (80010bc <HAL_TIM_Base_MspInit+0x26c>)
 8001004:	2200      	movs	r2, #0
 8001006:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001008:	4b2c      	ldr	r3, [pc, #176]	@ (80010bc <HAL_TIM_Base_MspInit+0x26c>)
 800100a:	2200      	movs	r2, #0
 800100c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 800100e:	482b      	ldr	r0, [pc, #172]	@ (80010bc <HAL_TIM_Base_MspInit+0x26c>)
 8001010:	f000 fcd2 	bl	80019b8 <HAL_DMA_Init>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <HAL_TIM_Base_MspInit+0x1ce>
    {
      Error_Handler();
 800101a:	f7ff fef9 	bl	8000e10 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4a26      	ldr	r2, [pc, #152]	@ (80010bc <HAL_TIM_Base_MspInit+0x26c>)
 8001022:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001024:	4a25      	ldr	r2, [pc, #148]	@ (80010bc <HAL_TIM_Base_MspInit+0x26c>)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH4 Init */
    hdma_tim2_ch4.Instance = DMA1_Stream3;
 800102a:	4b26      	ldr	r3, [pc, #152]	@ (80010c4 <HAL_TIM_Base_MspInit+0x274>)
 800102c:	4a26      	ldr	r2, [pc, #152]	@ (80010c8 <HAL_TIM_Base_MspInit+0x278>)
 800102e:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch4.Init.Request = DMA_REQUEST_TIM2_CH4;
 8001030:	4b24      	ldr	r3, [pc, #144]	@ (80010c4 <HAL_TIM_Base_MspInit+0x274>)
 8001032:	2215      	movs	r2, #21
 8001034:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001036:	4b23      	ldr	r3, [pc, #140]	@ (80010c4 <HAL_TIM_Base_MspInit+0x274>)
 8001038:	2200      	movs	r2, #0
 800103a:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 800103c:	4b21      	ldr	r3, [pc, #132]	@ (80010c4 <HAL_TIM_Base_MspInit+0x274>)
 800103e:	2200      	movs	r2, #0
 8001040:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8001042:	4b20      	ldr	r3, [pc, #128]	@ (80010c4 <HAL_TIM_Base_MspInit+0x274>)
 8001044:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001048:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800104a:	4b1e      	ldr	r3, [pc, #120]	@ (80010c4 <HAL_TIM_Base_MspInit+0x274>)
 800104c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001050:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001052:	4b1c      	ldr	r3, [pc, #112]	@ (80010c4 <HAL_TIM_Base_MspInit+0x274>)
 8001054:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001058:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch4.Init.Mode = DMA_NORMAL;
 800105a:	4b1a      	ldr	r3, [pc, #104]	@ (80010c4 <HAL_TIM_Base_MspInit+0x274>)
 800105c:	2200      	movs	r2, #0
 800105e:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8001060:	4b18      	ldr	r3, [pc, #96]	@ (80010c4 <HAL_TIM_Base_MspInit+0x274>)
 8001062:	2200      	movs	r2, #0
 8001064:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001066:	4b17      	ldr	r3, [pc, #92]	@ (80010c4 <HAL_TIM_Base_MspInit+0x274>)
 8001068:	2200      	movs	r2, #0
 800106a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch4) != HAL_OK)
 800106c:	4815      	ldr	r0, [pc, #84]	@ (80010c4 <HAL_TIM_Base_MspInit+0x274>)
 800106e:	f000 fca3 	bl	80019b8 <HAL_DMA_Init>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <HAL_TIM_Base_MspInit+0x22c>
    {
      Error_Handler();
 8001078:	f7ff feca 	bl	8000e10 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch4);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4a11      	ldr	r2, [pc, #68]	@ (80010c4 <HAL_TIM_Base_MspInit+0x274>)
 8001080:	631a      	str	r2, [r3, #48]	@ 0x30
 8001082:	4a10      	ldr	r2, [pc, #64]	@ (80010c4 <HAL_TIM_Base_MspInit+0x274>)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001088:	2200      	movs	r2, #0
 800108a:	2100      	movs	r1, #0
 800108c:	201c      	movs	r0, #28
 800108e:	f000 fbe6 	bl	800185e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001092:	201c      	movs	r0, #28
 8001094:	f000 fbfd 	bl	8001892 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001098:	bf00      	nop
 800109a:	3728      	adds	r7, #40	@ 0x28
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	58024400 	.word	0x58024400
 80010a4:	58020000 	.word	0x58020000
 80010a8:	58020400 	.word	0x58020400
 80010ac:	240000d4 	.word	0x240000d4
 80010b0:	40020010 	.word	0x40020010
 80010b4:	2400014c 	.word	0x2400014c
 80010b8:	40020028 	.word	0x40020028
 80010bc:	240001c4 	.word	0x240001c4
 80010c0:	40020040 	.word	0x40020040
 80010c4:	2400023c 	.word	0x2400023c
 80010c8:	40020058 	.word	0x40020058

080010cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b0b8      	sub	sp, #224	@ 0xe0
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010e4:	f107 0310 	add.w	r3, r7, #16
 80010e8:	22b8      	movs	r2, #184	@ 0xb8
 80010ea:	2100      	movs	r1, #0
 80010ec:	4618      	mov	r0, r3
 80010ee:	f009 fc95 	bl	800aa1c <memset>
  if(huart->Instance==USART3)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a2b      	ldr	r2, [pc, #172]	@ (80011a4 <HAL_UART_MspInit+0xd8>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d14e      	bne.n	800119a <HAL_UART_MspInit+0xce>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80010fc:	f04f 0202 	mov.w	r2, #2
 8001100:	f04f 0300 	mov.w	r3, #0
 8001104:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001108:	2300      	movs	r3, #0
 800110a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800110e:	f107 0310 	add.w	r3, r7, #16
 8001112:	4618      	mov	r0, r3
 8001114:	f004 fbd0 	bl	80058b8 <HAL_RCCEx_PeriphCLKConfig>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800111e:	f7ff fe77 	bl	8000e10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001122:	4b21      	ldr	r3, [pc, #132]	@ (80011a8 <HAL_UART_MspInit+0xdc>)
 8001124:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001128:	4a1f      	ldr	r2, [pc, #124]	@ (80011a8 <HAL_UART_MspInit+0xdc>)
 800112a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800112e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001132:	4b1d      	ldr	r3, [pc, #116]	@ (80011a8 <HAL_UART_MspInit+0xdc>)
 8001134:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001138:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800113c:	60fb      	str	r3, [r7, #12]
 800113e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001140:	4b19      	ldr	r3, [pc, #100]	@ (80011a8 <HAL_UART_MspInit+0xdc>)
 8001142:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001146:	4a18      	ldr	r2, [pc, #96]	@ (80011a8 <HAL_UART_MspInit+0xdc>)
 8001148:	f043 0308 	orr.w	r3, r3, #8
 800114c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001150:	4b15      	ldr	r3, [pc, #84]	@ (80011a8 <HAL_UART_MspInit+0xdc>)
 8001152:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001156:	f003 0308 	and.w	r3, r3, #8
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800115e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001162:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001166:	2302      	movs	r3, #2
 8001168:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001172:	2300      	movs	r3, #0
 8001174:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001178:	2307      	movs	r3, #7
 800117a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800117e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001182:	4619      	mov	r1, r3
 8001184:	4809      	ldr	r0, [pc, #36]	@ (80011ac <HAL_UART_MspInit+0xe0>)
 8001186:	f003 fa4f 	bl	8004628 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800118a:	2200      	movs	r2, #0
 800118c:	2100      	movs	r1, #0
 800118e:	2027      	movs	r0, #39	@ 0x27
 8001190:	f000 fb65 	bl	800185e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001194:	2027      	movs	r0, #39	@ 0x27
 8001196:	f000 fb7c 	bl	8001892 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800119a:	bf00      	nop
 800119c:	37e0      	adds	r7, #224	@ 0xe0
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40004800 	.word	0x40004800
 80011a8:	58024400 	.word	0x58024400
 80011ac:	58020c00 	.word	0x58020c00

080011b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011b4:	bf00      	nop
 80011b6:	e7fd      	b.n	80011b4 <NMI_Handler+0x4>

080011b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011bc:	bf00      	nop
 80011be:	e7fd      	b.n	80011bc <HardFault_Handler+0x4>

080011c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011c4:	bf00      	nop
 80011c6:	e7fd      	b.n	80011c4 <MemManage_Handler+0x4>

080011c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011cc:	bf00      	nop
 80011ce:	e7fd      	b.n	80011cc <BusFault_Handler+0x4>

080011d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011d4:	bf00      	nop
 80011d6:	e7fd      	b.n	80011d4 <UsageFault_Handler+0x4>

080011d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011dc:	bf00      	nop
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr

080011e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011e6:	b480      	push	{r7}
 80011e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011ea:	bf00      	nop
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr

080011f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr

08001202 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001202:	b580      	push	{r7, lr}
 8001204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001206:	f000 fa2f 	bl	8001668 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
	...

08001210 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001214:	4802      	ldr	r0, [pc, #8]	@ (8001220 <DMA1_Stream0_IRQHandler+0x10>)
 8001216:	f001 fef5 	bl	8003004 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	240000d4 	.word	0x240000d4

08001224 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2);
 8001228:	4802      	ldr	r0, [pc, #8]	@ (8001234 <DMA1_Stream1_IRQHandler+0x10>)
 800122a:	f001 feeb 	bl	8003004 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	2400014c 	.word	0x2400014c

08001238 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 800123c:	4802      	ldr	r0, [pc, #8]	@ (8001248 <DMA1_Stream2_IRQHandler+0x10>)
 800123e:	f001 fee1 	bl	8003004 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	240001c4 	.word	0x240001c4

0800124c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch4);
 8001250:	4802      	ldr	r0, [pc, #8]	@ (800125c <DMA1_Stream3_IRQHandler+0x10>)
 8001252:	f001 fed7 	bl	8003004 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	2400023c 	.word	0x2400023c

08001260 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001264:	4802      	ldr	r0, [pc, #8]	@ (8001270 <TIM2_IRQHandler+0x10>)
 8001266:	f006 fc01 	bl	8007a6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	24000088 	.word	0x24000088

08001274 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001278:	4802      	ldr	r0, [pc, #8]	@ (8001284 <USART3_IRQHandler+0x10>)
 800127a:	f007 fbe5 	bl	8008a48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	240002b4 	.word	0x240002b4

08001288 <DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX1 overrun interrupt.
  */
void DMAMUX1_OVR_IRQHandler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0

  /* USER CODE END DMAMUX1_OVR_IRQn 0 */
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMAMUX1_OVR_IRQn 1 */
}
 800128c:	bf00      	nop
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001296:	b580      	push	{r7, lr}
 8001298:	b086      	sub	sp, #24
 800129a:	af00      	add	r7, sp, #0
 800129c:	60f8      	str	r0, [r7, #12]
 800129e:	60b9      	str	r1, [r7, #8]
 80012a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]
 80012a6:	e00a      	b.n	80012be <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012a8:	f3af 8000 	nop.w
 80012ac:	4601      	mov	r1, r0
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	1c5a      	adds	r2, r3, #1
 80012b2:	60ba      	str	r2, [r7, #8]
 80012b4:	b2ca      	uxtb	r2, r1
 80012b6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	3301      	adds	r3, #1
 80012bc:	617b      	str	r3, [r7, #20]
 80012be:	697a      	ldr	r2, [r7, #20]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	dbf0      	blt.n	80012a8 <_read+0x12>
  }

  return len;
 80012c6:	687b      	ldr	r3, [r7, #4]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3718      	adds	r7, #24
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012dc:	2300      	movs	r3, #0
 80012de:	617b      	str	r3, [r7, #20]
 80012e0:	e009      	b.n	80012f6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	1c5a      	adds	r2, r3, #1
 80012e6:	60ba      	str	r2, [r7, #8]
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff fd52 	bl	8000d94 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	3301      	adds	r3, #1
 80012f4:	617b      	str	r3, [r7, #20]
 80012f6:	697a      	ldr	r2, [r7, #20]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	dbf1      	blt.n	80012e2 <_write+0x12>
  }
  return len;
 80012fe:	687b      	ldr	r3, [r7, #4]
}
 8001300:	4618      	mov	r0, r3
 8001302:	3718      	adds	r7, #24
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <_close>:

int _close(int file)
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001310:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001314:	4618      	mov	r0, r3
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001330:	605a      	str	r2, [r3, #4]
  return 0;
 8001332:	2300      	movs	r3, #0
}
 8001334:	4618      	mov	r0, r3
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <_isatty>:

int _isatty(int file)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001348:	2301      	movs	r3, #1
}
 800134a:	4618      	mov	r0, r3
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001356:	b480      	push	{r7}
 8001358:	b085      	sub	sp, #20
 800135a:	af00      	add	r7, sp, #0
 800135c:	60f8      	str	r0, [r7, #12]
 800135e:	60b9      	str	r1, [r7, #8]
 8001360:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001362:	2300      	movs	r3, #0
}
 8001364:	4618      	mov	r0, r3
 8001366:	3714      	adds	r7, #20
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001378:	4a14      	ldr	r2, [pc, #80]	@ (80013cc <_sbrk+0x5c>)
 800137a:	4b15      	ldr	r3, [pc, #84]	@ (80013d0 <_sbrk+0x60>)
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001384:	4b13      	ldr	r3, [pc, #76]	@ (80013d4 <_sbrk+0x64>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d102      	bne.n	8001392 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800138c:	4b11      	ldr	r3, [pc, #68]	@ (80013d4 <_sbrk+0x64>)
 800138e:	4a12      	ldr	r2, [pc, #72]	@ (80013d8 <_sbrk+0x68>)
 8001390:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001392:	4b10      	ldr	r3, [pc, #64]	@ (80013d4 <_sbrk+0x64>)
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4413      	add	r3, r2
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	429a      	cmp	r2, r3
 800139e:	d207      	bcs.n	80013b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013a0:	f009 fb8a 	bl	800aab8 <__errno>
 80013a4:	4603      	mov	r3, r0
 80013a6:	220c      	movs	r2, #12
 80013a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013aa:	f04f 33ff 	mov.w	r3, #4294967295
 80013ae:	e009      	b.n	80013c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013b0:	4b08      	ldr	r3, [pc, #32]	@ (80013d4 <_sbrk+0x64>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013b6:	4b07      	ldr	r3, [pc, #28]	@ (80013d4 <_sbrk+0x64>)
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4413      	add	r3, r2
 80013be:	4a05      	ldr	r2, [pc, #20]	@ (80013d4 <_sbrk+0x64>)
 80013c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013c2:	68fb      	ldr	r3, [r7, #12]
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3718      	adds	r7, #24
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	24050000 	.word	0x24050000
 80013d0:	00000400 	.word	0x00000400
 80013d4:	2400075c 	.word	0x2400075c
 80013d8:	240008b0 	.word	0x240008b0

080013dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80013e0:	4b3e      	ldr	r3, [pc, #248]	@ (80014dc <SystemInit+0x100>)
 80013e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013e6:	4a3d      	ldr	r2, [pc, #244]	@ (80014dc <SystemInit+0x100>)
 80013e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80013f0:	4b3b      	ldr	r3, [pc, #236]	@ (80014e0 <SystemInit+0x104>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 030f 	and.w	r3, r3, #15
 80013f8:	2b06      	cmp	r3, #6
 80013fa:	d807      	bhi.n	800140c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80013fc:	4b38      	ldr	r3, [pc, #224]	@ (80014e0 <SystemInit+0x104>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f023 030f 	bic.w	r3, r3, #15
 8001404:	4a36      	ldr	r2, [pc, #216]	@ (80014e0 <SystemInit+0x104>)
 8001406:	f043 0307 	orr.w	r3, r3, #7
 800140a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800140c:	4b35      	ldr	r3, [pc, #212]	@ (80014e4 <SystemInit+0x108>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a34      	ldr	r2, [pc, #208]	@ (80014e4 <SystemInit+0x108>)
 8001412:	f043 0301 	orr.w	r3, r3, #1
 8001416:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001418:	4b32      	ldr	r3, [pc, #200]	@ (80014e4 <SystemInit+0x108>)
 800141a:	2200      	movs	r2, #0
 800141c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800141e:	4b31      	ldr	r3, [pc, #196]	@ (80014e4 <SystemInit+0x108>)
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	4930      	ldr	r1, [pc, #192]	@ (80014e4 <SystemInit+0x108>)
 8001424:	4b30      	ldr	r3, [pc, #192]	@ (80014e8 <SystemInit+0x10c>)
 8001426:	4013      	ands	r3, r2
 8001428:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800142a:	4b2d      	ldr	r3, [pc, #180]	@ (80014e0 <SystemInit+0x104>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 0308 	and.w	r3, r3, #8
 8001432:	2b00      	cmp	r3, #0
 8001434:	d007      	beq.n	8001446 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001436:	4b2a      	ldr	r3, [pc, #168]	@ (80014e0 <SystemInit+0x104>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f023 030f 	bic.w	r3, r3, #15
 800143e:	4a28      	ldr	r2, [pc, #160]	@ (80014e0 <SystemInit+0x104>)
 8001440:	f043 0307 	orr.w	r3, r3, #7
 8001444:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001446:	4b27      	ldr	r3, [pc, #156]	@ (80014e4 <SystemInit+0x108>)
 8001448:	2200      	movs	r2, #0
 800144a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800144c:	4b25      	ldr	r3, [pc, #148]	@ (80014e4 <SystemInit+0x108>)
 800144e:	2200      	movs	r2, #0
 8001450:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001452:	4b24      	ldr	r3, [pc, #144]	@ (80014e4 <SystemInit+0x108>)
 8001454:	2200      	movs	r2, #0
 8001456:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001458:	4b22      	ldr	r3, [pc, #136]	@ (80014e4 <SystemInit+0x108>)
 800145a:	4a24      	ldr	r2, [pc, #144]	@ (80014ec <SystemInit+0x110>)
 800145c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800145e:	4b21      	ldr	r3, [pc, #132]	@ (80014e4 <SystemInit+0x108>)
 8001460:	4a23      	ldr	r2, [pc, #140]	@ (80014f0 <SystemInit+0x114>)
 8001462:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001464:	4b1f      	ldr	r3, [pc, #124]	@ (80014e4 <SystemInit+0x108>)
 8001466:	4a23      	ldr	r2, [pc, #140]	@ (80014f4 <SystemInit+0x118>)
 8001468:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800146a:	4b1e      	ldr	r3, [pc, #120]	@ (80014e4 <SystemInit+0x108>)
 800146c:	2200      	movs	r2, #0
 800146e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001470:	4b1c      	ldr	r3, [pc, #112]	@ (80014e4 <SystemInit+0x108>)
 8001472:	4a20      	ldr	r2, [pc, #128]	@ (80014f4 <SystemInit+0x118>)
 8001474:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001476:	4b1b      	ldr	r3, [pc, #108]	@ (80014e4 <SystemInit+0x108>)
 8001478:	2200      	movs	r2, #0
 800147a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800147c:	4b19      	ldr	r3, [pc, #100]	@ (80014e4 <SystemInit+0x108>)
 800147e:	4a1d      	ldr	r2, [pc, #116]	@ (80014f4 <SystemInit+0x118>)
 8001480:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001482:	4b18      	ldr	r3, [pc, #96]	@ (80014e4 <SystemInit+0x108>)
 8001484:	2200      	movs	r2, #0
 8001486:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001488:	4b16      	ldr	r3, [pc, #88]	@ (80014e4 <SystemInit+0x108>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a15      	ldr	r2, [pc, #84]	@ (80014e4 <SystemInit+0x108>)
 800148e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001492:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001494:	4b13      	ldr	r3, [pc, #76]	@ (80014e4 <SystemInit+0x108>)
 8001496:	2200      	movs	r2, #0
 8001498:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800149a:	4b12      	ldr	r3, [pc, #72]	@ (80014e4 <SystemInit+0x108>)
 800149c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80014a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d113      	bne.n	80014d0 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80014a8:	4b0e      	ldr	r3, [pc, #56]	@ (80014e4 <SystemInit+0x108>)
 80014aa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80014ae:	4a0d      	ldr	r2, [pc, #52]	@ (80014e4 <SystemInit+0x108>)
 80014b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014b4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80014b8:	4b0f      	ldr	r3, [pc, #60]	@ (80014f8 <SystemInit+0x11c>)
 80014ba:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80014be:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80014c0:	4b08      	ldr	r3, [pc, #32]	@ (80014e4 <SystemInit+0x108>)
 80014c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80014c6:	4a07      	ldr	r2, [pc, #28]	@ (80014e4 <SystemInit+0x108>)
 80014c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80014cc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80014d0:	bf00      	nop
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	e000ed00 	.word	0xe000ed00
 80014e0:	52002000 	.word	0x52002000
 80014e4:	58024400 	.word	0x58024400
 80014e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80014ec:	02020200 	.word	0x02020200
 80014f0:	01ff0000 	.word	0x01ff0000
 80014f4:	01010280 	.word	0x01010280
 80014f8:	52004000 	.word	0x52004000

080014fc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001500:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <ExitRun0Mode+0x2c>)
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	4a08      	ldr	r2, [pc, #32]	@ (8001528 <ExitRun0Mode+0x2c>)
 8001506:	f043 0302 	orr.w	r3, r3, #2
 800150a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800150c:	bf00      	nop
 800150e:	4b06      	ldr	r3, [pc, #24]	@ (8001528 <ExitRun0Mode+0x2c>)
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d0f9      	beq.n	800150e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800151a:	bf00      	nop
 800151c:	bf00      	nop
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	58024800 	.word	0x58024800

0800152c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800152c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001568 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001530:	f7ff ffe4 	bl	80014fc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001534:	f7ff ff52 	bl	80013dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001538:	480c      	ldr	r0, [pc, #48]	@ (800156c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800153a:	490d      	ldr	r1, [pc, #52]	@ (8001570 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800153c:	4a0d      	ldr	r2, [pc, #52]	@ (8001574 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800153e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001540:	e002      	b.n	8001548 <LoopCopyDataInit>

08001542 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001542:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001544:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001546:	3304      	adds	r3, #4

08001548 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001548:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800154a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800154c:	d3f9      	bcc.n	8001542 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800154e:	4a0a      	ldr	r2, [pc, #40]	@ (8001578 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001550:	4c0a      	ldr	r4, [pc, #40]	@ (800157c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001552:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001554:	e001      	b.n	800155a <LoopFillZerobss>

08001556 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001556:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001558:	3204      	adds	r2, #4

0800155a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800155a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800155c:	d3fb      	bcc.n	8001556 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800155e:	f009 fab1 	bl	800aac4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001562:	f7ff f8bb 	bl	80006dc <main>
  bx  lr
 8001566:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001568:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800156c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001570:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 8001574:	0800b620 	.word	0x0800b620
  ldr r2, =_sbss
 8001578:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 800157c:	240008b0 	.word	0x240008b0

08001580 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001580:	e7fe      	b.n	8001580 <ADC3_IRQHandler>
	...

08001584 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800158a:	2003      	movs	r0, #3
 800158c:	f000 f95c 	bl	8001848 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001590:	f003 ffbc 	bl	800550c <HAL_RCC_GetSysClockFreq>
 8001594:	4602      	mov	r2, r0
 8001596:	4b15      	ldr	r3, [pc, #84]	@ (80015ec <HAL_Init+0x68>)
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	0a1b      	lsrs	r3, r3, #8
 800159c:	f003 030f 	and.w	r3, r3, #15
 80015a0:	4913      	ldr	r1, [pc, #76]	@ (80015f0 <HAL_Init+0x6c>)
 80015a2:	5ccb      	ldrb	r3, [r1, r3]
 80015a4:	f003 031f 	and.w	r3, r3, #31
 80015a8:	fa22 f303 	lsr.w	r3, r2, r3
 80015ac:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80015ae:	4b0f      	ldr	r3, [pc, #60]	@ (80015ec <HAL_Init+0x68>)
 80015b0:	699b      	ldr	r3, [r3, #24]
 80015b2:	f003 030f 	and.w	r3, r3, #15
 80015b6:	4a0e      	ldr	r2, [pc, #56]	@ (80015f0 <HAL_Init+0x6c>)
 80015b8:	5cd3      	ldrb	r3, [r2, r3]
 80015ba:	f003 031f 	and.w	r3, r3, #31
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	fa22 f303 	lsr.w	r3, r2, r3
 80015c4:	4a0b      	ldr	r2, [pc, #44]	@ (80015f4 <HAL_Init+0x70>)
 80015c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80015c8:	4a0b      	ldr	r2, [pc, #44]	@ (80015f8 <HAL_Init+0x74>)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015ce:	2000      	movs	r0, #0
 80015d0:	f000 f814 	bl	80015fc <HAL_InitTick>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e002      	b.n	80015e4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80015de:	f7ff fc1d 	bl	8000e1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015e2:	2300      	movs	r3, #0
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3708      	adds	r7, #8
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	58024400 	.word	0x58024400
 80015f0:	0800b59c 	.word	0x0800b59c
 80015f4:	24000004 	.word	0x24000004
 80015f8:	24000000 	.word	0x24000000

080015fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001604:	4b15      	ldr	r3, [pc, #84]	@ (800165c <HAL_InitTick+0x60>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d101      	bne.n	8001610 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800160c:	2301      	movs	r3, #1
 800160e:	e021      	b.n	8001654 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001610:	4b13      	ldr	r3, [pc, #76]	@ (8001660 <HAL_InitTick+0x64>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b11      	ldr	r3, [pc, #68]	@ (800165c <HAL_InitTick+0x60>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	4619      	mov	r1, r3
 800161a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800161e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001622:	fbb2 f3f3 	udiv	r3, r2, r3
 8001626:	4618      	mov	r0, r3
 8001628:	f000 f941 	bl	80018ae <HAL_SYSTICK_Config>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e00e      	b.n	8001654 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2b0f      	cmp	r3, #15
 800163a:	d80a      	bhi.n	8001652 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800163c:	2200      	movs	r2, #0
 800163e:	6879      	ldr	r1, [r7, #4]
 8001640:	f04f 30ff 	mov.w	r0, #4294967295
 8001644:	f000 f90b 	bl	800185e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001648:	4a06      	ldr	r2, [pc, #24]	@ (8001664 <HAL_InitTick+0x68>)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800164e:	2300      	movs	r3, #0
 8001650:	e000      	b.n	8001654 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
}
 8001654:	4618      	mov	r0, r3
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	2400000c 	.word	0x2400000c
 8001660:	24000000 	.word	0x24000000
 8001664:	24000008 	.word	0x24000008

08001668 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800166c:	4b06      	ldr	r3, [pc, #24]	@ (8001688 <HAL_IncTick+0x20>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	461a      	mov	r2, r3
 8001672:	4b06      	ldr	r3, [pc, #24]	@ (800168c <HAL_IncTick+0x24>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4413      	add	r3, r2
 8001678:	4a04      	ldr	r2, [pc, #16]	@ (800168c <HAL_IncTick+0x24>)
 800167a:	6013      	str	r3, [r2, #0]
}
 800167c:	bf00      	nop
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	2400000c 	.word	0x2400000c
 800168c:	24000760 	.word	0x24000760

08001690 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  return uwTick;
 8001694:	4b03      	ldr	r3, [pc, #12]	@ (80016a4 <HAL_GetTick+0x14>)
 8001696:	681b      	ldr	r3, [r3, #0]
}
 8001698:	4618      	mov	r0, r3
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	24000760 	.word	0x24000760

080016a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f003 0307 	and.w	r3, r3, #7
 80016b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016b8:	4b0b      	ldr	r3, [pc, #44]	@ (80016e8 <__NVIC_SetPriorityGrouping+0x40>)
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016be:	68ba      	ldr	r2, [r7, #8]
 80016c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016c4:	4013      	ands	r3, r2
 80016c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80016d0:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <__NVIC_SetPriorityGrouping+0x44>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016d6:	4a04      	ldr	r2, [pc, #16]	@ (80016e8 <__NVIC_SetPriorityGrouping+0x40>)
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	60d3      	str	r3, [r2, #12]
}
 80016dc:	bf00      	nop
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	e000ed00 	.word	0xe000ed00
 80016ec:	05fa0000 	.word	0x05fa0000

080016f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016f4:	4b04      	ldr	r3, [pc, #16]	@ (8001708 <__NVIC_GetPriorityGrouping+0x18>)
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	0a1b      	lsrs	r3, r3, #8
 80016fa:	f003 0307 	and.w	r3, r3, #7
}
 80016fe:	4618      	mov	r0, r3
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr
 8001708:	e000ed00 	.word	0xe000ed00

0800170c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	4603      	mov	r3, r0
 8001714:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001716:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800171a:	2b00      	cmp	r3, #0
 800171c:	db0b      	blt.n	8001736 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800171e:	88fb      	ldrh	r3, [r7, #6]
 8001720:	f003 021f 	and.w	r2, r3, #31
 8001724:	4907      	ldr	r1, [pc, #28]	@ (8001744 <__NVIC_EnableIRQ+0x38>)
 8001726:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800172a:	095b      	lsrs	r3, r3, #5
 800172c:	2001      	movs	r0, #1
 800172e:	fa00 f202 	lsl.w	r2, r0, r2
 8001732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	e000e100 	.word	0xe000e100

08001748 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	6039      	str	r1, [r7, #0]
 8001752:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001754:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001758:	2b00      	cmp	r3, #0
 800175a:	db0a      	blt.n	8001772 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	b2da      	uxtb	r2, r3
 8001760:	490c      	ldr	r1, [pc, #48]	@ (8001794 <__NVIC_SetPriority+0x4c>)
 8001762:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001766:	0112      	lsls	r2, r2, #4
 8001768:	b2d2      	uxtb	r2, r2
 800176a:	440b      	add	r3, r1
 800176c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001770:	e00a      	b.n	8001788 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	b2da      	uxtb	r2, r3
 8001776:	4908      	ldr	r1, [pc, #32]	@ (8001798 <__NVIC_SetPriority+0x50>)
 8001778:	88fb      	ldrh	r3, [r7, #6]
 800177a:	f003 030f 	and.w	r3, r3, #15
 800177e:	3b04      	subs	r3, #4
 8001780:	0112      	lsls	r2, r2, #4
 8001782:	b2d2      	uxtb	r2, r2
 8001784:	440b      	add	r3, r1
 8001786:	761a      	strb	r2, [r3, #24]
}
 8001788:	bf00      	nop
 800178a:	370c      	adds	r7, #12
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr
 8001794:	e000e100 	.word	0xe000e100
 8001798:	e000ed00 	.word	0xe000ed00

0800179c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800179c:	b480      	push	{r7}
 800179e:	b089      	sub	sp, #36	@ 0x24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	60b9      	str	r1, [r7, #8]
 80017a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	f003 0307 	and.w	r3, r3, #7
 80017ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	f1c3 0307 	rsb	r3, r3, #7
 80017b6:	2b04      	cmp	r3, #4
 80017b8:	bf28      	it	cs
 80017ba:	2304      	movcs	r3, #4
 80017bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	3304      	adds	r3, #4
 80017c2:	2b06      	cmp	r3, #6
 80017c4:	d902      	bls.n	80017cc <NVIC_EncodePriority+0x30>
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	3b03      	subs	r3, #3
 80017ca:	e000      	b.n	80017ce <NVIC_EncodePriority+0x32>
 80017cc:	2300      	movs	r3, #0
 80017ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d0:	f04f 32ff 	mov.w	r2, #4294967295
 80017d4:	69bb      	ldr	r3, [r7, #24]
 80017d6:	fa02 f303 	lsl.w	r3, r2, r3
 80017da:	43da      	mvns	r2, r3
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	401a      	ands	r2, r3
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017e4:	f04f 31ff 	mov.w	r1, #4294967295
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	fa01 f303 	lsl.w	r3, r1, r3
 80017ee:	43d9      	mvns	r1, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017f4:	4313      	orrs	r3, r2
         );
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3724      	adds	r7, #36	@ 0x24
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
	...

08001804 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	3b01      	subs	r3, #1
 8001810:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001814:	d301      	bcc.n	800181a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001816:	2301      	movs	r3, #1
 8001818:	e00f      	b.n	800183a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800181a:	4a0a      	ldr	r2, [pc, #40]	@ (8001844 <SysTick_Config+0x40>)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	3b01      	subs	r3, #1
 8001820:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001822:	210f      	movs	r1, #15
 8001824:	f04f 30ff 	mov.w	r0, #4294967295
 8001828:	f7ff ff8e 	bl	8001748 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800182c:	4b05      	ldr	r3, [pc, #20]	@ (8001844 <SysTick_Config+0x40>)
 800182e:	2200      	movs	r2, #0
 8001830:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001832:	4b04      	ldr	r3, [pc, #16]	@ (8001844 <SysTick_Config+0x40>)
 8001834:	2207      	movs	r2, #7
 8001836:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	e000e010 	.word	0xe000e010

08001848 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	f7ff ff29 	bl	80016a8 <__NVIC_SetPriorityGrouping>
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b086      	sub	sp, #24
 8001862:	af00      	add	r7, sp, #0
 8001864:	4603      	mov	r3, r0
 8001866:	60b9      	str	r1, [r7, #8]
 8001868:	607a      	str	r2, [r7, #4]
 800186a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800186c:	f7ff ff40 	bl	80016f0 <__NVIC_GetPriorityGrouping>
 8001870:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	68b9      	ldr	r1, [r7, #8]
 8001876:	6978      	ldr	r0, [r7, #20]
 8001878:	f7ff ff90 	bl	800179c <NVIC_EncodePriority>
 800187c:	4602      	mov	r2, r0
 800187e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001882:	4611      	mov	r1, r2
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff ff5f 	bl	8001748 <__NVIC_SetPriority>
}
 800188a:	bf00      	nop
 800188c:	3718      	adds	r7, #24
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}

08001892 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001892:	b580      	push	{r7, lr}
 8001894:	b082      	sub	sp, #8
 8001896:	af00      	add	r7, sp, #0
 8001898:	4603      	mov	r3, r0
 800189a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800189c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff ff33 	bl	800170c <__NVIC_EnableIRQ>
}
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	b082      	sub	sp, #8
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f7ff ffa4 	bl	8001804 <SysTick_Config>
 80018bc:	4603      	mov	r3, r0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
	...

080018c8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80018cc:	f3bf 8f5f 	dmb	sy
}
 80018d0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80018d2:	4b07      	ldr	r3, [pc, #28]	@ (80018f0 <HAL_MPU_Disable+0x28>)
 80018d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018d6:	4a06      	ldr	r2, [pc, #24]	@ (80018f0 <HAL_MPU_Disable+0x28>)
 80018d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018dc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80018de:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <HAL_MPU_Disable+0x2c>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	605a      	str	r2, [r3, #4]
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	e000ed00 	.word	0xe000ed00
 80018f4:	e000ed90 	.word	0xe000ed90

080018f8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001900:	4a0b      	ldr	r2, [pc, #44]	@ (8001930 <HAL_MPU_Enable+0x38>)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800190a:	4b0a      	ldr	r3, [pc, #40]	@ (8001934 <HAL_MPU_Enable+0x3c>)
 800190c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800190e:	4a09      	ldr	r2, [pc, #36]	@ (8001934 <HAL_MPU_Enable+0x3c>)
 8001910:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001914:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001916:	f3bf 8f4f 	dsb	sy
}
 800191a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800191c:	f3bf 8f6f 	isb	sy
}
 8001920:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001922:	bf00      	nop
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	e000ed90 	.word	0xe000ed90
 8001934:	e000ed00 	.word	0xe000ed00

08001938 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	785a      	ldrb	r2, [r3, #1]
 8001944:	4b1b      	ldr	r3, [pc, #108]	@ (80019b4 <HAL_MPU_ConfigRegion+0x7c>)
 8001946:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001948:	4b1a      	ldr	r3, [pc, #104]	@ (80019b4 <HAL_MPU_ConfigRegion+0x7c>)
 800194a:	691b      	ldr	r3, [r3, #16]
 800194c:	4a19      	ldr	r2, [pc, #100]	@ (80019b4 <HAL_MPU_ConfigRegion+0x7c>)
 800194e:	f023 0301 	bic.w	r3, r3, #1
 8001952:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001954:	4a17      	ldr	r2, [pc, #92]	@ (80019b4 <HAL_MPU_ConfigRegion+0x7c>)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	7b1b      	ldrb	r3, [r3, #12]
 8001960:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	7adb      	ldrb	r3, [r3, #11]
 8001966:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001968:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	7a9b      	ldrb	r3, [r3, #10]
 800196e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001970:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	7b5b      	ldrb	r3, [r3, #13]
 8001976:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001978:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	7b9b      	ldrb	r3, [r3, #14]
 800197e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001980:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	7bdb      	ldrb	r3, [r3, #15]
 8001986:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001988:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	7a5b      	ldrb	r3, [r3, #9]
 800198e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001990:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	7a1b      	ldrb	r3, [r3, #8]
 8001996:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001998:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	7812      	ldrb	r2, [r2, #0]
 800199e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80019a0:	4a04      	ldr	r2, [pc, #16]	@ (80019b4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80019a2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80019a4:	6113      	str	r3, [r2, #16]
}
 80019a6:	bf00      	nop
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	e000ed90 	.word	0xe000ed90

080019b8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b086      	sub	sp, #24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80019c0:	f7ff fe66 	bl	8001690 <HAL_GetTick>
 80019c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d101      	bne.n	80019d0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e312      	b.n	8001ff6 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a66      	ldr	r2, [pc, #408]	@ (8001b70 <HAL_DMA_Init+0x1b8>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d04a      	beq.n	8001a70 <HAL_DMA_Init+0xb8>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a65      	ldr	r2, [pc, #404]	@ (8001b74 <HAL_DMA_Init+0x1bc>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d045      	beq.n	8001a70 <HAL_DMA_Init+0xb8>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a63      	ldr	r2, [pc, #396]	@ (8001b78 <HAL_DMA_Init+0x1c0>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d040      	beq.n	8001a70 <HAL_DMA_Init+0xb8>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a62      	ldr	r2, [pc, #392]	@ (8001b7c <HAL_DMA_Init+0x1c4>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d03b      	beq.n	8001a70 <HAL_DMA_Init+0xb8>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a60      	ldr	r2, [pc, #384]	@ (8001b80 <HAL_DMA_Init+0x1c8>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d036      	beq.n	8001a70 <HAL_DMA_Init+0xb8>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a5f      	ldr	r2, [pc, #380]	@ (8001b84 <HAL_DMA_Init+0x1cc>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d031      	beq.n	8001a70 <HAL_DMA_Init+0xb8>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a5d      	ldr	r2, [pc, #372]	@ (8001b88 <HAL_DMA_Init+0x1d0>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d02c      	beq.n	8001a70 <HAL_DMA_Init+0xb8>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a5c      	ldr	r2, [pc, #368]	@ (8001b8c <HAL_DMA_Init+0x1d4>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d027      	beq.n	8001a70 <HAL_DMA_Init+0xb8>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a5a      	ldr	r2, [pc, #360]	@ (8001b90 <HAL_DMA_Init+0x1d8>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d022      	beq.n	8001a70 <HAL_DMA_Init+0xb8>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a59      	ldr	r2, [pc, #356]	@ (8001b94 <HAL_DMA_Init+0x1dc>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d01d      	beq.n	8001a70 <HAL_DMA_Init+0xb8>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a57      	ldr	r2, [pc, #348]	@ (8001b98 <HAL_DMA_Init+0x1e0>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d018      	beq.n	8001a70 <HAL_DMA_Init+0xb8>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a56      	ldr	r2, [pc, #344]	@ (8001b9c <HAL_DMA_Init+0x1e4>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d013      	beq.n	8001a70 <HAL_DMA_Init+0xb8>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a54      	ldr	r2, [pc, #336]	@ (8001ba0 <HAL_DMA_Init+0x1e8>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d00e      	beq.n	8001a70 <HAL_DMA_Init+0xb8>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a53      	ldr	r2, [pc, #332]	@ (8001ba4 <HAL_DMA_Init+0x1ec>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d009      	beq.n	8001a70 <HAL_DMA_Init+0xb8>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a51      	ldr	r2, [pc, #324]	@ (8001ba8 <HAL_DMA_Init+0x1f0>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d004      	beq.n	8001a70 <HAL_DMA_Init+0xb8>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a50      	ldr	r2, [pc, #320]	@ (8001bac <HAL_DMA_Init+0x1f4>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d101      	bne.n	8001a74 <HAL_DMA_Init+0xbc>
 8001a70:	2301      	movs	r3, #1
 8001a72:	e000      	b.n	8001a76 <HAL_DMA_Init+0xbe>
 8001a74:	2300      	movs	r3, #0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	f000 813c 	beq.w	8001cf4 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2202      	movs	r2, #2
 8001a80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a37      	ldr	r2, [pc, #220]	@ (8001b70 <HAL_DMA_Init+0x1b8>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d04a      	beq.n	8001b2c <HAL_DMA_Init+0x174>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a36      	ldr	r2, [pc, #216]	@ (8001b74 <HAL_DMA_Init+0x1bc>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d045      	beq.n	8001b2c <HAL_DMA_Init+0x174>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a34      	ldr	r2, [pc, #208]	@ (8001b78 <HAL_DMA_Init+0x1c0>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d040      	beq.n	8001b2c <HAL_DMA_Init+0x174>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a33      	ldr	r2, [pc, #204]	@ (8001b7c <HAL_DMA_Init+0x1c4>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d03b      	beq.n	8001b2c <HAL_DMA_Init+0x174>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a31      	ldr	r2, [pc, #196]	@ (8001b80 <HAL_DMA_Init+0x1c8>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d036      	beq.n	8001b2c <HAL_DMA_Init+0x174>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a30      	ldr	r2, [pc, #192]	@ (8001b84 <HAL_DMA_Init+0x1cc>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d031      	beq.n	8001b2c <HAL_DMA_Init+0x174>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a2e      	ldr	r2, [pc, #184]	@ (8001b88 <HAL_DMA_Init+0x1d0>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d02c      	beq.n	8001b2c <HAL_DMA_Init+0x174>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a2d      	ldr	r2, [pc, #180]	@ (8001b8c <HAL_DMA_Init+0x1d4>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d027      	beq.n	8001b2c <HAL_DMA_Init+0x174>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a2b      	ldr	r2, [pc, #172]	@ (8001b90 <HAL_DMA_Init+0x1d8>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d022      	beq.n	8001b2c <HAL_DMA_Init+0x174>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a2a      	ldr	r2, [pc, #168]	@ (8001b94 <HAL_DMA_Init+0x1dc>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d01d      	beq.n	8001b2c <HAL_DMA_Init+0x174>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a28      	ldr	r2, [pc, #160]	@ (8001b98 <HAL_DMA_Init+0x1e0>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d018      	beq.n	8001b2c <HAL_DMA_Init+0x174>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a27      	ldr	r2, [pc, #156]	@ (8001b9c <HAL_DMA_Init+0x1e4>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d013      	beq.n	8001b2c <HAL_DMA_Init+0x174>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a25      	ldr	r2, [pc, #148]	@ (8001ba0 <HAL_DMA_Init+0x1e8>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d00e      	beq.n	8001b2c <HAL_DMA_Init+0x174>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a24      	ldr	r2, [pc, #144]	@ (8001ba4 <HAL_DMA_Init+0x1ec>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d009      	beq.n	8001b2c <HAL_DMA_Init+0x174>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a22      	ldr	r2, [pc, #136]	@ (8001ba8 <HAL_DMA_Init+0x1f0>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d004      	beq.n	8001b2c <HAL_DMA_Init+0x174>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a21      	ldr	r2, [pc, #132]	@ (8001bac <HAL_DMA_Init+0x1f4>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d108      	bne.n	8001b3e <HAL_DMA_Init+0x186>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f022 0201 	bic.w	r2, r2, #1
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	e007      	b.n	8001b4e <HAL_DMA_Init+0x196>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f022 0201 	bic.w	r2, r2, #1
 8001b4c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001b4e:	e02f      	b.n	8001bb0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b50:	f7ff fd9e 	bl	8001690 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	2b05      	cmp	r3, #5
 8001b5c:	d928      	bls.n	8001bb0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2220      	movs	r2, #32
 8001b62:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2203      	movs	r2, #3
 8001b68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e242      	b.n	8001ff6 <HAL_DMA_Init+0x63e>
 8001b70:	40020010 	.word	0x40020010
 8001b74:	40020028 	.word	0x40020028
 8001b78:	40020040 	.word	0x40020040
 8001b7c:	40020058 	.word	0x40020058
 8001b80:	40020070 	.word	0x40020070
 8001b84:	40020088 	.word	0x40020088
 8001b88:	400200a0 	.word	0x400200a0
 8001b8c:	400200b8 	.word	0x400200b8
 8001b90:	40020410 	.word	0x40020410
 8001b94:	40020428 	.word	0x40020428
 8001b98:	40020440 	.word	0x40020440
 8001b9c:	40020458 	.word	0x40020458
 8001ba0:	40020470 	.word	0x40020470
 8001ba4:	40020488 	.word	0x40020488
 8001ba8:	400204a0 	.word	0x400204a0
 8001bac:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d1c8      	bne.n	8001b50 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001bc6:	697a      	ldr	r2, [r7, #20]
 8001bc8:	4b83      	ldr	r3, [pc, #524]	@ (8001dd8 <HAL_DMA_Init+0x420>)
 8001bca:	4013      	ands	r3, r2
 8001bcc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001bd6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	691b      	ldr	r3, [r3, #16]
 8001bdc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001be2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bee:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001bf6:	697a      	ldr	r2, [r7, #20]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c00:	2b04      	cmp	r3, #4
 8001c02:	d107      	bne.n	8001c14 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	697a      	ldr	r2, [r7, #20]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	2b28      	cmp	r3, #40	@ 0x28
 8001c1a:	d903      	bls.n	8001c24 <HAL_DMA_Init+0x26c>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	2b2e      	cmp	r3, #46	@ 0x2e
 8001c22:	d91f      	bls.n	8001c64 <HAL_DMA_Init+0x2ac>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	2b3e      	cmp	r3, #62	@ 0x3e
 8001c2a:	d903      	bls.n	8001c34 <HAL_DMA_Init+0x27c>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	2b42      	cmp	r3, #66	@ 0x42
 8001c32:	d917      	bls.n	8001c64 <HAL_DMA_Init+0x2ac>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	2b46      	cmp	r3, #70	@ 0x46
 8001c3a:	d903      	bls.n	8001c44 <HAL_DMA_Init+0x28c>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	2b48      	cmp	r3, #72	@ 0x48
 8001c42:	d90f      	bls.n	8001c64 <HAL_DMA_Init+0x2ac>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	2b4e      	cmp	r3, #78	@ 0x4e
 8001c4a:	d903      	bls.n	8001c54 <HAL_DMA_Init+0x29c>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	2b52      	cmp	r3, #82	@ 0x52
 8001c52:	d907      	bls.n	8001c64 <HAL_DMA_Init+0x2ac>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	2b73      	cmp	r3, #115	@ 0x73
 8001c5a:	d905      	bls.n	8001c68 <HAL_DMA_Init+0x2b0>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	2b77      	cmp	r3, #119	@ 0x77
 8001c62:	d801      	bhi.n	8001c68 <HAL_DMA_Init+0x2b0>
 8001c64:	2301      	movs	r3, #1
 8001c66:	e000      	b.n	8001c6a <HAL_DMA_Init+0x2b2>
 8001c68:	2300      	movs	r3, #0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d003      	beq.n	8001c76 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c74:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	697a      	ldr	r2, [r7, #20]
 8001c7c:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	695b      	ldr	r3, [r3, #20]
 8001c84:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	f023 0307 	bic.w	r3, r3, #7
 8001c8c:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c92:	697a      	ldr	r2, [r7, #20]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9c:	2b04      	cmp	r3, #4
 8001c9e:	d117      	bne.n	8001cd0 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ca4:	697a      	ldr	r2, [r7, #20]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d00e      	beq.n	8001cd0 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f002 fb2e 	bl	8004314 <DMA_CheckFifoParam>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d008      	beq.n	8001cd0 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2240      	movs	r2, #64	@ 0x40
 8001cc2:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e192      	b.n	8001ff6 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	697a      	ldr	r2, [r7, #20]
 8001cd6:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f002 fa69 	bl	80041b0 <DMA_CalcBaseAndBitshift>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ce6:	f003 031f 	and.w	r3, r3, #31
 8001cea:	223f      	movs	r2, #63	@ 0x3f
 8001cec:	409a      	lsls	r2, r3
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	609a      	str	r2, [r3, #8]
 8001cf2:	e0c8      	b.n	8001e86 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a38      	ldr	r2, [pc, #224]	@ (8001ddc <HAL_DMA_Init+0x424>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d022      	beq.n	8001d44 <HAL_DMA_Init+0x38c>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a37      	ldr	r2, [pc, #220]	@ (8001de0 <HAL_DMA_Init+0x428>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d01d      	beq.n	8001d44 <HAL_DMA_Init+0x38c>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a35      	ldr	r2, [pc, #212]	@ (8001de4 <HAL_DMA_Init+0x42c>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d018      	beq.n	8001d44 <HAL_DMA_Init+0x38c>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a34      	ldr	r2, [pc, #208]	@ (8001de8 <HAL_DMA_Init+0x430>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d013      	beq.n	8001d44 <HAL_DMA_Init+0x38c>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a32      	ldr	r2, [pc, #200]	@ (8001dec <HAL_DMA_Init+0x434>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d00e      	beq.n	8001d44 <HAL_DMA_Init+0x38c>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a31      	ldr	r2, [pc, #196]	@ (8001df0 <HAL_DMA_Init+0x438>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d009      	beq.n	8001d44 <HAL_DMA_Init+0x38c>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a2f      	ldr	r2, [pc, #188]	@ (8001df4 <HAL_DMA_Init+0x43c>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d004      	beq.n	8001d44 <HAL_DMA_Init+0x38c>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a2e      	ldr	r2, [pc, #184]	@ (8001df8 <HAL_DMA_Init+0x440>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d101      	bne.n	8001d48 <HAL_DMA_Init+0x390>
 8001d44:	2301      	movs	r3, #1
 8001d46:	e000      	b.n	8001d4a <HAL_DMA_Init+0x392>
 8001d48:	2300      	movs	r3, #0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	f000 8092 	beq.w	8001e74 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a21      	ldr	r2, [pc, #132]	@ (8001ddc <HAL_DMA_Init+0x424>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d021      	beq.n	8001d9e <HAL_DMA_Init+0x3e6>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a20      	ldr	r2, [pc, #128]	@ (8001de0 <HAL_DMA_Init+0x428>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d01c      	beq.n	8001d9e <HAL_DMA_Init+0x3e6>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a1e      	ldr	r2, [pc, #120]	@ (8001de4 <HAL_DMA_Init+0x42c>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d017      	beq.n	8001d9e <HAL_DMA_Init+0x3e6>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a1d      	ldr	r2, [pc, #116]	@ (8001de8 <HAL_DMA_Init+0x430>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d012      	beq.n	8001d9e <HAL_DMA_Init+0x3e6>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8001dec <HAL_DMA_Init+0x434>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d00d      	beq.n	8001d9e <HAL_DMA_Init+0x3e6>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a1a      	ldr	r2, [pc, #104]	@ (8001df0 <HAL_DMA_Init+0x438>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d008      	beq.n	8001d9e <HAL_DMA_Init+0x3e6>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a18      	ldr	r2, [pc, #96]	@ (8001df4 <HAL_DMA_Init+0x43c>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d003      	beq.n	8001d9e <HAL_DMA_Init+0x3e6>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a17      	ldr	r2, [pc, #92]	@ (8001df8 <HAL_DMA_Init+0x440>)
 8001d9c:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2202      	movs	r2, #2
 8001da2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001db6:	697a      	ldr	r2, [r7, #20]
 8001db8:	4b10      	ldr	r3, [pc, #64]	@ (8001dfc <HAL_DMA_Init+0x444>)
 8001dba:	4013      	ands	r3, r2
 8001dbc:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	2b40      	cmp	r3, #64	@ 0x40
 8001dc4:	d01c      	beq.n	8001e00 <HAL_DMA_Init+0x448>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	2b80      	cmp	r3, #128	@ 0x80
 8001dcc:	d102      	bne.n	8001dd4 <HAL_DMA_Init+0x41c>
 8001dce:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001dd2:	e016      	b.n	8001e02 <HAL_DMA_Init+0x44a>
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	e014      	b.n	8001e02 <HAL_DMA_Init+0x44a>
 8001dd8:	fe10803f 	.word	0xfe10803f
 8001ddc:	58025408 	.word	0x58025408
 8001de0:	5802541c 	.word	0x5802541c
 8001de4:	58025430 	.word	0x58025430
 8001de8:	58025444 	.word	0x58025444
 8001dec:	58025458 	.word	0x58025458
 8001df0:	5802546c 	.word	0x5802546c
 8001df4:	58025480 	.word	0x58025480
 8001df8:	58025494 	.word	0x58025494
 8001dfc:	fffe000f 	.word	0xfffe000f
 8001e00:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	68d2      	ldr	r2, [r2, #12]
 8001e06:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001e08:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	691b      	ldr	r3, [r3, #16]
 8001e0e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001e10:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	695b      	ldr	r3, [r3, #20]
 8001e16:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001e18:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	699b      	ldr	r3, [r3, #24]
 8001e1e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001e20:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001e28:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a1b      	ldr	r3, [r3, #32]
 8001e2e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001e30:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001e32:	697a      	ldr	r2, [r7, #20]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	697a      	ldr	r2, [r7, #20]
 8001e3e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	461a      	mov	r2, r3
 8001e46:	4b6e      	ldr	r3, [pc, #440]	@ (8002000 <HAL_DMA_Init+0x648>)
 8001e48:	4413      	add	r3, r2
 8001e4a:	4a6e      	ldr	r2, [pc, #440]	@ (8002004 <HAL_DMA_Init+0x64c>)
 8001e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e50:	091b      	lsrs	r3, r3, #4
 8001e52:	009a      	lsls	r2, r3, #2
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f002 f9a9 	bl	80041b0 <DMA_CalcBaseAndBitshift>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e66:	f003 031f 	and.w	r3, r3, #31
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	409a      	lsls	r2, r3
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	605a      	str	r2, [r3, #4]
 8001e72:	e008      	b.n	8001e86 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2240      	movs	r2, #64	@ 0x40
 8001e78:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2203      	movs	r2, #3
 8001e7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e0b7      	b.n	8001ff6 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a5f      	ldr	r2, [pc, #380]	@ (8002008 <HAL_DMA_Init+0x650>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d072      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a5d      	ldr	r2, [pc, #372]	@ (800200c <HAL_DMA_Init+0x654>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d06d      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a5c      	ldr	r2, [pc, #368]	@ (8002010 <HAL_DMA_Init+0x658>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d068      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a5a      	ldr	r2, [pc, #360]	@ (8002014 <HAL_DMA_Init+0x65c>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d063      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a59      	ldr	r2, [pc, #356]	@ (8002018 <HAL_DMA_Init+0x660>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d05e      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a57      	ldr	r2, [pc, #348]	@ (800201c <HAL_DMA_Init+0x664>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d059      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a56      	ldr	r2, [pc, #344]	@ (8002020 <HAL_DMA_Init+0x668>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d054      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a54      	ldr	r2, [pc, #336]	@ (8002024 <HAL_DMA_Init+0x66c>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d04f      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a53      	ldr	r2, [pc, #332]	@ (8002028 <HAL_DMA_Init+0x670>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d04a      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a51      	ldr	r2, [pc, #324]	@ (800202c <HAL_DMA_Init+0x674>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d045      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a50      	ldr	r2, [pc, #320]	@ (8002030 <HAL_DMA_Init+0x678>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d040      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a4e      	ldr	r2, [pc, #312]	@ (8002034 <HAL_DMA_Init+0x67c>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d03b      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a4d      	ldr	r2, [pc, #308]	@ (8002038 <HAL_DMA_Init+0x680>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d036      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a4b      	ldr	r2, [pc, #300]	@ (800203c <HAL_DMA_Init+0x684>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d031      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a4a      	ldr	r2, [pc, #296]	@ (8002040 <HAL_DMA_Init+0x688>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d02c      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a48      	ldr	r2, [pc, #288]	@ (8002044 <HAL_DMA_Init+0x68c>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d027      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a47      	ldr	r2, [pc, #284]	@ (8002048 <HAL_DMA_Init+0x690>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d022      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a45      	ldr	r2, [pc, #276]	@ (800204c <HAL_DMA_Init+0x694>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d01d      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a44      	ldr	r2, [pc, #272]	@ (8002050 <HAL_DMA_Init+0x698>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d018      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a42      	ldr	r2, [pc, #264]	@ (8002054 <HAL_DMA_Init+0x69c>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d013      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a41      	ldr	r2, [pc, #260]	@ (8002058 <HAL_DMA_Init+0x6a0>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d00e      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a3f      	ldr	r2, [pc, #252]	@ (800205c <HAL_DMA_Init+0x6a4>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d009      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a3e      	ldr	r2, [pc, #248]	@ (8002060 <HAL_DMA_Init+0x6a8>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d004      	beq.n	8001f76 <HAL_DMA_Init+0x5be>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a3c      	ldr	r2, [pc, #240]	@ (8002064 <HAL_DMA_Init+0x6ac>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d101      	bne.n	8001f7a <HAL_DMA_Init+0x5c2>
 8001f76:	2301      	movs	r3, #1
 8001f78:	e000      	b.n	8001f7c <HAL_DMA_Init+0x5c4>
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d032      	beq.n	8001fe6 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f002 fa43 	bl	800440c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	2b80      	cmp	r3, #128	@ 0x80
 8001f8c:	d102      	bne.n	8001f94 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2200      	movs	r2, #0
 8001f92:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	685a      	ldr	r2, [r3, #4]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f9c:	b2d2      	uxtb	r2, r2
 8001f9e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001fa8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d010      	beq.n	8001fd4 <HAL_DMA_Init+0x61c>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	2b08      	cmp	r3, #8
 8001fb8:	d80c      	bhi.n	8001fd4 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f002 fac0 	bl	8004540 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	e008      	b.n	8001fe6 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3718      	adds	r7, #24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	a7fdabf8 	.word	0xa7fdabf8
 8002004:	cccccccd 	.word	0xcccccccd
 8002008:	40020010 	.word	0x40020010
 800200c:	40020028 	.word	0x40020028
 8002010:	40020040 	.word	0x40020040
 8002014:	40020058 	.word	0x40020058
 8002018:	40020070 	.word	0x40020070
 800201c:	40020088 	.word	0x40020088
 8002020:	400200a0 	.word	0x400200a0
 8002024:	400200b8 	.word	0x400200b8
 8002028:	40020410 	.word	0x40020410
 800202c:	40020428 	.word	0x40020428
 8002030:	40020440 	.word	0x40020440
 8002034:	40020458 	.word	0x40020458
 8002038:	40020470 	.word	0x40020470
 800203c:	40020488 	.word	0x40020488
 8002040:	400204a0 	.word	0x400204a0
 8002044:	400204b8 	.word	0x400204b8
 8002048:	58025408 	.word	0x58025408
 800204c:	5802541c 	.word	0x5802541c
 8002050:	58025430 	.word	0x58025430
 8002054:	58025444 	.word	0x58025444
 8002058:	58025458 	.word	0x58025458
 800205c:	5802546c 	.word	0x5802546c
 8002060:	58025480 	.word	0x58025480
 8002064:	58025494 	.word	0x58025494

08002068 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b086      	sub	sp, #24
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	60b9      	str	r1, [r7, #8]
 8002072:	607a      	str	r2, [r7, #4]
 8002074:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002076:	2300      	movs	r3, #0
 8002078:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d101      	bne.n	8002084 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e226      	b.n	80024d2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800208a:	2b01      	cmp	r3, #1
 800208c:	d101      	bne.n	8002092 <HAL_DMA_Start_IT+0x2a>
 800208e:	2302      	movs	r3, #2
 8002090:	e21f      	b.n	80024d2 <HAL_DMA_Start_IT+0x46a>
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2201      	movs	r2, #1
 8002096:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	f040 820a 	bne.w	80024bc <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2202      	movs	r2, #2
 80020ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2200      	movs	r2, #0
 80020b4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a68      	ldr	r2, [pc, #416]	@ (800225c <HAL_DMA_Start_IT+0x1f4>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d04a      	beq.n	8002156 <HAL_DMA_Start_IT+0xee>
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a66      	ldr	r2, [pc, #408]	@ (8002260 <HAL_DMA_Start_IT+0x1f8>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d045      	beq.n	8002156 <HAL_DMA_Start_IT+0xee>
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a65      	ldr	r2, [pc, #404]	@ (8002264 <HAL_DMA_Start_IT+0x1fc>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d040      	beq.n	8002156 <HAL_DMA_Start_IT+0xee>
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a63      	ldr	r2, [pc, #396]	@ (8002268 <HAL_DMA_Start_IT+0x200>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d03b      	beq.n	8002156 <HAL_DMA_Start_IT+0xee>
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a62      	ldr	r2, [pc, #392]	@ (800226c <HAL_DMA_Start_IT+0x204>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d036      	beq.n	8002156 <HAL_DMA_Start_IT+0xee>
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a60      	ldr	r2, [pc, #384]	@ (8002270 <HAL_DMA_Start_IT+0x208>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d031      	beq.n	8002156 <HAL_DMA_Start_IT+0xee>
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a5f      	ldr	r2, [pc, #380]	@ (8002274 <HAL_DMA_Start_IT+0x20c>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d02c      	beq.n	8002156 <HAL_DMA_Start_IT+0xee>
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a5d      	ldr	r2, [pc, #372]	@ (8002278 <HAL_DMA_Start_IT+0x210>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d027      	beq.n	8002156 <HAL_DMA_Start_IT+0xee>
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a5c      	ldr	r2, [pc, #368]	@ (800227c <HAL_DMA_Start_IT+0x214>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d022      	beq.n	8002156 <HAL_DMA_Start_IT+0xee>
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a5a      	ldr	r2, [pc, #360]	@ (8002280 <HAL_DMA_Start_IT+0x218>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d01d      	beq.n	8002156 <HAL_DMA_Start_IT+0xee>
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a59      	ldr	r2, [pc, #356]	@ (8002284 <HAL_DMA_Start_IT+0x21c>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d018      	beq.n	8002156 <HAL_DMA_Start_IT+0xee>
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a57      	ldr	r2, [pc, #348]	@ (8002288 <HAL_DMA_Start_IT+0x220>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d013      	beq.n	8002156 <HAL_DMA_Start_IT+0xee>
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a56      	ldr	r2, [pc, #344]	@ (800228c <HAL_DMA_Start_IT+0x224>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d00e      	beq.n	8002156 <HAL_DMA_Start_IT+0xee>
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a54      	ldr	r2, [pc, #336]	@ (8002290 <HAL_DMA_Start_IT+0x228>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d009      	beq.n	8002156 <HAL_DMA_Start_IT+0xee>
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a53      	ldr	r2, [pc, #332]	@ (8002294 <HAL_DMA_Start_IT+0x22c>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d004      	beq.n	8002156 <HAL_DMA_Start_IT+0xee>
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a51      	ldr	r2, [pc, #324]	@ (8002298 <HAL_DMA_Start_IT+0x230>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d108      	bne.n	8002168 <HAL_DMA_Start_IT+0x100>
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f022 0201 	bic.w	r2, r2, #1
 8002164:	601a      	str	r2, [r3, #0]
 8002166:	e007      	b.n	8002178 <HAL_DMA_Start_IT+0x110>
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f022 0201 	bic.w	r2, r2, #1
 8002176:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	68b9      	ldr	r1, [r7, #8]
 800217e:	68f8      	ldr	r0, [r7, #12]
 8002180:	f001 fe6a 	bl	8003e58 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a34      	ldr	r2, [pc, #208]	@ (800225c <HAL_DMA_Start_IT+0x1f4>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d04a      	beq.n	8002224 <HAL_DMA_Start_IT+0x1bc>
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a33      	ldr	r2, [pc, #204]	@ (8002260 <HAL_DMA_Start_IT+0x1f8>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d045      	beq.n	8002224 <HAL_DMA_Start_IT+0x1bc>
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a31      	ldr	r2, [pc, #196]	@ (8002264 <HAL_DMA_Start_IT+0x1fc>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d040      	beq.n	8002224 <HAL_DMA_Start_IT+0x1bc>
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a30      	ldr	r2, [pc, #192]	@ (8002268 <HAL_DMA_Start_IT+0x200>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d03b      	beq.n	8002224 <HAL_DMA_Start_IT+0x1bc>
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a2e      	ldr	r2, [pc, #184]	@ (800226c <HAL_DMA_Start_IT+0x204>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d036      	beq.n	8002224 <HAL_DMA_Start_IT+0x1bc>
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a2d      	ldr	r2, [pc, #180]	@ (8002270 <HAL_DMA_Start_IT+0x208>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d031      	beq.n	8002224 <HAL_DMA_Start_IT+0x1bc>
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a2b      	ldr	r2, [pc, #172]	@ (8002274 <HAL_DMA_Start_IT+0x20c>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d02c      	beq.n	8002224 <HAL_DMA_Start_IT+0x1bc>
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a2a      	ldr	r2, [pc, #168]	@ (8002278 <HAL_DMA_Start_IT+0x210>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d027      	beq.n	8002224 <HAL_DMA_Start_IT+0x1bc>
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a28      	ldr	r2, [pc, #160]	@ (800227c <HAL_DMA_Start_IT+0x214>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d022      	beq.n	8002224 <HAL_DMA_Start_IT+0x1bc>
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a27      	ldr	r2, [pc, #156]	@ (8002280 <HAL_DMA_Start_IT+0x218>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d01d      	beq.n	8002224 <HAL_DMA_Start_IT+0x1bc>
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a25      	ldr	r2, [pc, #148]	@ (8002284 <HAL_DMA_Start_IT+0x21c>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d018      	beq.n	8002224 <HAL_DMA_Start_IT+0x1bc>
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a24      	ldr	r2, [pc, #144]	@ (8002288 <HAL_DMA_Start_IT+0x220>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d013      	beq.n	8002224 <HAL_DMA_Start_IT+0x1bc>
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a22      	ldr	r2, [pc, #136]	@ (800228c <HAL_DMA_Start_IT+0x224>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d00e      	beq.n	8002224 <HAL_DMA_Start_IT+0x1bc>
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a21      	ldr	r2, [pc, #132]	@ (8002290 <HAL_DMA_Start_IT+0x228>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d009      	beq.n	8002224 <HAL_DMA_Start_IT+0x1bc>
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a1f      	ldr	r2, [pc, #124]	@ (8002294 <HAL_DMA_Start_IT+0x22c>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d004      	beq.n	8002224 <HAL_DMA_Start_IT+0x1bc>
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a1e      	ldr	r2, [pc, #120]	@ (8002298 <HAL_DMA_Start_IT+0x230>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d101      	bne.n	8002228 <HAL_DMA_Start_IT+0x1c0>
 8002224:	2301      	movs	r3, #1
 8002226:	e000      	b.n	800222a <HAL_DMA_Start_IT+0x1c2>
 8002228:	2300      	movs	r3, #0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d036      	beq.n	800229c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f023 021e 	bic.w	r2, r3, #30
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f042 0216 	orr.w	r2, r2, #22
 8002240:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002246:	2b00      	cmp	r3, #0
 8002248:	d03e      	beq.n	80022c8 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f042 0208 	orr.w	r2, r2, #8
 8002258:	601a      	str	r2, [r3, #0]
 800225a:	e035      	b.n	80022c8 <HAL_DMA_Start_IT+0x260>
 800225c:	40020010 	.word	0x40020010
 8002260:	40020028 	.word	0x40020028
 8002264:	40020040 	.word	0x40020040
 8002268:	40020058 	.word	0x40020058
 800226c:	40020070 	.word	0x40020070
 8002270:	40020088 	.word	0x40020088
 8002274:	400200a0 	.word	0x400200a0
 8002278:	400200b8 	.word	0x400200b8
 800227c:	40020410 	.word	0x40020410
 8002280:	40020428 	.word	0x40020428
 8002284:	40020440 	.word	0x40020440
 8002288:	40020458 	.word	0x40020458
 800228c:	40020470 	.word	0x40020470
 8002290:	40020488 	.word	0x40020488
 8002294:	400204a0 	.word	0x400204a0
 8002298:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f023 020e 	bic.w	r2, r3, #14
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f042 020a 	orr.w	r2, r2, #10
 80022ae:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d007      	beq.n	80022c8 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f042 0204 	orr.w	r2, r2, #4
 80022c6:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a83      	ldr	r2, [pc, #524]	@ (80024dc <HAL_DMA_Start_IT+0x474>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d072      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a82      	ldr	r2, [pc, #520]	@ (80024e0 <HAL_DMA_Start_IT+0x478>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d06d      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a80      	ldr	r2, [pc, #512]	@ (80024e4 <HAL_DMA_Start_IT+0x47c>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d068      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a7f      	ldr	r2, [pc, #508]	@ (80024e8 <HAL_DMA_Start_IT+0x480>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d063      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a7d      	ldr	r2, [pc, #500]	@ (80024ec <HAL_DMA_Start_IT+0x484>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d05e      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a7c      	ldr	r2, [pc, #496]	@ (80024f0 <HAL_DMA_Start_IT+0x488>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d059      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a7a      	ldr	r2, [pc, #488]	@ (80024f4 <HAL_DMA_Start_IT+0x48c>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d054      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a79      	ldr	r2, [pc, #484]	@ (80024f8 <HAL_DMA_Start_IT+0x490>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d04f      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a77      	ldr	r2, [pc, #476]	@ (80024fc <HAL_DMA_Start_IT+0x494>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d04a      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a76      	ldr	r2, [pc, #472]	@ (8002500 <HAL_DMA_Start_IT+0x498>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d045      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a74      	ldr	r2, [pc, #464]	@ (8002504 <HAL_DMA_Start_IT+0x49c>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d040      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a73      	ldr	r2, [pc, #460]	@ (8002508 <HAL_DMA_Start_IT+0x4a0>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d03b      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a71      	ldr	r2, [pc, #452]	@ (800250c <HAL_DMA_Start_IT+0x4a4>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d036      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a70      	ldr	r2, [pc, #448]	@ (8002510 <HAL_DMA_Start_IT+0x4a8>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d031      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a6e      	ldr	r2, [pc, #440]	@ (8002514 <HAL_DMA_Start_IT+0x4ac>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d02c      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a6d      	ldr	r2, [pc, #436]	@ (8002518 <HAL_DMA_Start_IT+0x4b0>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d027      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a6b      	ldr	r2, [pc, #428]	@ (800251c <HAL_DMA_Start_IT+0x4b4>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d022      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a6a      	ldr	r2, [pc, #424]	@ (8002520 <HAL_DMA_Start_IT+0x4b8>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d01d      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a68      	ldr	r2, [pc, #416]	@ (8002524 <HAL_DMA_Start_IT+0x4bc>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d018      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a67      	ldr	r2, [pc, #412]	@ (8002528 <HAL_DMA_Start_IT+0x4c0>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d013      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a65      	ldr	r2, [pc, #404]	@ (800252c <HAL_DMA_Start_IT+0x4c4>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d00e      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a64      	ldr	r2, [pc, #400]	@ (8002530 <HAL_DMA_Start_IT+0x4c8>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d009      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a62      	ldr	r2, [pc, #392]	@ (8002534 <HAL_DMA_Start_IT+0x4cc>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d004      	beq.n	80023b8 <HAL_DMA_Start_IT+0x350>
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a61      	ldr	r2, [pc, #388]	@ (8002538 <HAL_DMA_Start_IT+0x4d0>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d101      	bne.n	80023bc <HAL_DMA_Start_IT+0x354>
 80023b8:	2301      	movs	r3, #1
 80023ba:	e000      	b.n	80023be <HAL_DMA_Start_IT+0x356>
 80023bc:	2300      	movs	r3, #0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d01a      	beq.n	80023f8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d007      	beq.n	80023e0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023de:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d007      	beq.n	80023f8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80023f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023f6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a37      	ldr	r2, [pc, #220]	@ (80024dc <HAL_DMA_Start_IT+0x474>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d04a      	beq.n	8002498 <HAL_DMA_Start_IT+0x430>
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a36      	ldr	r2, [pc, #216]	@ (80024e0 <HAL_DMA_Start_IT+0x478>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d045      	beq.n	8002498 <HAL_DMA_Start_IT+0x430>
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a34      	ldr	r2, [pc, #208]	@ (80024e4 <HAL_DMA_Start_IT+0x47c>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d040      	beq.n	8002498 <HAL_DMA_Start_IT+0x430>
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a33      	ldr	r2, [pc, #204]	@ (80024e8 <HAL_DMA_Start_IT+0x480>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d03b      	beq.n	8002498 <HAL_DMA_Start_IT+0x430>
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a31      	ldr	r2, [pc, #196]	@ (80024ec <HAL_DMA_Start_IT+0x484>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d036      	beq.n	8002498 <HAL_DMA_Start_IT+0x430>
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a30      	ldr	r2, [pc, #192]	@ (80024f0 <HAL_DMA_Start_IT+0x488>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d031      	beq.n	8002498 <HAL_DMA_Start_IT+0x430>
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a2e      	ldr	r2, [pc, #184]	@ (80024f4 <HAL_DMA_Start_IT+0x48c>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d02c      	beq.n	8002498 <HAL_DMA_Start_IT+0x430>
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a2d      	ldr	r2, [pc, #180]	@ (80024f8 <HAL_DMA_Start_IT+0x490>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d027      	beq.n	8002498 <HAL_DMA_Start_IT+0x430>
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a2b      	ldr	r2, [pc, #172]	@ (80024fc <HAL_DMA_Start_IT+0x494>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d022      	beq.n	8002498 <HAL_DMA_Start_IT+0x430>
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a2a      	ldr	r2, [pc, #168]	@ (8002500 <HAL_DMA_Start_IT+0x498>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d01d      	beq.n	8002498 <HAL_DMA_Start_IT+0x430>
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a28      	ldr	r2, [pc, #160]	@ (8002504 <HAL_DMA_Start_IT+0x49c>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d018      	beq.n	8002498 <HAL_DMA_Start_IT+0x430>
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a27      	ldr	r2, [pc, #156]	@ (8002508 <HAL_DMA_Start_IT+0x4a0>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d013      	beq.n	8002498 <HAL_DMA_Start_IT+0x430>
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a25      	ldr	r2, [pc, #148]	@ (800250c <HAL_DMA_Start_IT+0x4a4>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d00e      	beq.n	8002498 <HAL_DMA_Start_IT+0x430>
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a24      	ldr	r2, [pc, #144]	@ (8002510 <HAL_DMA_Start_IT+0x4a8>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d009      	beq.n	8002498 <HAL_DMA_Start_IT+0x430>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a22      	ldr	r2, [pc, #136]	@ (8002514 <HAL_DMA_Start_IT+0x4ac>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d004      	beq.n	8002498 <HAL_DMA_Start_IT+0x430>
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a21      	ldr	r2, [pc, #132]	@ (8002518 <HAL_DMA_Start_IT+0x4b0>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d108      	bne.n	80024aa <HAL_DMA_Start_IT+0x442>
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f042 0201 	orr.w	r2, r2, #1
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	e012      	b.n	80024d0 <HAL_DMA_Start_IT+0x468>
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f042 0201 	orr.w	r2, r2, #1
 80024b8:	601a      	str	r2, [r3, #0]
 80024ba:	e009      	b.n	80024d0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80024c2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80024d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3718      	adds	r7, #24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	40020010 	.word	0x40020010
 80024e0:	40020028 	.word	0x40020028
 80024e4:	40020040 	.word	0x40020040
 80024e8:	40020058 	.word	0x40020058
 80024ec:	40020070 	.word	0x40020070
 80024f0:	40020088 	.word	0x40020088
 80024f4:	400200a0 	.word	0x400200a0
 80024f8:	400200b8 	.word	0x400200b8
 80024fc:	40020410 	.word	0x40020410
 8002500:	40020428 	.word	0x40020428
 8002504:	40020440 	.word	0x40020440
 8002508:	40020458 	.word	0x40020458
 800250c:	40020470 	.word	0x40020470
 8002510:	40020488 	.word	0x40020488
 8002514:	400204a0 	.word	0x400204a0
 8002518:	400204b8 	.word	0x400204b8
 800251c:	58025408 	.word	0x58025408
 8002520:	5802541c 	.word	0x5802541c
 8002524:	58025430 	.word	0x58025430
 8002528:	58025444 	.word	0x58025444
 800252c:	58025458 	.word	0x58025458
 8002530:	5802546c 	.word	0x5802546c
 8002534:	58025480 	.word	0x58025480
 8002538:	58025494 	.word	0x58025494

0800253c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002544:	f7ff f8a4 	bl	8001690 <HAL_GetTick>
 8002548:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d101      	bne.n	8002554 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e2dc      	b.n	8002b0e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800255a:	b2db      	uxtb	r3, r3
 800255c:	2b02      	cmp	r3, #2
 800255e:	d008      	beq.n	8002572 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2280      	movs	r2, #128	@ 0x80
 8002564:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2200      	movs	r2, #0
 800256a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e2cd      	b.n	8002b0e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a76      	ldr	r2, [pc, #472]	@ (8002750 <HAL_DMA_Abort+0x214>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d04a      	beq.n	8002612 <HAL_DMA_Abort+0xd6>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a74      	ldr	r2, [pc, #464]	@ (8002754 <HAL_DMA_Abort+0x218>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d045      	beq.n	8002612 <HAL_DMA_Abort+0xd6>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a73      	ldr	r2, [pc, #460]	@ (8002758 <HAL_DMA_Abort+0x21c>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d040      	beq.n	8002612 <HAL_DMA_Abort+0xd6>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a71      	ldr	r2, [pc, #452]	@ (800275c <HAL_DMA_Abort+0x220>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d03b      	beq.n	8002612 <HAL_DMA_Abort+0xd6>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a70      	ldr	r2, [pc, #448]	@ (8002760 <HAL_DMA_Abort+0x224>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d036      	beq.n	8002612 <HAL_DMA_Abort+0xd6>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a6e      	ldr	r2, [pc, #440]	@ (8002764 <HAL_DMA_Abort+0x228>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d031      	beq.n	8002612 <HAL_DMA_Abort+0xd6>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a6d      	ldr	r2, [pc, #436]	@ (8002768 <HAL_DMA_Abort+0x22c>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d02c      	beq.n	8002612 <HAL_DMA_Abort+0xd6>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a6b      	ldr	r2, [pc, #428]	@ (800276c <HAL_DMA_Abort+0x230>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d027      	beq.n	8002612 <HAL_DMA_Abort+0xd6>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a6a      	ldr	r2, [pc, #424]	@ (8002770 <HAL_DMA_Abort+0x234>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d022      	beq.n	8002612 <HAL_DMA_Abort+0xd6>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a68      	ldr	r2, [pc, #416]	@ (8002774 <HAL_DMA_Abort+0x238>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d01d      	beq.n	8002612 <HAL_DMA_Abort+0xd6>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a67      	ldr	r2, [pc, #412]	@ (8002778 <HAL_DMA_Abort+0x23c>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d018      	beq.n	8002612 <HAL_DMA_Abort+0xd6>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a65      	ldr	r2, [pc, #404]	@ (800277c <HAL_DMA_Abort+0x240>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d013      	beq.n	8002612 <HAL_DMA_Abort+0xd6>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a64      	ldr	r2, [pc, #400]	@ (8002780 <HAL_DMA_Abort+0x244>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d00e      	beq.n	8002612 <HAL_DMA_Abort+0xd6>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a62      	ldr	r2, [pc, #392]	@ (8002784 <HAL_DMA_Abort+0x248>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d009      	beq.n	8002612 <HAL_DMA_Abort+0xd6>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a61      	ldr	r2, [pc, #388]	@ (8002788 <HAL_DMA_Abort+0x24c>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d004      	beq.n	8002612 <HAL_DMA_Abort+0xd6>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a5f      	ldr	r2, [pc, #380]	@ (800278c <HAL_DMA_Abort+0x250>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d101      	bne.n	8002616 <HAL_DMA_Abort+0xda>
 8002612:	2301      	movs	r3, #1
 8002614:	e000      	b.n	8002618 <HAL_DMA_Abort+0xdc>
 8002616:	2300      	movs	r3, #0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d013      	beq.n	8002644 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f022 021e 	bic.w	r2, r2, #30
 800262a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	695a      	ldr	r2, [r3, #20]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800263a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	617b      	str	r3, [r7, #20]
 8002642:	e00a      	b.n	800265a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f022 020e 	bic.w	r2, r2, #14
 8002652:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a3c      	ldr	r2, [pc, #240]	@ (8002750 <HAL_DMA_Abort+0x214>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d072      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a3a      	ldr	r2, [pc, #232]	@ (8002754 <HAL_DMA_Abort+0x218>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d06d      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a39      	ldr	r2, [pc, #228]	@ (8002758 <HAL_DMA_Abort+0x21c>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d068      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a37      	ldr	r2, [pc, #220]	@ (800275c <HAL_DMA_Abort+0x220>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d063      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a36      	ldr	r2, [pc, #216]	@ (8002760 <HAL_DMA_Abort+0x224>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d05e      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a34      	ldr	r2, [pc, #208]	@ (8002764 <HAL_DMA_Abort+0x228>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d059      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a33      	ldr	r2, [pc, #204]	@ (8002768 <HAL_DMA_Abort+0x22c>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d054      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a31      	ldr	r2, [pc, #196]	@ (800276c <HAL_DMA_Abort+0x230>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d04f      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a30      	ldr	r2, [pc, #192]	@ (8002770 <HAL_DMA_Abort+0x234>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d04a      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a2e      	ldr	r2, [pc, #184]	@ (8002774 <HAL_DMA_Abort+0x238>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d045      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a2d      	ldr	r2, [pc, #180]	@ (8002778 <HAL_DMA_Abort+0x23c>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d040      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a2b      	ldr	r2, [pc, #172]	@ (800277c <HAL_DMA_Abort+0x240>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d03b      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a2a      	ldr	r2, [pc, #168]	@ (8002780 <HAL_DMA_Abort+0x244>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d036      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a28      	ldr	r2, [pc, #160]	@ (8002784 <HAL_DMA_Abort+0x248>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d031      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a27      	ldr	r2, [pc, #156]	@ (8002788 <HAL_DMA_Abort+0x24c>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d02c      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a25      	ldr	r2, [pc, #148]	@ (800278c <HAL_DMA_Abort+0x250>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d027      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a24      	ldr	r2, [pc, #144]	@ (8002790 <HAL_DMA_Abort+0x254>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d022      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a22      	ldr	r2, [pc, #136]	@ (8002794 <HAL_DMA_Abort+0x258>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d01d      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a21      	ldr	r2, [pc, #132]	@ (8002798 <HAL_DMA_Abort+0x25c>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d018      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a1f      	ldr	r2, [pc, #124]	@ (800279c <HAL_DMA_Abort+0x260>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d013      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a1e      	ldr	r2, [pc, #120]	@ (80027a0 <HAL_DMA_Abort+0x264>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d00e      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a1c      	ldr	r2, [pc, #112]	@ (80027a4 <HAL_DMA_Abort+0x268>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d009      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a1b      	ldr	r2, [pc, #108]	@ (80027a8 <HAL_DMA_Abort+0x26c>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d004      	beq.n	800274a <HAL_DMA_Abort+0x20e>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a19      	ldr	r2, [pc, #100]	@ (80027ac <HAL_DMA_Abort+0x270>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d132      	bne.n	80027b0 <HAL_DMA_Abort+0x274>
 800274a:	2301      	movs	r3, #1
 800274c:	e031      	b.n	80027b2 <HAL_DMA_Abort+0x276>
 800274e:	bf00      	nop
 8002750:	40020010 	.word	0x40020010
 8002754:	40020028 	.word	0x40020028
 8002758:	40020040 	.word	0x40020040
 800275c:	40020058 	.word	0x40020058
 8002760:	40020070 	.word	0x40020070
 8002764:	40020088 	.word	0x40020088
 8002768:	400200a0 	.word	0x400200a0
 800276c:	400200b8 	.word	0x400200b8
 8002770:	40020410 	.word	0x40020410
 8002774:	40020428 	.word	0x40020428
 8002778:	40020440 	.word	0x40020440
 800277c:	40020458 	.word	0x40020458
 8002780:	40020470 	.word	0x40020470
 8002784:	40020488 	.word	0x40020488
 8002788:	400204a0 	.word	0x400204a0
 800278c:	400204b8 	.word	0x400204b8
 8002790:	58025408 	.word	0x58025408
 8002794:	5802541c 	.word	0x5802541c
 8002798:	58025430 	.word	0x58025430
 800279c:	58025444 	.word	0x58025444
 80027a0:	58025458 	.word	0x58025458
 80027a4:	5802546c 	.word	0x5802546c
 80027a8:	58025480 	.word	0x58025480
 80027ac:	58025494 	.word	0x58025494
 80027b0:	2300      	movs	r3, #0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d007      	beq.n	80027c6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a6d      	ldr	r2, [pc, #436]	@ (8002980 <HAL_DMA_Abort+0x444>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d04a      	beq.n	8002866 <HAL_DMA_Abort+0x32a>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a6b      	ldr	r2, [pc, #428]	@ (8002984 <HAL_DMA_Abort+0x448>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d045      	beq.n	8002866 <HAL_DMA_Abort+0x32a>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a6a      	ldr	r2, [pc, #424]	@ (8002988 <HAL_DMA_Abort+0x44c>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d040      	beq.n	8002866 <HAL_DMA_Abort+0x32a>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a68      	ldr	r2, [pc, #416]	@ (800298c <HAL_DMA_Abort+0x450>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d03b      	beq.n	8002866 <HAL_DMA_Abort+0x32a>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a67      	ldr	r2, [pc, #412]	@ (8002990 <HAL_DMA_Abort+0x454>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d036      	beq.n	8002866 <HAL_DMA_Abort+0x32a>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a65      	ldr	r2, [pc, #404]	@ (8002994 <HAL_DMA_Abort+0x458>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d031      	beq.n	8002866 <HAL_DMA_Abort+0x32a>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a64      	ldr	r2, [pc, #400]	@ (8002998 <HAL_DMA_Abort+0x45c>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d02c      	beq.n	8002866 <HAL_DMA_Abort+0x32a>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a62      	ldr	r2, [pc, #392]	@ (800299c <HAL_DMA_Abort+0x460>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d027      	beq.n	8002866 <HAL_DMA_Abort+0x32a>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a61      	ldr	r2, [pc, #388]	@ (80029a0 <HAL_DMA_Abort+0x464>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d022      	beq.n	8002866 <HAL_DMA_Abort+0x32a>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a5f      	ldr	r2, [pc, #380]	@ (80029a4 <HAL_DMA_Abort+0x468>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d01d      	beq.n	8002866 <HAL_DMA_Abort+0x32a>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a5e      	ldr	r2, [pc, #376]	@ (80029a8 <HAL_DMA_Abort+0x46c>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d018      	beq.n	8002866 <HAL_DMA_Abort+0x32a>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a5c      	ldr	r2, [pc, #368]	@ (80029ac <HAL_DMA_Abort+0x470>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d013      	beq.n	8002866 <HAL_DMA_Abort+0x32a>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a5b      	ldr	r2, [pc, #364]	@ (80029b0 <HAL_DMA_Abort+0x474>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d00e      	beq.n	8002866 <HAL_DMA_Abort+0x32a>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a59      	ldr	r2, [pc, #356]	@ (80029b4 <HAL_DMA_Abort+0x478>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d009      	beq.n	8002866 <HAL_DMA_Abort+0x32a>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a58      	ldr	r2, [pc, #352]	@ (80029b8 <HAL_DMA_Abort+0x47c>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d004      	beq.n	8002866 <HAL_DMA_Abort+0x32a>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a56      	ldr	r2, [pc, #344]	@ (80029bc <HAL_DMA_Abort+0x480>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d108      	bne.n	8002878 <HAL_DMA_Abort+0x33c>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f022 0201 	bic.w	r2, r2, #1
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	e007      	b.n	8002888 <HAL_DMA_Abort+0x34c>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f022 0201 	bic.w	r2, r2, #1
 8002886:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002888:	e013      	b.n	80028b2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800288a:	f7fe ff01 	bl	8001690 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b05      	cmp	r3, #5
 8002896:	d90c      	bls.n	80028b2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2220      	movs	r2, #32
 800289c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2203      	movs	r2, #3
 80028a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e12d      	b.n	8002b0e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d1e5      	bne.n	800288a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a2f      	ldr	r2, [pc, #188]	@ (8002980 <HAL_DMA_Abort+0x444>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d04a      	beq.n	800295e <HAL_DMA_Abort+0x422>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a2d      	ldr	r2, [pc, #180]	@ (8002984 <HAL_DMA_Abort+0x448>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d045      	beq.n	800295e <HAL_DMA_Abort+0x422>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a2c      	ldr	r2, [pc, #176]	@ (8002988 <HAL_DMA_Abort+0x44c>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d040      	beq.n	800295e <HAL_DMA_Abort+0x422>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a2a      	ldr	r2, [pc, #168]	@ (800298c <HAL_DMA_Abort+0x450>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d03b      	beq.n	800295e <HAL_DMA_Abort+0x422>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a29      	ldr	r2, [pc, #164]	@ (8002990 <HAL_DMA_Abort+0x454>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d036      	beq.n	800295e <HAL_DMA_Abort+0x422>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a27      	ldr	r2, [pc, #156]	@ (8002994 <HAL_DMA_Abort+0x458>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d031      	beq.n	800295e <HAL_DMA_Abort+0x422>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a26      	ldr	r2, [pc, #152]	@ (8002998 <HAL_DMA_Abort+0x45c>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d02c      	beq.n	800295e <HAL_DMA_Abort+0x422>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a24      	ldr	r2, [pc, #144]	@ (800299c <HAL_DMA_Abort+0x460>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d027      	beq.n	800295e <HAL_DMA_Abort+0x422>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a23      	ldr	r2, [pc, #140]	@ (80029a0 <HAL_DMA_Abort+0x464>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d022      	beq.n	800295e <HAL_DMA_Abort+0x422>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a21      	ldr	r2, [pc, #132]	@ (80029a4 <HAL_DMA_Abort+0x468>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d01d      	beq.n	800295e <HAL_DMA_Abort+0x422>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a20      	ldr	r2, [pc, #128]	@ (80029a8 <HAL_DMA_Abort+0x46c>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d018      	beq.n	800295e <HAL_DMA_Abort+0x422>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a1e      	ldr	r2, [pc, #120]	@ (80029ac <HAL_DMA_Abort+0x470>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d013      	beq.n	800295e <HAL_DMA_Abort+0x422>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a1d      	ldr	r2, [pc, #116]	@ (80029b0 <HAL_DMA_Abort+0x474>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d00e      	beq.n	800295e <HAL_DMA_Abort+0x422>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a1b      	ldr	r2, [pc, #108]	@ (80029b4 <HAL_DMA_Abort+0x478>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d009      	beq.n	800295e <HAL_DMA_Abort+0x422>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a1a      	ldr	r2, [pc, #104]	@ (80029b8 <HAL_DMA_Abort+0x47c>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d004      	beq.n	800295e <HAL_DMA_Abort+0x422>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a18      	ldr	r2, [pc, #96]	@ (80029bc <HAL_DMA_Abort+0x480>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d101      	bne.n	8002962 <HAL_DMA_Abort+0x426>
 800295e:	2301      	movs	r3, #1
 8002960:	e000      	b.n	8002964 <HAL_DMA_Abort+0x428>
 8002962:	2300      	movs	r3, #0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d02b      	beq.n	80029c0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800296c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002972:	f003 031f 	and.w	r3, r3, #31
 8002976:	223f      	movs	r2, #63	@ 0x3f
 8002978:	409a      	lsls	r2, r3
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	609a      	str	r2, [r3, #8]
 800297e:	e02a      	b.n	80029d6 <HAL_DMA_Abort+0x49a>
 8002980:	40020010 	.word	0x40020010
 8002984:	40020028 	.word	0x40020028
 8002988:	40020040 	.word	0x40020040
 800298c:	40020058 	.word	0x40020058
 8002990:	40020070 	.word	0x40020070
 8002994:	40020088 	.word	0x40020088
 8002998:	400200a0 	.word	0x400200a0
 800299c:	400200b8 	.word	0x400200b8
 80029a0:	40020410 	.word	0x40020410
 80029a4:	40020428 	.word	0x40020428
 80029a8:	40020440 	.word	0x40020440
 80029ac:	40020458 	.word	0x40020458
 80029b0:	40020470 	.word	0x40020470
 80029b4:	40020488 	.word	0x40020488
 80029b8:	400204a0 	.word	0x400204a0
 80029bc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ca:	f003 031f 	and.w	r3, r3, #31
 80029ce:	2201      	movs	r2, #1
 80029d0:	409a      	lsls	r2, r3
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a4f      	ldr	r2, [pc, #316]	@ (8002b18 <HAL_DMA_Abort+0x5dc>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d072      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a4d      	ldr	r2, [pc, #308]	@ (8002b1c <HAL_DMA_Abort+0x5e0>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d06d      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a4c      	ldr	r2, [pc, #304]	@ (8002b20 <HAL_DMA_Abort+0x5e4>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d068      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a4a      	ldr	r2, [pc, #296]	@ (8002b24 <HAL_DMA_Abort+0x5e8>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d063      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a49      	ldr	r2, [pc, #292]	@ (8002b28 <HAL_DMA_Abort+0x5ec>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d05e      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a47      	ldr	r2, [pc, #284]	@ (8002b2c <HAL_DMA_Abort+0x5f0>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d059      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a46      	ldr	r2, [pc, #280]	@ (8002b30 <HAL_DMA_Abort+0x5f4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d054      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a44      	ldr	r2, [pc, #272]	@ (8002b34 <HAL_DMA_Abort+0x5f8>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d04f      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a43      	ldr	r2, [pc, #268]	@ (8002b38 <HAL_DMA_Abort+0x5fc>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d04a      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a41      	ldr	r2, [pc, #260]	@ (8002b3c <HAL_DMA_Abort+0x600>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d045      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a40      	ldr	r2, [pc, #256]	@ (8002b40 <HAL_DMA_Abort+0x604>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d040      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a3e      	ldr	r2, [pc, #248]	@ (8002b44 <HAL_DMA_Abort+0x608>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d03b      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a3d      	ldr	r2, [pc, #244]	@ (8002b48 <HAL_DMA_Abort+0x60c>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d036      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a3b      	ldr	r2, [pc, #236]	@ (8002b4c <HAL_DMA_Abort+0x610>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d031      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a3a      	ldr	r2, [pc, #232]	@ (8002b50 <HAL_DMA_Abort+0x614>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d02c      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a38      	ldr	r2, [pc, #224]	@ (8002b54 <HAL_DMA_Abort+0x618>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d027      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a37      	ldr	r2, [pc, #220]	@ (8002b58 <HAL_DMA_Abort+0x61c>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d022      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a35      	ldr	r2, [pc, #212]	@ (8002b5c <HAL_DMA_Abort+0x620>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d01d      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a34      	ldr	r2, [pc, #208]	@ (8002b60 <HAL_DMA_Abort+0x624>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d018      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a32      	ldr	r2, [pc, #200]	@ (8002b64 <HAL_DMA_Abort+0x628>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d013      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a31      	ldr	r2, [pc, #196]	@ (8002b68 <HAL_DMA_Abort+0x62c>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d00e      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a2f      	ldr	r2, [pc, #188]	@ (8002b6c <HAL_DMA_Abort+0x630>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d009      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a2e      	ldr	r2, [pc, #184]	@ (8002b70 <HAL_DMA_Abort+0x634>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d004      	beq.n	8002ac6 <HAL_DMA_Abort+0x58a>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a2c      	ldr	r2, [pc, #176]	@ (8002b74 <HAL_DMA_Abort+0x638>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d101      	bne.n	8002aca <HAL_DMA_Abort+0x58e>
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e000      	b.n	8002acc <HAL_DMA_Abort+0x590>
 8002aca:	2300      	movs	r3, #0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d015      	beq.n	8002afc <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002ad8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d00c      	beq.n	8002afc <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002aec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002af0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002afa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3718      	adds	r7, #24
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	40020010 	.word	0x40020010
 8002b1c:	40020028 	.word	0x40020028
 8002b20:	40020040 	.word	0x40020040
 8002b24:	40020058 	.word	0x40020058
 8002b28:	40020070 	.word	0x40020070
 8002b2c:	40020088 	.word	0x40020088
 8002b30:	400200a0 	.word	0x400200a0
 8002b34:	400200b8 	.word	0x400200b8
 8002b38:	40020410 	.word	0x40020410
 8002b3c:	40020428 	.word	0x40020428
 8002b40:	40020440 	.word	0x40020440
 8002b44:	40020458 	.word	0x40020458
 8002b48:	40020470 	.word	0x40020470
 8002b4c:	40020488 	.word	0x40020488
 8002b50:	400204a0 	.word	0x400204a0
 8002b54:	400204b8 	.word	0x400204b8
 8002b58:	58025408 	.word	0x58025408
 8002b5c:	5802541c 	.word	0x5802541c
 8002b60:	58025430 	.word	0x58025430
 8002b64:	58025444 	.word	0x58025444
 8002b68:	58025458 	.word	0x58025458
 8002b6c:	5802546c 	.word	0x5802546c
 8002b70:	58025480 	.word	0x58025480
 8002b74:	58025494 	.word	0x58025494

08002b78 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e237      	b.n	8002ffa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d004      	beq.n	8002ba0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2280      	movs	r2, #128	@ 0x80
 8002b9a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e22c      	b.n	8002ffa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a5c      	ldr	r2, [pc, #368]	@ (8002d18 <HAL_DMA_Abort_IT+0x1a0>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d04a      	beq.n	8002c40 <HAL_DMA_Abort_IT+0xc8>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a5b      	ldr	r2, [pc, #364]	@ (8002d1c <HAL_DMA_Abort_IT+0x1a4>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d045      	beq.n	8002c40 <HAL_DMA_Abort_IT+0xc8>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a59      	ldr	r2, [pc, #356]	@ (8002d20 <HAL_DMA_Abort_IT+0x1a8>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d040      	beq.n	8002c40 <HAL_DMA_Abort_IT+0xc8>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a58      	ldr	r2, [pc, #352]	@ (8002d24 <HAL_DMA_Abort_IT+0x1ac>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d03b      	beq.n	8002c40 <HAL_DMA_Abort_IT+0xc8>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a56      	ldr	r2, [pc, #344]	@ (8002d28 <HAL_DMA_Abort_IT+0x1b0>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d036      	beq.n	8002c40 <HAL_DMA_Abort_IT+0xc8>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a55      	ldr	r2, [pc, #340]	@ (8002d2c <HAL_DMA_Abort_IT+0x1b4>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d031      	beq.n	8002c40 <HAL_DMA_Abort_IT+0xc8>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a53      	ldr	r2, [pc, #332]	@ (8002d30 <HAL_DMA_Abort_IT+0x1b8>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d02c      	beq.n	8002c40 <HAL_DMA_Abort_IT+0xc8>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a52      	ldr	r2, [pc, #328]	@ (8002d34 <HAL_DMA_Abort_IT+0x1bc>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d027      	beq.n	8002c40 <HAL_DMA_Abort_IT+0xc8>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a50      	ldr	r2, [pc, #320]	@ (8002d38 <HAL_DMA_Abort_IT+0x1c0>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d022      	beq.n	8002c40 <HAL_DMA_Abort_IT+0xc8>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a4f      	ldr	r2, [pc, #316]	@ (8002d3c <HAL_DMA_Abort_IT+0x1c4>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d01d      	beq.n	8002c40 <HAL_DMA_Abort_IT+0xc8>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a4d      	ldr	r2, [pc, #308]	@ (8002d40 <HAL_DMA_Abort_IT+0x1c8>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d018      	beq.n	8002c40 <HAL_DMA_Abort_IT+0xc8>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a4c      	ldr	r2, [pc, #304]	@ (8002d44 <HAL_DMA_Abort_IT+0x1cc>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d013      	beq.n	8002c40 <HAL_DMA_Abort_IT+0xc8>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a4a      	ldr	r2, [pc, #296]	@ (8002d48 <HAL_DMA_Abort_IT+0x1d0>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d00e      	beq.n	8002c40 <HAL_DMA_Abort_IT+0xc8>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a49      	ldr	r2, [pc, #292]	@ (8002d4c <HAL_DMA_Abort_IT+0x1d4>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d009      	beq.n	8002c40 <HAL_DMA_Abort_IT+0xc8>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a47      	ldr	r2, [pc, #284]	@ (8002d50 <HAL_DMA_Abort_IT+0x1d8>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d004      	beq.n	8002c40 <HAL_DMA_Abort_IT+0xc8>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a46      	ldr	r2, [pc, #280]	@ (8002d54 <HAL_DMA_Abort_IT+0x1dc>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d101      	bne.n	8002c44 <HAL_DMA_Abort_IT+0xcc>
 8002c40:	2301      	movs	r3, #1
 8002c42:	e000      	b.n	8002c46 <HAL_DMA_Abort_IT+0xce>
 8002c44:	2300      	movs	r3, #0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	f000 8086 	beq.w	8002d58 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2204      	movs	r2, #4
 8002c50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a2f      	ldr	r2, [pc, #188]	@ (8002d18 <HAL_DMA_Abort_IT+0x1a0>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d04a      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x17c>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a2e      	ldr	r2, [pc, #184]	@ (8002d1c <HAL_DMA_Abort_IT+0x1a4>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d045      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x17c>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a2c      	ldr	r2, [pc, #176]	@ (8002d20 <HAL_DMA_Abort_IT+0x1a8>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d040      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x17c>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a2b      	ldr	r2, [pc, #172]	@ (8002d24 <HAL_DMA_Abort_IT+0x1ac>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d03b      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x17c>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a29      	ldr	r2, [pc, #164]	@ (8002d28 <HAL_DMA_Abort_IT+0x1b0>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d036      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x17c>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a28      	ldr	r2, [pc, #160]	@ (8002d2c <HAL_DMA_Abort_IT+0x1b4>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d031      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x17c>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a26      	ldr	r2, [pc, #152]	@ (8002d30 <HAL_DMA_Abort_IT+0x1b8>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d02c      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x17c>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a25      	ldr	r2, [pc, #148]	@ (8002d34 <HAL_DMA_Abort_IT+0x1bc>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d027      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x17c>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a23      	ldr	r2, [pc, #140]	@ (8002d38 <HAL_DMA_Abort_IT+0x1c0>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d022      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x17c>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a22      	ldr	r2, [pc, #136]	@ (8002d3c <HAL_DMA_Abort_IT+0x1c4>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d01d      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x17c>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a20      	ldr	r2, [pc, #128]	@ (8002d40 <HAL_DMA_Abort_IT+0x1c8>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d018      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x17c>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a1f      	ldr	r2, [pc, #124]	@ (8002d44 <HAL_DMA_Abort_IT+0x1cc>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d013      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x17c>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8002d48 <HAL_DMA_Abort_IT+0x1d0>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d00e      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x17c>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a1c      	ldr	r2, [pc, #112]	@ (8002d4c <HAL_DMA_Abort_IT+0x1d4>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d009      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x17c>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a1a      	ldr	r2, [pc, #104]	@ (8002d50 <HAL_DMA_Abort_IT+0x1d8>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d004      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x17c>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a19      	ldr	r2, [pc, #100]	@ (8002d54 <HAL_DMA_Abort_IT+0x1dc>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d108      	bne.n	8002d06 <HAL_DMA_Abort_IT+0x18e>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f022 0201 	bic.w	r2, r2, #1
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	e178      	b.n	8002ff8 <HAL_DMA_Abort_IT+0x480>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f022 0201 	bic.w	r2, r2, #1
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	e16f      	b.n	8002ff8 <HAL_DMA_Abort_IT+0x480>
 8002d18:	40020010 	.word	0x40020010
 8002d1c:	40020028 	.word	0x40020028
 8002d20:	40020040 	.word	0x40020040
 8002d24:	40020058 	.word	0x40020058
 8002d28:	40020070 	.word	0x40020070
 8002d2c:	40020088 	.word	0x40020088
 8002d30:	400200a0 	.word	0x400200a0
 8002d34:	400200b8 	.word	0x400200b8
 8002d38:	40020410 	.word	0x40020410
 8002d3c:	40020428 	.word	0x40020428
 8002d40:	40020440 	.word	0x40020440
 8002d44:	40020458 	.word	0x40020458
 8002d48:	40020470 	.word	0x40020470
 8002d4c:	40020488 	.word	0x40020488
 8002d50:	400204a0 	.word	0x400204a0
 8002d54:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f022 020e 	bic.w	r2, r2, #14
 8002d66:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a6c      	ldr	r2, [pc, #432]	@ (8002f20 <HAL_DMA_Abort_IT+0x3a8>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d04a      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x290>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a6b      	ldr	r2, [pc, #428]	@ (8002f24 <HAL_DMA_Abort_IT+0x3ac>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d045      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x290>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a69      	ldr	r2, [pc, #420]	@ (8002f28 <HAL_DMA_Abort_IT+0x3b0>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d040      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x290>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a68      	ldr	r2, [pc, #416]	@ (8002f2c <HAL_DMA_Abort_IT+0x3b4>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d03b      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x290>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a66      	ldr	r2, [pc, #408]	@ (8002f30 <HAL_DMA_Abort_IT+0x3b8>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d036      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x290>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a65      	ldr	r2, [pc, #404]	@ (8002f34 <HAL_DMA_Abort_IT+0x3bc>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d031      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x290>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a63      	ldr	r2, [pc, #396]	@ (8002f38 <HAL_DMA_Abort_IT+0x3c0>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d02c      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x290>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a62      	ldr	r2, [pc, #392]	@ (8002f3c <HAL_DMA_Abort_IT+0x3c4>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d027      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x290>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a60      	ldr	r2, [pc, #384]	@ (8002f40 <HAL_DMA_Abort_IT+0x3c8>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d022      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x290>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a5f      	ldr	r2, [pc, #380]	@ (8002f44 <HAL_DMA_Abort_IT+0x3cc>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d01d      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x290>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a5d      	ldr	r2, [pc, #372]	@ (8002f48 <HAL_DMA_Abort_IT+0x3d0>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d018      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x290>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a5c      	ldr	r2, [pc, #368]	@ (8002f4c <HAL_DMA_Abort_IT+0x3d4>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d013      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x290>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a5a      	ldr	r2, [pc, #360]	@ (8002f50 <HAL_DMA_Abort_IT+0x3d8>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d00e      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x290>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a59      	ldr	r2, [pc, #356]	@ (8002f54 <HAL_DMA_Abort_IT+0x3dc>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d009      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x290>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a57      	ldr	r2, [pc, #348]	@ (8002f58 <HAL_DMA_Abort_IT+0x3e0>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d004      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x290>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a56      	ldr	r2, [pc, #344]	@ (8002f5c <HAL_DMA_Abort_IT+0x3e4>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d108      	bne.n	8002e1a <HAL_DMA_Abort_IT+0x2a2>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f022 0201 	bic.w	r2, r2, #1
 8002e16:	601a      	str	r2, [r3, #0]
 8002e18:	e007      	b.n	8002e2a <HAL_DMA_Abort_IT+0x2b2>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 0201 	bic.w	r2, r2, #1
 8002e28:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a3c      	ldr	r2, [pc, #240]	@ (8002f20 <HAL_DMA_Abort_IT+0x3a8>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d072      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a3a      	ldr	r2, [pc, #232]	@ (8002f24 <HAL_DMA_Abort_IT+0x3ac>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d06d      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a39      	ldr	r2, [pc, #228]	@ (8002f28 <HAL_DMA_Abort_IT+0x3b0>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d068      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a37      	ldr	r2, [pc, #220]	@ (8002f2c <HAL_DMA_Abort_IT+0x3b4>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d063      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a36      	ldr	r2, [pc, #216]	@ (8002f30 <HAL_DMA_Abort_IT+0x3b8>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d05e      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a34      	ldr	r2, [pc, #208]	@ (8002f34 <HAL_DMA_Abort_IT+0x3bc>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d059      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a33      	ldr	r2, [pc, #204]	@ (8002f38 <HAL_DMA_Abort_IT+0x3c0>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d054      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a31      	ldr	r2, [pc, #196]	@ (8002f3c <HAL_DMA_Abort_IT+0x3c4>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d04f      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a30      	ldr	r2, [pc, #192]	@ (8002f40 <HAL_DMA_Abort_IT+0x3c8>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d04a      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a2e      	ldr	r2, [pc, #184]	@ (8002f44 <HAL_DMA_Abort_IT+0x3cc>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d045      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a2d      	ldr	r2, [pc, #180]	@ (8002f48 <HAL_DMA_Abort_IT+0x3d0>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d040      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a2b      	ldr	r2, [pc, #172]	@ (8002f4c <HAL_DMA_Abort_IT+0x3d4>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d03b      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a2a      	ldr	r2, [pc, #168]	@ (8002f50 <HAL_DMA_Abort_IT+0x3d8>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d036      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a28      	ldr	r2, [pc, #160]	@ (8002f54 <HAL_DMA_Abort_IT+0x3dc>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d031      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a27      	ldr	r2, [pc, #156]	@ (8002f58 <HAL_DMA_Abort_IT+0x3e0>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d02c      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a25      	ldr	r2, [pc, #148]	@ (8002f5c <HAL_DMA_Abort_IT+0x3e4>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d027      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a24      	ldr	r2, [pc, #144]	@ (8002f60 <HAL_DMA_Abort_IT+0x3e8>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d022      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a22      	ldr	r2, [pc, #136]	@ (8002f64 <HAL_DMA_Abort_IT+0x3ec>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d01d      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a21      	ldr	r2, [pc, #132]	@ (8002f68 <HAL_DMA_Abort_IT+0x3f0>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d018      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a1f      	ldr	r2, [pc, #124]	@ (8002f6c <HAL_DMA_Abort_IT+0x3f4>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d013      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a1e      	ldr	r2, [pc, #120]	@ (8002f70 <HAL_DMA_Abort_IT+0x3f8>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d00e      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a1c      	ldr	r2, [pc, #112]	@ (8002f74 <HAL_DMA_Abort_IT+0x3fc>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d009      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a1b      	ldr	r2, [pc, #108]	@ (8002f78 <HAL_DMA_Abort_IT+0x400>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d004      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x3a2>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a19      	ldr	r2, [pc, #100]	@ (8002f7c <HAL_DMA_Abort_IT+0x404>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d132      	bne.n	8002f80 <HAL_DMA_Abort_IT+0x408>
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e031      	b.n	8002f82 <HAL_DMA_Abort_IT+0x40a>
 8002f1e:	bf00      	nop
 8002f20:	40020010 	.word	0x40020010
 8002f24:	40020028 	.word	0x40020028
 8002f28:	40020040 	.word	0x40020040
 8002f2c:	40020058 	.word	0x40020058
 8002f30:	40020070 	.word	0x40020070
 8002f34:	40020088 	.word	0x40020088
 8002f38:	400200a0 	.word	0x400200a0
 8002f3c:	400200b8 	.word	0x400200b8
 8002f40:	40020410 	.word	0x40020410
 8002f44:	40020428 	.word	0x40020428
 8002f48:	40020440 	.word	0x40020440
 8002f4c:	40020458 	.word	0x40020458
 8002f50:	40020470 	.word	0x40020470
 8002f54:	40020488 	.word	0x40020488
 8002f58:	400204a0 	.word	0x400204a0
 8002f5c:	400204b8 	.word	0x400204b8
 8002f60:	58025408 	.word	0x58025408
 8002f64:	5802541c 	.word	0x5802541c
 8002f68:	58025430 	.word	0x58025430
 8002f6c:	58025444 	.word	0x58025444
 8002f70:	58025458 	.word	0x58025458
 8002f74:	5802546c 	.word	0x5802546c
 8002f78:	58025480 	.word	0x58025480
 8002f7c:	58025494 	.word	0x58025494
 8002f80:	2300      	movs	r3, #0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d028      	beq.n	8002fd8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f94:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f9a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa0:	f003 031f 	and.w	r3, r3, #31
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	409a      	lsls	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002fb4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00c      	beq.n	8002fd8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fc8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002fcc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002fd6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d003      	beq.n	8002ff8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002ff8:	2300      	movs	r3, #0
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3710      	adds	r7, #16
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop

08003004 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b08a      	sub	sp, #40	@ 0x28
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800300c:	2300      	movs	r3, #0
 800300e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003010:	4b67      	ldr	r3, [pc, #412]	@ (80031b0 <HAL_DMA_IRQHandler+0x1ac>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a67      	ldr	r2, [pc, #412]	@ (80031b4 <HAL_DMA_IRQHandler+0x1b0>)
 8003016:	fba2 2303 	umull	r2, r3, r2, r3
 800301a:	0a9b      	lsrs	r3, r3, #10
 800301c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003022:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003028:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800302a:	6a3b      	ldr	r3, [r7, #32]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a5f      	ldr	r2, [pc, #380]	@ (80031b8 <HAL_DMA_IRQHandler+0x1b4>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d04a      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xd2>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a5d      	ldr	r2, [pc, #372]	@ (80031bc <HAL_DMA_IRQHandler+0x1b8>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d045      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xd2>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a5c      	ldr	r2, [pc, #368]	@ (80031c0 <HAL_DMA_IRQHandler+0x1bc>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d040      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xd2>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a5a      	ldr	r2, [pc, #360]	@ (80031c4 <HAL_DMA_IRQHandler+0x1c0>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d03b      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xd2>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a59      	ldr	r2, [pc, #356]	@ (80031c8 <HAL_DMA_IRQHandler+0x1c4>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d036      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xd2>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a57      	ldr	r2, [pc, #348]	@ (80031cc <HAL_DMA_IRQHandler+0x1c8>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d031      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xd2>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a56      	ldr	r2, [pc, #344]	@ (80031d0 <HAL_DMA_IRQHandler+0x1cc>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d02c      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xd2>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a54      	ldr	r2, [pc, #336]	@ (80031d4 <HAL_DMA_IRQHandler+0x1d0>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d027      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xd2>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a53      	ldr	r2, [pc, #332]	@ (80031d8 <HAL_DMA_IRQHandler+0x1d4>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d022      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xd2>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a51      	ldr	r2, [pc, #324]	@ (80031dc <HAL_DMA_IRQHandler+0x1d8>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d01d      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xd2>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a50      	ldr	r2, [pc, #320]	@ (80031e0 <HAL_DMA_IRQHandler+0x1dc>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d018      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xd2>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a4e      	ldr	r2, [pc, #312]	@ (80031e4 <HAL_DMA_IRQHandler+0x1e0>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d013      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xd2>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a4d      	ldr	r2, [pc, #308]	@ (80031e8 <HAL_DMA_IRQHandler+0x1e4>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d00e      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xd2>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a4b      	ldr	r2, [pc, #300]	@ (80031ec <HAL_DMA_IRQHandler+0x1e8>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d009      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xd2>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a4a      	ldr	r2, [pc, #296]	@ (80031f0 <HAL_DMA_IRQHandler+0x1ec>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d004      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xd2>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a48      	ldr	r2, [pc, #288]	@ (80031f4 <HAL_DMA_IRQHandler+0x1f0>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d101      	bne.n	80030da <HAL_DMA_IRQHandler+0xd6>
 80030d6:	2301      	movs	r3, #1
 80030d8:	e000      	b.n	80030dc <HAL_DMA_IRQHandler+0xd8>
 80030da:	2300      	movs	r3, #0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f000 842b 	beq.w	8003938 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e6:	f003 031f 	and.w	r3, r3, #31
 80030ea:	2208      	movs	r2, #8
 80030ec:	409a      	lsls	r2, r3
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	4013      	ands	r3, r2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	f000 80a2 	beq.w	800323c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a2e      	ldr	r2, [pc, #184]	@ (80031b8 <HAL_DMA_IRQHandler+0x1b4>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d04a      	beq.n	8003198 <HAL_DMA_IRQHandler+0x194>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a2d      	ldr	r2, [pc, #180]	@ (80031bc <HAL_DMA_IRQHandler+0x1b8>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d045      	beq.n	8003198 <HAL_DMA_IRQHandler+0x194>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a2b      	ldr	r2, [pc, #172]	@ (80031c0 <HAL_DMA_IRQHandler+0x1bc>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d040      	beq.n	8003198 <HAL_DMA_IRQHandler+0x194>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a2a      	ldr	r2, [pc, #168]	@ (80031c4 <HAL_DMA_IRQHandler+0x1c0>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d03b      	beq.n	8003198 <HAL_DMA_IRQHandler+0x194>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a28      	ldr	r2, [pc, #160]	@ (80031c8 <HAL_DMA_IRQHandler+0x1c4>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d036      	beq.n	8003198 <HAL_DMA_IRQHandler+0x194>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a27      	ldr	r2, [pc, #156]	@ (80031cc <HAL_DMA_IRQHandler+0x1c8>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d031      	beq.n	8003198 <HAL_DMA_IRQHandler+0x194>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a25      	ldr	r2, [pc, #148]	@ (80031d0 <HAL_DMA_IRQHandler+0x1cc>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d02c      	beq.n	8003198 <HAL_DMA_IRQHandler+0x194>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a24      	ldr	r2, [pc, #144]	@ (80031d4 <HAL_DMA_IRQHandler+0x1d0>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d027      	beq.n	8003198 <HAL_DMA_IRQHandler+0x194>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a22      	ldr	r2, [pc, #136]	@ (80031d8 <HAL_DMA_IRQHandler+0x1d4>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d022      	beq.n	8003198 <HAL_DMA_IRQHandler+0x194>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a21      	ldr	r2, [pc, #132]	@ (80031dc <HAL_DMA_IRQHandler+0x1d8>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d01d      	beq.n	8003198 <HAL_DMA_IRQHandler+0x194>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a1f      	ldr	r2, [pc, #124]	@ (80031e0 <HAL_DMA_IRQHandler+0x1dc>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d018      	beq.n	8003198 <HAL_DMA_IRQHandler+0x194>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a1e      	ldr	r2, [pc, #120]	@ (80031e4 <HAL_DMA_IRQHandler+0x1e0>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d013      	beq.n	8003198 <HAL_DMA_IRQHandler+0x194>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a1c      	ldr	r2, [pc, #112]	@ (80031e8 <HAL_DMA_IRQHandler+0x1e4>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d00e      	beq.n	8003198 <HAL_DMA_IRQHandler+0x194>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a1b      	ldr	r2, [pc, #108]	@ (80031ec <HAL_DMA_IRQHandler+0x1e8>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d009      	beq.n	8003198 <HAL_DMA_IRQHandler+0x194>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a19      	ldr	r2, [pc, #100]	@ (80031f0 <HAL_DMA_IRQHandler+0x1ec>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d004      	beq.n	8003198 <HAL_DMA_IRQHandler+0x194>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a18      	ldr	r2, [pc, #96]	@ (80031f4 <HAL_DMA_IRQHandler+0x1f0>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d12f      	bne.n	80031f8 <HAL_DMA_IRQHandler+0x1f4>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0304 	and.w	r3, r3, #4
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	bf14      	ite	ne
 80031a6:	2301      	movne	r3, #1
 80031a8:	2300      	moveq	r3, #0
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	e02e      	b.n	800320c <HAL_DMA_IRQHandler+0x208>
 80031ae:	bf00      	nop
 80031b0:	24000000 	.word	0x24000000
 80031b4:	1b4e81b5 	.word	0x1b4e81b5
 80031b8:	40020010 	.word	0x40020010
 80031bc:	40020028 	.word	0x40020028
 80031c0:	40020040 	.word	0x40020040
 80031c4:	40020058 	.word	0x40020058
 80031c8:	40020070 	.word	0x40020070
 80031cc:	40020088 	.word	0x40020088
 80031d0:	400200a0 	.word	0x400200a0
 80031d4:	400200b8 	.word	0x400200b8
 80031d8:	40020410 	.word	0x40020410
 80031dc:	40020428 	.word	0x40020428
 80031e0:	40020440 	.word	0x40020440
 80031e4:	40020458 	.word	0x40020458
 80031e8:	40020470 	.word	0x40020470
 80031ec:	40020488 	.word	0x40020488
 80031f0:	400204a0 	.word	0x400204a0
 80031f4:	400204b8 	.word	0x400204b8
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0308 	and.w	r3, r3, #8
 8003202:	2b00      	cmp	r3, #0
 8003204:	bf14      	ite	ne
 8003206:	2301      	movne	r3, #1
 8003208:	2300      	moveq	r3, #0
 800320a:	b2db      	uxtb	r3, r3
 800320c:	2b00      	cmp	r3, #0
 800320e:	d015      	beq.n	800323c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f022 0204 	bic.w	r2, r2, #4
 800321e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003224:	f003 031f 	and.w	r3, r3, #31
 8003228:	2208      	movs	r2, #8
 800322a:	409a      	lsls	r2, r3
 800322c:	6a3b      	ldr	r3, [r7, #32]
 800322e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003234:	f043 0201 	orr.w	r2, r3, #1
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003240:	f003 031f 	and.w	r3, r3, #31
 8003244:	69ba      	ldr	r2, [r7, #24]
 8003246:	fa22 f303 	lsr.w	r3, r2, r3
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	d06e      	beq.n	8003330 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a69      	ldr	r2, [pc, #420]	@ (80033fc <HAL_DMA_IRQHandler+0x3f8>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d04a      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2ee>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a67      	ldr	r2, [pc, #412]	@ (8003400 <HAL_DMA_IRQHandler+0x3fc>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d045      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2ee>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a66      	ldr	r2, [pc, #408]	@ (8003404 <HAL_DMA_IRQHandler+0x400>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d040      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2ee>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a64      	ldr	r2, [pc, #400]	@ (8003408 <HAL_DMA_IRQHandler+0x404>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d03b      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2ee>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a63      	ldr	r2, [pc, #396]	@ (800340c <HAL_DMA_IRQHandler+0x408>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d036      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2ee>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a61      	ldr	r2, [pc, #388]	@ (8003410 <HAL_DMA_IRQHandler+0x40c>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d031      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2ee>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a60      	ldr	r2, [pc, #384]	@ (8003414 <HAL_DMA_IRQHandler+0x410>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d02c      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2ee>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a5e      	ldr	r2, [pc, #376]	@ (8003418 <HAL_DMA_IRQHandler+0x414>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d027      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2ee>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a5d      	ldr	r2, [pc, #372]	@ (800341c <HAL_DMA_IRQHandler+0x418>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d022      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2ee>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a5b      	ldr	r2, [pc, #364]	@ (8003420 <HAL_DMA_IRQHandler+0x41c>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d01d      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2ee>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a5a      	ldr	r2, [pc, #360]	@ (8003424 <HAL_DMA_IRQHandler+0x420>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d018      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2ee>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a58      	ldr	r2, [pc, #352]	@ (8003428 <HAL_DMA_IRQHandler+0x424>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d013      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2ee>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a57      	ldr	r2, [pc, #348]	@ (800342c <HAL_DMA_IRQHandler+0x428>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d00e      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2ee>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a55      	ldr	r2, [pc, #340]	@ (8003430 <HAL_DMA_IRQHandler+0x42c>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d009      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2ee>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a54      	ldr	r2, [pc, #336]	@ (8003434 <HAL_DMA_IRQHandler+0x430>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d004      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2ee>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a52      	ldr	r2, [pc, #328]	@ (8003438 <HAL_DMA_IRQHandler+0x434>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d10a      	bne.n	8003308 <HAL_DMA_IRQHandler+0x304>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	695b      	ldr	r3, [r3, #20]
 80032f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	bf14      	ite	ne
 8003300:	2301      	movne	r3, #1
 8003302:	2300      	moveq	r3, #0
 8003304:	b2db      	uxtb	r3, r3
 8003306:	e003      	b.n	8003310 <HAL_DMA_IRQHandler+0x30c>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2300      	movs	r3, #0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d00d      	beq.n	8003330 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003318:	f003 031f 	and.w	r3, r3, #31
 800331c:	2201      	movs	r2, #1
 800331e:	409a      	lsls	r2, r3
 8003320:	6a3b      	ldr	r3, [r7, #32]
 8003322:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003328:	f043 0202 	orr.w	r2, r3, #2
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003334:	f003 031f 	and.w	r3, r3, #31
 8003338:	2204      	movs	r2, #4
 800333a:	409a      	lsls	r2, r3
 800333c:	69bb      	ldr	r3, [r7, #24]
 800333e:	4013      	ands	r3, r2
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 808f 	beq.w	8003464 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a2c      	ldr	r2, [pc, #176]	@ (80033fc <HAL_DMA_IRQHandler+0x3f8>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d04a      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x3e2>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a2a      	ldr	r2, [pc, #168]	@ (8003400 <HAL_DMA_IRQHandler+0x3fc>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d045      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x3e2>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a29      	ldr	r2, [pc, #164]	@ (8003404 <HAL_DMA_IRQHandler+0x400>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d040      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x3e2>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a27      	ldr	r2, [pc, #156]	@ (8003408 <HAL_DMA_IRQHandler+0x404>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d03b      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x3e2>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a26      	ldr	r2, [pc, #152]	@ (800340c <HAL_DMA_IRQHandler+0x408>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d036      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x3e2>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a24      	ldr	r2, [pc, #144]	@ (8003410 <HAL_DMA_IRQHandler+0x40c>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d031      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x3e2>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a23      	ldr	r2, [pc, #140]	@ (8003414 <HAL_DMA_IRQHandler+0x410>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d02c      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x3e2>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a21      	ldr	r2, [pc, #132]	@ (8003418 <HAL_DMA_IRQHandler+0x414>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d027      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x3e2>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a20      	ldr	r2, [pc, #128]	@ (800341c <HAL_DMA_IRQHandler+0x418>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d022      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x3e2>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a1e      	ldr	r2, [pc, #120]	@ (8003420 <HAL_DMA_IRQHandler+0x41c>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d01d      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x3e2>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a1d      	ldr	r2, [pc, #116]	@ (8003424 <HAL_DMA_IRQHandler+0x420>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d018      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x3e2>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a1b      	ldr	r2, [pc, #108]	@ (8003428 <HAL_DMA_IRQHandler+0x424>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d013      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x3e2>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a1a      	ldr	r2, [pc, #104]	@ (800342c <HAL_DMA_IRQHandler+0x428>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d00e      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x3e2>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a18      	ldr	r2, [pc, #96]	@ (8003430 <HAL_DMA_IRQHandler+0x42c>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d009      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x3e2>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a17      	ldr	r2, [pc, #92]	@ (8003434 <HAL_DMA_IRQHandler+0x430>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d004      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x3e2>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a15      	ldr	r2, [pc, #84]	@ (8003438 <HAL_DMA_IRQHandler+0x434>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d12a      	bne.n	800343c <HAL_DMA_IRQHandler+0x438>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0302 	and.w	r3, r3, #2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	bf14      	ite	ne
 80033f4:	2301      	movne	r3, #1
 80033f6:	2300      	moveq	r3, #0
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	e023      	b.n	8003444 <HAL_DMA_IRQHandler+0x440>
 80033fc:	40020010 	.word	0x40020010
 8003400:	40020028 	.word	0x40020028
 8003404:	40020040 	.word	0x40020040
 8003408:	40020058 	.word	0x40020058
 800340c:	40020070 	.word	0x40020070
 8003410:	40020088 	.word	0x40020088
 8003414:	400200a0 	.word	0x400200a0
 8003418:	400200b8 	.word	0x400200b8
 800341c:	40020410 	.word	0x40020410
 8003420:	40020428 	.word	0x40020428
 8003424:	40020440 	.word	0x40020440
 8003428:	40020458 	.word	0x40020458
 800342c:	40020470 	.word	0x40020470
 8003430:	40020488 	.word	0x40020488
 8003434:	400204a0 	.word	0x400204a0
 8003438:	400204b8 	.word	0x400204b8
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2300      	movs	r3, #0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00d      	beq.n	8003464 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800344c:	f003 031f 	and.w	r3, r3, #31
 8003450:	2204      	movs	r2, #4
 8003452:	409a      	lsls	r2, r3
 8003454:	6a3b      	ldr	r3, [r7, #32]
 8003456:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800345c:	f043 0204 	orr.w	r2, r3, #4
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003468:	f003 031f 	and.w	r3, r3, #31
 800346c:	2210      	movs	r2, #16
 800346e:	409a      	lsls	r2, r3
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	4013      	ands	r3, r2
 8003474:	2b00      	cmp	r3, #0
 8003476:	f000 80a6 	beq.w	80035c6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a85      	ldr	r2, [pc, #532]	@ (8003694 <HAL_DMA_IRQHandler+0x690>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d04a      	beq.n	800351a <HAL_DMA_IRQHandler+0x516>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a83      	ldr	r2, [pc, #524]	@ (8003698 <HAL_DMA_IRQHandler+0x694>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d045      	beq.n	800351a <HAL_DMA_IRQHandler+0x516>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a82      	ldr	r2, [pc, #520]	@ (800369c <HAL_DMA_IRQHandler+0x698>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d040      	beq.n	800351a <HAL_DMA_IRQHandler+0x516>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a80      	ldr	r2, [pc, #512]	@ (80036a0 <HAL_DMA_IRQHandler+0x69c>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d03b      	beq.n	800351a <HAL_DMA_IRQHandler+0x516>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a7f      	ldr	r2, [pc, #508]	@ (80036a4 <HAL_DMA_IRQHandler+0x6a0>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d036      	beq.n	800351a <HAL_DMA_IRQHandler+0x516>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a7d      	ldr	r2, [pc, #500]	@ (80036a8 <HAL_DMA_IRQHandler+0x6a4>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d031      	beq.n	800351a <HAL_DMA_IRQHandler+0x516>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a7c      	ldr	r2, [pc, #496]	@ (80036ac <HAL_DMA_IRQHandler+0x6a8>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d02c      	beq.n	800351a <HAL_DMA_IRQHandler+0x516>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a7a      	ldr	r2, [pc, #488]	@ (80036b0 <HAL_DMA_IRQHandler+0x6ac>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d027      	beq.n	800351a <HAL_DMA_IRQHandler+0x516>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a79      	ldr	r2, [pc, #484]	@ (80036b4 <HAL_DMA_IRQHandler+0x6b0>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d022      	beq.n	800351a <HAL_DMA_IRQHandler+0x516>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a77      	ldr	r2, [pc, #476]	@ (80036b8 <HAL_DMA_IRQHandler+0x6b4>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d01d      	beq.n	800351a <HAL_DMA_IRQHandler+0x516>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a76      	ldr	r2, [pc, #472]	@ (80036bc <HAL_DMA_IRQHandler+0x6b8>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d018      	beq.n	800351a <HAL_DMA_IRQHandler+0x516>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a74      	ldr	r2, [pc, #464]	@ (80036c0 <HAL_DMA_IRQHandler+0x6bc>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d013      	beq.n	800351a <HAL_DMA_IRQHandler+0x516>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a73      	ldr	r2, [pc, #460]	@ (80036c4 <HAL_DMA_IRQHandler+0x6c0>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d00e      	beq.n	800351a <HAL_DMA_IRQHandler+0x516>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a71      	ldr	r2, [pc, #452]	@ (80036c8 <HAL_DMA_IRQHandler+0x6c4>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d009      	beq.n	800351a <HAL_DMA_IRQHandler+0x516>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a70      	ldr	r2, [pc, #448]	@ (80036cc <HAL_DMA_IRQHandler+0x6c8>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d004      	beq.n	800351a <HAL_DMA_IRQHandler+0x516>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a6e      	ldr	r2, [pc, #440]	@ (80036d0 <HAL_DMA_IRQHandler+0x6cc>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d10a      	bne.n	8003530 <HAL_DMA_IRQHandler+0x52c>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0308 	and.w	r3, r3, #8
 8003524:	2b00      	cmp	r3, #0
 8003526:	bf14      	ite	ne
 8003528:	2301      	movne	r3, #1
 800352a:	2300      	moveq	r3, #0
 800352c:	b2db      	uxtb	r3, r3
 800352e:	e009      	b.n	8003544 <HAL_DMA_IRQHandler+0x540>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0304 	and.w	r3, r3, #4
 800353a:	2b00      	cmp	r3, #0
 800353c:	bf14      	ite	ne
 800353e:	2301      	movne	r3, #1
 8003540:	2300      	moveq	r3, #0
 8003542:	b2db      	uxtb	r3, r3
 8003544:	2b00      	cmp	r3, #0
 8003546:	d03e      	beq.n	80035c6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800354c:	f003 031f 	and.w	r3, r3, #31
 8003550:	2210      	movs	r2, #16
 8003552:	409a      	lsls	r2, r3
 8003554:	6a3b      	ldr	r3, [r7, #32]
 8003556:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d018      	beq.n	8003598 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d108      	bne.n	8003586 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003578:	2b00      	cmp	r3, #0
 800357a:	d024      	beq.n	80035c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	4798      	blx	r3
 8003584:	e01f      	b.n	80035c6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800358a:	2b00      	cmp	r3, #0
 800358c:	d01b      	beq.n	80035c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	4798      	blx	r3
 8003596:	e016      	b.n	80035c6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d107      	bne.n	80035b6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 0208 	bic.w	r2, r2, #8
 80035b4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d003      	beq.n	80035c6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ca:	f003 031f 	and.w	r3, r3, #31
 80035ce:	2220      	movs	r2, #32
 80035d0:	409a      	lsls	r2, r3
 80035d2:	69bb      	ldr	r3, [r7, #24]
 80035d4:	4013      	ands	r3, r2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	f000 8110 	beq.w	80037fc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a2c      	ldr	r2, [pc, #176]	@ (8003694 <HAL_DMA_IRQHandler+0x690>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d04a      	beq.n	800367c <HAL_DMA_IRQHandler+0x678>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a2b      	ldr	r2, [pc, #172]	@ (8003698 <HAL_DMA_IRQHandler+0x694>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d045      	beq.n	800367c <HAL_DMA_IRQHandler+0x678>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a29      	ldr	r2, [pc, #164]	@ (800369c <HAL_DMA_IRQHandler+0x698>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d040      	beq.n	800367c <HAL_DMA_IRQHandler+0x678>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a28      	ldr	r2, [pc, #160]	@ (80036a0 <HAL_DMA_IRQHandler+0x69c>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d03b      	beq.n	800367c <HAL_DMA_IRQHandler+0x678>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a26      	ldr	r2, [pc, #152]	@ (80036a4 <HAL_DMA_IRQHandler+0x6a0>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d036      	beq.n	800367c <HAL_DMA_IRQHandler+0x678>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a25      	ldr	r2, [pc, #148]	@ (80036a8 <HAL_DMA_IRQHandler+0x6a4>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d031      	beq.n	800367c <HAL_DMA_IRQHandler+0x678>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a23      	ldr	r2, [pc, #140]	@ (80036ac <HAL_DMA_IRQHandler+0x6a8>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d02c      	beq.n	800367c <HAL_DMA_IRQHandler+0x678>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a22      	ldr	r2, [pc, #136]	@ (80036b0 <HAL_DMA_IRQHandler+0x6ac>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d027      	beq.n	800367c <HAL_DMA_IRQHandler+0x678>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a20      	ldr	r2, [pc, #128]	@ (80036b4 <HAL_DMA_IRQHandler+0x6b0>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d022      	beq.n	800367c <HAL_DMA_IRQHandler+0x678>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a1f      	ldr	r2, [pc, #124]	@ (80036b8 <HAL_DMA_IRQHandler+0x6b4>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d01d      	beq.n	800367c <HAL_DMA_IRQHandler+0x678>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a1d      	ldr	r2, [pc, #116]	@ (80036bc <HAL_DMA_IRQHandler+0x6b8>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d018      	beq.n	800367c <HAL_DMA_IRQHandler+0x678>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a1c      	ldr	r2, [pc, #112]	@ (80036c0 <HAL_DMA_IRQHandler+0x6bc>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d013      	beq.n	800367c <HAL_DMA_IRQHandler+0x678>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a1a      	ldr	r2, [pc, #104]	@ (80036c4 <HAL_DMA_IRQHandler+0x6c0>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d00e      	beq.n	800367c <HAL_DMA_IRQHandler+0x678>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a19      	ldr	r2, [pc, #100]	@ (80036c8 <HAL_DMA_IRQHandler+0x6c4>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d009      	beq.n	800367c <HAL_DMA_IRQHandler+0x678>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a17      	ldr	r2, [pc, #92]	@ (80036cc <HAL_DMA_IRQHandler+0x6c8>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d004      	beq.n	800367c <HAL_DMA_IRQHandler+0x678>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a16      	ldr	r2, [pc, #88]	@ (80036d0 <HAL_DMA_IRQHandler+0x6cc>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d12b      	bne.n	80036d4 <HAL_DMA_IRQHandler+0x6d0>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0310 	and.w	r3, r3, #16
 8003686:	2b00      	cmp	r3, #0
 8003688:	bf14      	ite	ne
 800368a:	2301      	movne	r3, #1
 800368c:	2300      	moveq	r3, #0
 800368e:	b2db      	uxtb	r3, r3
 8003690:	e02a      	b.n	80036e8 <HAL_DMA_IRQHandler+0x6e4>
 8003692:	bf00      	nop
 8003694:	40020010 	.word	0x40020010
 8003698:	40020028 	.word	0x40020028
 800369c:	40020040 	.word	0x40020040
 80036a0:	40020058 	.word	0x40020058
 80036a4:	40020070 	.word	0x40020070
 80036a8:	40020088 	.word	0x40020088
 80036ac:	400200a0 	.word	0x400200a0
 80036b0:	400200b8 	.word	0x400200b8
 80036b4:	40020410 	.word	0x40020410
 80036b8:	40020428 	.word	0x40020428
 80036bc:	40020440 	.word	0x40020440
 80036c0:	40020458 	.word	0x40020458
 80036c4:	40020470 	.word	0x40020470
 80036c8:	40020488 	.word	0x40020488
 80036cc:	400204a0 	.word	0x400204a0
 80036d0:	400204b8 	.word	0x400204b8
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0302 	and.w	r3, r3, #2
 80036de:	2b00      	cmp	r3, #0
 80036e0:	bf14      	ite	ne
 80036e2:	2301      	movne	r3, #1
 80036e4:	2300      	moveq	r3, #0
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	f000 8087 	beq.w	80037fc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036f2:	f003 031f 	and.w	r3, r3, #31
 80036f6:	2220      	movs	r2, #32
 80036f8:	409a      	lsls	r2, r3
 80036fa:	6a3b      	ldr	r3, [r7, #32]
 80036fc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003704:	b2db      	uxtb	r3, r3
 8003706:	2b04      	cmp	r3, #4
 8003708:	d139      	bne.n	800377e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f022 0216 	bic.w	r2, r2, #22
 8003718:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	695a      	ldr	r2, [r3, #20]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003728:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372e:	2b00      	cmp	r3, #0
 8003730:	d103      	bne.n	800373a <HAL_DMA_IRQHandler+0x736>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003736:	2b00      	cmp	r3, #0
 8003738:	d007      	beq.n	800374a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f022 0208 	bic.w	r2, r2, #8
 8003748:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800374e:	f003 031f 	and.w	r3, r3, #31
 8003752:	223f      	movs	r2, #63	@ 0x3f
 8003754:	409a      	lsls	r2, r3
 8003756:	6a3b      	ldr	r3, [r7, #32]
 8003758:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2201      	movs	r2, #1
 800375e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800376e:	2b00      	cmp	r3, #0
 8003770:	f000 834a 	beq.w	8003e08 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	4798      	blx	r3
          }
          return;
 800377c:	e344      	b.n	8003e08 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d018      	beq.n	80037be <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d108      	bne.n	80037ac <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d02c      	beq.n	80037fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	4798      	blx	r3
 80037aa:	e027      	b.n	80037fc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d023      	beq.n	80037fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	4798      	blx	r3
 80037bc:	e01e      	b.n	80037fc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10f      	bne.n	80037ec <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f022 0210 	bic.w	r2, r2, #16
 80037da:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d003      	beq.n	80037fc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003800:	2b00      	cmp	r3, #0
 8003802:	f000 8306 	beq.w	8003e12 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	2b00      	cmp	r3, #0
 8003810:	f000 8088 	beq.w	8003924 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2204      	movs	r2, #4
 8003818:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a7a      	ldr	r2, [pc, #488]	@ (8003a0c <HAL_DMA_IRQHandler+0xa08>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d04a      	beq.n	80038bc <HAL_DMA_IRQHandler+0x8b8>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a79      	ldr	r2, [pc, #484]	@ (8003a10 <HAL_DMA_IRQHandler+0xa0c>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d045      	beq.n	80038bc <HAL_DMA_IRQHandler+0x8b8>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a77      	ldr	r2, [pc, #476]	@ (8003a14 <HAL_DMA_IRQHandler+0xa10>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d040      	beq.n	80038bc <HAL_DMA_IRQHandler+0x8b8>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a76      	ldr	r2, [pc, #472]	@ (8003a18 <HAL_DMA_IRQHandler+0xa14>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d03b      	beq.n	80038bc <HAL_DMA_IRQHandler+0x8b8>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a74      	ldr	r2, [pc, #464]	@ (8003a1c <HAL_DMA_IRQHandler+0xa18>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d036      	beq.n	80038bc <HAL_DMA_IRQHandler+0x8b8>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a73      	ldr	r2, [pc, #460]	@ (8003a20 <HAL_DMA_IRQHandler+0xa1c>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d031      	beq.n	80038bc <HAL_DMA_IRQHandler+0x8b8>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a71      	ldr	r2, [pc, #452]	@ (8003a24 <HAL_DMA_IRQHandler+0xa20>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d02c      	beq.n	80038bc <HAL_DMA_IRQHandler+0x8b8>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a70      	ldr	r2, [pc, #448]	@ (8003a28 <HAL_DMA_IRQHandler+0xa24>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d027      	beq.n	80038bc <HAL_DMA_IRQHandler+0x8b8>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a6e      	ldr	r2, [pc, #440]	@ (8003a2c <HAL_DMA_IRQHandler+0xa28>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d022      	beq.n	80038bc <HAL_DMA_IRQHandler+0x8b8>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a6d      	ldr	r2, [pc, #436]	@ (8003a30 <HAL_DMA_IRQHandler+0xa2c>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d01d      	beq.n	80038bc <HAL_DMA_IRQHandler+0x8b8>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a6b      	ldr	r2, [pc, #428]	@ (8003a34 <HAL_DMA_IRQHandler+0xa30>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d018      	beq.n	80038bc <HAL_DMA_IRQHandler+0x8b8>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a6a      	ldr	r2, [pc, #424]	@ (8003a38 <HAL_DMA_IRQHandler+0xa34>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d013      	beq.n	80038bc <HAL_DMA_IRQHandler+0x8b8>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a68      	ldr	r2, [pc, #416]	@ (8003a3c <HAL_DMA_IRQHandler+0xa38>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d00e      	beq.n	80038bc <HAL_DMA_IRQHandler+0x8b8>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a67      	ldr	r2, [pc, #412]	@ (8003a40 <HAL_DMA_IRQHandler+0xa3c>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d009      	beq.n	80038bc <HAL_DMA_IRQHandler+0x8b8>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a65      	ldr	r2, [pc, #404]	@ (8003a44 <HAL_DMA_IRQHandler+0xa40>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d004      	beq.n	80038bc <HAL_DMA_IRQHandler+0x8b8>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a64      	ldr	r2, [pc, #400]	@ (8003a48 <HAL_DMA_IRQHandler+0xa44>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d108      	bne.n	80038ce <HAL_DMA_IRQHandler+0x8ca>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f022 0201 	bic.w	r2, r2, #1
 80038ca:	601a      	str	r2, [r3, #0]
 80038cc:	e007      	b.n	80038de <HAL_DMA_IRQHandler+0x8da>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f022 0201 	bic.w	r2, r2, #1
 80038dc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	3301      	adds	r3, #1
 80038e2:	60fb      	str	r3, [r7, #12]
 80038e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d307      	bcc.n	80038fa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0301 	and.w	r3, r3, #1
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1f2      	bne.n	80038de <HAL_DMA_IRQHandler+0x8da>
 80038f8:	e000      	b.n	80038fc <HAL_DMA_IRQHandler+0x8f8>
            break;
 80038fa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b00      	cmp	r3, #0
 8003908:	d004      	beq.n	8003914 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2203      	movs	r2, #3
 800390e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003912:	e003      	b.n	800391c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003928:	2b00      	cmp	r3, #0
 800392a:	f000 8272 	beq.w	8003e12 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	4798      	blx	r3
 8003936:	e26c      	b.n	8003e12 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a43      	ldr	r2, [pc, #268]	@ (8003a4c <HAL_DMA_IRQHandler+0xa48>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d022      	beq.n	8003988 <HAL_DMA_IRQHandler+0x984>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a42      	ldr	r2, [pc, #264]	@ (8003a50 <HAL_DMA_IRQHandler+0xa4c>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d01d      	beq.n	8003988 <HAL_DMA_IRQHandler+0x984>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a40      	ldr	r2, [pc, #256]	@ (8003a54 <HAL_DMA_IRQHandler+0xa50>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d018      	beq.n	8003988 <HAL_DMA_IRQHandler+0x984>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a3f      	ldr	r2, [pc, #252]	@ (8003a58 <HAL_DMA_IRQHandler+0xa54>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d013      	beq.n	8003988 <HAL_DMA_IRQHandler+0x984>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a3d      	ldr	r2, [pc, #244]	@ (8003a5c <HAL_DMA_IRQHandler+0xa58>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d00e      	beq.n	8003988 <HAL_DMA_IRQHandler+0x984>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a3c      	ldr	r2, [pc, #240]	@ (8003a60 <HAL_DMA_IRQHandler+0xa5c>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d009      	beq.n	8003988 <HAL_DMA_IRQHandler+0x984>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a3a      	ldr	r2, [pc, #232]	@ (8003a64 <HAL_DMA_IRQHandler+0xa60>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d004      	beq.n	8003988 <HAL_DMA_IRQHandler+0x984>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a39      	ldr	r2, [pc, #228]	@ (8003a68 <HAL_DMA_IRQHandler+0xa64>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d101      	bne.n	800398c <HAL_DMA_IRQHandler+0x988>
 8003988:	2301      	movs	r3, #1
 800398a:	e000      	b.n	800398e <HAL_DMA_IRQHandler+0x98a>
 800398c:	2300      	movs	r3, #0
 800398e:	2b00      	cmp	r3, #0
 8003990:	f000 823f 	beq.w	8003e12 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039a0:	f003 031f 	and.w	r3, r3, #31
 80039a4:	2204      	movs	r2, #4
 80039a6:	409a      	lsls	r2, r3
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	4013      	ands	r3, r2
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	f000 80cd 	beq.w	8003b4c <HAL_DMA_IRQHandler+0xb48>
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	f003 0304 	and.w	r3, r3, #4
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	f000 80c7 	beq.w	8003b4c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c2:	f003 031f 	and.w	r3, r3, #31
 80039c6:	2204      	movs	r2, #4
 80039c8:	409a      	lsls	r2, r3
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d049      	beq.n	8003a6c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d109      	bne.n	80039f6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	f000 8210 	beq.w	8003e0c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80039f4:	e20a      	b.n	8003e0c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	f000 8206 	beq.w	8003e0c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a08:	e200      	b.n	8003e0c <HAL_DMA_IRQHandler+0xe08>
 8003a0a:	bf00      	nop
 8003a0c:	40020010 	.word	0x40020010
 8003a10:	40020028 	.word	0x40020028
 8003a14:	40020040 	.word	0x40020040
 8003a18:	40020058 	.word	0x40020058
 8003a1c:	40020070 	.word	0x40020070
 8003a20:	40020088 	.word	0x40020088
 8003a24:	400200a0 	.word	0x400200a0
 8003a28:	400200b8 	.word	0x400200b8
 8003a2c:	40020410 	.word	0x40020410
 8003a30:	40020428 	.word	0x40020428
 8003a34:	40020440 	.word	0x40020440
 8003a38:	40020458 	.word	0x40020458
 8003a3c:	40020470 	.word	0x40020470
 8003a40:	40020488 	.word	0x40020488
 8003a44:	400204a0 	.word	0x400204a0
 8003a48:	400204b8 	.word	0x400204b8
 8003a4c:	58025408 	.word	0x58025408
 8003a50:	5802541c 	.word	0x5802541c
 8003a54:	58025430 	.word	0x58025430
 8003a58:	58025444 	.word	0x58025444
 8003a5c:	58025458 	.word	0x58025458
 8003a60:	5802546c 	.word	0x5802546c
 8003a64:	58025480 	.word	0x58025480
 8003a68:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	f003 0320 	and.w	r3, r3, #32
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d160      	bne.n	8003b38 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a7f      	ldr	r2, [pc, #508]	@ (8003c78 <HAL_DMA_IRQHandler+0xc74>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d04a      	beq.n	8003b16 <HAL_DMA_IRQHandler+0xb12>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a7d      	ldr	r2, [pc, #500]	@ (8003c7c <HAL_DMA_IRQHandler+0xc78>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d045      	beq.n	8003b16 <HAL_DMA_IRQHandler+0xb12>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a7c      	ldr	r2, [pc, #496]	@ (8003c80 <HAL_DMA_IRQHandler+0xc7c>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d040      	beq.n	8003b16 <HAL_DMA_IRQHandler+0xb12>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a7a      	ldr	r2, [pc, #488]	@ (8003c84 <HAL_DMA_IRQHandler+0xc80>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d03b      	beq.n	8003b16 <HAL_DMA_IRQHandler+0xb12>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a79      	ldr	r2, [pc, #484]	@ (8003c88 <HAL_DMA_IRQHandler+0xc84>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d036      	beq.n	8003b16 <HAL_DMA_IRQHandler+0xb12>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a77      	ldr	r2, [pc, #476]	@ (8003c8c <HAL_DMA_IRQHandler+0xc88>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d031      	beq.n	8003b16 <HAL_DMA_IRQHandler+0xb12>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a76      	ldr	r2, [pc, #472]	@ (8003c90 <HAL_DMA_IRQHandler+0xc8c>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d02c      	beq.n	8003b16 <HAL_DMA_IRQHandler+0xb12>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a74      	ldr	r2, [pc, #464]	@ (8003c94 <HAL_DMA_IRQHandler+0xc90>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d027      	beq.n	8003b16 <HAL_DMA_IRQHandler+0xb12>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a73      	ldr	r2, [pc, #460]	@ (8003c98 <HAL_DMA_IRQHandler+0xc94>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d022      	beq.n	8003b16 <HAL_DMA_IRQHandler+0xb12>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a71      	ldr	r2, [pc, #452]	@ (8003c9c <HAL_DMA_IRQHandler+0xc98>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d01d      	beq.n	8003b16 <HAL_DMA_IRQHandler+0xb12>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a70      	ldr	r2, [pc, #448]	@ (8003ca0 <HAL_DMA_IRQHandler+0xc9c>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d018      	beq.n	8003b16 <HAL_DMA_IRQHandler+0xb12>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a6e      	ldr	r2, [pc, #440]	@ (8003ca4 <HAL_DMA_IRQHandler+0xca0>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d013      	beq.n	8003b16 <HAL_DMA_IRQHandler+0xb12>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a6d      	ldr	r2, [pc, #436]	@ (8003ca8 <HAL_DMA_IRQHandler+0xca4>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d00e      	beq.n	8003b16 <HAL_DMA_IRQHandler+0xb12>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a6b      	ldr	r2, [pc, #428]	@ (8003cac <HAL_DMA_IRQHandler+0xca8>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d009      	beq.n	8003b16 <HAL_DMA_IRQHandler+0xb12>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a6a      	ldr	r2, [pc, #424]	@ (8003cb0 <HAL_DMA_IRQHandler+0xcac>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d004      	beq.n	8003b16 <HAL_DMA_IRQHandler+0xb12>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a68      	ldr	r2, [pc, #416]	@ (8003cb4 <HAL_DMA_IRQHandler+0xcb0>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d108      	bne.n	8003b28 <HAL_DMA_IRQHandler+0xb24>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f022 0208 	bic.w	r2, r2, #8
 8003b24:	601a      	str	r2, [r3, #0]
 8003b26:	e007      	b.n	8003b38 <HAL_DMA_IRQHandler+0xb34>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 0204 	bic.w	r2, r2, #4
 8003b36:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f000 8165 	beq.w	8003e0c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b4a:	e15f      	b.n	8003e0c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b50:	f003 031f 	and.w	r3, r3, #31
 8003b54:	2202      	movs	r2, #2
 8003b56:	409a      	lsls	r2, r3
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f000 80c5 	beq.w	8003cec <HAL_DMA_IRQHandler+0xce8>
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	f003 0302 	and.w	r3, r3, #2
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	f000 80bf 	beq.w	8003cec <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b72:	f003 031f 	and.w	r3, r3, #31
 8003b76:	2202      	movs	r2, #2
 8003b78:	409a      	lsls	r2, r3
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d018      	beq.n	8003bba <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d109      	bne.n	8003ba6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	f000 813a 	beq.w	8003e10 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ba4:	e134      	b.n	8003e10 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	f000 8130 	beq.w	8003e10 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003bb8:	e12a      	b.n	8003e10 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	f003 0320 	and.w	r3, r3, #32
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f040 8089 	bne.w	8003cd8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a2b      	ldr	r2, [pc, #172]	@ (8003c78 <HAL_DMA_IRQHandler+0xc74>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d04a      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xc62>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a29      	ldr	r2, [pc, #164]	@ (8003c7c <HAL_DMA_IRQHandler+0xc78>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d045      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xc62>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a28      	ldr	r2, [pc, #160]	@ (8003c80 <HAL_DMA_IRQHandler+0xc7c>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d040      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xc62>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a26      	ldr	r2, [pc, #152]	@ (8003c84 <HAL_DMA_IRQHandler+0xc80>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d03b      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xc62>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a25      	ldr	r2, [pc, #148]	@ (8003c88 <HAL_DMA_IRQHandler+0xc84>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d036      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xc62>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a23      	ldr	r2, [pc, #140]	@ (8003c8c <HAL_DMA_IRQHandler+0xc88>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d031      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xc62>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a22      	ldr	r2, [pc, #136]	@ (8003c90 <HAL_DMA_IRQHandler+0xc8c>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d02c      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xc62>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a20      	ldr	r2, [pc, #128]	@ (8003c94 <HAL_DMA_IRQHandler+0xc90>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d027      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xc62>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a1f      	ldr	r2, [pc, #124]	@ (8003c98 <HAL_DMA_IRQHandler+0xc94>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d022      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xc62>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a1d      	ldr	r2, [pc, #116]	@ (8003c9c <HAL_DMA_IRQHandler+0xc98>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d01d      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xc62>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a1c      	ldr	r2, [pc, #112]	@ (8003ca0 <HAL_DMA_IRQHandler+0xc9c>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d018      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xc62>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a1a      	ldr	r2, [pc, #104]	@ (8003ca4 <HAL_DMA_IRQHandler+0xca0>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d013      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xc62>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a19      	ldr	r2, [pc, #100]	@ (8003ca8 <HAL_DMA_IRQHandler+0xca4>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d00e      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xc62>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a17      	ldr	r2, [pc, #92]	@ (8003cac <HAL_DMA_IRQHandler+0xca8>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d009      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xc62>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a16      	ldr	r2, [pc, #88]	@ (8003cb0 <HAL_DMA_IRQHandler+0xcac>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d004      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xc62>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a14      	ldr	r2, [pc, #80]	@ (8003cb4 <HAL_DMA_IRQHandler+0xcb0>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d128      	bne.n	8003cb8 <HAL_DMA_IRQHandler+0xcb4>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f022 0214 	bic.w	r2, r2, #20
 8003c74:	601a      	str	r2, [r3, #0]
 8003c76:	e027      	b.n	8003cc8 <HAL_DMA_IRQHandler+0xcc4>
 8003c78:	40020010 	.word	0x40020010
 8003c7c:	40020028 	.word	0x40020028
 8003c80:	40020040 	.word	0x40020040
 8003c84:	40020058 	.word	0x40020058
 8003c88:	40020070 	.word	0x40020070
 8003c8c:	40020088 	.word	0x40020088
 8003c90:	400200a0 	.word	0x400200a0
 8003c94:	400200b8 	.word	0x400200b8
 8003c98:	40020410 	.word	0x40020410
 8003c9c:	40020428 	.word	0x40020428
 8003ca0:	40020440 	.word	0x40020440
 8003ca4:	40020458 	.word	0x40020458
 8003ca8:	40020470 	.word	0x40020470
 8003cac:	40020488 	.word	0x40020488
 8003cb0:	400204a0 	.word	0x400204a0
 8003cb4:	400204b8 	.word	0x400204b8
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f022 020a 	bic.w	r2, r2, #10
 8003cc6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f000 8097 	beq.w	8003e10 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003cea:	e091      	b.n	8003e10 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf0:	f003 031f 	and.w	r3, r3, #31
 8003cf4:	2208      	movs	r2, #8
 8003cf6:	409a      	lsls	r2, r3
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	f000 8088 	beq.w	8003e12 <HAL_DMA_IRQHandler+0xe0e>
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	f003 0308 	and.w	r3, r3, #8
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	f000 8082 	beq.w	8003e12 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a41      	ldr	r2, [pc, #260]	@ (8003e18 <HAL_DMA_IRQHandler+0xe14>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d04a      	beq.n	8003dae <HAL_DMA_IRQHandler+0xdaa>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a3f      	ldr	r2, [pc, #252]	@ (8003e1c <HAL_DMA_IRQHandler+0xe18>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d045      	beq.n	8003dae <HAL_DMA_IRQHandler+0xdaa>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a3e      	ldr	r2, [pc, #248]	@ (8003e20 <HAL_DMA_IRQHandler+0xe1c>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d040      	beq.n	8003dae <HAL_DMA_IRQHandler+0xdaa>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a3c      	ldr	r2, [pc, #240]	@ (8003e24 <HAL_DMA_IRQHandler+0xe20>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d03b      	beq.n	8003dae <HAL_DMA_IRQHandler+0xdaa>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a3b      	ldr	r2, [pc, #236]	@ (8003e28 <HAL_DMA_IRQHandler+0xe24>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d036      	beq.n	8003dae <HAL_DMA_IRQHandler+0xdaa>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a39      	ldr	r2, [pc, #228]	@ (8003e2c <HAL_DMA_IRQHandler+0xe28>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d031      	beq.n	8003dae <HAL_DMA_IRQHandler+0xdaa>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a38      	ldr	r2, [pc, #224]	@ (8003e30 <HAL_DMA_IRQHandler+0xe2c>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d02c      	beq.n	8003dae <HAL_DMA_IRQHandler+0xdaa>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a36      	ldr	r2, [pc, #216]	@ (8003e34 <HAL_DMA_IRQHandler+0xe30>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d027      	beq.n	8003dae <HAL_DMA_IRQHandler+0xdaa>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a35      	ldr	r2, [pc, #212]	@ (8003e38 <HAL_DMA_IRQHandler+0xe34>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d022      	beq.n	8003dae <HAL_DMA_IRQHandler+0xdaa>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a33      	ldr	r2, [pc, #204]	@ (8003e3c <HAL_DMA_IRQHandler+0xe38>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d01d      	beq.n	8003dae <HAL_DMA_IRQHandler+0xdaa>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a32      	ldr	r2, [pc, #200]	@ (8003e40 <HAL_DMA_IRQHandler+0xe3c>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d018      	beq.n	8003dae <HAL_DMA_IRQHandler+0xdaa>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a30      	ldr	r2, [pc, #192]	@ (8003e44 <HAL_DMA_IRQHandler+0xe40>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d013      	beq.n	8003dae <HAL_DMA_IRQHandler+0xdaa>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a2f      	ldr	r2, [pc, #188]	@ (8003e48 <HAL_DMA_IRQHandler+0xe44>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d00e      	beq.n	8003dae <HAL_DMA_IRQHandler+0xdaa>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a2d      	ldr	r2, [pc, #180]	@ (8003e4c <HAL_DMA_IRQHandler+0xe48>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d009      	beq.n	8003dae <HAL_DMA_IRQHandler+0xdaa>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a2c      	ldr	r2, [pc, #176]	@ (8003e50 <HAL_DMA_IRQHandler+0xe4c>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d004      	beq.n	8003dae <HAL_DMA_IRQHandler+0xdaa>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a2a      	ldr	r2, [pc, #168]	@ (8003e54 <HAL_DMA_IRQHandler+0xe50>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d108      	bne.n	8003dc0 <HAL_DMA_IRQHandler+0xdbc>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f022 021c 	bic.w	r2, r2, #28
 8003dbc:	601a      	str	r2, [r3, #0]
 8003dbe:	e007      	b.n	8003dd0 <HAL_DMA_IRQHandler+0xdcc>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f022 020e 	bic.w	r2, r2, #14
 8003dce:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dd4:	f003 031f 	and.w	r3, r3, #31
 8003dd8:	2201      	movs	r2, #1
 8003dda:	409a      	lsls	r2, r3
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2201      	movs	r2, #1
 8003dea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d009      	beq.n	8003e12 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	4798      	blx	r3
 8003e06:	e004      	b.n	8003e12 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003e08:	bf00      	nop
 8003e0a:	e002      	b.n	8003e12 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e0c:	bf00      	nop
 8003e0e:	e000      	b.n	8003e12 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e10:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003e12:	3728      	adds	r7, #40	@ 0x28
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	40020010 	.word	0x40020010
 8003e1c:	40020028 	.word	0x40020028
 8003e20:	40020040 	.word	0x40020040
 8003e24:	40020058 	.word	0x40020058
 8003e28:	40020070 	.word	0x40020070
 8003e2c:	40020088 	.word	0x40020088
 8003e30:	400200a0 	.word	0x400200a0
 8003e34:	400200b8 	.word	0x400200b8
 8003e38:	40020410 	.word	0x40020410
 8003e3c:	40020428 	.word	0x40020428
 8003e40:	40020440 	.word	0x40020440
 8003e44:	40020458 	.word	0x40020458
 8003e48:	40020470 	.word	0x40020470
 8003e4c:	40020488 	.word	0x40020488
 8003e50:	400204a0 	.word	0x400204a0
 8003e54:	400204b8 	.word	0x400204b8

08003e58 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b087      	sub	sp, #28
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
 8003e64:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e6a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e70:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a7f      	ldr	r2, [pc, #508]	@ (8004074 <DMA_SetConfig+0x21c>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d072      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a7d      	ldr	r2, [pc, #500]	@ (8004078 <DMA_SetConfig+0x220>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d06d      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a7c      	ldr	r2, [pc, #496]	@ (800407c <DMA_SetConfig+0x224>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d068      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a7a      	ldr	r2, [pc, #488]	@ (8004080 <DMA_SetConfig+0x228>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d063      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a79      	ldr	r2, [pc, #484]	@ (8004084 <DMA_SetConfig+0x22c>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d05e      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a77      	ldr	r2, [pc, #476]	@ (8004088 <DMA_SetConfig+0x230>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d059      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a76      	ldr	r2, [pc, #472]	@ (800408c <DMA_SetConfig+0x234>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d054      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a74      	ldr	r2, [pc, #464]	@ (8004090 <DMA_SetConfig+0x238>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d04f      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a73      	ldr	r2, [pc, #460]	@ (8004094 <DMA_SetConfig+0x23c>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d04a      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a71      	ldr	r2, [pc, #452]	@ (8004098 <DMA_SetConfig+0x240>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d045      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a70      	ldr	r2, [pc, #448]	@ (800409c <DMA_SetConfig+0x244>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d040      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a6e      	ldr	r2, [pc, #440]	@ (80040a0 <DMA_SetConfig+0x248>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d03b      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a6d      	ldr	r2, [pc, #436]	@ (80040a4 <DMA_SetConfig+0x24c>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d036      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a6b      	ldr	r2, [pc, #428]	@ (80040a8 <DMA_SetConfig+0x250>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d031      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a6a      	ldr	r2, [pc, #424]	@ (80040ac <DMA_SetConfig+0x254>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d02c      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a68      	ldr	r2, [pc, #416]	@ (80040b0 <DMA_SetConfig+0x258>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d027      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a67      	ldr	r2, [pc, #412]	@ (80040b4 <DMA_SetConfig+0x25c>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d022      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a65      	ldr	r2, [pc, #404]	@ (80040b8 <DMA_SetConfig+0x260>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d01d      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a64      	ldr	r2, [pc, #400]	@ (80040bc <DMA_SetConfig+0x264>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d018      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a62      	ldr	r2, [pc, #392]	@ (80040c0 <DMA_SetConfig+0x268>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d013      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a61      	ldr	r2, [pc, #388]	@ (80040c4 <DMA_SetConfig+0x26c>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d00e      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a5f      	ldr	r2, [pc, #380]	@ (80040c8 <DMA_SetConfig+0x270>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d009      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a5e      	ldr	r2, [pc, #376]	@ (80040cc <DMA_SetConfig+0x274>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d004      	beq.n	8003f62 <DMA_SetConfig+0x10a>
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a5c      	ldr	r2, [pc, #368]	@ (80040d0 <DMA_SetConfig+0x278>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d101      	bne.n	8003f66 <DMA_SetConfig+0x10e>
 8003f62:	2301      	movs	r3, #1
 8003f64:	e000      	b.n	8003f68 <DMA_SetConfig+0x110>
 8003f66:	2300      	movs	r3, #0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d00d      	beq.n	8003f88 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f70:	68fa      	ldr	r2, [r7, #12]
 8003f72:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003f74:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d004      	beq.n	8003f88 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f82:	68fa      	ldr	r2, [r7, #12]
 8003f84:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003f86:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a39      	ldr	r2, [pc, #228]	@ (8004074 <DMA_SetConfig+0x21c>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d04a      	beq.n	8004028 <DMA_SetConfig+0x1d0>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a38      	ldr	r2, [pc, #224]	@ (8004078 <DMA_SetConfig+0x220>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d045      	beq.n	8004028 <DMA_SetConfig+0x1d0>
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a36      	ldr	r2, [pc, #216]	@ (800407c <DMA_SetConfig+0x224>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d040      	beq.n	8004028 <DMA_SetConfig+0x1d0>
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a35      	ldr	r2, [pc, #212]	@ (8004080 <DMA_SetConfig+0x228>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d03b      	beq.n	8004028 <DMA_SetConfig+0x1d0>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a33      	ldr	r2, [pc, #204]	@ (8004084 <DMA_SetConfig+0x22c>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d036      	beq.n	8004028 <DMA_SetConfig+0x1d0>
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a32      	ldr	r2, [pc, #200]	@ (8004088 <DMA_SetConfig+0x230>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d031      	beq.n	8004028 <DMA_SetConfig+0x1d0>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a30      	ldr	r2, [pc, #192]	@ (800408c <DMA_SetConfig+0x234>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d02c      	beq.n	8004028 <DMA_SetConfig+0x1d0>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a2f      	ldr	r2, [pc, #188]	@ (8004090 <DMA_SetConfig+0x238>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d027      	beq.n	8004028 <DMA_SetConfig+0x1d0>
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a2d      	ldr	r2, [pc, #180]	@ (8004094 <DMA_SetConfig+0x23c>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d022      	beq.n	8004028 <DMA_SetConfig+0x1d0>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a2c      	ldr	r2, [pc, #176]	@ (8004098 <DMA_SetConfig+0x240>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d01d      	beq.n	8004028 <DMA_SetConfig+0x1d0>
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a2a      	ldr	r2, [pc, #168]	@ (800409c <DMA_SetConfig+0x244>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d018      	beq.n	8004028 <DMA_SetConfig+0x1d0>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a29      	ldr	r2, [pc, #164]	@ (80040a0 <DMA_SetConfig+0x248>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d013      	beq.n	8004028 <DMA_SetConfig+0x1d0>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a27      	ldr	r2, [pc, #156]	@ (80040a4 <DMA_SetConfig+0x24c>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d00e      	beq.n	8004028 <DMA_SetConfig+0x1d0>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a26      	ldr	r2, [pc, #152]	@ (80040a8 <DMA_SetConfig+0x250>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d009      	beq.n	8004028 <DMA_SetConfig+0x1d0>
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a24      	ldr	r2, [pc, #144]	@ (80040ac <DMA_SetConfig+0x254>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d004      	beq.n	8004028 <DMA_SetConfig+0x1d0>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a23      	ldr	r2, [pc, #140]	@ (80040b0 <DMA_SetConfig+0x258>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d101      	bne.n	800402c <DMA_SetConfig+0x1d4>
 8004028:	2301      	movs	r3, #1
 800402a:	e000      	b.n	800402e <DMA_SetConfig+0x1d6>
 800402c:	2300      	movs	r3, #0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d059      	beq.n	80040e6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004036:	f003 031f 	and.w	r3, r3, #31
 800403a:	223f      	movs	r2, #63	@ 0x3f
 800403c:	409a      	lsls	r2, r3
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004050:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	683a      	ldr	r2, [r7, #0]
 8004058:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	2b40      	cmp	r3, #64	@ 0x40
 8004060:	d138      	bne.n	80040d4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	68ba      	ldr	r2, [r7, #8]
 8004070:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004072:	e086      	b.n	8004182 <DMA_SetConfig+0x32a>
 8004074:	40020010 	.word	0x40020010
 8004078:	40020028 	.word	0x40020028
 800407c:	40020040 	.word	0x40020040
 8004080:	40020058 	.word	0x40020058
 8004084:	40020070 	.word	0x40020070
 8004088:	40020088 	.word	0x40020088
 800408c:	400200a0 	.word	0x400200a0
 8004090:	400200b8 	.word	0x400200b8
 8004094:	40020410 	.word	0x40020410
 8004098:	40020428 	.word	0x40020428
 800409c:	40020440 	.word	0x40020440
 80040a0:	40020458 	.word	0x40020458
 80040a4:	40020470 	.word	0x40020470
 80040a8:	40020488 	.word	0x40020488
 80040ac:	400204a0 	.word	0x400204a0
 80040b0:	400204b8 	.word	0x400204b8
 80040b4:	58025408 	.word	0x58025408
 80040b8:	5802541c 	.word	0x5802541c
 80040bc:	58025430 	.word	0x58025430
 80040c0:	58025444 	.word	0x58025444
 80040c4:	58025458 	.word	0x58025458
 80040c8:	5802546c 	.word	0x5802546c
 80040cc:	58025480 	.word	0x58025480
 80040d0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	68ba      	ldr	r2, [r7, #8]
 80040da:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	60da      	str	r2, [r3, #12]
}
 80040e4:	e04d      	b.n	8004182 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a29      	ldr	r2, [pc, #164]	@ (8004190 <DMA_SetConfig+0x338>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d022      	beq.n	8004136 <DMA_SetConfig+0x2de>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a27      	ldr	r2, [pc, #156]	@ (8004194 <DMA_SetConfig+0x33c>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d01d      	beq.n	8004136 <DMA_SetConfig+0x2de>
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a26      	ldr	r2, [pc, #152]	@ (8004198 <DMA_SetConfig+0x340>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d018      	beq.n	8004136 <DMA_SetConfig+0x2de>
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a24      	ldr	r2, [pc, #144]	@ (800419c <DMA_SetConfig+0x344>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d013      	beq.n	8004136 <DMA_SetConfig+0x2de>
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a23      	ldr	r2, [pc, #140]	@ (80041a0 <DMA_SetConfig+0x348>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d00e      	beq.n	8004136 <DMA_SetConfig+0x2de>
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a21      	ldr	r2, [pc, #132]	@ (80041a4 <DMA_SetConfig+0x34c>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d009      	beq.n	8004136 <DMA_SetConfig+0x2de>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a20      	ldr	r2, [pc, #128]	@ (80041a8 <DMA_SetConfig+0x350>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d004      	beq.n	8004136 <DMA_SetConfig+0x2de>
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a1e      	ldr	r2, [pc, #120]	@ (80041ac <DMA_SetConfig+0x354>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d101      	bne.n	800413a <DMA_SetConfig+0x2e2>
 8004136:	2301      	movs	r3, #1
 8004138:	e000      	b.n	800413c <DMA_SetConfig+0x2e4>
 800413a:	2300      	movs	r3, #0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d020      	beq.n	8004182 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004144:	f003 031f 	and.w	r3, r3, #31
 8004148:	2201      	movs	r2, #1
 800414a:	409a      	lsls	r2, r3
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	683a      	ldr	r2, [r7, #0]
 8004156:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	2b40      	cmp	r3, #64	@ 0x40
 800415e:	d108      	bne.n	8004172 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68ba      	ldr	r2, [r7, #8]
 800416e:	60da      	str	r2, [r3, #12]
}
 8004170:	e007      	b.n	8004182 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68ba      	ldr	r2, [r7, #8]
 8004178:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	60da      	str	r2, [r3, #12]
}
 8004182:	bf00      	nop
 8004184:	371c      	adds	r7, #28
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	58025408 	.word	0x58025408
 8004194:	5802541c 	.word	0x5802541c
 8004198:	58025430 	.word	0x58025430
 800419c:	58025444 	.word	0x58025444
 80041a0:	58025458 	.word	0x58025458
 80041a4:	5802546c 	.word	0x5802546c
 80041a8:	58025480 	.word	0x58025480
 80041ac:	58025494 	.word	0x58025494

080041b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b085      	sub	sp, #20
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a42      	ldr	r2, [pc, #264]	@ (80042c8 <DMA_CalcBaseAndBitshift+0x118>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d04a      	beq.n	8004258 <DMA_CalcBaseAndBitshift+0xa8>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a41      	ldr	r2, [pc, #260]	@ (80042cc <DMA_CalcBaseAndBitshift+0x11c>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d045      	beq.n	8004258 <DMA_CalcBaseAndBitshift+0xa8>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a3f      	ldr	r2, [pc, #252]	@ (80042d0 <DMA_CalcBaseAndBitshift+0x120>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d040      	beq.n	8004258 <DMA_CalcBaseAndBitshift+0xa8>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a3e      	ldr	r2, [pc, #248]	@ (80042d4 <DMA_CalcBaseAndBitshift+0x124>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d03b      	beq.n	8004258 <DMA_CalcBaseAndBitshift+0xa8>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a3c      	ldr	r2, [pc, #240]	@ (80042d8 <DMA_CalcBaseAndBitshift+0x128>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d036      	beq.n	8004258 <DMA_CalcBaseAndBitshift+0xa8>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a3b      	ldr	r2, [pc, #236]	@ (80042dc <DMA_CalcBaseAndBitshift+0x12c>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d031      	beq.n	8004258 <DMA_CalcBaseAndBitshift+0xa8>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a39      	ldr	r2, [pc, #228]	@ (80042e0 <DMA_CalcBaseAndBitshift+0x130>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d02c      	beq.n	8004258 <DMA_CalcBaseAndBitshift+0xa8>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a38      	ldr	r2, [pc, #224]	@ (80042e4 <DMA_CalcBaseAndBitshift+0x134>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d027      	beq.n	8004258 <DMA_CalcBaseAndBitshift+0xa8>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a36      	ldr	r2, [pc, #216]	@ (80042e8 <DMA_CalcBaseAndBitshift+0x138>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d022      	beq.n	8004258 <DMA_CalcBaseAndBitshift+0xa8>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a35      	ldr	r2, [pc, #212]	@ (80042ec <DMA_CalcBaseAndBitshift+0x13c>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d01d      	beq.n	8004258 <DMA_CalcBaseAndBitshift+0xa8>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a33      	ldr	r2, [pc, #204]	@ (80042f0 <DMA_CalcBaseAndBitshift+0x140>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d018      	beq.n	8004258 <DMA_CalcBaseAndBitshift+0xa8>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a32      	ldr	r2, [pc, #200]	@ (80042f4 <DMA_CalcBaseAndBitshift+0x144>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d013      	beq.n	8004258 <DMA_CalcBaseAndBitshift+0xa8>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a30      	ldr	r2, [pc, #192]	@ (80042f8 <DMA_CalcBaseAndBitshift+0x148>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d00e      	beq.n	8004258 <DMA_CalcBaseAndBitshift+0xa8>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a2f      	ldr	r2, [pc, #188]	@ (80042fc <DMA_CalcBaseAndBitshift+0x14c>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d009      	beq.n	8004258 <DMA_CalcBaseAndBitshift+0xa8>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a2d      	ldr	r2, [pc, #180]	@ (8004300 <DMA_CalcBaseAndBitshift+0x150>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d004      	beq.n	8004258 <DMA_CalcBaseAndBitshift+0xa8>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a2c      	ldr	r2, [pc, #176]	@ (8004304 <DMA_CalcBaseAndBitshift+0x154>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d101      	bne.n	800425c <DMA_CalcBaseAndBitshift+0xac>
 8004258:	2301      	movs	r3, #1
 800425a:	e000      	b.n	800425e <DMA_CalcBaseAndBitshift+0xae>
 800425c:	2300      	movs	r3, #0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d024      	beq.n	80042ac <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	b2db      	uxtb	r3, r3
 8004268:	3b10      	subs	r3, #16
 800426a:	4a27      	ldr	r2, [pc, #156]	@ (8004308 <DMA_CalcBaseAndBitshift+0x158>)
 800426c:	fba2 2303 	umull	r2, r3, r2, r3
 8004270:	091b      	lsrs	r3, r3, #4
 8004272:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f003 0307 	and.w	r3, r3, #7
 800427a:	4a24      	ldr	r2, [pc, #144]	@ (800430c <DMA_CalcBaseAndBitshift+0x15c>)
 800427c:	5cd3      	ldrb	r3, [r2, r3]
 800427e:	461a      	mov	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2b03      	cmp	r3, #3
 8004288:	d908      	bls.n	800429c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	461a      	mov	r2, r3
 8004290:	4b1f      	ldr	r3, [pc, #124]	@ (8004310 <DMA_CalcBaseAndBitshift+0x160>)
 8004292:	4013      	ands	r3, r2
 8004294:	1d1a      	adds	r2, r3, #4
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	659a      	str	r2, [r3, #88]	@ 0x58
 800429a:	e00d      	b.n	80042b8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	461a      	mov	r2, r3
 80042a2:	4b1b      	ldr	r3, [pc, #108]	@ (8004310 <DMA_CalcBaseAndBitshift+0x160>)
 80042a4:	4013      	ands	r3, r2
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80042aa:	e005      	b.n	80042b8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3714      	adds	r7, #20
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	40020010 	.word	0x40020010
 80042cc:	40020028 	.word	0x40020028
 80042d0:	40020040 	.word	0x40020040
 80042d4:	40020058 	.word	0x40020058
 80042d8:	40020070 	.word	0x40020070
 80042dc:	40020088 	.word	0x40020088
 80042e0:	400200a0 	.word	0x400200a0
 80042e4:	400200b8 	.word	0x400200b8
 80042e8:	40020410 	.word	0x40020410
 80042ec:	40020428 	.word	0x40020428
 80042f0:	40020440 	.word	0x40020440
 80042f4:	40020458 	.word	0x40020458
 80042f8:	40020470 	.word	0x40020470
 80042fc:	40020488 	.word	0x40020488
 8004300:	400204a0 	.word	0x400204a0
 8004304:	400204b8 	.word	0x400204b8
 8004308:	aaaaaaab 	.word	0xaaaaaaab
 800430c:	0800b5ac 	.word	0x0800b5ac
 8004310:	fffffc00 	.word	0xfffffc00

08004314 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004314:	b480      	push	{r7}
 8004316:	b085      	sub	sp, #20
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800431c:	2300      	movs	r3, #0
 800431e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	699b      	ldr	r3, [r3, #24]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d120      	bne.n	800436a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800432c:	2b03      	cmp	r3, #3
 800432e:	d858      	bhi.n	80043e2 <DMA_CheckFifoParam+0xce>
 8004330:	a201      	add	r2, pc, #4	@ (adr r2, 8004338 <DMA_CheckFifoParam+0x24>)
 8004332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004336:	bf00      	nop
 8004338:	08004349 	.word	0x08004349
 800433c:	0800435b 	.word	0x0800435b
 8004340:	08004349 	.word	0x08004349
 8004344:	080043e3 	.word	0x080043e3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800434c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d048      	beq.n	80043e6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004358:	e045      	b.n	80043e6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800435e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004362:	d142      	bne.n	80043ea <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004368:	e03f      	b.n	80043ea <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	699b      	ldr	r3, [r3, #24]
 800436e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004372:	d123      	bne.n	80043bc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004378:	2b03      	cmp	r3, #3
 800437a:	d838      	bhi.n	80043ee <DMA_CheckFifoParam+0xda>
 800437c:	a201      	add	r2, pc, #4	@ (adr r2, 8004384 <DMA_CheckFifoParam+0x70>)
 800437e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004382:	bf00      	nop
 8004384:	08004395 	.word	0x08004395
 8004388:	0800439b 	.word	0x0800439b
 800438c:	08004395 	.word	0x08004395
 8004390:	080043ad 	.word	0x080043ad
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	73fb      	strb	r3, [r7, #15]
        break;
 8004398:	e030      	b.n	80043fc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800439e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d025      	beq.n	80043f2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80043aa:	e022      	b.n	80043f2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80043b4:	d11f      	bne.n	80043f6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80043ba:	e01c      	b.n	80043f6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c0:	2b02      	cmp	r3, #2
 80043c2:	d902      	bls.n	80043ca <DMA_CheckFifoParam+0xb6>
 80043c4:	2b03      	cmp	r3, #3
 80043c6:	d003      	beq.n	80043d0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80043c8:	e018      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	73fb      	strb	r3, [r7, #15]
        break;
 80043ce:	e015      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d00e      	beq.n	80043fa <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	73fb      	strb	r3, [r7, #15]
    break;
 80043e0:	e00b      	b.n	80043fa <DMA_CheckFifoParam+0xe6>
        break;
 80043e2:	bf00      	nop
 80043e4:	e00a      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
        break;
 80043e6:	bf00      	nop
 80043e8:	e008      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
        break;
 80043ea:	bf00      	nop
 80043ec:	e006      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
        break;
 80043ee:	bf00      	nop
 80043f0:	e004      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
        break;
 80043f2:	bf00      	nop
 80043f4:	e002      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
        break;
 80043f6:	bf00      	nop
 80043f8:	e000      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
    break;
 80043fa:	bf00      	nop
    }
  }

  return status;
 80043fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3714      	adds	r7, #20
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop

0800440c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800440c:	b480      	push	{r7}
 800440e:	b085      	sub	sp, #20
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a38      	ldr	r2, [pc, #224]	@ (8004500 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d022      	beq.n	800446a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a36      	ldr	r2, [pc, #216]	@ (8004504 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d01d      	beq.n	800446a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a35      	ldr	r2, [pc, #212]	@ (8004508 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d018      	beq.n	800446a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a33      	ldr	r2, [pc, #204]	@ (800450c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d013      	beq.n	800446a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a32      	ldr	r2, [pc, #200]	@ (8004510 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d00e      	beq.n	800446a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a30      	ldr	r2, [pc, #192]	@ (8004514 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d009      	beq.n	800446a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a2f      	ldr	r2, [pc, #188]	@ (8004518 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d004      	beq.n	800446a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a2d      	ldr	r2, [pc, #180]	@ (800451c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d101      	bne.n	800446e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800446a:	2301      	movs	r3, #1
 800446c:	e000      	b.n	8004470 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800446e:	2300      	movs	r3, #0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d01a      	beq.n	80044aa <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	b2db      	uxtb	r3, r3
 800447a:	3b08      	subs	r3, #8
 800447c:	4a28      	ldr	r2, [pc, #160]	@ (8004520 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800447e:	fba2 2303 	umull	r2, r3, r2, r3
 8004482:	091b      	lsrs	r3, r3, #4
 8004484:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	4b26      	ldr	r3, [pc, #152]	@ (8004524 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800448a:	4413      	add	r3, r2
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	461a      	mov	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a24      	ldr	r2, [pc, #144]	@ (8004528 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004498:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f003 031f 	and.w	r3, r3, #31
 80044a0:	2201      	movs	r2, #1
 80044a2:	409a      	lsls	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80044a8:	e024      	b.n	80044f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	3b10      	subs	r3, #16
 80044b2:	4a1e      	ldr	r2, [pc, #120]	@ (800452c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80044b4:	fba2 2303 	umull	r2, r3, r2, r3
 80044b8:	091b      	lsrs	r3, r3, #4
 80044ba:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	4a1c      	ldr	r2, [pc, #112]	@ (8004530 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d806      	bhi.n	80044d2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	4a1b      	ldr	r2, [pc, #108]	@ (8004534 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d902      	bls.n	80044d2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	3308      	adds	r3, #8
 80044d0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80044d2:	68fa      	ldr	r2, [r7, #12]
 80044d4:	4b18      	ldr	r3, [pc, #96]	@ (8004538 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80044d6:	4413      	add	r3, r2
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	461a      	mov	r2, r3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	4a16      	ldr	r2, [pc, #88]	@ (800453c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80044e4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f003 031f 	and.w	r3, r3, #31
 80044ec:	2201      	movs	r2, #1
 80044ee:	409a      	lsls	r2, r3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80044f4:	bf00      	nop
 80044f6:	3714      	adds	r7, #20
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr
 8004500:	58025408 	.word	0x58025408
 8004504:	5802541c 	.word	0x5802541c
 8004508:	58025430 	.word	0x58025430
 800450c:	58025444 	.word	0x58025444
 8004510:	58025458 	.word	0x58025458
 8004514:	5802546c 	.word	0x5802546c
 8004518:	58025480 	.word	0x58025480
 800451c:	58025494 	.word	0x58025494
 8004520:	cccccccd 	.word	0xcccccccd
 8004524:	16009600 	.word	0x16009600
 8004528:	58025880 	.word	0x58025880
 800452c:	aaaaaaab 	.word	0xaaaaaaab
 8004530:	400204b8 	.word	0x400204b8
 8004534:	4002040f 	.word	0x4002040f
 8004538:	10008200 	.word	0x10008200
 800453c:	40020880 	.word	0x40020880

08004540 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	b2db      	uxtb	r3, r3
 800454e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d04a      	beq.n	80045ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2b08      	cmp	r3, #8
 800455a:	d847      	bhi.n	80045ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a25      	ldr	r2, [pc, #148]	@ (80045f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d022      	beq.n	80045ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a24      	ldr	r2, [pc, #144]	@ (80045fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d01d      	beq.n	80045ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a22      	ldr	r2, [pc, #136]	@ (8004600 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d018      	beq.n	80045ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a21      	ldr	r2, [pc, #132]	@ (8004604 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d013      	beq.n	80045ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a1f      	ldr	r2, [pc, #124]	@ (8004608 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d00e      	beq.n	80045ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a1e      	ldr	r2, [pc, #120]	@ (800460c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d009      	beq.n	80045ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a1c      	ldr	r2, [pc, #112]	@ (8004610 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d004      	beq.n	80045ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a1b      	ldr	r2, [pc, #108]	@ (8004614 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d101      	bne.n	80045b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80045ac:	2301      	movs	r3, #1
 80045ae:	e000      	b.n	80045b2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80045b0:	2300      	movs	r3, #0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00a      	beq.n	80045cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80045b6:	68fa      	ldr	r2, [r7, #12]
 80045b8:	4b17      	ldr	r3, [pc, #92]	@ (8004618 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80045ba:	4413      	add	r3, r2
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	461a      	mov	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a15      	ldr	r2, [pc, #84]	@ (800461c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80045c8:	671a      	str	r2, [r3, #112]	@ 0x70
 80045ca:	e009      	b.n	80045e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	4b14      	ldr	r3, [pc, #80]	@ (8004620 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80045d0:	4413      	add	r3, r2
 80045d2:	009b      	lsls	r3, r3, #2
 80045d4:	461a      	mov	r2, r3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a11      	ldr	r2, [pc, #68]	@ (8004624 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80045de:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	3b01      	subs	r3, #1
 80045e4:	2201      	movs	r2, #1
 80045e6:	409a      	lsls	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80045ec:	bf00      	nop
 80045ee:	3714      	adds	r7, #20
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr
 80045f8:	58025408 	.word	0x58025408
 80045fc:	5802541c 	.word	0x5802541c
 8004600:	58025430 	.word	0x58025430
 8004604:	58025444 	.word	0x58025444
 8004608:	58025458 	.word	0x58025458
 800460c:	5802546c 	.word	0x5802546c
 8004610:	58025480 	.word	0x58025480
 8004614:	58025494 	.word	0x58025494
 8004618:	1600963f 	.word	0x1600963f
 800461c:	58025940 	.word	0x58025940
 8004620:	1000823f 	.word	0x1000823f
 8004624:	40020940 	.word	0x40020940

08004628 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8004628:	b480      	push	{r7}
 800462a:	b089      	sub	sp, #36	@ 0x24
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004632:	2300      	movs	r3, #0
 8004634:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004636:	4b86      	ldr	r3, [pc, #536]	@ (8004850 <HAL_GPIO_Init+0x228>)
 8004638:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800463a:	e18c      	b.n	8004956 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	2101      	movs	r1, #1
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	fa01 f303 	lsl.w	r3, r1, r3
 8004648:	4013      	ands	r3, r2
 800464a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	2b00      	cmp	r3, #0
 8004650:	f000 817e 	beq.w	8004950 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f003 0303 	and.w	r3, r3, #3
 800465c:	2b01      	cmp	r3, #1
 800465e:	d005      	beq.n	800466c <HAL_GPIO_Init+0x44>
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	f003 0303 	and.w	r3, r3, #3
 8004668:	2b02      	cmp	r3, #2
 800466a:	d130      	bne.n	80046ce <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	005b      	lsls	r3, r3, #1
 8004676:	2203      	movs	r2, #3
 8004678:	fa02 f303 	lsl.w	r3, r2, r3
 800467c:	43db      	mvns	r3, r3
 800467e:	69ba      	ldr	r2, [r7, #24]
 8004680:	4013      	ands	r3, r2
 8004682:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	68da      	ldr	r2, [r3, #12]
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	005b      	lsls	r3, r3, #1
 800468c:	fa02 f303 	lsl.w	r3, r2, r3
 8004690:	69ba      	ldr	r2, [r7, #24]
 8004692:	4313      	orrs	r3, r2
 8004694:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80046a2:	2201      	movs	r2, #1
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	fa02 f303 	lsl.w	r3, r2, r3
 80046aa:	43db      	mvns	r3, r3
 80046ac:	69ba      	ldr	r2, [r7, #24]
 80046ae:	4013      	ands	r3, r2
 80046b0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	091b      	lsrs	r3, r3, #4
 80046b8:	f003 0201 	and.w	r2, r3, #1
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	fa02 f303 	lsl.w	r3, r2, r3
 80046c2:	69ba      	ldr	r2, [r7, #24]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	69ba      	ldr	r2, [r7, #24]
 80046cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	f003 0303 	and.w	r3, r3, #3
 80046d6:	2b03      	cmp	r3, #3
 80046d8:	d017      	beq.n	800470a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	005b      	lsls	r3, r3, #1
 80046e4:	2203      	movs	r2, #3
 80046e6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ea:	43db      	mvns	r3, r3
 80046ec:	69ba      	ldr	r2, [r7, #24]
 80046ee:	4013      	ands	r3, r2
 80046f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	689a      	ldr	r2, [r3, #8]
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	005b      	lsls	r3, r3, #1
 80046fa:	fa02 f303 	lsl.w	r3, r2, r3
 80046fe:	69ba      	ldr	r2, [r7, #24]
 8004700:	4313      	orrs	r3, r2
 8004702:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	69ba      	ldr	r2, [r7, #24]
 8004708:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	f003 0303 	and.w	r3, r3, #3
 8004712:	2b02      	cmp	r3, #2
 8004714:	d123      	bne.n	800475e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	08da      	lsrs	r2, r3, #3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	3208      	adds	r2, #8
 800471e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004722:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	f003 0307 	and.w	r3, r3, #7
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	220f      	movs	r2, #15
 800472e:	fa02 f303 	lsl.w	r3, r2, r3
 8004732:	43db      	mvns	r3, r3
 8004734:	69ba      	ldr	r2, [r7, #24]
 8004736:	4013      	ands	r3, r2
 8004738:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	691a      	ldr	r2, [r3, #16]
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	f003 0307 	and.w	r3, r3, #7
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	fa02 f303 	lsl.w	r3, r2, r3
 800474a:	69ba      	ldr	r2, [r7, #24]
 800474c:	4313      	orrs	r3, r2
 800474e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	08da      	lsrs	r2, r3, #3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	3208      	adds	r2, #8
 8004758:	69b9      	ldr	r1, [r7, #24]
 800475a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	005b      	lsls	r3, r3, #1
 8004768:	2203      	movs	r2, #3
 800476a:	fa02 f303 	lsl.w	r3, r2, r3
 800476e:	43db      	mvns	r3, r3
 8004770:	69ba      	ldr	r2, [r7, #24]
 8004772:	4013      	ands	r3, r2
 8004774:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f003 0203 	and.w	r2, r3, #3
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	005b      	lsls	r3, r3, #1
 8004782:	fa02 f303 	lsl.w	r3, r2, r3
 8004786:	69ba      	ldr	r2, [r7, #24]
 8004788:	4313      	orrs	r3, r2
 800478a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	69ba      	ldr	r2, [r7, #24]
 8004790:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800479a:	2b00      	cmp	r3, #0
 800479c:	f000 80d8 	beq.w	8004950 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047a0:	4b2c      	ldr	r3, [pc, #176]	@ (8004854 <HAL_GPIO_Init+0x22c>)
 80047a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80047a6:	4a2b      	ldr	r2, [pc, #172]	@ (8004854 <HAL_GPIO_Init+0x22c>)
 80047a8:	f043 0302 	orr.w	r3, r3, #2
 80047ac:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80047b0:	4b28      	ldr	r3, [pc, #160]	@ (8004854 <HAL_GPIO_Init+0x22c>)
 80047b2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80047b6:	f003 0302 	and.w	r3, r3, #2
 80047ba:	60fb      	str	r3, [r7, #12]
 80047bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047be:	4a26      	ldr	r2, [pc, #152]	@ (8004858 <HAL_GPIO_Init+0x230>)
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	089b      	lsrs	r3, r3, #2
 80047c4:	3302      	adds	r3, #2
 80047c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	f003 0303 	and.w	r3, r3, #3
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	220f      	movs	r2, #15
 80047d6:	fa02 f303 	lsl.w	r3, r2, r3
 80047da:	43db      	mvns	r3, r3
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	4013      	ands	r3, r2
 80047e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a1d      	ldr	r2, [pc, #116]	@ (800485c <HAL_GPIO_Init+0x234>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d04a      	beq.n	8004880 <HAL_GPIO_Init+0x258>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a1c      	ldr	r2, [pc, #112]	@ (8004860 <HAL_GPIO_Init+0x238>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d02b      	beq.n	800484a <HAL_GPIO_Init+0x222>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a1b      	ldr	r2, [pc, #108]	@ (8004864 <HAL_GPIO_Init+0x23c>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d025      	beq.n	8004846 <HAL_GPIO_Init+0x21e>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a1a      	ldr	r2, [pc, #104]	@ (8004868 <HAL_GPIO_Init+0x240>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d01f      	beq.n	8004842 <HAL_GPIO_Init+0x21a>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a19      	ldr	r2, [pc, #100]	@ (800486c <HAL_GPIO_Init+0x244>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d019      	beq.n	800483e <HAL_GPIO_Init+0x216>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a18      	ldr	r2, [pc, #96]	@ (8004870 <HAL_GPIO_Init+0x248>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d013      	beq.n	800483a <HAL_GPIO_Init+0x212>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a17      	ldr	r2, [pc, #92]	@ (8004874 <HAL_GPIO_Init+0x24c>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d00d      	beq.n	8004836 <HAL_GPIO_Init+0x20e>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a16      	ldr	r2, [pc, #88]	@ (8004878 <HAL_GPIO_Init+0x250>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d007      	beq.n	8004832 <HAL_GPIO_Init+0x20a>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a15      	ldr	r2, [pc, #84]	@ (800487c <HAL_GPIO_Init+0x254>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d101      	bne.n	800482e <HAL_GPIO_Init+0x206>
 800482a:	2309      	movs	r3, #9
 800482c:	e029      	b.n	8004882 <HAL_GPIO_Init+0x25a>
 800482e:	230a      	movs	r3, #10
 8004830:	e027      	b.n	8004882 <HAL_GPIO_Init+0x25a>
 8004832:	2307      	movs	r3, #7
 8004834:	e025      	b.n	8004882 <HAL_GPIO_Init+0x25a>
 8004836:	2306      	movs	r3, #6
 8004838:	e023      	b.n	8004882 <HAL_GPIO_Init+0x25a>
 800483a:	2305      	movs	r3, #5
 800483c:	e021      	b.n	8004882 <HAL_GPIO_Init+0x25a>
 800483e:	2304      	movs	r3, #4
 8004840:	e01f      	b.n	8004882 <HAL_GPIO_Init+0x25a>
 8004842:	2303      	movs	r3, #3
 8004844:	e01d      	b.n	8004882 <HAL_GPIO_Init+0x25a>
 8004846:	2302      	movs	r3, #2
 8004848:	e01b      	b.n	8004882 <HAL_GPIO_Init+0x25a>
 800484a:	2301      	movs	r3, #1
 800484c:	e019      	b.n	8004882 <HAL_GPIO_Init+0x25a>
 800484e:	bf00      	nop
 8004850:	58000080 	.word	0x58000080
 8004854:	58024400 	.word	0x58024400
 8004858:	58000400 	.word	0x58000400
 800485c:	58020000 	.word	0x58020000
 8004860:	58020400 	.word	0x58020400
 8004864:	58020800 	.word	0x58020800
 8004868:	58020c00 	.word	0x58020c00
 800486c:	58021000 	.word	0x58021000
 8004870:	58021400 	.word	0x58021400
 8004874:	58021800 	.word	0x58021800
 8004878:	58021c00 	.word	0x58021c00
 800487c:	58022400 	.word	0x58022400
 8004880:	2300      	movs	r3, #0
 8004882:	69fa      	ldr	r2, [r7, #28]
 8004884:	f002 0203 	and.w	r2, r2, #3
 8004888:	0092      	lsls	r2, r2, #2
 800488a:	4093      	lsls	r3, r2
 800488c:	69ba      	ldr	r2, [r7, #24]
 800488e:	4313      	orrs	r3, r2
 8004890:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004892:	4938      	ldr	r1, [pc, #224]	@ (8004974 <HAL_GPIO_Init+0x34c>)
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	089b      	lsrs	r3, r3, #2
 8004898:	3302      	adds	r3, #2
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80048a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	43db      	mvns	r3, r3
 80048ac:	69ba      	ldr	r2, [r7, #24]
 80048ae:	4013      	ands	r3, r2
 80048b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d003      	beq.n	80048c6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80048be:	69ba      	ldr	r2, [r7, #24]
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80048c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80048ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	43db      	mvns	r3, r3
 80048da:	69ba      	ldr	r2, [r7, #24]
 80048dc:	4013      	ands	r3, r2
 80048de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d003      	beq.n	80048f4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80048ec:	69ba      	ldr	r2, [r7, #24]
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80048f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	43db      	mvns	r3, r3
 8004906:	69ba      	ldr	r2, [r7, #24]
 8004908:	4013      	ands	r3, r2
 800490a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d003      	beq.n	8004920 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8004918:	69ba      	ldr	r2, [r7, #24]
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	4313      	orrs	r3, r2
 800491e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	69ba      	ldr	r2, [r7, #24]
 8004924:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	43db      	mvns	r3, r3
 8004930:	69ba      	ldr	r2, [r7, #24]
 8004932:	4013      	ands	r3, r2
 8004934:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d003      	beq.n	800494a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8004942:	69ba      	ldr	r2, [r7, #24]
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	4313      	orrs	r3, r2
 8004948:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	69ba      	ldr	r2, [r7, #24]
 800494e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004950:	69fb      	ldr	r3, [r7, #28]
 8004952:	3301      	adds	r3, #1
 8004954:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	69fb      	ldr	r3, [r7, #28]
 800495c:	fa22 f303 	lsr.w	r3, r2, r3
 8004960:	2b00      	cmp	r3, #0
 8004962:	f47f ae6b 	bne.w	800463c <HAL_GPIO_Init+0x14>
  }
}
 8004966:	bf00      	nop
 8004968:	bf00      	nop
 800496a:	3724      	adds	r7, #36	@ 0x24
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr
 8004974:	58000400 	.word	0x58000400

08004978 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004980:	4b19      	ldr	r3, [pc, #100]	@ (80049e8 <HAL_PWREx_ConfigSupply+0x70>)
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	f003 0304 	and.w	r3, r3, #4
 8004988:	2b04      	cmp	r3, #4
 800498a:	d00a      	beq.n	80049a2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800498c:	4b16      	ldr	r3, [pc, #88]	@ (80049e8 <HAL_PWREx_ConfigSupply+0x70>)
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	f003 0307 	and.w	r3, r3, #7
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	429a      	cmp	r2, r3
 8004998:	d001      	beq.n	800499e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e01f      	b.n	80049de <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800499e:	2300      	movs	r3, #0
 80049a0:	e01d      	b.n	80049de <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80049a2:	4b11      	ldr	r3, [pc, #68]	@ (80049e8 <HAL_PWREx_ConfigSupply+0x70>)
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	f023 0207 	bic.w	r2, r3, #7
 80049aa:	490f      	ldr	r1, [pc, #60]	@ (80049e8 <HAL_PWREx_ConfigSupply+0x70>)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80049b2:	f7fc fe6d 	bl	8001690 <HAL_GetTick>
 80049b6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80049b8:	e009      	b.n	80049ce <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80049ba:	f7fc fe69 	bl	8001690 <HAL_GetTick>
 80049be:	4602      	mov	r2, r0
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	1ad3      	subs	r3, r2, r3
 80049c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80049c8:	d901      	bls.n	80049ce <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e007      	b.n	80049de <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80049ce:	4b06      	ldr	r3, [pc, #24]	@ (80049e8 <HAL_PWREx_ConfigSupply+0x70>)
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049da:	d1ee      	bne.n	80049ba <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80049dc:	2300      	movs	r3, #0
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3710      	adds	r7, #16
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	58024800 	.word	0x58024800

080049ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b08c      	sub	sp, #48	@ 0x30
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e3c8      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	f000 8087 	beq.w	8004b1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a0c:	4b88      	ldr	r3, [pc, #544]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004a0e:	691b      	ldr	r3, [r3, #16]
 8004a10:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004a16:	4b86      	ldr	r3, [pc, #536]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a1e:	2b10      	cmp	r3, #16
 8004a20:	d007      	beq.n	8004a32 <HAL_RCC_OscConfig+0x46>
 8004a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a24:	2b18      	cmp	r3, #24
 8004a26:	d110      	bne.n	8004a4a <HAL_RCC_OscConfig+0x5e>
 8004a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a2a:	f003 0303 	and.w	r3, r3, #3
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d10b      	bne.n	8004a4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a32:	4b7f      	ldr	r3, [pc, #508]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d06c      	beq.n	8004b18 <HAL_RCC_OscConfig+0x12c>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d168      	bne.n	8004b18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e3a2      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a52:	d106      	bne.n	8004a62 <HAL_RCC_OscConfig+0x76>
 8004a54:	4b76      	ldr	r3, [pc, #472]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a75      	ldr	r2, [pc, #468]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004a5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a5e:	6013      	str	r3, [r2, #0]
 8004a60:	e02e      	b.n	8004ac0 <HAL_RCC_OscConfig+0xd4>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d10c      	bne.n	8004a84 <HAL_RCC_OscConfig+0x98>
 8004a6a:	4b71      	ldr	r3, [pc, #452]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a70      	ldr	r2, [pc, #448]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004a70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a74:	6013      	str	r3, [r2, #0]
 8004a76:	4b6e      	ldr	r3, [pc, #440]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a6d      	ldr	r2, [pc, #436]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004a7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a80:	6013      	str	r3, [r2, #0]
 8004a82:	e01d      	b.n	8004ac0 <HAL_RCC_OscConfig+0xd4>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a8c:	d10c      	bne.n	8004aa8 <HAL_RCC_OscConfig+0xbc>
 8004a8e:	4b68      	ldr	r3, [pc, #416]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a67      	ldr	r2, [pc, #412]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004a94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a98:	6013      	str	r3, [r2, #0]
 8004a9a:	4b65      	ldr	r3, [pc, #404]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a64      	ldr	r2, [pc, #400]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004aa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004aa4:	6013      	str	r3, [r2, #0]
 8004aa6:	e00b      	b.n	8004ac0 <HAL_RCC_OscConfig+0xd4>
 8004aa8:	4b61      	ldr	r3, [pc, #388]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a60      	ldr	r2, [pc, #384]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004aae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ab2:	6013      	str	r3, [r2, #0]
 8004ab4:	4b5e      	ldr	r3, [pc, #376]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a5d      	ldr	r2, [pc, #372]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004aba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004abe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d013      	beq.n	8004af0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac8:	f7fc fde2 	bl	8001690 <HAL_GetTick>
 8004acc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004ace:	e008      	b.n	8004ae2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ad0:	f7fc fdde 	bl	8001690 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	2b64      	cmp	r3, #100	@ 0x64
 8004adc:	d901      	bls.n	8004ae2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e356      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004ae2:	4b53      	ldr	r3, [pc, #332]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d0f0      	beq.n	8004ad0 <HAL_RCC_OscConfig+0xe4>
 8004aee:	e014      	b.n	8004b1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af0:	f7fc fdce 	bl	8001690 <HAL_GetTick>
 8004af4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004af6:	e008      	b.n	8004b0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004af8:	f7fc fdca 	bl	8001690 <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	2b64      	cmp	r3, #100	@ 0x64
 8004b04:	d901      	bls.n	8004b0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e342      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004b0a:	4b49      	ldr	r3, [pc, #292]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d1f0      	bne.n	8004af8 <HAL_RCC_OscConfig+0x10c>
 8004b16:	e000      	b.n	8004b1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	f000 808c 	beq.w	8004c40 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b28:	4b41      	ldr	r3, [pc, #260]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b30:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004b32:	4b3f      	ldr	r3, [pc, #252]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b36:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004b38:	6a3b      	ldr	r3, [r7, #32]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d007      	beq.n	8004b4e <HAL_RCC_OscConfig+0x162>
 8004b3e:	6a3b      	ldr	r3, [r7, #32]
 8004b40:	2b18      	cmp	r3, #24
 8004b42:	d137      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x1c8>
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	f003 0303 	and.w	r3, r3, #3
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d132      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b4e:	4b38      	ldr	r3, [pc, #224]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0304 	and.w	r3, r3, #4
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d005      	beq.n	8004b66 <HAL_RCC_OscConfig+0x17a>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	68db      	ldr	r3, [r3, #12]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d101      	bne.n	8004b66 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e314      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004b66:	4b32      	ldr	r3, [pc, #200]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f023 0219 	bic.w	r2, r3, #25
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	492f      	ldr	r1, [pc, #188]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004b74:	4313      	orrs	r3, r2
 8004b76:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b78:	f7fc fd8a 	bl	8001690 <HAL_GetTick>
 8004b7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b7e:	e008      	b.n	8004b92 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b80:	f7fc fd86 	bl	8001690 <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d901      	bls.n	8004b92 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e2fe      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b92:	4b27      	ldr	r3, [pc, #156]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0304 	and.w	r3, r3, #4
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d0f0      	beq.n	8004b80 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b9e:	4b24      	ldr	r3, [pc, #144]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	061b      	lsls	r3, r3, #24
 8004bac:	4920      	ldr	r1, [pc, #128]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bb2:	e045      	b.n	8004c40 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d026      	beq.n	8004c0a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004bbc:	4b1c      	ldr	r3, [pc, #112]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f023 0219 	bic.w	r2, r3, #25
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	4919      	ldr	r1, [pc, #100]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bce:	f7fc fd5f 	bl	8001690 <HAL_GetTick>
 8004bd2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bd4:	e008      	b.n	8004be8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bd6:	f7fc fd5b 	bl	8001690 <HAL_GetTick>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bde:	1ad3      	subs	r3, r2, r3
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	d901      	bls.n	8004be8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e2d3      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004be8:	4b11      	ldr	r3, [pc, #68]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0304 	and.w	r3, r3, #4
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d0f0      	beq.n	8004bd6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	691b      	ldr	r3, [r3, #16]
 8004c00:	061b      	lsls	r3, r3, #24
 8004c02:	490b      	ldr	r1, [pc, #44]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004c04:	4313      	orrs	r3, r2
 8004c06:	604b      	str	r3, [r1, #4]
 8004c08:	e01a      	b.n	8004c40 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c0a:	4b09      	ldr	r3, [pc, #36]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a08      	ldr	r2, [pc, #32]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004c10:	f023 0301 	bic.w	r3, r3, #1
 8004c14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c16:	f7fc fd3b 	bl	8001690 <HAL_GetTick>
 8004c1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004c1c:	e00a      	b.n	8004c34 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c1e:	f7fc fd37 	bl	8001690 <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d903      	bls.n	8004c34 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e2af      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
 8004c30:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004c34:	4b96      	ldr	r3, [pc, #600]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0304 	and.w	r3, r3, #4
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d1ee      	bne.n	8004c1e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0310 	and.w	r3, r3, #16
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d06a      	beq.n	8004d22 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c4c:	4b90      	ldr	r3, [pc, #576]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004c4e:	691b      	ldr	r3, [r3, #16]
 8004c50:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004c54:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004c56:	4b8e      	ldr	r3, [pc, #568]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c5a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	2b08      	cmp	r3, #8
 8004c60:	d007      	beq.n	8004c72 <HAL_RCC_OscConfig+0x286>
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	2b18      	cmp	r3, #24
 8004c66:	d11b      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x2b4>
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	f003 0303 	and.w	r3, r3, #3
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d116      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004c72:	4b87      	ldr	r3, [pc, #540]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d005      	beq.n	8004c8a <HAL_RCC_OscConfig+0x29e>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	69db      	ldr	r3, [r3, #28]
 8004c82:	2b80      	cmp	r3, #128	@ 0x80
 8004c84:	d001      	beq.n	8004c8a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e282      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004c8a:	4b81      	ldr	r3, [pc, #516]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	061b      	lsls	r3, r3, #24
 8004c98:	497d      	ldr	r1, [pc, #500]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004c9e:	e040      	b.n	8004d22 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	69db      	ldr	r3, [r3, #28]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d023      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004ca8:	4b79      	ldr	r3, [pc, #484]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a78      	ldr	r2, [pc, #480]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004cae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb4:	f7fc fcec 	bl	8001690 <HAL_GetTick>
 8004cb8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004cba:	e008      	b.n	8004cce <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004cbc:	f7fc fce8 	bl	8001690 <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	d901      	bls.n	8004cce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e260      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004cce:	4b70      	ldr	r3, [pc, #448]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d0f0      	beq.n	8004cbc <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004cda:	4b6d      	ldr	r3, [pc, #436]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	061b      	lsls	r3, r3, #24
 8004ce8:	4969      	ldr	r1, [pc, #420]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004cea:	4313      	orrs	r3, r2
 8004cec:	60cb      	str	r3, [r1, #12]
 8004cee:	e018      	b.n	8004d22 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004cf0:	4b67      	ldr	r3, [pc, #412]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a66      	ldr	r2, [pc, #408]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004cf6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cfc:	f7fc fcc8 	bl	8001690 <HAL_GetTick>
 8004d00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004d02:	e008      	b.n	8004d16 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004d04:	f7fc fcc4 	bl	8001690 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e23c      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004d16:	4b5e      	ldr	r3, [pc, #376]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1f0      	bne.n	8004d04 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0308 	and.w	r3, r3, #8
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d036      	beq.n	8004d9c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d019      	beq.n	8004d6a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d36:	4b56      	ldr	r3, [pc, #344]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004d38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d3a:	4a55      	ldr	r2, [pc, #340]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004d3c:	f043 0301 	orr.w	r3, r3, #1
 8004d40:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d42:	f7fc fca5 	bl	8001690 <HAL_GetTick>
 8004d46:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004d48:	e008      	b.n	8004d5c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d4a:	f7fc fca1 	bl	8001690 <HAL_GetTick>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d901      	bls.n	8004d5c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	e219      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004d5c:	4b4c      	ldr	r3, [pc, #304]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004d5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d60:	f003 0302 	and.w	r3, r3, #2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d0f0      	beq.n	8004d4a <HAL_RCC_OscConfig+0x35e>
 8004d68:	e018      	b.n	8004d9c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d6a:	4b49      	ldr	r3, [pc, #292]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004d6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d6e:	4a48      	ldr	r2, [pc, #288]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004d70:	f023 0301 	bic.w	r3, r3, #1
 8004d74:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d76:	f7fc fc8b 	bl	8001690 <HAL_GetTick>
 8004d7a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004d7c:	e008      	b.n	8004d90 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d7e:	f7fc fc87 	bl	8001690 <HAL_GetTick>
 8004d82:	4602      	mov	r2, r0
 8004d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d86:	1ad3      	subs	r3, r2, r3
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d901      	bls.n	8004d90 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	e1ff      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004d90:	4b3f      	ldr	r3, [pc, #252]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004d92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d94:	f003 0302 	and.w	r3, r3, #2
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d1f0      	bne.n	8004d7e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 0320 	and.w	r3, r3, #32
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d036      	beq.n	8004e16 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	699b      	ldr	r3, [r3, #24]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d019      	beq.n	8004de4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004db0:	4b37      	ldr	r3, [pc, #220]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a36      	ldr	r2, [pc, #216]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004db6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004dba:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004dbc:	f7fc fc68 	bl	8001690 <HAL_GetTick>
 8004dc0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004dc2:	e008      	b.n	8004dd6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004dc4:	f7fc fc64 	bl	8001690 <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d901      	bls.n	8004dd6 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e1dc      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004dd6:	4b2e      	ldr	r3, [pc, #184]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d0f0      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x3d8>
 8004de2:	e018      	b.n	8004e16 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004de4:	4b2a      	ldr	r3, [pc, #168]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a29      	ldr	r2, [pc, #164]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004dea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004dee:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004df0:	f7fc fc4e 	bl	8001690 <HAL_GetTick>
 8004df4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004df6:	e008      	b.n	8004e0a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004df8:	f7fc fc4a 	bl	8001690 <HAL_GetTick>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	2b02      	cmp	r3, #2
 8004e04:	d901      	bls.n	8004e0a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e1c2      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004e0a:	4b21      	ldr	r3, [pc, #132]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d1f0      	bne.n	8004df8 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 0304 	and.w	r3, r3, #4
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	f000 8086 	beq.w	8004f30 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004e24:	4b1b      	ldr	r3, [pc, #108]	@ (8004e94 <HAL_RCC_OscConfig+0x4a8>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a1a      	ldr	r2, [pc, #104]	@ (8004e94 <HAL_RCC_OscConfig+0x4a8>)
 8004e2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e2e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e30:	f7fc fc2e 	bl	8001690 <HAL_GetTick>
 8004e34:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e36:	e008      	b.n	8004e4a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e38:	f7fc fc2a 	bl	8001690 <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	2b64      	cmp	r3, #100	@ 0x64
 8004e44:	d901      	bls.n	8004e4a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e1a2      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e4a:	4b12      	ldr	r3, [pc, #72]	@ (8004e94 <HAL_RCC_OscConfig+0x4a8>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d0f0      	beq.n	8004e38 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d106      	bne.n	8004e6c <HAL_RCC_OscConfig+0x480>
 8004e5e:	4b0c      	ldr	r3, [pc, #48]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004e60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e62:	4a0b      	ldr	r2, [pc, #44]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004e64:	f043 0301 	orr.w	r3, r3, #1
 8004e68:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e6a:	e032      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e6>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d111      	bne.n	8004e98 <HAL_RCC_OscConfig+0x4ac>
 8004e74:	4b06      	ldr	r3, [pc, #24]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e78:	4a05      	ldr	r2, [pc, #20]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004e7a:	f023 0301 	bic.w	r3, r3, #1
 8004e7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e80:	4b03      	ldr	r3, [pc, #12]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004e82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e84:	4a02      	ldr	r2, [pc, #8]	@ (8004e90 <HAL_RCC_OscConfig+0x4a4>)
 8004e86:	f023 0304 	bic.w	r3, r3, #4
 8004e8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e8c:	e021      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e6>
 8004e8e:	bf00      	nop
 8004e90:	58024400 	.word	0x58024400
 8004e94:	58024800 	.word	0x58024800
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	2b05      	cmp	r3, #5
 8004e9e:	d10c      	bne.n	8004eba <HAL_RCC_OscConfig+0x4ce>
 8004ea0:	4b83      	ldr	r3, [pc, #524]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004ea2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ea4:	4a82      	ldr	r2, [pc, #520]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004ea6:	f043 0304 	orr.w	r3, r3, #4
 8004eaa:	6713      	str	r3, [r2, #112]	@ 0x70
 8004eac:	4b80      	ldr	r3, [pc, #512]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004eae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eb0:	4a7f      	ldr	r2, [pc, #508]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004eb2:	f043 0301 	orr.w	r3, r3, #1
 8004eb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004eb8:	e00b      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e6>
 8004eba:	4b7d      	ldr	r3, [pc, #500]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004ebc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ebe:	4a7c      	ldr	r2, [pc, #496]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004ec0:	f023 0301 	bic.w	r3, r3, #1
 8004ec4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ec6:	4b7a      	ldr	r3, [pc, #488]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eca:	4a79      	ldr	r2, [pc, #484]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004ecc:	f023 0304 	bic.w	r3, r3, #4
 8004ed0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d015      	beq.n	8004f06 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eda:	f7fc fbd9 	bl	8001690 <HAL_GetTick>
 8004ede:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ee0:	e00a      	b.n	8004ef8 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ee2:	f7fc fbd5 	bl	8001690 <HAL_GetTick>
 8004ee6:	4602      	mov	r2, r0
 8004ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eea:	1ad3      	subs	r3, r2, r3
 8004eec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d901      	bls.n	8004ef8 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8004ef4:	2303      	movs	r3, #3
 8004ef6:	e14b      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ef8:	4b6d      	ldr	r3, [pc, #436]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004efa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004efc:	f003 0302 	and.w	r3, r3, #2
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d0ee      	beq.n	8004ee2 <HAL_RCC_OscConfig+0x4f6>
 8004f04:	e014      	b.n	8004f30 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f06:	f7fc fbc3 	bl	8001690 <HAL_GetTick>
 8004f0a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004f0c:	e00a      	b.n	8004f24 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f0e:	f7fc fbbf 	bl	8001690 <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d901      	bls.n	8004f24 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8004f20:	2303      	movs	r3, #3
 8004f22:	e135      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004f24:	4b62      	ldr	r3, [pc, #392]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004f26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f28:	f003 0302 	and.w	r3, r3, #2
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d1ee      	bne.n	8004f0e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	f000 812a 	beq.w	800518e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004f3a:	4b5d      	ldr	r3, [pc, #372]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004f3c:	691b      	ldr	r3, [r3, #16]
 8004f3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f42:	2b18      	cmp	r3, #24
 8004f44:	f000 80ba 	beq.w	80050bc <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	f040 8095 	bne.w	800507c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f52:	4b57      	ldr	r3, [pc, #348]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a56      	ldr	r2, [pc, #344]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004f58:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f5e:	f7fc fb97 	bl	8001690 <HAL_GetTick>
 8004f62:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004f64:	e008      	b.n	8004f78 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f66:	f7fc fb93 	bl	8001690 <HAL_GetTick>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	2b02      	cmp	r3, #2
 8004f72:	d901      	bls.n	8004f78 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8004f74:	2303      	movs	r3, #3
 8004f76:	e10b      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004f78:	4b4d      	ldr	r3, [pc, #308]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d1f0      	bne.n	8004f66 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f84:	4b4a      	ldr	r3, [pc, #296]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004f86:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f88:	4b4a      	ldr	r3, [pc, #296]	@ (80050b4 <HAL_RCC_OscConfig+0x6c8>)
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004f94:	0112      	lsls	r2, r2, #4
 8004f96:	430a      	orrs	r2, r1
 8004f98:	4945      	ldr	r1, [pc, #276]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fac:	3b01      	subs	r3, #1
 8004fae:	025b      	lsls	r3, r3, #9
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fb8:	3b01      	subs	r3, #1
 8004fba:	041b      	lsls	r3, r3, #16
 8004fbc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004fc0:	431a      	orrs	r2, r3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fc6:	3b01      	subs	r3, #1
 8004fc8:	061b      	lsls	r3, r3, #24
 8004fca:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004fce:	4938      	ldr	r1, [pc, #224]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004fd4:	4b36      	ldr	r3, [pc, #216]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fd8:	4a35      	ldr	r2, [pc, #212]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004fda:	f023 0301 	bic.w	r3, r3, #1
 8004fde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004fe0:	4b33      	ldr	r3, [pc, #204]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004fe2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004fe4:	4b34      	ldr	r3, [pc, #208]	@ (80050b8 <HAL_RCC_OscConfig+0x6cc>)
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004fec:	00d2      	lsls	r2, r2, #3
 8004fee:	4930      	ldr	r1, [pc, #192]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004ff4:	4b2e      	ldr	r3, [pc, #184]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8004ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff8:	f023 020c 	bic.w	r2, r3, #12
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005000:	492b      	ldr	r1, [pc, #172]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8005002:	4313      	orrs	r3, r2
 8005004:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005006:	4b2a      	ldr	r3, [pc, #168]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8005008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500a:	f023 0202 	bic.w	r2, r3, #2
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005012:	4927      	ldr	r1, [pc, #156]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8005014:	4313      	orrs	r3, r2
 8005016:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005018:	4b25      	ldr	r3, [pc, #148]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 800501a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800501c:	4a24      	ldr	r2, [pc, #144]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 800501e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005022:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005024:	4b22      	ldr	r3, [pc, #136]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8005026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005028:	4a21      	ldr	r2, [pc, #132]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 800502a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800502e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005030:	4b1f      	ldr	r3, [pc, #124]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8005032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005034:	4a1e      	ldr	r2, [pc, #120]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8005036:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800503a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800503c:	4b1c      	ldr	r3, [pc, #112]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 800503e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005040:	4a1b      	ldr	r2, [pc, #108]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8005042:	f043 0301 	orr.w	r3, r3, #1
 8005046:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005048:	4b19      	ldr	r3, [pc, #100]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a18      	ldr	r2, [pc, #96]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 800504e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005052:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005054:	f7fc fb1c 	bl	8001690 <HAL_GetTick>
 8005058:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800505a:	e008      	b.n	800506e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800505c:	f7fc fb18 	bl	8001690 <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	2b02      	cmp	r3, #2
 8005068:	d901      	bls.n	800506e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	e090      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800506e:	4b10      	ldr	r3, [pc, #64]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d0f0      	beq.n	800505c <HAL_RCC_OscConfig+0x670>
 800507a:	e088      	b.n	800518e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800507c:	4b0c      	ldr	r3, [pc, #48]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a0b      	ldr	r2, [pc, #44]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 8005082:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005086:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005088:	f7fc fb02 	bl	8001690 <HAL_GetTick>
 800508c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800508e:	e008      	b.n	80050a2 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005090:	f7fc fafe 	bl	8001690 <HAL_GetTick>
 8005094:	4602      	mov	r2, r0
 8005096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	2b02      	cmp	r3, #2
 800509c:	d901      	bls.n	80050a2 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e076      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050a2:	4b03      	ldr	r3, [pc, #12]	@ (80050b0 <HAL_RCC_OscConfig+0x6c4>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1f0      	bne.n	8005090 <HAL_RCC_OscConfig+0x6a4>
 80050ae:	e06e      	b.n	800518e <HAL_RCC_OscConfig+0x7a2>
 80050b0:	58024400 	.word	0x58024400
 80050b4:	fffffc0c 	.word	0xfffffc0c
 80050b8:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80050bc:	4b36      	ldr	r3, [pc, #216]	@ (8005198 <HAL_RCC_OscConfig+0x7ac>)
 80050be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80050c2:	4b35      	ldr	r3, [pc, #212]	@ (8005198 <HAL_RCC_OscConfig+0x7ac>)
 80050c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050c6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d031      	beq.n	8005134 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	f003 0203 	and.w	r2, r3, #3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050da:	429a      	cmp	r2, r3
 80050dc:	d12a      	bne.n	8005134 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	091b      	lsrs	r3, r3, #4
 80050e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d122      	bne.n	8005134 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050f8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d11a      	bne.n	8005134 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	0a5b      	lsrs	r3, r3, #9
 8005102:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800510a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800510c:	429a      	cmp	r2, r3
 800510e:	d111      	bne.n	8005134 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	0c1b      	lsrs	r3, r3, #16
 8005114:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800511c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800511e:	429a      	cmp	r2, r3
 8005120:	d108      	bne.n	8005134 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	0e1b      	lsrs	r3, r3, #24
 8005126:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800512e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005130:	429a      	cmp	r2, r3
 8005132:	d001      	beq.n	8005138 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e02b      	b.n	8005190 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005138:	4b17      	ldr	r3, [pc, #92]	@ (8005198 <HAL_RCC_OscConfig+0x7ac>)
 800513a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800513c:	08db      	lsrs	r3, r3, #3
 800513e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005142:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005148:	693a      	ldr	r2, [r7, #16]
 800514a:	429a      	cmp	r2, r3
 800514c:	d01f      	beq.n	800518e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800514e:	4b12      	ldr	r3, [pc, #72]	@ (8005198 <HAL_RCC_OscConfig+0x7ac>)
 8005150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005152:	4a11      	ldr	r2, [pc, #68]	@ (8005198 <HAL_RCC_OscConfig+0x7ac>)
 8005154:	f023 0301 	bic.w	r3, r3, #1
 8005158:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800515a:	f7fc fa99 	bl	8001690 <HAL_GetTick>
 800515e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005160:	bf00      	nop
 8005162:	f7fc fa95 	bl	8001690 <HAL_GetTick>
 8005166:	4602      	mov	r2, r0
 8005168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800516a:	4293      	cmp	r3, r2
 800516c:	d0f9      	beq.n	8005162 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800516e:	4b0a      	ldr	r3, [pc, #40]	@ (8005198 <HAL_RCC_OscConfig+0x7ac>)
 8005170:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005172:	4b0a      	ldr	r3, [pc, #40]	@ (800519c <HAL_RCC_OscConfig+0x7b0>)
 8005174:	4013      	ands	r3, r2
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800517a:	00d2      	lsls	r2, r2, #3
 800517c:	4906      	ldr	r1, [pc, #24]	@ (8005198 <HAL_RCC_OscConfig+0x7ac>)
 800517e:	4313      	orrs	r3, r2
 8005180:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005182:	4b05      	ldr	r3, [pc, #20]	@ (8005198 <HAL_RCC_OscConfig+0x7ac>)
 8005184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005186:	4a04      	ldr	r2, [pc, #16]	@ (8005198 <HAL_RCC_OscConfig+0x7ac>)
 8005188:	f043 0301 	orr.w	r3, r3, #1
 800518c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800518e:	2300      	movs	r3, #0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3730      	adds	r7, #48	@ 0x30
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}
 8005198:	58024400 	.word	0x58024400
 800519c:	ffff0007 	.word	0xffff0007

080051a0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b086      	sub	sp, #24
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d101      	bne.n	80051b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051b0:	2301      	movs	r3, #1
 80051b2:	e19c      	b.n	80054ee <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051b4:	4b8a      	ldr	r3, [pc, #552]	@ (80053e0 <HAL_RCC_ClockConfig+0x240>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f003 030f 	and.w	r3, r3, #15
 80051bc:	683a      	ldr	r2, [r7, #0]
 80051be:	429a      	cmp	r2, r3
 80051c0:	d910      	bls.n	80051e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051c2:	4b87      	ldr	r3, [pc, #540]	@ (80053e0 <HAL_RCC_ClockConfig+0x240>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f023 020f 	bic.w	r2, r3, #15
 80051ca:	4985      	ldr	r1, [pc, #532]	@ (80053e0 <HAL_RCC_ClockConfig+0x240>)
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051d2:	4b83      	ldr	r3, [pc, #524]	@ (80053e0 <HAL_RCC_ClockConfig+0x240>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 030f 	and.w	r3, r3, #15
 80051da:	683a      	ldr	r2, [r7, #0]
 80051dc:	429a      	cmp	r2, r3
 80051de:	d001      	beq.n	80051e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e184      	b.n	80054ee <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0304 	and.w	r3, r3, #4
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d010      	beq.n	8005212 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	691a      	ldr	r2, [r3, #16]
 80051f4:	4b7b      	ldr	r3, [pc, #492]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 80051f6:	699b      	ldr	r3, [r3, #24]
 80051f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80051fc:	429a      	cmp	r2, r3
 80051fe:	d908      	bls.n	8005212 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005200:	4b78      	ldr	r3, [pc, #480]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 8005202:	699b      	ldr	r3, [r3, #24]
 8005204:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	691b      	ldr	r3, [r3, #16]
 800520c:	4975      	ldr	r1, [pc, #468]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 800520e:	4313      	orrs	r3, r2
 8005210:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 0308 	and.w	r3, r3, #8
 800521a:	2b00      	cmp	r3, #0
 800521c:	d010      	beq.n	8005240 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	695a      	ldr	r2, [r3, #20]
 8005222:	4b70      	ldr	r3, [pc, #448]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 8005224:	69db      	ldr	r3, [r3, #28]
 8005226:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800522a:	429a      	cmp	r2, r3
 800522c:	d908      	bls.n	8005240 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800522e:	4b6d      	ldr	r3, [pc, #436]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 8005230:	69db      	ldr	r3, [r3, #28]
 8005232:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	695b      	ldr	r3, [r3, #20]
 800523a:	496a      	ldr	r1, [pc, #424]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 800523c:	4313      	orrs	r3, r2
 800523e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0310 	and.w	r3, r3, #16
 8005248:	2b00      	cmp	r3, #0
 800524a:	d010      	beq.n	800526e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	699a      	ldr	r2, [r3, #24]
 8005250:	4b64      	ldr	r3, [pc, #400]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 8005252:	69db      	ldr	r3, [r3, #28]
 8005254:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005258:	429a      	cmp	r2, r3
 800525a:	d908      	bls.n	800526e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800525c:	4b61      	ldr	r3, [pc, #388]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 800525e:	69db      	ldr	r3, [r3, #28]
 8005260:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	495e      	ldr	r1, [pc, #376]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 800526a:	4313      	orrs	r3, r2
 800526c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0320 	and.w	r3, r3, #32
 8005276:	2b00      	cmp	r3, #0
 8005278:	d010      	beq.n	800529c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	69da      	ldr	r2, [r3, #28]
 800527e:	4b59      	ldr	r3, [pc, #356]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 8005280:	6a1b      	ldr	r3, [r3, #32]
 8005282:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005286:	429a      	cmp	r2, r3
 8005288:	d908      	bls.n	800529c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800528a:	4b56      	ldr	r3, [pc, #344]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	69db      	ldr	r3, [r3, #28]
 8005296:	4953      	ldr	r1, [pc, #332]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 8005298:	4313      	orrs	r3, r2
 800529a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 0302 	and.w	r3, r3, #2
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d010      	beq.n	80052ca <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	68da      	ldr	r2, [r3, #12]
 80052ac:	4b4d      	ldr	r3, [pc, #308]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 80052ae:	699b      	ldr	r3, [r3, #24]
 80052b0:	f003 030f 	and.w	r3, r3, #15
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d908      	bls.n	80052ca <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052b8:	4b4a      	ldr	r3, [pc, #296]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 80052ba:	699b      	ldr	r3, [r3, #24]
 80052bc:	f023 020f 	bic.w	r2, r3, #15
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	4947      	ldr	r1, [pc, #284]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 80052c6:	4313      	orrs	r3, r2
 80052c8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 0301 	and.w	r3, r3, #1
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d055      	beq.n	8005382 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80052d6:	4b43      	ldr	r3, [pc, #268]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 80052d8:	699b      	ldr	r3, [r3, #24]
 80052da:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	4940      	ldr	r1, [pc, #256]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 80052e4:	4313      	orrs	r3, r2
 80052e6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	2b02      	cmp	r3, #2
 80052ee:	d107      	bne.n	8005300 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80052f0:	4b3c      	ldr	r3, [pc, #240]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d121      	bne.n	8005340 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e0f6      	b.n	80054ee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	2b03      	cmp	r3, #3
 8005306:	d107      	bne.n	8005318 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005308:	4b36      	ldr	r3, [pc, #216]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005310:	2b00      	cmp	r3, #0
 8005312:	d115      	bne.n	8005340 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e0ea      	b.n	80054ee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	2b01      	cmp	r3, #1
 800531e:	d107      	bne.n	8005330 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005320:	4b30      	ldr	r3, [pc, #192]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005328:	2b00      	cmp	r3, #0
 800532a:	d109      	bne.n	8005340 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e0de      	b.n	80054ee <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005330:	4b2c      	ldr	r3, [pc, #176]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 0304 	and.w	r3, r3, #4
 8005338:	2b00      	cmp	r3, #0
 800533a:	d101      	bne.n	8005340 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e0d6      	b.n	80054ee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005340:	4b28      	ldr	r3, [pc, #160]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 8005342:	691b      	ldr	r3, [r3, #16]
 8005344:	f023 0207 	bic.w	r2, r3, #7
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	4925      	ldr	r1, [pc, #148]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 800534e:	4313      	orrs	r3, r2
 8005350:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005352:	f7fc f99d 	bl	8001690 <HAL_GetTick>
 8005356:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005358:	e00a      	b.n	8005370 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800535a:	f7fc f999 	bl	8001690 <HAL_GetTick>
 800535e:	4602      	mov	r2, r0
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	1ad3      	subs	r3, r2, r3
 8005364:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005368:	4293      	cmp	r3, r2
 800536a:	d901      	bls.n	8005370 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e0be      	b.n	80054ee <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005370:	4b1c      	ldr	r3, [pc, #112]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 8005372:	691b      	ldr	r3, [r3, #16]
 8005374:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	00db      	lsls	r3, r3, #3
 800537e:	429a      	cmp	r2, r3
 8005380:	d1eb      	bne.n	800535a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 0302 	and.w	r3, r3, #2
 800538a:	2b00      	cmp	r3, #0
 800538c:	d010      	beq.n	80053b0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	68da      	ldr	r2, [r3, #12]
 8005392:	4b14      	ldr	r3, [pc, #80]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 8005394:	699b      	ldr	r3, [r3, #24]
 8005396:	f003 030f 	and.w	r3, r3, #15
 800539a:	429a      	cmp	r2, r3
 800539c:	d208      	bcs.n	80053b0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800539e:	4b11      	ldr	r3, [pc, #68]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 80053a0:	699b      	ldr	r3, [r3, #24]
 80053a2:	f023 020f 	bic.w	r2, r3, #15
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	68db      	ldr	r3, [r3, #12]
 80053aa:	490e      	ldr	r1, [pc, #56]	@ (80053e4 <HAL_RCC_ClockConfig+0x244>)
 80053ac:	4313      	orrs	r3, r2
 80053ae:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80053b0:	4b0b      	ldr	r3, [pc, #44]	@ (80053e0 <HAL_RCC_ClockConfig+0x240>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 030f 	and.w	r3, r3, #15
 80053b8:	683a      	ldr	r2, [r7, #0]
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d214      	bcs.n	80053e8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053be:	4b08      	ldr	r3, [pc, #32]	@ (80053e0 <HAL_RCC_ClockConfig+0x240>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f023 020f 	bic.w	r2, r3, #15
 80053c6:	4906      	ldr	r1, [pc, #24]	@ (80053e0 <HAL_RCC_ClockConfig+0x240>)
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053ce:	4b04      	ldr	r3, [pc, #16]	@ (80053e0 <HAL_RCC_ClockConfig+0x240>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 030f 	and.w	r3, r3, #15
 80053d6:	683a      	ldr	r2, [r7, #0]
 80053d8:	429a      	cmp	r2, r3
 80053da:	d005      	beq.n	80053e8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e086      	b.n	80054ee <HAL_RCC_ClockConfig+0x34e>
 80053e0:	52002000 	.word	0x52002000
 80053e4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f003 0304 	and.w	r3, r3, #4
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d010      	beq.n	8005416 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	691a      	ldr	r2, [r3, #16]
 80053f8:	4b3f      	ldr	r3, [pc, #252]	@ (80054f8 <HAL_RCC_ClockConfig+0x358>)
 80053fa:	699b      	ldr	r3, [r3, #24]
 80053fc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005400:	429a      	cmp	r2, r3
 8005402:	d208      	bcs.n	8005416 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005404:	4b3c      	ldr	r3, [pc, #240]	@ (80054f8 <HAL_RCC_ClockConfig+0x358>)
 8005406:	699b      	ldr	r3, [r3, #24]
 8005408:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	691b      	ldr	r3, [r3, #16]
 8005410:	4939      	ldr	r1, [pc, #228]	@ (80054f8 <HAL_RCC_ClockConfig+0x358>)
 8005412:	4313      	orrs	r3, r2
 8005414:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 0308 	and.w	r3, r3, #8
 800541e:	2b00      	cmp	r3, #0
 8005420:	d010      	beq.n	8005444 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	695a      	ldr	r2, [r3, #20]
 8005426:	4b34      	ldr	r3, [pc, #208]	@ (80054f8 <HAL_RCC_ClockConfig+0x358>)
 8005428:	69db      	ldr	r3, [r3, #28]
 800542a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800542e:	429a      	cmp	r2, r3
 8005430:	d208      	bcs.n	8005444 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005432:	4b31      	ldr	r3, [pc, #196]	@ (80054f8 <HAL_RCC_ClockConfig+0x358>)
 8005434:	69db      	ldr	r3, [r3, #28]
 8005436:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	492e      	ldr	r1, [pc, #184]	@ (80054f8 <HAL_RCC_ClockConfig+0x358>)
 8005440:	4313      	orrs	r3, r2
 8005442:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 0310 	and.w	r3, r3, #16
 800544c:	2b00      	cmp	r3, #0
 800544e:	d010      	beq.n	8005472 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	699a      	ldr	r2, [r3, #24]
 8005454:	4b28      	ldr	r3, [pc, #160]	@ (80054f8 <HAL_RCC_ClockConfig+0x358>)
 8005456:	69db      	ldr	r3, [r3, #28]
 8005458:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800545c:	429a      	cmp	r2, r3
 800545e:	d208      	bcs.n	8005472 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005460:	4b25      	ldr	r3, [pc, #148]	@ (80054f8 <HAL_RCC_ClockConfig+0x358>)
 8005462:	69db      	ldr	r3, [r3, #28]
 8005464:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	699b      	ldr	r3, [r3, #24]
 800546c:	4922      	ldr	r1, [pc, #136]	@ (80054f8 <HAL_RCC_ClockConfig+0x358>)
 800546e:	4313      	orrs	r3, r2
 8005470:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 0320 	and.w	r3, r3, #32
 800547a:	2b00      	cmp	r3, #0
 800547c:	d010      	beq.n	80054a0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	69da      	ldr	r2, [r3, #28]
 8005482:	4b1d      	ldr	r3, [pc, #116]	@ (80054f8 <HAL_RCC_ClockConfig+0x358>)
 8005484:	6a1b      	ldr	r3, [r3, #32]
 8005486:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800548a:	429a      	cmp	r2, r3
 800548c:	d208      	bcs.n	80054a0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800548e:	4b1a      	ldr	r3, [pc, #104]	@ (80054f8 <HAL_RCC_ClockConfig+0x358>)
 8005490:	6a1b      	ldr	r3, [r3, #32]
 8005492:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	69db      	ldr	r3, [r3, #28]
 800549a:	4917      	ldr	r1, [pc, #92]	@ (80054f8 <HAL_RCC_ClockConfig+0x358>)
 800549c:	4313      	orrs	r3, r2
 800549e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80054a0:	f000 f834 	bl	800550c <HAL_RCC_GetSysClockFreq>
 80054a4:	4602      	mov	r2, r0
 80054a6:	4b14      	ldr	r3, [pc, #80]	@ (80054f8 <HAL_RCC_ClockConfig+0x358>)
 80054a8:	699b      	ldr	r3, [r3, #24]
 80054aa:	0a1b      	lsrs	r3, r3, #8
 80054ac:	f003 030f 	and.w	r3, r3, #15
 80054b0:	4912      	ldr	r1, [pc, #72]	@ (80054fc <HAL_RCC_ClockConfig+0x35c>)
 80054b2:	5ccb      	ldrb	r3, [r1, r3]
 80054b4:	f003 031f 	and.w	r3, r3, #31
 80054b8:	fa22 f303 	lsr.w	r3, r2, r3
 80054bc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80054be:	4b0e      	ldr	r3, [pc, #56]	@ (80054f8 <HAL_RCC_ClockConfig+0x358>)
 80054c0:	699b      	ldr	r3, [r3, #24]
 80054c2:	f003 030f 	and.w	r3, r3, #15
 80054c6:	4a0d      	ldr	r2, [pc, #52]	@ (80054fc <HAL_RCC_ClockConfig+0x35c>)
 80054c8:	5cd3      	ldrb	r3, [r2, r3]
 80054ca:	f003 031f 	and.w	r3, r3, #31
 80054ce:	693a      	ldr	r2, [r7, #16]
 80054d0:	fa22 f303 	lsr.w	r3, r2, r3
 80054d4:	4a0a      	ldr	r2, [pc, #40]	@ (8005500 <HAL_RCC_ClockConfig+0x360>)
 80054d6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80054d8:	4a0a      	ldr	r2, [pc, #40]	@ (8005504 <HAL_RCC_ClockConfig+0x364>)
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80054de:	4b0a      	ldr	r3, [pc, #40]	@ (8005508 <HAL_RCC_ClockConfig+0x368>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4618      	mov	r0, r3
 80054e4:	f7fc f88a 	bl	80015fc <HAL_InitTick>
 80054e8:	4603      	mov	r3, r0
 80054ea:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80054ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3718      	adds	r7, #24
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	58024400 	.word	0x58024400
 80054fc:	0800b59c 	.word	0x0800b59c
 8005500:	24000004 	.word	0x24000004
 8005504:	24000000 	.word	0x24000000
 8005508:	24000008 	.word	0x24000008

0800550c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800550c:	b480      	push	{r7}
 800550e:	b089      	sub	sp, #36	@ 0x24
 8005510:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005512:	4bb3      	ldr	r3, [pc, #716]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800551a:	2b18      	cmp	r3, #24
 800551c:	f200 8155 	bhi.w	80057ca <HAL_RCC_GetSysClockFreq+0x2be>
 8005520:	a201      	add	r2, pc, #4	@ (adr r2, 8005528 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005526:	bf00      	nop
 8005528:	0800558d 	.word	0x0800558d
 800552c:	080057cb 	.word	0x080057cb
 8005530:	080057cb 	.word	0x080057cb
 8005534:	080057cb 	.word	0x080057cb
 8005538:	080057cb 	.word	0x080057cb
 800553c:	080057cb 	.word	0x080057cb
 8005540:	080057cb 	.word	0x080057cb
 8005544:	080057cb 	.word	0x080057cb
 8005548:	080055b3 	.word	0x080055b3
 800554c:	080057cb 	.word	0x080057cb
 8005550:	080057cb 	.word	0x080057cb
 8005554:	080057cb 	.word	0x080057cb
 8005558:	080057cb 	.word	0x080057cb
 800555c:	080057cb 	.word	0x080057cb
 8005560:	080057cb 	.word	0x080057cb
 8005564:	080057cb 	.word	0x080057cb
 8005568:	080055b9 	.word	0x080055b9
 800556c:	080057cb 	.word	0x080057cb
 8005570:	080057cb 	.word	0x080057cb
 8005574:	080057cb 	.word	0x080057cb
 8005578:	080057cb 	.word	0x080057cb
 800557c:	080057cb 	.word	0x080057cb
 8005580:	080057cb 	.word	0x080057cb
 8005584:	080057cb 	.word	0x080057cb
 8005588:	080055bf 	.word	0x080055bf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800558c:	4b94      	ldr	r3, [pc, #592]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0320 	and.w	r3, r3, #32
 8005594:	2b00      	cmp	r3, #0
 8005596:	d009      	beq.n	80055ac <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005598:	4b91      	ldr	r3, [pc, #580]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	08db      	lsrs	r3, r3, #3
 800559e:	f003 0303 	and.w	r3, r3, #3
 80055a2:	4a90      	ldr	r2, [pc, #576]	@ (80057e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80055a4:	fa22 f303 	lsr.w	r3, r2, r3
 80055a8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80055aa:	e111      	b.n	80057d0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80055ac:	4b8d      	ldr	r3, [pc, #564]	@ (80057e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80055ae:	61bb      	str	r3, [r7, #24]
      break;
 80055b0:	e10e      	b.n	80057d0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80055b2:	4b8d      	ldr	r3, [pc, #564]	@ (80057e8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80055b4:	61bb      	str	r3, [r7, #24]
      break;
 80055b6:	e10b      	b.n	80057d0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80055b8:	4b8c      	ldr	r3, [pc, #560]	@ (80057ec <HAL_RCC_GetSysClockFreq+0x2e0>)
 80055ba:	61bb      	str	r3, [r7, #24]
      break;
 80055bc:	e108      	b.n	80057d0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80055be:	4b88      	ldr	r3, [pc, #544]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c2:	f003 0303 	and.w	r3, r3, #3
 80055c6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80055c8:	4b85      	ldr	r3, [pc, #532]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055cc:	091b      	lsrs	r3, r3, #4
 80055ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80055d2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80055d4:	4b82      	ldr	r3, [pc, #520]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055d8:	f003 0301 	and.w	r3, r3, #1
 80055dc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80055de:	4b80      	ldr	r3, [pc, #512]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055e2:	08db      	lsrs	r3, r3, #3
 80055e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	fb02 f303 	mul.w	r3, r2, r3
 80055ee:	ee07 3a90 	vmov	s15, r3
 80055f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055f6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	f000 80e1 	beq.w	80057c4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	2b02      	cmp	r3, #2
 8005606:	f000 8083 	beq.w	8005710 <HAL_RCC_GetSysClockFreq+0x204>
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	2b02      	cmp	r3, #2
 800560e:	f200 80a1 	bhi.w	8005754 <HAL_RCC_GetSysClockFreq+0x248>
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d003      	beq.n	8005620 <HAL_RCC_GetSysClockFreq+0x114>
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	2b01      	cmp	r3, #1
 800561c:	d056      	beq.n	80056cc <HAL_RCC_GetSysClockFreq+0x1c0>
 800561e:	e099      	b.n	8005754 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005620:	4b6f      	ldr	r3, [pc, #444]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f003 0320 	and.w	r3, r3, #32
 8005628:	2b00      	cmp	r3, #0
 800562a:	d02d      	beq.n	8005688 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800562c:	4b6c      	ldr	r3, [pc, #432]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	08db      	lsrs	r3, r3, #3
 8005632:	f003 0303 	and.w	r3, r3, #3
 8005636:	4a6b      	ldr	r2, [pc, #428]	@ (80057e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005638:	fa22 f303 	lsr.w	r3, r2, r3
 800563c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	ee07 3a90 	vmov	s15, r3
 8005644:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	ee07 3a90 	vmov	s15, r3
 800564e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005652:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005656:	4b62      	ldr	r3, [pc, #392]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800565a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800565e:	ee07 3a90 	vmov	s15, r3
 8005662:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005666:	ed97 6a02 	vldr	s12, [r7, #8]
 800566a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80057f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800566e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005672:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005676:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800567a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800567e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005682:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005686:	e087      	b.n	8005798 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	ee07 3a90 	vmov	s15, r3
 800568e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005692:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80057f4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005696:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800569a:	4b51      	ldr	r3, [pc, #324]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800569c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800569e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056a2:	ee07 3a90 	vmov	s15, r3
 80056a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80056ae:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80057f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80056b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056c6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80056ca:	e065      	b.n	8005798 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	ee07 3a90 	vmov	s15, r3
 80056d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056d6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80057f8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80056da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056de:	4b40      	ldr	r3, [pc, #256]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056e6:	ee07 3a90 	vmov	s15, r3
 80056ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80056f2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80057f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80056f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005702:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800570a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800570e:	e043      	b.n	8005798 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	ee07 3a90 	vmov	s15, r3
 8005716:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800571a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80057fc <HAL_RCC_GetSysClockFreq+0x2f0>
 800571e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005722:	4b2f      	ldr	r3, [pc, #188]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005726:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800572a:	ee07 3a90 	vmov	s15, r3
 800572e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005732:	ed97 6a02 	vldr	s12, [r7, #8]
 8005736:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80057f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800573a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800573e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005742:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005746:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800574a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800574e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005752:	e021      	b.n	8005798 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	ee07 3a90 	vmov	s15, r3
 800575a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800575e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80057f8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005762:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005766:	4b1e      	ldr	r3, [pc, #120]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800576a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800576e:	ee07 3a90 	vmov	s15, r3
 8005772:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005776:	ed97 6a02 	vldr	s12, [r7, #8]
 800577a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80057f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800577e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005782:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005786:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800578a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800578e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005792:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005796:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005798:	4b11      	ldr	r3, [pc, #68]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800579a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800579c:	0a5b      	lsrs	r3, r3, #9
 800579e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057a2:	3301      	adds	r3, #1
 80057a4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	ee07 3a90 	vmov	s15, r3
 80057ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80057b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80057b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057bc:	ee17 3a90 	vmov	r3, s15
 80057c0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80057c2:	e005      	b.n	80057d0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80057c4:	2300      	movs	r3, #0
 80057c6:	61bb      	str	r3, [r7, #24]
      break;
 80057c8:	e002      	b.n	80057d0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80057ca:	4b07      	ldr	r3, [pc, #28]	@ (80057e8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80057cc:	61bb      	str	r3, [r7, #24]
      break;
 80057ce:	bf00      	nop
  }

  return sysclockfreq;
 80057d0:	69bb      	ldr	r3, [r7, #24]
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3724      	adds	r7, #36	@ 0x24
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr
 80057de:	bf00      	nop
 80057e0:	58024400 	.word	0x58024400
 80057e4:	03d09000 	.word	0x03d09000
 80057e8:	003d0900 	.word	0x003d0900
 80057ec:	007a1200 	.word	0x007a1200
 80057f0:	46000000 	.word	0x46000000
 80057f4:	4c742400 	.word	0x4c742400
 80057f8:	4a742400 	.word	0x4a742400
 80057fc:	4af42400 	.word	0x4af42400

08005800 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b082      	sub	sp, #8
 8005804:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005806:	f7ff fe81 	bl	800550c <HAL_RCC_GetSysClockFreq>
 800580a:	4602      	mov	r2, r0
 800580c:	4b10      	ldr	r3, [pc, #64]	@ (8005850 <HAL_RCC_GetHCLKFreq+0x50>)
 800580e:	699b      	ldr	r3, [r3, #24]
 8005810:	0a1b      	lsrs	r3, r3, #8
 8005812:	f003 030f 	and.w	r3, r3, #15
 8005816:	490f      	ldr	r1, [pc, #60]	@ (8005854 <HAL_RCC_GetHCLKFreq+0x54>)
 8005818:	5ccb      	ldrb	r3, [r1, r3]
 800581a:	f003 031f 	and.w	r3, r3, #31
 800581e:	fa22 f303 	lsr.w	r3, r2, r3
 8005822:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005824:	4b0a      	ldr	r3, [pc, #40]	@ (8005850 <HAL_RCC_GetHCLKFreq+0x50>)
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	f003 030f 	and.w	r3, r3, #15
 800582c:	4a09      	ldr	r2, [pc, #36]	@ (8005854 <HAL_RCC_GetHCLKFreq+0x54>)
 800582e:	5cd3      	ldrb	r3, [r2, r3]
 8005830:	f003 031f 	and.w	r3, r3, #31
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	fa22 f303 	lsr.w	r3, r2, r3
 800583a:	4a07      	ldr	r2, [pc, #28]	@ (8005858 <HAL_RCC_GetHCLKFreq+0x58>)
 800583c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800583e:	4a07      	ldr	r2, [pc, #28]	@ (800585c <HAL_RCC_GetHCLKFreq+0x5c>)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005844:	4b04      	ldr	r3, [pc, #16]	@ (8005858 <HAL_RCC_GetHCLKFreq+0x58>)
 8005846:	681b      	ldr	r3, [r3, #0]
}
 8005848:	4618      	mov	r0, r3
 800584a:	3708      	adds	r7, #8
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}
 8005850:	58024400 	.word	0x58024400
 8005854:	0800b59c 	.word	0x0800b59c
 8005858:	24000004 	.word	0x24000004
 800585c:	24000000 	.word	0x24000000

08005860 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005864:	f7ff ffcc 	bl	8005800 <HAL_RCC_GetHCLKFreq>
 8005868:	4602      	mov	r2, r0
 800586a:	4b06      	ldr	r3, [pc, #24]	@ (8005884 <HAL_RCC_GetPCLK1Freq+0x24>)
 800586c:	69db      	ldr	r3, [r3, #28]
 800586e:	091b      	lsrs	r3, r3, #4
 8005870:	f003 0307 	and.w	r3, r3, #7
 8005874:	4904      	ldr	r1, [pc, #16]	@ (8005888 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005876:	5ccb      	ldrb	r3, [r1, r3]
 8005878:	f003 031f 	and.w	r3, r3, #31
 800587c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005880:	4618      	mov	r0, r3
 8005882:	bd80      	pop	{r7, pc}
 8005884:	58024400 	.word	0x58024400
 8005888:	0800b59c 	.word	0x0800b59c

0800588c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005890:	f7ff ffb6 	bl	8005800 <HAL_RCC_GetHCLKFreq>
 8005894:	4602      	mov	r2, r0
 8005896:	4b06      	ldr	r3, [pc, #24]	@ (80058b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005898:	69db      	ldr	r3, [r3, #28]
 800589a:	0a1b      	lsrs	r3, r3, #8
 800589c:	f003 0307 	and.w	r3, r3, #7
 80058a0:	4904      	ldr	r1, [pc, #16]	@ (80058b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80058a2:	5ccb      	ldrb	r3, [r1, r3]
 80058a4:	f003 031f 	and.w	r3, r3, #31
 80058a8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	58024400 	.word	0x58024400
 80058b4:	0800b59c 	.word	0x0800b59c

080058b8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058bc:	b0c6      	sub	sp, #280	@ 0x118
 80058be:	af00      	add	r7, sp, #0
 80058c0:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80058c4:	2300      	movs	r3, #0
 80058c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80058ca:	2300      	movs	r3, #0
 80058cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80058d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80058dc:	2500      	movs	r5, #0
 80058de:	ea54 0305 	orrs.w	r3, r4, r5
 80058e2:	d049      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80058e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80058ee:	d02f      	beq.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80058f0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80058f4:	d828      	bhi.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80058f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80058fa:	d01a      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80058fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005900:	d822      	bhi.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005902:	2b00      	cmp	r3, #0
 8005904:	d003      	beq.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005906:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800590a:	d007      	beq.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800590c:	e01c      	b.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800590e:	4bab      	ldr	r3, [pc, #684]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005912:	4aaa      	ldr	r2, [pc, #680]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005914:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005918:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800591a:	e01a      	b.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800591c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005920:	3308      	adds	r3, #8
 8005922:	2102      	movs	r1, #2
 8005924:	4618      	mov	r0, r3
 8005926:	f001 fc25 	bl	8007174 <RCCEx_PLL2_Config>
 800592a:	4603      	mov	r3, r0
 800592c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005930:	e00f      	b.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005932:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005936:	3328      	adds	r3, #40	@ 0x28
 8005938:	2102      	movs	r1, #2
 800593a:	4618      	mov	r0, r3
 800593c:	f001 fccc 	bl	80072d8 <RCCEx_PLL3_Config>
 8005940:	4603      	mov	r3, r0
 8005942:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005946:	e004      	b.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800594e:	e000      	b.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005950:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005952:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005956:	2b00      	cmp	r3, #0
 8005958:	d10a      	bne.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800595a:	4b98      	ldr	r3, [pc, #608]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800595c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800595e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005962:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005966:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005968:	4a94      	ldr	r2, [pc, #592]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800596a:	430b      	orrs	r3, r1
 800596c:	6513      	str	r3, [r2, #80]	@ 0x50
 800596e:	e003      	b.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005970:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005974:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005978:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800597c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005980:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005984:	f04f 0900 	mov.w	r9, #0
 8005988:	ea58 0309 	orrs.w	r3, r8, r9
 800598c:	d047      	beq.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800598e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005994:	2b04      	cmp	r3, #4
 8005996:	d82a      	bhi.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005998:	a201      	add	r2, pc, #4	@ (adr r2, 80059a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800599a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800599e:	bf00      	nop
 80059a0:	080059b5 	.word	0x080059b5
 80059a4:	080059c3 	.word	0x080059c3
 80059a8:	080059d9 	.word	0x080059d9
 80059ac:	080059f7 	.word	0x080059f7
 80059b0:	080059f7 	.word	0x080059f7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059b4:	4b81      	ldr	r3, [pc, #516]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80059b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b8:	4a80      	ldr	r2, [pc, #512]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80059ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80059c0:	e01a      	b.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059c6:	3308      	adds	r3, #8
 80059c8:	2100      	movs	r1, #0
 80059ca:	4618      	mov	r0, r3
 80059cc:	f001 fbd2 	bl	8007174 <RCCEx_PLL2_Config>
 80059d0:	4603      	mov	r3, r0
 80059d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80059d6:	e00f      	b.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80059d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059dc:	3328      	adds	r3, #40	@ 0x28
 80059de:	2100      	movs	r1, #0
 80059e0:	4618      	mov	r0, r3
 80059e2:	f001 fc79 	bl	80072d8 <RCCEx_PLL3_Config>
 80059e6:	4603      	mov	r3, r0
 80059e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80059ec:	e004      	b.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80059f4:	e000      	b.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80059f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d10a      	bne.n	8005a16 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005a00:	4b6e      	ldr	r3, [pc, #440]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a04:	f023 0107 	bic.w	r1, r3, #7
 8005a08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a0e:	4a6b      	ldr	r2, [pc, #428]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a10:	430b      	orrs	r3, r1
 8005a12:	6513      	str	r3, [r2, #80]	@ 0x50
 8005a14:	e003      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a16:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a1a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005a1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a26:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8005a2a:	f04f 0b00 	mov.w	fp, #0
 8005a2e:	ea5a 030b 	orrs.w	r3, sl, fp
 8005a32:	d05b      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005a34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a38:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005a3c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005a40:	d03b      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x202>
 8005a42:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005a46:	d834      	bhi.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005a48:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005a4c:	d037      	beq.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x206>
 8005a4e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005a52:	d82e      	bhi.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005a54:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005a58:	d033      	beq.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005a5a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005a5e:	d828      	bhi.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005a60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a64:	d01a      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8005a66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a6a:	d822      	bhi.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d003      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8005a70:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a74:	d007      	beq.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8005a76:	e01c      	b.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a78:	4b50      	ldr	r3, [pc, #320]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a7c:	4a4f      	ldr	r2, [pc, #316]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005a84:	e01e      	b.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a8a:	3308      	adds	r3, #8
 8005a8c:	2100      	movs	r1, #0
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f001 fb70 	bl	8007174 <RCCEx_PLL2_Config>
 8005a94:	4603      	mov	r3, r0
 8005a96:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005a9a:	e013      	b.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005a9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005aa0:	3328      	adds	r3, #40	@ 0x28
 8005aa2:	2100      	movs	r1, #0
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f001 fc17 	bl	80072d8 <RCCEx_PLL3_Config>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005ab0:	e008      	b.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005ab8:	e004      	b.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8005aba:	bf00      	nop
 8005abc:	e002      	b.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8005abe:	bf00      	nop
 8005ac0:	e000      	b.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8005ac2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ac4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d10b      	bne.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005acc:	4b3b      	ldr	r3, [pc, #236]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ad0:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005ad4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ad8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005adc:	4a37      	ldr	r2, [pc, #220]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005ade:	430b      	orrs	r3, r1
 8005ae0:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ae2:	e003      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ae4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ae8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005aec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005af4:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005af8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005afc:	2300      	movs	r3, #0
 8005afe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005b02:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005b06:	460b      	mov	r3, r1
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	d05d      	beq.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005b0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b10:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005b14:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005b18:	d03b      	beq.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8005b1a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005b1e:	d834      	bhi.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005b20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b24:	d037      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8005b26:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b2a:	d82e      	bhi.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005b2c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005b30:	d033      	beq.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8005b32:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005b36:	d828      	bhi.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005b38:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b3c:	d01a      	beq.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8005b3e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b42:	d822      	bhi.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d003      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8005b48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b4c:	d007      	beq.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8005b4e:	e01c      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b50:	4b1a      	ldr	r3, [pc, #104]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b54:	4a19      	ldr	r2, [pc, #100]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005b56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b5c:	e01e      	b.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b62:	3308      	adds	r3, #8
 8005b64:	2100      	movs	r1, #0
 8005b66:	4618      	mov	r0, r3
 8005b68:	f001 fb04 	bl	8007174 <RCCEx_PLL2_Config>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005b72:	e013      	b.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005b74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b78:	3328      	adds	r3, #40	@ 0x28
 8005b7a:	2100      	movs	r1, #0
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f001 fbab 	bl	80072d8 <RCCEx_PLL3_Config>
 8005b82:	4603      	mov	r3, r0
 8005b84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b88:	e008      	b.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005b90:	e004      	b.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8005b92:	bf00      	nop
 8005b94:	e002      	b.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8005b96:	bf00      	nop
 8005b98:	e000      	b.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8005b9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d10d      	bne.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005ba4:	4b05      	ldr	r3, [pc, #20]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005ba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ba8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005bac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bb0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005bb4:	4a01      	ldr	r2, [pc, #4]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005bb6:	430b      	orrs	r3, r1
 8005bb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8005bba:	e005      	b.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005bbc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bc0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005bc4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005bc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005bd4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005bd8:	2300      	movs	r3, #0
 8005bda:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005bde:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005be2:	460b      	mov	r3, r1
 8005be4:	4313      	orrs	r3, r2
 8005be6:	d03a      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8005be8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bee:	2b30      	cmp	r3, #48	@ 0x30
 8005bf0:	d01f      	beq.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8005bf2:	2b30      	cmp	r3, #48	@ 0x30
 8005bf4:	d819      	bhi.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x372>
 8005bf6:	2b20      	cmp	r3, #32
 8005bf8:	d00c      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8005bfa:	2b20      	cmp	r3, #32
 8005bfc:	d815      	bhi.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x372>
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d019      	beq.n	8005c36 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005c02:	2b10      	cmp	r3, #16
 8005c04:	d111      	bne.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c06:	4baa      	ldr	r3, [pc, #680]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c0a:	4aa9      	ldr	r2, [pc, #676]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005c0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c10:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8005c12:	e011      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005c14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c18:	3308      	adds	r3, #8
 8005c1a:	2102      	movs	r1, #2
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f001 faa9 	bl	8007174 <RCCEx_PLL2_Config>
 8005c22:	4603      	mov	r3, r0
 8005c24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8005c28:	e006      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005c30:	e002      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8005c32:	bf00      	nop
 8005c34:	e000      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8005c36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d10a      	bne.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005c40:	4b9b      	ldr	r3, [pc, #620]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c44:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005c48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c4e:	4a98      	ldr	r2, [pc, #608]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005c50:	430b      	orrs	r3, r1
 8005c52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005c54:	e003      	b.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c56:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c5a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005c5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c66:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005c6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005c6e:	2300      	movs	r3, #0
 8005c70:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005c74:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005c78:	460b      	mov	r3, r1
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	d051      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005c7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c88:	d035      	beq.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8005c8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c8e:	d82e      	bhi.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005c90:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005c94:	d031      	beq.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x442>
 8005c96:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005c9a:	d828      	bhi.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005c9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ca0:	d01a      	beq.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8005ca2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ca6:	d822      	bhi.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d003      	beq.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8005cac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cb0:	d007      	beq.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8005cb2:	e01c      	b.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cb4:	4b7e      	ldr	r3, [pc, #504]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb8:	4a7d      	ldr	r2, [pc, #500]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005cba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005cbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005cc0:	e01c      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005cc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cc6:	3308      	adds	r3, #8
 8005cc8:	2100      	movs	r1, #0
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f001 fa52 	bl	8007174 <RCCEx_PLL2_Config>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005cd6:	e011      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005cd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cdc:	3328      	adds	r3, #40	@ 0x28
 8005cde:	2100      	movs	r1, #0
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f001 faf9 	bl	80072d8 <RCCEx_PLL3_Config>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005cec:	e006      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005cf4:	e002      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8005cf6:	bf00      	nop
 8005cf8:	e000      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8005cfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cfc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d10a      	bne.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005d04:	4b6a      	ldr	r3, [pc, #424]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005d06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d08:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005d0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d12:	4a67      	ldr	r2, [pc, #412]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005d14:	430b      	orrs	r3, r1
 8005d16:	6513      	str	r3, [r2, #80]	@ 0x50
 8005d18:	e003      	b.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d1a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d1e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005d22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d2a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005d2e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005d32:	2300      	movs	r3, #0
 8005d34:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005d38:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005d3c:	460b      	mov	r3, r1
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	d053      	beq.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005d42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d4c:	d033      	beq.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8005d4e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d52:	d82c      	bhi.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005d54:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d58:	d02f      	beq.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x502>
 8005d5a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d5e:	d826      	bhi.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005d60:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005d64:	d02b      	beq.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x506>
 8005d66:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005d6a:	d820      	bhi.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005d6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d70:	d012      	beq.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8005d72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d76:	d81a      	bhi.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d022      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8005d7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d80:	d115      	bne.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d86:	3308      	adds	r3, #8
 8005d88:	2101      	movs	r1, #1
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f001 f9f2 	bl	8007174 <RCCEx_PLL2_Config>
 8005d90:	4603      	mov	r3, r0
 8005d92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005d96:	e015      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d9c:	3328      	adds	r3, #40	@ 0x28
 8005d9e:	2101      	movs	r1, #1
 8005da0:	4618      	mov	r0, r3
 8005da2:	f001 fa99 	bl	80072d8 <RCCEx_PLL3_Config>
 8005da6:	4603      	mov	r3, r0
 8005da8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005dac:	e00a      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005db4:	e006      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005db6:	bf00      	nop
 8005db8:	e004      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005dba:	bf00      	nop
 8005dbc:	e002      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005dbe:	bf00      	nop
 8005dc0:	e000      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005dc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dc4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d10a      	bne.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005dcc:	4b38      	ldr	r3, [pc, #224]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005dce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dd0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005dd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dda:	4a35      	ldr	r2, [pc, #212]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005ddc:	430b      	orrs	r3, r1
 8005dde:	6513      	str	r3, [r2, #80]	@ 0x50
 8005de0:	e003      	b.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005de2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005de6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005dea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005df6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005e00:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005e04:	460b      	mov	r3, r1
 8005e06:	4313      	orrs	r3, r2
 8005e08:	d058      	beq.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005e0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e0e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005e12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e16:	d033      	beq.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8005e18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e1c:	d82c      	bhi.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e22:	d02f      	beq.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8005e24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e28:	d826      	bhi.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005e2a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e2e:	d02b      	beq.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8005e30:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e34:	d820      	bhi.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005e36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e3a:	d012      	beq.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8005e3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e40:	d81a      	bhi.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d022      	beq.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005e46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e4a:	d115      	bne.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005e4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e50:	3308      	adds	r3, #8
 8005e52:	2101      	movs	r1, #1
 8005e54:	4618      	mov	r0, r3
 8005e56:	f001 f98d 	bl	8007174 <RCCEx_PLL2_Config>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005e60:	e015      	b.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005e62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e66:	3328      	adds	r3, #40	@ 0x28
 8005e68:	2101      	movs	r1, #1
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f001 fa34 	bl	80072d8 <RCCEx_PLL3_Config>
 8005e70:	4603      	mov	r3, r0
 8005e72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005e76:	e00a      	b.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005e7e:	e006      	b.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005e80:	bf00      	nop
 8005e82:	e004      	b.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005e84:	bf00      	nop
 8005e86:	e002      	b.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005e88:	bf00      	nop
 8005e8a:	e000      	b.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005e8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e8e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d10e      	bne.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005e96:	4b06      	ldr	r3, [pc, #24]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e9a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005e9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ea2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005ea6:	4a02      	ldr	r2, [pc, #8]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005ea8:	430b      	orrs	r3, r1
 8005eaa:	6593      	str	r3, [r2, #88]	@ 0x58
 8005eac:	e006      	b.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x604>
 8005eae:	bf00      	nop
 8005eb0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eb4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005eb8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005ebc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005ec8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ecc:	2300      	movs	r3, #0
 8005ece:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005ed2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	d037      	beq.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005edc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ee0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ee2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ee6:	d00e      	beq.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8005ee8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005eec:	d816      	bhi.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x664>
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d018      	beq.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8005ef2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ef6:	d111      	bne.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ef8:	4bc4      	ldr	r3, [pc, #784]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005efc:	4ac3      	ldr	r2, [pc, #780]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005efe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005f04:	e00f      	b.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005f06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f0a:	3308      	adds	r3, #8
 8005f0c:	2101      	movs	r1, #1
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f001 f930 	bl	8007174 <RCCEx_PLL2_Config>
 8005f14:	4603      	mov	r3, r0
 8005f16:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005f1a:	e004      	b.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005f22:	e000      	b.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8005f24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f26:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d10a      	bne.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005f2e:	4bb7      	ldr	r3, [pc, #732]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f32:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005f36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f3c:	4ab3      	ldr	r2, [pc, #716]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f3e:	430b      	orrs	r3, r1
 8005f40:	6513      	str	r3, [r2, #80]	@ 0x50
 8005f42:	e003      	b.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005f4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f54:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005f58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005f62:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005f66:	460b      	mov	r3, r1
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	d039      	beq.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005f6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f72:	2b03      	cmp	r3, #3
 8005f74:	d81c      	bhi.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8005f76:	a201      	add	r2, pc, #4	@ (adr r2, 8005f7c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8005f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f7c:	08005fb9 	.word	0x08005fb9
 8005f80:	08005f8d 	.word	0x08005f8d
 8005f84:	08005f9b 	.word	0x08005f9b
 8005f88:	08005fb9 	.word	0x08005fb9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f8c:	4b9f      	ldr	r3, [pc, #636]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f90:	4a9e      	ldr	r2, [pc, #632]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005f98:	e00f      	b.n	8005fba <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005f9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f9e:	3308      	adds	r3, #8
 8005fa0:	2102      	movs	r1, #2
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f001 f8e6 	bl	8007174 <RCCEx_PLL2_Config>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005fae:	e004      	b.n	8005fba <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005fb6:	e000      	b.n	8005fba <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8005fb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d10a      	bne.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005fc2:	4b92      	ldr	r3, [pc, #584]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fc6:	f023 0103 	bic.w	r1, r3, #3
 8005fca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fd0:	4a8e      	ldr	r2, [pc, #568]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005fd2:	430b      	orrs	r3, r1
 8005fd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005fd6:	e003      	b.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fd8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005fdc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005fe0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005fec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005ff6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005ffa:	460b      	mov	r3, r1
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	f000 8099 	beq.w	8006134 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006002:	4b83      	ldr	r3, [pc, #524]	@ (8006210 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a82      	ldr	r2, [pc, #520]	@ (8006210 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006008:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800600c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800600e:	f7fb fb3f 	bl	8001690 <HAL_GetTick>
 8006012:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006016:	e00b      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006018:	f7fb fb3a 	bl	8001690 <HAL_GetTick>
 800601c:	4602      	mov	r2, r0
 800601e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006022:	1ad3      	subs	r3, r2, r3
 8006024:	2b64      	cmp	r3, #100	@ 0x64
 8006026:	d903      	bls.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8006028:	2303      	movs	r3, #3
 800602a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800602e:	e005      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006030:	4b77      	ldr	r3, [pc, #476]	@ (8006210 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006038:	2b00      	cmp	r3, #0
 800603a:	d0ed      	beq.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800603c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006040:	2b00      	cmp	r3, #0
 8006042:	d173      	bne.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006044:	4b71      	ldr	r3, [pc, #452]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006046:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006048:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800604c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006050:	4053      	eors	r3, r2
 8006052:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006056:	2b00      	cmp	r3, #0
 8006058:	d015      	beq.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800605a:	4b6c      	ldr	r3, [pc, #432]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800605c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800605e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006062:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006066:	4b69      	ldr	r3, [pc, #420]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006068:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800606a:	4a68      	ldr	r2, [pc, #416]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800606c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006070:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006072:	4b66      	ldr	r3, [pc, #408]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006076:	4a65      	ldr	r2, [pc, #404]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006078:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800607c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800607e:	4a63      	ldr	r2, [pc, #396]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006080:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006084:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006086:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800608a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800608e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006092:	d118      	bne.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006094:	f7fb fafc 	bl	8001690 <HAL_GetTick>
 8006098:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800609c:	e00d      	b.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800609e:	f7fb faf7 	bl	8001690 <HAL_GetTick>
 80060a2:	4602      	mov	r2, r0
 80060a4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80060a8:	1ad2      	subs	r2, r2, r3
 80060aa:	f241 3388 	movw	r3, #5000	@ 0x1388
 80060ae:	429a      	cmp	r2, r3
 80060b0:	d903      	bls.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80060b2:	2303      	movs	r3, #3
 80060b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 80060b8:	e005      	b.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80060ba:	4b54      	ldr	r3, [pc, #336]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80060bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060be:	f003 0302 	and.w	r3, r3, #2
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d0eb      	beq.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80060c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d129      	bne.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060d2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80060d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060de:	d10e      	bne.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x846>
 80060e0:	4b4a      	ldr	r3, [pc, #296]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80060e2:	691b      	ldr	r3, [r3, #16]
 80060e4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80060e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060ec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80060f0:	091a      	lsrs	r2, r3, #4
 80060f2:	4b48      	ldr	r3, [pc, #288]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80060f4:	4013      	ands	r3, r2
 80060f6:	4a45      	ldr	r2, [pc, #276]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80060f8:	430b      	orrs	r3, r1
 80060fa:	6113      	str	r3, [r2, #16]
 80060fc:	e005      	b.n	800610a <HAL_RCCEx_PeriphCLKConfig+0x852>
 80060fe:	4b43      	ldr	r3, [pc, #268]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006100:	691b      	ldr	r3, [r3, #16]
 8006102:	4a42      	ldr	r2, [pc, #264]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006104:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006108:	6113      	str	r3, [r2, #16]
 800610a:	4b40      	ldr	r3, [pc, #256]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800610c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800610e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006112:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006116:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800611a:	4a3c      	ldr	r2, [pc, #240]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800611c:	430b      	orrs	r3, r1
 800611e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006120:	e008      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006122:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006126:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800612a:	e003      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800612c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006130:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006134:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800613c:	f002 0301 	and.w	r3, r2, #1
 8006140:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006144:	2300      	movs	r3, #0
 8006146:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800614a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800614e:	460b      	mov	r3, r1
 8006150:	4313      	orrs	r3, r2
 8006152:	f000 808f 	beq.w	8006274 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006156:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800615a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800615c:	2b28      	cmp	r3, #40	@ 0x28
 800615e:	d871      	bhi.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8006160:	a201      	add	r2, pc, #4	@ (adr r2, 8006168 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8006162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006166:	bf00      	nop
 8006168:	0800624d 	.word	0x0800624d
 800616c:	08006245 	.word	0x08006245
 8006170:	08006245 	.word	0x08006245
 8006174:	08006245 	.word	0x08006245
 8006178:	08006245 	.word	0x08006245
 800617c:	08006245 	.word	0x08006245
 8006180:	08006245 	.word	0x08006245
 8006184:	08006245 	.word	0x08006245
 8006188:	08006219 	.word	0x08006219
 800618c:	08006245 	.word	0x08006245
 8006190:	08006245 	.word	0x08006245
 8006194:	08006245 	.word	0x08006245
 8006198:	08006245 	.word	0x08006245
 800619c:	08006245 	.word	0x08006245
 80061a0:	08006245 	.word	0x08006245
 80061a4:	08006245 	.word	0x08006245
 80061a8:	0800622f 	.word	0x0800622f
 80061ac:	08006245 	.word	0x08006245
 80061b0:	08006245 	.word	0x08006245
 80061b4:	08006245 	.word	0x08006245
 80061b8:	08006245 	.word	0x08006245
 80061bc:	08006245 	.word	0x08006245
 80061c0:	08006245 	.word	0x08006245
 80061c4:	08006245 	.word	0x08006245
 80061c8:	0800624d 	.word	0x0800624d
 80061cc:	08006245 	.word	0x08006245
 80061d0:	08006245 	.word	0x08006245
 80061d4:	08006245 	.word	0x08006245
 80061d8:	08006245 	.word	0x08006245
 80061dc:	08006245 	.word	0x08006245
 80061e0:	08006245 	.word	0x08006245
 80061e4:	08006245 	.word	0x08006245
 80061e8:	0800624d 	.word	0x0800624d
 80061ec:	08006245 	.word	0x08006245
 80061f0:	08006245 	.word	0x08006245
 80061f4:	08006245 	.word	0x08006245
 80061f8:	08006245 	.word	0x08006245
 80061fc:	08006245 	.word	0x08006245
 8006200:	08006245 	.word	0x08006245
 8006204:	08006245 	.word	0x08006245
 8006208:	0800624d 	.word	0x0800624d
 800620c:	58024400 	.word	0x58024400
 8006210:	58024800 	.word	0x58024800
 8006214:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006218:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800621c:	3308      	adds	r3, #8
 800621e:	2101      	movs	r1, #1
 8006220:	4618      	mov	r0, r3
 8006222:	f000 ffa7 	bl	8007174 <RCCEx_PLL2_Config>
 8006226:	4603      	mov	r3, r0
 8006228:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800622c:	e00f      	b.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800622e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006232:	3328      	adds	r3, #40	@ 0x28
 8006234:	2101      	movs	r1, #1
 8006236:	4618      	mov	r0, r3
 8006238:	f001 f84e 	bl	80072d8 <RCCEx_PLL3_Config>
 800623c:	4603      	mov	r3, r0
 800623e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006242:	e004      	b.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800624a:	e000      	b.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800624c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800624e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006252:	2b00      	cmp	r3, #0
 8006254:	d10a      	bne.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006256:	4bbf      	ldr	r3, [pc, #764]	@ (8006554 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006258:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800625a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800625e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006262:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006264:	4abb      	ldr	r2, [pc, #748]	@ (8006554 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006266:	430b      	orrs	r3, r1
 8006268:	6553      	str	r3, [r2, #84]	@ 0x54
 800626a:	e003      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800626c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006270:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006274:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800627c:	f002 0302 	and.w	r3, r2, #2
 8006280:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006284:	2300      	movs	r3, #0
 8006286:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800628a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800628e:	460b      	mov	r3, r1
 8006290:	4313      	orrs	r3, r2
 8006292:	d041      	beq.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006294:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006298:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800629a:	2b05      	cmp	r3, #5
 800629c:	d824      	bhi.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800629e:	a201      	add	r2, pc, #4	@ (adr r2, 80062a4 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80062a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062a4:	080062f1 	.word	0x080062f1
 80062a8:	080062bd 	.word	0x080062bd
 80062ac:	080062d3 	.word	0x080062d3
 80062b0:	080062f1 	.word	0x080062f1
 80062b4:	080062f1 	.word	0x080062f1
 80062b8:	080062f1 	.word	0x080062f1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80062bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062c0:	3308      	adds	r3, #8
 80062c2:	2101      	movs	r1, #1
 80062c4:	4618      	mov	r0, r3
 80062c6:	f000 ff55 	bl	8007174 <RCCEx_PLL2_Config>
 80062ca:	4603      	mov	r3, r0
 80062cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80062d0:	e00f      	b.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80062d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062d6:	3328      	adds	r3, #40	@ 0x28
 80062d8:	2101      	movs	r1, #1
 80062da:	4618      	mov	r0, r3
 80062dc:	f000 fffc 	bl	80072d8 <RCCEx_PLL3_Config>
 80062e0:	4603      	mov	r3, r0
 80062e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80062e6:	e004      	b.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
 80062ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80062ee:	e000      	b.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80062f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d10a      	bne.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80062fa:	4b96      	ldr	r3, [pc, #600]	@ (8006554 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80062fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062fe:	f023 0107 	bic.w	r1, r3, #7
 8006302:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006306:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006308:	4a92      	ldr	r2, [pc, #584]	@ (8006554 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800630a:	430b      	orrs	r3, r1
 800630c:	6553      	str	r3, [r2, #84]	@ 0x54
 800630e:	e003      	b.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006310:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006314:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006318:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800631c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006320:	f002 0304 	and.w	r3, r2, #4
 8006324:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006328:	2300      	movs	r3, #0
 800632a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800632e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006332:	460b      	mov	r3, r1
 8006334:	4313      	orrs	r3, r2
 8006336:	d044      	beq.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006338:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800633c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006340:	2b05      	cmp	r3, #5
 8006342:	d825      	bhi.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8006344:	a201      	add	r2, pc, #4	@ (adr r2, 800634c <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8006346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800634a:	bf00      	nop
 800634c:	08006399 	.word	0x08006399
 8006350:	08006365 	.word	0x08006365
 8006354:	0800637b 	.word	0x0800637b
 8006358:	08006399 	.word	0x08006399
 800635c:	08006399 	.word	0x08006399
 8006360:	08006399 	.word	0x08006399
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006364:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006368:	3308      	adds	r3, #8
 800636a:	2101      	movs	r1, #1
 800636c:	4618      	mov	r0, r3
 800636e:	f000 ff01 	bl	8007174 <RCCEx_PLL2_Config>
 8006372:	4603      	mov	r3, r0
 8006374:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006378:	e00f      	b.n	800639a <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800637a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800637e:	3328      	adds	r3, #40	@ 0x28
 8006380:	2101      	movs	r1, #1
 8006382:	4618      	mov	r0, r3
 8006384:	f000 ffa8 	bl	80072d8 <RCCEx_PLL3_Config>
 8006388:	4603      	mov	r3, r0
 800638a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800638e:	e004      	b.n	800639a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006396:	e000      	b.n	800639a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8006398:	bf00      	nop
    }

    if (ret == HAL_OK)
 800639a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d10b      	bne.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80063a2:	4b6c      	ldr	r3, [pc, #432]	@ (8006554 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80063a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063a6:	f023 0107 	bic.w	r1, r3, #7
 80063aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063b2:	4a68      	ldr	r2, [pc, #416]	@ (8006554 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80063b4:	430b      	orrs	r3, r1
 80063b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80063b8:	e003      	b.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063be:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80063c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ca:	f002 0320 	and.w	r3, r2, #32
 80063ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80063d2:	2300      	movs	r3, #0
 80063d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80063d8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80063dc:	460b      	mov	r3, r1
 80063de:	4313      	orrs	r3, r2
 80063e0:	d055      	beq.n	800648e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80063e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80063ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80063ee:	d033      	beq.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80063f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80063f4:	d82c      	bhi.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80063f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063fa:	d02f      	beq.n	800645c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80063fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006400:	d826      	bhi.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006402:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006406:	d02b      	beq.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8006408:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800640c:	d820      	bhi.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800640e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006412:	d012      	beq.n	800643a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8006414:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006418:	d81a      	bhi.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800641a:	2b00      	cmp	r3, #0
 800641c:	d022      	beq.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800641e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006422:	d115      	bne.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006424:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006428:	3308      	adds	r3, #8
 800642a:	2100      	movs	r1, #0
 800642c:	4618      	mov	r0, r3
 800642e:	f000 fea1 	bl	8007174 <RCCEx_PLL2_Config>
 8006432:	4603      	mov	r3, r0
 8006434:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006438:	e015      	b.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800643a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800643e:	3328      	adds	r3, #40	@ 0x28
 8006440:	2102      	movs	r1, #2
 8006442:	4618      	mov	r0, r3
 8006444:	f000 ff48 	bl	80072d8 <RCCEx_PLL3_Config>
 8006448:	4603      	mov	r3, r0
 800644a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800644e:	e00a      	b.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006456:	e006      	b.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006458:	bf00      	nop
 800645a:	e004      	b.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800645c:	bf00      	nop
 800645e:	e002      	b.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006460:	bf00      	nop
 8006462:	e000      	b.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006464:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006466:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800646a:	2b00      	cmp	r3, #0
 800646c:	d10b      	bne.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800646e:	4b39      	ldr	r3, [pc, #228]	@ (8006554 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006472:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006476:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800647a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800647e:	4a35      	ldr	r2, [pc, #212]	@ (8006554 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006480:	430b      	orrs	r3, r1
 8006482:	6553      	str	r3, [r2, #84]	@ 0x54
 8006484:	e003      	b.n	800648e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006486:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800648a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800648e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006496:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800649a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800649e:	2300      	movs	r3, #0
 80064a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80064a4:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80064a8:	460b      	mov	r3, r1
 80064aa:	4313      	orrs	r3, r2
 80064ac:	d058      	beq.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80064ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80064b6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80064ba:	d033      	beq.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80064bc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80064c0:	d82c      	bhi.n	800651c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80064c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064c6:	d02f      	beq.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80064c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064cc:	d826      	bhi.n	800651c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80064ce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80064d2:	d02b      	beq.n	800652c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80064d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80064d8:	d820      	bhi.n	800651c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80064da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064de:	d012      	beq.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80064e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064e4:	d81a      	bhi.n	800651c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d022      	beq.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80064ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064ee:	d115      	bne.n	800651c <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80064f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064f4:	3308      	adds	r3, #8
 80064f6:	2100      	movs	r1, #0
 80064f8:	4618      	mov	r0, r3
 80064fa:	f000 fe3b 	bl	8007174 <RCCEx_PLL2_Config>
 80064fe:	4603      	mov	r3, r0
 8006500:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006504:	e015      	b.n	8006532 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006506:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800650a:	3328      	adds	r3, #40	@ 0x28
 800650c:	2102      	movs	r1, #2
 800650e:	4618      	mov	r0, r3
 8006510:	f000 fee2 	bl	80072d8 <RCCEx_PLL3_Config>
 8006514:	4603      	mov	r3, r0
 8006516:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800651a:	e00a      	b.n	8006532 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006522:	e006      	b.n	8006532 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006524:	bf00      	nop
 8006526:	e004      	b.n	8006532 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006528:	bf00      	nop
 800652a:	e002      	b.n	8006532 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800652c:	bf00      	nop
 800652e:	e000      	b.n	8006532 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006530:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006532:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006536:	2b00      	cmp	r3, #0
 8006538:	d10e      	bne.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800653a:	4b06      	ldr	r3, [pc, #24]	@ (8006554 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800653c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800653e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006542:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006546:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800654a:	4a02      	ldr	r2, [pc, #8]	@ (8006554 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800654c:	430b      	orrs	r3, r1
 800654e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006550:	e006      	b.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8006552:	bf00      	nop
 8006554:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006558:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800655c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006560:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006568:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800656c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006570:	2300      	movs	r3, #0
 8006572:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006576:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800657a:	460b      	mov	r3, r1
 800657c:	4313      	orrs	r3, r2
 800657e:	d055      	beq.n	800662c <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006580:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006584:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006588:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800658c:	d033      	beq.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800658e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006592:	d82c      	bhi.n	80065ee <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006594:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006598:	d02f      	beq.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800659a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800659e:	d826      	bhi.n	80065ee <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80065a0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80065a4:	d02b      	beq.n	80065fe <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80065a6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80065aa:	d820      	bhi.n	80065ee <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80065ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80065b0:	d012      	beq.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80065b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80065b6:	d81a      	bhi.n	80065ee <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d022      	beq.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80065bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065c0:	d115      	bne.n	80065ee <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80065c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065c6:	3308      	adds	r3, #8
 80065c8:	2100      	movs	r1, #0
 80065ca:	4618      	mov	r0, r3
 80065cc:	f000 fdd2 	bl	8007174 <RCCEx_PLL2_Config>
 80065d0:	4603      	mov	r3, r0
 80065d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80065d6:	e015      	b.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80065d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065dc:	3328      	adds	r3, #40	@ 0x28
 80065de:	2102      	movs	r1, #2
 80065e0:	4618      	mov	r0, r3
 80065e2:	f000 fe79 	bl	80072d8 <RCCEx_PLL3_Config>
 80065e6:	4603      	mov	r3, r0
 80065e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80065ec:	e00a      	b.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80065f4:	e006      	b.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80065f6:	bf00      	nop
 80065f8:	e004      	b.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80065fa:	bf00      	nop
 80065fc:	e002      	b.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80065fe:	bf00      	nop
 8006600:	e000      	b.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8006602:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006604:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006608:	2b00      	cmp	r3, #0
 800660a:	d10b      	bne.n	8006624 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800660c:	4ba0      	ldr	r3, [pc, #640]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800660e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006610:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006614:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006618:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800661c:	4a9c      	ldr	r2, [pc, #624]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800661e:	430b      	orrs	r3, r1
 8006620:	6593      	str	r3, [r2, #88]	@ 0x58
 8006622:	e003      	b.n	800662c <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006624:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006628:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800662c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006634:	f002 0308 	and.w	r3, r2, #8
 8006638:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800663c:	2300      	movs	r3, #0
 800663e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006642:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006646:	460b      	mov	r3, r1
 8006648:	4313      	orrs	r3, r2
 800664a:	d01e      	beq.n	800668a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800664c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006650:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006654:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006658:	d10c      	bne.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800665a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800665e:	3328      	adds	r3, #40	@ 0x28
 8006660:	2102      	movs	r1, #2
 8006662:	4618      	mov	r0, r3
 8006664:	f000 fe38 	bl	80072d8 <RCCEx_PLL3_Config>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d002      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8006674:	4b86      	ldr	r3, [pc, #536]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006678:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800667c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006680:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006684:	4a82      	ldr	r2, [pc, #520]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006686:	430b      	orrs	r3, r1
 8006688:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800668a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800668e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006692:	f002 0310 	and.w	r3, r2, #16
 8006696:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800669a:	2300      	movs	r3, #0
 800669c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80066a0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80066a4:	460b      	mov	r3, r1
 80066a6:	4313      	orrs	r3, r2
 80066a8:	d01e      	beq.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80066aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80066b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066b6:	d10c      	bne.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80066b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066bc:	3328      	adds	r3, #40	@ 0x28
 80066be:	2102      	movs	r1, #2
 80066c0:	4618      	mov	r0, r3
 80066c2:	f000 fe09 	bl	80072d8 <RCCEx_PLL3_Config>
 80066c6:	4603      	mov	r3, r0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d002      	beq.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80066d2:	4b6f      	ldr	r3, [pc, #444]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80066d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066d6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80066da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80066e2:	4a6b      	ldr	r2, [pc, #428]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80066e4:	430b      	orrs	r3, r1
 80066e6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80066e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80066f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80066f6:	2300      	movs	r3, #0
 80066f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80066fa:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80066fe:	460b      	mov	r3, r1
 8006700:	4313      	orrs	r3, r2
 8006702:	d03e      	beq.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006704:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006708:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800670c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006710:	d022      	beq.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8006712:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006716:	d81b      	bhi.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8006718:	2b00      	cmp	r3, #0
 800671a:	d003      	beq.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800671c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006720:	d00b      	beq.n	800673a <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8006722:	e015      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006724:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006728:	3308      	adds	r3, #8
 800672a:	2100      	movs	r1, #0
 800672c:	4618      	mov	r0, r3
 800672e:	f000 fd21 	bl	8007174 <RCCEx_PLL2_Config>
 8006732:	4603      	mov	r3, r0
 8006734:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006738:	e00f      	b.n	800675a <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800673a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800673e:	3328      	adds	r3, #40	@ 0x28
 8006740:	2102      	movs	r1, #2
 8006742:	4618      	mov	r0, r3
 8006744:	f000 fdc8 	bl	80072d8 <RCCEx_PLL3_Config>
 8006748:	4603      	mov	r3, r0
 800674a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800674e:	e004      	b.n	800675a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006756:	e000      	b.n	800675a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8006758:	bf00      	nop
    }

    if (ret == HAL_OK)
 800675a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800675e:	2b00      	cmp	r3, #0
 8006760:	d10b      	bne.n	800677a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006762:	4b4b      	ldr	r3, [pc, #300]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006766:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800676a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800676e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006772:	4a47      	ldr	r2, [pc, #284]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006774:	430b      	orrs	r3, r1
 8006776:	6593      	str	r3, [r2, #88]	@ 0x58
 8006778:	e003      	b.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800677a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800677e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006782:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800678a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800678e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006790:	2300      	movs	r3, #0
 8006792:	677b      	str	r3, [r7, #116]	@ 0x74
 8006794:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006798:	460b      	mov	r3, r1
 800679a:	4313      	orrs	r3, r2
 800679c:	d03b      	beq.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800679e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067a6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80067aa:	d01f      	beq.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80067ac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80067b0:	d818      	bhi.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80067b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067b6:	d003      	beq.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80067b8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80067bc:	d007      	beq.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80067be:	e011      	b.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067c0:	4b33      	ldr	r3, [pc, #204]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80067c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c4:	4a32      	ldr	r2, [pc, #200]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80067c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80067cc:	e00f      	b.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80067ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067d2:	3328      	adds	r3, #40	@ 0x28
 80067d4:	2101      	movs	r1, #1
 80067d6:	4618      	mov	r0, r3
 80067d8:	f000 fd7e 	bl	80072d8 <RCCEx_PLL3_Config>
 80067dc:	4603      	mov	r3, r0
 80067de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80067e2:	e004      	b.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067e4:	2301      	movs	r3, #1
 80067e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80067ea:	e000      	b.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80067ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d10b      	bne.n	800680e <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80067f6:	4b26      	ldr	r3, [pc, #152]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80067f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067fa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80067fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006802:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006806:	4a22      	ldr	r2, [pc, #136]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006808:	430b      	orrs	r3, r1
 800680a:	6553      	str	r3, [r2, #84]	@ 0x54
 800680c:	e003      	b.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800680e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006812:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006816:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800681a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800681e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006822:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006824:	2300      	movs	r3, #0
 8006826:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006828:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800682c:	460b      	mov	r3, r1
 800682e:	4313      	orrs	r3, r2
 8006830:	d034      	beq.n	800689c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006832:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006836:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006838:	2b00      	cmp	r3, #0
 800683a:	d003      	beq.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800683c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006840:	d007      	beq.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8006842:	e011      	b.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006844:	4b12      	ldr	r3, [pc, #72]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006848:	4a11      	ldr	r2, [pc, #68]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800684a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800684e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006850:	e00e      	b.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006852:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006856:	3308      	adds	r3, #8
 8006858:	2102      	movs	r1, #2
 800685a:	4618      	mov	r0, r3
 800685c:	f000 fc8a 	bl	8007174 <RCCEx_PLL2_Config>
 8006860:	4603      	mov	r3, r0
 8006862:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006866:	e003      	b.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8006868:	2301      	movs	r3, #1
 800686a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800686e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006870:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006874:	2b00      	cmp	r3, #0
 8006876:	d10d      	bne.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006878:	4b05      	ldr	r3, [pc, #20]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800687a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800687c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006880:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006886:	4a02      	ldr	r2, [pc, #8]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006888:	430b      	orrs	r3, r1
 800688a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800688c:	e006      	b.n	800689c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800688e:	bf00      	nop
 8006890:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006894:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006898:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800689c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80068a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80068aa:	2300      	movs	r3, #0
 80068ac:	667b      	str	r3, [r7, #100]	@ 0x64
 80068ae:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80068b2:	460b      	mov	r3, r1
 80068b4:	4313      	orrs	r3, r2
 80068b6:	d00c      	beq.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80068b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068bc:	3328      	adds	r3, #40	@ 0x28
 80068be:	2102      	movs	r1, #2
 80068c0:	4618      	mov	r0, r3
 80068c2:	f000 fd09 	bl	80072d8 <RCCEx_PLL3_Config>
 80068c6:	4603      	mov	r3, r0
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d002      	beq.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80068d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068da:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80068de:	65bb      	str	r3, [r7, #88]	@ 0x58
 80068e0:	2300      	movs	r3, #0
 80068e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80068e4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80068e8:	460b      	mov	r3, r1
 80068ea:	4313      	orrs	r3, r2
 80068ec:	d036      	beq.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80068ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068f8:	d018      	beq.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80068fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068fe:	d811      	bhi.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8006900:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006904:	d014      	beq.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8006906:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800690a:	d80b      	bhi.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800690c:	2b00      	cmp	r3, #0
 800690e:	d011      	beq.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8006910:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006914:	d106      	bne.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006916:	4bb7      	ldr	r3, [pc, #732]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800691a:	4ab6      	ldr	r2, [pc, #728]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800691c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006920:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006922:	e008      	b.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800692a:	e004      	b.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800692c:	bf00      	nop
 800692e:	e002      	b.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8006930:	bf00      	nop
 8006932:	e000      	b.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8006934:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006936:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800693a:	2b00      	cmp	r3, #0
 800693c:	d10a      	bne.n	8006954 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800693e:	4bad      	ldr	r3, [pc, #692]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006942:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006946:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800694a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800694c:	4aa9      	ldr	r2, [pc, #676]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800694e:	430b      	orrs	r3, r1
 8006950:	6553      	str	r3, [r2, #84]	@ 0x54
 8006952:	e003      	b.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006954:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006958:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800695c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006964:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006968:	653b      	str	r3, [r7, #80]	@ 0x50
 800696a:	2300      	movs	r3, #0
 800696c:	657b      	str	r3, [r7, #84]	@ 0x54
 800696e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006972:	460b      	mov	r3, r1
 8006974:	4313      	orrs	r3, r2
 8006976:	d009      	beq.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006978:	4b9e      	ldr	r3, [pc, #632]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800697a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800697c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006980:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006986:	4a9b      	ldr	r2, [pc, #620]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006988:	430b      	orrs	r3, r1
 800698a:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800698c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006994:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006998:	64bb      	str	r3, [r7, #72]	@ 0x48
 800699a:	2300      	movs	r3, #0
 800699c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800699e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80069a2:	460b      	mov	r3, r1
 80069a4:	4313      	orrs	r3, r2
 80069a6:	d009      	beq.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80069a8:	4b92      	ldr	r3, [pc, #584]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80069aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069ac:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80069b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80069b6:	4a8f      	ldr	r2, [pc, #572]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80069b8:	430b      	orrs	r3, r1
 80069ba:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80069bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c4:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80069c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80069ca:	2300      	movs	r3, #0
 80069cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80069ce:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80069d2:	460b      	mov	r3, r1
 80069d4:	4313      	orrs	r3, r2
 80069d6:	d00e      	beq.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80069d8:	4b86      	ldr	r3, [pc, #536]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80069da:	691b      	ldr	r3, [r3, #16]
 80069dc:	4a85      	ldr	r2, [pc, #532]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80069de:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80069e2:	6113      	str	r3, [r2, #16]
 80069e4:	4b83      	ldr	r3, [pc, #524]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80069e6:	6919      	ldr	r1, [r3, #16]
 80069e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069ec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80069f0:	4a80      	ldr	r2, [pc, #512]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80069f2:	430b      	orrs	r3, r1
 80069f4:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80069f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069fe:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006a02:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a04:	2300      	movs	r3, #0
 8006a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a08:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006a0c:	460b      	mov	r3, r1
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	d009      	beq.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006a12:	4b78      	ldr	r3, [pc, #480]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a16:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006a1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a20:	4a74      	ldr	r2, [pc, #464]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006a22:	430b      	orrs	r3, r1
 8006a24:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006a26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a2e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006a32:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a34:	2300      	movs	r3, #0
 8006a36:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a38:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006a3c:	460b      	mov	r3, r1
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	d00a      	beq.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006a42:	4b6c      	ldr	r3, [pc, #432]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a46:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006a4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a52:	4a68      	ldr	r2, [pc, #416]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006a54:	430b      	orrs	r3, r1
 8006a56:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006a58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a60:	2100      	movs	r1, #0
 8006a62:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006a64:	f003 0301 	and.w	r3, r3, #1
 8006a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a6a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006a6e:	460b      	mov	r3, r1
 8006a70:	4313      	orrs	r3, r2
 8006a72:	d011      	beq.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a78:	3308      	adds	r3, #8
 8006a7a:	2100      	movs	r1, #0
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f000 fb79 	bl	8007174 <RCCEx_PLL2_Config>
 8006a82:	4603      	mov	r3, r0
 8006a84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006a88:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d003      	beq.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a94:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006a98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aa0:	2100      	movs	r1, #0
 8006aa2:	6239      	str	r1, [r7, #32]
 8006aa4:	f003 0302 	and.w	r3, r3, #2
 8006aa8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006aaa:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006aae:	460b      	mov	r3, r1
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	d011      	beq.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006ab4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ab8:	3308      	adds	r3, #8
 8006aba:	2101      	movs	r1, #1
 8006abc:	4618      	mov	r0, r3
 8006abe:	f000 fb59 	bl	8007174 <RCCEx_PLL2_Config>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006ac8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d003      	beq.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ad0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ad4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006ad8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae0:	2100      	movs	r1, #0
 8006ae2:	61b9      	str	r1, [r7, #24]
 8006ae4:	f003 0304 	and.w	r3, r3, #4
 8006ae8:	61fb      	str	r3, [r7, #28]
 8006aea:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006aee:	460b      	mov	r3, r1
 8006af0:	4313      	orrs	r3, r2
 8006af2:	d011      	beq.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006af4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006af8:	3308      	adds	r3, #8
 8006afa:	2102      	movs	r1, #2
 8006afc:	4618      	mov	r0, r3
 8006afe:	f000 fb39 	bl	8007174 <RCCEx_PLL2_Config>
 8006b02:	4603      	mov	r3, r0
 8006b04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006b08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d003      	beq.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b14:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006b18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b20:	2100      	movs	r1, #0
 8006b22:	6139      	str	r1, [r7, #16]
 8006b24:	f003 0308 	and.w	r3, r3, #8
 8006b28:	617b      	str	r3, [r7, #20]
 8006b2a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006b2e:	460b      	mov	r3, r1
 8006b30:	4313      	orrs	r3, r2
 8006b32:	d011      	beq.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006b34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b38:	3328      	adds	r3, #40	@ 0x28
 8006b3a:	2100      	movs	r1, #0
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f000 fbcb 	bl	80072d8 <RCCEx_PLL3_Config>
 8006b42:	4603      	mov	r3, r0
 8006b44:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8006b48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d003      	beq.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b54:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006b58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b60:	2100      	movs	r1, #0
 8006b62:	60b9      	str	r1, [r7, #8]
 8006b64:	f003 0310 	and.w	r3, r3, #16
 8006b68:	60fb      	str	r3, [r7, #12]
 8006b6a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006b6e:	460b      	mov	r3, r1
 8006b70:	4313      	orrs	r3, r2
 8006b72:	d011      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006b74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b78:	3328      	adds	r3, #40	@ 0x28
 8006b7a:	2101      	movs	r1, #1
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f000 fbab 	bl	80072d8 <RCCEx_PLL3_Config>
 8006b82:	4603      	mov	r3, r0
 8006b84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006b88:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d003      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b94:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006b98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba0:	2100      	movs	r1, #0
 8006ba2:	6039      	str	r1, [r7, #0]
 8006ba4:	f003 0320 	and.w	r3, r3, #32
 8006ba8:	607b      	str	r3, [r7, #4]
 8006baa:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006bae:	460b      	mov	r3, r1
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	d011      	beq.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006bb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bb8:	3328      	adds	r3, #40	@ 0x28
 8006bba:	2102      	movs	r1, #2
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f000 fb8b 	bl	80072d8 <RCCEx_PLL3_Config>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006bc8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d003      	beq.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006bd4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8006bd8:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d101      	bne.n	8006be4 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8006be0:	2300      	movs	r3, #0
 8006be2:	e000      	b.n	8006be6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8006bec:	46bd      	mov	sp, r7
 8006bee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bf2:	bf00      	nop
 8006bf4:	58024400 	.word	0x58024400

08006bf8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006bfc:	f7fe fe00 	bl	8005800 <HAL_RCC_GetHCLKFreq>
 8006c00:	4602      	mov	r2, r0
 8006c02:	4b06      	ldr	r3, [pc, #24]	@ (8006c1c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006c04:	6a1b      	ldr	r3, [r3, #32]
 8006c06:	091b      	lsrs	r3, r3, #4
 8006c08:	f003 0307 	and.w	r3, r3, #7
 8006c0c:	4904      	ldr	r1, [pc, #16]	@ (8006c20 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006c0e:	5ccb      	ldrb	r3, [r1, r3]
 8006c10:	f003 031f 	and.w	r3, r3, #31
 8006c14:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	bd80      	pop	{r7, pc}
 8006c1c:	58024400 	.word	0x58024400
 8006c20:	0800b59c 	.word	0x0800b59c

08006c24 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b089      	sub	sp, #36	@ 0x24
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006c2c:	4ba1      	ldr	r3, [pc, #644]	@ (8006eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c30:	f003 0303 	and.w	r3, r3, #3
 8006c34:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006c36:	4b9f      	ldr	r3, [pc, #636]	@ (8006eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c3a:	0b1b      	lsrs	r3, r3, #12
 8006c3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c40:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006c42:	4b9c      	ldr	r3, [pc, #624]	@ (8006eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c46:	091b      	lsrs	r3, r3, #4
 8006c48:	f003 0301 	and.w	r3, r3, #1
 8006c4c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006c4e:	4b99      	ldr	r3, [pc, #612]	@ (8006eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c52:	08db      	lsrs	r3, r3, #3
 8006c54:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006c58:	693a      	ldr	r2, [r7, #16]
 8006c5a:	fb02 f303 	mul.w	r3, r2, r3
 8006c5e:	ee07 3a90 	vmov	s15, r3
 8006c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c66:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	f000 8111 	beq.w	8006e94 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	2b02      	cmp	r3, #2
 8006c76:	f000 8083 	beq.w	8006d80 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	2b02      	cmp	r3, #2
 8006c7e:	f200 80a1 	bhi.w	8006dc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006c82:	69bb      	ldr	r3, [r7, #24]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d003      	beq.n	8006c90 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006c88:	69bb      	ldr	r3, [r7, #24]
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d056      	beq.n	8006d3c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006c8e:	e099      	b.n	8006dc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c90:	4b88      	ldr	r3, [pc, #544]	@ (8006eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f003 0320 	and.w	r3, r3, #32
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d02d      	beq.n	8006cf8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c9c:	4b85      	ldr	r3, [pc, #532]	@ (8006eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	08db      	lsrs	r3, r3, #3
 8006ca2:	f003 0303 	and.w	r3, r3, #3
 8006ca6:	4a84      	ldr	r2, [pc, #528]	@ (8006eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8006cac:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	ee07 3a90 	vmov	s15, r3
 8006cb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	ee07 3a90 	vmov	s15, r3
 8006cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cc6:	4b7b      	ldr	r3, [pc, #492]	@ (8006eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cce:	ee07 3a90 	vmov	s15, r3
 8006cd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cd6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006cda:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006ebc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006cde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ce2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ce6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cf2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006cf6:	e087      	b.n	8006e08 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	ee07 3a90 	vmov	s15, r3
 8006cfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d02:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006ec0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006d06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d0a:	4b6a      	ldr	r3, [pc, #424]	@ (8006eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d12:	ee07 3a90 	vmov	s15, r3
 8006d16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d1e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006ebc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006d22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d3a:	e065      	b.n	8006e08 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006d3c:	697b      	ldr	r3, [r7, #20]
 8006d3e:	ee07 3a90 	vmov	s15, r3
 8006d42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d46:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006d4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d4e:	4b59      	ldr	r3, [pc, #356]	@ (8006eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d56:	ee07 3a90 	vmov	s15, r3
 8006d5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d62:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006ebc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006d66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d7e:	e043      	b.n	8006e08 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	ee07 3a90 	vmov	s15, r3
 8006d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d8a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006ec8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006d8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d92:	4b48      	ldr	r3, [pc, #288]	@ (8006eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d9a:	ee07 3a90 	vmov	s15, r3
 8006d9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006da2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006da6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006ebc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006daa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006db2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006db6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006dc2:	e021      	b.n	8006e08 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	ee07 3a90 	vmov	s15, r3
 8006dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dce:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006dd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dd6:	4b37      	ldr	r3, [pc, #220]	@ (8006eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dde:	ee07 3a90 	vmov	s15, r3
 8006de2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006de6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006dea:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006ebc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006dee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006df2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006df6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006e06:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006e08:	4b2a      	ldr	r3, [pc, #168]	@ (8006eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e0c:	0a5b      	lsrs	r3, r3, #9
 8006e0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e12:	ee07 3a90 	vmov	s15, r3
 8006e16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e22:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e2e:	ee17 2a90 	vmov	r2, s15
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006e36:	4b1f      	ldr	r3, [pc, #124]	@ (8006eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e3a:	0c1b      	lsrs	r3, r3, #16
 8006e3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e40:	ee07 3a90 	vmov	s15, r3
 8006e44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e48:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e4c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e50:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e5c:	ee17 2a90 	vmov	r2, s15
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006e64:	4b13      	ldr	r3, [pc, #76]	@ (8006eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e68:	0e1b      	lsrs	r3, r3, #24
 8006e6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e6e:	ee07 3a90 	vmov	s15, r3
 8006e72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e76:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e7a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e7e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e8a:	ee17 2a90 	vmov	r2, s15
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006e92:	e008      	b.n	8006ea6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2200      	movs	r2, #0
 8006e98:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	609a      	str	r2, [r3, #8]
}
 8006ea6:	bf00      	nop
 8006ea8:	3724      	adds	r7, #36	@ 0x24
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr
 8006eb2:	bf00      	nop
 8006eb4:	58024400 	.word	0x58024400
 8006eb8:	03d09000 	.word	0x03d09000
 8006ebc:	46000000 	.word	0x46000000
 8006ec0:	4c742400 	.word	0x4c742400
 8006ec4:	4a742400 	.word	0x4a742400
 8006ec8:	4af42400 	.word	0x4af42400

08006ecc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b089      	sub	sp, #36	@ 0x24
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006ed4:	4ba1      	ldr	r3, [pc, #644]	@ (800715c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ed8:	f003 0303 	and.w	r3, r3, #3
 8006edc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006ede:	4b9f      	ldr	r3, [pc, #636]	@ (800715c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ee2:	0d1b      	lsrs	r3, r3, #20
 8006ee4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ee8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006eea:	4b9c      	ldr	r3, [pc, #624]	@ (800715c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eee:	0a1b      	lsrs	r3, r3, #8
 8006ef0:	f003 0301 	and.w	r3, r3, #1
 8006ef4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006ef6:	4b99      	ldr	r3, [pc, #612]	@ (800715c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006efa:	08db      	lsrs	r3, r3, #3
 8006efc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006f00:	693a      	ldr	r2, [r7, #16]
 8006f02:	fb02 f303 	mul.w	r3, r2, r3
 8006f06:	ee07 3a90 	vmov	s15, r3
 8006f0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f0e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	f000 8111 	beq.w	800713c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006f1a:	69bb      	ldr	r3, [r7, #24]
 8006f1c:	2b02      	cmp	r3, #2
 8006f1e:	f000 8083 	beq.w	8007028 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006f22:	69bb      	ldr	r3, [r7, #24]
 8006f24:	2b02      	cmp	r3, #2
 8006f26:	f200 80a1 	bhi.w	800706c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006f2a:	69bb      	ldr	r3, [r7, #24]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d003      	beq.n	8006f38 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006f30:	69bb      	ldr	r3, [r7, #24]
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	d056      	beq.n	8006fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006f36:	e099      	b.n	800706c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f38:	4b88      	ldr	r3, [pc, #544]	@ (800715c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f003 0320 	and.w	r3, r3, #32
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d02d      	beq.n	8006fa0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006f44:	4b85      	ldr	r3, [pc, #532]	@ (800715c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	08db      	lsrs	r3, r3, #3
 8006f4a:	f003 0303 	and.w	r3, r3, #3
 8006f4e:	4a84      	ldr	r2, [pc, #528]	@ (8007160 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006f50:	fa22 f303 	lsr.w	r3, r2, r3
 8006f54:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	ee07 3a90 	vmov	s15, r3
 8006f5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	ee07 3a90 	vmov	s15, r3
 8006f66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f6e:	4b7b      	ldr	r3, [pc, #492]	@ (800715c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f76:	ee07 3a90 	vmov	s15, r3
 8006f7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f82:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007164 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006f86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f9a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006f9e:	e087      	b.n	80070b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	ee07 3a90 	vmov	s15, r3
 8006fa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006faa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007168 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006fae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fb2:	4b6a      	ldr	r3, [pc, #424]	@ (800715c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fba:	ee07 3a90 	vmov	s15, r3
 8006fbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006fc6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007164 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006fca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fde:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006fe2:	e065      	b.n	80070b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	ee07 3a90 	vmov	s15, r3
 8006fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fee:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800716c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006ff2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ff6:	4b59      	ldr	r3, [pc, #356]	@ (800715c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ffa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ffe:	ee07 3a90 	vmov	s15, r3
 8007002:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007006:	ed97 6a03 	vldr	s12, [r7, #12]
 800700a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007164 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800700e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007012:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007016:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800701a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800701e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007022:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007026:	e043      	b.n	80070b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	ee07 3a90 	vmov	s15, r3
 800702e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007032:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007170 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007036:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800703a:	4b48      	ldr	r3, [pc, #288]	@ (800715c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800703c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800703e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007042:	ee07 3a90 	vmov	s15, r3
 8007046:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800704a:	ed97 6a03 	vldr	s12, [r7, #12]
 800704e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007164 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007052:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007056:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800705a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800705e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007066:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800706a:	e021      	b.n	80070b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	ee07 3a90 	vmov	s15, r3
 8007072:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007076:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800716c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800707a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800707e:	4b37      	ldr	r3, [pc, #220]	@ (800715c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007082:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007086:	ee07 3a90 	vmov	s15, r3
 800708a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800708e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007092:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007164 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007096:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800709a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800709e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80070ae:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80070b0:	4b2a      	ldr	r3, [pc, #168]	@ (800715c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070b4:	0a5b      	lsrs	r3, r3, #9
 80070b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070ba:	ee07 3a90 	vmov	s15, r3
 80070be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80070ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80070ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070d6:	ee17 2a90 	vmov	r2, s15
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80070de:	4b1f      	ldr	r3, [pc, #124]	@ (800715c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e2:	0c1b      	lsrs	r3, r3, #16
 80070e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070e8:	ee07 3a90 	vmov	s15, r3
 80070ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80070f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80070fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007100:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007104:	ee17 2a90 	vmov	r2, s15
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800710c:	4b13      	ldr	r3, [pc, #76]	@ (800715c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800710e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007110:	0e1b      	lsrs	r3, r3, #24
 8007112:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007116:	ee07 3a90 	vmov	s15, r3
 800711a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800711e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007122:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007126:	edd7 6a07 	vldr	s13, [r7, #28]
 800712a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800712e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007132:	ee17 2a90 	vmov	r2, s15
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800713a:	e008      	b.n	800714e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2200      	movs	r2, #0
 8007140:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2200      	movs	r2, #0
 800714c:	609a      	str	r2, [r3, #8]
}
 800714e:	bf00      	nop
 8007150:	3724      	adds	r7, #36	@ 0x24
 8007152:	46bd      	mov	sp, r7
 8007154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007158:	4770      	bx	lr
 800715a:	bf00      	nop
 800715c:	58024400 	.word	0x58024400
 8007160:	03d09000 	.word	0x03d09000
 8007164:	46000000 	.word	0x46000000
 8007168:	4c742400 	.word	0x4c742400
 800716c:	4a742400 	.word	0x4a742400
 8007170:	4af42400 	.word	0x4af42400

08007174 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b084      	sub	sp, #16
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800717e:	2300      	movs	r3, #0
 8007180:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007182:	4b53      	ldr	r3, [pc, #332]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 8007184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007186:	f003 0303 	and.w	r3, r3, #3
 800718a:	2b03      	cmp	r3, #3
 800718c:	d101      	bne.n	8007192 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	e099      	b.n	80072c6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007192:	4b4f      	ldr	r3, [pc, #316]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a4e      	ldr	r2, [pc, #312]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 8007198:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800719c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800719e:	f7fa fa77 	bl	8001690 <HAL_GetTick>
 80071a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80071a4:	e008      	b.n	80071b8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80071a6:	f7fa fa73 	bl	8001690 <HAL_GetTick>
 80071aa:	4602      	mov	r2, r0
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	1ad3      	subs	r3, r2, r3
 80071b0:	2b02      	cmp	r3, #2
 80071b2:	d901      	bls.n	80071b8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80071b4:	2303      	movs	r3, #3
 80071b6:	e086      	b.n	80072c6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80071b8:	4b45      	ldr	r3, [pc, #276]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d1f0      	bne.n	80071a6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80071c4:	4b42      	ldr	r3, [pc, #264]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 80071c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071c8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	031b      	lsls	r3, r3, #12
 80071d2:	493f      	ldr	r1, [pc, #252]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 80071d4:	4313      	orrs	r3, r2
 80071d6:	628b      	str	r3, [r1, #40]	@ 0x28
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	3b01      	subs	r3, #1
 80071de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	3b01      	subs	r3, #1
 80071e8:	025b      	lsls	r3, r3, #9
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	431a      	orrs	r2, r3
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	68db      	ldr	r3, [r3, #12]
 80071f2:	3b01      	subs	r3, #1
 80071f4:	041b      	lsls	r3, r3, #16
 80071f6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80071fa:	431a      	orrs	r2, r3
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	691b      	ldr	r3, [r3, #16]
 8007200:	3b01      	subs	r3, #1
 8007202:	061b      	lsls	r3, r3, #24
 8007204:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007208:	4931      	ldr	r1, [pc, #196]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 800720a:	4313      	orrs	r3, r2
 800720c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800720e:	4b30      	ldr	r3, [pc, #192]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 8007210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007212:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	695b      	ldr	r3, [r3, #20]
 800721a:	492d      	ldr	r1, [pc, #180]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 800721c:	4313      	orrs	r3, r2
 800721e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007220:	4b2b      	ldr	r3, [pc, #172]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 8007222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007224:	f023 0220 	bic.w	r2, r3, #32
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	699b      	ldr	r3, [r3, #24]
 800722c:	4928      	ldr	r1, [pc, #160]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 800722e:	4313      	orrs	r3, r2
 8007230:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007232:	4b27      	ldr	r3, [pc, #156]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 8007234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007236:	4a26      	ldr	r2, [pc, #152]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 8007238:	f023 0310 	bic.w	r3, r3, #16
 800723c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800723e:	4b24      	ldr	r3, [pc, #144]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 8007240:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007242:	4b24      	ldr	r3, [pc, #144]	@ (80072d4 <RCCEx_PLL2_Config+0x160>)
 8007244:	4013      	ands	r3, r2
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	69d2      	ldr	r2, [r2, #28]
 800724a:	00d2      	lsls	r2, r2, #3
 800724c:	4920      	ldr	r1, [pc, #128]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 800724e:	4313      	orrs	r3, r2
 8007250:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007252:	4b1f      	ldr	r3, [pc, #124]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 8007254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007256:	4a1e      	ldr	r2, [pc, #120]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 8007258:	f043 0310 	orr.w	r3, r3, #16
 800725c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d106      	bne.n	8007272 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007264:	4b1a      	ldr	r3, [pc, #104]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 8007266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007268:	4a19      	ldr	r2, [pc, #100]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 800726a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800726e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007270:	e00f      	b.n	8007292 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	2b01      	cmp	r3, #1
 8007276:	d106      	bne.n	8007286 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007278:	4b15      	ldr	r3, [pc, #84]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 800727a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800727c:	4a14      	ldr	r2, [pc, #80]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 800727e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007282:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007284:	e005      	b.n	8007292 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007286:	4b12      	ldr	r3, [pc, #72]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 8007288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800728a:	4a11      	ldr	r2, [pc, #68]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 800728c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007290:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007292:	4b0f      	ldr	r3, [pc, #60]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a0e      	ldr	r2, [pc, #56]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 8007298:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800729c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800729e:	f7fa f9f7 	bl	8001690 <HAL_GetTick>
 80072a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80072a4:	e008      	b.n	80072b8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80072a6:	f7fa f9f3 	bl	8001690 <HAL_GetTick>
 80072aa:	4602      	mov	r2, r0
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	1ad3      	subs	r3, r2, r3
 80072b0:	2b02      	cmp	r3, #2
 80072b2:	d901      	bls.n	80072b8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80072b4:	2303      	movs	r3, #3
 80072b6:	e006      	b.n	80072c6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80072b8:	4b05      	ldr	r3, [pc, #20]	@ (80072d0 <RCCEx_PLL2_Config+0x15c>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d0f0      	beq.n	80072a6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80072c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3710      	adds	r7, #16
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}
 80072ce:	bf00      	nop
 80072d0:	58024400 	.word	0x58024400
 80072d4:	ffff0007 	.word	0xffff0007

080072d8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
 80072e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80072e2:	2300      	movs	r3, #0
 80072e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80072e6:	4b53      	ldr	r3, [pc, #332]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 80072e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072ea:	f003 0303 	and.w	r3, r3, #3
 80072ee:	2b03      	cmp	r3, #3
 80072f0:	d101      	bne.n	80072f6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	e099      	b.n	800742a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80072f6:	4b4f      	ldr	r3, [pc, #316]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a4e      	ldr	r2, [pc, #312]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 80072fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007300:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007302:	f7fa f9c5 	bl	8001690 <HAL_GetTick>
 8007306:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007308:	e008      	b.n	800731c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800730a:	f7fa f9c1 	bl	8001690 <HAL_GetTick>
 800730e:	4602      	mov	r2, r0
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	1ad3      	subs	r3, r2, r3
 8007314:	2b02      	cmp	r3, #2
 8007316:	d901      	bls.n	800731c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007318:	2303      	movs	r3, #3
 800731a:	e086      	b.n	800742a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800731c:	4b45      	ldr	r3, [pc, #276]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007324:	2b00      	cmp	r3, #0
 8007326:	d1f0      	bne.n	800730a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007328:	4b42      	ldr	r3, [pc, #264]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 800732a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800732c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	051b      	lsls	r3, r3, #20
 8007336:	493f      	ldr	r1, [pc, #252]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 8007338:	4313      	orrs	r3, r2
 800733a:	628b      	str	r3, [r1, #40]	@ 0x28
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	3b01      	subs	r3, #1
 8007342:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	3b01      	subs	r3, #1
 800734c:	025b      	lsls	r3, r3, #9
 800734e:	b29b      	uxth	r3, r3
 8007350:	431a      	orrs	r2, r3
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	68db      	ldr	r3, [r3, #12]
 8007356:	3b01      	subs	r3, #1
 8007358:	041b      	lsls	r3, r3, #16
 800735a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800735e:	431a      	orrs	r2, r3
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	3b01      	subs	r3, #1
 8007366:	061b      	lsls	r3, r3, #24
 8007368:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800736c:	4931      	ldr	r1, [pc, #196]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 800736e:	4313      	orrs	r3, r2
 8007370:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007372:	4b30      	ldr	r3, [pc, #192]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 8007374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007376:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	695b      	ldr	r3, [r3, #20]
 800737e:	492d      	ldr	r1, [pc, #180]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 8007380:	4313      	orrs	r3, r2
 8007382:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007384:	4b2b      	ldr	r3, [pc, #172]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 8007386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007388:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	699b      	ldr	r3, [r3, #24]
 8007390:	4928      	ldr	r1, [pc, #160]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 8007392:	4313      	orrs	r3, r2
 8007394:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007396:	4b27      	ldr	r3, [pc, #156]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 8007398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800739a:	4a26      	ldr	r2, [pc, #152]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 800739c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80073a2:	4b24      	ldr	r3, [pc, #144]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 80073a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073a6:	4b24      	ldr	r3, [pc, #144]	@ (8007438 <RCCEx_PLL3_Config+0x160>)
 80073a8:	4013      	ands	r3, r2
 80073aa:	687a      	ldr	r2, [r7, #4]
 80073ac:	69d2      	ldr	r2, [r2, #28]
 80073ae:	00d2      	lsls	r2, r2, #3
 80073b0:	4920      	ldr	r1, [pc, #128]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 80073b2:	4313      	orrs	r3, r2
 80073b4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80073b6:	4b1f      	ldr	r3, [pc, #124]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 80073b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ba:	4a1e      	ldr	r2, [pc, #120]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 80073bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d106      	bne.n	80073d6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80073c8:	4b1a      	ldr	r3, [pc, #104]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 80073ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073cc:	4a19      	ldr	r2, [pc, #100]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 80073ce:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80073d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80073d4:	e00f      	b.n	80073f6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d106      	bne.n	80073ea <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80073dc:	4b15      	ldr	r3, [pc, #84]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 80073de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073e0:	4a14      	ldr	r2, [pc, #80]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 80073e2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80073e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80073e8:	e005      	b.n	80073f6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80073ea:	4b12      	ldr	r3, [pc, #72]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 80073ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ee:	4a11      	ldr	r2, [pc, #68]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 80073f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80073f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80073f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a0e      	ldr	r2, [pc, #56]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 80073fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007400:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007402:	f7fa f945 	bl	8001690 <HAL_GetTick>
 8007406:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007408:	e008      	b.n	800741c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800740a:	f7fa f941 	bl	8001690 <HAL_GetTick>
 800740e:	4602      	mov	r2, r0
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	1ad3      	subs	r3, r2, r3
 8007414:	2b02      	cmp	r3, #2
 8007416:	d901      	bls.n	800741c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007418:	2303      	movs	r3, #3
 800741a:	e006      	b.n	800742a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800741c:	4b05      	ldr	r3, [pc, #20]	@ (8007434 <RCCEx_PLL3_Config+0x15c>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007424:	2b00      	cmp	r3, #0
 8007426:	d0f0      	beq.n	800740a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007428:	7bfb      	ldrb	r3, [r7, #15]
}
 800742a:	4618      	mov	r0, r3
 800742c:	3710      	adds	r7, #16
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
 8007432:	bf00      	nop
 8007434:	58024400 	.word	0x58024400
 8007438:	ffff0007 	.word	0xffff0007

0800743c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b082      	sub	sp, #8
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d101      	bne.n	800744e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	e049      	b.n	80074e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007454:	b2db      	uxtb	r3, r3
 8007456:	2b00      	cmp	r3, #0
 8007458:	d106      	bne.n	8007468 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f7f9 fcf4 	bl	8000e50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2202      	movs	r2, #2
 800746c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	3304      	adds	r3, #4
 8007478:	4619      	mov	r1, r3
 800747a:	4610      	mov	r0, r2
 800747c:	f000 fea6 	bl	80081cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2201      	movs	r2, #1
 8007484:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2201      	movs	r2, #1
 800748c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2201      	movs	r2, #1
 8007494:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2201      	movs	r2, #1
 800749c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2201      	movs	r2, #1
 80074a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2201      	movs	r2, #1
 80074ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2201      	movs	r2, #1
 80074b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2201      	movs	r2, #1
 80074cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3708      	adds	r7, #8
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
	...

080074ec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b085      	sub	sp, #20
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d001      	beq.n	8007504 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007500:	2301      	movs	r3, #1
 8007502:	e056      	b.n	80075b2 <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2202      	movs	r2, #2
 8007508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	4a2b      	ldr	r2, [pc, #172]	@ (80075c0 <HAL_TIM_Base_Start+0xd4>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d02c      	beq.n	8007570 <HAL_TIM_Base_Start+0x84>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800751e:	d027      	beq.n	8007570 <HAL_TIM_Base_Start+0x84>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a27      	ldr	r2, [pc, #156]	@ (80075c4 <HAL_TIM_Base_Start+0xd8>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d022      	beq.n	8007570 <HAL_TIM_Base_Start+0x84>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a26      	ldr	r2, [pc, #152]	@ (80075c8 <HAL_TIM_Base_Start+0xdc>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d01d      	beq.n	8007570 <HAL_TIM_Base_Start+0x84>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a24      	ldr	r2, [pc, #144]	@ (80075cc <HAL_TIM_Base_Start+0xe0>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d018      	beq.n	8007570 <HAL_TIM_Base_Start+0x84>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a23      	ldr	r2, [pc, #140]	@ (80075d0 <HAL_TIM_Base_Start+0xe4>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d013      	beq.n	8007570 <HAL_TIM_Base_Start+0x84>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a21      	ldr	r2, [pc, #132]	@ (80075d4 <HAL_TIM_Base_Start+0xe8>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d00e      	beq.n	8007570 <HAL_TIM_Base_Start+0x84>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a20      	ldr	r2, [pc, #128]	@ (80075d8 <HAL_TIM_Base_Start+0xec>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d009      	beq.n	8007570 <HAL_TIM_Base_Start+0x84>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a1e      	ldr	r2, [pc, #120]	@ (80075dc <HAL_TIM_Base_Start+0xf0>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d004      	beq.n	8007570 <HAL_TIM_Base_Start+0x84>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a1d      	ldr	r2, [pc, #116]	@ (80075e0 <HAL_TIM_Base_Start+0xf4>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d115      	bne.n	800759c <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	689a      	ldr	r2, [r3, #8]
 8007576:	4b1b      	ldr	r3, [pc, #108]	@ (80075e4 <HAL_TIM_Base_Start+0xf8>)
 8007578:	4013      	ands	r3, r2
 800757a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2b06      	cmp	r3, #6
 8007580:	d015      	beq.n	80075ae <HAL_TIM_Base_Start+0xc2>
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007588:	d011      	beq.n	80075ae <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f042 0201 	orr.w	r2, r2, #1
 8007598:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800759a:	e008      	b.n	80075ae <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f042 0201 	orr.w	r2, r2, #1
 80075aa:	601a      	str	r2, [r3, #0]
 80075ac:	e000      	b.n	80075b0 <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075ae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80075b0:	2300      	movs	r3, #0
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3714      	adds	r7, #20
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr
 80075be:	bf00      	nop
 80075c0:	40010000 	.word	0x40010000
 80075c4:	40000400 	.word	0x40000400
 80075c8:	40000800 	.word	0x40000800
 80075cc:	40000c00 	.word	0x40000c00
 80075d0:	40010400 	.word	0x40010400
 80075d4:	40001800 	.word	0x40001800
 80075d8:	40014000 	.word	0x40014000
 80075dc:	4000e000 	.word	0x4000e000
 80075e0:	4000e400 	.word	0x4000e400
 80075e4:	00010007 	.word	0x00010007

080075e8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b082      	sub	sp, #8
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d101      	bne.n	80075fa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80075f6:	2301      	movs	r3, #1
 80075f8:	e049      	b.n	800768e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007600:	b2db      	uxtb	r3, r3
 8007602:	2b00      	cmp	r3, #0
 8007604:	d106      	bne.n	8007614 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2200      	movs	r2, #0
 800760a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f000 f841 	bl	8007696 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2202      	movs	r2, #2
 8007618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681a      	ldr	r2, [r3, #0]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	3304      	adds	r3, #4
 8007624:	4619      	mov	r1, r3
 8007626:	4610      	mov	r0, r2
 8007628:	f000 fdd0 	bl	80081cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2201      	movs	r2, #1
 8007630:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2201      	movs	r2, #1
 8007638:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2201      	movs	r2, #1
 8007640:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2201      	movs	r2, #1
 8007648:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2201      	movs	r2, #1
 8007650:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2201      	movs	r2, #1
 8007658:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2201      	movs	r2, #1
 8007660:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2201      	movs	r2, #1
 8007668:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2201      	movs	r2, #1
 8007670:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2201      	movs	r2, #1
 8007678:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2201      	movs	r2, #1
 8007680:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2201      	movs	r2, #1
 8007688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800768c:	2300      	movs	r3, #0
}
 800768e:	4618      	mov	r0, r3
 8007690:	3708      	adds	r7, #8
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}

08007696 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007696:	b480      	push	{r7}
 8007698:	b083      	sub	sp, #12
 800769a:	af00      	add	r7, sp, #0
 800769c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800769e:	bf00      	nop
 80076a0:	370c      	adds	r7, #12
 80076a2:	46bd      	mov	sp, r7
 80076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a8:	4770      	bx	lr
	...

080076ac <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b086      	sub	sp, #24
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	607a      	str	r2, [r7, #4]
 80076b8:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80076ba:	2300      	movs	r3, #0
 80076bc:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d104      	bne.n	80076ce <HAL_TIM_IC_Start_DMA+0x22>
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80076ca:	b2db      	uxtb	r3, r3
 80076cc:	e023      	b.n	8007716 <HAL_TIM_IC_Start_DMA+0x6a>
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	2b04      	cmp	r3, #4
 80076d2:	d104      	bne.n	80076de <HAL_TIM_IC_Start_DMA+0x32>
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	e01b      	b.n	8007716 <HAL_TIM_IC_Start_DMA+0x6a>
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	2b08      	cmp	r3, #8
 80076e2:	d104      	bne.n	80076ee <HAL_TIM_IC_Start_DMA+0x42>
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80076ea:	b2db      	uxtb	r3, r3
 80076ec:	e013      	b.n	8007716 <HAL_TIM_IC_Start_DMA+0x6a>
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	2b0c      	cmp	r3, #12
 80076f2:	d104      	bne.n	80076fe <HAL_TIM_IC_Start_DMA+0x52>
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80076fa:	b2db      	uxtb	r3, r3
 80076fc:	e00b      	b.n	8007716 <HAL_TIM_IC_Start_DMA+0x6a>
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	2b10      	cmp	r3, #16
 8007702:	d104      	bne.n	800770e <HAL_TIM_IC_Start_DMA+0x62>
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800770a:	b2db      	uxtb	r3, r3
 800770c:	e003      	b.n	8007716 <HAL_TIM_IC_Start_DMA+0x6a>
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007714:	b2db      	uxtb	r3, r3
 8007716:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d104      	bne.n	8007728 <HAL_TIM_IC_Start_DMA+0x7c>
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007724:	b2db      	uxtb	r3, r3
 8007726:	e013      	b.n	8007750 <HAL_TIM_IC_Start_DMA+0xa4>
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	2b04      	cmp	r3, #4
 800772c:	d104      	bne.n	8007738 <HAL_TIM_IC_Start_DMA+0x8c>
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007734:	b2db      	uxtb	r3, r3
 8007736:	e00b      	b.n	8007750 <HAL_TIM_IC_Start_DMA+0xa4>
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	2b08      	cmp	r3, #8
 800773c:	d104      	bne.n	8007748 <HAL_TIM_IC_Start_DMA+0x9c>
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007744:	b2db      	uxtb	r3, r3
 8007746:	e003      	b.n	8007750 <HAL_TIM_IC_Start_DMA+0xa4>
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800774e:	b2db      	uxtb	r3, r3
 8007750:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8007752:	7dbb      	ldrb	r3, [r7, #22]
 8007754:	2b02      	cmp	r3, #2
 8007756:	d002      	beq.n	800775e <HAL_TIM_IC_Start_DMA+0xb2>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8007758:	7d7b      	ldrb	r3, [r7, #21]
 800775a:	2b02      	cmp	r3, #2
 800775c:	d101      	bne.n	8007762 <HAL_TIM_IC_Start_DMA+0xb6>
  {
    return HAL_BUSY;
 800775e:	2302      	movs	r3, #2
 8007760:	e166      	b.n	8007a30 <HAL_TIM_IC_Start_DMA+0x384>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 8007762:	7dbb      	ldrb	r3, [r7, #22]
 8007764:	2b01      	cmp	r3, #1
 8007766:	d153      	bne.n	8007810 <HAL_TIM_IC_Start_DMA+0x164>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8007768:	7d7b      	ldrb	r3, [r7, #21]
 800776a:	2b01      	cmp	r3, #1
 800776c:	d150      	bne.n	8007810 <HAL_TIM_IC_Start_DMA+0x164>
  {
    if ((pData == NULL) || (Length == 0U))
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d002      	beq.n	800777a <HAL_TIM_IC_Start_DMA+0xce>
 8007774:	887b      	ldrh	r3, [r7, #2]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d101      	bne.n	800777e <HAL_TIM_IC_Start_DMA+0xd2>
    {
      return HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e158      	b.n	8007a30 <HAL_TIM_IC_Start_DMA+0x384>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d104      	bne.n	800778e <HAL_TIM_IC_Start_DMA+0xe2>
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2202      	movs	r2, #2
 8007788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800778c:	e023      	b.n	80077d6 <HAL_TIM_IC_Start_DMA+0x12a>
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	2b04      	cmp	r3, #4
 8007792:	d104      	bne.n	800779e <HAL_TIM_IC_Start_DMA+0xf2>
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2202      	movs	r2, #2
 8007798:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800779c:	e01b      	b.n	80077d6 <HAL_TIM_IC_Start_DMA+0x12a>
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	2b08      	cmp	r3, #8
 80077a2:	d104      	bne.n	80077ae <HAL_TIM_IC_Start_DMA+0x102>
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2202      	movs	r2, #2
 80077a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80077ac:	e013      	b.n	80077d6 <HAL_TIM_IC_Start_DMA+0x12a>
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	2b0c      	cmp	r3, #12
 80077b2:	d104      	bne.n	80077be <HAL_TIM_IC_Start_DMA+0x112>
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2202      	movs	r2, #2
 80077b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80077bc:	e00b      	b.n	80077d6 <HAL_TIM_IC_Start_DMA+0x12a>
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	2b10      	cmp	r3, #16
 80077c2:	d104      	bne.n	80077ce <HAL_TIM_IC_Start_DMA+0x122>
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2202      	movs	r2, #2
 80077c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80077cc:	e003      	b.n	80077d6 <HAL_TIM_IC_Start_DMA+0x12a>
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2202      	movs	r2, #2
 80077d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d104      	bne.n	80077e6 <HAL_TIM_IC_Start_DMA+0x13a>
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2202      	movs	r2, #2
 80077e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if ((pData == NULL) || (Length == 0U))
 80077e4:	e016      	b.n	8007814 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	2b04      	cmp	r3, #4
 80077ea:	d104      	bne.n	80077f6 <HAL_TIM_IC_Start_DMA+0x14a>
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2202      	movs	r2, #2
 80077f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    if ((pData == NULL) || (Length == 0U))
 80077f4:	e00e      	b.n	8007814 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	2b08      	cmp	r3, #8
 80077fa:	d104      	bne.n	8007806 <HAL_TIM_IC_Start_DMA+0x15a>
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2202      	movs	r2, #2
 8007800:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    if ((pData == NULL) || (Length == 0U))
 8007804:	e006      	b.n	8007814 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2202      	movs	r2, #2
 800780a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
    if ((pData == NULL) || (Length == 0U))
 800780e:	e001      	b.n	8007814 <HAL_TIM_IC_Start_DMA+0x168>
    }
  }
  else
  {
    return HAL_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	e10d      	b.n	8007a30 <HAL_TIM_IC_Start_DMA+0x384>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	2201      	movs	r2, #1
 800781a:	68b9      	ldr	r1, [r7, #8]
 800781c:	4618      	mov	r0, r3
 800781e:	f000 ff55 	bl	80086cc <TIM_CCxChannelCmd>

  switch (Channel)
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	2b0c      	cmp	r3, #12
 8007826:	f200 80ad 	bhi.w	8007984 <HAL_TIM_IC_Start_DMA+0x2d8>
 800782a:	a201      	add	r2, pc, #4	@ (adr r2, 8007830 <HAL_TIM_IC_Start_DMA+0x184>)
 800782c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007830:	08007865 	.word	0x08007865
 8007834:	08007985 	.word	0x08007985
 8007838:	08007985 	.word	0x08007985
 800783c:	08007985 	.word	0x08007985
 8007840:	080078ad 	.word	0x080078ad
 8007844:	08007985 	.word	0x08007985
 8007848:	08007985 	.word	0x08007985
 800784c:	08007985 	.word	0x08007985
 8007850:	080078f5 	.word	0x080078f5
 8007854:	08007985 	.word	0x08007985
 8007858:	08007985 	.word	0x08007985
 800785c:	08007985 	.word	0x08007985
 8007860:	0800793d 	.word	0x0800793d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007868:	4a73      	ldr	r2, [pc, #460]	@ (8007a38 <HAL_TIM_IC_Start_DMA+0x38c>)
 800786a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007870:	4a72      	ldr	r2, [pc, #456]	@ (8007a3c <HAL_TIM_IC_Start_DMA+0x390>)
 8007872:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007878:	4a71      	ldr	r2, [pc, #452]	@ (8007a40 <HAL_TIM_IC_Start_DMA+0x394>)
 800787a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	3334      	adds	r3, #52	@ 0x34
 8007886:	4619      	mov	r1, r3
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	887b      	ldrh	r3, [r7, #2]
 800788c:	f7fa fbec 	bl	8002068 <HAL_DMA_Start_IT>
 8007890:	4603      	mov	r3, r0
 8007892:	2b00      	cmp	r3, #0
 8007894:	d001      	beq.n	800789a <HAL_TIM_IC_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	e0ca      	b.n	8007a30 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	68da      	ldr	r2, [r3, #12]
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80078a8:	60da      	str	r2, [r3, #12]
      break;
 80078aa:	e06e      	b.n	800798a <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078b0:	4a61      	ldr	r2, [pc, #388]	@ (8007a38 <HAL_TIM_IC_Start_DMA+0x38c>)
 80078b2:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078b8:	4a60      	ldr	r2, [pc, #384]	@ (8007a3c <HAL_TIM_IC_Start_DMA+0x390>)
 80078ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078c0:	4a5f      	ldr	r2, [pc, #380]	@ (8007a40 <HAL_TIM_IC_Start_DMA+0x394>)
 80078c2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	3338      	adds	r3, #56	@ 0x38
 80078ce:	4619      	mov	r1, r3
 80078d0:	687a      	ldr	r2, [r7, #4]
 80078d2:	887b      	ldrh	r3, [r7, #2]
 80078d4:	f7fa fbc8 	bl	8002068 <HAL_DMA_Start_IT>
 80078d8:	4603      	mov	r3, r0
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d001      	beq.n	80078e2 <HAL_TIM_IC_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80078de:	2301      	movs	r3, #1
 80078e0:	e0a6      	b.n	8007a30 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	68da      	ldr	r2, [r3, #12]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80078f0:	60da      	str	r2, [r3, #12]
      break;
 80078f2:	e04a      	b.n	800798a <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078f8:	4a4f      	ldr	r2, [pc, #316]	@ (8007a38 <HAL_TIM_IC_Start_DMA+0x38c>)
 80078fa:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007900:	4a4e      	ldr	r2, [pc, #312]	@ (8007a3c <HAL_TIM_IC_Start_DMA+0x390>)
 8007902:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007908:	4a4d      	ldr	r2, [pc, #308]	@ (8007a40 <HAL_TIM_IC_Start_DMA+0x394>)
 800790a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	333c      	adds	r3, #60	@ 0x3c
 8007916:	4619      	mov	r1, r3
 8007918:	687a      	ldr	r2, [r7, #4]
 800791a:	887b      	ldrh	r3, [r7, #2]
 800791c:	f7fa fba4 	bl	8002068 <HAL_DMA_Start_IT>
 8007920:	4603      	mov	r3, r0
 8007922:	2b00      	cmp	r3, #0
 8007924:	d001      	beq.n	800792a <HAL_TIM_IC_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007926:	2301      	movs	r3, #1
 8007928:	e082      	b.n	8007a30 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	68da      	ldr	r2, [r3, #12]
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007938:	60da      	str	r2, [r3, #12]
      break;
 800793a:	e026      	b.n	800798a <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007940:	4a3d      	ldr	r2, [pc, #244]	@ (8007a38 <HAL_TIM_IC_Start_DMA+0x38c>)
 8007942:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007948:	4a3c      	ldr	r2, [pc, #240]	@ (8007a3c <HAL_TIM_IC_Start_DMA+0x390>)
 800794a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007950:	4a3b      	ldr	r2, [pc, #236]	@ (8007a40 <HAL_TIM_IC_Start_DMA+0x394>)
 8007952:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	3340      	adds	r3, #64	@ 0x40
 800795e:	4619      	mov	r1, r3
 8007960:	687a      	ldr	r2, [r7, #4]
 8007962:	887b      	ldrh	r3, [r7, #2]
 8007964:	f7fa fb80 	bl	8002068 <HAL_DMA_Start_IT>
 8007968:	4603      	mov	r3, r0
 800796a:	2b00      	cmp	r3, #0
 800796c:	d001      	beq.n	8007972 <HAL_TIM_IC_Start_DMA+0x2c6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800796e:	2301      	movs	r3, #1
 8007970:	e05e      	b.n	8007a30 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	68da      	ldr	r2, [r3, #12]
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007980:	60da      	str	r2, [r3, #12]
      break;
 8007982:	e002      	b.n	800798a <HAL_TIM_IC_Start_DMA+0x2de>
    }

    default:
      status = HAL_ERROR;
 8007984:	2301      	movs	r3, #1
 8007986:	75fb      	strb	r3, [r7, #23]
      break;
 8007988:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a2d      	ldr	r2, [pc, #180]	@ (8007a44 <HAL_TIM_IC_Start_DMA+0x398>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d02c      	beq.n	80079ee <HAL_TIM_IC_Start_DMA+0x342>
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800799c:	d027      	beq.n	80079ee <HAL_TIM_IC_Start_DMA+0x342>
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a29      	ldr	r2, [pc, #164]	@ (8007a48 <HAL_TIM_IC_Start_DMA+0x39c>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d022      	beq.n	80079ee <HAL_TIM_IC_Start_DMA+0x342>
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a27      	ldr	r2, [pc, #156]	@ (8007a4c <HAL_TIM_IC_Start_DMA+0x3a0>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d01d      	beq.n	80079ee <HAL_TIM_IC_Start_DMA+0x342>
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a26      	ldr	r2, [pc, #152]	@ (8007a50 <HAL_TIM_IC_Start_DMA+0x3a4>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d018      	beq.n	80079ee <HAL_TIM_IC_Start_DMA+0x342>
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a24      	ldr	r2, [pc, #144]	@ (8007a54 <HAL_TIM_IC_Start_DMA+0x3a8>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d013      	beq.n	80079ee <HAL_TIM_IC_Start_DMA+0x342>
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a23      	ldr	r2, [pc, #140]	@ (8007a58 <HAL_TIM_IC_Start_DMA+0x3ac>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d00e      	beq.n	80079ee <HAL_TIM_IC_Start_DMA+0x342>
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4a21      	ldr	r2, [pc, #132]	@ (8007a5c <HAL_TIM_IC_Start_DMA+0x3b0>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d009      	beq.n	80079ee <HAL_TIM_IC_Start_DMA+0x342>
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a20      	ldr	r2, [pc, #128]	@ (8007a60 <HAL_TIM_IC_Start_DMA+0x3b4>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d004      	beq.n	80079ee <HAL_TIM_IC_Start_DMA+0x342>
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a1e      	ldr	r2, [pc, #120]	@ (8007a64 <HAL_TIM_IC_Start_DMA+0x3b8>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d115      	bne.n	8007a1a <HAL_TIM_IC_Start_DMA+0x36e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	689a      	ldr	r2, [r3, #8]
 80079f4:	4b1c      	ldr	r3, [pc, #112]	@ (8007a68 <HAL_TIM_IC_Start_DMA+0x3bc>)
 80079f6:	4013      	ands	r3, r2
 80079f8:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079fa:	693b      	ldr	r3, [r7, #16]
 80079fc:	2b06      	cmp	r3, #6
 80079fe:	d015      	beq.n	8007a2c <HAL_TIM_IC_Start_DMA+0x380>
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a06:	d011      	beq.n	8007a2c <HAL_TIM_IC_Start_DMA+0x380>
    {
      __HAL_TIM_ENABLE(htim);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	681a      	ldr	r2, [r3, #0]
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f042 0201 	orr.w	r2, r2, #1
 8007a16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a18:	e008      	b.n	8007a2c <HAL_TIM_IC_Start_DMA+0x380>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f042 0201 	orr.w	r2, r2, #1
 8007a28:	601a      	str	r2, [r3, #0]
 8007a2a:	e000      	b.n	8007a2e <HAL_TIM_IC_Start_DMA+0x382>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a2c:	bf00      	nop
  }

  /* Return function status */
  return status;
 8007a2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3718      	adds	r7, #24
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}
 8007a38:	0800809b 	.word	0x0800809b
 8007a3c:	08008163 	.word	0x08008163
 8007a40:	08008009 	.word	0x08008009
 8007a44:	40010000 	.word	0x40010000
 8007a48:	40000400 	.word	0x40000400
 8007a4c:	40000800 	.word	0x40000800
 8007a50:	40000c00 	.word	0x40000c00
 8007a54:	40010400 	.word	0x40010400
 8007a58:	40001800 	.word	0x40001800
 8007a5c:	40014000 	.word	0x40014000
 8007a60:	4000e000 	.word	0x4000e000
 8007a64:	4000e400 	.word	0x4000e400
 8007a68:	00010007 	.word	0x00010007

08007a6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	68db      	ldr	r3, [r3, #12]
 8007a7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	691b      	ldr	r3, [r3, #16]
 8007a82:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	f003 0302 	and.w	r3, r3, #2
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d020      	beq.n	8007ad0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	f003 0302 	and.w	r3, r3, #2
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d01b      	beq.n	8007ad0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f06f 0202 	mvn.w	r2, #2
 8007aa0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2201      	movs	r2, #1
 8007aa6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	699b      	ldr	r3, [r3, #24]
 8007aae:	f003 0303 	and.w	r3, r3, #3
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d003      	beq.n	8007abe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f7f9 f842 	bl	8000b40 <HAL_TIM_IC_CaptureCallback>
 8007abc:	e005      	b.n	8007aca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f000 fa70 	bl	8007fa4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f000 fa81 	bl	8007fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2200      	movs	r2, #0
 8007ace:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	f003 0304 	and.w	r3, r3, #4
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d020      	beq.n	8007b1c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	f003 0304 	and.w	r3, r3, #4
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d01b      	beq.n	8007b1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f06f 0204 	mvn.w	r2, #4
 8007aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2202      	movs	r2, #2
 8007af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	699b      	ldr	r3, [r3, #24]
 8007afa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d003      	beq.n	8007b0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f7f9 f81c 	bl	8000b40 <HAL_TIM_IC_CaptureCallback>
 8007b08:	e005      	b.n	8007b16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f000 fa4a 	bl	8007fa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f000 fa5b 	bl	8007fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	f003 0308 	and.w	r3, r3, #8
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d020      	beq.n	8007b68 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	f003 0308 	and.w	r3, r3, #8
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d01b      	beq.n	8007b68 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f06f 0208 	mvn.w	r2, #8
 8007b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2204      	movs	r2, #4
 8007b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	69db      	ldr	r3, [r3, #28]
 8007b46:	f003 0303 	and.w	r3, r3, #3
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d003      	beq.n	8007b56 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b4e:	6878      	ldr	r0, [r7, #4]
 8007b50:	f7f8 fff6 	bl	8000b40 <HAL_TIM_IC_CaptureCallback>
 8007b54:	e005      	b.n	8007b62 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	f000 fa24 	bl	8007fa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 fa35 	bl	8007fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2200      	movs	r2, #0
 8007b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	f003 0310 	and.w	r3, r3, #16
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d020      	beq.n	8007bb4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	f003 0310 	and.w	r3, r3, #16
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d01b      	beq.n	8007bb4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f06f 0210 	mvn.w	r2, #16
 8007b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2208      	movs	r2, #8
 8007b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	69db      	ldr	r3, [r3, #28]
 8007b92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d003      	beq.n	8007ba2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f7f8 ffd0 	bl	8000b40 <HAL_TIM_IC_CaptureCallback>
 8007ba0:	e005      	b.n	8007bae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f000 f9fe 	bl	8007fa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f000 fa0f 	bl	8007fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	f003 0301 	and.w	r3, r3, #1
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d00c      	beq.n	8007bd8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	f003 0301 	and.w	r3, r3, #1
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d007      	beq.n	8007bd8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f06f 0201 	mvn.w	r2, #1
 8007bd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f7f9 f8c8 	bl	8000d68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d104      	bne.n	8007bec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d00c      	beq.n	8007c06 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d007      	beq.n	8007c06 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007bfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c00:	6878      	ldr	r0, [r7, #4]
 8007c02:	f000 fe2f 	bl	8008864 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d00c      	beq.n	8007c2a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d007      	beq.n	8007c2a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007c22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f000 fe27 	bl	8008878 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d00c      	beq.n	8007c4e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d007      	beq.n	8007c4e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007c46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	f000 f9c9 	bl	8007fe0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	f003 0320 	and.w	r3, r3, #32
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d00c      	beq.n	8007c72 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f003 0320 	and.w	r3, r3, #32
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d007      	beq.n	8007c72 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f06f 0220 	mvn.w	r2, #32
 8007c6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f000 fdef 	bl	8008850 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c72:	bf00      	nop
 8007c74:	3710      	adds	r7, #16
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}

08007c7a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007c7a:	b580      	push	{r7, lr}
 8007c7c:	b086      	sub	sp, #24
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	60f8      	str	r0, [r7, #12]
 8007c82:	60b9      	str	r1, [r7, #8]
 8007c84:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c86:	2300      	movs	r3, #0
 8007c88:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	d101      	bne.n	8007c98 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007c94:	2302      	movs	r3, #2
 8007c96:	e088      	b.n	8007daa <HAL_TIM_IC_ConfigChannel+0x130>
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d11b      	bne.n	8007cde <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007cb6:	f000 fb35 	bl	8008324 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	699a      	ldr	r2, [r3, #24]
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f022 020c 	bic.w	r2, r2, #12
 8007cc8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	6999      	ldr	r1, [r3, #24]
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	689a      	ldr	r2, [r3, #8]
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	430a      	orrs	r2, r1
 8007cda:	619a      	str	r2, [r3, #24]
 8007cdc:	e060      	b.n	8007da0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2b04      	cmp	r3, #4
 8007ce2:	d11c      	bne.n	8007d1e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007cf4:	f000 fbc5 	bl	8008482 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	699a      	ldr	r2, [r3, #24]
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007d06:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	6999      	ldr	r1, [r3, #24]
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	689b      	ldr	r3, [r3, #8]
 8007d12:	021a      	lsls	r2, r3, #8
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	430a      	orrs	r2, r1
 8007d1a:	619a      	str	r2, [r3, #24]
 8007d1c:	e040      	b.n	8007da0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2b08      	cmp	r3, #8
 8007d22:	d11b      	bne.n	8007d5c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007d34:	f000 fc12 	bl	800855c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	69da      	ldr	r2, [r3, #28]
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f022 020c 	bic.w	r2, r2, #12
 8007d46:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	69d9      	ldr	r1, [r3, #28]
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	689a      	ldr	r2, [r3, #8]
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	430a      	orrs	r2, r1
 8007d58:	61da      	str	r2, [r3, #28]
 8007d5a:	e021      	b.n	8007da0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2b0c      	cmp	r3, #12
 8007d60:	d11c      	bne.n	8007d9c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007d72:	f000 fc2f 	bl	80085d4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	69da      	ldr	r2, [r3, #28]
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007d84:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	69d9      	ldr	r1, [r3, #28]
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	021a      	lsls	r2, r3, #8
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	430a      	orrs	r2, r1
 8007d98:	61da      	str	r2, [r3, #28]
 8007d9a:	e001      	b.n	8007da0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2200      	movs	r2, #0
 8007da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007da8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3718      	adds	r7, #24
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}
	...

08007db4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b084      	sub	sp, #16
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d101      	bne.n	8007dd0 <HAL_TIM_ConfigClockSource+0x1c>
 8007dcc:	2302      	movs	r3, #2
 8007dce:	e0dc      	b.n	8007f8a <HAL_TIM_ConfigClockSource+0x1d6>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2202      	movs	r2, #2
 8007ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	689b      	ldr	r3, [r3, #8]
 8007de6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007de8:	68ba      	ldr	r2, [r7, #8]
 8007dea:	4b6a      	ldr	r3, [pc, #424]	@ (8007f94 <HAL_TIM_ConfigClockSource+0x1e0>)
 8007dec:	4013      	ands	r3, r2
 8007dee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007df6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	68ba      	ldr	r2, [r7, #8]
 8007dfe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4a64      	ldr	r2, [pc, #400]	@ (8007f98 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	f000 80a9 	beq.w	8007f5e <HAL_TIM_ConfigClockSource+0x1aa>
 8007e0c:	4a62      	ldr	r2, [pc, #392]	@ (8007f98 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	f200 80ae 	bhi.w	8007f70 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e14:	4a61      	ldr	r2, [pc, #388]	@ (8007f9c <HAL_TIM_ConfigClockSource+0x1e8>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	f000 80a1 	beq.w	8007f5e <HAL_TIM_ConfigClockSource+0x1aa>
 8007e1c:	4a5f      	ldr	r2, [pc, #380]	@ (8007f9c <HAL_TIM_ConfigClockSource+0x1e8>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	f200 80a6 	bhi.w	8007f70 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e24:	4a5e      	ldr	r2, [pc, #376]	@ (8007fa0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	f000 8099 	beq.w	8007f5e <HAL_TIM_ConfigClockSource+0x1aa>
 8007e2c:	4a5c      	ldr	r2, [pc, #368]	@ (8007fa0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	f200 809e 	bhi.w	8007f70 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e34:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007e38:	f000 8091 	beq.w	8007f5e <HAL_TIM_ConfigClockSource+0x1aa>
 8007e3c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007e40:	f200 8096 	bhi.w	8007f70 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e44:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e48:	f000 8089 	beq.w	8007f5e <HAL_TIM_ConfigClockSource+0x1aa>
 8007e4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e50:	f200 808e 	bhi.w	8007f70 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e58:	d03e      	beq.n	8007ed8 <HAL_TIM_ConfigClockSource+0x124>
 8007e5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e5e:	f200 8087 	bhi.w	8007f70 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e66:	f000 8086 	beq.w	8007f76 <HAL_TIM_ConfigClockSource+0x1c2>
 8007e6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e6e:	d87f      	bhi.n	8007f70 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e70:	2b70      	cmp	r3, #112	@ 0x70
 8007e72:	d01a      	beq.n	8007eaa <HAL_TIM_ConfigClockSource+0xf6>
 8007e74:	2b70      	cmp	r3, #112	@ 0x70
 8007e76:	d87b      	bhi.n	8007f70 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e78:	2b60      	cmp	r3, #96	@ 0x60
 8007e7a:	d050      	beq.n	8007f1e <HAL_TIM_ConfigClockSource+0x16a>
 8007e7c:	2b60      	cmp	r3, #96	@ 0x60
 8007e7e:	d877      	bhi.n	8007f70 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e80:	2b50      	cmp	r3, #80	@ 0x50
 8007e82:	d03c      	beq.n	8007efe <HAL_TIM_ConfigClockSource+0x14a>
 8007e84:	2b50      	cmp	r3, #80	@ 0x50
 8007e86:	d873      	bhi.n	8007f70 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e88:	2b40      	cmp	r3, #64	@ 0x40
 8007e8a:	d058      	beq.n	8007f3e <HAL_TIM_ConfigClockSource+0x18a>
 8007e8c:	2b40      	cmp	r3, #64	@ 0x40
 8007e8e:	d86f      	bhi.n	8007f70 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e90:	2b30      	cmp	r3, #48	@ 0x30
 8007e92:	d064      	beq.n	8007f5e <HAL_TIM_ConfigClockSource+0x1aa>
 8007e94:	2b30      	cmp	r3, #48	@ 0x30
 8007e96:	d86b      	bhi.n	8007f70 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e98:	2b20      	cmp	r3, #32
 8007e9a:	d060      	beq.n	8007f5e <HAL_TIM_ConfigClockSource+0x1aa>
 8007e9c:	2b20      	cmp	r3, #32
 8007e9e:	d867      	bhi.n	8007f70 <HAL_TIM_ConfigClockSource+0x1bc>
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d05c      	beq.n	8007f5e <HAL_TIM_ConfigClockSource+0x1aa>
 8007ea4:	2b10      	cmp	r3, #16
 8007ea6:	d05a      	beq.n	8007f5e <HAL_TIM_ConfigClockSource+0x1aa>
 8007ea8:	e062      	b.n	8007f70 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007eba:	f000 fbe7 	bl	800868c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007ecc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	68ba      	ldr	r2, [r7, #8]
 8007ed4:	609a      	str	r2, [r3, #8]
      break;
 8007ed6:	e04f      	b.n	8007f78 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007ee8:	f000 fbd0 	bl	800868c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	689a      	ldr	r2, [r3, #8]
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007efa:	609a      	str	r2, [r3, #8]
      break;
 8007efc:	e03c      	b.n	8007f78 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	f000 fa8a 	bl	8008424 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	2150      	movs	r1, #80	@ 0x50
 8007f16:	4618      	mov	r0, r3
 8007f18:	f000 fb9a 	bl	8008650 <TIM_ITRx_SetConfig>
      break;
 8007f1c:	e02c      	b.n	8007f78 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	f000 fae6 	bl	80084fc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	2160      	movs	r1, #96	@ 0x60
 8007f36:	4618      	mov	r0, r3
 8007f38:	f000 fb8a 	bl	8008650 <TIM_ITRx_SetConfig>
      break;
 8007f3c:	e01c      	b.n	8007f78 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	f000 fa6a 	bl	8008424 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	2140      	movs	r1, #64	@ 0x40
 8007f56:	4618      	mov	r0, r3
 8007f58:	f000 fb7a 	bl	8008650 <TIM_ITRx_SetConfig>
      break;
 8007f5c:	e00c      	b.n	8007f78 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681a      	ldr	r2, [r3, #0]
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4619      	mov	r1, r3
 8007f68:	4610      	mov	r0, r2
 8007f6a:	f000 fb71 	bl	8008650 <TIM_ITRx_SetConfig>
      break;
 8007f6e:	e003      	b.n	8007f78 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8007f70:	2301      	movs	r3, #1
 8007f72:	73fb      	strb	r3, [r7, #15]
      break;
 8007f74:	e000      	b.n	8007f78 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8007f76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2200      	movs	r2, #0
 8007f84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	3710      	adds	r7, #16
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}
 8007f92:	bf00      	nop
 8007f94:	ffceff88 	.word	0xffceff88
 8007f98:	00100040 	.word	0x00100040
 8007f9c:	00100030 	.word	0x00100030
 8007fa0:	00100020 	.word	0x00100020

08007fa4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b083      	sub	sp, #12
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007fac:	bf00      	nop
 8007fae:	370c      	adds	r7, #12
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb6:	4770      	bx	lr

08007fb8 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b083      	sub	sp, #12
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8007fc0:	bf00      	nop
 8007fc2:	370c      	adds	r7, #12
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr

08007fcc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b083      	sub	sp, #12
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007fd4:	bf00      	nop
 8007fd6:	370c      	adds	r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr

08007fe0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007fe8:	bf00      	nop
 8007fea:	370c      	adds	r7, #12
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr

08007ff4 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b083      	sub	sp, #12
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007ffc:	bf00      	nop
 8007ffe:	370c      	adds	r7, #12
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr

08008008 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b084      	sub	sp, #16
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008014:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	429a      	cmp	r2, r3
 800801e:	d107      	bne.n	8008030 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	2201      	movs	r2, #1
 8008024:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2201      	movs	r2, #1
 800802a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800802e:	e02a      	b.n	8008086 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	429a      	cmp	r2, r3
 8008038:	d107      	bne.n	800804a <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2202      	movs	r2, #2
 800803e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2201      	movs	r2, #1
 8008044:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008048:	e01d      	b.n	8008086 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800804e:	687a      	ldr	r2, [r7, #4]
 8008050:	429a      	cmp	r2, r3
 8008052:	d107      	bne.n	8008064 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	2204      	movs	r2, #4
 8008058:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2201      	movs	r2, #1
 800805e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008062:	e010      	b.n	8008086 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008068:	687a      	ldr	r2, [r7, #4]
 800806a:	429a      	cmp	r2, r3
 800806c:	d107      	bne.n	800807e <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2208      	movs	r2, #8
 8008072:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800807c:	e003      	b.n	8008086 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	2201      	movs	r2, #1
 8008082:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8008086:	68f8      	ldr	r0, [r7, #12]
 8008088:	f7ff ffb4 	bl	8007ff4 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2200      	movs	r2, #0
 8008090:	771a      	strb	r2, [r3, #28]
}
 8008092:	bf00      	nop
 8008094:	3710      	adds	r7, #16
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}

0800809a <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 800809a:	b580      	push	{r7, lr}
 800809c:	b084      	sub	sp, #16
 800809e:	af00      	add	r7, sp, #0
 80080a0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080a6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	429a      	cmp	r2, r3
 80080b0:	d10f      	bne.n	80080d2 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2201      	movs	r2, #1
 80080b6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	69db      	ldr	r3, [r3, #28]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d146      	bne.n	800814e <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2201      	movs	r2, #1
 80080c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2201      	movs	r2, #1
 80080cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080d0:	e03d      	b.n	800814e <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080d6:	687a      	ldr	r2, [r7, #4]
 80080d8:	429a      	cmp	r2, r3
 80080da:	d10f      	bne.n	80080fc <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2202      	movs	r2, #2
 80080e0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	69db      	ldr	r3, [r3, #28]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d131      	bne.n	800814e <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	2201      	movs	r2, #1
 80080ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2201      	movs	r2, #1
 80080f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80080fa:	e028      	b.n	800814e <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008100:	687a      	ldr	r2, [r7, #4]
 8008102:	429a      	cmp	r2, r3
 8008104:	d10f      	bne.n	8008126 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2204      	movs	r2, #4
 800810a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	69db      	ldr	r3, [r3, #28]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d11c      	bne.n	800814e <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2201      	movs	r2, #1
 8008118:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	2201      	movs	r2, #1
 8008120:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008124:	e013      	b.n	800814e <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800812a:	687a      	ldr	r2, [r7, #4]
 800812c:	429a      	cmp	r2, r3
 800812e:	d10e      	bne.n	800814e <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2208      	movs	r2, #8
 8008134:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	69db      	ldr	r3, [r3, #28]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d107      	bne.n	800814e <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2201      	movs	r2, #1
 8008142:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2201      	movs	r2, #1
 800814a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 800814e:	68f8      	ldr	r0, [r7, #12]
 8008150:	f7f8 fcf6 	bl	8000b40 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	2200      	movs	r2, #0
 8008158:	771a      	strb	r2, [r3, #28]
}
 800815a:	bf00      	nop
 800815c:	3710      	adds	r7, #16
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}

08008162 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008162:	b580      	push	{r7, lr}
 8008164:	b084      	sub	sp, #16
 8008166:	af00      	add	r7, sp, #0
 8008168:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800816e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	429a      	cmp	r2, r3
 8008178:	d103      	bne.n	8008182 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2201      	movs	r2, #1
 800817e:	771a      	strb	r2, [r3, #28]
 8008180:	e019      	b.n	80081b6 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008186:	687a      	ldr	r2, [r7, #4]
 8008188:	429a      	cmp	r2, r3
 800818a:	d103      	bne.n	8008194 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2202      	movs	r2, #2
 8008190:	771a      	strb	r2, [r3, #28]
 8008192:	e010      	b.n	80081b6 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008198:	687a      	ldr	r2, [r7, #4]
 800819a:	429a      	cmp	r2, r3
 800819c:	d103      	bne.n	80081a6 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2204      	movs	r2, #4
 80081a2:	771a      	strb	r2, [r3, #28]
 80081a4:	e007      	b.n	80081b6 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d102      	bne.n	80081b6 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2208      	movs	r2, #8
 80081b4:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 80081b6:	68f8      	ldr	r0, [r7, #12]
 80081b8:	f7ff fefe 	bl	8007fb8 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2200      	movs	r2, #0
 80081c0:	771a      	strb	r2, [r3, #28]
}
 80081c2:	bf00      	nop
 80081c4:	3710      	adds	r7, #16
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}
	...

080081cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b085      	sub	sp, #20
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	4a47      	ldr	r2, [pc, #284]	@ (80082fc <TIM_Base_SetConfig+0x130>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d013      	beq.n	800820c <TIM_Base_SetConfig+0x40>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081ea:	d00f      	beq.n	800820c <TIM_Base_SetConfig+0x40>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	4a44      	ldr	r2, [pc, #272]	@ (8008300 <TIM_Base_SetConfig+0x134>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d00b      	beq.n	800820c <TIM_Base_SetConfig+0x40>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	4a43      	ldr	r2, [pc, #268]	@ (8008304 <TIM_Base_SetConfig+0x138>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d007      	beq.n	800820c <TIM_Base_SetConfig+0x40>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	4a42      	ldr	r2, [pc, #264]	@ (8008308 <TIM_Base_SetConfig+0x13c>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d003      	beq.n	800820c <TIM_Base_SetConfig+0x40>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	4a41      	ldr	r2, [pc, #260]	@ (800830c <TIM_Base_SetConfig+0x140>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d108      	bne.n	800821e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008212:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	68fa      	ldr	r2, [r7, #12]
 800821a:	4313      	orrs	r3, r2
 800821c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	4a36      	ldr	r2, [pc, #216]	@ (80082fc <TIM_Base_SetConfig+0x130>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d027      	beq.n	8008276 <TIM_Base_SetConfig+0xaa>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800822c:	d023      	beq.n	8008276 <TIM_Base_SetConfig+0xaa>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	4a33      	ldr	r2, [pc, #204]	@ (8008300 <TIM_Base_SetConfig+0x134>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d01f      	beq.n	8008276 <TIM_Base_SetConfig+0xaa>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	4a32      	ldr	r2, [pc, #200]	@ (8008304 <TIM_Base_SetConfig+0x138>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d01b      	beq.n	8008276 <TIM_Base_SetConfig+0xaa>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4a31      	ldr	r2, [pc, #196]	@ (8008308 <TIM_Base_SetConfig+0x13c>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d017      	beq.n	8008276 <TIM_Base_SetConfig+0xaa>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	4a30      	ldr	r2, [pc, #192]	@ (800830c <TIM_Base_SetConfig+0x140>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d013      	beq.n	8008276 <TIM_Base_SetConfig+0xaa>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4a2f      	ldr	r2, [pc, #188]	@ (8008310 <TIM_Base_SetConfig+0x144>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d00f      	beq.n	8008276 <TIM_Base_SetConfig+0xaa>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a2e      	ldr	r2, [pc, #184]	@ (8008314 <TIM_Base_SetConfig+0x148>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d00b      	beq.n	8008276 <TIM_Base_SetConfig+0xaa>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	4a2d      	ldr	r2, [pc, #180]	@ (8008318 <TIM_Base_SetConfig+0x14c>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d007      	beq.n	8008276 <TIM_Base_SetConfig+0xaa>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	4a2c      	ldr	r2, [pc, #176]	@ (800831c <TIM_Base_SetConfig+0x150>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d003      	beq.n	8008276 <TIM_Base_SetConfig+0xaa>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	4a2b      	ldr	r2, [pc, #172]	@ (8008320 <TIM_Base_SetConfig+0x154>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d108      	bne.n	8008288 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800827c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	68db      	ldr	r3, [r3, #12]
 8008282:	68fa      	ldr	r2, [r7, #12]
 8008284:	4313      	orrs	r3, r2
 8008286:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	695b      	ldr	r3, [r3, #20]
 8008292:	4313      	orrs	r3, r2
 8008294:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	689a      	ldr	r2, [r3, #8]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	4a14      	ldr	r2, [pc, #80]	@ (80082fc <TIM_Base_SetConfig+0x130>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d00f      	beq.n	80082ce <TIM_Base_SetConfig+0x102>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	4a16      	ldr	r2, [pc, #88]	@ (800830c <TIM_Base_SetConfig+0x140>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d00b      	beq.n	80082ce <TIM_Base_SetConfig+0x102>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	4a15      	ldr	r2, [pc, #84]	@ (8008310 <TIM_Base_SetConfig+0x144>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d007      	beq.n	80082ce <TIM_Base_SetConfig+0x102>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	4a14      	ldr	r2, [pc, #80]	@ (8008314 <TIM_Base_SetConfig+0x148>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d003      	beq.n	80082ce <TIM_Base_SetConfig+0x102>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	4a13      	ldr	r2, [pc, #76]	@ (8008318 <TIM_Base_SetConfig+0x14c>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d103      	bne.n	80082d6 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	691a      	ldr	r2, [r3, #16]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f043 0204 	orr.w	r2, r3, #4
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2201      	movs	r2, #1
 80082e6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	68fa      	ldr	r2, [r7, #12]
 80082ec:	601a      	str	r2, [r3, #0]
}
 80082ee:	bf00      	nop
 80082f0:	3714      	adds	r7, #20
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr
 80082fa:	bf00      	nop
 80082fc:	40010000 	.word	0x40010000
 8008300:	40000400 	.word	0x40000400
 8008304:	40000800 	.word	0x40000800
 8008308:	40000c00 	.word	0x40000c00
 800830c:	40010400 	.word	0x40010400
 8008310:	40014000 	.word	0x40014000
 8008314:	40014400 	.word	0x40014400
 8008318:	40014800 	.word	0x40014800
 800831c:	4000e000 	.word	0x4000e000
 8008320:	4000e400 	.word	0x4000e400

08008324 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008324:	b480      	push	{r7}
 8008326:	b087      	sub	sp, #28
 8008328:	af00      	add	r7, sp, #0
 800832a:	60f8      	str	r0, [r7, #12]
 800832c:	60b9      	str	r1, [r7, #8]
 800832e:	607a      	str	r2, [r7, #4]
 8008330:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	6a1b      	ldr	r3, [r3, #32]
 8008336:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	6a1b      	ldr	r3, [r3, #32]
 800833c:	f023 0201 	bic.w	r2, r3, #1
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	699b      	ldr	r3, [r3, #24]
 8008348:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	4a2c      	ldr	r2, [pc, #176]	@ (8008400 <TIM_TI1_SetConfig+0xdc>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d023      	beq.n	800839a <TIM_TI1_SetConfig+0x76>
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008358:	d01f      	beq.n	800839a <TIM_TI1_SetConfig+0x76>
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	4a29      	ldr	r2, [pc, #164]	@ (8008404 <TIM_TI1_SetConfig+0xe0>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d01b      	beq.n	800839a <TIM_TI1_SetConfig+0x76>
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	4a28      	ldr	r2, [pc, #160]	@ (8008408 <TIM_TI1_SetConfig+0xe4>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d017      	beq.n	800839a <TIM_TI1_SetConfig+0x76>
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	4a27      	ldr	r2, [pc, #156]	@ (800840c <TIM_TI1_SetConfig+0xe8>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d013      	beq.n	800839a <TIM_TI1_SetConfig+0x76>
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	4a26      	ldr	r2, [pc, #152]	@ (8008410 <TIM_TI1_SetConfig+0xec>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d00f      	beq.n	800839a <TIM_TI1_SetConfig+0x76>
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	4a25      	ldr	r2, [pc, #148]	@ (8008414 <TIM_TI1_SetConfig+0xf0>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d00b      	beq.n	800839a <TIM_TI1_SetConfig+0x76>
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	4a24      	ldr	r2, [pc, #144]	@ (8008418 <TIM_TI1_SetConfig+0xf4>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d007      	beq.n	800839a <TIM_TI1_SetConfig+0x76>
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	4a23      	ldr	r2, [pc, #140]	@ (800841c <TIM_TI1_SetConfig+0xf8>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d003      	beq.n	800839a <TIM_TI1_SetConfig+0x76>
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	4a22      	ldr	r2, [pc, #136]	@ (8008420 <TIM_TI1_SetConfig+0xfc>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d101      	bne.n	800839e <TIM_TI1_SetConfig+0x7a>
 800839a:	2301      	movs	r3, #1
 800839c:	e000      	b.n	80083a0 <TIM_TI1_SetConfig+0x7c>
 800839e:	2300      	movs	r3, #0
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d008      	beq.n	80083b6 <TIM_TI1_SetConfig+0x92>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	f023 0303 	bic.w	r3, r3, #3
 80083aa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80083ac:	697a      	ldr	r2, [r7, #20]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	4313      	orrs	r3, r2
 80083b2:	617b      	str	r3, [r7, #20]
 80083b4:	e003      	b.n	80083be <TIM_TI1_SetConfig+0x9a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	f043 0301 	orr.w	r3, r3, #1
 80083bc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80083be:	697b      	ldr	r3, [r7, #20]
 80083c0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80083c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	011b      	lsls	r3, r3, #4
 80083ca:	b2db      	uxtb	r3, r3
 80083cc:	697a      	ldr	r2, [r7, #20]
 80083ce:	4313      	orrs	r3, r2
 80083d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	f023 030a 	bic.w	r3, r3, #10
 80083d8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	f003 030a 	and.w	r3, r3, #10
 80083e0:	693a      	ldr	r2, [r7, #16]
 80083e2:	4313      	orrs	r3, r2
 80083e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	697a      	ldr	r2, [r7, #20]
 80083ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	693a      	ldr	r2, [r7, #16]
 80083f0:	621a      	str	r2, [r3, #32]
}
 80083f2:	bf00      	nop
 80083f4:	371c      	adds	r7, #28
 80083f6:	46bd      	mov	sp, r7
 80083f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fc:	4770      	bx	lr
 80083fe:	bf00      	nop
 8008400:	40010000 	.word	0x40010000
 8008404:	40000400 	.word	0x40000400
 8008408:	40000800 	.word	0x40000800
 800840c:	40000c00 	.word	0x40000c00
 8008410:	40010400 	.word	0x40010400
 8008414:	40001800 	.word	0x40001800
 8008418:	40014000 	.word	0x40014000
 800841c:	4000e000 	.word	0x4000e000
 8008420:	4000e400 	.word	0x4000e400

08008424 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008424:	b480      	push	{r7}
 8008426:	b087      	sub	sp, #28
 8008428:	af00      	add	r7, sp, #0
 800842a:	60f8      	str	r0, [r7, #12]
 800842c:	60b9      	str	r1, [r7, #8]
 800842e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6a1b      	ldr	r3, [r3, #32]
 8008434:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	6a1b      	ldr	r3, [r3, #32]
 800843a:	f023 0201 	bic.w	r2, r3, #1
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	699b      	ldr	r3, [r3, #24]
 8008446:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800844e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	011b      	lsls	r3, r3, #4
 8008454:	693a      	ldr	r2, [r7, #16]
 8008456:	4313      	orrs	r3, r2
 8008458:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	f023 030a 	bic.w	r3, r3, #10
 8008460:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008462:	697a      	ldr	r2, [r7, #20]
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	4313      	orrs	r3, r2
 8008468:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	693a      	ldr	r2, [r7, #16]
 800846e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	697a      	ldr	r2, [r7, #20]
 8008474:	621a      	str	r2, [r3, #32]
}
 8008476:	bf00      	nop
 8008478:	371c      	adds	r7, #28
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr

08008482 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008482:	b480      	push	{r7}
 8008484:	b087      	sub	sp, #28
 8008486:	af00      	add	r7, sp, #0
 8008488:	60f8      	str	r0, [r7, #12]
 800848a:	60b9      	str	r1, [r7, #8]
 800848c:	607a      	str	r2, [r7, #4]
 800848e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	6a1b      	ldr	r3, [r3, #32]
 8008494:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	6a1b      	ldr	r3, [r3, #32]
 800849a:	f023 0210 	bic.w	r2, r3, #16
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	699b      	ldr	r3, [r3, #24]
 80084a6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80084ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	021b      	lsls	r3, r3, #8
 80084b4:	693a      	ldr	r2, [r7, #16]
 80084b6:	4313      	orrs	r3, r2
 80084b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80084c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	031b      	lsls	r3, r3, #12
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	693a      	ldr	r2, [r7, #16]
 80084ca:	4313      	orrs	r3, r2
 80084cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80084d4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	011b      	lsls	r3, r3, #4
 80084da:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80084de:	697a      	ldr	r2, [r7, #20]
 80084e0:	4313      	orrs	r3, r2
 80084e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	693a      	ldr	r2, [r7, #16]
 80084e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	697a      	ldr	r2, [r7, #20]
 80084ee:	621a      	str	r2, [r3, #32]
}
 80084f0:	bf00      	nop
 80084f2:	371c      	adds	r7, #28
 80084f4:	46bd      	mov	sp, r7
 80084f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fa:	4770      	bx	lr

080084fc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b087      	sub	sp, #28
 8008500:	af00      	add	r7, sp, #0
 8008502:	60f8      	str	r0, [r7, #12]
 8008504:	60b9      	str	r1, [r7, #8]
 8008506:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	6a1b      	ldr	r3, [r3, #32]
 800850c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	6a1b      	ldr	r3, [r3, #32]
 8008512:	f023 0210 	bic.w	r2, r3, #16
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	699b      	ldr	r3, [r3, #24]
 800851e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008526:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	031b      	lsls	r3, r3, #12
 800852c:	693a      	ldr	r2, [r7, #16]
 800852e:	4313      	orrs	r3, r2
 8008530:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008538:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	011b      	lsls	r3, r3, #4
 800853e:	697a      	ldr	r2, [r7, #20]
 8008540:	4313      	orrs	r3, r2
 8008542:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	693a      	ldr	r2, [r7, #16]
 8008548:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	697a      	ldr	r2, [r7, #20]
 800854e:	621a      	str	r2, [r3, #32]
}
 8008550:	bf00      	nop
 8008552:	371c      	adds	r7, #28
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800855c:	b480      	push	{r7}
 800855e:	b087      	sub	sp, #28
 8008560:	af00      	add	r7, sp, #0
 8008562:	60f8      	str	r0, [r7, #12]
 8008564:	60b9      	str	r1, [r7, #8]
 8008566:	607a      	str	r2, [r7, #4]
 8008568:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	6a1b      	ldr	r3, [r3, #32]
 800856e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	6a1b      	ldr	r3, [r3, #32]
 8008574:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	69db      	ldr	r3, [r3, #28]
 8008580:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	f023 0303 	bic.w	r3, r3, #3
 8008588:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800858a:	693a      	ldr	r2, [r7, #16]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	4313      	orrs	r3, r2
 8008590:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008592:	693b      	ldr	r3, [r7, #16]
 8008594:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008598:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	011b      	lsls	r3, r3, #4
 800859e:	b2db      	uxtb	r3, r3
 80085a0:	693a      	ldr	r2, [r7, #16]
 80085a2:	4313      	orrs	r3, r2
 80085a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80085ac:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80085ae:	68bb      	ldr	r3, [r7, #8]
 80085b0:	021b      	lsls	r3, r3, #8
 80085b2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80085b6:	697a      	ldr	r2, [r7, #20]
 80085b8:	4313      	orrs	r3, r2
 80085ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	693a      	ldr	r2, [r7, #16]
 80085c0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	697a      	ldr	r2, [r7, #20]
 80085c6:	621a      	str	r2, [r3, #32]
}
 80085c8:	bf00      	nop
 80085ca:	371c      	adds	r7, #28
 80085cc:	46bd      	mov	sp, r7
 80085ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d2:	4770      	bx	lr

080085d4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80085d4:	b480      	push	{r7}
 80085d6:	b087      	sub	sp, #28
 80085d8:	af00      	add	r7, sp, #0
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	60b9      	str	r1, [r7, #8]
 80085de:	607a      	str	r2, [r7, #4]
 80085e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	6a1b      	ldr	r3, [r3, #32]
 80085e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	6a1b      	ldr	r3, [r3, #32]
 80085ec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	69db      	ldr	r3, [r3, #28]
 80085f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008600:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	021b      	lsls	r3, r3, #8
 8008606:	693a      	ldr	r2, [r7, #16]
 8008608:	4313      	orrs	r3, r2
 800860a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008612:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	031b      	lsls	r3, r3, #12
 8008618:	b29b      	uxth	r3, r3
 800861a:	693a      	ldr	r2, [r7, #16]
 800861c:	4313      	orrs	r3, r2
 800861e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008620:	697b      	ldr	r3, [r7, #20]
 8008622:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008626:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	031b      	lsls	r3, r3, #12
 800862c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008630:	697a      	ldr	r2, [r7, #20]
 8008632:	4313      	orrs	r3, r2
 8008634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	693a      	ldr	r2, [r7, #16]
 800863a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	697a      	ldr	r2, [r7, #20]
 8008640:	621a      	str	r2, [r3, #32]
}
 8008642:	bf00      	nop
 8008644:	371c      	adds	r7, #28
 8008646:	46bd      	mov	sp, r7
 8008648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864c:	4770      	bx	lr
	...

08008650 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008650:	b480      	push	{r7}
 8008652:	b085      	sub	sp, #20
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	689b      	ldr	r3, [r3, #8]
 800865e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008660:	68fa      	ldr	r2, [r7, #12]
 8008662:	4b09      	ldr	r3, [pc, #36]	@ (8008688 <TIM_ITRx_SetConfig+0x38>)
 8008664:	4013      	ands	r3, r2
 8008666:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008668:	683a      	ldr	r2, [r7, #0]
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	4313      	orrs	r3, r2
 800866e:	f043 0307 	orr.w	r3, r3, #7
 8008672:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	68fa      	ldr	r2, [r7, #12]
 8008678:	609a      	str	r2, [r3, #8]
}
 800867a:	bf00      	nop
 800867c:	3714      	adds	r7, #20
 800867e:	46bd      	mov	sp, r7
 8008680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008684:	4770      	bx	lr
 8008686:	bf00      	nop
 8008688:	ffcfff8f 	.word	0xffcfff8f

0800868c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800868c:	b480      	push	{r7}
 800868e:	b087      	sub	sp, #28
 8008690:	af00      	add	r7, sp, #0
 8008692:	60f8      	str	r0, [r7, #12]
 8008694:	60b9      	str	r1, [r7, #8]
 8008696:	607a      	str	r2, [r7, #4]
 8008698:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80086a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	021a      	lsls	r2, r3, #8
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	431a      	orrs	r2, r3
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	4313      	orrs	r3, r2
 80086b4:	697a      	ldr	r2, [r7, #20]
 80086b6:	4313      	orrs	r3, r2
 80086b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	697a      	ldr	r2, [r7, #20]
 80086be:	609a      	str	r2, [r3, #8]
}
 80086c0:	bf00      	nop
 80086c2:	371c      	adds	r7, #28
 80086c4:	46bd      	mov	sp, r7
 80086c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ca:	4770      	bx	lr

080086cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80086cc:	b480      	push	{r7}
 80086ce:	b087      	sub	sp, #28
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	60f8      	str	r0, [r7, #12]
 80086d4:	60b9      	str	r1, [r7, #8]
 80086d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	f003 031f 	and.w	r3, r3, #31
 80086de:	2201      	movs	r2, #1
 80086e0:	fa02 f303 	lsl.w	r3, r2, r3
 80086e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	6a1a      	ldr	r2, [r3, #32]
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	43db      	mvns	r3, r3
 80086ee:	401a      	ands	r2, r3
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	6a1a      	ldr	r2, [r3, #32]
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	f003 031f 	and.w	r3, r3, #31
 80086fe:	6879      	ldr	r1, [r7, #4]
 8008700:	fa01 f303 	lsl.w	r3, r1, r3
 8008704:	431a      	orrs	r2, r3
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	621a      	str	r2, [r3, #32]
}
 800870a:	bf00      	nop
 800870c:	371c      	adds	r7, #28
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr
	...

08008718 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008718:	b480      	push	{r7}
 800871a:	b085      	sub	sp, #20
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008728:	2b01      	cmp	r3, #1
 800872a:	d101      	bne.n	8008730 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800872c:	2302      	movs	r3, #2
 800872e:	e077      	b.n	8008820 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2201      	movs	r2, #1
 8008734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2202      	movs	r2, #2
 800873c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	685b      	ldr	r3, [r3, #4]
 8008746:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	689b      	ldr	r3, [r3, #8]
 800874e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	4a35      	ldr	r2, [pc, #212]	@ (800882c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d004      	beq.n	8008764 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4a34      	ldr	r2, [pc, #208]	@ (8008830 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008760:	4293      	cmp	r3, r2
 8008762:	d108      	bne.n	8008776 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800876a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	68fa      	ldr	r2, [r7, #12]
 8008772:	4313      	orrs	r3, r2
 8008774:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800877c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	68fa      	ldr	r2, [r7, #12]
 8008784:	4313      	orrs	r3, r2
 8008786:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	68fa      	ldr	r2, [r7, #12]
 800878e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a25      	ldr	r2, [pc, #148]	@ (800882c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d02c      	beq.n	80087f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087a2:	d027      	beq.n	80087f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a22      	ldr	r2, [pc, #136]	@ (8008834 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d022      	beq.n	80087f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4a21      	ldr	r2, [pc, #132]	@ (8008838 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d01d      	beq.n	80087f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4a1f      	ldr	r2, [pc, #124]	@ (800883c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d018      	beq.n	80087f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4a1a      	ldr	r2, [pc, #104]	@ (8008830 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80087c8:	4293      	cmp	r3, r2
 80087ca:	d013      	beq.n	80087f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a1b      	ldr	r2, [pc, #108]	@ (8008840 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d00e      	beq.n	80087f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4a1a      	ldr	r2, [pc, #104]	@ (8008844 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d009      	beq.n	80087f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4a18      	ldr	r2, [pc, #96]	@ (8008848 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	d004      	beq.n	80087f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	4a17      	ldr	r2, [pc, #92]	@ (800884c <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d10c      	bne.n	800880e <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087fa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	689b      	ldr	r3, [r3, #8]
 8008800:	68ba      	ldr	r2, [r7, #8]
 8008802:	4313      	orrs	r3, r2
 8008804:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	68ba      	ldr	r2, [r7, #8]
 800880c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2201      	movs	r2, #1
 8008812:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2200      	movs	r2, #0
 800881a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800881e:	2300      	movs	r3, #0
}
 8008820:	4618      	mov	r0, r3
 8008822:	3714      	adds	r7, #20
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	4770      	bx	lr
 800882c:	40010000 	.word	0x40010000
 8008830:	40010400 	.word	0x40010400
 8008834:	40000400 	.word	0x40000400
 8008838:	40000800 	.word	0x40000800
 800883c:	40000c00 	.word	0x40000c00
 8008840:	40001800 	.word	0x40001800
 8008844:	40014000 	.word	0x40014000
 8008848:	4000e000 	.word	0x4000e000
 800884c:	4000e400 	.word	0x4000e400

08008850 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008850:	b480      	push	{r7}
 8008852:	b083      	sub	sp, #12
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008858:	bf00      	nop
 800885a:	370c      	adds	r7, #12
 800885c:	46bd      	mov	sp, r7
 800885e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008862:	4770      	bx	lr

08008864 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008864:	b480      	push	{r7}
 8008866:	b083      	sub	sp, #12
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800886c:	bf00      	nop
 800886e:	370c      	adds	r7, #12
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr

08008878 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008878:	b480      	push	{r7}
 800887a:	b083      	sub	sp, #12
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008880:	bf00      	nop
 8008882:	370c      	adds	r7, #12
 8008884:	46bd      	mov	sp, r7
 8008886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888a:	4770      	bx	lr

0800888c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b082      	sub	sp, #8
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d101      	bne.n	800889e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800889a:	2301      	movs	r3, #1
 800889c:	e042      	b.n	8008924 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d106      	bne.n	80088b6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f7f8 fc0b 	bl	80010cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2224      	movs	r2, #36	@ 0x24
 80088ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	681a      	ldr	r2, [r3, #0]
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f022 0201 	bic.w	r2, r2, #1
 80088cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d002      	beq.n	80088dc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f001 fb18 	bl	8009f0c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 fca9 	bl	8009234 <UART_SetConfig>
 80088e2:	4603      	mov	r3, r0
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d101      	bne.n	80088ec <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80088e8:	2301      	movs	r3, #1
 80088ea:	e01b      	b.n	8008924 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	685a      	ldr	r2, [r3, #4]
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80088fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	689a      	ldr	r2, [r3, #8]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800890a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f042 0201 	orr.w	r2, r2, #1
 800891a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f001 fb97 	bl	800a050 <UART_CheckIdleState>
 8008922:	4603      	mov	r3, r0
}
 8008924:	4618      	mov	r0, r3
 8008926:	3708      	adds	r7, #8
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}

0800892c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b08a      	sub	sp, #40	@ 0x28
 8008930:	af02      	add	r7, sp, #8
 8008932:	60f8      	str	r0, [r7, #12]
 8008934:	60b9      	str	r1, [r7, #8]
 8008936:	603b      	str	r3, [r7, #0]
 8008938:	4613      	mov	r3, r2
 800893a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008942:	2b20      	cmp	r3, #32
 8008944:	d17b      	bne.n	8008a3e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d002      	beq.n	8008952 <HAL_UART_Transmit+0x26>
 800894c:	88fb      	ldrh	r3, [r7, #6]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d101      	bne.n	8008956 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008952:	2301      	movs	r3, #1
 8008954:	e074      	b.n	8008a40 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	2200      	movs	r2, #0
 800895a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2221      	movs	r2, #33	@ 0x21
 8008962:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008966:	f7f8 fe93 	bl	8001690 <HAL_GetTick>
 800896a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	88fa      	ldrh	r2, [r7, #6]
 8008970:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	88fa      	ldrh	r2, [r7, #6]
 8008978:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	689b      	ldr	r3, [r3, #8]
 8008980:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008984:	d108      	bne.n	8008998 <HAL_UART_Transmit+0x6c>
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	691b      	ldr	r3, [r3, #16]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d104      	bne.n	8008998 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800898e:	2300      	movs	r3, #0
 8008990:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	61bb      	str	r3, [r7, #24]
 8008996:	e003      	b.n	80089a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800899c:	2300      	movs	r3, #0
 800899e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80089a0:	e030      	b.n	8008a04 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	9300      	str	r3, [sp, #0]
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	2200      	movs	r2, #0
 80089aa:	2180      	movs	r1, #128	@ 0x80
 80089ac:	68f8      	ldr	r0, [r7, #12]
 80089ae:	f001 fbf9 	bl	800a1a4 <UART_WaitOnFlagUntilTimeout>
 80089b2:	4603      	mov	r3, r0
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d005      	beq.n	80089c4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2220      	movs	r2, #32
 80089bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80089c0:	2303      	movs	r3, #3
 80089c2:	e03d      	b.n	8008a40 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80089c4:	69fb      	ldr	r3, [r7, #28]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d10b      	bne.n	80089e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80089ca:	69bb      	ldr	r3, [r7, #24]
 80089cc:	881b      	ldrh	r3, [r3, #0]
 80089ce:	461a      	mov	r2, r3
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80089d8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80089da:	69bb      	ldr	r3, [r7, #24]
 80089dc:	3302      	adds	r3, #2
 80089de:	61bb      	str	r3, [r7, #24]
 80089e0:	e007      	b.n	80089f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80089e2:	69fb      	ldr	r3, [r7, #28]
 80089e4:	781a      	ldrb	r2, [r3, #0]
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80089ec:	69fb      	ldr	r3, [r7, #28]
 80089ee:	3301      	adds	r3, #1
 80089f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	3b01      	subs	r3, #1
 80089fc:	b29a      	uxth	r2, r3
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008a0a:	b29b      	uxth	r3, r3
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d1c8      	bne.n	80089a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	9300      	str	r3, [sp, #0]
 8008a14:	697b      	ldr	r3, [r7, #20]
 8008a16:	2200      	movs	r2, #0
 8008a18:	2140      	movs	r1, #64	@ 0x40
 8008a1a:	68f8      	ldr	r0, [r7, #12]
 8008a1c:	f001 fbc2 	bl	800a1a4 <UART_WaitOnFlagUntilTimeout>
 8008a20:	4603      	mov	r3, r0
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d005      	beq.n	8008a32 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2220      	movs	r2, #32
 8008a2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008a2e:	2303      	movs	r3, #3
 8008a30:	e006      	b.n	8008a40 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	2220      	movs	r2, #32
 8008a36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	e000      	b.n	8008a40 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008a3e:	2302      	movs	r3, #2
  }
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	3720      	adds	r7, #32
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}

08008a48 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b0ba      	sub	sp, #232	@ 0xe8
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	69db      	ldr	r3, [r3, #28]
 8008a56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	689b      	ldr	r3, [r3, #8]
 8008a6a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008a6e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008a72:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008a76:	4013      	ands	r3, r2
 8008a78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008a7c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d11b      	bne.n	8008abc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008a84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a88:	f003 0320 	and.w	r3, r3, #32
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d015      	beq.n	8008abc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008a90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a94:	f003 0320 	and.w	r3, r3, #32
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d105      	bne.n	8008aa8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008a9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008aa0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d009      	beq.n	8008abc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	f000 8393 	beq.w	80091d8 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	4798      	blx	r3
      }
      return;
 8008aba:	e38d      	b.n	80091d8 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008abc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	f000 8123 	beq.w	8008d0c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008ac6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008aca:	4b8d      	ldr	r3, [pc, #564]	@ (8008d00 <HAL_UART_IRQHandler+0x2b8>)
 8008acc:	4013      	ands	r3, r2
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d106      	bne.n	8008ae0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008ad2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008ad6:	4b8b      	ldr	r3, [pc, #556]	@ (8008d04 <HAL_UART_IRQHandler+0x2bc>)
 8008ad8:	4013      	ands	r3, r2
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	f000 8116 	beq.w	8008d0c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008ae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ae4:	f003 0301 	and.w	r3, r3, #1
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d011      	beq.n	8008b10 <HAL_UART_IRQHandler+0xc8>
 8008aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008af0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d00b      	beq.n	8008b10 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	2201      	movs	r2, #1
 8008afe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b06:	f043 0201 	orr.w	r2, r3, #1
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b14:	f003 0302 	and.w	r3, r3, #2
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d011      	beq.n	8008b40 <HAL_UART_IRQHandler+0xf8>
 8008b1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b20:	f003 0301 	and.w	r3, r3, #1
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d00b      	beq.n	8008b40 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	2202      	movs	r2, #2
 8008b2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b36:	f043 0204 	orr.w	r2, r3, #4
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b44:	f003 0304 	and.w	r3, r3, #4
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d011      	beq.n	8008b70 <HAL_UART_IRQHandler+0x128>
 8008b4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b50:	f003 0301 	and.w	r3, r3, #1
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d00b      	beq.n	8008b70 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	2204      	movs	r2, #4
 8008b5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b66:	f043 0202 	orr.w	r2, r3, #2
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008b70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b74:	f003 0308 	and.w	r3, r3, #8
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d017      	beq.n	8008bac <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b80:	f003 0320 	and.w	r3, r3, #32
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d105      	bne.n	8008b94 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008b88:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008b8c:	4b5c      	ldr	r3, [pc, #368]	@ (8008d00 <HAL_UART_IRQHandler+0x2b8>)
 8008b8e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d00b      	beq.n	8008bac <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	2208      	movs	r2, #8
 8008b9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ba2:	f043 0208 	orr.w	r2, r3, #8
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008bac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d012      	beq.n	8008bde <HAL_UART_IRQHandler+0x196>
 8008bb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bbc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d00c      	beq.n	8008bde <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008bcc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bd4:	f043 0220 	orr.w	r2, r3, #32
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	f000 82f9 	beq.w	80091dc <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bee:	f003 0320 	and.w	r3, r3, #32
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d013      	beq.n	8008c1e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008bf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bfa:	f003 0320 	and.w	r3, r3, #32
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d105      	bne.n	8008c0e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008c02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d007      	beq.n	8008c1e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d003      	beq.n	8008c1e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c24:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	689b      	ldr	r3, [r3, #8]
 8008c2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c32:	2b40      	cmp	r3, #64	@ 0x40
 8008c34:	d005      	beq.n	8008c42 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008c36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008c3a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d054      	beq.n	8008cec <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f001 fb1c 	bl	800a280 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	689b      	ldr	r3, [r3, #8]
 8008c4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c52:	2b40      	cmp	r3, #64	@ 0x40
 8008c54:	d146      	bne.n	8008ce4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	3308      	adds	r3, #8
 8008c5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c64:	e853 3f00 	ldrex	r3, [r3]
 8008c68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008c6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008c70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	3308      	adds	r3, #8
 8008c7e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008c82:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008c86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c8a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008c8e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008c92:	e841 2300 	strex	r3, r2, [r1]
 8008c96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008c9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d1d9      	bne.n	8008c56 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d017      	beq.n	8008cdc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cb2:	4a15      	ldr	r2, [pc, #84]	@ (8008d08 <HAL_UART_IRQHandler+0x2c0>)
 8008cb4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	f7f9 ff5b 	bl	8002b78 <HAL_DMA_Abort_IT>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d019      	beq.n	8008cfc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cd0:	687a      	ldr	r2, [r7, #4]
 8008cd2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008cd6:	4610      	mov	r0, r2
 8008cd8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cda:	e00f      	b.n	8008cfc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f000 fa93 	bl	8009208 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ce2:	e00b      	b.n	8008cfc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f000 fa8f 	bl	8009208 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cea:	e007      	b.n	8008cfc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f000 fa8b 	bl	8009208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008cfa:	e26f      	b.n	80091dc <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cfc:	bf00      	nop
    return;
 8008cfe:	e26d      	b.n	80091dc <HAL_UART_IRQHandler+0x794>
 8008d00:	10000001 	.word	0x10000001
 8008d04:	04000120 	.word	0x04000120
 8008d08:	0800a34d 	.word	0x0800a34d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	f040 8203 	bne.w	800911c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008d16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d1a:	f003 0310 	and.w	r3, r3, #16
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	f000 81fc 	beq.w	800911c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008d24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d28:	f003 0310 	and.w	r3, r3, #16
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	f000 81f5 	beq.w	800911c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	2210      	movs	r2, #16
 8008d38:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	689b      	ldr	r3, [r3, #8]
 8008d40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d44:	2b40      	cmp	r3, #64	@ 0x40
 8008d46:	f040 816d 	bne.w	8009024 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	4aa4      	ldr	r2, [pc, #656]	@ (8008fe4 <HAL_UART_IRQHandler+0x59c>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d068      	beq.n	8008e2a <HAL_UART_IRQHandler+0x3e2>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	4aa1      	ldr	r2, [pc, #644]	@ (8008fe8 <HAL_UART_IRQHandler+0x5a0>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d061      	beq.n	8008e2a <HAL_UART_IRQHandler+0x3e2>
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	4a9f      	ldr	r2, [pc, #636]	@ (8008fec <HAL_UART_IRQHandler+0x5a4>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d05a      	beq.n	8008e2a <HAL_UART_IRQHandler+0x3e2>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a9c      	ldr	r2, [pc, #624]	@ (8008ff0 <HAL_UART_IRQHandler+0x5a8>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d053      	beq.n	8008e2a <HAL_UART_IRQHandler+0x3e2>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a9a      	ldr	r2, [pc, #616]	@ (8008ff4 <HAL_UART_IRQHandler+0x5ac>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d04c      	beq.n	8008e2a <HAL_UART_IRQHandler+0x3e2>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a97      	ldr	r2, [pc, #604]	@ (8008ff8 <HAL_UART_IRQHandler+0x5b0>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d045      	beq.n	8008e2a <HAL_UART_IRQHandler+0x3e2>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4a95      	ldr	r2, [pc, #596]	@ (8008ffc <HAL_UART_IRQHandler+0x5b4>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d03e      	beq.n	8008e2a <HAL_UART_IRQHandler+0x3e2>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	4a92      	ldr	r2, [pc, #584]	@ (8009000 <HAL_UART_IRQHandler+0x5b8>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d037      	beq.n	8008e2a <HAL_UART_IRQHandler+0x3e2>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	4a90      	ldr	r2, [pc, #576]	@ (8009004 <HAL_UART_IRQHandler+0x5bc>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d030      	beq.n	8008e2a <HAL_UART_IRQHandler+0x3e2>
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a8d      	ldr	r2, [pc, #564]	@ (8009008 <HAL_UART_IRQHandler+0x5c0>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d029      	beq.n	8008e2a <HAL_UART_IRQHandler+0x3e2>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a8b      	ldr	r2, [pc, #556]	@ (800900c <HAL_UART_IRQHandler+0x5c4>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d022      	beq.n	8008e2a <HAL_UART_IRQHandler+0x3e2>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	4a88      	ldr	r2, [pc, #544]	@ (8009010 <HAL_UART_IRQHandler+0x5c8>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d01b      	beq.n	8008e2a <HAL_UART_IRQHandler+0x3e2>
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	4a86      	ldr	r2, [pc, #536]	@ (8009014 <HAL_UART_IRQHandler+0x5cc>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d014      	beq.n	8008e2a <HAL_UART_IRQHandler+0x3e2>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4a83      	ldr	r2, [pc, #524]	@ (8009018 <HAL_UART_IRQHandler+0x5d0>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d00d      	beq.n	8008e2a <HAL_UART_IRQHandler+0x3e2>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	4a81      	ldr	r2, [pc, #516]	@ (800901c <HAL_UART_IRQHandler+0x5d4>)
 8008e18:	4293      	cmp	r3, r2
 8008e1a:	d006      	beq.n	8008e2a <HAL_UART_IRQHandler+0x3e2>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4a7e      	ldr	r2, [pc, #504]	@ (8009020 <HAL_UART_IRQHandler+0x5d8>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d106      	bne.n	8008e38 <HAL_UART_IRQHandler+0x3f0>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	685b      	ldr	r3, [r3, #4]
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	e005      	b.n	8008e44 <HAL_UART_IRQHandler+0x3fc>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	685b      	ldr	r3, [r3, #4]
 8008e42:	b29b      	uxth	r3, r3
 8008e44:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008e48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	f000 80ad 	beq.w	8008fac <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e58:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	f080 80a5 	bcs.w	8008fac <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e68:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e72:	69db      	ldr	r3, [r3, #28]
 8008e74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e78:	f000 8087 	beq.w	8008f8a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e84:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008e88:	e853 3f00 	ldrex	r3, [r3]
 8008e8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008e90:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008e94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008ea6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008eaa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008eb2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008eb6:	e841 2300 	strex	r3, r2, [r1]
 8008eba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008ebe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d1da      	bne.n	8008e7c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	3308      	adds	r3, #8
 8008ecc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ece:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ed0:	e853 3f00 	ldrex	r3, [r3]
 8008ed4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008ed6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008ed8:	f023 0301 	bic.w	r3, r3, #1
 8008edc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	3308      	adds	r3, #8
 8008ee6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008eea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008eee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ef0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008ef2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008ef6:	e841 2300 	strex	r3, r2, [r1]
 8008efa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008efc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d1e1      	bne.n	8008ec6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	3308      	adds	r3, #8
 8008f08:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f0c:	e853 3f00 	ldrex	r3, [r3]
 8008f10:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008f12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	3308      	adds	r3, #8
 8008f22:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008f26:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008f28:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f2a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008f2c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008f2e:	e841 2300 	strex	r3, r2, [r1]
 8008f32:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008f34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d1e3      	bne.n	8008f02 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2220      	movs	r2, #32
 8008f3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f50:	e853 3f00 	ldrex	r3, [r3]
 8008f54:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008f56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f58:	f023 0310 	bic.w	r3, r3, #16
 8008f5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	461a      	mov	r2, r3
 8008f66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f6a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008f6c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f6e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008f70:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008f72:	e841 2300 	strex	r3, r2, [r1]
 8008f76:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008f78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d1e4      	bne.n	8008f48 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f84:	4618      	mov	r0, r3
 8008f86:	f7f9 fad9 	bl	800253c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2202      	movs	r2, #2
 8008f8e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008f9c:	b29b      	uxth	r3, r3
 8008f9e:	1ad3      	subs	r3, r2, r3
 8008fa0:	b29b      	uxth	r3, r3
 8008fa2:	4619      	mov	r1, r3
 8008fa4:	6878      	ldr	r0, [r7, #4]
 8008fa6:	f000 f939 	bl	800921c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008faa:	e119      	b.n	80091e0 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008fb2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	f040 8112 	bne.w	80091e0 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fc2:	69db      	ldr	r3, [r3, #28]
 8008fc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fc8:	f040 810a 	bne.w	80091e0 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2202      	movs	r2, #2
 8008fd0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008fd8:	4619      	mov	r1, r3
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f000 f91e 	bl	800921c <HAL_UARTEx_RxEventCallback>
      return;
 8008fe0:	e0fe      	b.n	80091e0 <HAL_UART_IRQHandler+0x798>
 8008fe2:	bf00      	nop
 8008fe4:	40020010 	.word	0x40020010
 8008fe8:	40020028 	.word	0x40020028
 8008fec:	40020040 	.word	0x40020040
 8008ff0:	40020058 	.word	0x40020058
 8008ff4:	40020070 	.word	0x40020070
 8008ff8:	40020088 	.word	0x40020088
 8008ffc:	400200a0 	.word	0x400200a0
 8009000:	400200b8 	.word	0x400200b8
 8009004:	40020410 	.word	0x40020410
 8009008:	40020428 	.word	0x40020428
 800900c:	40020440 	.word	0x40020440
 8009010:	40020458 	.word	0x40020458
 8009014:	40020470 	.word	0x40020470
 8009018:	40020488 	.word	0x40020488
 800901c:	400204a0 	.word	0x400204a0
 8009020:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009030:	b29b      	uxth	r3, r3
 8009032:	1ad3      	subs	r3, r2, r3
 8009034:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800903e:	b29b      	uxth	r3, r3
 8009040:	2b00      	cmp	r3, #0
 8009042:	f000 80cf 	beq.w	80091e4 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8009046:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800904a:	2b00      	cmp	r3, #0
 800904c:	f000 80ca 	beq.w	80091e4 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009058:	e853 3f00 	ldrex	r3, [r3]
 800905c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800905e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009060:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009064:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	461a      	mov	r2, r3
 800906e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009072:	647b      	str	r3, [r7, #68]	@ 0x44
 8009074:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009076:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009078:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800907a:	e841 2300 	strex	r3, r2, [r1]
 800907e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009080:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009082:	2b00      	cmp	r3, #0
 8009084:	d1e4      	bne.n	8009050 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	3308      	adds	r3, #8
 800908c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800908e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009090:	e853 3f00 	ldrex	r3, [r3]
 8009094:	623b      	str	r3, [r7, #32]
   return(result);
 8009096:	6a3a      	ldr	r2, [r7, #32]
 8009098:	4b55      	ldr	r3, [pc, #340]	@ (80091f0 <HAL_UART_IRQHandler+0x7a8>)
 800909a:	4013      	ands	r3, r2
 800909c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	3308      	adds	r3, #8
 80090a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80090aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80090ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090b2:	e841 2300 	strex	r3, r2, [r1]
 80090b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80090b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d1e3      	bne.n	8009086 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2220      	movs	r2, #32
 80090c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2200      	movs	r2, #0
 80090ca:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2200      	movs	r2, #0
 80090d0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	e853 3f00 	ldrex	r3, [r3]
 80090de:	60fb      	str	r3, [r7, #12]
   return(result);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	f023 0310 	bic.w	r3, r3, #16
 80090e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	461a      	mov	r2, r3
 80090f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80090f4:	61fb      	str	r3, [r7, #28]
 80090f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090f8:	69b9      	ldr	r1, [r7, #24]
 80090fa:	69fa      	ldr	r2, [r7, #28]
 80090fc:	e841 2300 	strex	r3, r2, [r1]
 8009100:	617b      	str	r3, [r7, #20]
   return(result);
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d1e4      	bne.n	80090d2 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	2202      	movs	r2, #2
 800910c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800910e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009112:	4619      	mov	r1, r3
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 f881 	bl	800921c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800911a:	e063      	b.n	80091e4 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800911c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009120:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009124:	2b00      	cmp	r3, #0
 8009126:	d00e      	beq.n	8009146 <HAL_UART_IRQHandler+0x6fe>
 8009128:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800912c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009130:	2b00      	cmp	r3, #0
 8009132:	d008      	beq.n	8009146 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800913c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f001 f941 	bl	800a3c6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009144:	e051      	b.n	80091ea <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800914a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800914e:	2b00      	cmp	r3, #0
 8009150:	d014      	beq.n	800917c <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009152:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009156:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800915a:	2b00      	cmp	r3, #0
 800915c:	d105      	bne.n	800916a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800915e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009162:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009166:	2b00      	cmp	r3, #0
 8009168:	d008      	beq.n	800917c <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800916e:	2b00      	cmp	r3, #0
 8009170:	d03a      	beq.n	80091e8 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009176:	6878      	ldr	r0, [r7, #4]
 8009178:	4798      	blx	r3
    }
    return;
 800917a:	e035      	b.n	80091e8 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800917c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009184:	2b00      	cmp	r3, #0
 8009186:	d009      	beq.n	800919c <HAL_UART_IRQHandler+0x754>
 8009188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800918c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009190:	2b00      	cmp	r3, #0
 8009192:	d003      	beq.n	800919c <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8009194:	6878      	ldr	r0, [r7, #4]
 8009196:	f001 f8eb 	bl	800a370 <UART_EndTransmit_IT>
    return;
 800919a:	e026      	b.n	80091ea <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800919c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d009      	beq.n	80091bc <HAL_UART_IRQHandler+0x774>
 80091a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091ac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d003      	beq.n	80091bc <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80091b4:	6878      	ldr	r0, [r7, #4]
 80091b6:	f001 f91a 	bl	800a3ee <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80091ba:	e016      	b.n	80091ea <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80091bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d010      	beq.n	80091ea <HAL_UART_IRQHandler+0x7a2>
 80091c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	da0c      	bge.n	80091ea <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f001 f902 	bl	800a3da <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80091d6:	e008      	b.n	80091ea <HAL_UART_IRQHandler+0x7a2>
      return;
 80091d8:	bf00      	nop
 80091da:	e006      	b.n	80091ea <HAL_UART_IRQHandler+0x7a2>
    return;
 80091dc:	bf00      	nop
 80091de:	e004      	b.n	80091ea <HAL_UART_IRQHandler+0x7a2>
      return;
 80091e0:	bf00      	nop
 80091e2:	e002      	b.n	80091ea <HAL_UART_IRQHandler+0x7a2>
      return;
 80091e4:	bf00      	nop
 80091e6:	e000      	b.n	80091ea <HAL_UART_IRQHandler+0x7a2>
    return;
 80091e8:	bf00      	nop
  }
}
 80091ea:	37e8      	adds	r7, #232	@ 0xe8
 80091ec:	46bd      	mov	sp, r7
 80091ee:	bd80      	pop	{r7, pc}
 80091f0:	effffffe 	.word	0xeffffffe

080091f4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80091f4:	b480      	push	{r7}
 80091f6:	b083      	sub	sp, #12
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80091fc:	bf00      	nop
 80091fe:	370c      	adds	r7, #12
 8009200:	46bd      	mov	sp, r7
 8009202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009206:	4770      	bx	lr

08009208 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009208:	b480      	push	{r7}
 800920a:	b083      	sub	sp, #12
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009210:	bf00      	nop
 8009212:	370c      	adds	r7, #12
 8009214:	46bd      	mov	sp, r7
 8009216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921a:	4770      	bx	lr

0800921c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800921c:	b480      	push	{r7}
 800921e:	b083      	sub	sp, #12
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
 8009224:	460b      	mov	r3, r1
 8009226:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009228:	bf00      	nop
 800922a:	370c      	adds	r7, #12
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr

08009234 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009234:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009238:	b092      	sub	sp, #72	@ 0x48
 800923a:	af00      	add	r7, sp, #0
 800923c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800923e:	2300      	movs	r3, #0
 8009240:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	689a      	ldr	r2, [r3, #8]
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	691b      	ldr	r3, [r3, #16]
 800924c:	431a      	orrs	r2, r3
 800924e:	697b      	ldr	r3, [r7, #20]
 8009250:	695b      	ldr	r3, [r3, #20]
 8009252:	431a      	orrs	r2, r3
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	69db      	ldr	r3, [r3, #28]
 8009258:	4313      	orrs	r3, r2
 800925a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	681a      	ldr	r2, [r3, #0]
 8009262:	4bbe      	ldr	r3, [pc, #760]	@ (800955c <UART_SetConfig+0x328>)
 8009264:	4013      	ands	r3, r2
 8009266:	697a      	ldr	r2, [r7, #20]
 8009268:	6812      	ldr	r2, [r2, #0]
 800926a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800926c:	430b      	orrs	r3, r1
 800926e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	685b      	ldr	r3, [r3, #4]
 8009276:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800927a:	697b      	ldr	r3, [r7, #20]
 800927c:	68da      	ldr	r2, [r3, #12]
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	430a      	orrs	r2, r1
 8009284:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009286:	697b      	ldr	r3, [r7, #20]
 8009288:	699b      	ldr	r3, [r3, #24]
 800928a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	4ab3      	ldr	r2, [pc, #716]	@ (8009560 <UART_SetConfig+0x32c>)
 8009292:	4293      	cmp	r3, r2
 8009294:	d004      	beq.n	80092a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	6a1b      	ldr	r3, [r3, #32]
 800929a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800929c:	4313      	orrs	r3, r2
 800929e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	689a      	ldr	r2, [r3, #8]
 80092a6:	4baf      	ldr	r3, [pc, #700]	@ (8009564 <UART_SetConfig+0x330>)
 80092a8:	4013      	ands	r3, r2
 80092aa:	697a      	ldr	r2, [r7, #20]
 80092ac:	6812      	ldr	r2, [r2, #0]
 80092ae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80092b0:	430b      	orrs	r3, r1
 80092b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092ba:	f023 010f 	bic.w	r1, r3, #15
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	430a      	orrs	r2, r1
 80092c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80092ca:	697b      	ldr	r3, [r7, #20]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	4aa6      	ldr	r2, [pc, #664]	@ (8009568 <UART_SetConfig+0x334>)
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d177      	bne.n	80093c4 <UART_SetConfig+0x190>
 80092d4:	4ba5      	ldr	r3, [pc, #660]	@ (800956c <UART_SetConfig+0x338>)
 80092d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80092dc:	2b28      	cmp	r3, #40	@ 0x28
 80092de:	d86d      	bhi.n	80093bc <UART_SetConfig+0x188>
 80092e0:	a201      	add	r2, pc, #4	@ (adr r2, 80092e8 <UART_SetConfig+0xb4>)
 80092e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092e6:	bf00      	nop
 80092e8:	0800938d 	.word	0x0800938d
 80092ec:	080093bd 	.word	0x080093bd
 80092f0:	080093bd 	.word	0x080093bd
 80092f4:	080093bd 	.word	0x080093bd
 80092f8:	080093bd 	.word	0x080093bd
 80092fc:	080093bd 	.word	0x080093bd
 8009300:	080093bd 	.word	0x080093bd
 8009304:	080093bd 	.word	0x080093bd
 8009308:	08009395 	.word	0x08009395
 800930c:	080093bd 	.word	0x080093bd
 8009310:	080093bd 	.word	0x080093bd
 8009314:	080093bd 	.word	0x080093bd
 8009318:	080093bd 	.word	0x080093bd
 800931c:	080093bd 	.word	0x080093bd
 8009320:	080093bd 	.word	0x080093bd
 8009324:	080093bd 	.word	0x080093bd
 8009328:	0800939d 	.word	0x0800939d
 800932c:	080093bd 	.word	0x080093bd
 8009330:	080093bd 	.word	0x080093bd
 8009334:	080093bd 	.word	0x080093bd
 8009338:	080093bd 	.word	0x080093bd
 800933c:	080093bd 	.word	0x080093bd
 8009340:	080093bd 	.word	0x080093bd
 8009344:	080093bd 	.word	0x080093bd
 8009348:	080093a5 	.word	0x080093a5
 800934c:	080093bd 	.word	0x080093bd
 8009350:	080093bd 	.word	0x080093bd
 8009354:	080093bd 	.word	0x080093bd
 8009358:	080093bd 	.word	0x080093bd
 800935c:	080093bd 	.word	0x080093bd
 8009360:	080093bd 	.word	0x080093bd
 8009364:	080093bd 	.word	0x080093bd
 8009368:	080093ad 	.word	0x080093ad
 800936c:	080093bd 	.word	0x080093bd
 8009370:	080093bd 	.word	0x080093bd
 8009374:	080093bd 	.word	0x080093bd
 8009378:	080093bd 	.word	0x080093bd
 800937c:	080093bd 	.word	0x080093bd
 8009380:	080093bd 	.word	0x080093bd
 8009384:	080093bd 	.word	0x080093bd
 8009388:	080093b5 	.word	0x080093b5
 800938c:	2301      	movs	r3, #1
 800938e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009392:	e326      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009394:	2304      	movs	r3, #4
 8009396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800939a:	e322      	b.n	80099e2 <UART_SetConfig+0x7ae>
 800939c:	2308      	movs	r3, #8
 800939e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093a2:	e31e      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80093a4:	2310      	movs	r3, #16
 80093a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093aa:	e31a      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80093ac:	2320      	movs	r3, #32
 80093ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093b2:	e316      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80093b4:	2340      	movs	r3, #64	@ 0x40
 80093b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ba:	e312      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80093bc:	2380      	movs	r3, #128	@ 0x80
 80093be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093c2:	e30e      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	4a69      	ldr	r2, [pc, #420]	@ (8009570 <UART_SetConfig+0x33c>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d130      	bne.n	8009430 <UART_SetConfig+0x1fc>
 80093ce:	4b67      	ldr	r3, [pc, #412]	@ (800956c <UART_SetConfig+0x338>)
 80093d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093d2:	f003 0307 	and.w	r3, r3, #7
 80093d6:	2b05      	cmp	r3, #5
 80093d8:	d826      	bhi.n	8009428 <UART_SetConfig+0x1f4>
 80093da:	a201      	add	r2, pc, #4	@ (adr r2, 80093e0 <UART_SetConfig+0x1ac>)
 80093dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093e0:	080093f9 	.word	0x080093f9
 80093e4:	08009401 	.word	0x08009401
 80093e8:	08009409 	.word	0x08009409
 80093ec:	08009411 	.word	0x08009411
 80093f0:	08009419 	.word	0x08009419
 80093f4:	08009421 	.word	0x08009421
 80093f8:	2300      	movs	r3, #0
 80093fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093fe:	e2f0      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009400:	2304      	movs	r3, #4
 8009402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009406:	e2ec      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009408:	2308      	movs	r3, #8
 800940a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800940e:	e2e8      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009410:	2310      	movs	r3, #16
 8009412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009416:	e2e4      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009418:	2320      	movs	r3, #32
 800941a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800941e:	e2e0      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009420:	2340      	movs	r3, #64	@ 0x40
 8009422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009426:	e2dc      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009428:	2380      	movs	r3, #128	@ 0x80
 800942a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800942e:	e2d8      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009430:	697b      	ldr	r3, [r7, #20]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a4f      	ldr	r2, [pc, #316]	@ (8009574 <UART_SetConfig+0x340>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d130      	bne.n	800949c <UART_SetConfig+0x268>
 800943a:	4b4c      	ldr	r3, [pc, #304]	@ (800956c <UART_SetConfig+0x338>)
 800943c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800943e:	f003 0307 	and.w	r3, r3, #7
 8009442:	2b05      	cmp	r3, #5
 8009444:	d826      	bhi.n	8009494 <UART_SetConfig+0x260>
 8009446:	a201      	add	r2, pc, #4	@ (adr r2, 800944c <UART_SetConfig+0x218>)
 8009448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800944c:	08009465 	.word	0x08009465
 8009450:	0800946d 	.word	0x0800946d
 8009454:	08009475 	.word	0x08009475
 8009458:	0800947d 	.word	0x0800947d
 800945c:	08009485 	.word	0x08009485
 8009460:	0800948d 	.word	0x0800948d
 8009464:	2300      	movs	r3, #0
 8009466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800946a:	e2ba      	b.n	80099e2 <UART_SetConfig+0x7ae>
 800946c:	2304      	movs	r3, #4
 800946e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009472:	e2b6      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009474:	2308      	movs	r3, #8
 8009476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800947a:	e2b2      	b.n	80099e2 <UART_SetConfig+0x7ae>
 800947c:	2310      	movs	r3, #16
 800947e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009482:	e2ae      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009484:	2320      	movs	r3, #32
 8009486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800948a:	e2aa      	b.n	80099e2 <UART_SetConfig+0x7ae>
 800948c:	2340      	movs	r3, #64	@ 0x40
 800948e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009492:	e2a6      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009494:	2380      	movs	r3, #128	@ 0x80
 8009496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800949a:	e2a2      	b.n	80099e2 <UART_SetConfig+0x7ae>
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4a35      	ldr	r2, [pc, #212]	@ (8009578 <UART_SetConfig+0x344>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d130      	bne.n	8009508 <UART_SetConfig+0x2d4>
 80094a6:	4b31      	ldr	r3, [pc, #196]	@ (800956c <UART_SetConfig+0x338>)
 80094a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094aa:	f003 0307 	and.w	r3, r3, #7
 80094ae:	2b05      	cmp	r3, #5
 80094b0:	d826      	bhi.n	8009500 <UART_SetConfig+0x2cc>
 80094b2:	a201      	add	r2, pc, #4	@ (adr r2, 80094b8 <UART_SetConfig+0x284>)
 80094b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094b8:	080094d1 	.word	0x080094d1
 80094bc:	080094d9 	.word	0x080094d9
 80094c0:	080094e1 	.word	0x080094e1
 80094c4:	080094e9 	.word	0x080094e9
 80094c8:	080094f1 	.word	0x080094f1
 80094cc:	080094f9 	.word	0x080094f9
 80094d0:	2300      	movs	r3, #0
 80094d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094d6:	e284      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80094d8:	2304      	movs	r3, #4
 80094da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094de:	e280      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80094e0:	2308      	movs	r3, #8
 80094e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094e6:	e27c      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80094e8:	2310      	movs	r3, #16
 80094ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094ee:	e278      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80094f0:	2320      	movs	r3, #32
 80094f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094f6:	e274      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80094f8:	2340      	movs	r3, #64	@ 0x40
 80094fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094fe:	e270      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009500:	2380      	movs	r3, #128	@ 0x80
 8009502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009506:	e26c      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	4a1b      	ldr	r2, [pc, #108]	@ (800957c <UART_SetConfig+0x348>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d142      	bne.n	8009598 <UART_SetConfig+0x364>
 8009512:	4b16      	ldr	r3, [pc, #88]	@ (800956c <UART_SetConfig+0x338>)
 8009514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009516:	f003 0307 	and.w	r3, r3, #7
 800951a:	2b05      	cmp	r3, #5
 800951c:	d838      	bhi.n	8009590 <UART_SetConfig+0x35c>
 800951e:	a201      	add	r2, pc, #4	@ (adr r2, 8009524 <UART_SetConfig+0x2f0>)
 8009520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009524:	0800953d 	.word	0x0800953d
 8009528:	08009545 	.word	0x08009545
 800952c:	0800954d 	.word	0x0800954d
 8009530:	08009555 	.word	0x08009555
 8009534:	08009581 	.word	0x08009581
 8009538:	08009589 	.word	0x08009589
 800953c:	2300      	movs	r3, #0
 800953e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009542:	e24e      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009544:	2304      	movs	r3, #4
 8009546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800954a:	e24a      	b.n	80099e2 <UART_SetConfig+0x7ae>
 800954c:	2308      	movs	r3, #8
 800954e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009552:	e246      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009554:	2310      	movs	r3, #16
 8009556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800955a:	e242      	b.n	80099e2 <UART_SetConfig+0x7ae>
 800955c:	cfff69f3 	.word	0xcfff69f3
 8009560:	58000c00 	.word	0x58000c00
 8009564:	11fff4ff 	.word	0x11fff4ff
 8009568:	40011000 	.word	0x40011000
 800956c:	58024400 	.word	0x58024400
 8009570:	40004400 	.word	0x40004400
 8009574:	40004800 	.word	0x40004800
 8009578:	40004c00 	.word	0x40004c00
 800957c:	40005000 	.word	0x40005000
 8009580:	2320      	movs	r3, #32
 8009582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009586:	e22c      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009588:	2340      	movs	r3, #64	@ 0x40
 800958a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800958e:	e228      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009590:	2380      	movs	r3, #128	@ 0x80
 8009592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009596:	e224      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009598:	697b      	ldr	r3, [r7, #20]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4ab1      	ldr	r2, [pc, #708]	@ (8009864 <UART_SetConfig+0x630>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d176      	bne.n	8009690 <UART_SetConfig+0x45c>
 80095a2:	4bb1      	ldr	r3, [pc, #708]	@ (8009868 <UART_SetConfig+0x634>)
 80095a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80095aa:	2b28      	cmp	r3, #40	@ 0x28
 80095ac:	d86c      	bhi.n	8009688 <UART_SetConfig+0x454>
 80095ae:	a201      	add	r2, pc, #4	@ (adr r2, 80095b4 <UART_SetConfig+0x380>)
 80095b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095b4:	08009659 	.word	0x08009659
 80095b8:	08009689 	.word	0x08009689
 80095bc:	08009689 	.word	0x08009689
 80095c0:	08009689 	.word	0x08009689
 80095c4:	08009689 	.word	0x08009689
 80095c8:	08009689 	.word	0x08009689
 80095cc:	08009689 	.word	0x08009689
 80095d0:	08009689 	.word	0x08009689
 80095d4:	08009661 	.word	0x08009661
 80095d8:	08009689 	.word	0x08009689
 80095dc:	08009689 	.word	0x08009689
 80095e0:	08009689 	.word	0x08009689
 80095e4:	08009689 	.word	0x08009689
 80095e8:	08009689 	.word	0x08009689
 80095ec:	08009689 	.word	0x08009689
 80095f0:	08009689 	.word	0x08009689
 80095f4:	08009669 	.word	0x08009669
 80095f8:	08009689 	.word	0x08009689
 80095fc:	08009689 	.word	0x08009689
 8009600:	08009689 	.word	0x08009689
 8009604:	08009689 	.word	0x08009689
 8009608:	08009689 	.word	0x08009689
 800960c:	08009689 	.word	0x08009689
 8009610:	08009689 	.word	0x08009689
 8009614:	08009671 	.word	0x08009671
 8009618:	08009689 	.word	0x08009689
 800961c:	08009689 	.word	0x08009689
 8009620:	08009689 	.word	0x08009689
 8009624:	08009689 	.word	0x08009689
 8009628:	08009689 	.word	0x08009689
 800962c:	08009689 	.word	0x08009689
 8009630:	08009689 	.word	0x08009689
 8009634:	08009679 	.word	0x08009679
 8009638:	08009689 	.word	0x08009689
 800963c:	08009689 	.word	0x08009689
 8009640:	08009689 	.word	0x08009689
 8009644:	08009689 	.word	0x08009689
 8009648:	08009689 	.word	0x08009689
 800964c:	08009689 	.word	0x08009689
 8009650:	08009689 	.word	0x08009689
 8009654:	08009681 	.word	0x08009681
 8009658:	2301      	movs	r3, #1
 800965a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800965e:	e1c0      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009660:	2304      	movs	r3, #4
 8009662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009666:	e1bc      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009668:	2308      	movs	r3, #8
 800966a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800966e:	e1b8      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009670:	2310      	movs	r3, #16
 8009672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009676:	e1b4      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009678:	2320      	movs	r3, #32
 800967a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800967e:	e1b0      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009680:	2340      	movs	r3, #64	@ 0x40
 8009682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009686:	e1ac      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009688:	2380      	movs	r3, #128	@ 0x80
 800968a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800968e:	e1a8      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	4a75      	ldr	r2, [pc, #468]	@ (800986c <UART_SetConfig+0x638>)
 8009696:	4293      	cmp	r3, r2
 8009698:	d130      	bne.n	80096fc <UART_SetConfig+0x4c8>
 800969a:	4b73      	ldr	r3, [pc, #460]	@ (8009868 <UART_SetConfig+0x634>)
 800969c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800969e:	f003 0307 	and.w	r3, r3, #7
 80096a2:	2b05      	cmp	r3, #5
 80096a4:	d826      	bhi.n	80096f4 <UART_SetConfig+0x4c0>
 80096a6:	a201      	add	r2, pc, #4	@ (adr r2, 80096ac <UART_SetConfig+0x478>)
 80096a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096ac:	080096c5 	.word	0x080096c5
 80096b0:	080096cd 	.word	0x080096cd
 80096b4:	080096d5 	.word	0x080096d5
 80096b8:	080096dd 	.word	0x080096dd
 80096bc:	080096e5 	.word	0x080096e5
 80096c0:	080096ed 	.word	0x080096ed
 80096c4:	2300      	movs	r3, #0
 80096c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ca:	e18a      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80096cc:	2304      	movs	r3, #4
 80096ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096d2:	e186      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80096d4:	2308      	movs	r3, #8
 80096d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096da:	e182      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80096dc:	2310      	movs	r3, #16
 80096de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096e2:	e17e      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80096e4:	2320      	movs	r3, #32
 80096e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ea:	e17a      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80096ec:	2340      	movs	r3, #64	@ 0x40
 80096ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096f2:	e176      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80096f4:	2380      	movs	r3, #128	@ 0x80
 80096f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096fa:	e172      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80096fc:	697b      	ldr	r3, [r7, #20]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a5b      	ldr	r2, [pc, #364]	@ (8009870 <UART_SetConfig+0x63c>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d130      	bne.n	8009768 <UART_SetConfig+0x534>
 8009706:	4b58      	ldr	r3, [pc, #352]	@ (8009868 <UART_SetConfig+0x634>)
 8009708:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800970a:	f003 0307 	and.w	r3, r3, #7
 800970e:	2b05      	cmp	r3, #5
 8009710:	d826      	bhi.n	8009760 <UART_SetConfig+0x52c>
 8009712:	a201      	add	r2, pc, #4	@ (adr r2, 8009718 <UART_SetConfig+0x4e4>)
 8009714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009718:	08009731 	.word	0x08009731
 800971c:	08009739 	.word	0x08009739
 8009720:	08009741 	.word	0x08009741
 8009724:	08009749 	.word	0x08009749
 8009728:	08009751 	.word	0x08009751
 800972c:	08009759 	.word	0x08009759
 8009730:	2300      	movs	r3, #0
 8009732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009736:	e154      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009738:	2304      	movs	r3, #4
 800973a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800973e:	e150      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009740:	2308      	movs	r3, #8
 8009742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009746:	e14c      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009748:	2310      	movs	r3, #16
 800974a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800974e:	e148      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009750:	2320      	movs	r3, #32
 8009752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009756:	e144      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009758:	2340      	movs	r3, #64	@ 0x40
 800975a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800975e:	e140      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009760:	2380      	movs	r3, #128	@ 0x80
 8009762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009766:	e13c      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009768:	697b      	ldr	r3, [r7, #20]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	4a41      	ldr	r2, [pc, #260]	@ (8009874 <UART_SetConfig+0x640>)
 800976e:	4293      	cmp	r3, r2
 8009770:	f040 8082 	bne.w	8009878 <UART_SetConfig+0x644>
 8009774:	4b3c      	ldr	r3, [pc, #240]	@ (8009868 <UART_SetConfig+0x634>)
 8009776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009778:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800977c:	2b28      	cmp	r3, #40	@ 0x28
 800977e:	d86d      	bhi.n	800985c <UART_SetConfig+0x628>
 8009780:	a201      	add	r2, pc, #4	@ (adr r2, 8009788 <UART_SetConfig+0x554>)
 8009782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009786:	bf00      	nop
 8009788:	0800982d 	.word	0x0800982d
 800978c:	0800985d 	.word	0x0800985d
 8009790:	0800985d 	.word	0x0800985d
 8009794:	0800985d 	.word	0x0800985d
 8009798:	0800985d 	.word	0x0800985d
 800979c:	0800985d 	.word	0x0800985d
 80097a0:	0800985d 	.word	0x0800985d
 80097a4:	0800985d 	.word	0x0800985d
 80097a8:	08009835 	.word	0x08009835
 80097ac:	0800985d 	.word	0x0800985d
 80097b0:	0800985d 	.word	0x0800985d
 80097b4:	0800985d 	.word	0x0800985d
 80097b8:	0800985d 	.word	0x0800985d
 80097bc:	0800985d 	.word	0x0800985d
 80097c0:	0800985d 	.word	0x0800985d
 80097c4:	0800985d 	.word	0x0800985d
 80097c8:	0800983d 	.word	0x0800983d
 80097cc:	0800985d 	.word	0x0800985d
 80097d0:	0800985d 	.word	0x0800985d
 80097d4:	0800985d 	.word	0x0800985d
 80097d8:	0800985d 	.word	0x0800985d
 80097dc:	0800985d 	.word	0x0800985d
 80097e0:	0800985d 	.word	0x0800985d
 80097e4:	0800985d 	.word	0x0800985d
 80097e8:	08009845 	.word	0x08009845
 80097ec:	0800985d 	.word	0x0800985d
 80097f0:	0800985d 	.word	0x0800985d
 80097f4:	0800985d 	.word	0x0800985d
 80097f8:	0800985d 	.word	0x0800985d
 80097fc:	0800985d 	.word	0x0800985d
 8009800:	0800985d 	.word	0x0800985d
 8009804:	0800985d 	.word	0x0800985d
 8009808:	0800984d 	.word	0x0800984d
 800980c:	0800985d 	.word	0x0800985d
 8009810:	0800985d 	.word	0x0800985d
 8009814:	0800985d 	.word	0x0800985d
 8009818:	0800985d 	.word	0x0800985d
 800981c:	0800985d 	.word	0x0800985d
 8009820:	0800985d 	.word	0x0800985d
 8009824:	0800985d 	.word	0x0800985d
 8009828:	08009855 	.word	0x08009855
 800982c:	2301      	movs	r3, #1
 800982e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009832:	e0d6      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009834:	2304      	movs	r3, #4
 8009836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800983a:	e0d2      	b.n	80099e2 <UART_SetConfig+0x7ae>
 800983c:	2308      	movs	r3, #8
 800983e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009842:	e0ce      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009844:	2310      	movs	r3, #16
 8009846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800984a:	e0ca      	b.n	80099e2 <UART_SetConfig+0x7ae>
 800984c:	2320      	movs	r3, #32
 800984e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009852:	e0c6      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009854:	2340      	movs	r3, #64	@ 0x40
 8009856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800985a:	e0c2      	b.n	80099e2 <UART_SetConfig+0x7ae>
 800985c:	2380      	movs	r3, #128	@ 0x80
 800985e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009862:	e0be      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009864:	40011400 	.word	0x40011400
 8009868:	58024400 	.word	0x58024400
 800986c:	40007800 	.word	0x40007800
 8009870:	40007c00 	.word	0x40007c00
 8009874:	40011800 	.word	0x40011800
 8009878:	697b      	ldr	r3, [r7, #20]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	4aad      	ldr	r2, [pc, #692]	@ (8009b34 <UART_SetConfig+0x900>)
 800987e:	4293      	cmp	r3, r2
 8009880:	d176      	bne.n	8009970 <UART_SetConfig+0x73c>
 8009882:	4bad      	ldr	r3, [pc, #692]	@ (8009b38 <UART_SetConfig+0x904>)
 8009884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009886:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800988a:	2b28      	cmp	r3, #40	@ 0x28
 800988c:	d86c      	bhi.n	8009968 <UART_SetConfig+0x734>
 800988e:	a201      	add	r2, pc, #4	@ (adr r2, 8009894 <UART_SetConfig+0x660>)
 8009890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009894:	08009939 	.word	0x08009939
 8009898:	08009969 	.word	0x08009969
 800989c:	08009969 	.word	0x08009969
 80098a0:	08009969 	.word	0x08009969
 80098a4:	08009969 	.word	0x08009969
 80098a8:	08009969 	.word	0x08009969
 80098ac:	08009969 	.word	0x08009969
 80098b0:	08009969 	.word	0x08009969
 80098b4:	08009941 	.word	0x08009941
 80098b8:	08009969 	.word	0x08009969
 80098bc:	08009969 	.word	0x08009969
 80098c0:	08009969 	.word	0x08009969
 80098c4:	08009969 	.word	0x08009969
 80098c8:	08009969 	.word	0x08009969
 80098cc:	08009969 	.word	0x08009969
 80098d0:	08009969 	.word	0x08009969
 80098d4:	08009949 	.word	0x08009949
 80098d8:	08009969 	.word	0x08009969
 80098dc:	08009969 	.word	0x08009969
 80098e0:	08009969 	.word	0x08009969
 80098e4:	08009969 	.word	0x08009969
 80098e8:	08009969 	.word	0x08009969
 80098ec:	08009969 	.word	0x08009969
 80098f0:	08009969 	.word	0x08009969
 80098f4:	08009951 	.word	0x08009951
 80098f8:	08009969 	.word	0x08009969
 80098fc:	08009969 	.word	0x08009969
 8009900:	08009969 	.word	0x08009969
 8009904:	08009969 	.word	0x08009969
 8009908:	08009969 	.word	0x08009969
 800990c:	08009969 	.word	0x08009969
 8009910:	08009969 	.word	0x08009969
 8009914:	08009959 	.word	0x08009959
 8009918:	08009969 	.word	0x08009969
 800991c:	08009969 	.word	0x08009969
 8009920:	08009969 	.word	0x08009969
 8009924:	08009969 	.word	0x08009969
 8009928:	08009969 	.word	0x08009969
 800992c:	08009969 	.word	0x08009969
 8009930:	08009969 	.word	0x08009969
 8009934:	08009961 	.word	0x08009961
 8009938:	2301      	movs	r3, #1
 800993a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800993e:	e050      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009940:	2304      	movs	r3, #4
 8009942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009946:	e04c      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009948:	2308      	movs	r3, #8
 800994a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800994e:	e048      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009950:	2310      	movs	r3, #16
 8009952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009956:	e044      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009958:	2320      	movs	r3, #32
 800995a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800995e:	e040      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009960:	2340      	movs	r3, #64	@ 0x40
 8009962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009966:	e03c      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009968:	2380      	movs	r3, #128	@ 0x80
 800996a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800996e:	e038      	b.n	80099e2 <UART_SetConfig+0x7ae>
 8009970:	697b      	ldr	r3, [r7, #20]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	4a71      	ldr	r2, [pc, #452]	@ (8009b3c <UART_SetConfig+0x908>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d130      	bne.n	80099dc <UART_SetConfig+0x7a8>
 800997a:	4b6f      	ldr	r3, [pc, #444]	@ (8009b38 <UART_SetConfig+0x904>)
 800997c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800997e:	f003 0307 	and.w	r3, r3, #7
 8009982:	2b05      	cmp	r3, #5
 8009984:	d826      	bhi.n	80099d4 <UART_SetConfig+0x7a0>
 8009986:	a201      	add	r2, pc, #4	@ (adr r2, 800998c <UART_SetConfig+0x758>)
 8009988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800998c:	080099a5 	.word	0x080099a5
 8009990:	080099ad 	.word	0x080099ad
 8009994:	080099b5 	.word	0x080099b5
 8009998:	080099bd 	.word	0x080099bd
 800999c:	080099c5 	.word	0x080099c5
 80099a0:	080099cd 	.word	0x080099cd
 80099a4:	2302      	movs	r3, #2
 80099a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099aa:	e01a      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80099ac:	2304      	movs	r3, #4
 80099ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099b2:	e016      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80099b4:	2308      	movs	r3, #8
 80099b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099ba:	e012      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80099bc:	2310      	movs	r3, #16
 80099be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099c2:	e00e      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80099c4:	2320      	movs	r3, #32
 80099c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099ca:	e00a      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80099cc:	2340      	movs	r3, #64	@ 0x40
 80099ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099d2:	e006      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80099d4:	2380      	movs	r3, #128	@ 0x80
 80099d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099da:	e002      	b.n	80099e2 <UART_SetConfig+0x7ae>
 80099dc:	2380      	movs	r3, #128	@ 0x80
 80099de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	4a55      	ldr	r2, [pc, #340]	@ (8009b3c <UART_SetConfig+0x908>)
 80099e8:	4293      	cmp	r3, r2
 80099ea:	f040 80f8 	bne.w	8009bde <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80099ee:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80099f2:	2b20      	cmp	r3, #32
 80099f4:	dc46      	bgt.n	8009a84 <UART_SetConfig+0x850>
 80099f6:	2b02      	cmp	r3, #2
 80099f8:	db75      	blt.n	8009ae6 <UART_SetConfig+0x8b2>
 80099fa:	3b02      	subs	r3, #2
 80099fc:	2b1e      	cmp	r3, #30
 80099fe:	d872      	bhi.n	8009ae6 <UART_SetConfig+0x8b2>
 8009a00:	a201      	add	r2, pc, #4	@ (adr r2, 8009a08 <UART_SetConfig+0x7d4>)
 8009a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a06:	bf00      	nop
 8009a08:	08009a8b 	.word	0x08009a8b
 8009a0c:	08009ae7 	.word	0x08009ae7
 8009a10:	08009a93 	.word	0x08009a93
 8009a14:	08009ae7 	.word	0x08009ae7
 8009a18:	08009ae7 	.word	0x08009ae7
 8009a1c:	08009ae7 	.word	0x08009ae7
 8009a20:	08009aa3 	.word	0x08009aa3
 8009a24:	08009ae7 	.word	0x08009ae7
 8009a28:	08009ae7 	.word	0x08009ae7
 8009a2c:	08009ae7 	.word	0x08009ae7
 8009a30:	08009ae7 	.word	0x08009ae7
 8009a34:	08009ae7 	.word	0x08009ae7
 8009a38:	08009ae7 	.word	0x08009ae7
 8009a3c:	08009ae7 	.word	0x08009ae7
 8009a40:	08009ab3 	.word	0x08009ab3
 8009a44:	08009ae7 	.word	0x08009ae7
 8009a48:	08009ae7 	.word	0x08009ae7
 8009a4c:	08009ae7 	.word	0x08009ae7
 8009a50:	08009ae7 	.word	0x08009ae7
 8009a54:	08009ae7 	.word	0x08009ae7
 8009a58:	08009ae7 	.word	0x08009ae7
 8009a5c:	08009ae7 	.word	0x08009ae7
 8009a60:	08009ae7 	.word	0x08009ae7
 8009a64:	08009ae7 	.word	0x08009ae7
 8009a68:	08009ae7 	.word	0x08009ae7
 8009a6c:	08009ae7 	.word	0x08009ae7
 8009a70:	08009ae7 	.word	0x08009ae7
 8009a74:	08009ae7 	.word	0x08009ae7
 8009a78:	08009ae7 	.word	0x08009ae7
 8009a7c:	08009ae7 	.word	0x08009ae7
 8009a80:	08009ad9 	.word	0x08009ad9
 8009a84:	2b40      	cmp	r3, #64	@ 0x40
 8009a86:	d02a      	beq.n	8009ade <UART_SetConfig+0x8aa>
 8009a88:	e02d      	b.n	8009ae6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009a8a:	f7fd f8b5 	bl	8006bf8 <HAL_RCCEx_GetD3PCLK1Freq>
 8009a8e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009a90:	e02f      	b.n	8009af2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a96:	4618      	mov	r0, r3
 8009a98:	f7fd f8c4 	bl	8006c24 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009aa0:	e027      	b.n	8009af2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009aa2:	f107 0318 	add.w	r3, r7, #24
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	f7fd fa10 	bl	8006ecc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009aac:	69fb      	ldr	r3, [r7, #28]
 8009aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ab0:	e01f      	b.n	8009af2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009ab2:	4b21      	ldr	r3, [pc, #132]	@ (8009b38 <UART_SetConfig+0x904>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f003 0320 	and.w	r3, r3, #32
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d009      	beq.n	8009ad2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009abe:	4b1e      	ldr	r3, [pc, #120]	@ (8009b38 <UART_SetConfig+0x904>)
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	08db      	lsrs	r3, r3, #3
 8009ac4:	f003 0303 	and.w	r3, r3, #3
 8009ac8:	4a1d      	ldr	r2, [pc, #116]	@ (8009b40 <UART_SetConfig+0x90c>)
 8009aca:	fa22 f303 	lsr.w	r3, r2, r3
 8009ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009ad0:	e00f      	b.n	8009af2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009ad2:	4b1b      	ldr	r3, [pc, #108]	@ (8009b40 <UART_SetConfig+0x90c>)
 8009ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ad6:	e00c      	b.n	8009af2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8009b44 <UART_SetConfig+0x910>)
 8009ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009adc:	e009      	b.n	8009af2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ade:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ae4:	e005      	b.n	8009af2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009aea:	2301      	movs	r3, #1
 8009aec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009af0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009af2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	f000 81ee 	beq.w	8009ed6 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009afe:	4a12      	ldr	r2, [pc, #72]	@ (8009b48 <UART_SetConfig+0x914>)
 8009b00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009b04:	461a      	mov	r2, r3
 8009b06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b08:	fbb3 f3f2 	udiv	r3, r3, r2
 8009b0c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009b0e:	697b      	ldr	r3, [r7, #20]
 8009b10:	685a      	ldr	r2, [r3, #4]
 8009b12:	4613      	mov	r3, r2
 8009b14:	005b      	lsls	r3, r3, #1
 8009b16:	4413      	add	r3, r2
 8009b18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	d305      	bcc.n	8009b2a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	685b      	ldr	r3, [r3, #4]
 8009b22:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009b24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b26:	429a      	cmp	r2, r3
 8009b28:	d910      	bls.n	8009b4c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009b30:	e1d1      	b.n	8009ed6 <UART_SetConfig+0xca2>
 8009b32:	bf00      	nop
 8009b34:	40011c00 	.word	0x40011c00
 8009b38:	58024400 	.word	0x58024400
 8009b3c:	58000c00 	.word	0x58000c00
 8009b40:	03d09000 	.word	0x03d09000
 8009b44:	003d0900 	.word	0x003d0900
 8009b48:	0800b5b4 	.word	0x0800b5b4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b4e:	2200      	movs	r2, #0
 8009b50:	60bb      	str	r3, [r7, #8]
 8009b52:	60fa      	str	r2, [r7, #12]
 8009b54:	697b      	ldr	r3, [r7, #20]
 8009b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b58:	4ac0      	ldr	r2, [pc, #768]	@ (8009e5c <UART_SetConfig+0xc28>)
 8009b5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009b5e:	b29b      	uxth	r3, r3
 8009b60:	2200      	movs	r2, #0
 8009b62:	603b      	str	r3, [r7, #0]
 8009b64:	607a      	str	r2, [r7, #4]
 8009b66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b6a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009b6e:	f7f6 fc1f 	bl	80003b0 <__aeabi_uldivmod>
 8009b72:	4602      	mov	r2, r0
 8009b74:	460b      	mov	r3, r1
 8009b76:	4610      	mov	r0, r2
 8009b78:	4619      	mov	r1, r3
 8009b7a:	f04f 0200 	mov.w	r2, #0
 8009b7e:	f04f 0300 	mov.w	r3, #0
 8009b82:	020b      	lsls	r3, r1, #8
 8009b84:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009b88:	0202      	lsls	r2, r0, #8
 8009b8a:	6979      	ldr	r1, [r7, #20]
 8009b8c:	6849      	ldr	r1, [r1, #4]
 8009b8e:	0849      	lsrs	r1, r1, #1
 8009b90:	2000      	movs	r0, #0
 8009b92:	460c      	mov	r4, r1
 8009b94:	4605      	mov	r5, r0
 8009b96:	eb12 0804 	adds.w	r8, r2, r4
 8009b9a:	eb43 0905 	adc.w	r9, r3, r5
 8009b9e:	697b      	ldr	r3, [r7, #20]
 8009ba0:	685b      	ldr	r3, [r3, #4]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	469a      	mov	sl, r3
 8009ba6:	4693      	mov	fp, r2
 8009ba8:	4652      	mov	r2, sl
 8009baa:	465b      	mov	r3, fp
 8009bac:	4640      	mov	r0, r8
 8009bae:	4649      	mov	r1, r9
 8009bb0:	f7f6 fbfe 	bl	80003b0 <__aeabi_uldivmod>
 8009bb4:	4602      	mov	r2, r0
 8009bb6:	460b      	mov	r3, r1
 8009bb8:	4613      	mov	r3, r2
 8009bba:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bbe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009bc2:	d308      	bcc.n	8009bd6 <UART_SetConfig+0x9a2>
 8009bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009bca:	d204      	bcs.n	8009bd6 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8009bcc:	697b      	ldr	r3, [r7, #20]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009bd2:	60da      	str	r2, [r3, #12]
 8009bd4:	e17f      	b.n	8009ed6 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009bdc:	e17b      	b.n	8009ed6 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009bde:	697b      	ldr	r3, [r7, #20]
 8009be0:	69db      	ldr	r3, [r3, #28]
 8009be2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009be6:	f040 80bd 	bne.w	8009d64 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8009bea:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009bee:	2b20      	cmp	r3, #32
 8009bf0:	dc48      	bgt.n	8009c84 <UART_SetConfig+0xa50>
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	db7b      	blt.n	8009cee <UART_SetConfig+0xaba>
 8009bf6:	2b20      	cmp	r3, #32
 8009bf8:	d879      	bhi.n	8009cee <UART_SetConfig+0xaba>
 8009bfa:	a201      	add	r2, pc, #4	@ (adr r2, 8009c00 <UART_SetConfig+0x9cc>)
 8009bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c00:	08009c8b 	.word	0x08009c8b
 8009c04:	08009c93 	.word	0x08009c93
 8009c08:	08009cef 	.word	0x08009cef
 8009c0c:	08009cef 	.word	0x08009cef
 8009c10:	08009c9b 	.word	0x08009c9b
 8009c14:	08009cef 	.word	0x08009cef
 8009c18:	08009cef 	.word	0x08009cef
 8009c1c:	08009cef 	.word	0x08009cef
 8009c20:	08009cab 	.word	0x08009cab
 8009c24:	08009cef 	.word	0x08009cef
 8009c28:	08009cef 	.word	0x08009cef
 8009c2c:	08009cef 	.word	0x08009cef
 8009c30:	08009cef 	.word	0x08009cef
 8009c34:	08009cef 	.word	0x08009cef
 8009c38:	08009cef 	.word	0x08009cef
 8009c3c:	08009cef 	.word	0x08009cef
 8009c40:	08009cbb 	.word	0x08009cbb
 8009c44:	08009cef 	.word	0x08009cef
 8009c48:	08009cef 	.word	0x08009cef
 8009c4c:	08009cef 	.word	0x08009cef
 8009c50:	08009cef 	.word	0x08009cef
 8009c54:	08009cef 	.word	0x08009cef
 8009c58:	08009cef 	.word	0x08009cef
 8009c5c:	08009cef 	.word	0x08009cef
 8009c60:	08009cef 	.word	0x08009cef
 8009c64:	08009cef 	.word	0x08009cef
 8009c68:	08009cef 	.word	0x08009cef
 8009c6c:	08009cef 	.word	0x08009cef
 8009c70:	08009cef 	.word	0x08009cef
 8009c74:	08009cef 	.word	0x08009cef
 8009c78:	08009cef 	.word	0x08009cef
 8009c7c:	08009cef 	.word	0x08009cef
 8009c80:	08009ce1 	.word	0x08009ce1
 8009c84:	2b40      	cmp	r3, #64	@ 0x40
 8009c86:	d02e      	beq.n	8009ce6 <UART_SetConfig+0xab2>
 8009c88:	e031      	b.n	8009cee <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c8a:	f7fb fde9 	bl	8005860 <HAL_RCC_GetPCLK1Freq>
 8009c8e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009c90:	e033      	b.n	8009cfa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009c92:	f7fb fdfb 	bl	800588c <HAL_RCC_GetPCLK2Freq>
 8009c96:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009c98:	e02f      	b.n	8009cfa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f7fc ffc0 	bl	8006c24 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ca8:	e027      	b.n	8009cfa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009caa:	f107 0318 	add.w	r3, r7, #24
 8009cae:	4618      	mov	r0, r3
 8009cb0:	f7fd f90c 	bl	8006ecc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009cb4:	69fb      	ldr	r3, [r7, #28]
 8009cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cb8:	e01f      	b.n	8009cfa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009cba:	4b69      	ldr	r3, [pc, #420]	@ (8009e60 <UART_SetConfig+0xc2c>)
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	f003 0320 	and.w	r3, r3, #32
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d009      	beq.n	8009cda <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009cc6:	4b66      	ldr	r3, [pc, #408]	@ (8009e60 <UART_SetConfig+0xc2c>)
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	08db      	lsrs	r3, r3, #3
 8009ccc:	f003 0303 	and.w	r3, r3, #3
 8009cd0:	4a64      	ldr	r2, [pc, #400]	@ (8009e64 <UART_SetConfig+0xc30>)
 8009cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8009cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009cd8:	e00f      	b.n	8009cfa <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8009cda:	4b62      	ldr	r3, [pc, #392]	@ (8009e64 <UART_SetConfig+0xc30>)
 8009cdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cde:	e00c      	b.n	8009cfa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009ce0:	4b61      	ldr	r3, [pc, #388]	@ (8009e68 <UART_SetConfig+0xc34>)
 8009ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ce4:	e009      	b.n	8009cfa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ce6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cec:	e005      	b.n	8009cfa <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8009cee:	2300      	movs	r3, #0
 8009cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009cf8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009cfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	f000 80ea 	beq.w	8009ed6 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d06:	4a55      	ldr	r2, [pc, #340]	@ (8009e5c <UART_SetConfig+0xc28>)
 8009d08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d0c:	461a      	mov	r2, r3
 8009d0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d10:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d14:	005a      	lsls	r2, r3, #1
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	085b      	lsrs	r3, r3, #1
 8009d1c:	441a      	add	r2, r3
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d26:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d2a:	2b0f      	cmp	r3, #15
 8009d2c:	d916      	bls.n	8009d5c <UART_SetConfig+0xb28>
 8009d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d34:	d212      	bcs.n	8009d5c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d38:	b29b      	uxth	r3, r3
 8009d3a:	f023 030f 	bic.w	r3, r3, #15
 8009d3e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d42:	085b      	lsrs	r3, r3, #1
 8009d44:	b29b      	uxth	r3, r3
 8009d46:	f003 0307 	and.w	r3, r3, #7
 8009d4a:	b29a      	uxth	r2, r3
 8009d4c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009d4e:	4313      	orrs	r3, r2
 8009d50:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8009d52:	697b      	ldr	r3, [r7, #20]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009d58:	60da      	str	r2, [r3, #12]
 8009d5a:	e0bc      	b.n	8009ed6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8009d5c:	2301      	movs	r3, #1
 8009d5e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009d62:	e0b8      	b.n	8009ed6 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009d64:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009d68:	2b20      	cmp	r3, #32
 8009d6a:	dc4b      	bgt.n	8009e04 <UART_SetConfig+0xbd0>
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	f2c0 8087 	blt.w	8009e80 <UART_SetConfig+0xc4c>
 8009d72:	2b20      	cmp	r3, #32
 8009d74:	f200 8084 	bhi.w	8009e80 <UART_SetConfig+0xc4c>
 8009d78:	a201      	add	r2, pc, #4	@ (adr r2, 8009d80 <UART_SetConfig+0xb4c>)
 8009d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d7e:	bf00      	nop
 8009d80:	08009e0b 	.word	0x08009e0b
 8009d84:	08009e13 	.word	0x08009e13
 8009d88:	08009e81 	.word	0x08009e81
 8009d8c:	08009e81 	.word	0x08009e81
 8009d90:	08009e1b 	.word	0x08009e1b
 8009d94:	08009e81 	.word	0x08009e81
 8009d98:	08009e81 	.word	0x08009e81
 8009d9c:	08009e81 	.word	0x08009e81
 8009da0:	08009e2b 	.word	0x08009e2b
 8009da4:	08009e81 	.word	0x08009e81
 8009da8:	08009e81 	.word	0x08009e81
 8009dac:	08009e81 	.word	0x08009e81
 8009db0:	08009e81 	.word	0x08009e81
 8009db4:	08009e81 	.word	0x08009e81
 8009db8:	08009e81 	.word	0x08009e81
 8009dbc:	08009e81 	.word	0x08009e81
 8009dc0:	08009e3b 	.word	0x08009e3b
 8009dc4:	08009e81 	.word	0x08009e81
 8009dc8:	08009e81 	.word	0x08009e81
 8009dcc:	08009e81 	.word	0x08009e81
 8009dd0:	08009e81 	.word	0x08009e81
 8009dd4:	08009e81 	.word	0x08009e81
 8009dd8:	08009e81 	.word	0x08009e81
 8009ddc:	08009e81 	.word	0x08009e81
 8009de0:	08009e81 	.word	0x08009e81
 8009de4:	08009e81 	.word	0x08009e81
 8009de8:	08009e81 	.word	0x08009e81
 8009dec:	08009e81 	.word	0x08009e81
 8009df0:	08009e81 	.word	0x08009e81
 8009df4:	08009e81 	.word	0x08009e81
 8009df8:	08009e81 	.word	0x08009e81
 8009dfc:	08009e81 	.word	0x08009e81
 8009e00:	08009e73 	.word	0x08009e73
 8009e04:	2b40      	cmp	r3, #64	@ 0x40
 8009e06:	d037      	beq.n	8009e78 <UART_SetConfig+0xc44>
 8009e08:	e03a      	b.n	8009e80 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e0a:	f7fb fd29 	bl	8005860 <HAL_RCC_GetPCLK1Freq>
 8009e0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009e10:	e03c      	b.n	8009e8c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e12:	f7fb fd3b 	bl	800588c <HAL_RCC_GetPCLK2Freq>
 8009e16:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009e18:	e038      	b.n	8009e8c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f7fc ff00 	bl	8006c24 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e28:	e030      	b.n	8009e8c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e2a:	f107 0318 	add.w	r3, r7, #24
 8009e2e:	4618      	mov	r0, r3
 8009e30:	f7fd f84c 	bl	8006ecc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009e34:	69fb      	ldr	r3, [r7, #28]
 8009e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e38:	e028      	b.n	8009e8c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009e3a:	4b09      	ldr	r3, [pc, #36]	@ (8009e60 <UART_SetConfig+0xc2c>)
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f003 0320 	and.w	r3, r3, #32
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d012      	beq.n	8009e6c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009e46:	4b06      	ldr	r3, [pc, #24]	@ (8009e60 <UART_SetConfig+0xc2c>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	08db      	lsrs	r3, r3, #3
 8009e4c:	f003 0303 	and.w	r3, r3, #3
 8009e50:	4a04      	ldr	r2, [pc, #16]	@ (8009e64 <UART_SetConfig+0xc30>)
 8009e52:	fa22 f303 	lsr.w	r3, r2, r3
 8009e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009e58:	e018      	b.n	8009e8c <UART_SetConfig+0xc58>
 8009e5a:	bf00      	nop
 8009e5c:	0800b5b4 	.word	0x0800b5b4
 8009e60:	58024400 	.word	0x58024400
 8009e64:	03d09000 	.word	0x03d09000
 8009e68:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8009e6c:	4b24      	ldr	r3, [pc, #144]	@ (8009f00 <UART_SetConfig+0xccc>)
 8009e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e70:	e00c      	b.n	8009e8c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009e72:	4b24      	ldr	r3, [pc, #144]	@ (8009f04 <UART_SetConfig+0xcd0>)
 8009e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e76:	e009      	b.n	8009e8c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009e7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e7e:	e005      	b.n	8009e8c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8009e80:	2300      	movs	r3, #0
 8009e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009e84:	2301      	movs	r3, #1
 8009e86:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009e8a:	bf00      	nop
    }

    if (pclk != 0U)
 8009e8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d021      	beq.n	8009ed6 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e92:	697b      	ldr	r3, [r7, #20]
 8009e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e96:	4a1c      	ldr	r2, [pc, #112]	@ (8009f08 <UART_SetConfig+0xcd4>)
 8009e98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e9c:	461a      	mov	r2, r3
 8009e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ea0:	fbb3 f2f2 	udiv	r2, r3, r2
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	685b      	ldr	r3, [r3, #4]
 8009ea8:	085b      	lsrs	r3, r3, #1
 8009eaa:	441a      	add	r2, r3
 8009eac:	697b      	ldr	r3, [r7, #20]
 8009eae:	685b      	ldr	r3, [r3, #4]
 8009eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009eb4:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eb8:	2b0f      	cmp	r3, #15
 8009eba:	d909      	bls.n	8009ed0 <UART_SetConfig+0xc9c>
 8009ebc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ebe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ec2:	d205      	bcs.n	8009ed0 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ec6:	b29a      	uxth	r2, r3
 8009ec8:	697b      	ldr	r3, [r7, #20]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	60da      	str	r2, [r3, #12]
 8009ece:	e002      	b.n	8009ed6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8009ed0:	2301      	movs	r3, #1
 8009ed2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009ed6:	697b      	ldr	r3, [r7, #20]
 8009ed8:	2201      	movs	r2, #1
 8009eda:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009ede:	697b      	ldr	r3, [r7, #20]
 8009ee0:	2201      	movs	r2, #1
 8009ee2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009ee6:	697b      	ldr	r3, [r7, #20]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009eec:	697b      	ldr	r3, [r7, #20]
 8009eee:	2200      	movs	r2, #0
 8009ef0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009ef2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	3748      	adds	r7, #72	@ 0x48
 8009efa:	46bd      	mov	sp, r7
 8009efc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009f00:	03d09000 	.word	0x03d09000
 8009f04:	003d0900 	.word	0x003d0900
 8009f08:	0800b5b4 	.word	0x0800b5b4

08009f0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b083      	sub	sp, #12
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f18:	f003 0308 	and.w	r3, r3, #8
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d00a      	beq.n	8009f36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	685b      	ldr	r3, [r3, #4]
 8009f26:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	430a      	orrs	r2, r1
 8009f34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f3a:	f003 0301 	and.w	r3, r3, #1
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d00a      	beq.n	8009f58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	685b      	ldr	r3, [r3, #4]
 8009f48:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	430a      	orrs	r2, r1
 8009f56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f5c:	f003 0302 	and.w	r3, r3, #2
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d00a      	beq.n	8009f7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	685b      	ldr	r3, [r3, #4]
 8009f6a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	430a      	orrs	r2, r1
 8009f78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f7e:	f003 0304 	and.w	r3, r3, #4
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d00a      	beq.n	8009f9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	685b      	ldr	r3, [r3, #4]
 8009f8c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	430a      	orrs	r2, r1
 8009f9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fa0:	f003 0310 	and.w	r3, r3, #16
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d00a      	beq.n	8009fbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	689b      	ldr	r3, [r3, #8]
 8009fae:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	430a      	orrs	r2, r1
 8009fbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fc2:	f003 0320 	and.w	r3, r3, #32
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d00a      	beq.n	8009fe0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	689b      	ldr	r3, [r3, #8]
 8009fd0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	430a      	orrs	r2, r1
 8009fde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d01a      	beq.n	800a022 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	685b      	ldr	r3, [r3, #4]
 8009ff2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	430a      	orrs	r2, r1
 800a000:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a006:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a00a:	d10a      	bne.n	800a022 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	685b      	ldr	r3, [r3, #4]
 800a012:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	430a      	orrs	r2, r1
 800a020:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a026:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d00a      	beq.n	800a044 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	685b      	ldr	r3, [r3, #4]
 800a034:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	430a      	orrs	r2, r1
 800a042:	605a      	str	r2, [r3, #4]
  }
}
 800a044:	bf00      	nop
 800a046:	370c      	adds	r7, #12
 800a048:	46bd      	mov	sp, r7
 800a04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04e:	4770      	bx	lr

0800a050 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b098      	sub	sp, #96	@ 0x60
 800a054:	af02      	add	r7, sp, #8
 800a056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2200      	movs	r2, #0
 800a05c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a060:	f7f7 fb16 	bl	8001690 <HAL_GetTick>
 800a064:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	f003 0308 	and.w	r3, r3, #8
 800a070:	2b08      	cmp	r3, #8
 800a072:	d12f      	bne.n	800a0d4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a074:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a078:	9300      	str	r3, [sp, #0]
 800a07a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a07c:	2200      	movs	r2, #0
 800a07e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f000 f88e 	bl	800a1a4 <UART_WaitOnFlagUntilTimeout>
 800a088:	4603      	mov	r3, r0
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d022      	beq.n	800a0d4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a096:	e853 3f00 	ldrex	r3, [r3]
 800a09a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a09c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a09e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a0a2:	653b      	str	r3, [r7, #80]	@ 0x50
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	461a      	mov	r2, r3
 800a0aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a0ac:	647b      	str	r3, [r7, #68]	@ 0x44
 800a0ae:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a0b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a0b4:	e841 2300 	strex	r3, r2, [r1]
 800a0b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a0ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d1e6      	bne.n	800a08e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2220      	movs	r2, #32
 800a0c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a0d0:	2303      	movs	r3, #3
 800a0d2:	e063      	b.n	800a19c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	f003 0304 	and.w	r3, r3, #4
 800a0de:	2b04      	cmp	r3, #4
 800a0e0:	d149      	bne.n	800a176 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a0e2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a0e6:	9300      	str	r3, [sp, #0]
 800a0e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a0f0:	6878      	ldr	r0, [r7, #4]
 800a0f2:	f000 f857 	bl	800a1a4 <UART_WaitOnFlagUntilTimeout>
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d03c      	beq.n	800a176 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a104:	e853 3f00 	ldrex	r3, [r3]
 800a108:	623b      	str	r3, [r7, #32]
   return(result);
 800a10a:	6a3b      	ldr	r3, [r7, #32]
 800a10c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a110:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	461a      	mov	r2, r3
 800a118:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a11a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a11c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a11e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a120:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a122:	e841 2300 	strex	r3, r2, [r1]
 800a126:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d1e6      	bne.n	800a0fc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	3308      	adds	r3, #8
 800a134:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a136:	693b      	ldr	r3, [r7, #16]
 800a138:	e853 3f00 	ldrex	r3, [r3]
 800a13c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	f023 0301 	bic.w	r3, r3, #1
 800a144:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	3308      	adds	r3, #8
 800a14c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a14e:	61fa      	str	r2, [r7, #28]
 800a150:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a152:	69b9      	ldr	r1, [r7, #24]
 800a154:	69fa      	ldr	r2, [r7, #28]
 800a156:	e841 2300 	strex	r3, r2, [r1]
 800a15a:	617b      	str	r3, [r7, #20]
   return(result);
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d1e5      	bne.n	800a12e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2220      	movs	r2, #32
 800a166:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2200      	movs	r2, #0
 800a16e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a172:	2303      	movs	r3, #3
 800a174:	e012      	b.n	800a19c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2220      	movs	r2, #32
 800a17a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2220      	movs	r2, #32
 800a182:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	2200      	movs	r2, #0
 800a18a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2200      	movs	r2, #0
 800a190:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2200      	movs	r2, #0
 800a196:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a19a:	2300      	movs	r3, #0
}
 800a19c:	4618      	mov	r0, r3
 800a19e:	3758      	adds	r7, #88	@ 0x58
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bd80      	pop	{r7, pc}

0800a1a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b084      	sub	sp, #16
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	60f8      	str	r0, [r7, #12]
 800a1ac:	60b9      	str	r1, [r7, #8]
 800a1ae:	603b      	str	r3, [r7, #0]
 800a1b0:	4613      	mov	r3, r2
 800a1b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a1b4:	e04f      	b.n	800a256 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a1b6:	69bb      	ldr	r3, [r7, #24]
 800a1b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1bc:	d04b      	beq.n	800a256 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a1be:	f7f7 fa67 	bl	8001690 <HAL_GetTick>
 800a1c2:	4602      	mov	r2, r0
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	1ad3      	subs	r3, r2, r3
 800a1c8:	69ba      	ldr	r2, [r7, #24]
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	d302      	bcc.n	800a1d4 <UART_WaitOnFlagUntilTimeout+0x30>
 800a1ce:	69bb      	ldr	r3, [r7, #24]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d101      	bne.n	800a1d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a1d4:	2303      	movs	r3, #3
 800a1d6:	e04e      	b.n	800a276 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	f003 0304 	and.w	r3, r3, #4
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d037      	beq.n	800a256 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	2b80      	cmp	r3, #128	@ 0x80
 800a1ea:	d034      	beq.n	800a256 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	2b40      	cmp	r3, #64	@ 0x40
 800a1f0:	d031      	beq.n	800a256 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	69db      	ldr	r3, [r3, #28]
 800a1f8:	f003 0308 	and.w	r3, r3, #8
 800a1fc:	2b08      	cmp	r3, #8
 800a1fe:	d110      	bne.n	800a222 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	2208      	movs	r2, #8
 800a206:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a208:	68f8      	ldr	r0, [r7, #12]
 800a20a:	f000 f839 	bl	800a280 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	2208      	movs	r2, #8
 800a212:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	2200      	movs	r2, #0
 800a21a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a21e:	2301      	movs	r3, #1
 800a220:	e029      	b.n	800a276 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	69db      	ldr	r3, [r3, #28]
 800a228:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a22c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a230:	d111      	bne.n	800a256 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a23a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a23c:	68f8      	ldr	r0, [r7, #12]
 800a23e:	f000 f81f 	bl	800a280 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	2220      	movs	r2, #32
 800a246:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	2200      	movs	r2, #0
 800a24e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a252:	2303      	movs	r3, #3
 800a254:	e00f      	b.n	800a276 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	69da      	ldr	r2, [r3, #28]
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	4013      	ands	r3, r2
 800a260:	68ba      	ldr	r2, [r7, #8]
 800a262:	429a      	cmp	r2, r3
 800a264:	bf0c      	ite	eq
 800a266:	2301      	moveq	r3, #1
 800a268:	2300      	movne	r3, #0
 800a26a:	b2db      	uxtb	r3, r3
 800a26c:	461a      	mov	r2, r3
 800a26e:	79fb      	ldrb	r3, [r7, #7]
 800a270:	429a      	cmp	r2, r3
 800a272:	d0a0      	beq.n	800a1b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a274:	2300      	movs	r3, #0
}
 800a276:	4618      	mov	r0, r3
 800a278:	3710      	adds	r7, #16
 800a27a:	46bd      	mov	sp, r7
 800a27c:	bd80      	pop	{r7, pc}
	...

0800a280 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a280:	b480      	push	{r7}
 800a282:	b095      	sub	sp, #84	@ 0x54
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a28e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a290:	e853 3f00 	ldrex	r3, [r3]
 800a294:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a298:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a29c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2a6:	643b      	str	r3, [r7, #64]	@ 0x40
 800a2a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a2ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a2ae:	e841 2300 	strex	r3, r2, [r1]
 800a2b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a2b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d1e6      	bne.n	800a288 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	3308      	adds	r3, #8
 800a2c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2c2:	6a3b      	ldr	r3, [r7, #32]
 800a2c4:	e853 3f00 	ldrex	r3, [r3]
 800a2c8:	61fb      	str	r3, [r7, #28]
   return(result);
 800a2ca:	69fa      	ldr	r2, [r7, #28]
 800a2cc:	4b1e      	ldr	r3, [pc, #120]	@ (800a348 <UART_EndRxTransfer+0xc8>)
 800a2ce:	4013      	ands	r3, r2
 800a2d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	3308      	adds	r3, #8
 800a2d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a2da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a2dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a2e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a2e2:	e841 2300 	strex	r3, r2, [r1]
 800a2e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a2e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d1e5      	bne.n	800a2ba <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2f2:	2b01      	cmp	r3, #1
 800a2f4:	d118      	bne.n	800a328 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	e853 3f00 	ldrex	r3, [r3]
 800a302:	60bb      	str	r3, [r7, #8]
   return(result);
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	f023 0310 	bic.w	r3, r3, #16
 800a30a:	647b      	str	r3, [r7, #68]	@ 0x44
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	461a      	mov	r2, r3
 800a312:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a314:	61bb      	str	r3, [r7, #24]
 800a316:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a318:	6979      	ldr	r1, [r7, #20]
 800a31a:	69ba      	ldr	r2, [r7, #24]
 800a31c:	e841 2300 	strex	r3, r2, [r1]
 800a320:	613b      	str	r3, [r7, #16]
   return(result);
 800a322:	693b      	ldr	r3, [r7, #16]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d1e6      	bne.n	800a2f6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2220      	movs	r2, #32
 800a32c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2200      	movs	r2, #0
 800a334:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2200      	movs	r2, #0
 800a33a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a33c:	bf00      	nop
 800a33e:	3754      	adds	r7, #84	@ 0x54
 800a340:	46bd      	mov	sp, r7
 800a342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a346:	4770      	bx	lr
 800a348:	effffffe 	.word	0xeffffffe

0800a34c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b084      	sub	sp, #16
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a358:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	2200      	movs	r2, #0
 800a35e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a362:	68f8      	ldr	r0, [r7, #12]
 800a364:	f7fe ff50 	bl	8009208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a368:	bf00      	nop
 800a36a:	3710      	adds	r7, #16
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bd80      	pop	{r7, pc}

0800a370 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b088      	sub	sp, #32
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	e853 3f00 	ldrex	r3, [r3]
 800a384:	60bb      	str	r3, [r7, #8]
   return(result);
 800a386:	68bb      	ldr	r3, [r7, #8]
 800a388:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a38c:	61fb      	str	r3, [r7, #28]
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	461a      	mov	r2, r3
 800a394:	69fb      	ldr	r3, [r7, #28]
 800a396:	61bb      	str	r3, [r7, #24]
 800a398:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a39a:	6979      	ldr	r1, [r7, #20]
 800a39c:	69ba      	ldr	r2, [r7, #24]
 800a39e:	e841 2300 	strex	r3, r2, [r1]
 800a3a2:	613b      	str	r3, [r7, #16]
   return(result);
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d1e6      	bne.n	800a378 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2220      	movs	r2, #32
 800a3ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a3b8:	6878      	ldr	r0, [r7, #4]
 800a3ba:	f7fe ff1b 	bl	80091f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a3be:	bf00      	nop
 800a3c0:	3720      	adds	r7, #32
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	bd80      	pop	{r7, pc}

0800a3c6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a3c6:	b480      	push	{r7}
 800a3c8:	b083      	sub	sp, #12
 800a3ca:	af00      	add	r7, sp, #0
 800a3cc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a3ce:	bf00      	nop
 800a3d0:	370c      	adds	r7, #12
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d8:	4770      	bx	lr

0800a3da <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a3da:	b480      	push	{r7}
 800a3dc:	b083      	sub	sp, #12
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a3e2:	bf00      	nop
 800a3e4:	370c      	adds	r7, #12
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ec:	4770      	bx	lr

0800a3ee <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a3ee:	b480      	push	{r7}
 800a3f0:	b083      	sub	sp, #12
 800a3f2:	af00      	add	r7, sp, #0
 800a3f4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a3f6:	bf00      	nop
 800a3f8:	370c      	adds	r7, #12
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a400:	4770      	bx	lr

0800a402 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a402:	b480      	push	{r7}
 800a404:	b085      	sub	sp, #20
 800a406:	af00      	add	r7, sp, #0
 800a408:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a410:	2b01      	cmp	r3, #1
 800a412:	d101      	bne.n	800a418 <HAL_UARTEx_DisableFifoMode+0x16>
 800a414:	2302      	movs	r3, #2
 800a416:	e027      	b.n	800a468 <HAL_UARTEx_DisableFifoMode+0x66>
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2201      	movs	r2, #1
 800a41c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2224      	movs	r2, #36	@ 0x24
 800a424:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	681a      	ldr	r2, [r3, #0]
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f022 0201 	bic.w	r2, r2, #1
 800a43e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a446:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2200      	movs	r2, #0
 800a44c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	68fa      	ldr	r2, [r7, #12]
 800a454:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2220      	movs	r2, #32
 800a45a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2200      	movs	r2, #0
 800a462:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a466:	2300      	movs	r3, #0
}
 800a468:	4618      	mov	r0, r3
 800a46a:	3714      	adds	r7, #20
 800a46c:	46bd      	mov	sp, r7
 800a46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a472:	4770      	bx	lr

0800a474 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b084      	sub	sp, #16
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
 800a47c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a484:	2b01      	cmp	r3, #1
 800a486:	d101      	bne.n	800a48c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a488:	2302      	movs	r3, #2
 800a48a:	e02d      	b.n	800a4e8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2201      	movs	r2, #1
 800a490:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2224      	movs	r2, #36	@ 0x24
 800a498:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	681a      	ldr	r2, [r3, #0]
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	f022 0201 	bic.w	r2, r2, #1
 800a4b2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	689b      	ldr	r3, [r3, #8]
 800a4ba:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	683a      	ldr	r2, [r7, #0]
 800a4c4:	430a      	orrs	r2, r1
 800a4c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f000 f84f 	bl	800a56c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	68fa      	ldr	r2, [r7, #12]
 800a4d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2220      	movs	r2, #32
 800a4da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a4e6:	2300      	movs	r3, #0
}
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	3710      	adds	r7, #16
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	bd80      	pop	{r7, pc}

0800a4f0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b084      	sub	sp, #16
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
 800a4f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a500:	2b01      	cmp	r3, #1
 800a502:	d101      	bne.n	800a508 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a504:	2302      	movs	r3, #2
 800a506:	e02d      	b.n	800a564 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2201      	movs	r2, #1
 800a50c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2224      	movs	r2, #36	@ 0x24
 800a514:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	681a      	ldr	r2, [r3, #0]
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	f022 0201 	bic.w	r2, r2, #1
 800a52e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	689b      	ldr	r3, [r3, #8]
 800a536:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	683a      	ldr	r2, [r7, #0]
 800a540:	430a      	orrs	r2, r1
 800a542:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a544:	6878      	ldr	r0, [r7, #4]
 800a546:	f000 f811 	bl	800a56c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	68fa      	ldr	r2, [r7, #12]
 800a550:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2220      	movs	r2, #32
 800a556:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	2200      	movs	r2, #0
 800a55e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a562:	2300      	movs	r3, #0
}
 800a564:	4618      	mov	r0, r3
 800a566:	3710      	adds	r7, #16
 800a568:	46bd      	mov	sp, r7
 800a56a:	bd80      	pop	{r7, pc}

0800a56c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a56c:	b480      	push	{r7}
 800a56e:	b085      	sub	sp, #20
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d108      	bne.n	800a58e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2201      	movs	r2, #1
 800a580:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2201      	movs	r2, #1
 800a588:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a58c:	e031      	b.n	800a5f2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a58e:	2310      	movs	r3, #16
 800a590:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a592:	2310      	movs	r3, #16
 800a594:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	689b      	ldr	r3, [r3, #8]
 800a59c:	0e5b      	lsrs	r3, r3, #25
 800a59e:	b2db      	uxtb	r3, r3
 800a5a0:	f003 0307 	and.w	r3, r3, #7
 800a5a4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	689b      	ldr	r3, [r3, #8]
 800a5ac:	0f5b      	lsrs	r3, r3, #29
 800a5ae:	b2db      	uxtb	r3, r3
 800a5b0:	f003 0307 	and.w	r3, r3, #7
 800a5b4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a5b6:	7bbb      	ldrb	r3, [r7, #14]
 800a5b8:	7b3a      	ldrb	r2, [r7, #12]
 800a5ba:	4911      	ldr	r1, [pc, #68]	@ (800a600 <UARTEx_SetNbDataToProcess+0x94>)
 800a5bc:	5c8a      	ldrb	r2, [r1, r2]
 800a5be:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a5c2:	7b3a      	ldrb	r2, [r7, #12]
 800a5c4:	490f      	ldr	r1, [pc, #60]	@ (800a604 <UARTEx_SetNbDataToProcess+0x98>)
 800a5c6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a5c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a5cc:	b29a      	uxth	r2, r3
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a5d4:	7bfb      	ldrb	r3, [r7, #15]
 800a5d6:	7b7a      	ldrb	r2, [r7, #13]
 800a5d8:	4909      	ldr	r1, [pc, #36]	@ (800a600 <UARTEx_SetNbDataToProcess+0x94>)
 800a5da:	5c8a      	ldrb	r2, [r1, r2]
 800a5dc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a5e0:	7b7a      	ldrb	r2, [r7, #13]
 800a5e2:	4908      	ldr	r1, [pc, #32]	@ (800a604 <UARTEx_SetNbDataToProcess+0x98>)
 800a5e4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a5e6:	fb93 f3f2 	sdiv	r3, r3, r2
 800a5ea:	b29a      	uxth	r2, r3
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a5f2:	bf00      	nop
 800a5f4:	3714      	adds	r7, #20
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fc:	4770      	bx	lr
 800a5fe:	bf00      	nop
 800a600:	0800b5cc 	.word	0x0800b5cc
 800a604:	0800b5d4 	.word	0x0800b5d4

0800a608 <std>:
 800a608:	2300      	movs	r3, #0
 800a60a:	b510      	push	{r4, lr}
 800a60c:	4604      	mov	r4, r0
 800a60e:	e9c0 3300 	strd	r3, r3, [r0]
 800a612:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a616:	6083      	str	r3, [r0, #8]
 800a618:	8181      	strh	r1, [r0, #12]
 800a61a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a61c:	81c2      	strh	r2, [r0, #14]
 800a61e:	6183      	str	r3, [r0, #24]
 800a620:	4619      	mov	r1, r3
 800a622:	2208      	movs	r2, #8
 800a624:	305c      	adds	r0, #92	@ 0x5c
 800a626:	f000 f9f9 	bl	800aa1c <memset>
 800a62a:	4b0d      	ldr	r3, [pc, #52]	@ (800a660 <std+0x58>)
 800a62c:	6263      	str	r3, [r4, #36]	@ 0x24
 800a62e:	4b0d      	ldr	r3, [pc, #52]	@ (800a664 <std+0x5c>)
 800a630:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a632:	4b0d      	ldr	r3, [pc, #52]	@ (800a668 <std+0x60>)
 800a634:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a636:	4b0d      	ldr	r3, [pc, #52]	@ (800a66c <std+0x64>)
 800a638:	6323      	str	r3, [r4, #48]	@ 0x30
 800a63a:	4b0d      	ldr	r3, [pc, #52]	@ (800a670 <std+0x68>)
 800a63c:	6224      	str	r4, [r4, #32]
 800a63e:	429c      	cmp	r4, r3
 800a640:	d006      	beq.n	800a650 <std+0x48>
 800a642:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a646:	4294      	cmp	r4, r2
 800a648:	d002      	beq.n	800a650 <std+0x48>
 800a64a:	33d0      	adds	r3, #208	@ 0xd0
 800a64c:	429c      	cmp	r4, r3
 800a64e:	d105      	bne.n	800a65c <std+0x54>
 800a650:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a658:	f000 ba58 	b.w	800ab0c <__retarget_lock_init_recursive>
 800a65c:	bd10      	pop	{r4, pc}
 800a65e:	bf00      	nop
 800a660:	0800a86d 	.word	0x0800a86d
 800a664:	0800a88f 	.word	0x0800a88f
 800a668:	0800a8c7 	.word	0x0800a8c7
 800a66c:	0800a8eb 	.word	0x0800a8eb
 800a670:	24000764 	.word	0x24000764

0800a674 <stdio_exit_handler>:
 800a674:	4a02      	ldr	r2, [pc, #8]	@ (800a680 <stdio_exit_handler+0xc>)
 800a676:	4903      	ldr	r1, [pc, #12]	@ (800a684 <stdio_exit_handler+0x10>)
 800a678:	4803      	ldr	r0, [pc, #12]	@ (800a688 <stdio_exit_handler+0x14>)
 800a67a:	f000 b869 	b.w	800a750 <_fwalk_sglue>
 800a67e:	bf00      	nop
 800a680:	24000010 	.word	0x24000010
 800a684:	0800b3a9 	.word	0x0800b3a9
 800a688:	24000020 	.word	0x24000020

0800a68c <cleanup_stdio>:
 800a68c:	6841      	ldr	r1, [r0, #4]
 800a68e:	4b0c      	ldr	r3, [pc, #48]	@ (800a6c0 <cleanup_stdio+0x34>)
 800a690:	4299      	cmp	r1, r3
 800a692:	b510      	push	{r4, lr}
 800a694:	4604      	mov	r4, r0
 800a696:	d001      	beq.n	800a69c <cleanup_stdio+0x10>
 800a698:	f000 fe86 	bl	800b3a8 <_fflush_r>
 800a69c:	68a1      	ldr	r1, [r4, #8]
 800a69e:	4b09      	ldr	r3, [pc, #36]	@ (800a6c4 <cleanup_stdio+0x38>)
 800a6a0:	4299      	cmp	r1, r3
 800a6a2:	d002      	beq.n	800a6aa <cleanup_stdio+0x1e>
 800a6a4:	4620      	mov	r0, r4
 800a6a6:	f000 fe7f 	bl	800b3a8 <_fflush_r>
 800a6aa:	68e1      	ldr	r1, [r4, #12]
 800a6ac:	4b06      	ldr	r3, [pc, #24]	@ (800a6c8 <cleanup_stdio+0x3c>)
 800a6ae:	4299      	cmp	r1, r3
 800a6b0:	d004      	beq.n	800a6bc <cleanup_stdio+0x30>
 800a6b2:	4620      	mov	r0, r4
 800a6b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6b8:	f000 be76 	b.w	800b3a8 <_fflush_r>
 800a6bc:	bd10      	pop	{r4, pc}
 800a6be:	bf00      	nop
 800a6c0:	24000764 	.word	0x24000764
 800a6c4:	240007cc 	.word	0x240007cc
 800a6c8:	24000834 	.word	0x24000834

0800a6cc <global_stdio_init.part.0>:
 800a6cc:	b510      	push	{r4, lr}
 800a6ce:	4b0b      	ldr	r3, [pc, #44]	@ (800a6fc <global_stdio_init.part.0+0x30>)
 800a6d0:	4c0b      	ldr	r4, [pc, #44]	@ (800a700 <global_stdio_init.part.0+0x34>)
 800a6d2:	4a0c      	ldr	r2, [pc, #48]	@ (800a704 <global_stdio_init.part.0+0x38>)
 800a6d4:	601a      	str	r2, [r3, #0]
 800a6d6:	4620      	mov	r0, r4
 800a6d8:	2200      	movs	r2, #0
 800a6da:	2104      	movs	r1, #4
 800a6dc:	f7ff ff94 	bl	800a608 <std>
 800a6e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a6e4:	2201      	movs	r2, #1
 800a6e6:	2109      	movs	r1, #9
 800a6e8:	f7ff ff8e 	bl	800a608 <std>
 800a6ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a6f0:	2202      	movs	r2, #2
 800a6f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6f6:	2112      	movs	r1, #18
 800a6f8:	f7ff bf86 	b.w	800a608 <std>
 800a6fc:	2400089c 	.word	0x2400089c
 800a700:	24000764 	.word	0x24000764
 800a704:	0800a675 	.word	0x0800a675

0800a708 <__sfp_lock_acquire>:
 800a708:	4801      	ldr	r0, [pc, #4]	@ (800a710 <__sfp_lock_acquire+0x8>)
 800a70a:	f000 ba00 	b.w	800ab0e <__retarget_lock_acquire_recursive>
 800a70e:	bf00      	nop
 800a710:	240008a5 	.word	0x240008a5

0800a714 <__sfp_lock_release>:
 800a714:	4801      	ldr	r0, [pc, #4]	@ (800a71c <__sfp_lock_release+0x8>)
 800a716:	f000 b9fb 	b.w	800ab10 <__retarget_lock_release_recursive>
 800a71a:	bf00      	nop
 800a71c:	240008a5 	.word	0x240008a5

0800a720 <__sinit>:
 800a720:	b510      	push	{r4, lr}
 800a722:	4604      	mov	r4, r0
 800a724:	f7ff fff0 	bl	800a708 <__sfp_lock_acquire>
 800a728:	6a23      	ldr	r3, [r4, #32]
 800a72a:	b11b      	cbz	r3, 800a734 <__sinit+0x14>
 800a72c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a730:	f7ff bff0 	b.w	800a714 <__sfp_lock_release>
 800a734:	4b04      	ldr	r3, [pc, #16]	@ (800a748 <__sinit+0x28>)
 800a736:	6223      	str	r3, [r4, #32]
 800a738:	4b04      	ldr	r3, [pc, #16]	@ (800a74c <__sinit+0x2c>)
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d1f5      	bne.n	800a72c <__sinit+0xc>
 800a740:	f7ff ffc4 	bl	800a6cc <global_stdio_init.part.0>
 800a744:	e7f2      	b.n	800a72c <__sinit+0xc>
 800a746:	bf00      	nop
 800a748:	0800a68d 	.word	0x0800a68d
 800a74c:	2400089c 	.word	0x2400089c

0800a750 <_fwalk_sglue>:
 800a750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a754:	4607      	mov	r7, r0
 800a756:	4688      	mov	r8, r1
 800a758:	4614      	mov	r4, r2
 800a75a:	2600      	movs	r6, #0
 800a75c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a760:	f1b9 0901 	subs.w	r9, r9, #1
 800a764:	d505      	bpl.n	800a772 <_fwalk_sglue+0x22>
 800a766:	6824      	ldr	r4, [r4, #0]
 800a768:	2c00      	cmp	r4, #0
 800a76a:	d1f7      	bne.n	800a75c <_fwalk_sglue+0xc>
 800a76c:	4630      	mov	r0, r6
 800a76e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a772:	89ab      	ldrh	r3, [r5, #12]
 800a774:	2b01      	cmp	r3, #1
 800a776:	d907      	bls.n	800a788 <_fwalk_sglue+0x38>
 800a778:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a77c:	3301      	adds	r3, #1
 800a77e:	d003      	beq.n	800a788 <_fwalk_sglue+0x38>
 800a780:	4629      	mov	r1, r5
 800a782:	4638      	mov	r0, r7
 800a784:	47c0      	blx	r8
 800a786:	4306      	orrs	r6, r0
 800a788:	3568      	adds	r5, #104	@ 0x68
 800a78a:	e7e9      	b.n	800a760 <_fwalk_sglue+0x10>

0800a78c <iprintf>:
 800a78c:	b40f      	push	{r0, r1, r2, r3}
 800a78e:	b507      	push	{r0, r1, r2, lr}
 800a790:	4906      	ldr	r1, [pc, #24]	@ (800a7ac <iprintf+0x20>)
 800a792:	ab04      	add	r3, sp, #16
 800a794:	6808      	ldr	r0, [r1, #0]
 800a796:	f853 2b04 	ldr.w	r2, [r3], #4
 800a79a:	6881      	ldr	r1, [r0, #8]
 800a79c:	9301      	str	r3, [sp, #4]
 800a79e:	f000 fadb 	bl	800ad58 <_vfiprintf_r>
 800a7a2:	b003      	add	sp, #12
 800a7a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7a8:	b004      	add	sp, #16
 800a7aa:	4770      	bx	lr
 800a7ac:	2400001c 	.word	0x2400001c

0800a7b0 <_puts_r>:
 800a7b0:	6a03      	ldr	r3, [r0, #32]
 800a7b2:	b570      	push	{r4, r5, r6, lr}
 800a7b4:	6884      	ldr	r4, [r0, #8]
 800a7b6:	4605      	mov	r5, r0
 800a7b8:	460e      	mov	r6, r1
 800a7ba:	b90b      	cbnz	r3, 800a7c0 <_puts_r+0x10>
 800a7bc:	f7ff ffb0 	bl	800a720 <__sinit>
 800a7c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a7c2:	07db      	lsls	r3, r3, #31
 800a7c4:	d405      	bmi.n	800a7d2 <_puts_r+0x22>
 800a7c6:	89a3      	ldrh	r3, [r4, #12]
 800a7c8:	0598      	lsls	r0, r3, #22
 800a7ca:	d402      	bmi.n	800a7d2 <_puts_r+0x22>
 800a7cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7ce:	f000 f99e 	bl	800ab0e <__retarget_lock_acquire_recursive>
 800a7d2:	89a3      	ldrh	r3, [r4, #12]
 800a7d4:	0719      	lsls	r1, r3, #28
 800a7d6:	d502      	bpl.n	800a7de <_puts_r+0x2e>
 800a7d8:	6923      	ldr	r3, [r4, #16]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d135      	bne.n	800a84a <_puts_r+0x9a>
 800a7de:	4621      	mov	r1, r4
 800a7e0:	4628      	mov	r0, r5
 800a7e2:	f000 f8c5 	bl	800a970 <__swsetup_r>
 800a7e6:	b380      	cbz	r0, 800a84a <_puts_r+0x9a>
 800a7e8:	f04f 35ff 	mov.w	r5, #4294967295
 800a7ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a7ee:	07da      	lsls	r2, r3, #31
 800a7f0:	d405      	bmi.n	800a7fe <_puts_r+0x4e>
 800a7f2:	89a3      	ldrh	r3, [r4, #12]
 800a7f4:	059b      	lsls	r3, r3, #22
 800a7f6:	d402      	bmi.n	800a7fe <_puts_r+0x4e>
 800a7f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7fa:	f000 f989 	bl	800ab10 <__retarget_lock_release_recursive>
 800a7fe:	4628      	mov	r0, r5
 800a800:	bd70      	pop	{r4, r5, r6, pc}
 800a802:	2b00      	cmp	r3, #0
 800a804:	da04      	bge.n	800a810 <_puts_r+0x60>
 800a806:	69a2      	ldr	r2, [r4, #24]
 800a808:	429a      	cmp	r2, r3
 800a80a:	dc17      	bgt.n	800a83c <_puts_r+0x8c>
 800a80c:	290a      	cmp	r1, #10
 800a80e:	d015      	beq.n	800a83c <_puts_r+0x8c>
 800a810:	6823      	ldr	r3, [r4, #0]
 800a812:	1c5a      	adds	r2, r3, #1
 800a814:	6022      	str	r2, [r4, #0]
 800a816:	7019      	strb	r1, [r3, #0]
 800a818:	68a3      	ldr	r3, [r4, #8]
 800a81a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a81e:	3b01      	subs	r3, #1
 800a820:	60a3      	str	r3, [r4, #8]
 800a822:	2900      	cmp	r1, #0
 800a824:	d1ed      	bne.n	800a802 <_puts_r+0x52>
 800a826:	2b00      	cmp	r3, #0
 800a828:	da11      	bge.n	800a84e <_puts_r+0x9e>
 800a82a:	4622      	mov	r2, r4
 800a82c:	210a      	movs	r1, #10
 800a82e:	4628      	mov	r0, r5
 800a830:	f000 f85f 	bl	800a8f2 <__swbuf_r>
 800a834:	3001      	adds	r0, #1
 800a836:	d0d7      	beq.n	800a7e8 <_puts_r+0x38>
 800a838:	250a      	movs	r5, #10
 800a83a:	e7d7      	b.n	800a7ec <_puts_r+0x3c>
 800a83c:	4622      	mov	r2, r4
 800a83e:	4628      	mov	r0, r5
 800a840:	f000 f857 	bl	800a8f2 <__swbuf_r>
 800a844:	3001      	adds	r0, #1
 800a846:	d1e7      	bne.n	800a818 <_puts_r+0x68>
 800a848:	e7ce      	b.n	800a7e8 <_puts_r+0x38>
 800a84a:	3e01      	subs	r6, #1
 800a84c:	e7e4      	b.n	800a818 <_puts_r+0x68>
 800a84e:	6823      	ldr	r3, [r4, #0]
 800a850:	1c5a      	adds	r2, r3, #1
 800a852:	6022      	str	r2, [r4, #0]
 800a854:	220a      	movs	r2, #10
 800a856:	701a      	strb	r2, [r3, #0]
 800a858:	e7ee      	b.n	800a838 <_puts_r+0x88>
	...

0800a85c <puts>:
 800a85c:	4b02      	ldr	r3, [pc, #8]	@ (800a868 <puts+0xc>)
 800a85e:	4601      	mov	r1, r0
 800a860:	6818      	ldr	r0, [r3, #0]
 800a862:	f7ff bfa5 	b.w	800a7b0 <_puts_r>
 800a866:	bf00      	nop
 800a868:	2400001c 	.word	0x2400001c

0800a86c <__sread>:
 800a86c:	b510      	push	{r4, lr}
 800a86e:	460c      	mov	r4, r1
 800a870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a874:	f000 f8fc 	bl	800aa70 <_read_r>
 800a878:	2800      	cmp	r0, #0
 800a87a:	bfab      	itete	ge
 800a87c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a87e:	89a3      	ldrhlt	r3, [r4, #12]
 800a880:	181b      	addge	r3, r3, r0
 800a882:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a886:	bfac      	ite	ge
 800a888:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a88a:	81a3      	strhlt	r3, [r4, #12]
 800a88c:	bd10      	pop	{r4, pc}

0800a88e <__swrite>:
 800a88e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a892:	461f      	mov	r7, r3
 800a894:	898b      	ldrh	r3, [r1, #12]
 800a896:	05db      	lsls	r3, r3, #23
 800a898:	4605      	mov	r5, r0
 800a89a:	460c      	mov	r4, r1
 800a89c:	4616      	mov	r6, r2
 800a89e:	d505      	bpl.n	800a8ac <__swrite+0x1e>
 800a8a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8a4:	2302      	movs	r3, #2
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	f000 f8d0 	bl	800aa4c <_lseek_r>
 800a8ac:	89a3      	ldrh	r3, [r4, #12]
 800a8ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a8b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a8b6:	81a3      	strh	r3, [r4, #12]
 800a8b8:	4632      	mov	r2, r6
 800a8ba:	463b      	mov	r3, r7
 800a8bc:	4628      	mov	r0, r5
 800a8be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a8c2:	f000 b8e7 	b.w	800aa94 <_write_r>

0800a8c6 <__sseek>:
 800a8c6:	b510      	push	{r4, lr}
 800a8c8:	460c      	mov	r4, r1
 800a8ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8ce:	f000 f8bd 	bl	800aa4c <_lseek_r>
 800a8d2:	1c43      	adds	r3, r0, #1
 800a8d4:	89a3      	ldrh	r3, [r4, #12]
 800a8d6:	bf15      	itete	ne
 800a8d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a8da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a8de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a8e2:	81a3      	strheq	r3, [r4, #12]
 800a8e4:	bf18      	it	ne
 800a8e6:	81a3      	strhne	r3, [r4, #12]
 800a8e8:	bd10      	pop	{r4, pc}

0800a8ea <__sclose>:
 800a8ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8ee:	f000 b89d 	b.w	800aa2c <_close_r>

0800a8f2 <__swbuf_r>:
 800a8f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8f4:	460e      	mov	r6, r1
 800a8f6:	4614      	mov	r4, r2
 800a8f8:	4605      	mov	r5, r0
 800a8fa:	b118      	cbz	r0, 800a904 <__swbuf_r+0x12>
 800a8fc:	6a03      	ldr	r3, [r0, #32]
 800a8fe:	b90b      	cbnz	r3, 800a904 <__swbuf_r+0x12>
 800a900:	f7ff ff0e 	bl	800a720 <__sinit>
 800a904:	69a3      	ldr	r3, [r4, #24]
 800a906:	60a3      	str	r3, [r4, #8]
 800a908:	89a3      	ldrh	r3, [r4, #12]
 800a90a:	071a      	lsls	r2, r3, #28
 800a90c:	d501      	bpl.n	800a912 <__swbuf_r+0x20>
 800a90e:	6923      	ldr	r3, [r4, #16]
 800a910:	b943      	cbnz	r3, 800a924 <__swbuf_r+0x32>
 800a912:	4621      	mov	r1, r4
 800a914:	4628      	mov	r0, r5
 800a916:	f000 f82b 	bl	800a970 <__swsetup_r>
 800a91a:	b118      	cbz	r0, 800a924 <__swbuf_r+0x32>
 800a91c:	f04f 37ff 	mov.w	r7, #4294967295
 800a920:	4638      	mov	r0, r7
 800a922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a924:	6823      	ldr	r3, [r4, #0]
 800a926:	6922      	ldr	r2, [r4, #16]
 800a928:	1a98      	subs	r0, r3, r2
 800a92a:	6963      	ldr	r3, [r4, #20]
 800a92c:	b2f6      	uxtb	r6, r6
 800a92e:	4283      	cmp	r3, r0
 800a930:	4637      	mov	r7, r6
 800a932:	dc05      	bgt.n	800a940 <__swbuf_r+0x4e>
 800a934:	4621      	mov	r1, r4
 800a936:	4628      	mov	r0, r5
 800a938:	f000 fd36 	bl	800b3a8 <_fflush_r>
 800a93c:	2800      	cmp	r0, #0
 800a93e:	d1ed      	bne.n	800a91c <__swbuf_r+0x2a>
 800a940:	68a3      	ldr	r3, [r4, #8]
 800a942:	3b01      	subs	r3, #1
 800a944:	60a3      	str	r3, [r4, #8]
 800a946:	6823      	ldr	r3, [r4, #0]
 800a948:	1c5a      	adds	r2, r3, #1
 800a94a:	6022      	str	r2, [r4, #0]
 800a94c:	701e      	strb	r6, [r3, #0]
 800a94e:	6962      	ldr	r2, [r4, #20]
 800a950:	1c43      	adds	r3, r0, #1
 800a952:	429a      	cmp	r2, r3
 800a954:	d004      	beq.n	800a960 <__swbuf_r+0x6e>
 800a956:	89a3      	ldrh	r3, [r4, #12]
 800a958:	07db      	lsls	r3, r3, #31
 800a95a:	d5e1      	bpl.n	800a920 <__swbuf_r+0x2e>
 800a95c:	2e0a      	cmp	r6, #10
 800a95e:	d1df      	bne.n	800a920 <__swbuf_r+0x2e>
 800a960:	4621      	mov	r1, r4
 800a962:	4628      	mov	r0, r5
 800a964:	f000 fd20 	bl	800b3a8 <_fflush_r>
 800a968:	2800      	cmp	r0, #0
 800a96a:	d0d9      	beq.n	800a920 <__swbuf_r+0x2e>
 800a96c:	e7d6      	b.n	800a91c <__swbuf_r+0x2a>
	...

0800a970 <__swsetup_r>:
 800a970:	b538      	push	{r3, r4, r5, lr}
 800a972:	4b29      	ldr	r3, [pc, #164]	@ (800aa18 <__swsetup_r+0xa8>)
 800a974:	4605      	mov	r5, r0
 800a976:	6818      	ldr	r0, [r3, #0]
 800a978:	460c      	mov	r4, r1
 800a97a:	b118      	cbz	r0, 800a984 <__swsetup_r+0x14>
 800a97c:	6a03      	ldr	r3, [r0, #32]
 800a97e:	b90b      	cbnz	r3, 800a984 <__swsetup_r+0x14>
 800a980:	f7ff fece 	bl	800a720 <__sinit>
 800a984:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a988:	0719      	lsls	r1, r3, #28
 800a98a:	d422      	bmi.n	800a9d2 <__swsetup_r+0x62>
 800a98c:	06da      	lsls	r2, r3, #27
 800a98e:	d407      	bmi.n	800a9a0 <__swsetup_r+0x30>
 800a990:	2209      	movs	r2, #9
 800a992:	602a      	str	r2, [r5, #0]
 800a994:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a998:	81a3      	strh	r3, [r4, #12]
 800a99a:	f04f 30ff 	mov.w	r0, #4294967295
 800a99e:	e033      	b.n	800aa08 <__swsetup_r+0x98>
 800a9a0:	0758      	lsls	r0, r3, #29
 800a9a2:	d512      	bpl.n	800a9ca <__swsetup_r+0x5a>
 800a9a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a9a6:	b141      	cbz	r1, 800a9ba <__swsetup_r+0x4a>
 800a9a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a9ac:	4299      	cmp	r1, r3
 800a9ae:	d002      	beq.n	800a9b6 <__swsetup_r+0x46>
 800a9b0:	4628      	mov	r0, r5
 800a9b2:	f000 f8af 	bl	800ab14 <_free_r>
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a9ba:	89a3      	ldrh	r3, [r4, #12]
 800a9bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a9c0:	81a3      	strh	r3, [r4, #12]
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	6063      	str	r3, [r4, #4]
 800a9c6:	6923      	ldr	r3, [r4, #16]
 800a9c8:	6023      	str	r3, [r4, #0]
 800a9ca:	89a3      	ldrh	r3, [r4, #12]
 800a9cc:	f043 0308 	orr.w	r3, r3, #8
 800a9d0:	81a3      	strh	r3, [r4, #12]
 800a9d2:	6923      	ldr	r3, [r4, #16]
 800a9d4:	b94b      	cbnz	r3, 800a9ea <__swsetup_r+0x7a>
 800a9d6:	89a3      	ldrh	r3, [r4, #12]
 800a9d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a9dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9e0:	d003      	beq.n	800a9ea <__swsetup_r+0x7a>
 800a9e2:	4621      	mov	r1, r4
 800a9e4:	4628      	mov	r0, r5
 800a9e6:	f000 fd2d 	bl	800b444 <__smakebuf_r>
 800a9ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9ee:	f013 0201 	ands.w	r2, r3, #1
 800a9f2:	d00a      	beq.n	800aa0a <__swsetup_r+0x9a>
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	60a2      	str	r2, [r4, #8]
 800a9f8:	6962      	ldr	r2, [r4, #20]
 800a9fa:	4252      	negs	r2, r2
 800a9fc:	61a2      	str	r2, [r4, #24]
 800a9fe:	6922      	ldr	r2, [r4, #16]
 800aa00:	b942      	cbnz	r2, 800aa14 <__swsetup_r+0xa4>
 800aa02:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aa06:	d1c5      	bne.n	800a994 <__swsetup_r+0x24>
 800aa08:	bd38      	pop	{r3, r4, r5, pc}
 800aa0a:	0799      	lsls	r1, r3, #30
 800aa0c:	bf58      	it	pl
 800aa0e:	6962      	ldrpl	r2, [r4, #20]
 800aa10:	60a2      	str	r2, [r4, #8]
 800aa12:	e7f4      	b.n	800a9fe <__swsetup_r+0x8e>
 800aa14:	2000      	movs	r0, #0
 800aa16:	e7f7      	b.n	800aa08 <__swsetup_r+0x98>
 800aa18:	2400001c 	.word	0x2400001c

0800aa1c <memset>:
 800aa1c:	4402      	add	r2, r0
 800aa1e:	4603      	mov	r3, r0
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d100      	bne.n	800aa26 <memset+0xa>
 800aa24:	4770      	bx	lr
 800aa26:	f803 1b01 	strb.w	r1, [r3], #1
 800aa2a:	e7f9      	b.n	800aa20 <memset+0x4>

0800aa2c <_close_r>:
 800aa2c:	b538      	push	{r3, r4, r5, lr}
 800aa2e:	4d06      	ldr	r5, [pc, #24]	@ (800aa48 <_close_r+0x1c>)
 800aa30:	2300      	movs	r3, #0
 800aa32:	4604      	mov	r4, r0
 800aa34:	4608      	mov	r0, r1
 800aa36:	602b      	str	r3, [r5, #0]
 800aa38:	f7f6 fc66 	bl	8001308 <_close>
 800aa3c:	1c43      	adds	r3, r0, #1
 800aa3e:	d102      	bne.n	800aa46 <_close_r+0x1a>
 800aa40:	682b      	ldr	r3, [r5, #0]
 800aa42:	b103      	cbz	r3, 800aa46 <_close_r+0x1a>
 800aa44:	6023      	str	r3, [r4, #0]
 800aa46:	bd38      	pop	{r3, r4, r5, pc}
 800aa48:	240008a0 	.word	0x240008a0

0800aa4c <_lseek_r>:
 800aa4c:	b538      	push	{r3, r4, r5, lr}
 800aa4e:	4d07      	ldr	r5, [pc, #28]	@ (800aa6c <_lseek_r+0x20>)
 800aa50:	4604      	mov	r4, r0
 800aa52:	4608      	mov	r0, r1
 800aa54:	4611      	mov	r1, r2
 800aa56:	2200      	movs	r2, #0
 800aa58:	602a      	str	r2, [r5, #0]
 800aa5a:	461a      	mov	r2, r3
 800aa5c:	f7f6 fc7b 	bl	8001356 <_lseek>
 800aa60:	1c43      	adds	r3, r0, #1
 800aa62:	d102      	bne.n	800aa6a <_lseek_r+0x1e>
 800aa64:	682b      	ldr	r3, [r5, #0]
 800aa66:	b103      	cbz	r3, 800aa6a <_lseek_r+0x1e>
 800aa68:	6023      	str	r3, [r4, #0]
 800aa6a:	bd38      	pop	{r3, r4, r5, pc}
 800aa6c:	240008a0 	.word	0x240008a0

0800aa70 <_read_r>:
 800aa70:	b538      	push	{r3, r4, r5, lr}
 800aa72:	4d07      	ldr	r5, [pc, #28]	@ (800aa90 <_read_r+0x20>)
 800aa74:	4604      	mov	r4, r0
 800aa76:	4608      	mov	r0, r1
 800aa78:	4611      	mov	r1, r2
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	602a      	str	r2, [r5, #0]
 800aa7e:	461a      	mov	r2, r3
 800aa80:	f7f6 fc09 	bl	8001296 <_read>
 800aa84:	1c43      	adds	r3, r0, #1
 800aa86:	d102      	bne.n	800aa8e <_read_r+0x1e>
 800aa88:	682b      	ldr	r3, [r5, #0]
 800aa8a:	b103      	cbz	r3, 800aa8e <_read_r+0x1e>
 800aa8c:	6023      	str	r3, [r4, #0]
 800aa8e:	bd38      	pop	{r3, r4, r5, pc}
 800aa90:	240008a0 	.word	0x240008a0

0800aa94 <_write_r>:
 800aa94:	b538      	push	{r3, r4, r5, lr}
 800aa96:	4d07      	ldr	r5, [pc, #28]	@ (800aab4 <_write_r+0x20>)
 800aa98:	4604      	mov	r4, r0
 800aa9a:	4608      	mov	r0, r1
 800aa9c:	4611      	mov	r1, r2
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	602a      	str	r2, [r5, #0]
 800aaa2:	461a      	mov	r2, r3
 800aaa4:	f7f6 fc14 	bl	80012d0 <_write>
 800aaa8:	1c43      	adds	r3, r0, #1
 800aaaa:	d102      	bne.n	800aab2 <_write_r+0x1e>
 800aaac:	682b      	ldr	r3, [r5, #0]
 800aaae:	b103      	cbz	r3, 800aab2 <_write_r+0x1e>
 800aab0:	6023      	str	r3, [r4, #0]
 800aab2:	bd38      	pop	{r3, r4, r5, pc}
 800aab4:	240008a0 	.word	0x240008a0

0800aab8 <__errno>:
 800aab8:	4b01      	ldr	r3, [pc, #4]	@ (800aac0 <__errno+0x8>)
 800aaba:	6818      	ldr	r0, [r3, #0]
 800aabc:	4770      	bx	lr
 800aabe:	bf00      	nop
 800aac0:	2400001c 	.word	0x2400001c

0800aac4 <__libc_init_array>:
 800aac4:	b570      	push	{r4, r5, r6, lr}
 800aac6:	4d0d      	ldr	r5, [pc, #52]	@ (800aafc <__libc_init_array+0x38>)
 800aac8:	4c0d      	ldr	r4, [pc, #52]	@ (800ab00 <__libc_init_array+0x3c>)
 800aaca:	1b64      	subs	r4, r4, r5
 800aacc:	10a4      	asrs	r4, r4, #2
 800aace:	2600      	movs	r6, #0
 800aad0:	42a6      	cmp	r6, r4
 800aad2:	d109      	bne.n	800aae8 <__libc_init_array+0x24>
 800aad4:	4d0b      	ldr	r5, [pc, #44]	@ (800ab04 <__libc_init_array+0x40>)
 800aad6:	4c0c      	ldr	r4, [pc, #48]	@ (800ab08 <__libc_init_array+0x44>)
 800aad8:	f000 fd22 	bl	800b520 <_init>
 800aadc:	1b64      	subs	r4, r4, r5
 800aade:	10a4      	asrs	r4, r4, #2
 800aae0:	2600      	movs	r6, #0
 800aae2:	42a6      	cmp	r6, r4
 800aae4:	d105      	bne.n	800aaf2 <__libc_init_array+0x2e>
 800aae6:	bd70      	pop	{r4, r5, r6, pc}
 800aae8:	f855 3b04 	ldr.w	r3, [r5], #4
 800aaec:	4798      	blx	r3
 800aaee:	3601      	adds	r6, #1
 800aaf0:	e7ee      	b.n	800aad0 <__libc_init_array+0xc>
 800aaf2:	f855 3b04 	ldr.w	r3, [r5], #4
 800aaf6:	4798      	blx	r3
 800aaf8:	3601      	adds	r6, #1
 800aafa:	e7f2      	b.n	800aae2 <__libc_init_array+0x1e>
 800aafc:	0800b618 	.word	0x0800b618
 800ab00:	0800b618 	.word	0x0800b618
 800ab04:	0800b618 	.word	0x0800b618
 800ab08:	0800b61c 	.word	0x0800b61c

0800ab0c <__retarget_lock_init_recursive>:
 800ab0c:	4770      	bx	lr

0800ab0e <__retarget_lock_acquire_recursive>:
 800ab0e:	4770      	bx	lr

0800ab10 <__retarget_lock_release_recursive>:
 800ab10:	4770      	bx	lr
	...

0800ab14 <_free_r>:
 800ab14:	b538      	push	{r3, r4, r5, lr}
 800ab16:	4605      	mov	r5, r0
 800ab18:	2900      	cmp	r1, #0
 800ab1a:	d041      	beq.n	800aba0 <_free_r+0x8c>
 800ab1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab20:	1f0c      	subs	r4, r1, #4
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	bfb8      	it	lt
 800ab26:	18e4      	addlt	r4, r4, r3
 800ab28:	f000 f8e0 	bl	800acec <__malloc_lock>
 800ab2c:	4a1d      	ldr	r2, [pc, #116]	@ (800aba4 <_free_r+0x90>)
 800ab2e:	6813      	ldr	r3, [r2, #0]
 800ab30:	b933      	cbnz	r3, 800ab40 <_free_r+0x2c>
 800ab32:	6063      	str	r3, [r4, #4]
 800ab34:	6014      	str	r4, [r2, #0]
 800ab36:	4628      	mov	r0, r5
 800ab38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab3c:	f000 b8dc 	b.w	800acf8 <__malloc_unlock>
 800ab40:	42a3      	cmp	r3, r4
 800ab42:	d908      	bls.n	800ab56 <_free_r+0x42>
 800ab44:	6820      	ldr	r0, [r4, #0]
 800ab46:	1821      	adds	r1, r4, r0
 800ab48:	428b      	cmp	r3, r1
 800ab4a:	bf01      	itttt	eq
 800ab4c:	6819      	ldreq	r1, [r3, #0]
 800ab4e:	685b      	ldreq	r3, [r3, #4]
 800ab50:	1809      	addeq	r1, r1, r0
 800ab52:	6021      	streq	r1, [r4, #0]
 800ab54:	e7ed      	b.n	800ab32 <_free_r+0x1e>
 800ab56:	461a      	mov	r2, r3
 800ab58:	685b      	ldr	r3, [r3, #4]
 800ab5a:	b10b      	cbz	r3, 800ab60 <_free_r+0x4c>
 800ab5c:	42a3      	cmp	r3, r4
 800ab5e:	d9fa      	bls.n	800ab56 <_free_r+0x42>
 800ab60:	6811      	ldr	r1, [r2, #0]
 800ab62:	1850      	adds	r0, r2, r1
 800ab64:	42a0      	cmp	r0, r4
 800ab66:	d10b      	bne.n	800ab80 <_free_r+0x6c>
 800ab68:	6820      	ldr	r0, [r4, #0]
 800ab6a:	4401      	add	r1, r0
 800ab6c:	1850      	adds	r0, r2, r1
 800ab6e:	4283      	cmp	r3, r0
 800ab70:	6011      	str	r1, [r2, #0]
 800ab72:	d1e0      	bne.n	800ab36 <_free_r+0x22>
 800ab74:	6818      	ldr	r0, [r3, #0]
 800ab76:	685b      	ldr	r3, [r3, #4]
 800ab78:	6053      	str	r3, [r2, #4]
 800ab7a:	4408      	add	r0, r1
 800ab7c:	6010      	str	r0, [r2, #0]
 800ab7e:	e7da      	b.n	800ab36 <_free_r+0x22>
 800ab80:	d902      	bls.n	800ab88 <_free_r+0x74>
 800ab82:	230c      	movs	r3, #12
 800ab84:	602b      	str	r3, [r5, #0]
 800ab86:	e7d6      	b.n	800ab36 <_free_r+0x22>
 800ab88:	6820      	ldr	r0, [r4, #0]
 800ab8a:	1821      	adds	r1, r4, r0
 800ab8c:	428b      	cmp	r3, r1
 800ab8e:	bf04      	itt	eq
 800ab90:	6819      	ldreq	r1, [r3, #0]
 800ab92:	685b      	ldreq	r3, [r3, #4]
 800ab94:	6063      	str	r3, [r4, #4]
 800ab96:	bf04      	itt	eq
 800ab98:	1809      	addeq	r1, r1, r0
 800ab9a:	6021      	streq	r1, [r4, #0]
 800ab9c:	6054      	str	r4, [r2, #4]
 800ab9e:	e7ca      	b.n	800ab36 <_free_r+0x22>
 800aba0:	bd38      	pop	{r3, r4, r5, pc}
 800aba2:	bf00      	nop
 800aba4:	240008ac 	.word	0x240008ac

0800aba8 <sbrk_aligned>:
 800aba8:	b570      	push	{r4, r5, r6, lr}
 800abaa:	4e0f      	ldr	r6, [pc, #60]	@ (800abe8 <sbrk_aligned+0x40>)
 800abac:	460c      	mov	r4, r1
 800abae:	6831      	ldr	r1, [r6, #0]
 800abb0:	4605      	mov	r5, r0
 800abb2:	b911      	cbnz	r1, 800abba <sbrk_aligned+0x12>
 800abb4:	f000 fca4 	bl	800b500 <_sbrk_r>
 800abb8:	6030      	str	r0, [r6, #0]
 800abba:	4621      	mov	r1, r4
 800abbc:	4628      	mov	r0, r5
 800abbe:	f000 fc9f 	bl	800b500 <_sbrk_r>
 800abc2:	1c43      	adds	r3, r0, #1
 800abc4:	d103      	bne.n	800abce <sbrk_aligned+0x26>
 800abc6:	f04f 34ff 	mov.w	r4, #4294967295
 800abca:	4620      	mov	r0, r4
 800abcc:	bd70      	pop	{r4, r5, r6, pc}
 800abce:	1cc4      	adds	r4, r0, #3
 800abd0:	f024 0403 	bic.w	r4, r4, #3
 800abd4:	42a0      	cmp	r0, r4
 800abd6:	d0f8      	beq.n	800abca <sbrk_aligned+0x22>
 800abd8:	1a21      	subs	r1, r4, r0
 800abda:	4628      	mov	r0, r5
 800abdc:	f000 fc90 	bl	800b500 <_sbrk_r>
 800abe0:	3001      	adds	r0, #1
 800abe2:	d1f2      	bne.n	800abca <sbrk_aligned+0x22>
 800abe4:	e7ef      	b.n	800abc6 <sbrk_aligned+0x1e>
 800abe6:	bf00      	nop
 800abe8:	240008a8 	.word	0x240008a8

0800abec <_malloc_r>:
 800abec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abf0:	1ccd      	adds	r5, r1, #3
 800abf2:	f025 0503 	bic.w	r5, r5, #3
 800abf6:	3508      	adds	r5, #8
 800abf8:	2d0c      	cmp	r5, #12
 800abfa:	bf38      	it	cc
 800abfc:	250c      	movcc	r5, #12
 800abfe:	2d00      	cmp	r5, #0
 800ac00:	4606      	mov	r6, r0
 800ac02:	db01      	blt.n	800ac08 <_malloc_r+0x1c>
 800ac04:	42a9      	cmp	r1, r5
 800ac06:	d904      	bls.n	800ac12 <_malloc_r+0x26>
 800ac08:	230c      	movs	r3, #12
 800ac0a:	6033      	str	r3, [r6, #0]
 800ac0c:	2000      	movs	r0, #0
 800ac0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ace8 <_malloc_r+0xfc>
 800ac16:	f000 f869 	bl	800acec <__malloc_lock>
 800ac1a:	f8d8 3000 	ldr.w	r3, [r8]
 800ac1e:	461c      	mov	r4, r3
 800ac20:	bb44      	cbnz	r4, 800ac74 <_malloc_r+0x88>
 800ac22:	4629      	mov	r1, r5
 800ac24:	4630      	mov	r0, r6
 800ac26:	f7ff ffbf 	bl	800aba8 <sbrk_aligned>
 800ac2a:	1c43      	adds	r3, r0, #1
 800ac2c:	4604      	mov	r4, r0
 800ac2e:	d158      	bne.n	800ace2 <_malloc_r+0xf6>
 800ac30:	f8d8 4000 	ldr.w	r4, [r8]
 800ac34:	4627      	mov	r7, r4
 800ac36:	2f00      	cmp	r7, #0
 800ac38:	d143      	bne.n	800acc2 <_malloc_r+0xd6>
 800ac3a:	2c00      	cmp	r4, #0
 800ac3c:	d04b      	beq.n	800acd6 <_malloc_r+0xea>
 800ac3e:	6823      	ldr	r3, [r4, #0]
 800ac40:	4639      	mov	r1, r7
 800ac42:	4630      	mov	r0, r6
 800ac44:	eb04 0903 	add.w	r9, r4, r3
 800ac48:	f000 fc5a 	bl	800b500 <_sbrk_r>
 800ac4c:	4581      	cmp	r9, r0
 800ac4e:	d142      	bne.n	800acd6 <_malloc_r+0xea>
 800ac50:	6821      	ldr	r1, [r4, #0]
 800ac52:	1a6d      	subs	r5, r5, r1
 800ac54:	4629      	mov	r1, r5
 800ac56:	4630      	mov	r0, r6
 800ac58:	f7ff ffa6 	bl	800aba8 <sbrk_aligned>
 800ac5c:	3001      	adds	r0, #1
 800ac5e:	d03a      	beq.n	800acd6 <_malloc_r+0xea>
 800ac60:	6823      	ldr	r3, [r4, #0]
 800ac62:	442b      	add	r3, r5
 800ac64:	6023      	str	r3, [r4, #0]
 800ac66:	f8d8 3000 	ldr.w	r3, [r8]
 800ac6a:	685a      	ldr	r2, [r3, #4]
 800ac6c:	bb62      	cbnz	r2, 800acc8 <_malloc_r+0xdc>
 800ac6e:	f8c8 7000 	str.w	r7, [r8]
 800ac72:	e00f      	b.n	800ac94 <_malloc_r+0xa8>
 800ac74:	6822      	ldr	r2, [r4, #0]
 800ac76:	1b52      	subs	r2, r2, r5
 800ac78:	d420      	bmi.n	800acbc <_malloc_r+0xd0>
 800ac7a:	2a0b      	cmp	r2, #11
 800ac7c:	d917      	bls.n	800acae <_malloc_r+0xc2>
 800ac7e:	1961      	adds	r1, r4, r5
 800ac80:	42a3      	cmp	r3, r4
 800ac82:	6025      	str	r5, [r4, #0]
 800ac84:	bf18      	it	ne
 800ac86:	6059      	strne	r1, [r3, #4]
 800ac88:	6863      	ldr	r3, [r4, #4]
 800ac8a:	bf08      	it	eq
 800ac8c:	f8c8 1000 	streq.w	r1, [r8]
 800ac90:	5162      	str	r2, [r4, r5]
 800ac92:	604b      	str	r3, [r1, #4]
 800ac94:	4630      	mov	r0, r6
 800ac96:	f000 f82f 	bl	800acf8 <__malloc_unlock>
 800ac9a:	f104 000b 	add.w	r0, r4, #11
 800ac9e:	1d23      	adds	r3, r4, #4
 800aca0:	f020 0007 	bic.w	r0, r0, #7
 800aca4:	1ac2      	subs	r2, r0, r3
 800aca6:	bf1c      	itt	ne
 800aca8:	1a1b      	subne	r3, r3, r0
 800acaa:	50a3      	strne	r3, [r4, r2]
 800acac:	e7af      	b.n	800ac0e <_malloc_r+0x22>
 800acae:	6862      	ldr	r2, [r4, #4]
 800acb0:	42a3      	cmp	r3, r4
 800acb2:	bf0c      	ite	eq
 800acb4:	f8c8 2000 	streq.w	r2, [r8]
 800acb8:	605a      	strne	r2, [r3, #4]
 800acba:	e7eb      	b.n	800ac94 <_malloc_r+0xa8>
 800acbc:	4623      	mov	r3, r4
 800acbe:	6864      	ldr	r4, [r4, #4]
 800acc0:	e7ae      	b.n	800ac20 <_malloc_r+0x34>
 800acc2:	463c      	mov	r4, r7
 800acc4:	687f      	ldr	r7, [r7, #4]
 800acc6:	e7b6      	b.n	800ac36 <_malloc_r+0x4a>
 800acc8:	461a      	mov	r2, r3
 800acca:	685b      	ldr	r3, [r3, #4]
 800accc:	42a3      	cmp	r3, r4
 800acce:	d1fb      	bne.n	800acc8 <_malloc_r+0xdc>
 800acd0:	2300      	movs	r3, #0
 800acd2:	6053      	str	r3, [r2, #4]
 800acd4:	e7de      	b.n	800ac94 <_malloc_r+0xa8>
 800acd6:	230c      	movs	r3, #12
 800acd8:	6033      	str	r3, [r6, #0]
 800acda:	4630      	mov	r0, r6
 800acdc:	f000 f80c 	bl	800acf8 <__malloc_unlock>
 800ace0:	e794      	b.n	800ac0c <_malloc_r+0x20>
 800ace2:	6005      	str	r5, [r0, #0]
 800ace4:	e7d6      	b.n	800ac94 <_malloc_r+0xa8>
 800ace6:	bf00      	nop
 800ace8:	240008ac 	.word	0x240008ac

0800acec <__malloc_lock>:
 800acec:	4801      	ldr	r0, [pc, #4]	@ (800acf4 <__malloc_lock+0x8>)
 800acee:	f7ff bf0e 	b.w	800ab0e <__retarget_lock_acquire_recursive>
 800acf2:	bf00      	nop
 800acf4:	240008a4 	.word	0x240008a4

0800acf8 <__malloc_unlock>:
 800acf8:	4801      	ldr	r0, [pc, #4]	@ (800ad00 <__malloc_unlock+0x8>)
 800acfa:	f7ff bf09 	b.w	800ab10 <__retarget_lock_release_recursive>
 800acfe:	bf00      	nop
 800ad00:	240008a4 	.word	0x240008a4

0800ad04 <__sfputc_r>:
 800ad04:	6893      	ldr	r3, [r2, #8]
 800ad06:	3b01      	subs	r3, #1
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	b410      	push	{r4}
 800ad0c:	6093      	str	r3, [r2, #8]
 800ad0e:	da08      	bge.n	800ad22 <__sfputc_r+0x1e>
 800ad10:	6994      	ldr	r4, [r2, #24]
 800ad12:	42a3      	cmp	r3, r4
 800ad14:	db01      	blt.n	800ad1a <__sfputc_r+0x16>
 800ad16:	290a      	cmp	r1, #10
 800ad18:	d103      	bne.n	800ad22 <__sfputc_r+0x1e>
 800ad1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad1e:	f7ff bde8 	b.w	800a8f2 <__swbuf_r>
 800ad22:	6813      	ldr	r3, [r2, #0]
 800ad24:	1c58      	adds	r0, r3, #1
 800ad26:	6010      	str	r0, [r2, #0]
 800ad28:	7019      	strb	r1, [r3, #0]
 800ad2a:	4608      	mov	r0, r1
 800ad2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad30:	4770      	bx	lr

0800ad32 <__sfputs_r>:
 800ad32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad34:	4606      	mov	r6, r0
 800ad36:	460f      	mov	r7, r1
 800ad38:	4614      	mov	r4, r2
 800ad3a:	18d5      	adds	r5, r2, r3
 800ad3c:	42ac      	cmp	r4, r5
 800ad3e:	d101      	bne.n	800ad44 <__sfputs_r+0x12>
 800ad40:	2000      	movs	r0, #0
 800ad42:	e007      	b.n	800ad54 <__sfputs_r+0x22>
 800ad44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad48:	463a      	mov	r2, r7
 800ad4a:	4630      	mov	r0, r6
 800ad4c:	f7ff ffda 	bl	800ad04 <__sfputc_r>
 800ad50:	1c43      	adds	r3, r0, #1
 800ad52:	d1f3      	bne.n	800ad3c <__sfputs_r+0xa>
 800ad54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ad58 <_vfiprintf_r>:
 800ad58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad5c:	460d      	mov	r5, r1
 800ad5e:	b09d      	sub	sp, #116	@ 0x74
 800ad60:	4614      	mov	r4, r2
 800ad62:	4698      	mov	r8, r3
 800ad64:	4606      	mov	r6, r0
 800ad66:	b118      	cbz	r0, 800ad70 <_vfiprintf_r+0x18>
 800ad68:	6a03      	ldr	r3, [r0, #32]
 800ad6a:	b90b      	cbnz	r3, 800ad70 <_vfiprintf_r+0x18>
 800ad6c:	f7ff fcd8 	bl	800a720 <__sinit>
 800ad70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad72:	07d9      	lsls	r1, r3, #31
 800ad74:	d405      	bmi.n	800ad82 <_vfiprintf_r+0x2a>
 800ad76:	89ab      	ldrh	r3, [r5, #12]
 800ad78:	059a      	lsls	r2, r3, #22
 800ad7a:	d402      	bmi.n	800ad82 <_vfiprintf_r+0x2a>
 800ad7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad7e:	f7ff fec6 	bl	800ab0e <__retarget_lock_acquire_recursive>
 800ad82:	89ab      	ldrh	r3, [r5, #12]
 800ad84:	071b      	lsls	r3, r3, #28
 800ad86:	d501      	bpl.n	800ad8c <_vfiprintf_r+0x34>
 800ad88:	692b      	ldr	r3, [r5, #16]
 800ad8a:	b99b      	cbnz	r3, 800adb4 <_vfiprintf_r+0x5c>
 800ad8c:	4629      	mov	r1, r5
 800ad8e:	4630      	mov	r0, r6
 800ad90:	f7ff fdee 	bl	800a970 <__swsetup_r>
 800ad94:	b170      	cbz	r0, 800adb4 <_vfiprintf_r+0x5c>
 800ad96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad98:	07dc      	lsls	r4, r3, #31
 800ad9a:	d504      	bpl.n	800ada6 <_vfiprintf_r+0x4e>
 800ad9c:	f04f 30ff 	mov.w	r0, #4294967295
 800ada0:	b01d      	add	sp, #116	@ 0x74
 800ada2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ada6:	89ab      	ldrh	r3, [r5, #12]
 800ada8:	0598      	lsls	r0, r3, #22
 800adaa:	d4f7      	bmi.n	800ad9c <_vfiprintf_r+0x44>
 800adac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800adae:	f7ff feaf 	bl	800ab10 <__retarget_lock_release_recursive>
 800adb2:	e7f3      	b.n	800ad9c <_vfiprintf_r+0x44>
 800adb4:	2300      	movs	r3, #0
 800adb6:	9309      	str	r3, [sp, #36]	@ 0x24
 800adb8:	2320      	movs	r3, #32
 800adba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800adbe:	f8cd 800c 	str.w	r8, [sp, #12]
 800adc2:	2330      	movs	r3, #48	@ 0x30
 800adc4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800af74 <_vfiprintf_r+0x21c>
 800adc8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800adcc:	f04f 0901 	mov.w	r9, #1
 800add0:	4623      	mov	r3, r4
 800add2:	469a      	mov	sl, r3
 800add4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800add8:	b10a      	cbz	r2, 800adde <_vfiprintf_r+0x86>
 800adda:	2a25      	cmp	r2, #37	@ 0x25
 800addc:	d1f9      	bne.n	800add2 <_vfiprintf_r+0x7a>
 800adde:	ebba 0b04 	subs.w	fp, sl, r4
 800ade2:	d00b      	beq.n	800adfc <_vfiprintf_r+0xa4>
 800ade4:	465b      	mov	r3, fp
 800ade6:	4622      	mov	r2, r4
 800ade8:	4629      	mov	r1, r5
 800adea:	4630      	mov	r0, r6
 800adec:	f7ff ffa1 	bl	800ad32 <__sfputs_r>
 800adf0:	3001      	adds	r0, #1
 800adf2:	f000 80a7 	beq.w	800af44 <_vfiprintf_r+0x1ec>
 800adf6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800adf8:	445a      	add	r2, fp
 800adfa:	9209      	str	r2, [sp, #36]	@ 0x24
 800adfc:	f89a 3000 	ldrb.w	r3, [sl]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	f000 809f 	beq.w	800af44 <_vfiprintf_r+0x1ec>
 800ae06:	2300      	movs	r3, #0
 800ae08:	f04f 32ff 	mov.w	r2, #4294967295
 800ae0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae10:	f10a 0a01 	add.w	sl, sl, #1
 800ae14:	9304      	str	r3, [sp, #16]
 800ae16:	9307      	str	r3, [sp, #28]
 800ae18:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ae1c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae1e:	4654      	mov	r4, sl
 800ae20:	2205      	movs	r2, #5
 800ae22:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae26:	4853      	ldr	r0, [pc, #332]	@ (800af74 <_vfiprintf_r+0x21c>)
 800ae28:	f7f5 fa72 	bl	8000310 <memchr>
 800ae2c:	9a04      	ldr	r2, [sp, #16]
 800ae2e:	b9d8      	cbnz	r0, 800ae68 <_vfiprintf_r+0x110>
 800ae30:	06d1      	lsls	r1, r2, #27
 800ae32:	bf44      	itt	mi
 800ae34:	2320      	movmi	r3, #32
 800ae36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae3a:	0713      	lsls	r3, r2, #28
 800ae3c:	bf44      	itt	mi
 800ae3e:	232b      	movmi	r3, #43	@ 0x2b
 800ae40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae44:	f89a 3000 	ldrb.w	r3, [sl]
 800ae48:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae4a:	d015      	beq.n	800ae78 <_vfiprintf_r+0x120>
 800ae4c:	9a07      	ldr	r2, [sp, #28]
 800ae4e:	4654      	mov	r4, sl
 800ae50:	2000      	movs	r0, #0
 800ae52:	f04f 0c0a 	mov.w	ip, #10
 800ae56:	4621      	mov	r1, r4
 800ae58:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae5c:	3b30      	subs	r3, #48	@ 0x30
 800ae5e:	2b09      	cmp	r3, #9
 800ae60:	d94b      	bls.n	800aefa <_vfiprintf_r+0x1a2>
 800ae62:	b1b0      	cbz	r0, 800ae92 <_vfiprintf_r+0x13a>
 800ae64:	9207      	str	r2, [sp, #28]
 800ae66:	e014      	b.n	800ae92 <_vfiprintf_r+0x13a>
 800ae68:	eba0 0308 	sub.w	r3, r0, r8
 800ae6c:	fa09 f303 	lsl.w	r3, r9, r3
 800ae70:	4313      	orrs	r3, r2
 800ae72:	9304      	str	r3, [sp, #16]
 800ae74:	46a2      	mov	sl, r4
 800ae76:	e7d2      	b.n	800ae1e <_vfiprintf_r+0xc6>
 800ae78:	9b03      	ldr	r3, [sp, #12]
 800ae7a:	1d19      	adds	r1, r3, #4
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	9103      	str	r1, [sp, #12]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	bfbb      	ittet	lt
 800ae84:	425b      	neglt	r3, r3
 800ae86:	f042 0202 	orrlt.w	r2, r2, #2
 800ae8a:	9307      	strge	r3, [sp, #28]
 800ae8c:	9307      	strlt	r3, [sp, #28]
 800ae8e:	bfb8      	it	lt
 800ae90:	9204      	strlt	r2, [sp, #16]
 800ae92:	7823      	ldrb	r3, [r4, #0]
 800ae94:	2b2e      	cmp	r3, #46	@ 0x2e
 800ae96:	d10a      	bne.n	800aeae <_vfiprintf_r+0x156>
 800ae98:	7863      	ldrb	r3, [r4, #1]
 800ae9a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae9c:	d132      	bne.n	800af04 <_vfiprintf_r+0x1ac>
 800ae9e:	9b03      	ldr	r3, [sp, #12]
 800aea0:	1d1a      	adds	r2, r3, #4
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	9203      	str	r2, [sp, #12]
 800aea6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aeaa:	3402      	adds	r4, #2
 800aeac:	9305      	str	r3, [sp, #20]
 800aeae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800af84 <_vfiprintf_r+0x22c>
 800aeb2:	7821      	ldrb	r1, [r4, #0]
 800aeb4:	2203      	movs	r2, #3
 800aeb6:	4650      	mov	r0, sl
 800aeb8:	f7f5 fa2a 	bl	8000310 <memchr>
 800aebc:	b138      	cbz	r0, 800aece <_vfiprintf_r+0x176>
 800aebe:	9b04      	ldr	r3, [sp, #16]
 800aec0:	eba0 000a 	sub.w	r0, r0, sl
 800aec4:	2240      	movs	r2, #64	@ 0x40
 800aec6:	4082      	lsls	r2, r0
 800aec8:	4313      	orrs	r3, r2
 800aeca:	3401      	adds	r4, #1
 800aecc:	9304      	str	r3, [sp, #16]
 800aece:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aed2:	4829      	ldr	r0, [pc, #164]	@ (800af78 <_vfiprintf_r+0x220>)
 800aed4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aed8:	2206      	movs	r2, #6
 800aeda:	f7f5 fa19 	bl	8000310 <memchr>
 800aede:	2800      	cmp	r0, #0
 800aee0:	d03f      	beq.n	800af62 <_vfiprintf_r+0x20a>
 800aee2:	4b26      	ldr	r3, [pc, #152]	@ (800af7c <_vfiprintf_r+0x224>)
 800aee4:	bb1b      	cbnz	r3, 800af2e <_vfiprintf_r+0x1d6>
 800aee6:	9b03      	ldr	r3, [sp, #12]
 800aee8:	3307      	adds	r3, #7
 800aeea:	f023 0307 	bic.w	r3, r3, #7
 800aeee:	3308      	adds	r3, #8
 800aef0:	9303      	str	r3, [sp, #12]
 800aef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aef4:	443b      	add	r3, r7
 800aef6:	9309      	str	r3, [sp, #36]	@ 0x24
 800aef8:	e76a      	b.n	800add0 <_vfiprintf_r+0x78>
 800aefa:	fb0c 3202 	mla	r2, ip, r2, r3
 800aefe:	460c      	mov	r4, r1
 800af00:	2001      	movs	r0, #1
 800af02:	e7a8      	b.n	800ae56 <_vfiprintf_r+0xfe>
 800af04:	2300      	movs	r3, #0
 800af06:	3401      	adds	r4, #1
 800af08:	9305      	str	r3, [sp, #20]
 800af0a:	4619      	mov	r1, r3
 800af0c:	f04f 0c0a 	mov.w	ip, #10
 800af10:	4620      	mov	r0, r4
 800af12:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af16:	3a30      	subs	r2, #48	@ 0x30
 800af18:	2a09      	cmp	r2, #9
 800af1a:	d903      	bls.n	800af24 <_vfiprintf_r+0x1cc>
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d0c6      	beq.n	800aeae <_vfiprintf_r+0x156>
 800af20:	9105      	str	r1, [sp, #20]
 800af22:	e7c4      	b.n	800aeae <_vfiprintf_r+0x156>
 800af24:	fb0c 2101 	mla	r1, ip, r1, r2
 800af28:	4604      	mov	r4, r0
 800af2a:	2301      	movs	r3, #1
 800af2c:	e7f0      	b.n	800af10 <_vfiprintf_r+0x1b8>
 800af2e:	ab03      	add	r3, sp, #12
 800af30:	9300      	str	r3, [sp, #0]
 800af32:	462a      	mov	r2, r5
 800af34:	4b12      	ldr	r3, [pc, #72]	@ (800af80 <_vfiprintf_r+0x228>)
 800af36:	a904      	add	r1, sp, #16
 800af38:	4630      	mov	r0, r6
 800af3a:	f3af 8000 	nop.w
 800af3e:	4607      	mov	r7, r0
 800af40:	1c78      	adds	r0, r7, #1
 800af42:	d1d6      	bne.n	800aef2 <_vfiprintf_r+0x19a>
 800af44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800af46:	07d9      	lsls	r1, r3, #31
 800af48:	d405      	bmi.n	800af56 <_vfiprintf_r+0x1fe>
 800af4a:	89ab      	ldrh	r3, [r5, #12]
 800af4c:	059a      	lsls	r2, r3, #22
 800af4e:	d402      	bmi.n	800af56 <_vfiprintf_r+0x1fe>
 800af50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af52:	f7ff fddd 	bl	800ab10 <__retarget_lock_release_recursive>
 800af56:	89ab      	ldrh	r3, [r5, #12]
 800af58:	065b      	lsls	r3, r3, #25
 800af5a:	f53f af1f 	bmi.w	800ad9c <_vfiprintf_r+0x44>
 800af5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800af60:	e71e      	b.n	800ada0 <_vfiprintf_r+0x48>
 800af62:	ab03      	add	r3, sp, #12
 800af64:	9300      	str	r3, [sp, #0]
 800af66:	462a      	mov	r2, r5
 800af68:	4b05      	ldr	r3, [pc, #20]	@ (800af80 <_vfiprintf_r+0x228>)
 800af6a:	a904      	add	r1, sp, #16
 800af6c:	4630      	mov	r0, r6
 800af6e:	f000 f879 	bl	800b064 <_printf_i>
 800af72:	e7e4      	b.n	800af3e <_vfiprintf_r+0x1e6>
 800af74:	0800b5dc 	.word	0x0800b5dc
 800af78:	0800b5e6 	.word	0x0800b5e6
 800af7c:	00000000 	.word	0x00000000
 800af80:	0800ad33 	.word	0x0800ad33
 800af84:	0800b5e2 	.word	0x0800b5e2

0800af88 <_printf_common>:
 800af88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af8c:	4616      	mov	r6, r2
 800af8e:	4698      	mov	r8, r3
 800af90:	688a      	ldr	r2, [r1, #8]
 800af92:	690b      	ldr	r3, [r1, #16]
 800af94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800af98:	4293      	cmp	r3, r2
 800af9a:	bfb8      	it	lt
 800af9c:	4613      	movlt	r3, r2
 800af9e:	6033      	str	r3, [r6, #0]
 800afa0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800afa4:	4607      	mov	r7, r0
 800afa6:	460c      	mov	r4, r1
 800afa8:	b10a      	cbz	r2, 800afae <_printf_common+0x26>
 800afaa:	3301      	adds	r3, #1
 800afac:	6033      	str	r3, [r6, #0]
 800afae:	6823      	ldr	r3, [r4, #0]
 800afb0:	0699      	lsls	r1, r3, #26
 800afb2:	bf42      	ittt	mi
 800afb4:	6833      	ldrmi	r3, [r6, #0]
 800afb6:	3302      	addmi	r3, #2
 800afb8:	6033      	strmi	r3, [r6, #0]
 800afba:	6825      	ldr	r5, [r4, #0]
 800afbc:	f015 0506 	ands.w	r5, r5, #6
 800afc0:	d106      	bne.n	800afd0 <_printf_common+0x48>
 800afc2:	f104 0a19 	add.w	sl, r4, #25
 800afc6:	68e3      	ldr	r3, [r4, #12]
 800afc8:	6832      	ldr	r2, [r6, #0]
 800afca:	1a9b      	subs	r3, r3, r2
 800afcc:	42ab      	cmp	r3, r5
 800afce:	dc26      	bgt.n	800b01e <_printf_common+0x96>
 800afd0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800afd4:	6822      	ldr	r2, [r4, #0]
 800afd6:	3b00      	subs	r3, #0
 800afd8:	bf18      	it	ne
 800afda:	2301      	movne	r3, #1
 800afdc:	0692      	lsls	r2, r2, #26
 800afde:	d42b      	bmi.n	800b038 <_printf_common+0xb0>
 800afe0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800afe4:	4641      	mov	r1, r8
 800afe6:	4638      	mov	r0, r7
 800afe8:	47c8      	blx	r9
 800afea:	3001      	adds	r0, #1
 800afec:	d01e      	beq.n	800b02c <_printf_common+0xa4>
 800afee:	6823      	ldr	r3, [r4, #0]
 800aff0:	6922      	ldr	r2, [r4, #16]
 800aff2:	f003 0306 	and.w	r3, r3, #6
 800aff6:	2b04      	cmp	r3, #4
 800aff8:	bf02      	ittt	eq
 800affa:	68e5      	ldreq	r5, [r4, #12]
 800affc:	6833      	ldreq	r3, [r6, #0]
 800affe:	1aed      	subeq	r5, r5, r3
 800b000:	68a3      	ldr	r3, [r4, #8]
 800b002:	bf0c      	ite	eq
 800b004:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b008:	2500      	movne	r5, #0
 800b00a:	4293      	cmp	r3, r2
 800b00c:	bfc4      	itt	gt
 800b00e:	1a9b      	subgt	r3, r3, r2
 800b010:	18ed      	addgt	r5, r5, r3
 800b012:	2600      	movs	r6, #0
 800b014:	341a      	adds	r4, #26
 800b016:	42b5      	cmp	r5, r6
 800b018:	d11a      	bne.n	800b050 <_printf_common+0xc8>
 800b01a:	2000      	movs	r0, #0
 800b01c:	e008      	b.n	800b030 <_printf_common+0xa8>
 800b01e:	2301      	movs	r3, #1
 800b020:	4652      	mov	r2, sl
 800b022:	4641      	mov	r1, r8
 800b024:	4638      	mov	r0, r7
 800b026:	47c8      	blx	r9
 800b028:	3001      	adds	r0, #1
 800b02a:	d103      	bne.n	800b034 <_printf_common+0xac>
 800b02c:	f04f 30ff 	mov.w	r0, #4294967295
 800b030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b034:	3501      	adds	r5, #1
 800b036:	e7c6      	b.n	800afc6 <_printf_common+0x3e>
 800b038:	18e1      	adds	r1, r4, r3
 800b03a:	1c5a      	adds	r2, r3, #1
 800b03c:	2030      	movs	r0, #48	@ 0x30
 800b03e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b042:	4422      	add	r2, r4
 800b044:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b048:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b04c:	3302      	adds	r3, #2
 800b04e:	e7c7      	b.n	800afe0 <_printf_common+0x58>
 800b050:	2301      	movs	r3, #1
 800b052:	4622      	mov	r2, r4
 800b054:	4641      	mov	r1, r8
 800b056:	4638      	mov	r0, r7
 800b058:	47c8      	blx	r9
 800b05a:	3001      	adds	r0, #1
 800b05c:	d0e6      	beq.n	800b02c <_printf_common+0xa4>
 800b05e:	3601      	adds	r6, #1
 800b060:	e7d9      	b.n	800b016 <_printf_common+0x8e>
	...

0800b064 <_printf_i>:
 800b064:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b068:	7e0f      	ldrb	r7, [r1, #24]
 800b06a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b06c:	2f78      	cmp	r7, #120	@ 0x78
 800b06e:	4691      	mov	r9, r2
 800b070:	4680      	mov	r8, r0
 800b072:	460c      	mov	r4, r1
 800b074:	469a      	mov	sl, r3
 800b076:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b07a:	d807      	bhi.n	800b08c <_printf_i+0x28>
 800b07c:	2f62      	cmp	r7, #98	@ 0x62
 800b07e:	d80a      	bhi.n	800b096 <_printf_i+0x32>
 800b080:	2f00      	cmp	r7, #0
 800b082:	f000 80d1 	beq.w	800b228 <_printf_i+0x1c4>
 800b086:	2f58      	cmp	r7, #88	@ 0x58
 800b088:	f000 80b8 	beq.w	800b1fc <_printf_i+0x198>
 800b08c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b090:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b094:	e03a      	b.n	800b10c <_printf_i+0xa8>
 800b096:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b09a:	2b15      	cmp	r3, #21
 800b09c:	d8f6      	bhi.n	800b08c <_printf_i+0x28>
 800b09e:	a101      	add	r1, pc, #4	@ (adr r1, 800b0a4 <_printf_i+0x40>)
 800b0a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b0a4:	0800b0fd 	.word	0x0800b0fd
 800b0a8:	0800b111 	.word	0x0800b111
 800b0ac:	0800b08d 	.word	0x0800b08d
 800b0b0:	0800b08d 	.word	0x0800b08d
 800b0b4:	0800b08d 	.word	0x0800b08d
 800b0b8:	0800b08d 	.word	0x0800b08d
 800b0bc:	0800b111 	.word	0x0800b111
 800b0c0:	0800b08d 	.word	0x0800b08d
 800b0c4:	0800b08d 	.word	0x0800b08d
 800b0c8:	0800b08d 	.word	0x0800b08d
 800b0cc:	0800b08d 	.word	0x0800b08d
 800b0d0:	0800b20f 	.word	0x0800b20f
 800b0d4:	0800b13b 	.word	0x0800b13b
 800b0d8:	0800b1c9 	.word	0x0800b1c9
 800b0dc:	0800b08d 	.word	0x0800b08d
 800b0e0:	0800b08d 	.word	0x0800b08d
 800b0e4:	0800b231 	.word	0x0800b231
 800b0e8:	0800b08d 	.word	0x0800b08d
 800b0ec:	0800b13b 	.word	0x0800b13b
 800b0f0:	0800b08d 	.word	0x0800b08d
 800b0f4:	0800b08d 	.word	0x0800b08d
 800b0f8:	0800b1d1 	.word	0x0800b1d1
 800b0fc:	6833      	ldr	r3, [r6, #0]
 800b0fe:	1d1a      	adds	r2, r3, #4
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	6032      	str	r2, [r6, #0]
 800b104:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b108:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b10c:	2301      	movs	r3, #1
 800b10e:	e09c      	b.n	800b24a <_printf_i+0x1e6>
 800b110:	6833      	ldr	r3, [r6, #0]
 800b112:	6820      	ldr	r0, [r4, #0]
 800b114:	1d19      	adds	r1, r3, #4
 800b116:	6031      	str	r1, [r6, #0]
 800b118:	0606      	lsls	r6, r0, #24
 800b11a:	d501      	bpl.n	800b120 <_printf_i+0xbc>
 800b11c:	681d      	ldr	r5, [r3, #0]
 800b11e:	e003      	b.n	800b128 <_printf_i+0xc4>
 800b120:	0645      	lsls	r5, r0, #25
 800b122:	d5fb      	bpl.n	800b11c <_printf_i+0xb8>
 800b124:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b128:	2d00      	cmp	r5, #0
 800b12a:	da03      	bge.n	800b134 <_printf_i+0xd0>
 800b12c:	232d      	movs	r3, #45	@ 0x2d
 800b12e:	426d      	negs	r5, r5
 800b130:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b134:	4858      	ldr	r0, [pc, #352]	@ (800b298 <_printf_i+0x234>)
 800b136:	230a      	movs	r3, #10
 800b138:	e011      	b.n	800b15e <_printf_i+0xfa>
 800b13a:	6821      	ldr	r1, [r4, #0]
 800b13c:	6833      	ldr	r3, [r6, #0]
 800b13e:	0608      	lsls	r0, r1, #24
 800b140:	f853 5b04 	ldr.w	r5, [r3], #4
 800b144:	d402      	bmi.n	800b14c <_printf_i+0xe8>
 800b146:	0649      	lsls	r1, r1, #25
 800b148:	bf48      	it	mi
 800b14a:	b2ad      	uxthmi	r5, r5
 800b14c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b14e:	4852      	ldr	r0, [pc, #328]	@ (800b298 <_printf_i+0x234>)
 800b150:	6033      	str	r3, [r6, #0]
 800b152:	bf14      	ite	ne
 800b154:	230a      	movne	r3, #10
 800b156:	2308      	moveq	r3, #8
 800b158:	2100      	movs	r1, #0
 800b15a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b15e:	6866      	ldr	r6, [r4, #4]
 800b160:	60a6      	str	r6, [r4, #8]
 800b162:	2e00      	cmp	r6, #0
 800b164:	db05      	blt.n	800b172 <_printf_i+0x10e>
 800b166:	6821      	ldr	r1, [r4, #0]
 800b168:	432e      	orrs	r6, r5
 800b16a:	f021 0104 	bic.w	r1, r1, #4
 800b16e:	6021      	str	r1, [r4, #0]
 800b170:	d04b      	beq.n	800b20a <_printf_i+0x1a6>
 800b172:	4616      	mov	r6, r2
 800b174:	fbb5 f1f3 	udiv	r1, r5, r3
 800b178:	fb03 5711 	mls	r7, r3, r1, r5
 800b17c:	5dc7      	ldrb	r7, [r0, r7]
 800b17e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b182:	462f      	mov	r7, r5
 800b184:	42bb      	cmp	r3, r7
 800b186:	460d      	mov	r5, r1
 800b188:	d9f4      	bls.n	800b174 <_printf_i+0x110>
 800b18a:	2b08      	cmp	r3, #8
 800b18c:	d10b      	bne.n	800b1a6 <_printf_i+0x142>
 800b18e:	6823      	ldr	r3, [r4, #0]
 800b190:	07df      	lsls	r7, r3, #31
 800b192:	d508      	bpl.n	800b1a6 <_printf_i+0x142>
 800b194:	6923      	ldr	r3, [r4, #16]
 800b196:	6861      	ldr	r1, [r4, #4]
 800b198:	4299      	cmp	r1, r3
 800b19a:	bfde      	ittt	le
 800b19c:	2330      	movle	r3, #48	@ 0x30
 800b19e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b1a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b1a6:	1b92      	subs	r2, r2, r6
 800b1a8:	6122      	str	r2, [r4, #16]
 800b1aa:	f8cd a000 	str.w	sl, [sp]
 800b1ae:	464b      	mov	r3, r9
 800b1b0:	aa03      	add	r2, sp, #12
 800b1b2:	4621      	mov	r1, r4
 800b1b4:	4640      	mov	r0, r8
 800b1b6:	f7ff fee7 	bl	800af88 <_printf_common>
 800b1ba:	3001      	adds	r0, #1
 800b1bc:	d14a      	bne.n	800b254 <_printf_i+0x1f0>
 800b1be:	f04f 30ff 	mov.w	r0, #4294967295
 800b1c2:	b004      	add	sp, #16
 800b1c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1c8:	6823      	ldr	r3, [r4, #0]
 800b1ca:	f043 0320 	orr.w	r3, r3, #32
 800b1ce:	6023      	str	r3, [r4, #0]
 800b1d0:	4832      	ldr	r0, [pc, #200]	@ (800b29c <_printf_i+0x238>)
 800b1d2:	2778      	movs	r7, #120	@ 0x78
 800b1d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b1d8:	6823      	ldr	r3, [r4, #0]
 800b1da:	6831      	ldr	r1, [r6, #0]
 800b1dc:	061f      	lsls	r7, r3, #24
 800b1de:	f851 5b04 	ldr.w	r5, [r1], #4
 800b1e2:	d402      	bmi.n	800b1ea <_printf_i+0x186>
 800b1e4:	065f      	lsls	r7, r3, #25
 800b1e6:	bf48      	it	mi
 800b1e8:	b2ad      	uxthmi	r5, r5
 800b1ea:	6031      	str	r1, [r6, #0]
 800b1ec:	07d9      	lsls	r1, r3, #31
 800b1ee:	bf44      	itt	mi
 800b1f0:	f043 0320 	orrmi.w	r3, r3, #32
 800b1f4:	6023      	strmi	r3, [r4, #0]
 800b1f6:	b11d      	cbz	r5, 800b200 <_printf_i+0x19c>
 800b1f8:	2310      	movs	r3, #16
 800b1fa:	e7ad      	b.n	800b158 <_printf_i+0xf4>
 800b1fc:	4826      	ldr	r0, [pc, #152]	@ (800b298 <_printf_i+0x234>)
 800b1fe:	e7e9      	b.n	800b1d4 <_printf_i+0x170>
 800b200:	6823      	ldr	r3, [r4, #0]
 800b202:	f023 0320 	bic.w	r3, r3, #32
 800b206:	6023      	str	r3, [r4, #0]
 800b208:	e7f6      	b.n	800b1f8 <_printf_i+0x194>
 800b20a:	4616      	mov	r6, r2
 800b20c:	e7bd      	b.n	800b18a <_printf_i+0x126>
 800b20e:	6833      	ldr	r3, [r6, #0]
 800b210:	6825      	ldr	r5, [r4, #0]
 800b212:	6961      	ldr	r1, [r4, #20]
 800b214:	1d18      	adds	r0, r3, #4
 800b216:	6030      	str	r0, [r6, #0]
 800b218:	062e      	lsls	r6, r5, #24
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	d501      	bpl.n	800b222 <_printf_i+0x1be>
 800b21e:	6019      	str	r1, [r3, #0]
 800b220:	e002      	b.n	800b228 <_printf_i+0x1c4>
 800b222:	0668      	lsls	r0, r5, #25
 800b224:	d5fb      	bpl.n	800b21e <_printf_i+0x1ba>
 800b226:	8019      	strh	r1, [r3, #0]
 800b228:	2300      	movs	r3, #0
 800b22a:	6123      	str	r3, [r4, #16]
 800b22c:	4616      	mov	r6, r2
 800b22e:	e7bc      	b.n	800b1aa <_printf_i+0x146>
 800b230:	6833      	ldr	r3, [r6, #0]
 800b232:	1d1a      	adds	r2, r3, #4
 800b234:	6032      	str	r2, [r6, #0]
 800b236:	681e      	ldr	r6, [r3, #0]
 800b238:	6862      	ldr	r2, [r4, #4]
 800b23a:	2100      	movs	r1, #0
 800b23c:	4630      	mov	r0, r6
 800b23e:	f7f5 f867 	bl	8000310 <memchr>
 800b242:	b108      	cbz	r0, 800b248 <_printf_i+0x1e4>
 800b244:	1b80      	subs	r0, r0, r6
 800b246:	6060      	str	r0, [r4, #4]
 800b248:	6863      	ldr	r3, [r4, #4]
 800b24a:	6123      	str	r3, [r4, #16]
 800b24c:	2300      	movs	r3, #0
 800b24e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b252:	e7aa      	b.n	800b1aa <_printf_i+0x146>
 800b254:	6923      	ldr	r3, [r4, #16]
 800b256:	4632      	mov	r2, r6
 800b258:	4649      	mov	r1, r9
 800b25a:	4640      	mov	r0, r8
 800b25c:	47d0      	blx	sl
 800b25e:	3001      	adds	r0, #1
 800b260:	d0ad      	beq.n	800b1be <_printf_i+0x15a>
 800b262:	6823      	ldr	r3, [r4, #0]
 800b264:	079b      	lsls	r3, r3, #30
 800b266:	d413      	bmi.n	800b290 <_printf_i+0x22c>
 800b268:	68e0      	ldr	r0, [r4, #12]
 800b26a:	9b03      	ldr	r3, [sp, #12]
 800b26c:	4298      	cmp	r0, r3
 800b26e:	bfb8      	it	lt
 800b270:	4618      	movlt	r0, r3
 800b272:	e7a6      	b.n	800b1c2 <_printf_i+0x15e>
 800b274:	2301      	movs	r3, #1
 800b276:	4632      	mov	r2, r6
 800b278:	4649      	mov	r1, r9
 800b27a:	4640      	mov	r0, r8
 800b27c:	47d0      	blx	sl
 800b27e:	3001      	adds	r0, #1
 800b280:	d09d      	beq.n	800b1be <_printf_i+0x15a>
 800b282:	3501      	adds	r5, #1
 800b284:	68e3      	ldr	r3, [r4, #12]
 800b286:	9903      	ldr	r1, [sp, #12]
 800b288:	1a5b      	subs	r3, r3, r1
 800b28a:	42ab      	cmp	r3, r5
 800b28c:	dcf2      	bgt.n	800b274 <_printf_i+0x210>
 800b28e:	e7eb      	b.n	800b268 <_printf_i+0x204>
 800b290:	2500      	movs	r5, #0
 800b292:	f104 0619 	add.w	r6, r4, #25
 800b296:	e7f5      	b.n	800b284 <_printf_i+0x220>
 800b298:	0800b5ed 	.word	0x0800b5ed
 800b29c:	0800b5fe 	.word	0x0800b5fe

0800b2a0 <__sflush_r>:
 800b2a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b2a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2a8:	0716      	lsls	r6, r2, #28
 800b2aa:	4605      	mov	r5, r0
 800b2ac:	460c      	mov	r4, r1
 800b2ae:	d454      	bmi.n	800b35a <__sflush_r+0xba>
 800b2b0:	684b      	ldr	r3, [r1, #4]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	dc02      	bgt.n	800b2bc <__sflush_r+0x1c>
 800b2b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	dd48      	ble.n	800b34e <__sflush_r+0xae>
 800b2bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b2be:	2e00      	cmp	r6, #0
 800b2c0:	d045      	beq.n	800b34e <__sflush_r+0xae>
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b2c8:	682f      	ldr	r7, [r5, #0]
 800b2ca:	6a21      	ldr	r1, [r4, #32]
 800b2cc:	602b      	str	r3, [r5, #0]
 800b2ce:	d030      	beq.n	800b332 <__sflush_r+0x92>
 800b2d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b2d2:	89a3      	ldrh	r3, [r4, #12]
 800b2d4:	0759      	lsls	r1, r3, #29
 800b2d6:	d505      	bpl.n	800b2e4 <__sflush_r+0x44>
 800b2d8:	6863      	ldr	r3, [r4, #4]
 800b2da:	1ad2      	subs	r2, r2, r3
 800b2dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b2de:	b10b      	cbz	r3, 800b2e4 <__sflush_r+0x44>
 800b2e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b2e2:	1ad2      	subs	r2, r2, r3
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b2e8:	6a21      	ldr	r1, [r4, #32]
 800b2ea:	4628      	mov	r0, r5
 800b2ec:	47b0      	blx	r6
 800b2ee:	1c43      	adds	r3, r0, #1
 800b2f0:	89a3      	ldrh	r3, [r4, #12]
 800b2f2:	d106      	bne.n	800b302 <__sflush_r+0x62>
 800b2f4:	6829      	ldr	r1, [r5, #0]
 800b2f6:	291d      	cmp	r1, #29
 800b2f8:	d82b      	bhi.n	800b352 <__sflush_r+0xb2>
 800b2fa:	4a2a      	ldr	r2, [pc, #168]	@ (800b3a4 <__sflush_r+0x104>)
 800b2fc:	40ca      	lsrs	r2, r1
 800b2fe:	07d6      	lsls	r6, r2, #31
 800b300:	d527      	bpl.n	800b352 <__sflush_r+0xb2>
 800b302:	2200      	movs	r2, #0
 800b304:	6062      	str	r2, [r4, #4]
 800b306:	04d9      	lsls	r1, r3, #19
 800b308:	6922      	ldr	r2, [r4, #16]
 800b30a:	6022      	str	r2, [r4, #0]
 800b30c:	d504      	bpl.n	800b318 <__sflush_r+0x78>
 800b30e:	1c42      	adds	r2, r0, #1
 800b310:	d101      	bne.n	800b316 <__sflush_r+0x76>
 800b312:	682b      	ldr	r3, [r5, #0]
 800b314:	b903      	cbnz	r3, 800b318 <__sflush_r+0x78>
 800b316:	6560      	str	r0, [r4, #84]	@ 0x54
 800b318:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b31a:	602f      	str	r7, [r5, #0]
 800b31c:	b1b9      	cbz	r1, 800b34e <__sflush_r+0xae>
 800b31e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b322:	4299      	cmp	r1, r3
 800b324:	d002      	beq.n	800b32c <__sflush_r+0x8c>
 800b326:	4628      	mov	r0, r5
 800b328:	f7ff fbf4 	bl	800ab14 <_free_r>
 800b32c:	2300      	movs	r3, #0
 800b32e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b330:	e00d      	b.n	800b34e <__sflush_r+0xae>
 800b332:	2301      	movs	r3, #1
 800b334:	4628      	mov	r0, r5
 800b336:	47b0      	blx	r6
 800b338:	4602      	mov	r2, r0
 800b33a:	1c50      	adds	r0, r2, #1
 800b33c:	d1c9      	bne.n	800b2d2 <__sflush_r+0x32>
 800b33e:	682b      	ldr	r3, [r5, #0]
 800b340:	2b00      	cmp	r3, #0
 800b342:	d0c6      	beq.n	800b2d2 <__sflush_r+0x32>
 800b344:	2b1d      	cmp	r3, #29
 800b346:	d001      	beq.n	800b34c <__sflush_r+0xac>
 800b348:	2b16      	cmp	r3, #22
 800b34a:	d11e      	bne.n	800b38a <__sflush_r+0xea>
 800b34c:	602f      	str	r7, [r5, #0]
 800b34e:	2000      	movs	r0, #0
 800b350:	e022      	b.n	800b398 <__sflush_r+0xf8>
 800b352:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b356:	b21b      	sxth	r3, r3
 800b358:	e01b      	b.n	800b392 <__sflush_r+0xf2>
 800b35a:	690f      	ldr	r7, [r1, #16]
 800b35c:	2f00      	cmp	r7, #0
 800b35e:	d0f6      	beq.n	800b34e <__sflush_r+0xae>
 800b360:	0793      	lsls	r3, r2, #30
 800b362:	680e      	ldr	r6, [r1, #0]
 800b364:	bf08      	it	eq
 800b366:	694b      	ldreq	r3, [r1, #20]
 800b368:	600f      	str	r7, [r1, #0]
 800b36a:	bf18      	it	ne
 800b36c:	2300      	movne	r3, #0
 800b36e:	eba6 0807 	sub.w	r8, r6, r7
 800b372:	608b      	str	r3, [r1, #8]
 800b374:	f1b8 0f00 	cmp.w	r8, #0
 800b378:	dde9      	ble.n	800b34e <__sflush_r+0xae>
 800b37a:	6a21      	ldr	r1, [r4, #32]
 800b37c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b37e:	4643      	mov	r3, r8
 800b380:	463a      	mov	r2, r7
 800b382:	4628      	mov	r0, r5
 800b384:	47b0      	blx	r6
 800b386:	2800      	cmp	r0, #0
 800b388:	dc08      	bgt.n	800b39c <__sflush_r+0xfc>
 800b38a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b38e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b392:	81a3      	strh	r3, [r4, #12]
 800b394:	f04f 30ff 	mov.w	r0, #4294967295
 800b398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b39c:	4407      	add	r7, r0
 800b39e:	eba8 0800 	sub.w	r8, r8, r0
 800b3a2:	e7e7      	b.n	800b374 <__sflush_r+0xd4>
 800b3a4:	20400001 	.word	0x20400001

0800b3a8 <_fflush_r>:
 800b3a8:	b538      	push	{r3, r4, r5, lr}
 800b3aa:	690b      	ldr	r3, [r1, #16]
 800b3ac:	4605      	mov	r5, r0
 800b3ae:	460c      	mov	r4, r1
 800b3b0:	b913      	cbnz	r3, 800b3b8 <_fflush_r+0x10>
 800b3b2:	2500      	movs	r5, #0
 800b3b4:	4628      	mov	r0, r5
 800b3b6:	bd38      	pop	{r3, r4, r5, pc}
 800b3b8:	b118      	cbz	r0, 800b3c2 <_fflush_r+0x1a>
 800b3ba:	6a03      	ldr	r3, [r0, #32]
 800b3bc:	b90b      	cbnz	r3, 800b3c2 <_fflush_r+0x1a>
 800b3be:	f7ff f9af 	bl	800a720 <__sinit>
 800b3c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d0f3      	beq.n	800b3b2 <_fflush_r+0xa>
 800b3ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b3cc:	07d0      	lsls	r0, r2, #31
 800b3ce:	d404      	bmi.n	800b3da <_fflush_r+0x32>
 800b3d0:	0599      	lsls	r1, r3, #22
 800b3d2:	d402      	bmi.n	800b3da <_fflush_r+0x32>
 800b3d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b3d6:	f7ff fb9a 	bl	800ab0e <__retarget_lock_acquire_recursive>
 800b3da:	4628      	mov	r0, r5
 800b3dc:	4621      	mov	r1, r4
 800b3de:	f7ff ff5f 	bl	800b2a0 <__sflush_r>
 800b3e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b3e4:	07da      	lsls	r2, r3, #31
 800b3e6:	4605      	mov	r5, r0
 800b3e8:	d4e4      	bmi.n	800b3b4 <_fflush_r+0xc>
 800b3ea:	89a3      	ldrh	r3, [r4, #12]
 800b3ec:	059b      	lsls	r3, r3, #22
 800b3ee:	d4e1      	bmi.n	800b3b4 <_fflush_r+0xc>
 800b3f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b3f2:	f7ff fb8d 	bl	800ab10 <__retarget_lock_release_recursive>
 800b3f6:	e7dd      	b.n	800b3b4 <_fflush_r+0xc>

0800b3f8 <__swhatbuf_r>:
 800b3f8:	b570      	push	{r4, r5, r6, lr}
 800b3fa:	460c      	mov	r4, r1
 800b3fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b400:	2900      	cmp	r1, #0
 800b402:	b096      	sub	sp, #88	@ 0x58
 800b404:	4615      	mov	r5, r2
 800b406:	461e      	mov	r6, r3
 800b408:	da0d      	bge.n	800b426 <__swhatbuf_r+0x2e>
 800b40a:	89a3      	ldrh	r3, [r4, #12]
 800b40c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b410:	f04f 0100 	mov.w	r1, #0
 800b414:	bf14      	ite	ne
 800b416:	2340      	movne	r3, #64	@ 0x40
 800b418:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b41c:	2000      	movs	r0, #0
 800b41e:	6031      	str	r1, [r6, #0]
 800b420:	602b      	str	r3, [r5, #0]
 800b422:	b016      	add	sp, #88	@ 0x58
 800b424:	bd70      	pop	{r4, r5, r6, pc}
 800b426:	466a      	mov	r2, sp
 800b428:	f000 f848 	bl	800b4bc <_fstat_r>
 800b42c:	2800      	cmp	r0, #0
 800b42e:	dbec      	blt.n	800b40a <__swhatbuf_r+0x12>
 800b430:	9901      	ldr	r1, [sp, #4]
 800b432:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b436:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b43a:	4259      	negs	r1, r3
 800b43c:	4159      	adcs	r1, r3
 800b43e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b442:	e7eb      	b.n	800b41c <__swhatbuf_r+0x24>

0800b444 <__smakebuf_r>:
 800b444:	898b      	ldrh	r3, [r1, #12]
 800b446:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b448:	079d      	lsls	r5, r3, #30
 800b44a:	4606      	mov	r6, r0
 800b44c:	460c      	mov	r4, r1
 800b44e:	d507      	bpl.n	800b460 <__smakebuf_r+0x1c>
 800b450:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b454:	6023      	str	r3, [r4, #0]
 800b456:	6123      	str	r3, [r4, #16]
 800b458:	2301      	movs	r3, #1
 800b45a:	6163      	str	r3, [r4, #20]
 800b45c:	b003      	add	sp, #12
 800b45e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b460:	ab01      	add	r3, sp, #4
 800b462:	466a      	mov	r2, sp
 800b464:	f7ff ffc8 	bl	800b3f8 <__swhatbuf_r>
 800b468:	9f00      	ldr	r7, [sp, #0]
 800b46a:	4605      	mov	r5, r0
 800b46c:	4639      	mov	r1, r7
 800b46e:	4630      	mov	r0, r6
 800b470:	f7ff fbbc 	bl	800abec <_malloc_r>
 800b474:	b948      	cbnz	r0, 800b48a <__smakebuf_r+0x46>
 800b476:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b47a:	059a      	lsls	r2, r3, #22
 800b47c:	d4ee      	bmi.n	800b45c <__smakebuf_r+0x18>
 800b47e:	f023 0303 	bic.w	r3, r3, #3
 800b482:	f043 0302 	orr.w	r3, r3, #2
 800b486:	81a3      	strh	r3, [r4, #12]
 800b488:	e7e2      	b.n	800b450 <__smakebuf_r+0xc>
 800b48a:	89a3      	ldrh	r3, [r4, #12]
 800b48c:	6020      	str	r0, [r4, #0]
 800b48e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b492:	81a3      	strh	r3, [r4, #12]
 800b494:	9b01      	ldr	r3, [sp, #4]
 800b496:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b49a:	b15b      	cbz	r3, 800b4b4 <__smakebuf_r+0x70>
 800b49c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b4a0:	4630      	mov	r0, r6
 800b4a2:	f000 f81d 	bl	800b4e0 <_isatty_r>
 800b4a6:	b128      	cbz	r0, 800b4b4 <__smakebuf_r+0x70>
 800b4a8:	89a3      	ldrh	r3, [r4, #12]
 800b4aa:	f023 0303 	bic.w	r3, r3, #3
 800b4ae:	f043 0301 	orr.w	r3, r3, #1
 800b4b2:	81a3      	strh	r3, [r4, #12]
 800b4b4:	89a3      	ldrh	r3, [r4, #12]
 800b4b6:	431d      	orrs	r5, r3
 800b4b8:	81a5      	strh	r5, [r4, #12]
 800b4ba:	e7cf      	b.n	800b45c <__smakebuf_r+0x18>

0800b4bc <_fstat_r>:
 800b4bc:	b538      	push	{r3, r4, r5, lr}
 800b4be:	4d07      	ldr	r5, [pc, #28]	@ (800b4dc <_fstat_r+0x20>)
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	4604      	mov	r4, r0
 800b4c4:	4608      	mov	r0, r1
 800b4c6:	4611      	mov	r1, r2
 800b4c8:	602b      	str	r3, [r5, #0]
 800b4ca:	f7f5 ff29 	bl	8001320 <_fstat>
 800b4ce:	1c43      	adds	r3, r0, #1
 800b4d0:	d102      	bne.n	800b4d8 <_fstat_r+0x1c>
 800b4d2:	682b      	ldr	r3, [r5, #0]
 800b4d4:	b103      	cbz	r3, 800b4d8 <_fstat_r+0x1c>
 800b4d6:	6023      	str	r3, [r4, #0]
 800b4d8:	bd38      	pop	{r3, r4, r5, pc}
 800b4da:	bf00      	nop
 800b4dc:	240008a0 	.word	0x240008a0

0800b4e0 <_isatty_r>:
 800b4e0:	b538      	push	{r3, r4, r5, lr}
 800b4e2:	4d06      	ldr	r5, [pc, #24]	@ (800b4fc <_isatty_r+0x1c>)
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	4604      	mov	r4, r0
 800b4e8:	4608      	mov	r0, r1
 800b4ea:	602b      	str	r3, [r5, #0]
 800b4ec:	f7f5 ff28 	bl	8001340 <_isatty>
 800b4f0:	1c43      	adds	r3, r0, #1
 800b4f2:	d102      	bne.n	800b4fa <_isatty_r+0x1a>
 800b4f4:	682b      	ldr	r3, [r5, #0]
 800b4f6:	b103      	cbz	r3, 800b4fa <_isatty_r+0x1a>
 800b4f8:	6023      	str	r3, [r4, #0]
 800b4fa:	bd38      	pop	{r3, r4, r5, pc}
 800b4fc:	240008a0 	.word	0x240008a0

0800b500 <_sbrk_r>:
 800b500:	b538      	push	{r3, r4, r5, lr}
 800b502:	4d06      	ldr	r5, [pc, #24]	@ (800b51c <_sbrk_r+0x1c>)
 800b504:	2300      	movs	r3, #0
 800b506:	4604      	mov	r4, r0
 800b508:	4608      	mov	r0, r1
 800b50a:	602b      	str	r3, [r5, #0]
 800b50c:	f7f5 ff30 	bl	8001370 <_sbrk>
 800b510:	1c43      	adds	r3, r0, #1
 800b512:	d102      	bne.n	800b51a <_sbrk_r+0x1a>
 800b514:	682b      	ldr	r3, [r5, #0]
 800b516:	b103      	cbz	r3, 800b51a <_sbrk_r+0x1a>
 800b518:	6023      	str	r3, [r4, #0]
 800b51a:	bd38      	pop	{r3, r4, r5, pc}
 800b51c:	240008a0 	.word	0x240008a0

0800b520 <_init>:
 800b520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b522:	bf00      	nop
 800b524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b526:	bc08      	pop	{r3}
 800b528:	469e      	mov	lr, r3
 800b52a:	4770      	bx	lr

0800b52c <_fini>:
 800b52c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b52e:	bf00      	nop
 800b530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b532:	bc08      	pop	{r3}
 800b534:	469e      	mov	lr, r3
 800b536:	4770      	bx	lr
