Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 18 09:50:29 2018
| Host         : DESKTOP-28DBK6Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file testbench_control_sets_placed.rpt
| Design       : testbench
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    51 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|    16+ |           48 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           18 |
| Yes          | No                    | No                     |            2476 |          646 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              84 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------------+--------------------+------------------+----------------+
|     Clock Signal    |           Enable Signal           |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+---------------------+-----------------------------------+--------------------+------------------+----------------+
|  dcm1/inst/clk_out2 |                                   | vga1/ltOp          |                1 |              2 |
|  clk_IBUF           |                                   |                    |                1 |              4 |
|  dcm1/inst/clk_out1 |                                   |                    |                1 |              4 |
|  dcm1/inst/clk_out2 |                                   | vga1/r[3]_i_1_n_0  |                5 |             18 |
|  dcm1/inst/clk_out2 | vga1/eqOp                         | vga1/v             |                3 |             20 |
|  dcm1/inst/clk_out2 |                                   | vga1/eqOp          |                5 |             20 |
|  dcm1/inst/clk_out1 |                                   | rsrc1/rsrcpc/SR[0] |                7 |             24 |
|  dcm1/inst/clk_out2 |                                   |                    |                7 |             38 |
|  dcm1/inst/clk_out1 | rsrc1/rsrccontrol/ir_reg[31][0]   |                    |               14 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrccontrol/pc_reg[31][0]   | rsrc1/rsrcpc/SR[0] |               16 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrccontrol/read            |                    |               14 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/E[0]              |                    |               13 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg12_reg[31][0]  |                    |               14 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg13_reg[31][0]  |                    |               15 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg18_reg[31][0]  |                    |               13 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg14_reg[31][0]  |                    |               11 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg10_reg[31][0]  |                    |               12 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg15_reg[31][0]  |                    |               18 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg16_reg[31][0]  |                    |               19 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg17_reg[31][0]  |                    |               18 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg19_reg[31][0]  |                    |               17 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg11_reg[31][0]  |                    |               12 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg27_reg[31][0]  |                    |               20 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg5_reg[31][0]   |                    |               20 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg20_reg[31][0]  |                    |               12 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg29_reg[31][0]  |                    |               17 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg25_reg[31][0]  |                    |               19 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg6_reg[31][0]   |                    |               17 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg4_reg[31][0]   |                    |               20 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg8_reg[31][0]   |                    |               19 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg9_reg[31][0]   |                    |               18 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg21_reg[31][0]  |                    |               18 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg2_reg[31][0]   |                    |               12 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg31_reg[31][0]  |                    |               25 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg22_reg[31][0]  |                    |               20 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg24_reg[31][0]  |                    |               16 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg30_reg[31][0]  |                    |               20 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg1_reg[31][0]   |                    |               13 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg28_reg[31][0]  |                    |               21 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg23_reg[31][0]  |                    |               20 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg7_reg[31][0]   |                    |               25 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg3_reg[31][0]   |                    |               12 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrccontrol/a_reg[31][0]    |                    |               16 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrccontrol/E[0]            |                    |               24 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrccontrol/mdo_reg[31][0]  |                    |               19 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcirreg/reg26_reg[31][0]  |                    |               18 |             64 |
|  dcm1/inst/clk_out1 | rsrc1/rsrccontrol/address_reg[31] |                    |               15 |            108 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcmareg/mdi_reg[31]       |                    |               32 |            256 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcmareg/mdi_reg[31]_1     |                    |               32 |            256 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcmareg/mdi_reg[31]_0     |                    |               32 |            256 |
|  dcm1/inst/clk_out1 | rsrc1/rsrcmareg/mdi_reg[31]_2     |                    |               32 |            256 |
+---------------------+-----------------------------------+--------------------+------------------+----------------+


