Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Nov 27 20:21:57 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_LEFT_DEBOUNCE/button_state_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RIGHT_DEBOUNCE/button_state_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/changed_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/initialized_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.353        0.000                      0                 2587        0.063        0.000                      0                 2587        3.750        0.000                       0                   926  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.353        0.000                      0                 2587        0.063        0.000                      0                 2587        3.750        0.000                       0                   926  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 3.583ns (37.257%)  route 6.034ns (62.743%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.724     5.327    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[81]/Q
                         net (fo=7, routed)           1.010     6.854    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[81]
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.124     6.978 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_76/O
                         net (fo=2, routed)           0.477     7.455    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_76_n_1
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_94/O
                         net (fo=2, routed)           0.621     8.200    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_94_n_1
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.124     8.324 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_91/O
                         net (fo=2, routed)           0.584     8.908    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_91_n_1
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.150     9.058 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59/O
                         net (fo=2, routed)           0.596     9.654    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59_n_1
    SLICE_X1Y90          LUT6 (Prop_lut6_I2_O)        0.332     9.986 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25/O
                         net (fo=2, routed)           0.643    10.629    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25_n_1
    SLICE_X3Y89          LUT4 (Prop_lut4_I2_O)        0.149    10.778 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.594    11.372    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2_n_1
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.332    11.704 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.704    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4_n_1
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.128 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[1]
                         net (fo=2, routed)           0.371    12.499    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_7
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.303    12.802 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.802    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.380 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.631    14.010    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.301    14.311 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.508    14.820    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/sfd_detected_reg
    SLICE_X0Y90          LUT5 (Prop_lut5_I3_O)        0.124    14.944 r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/state[1]_i_1__2/O
                         net (fo=1, routed)           0.000    14.944    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/D[0]
    SLICE_X0Y90          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.603    15.026    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.031    15.296    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -14.944    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 3.583ns (37.807%)  route 5.894ns (62.193%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.724     5.327    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[81]/Q
                         net (fo=7, routed)           1.010     6.854    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[81]
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.124     6.978 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_76/O
                         net (fo=2, routed)           0.477     7.455    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_76_n_1
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_94/O
                         net (fo=2, routed)           0.621     8.200    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_94_n_1
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.124     8.324 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_91/O
                         net (fo=2, routed)           0.584     8.908    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_91_n_1
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.150     9.058 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59/O
                         net (fo=2, routed)           0.596     9.654    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59_n_1
    SLICE_X1Y90          LUT6 (Prop_lut6_I2_O)        0.332     9.986 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25/O
                         net (fo=2, routed)           0.643    10.629    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25_n_1
    SLICE_X3Y89          LUT4 (Prop_lut4_I2_O)        0.149    10.778 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.594    11.372    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2_n_1
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.332    11.704 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.704    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4_n_1
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.128 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[1]
                         net (fo=2, routed)           0.371    12.499    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_7
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.303    12.802 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.802    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.380 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.631    14.010    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.301    14.311 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.368    14.680    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124    14.804 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state[0]_i_1__3/O
                         net (fo=1, routed)           0.000    14.804    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/next[0]
    SLICE_X0Y90          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.603    15.026    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.031    15.296    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -14.804    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.394ns  (logic 3.583ns (38.140%)  route 5.811ns (61.860%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.724     5.327    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[81]/Q
                         net (fo=7, routed)           1.010     6.854    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[81]
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.124     6.978 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_76/O
                         net (fo=2, routed)           0.477     7.455    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_76_n_1
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_94/O
                         net (fo=2, routed)           0.621     8.200    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_94_n_1
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.124     8.324 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_91/O
                         net (fo=2, routed)           0.584     8.908    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_91_n_1
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.150     9.058 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59/O
                         net (fo=2, routed)           0.596     9.654    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59_n_1
    SLICE_X1Y90          LUT6 (Prop_lut6_I2_O)        0.332     9.986 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25/O
                         net (fo=2, routed)           0.643    10.629    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25_n_1
    SLICE_X3Y89          LUT4 (Prop_lut4_I2_O)        0.149    10.778 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.594    11.372    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2_n_1
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.332    11.704 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.704    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4_n_1
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.128 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[1]
                         net (fo=2, routed)           0.371    12.499    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_7
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.303    12.802 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.802    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.380 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.631    14.010    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.301    14.311 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.286    14.597    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.124    14.721 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_i_1/O
                         net (fo=1, routed)           0.000    14.721    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/n_cardet
    SLICE_X1Y90          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.603    15.026    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y90          FDRE (Setup_fdre_C_D)        0.031    15.296    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 U_LEFT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 1.346ns (19.572%)  route 5.531ns (80.428%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.629     5.231    U_LEFT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  U_LEFT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.518     5.749 r  U_LEFT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.932     6.682    U_RIGHT_DEBOUNCE/debounced_left
    SLICE_X6Y107         LUT2 (Prop_lut2_I1_O)        0.148     6.830 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=381, routed)         2.324     9.153    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/debounced_reset
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.354     9.507 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/shreg[15]_i_1/O
                         net (fo=18, routed)          1.701    11.209    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/reset04_out
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.326    11.535 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.574    12.108    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X9Y90          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.522    14.945    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/C
                         clock pessimism              0.180    15.125    
                         clock uncertainty           -0.035    15.089    
    SLICE_X9Y90          FDRE (Setup_fdre_C_R)       -0.429    14.660    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 U_LEFT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 1.346ns (19.572%)  route 5.531ns (80.428%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.629     5.231    U_LEFT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  U_LEFT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.518     5.749 r  U_LEFT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.932     6.682    U_RIGHT_DEBOUNCE/debounced_left
    SLICE_X6Y107         LUT2 (Prop_lut2_I1_O)        0.148     6.830 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=381, routed)         2.324     9.153    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/debounced_reset
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.354     9.507 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/shreg[15]_i_1/O
                         net (fo=18, routed)          1.701    11.209    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/reset04_out
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.326    11.535 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.574    12.108    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X9Y90          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.522    14.945    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]/C
                         clock pessimism              0.180    15.125    
                         clock uncertainty           -0.035    15.089    
    SLICE_X9Y90          FDRE (Setup_fdre_C_R)       -0.429    14.660    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 U_LEFT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 1.346ns (19.572%)  route 5.531ns (80.428%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.629     5.231    U_LEFT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  U_LEFT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.518     5.749 r  U_LEFT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.932     6.682    U_RIGHT_DEBOUNCE/debounced_left
    SLICE_X6Y107         LUT2 (Prop_lut2_I1_O)        0.148     6.830 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=381, routed)         2.324     9.153    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/debounced_reset
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.354     9.507 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/shreg[15]_i_1/O
                         net (fo=18, routed)          1.701    11.209    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/reset04_out
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.326    11.535 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.574    12.108    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X9Y90          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.522    14.945    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]/C
                         clock pessimism              0.180    15.125    
                         clock uncertainty           -0.035    15.089    
    SLICE_X9Y90          FDRE (Setup_fdre_C_R)       -0.429    14.660    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 U_LEFT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 1.346ns (19.572%)  route 5.531ns (80.428%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.629     5.231    U_LEFT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  U_LEFT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.518     5.749 r  U_LEFT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.932     6.682    U_RIGHT_DEBOUNCE/debounced_left
    SLICE_X6Y107         LUT2 (Prop_lut2_I1_O)        0.148     6.830 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=381, routed)         2.324     9.153    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/debounced_reset
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.354     9.507 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/shreg[15]_i_1/O
                         net (fo=18, routed)          1.701    11.209    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/reset04_out
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.326    11.535 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.574    12.108    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X9Y90          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.522    14.945    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]/C
                         clock pessimism              0.180    15.125    
                         clock uncertainty           -0.035    15.089    
    SLICE_X9Y90          FDRE (Setup_fdre_C_R)       -0.429    14.660    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_FCS_VERIFICATION/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_FCS_FORMATION/shreg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 1.295ns (20.131%)  route 5.138ns (79.869%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.646     5.249    U_RXD_MOD/U_FCS_VERIFICATION/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  U_RXD_MOD/U_FCS_VERIFICATION/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  U_RXD_MOD/U_FCS_VERIFICATION/x_reg[5]/Q
                         net (fo=2, routed)           0.678     6.445    U_RXD_MOD/U_FCS_VERIFICATION/crc_result[3]
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.569 r  U_RXD_MOD/U_FCS_VERIFICATION/ACK_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.378     6.947    U_RXD_MOD/U_FCS_VERIFICATION/ACK_OBUF_inst_i_5_n_1
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.071 f  U_RXD_MOD/U_FCS_VERIFICATION/ACK_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.671     7.742    U_RXD_MOD/U_FCS_VERIFICATION/fcs_correct
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.866 f  U_RXD_MOD/U_FCS_VERIFICATION/ACK_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.688     8.554    U_TXD_MOD/U_TXD_FSM/ACK_OBUF
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.124     8.678 f  U_TXD_MOD/U_TXD_FSM/shreg[7]_i_4/O
                         net (fo=6, routed)           0.602     9.280    U_TXD_MOD/U_TXD_FSM/shreg[7]_i_4_n_1
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     9.404 f  U_TXD_MOD/U_TXD_FSM/shreg[7]_i_1/O
                         net (fo=11, routed)          1.455    10.860    U_TXD_MOD/U_TXD_FSM/p_0_in
    SLICE_X8Y102         LUT1 (Prop_lut1_I0_O)        0.157    11.017 r  U_TXD_MOD/U_TXD_FSM/x[8]_i_1/O
                         net (fo=16, routed)          0.665    11.682    U_TXD_MOD/U_FCS_FORMATION/SR[0]
    SLICE_X8Y102         FDRE                                         r  U_TXD_MOD/U_FCS_FORMATION/shreg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.509    14.931    U_TXD_MOD/U_FCS_FORMATION/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y102         FDRE                                         r  U_TXD_MOD/U_FCS_FORMATION/shreg_reg[1]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y102         FDRE (Setup_fdre_C_R)       -0.755    14.321    U_TXD_MOD/U_FCS_FORMATION/shreg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_FCS_VERIFICATION/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_FCS_FORMATION/shreg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 1.295ns (20.131%)  route 5.138ns (79.869%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.646     5.249    U_RXD_MOD/U_FCS_VERIFICATION/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  U_RXD_MOD/U_FCS_VERIFICATION/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  U_RXD_MOD/U_FCS_VERIFICATION/x_reg[5]/Q
                         net (fo=2, routed)           0.678     6.445    U_RXD_MOD/U_FCS_VERIFICATION/crc_result[3]
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.569 r  U_RXD_MOD/U_FCS_VERIFICATION/ACK_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.378     6.947    U_RXD_MOD/U_FCS_VERIFICATION/ACK_OBUF_inst_i_5_n_1
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.071 f  U_RXD_MOD/U_FCS_VERIFICATION/ACK_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.671     7.742    U_RXD_MOD/U_FCS_VERIFICATION/fcs_correct
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.866 f  U_RXD_MOD/U_FCS_VERIFICATION/ACK_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.688     8.554    U_TXD_MOD/U_TXD_FSM/ACK_OBUF
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.124     8.678 f  U_TXD_MOD/U_TXD_FSM/shreg[7]_i_4/O
                         net (fo=6, routed)           0.602     9.280    U_TXD_MOD/U_TXD_FSM/shreg[7]_i_4_n_1
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     9.404 f  U_TXD_MOD/U_TXD_FSM/shreg[7]_i_1/O
                         net (fo=11, routed)          1.455    10.860    U_TXD_MOD/U_TXD_FSM/p_0_in
    SLICE_X8Y102         LUT1 (Prop_lut1_I0_O)        0.157    11.017 r  U_TXD_MOD/U_TXD_FSM/x[8]_i_1/O
                         net (fo=16, routed)          0.665    11.682    U_TXD_MOD/U_FCS_FORMATION/SR[0]
    SLICE_X8Y102         FDRE                                         r  U_TXD_MOD/U_FCS_FORMATION/shreg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.509    14.931    U_TXD_MOD/U_FCS_FORMATION/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y102         FDRE                                         r  U_TXD_MOD/U_FCS_FORMATION/shreg_reg[2]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y102         FDRE (Setup_fdre_C_R)       -0.755    14.321    U_TXD_MOD/U_FCS_FORMATION/shreg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_FCS_VERIFICATION/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_FCS_FORMATION/shreg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 1.295ns (20.131%)  route 5.138ns (79.869%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.646     5.249    U_RXD_MOD/U_FCS_VERIFICATION/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  U_RXD_MOD/U_FCS_VERIFICATION/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  U_RXD_MOD/U_FCS_VERIFICATION/x_reg[5]/Q
                         net (fo=2, routed)           0.678     6.445    U_RXD_MOD/U_FCS_VERIFICATION/crc_result[3]
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.569 r  U_RXD_MOD/U_FCS_VERIFICATION/ACK_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.378     6.947    U_RXD_MOD/U_FCS_VERIFICATION/ACK_OBUF_inst_i_5_n_1
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.071 f  U_RXD_MOD/U_FCS_VERIFICATION/ACK_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.671     7.742    U_RXD_MOD/U_FCS_VERIFICATION/fcs_correct
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.866 f  U_RXD_MOD/U_FCS_VERIFICATION/ACK_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.688     8.554    U_TXD_MOD/U_TXD_FSM/ACK_OBUF
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.124     8.678 f  U_TXD_MOD/U_TXD_FSM/shreg[7]_i_4/O
                         net (fo=6, routed)           0.602     9.280    U_TXD_MOD/U_TXD_FSM/shreg[7]_i_4_n_1
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     9.404 f  U_TXD_MOD/U_TXD_FSM/shreg[7]_i_1/O
                         net (fo=11, routed)          1.455    10.860    U_TXD_MOD/U_TXD_FSM/p_0_in
    SLICE_X8Y102         LUT1 (Prop_lut1_I0_O)        0.157    11.017 r  U_TXD_MOD/U_TXD_FSM/x[8]_i_1/O
                         net (fo=16, routed)          0.665    11.682    U_TXD_MOD/U_FCS_FORMATION/SR[0]
    SLICE_X8Y102         FDRE                                         r  U_TXD_MOD/U_FCS_FORMATION/shreg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.509    14.931    U_TXD_MOD/U_FCS_FORMATION/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y102         FDRE                                         r  U_TXD_MOD/U_FCS_FORMATION/shreg_reg[3]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y102         FDRE (Setup_fdre_C_R)       -0.755    14.321    U_TXD_MOD/U_FCS_FORMATION/shreg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  2.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.256ns (59.159%)  route 0.177ns (40.841%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.572     1.491    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[30]/Q
                         net (fo=7, routed)           0.177     1.809    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated[30]
    SLICE_X33Y100        LUT2 (Prop_lut2_I0_O)        0.045     1.854 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6_i_1/O
                         net (fo=1, routed)           0.000     1.854    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6_i_1_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.924 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.924    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated0_in[31]
    SLICE_X33Y100        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.837     2.002    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[31]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.189ns (41.555%)  route 0.266ns (58.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.604     1.523    U_TXD_MOD/U_BRAM_WRITING/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[2]/Q
                         net (fo=14, routed)          0.266     1.930    U_TXD_MOD/U_BRAM_WRITING/Q[2]
    SLICE_X5Y100         LUT5 (Prop_lut5_I1_O)        0.048     1.978 r  U_TXD_MOD/U_BRAM_WRITING/w_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.978    U_TXD_MOD/U_BRAM_WRITING/w_addr[3]_i_1_n_1
    SLICE_X5Y100         FDRE                                         r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.868     2.034    U_TXD_MOD/U_BRAM_WRITING/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[3]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FSM/RRDY_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ASYNCH_TX/U_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.737%)  route 0.294ns (61.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.575     1.494    U_RXD_MOD/U_RXD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y95         FDRE                                         r  U_RXD_MOD/U_RXD_FSM/RRDY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  U_RXD_MOD/U_RXD_FSM/RRDY_reg/Q
                         net (fo=9, routed)           0.294     1.929    U_ASYNCH_TX/U_BIT_COUNTER/RRDY
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.974 r  U_ASYNCH_TX/U_BIT_COUNTER/state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.974    U_ASYNCH_TX/U_FSM/D[0]
    SLICE_X14Y100        FDRE                                         r  U_ASYNCH_TX/U_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.841     2.006    U_ASYNCH_TX/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  U_ASYNCH_TX/U_FSM/state_reg[0]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.121     1.881    U_ASYNCH_TX/U_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_RXD_MOD/source_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ACK_INTERFACE/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.226ns (46.851%)  route 0.256ns (53.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.576     1.495    U_RXD_MOD/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  U_RXD_MOD/source_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  U_RXD_MOD/source_reg[7]/Q
                         net (fo=1, routed)           0.256     1.880    U_ACK_INTERFACE/source_reg[7][7]
    SLICE_X12Y100        LUT5 (Prop_lut5_I2_O)        0.098     1.978 r  U_ACK_INTERFACE/data_out[7]_i_3/O
                         net (fo=1, routed)           0.000     1.978    U_ACK_INTERFACE/p_2_in[7]
    SLICE_X12Y100        FDRE                                         r  U_ACK_INTERFACE/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.841     2.006    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  U_ACK_INTERFACE/data_out_reg[7]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.121     1.881    U_ACK_INTERFACE/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_TXD_MOD/U_BRAM_WRITING/dest_seen_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.498%)  route 0.273ns (59.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.604     1.523    U_TXD_MOD/U_BRAM_WRITING/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  U_TXD_MOD/U_BRAM_WRITING/dest_seen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_TXD_MOD/U_BRAM_WRITING/dest_seen_reg/Q
                         net (fo=7, routed)           0.273     1.938    U_TXD_MOD/U_BRAM_WRITING/dest_seen
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.045     1.983 r  U_TXD_MOD/U_BRAM_WRITING/w_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.983    U_TXD_MOD/U_BRAM_WRITING/w_addr[4]
    SLICE_X5Y100         FDRE                                         r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.868     2.034    U_TXD_MOD/U_BRAM_WRITING/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.092     1.880    U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_ACK_INTERFACE/i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ACK_INTERFACE/i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.576     1.495    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  U_ACK_INTERFACE/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  U_ACK_INTERFACE/i_reg[11]/Q
                         net (fo=2, routed)           0.120     1.757    U_ACK_INTERFACE/i_reg[11]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  U_ACK_INTERFACE/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    U_ACK_INTERFACE/i_reg[8]_i_1_n_1
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.971 r  U_ACK_INTERFACE/i_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.971    U_ACK_INTERFACE/i_reg[12]_i_1_n_8
    SLICE_X13Y100        FDRE                                         r  U_ACK_INTERFACE/i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.841     2.006    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  U_ACK_INTERFACE/i_reg[12]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    U_ACK_INTERFACE/i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_TXD_MOD/U_TXD_FSM/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_MAN_TXD/U_FSM/last_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.292%)  route 0.263ns (55.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.604     1.523    U_TXD_MOD/U_TXD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  U_TXD_MOD/U_TXD_FSM/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  U_TXD_MOD/U_TXD_FSM/transmit_reg/Q
                         net (fo=7, routed)           0.263     1.950    U_TXD_MOD/U_MAN_TXD/U_FSM/start_transmitting
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.045     1.995 r  U_TXD_MOD/U_MAN_TXD/U_FSM/last[2]_i_1/O
                         net (fo=1, routed)           0.000     1.995    U_TXD_MOD/U_MAN_TXD/U_FSM/last[2]_i_1_n_1
    SLICE_X4Y102         FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_FSM/last_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.868     2.034    U_TXD_MOD/U_MAN_TXD/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_FSM/last_reg[2]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.092     1.880    U_TXD_MOD/U_MAN_TXD/U_FSM/last_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_ACK_INTERFACE/i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ACK_INTERFACE/i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.576     1.495    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  U_ACK_INTERFACE/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  U_ACK_INTERFACE/i_reg[11]/Q
                         net (fo=2, routed)           0.120     1.757    U_ACK_INTERFACE/i_reg[11]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  U_ACK_INTERFACE/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    U_ACK_INTERFACE/i_reg[8]_i_1_n_1
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.982 r  U_ACK_INTERFACE/i_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    U_ACK_INTERFACE/i_reg[12]_i_1_n_6
    SLICE_X13Y100        FDRE                                         r  U_ACK_INTERFACE/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.841     2.006    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  U_ACK_INTERFACE/i_reg[14]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    U_ACK_INTERFACE/i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_RRD_SINGLE_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/gb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.246ns (47.169%)  route 0.276ns (52.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.570     1.489    U_RRD_SINGLE_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  U_RRD_SINGLE_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.148     1.637 f  U_RRD_SINGLE_PULSE/dq1_reg/Q
                         net (fo=5, routed)           0.276     1.913    U_RRD_SINGLE_PULSE/dq1
    SLICE_X12Y95         LUT4 (Prop_lut4_I1_O)        0.098     2.011 r  U_RRD_SINGLE_PULSE/gb_i_1/O
                         net (fo=1, routed)           0.000     2.011    U_RXD_MOD/U_RXD_FIFO/dq2_reg
    SLICE_X12Y95         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/gb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.846     2.011    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/gb_reg/C
                         clock pessimism             -0.245     1.765    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.120     1.885    U_RXD_MOD/U_RXD_FIFO/gb_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_RXD_MOD/source_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ACK_INTERFACE/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.688%)  route 0.335ns (64.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.576     1.495    U_RXD_MOD/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  U_RXD_MOD/source_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  U_RXD_MOD/source_reg[2]/Q
                         net (fo=1, routed)           0.335     1.972    U_ACK_INTERFACE/source_reg[7][2]
    SLICE_X12Y100        LUT5 (Prop_lut5_I3_O)        0.045     2.017 r  U_ACK_INTERFACE/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.017    U_ACK_INTERFACE/p_2_in[2]
    SLICE_X12Y100        FDRE                                         r  U_ACK_INTERFACE/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.841     2.006    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  U_ACK_INTERFACE/data_out_reg[2]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.121     1.881    U_ACK_INTERFACE/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y105    U_DOWN_DEBOUNCE/count_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y105    U_DOWN_DEBOUNCE/count_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y105    U_DOWN_DEBOUNCE/count_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y106    U_DOWN_DEBOUNCE/count_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y107    U_DOWN_DEBOUNCE/count_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y106    U_DOWN_DEBOUNCE/count_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y107    U_DOWN_DEBOUNCE/count_reg_reg[8]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y96    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y96    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y96    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y96    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y98    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y98    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y98    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y98    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y100   U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y100   U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y98    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y98    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y98    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y98    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y99    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y99    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y99    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y99    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y99     U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y99     U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMB/CLK



