$date
	Sun Aug 18 19:43:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_gand16 $end
$var wire 16 ! out_y [15:0] $end
$var reg 16 " in_a [15:0] $end
$var reg 16 # in_b [15:0] $end
$scope module uut $end
$var wire 16 $ a [15:0] $end
$var wire 16 % b [15:0] $end
$var wire 16 & y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 #
b1 %
#20
b0 #
b0 %
b1 "
b1 $
#30
b1 !
b1 &
b1 #
b1 %
#40
b0 !
b0 &
b0 #
b0 %
b111111111111111 "
b111111111111111 $
#50
b111111111111111 #
b111111111111111 %
b0 "
b0 $
#60
b111111111111111 !
b111111111111111 &
b111111111111111 "
b111111111111111 $
#70
