module BACKGROUND (
        input [18:0] read_addr,
        input Clk,

        output logic [23:0] data_out
);

    logic [23:0] background [0:1023];

    initial
    begin
        $readmemh("background.txt", background);
    end


    always_ff @ (posedge Clk) begin

        data_out <= background[read_addr];
    end

endmodule