{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1511875966492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1511875966493 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clarvi_fpga 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"clarvi_fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511875966582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511875966646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511875966646 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1511875966802 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511875967342 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1511875967377 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511875967872 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1511875968111 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1511875981725 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3229 global CLKCTRL_G6 " "clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3229 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1511875982357 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 360 global CLKCTRL_G4 " "clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 360 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1511875982357 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1511875982357 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511875982358 ""}
{ "Info" "ISTA_SDC_FOUND" "clarvi_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'clarvi_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1511875984287 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel.sdc " "Reading SDC File: 'toplevel.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1511875984362 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 9 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 9 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511875984365 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511875984365 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511875984365 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1511875984365 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1511875984366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "toplevel.sdc 23 qsys0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at toplevel.sdc(23): qsys0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/toplevel.sdc" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/toplevel.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1511875984389 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "toplevel.sdc 24 qsys0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at toplevel.sdc(24): qsys0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/toplevel.sdc" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/toplevel.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1511875984399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups toplevel.sdc 22 Argument -group with value \[get_clocks \{qsys0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_groups at toplevel.sdc(22): Argument -group with value \[get_clocks \{qsys0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n  -group \[get_clocks \{qsys0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n  -group \[get_clocks \{qsys0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_clock_groups -asynchronous \\\n  -group \[get_clocks \{qsys0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n  -group \[get_clocks \{qsys0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/toplevel.sdc" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/toplevel.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511875984400 ""}  } { { "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/toplevel.sdc" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/toplevel.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511875984400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups toplevel.sdc 22 Argument -group with value \[get_clocks \{qsys0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_groups at toplevel.sdc(22): Argument -group with value \[get_clocks \{qsys0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/toplevel.sdc" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/toplevel.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511875984400 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511875984449 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511875984449 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511875984449 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511875984449 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1511875984449 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1511875984542 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1511875984545 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511875984546 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511875984546 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511875984546 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511875984546 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511875984546 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511875984546 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 111.111     LCD_DCLK " " 111.111     LCD_DCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511875984546 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.222 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.222 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511875984546 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511875984546 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 111.111 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 111.111 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511875984546 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1511875984546 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511875984808 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511875984822 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511875984853 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511875984877 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511875984946 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511875984961 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511875985900 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "100 DSP block " "Packed 100 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1511875985915 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "100 " "Created 100 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1511875985915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511875985915 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511875986677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511876000135 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1511876002561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:56 " "Fitter placement preparation operations ending: elapsed time is 00:00:56" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511876055916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511876134027 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511876155206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511876155206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511876158683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1511876187157 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511876187157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1511876193435 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1511876193435 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511876193435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511876193439 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 26.38 " "Total time spent on timing analysis during the Fitter is 26.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1511876202172 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511876202440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511876218234 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511876218241 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511876232972 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:05 " "Fitter post-fit operations ending: elapsed time is 00:01:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511876267265 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1511876267859 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "63 " "Following 63 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { ADC_CS_N } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 365 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 366 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 182 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 183 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 185 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 186 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 196 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 197 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 384 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 199 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 204 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 205 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 206 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 207 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 208 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 209 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 212 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 213 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 214 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 215 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 216 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 217 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 218 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 219 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 220 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 221 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 222 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 223 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 224 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 225 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 226 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 227 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 228 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 230 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 231 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 232 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 233 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 387 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 153 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DISPLAY_SDA a permanently disabled " "Pin DISPLAY_SDA has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DISPLAY_SDA } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY_SDA" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 208 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 411 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DISPLAY_SCL a permanently disabled " "Pin DISPLAY_SCL has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DISPLAY_SCL } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY_SCL" } } } } { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 211 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/" { { 0 { 0 ""} 0 412 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511876267963 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1511876267963 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/output_files/clarvi_fpga.fit.smsg " "Generated suppressed messages file /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/output_files/clarvi_fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511876268554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2235 " "Peak virtual memory: 2235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511876271204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 13:37:51 2017 " "Processing ended: Tue Nov 28 13:37:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511876271204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:26 " "Elapsed time: 00:06:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511876271204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:40 " "Total CPU time (on all processors): 00:04:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511876271204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511876271204 ""}
