
EmulateEEPROM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001884  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08001990  08001990  00011990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080019b0  080019b0  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  080019b0  080019b0  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  080019b0  080019b0  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080019b0  080019b0  000119b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080019b4  080019b4  000119b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  080019b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000450  20000028  080019dc  00020028  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000478  080019dc  00020478  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004d1f  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016fa  00000000  00000000  00024d6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000558  00000000  00000000  00026468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000490  00000000  00000000  000269c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001677d  00000000  00000000  00026e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000696f  00000000  00000000  0003d5cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007efa7  00000000  00000000  00043f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c2ee3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000012d8  00000000  00000000  000c2f38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000028 	.word	0x20000028
 8000128:	00000000 	.word	0x00000000
 800012c:	08001978 	.word	0x08001978

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000002c 	.word	0x2000002c
 8000148:	08001978 	.word	0x08001978

0800014c <ee_init>:
uint8_t ee_ram[_EE_USE_RAM_BYTE];
#endif

//##########################################################################################################
bool ee_init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
#if (_EE_USE_RAM_BYTE > 0)
  return ee_read(0, _EE_USE_RAM_BYTE, NULL);
 8000150:	2200      	movs	r2, #0
 8000152:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000156:	2000      	movs	r0, #0
 8000158:	f000 f840 	bl	80001dc <ee_read>
 800015c:	4603      	mov	r3, r0
#else
  return true;
#endif
}
 800015e:	4618      	mov	r0, r3
 8000160:	bd80      	pop	{r7, pc}
	...

08000164 <ee_format>:
//##########################################################################################################
bool ee_format(bool keepRamData)
{
 8000164:	b580      	push	{r7, lr}
 8000166:	b088      	sub	sp, #32
 8000168:	af00      	add	r7, sp, #0
 800016a:	4603      	mov	r3, r0
 800016c:	71fb      	strb	r3, [r7, #7]
  uint32_t error;
  HAL_FLASH_Unlock();
 800016e:	f000 fccd 	bl	8000b0c <HAL_FLASH_Unlock>
  FLASH_EraseInitTypeDef flashErase;
#if _EE_PAGE_OR_SECTOR == PAGE
	flashErase.NbPages = 1;
 8000172:	2301      	movs	r3, #1
 8000174:	61bb      	str	r3, [r7, #24]
  flashErase.PageAddress = _EE_ADDR_INUSE;
 8000176:	4b17      	ldr	r3, [pc, #92]	; (80001d4 <ee_format+0x70>)
 8000178:	617b      	str	r3, [r7, #20]
  flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 800017a:	2300      	movs	r3, #0
 800017c:	60fb      	str	r3, [r7, #12]
  flashErase.NbPages = 1;
  flashErase.Page = _EE_USE_FLASH_PAGE_OR_SECTOR;
  flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
#endif
#ifdef _EE_FLASH_BANK
  flashErase.Banks = _EE_FLASH_BANK;
 800017e:	2301      	movs	r3, #1
 8000180:	613b      	str	r3, [r7, #16]
#endif
#ifdef _EE_VOLTAGE_RANGE
  flashErase.VoltageRange = _EE_VOLTAGE_RANGE;
#endif
  if (HAL_FLASHEx_Erase(&flashErase, &error) == HAL_OK)
 8000182:	f107 021c 	add.w	r2, r7, #28
 8000186:	f107 030c 	add.w	r3, r7, #12
 800018a:	4611      	mov	r1, r2
 800018c:	4618      	mov	r0, r3
 800018e:	f000 fda5 	bl	8000cdc <HAL_FLASHEx_Erase>
 8000192:	4603      	mov	r3, r0
 8000194:	2b00      	cmp	r3, #0
 8000196:	d115      	bne.n	80001c4 <ee_format+0x60>
  {
    HAL_FLASH_Lock();
 8000198:	f000 fcde 	bl	8000b58 <HAL_FLASH_Lock>
    if (error != 0xFFFFFFFF)
 800019c:	69fb      	ldr	r3, [r7, #28]
 800019e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80001a2:	d001      	beq.n	80001a8 <ee_format+0x44>
      return false;
 80001a4:	2300      	movs	r3, #0
 80001a6:	e010      	b.n	80001ca <ee_format+0x66>
    else
    {
#if (_EE_USE_RAM_BYTE > 0)
      if (keepRamData == false)
 80001a8:	79fb      	ldrb	r3, [r7, #7]
 80001aa:	f083 0301 	eor.w	r3, r3, #1
 80001ae:	b2db      	uxtb	r3, r3
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d005      	beq.n	80001c0 <ee_format+0x5c>
        memset(ee_ram, 0xFF, _EE_USE_RAM_BYTE);
 80001b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80001b8:	21ff      	movs	r1, #255	; 0xff
 80001ba:	4807      	ldr	r0, [pc, #28]	; (80001d8 <ee_format+0x74>)
 80001bc:	f001 fbd4 	bl	8001968 <memset>
#endif
      return true;
 80001c0:	2301      	movs	r3, #1
 80001c2:	e002      	b.n	80001ca <ee_format+0x66>
    }
  }
  HAL_FLASH_Lock();
 80001c4:	f000 fcc8 	bl	8000b58 <HAL_FLASH_Lock>
  return false;
 80001c8:	2300      	movs	r3, #0
}
 80001ca:	4618      	mov	r0, r3
 80001cc:	3720      	adds	r7, #32
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	08002000 	.word	0x08002000
 80001d8:	20000044 	.word	0x20000044

080001dc <ee_read>:
//##########################################################################################################
bool ee_read(uint32_t startVirtualAddress, uint32_t len, uint8_t* data)
{
 80001dc:	b480      	push	{r7}
 80001de:	b087      	sub	sp, #28
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	60f8      	str	r0, [r7, #12]
 80001e4:	60b9      	str	r1, [r7, #8]
 80001e6:	607a      	str	r2, [r7, #4]
  if ((startVirtualAddress + len) > _EE_SIZE)
 80001e8:	68fa      	ldr	r2, [r7, #12]
 80001ea:	68bb      	ldr	r3, [r7, #8]
 80001ec:	4413      	add	r3, r2
 80001ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80001f2:	d901      	bls.n	80001f8 <ee_read+0x1c>
    return false;
 80001f4:	2300      	movs	r3, #0
 80001f6:	e02b      	b.n	8000250 <ee_read+0x74>
  for (uint32_t i = startVirtualAddress; i < len + startVirtualAddress; i++)
 80001f8:	68fb      	ldr	r3, [r7, #12]
 80001fa:	617b      	str	r3, [r7, #20]
 80001fc:	e021      	b.n	8000242 <ee_read+0x66>
  {
    if (data != NULL)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	2b00      	cmp	r3, #0
 8000202:	d00b      	beq.n	800021c <ee_read+0x40>
    {
      *data = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8000204:	697b      	ldr	r3, [r7, #20]
 8000206:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800020a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800020e:	781b      	ldrb	r3, [r3, #0]
 8000210:	b2da      	uxtb	r2, r3
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	701a      	strb	r2, [r3, #0]
      data++;
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	3301      	adds	r3, #1
 800021a:	607b      	str	r3, [r7, #4]
    }
#if (_EE_USE_RAM_BYTE > 0)
    if (i < _EE_USE_RAM_BYTE)
 800021c:	697b      	ldr	r3, [r7, #20]
 800021e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000222:	d20b      	bcs.n	800023c <ee_read+0x60>
      ee_ram[i] = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8000224:	697b      	ldr	r3, [r7, #20]
 8000226:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800022a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	b2d9      	uxtb	r1, r3
 8000232:	4a0a      	ldr	r2, [pc, #40]	; (800025c <ee_read+0x80>)
 8000234:	697b      	ldr	r3, [r7, #20]
 8000236:	4413      	add	r3, r2
 8000238:	460a      	mov	r2, r1
 800023a:	701a      	strb	r2, [r3, #0]
  for (uint32_t i = startVirtualAddress; i < len + startVirtualAddress; i++)
 800023c:	697b      	ldr	r3, [r7, #20]
 800023e:	3301      	adds	r3, #1
 8000240:	617b      	str	r3, [r7, #20]
 8000242:	68ba      	ldr	r2, [r7, #8]
 8000244:	68fb      	ldr	r3, [r7, #12]
 8000246:	4413      	add	r3, r2
 8000248:	697a      	ldr	r2, [r7, #20]
 800024a:	429a      	cmp	r2, r3
 800024c:	d3d7      	bcc.n	80001fe <ee_read+0x22>
#endif
  }
  return true;
 800024e:	2301      	movs	r3, #1
}
 8000250:	4618      	mov	r0, r3
 8000252:	371c      	adds	r7, #28
 8000254:	46bd      	mov	sp, r7
 8000256:	bc80      	pop	{r7}
 8000258:	4770      	bx	lr
 800025a:	bf00      	nop
 800025c:	20000044 	.word	0x20000044

08000260 <ee_write>:
//##########################################################################################################
bool ee_write(uint32_t startVirtualAddress, uint32_t len, uint8_t *data)
{
 8000260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000264:	b091      	sub	sp, #68	; 0x44
 8000266:	af00      	add	r7, sp, #0
 8000268:	62f8      	str	r0, [r7, #44]	; 0x2c
 800026a:	62b9      	str	r1, [r7, #40]	; 0x28
 800026c:	627a      	str	r2, [r7, #36]	; 0x24
  if ((startVirtualAddress + len) > _EE_SIZE)
 800026e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000272:	4413      	add	r3, r2
 8000274:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000278:	d901      	bls.n	800027e <ee_write+0x1e>
    return false;
 800027a:	2300      	movs	r3, #0
 800027c:	e0ec      	b.n	8000458 <ee_write+0x1f8>
  if (data == NULL)
 800027e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000280:	2b00      	cmp	r3, #0
 8000282:	d101      	bne.n	8000288 <ee_write+0x28>
    return false;
 8000284:	2300      	movs	r3, #0
 8000286:	e0e7      	b.n	8000458 <ee_write+0x1f8>
  HAL_FLASH_Unlock();
 8000288:	f000 fc40 	bl	8000b0c <HAL_FLASH_Unlock>
      return false;
    }
  }	
#endif
#ifdef FLASH_TYPEPROGRAM_HALFWORD
  for (uint32_t i = 0; i < len ; i+=2)
 800028c:	2300      	movs	r3, #0
 800028e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000290:	e022      	b.n	80002d8 <ee_write+0x78>
  {		
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, (uint64_t)(data[i] | (data[i+1] << 8))) != HAL_OK)
 8000292:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000296:	4413      	add	r3, r2
 8000298:	f103 6100 	add.w	r1, r3, #134217728	; 0x8000000
 800029c:	f501 5100 	add.w	r1, r1, #8192	; 0x2000
 80002a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80002a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80002a4:	4413      	add	r3, r2
 80002a6:	781b      	ldrb	r3, [r3, #0]
 80002a8:	4618      	mov	r0, r3
 80002aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80002ac:	1c5a      	adds	r2, r3, #1
 80002ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002b0:	4413      	add	r3, r2
 80002b2:	781b      	ldrb	r3, [r3, #0]
 80002b4:	021b      	lsls	r3, r3, #8
 80002b6:	4303      	orrs	r3, r0
 80002b8:	461a      	mov	r2, r3
 80002ba:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80002be:	2001      	movs	r0, #1
 80002c0:	f000 fbb4 	bl	8000a2c <HAL_FLASH_Program>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d003      	beq.n	80002d2 <ee_write+0x72>
    {
      HAL_FLASH_Lock();
 80002ca:	f000 fc45 	bl	8000b58 <HAL_FLASH_Lock>
      return false;
 80002ce:	2300      	movs	r3, #0
 80002d0:	e0c2      	b.n	8000458 <ee_write+0x1f8>
  for (uint32_t i = 0; i < len ; i+=2)
 80002d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80002d4:	3302      	adds	r3, #2
 80002d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80002d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80002da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80002dc:	429a      	cmp	r2, r3
 80002de:	d3d8      	bcc.n	8000292 <ee_write+0x32>
    }
  }	
#endif
#ifdef FLASH_TYPEPROGRAM_DOUBLEWORD
  for (uint32_t i = 0; i < len; i += 8)
 80002e0:	2300      	movs	r3, #0
 80002e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80002e4:	e0b0      	b.n	8000448 <ee_write+0x1e8>
  {
    uint64_t data64 = data[i];
 80002e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80002e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80002ea:	4413      	add	r3, r2
 80002ec:	781b      	ldrb	r3, [r3, #0]
 80002ee:	b2da      	uxtb	r2, r3
 80002f0:	f04f 0300 	mov.w	r3, #0
 80002f4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    data64 += data[i + 1] * 0x100;
 80002f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80002fa:	1c5a      	adds	r2, r3, #1
 80002fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002fe:	4413      	add	r3, r2
 8000300:	781b      	ldrb	r3, [r3, #0]
 8000302:	021b      	lsls	r3, r3, #8
 8000304:	4618      	mov	r0, r3
 8000306:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800030a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800030e:	1814      	adds	r4, r2, r0
 8000310:	eb43 0501 	adc.w	r5, r3, r1
 8000314:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
    data64 += data[i + 2] * 0x10000;
 8000318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800031a:	1c9a      	adds	r2, r3, #2
 800031c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800031e:	4413      	add	r3, r2
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	041b      	lsls	r3, r3, #16
 8000324:	4618      	mov	r0, r3
 8000326:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800032a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800032e:	eb12 0800 	adds.w	r8, r2, r0
 8000332:	eb43 0901 	adc.w	r9, r3, r1
 8000336:	e9c7 890c 	strd	r8, r9, [r7, #48]	; 0x30
    data64 += data[i + 3] * 0x1000000;
 800033a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800033c:	1cda      	adds	r2, r3, #3
 800033e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000340:	4413      	add	r3, r2
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	061b      	lsls	r3, r3, #24
 8000346:	4618      	mov	r0, r3
 8000348:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800034c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8000350:	eb12 0a00 	adds.w	sl, r2, r0
 8000354:	eb43 0b01 	adc.w	fp, r3, r1
 8000358:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	; 0x30
    data64 += data[i + 4] * 0x100000000;
 800035c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800035e:	1d1a      	adds	r2, r3, #4
 8000360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000362:	4413      	add	r3, r2
 8000364:	781b      	ldrb	r3, [r3, #0]
 8000366:	b2da      	uxtb	r2, r3
 8000368:	f04f 0300 	mov.w	r3, #0
 800036c:	f04f 0000 	mov.w	r0, #0
 8000370:	f04f 0100 	mov.w	r1, #0
 8000374:	0011      	movs	r1, r2
 8000376:	2000      	movs	r0, #0
 8000378:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800037c:	1816      	adds	r6, r2, r0
 800037e:	61be      	str	r6, [r7, #24]
 8000380:	414b      	adcs	r3, r1
 8000382:	61fb      	str	r3, [r7, #28]
 8000384:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000388:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    data64 += data[i + 5] * 0x10000000000;
 800038c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800038e:	1d5a      	adds	r2, r3, #5
 8000390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000392:	4413      	add	r3, r2
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	b2da      	uxtb	r2, r3
 8000398:	f04f 0300 	mov.w	r3, #0
 800039c:	f04f 0000 	mov.w	r0, #0
 80003a0:	f04f 0100 	mov.w	r1, #0
 80003a4:	0211      	lsls	r1, r2, #8
 80003a6:	2000      	movs	r0, #0
 80003a8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80003ac:	1816      	adds	r6, r2, r0
 80003ae:	613e      	str	r6, [r7, #16]
 80003b0:	414b      	adcs	r3, r1
 80003b2:	617b      	str	r3, [r7, #20]
 80003b4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80003b8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    data64 += data[i + 6] * 0x1000000000000;
 80003bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80003be:	1d9a      	adds	r2, r3, #6
 80003c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003c2:	4413      	add	r3, r2
 80003c4:	781b      	ldrb	r3, [r3, #0]
 80003c6:	b2da      	uxtb	r2, r3
 80003c8:	f04f 0300 	mov.w	r3, #0
 80003cc:	f04f 0000 	mov.w	r0, #0
 80003d0:	f04f 0100 	mov.w	r1, #0
 80003d4:	0411      	lsls	r1, r2, #16
 80003d6:	2000      	movs	r0, #0
 80003d8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80003dc:	1816      	adds	r6, r2, r0
 80003de:	60be      	str	r6, [r7, #8]
 80003e0:	414b      	adcs	r3, r1
 80003e2:	60fb      	str	r3, [r7, #12]
 80003e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80003e8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    data64 += data[i + 7] * 0x100000000000000;
 80003ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80003ee:	1dda      	adds	r2, r3, #7
 80003f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003f2:	4413      	add	r3, r2
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	b2da      	uxtb	r2, r3
 80003f8:	f04f 0300 	mov.w	r3, #0
 80003fc:	f04f 0000 	mov.w	r0, #0
 8000400:	f04f 0100 	mov.w	r1, #0
 8000404:	0611      	lsls	r1, r2, #24
 8000406:	2000      	movs	r0, #0
 8000408:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800040c:	1816      	adds	r6, r2, r0
 800040e:	603e      	str	r6, [r7, #0]
 8000410:	414b      	adcs	r3, r1
 8000412:	607b      	str	r3, [r7, #4]
 8000414:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000418:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, data64) != HAL_OK)
 800041c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800041e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000420:	4413      	add	r3, r2
 8000422:	f103 6100 	add.w	r1, r3, #134217728	; 0x8000000
 8000426:	f501 5100 	add.w	r1, r1, #8192	; 0x2000
 800042a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800042e:	2003      	movs	r0, #3
 8000430:	f000 fafc 	bl	8000a2c <HAL_FLASH_Program>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d003      	beq.n	8000442 <ee_write+0x1e2>
    {
      HAL_FLASH_Lock();
 800043a:	f000 fb8d 	bl	8000b58 <HAL_FLASH_Lock>
      return false;
 800043e:	2300      	movs	r3, #0
 8000440:	e00a      	b.n	8000458 <ee_write+0x1f8>
  for (uint32_t i = 0; i < len; i += 8)
 8000442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000444:	3308      	adds	r3, #8
 8000446:	63bb      	str	r3, [r7, #56]	; 0x38
 8000448:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800044a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800044c:	429a      	cmp	r2, r3
 800044e:	f4ff af4a 	bcc.w	80002e6 <ee_write+0x86>
    }
  }
#endif
  HAL_FLASH_Lock();
 8000452:	f000 fb81 	bl	8000b58 <HAL_FLASH_Lock>
  return true;
 8000456:	2301      	movs	r3, #1
}
 8000458:	4618      	mov	r0, r3
 800045a:	3744      	adds	r7, #68	; 0x44
 800045c:	46bd      	mov	sp, r7
 800045e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08000464 <ee_writeToRam>:
//##########################################################################################################
bool ee_writeToRam(uint32_t startVirtualAddress, uint32_t len, uint8_t* data)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af00      	add	r7, sp, #0
 800046a:	60f8      	str	r0, [r7, #12]
 800046c:	60b9      	str	r1, [r7, #8]
 800046e:	607a      	str	r2, [r7, #4]
#if (_EE_USE_RAM_BYTE > 0)
  if ((startVirtualAddress + len) > _EE_USE_RAM_BYTE)
 8000470:	68fa      	ldr	r2, [r7, #12]
 8000472:	68bb      	ldr	r3, [r7, #8]
 8000474:	4413      	add	r3, r2
 8000476:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800047a:	d901      	bls.n	8000480 <ee_writeToRam+0x1c>
    return false;
 800047c:	2300      	movs	r3, #0
 800047e:	e00d      	b.n	800049c <ee_writeToRam+0x38>
  if (data == NULL)
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	2b00      	cmp	r3, #0
 8000484:	d101      	bne.n	800048a <ee_writeToRam+0x26>
    return false;
 8000486:	2300      	movs	r3, #0
 8000488:	e008      	b.n	800049c <ee_writeToRam+0x38>
  memcpy(&ee_ram[startVirtualAddress], data, len);
 800048a:	68fb      	ldr	r3, [r7, #12]
 800048c:	4a05      	ldr	r2, [pc, #20]	; (80004a4 <ee_writeToRam+0x40>)
 800048e:	4413      	add	r3, r2
 8000490:	68ba      	ldr	r2, [r7, #8]
 8000492:	6879      	ldr	r1, [r7, #4]
 8000494:	4618      	mov	r0, r3
 8000496:	f001 fa59 	bl	800194c <memcpy>
  return true;
 800049a:	2301      	movs	r3, #1
#else
  return false;
#endif
}
 800049c:	4618      	mov	r0, r3
 800049e:	3710      	adds	r7, #16
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bd80      	pop	{r7, pc}
 80004a4:	20000044 	.word	0x20000044

080004a8 <ee_commit>:
//##########################################################################################################
bool  ee_commit(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
#if (_EE_USE_RAM_BYTE > 0)
  if (ee_format(true) == false)
 80004ac:	2001      	movs	r0, #1
 80004ae:	f7ff fe59 	bl	8000164 <ee_format>
 80004b2:	4603      	mov	r3, r0
 80004b4:	f083 0301 	eor.w	r3, r3, #1
 80004b8:	b2db      	uxtb	r3, r3
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d001      	beq.n	80004c2 <ee_commit+0x1a>
    return false;
 80004be:	2300      	movs	r3, #0
 80004c0:	e006      	b.n	80004d0 <ee_commit+0x28>
  return ee_write(0, _EE_USE_RAM_BYTE, ee_ram);
 80004c2:	4a04      	ldr	r2, [pc, #16]	; (80004d4 <ee_commit+0x2c>)
 80004c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004c8:	2000      	movs	r0, #0
 80004ca:	f7ff fec9 	bl	8000260 <ee_write>
 80004ce:	4603      	mov	r3, r0
#else
  return false;
#endif
}
 80004d0:	4618      	mov	r0, r3
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	20000044 	.word	0x20000044

080004d8 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b088      	sub	sp, #32
 80004dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004de:	f107 0310 	add.w	r3, r7, #16
 80004e2:	2200      	movs	r2, #0
 80004e4:	601a      	str	r2, [r3, #0]
 80004e6:	605a      	str	r2, [r3, #4]
 80004e8:	609a      	str	r2, [r3, #8]
 80004ea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004ec:	4b2a      	ldr	r3, [pc, #168]	; (8000598 <MX_GPIO_Init+0xc0>)
 80004ee:	699b      	ldr	r3, [r3, #24]
 80004f0:	4a29      	ldr	r2, [pc, #164]	; (8000598 <MX_GPIO_Init+0xc0>)
 80004f2:	f043 0310 	orr.w	r3, r3, #16
 80004f6:	6193      	str	r3, [r2, #24]
 80004f8:	4b27      	ldr	r3, [pc, #156]	; (8000598 <MX_GPIO_Init+0xc0>)
 80004fa:	699b      	ldr	r3, [r3, #24]
 80004fc:	f003 0310 	and.w	r3, r3, #16
 8000500:	60fb      	str	r3, [r7, #12]
 8000502:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000504:	4b24      	ldr	r3, [pc, #144]	; (8000598 <MX_GPIO_Init+0xc0>)
 8000506:	699b      	ldr	r3, [r3, #24]
 8000508:	4a23      	ldr	r2, [pc, #140]	; (8000598 <MX_GPIO_Init+0xc0>)
 800050a:	f043 0320 	orr.w	r3, r3, #32
 800050e:	6193      	str	r3, [r2, #24]
 8000510:	4b21      	ldr	r3, [pc, #132]	; (8000598 <MX_GPIO_Init+0xc0>)
 8000512:	699b      	ldr	r3, [r3, #24]
 8000514:	f003 0320 	and.w	r3, r3, #32
 8000518:	60bb      	str	r3, [r7, #8]
 800051a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800051c:	4b1e      	ldr	r3, [pc, #120]	; (8000598 <MX_GPIO_Init+0xc0>)
 800051e:	699b      	ldr	r3, [r3, #24]
 8000520:	4a1d      	ldr	r2, [pc, #116]	; (8000598 <MX_GPIO_Init+0xc0>)
 8000522:	f043 0304 	orr.w	r3, r3, #4
 8000526:	6193      	str	r3, [r2, #24]
 8000528:	4b1b      	ldr	r3, [pc, #108]	; (8000598 <MX_GPIO_Init+0xc0>)
 800052a:	699b      	ldr	r3, [r3, #24]
 800052c:	f003 0304 	and.w	r3, r3, #4
 8000530:	607b      	str	r3, [r7, #4]
 8000532:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000534:	4b18      	ldr	r3, [pc, #96]	; (8000598 <MX_GPIO_Init+0xc0>)
 8000536:	699b      	ldr	r3, [r3, #24]
 8000538:	4a17      	ldr	r2, [pc, #92]	; (8000598 <MX_GPIO_Init+0xc0>)
 800053a:	f043 0308 	orr.w	r3, r3, #8
 800053e:	6193      	str	r3, [r2, #24]
 8000540:	4b15      	ldr	r3, [pc, #84]	; (8000598 <MX_GPIO_Init+0xc0>)
 8000542:	699b      	ldr	r3, [r3, #24]
 8000544:	f003 0308 	and.w	r3, r3, #8
 8000548:	603b      	str	r3, [r7, #0]
 800054a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800054c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000550:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000552:	2303      	movs	r3, #3
 8000554:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000556:	f107 0310 	add.w	r3, r7, #16
 800055a:	4619      	mov	r1, r3
 800055c:	480f      	ldr	r0, [pc, #60]	; (800059c <MX_GPIO_Init+0xc4>)
 800055e:	f000 fc65 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 PA9 PA10 PA11
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000562:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8000566:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000568:	2303      	movs	r3, #3
 800056a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800056c:	f107 0310 	add.w	r3, r7, #16
 8000570:	4619      	mov	r1, r3
 8000572:	480b      	ldr	r0, [pc, #44]	; (80005a0 <MX_GPIO_Init+0xc8>)
 8000574:	f000 fc5a 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB3 PB4 PB5
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000578:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800057c:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800057e:	2303      	movs	r3, #3
 8000580:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000582:	f107 0310 	add.w	r3, r7, #16
 8000586:	4619      	mov	r1, r3
 8000588:	4806      	ldr	r0, [pc, #24]	; (80005a4 <MX_GPIO_Init+0xcc>)
 800058a:	f000 fc4f 	bl	8000e2c <HAL_GPIO_Init>

}
 800058e:	bf00      	nop
 8000590:	3720      	adds	r7, #32
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
 8000596:	bf00      	nop
 8000598:	40021000 	.word	0x40021000
 800059c:	40011000 	.word	0x40011000
 80005a0:	40010800 	.word	0x40010800
 80005a4:	40010c00 	.word	0x40010c00

080005a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ac:	f000 f8f8 	bl	80007a0 <HAL_Init>

  /* USER CODE BEGIN Init */
  ee_init();
 80005b0:	f7ff fdcc 	bl	800014c <ee_init>
  ee_writeToRam(0u, 5u, u8DataWrite);
 80005b4:	4a0f      	ldr	r2, [pc, #60]	; (80005f4 <main+0x4c>)
 80005b6:	2105      	movs	r1, #5
 80005b8:	2000      	movs	r0, #0
 80005ba:	f7ff ff53 	bl	8000464 <ee_writeToRam>
  ee_commit();
 80005be:	f7ff ff73 	bl	80004a8 <ee_commit>
  ee_read(0u, 5u, u8DataRead);
 80005c2:	4a0d      	ldr	r2, [pc, #52]	; (80005f8 <main+0x50>)
 80005c4:	2105      	movs	r1, #5
 80005c6:	2000      	movs	r0, #0
 80005c8:	f7ff fe08 	bl	80001dc <ee_read>
  ee_init();
 80005cc:	f7ff fdbe 	bl	800014c <ee_init>
  ee_writeToRam(1u, 5u, u8DataWrite_1);
 80005d0:	4a0a      	ldr	r2, [pc, #40]	; (80005fc <main+0x54>)
 80005d2:	2105      	movs	r1, #5
 80005d4:	2001      	movs	r0, #1
 80005d6:	f7ff ff45 	bl	8000464 <ee_writeToRam>
  ee_commit();
 80005da:	f7ff ff65 	bl	80004a8 <ee_commit>
  ee_read(1u, 5u, u8DataRead);
 80005de:	4a06      	ldr	r2, [pc, #24]	; (80005f8 <main+0x50>)
 80005e0:	2105      	movs	r1, #5
 80005e2:	2001      	movs	r0, #1
 80005e4:	f7ff fdfa 	bl	80001dc <ee_read>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e8:	f000 f80a 	bl	8000600 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ec:	f7ff ff74 	bl	80004d8 <MX_GPIO_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005f0:	e7fe      	b.n	80005f0 <main+0x48>
 80005f2:	bf00      	nop
 80005f4:	20000000 	.word	0x20000000
 80005f8:	20000444 	.word	0x20000444
 80005fc:	2000000c 	.word	0x2000000c

08000600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b090      	sub	sp, #64	; 0x40
 8000604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000606:	f107 0318 	add.w	r3, r7, #24
 800060a:	2228      	movs	r2, #40	; 0x28
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f001 f9aa 	bl	8001968 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000614:	1d3b      	adds	r3, r7, #4
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	605a      	str	r2, [r3, #4]
 800061c:	609a      	str	r2, [r3, #8]
 800061e:	60da      	str	r2, [r3, #12]
 8000620:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000622:	2301      	movs	r3, #1
 8000624:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000626:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800062a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800062c:	2300      	movs	r3, #0
 800062e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000630:	2301      	movs	r3, #1
 8000632:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000634:	2302      	movs	r3, #2
 8000636:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000638:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800063c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800063e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000642:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000644:	f107 0318 	add.w	r3, r7, #24
 8000648:	4618      	mov	r0, r3
 800064a:	f000 fd73 	bl	8001134 <HAL_RCC_OscConfig>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000654:	f000 f819 	bl	800068a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000658:	230f      	movs	r3, #15
 800065a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800065c:	2302      	movs	r3, #2
 800065e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000660:	2300      	movs	r3, #0
 8000662:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000664:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000668:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800066a:	2300      	movs	r3, #0
 800066c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800066e:	1d3b      	adds	r3, r7, #4
 8000670:	2102      	movs	r1, #2
 8000672:	4618      	mov	r0, r3
 8000674:	f000 ffde 	bl	8001634 <HAL_RCC_ClockConfig>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800067e:	f000 f804 	bl	800068a <Error_Handler>
  }
}
 8000682:	bf00      	nop
 8000684:	3740      	adds	r7, #64	; 0x40
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}

0800068a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800068a:	b480      	push	{r7}
 800068c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800068e:	b672      	cpsid	i
}
 8000690:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000692:	e7fe      	b.n	8000692 <Error_Handler+0x8>

08000694 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000694:	b480      	push	{r7}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800069a:	4b15      	ldr	r3, [pc, #84]	; (80006f0 <HAL_MspInit+0x5c>)
 800069c:	699b      	ldr	r3, [r3, #24]
 800069e:	4a14      	ldr	r2, [pc, #80]	; (80006f0 <HAL_MspInit+0x5c>)
 80006a0:	f043 0301 	orr.w	r3, r3, #1
 80006a4:	6193      	str	r3, [r2, #24]
 80006a6:	4b12      	ldr	r3, [pc, #72]	; (80006f0 <HAL_MspInit+0x5c>)
 80006a8:	699b      	ldr	r3, [r3, #24]
 80006aa:	f003 0301 	and.w	r3, r3, #1
 80006ae:	60bb      	str	r3, [r7, #8]
 80006b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b2:	4b0f      	ldr	r3, [pc, #60]	; (80006f0 <HAL_MspInit+0x5c>)
 80006b4:	69db      	ldr	r3, [r3, #28]
 80006b6:	4a0e      	ldr	r2, [pc, #56]	; (80006f0 <HAL_MspInit+0x5c>)
 80006b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006bc:	61d3      	str	r3, [r2, #28]
 80006be:	4b0c      	ldr	r3, [pc, #48]	; (80006f0 <HAL_MspInit+0x5c>)
 80006c0:	69db      	ldr	r3, [r3, #28]
 80006c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006c6:	607b      	str	r3, [r7, #4]
 80006c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006ca:	4b0a      	ldr	r3, [pc, #40]	; (80006f4 <HAL_MspInit+0x60>)
 80006cc:	685b      	ldr	r3, [r3, #4]
 80006ce:	60fb      	str	r3, [r7, #12]
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80006d6:	60fb      	str	r3, [r7, #12]
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006de:	60fb      	str	r3, [r7, #12]
 80006e0:	4a04      	ldr	r2, [pc, #16]	; (80006f4 <HAL_MspInit+0x60>)
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006e6:	bf00      	nop
 80006e8:	3714      	adds	r7, #20
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bc80      	pop	{r7}
 80006ee:	4770      	bx	lr
 80006f0:	40021000 	.word	0x40021000
 80006f4:	40010000 	.word	0x40010000

080006f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006fc:	e7fe      	b.n	80006fc <NMI_Handler+0x4>

080006fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006fe:	b480      	push	{r7}
 8000700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000702:	e7fe      	b.n	8000702 <HardFault_Handler+0x4>

08000704 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000708:	e7fe      	b.n	8000708 <MemManage_Handler+0x4>

0800070a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800070a:	b480      	push	{r7}
 800070c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800070e:	e7fe      	b.n	800070e <BusFault_Handler+0x4>

08000710 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000714:	e7fe      	b.n	8000714 <UsageFault_Handler+0x4>

08000716 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000716:	b480      	push	{r7}
 8000718:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800071a:	bf00      	nop
 800071c:	46bd      	mov	sp, r7
 800071e:	bc80      	pop	{r7}
 8000720:	4770      	bx	lr

08000722 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000722:	b480      	push	{r7}
 8000724:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000726:	bf00      	nop
 8000728:	46bd      	mov	sp, r7
 800072a:	bc80      	pop	{r7}
 800072c:	4770      	bx	lr

0800072e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800072e:	b480      	push	{r7}
 8000730:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000732:	bf00      	nop
 8000734:	46bd      	mov	sp, r7
 8000736:	bc80      	pop	{r7}
 8000738:	4770      	bx	lr

0800073a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800073a:	b580      	push	{r7, lr}
 800073c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800073e:	f000 f875 	bl	800082c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}

08000746 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000746:	b480      	push	{r7}
 8000748:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800074a:	bf00      	nop
 800074c:	46bd      	mov	sp, r7
 800074e:	bc80      	pop	{r7}
 8000750:	4770      	bx	lr
	...

08000754 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000754:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000756:	e003      	b.n	8000760 <LoopCopyDataInit>

08000758 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000758:	4b0b      	ldr	r3, [pc, #44]	; (8000788 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800075a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800075c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800075e:	3104      	adds	r1, #4

08000760 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000760:	480a      	ldr	r0, [pc, #40]	; (800078c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000762:	4b0b      	ldr	r3, [pc, #44]	; (8000790 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000764:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000766:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000768:	d3f6      	bcc.n	8000758 <CopyDataInit>
  ldr r2, =_sbss
 800076a:	4a0a      	ldr	r2, [pc, #40]	; (8000794 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800076c:	e002      	b.n	8000774 <LoopFillZerobss>

0800076e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800076e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000770:	f842 3b04 	str.w	r3, [r2], #4

08000774 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000774:	4b08      	ldr	r3, [pc, #32]	; (8000798 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000776:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000778:	d3f9      	bcc.n	800076e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800077a:	f7ff ffe4 	bl	8000746 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800077e:	f001 f8c1 	bl	8001904 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000782:	f7ff ff11 	bl	80005a8 <main>
  bx lr
 8000786:	4770      	bx	lr
  ldr r3, =_sidata
 8000788:	080019b8 	.word	0x080019b8
  ldr r0, =_sdata
 800078c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000790:	20000024 	.word	0x20000024
  ldr r2, =_sbss
 8000794:	20000028 	.word	0x20000028
  ldr r3, = _ebss
 8000798:	20000478 	.word	0x20000478

0800079c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800079c:	e7fe      	b.n	800079c <ADC1_2_IRQHandler>
	...

080007a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007a4:	4b08      	ldr	r3, [pc, #32]	; (80007c8 <HAL_Init+0x28>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	4a07      	ldr	r2, [pc, #28]	; (80007c8 <HAL_Init+0x28>)
 80007aa:	f043 0310 	orr.w	r3, r3, #16
 80007ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007b0:	2003      	movs	r0, #3
 80007b2:	f000 f907 	bl	80009c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007b6:	2000      	movs	r0, #0
 80007b8:	f000 f808 	bl	80007cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007bc:	f7ff ff6a 	bl	8000694 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007c0:	2300      	movs	r3, #0
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40022000 	.word	0x40022000

080007cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007d4:	4b12      	ldr	r3, [pc, #72]	; (8000820 <HAL_InitTick+0x54>)
 80007d6:	681a      	ldr	r2, [r3, #0]
 80007d8:	4b12      	ldr	r3, [pc, #72]	; (8000824 <HAL_InitTick+0x58>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	4619      	mov	r1, r3
 80007de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80007e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80007ea:	4618      	mov	r0, r3
 80007ec:	f000 f911 	bl	8000a12 <HAL_SYSTICK_Config>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007f6:	2301      	movs	r3, #1
 80007f8:	e00e      	b.n	8000818 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	2b0f      	cmp	r3, #15
 80007fe:	d80a      	bhi.n	8000816 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000800:	2200      	movs	r2, #0
 8000802:	6879      	ldr	r1, [r7, #4]
 8000804:	f04f 30ff 	mov.w	r0, #4294967295
 8000808:	f000 f8e7 	bl	80009da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800080c:	4a06      	ldr	r2, [pc, #24]	; (8000828 <HAL_InitTick+0x5c>)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000812:	2300      	movs	r3, #0
 8000814:	e000      	b.n	8000818 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000816:	2301      	movs	r3, #1
}
 8000818:	4618      	mov	r0, r3
 800081a:	3708      	adds	r7, #8
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	20000018 	.word	0x20000018
 8000824:	20000020 	.word	0x20000020
 8000828:	2000001c 	.word	0x2000001c

0800082c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000830:	4b05      	ldr	r3, [pc, #20]	; (8000848 <HAL_IncTick+0x1c>)
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	461a      	mov	r2, r3
 8000836:	4b05      	ldr	r3, [pc, #20]	; (800084c <HAL_IncTick+0x20>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4413      	add	r3, r2
 800083c:	4a03      	ldr	r2, [pc, #12]	; (800084c <HAL_IncTick+0x20>)
 800083e:	6013      	str	r3, [r2, #0]
}
 8000840:	bf00      	nop
 8000842:	46bd      	mov	sp, r7
 8000844:	bc80      	pop	{r7}
 8000846:	4770      	bx	lr
 8000848:	20000020 	.word	0x20000020
 800084c:	20000450 	.word	0x20000450

08000850 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  return uwTick;
 8000854:	4b02      	ldr	r3, [pc, #8]	; (8000860 <HAL_GetTick+0x10>)
 8000856:	681b      	ldr	r3, [r3, #0]
}
 8000858:	4618      	mov	r0, r3
 800085a:	46bd      	mov	sp, r7
 800085c:	bc80      	pop	{r7}
 800085e:	4770      	bx	lr
 8000860:	20000450 	.word	0x20000450

08000864 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000864:	b480      	push	{r7}
 8000866:	b085      	sub	sp, #20
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	f003 0307 	and.w	r3, r3, #7
 8000872:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000874:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <__NVIC_SetPriorityGrouping+0x44>)
 8000876:	68db      	ldr	r3, [r3, #12]
 8000878:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800087a:	68ba      	ldr	r2, [r7, #8]
 800087c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000880:	4013      	ands	r3, r2
 8000882:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000888:	68bb      	ldr	r3, [r7, #8]
 800088a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800088c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000890:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000894:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000896:	4a04      	ldr	r2, [pc, #16]	; (80008a8 <__NVIC_SetPriorityGrouping+0x44>)
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	60d3      	str	r3, [r2, #12]
}
 800089c:	bf00      	nop
 800089e:	3714      	adds	r7, #20
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bc80      	pop	{r7}
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	e000ed00 	.word	0xe000ed00

080008ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008b0:	4b04      	ldr	r3, [pc, #16]	; (80008c4 <__NVIC_GetPriorityGrouping+0x18>)
 80008b2:	68db      	ldr	r3, [r3, #12]
 80008b4:	0a1b      	lsrs	r3, r3, #8
 80008b6:	f003 0307 	and.w	r3, r3, #7
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	46bd      	mov	sp, r7
 80008be:	bc80      	pop	{r7}
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	e000ed00 	.word	0xe000ed00

080008c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	6039      	str	r1, [r7, #0]
 80008d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	db0a      	blt.n	80008f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	b2da      	uxtb	r2, r3
 80008e0:	490c      	ldr	r1, [pc, #48]	; (8000914 <__NVIC_SetPriority+0x4c>)
 80008e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e6:	0112      	lsls	r2, r2, #4
 80008e8:	b2d2      	uxtb	r2, r2
 80008ea:	440b      	add	r3, r1
 80008ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008f0:	e00a      	b.n	8000908 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	b2da      	uxtb	r2, r3
 80008f6:	4908      	ldr	r1, [pc, #32]	; (8000918 <__NVIC_SetPriority+0x50>)
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	f003 030f 	and.w	r3, r3, #15
 80008fe:	3b04      	subs	r3, #4
 8000900:	0112      	lsls	r2, r2, #4
 8000902:	b2d2      	uxtb	r2, r2
 8000904:	440b      	add	r3, r1
 8000906:	761a      	strb	r2, [r3, #24]
}
 8000908:	bf00      	nop
 800090a:	370c      	adds	r7, #12
 800090c:	46bd      	mov	sp, r7
 800090e:	bc80      	pop	{r7}
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	e000e100 	.word	0xe000e100
 8000918:	e000ed00 	.word	0xe000ed00

0800091c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800091c:	b480      	push	{r7}
 800091e:	b089      	sub	sp, #36	; 0x24
 8000920:	af00      	add	r7, sp, #0
 8000922:	60f8      	str	r0, [r7, #12]
 8000924:	60b9      	str	r1, [r7, #8]
 8000926:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	f003 0307 	and.w	r3, r3, #7
 800092e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000930:	69fb      	ldr	r3, [r7, #28]
 8000932:	f1c3 0307 	rsb	r3, r3, #7
 8000936:	2b04      	cmp	r3, #4
 8000938:	bf28      	it	cs
 800093a:	2304      	movcs	r3, #4
 800093c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800093e:	69fb      	ldr	r3, [r7, #28]
 8000940:	3304      	adds	r3, #4
 8000942:	2b06      	cmp	r3, #6
 8000944:	d902      	bls.n	800094c <NVIC_EncodePriority+0x30>
 8000946:	69fb      	ldr	r3, [r7, #28]
 8000948:	3b03      	subs	r3, #3
 800094a:	e000      	b.n	800094e <NVIC_EncodePriority+0x32>
 800094c:	2300      	movs	r3, #0
 800094e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000950:	f04f 32ff 	mov.w	r2, #4294967295
 8000954:	69bb      	ldr	r3, [r7, #24]
 8000956:	fa02 f303 	lsl.w	r3, r2, r3
 800095a:	43da      	mvns	r2, r3
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	401a      	ands	r2, r3
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000964:	f04f 31ff 	mov.w	r1, #4294967295
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	fa01 f303 	lsl.w	r3, r1, r3
 800096e:	43d9      	mvns	r1, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000974:	4313      	orrs	r3, r2
         );
}
 8000976:	4618      	mov	r0, r3
 8000978:	3724      	adds	r7, #36	; 0x24
 800097a:	46bd      	mov	sp, r7
 800097c:	bc80      	pop	{r7}
 800097e:	4770      	bx	lr

08000980 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	3b01      	subs	r3, #1
 800098c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000990:	d301      	bcc.n	8000996 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000992:	2301      	movs	r3, #1
 8000994:	e00f      	b.n	80009b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000996:	4a0a      	ldr	r2, [pc, #40]	; (80009c0 <SysTick_Config+0x40>)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3b01      	subs	r3, #1
 800099c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800099e:	210f      	movs	r1, #15
 80009a0:	f04f 30ff 	mov.w	r0, #4294967295
 80009a4:	f7ff ff90 	bl	80008c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009a8:	4b05      	ldr	r3, [pc, #20]	; (80009c0 <SysTick_Config+0x40>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ae:	4b04      	ldr	r3, [pc, #16]	; (80009c0 <SysTick_Config+0x40>)
 80009b0:	2207      	movs	r2, #7
 80009b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009b4:	2300      	movs	r3, #0
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	e000e010 	.word	0xe000e010

080009c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	f7ff ff49 	bl	8000864 <__NVIC_SetPriorityGrouping>
}
 80009d2:	bf00      	nop
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}

080009da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009da:	b580      	push	{r7, lr}
 80009dc:	b086      	sub	sp, #24
 80009de:	af00      	add	r7, sp, #0
 80009e0:	4603      	mov	r3, r0
 80009e2:	60b9      	str	r1, [r7, #8]
 80009e4:	607a      	str	r2, [r7, #4]
 80009e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009e8:	2300      	movs	r3, #0
 80009ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009ec:	f7ff ff5e 	bl	80008ac <__NVIC_GetPriorityGrouping>
 80009f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009f2:	687a      	ldr	r2, [r7, #4]
 80009f4:	68b9      	ldr	r1, [r7, #8]
 80009f6:	6978      	ldr	r0, [r7, #20]
 80009f8:	f7ff ff90 	bl	800091c <NVIC_EncodePriority>
 80009fc:	4602      	mov	r2, r0
 80009fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a02:	4611      	mov	r1, r2
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff ff5f 	bl	80008c8 <__NVIC_SetPriority>
}
 8000a0a:	bf00      	nop
 8000a0c:	3718      	adds	r7, #24
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a12:	b580      	push	{r7, lr}
 8000a14:	b082      	sub	sp, #8
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a1a:	6878      	ldr	r0, [r7, #4]
 8000a1c:	f7ff ffb0 	bl	8000980 <SysTick_Config>
 8000a20:	4603      	mov	r3, r0
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
	...

08000a2c <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a2e:	b087      	sub	sp, #28
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	60f8      	str	r0, [r7, #12]
 8000a34:	60b9      	str	r1, [r7, #8]
 8000a36:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8000a42:	2300      	movs	r3, #0
 8000a44:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000a46:	4b2f      	ldr	r3, [pc, #188]	; (8000b04 <HAL_FLASH_Program+0xd8>)
 8000a48:	7e1b      	ldrb	r3, [r3, #24]
 8000a4a:	2b01      	cmp	r3, #1
 8000a4c:	d101      	bne.n	8000a52 <HAL_FLASH_Program+0x26>
 8000a4e:	2302      	movs	r3, #2
 8000a50:	e054      	b.n	8000afc <HAL_FLASH_Program+0xd0>
 8000a52:	4b2c      	ldr	r3, [pc, #176]	; (8000b04 <HAL_FLASH_Program+0xd8>)
 8000a54:	2201      	movs	r2, #1
 8000a56:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000a58:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000a5c:	f000 f8a8 	bl	8000bb0 <FLASH_WaitForLastOperation>
 8000a60:	4603      	mov	r3, r0
 8000a62:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8000a64:	7dfb      	ldrb	r3, [r7, #23]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d144      	bne.n	8000af4 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	2b01      	cmp	r3, #1
 8000a6e:	d102      	bne.n	8000a76 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8000a70:	2301      	movs	r3, #1
 8000a72:	757b      	strb	r3, [r7, #21]
 8000a74:	e007      	b.n	8000a86 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	2b02      	cmp	r3, #2
 8000a7a:	d102      	bne.n	8000a82 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	757b      	strb	r3, [r7, #21]
 8000a80:	e001      	b.n	8000a86 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8000a82:	2304      	movs	r3, #4
 8000a84:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8000a86:	2300      	movs	r3, #0
 8000a88:	75bb      	strb	r3, [r7, #22]
 8000a8a:	e02d      	b.n	8000ae8 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000a8c:	7dbb      	ldrb	r3, [r7, #22]
 8000a8e:	005a      	lsls	r2, r3, #1
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	eb02 0c03 	add.w	ip, r2, r3
 8000a96:	7dbb      	ldrb	r3, [r7, #22]
 8000a98:	0119      	lsls	r1, r3, #4
 8000a9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000a9e:	f1c1 0620 	rsb	r6, r1, #32
 8000aa2:	f1a1 0020 	sub.w	r0, r1, #32
 8000aa6:	fa22 f401 	lsr.w	r4, r2, r1
 8000aaa:	fa03 f606 	lsl.w	r6, r3, r6
 8000aae:	4334      	orrs	r4, r6
 8000ab0:	fa23 f000 	lsr.w	r0, r3, r0
 8000ab4:	4304      	orrs	r4, r0
 8000ab6:	fa23 f501 	lsr.w	r5, r3, r1
 8000aba:	b2a3      	uxth	r3, r4
 8000abc:	4619      	mov	r1, r3
 8000abe:	4660      	mov	r0, ip
 8000ac0:	f000 f85a 	bl	8000b78 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000ac4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000ac8:	f000 f872 	bl	8000bb0 <FLASH_WaitForLastOperation>
 8000acc:	4603      	mov	r3, r0
 8000ace:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8000ad0:	4b0d      	ldr	r3, [pc, #52]	; (8000b08 <HAL_FLASH_Program+0xdc>)
 8000ad2:	691b      	ldr	r3, [r3, #16]
 8000ad4:	4a0c      	ldr	r2, [pc, #48]	; (8000b08 <HAL_FLASH_Program+0xdc>)
 8000ad6:	f023 0301 	bic.w	r3, r3, #1
 8000ada:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8000adc:	7dfb      	ldrb	r3, [r7, #23]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d107      	bne.n	8000af2 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8000ae2:	7dbb      	ldrb	r3, [r7, #22]
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	75bb      	strb	r3, [r7, #22]
 8000ae8:	7dba      	ldrb	r2, [r7, #22]
 8000aea:	7d7b      	ldrb	r3, [r7, #21]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d3cd      	bcc.n	8000a8c <HAL_FLASH_Program+0x60>
 8000af0:	e000      	b.n	8000af4 <HAL_FLASH_Program+0xc8>
      {
        break;
 8000af2:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000af4:	4b03      	ldr	r3, [pc, #12]	; (8000b04 <HAL_FLASH_Program+0xd8>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	761a      	strb	r2, [r3, #24]

  return status;
 8000afa:	7dfb      	ldrb	r3, [r7, #23]
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	371c      	adds	r7, #28
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b04:	20000458 	.word	0x20000458
 8000b08:	40022000 	.word	0x40022000

08000b0c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000b12:	2300      	movs	r3, #0
 8000b14:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000b16:	4b0d      	ldr	r3, [pc, #52]	; (8000b4c <HAL_FLASH_Unlock+0x40>)
 8000b18:	691b      	ldr	r3, [r3, #16]
 8000b1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d00d      	beq.n	8000b3e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000b22:	4b0a      	ldr	r3, [pc, #40]	; (8000b4c <HAL_FLASH_Unlock+0x40>)
 8000b24:	4a0a      	ldr	r2, [pc, #40]	; (8000b50 <HAL_FLASH_Unlock+0x44>)
 8000b26:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000b28:	4b08      	ldr	r3, [pc, #32]	; (8000b4c <HAL_FLASH_Unlock+0x40>)
 8000b2a:	4a0a      	ldr	r2, [pc, #40]	; (8000b54 <HAL_FLASH_Unlock+0x48>)
 8000b2c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000b2e:	4b07      	ldr	r3, [pc, #28]	; (8000b4c <HAL_FLASH_Unlock+0x40>)
 8000b30:	691b      	ldr	r3, [r3, #16]
 8000b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	370c      	adds	r7, #12
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bc80      	pop	{r7}
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	40022000 	.word	0x40022000
 8000b50:	45670123 	.word	0x45670123
 8000b54:	cdef89ab 	.word	0xcdef89ab

08000b58 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000b5c:	4b05      	ldr	r3, [pc, #20]	; (8000b74 <HAL_FLASH_Lock+0x1c>)
 8000b5e:	691b      	ldr	r3, [r3, #16]
 8000b60:	4a04      	ldr	r2, [pc, #16]	; (8000b74 <HAL_FLASH_Lock+0x1c>)
 8000b62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b66:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8000b68:	2300      	movs	r3, #0
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bc80      	pop	{r7}
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	40022000 	.word	0x40022000

08000b78 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	460b      	mov	r3, r1
 8000b82:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000b84:	4b08      	ldr	r3, [pc, #32]	; (8000ba8 <FLASH_Program_HalfWord+0x30>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000b8a:	4b08      	ldr	r3, [pc, #32]	; (8000bac <FLASH_Program_HalfWord+0x34>)
 8000b8c:	691b      	ldr	r3, [r3, #16]
 8000b8e:	4a07      	ldr	r2, [pc, #28]	; (8000bac <FLASH_Program_HalfWord+0x34>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	887a      	ldrh	r2, [r7, #2]
 8000b9a:	801a      	strh	r2, [r3, #0]
}
 8000b9c:	bf00      	nop
 8000b9e:	370c      	adds	r7, #12
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bc80      	pop	{r7}
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	20000458 	.word	0x20000458
 8000bac:	40022000 	.word	0x40022000

08000bb0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8000bb8:	f7ff fe4a 	bl	8000850 <HAL_GetTick>
 8000bbc:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000bbe:	e010      	b.n	8000be2 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bc6:	d00c      	beq.n	8000be2 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d007      	beq.n	8000bde <FLASH_WaitForLastOperation+0x2e>
 8000bce:	f7ff fe3f 	bl	8000850 <HAL_GetTick>
 8000bd2:	4602      	mov	r2, r0
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	1ad3      	subs	r3, r2, r3
 8000bd8:	687a      	ldr	r2, [r7, #4]
 8000bda:	429a      	cmp	r2, r3
 8000bdc:	d201      	bcs.n	8000be2 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8000bde:	2303      	movs	r3, #3
 8000be0:	e025      	b.n	8000c2e <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000be2:	4b15      	ldr	r3, [pc, #84]	; (8000c38 <FLASH_WaitForLastOperation+0x88>)
 8000be4:	68db      	ldr	r3, [r3, #12]
 8000be6:	f003 0301 	and.w	r3, r3, #1
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d1e8      	bne.n	8000bc0 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000bee:	4b12      	ldr	r3, [pc, #72]	; (8000c38 <FLASH_WaitForLastOperation+0x88>)
 8000bf0:	68db      	ldr	r3, [r3, #12]
 8000bf2:	f003 0320 	and.w	r3, r3, #32
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d002      	beq.n	8000c00 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000bfa:	4b0f      	ldr	r3, [pc, #60]	; (8000c38 <FLASH_WaitForLastOperation+0x88>)
 8000bfc:	2220      	movs	r2, #32
 8000bfe:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000c00:	4b0d      	ldr	r3, [pc, #52]	; (8000c38 <FLASH_WaitForLastOperation+0x88>)
 8000c02:	68db      	ldr	r3, [r3, #12]
 8000c04:	f003 0310 	and.w	r3, r3, #16
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d10b      	bne.n	8000c24 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000c0c:	4b0a      	ldr	r3, [pc, #40]	; (8000c38 <FLASH_WaitForLastOperation+0x88>)
 8000c0e:	69db      	ldr	r3, [r3, #28]
 8000c10:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d105      	bne.n	8000c24 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000c18:	4b07      	ldr	r3, [pc, #28]	; (8000c38 <FLASH_WaitForLastOperation+0x88>)
 8000c1a:	68db      	ldr	r3, [r3, #12]
 8000c1c:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d003      	beq.n	8000c2c <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8000c24:	f000 f80a 	bl	8000c3c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	e000      	b.n	8000c2e <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8000c2c:	2300      	movs	r3, #0
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	3710      	adds	r7, #16
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40022000 	.word	0x40022000

08000c3c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8000c42:	2300      	movs	r3, #0
 8000c44:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000c46:	4b23      	ldr	r3, [pc, #140]	; (8000cd4 <FLASH_SetErrorCode+0x98>)
 8000c48:	68db      	ldr	r3, [r3, #12]
 8000c4a:	f003 0310 	and.w	r3, r3, #16
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d009      	beq.n	8000c66 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000c52:	4b21      	ldr	r3, [pc, #132]	; (8000cd8 <FLASH_SetErrorCode+0x9c>)
 8000c54:	69db      	ldr	r3, [r3, #28]
 8000c56:	f043 0302 	orr.w	r3, r3, #2
 8000c5a:	4a1f      	ldr	r2, [pc, #124]	; (8000cd8 <FLASH_SetErrorCode+0x9c>)
 8000c5c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	f043 0310 	orr.w	r3, r3, #16
 8000c64:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000c66:	4b1b      	ldr	r3, [pc, #108]	; (8000cd4 <FLASH_SetErrorCode+0x98>)
 8000c68:	68db      	ldr	r3, [r3, #12]
 8000c6a:	f003 0304 	and.w	r3, r3, #4
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d009      	beq.n	8000c86 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000c72:	4b19      	ldr	r3, [pc, #100]	; (8000cd8 <FLASH_SetErrorCode+0x9c>)
 8000c74:	69db      	ldr	r3, [r3, #28]
 8000c76:	f043 0301 	orr.w	r3, r3, #1
 8000c7a:	4a17      	ldr	r2, [pc, #92]	; (8000cd8 <FLASH_SetErrorCode+0x9c>)
 8000c7c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	f043 0304 	orr.w	r3, r3, #4
 8000c84:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8000c86:	4b13      	ldr	r3, [pc, #76]	; (8000cd4 <FLASH_SetErrorCode+0x98>)
 8000c88:	69db      	ldr	r3, [r3, #28]
 8000c8a:	f003 0301 	and.w	r3, r3, #1
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d00b      	beq.n	8000caa <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8000c92:	4b11      	ldr	r3, [pc, #68]	; (8000cd8 <FLASH_SetErrorCode+0x9c>)
 8000c94:	69db      	ldr	r3, [r3, #28]
 8000c96:	f043 0304 	orr.w	r3, r3, #4
 8000c9a:	4a0f      	ldr	r2, [pc, #60]	; (8000cd8 <FLASH_SetErrorCode+0x9c>)
 8000c9c:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000c9e:	4b0d      	ldr	r3, [pc, #52]	; (8000cd4 <FLASH_SetErrorCode+0x98>)
 8000ca0:	69db      	ldr	r3, [r3, #28]
 8000ca2:	4a0c      	ldr	r2, [pc, #48]	; (8000cd4 <FLASH_SetErrorCode+0x98>)
 8000ca4:	f023 0301 	bic.w	r3, r3, #1
 8000ca8:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	f240 1201 	movw	r2, #257	; 0x101
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d106      	bne.n	8000cc2 <FLASH_SetErrorCode+0x86>
 8000cb4:	4b07      	ldr	r3, [pc, #28]	; (8000cd4 <FLASH_SetErrorCode+0x98>)
 8000cb6:	69db      	ldr	r3, [r3, #28]
 8000cb8:	4a06      	ldr	r2, [pc, #24]	; (8000cd4 <FLASH_SetErrorCode+0x98>)
 8000cba:	f023 0301 	bic.w	r3, r3, #1
 8000cbe:	61d3      	str	r3, [r2, #28]
}  
 8000cc0:	e002      	b.n	8000cc8 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000cc2:	4a04      	ldr	r2, [pc, #16]	; (8000cd4 <FLASH_SetErrorCode+0x98>)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	60d3      	str	r3, [r2, #12]
}  
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bc80      	pop	{r7}
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	40022000 	.word	0x40022000
 8000cd8:	20000458 	.word	0x20000458

08000cdc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8000cea:	2300      	movs	r3, #0
 8000cec:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000cee:	4b2f      	ldr	r3, [pc, #188]	; (8000dac <HAL_FLASHEx_Erase+0xd0>)
 8000cf0:	7e1b      	ldrb	r3, [r3, #24]
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	d101      	bne.n	8000cfa <HAL_FLASHEx_Erase+0x1e>
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	e053      	b.n	8000da2 <HAL_FLASHEx_Erase+0xc6>
 8000cfa:	4b2c      	ldr	r3, [pc, #176]	; (8000dac <HAL_FLASHEx_Erase+0xd0>)
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	2b02      	cmp	r3, #2
 8000d06:	d116      	bne.n	8000d36 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000d08:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000d0c:	f7ff ff50 	bl	8000bb0 <FLASH_WaitForLastOperation>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d141      	bne.n	8000d9a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8000d16:	2001      	movs	r0, #1
 8000d18:	f000 f84c 	bl	8000db4 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000d1c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000d20:	f7ff ff46 	bl	8000bb0 <FLASH_WaitForLastOperation>
 8000d24:	4603      	mov	r3, r0
 8000d26:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8000d28:	4b21      	ldr	r3, [pc, #132]	; (8000db0 <HAL_FLASHEx_Erase+0xd4>)
 8000d2a:	691b      	ldr	r3, [r3, #16]
 8000d2c:	4a20      	ldr	r2, [pc, #128]	; (8000db0 <HAL_FLASHEx_Erase+0xd4>)
 8000d2e:	f023 0304 	bic.w	r3, r3, #4
 8000d32:	6113      	str	r3, [r2, #16]
 8000d34:	e031      	b.n	8000d9a <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000d36:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000d3a:	f7ff ff39 	bl	8000bb0 <FLASH_WaitForLastOperation>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d12a      	bne.n	8000d9a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	f04f 32ff 	mov.w	r2, #4294967295
 8000d4a:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	689b      	ldr	r3, [r3, #8]
 8000d50:	60bb      	str	r3, [r7, #8]
 8000d52:	e019      	b.n	8000d88 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8000d54:	68b8      	ldr	r0, [r7, #8]
 8000d56:	f000 f849 	bl	8000dec <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000d5a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000d5e:	f7ff ff27 	bl	8000bb0 <FLASH_WaitForLastOperation>
 8000d62:	4603      	mov	r3, r0
 8000d64:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8000d66:	4b12      	ldr	r3, [pc, #72]	; (8000db0 <HAL_FLASHEx_Erase+0xd4>)
 8000d68:	691b      	ldr	r3, [r3, #16]
 8000d6a:	4a11      	ldr	r2, [pc, #68]	; (8000db0 <HAL_FLASHEx_Erase+0xd4>)
 8000d6c:	f023 0302 	bic.w	r3, r3, #2
 8000d70:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8000d72:	7bfb      	ldrb	r3, [r7, #15]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d003      	beq.n	8000d80 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	68ba      	ldr	r2, [r7, #8]
 8000d7c:	601a      	str	r2, [r3, #0]
            break;
 8000d7e:	e00c      	b.n	8000d9a <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000d86:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	029a      	lsls	r2, r3, #10
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	689b      	ldr	r3, [r3, #8]
 8000d92:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8000d94:	68ba      	ldr	r2, [r7, #8]
 8000d96:	429a      	cmp	r2, r3
 8000d98:	d3dc      	bcc.n	8000d54 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000d9a:	4b04      	ldr	r3, [pc, #16]	; (8000dac <HAL_FLASHEx_Erase+0xd0>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	761a      	strb	r2, [r3, #24]

  return status;
 8000da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3710      	adds	r7, #16
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	20000458 	.word	0x20000458
 8000db0:	40022000 	.word	0x40022000

08000db4 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000dbc:	4b09      	ldr	r3, [pc, #36]	; (8000de4 <FLASH_MassErase+0x30>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8000dc2:	4b09      	ldr	r3, [pc, #36]	; (8000de8 <FLASH_MassErase+0x34>)
 8000dc4:	691b      	ldr	r3, [r3, #16]
 8000dc6:	4a08      	ldr	r2, [pc, #32]	; (8000de8 <FLASH_MassErase+0x34>)
 8000dc8:	f043 0304 	orr.w	r3, r3, #4
 8000dcc:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000dce:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <FLASH_MassErase+0x34>)
 8000dd0:	691b      	ldr	r3, [r3, #16]
 8000dd2:	4a05      	ldr	r2, [pc, #20]	; (8000de8 <FLASH_MassErase+0x34>)
 8000dd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dd8:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8000dda:	bf00      	nop
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bc80      	pop	{r7}
 8000de2:	4770      	bx	lr
 8000de4:	20000458 	.word	0x20000458
 8000de8:	40022000 	.word	0x40022000

08000dec <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000df4:	4b0b      	ldr	r3, [pc, #44]	; (8000e24 <FLASH_PageErase+0x38>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8000dfa:	4b0b      	ldr	r3, [pc, #44]	; (8000e28 <FLASH_PageErase+0x3c>)
 8000dfc:	691b      	ldr	r3, [r3, #16]
 8000dfe:	4a0a      	ldr	r2, [pc, #40]	; (8000e28 <FLASH_PageErase+0x3c>)
 8000e00:	f043 0302 	orr.w	r3, r3, #2
 8000e04:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8000e06:	4a08      	ldr	r2, [pc, #32]	; (8000e28 <FLASH_PageErase+0x3c>)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000e0c:	4b06      	ldr	r3, [pc, #24]	; (8000e28 <FLASH_PageErase+0x3c>)
 8000e0e:	691b      	ldr	r3, [r3, #16]
 8000e10:	4a05      	ldr	r2, [pc, #20]	; (8000e28 <FLASH_PageErase+0x3c>)
 8000e12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e16:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8000e18:	bf00      	nop
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bc80      	pop	{r7}
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	20000458 	.word	0x20000458
 8000e28:	40022000 	.word	0x40022000

08000e2c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b08b      	sub	sp, #44	; 0x2c
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e36:	2300      	movs	r3, #0
 8000e38:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e3e:	e169      	b.n	8001114 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e40:	2201      	movs	r2, #1
 8000e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e44:	fa02 f303 	lsl.w	r3, r2, r3
 8000e48:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	69fa      	ldr	r2, [r7, #28]
 8000e50:	4013      	ands	r3, r2
 8000e52:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e54:	69ba      	ldr	r2, [r7, #24]
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	f040 8158 	bne.w	800110e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	4a9a      	ldr	r2, [pc, #616]	; (80010cc <HAL_GPIO_Init+0x2a0>)
 8000e64:	4293      	cmp	r3, r2
 8000e66:	d05e      	beq.n	8000f26 <HAL_GPIO_Init+0xfa>
 8000e68:	4a98      	ldr	r2, [pc, #608]	; (80010cc <HAL_GPIO_Init+0x2a0>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d875      	bhi.n	8000f5a <HAL_GPIO_Init+0x12e>
 8000e6e:	4a98      	ldr	r2, [pc, #608]	; (80010d0 <HAL_GPIO_Init+0x2a4>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d058      	beq.n	8000f26 <HAL_GPIO_Init+0xfa>
 8000e74:	4a96      	ldr	r2, [pc, #600]	; (80010d0 <HAL_GPIO_Init+0x2a4>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d86f      	bhi.n	8000f5a <HAL_GPIO_Init+0x12e>
 8000e7a:	4a96      	ldr	r2, [pc, #600]	; (80010d4 <HAL_GPIO_Init+0x2a8>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d052      	beq.n	8000f26 <HAL_GPIO_Init+0xfa>
 8000e80:	4a94      	ldr	r2, [pc, #592]	; (80010d4 <HAL_GPIO_Init+0x2a8>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d869      	bhi.n	8000f5a <HAL_GPIO_Init+0x12e>
 8000e86:	4a94      	ldr	r2, [pc, #592]	; (80010d8 <HAL_GPIO_Init+0x2ac>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d04c      	beq.n	8000f26 <HAL_GPIO_Init+0xfa>
 8000e8c:	4a92      	ldr	r2, [pc, #584]	; (80010d8 <HAL_GPIO_Init+0x2ac>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d863      	bhi.n	8000f5a <HAL_GPIO_Init+0x12e>
 8000e92:	4a92      	ldr	r2, [pc, #584]	; (80010dc <HAL_GPIO_Init+0x2b0>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d046      	beq.n	8000f26 <HAL_GPIO_Init+0xfa>
 8000e98:	4a90      	ldr	r2, [pc, #576]	; (80010dc <HAL_GPIO_Init+0x2b0>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d85d      	bhi.n	8000f5a <HAL_GPIO_Init+0x12e>
 8000e9e:	2b12      	cmp	r3, #18
 8000ea0:	d82a      	bhi.n	8000ef8 <HAL_GPIO_Init+0xcc>
 8000ea2:	2b12      	cmp	r3, #18
 8000ea4:	d859      	bhi.n	8000f5a <HAL_GPIO_Init+0x12e>
 8000ea6:	a201      	add	r2, pc, #4	; (adr r2, 8000eac <HAL_GPIO_Init+0x80>)
 8000ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eac:	08000f27 	.word	0x08000f27
 8000eb0:	08000f01 	.word	0x08000f01
 8000eb4:	08000f13 	.word	0x08000f13
 8000eb8:	08000f55 	.word	0x08000f55
 8000ebc:	08000f5b 	.word	0x08000f5b
 8000ec0:	08000f5b 	.word	0x08000f5b
 8000ec4:	08000f5b 	.word	0x08000f5b
 8000ec8:	08000f5b 	.word	0x08000f5b
 8000ecc:	08000f5b 	.word	0x08000f5b
 8000ed0:	08000f5b 	.word	0x08000f5b
 8000ed4:	08000f5b 	.word	0x08000f5b
 8000ed8:	08000f5b 	.word	0x08000f5b
 8000edc:	08000f5b 	.word	0x08000f5b
 8000ee0:	08000f5b 	.word	0x08000f5b
 8000ee4:	08000f5b 	.word	0x08000f5b
 8000ee8:	08000f5b 	.word	0x08000f5b
 8000eec:	08000f5b 	.word	0x08000f5b
 8000ef0:	08000f09 	.word	0x08000f09
 8000ef4:	08000f1d 	.word	0x08000f1d
 8000ef8:	4a79      	ldr	r2, [pc, #484]	; (80010e0 <HAL_GPIO_Init+0x2b4>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d013      	beq.n	8000f26 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000efe:	e02c      	b.n	8000f5a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	68db      	ldr	r3, [r3, #12]
 8000f04:	623b      	str	r3, [r7, #32]
          break;
 8000f06:	e029      	b.n	8000f5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	3304      	adds	r3, #4
 8000f0e:	623b      	str	r3, [r7, #32]
          break;
 8000f10:	e024      	b.n	8000f5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	68db      	ldr	r3, [r3, #12]
 8000f16:	3308      	adds	r3, #8
 8000f18:	623b      	str	r3, [r7, #32]
          break;
 8000f1a:	e01f      	b.n	8000f5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	68db      	ldr	r3, [r3, #12]
 8000f20:	330c      	adds	r3, #12
 8000f22:	623b      	str	r3, [r7, #32]
          break;
 8000f24:	e01a      	b.n	8000f5c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d102      	bne.n	8000f34 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000f2e:	2304      	movs	r3, #4
 8000f30:	623b      	str	r3, [r7, #32]
          break;
 8000f32:	e013      	b.n	8000f5c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	689b      	ldr	r3, [r3, #8]
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d105      	bne.n	8000f48 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f3c:	2308      	movs	r3, #8
 8000f3e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	69fa      	ldr	r2, [r7, #28]
 8000f44:	611a      	str	r2, [r3, #16]
          break;
 8000f46:	e009      	b.n	8000f5c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f48:	2308      	movs	r3, #8
 8000f4a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	69fa      	ldr	r2, [r7, #28]
 8000f50:	615a      	str	r2, [r3, #20]
          break;
 8000f52:	e003      	b.n	8000f5c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f54:	2300      	movs	r3, #0
 8000f56:	623b      	str	r3, [r7, #32]
          break;
 8000f58:	e000      	b.n	8000f5c <HAL_GPIO_Init+0x130>
          break;
 8000f5a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	2bff      	cmp	r3, #255	; 0xff
 8000f60:	d801      	bhi.n	8000f66 <HAL_GPIO_Init+0x13a>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	e001      	b.n	8000f6a <HAL_GPIO_Init+0x13e>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	3304      	adds	r3, #4
 8000f6a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	2bff      	cmp	r3, #255	; 0xff
 8000f70:	d802      	bhi.n	8000f78 <HAL_GPIO_Init+0x14c>
 8000f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	e002      	b.n	8000f7e <HAL_GPIO_Init+0x152>
 8000f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f7a:	3b08      	subs	r3, #8
 8000f7c:	009b      	lsls	r3, r3, #2
 8000f7e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	210f      	movs	r1, #15
 8000f86:	693b      	ldr	r3, [r7, #16]
 8000f88:	fa01 f303 	lsl.w	r3, r1, r3
 8000f8c:	43db      	mvns	r3, r3
 8000f8e:	401a      	ands	r2, r3
 8000f90:	6a39      	ldr	r1, [r7, #32]
 8000f92:	693b      	ldr	r3, [r7, #16]
 8000f94:	fa01 f303 	lsl.w	r3, r1, r3
 8000f98:	431a      	orrs	r2, r3
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	f000 80b1 	beq.w	800110e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000fac:	4b4d      	ldr	r3, [pc, #308]	; (80010e4 <HAL_GPIO_Init+0x2b8>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	4a4c      	ldr	r2, [pc, #304]	; (80010e4 <HAL_GPIO_Init+0x2b8>)
 8000fb2:	f043 0301 	orr.w	r3, r3, #1
 8000fb6:	6193      	str	r3, [r2, #24]
 8000fb8:	4b4a      	ldr	r3, [pc, #296]	; (80010e4 <HAL_GPIO_Init+0x2b8>)
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	f003 0301 	and.w	r3, r3, #1
 8000fc0:	60bb      	str	r3, [r7, #8]
 8000fc2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000fc4:	4a48      	ldr	r2, [pc, #288]	; (80010e8 <HAL_GPIO_Init+0x2bc>)
 8000fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc8:	089b      	lsrs	r3, r3, #2
 8000fca:	3302      	adds	r3, #2
 8000fcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fd0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fd4:	f003 0303 	and.w	r3, r3, #3
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	220f      	movs	r2, #15
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	43db      	mvns	r3, r3
 8000fe2:	68fa      	ldr	r2, [r7, #12]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	4a40      	ldr	r2, [pc, #256]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d013      	beq.n	8001018 <HAL_GPIO_Init+0x1ec>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	4a3f      	ldr	r2, [pc, #252]	; (80010f0 <HAL_GPIO_Init+0x2c4>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d00d      	beq.n	8001014 <HAL_GPIO_Init+0x1e8>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a3e      	ldr	r2, [pc, #248]	; (80010f4 <HAL_GPIO_Init+0x2c8>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d007      	beq.n	8001010 <HAL_GPIO_Init+0x1e4>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	4a3d      	ldr	r2, [pc, #244]	; (80010f8 <HAL_GPIO_Init+0x2cc>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d101      	bne.n	800100c <HAL_GPIO_Init+0x1e0>
 8001008:	2303      	movs	r3, #3
 800100a:	e006      	b.n	800101a <HAL_GPIO_Init+0x1ee>
 800100c:	2304      	movs	r3, #4
 800100e:	e004      	b.n	800101a <HAL_GPIO_Init+0x1ee>
 8001010:	2302      	movs	r3, #2
 8001012:	e002      	b.n	800101a <HAL_GPIO_Init+0x1ee>
 8001014:	2301      	movs	r3, #1
 8001016:	e000      	b.n	800101a <HAL_GPIO_Init+0x1ee>
 8001018:	2300      	movs	r3, #0
 800101a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800101c:	f002 0203 	and.w	r2, r2, #3
 8001020:	0092      	lsls	r2, r2, #2
 8001022:	4093      	lsls	r3, r2
 8001024:	68fa      	ldr	r2, [r7, #12]
 8001026:	4313      	orrs	r3, r2
 8001028:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800102a:	492f      	ldr	r1, [pc, #188]	; (80010e8 <HAL_GPIO_Init+0x2bc>)
 800102c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800102e:	089b      	lsrs	r3, r3, #2
 8001030:	3302      	adds	r3, #2
 8001032:	68fa      	ldr	r2, [r7, #12]
 8001034:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d006      	beq.n	8001052 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001044:	4b2d      	ldr	r3, [pc, #180]	; (80010fc <HAL_GPIO_Init+0x2d0>)
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	492c      	ldr	r1, [pc, #176]	; (80010fc <HAL_GPIO_Init+0x2d0>)
 800104a:	69bb      	ldr	r3, [r7, #24]
 800104c:	4313      	orrs	r3, r2
 800104e:	600b      	str	r3, [r1, #0]
 8001050:	e006      	b.n	8001060 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001052:	4b2a      	ldr	r3, [pc, #168]	; (80010fc <HAL_GPIO_Init+0x2d0>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	69bb      	ldr	r3, [r7, #24]
 8001058:	43db      	mvns	r3, r3
 800105a:	4928      	ldr	r1, [pc, #160]	; (80010fc <HAL_GPIO_Init+0x2d0>)
 800105c:	4013      	ands	r3, r2
 800105e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001068:	2b00      	cmp	r3, #0
 800106a:	d006      	beq.n	800107a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800106c:	4b23      	ldr	r3, [pc, #140]	; (80010fc <HAL_GPIO_Init+0x2d0>)
 800106e:	685a      	ldr	r2, [r3, #4]
 8001070:	4922      	ldr	r1, [pc, #136]	; (80010fc <HAL_GPIO_Init+0x2d0>)
 8001072:	69bb      	ldr	r3, [r7, #24]
 8001074:	4313      	orrs	r3, r2
 8001076:	604b      	str	r3, [r1, #4]
 8001078:	e006      	b.n	8001088 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800107a:	4b20      	ldr	r3, [pc, #128]	; (80010fc <HAL_GPIO_Init+0x2d0>)
 800107c:	685a      	ldr	r2, [r3, #4]
 800107e:	69bb      	ldr	r3, [r7, #24]
 8001080:	43db      	mvns	r3, r3
 8001082:	491e      	ldr	r1, [pc, #120]	; (80010fc <HAL_GPIO_Init+0x2d0>)
 8001084:	4013      	ands	r3, r2
 8001086:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001090:	2b00      	cmp	r3, #0
 8001092:	d006      	beq.n	80010a2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001094:	4b19      	ldr	r3, [pc, #100]	; (80010fc <HAL_GPIO_Init+0x2d0>)
 8001096:	689a      	ldr	r2, [r3, #8]
 8001098:	4918      	ldr	r1, [pc, #96]	; (80010fc <HAL_GPIO_Init+0x2d0>)
 800109a:	69bb      	ldr	r3, [r7, #24]
 800109c:	4313      	orrs	r3, r2
 800109e:	608b      	str	r3, [r1, #8]
 80010a0:	e006      	b.n	80010b0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80010a2:	4b16      	ldr	r3, [pc, #88]	; (80010fc <HAL_GPIO_Init+0x2d0>)
 80010a4:	689a      	ldr	r2, [r3, #8]
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	43db      	mvns	r3, r3
 80010aa:	4914      	ldr	r1, [pc, #80]	; (80010fc <HAL_GPIO_Init+0x2d0>)
 80010ac:	4013      	ands	r3, r2
 80010ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d021      	beq.n	8001100 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80010bc:	4b0f      	ldr	r3, [pc, #60]	; (80010fc <HAL_GPIO_Init+0x2d0>)
 80010be:	68da      	ldr	r2, [r3, #12]
 80010c0:	490e      	ldr	r1, [pc, #56]	; (80010fc <HAL_GPIO_Init+0x2d0>)
 80010c2:	69bb      	ldr	r3, [r7, #24]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	60cb      	str	r3, [r1, #12]
 80010c8:	e021      	b.n	800110e <HAL_GPIO_Init+0x2e2>
 80010ca:	bf00      	nop
 80010cc:	10320000 	.word	0x10320000
 80010d0:	10310000 	.word	0x10310000
 80010d4:	10220000 	.word	0x10220000
 80010d8:	10210000 	.word	0x10210000
 80010dc:	10120000 	.word	0x10120000
 80010e0:	10110000 	.word	0x10110000
 80010e4:	40021000 	.word	0x40021000
 80010e8:	40010000 	.word	0x40010000
 80010ec:	40010800 	.word	0x40010800
 80010f0:	40010c00 	.word	0x40010c00
 80010f4:	40011000 	.word	0x40011000
 80010f8:	40011400 	.word	0x40011400
 80010fc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001100:	4b0b      	ldr	r3, [pc, #44]	; (8001130 <HAL_GPIO_Init+0x304>)
 8001102:	68da      	ldr	r2, [r3, #12]
 8001104:	69bb      	ldr	r3, [r7, #24]
 8001106:	43db      	mvns	r3, r3
 8001108:	4909      	ldr	r1, [pc, #36]	; (8001130 <HAL_GPIO_Init+0x304>)
 800110a:	4013      	ands	r3, r2
 800110c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800110e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001110:	3301      	adds	r3, #1
 8001112:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800111a:	fa22 f303 	lsr.w	r3, r2, r3
 800111e:	2b00      	cmp	r3, #0
 8001120:	f47f ae8e 	bne.w	8000e40 <HAL_GPIO_Init+0x14>
  }
}
 8001124:	bf00      	nop
 8001126:	bf00      	nop
 8001128:	372c      	adds	r7, #44	; 0x2c
 800112a:	46bd      	mov	sp, r7
 800112c:	bc80      	pop	{r7}
 800112e:	4770      	bx	lr
 8001130:	40010400 	.word	0x40010400

08001134 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d101      	bne.n	8001146 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e26c      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	2b00      	cmp	r3, #0
 8001150:	f000 8087 	beq.w	8001262 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001154:	4b92      	ldr	r3, [pc, #584]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f003 030c 	and.w	r3, r3, #12
 800115c:	2b04      	cmp	r3, #4
 800115e:	d00c      	beq.n	800117a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001160:	4b8f      	ldr	r3, [pc, #572]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f003 030c 	and.w	r3, r3, #12
 8001168:	2b08      	cmp	r3, #8
 800116a:	d112      	bne.n	8001192 <HAL_RCC_OscConfig+0x5e>
 800116c:	4b8c      	ldr	r3, [pc, #560]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001174:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001178:	d10b      	bne.n	8001192 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800117a:	4b89      	ldr	r3, [pc, #548]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d06c      	beq.n	8001260 <HAL_RCC_OscConfig+0x12c>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d168      	bne.n	8001260 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800118e:	2301      	movs	r3, #1
 8001190:	e246      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800119a:	d106      	bne.n	80011aa <HAL_RCC_OscConfig+0x76>
 800119c:	4b80      	ldr	r3, [pc, #512]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a7f      	ldr	r2, [pc, #508]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80011a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011a6:	6013      	str	r3, [r2, #0]
 80011a8:	e02e      	b.n	8001208 <HAL_RCC_OscConfig+0xd4>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d10c      	bne.n	80011cc <HAL_RCC_OscConfig+0x98>
 80011b2:	4b7b      	ldr	r3, [pc, #492]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a7a      	ldr	r2, [pc, #488]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80011b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011bc:	6013      	str	r3, [r2, #0]
 80011be:	4b78      	ldr	r3, [pc, #480]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a77      	ldr	r2, [pc, #476]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80011c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011c8:	6013      	str	r3, [r2, #0]
 80011ca:	e01d      	b.n	8001208 <HAL_RCC_OscConfig+0xd4>
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011d4:	d10c      	bne.n	80011f0 <HAL_RCC_OscConfig+0xbc>
 80011d6:	4b72      	ldr	r3, [pc, #456]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a71      	ldr	r2, [pc, #452]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80011dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011e0:	6013      	str	r3, [r2, #0]
 80011e2:	4b6f      	ldr	r3, [pc, #444]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a6e      	ldr	r2, [pc, #440]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80011e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011ec:	6013      	str	r3, [r2, #0]
 80011ee:	e00b      	b.n	8001208 <HAL_RCC_OscConfig+0xd4>
 80011f0:	4b6b      	ldr	r3, [pc, #428]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a6a      	ldr	r2, [pc, #424]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80011f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011fa:	6013      	str	r3, [r2, #0]
 80011fc:	4b68      	ldr	r3, [pc, #416]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a67      	ldr	r2, [pc, #412]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 8001202:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001206:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d013      	beq.n	8001238 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001210:	f7ff fb1e 	bl	8000850 <HAL_GetTick>
 8001214:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001216:	e008      	b.n	800122a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001218:	f7ff fb1a 	bl	8000850 <HAL_GetTick>
 800121c:	4602      	mov	r2, r0
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	2b64      	cmp	r3, #100	; 0x64
 8001224:	d901      	bls.n	800122a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001226:	2303      	movs	r3, #3
 8001228:	e1fa      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800122a:	4b5d      	ldr	r3, [pc, #372]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001232:	2b00      	cmp	r3, #0
 8001234:	d0f0      	beq.n	8001218 <HAL_RCC_OscConfig+0xe4>
 8001236:	e014      	b.n	8001262 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001238:	f7ff fb0a 	bl	8000850 <HAL_GetTick>
 800123c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800123e:	e008      	b.n	8001252 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001240:	f7ff fb06 	bl	8000850 <HAL_GetTick>
 8001244:	4602      	mov	r2, r0
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	2b64      	cmp	r3, #100	; 0x64
 800124c:	d901      	bls.n	8001252 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800124e:	2303      	movs	r3, #3
 8001250:	e1e6      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001252:	4b53      	ldr	r3, [pc, #332]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d1f0      	bne.n	8001240 <HAL_RCC_OscConfig+0x10c>
 800125e:	e000      	b.n	8001262 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001260:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0302 	and.w	r3, r3, #2
 800126a:	2b00      	cmp	r3, #0
 800126c:	d063      	beq.n	8001336 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800126e:	4b4c      	ldr	r3, [pc, #304]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f003 030c 	and.w	r3, r3, #12
 8001276:	2b00      	cmp	r3, #0
 8001278:	d00b      	beq.n	8001292 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800127a:	4b49      	ldr	r3, [pc, #292]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f003 030c 	and.w	r3, r3, #12
 8001282:	2b08      	cmp	r3, #8
 8001284:	d11c      	bne.n	80012c0 <HAL_RCC_OscConfig+0x18c>
 8001286:	4b46      	ldr	r3, [pc, #280]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800128e:	2b00      	cmp	r3, #0
 8001290:	d116      	bne.n	80012c0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001292:	4b43      	ldr	r3, [pc, #268]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f003 0302 	and.w	r3, r3, #2
 800129a:	2b00      	cmp	r3, #0
 800129c:	d005      	beq.n	80012aa <HAL_RCC_OscConfig+0x176>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	691b      	ldr	r3, [r3, #16]
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d001      	beq.n	80012aa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e1ba      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012aa:	4b3d      	ldr	r3, [pc, #244]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	695b      	ldr	r3, [r3, #20]
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	4939      	ldr	r1, [pc, #228]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80012ba:	4313      	orrs	r3, r2
 80012bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012be:	e03a      	b.n	8001336 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	691b      	ldr	r3, [r3, #16]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d020      	beq.n	800130a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012c8:	4b36      	ldr	r3, [pc, #216]	; (80013a4 <HAL_RCC_OscConfig+0x270>)
 80012ca:	2201      	movs	r2, #1
 80012cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ce:	f7ff fabf 	bl	8000850 <HAL_GetTick>
 80012d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012d4:	e008      	b.n	80012e8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012d6:	f7ff fabb 	bl	8000850 <HAL_GetTick>
 80012da:	4602      	mov	r2, r0
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	1ad3      	subs	r3, r2, r3
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	d901      	bls.n	80012e8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80012e4:	2303      	movs	r3, #3
 80012e6:	e19b      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012e8:	4b2d      	ldr	r3, [pc, #180]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0302 	and.w	r3, r3, #2
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d0f0      	beq.n	80012d6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012f4:	4b2a      	ldr	r3, [pc, #168]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	695b      	ldr	r3, [r3, #20]
 8001300:	00db      	lsls	r3, r3, #3
 8001302:	4927      	ldr	r1, [pc, #156]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 8001304:	4313      	orrs	r3, r2
 8001306:	600b      	str	r3, [r1, #0]
 8001308:	e015      	b.n	8001336 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800130a:	4b26      	ldr	r3, [pc, #152]	; (80013a4 <HAL_RCC_OscConfig+0x270>)
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001310:	f7ff fa9e 	bl	8000850 <HAL_GetTick>
 8001314:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001316:	e008      	b.n	800132a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001318:	f7ff fa9a 	bl	8000850 <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b02      	cmp	r3, #2
 8001324:	d901      	bls.n	800132a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e17a      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800132a:	4b1d      	ldr	r3, [pc, #116]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0302 	and.w	r3, r3, #2
 8001332:	2b00      	cmp	r3, #0
 8001334:	d1f0      	bne.n	8001318 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 0308 	and.w	r3, r3, #8
 800133e:	2b00      	cmp	r3, #0
 8001340:	d03a      	beq.n	80013b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	699b      	ldr	r3, [r3, #24]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d019      	beq.n	800137e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800134a:	4b17      	ldr	r3, [pc, #92]	; (80013a8 <HAL_RCC_OscConfig+0x274>)
 800134c:	2201      	movs	r2, #1
 800134e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001350:	f7ff fa7e 	bl	8000850 <HAL_GetTick>
 8001354:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001356:	e008      	b.n	800136a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001358:	f7ff fa7a 	bl	8000850 <HAL_GetTick>
 800135c:	4602      	mov	r2, r0
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b02      	cmp	r3, #2
 8001364:	d901      	bls.n	800136a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e15a      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800136a:	4b0d      	ldr	r3, [pc, #52]	; (80013a0 <HAL_RCC_OscConfig+0x26c>)
 800136c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136e:	f003 0302 	and.w	r3, r3, #2
 8001372:	2b00      	cmp	r3, #0
 8001374:	d0f0      	beq.n	8001358 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001376:	2001      	movs	r0, #1
 8001378:	f000 faa6 	bl	80018c8 <RCC_Delay>
 800137c:	e01c      	b.n	80013b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800137e:	4b0a      	ldr	r3, [pc, #40]	; (80013a8 <HAL_RCC_OscConfig+0x274>)
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001384:	f7ff fa64 	bl	8000850 <HAL_GetTick>
 8001388:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800138a:	e00f      	b.n	80013ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800138c:	f7ff fa60 	bl	8000850 <HAL_GetTick>
 8001390:	4602      	mov	r2, r0
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	2b02      	cmp	r3, #2
 8001398:	d908      	bls.n	80013ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800139a:	2303      	movs	r3, #3
 800139c:	e140      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
 800139e:	bf00      	nop
 80013a0:	40021000 	.word	0x40021000
 80013a4:	42420000 	.word	0x42420000
 80013a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013ac:	4b9e      	ldr	r3, [pc, #632]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 80013ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b0:	f003 0302 	and.w	r3, r3, #2
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d1e9      	bne.n	800138c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f003 0304 	and.w	r3, r3, #4
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	f000 80a6 	beq.w	8001512 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013c6:	2300      	movs	r3, #0
 80013c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013ca:	4b97      	ldr	r3, [pc, #604]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d10d      	bne.n	80013f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013d6:	4b94      	ldr	r3, [pc, #592]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	4a93      	ldr	r2, [pc, #588]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 80013dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e0:	61d3      	str	r3, [r2, #28]
 80013e2:	4b91      	ldr	r3, [pc, #580]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 80013e4:	69db      	ldr	r3, [r3, #28]
 80013e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ea:	60bb      	str	r3, [r7, #8]
 80013ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013ee:	2301      	movs	r3, #1
 80013f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013f2:	4b8e      	ldr	r3, [pc, #568]	; (800162c <HAL_RCC_OscConfig+0x4f8>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d118      	bne.n	8001430 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013fe:	4b8b      	ldr	r3, [pc, #556]	; (800162c <HAL_RCC_OscConfig+0x4f8>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a8a      	ldr	r2, [pc, #552]	; (800162c <HAL_RCC_OscConfig+0x4f8>)
 8001404:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001408:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800140a:	f7ff fa21 	bl	8000850 <HAL_GetTick>
 800140e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001410:	e008      	b.n	8001424 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001412:	f7ff fa1d 	bl	8000850 <HAL_GetTick>
 8001416:	4602      	mov	r2, r0
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	2b64      	cmp	r3, #100	; 0x64
 800141e:	d901      	bls.n	8001424 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001420:	2303      	movs	r3, #3
 8001422:	e0fd      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001424:	4b81      	ldr	r3, [pc, #516]	; (800162c <HAL_RCC_OscConfig+0x4f8>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800142c:	2b00      	cmp	r3, #0
 800142e:	d0f0      	beq.n	8001412 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d106      	bne.n	8001446 <HAL_RCC_OscConfig+0x312>
 8001438:	4b7b      	ldr	r3, [pc, #492]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 800143a:	6a1b      	ldr	r3, [r3, #32]
 800143c:	4a7a      	ldr	r2, [pc, #488]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 800143e:	f043 0301 	orr.w	r3, r3, #1
 8001442:	6213      	str	r3, [r2, #32]
 8001444:	e02d      	b.n	80014a2 <HAL_RCC_OscConfig+0x36e>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	68db      	ldr	r3, [r3, #12]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d10c      	bne.n	8001468 <HAL_RCC_OscConfig+0x334>
 800144e:	4b76      	ldr	r3, [pc, #472]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 8001450:	6a1b      	ldr	r3, [r3, #32]
 8001452:	4a75      	ldr	r2, [pc, #468]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 8001454:	f023 0301 	bic.w	r3, r3, #1
 8001458:	6213      	str	r3, [r2, #32]
 800145a:	4b73      	ldr	r3, [pc, #460]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 800145c:	6a1b      	ldr	r3, [r3, #32]
 800145e:	4a72      	ldr	r2, [pc, #456]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 8001460:	f023 0304 	bic.w	r3, r3, #4
 8001464:	6213      	str	r3, [r2, #32]
 8001466:	e01c      	b.n	80014a2 <HAL_RCC_OscConfig+0x36e>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	2b05      	cmp	r3, #5
 800146e:	d10c      	bne.n	800148a <HAL_RCC_OscConfig+0x356>
 8001470:	4b6d      	ldr	r3, [pc, #436]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 8001472:	6a1b      	ldr	r3, [r3, #32]
 8001474:	4a6c      	ldr	r2, [pc, #432]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 8001476:	f043 0304 	orr.w	r3, r3, #4
 800147a:	6213      	str	r3, [r2, #32]
 800147c:	4b6a      	ldr	r3, [pc, #424]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 800147e:	6a1b      	ldr	r3, [r3, #32]
 8001480:	4a69      	ldr	r2, [pc, #420]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 8001482:	f043 0301 	orr.w	r3, r3, #1
 8001486:	6213      	str	r3, [r2, #32]
 8001488:	e00b      	b.n	80014a2 <HAL_RCC_OscConfig+0x36e>
 800148a:	4b67      	ldr	r3, [pc, #412]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 800148c:	6a1b      	ldr	r3, [r3, #32]
 800148e:	4a66      	ldr	r2, [pc, #408]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 8001490:	f023 0301 	bic.w	r3, r3, #1
 8001494:	6213      	str	r3, [r2, #32]
 8001496:	4b64      	ldr	r3, [pc, #400]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 8001498:	6a1b      	ldr	r3, [r3, #32]
 800149a:	4a63      	ldr	r2, [pc, #396]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 800149c:	f023 0304 	bic.w	r3, r3, #4
 80014a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d015      	beq.n	80014d6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014aa:	f7ff f9d1 	bl	8000850 <HAL_GetTick>
 80014ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014b0:	e00a      	b.n	80014c8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014b2:	f7ff f9cd 	bl	8000850 <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d901      	bls.n	80014c8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80014c4:	2303      	movs	r3, #3
 80014c6:	e0ab      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014c8:	4b57      	ldr	r3, [pc, #348]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 80014ca:	6a1b      	ldr	r3, [r3, #32]
 80014cc:	f003 0302 	and.w	r3, r3, #2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d0ee      	beq.n	80014b2 <HAL_RCC_OscConfig+0x37e>
 80014d4:	e014      	b.n	8001500 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014d6:	f7ff f9bb 	bl	8000850 <HAL_GetTick>
 80014da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014dc:	e00a      	b.n	80014f4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014de:	f7ff f9b7 	bl	8000850 <HAL_GetTick>
 80014e2:	4602      	mov	r2, r0
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d901      	bls.n	80014f4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80014f0:	2303      	movs	r3, #3
 80014f2:	e095      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014f4:	4b4c      	ldr	r3, [pc, #304]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 80014f6:	6a1b      	ldr	r3, [r3, #32]
 80014f8:	f003 0302 	and.w	r3, r3, #2
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d1ee      	bne.n	80014de <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001500:	7dfb      	ldrb	r3, [r7, #23]
 8001502:	2b01      	cmp	r3, #1
 8001504:	d105      	bne.n	8001512 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001506:	4b48      	ldr	r3, [pc, #288]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	4a47      	ldr	r2, [pc, #284]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 800150c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001510:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	69db      	ldr	r3, [r3, #28]
 8001516:	2b00      	cmp	r3, #0
 8001518:	f000 8081 	beq.w	800161e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800151c:	4b42      	ldr	r3, [pc, #264]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f003 030c 	and.w	r3, r3, #12
 8001524:	2b08      	cmp	r3, #8
 8001526:	d061      	beq.n	80015ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	69db      	ldr	r3, [r3, #28]
 800152c:	2b02      	cmp	r3, #2
 800152e:	d146      	bne.n	80015be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001530:	4b3f      	ldr	r3, [pc, #252]	; (8001630 <HAL_RCC_OscConfig+0x4fc>)
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001536:	f7ff f98b 	bl	8000850 <HAL_GetTick>
 800153a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800153c:	e008      	b.n	8001550 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800153e:	f7ff f987 	bl	8000850 <HAL_GetTick>
 8001542:	4602      	mov	r2, r0
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	2b02      	cmp	r3, #2
 800154a:	d901      	bls.n	8001550 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800154c:	2303      	movs	r3, #3
 800154e:	e067      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001550:	4b35      	ldr	r3, [pc, #212]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001558:	2b00      	cmp	r3, #0
 800155a:	d1f0      	bne.n	800153e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6a1b      	ldr	r3, [r3, #32]
 8001560:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001564:	d108      	bne.n	8001578 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001566:	4b30      	ldr	r3, [pc, #192]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	492d      	ldr	r1, [pc, #180]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 8001574:	4313      	orrs	r3, r2
 8001576:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001578:	4b2b      	ldr	r3, [pc, #172]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6a19      	ldr	r1, [r3, #32]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001588:	430b      	orrs	r3, r1
 800158a:	4927      	ldr	r1, [pc, #156]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 800158c:	4313      	orrs	r3, r2
 800158e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001590:	4b27      	ldr	r3, [pc, #156]	; (8001630 <HAL_RCC_OscConfig+0x4fc>)
 8001592:	2201      	movs	r2, #1
 8001594:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001596:	f7ff f95b 	bl	8000850 <HAL_GetTick>
 800159a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800159c:	e008      	b.n	80015b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800159e:	f7ff f957 	bl	8000850 <HAL_GetTick>
 80015a2:	4602      	mov	r2, r0
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d901      	bls.n	80015b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80015ac:	2303      	movs	r3, #3
 80015ae:	e037      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015b0:	4b1d      	ldr	r3, [pc, #116]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d0f0      	beq.n	800159e <HAL_RCC_OscConfig+0x46a>
 80015bc:	e02f      	b.n	800161e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015be:	4b1c      	ldr	r3, [pc, #112]	; (8001630 <HAL_RCC_OscConfig+0x4fc>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c4:	f7ff f944 	bl	8000850 <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015cc:	f7ff f940 	bl	8000850 <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e020      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015de:	4b12      	ldr	r3, [pc, #72]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1f0      	bne.n	80015cc <HAL_RCC_OscConfig+0x498>
 80015ea:	e018      	b.n	800161e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	69db      	ldr	r3, [r3, #28]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d101      	bne.n	80015f8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e013      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80015f8:	4b0b      	ldr	r3, [pc, #44]	; (8001628 <HAL_RCC_OscConfig+0x4f4>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6a1b      	ldr	r3, [r3, #32]
 8001608:	429a      	cmp	r2, r3
 800160a:	d106      	bne.n	800161a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001616:	429a      	cmp	r2, r3
 8001618:	d001      	beq.n	800161e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e000      	b.n	8001620 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800161e:	2300      	movs	r3, #0
}
 8001620:	4618      	mov	r0, r3
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40021000 	.word	0x40021000
 800162c:	40007000 	.word	0x40007000
 8001630:	42420060 	.word	0x42420060

08001634 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d101      	bne.n	8001648 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e0d0      	b.n	80017ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001648:	4b6a      	ldr	r3, [pc, #424]	; (80017f4 <HAL_RCC_ClockConfig+0x1c0>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 0307 	and.w	r3, r3, #7
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	429a      	cmp	r2, r3
 8001654:	d910      	bls.n	8001678 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001656:	4b67      	ldr	r3, [pc, #412]	; (80017f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f023 0207 	bic.w	r2, r3, #7
 800165e:	4965      	ldr	r1, [pc, #404]	; (80017f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	4313      	orrs	r3, r2
 8001664:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001666:	4b63      	ldr	r3, [pc, #396]	; (80017f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	429a      	cmp	r2, r3
 8001672:	d001      	beq.n	8001678 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e0b8      	b.n	80017ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d020      	beq.n	80016c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0304 	and.w	r3, r3, #4
 800168c:	2b00      	cmp	r3, #0
 800168e:	d005      	beq.n	800169c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001690:	4b59      	ldr	r3, [pc, #356]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	4a58      	ldr	r2, [pc, #352]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001696:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800169a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0308 	and.w	r3, r3, #8
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d005      	beq.n	80016b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016a8:	4b53      	ldr	r3, [pc, #332]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	4a52      	ldr	r2, [pc, #328]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 80016ae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80016b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016b4:	4b50      	ldr	r3, [pc, #320]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	494d      	ldr	r1, [pc, #308]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 80016c2:	4313      	orrs	r3, r2
 80016c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d040      	beq.n	8001754 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d107      	bne.n	80016ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016da:	4b47      	ldr	r3, [pc, #284]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d115      	bne.n	8001712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e07f      	b.n	80017ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d107      	bne.n	8001702 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016f2:	4b41      	ldr	r3, [pc, #260]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d109      	bne.n	8001712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e073      	b.n	80017ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001702:	4b3d      	ldr	r3, [pc, #244]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f003 0302 	and.w	r3, r3, #2
 800170a:	2b00      	cmp	r3, #0
 800170c:	d101      	bne.n	8001712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e06b      	b.n	80017ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001712:	4b39      	ldr	r3, [pc, #228]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f023 0203 	bic.w	r2, r3, #3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	4936      	ldr	r1, [pc, #216]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001720:	4313      	orrs	r3, r2
 8001722:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001724:	f7ff f894 	bl	8000850 <HAL_GetTick>
 8001728:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800172a:	e00a      	b.n	8001742 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800172c:	f7ff f890 	bl	8000850 <HAL_GetTick>
 8001730:	4602      	mov	r2, r0
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	f241 3288 	movw	r2, #5000	; 0x1388
 800173a:	4293      	cmp	r3, r2
 800173c:	d901      	bls.n	8001742 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800173e:	2303      	movs	r3, #3
 8001740:	e053      	b.n	80017ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001742:	4b2d      	ldr	r3, [pc, #180]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f003 020c 	and.w	r2, r3, #12
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	429a      	cmp	r2, r3
 8001752:	d1eb      	bne.n	800172c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001754:	4b27      	ldr	r3, [pc, #156]	; (80017f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f003 0307 	and.w	r3, r3, #7
 800175c:	683a      	ldr	r2, [r7, #0]
 800175e:	429a      	cmp	r2, r3
 8001760:	d210      	bcs.n	8001784 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001762:	4b24      	ldr	r3, [pc, #144]	; (80017f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f023 0207 	bic.w	r2, r3, #7
 800176a:	4922      	ldr	r1, [pc, #136]	; (80017f4 <HAL_RCC_ClockConfig+0x1c0>)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	4313      	orrs	r3, r2
 8001770:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001772:	4b20      	ldr	r3, [pc, #128]	; (80017f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	429a      	cmp	r2, r3
 800177e:	d001      	beq.n	8001784 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	e032      	b.n	80017ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 0304 	and.w	r3, r3, #4
 800178c:	2b00      	cmp	r3, #0
 800178e:	d008      	beq.n	80017a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001790:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	4916      	ldr	r1, [pc, #88]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 800179e:	4313      	orrs	r3, r2
 80017a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0308 	and.w	r3, r3, #8
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d009      	beq.n	80017c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017ae:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	691b      	ldr	r3, [r3, #16]
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	490e      	ldr	r1, [pc, #56]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 80017be:	4313      	orrs	r3, r2
 80017c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017c2:	f000 f821 	bl	8001808 <HAL_RCC_GetSysClockFreq>
 80017c6:	4602      	mov	r2, r0
 80017c8:	4b0b      	ldr	r3, [pc, #44]	; (80017f8 <HAL_RCC_ClockConfig+0x1c4>)
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	091b      	lsrs	r3, r3, #4
 80017ce:	f003 030f 	and.w	r3, r3, #15
 80017d2:	490a      	ldr	r1, [pc, #40]	; (80017fc <HAL_RCC_ClockConfig+0x1c8>)
 80017d4:	5ccb      	ldrb	r3, [r1, r3]
 80017d6:	fa22 f303 	lsr.w	r3, r2, r3
 80017da:	4a09      	ldr	r2, [pc, #36]	; (8001800 <HAL_RCC_ClockConfig+0x1cc>)
 80017dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80017de:	4b09      	ldr	r3, [pc, #36]	; (8001804 <HAL_RCC_ClockConfig+0x1d0>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe fff2 	bl	80007cc <HAL_InitTick>

  return HAL_OK;
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3710      	adds	r7, #16
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40022000 	.word	0x40022000
 80017f8:	40021000 	.word	0x40021000
 80017fc:	080019a0 	.word	0x080019a0
 8001800:	20000018 	.word	0x20000018
 8001804:	2000001c 	.word	0x2000001c

08001808 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001808:	b490      	push	{r4, r7}
 800180a:	b08a      	sub	sp, #40	; 0x28
 800180c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800180e:	4b2a      	ldr	r3, [pc, #168]	; (80018b8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001810:	1d3c      	adds	r4, r7, #4
 8001812:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001814:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001818:	f240 2301 	movw	r3, #513	; 0x201
 800181c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800181e:	2300      	movs	r3, #0
 8001820:	61fb      	str	r3, [r7, #28]
 8001822:	2300      	movs	r3, #0
 8001824:	61bb      	str	r3, [r7, #24]
 8001826:	2300      	movs	r3, #0
 8001828:	627b      	str	r3, [r7, #36]	; 0x24
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800182e:	2300      	movs	r3, #0
 8001830:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001832:	4b22      	ldr	r3, [pc, #136]	; (80018bc <HAL_RCC_GetSysClockFreq+0xb4>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	f003 030c 	and.w	r3, r3, #12
 800183e:	2b04      	cmp	r3, #4
 8001840:	d002      	beq.n	8001848 <HAL_RCC_GetSysClockFreq+0x40>
 8001842:	2b08      	cmp	r3, #8
 8001844:	d003      	beq.n	800184e <HAL_RCC_GetSysClockFreq+0x46>
 8001846:	e02d      	b.n	80018a4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001848:	4b1d      	ldr	r3, [pc, #116]	; (80018c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800184a:	623b      	str	r3, [r7, #32]
      break;
 800184c:	e02d      	b.n	80018aa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	0c9b      	lsrs	r3, r3, #18
 8001852:	f003 030f 	and.w	r3, r3, #15
 8001856:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800185a:	4413      	add	r3, r2
 800185c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001860:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d013      	beq.n	8001894 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800186c:	4b13      	ldr	r3, [pc, #76]	; (80018bc <HAL_RCC_GetSysClockFreq+0xb4>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	0c5b      	lsrs	r3, r3, #17
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800187a:	4413      	add	r3, r2
 800187c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001880:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	4a0e      	ldr	r2, [pc, #56]	; (80018c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001886:	fb02 f203 	mul.w	r2, r2, r3
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001890:	627b      	str	r3, [r7, #36]	; 0x24
 8001892:	e004      	b.n	800189e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	4a0b      	ldr	r2, [pc, #44]	; (80018c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001898:	fb02 f303 	mul.w	r3, r2, r3
 800189c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800189e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a0:	623b      	str	r3, [r7, #32]
      break;
 80018a2:	e002      	b.n	80018aa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80018a4:	4b06      	ldr	r3, [pc, #24]	; (80018c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80018a6:	623b      	str	r3, [r7, #32]
      break;
 80018a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018aa:	6a3b      	ldr	r3, [r7, #32]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3728      	adds	r7, #40	; 0x28
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bc90      	pop	{r4, r7}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	08001990 	.word	0x08001990
 80018bc:	40021000 	.word	0x40021000
 80018c0:	007a1200 	.word	0x007a1200
 80018c4:	003d0900 	.word	0x003d0900

080018c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80018d0:	4b0a      	ldr	r3, [pc, #40]	; (80018fc <RCC_Delay+0x34>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a0a      	ldr	r2, [pc, #40]	; (8001900 <RCC_Delay+0x38>)
 80018d6:	fba2 2303 	umull	r2, r3, r2, r3
 80018da:	0a5b      	lsrs	r3, r3, #9
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	fb02 f303 	mul.w	r3, r2, r3
 80018e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80018e4:	bf00      	nop
  }
  while (Delay --);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	1e5a      	subs	r2, r3, #1
 80018ea:	60fa      	str	r2, [r7, #12]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d1f9      	bne.n	80018e4 <RCC_Delay+0x1c>
}
 80018f0:	bf00      	nop
 80018f2:	bf00      	nop
 80018f4:	3714      	adds	r7, #20
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bc80      	pop	{r7}
 80018fa:	4770      	bx	lr
 80018fc:	20000018 	.word	0x20000018
 8001900:	10624dd3 	.word	0x10624dd3

08001904 <__libc_init_array>:
 8001904:	b570      	push	{r4, r5, r6, lr}
 8001906:	2600      	movs	r6, #0
 8001908:	4d0c      	ldr	r5, [pc, #48]	; (800193c <__libc_init_array+0x38>)
 800190a:	4c0d      	ldr	r4, [pc, #52]	; (8001940 <__libc_init_array+0x3c>)
 800190c:	1b64      	subs	r4, r4, r5
 800190e:	10a4      	asrs	r4, r4, #2
 8001910:	42a6      	cmp	r6, r4
 8001912:	d109      	bne.n	8001928 <__libc_init_array+0x24>
 8001914:	f000 f830 	bl	8001978 <_init>
 8001918:	2600      	movs	r6, #0
 800191a:	4d0a      	ldr	r5, [pc, #40]	; (8001944 <__libc_init_array+0x40>)
 800191c:	4c0a      	ldr	r4, [pc, #40]	; (8001948 <__libc_init_array+0x44>)
 800191e:	1b64      	subs	r4, r4, r5
 8001920:	10a4      	asrs	r4, r4, #2
 8001922:	42a6      	cmp	r6, r4
 8001924:	d105      	bne.n	8001932 <__libc_init_array+0x2e>
 8001926:	bd70      	pop	{r4, r5, r6, pc}
 8001928:	f855 3b04 	ldr.w	r3, [r5], #4
 800192c:	4798      	blx	r3
 800192e:	3601      	adds	r6, #1
 8001930:	e7ee      	b.n	8001910 <__libc_init_array+0xc>
 8001932:	f855 3b04 	ldr.w	r3, [r5], #4
 8001936:	4798      	blx	r3
 8001938:	3601      	adds	r6, #1
 800193a:	e7f2      	b.n	8001922 <__libc_init_array+0x1e>
 800193c:	080019b0 	.word	0x080019b0
 8001940:	080019b0 	.word	0x080019b0
 8001944:	080019b0 	.word	0x080019b0
 8001948:	080019b4 	.word	0x080019b4

0800194c <memcpy>:
 800194c:	440a      	add	r2, r1
 800194e:	4291      	cmp	r1, r2
 8001950:	f100 33ff 	add.w	r3, r0, #4294967295
 8001954:	d100      	bne.n	8001958 <memcpy+0xc>
 8001956:	4770      	bx	lr
 8001958:	b510      	push	{r4, lr}
 800195a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800195e:	4291      	cmp	r1, r2
 8001960:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001964:	d1f9      	bne.n	800195a <memcpy+0xe>
 8001966:	bd10      	pop	{r4, pc}

08001968 <memset>:
 8001968:	4603      	mov	r3, r0
 800196a:	4402      	add	r2, r0
 800196c:	4293      	cmp	r3, r2
 800196e:	d100      	bne.n	8001972 <memset+0xa>
 8001970:	4770      	bx	lr
 8001972:	f803 1b01 	strb.w	r1, [r3], #1
 8001976:	e7f9      	b.n	800196c <memset+0x4>

08001978 <_init>:
 8001978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800197a:	bf00      	nop
 800197c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800197e:	bc08      	pop	{r3}
 8001980:	469e      	mov	lr, r3
 8001982:	4770      	bx	lr

08001984 <_fini>:
 8001984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001986:	bf00      	nop
 8001988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800198a:	bc08      	pop	{r3}
 800198c:	469e      	mov	lr, r3
 800198e:	4770      	bx	lr
