###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        14865   # Number of WRITE/WRITEP commands
num_reads_done                 =       795151   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       670440   # Number of read row buffer hits
num_read_cmds                  =       795149   # Number of READ/READP commands
num_writes_done                =        14867   # Number of read requests issued
num_write_row_hits             =         7113   # Number of write row buffer hits
num_act_cmds                   =       132982   # Number of ACT commands
num_pre_cmds                   =       132958   # Number of PRE commands
num_ondemand_pres              =       110041   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9365264   # Cyles of rank active rank.0
rank_active_cycles.1           =      9042368   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       634736   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       957632   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       750867   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14394   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6902   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9692   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2674   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1246   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1660   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2817   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1952   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          352   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17470   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           32   # Write cmd latency (cycles)
write_latency[80-99]           =           50   # Write cmd latency (cycles)
write_latency[100-119]         =           69   # Write cmd latency (cycles)
write_latency[120-139]         =           92   # Write cmd latency (cycles)
write_latency[140-159]         =          100   # Write cmd latency (cycles)
write_latency[160-179]         =          119   # Write cmd latency (cycles)
write_latency[180-199]         =          161   # Write cmd latency (cycles)
write_latency[200-]            =        14239   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       299597   # Read request latency (cycles)
read_latency[40-59]            =       107612   # Read request latency (cycles)
read_latency[60-79]            =        82915   # Read request latency (cycles)
read_latency[80-99]            =        45989   # Read request latency (cycles)
read_latency[100-119]          =        35927   # Read request latency (cycles)
read_latency[120-139]          =        32490   # Read request latency (cycles)
read_latency[140-159]          =        24290   # Read request latency (cycles)
read_latency[160-179]          =        19720   # Read request latency (cycles)
read_latency[180-199]          =        16744   # Read request latency (cycles)
read_latency[200-]             =       129861   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.42061e+07   # Write energy
read_energy                    =  3.20604e+09   # Read energy
act_energy                     =  3.63839e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.04673e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.59663e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84392e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64244e+09   # Active standby energy rank.1
average_read_latency           =      125.495   # Average read request latency (cycles)
average_interarrival           =      12.3452   # Average request interarrival latency (cycles)
total_energy                   =  1.65994e+10   # Total energy (pJ)
average_power                  =      1659.94   # Average power (mW)
average_bandwidth              =      6.91215   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        14650   # Number of WRITE/WRITEP commands
num_reads_done                 =       850493   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       704173   # Number of read row buffer hits
num_read_cmds                  =       850494   # Number of READ/READP commands
num_writes_done                =        14656   # Number of read requests issued
num_write_row_hits             =         6848   # Number of write row buffer hits
num_act_cmds                   =       154712   # Number of ACT commands
num_pre_cmds                   =       154684   # Number of PRE commands
num_ondemand_pres              =       131166   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9195823   # Cyles of rank active rank.0
rank_active_cycles.1           =      9165774   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       804177   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       834226   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       806811   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13500   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7025   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9689   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2476   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1317   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1724   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2959   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1805   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          338   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17514   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           12   # Write cmd latency (cycles)
write_latency[80-99]           =           32   # Write cmd latency (cycles)
write_latency[100-119]         =           51   # Write cmd latency (cycles)
write_latency[120-139]         =           53   # Write cmd latency (cycles)
write_latency[140-159]         =           71   # Write cmd latency (cycles)
write_latency[160-179]         =           84   # Write cmd latency (cycles)
write_latency[180-199]         =          127   # Write cmd latency (cycles)
write_latency[200-]            =        14217   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       296484   # Read request latency (cycles)
read_latency[40-59]            =       115038   # Read request latency (cycles)
read_latency[60-79]            =        95280   # Read request latency (cycles)
read_latency[80-99]            =        53555   # Read request latency (cycles)
read_latency[100-119]          =        42073   # Read request latency (cycles)
read_latency[120-139]          =        38311   # Read request latency (cycles)
read_latency[140-159]          =        28343   # Read request latency (cycles)
read_latency[160-179]          =        22784   # Read request latency (cycles)
read_latency[180-199]          =        19137   # Read request latency (cycles)
read_latency[200-]             =       139483   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.31328e+07   # Write energy
read_energy                    =  3.42919e+09   # Read energy
act_energy                     =  4.23292e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.86005e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.00428e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73819e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71944e+09   # Active standby energy rank.1
average_read_latency           =      125.717   # Average read request latency (cycles)
average_interarrival           =      11.5585   # Average request interarrival latency (cycles)
total_energy                   =  1.68743e+10   # Total energy (pJ)
average_power                  =      1687.43   # Average power (mW)
average_bandwidth              =       7.3826   # Average bandwidth
