
DataModule.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001cb54  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001274  0801cd28  0801cd28  0002cd28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801df9c  0801df9c  00030308  2**0
                  CONTENTS
  4 .ARM          00000008  0801df9c  0801df9c  0002df9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801dfa4  0801dfa4  00030308  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801dfa4  0801dfa4  0002dfa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801dfa8  0801dfa8  0002dfa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000308  20000000  0801dfac  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008184  20000308  0801e2b4  00030308  2**2
                  ALLOC
 10 ._user_heap_stack 00000c04  2000848c  0801e2b4  0003848c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030308  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030338  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003071f  00000000  00000000  0003037b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00008564  00000000  00000000  00060a9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002860  00000000  00000000  00069000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001eba  00000000  00000000  0006b860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000dd51  00000000  00000000  0006d71a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003c6e0  00000000  00000000  0007b46b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f5ab9  00000000  00000000  000b7b4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000bce4  00000000  00000000  001ad604  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001b92e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000308 	.word	0x20000308
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801cd0c 	.word	0x0801cd0c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000030c 	.word	0x2000030c
 800020c:	0801cd0c 	.word	0x0801cd0c

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b9a6 	b.w	800104c <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f83c 	bl	8000d84 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_d2lz>:
 8000d18:	b538      	push	{r3, r4, r5, lr}
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	4604      	mov	r4, r0
 8000d20:	460d      	mov	r5, r1
 8000d22:	f7ff ff0b 	bl	8000b3c <__aeabi_dcmplt>
 8000d26:	b928      	cbnz	r0, 8000d34 <__aeabi_d2lz+0x1c>
 8000d28:	4620      	mov	r0, r4
 8000d2a:	4629      	mov	r1, r5
 8000d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d30:	f000 b80a 	b.w	8000d48 <__aeabi_d2ulz>
 8000d34:	4620      	mov	r0, r4
 8000d36:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d3a:	f000 f805 	bl	8000d48 <__aeabi_d2ulz>
 8000d3e:	4240      	negs	r0, r0
 8000d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d44:	bd38      	pop	{r3, r4, r5, pc}
 8000d46:	bf00      	nop

08000d48 <__aeabi_d2ulz>:
 8000d48:	b5d0      	push	{r4, r6, r7, lr}
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	; (8000d7c <__aeabi_d2ulz+0x34>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	4606      	mov	r6, r0
 8000d50:	460f      	mov	r7, r1
 8000d52:	f7ff fc81 	bl	8000658 <__aeabi_dmul>
 8000d56:	f7ff ff57 	bl	8000c08 <__aeabi_d2uiz>
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	f7ff fc02 	bl	8000564 <__aeabi_ui2d>
 8000d60:	4b07      	ldr	r3, [pc, #28]	; (8000d80 <__aeabi_d2ulz+0x38>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	f7ff fc78 	bl	8000658 <__aeabi_dmul>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	4630      	mov	r0, r6
 8000d6e:	4639      	mov	r1, r7
 8000d70:	f7ff faba 	bl	80002e8 <__aeabi_dsub>
 8000d74:	f7ff ff48 	bl	8000c08 <__aeabi_d2uiz>
 8000d78:	4621      	mov	r1, r4
 8000d7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d7c:	3df00000 	.word	0x3df00000
 8000d80:	41f00000 	.word	0x41f00000

08000d84 <__udivmoddi4>:
 8000d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d88:	9e08      	ldr	r6, [sp, #32]
 8000d8a:	460d      	mov	r5, r1
 8000d8c:	4604      	mov	r4, r0
 8000d8e:	460f      	mov	r7, r1
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d14a      	bne.n	8000e2a <__udivmoddi4+0xa6>
 8000d94:	428a      	cmp	r2, r1
 8000d96:	4694      	mov	ip, r2
 8000d98:	d965      	bls.n	8000e66 <__udivmoddi4+0xe2>
 8000d9a:	fab2 f382 	clz	r3, r2
 8000d9e:	b143      	cbz	r3, 8000db2 <__udivmoddi4+0x2e>
 8000da0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000da4:	f1c3 0220 	rsb	r2, r3, #32
 8000da8:	409f      	lsls	r7, r3
 8000daa:	fa20 f202 	lsr.w	r2, r0, r2
 8000dae:	4317      	orrs	r7, r2
 8000db0:	409c      	lsls	r4, r3
 8000db2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000db6:	fa1f f58c 	uxth.w	r5, ip
 8000dba:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dbe:	0c22      	lsrs	r2, r4, #16
 8000dc0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000dc4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000dc8:	fb01 f005 	mul.w	r0, r1, r5
 8000dcc:	4290      	cmp	r0, r2
 8000dce:	d90a      	bls.n	8000de6 <__udivmoddi4+0x62>
 8000dd0:	eb1c 0202 	adds.w	r2, ip, r2
 8000dd4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000dd8:	f080 811c 	bcs.w	8001014 <__udivmoddi4+0x290>
 8000ddc:	4290      	cmp	r0, r2
 8000dde:	f240 8119 	bls.w	8001014 <__udivmoddi4+0x290>
 8000de2:	3902      	subs	r1, #2
 8000de4:	4462      	add	r2, ip
 8000de6:	1a12      	subs	r2, r2, r0
 8000de8:	b2a4      	uxth	r4, r4
 8000dea:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dee:	fb0e 2210 	mls	r2, lr, r0, r2
 8000df2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000df6:	fb00 f505 	mul.w	r5, r0, r5
 8000dfa:	42a5      	cmp	r5, r4
 8000dfc:	d90a      	bls.n	8000e14 <__udivmoddi4+0x90>
 8000dfe:	eb1c 0404 	adds.w	r4, ip, r4
 8000e02:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e06:	f080 8107 	bcs.w	8001018 <__udivmoddi4+0x294>
 8000e0a:	42a5      	cmp	r5, r4
 8000e0c:	f240 8104 	bls.w	8001018 <__udivmoddi4+0x294>
 8000e10:	4464      	add	r4, ip
 8000e12:	3802      	subs	r0, #2
 8000e14:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e18:	1b64      	subs	r4, r4, r5
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	b11e      	cbz	r6, 8000e26 <__udivmoddi4+0xa2>
 8000e1e:	40dc      	lsrs	r4, r3
 8000e20:	2300      	movs	r3, #0
 8000e22:	e9c6 4300 	strd	r4, r3, [r6]
 8000e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2a:	428b      	cmp	r3, r1
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0xbc>
 8000e2e:	2e00      	cmp	r6, #0
 8000e30:	f000 80ed 	beq.w	800100e <__udivmoddi4+0x28a>
 8000e34:	2100      	movs	r1, #0
 8000e36:	e9c6 0500 	strd	r0, r5, [r6]
 8000e3a:	4608      	mov	r0, r1
 8000e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e40:	fab3 f183 	clz	r1, r3
 8000e44:	2900      	cmp	r1, #0
 8000e46:	d149      	bne.n	8000edc <__udivmoddi4+0x158>
 8000e48:	42ab      	cmp	r3, r5
 8000e4a:	d302      	bcc.n	8000e52 <__udivmoddi4+0xce>
 8000e4c:	4282      	cmp	r2, r0
 8000e4e:	f200 80f8 	bhi.w	8001042 <__udivmoddi4+0x2be>
 8000e52:	1a84      	subs	r4, r0, r2
 8000e54:	eb65 0203 	sbc.w	r2, r5, r3
 8000e58:	2001      	movs	r0, #1
 8000e5a:	4617      	mov	r7, r2
 8000e5c:	2e00      	cmp	r6, #0
 8000e5e:	d0e2      	beq.n	8000e26 <__udivmoddi4+0xa2>
 8000e60:	e9c6 4700 	strd	r4, r7, [r6]
 8000e64:	e7df      	b.n	8000e26 <__udivmoddi4+0xa2>
 8000e66:	b902      	cbnz	r2, 8000e6a <__udivmoddi4+0xe6>
 8000e68:	deff      	udf	#255	; 0xff
 8000e6a:	fab2 f382 	clz	r3, r2
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	f040 8090 	bne.w	8000f94 <__udivmoddi4+0x210>
 8000e74:	1a8a      	subs	r2, r1, r2
 8000e76:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e7a:	fa1f fe8c 	uxth.w	lr, ip
 8000e7e:	2101      	movs	r1, #1
 8000e80:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e84:	fb07 2015 	mls	r0, r7, r5, r2
 8000e88:	0c22      	lsrs	r2, r4, #16
 8000e8a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e8e:	fb0e f005 	mul.w	r0, lr, r5
 8000e92:	4290      	cmp	r0, r2
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x124>
 8000e96:	eb1c 0202 	adds.w	r2, ip, r2
 8000e9a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x122>
 8000ea0:	4290      	cmp	r0, r2
 8000ea2:	f200 80cb 	bhi.w	800103c <__udivmoddi4+0x2b8>
 8000ea6:	4645      	mov	r5, r8
 8000ea8:	1a12      	subs	r2, r2, r0
 8000eaa:	b2a4      	uxth	r4, r4
 8000eac:	fbb2 f0f7 	udiv	r0, r2, r7
 8000eb0:	fb07 2210 	mls	r2, r7, r0, r2
 8000eb4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000eb8:	fb0e fe00 	mul.w	lr, lr, r0
 8000ebc:	45a6      	cmp	lr, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x14e>
 8000ec0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ec8:	d202      	bcs.n	8000ed0 <__udivmoddi4+0x14c>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f200 80bb 	bhi.w	8001046 <__udivmoddi4+0x2c2>
 8000ed0:	4610      	mov	r0, r2
 8000ed2:	eba4 040e 	sub.w	r4, r4, lr
 8000ed6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eda:	e79f      	b.n	8000e1c <__udivmoddi4+0x98>
 8000edc:	f1c1 0720 	rsb	r7, r1, #32
 8000ee0:	408b      	lsls	r3, r1
 8000ee2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ee6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eea:	fa05 f401 	lsl.w	r4, r5, r1
 8000eee:	fa20 f307 	lsr.w	r3, r0, r7
 8000ef2:	40fd      	lsrs	r5, r7
 8000ef4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ef8:	4323      	orrs	r3, r4
 8000efa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000efe:	fa1f fe8c 	uxth.w	lr, ip
 8000f02:	fb09 5518 	mls	r5, r9, r8, r5
 8000f06:	0c1c      	lsrs	r4, r3, #16
 8000f08:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000f0c:	fb08 f50e 	mul.w	r5, r8, lr
 8000f10:	42a5      	cmp	r5, r4
 8000f12:	fa02 f201 	lsl.w	r2, r2, r1
 8000f16:	fa00 f001 	lsl.w	r0, r0, r1
 8000f1a:	d90b      	bls.n	8000f34 <__udivmoddi4+0x1b0>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f24:	f080 8088 	bcs.w	8001038 <__udivmoddi4+0x2b4>
 8000f28:	42a5      	cmp	r5, r4
 8000f2a:	f240 8085 	bls.w	8001038 <__udivmoddi4+0x2b4>
 8000f2e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f32:	4464      	add	r4, ip
 8000f34:	1b64      	subs	r4, r4, r5
 8000f36:	b29d      	uxth	r5, r3
 8000f38:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f3c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f40:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f44:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f48:	45a6      	cmp	lr, r4
 8000f4a:	d908      	bls.n	8000f5e <__udivmoddi4+0x1da>
 8000f4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f50:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f54:	d26c      	bcs.n	8001030 <__udivmoddi4+0x2ac>
 8000f56:	45a6      	cmp	lr, r4
 8000f58:	d96a      	bls.n	8001030 <__udivmoddi4+0x2ac>
 8000f5a:	3b02      	subs	r3, #2
 8000f5c:	4464      	add	r4, ip
 8000f5e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f62:	fba3 9502 	umull	r9, r5, r3, r2
 8000f66:	eba4 040e 	sub.w	r4, r4, lr
 8000f6a:	42ac      	cmp	r4, r5
 8000f6c:	46c8      	mov	r8, r9
 8000f6e:	46ae      	mov	lr, r5
 8000f70:	d356      	bcc.n	8001020 <__udivmoddi4+0x29c>
 8000f72:	d053      	beq.n	800101c <__udivmoddi4+0x298>
 8000f74:	b156      	cbz	r6, 8000f8c <__udivmoddi4+0x208>
 8000f76:	ebb0 0208 	subs.w	r2, r0, r8
 8000f7a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f7e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f82:	40ca      	lsrs	r2, r1
 8000f84:	40cc      	lsrs	r4, r1
 8000f86:	4317      	orrs	r7, r2
 8000f88:	e9c6 7400 	strd	r7, r4, [r6]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	2100      	movs	r1, #0
 8000f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f94:	f1c3 0120 	rsb	r1, r3, #32
 8000f98:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f9c:	fa20 f201 	lsr.w	r2, r0, r1
 8000fa0:	fa25 f101 	lsr.w	r1, r5, r1
 8000fa4:	409d      	lsls	r5, r3
 8000fa6:	432a      	orrs	r2, r5
 8000fa8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fac:	fa1f fe8c 	uxth.w	lr, ip
 8000fb0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fb4:	fb07 1510 	mls	r5, r7, r0, r1
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fbe:	fb00 f50e 	mul.w	r5, r0, lr
 8000fc2:	428d      	cmp	r5, r1
 8000fc4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fc8:	d908      	bls.n	8000fdc <__udivmoddi4+0x258>
 8000fca:	eb1c 0101 	adds.w	r1, ip, r1
 8000fce:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fd2:	d22f      	bcs.n	8001034 <__udivmoddi4+0x2b0>
 8000fd4:	428d      	cmp	r5, r1
 8000fd6:	d92d      	bls.n	8001034 <__udivmoddi4+0x2b0>
 8000fd8:	3802      	subs	r0, #2
 8000fda:	4461      	add	r1, ip
 8000fdc:	1b49      	subs	r1, r1, r5
 8000fde:	b292      	uxth	r2, r2
 8000fe0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fe4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fe8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fec:	fb05 f10e 	mul.w	r1, r5, lr
 8000ff0:	4291      	cmp	r1, r2
 8000ff2:	d908      	bls.n	8001006 <__udivmoddi4+0x282>
 8000ff4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ff8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ffc:	d216      	bcs.n	800102c <__udivmoddi4+0x2a8>
 8000ffe:	4291      	cmp	r1, r2
 8001000:	d914      	bls.n	800102c <__udivmoddi4+0x2a8>
 8001002:	3d02      	subs	r5, #2
 8001004:	4462      	add	r2, ip
 8001006:	1a52      	subs	r2, r2, r1
 8001008:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800100c:	e738      	b.n	8000e80 <__udivmoddi4+0xfc>
 800100e:	4631      	mov	r1, r6
 8001010:	4630      	mov	r0, r6
 8001012:	e708      	b.n	8000e26 <__udivmoddi4+0xa2>
 8001014:	4639      	mov	r1, r7
 8001016:	e6e6      	b.n	8000de6 <__udivmoddi4+0x62>
 8001018:	4610      	mov	r0, r2
 800101a:	e6fb      	b.n	8000e14 <__udivmoddi4+0x90>
 800101c:	4548      	cmp	r0, r9
 800101e:	d2a9      	bcs.n	8000f74 <__udivmoddi4+0x1f0>
 8001020:	ebb9 0802 	subs.w	r8, r9, r2
 8001024:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001028:	3b01      	subs	r3, #1
 800102a:	e7a3      	b.n	8000f74 <__udivmoddi4+0x1f0>
 800102c:	4645      	mov	r5, r8
 800102e:	e7ea      	b.n	8001006 <__udivmoddi4+0x282>
 8001030:	462b      	mov	r3, r5
 8001032:	e794      	b.n	8000f5e <__udivmoddi4+0x1da>
 8001034:	4640      	mov	r0, r8
 8001036:	e7d1      	b.n	8000fdc <__udivmoddi4+0x258>
 8001038:	46d0      	mov	r8, sl
 800103a:	e77b      	b.n	8000f34 <__udivmoddi4+0x1b0>
 800103c:	3d02      	subs	r5, #2
 800103e:	4462      	add	r2, ip
 8001040:	e732      	b.n	8000ea8 <__udivmoddi4+0x124>
 8001042:	4608      	mov	r0, r1
 8001044:	e70a      	b.n	8000e5c <__udivmoddi4+0xd8>
 8001046:	4464      	add	r4, ip
 8001048:	3802      	subs	r0, #2
 800104a:	e742      	b.n	8000ed2 <__udivmoddi4+0x14e>

0800104c <__aeabi_idiv0>:
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop

08001050 <setPath>:
FATFS *pfs;
DWORD fre_clust;
uint32_t total, free_space;

void setPath(char *dir, char *sensorData, uint8_t path)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	4613      	mov	r3, r2
 800105c:	71fb      	strb	r3, [r7, #7]
	sprintf(dir, "Data%d", path);
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	461a      	mov	r2, r3
 8001062:	4907      	ldr	r1, [pc, #28]	; (8001080 <setPath+0x30>)
 8001064:	68f8      	ldr	r0, [r7, #12]
 8001066:	f017 fde5 	bl	8018c34 <siprintf>
	sprintf(sensorData, "Data%d/Data%d.txt", path, path);
 800106a:	79fa      	ldrb	r2, [r7, #7]
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	4905      	ldr	r1, [pc, #20]	; (8001084 <setPath+0x34>)
 8001070:	68b8      	ldr	r0, [r7, #8]
 8001072:	f017 fddf 	bl	8018c34 <siprintf>

}
 8001076:	bf00      	nop
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	0801cd28 	.word	0x0801cd28
 8001084:	0801cd30 	.word	0x0801cd30

08001088 <createNewFile>:
void createNewFile(char *dir, char *sensorData, uint8_t *pathPtr)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0
 800108e:	60f8      	str	r0, [r7, #12]
 8001090:	60b9      	str	r1, [r7, #8]
 8001092:	607a      	str	r2, [r7, #4]
	uint8_t path = *pathPtr;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	75fb      	strb	r3, [r7, #23]
	Mount_SD("/");
 800109a:	480f      	ldr	r0, [pc, #60]	; (80010d8 <createNewFile+0x50>)
 800109c:	f000 f820 	bl	80010e0 <Mount_SD>
	Format_SD(path);
 80010a0:	7dfb      	ldrb	r3, [r7, #23]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 f846 	bl	8001134 <Format_SD>
	Create_Dir(dir);
 80010a8:	68f8      	ldr	r0, [r7, #12]
 80010aa:	f000 f95b 	bl	8001364 <Create_Dir>
	Create_File(sensorData);
 80010ae:	68b8      	ldr	r0, [r7, #8]
 80010b0:	f000 f8dc 	bl	800126c <Create_File>
	Update_File(sensorData,"FrontTravel;RearTravel;FrontPressure;RearPressure;LeftBrake;RightBrake");
 80010b4:	4909      	ldr	r1, [pc, #36]	; (80010dc <createNewFile+0x54>)
 80010b6:	68b8      	ldr	r0, [r7, #8]
 80010b8:	f000 f90e 	bl	80012d8 <Update_File>
	Unmount_SD("/");
 80010bc:	4806      	ldr	r0, [pc, #24]	; (80010d8 <createNewFile+0x50>)
 80010be:	f000 f825 	bl	800110c <Unmount_SD>
	(*pathPtr)++;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	3301      	adds	r3, #1
 80010c8:	b2da      	uxtb	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	701a      	strb	r2, [r3, #0]
}
 80010ce:	bf00      	nop
 80010d0:	3718      	adds	r7, #24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	0801cd44 	.word	0x0801cd44
 80010dc:	0801cd48 	.word	0x0801cd48

080010e0 <Mount_SD>:
	HAL_UART_Transmit(UART, (uint8_t*) string, strlen(string), HAL_MAX_DELAY);
#endif
}

void Mount_SD(const TCHAR *path)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
	fresult = f_mount(&SDFatFs, path, 1);
 80010e8:	2201      	movs	r2, #1
 80010ea:	6879      	ldr	r1, [r7, #4]
 80010ec:	4805      	ldr	r0, [pc, #20]	; (8001104 <Mount_SD+0x24>)
 80010ee:	f011 fc97 	bl	8012a20 <f_mount>
 80010f2:	4603      	mov	r3, r0
 80010f4:	461a      	mov	r2, r3
 80010f6:	4b04      	ldr	r3, [pc, #16]	; (8001108 <Mount_SD+0x28>)
 80010f8:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
		Send_Uart("ERROR!!! in mounting SD CARD...\n\n");
	else
		Send_Uart("SD CARD mounted successfully...\n");
#endif
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000324 	.word	0x20000324
 8001108:	200009d4 	.word	0x200009d4

0800110c <Unmount_SD>:

void Unmount_SD(const TCHAR *path)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
	fresult = f_mount(NULL, path, 1);
 8001114:	2201      	movs	r2, #1
 8001116:	6879      	ldr	r1, [r7, #4]
 8001118:	2000      	movs	r0, #0
 800111a:	f011 fc81 	bl	8012a20 <f_mount>
 800111e:	4603      	mov	r3, r0
 8001120:	461a      	mov	r2, r3
 8001122:	4b03      	ldr	r3, [pc, #12]	; (8001130 <Unmount_SD+0x24>)
 8001124:	701a      	strb	r2, [r3, #0]
	if (fresult == FR_OK)
		Send_Uart("SD CARD UNMOUNTED successfully...\n\n\n");
	else
		Send_Uart("ERROR!!! in UNMOUNTING SD CARD\n\n\n");
#endif
}
 8001126:	bf00      	nop
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	200009d4 	.word	0x200009d4

08001134 <Format_SD>:
	return fresult;
}

/* Only supports removing files from home directory */
FRESULT Format_SD(uint8_t dirNumber)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b096      	sub	sp, #88	; 0x58
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	71fb      	strb	r3, [r7, #7]
	DIR dir;
	FILINFO fno;
	char *path = pvPortMalloc(20 * sizeof(char));
 800113e:	2014      	movs	r0, #20
 8001140:	f015 fd9a 	bl	8016c78 <pvPortMalloc>
 8001144:	6578      	str	r0, [r7, #84]	; 0x54
	sprintf(path, "/Data%d", dirNumber);
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	461a      	mov	r2, r3
 800114a:	4943      	ldr	r1, [pc, #268]	; (8001258 <Format_SD+0x124>)
 800114c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800114e:	f017 fd71 	bl	8018c34 <siprintf>
	fresult = f_opendir(&dir, path);
 8001152:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001156:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001158:	4618      	mov	r0, r3
 800115a:	f012 fa54 	bl	8013606 <f_opendir>
 800115e:	4603      	mov	r3, r0
 8001160:	461a      	mov	r2, r3
 8001162:	4b3e      	ldr	r3, [pc, #248]	; (800125c <Format_SD+0x128>)
 8001164:	701a      	strb	r2, [r3, #0]

	if (fresult == FR_OK)
 8001166:	4b3d      	ldr	r3, [pc, #244]	; (800125c <Format_SD+0x128>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d154      	bne.n	8001218 <Format_SD+0xe4>
	{
		while (1)
		{
			fresult = f_readdir(&dir, &fno); /* Read a directory item */
 800116e:	f107 020c 	add.w	r2, r7, #12
 8001172:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001176:	4611      	mov	r1, r2
 8001178:	4618      	mov	r0, r3
 800117a:	f012 fae8 	bl	801374e <f_readdir>
 800117e:	4603      	mov	r3, r0
 8001180:	461a      	mov	r2, r3
 8001182:	4b36      	ldr	r3, [pc, #216]	; (800125c <Format_SD+0x128>)
 8001184:	701a      	strb	r2, [r3, #0]
			if (fresult != FR_OK || fno.fname[0] == 0)
 8001186:	4b35      	ldr	r3, [pc, #212]	; (800125c <Format_SD+0x128>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d13f      	bne.n	800120e <Format_SD+0xda>
 800118e:	7d7b      	ldrb	r3, [r7, #21]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d03c      	beq.n	800120e <Format_SD+0xda>
				break; /* Break on error or end of dir */
			if (!(strcmp(".", fno.fname)) || !(strcmp("..", fno.fname)))
 8001194:	f107 030c 	add.w	r3, r7, #12
 8001198:	3309      	adds	r3, #9
 800119a:	4619      	mov	r1, r3
 800119c:	4830      	ldr	r0, [pc, #192]	; (8001260 <Format_SD+0x12c>)
 800119e:	f7ff f837 	bl	8000210 <strcmp>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d02f      	beq.n	8001208 <Format_SD+0xd4>
 80011a8:	f107 030c 	add.w	r3, r7, #12
 80011ac:	3309      	adds	r3, #9
 80011ae:	4619      	mov	r1, r3
 80011b0:	482c      	ldr	r0, [pc, #176]	; (8001264 <Format_SD+0x130>)
 80011b2:	f7ff f82d 	bl	8000210 <strcmp>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d025      	beq.n	8001208 <Format_SD+0xd4>
			{
				continue;
			}

			sprintf(path, "/Data%d/%s", dirNumber, fno.fname);
 80011bc:	79fa      	ldrb	r2, [r7, #7]
 80011be:	f107 030c 	add.w	r3, r7, #12
 80011c2:	3309      	adds	r3, #9
 80011c4:	4928      	ldr	r1, [pc, #160]	; (8001268 <Format_SD+0x134>)
 80011c6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80011c8:	f017 fd34 	bl	8018c34 <siprintf>
			if (fno.fattrib & AM_DIR) /* It is a directory */
 80011cc:	7d3b      	ldrb	r3, [r7, #20]
 80011ce:	f003 0310 	and.w	r3, r3, #16
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d00c      	beq.n	80011f0 <Format_SD+0xbc>
			{

				fresult = Format_SD(dirNumber);
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff ffab 	bl	8001134 <Format_SD>
 80011de:	4603      	mov	r3, r0
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b1e      	ldr	r3, [pc, #120]	; (800125c <Format_SD+0x128>)
 80011e4:	701a      	strb	r2, [r3, #0]
				if (fresult != FR_OK)
 80011e6:	4b1d      	ldr	r3, [pc, #116]	; (800125c <Format_SD+0x128>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d0bf      	beq.n	800116e <Format_SD+0x3a>
					break;
 80011ee:	e00e      	b.n	800120e <Format_SD+0xda>
			}
			else
			{
				fresult = f_unlink(path);
 80011f0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80011f2:	f012 fb2f 	bl	8013854 <f_unlink>
 80011f6:	4603      	mov	r3, r0
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b18      	ldr	r3, [pc, #96]	; (800125c <Format_SD+0x128>)
 80011fc:	701a      	strb	r2, [r3, #0]
				if (fresult != FR_OK)
 80011fe:	4b17      	ldr	r3, [pc, #92]	; (800125c <Format_SD+0x128>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d102      	bne.n	800120c <Format_SD+0xd8>
 8001206:	e7b2      	b.n	800116e <Format_SD+0x3a>
				continue;
 8001208:	bf00      	nop
			fresult = f_readdir(&dir, &fno); /* Read a directory item */
 800120a:	e7b0      	b.n	800116e <Format_SD+0x3a>
					break;
 800120c:	bf00      	nop
			}
		}
		f_closedir(&dir);
 800120e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001212:	4618      	mov	r0, r3
 8001214:	f012 fa70 	bl	80136f8 <f_closedir>
	}

	if (fresult == FR_OK)
 8001218:	4b10      	ldr	r3, [pc, #64]	; (800125c <Format_SD+0x128>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d111      	bne.n	8001244 <Format_SD+0x110>
	{
		memset(path, 0, 20);
 8001220:	2214      	movs	r2, #20
 8001222:	2100      	movs	r1, #0
 8001224:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001226:	f017 fe2b 	bl	8018e80 <memset>
		sprintf(path, "/Data%d", dirNumber);
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	461a      	mov	r2, r3
 800122e:	490a      	ldr	r1, [pc, #40]	; (8001258 <Format_SD+0x124>)
 8001230:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001232:	f017 fcff 	bl	8018c34 <siprintf>
		fresult = f_unlink(path);
 8001236:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001238:	f012 fb0c 	bl	8013854 <f_unlink>
 800123c:	4603      	mov	r3, r0
 800123e:	461a      	mov	r2, r3
 8001240:	4b06      	ldr	r3, [pc, #24]	; (800125c <Format_SD+0x128>)
 8001242:	701a      	strb	r2, [r3, #0]
	}

	vPortFree(path);
 8001244:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001246:	f015 fde3 	bl	8016e10 <vPortFree>
	return (fresult);
 800124a:	4b04      	ldr	r3, [pc, #16]	; (800125c <Format_SD+0x128>)
 800124c:	781b      	ldrb	r3, [r3, #0]
}
 800124e:	4618      	mov	r0, r3
 8001250:	3758      	adds	r7, #88	; 0x58
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	0801cda4 	.word	0x0801cda4
 800125c:	200009d4 	.word	0x200009d4
 8001260:	0801cdac 	.word	0x0801cdac
 8001264:	0801cdb0 	.word	0x0801cdb0
 8001268:	0801cdb4 	.word	0x0801cdb4

0800126c <Create_File>:
		return fresult;
	}
}

FRESULT Create_File(char *name)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
	fresult = f_stat(name, &fno);
 8001274:	4915      	ldr	r1, [pc, #84]	; (80012cc <Create_File+0x60>)
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f012 faac 	bl	80137d4 <f_stat>
 800127c:	4603      	mov	r3, r0
 800127e:	461a      	mov	r2, r3
 8001280:	4b13      	ldr	r3, [pc, #76]	; (80012d0 <Create_File+0x64>)
 8001282:	701a      	strb	r2, [r3, #0]
	if (fresult == FR_OK)
 8001284:	4b12      	ldr	r3, [pc, #72]	; (80012d0 <Create_File+0x64>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d102      	bne.n	8001292 <Create_File+0x26>
		sprintf(buf, "ERROR!!! *%s* already exists!!!!\n use Update_File \n\n",
				name);
		Send_Uart(buf);
		vPortFree(buf);
#endif
		return fresult;
 800128c:	4b10      	ldr	r3, [pc, #64]	; (80012d0 <Create_File+0x64>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	e018      	b.n	80012c4 <Create_File+0x58>
	}
	else
	{
		fresult = f_open(&fil, name, FA_CREATE_ALWAYS | FA_READ | FA_WRITE);
 8001292:	220b      	movs	r2, #11
 8001294:	6879      	ldr	r1, [r7, #4]
 8001296:	480f      	ldr	r0, [pc, #60]	; (80012d4 <Create_File+0x68>)
 8001298:	f011 fc26 	bl	8012ae8 <f_open>
 800129c:	4603      	mov	r3, r0
 800129e:	461a      	mov	r2, r3
 80012a0:	4b0b      	ldr	r3, [pc, #44]	; (80012d0 <Create_File+0x64>)
 80012a2:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 80012a4:	4b0a      	ldr	r3, [pc, #40]	; (80012d0 <Create_File+0x64>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d002      	beq.n	80012b2 <Create_File+0x46>
			sprintf(buf, "ERROR!!! No. %d in creating file *%s*\n\n", fresult,
					name);
			Send_Uart(buf);
			vPortFree(buf);
#endif
			return fresult;
 80012ac:	4b08      	ldr	r3, [pc, #32]	; (80012d0 <Create_File+0x64>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	e008      	b.n	80012c4 <Create_File+0x58>
			Send_Uart(buf);
			vPortFree(buf);
#endif
		}

		fresult = f_close(&fil);
 80012b2:	4808      	ldr	r0, [pc, #32]	; (80012d4 <Create_File+0x68>)
 80012b4:	f012 f978 	bl	80135a8 <f_close>
 80012b8:	4603      	mov	r3, r0
 80012ba:	461a      	mov	r2, r3
 80012bc:	4b04      	ldr	r3, [pc, #16]	; (80012d0 <Create_File+0x64>)
 80012be:	701a      	strb	r2, [r3, #0]
			Send_Uart(buf);
			vPortFree(buf);
#endif
		}
	}
	return fresult;
 80012c0:	4b03      	ldr	r3, [pc, #12]	; (80012d0 <Create_File+0x64>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	200009bc 	.word	0x200009bc
 80012d0:	200009d4 	.word	0x200009d4
 80012d4:	20000558 	.word	0x20000558

080012d8 <Update_File>:

FRESULT Update_File(char *name, char *data)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
	/**** check whether the file exists or not ****/
	fresult = f_stat(name, &fno);
 80012e2:	491c      	ldr	r1, [pc, #112]	; (8001354 <Update_File+0x7c>)
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f012 fa75 	bl	80137d4 <f_stat>
 80012ea:	4603      	mov	r3, r0
 80012ec:	461a      	mov	r2, r3
 80012ee:	4b1a      	ldr	r3, [pc, #104]	; (8001358 <Update_File+0x80>)
 80012f0:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80012f2:	4b19      	ldr	r3, [pc, #100]	; (8001358 <Update_File+0x80>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d002      	beq.n	8001300 <Update_File+0x28>
		char *buf = pvPortMalloc(100 * sizeof(char));
		sprintf(buf, "ERROR!!! *%s* does not exists\n\n", name);
		Send_Uart(buf);
		vPortFree(buf);
#endif
		return fresult;
 80012fa:	4b17      	ldr	r3, [pc, #92]	; (8001358 <Update_File+0x80>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	e025      	b.n	800134c <Update_File+0x74>
	}

	else
	{
		/* Create a file with read write access and open it */
		fresult = f_open(&fil, name, FA_OPEN_APPEND | FA_WRITE);
 8001300:	2232      	movs	r2, #50	; 0x32
 8001302:	6879      	ldr	r1, [r7, #4]
 8001304:	4815      	ldr	r0, [pc, #84]	; (800135c <Update_File+0x84>)
 8001306:	f011 fbef 	bl	8012ae8 <f_open>
 800130a:	4603      	mov	r3, r0
 800130c:	461a      	mov	r2, r3
 800130e:	4b12      	ldr	r3, [pc, #72]	; (8001358 <Update_File+0x80>)
 8001310:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 8001312:	4b11      	ldr	r3, [pc, #68]	; (8001358 <Update_File+0x80>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d002      	beq.n	8001320 <Update_File+0x48>
			sprintf(buf, "ERROR!!! No. %d in opening file *%s*\n\n", fresult,
					name);
			Send_Uart(buf);
			vPortFree(buf);
#endif
			return fresult;
 800131a:	4b0f      	ldr	r3, [pc, #60]	; (8001358 <Update_File+0x80>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	e015      	b.n	800134c <Update_File+0x74>
		}

		/* Writing text */
		fresult = f_write(&fil, data, strlen(data), &bw);
 8001320:	6838      	ldr	r0, [r7, #0]
 8001322:	f7fe ffd5 	bl	80002d0 <strlen>
 8001326:	4602      	mov	r2, r0
 8001328:	4b0d      	ldr	r3, [pc, #52]	; (8001360 <Update_File+0x88>)
 800132a:	6839      	ldr	r1, [r7, #0]
 800132c:	480b      	ldr	r0, [pc, #44]	; (800135c <Update_File+0x84>)
 800132e:	f011 ff0e 	bl	801314e <f_write>
 8001332:	4603      	mov	r3, r0
 8001334:	461a      	mov	r2, r3
 8001336:	4b08      	ldr	r3, [pc, #32]	; (8001358 <Update_File+0x80>)
 8001338:	701a      	strb	r2, [r3, #0]
			vPortFree(buf);
#endif
		}

		/* Close file */
		fresult = f_close(&fil);
 800133a:	4808      	ldr	r0, [pc, #32]	; (800135c <Update_File+0x84>)
 800133c:	f012 f934 	bl	80135a8 <f_close>
 8001340:	4603      	mov	r3, r0
 8001342:	461a      	mov	r2, r3
 8001344:	4b04      	ldr	r3, [pc, #16]	; (8001358 <Update_File+0x80>)
 8001346:	701a      	strb	r2, [r3, #0]
			Send_Uart(buf);
			vPortFree(buf);
#endif
		}
	}
	return fresult;
 8001348:	4b03      	ldr	r3, [pc, #12]	; (8001358 <Update_File+0x80>)
 800134a:	781b      	ldrb	r3, [r3, #0]
}
 800134c:	4618      	mov	r0, r3
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	200009bc 	.word	0x200009bc
 8001358:	200009d4 	.word	0x200009d4
 800135c:	20000558 	.word	0x20000558
 8001360:	200009d8 	.word	0x200009d8

08001364 <Create_Dir>:
	}
	return fresult;
}

FRESULT Create_Dir(char *name)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
	fresult = f_mkdir(name);
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f012 fb23 	bl	80139b8 <f_mkdir>
 8001372:	4603      	mov	r3, r0
 8001374:	461a      	mov	r2, r3
 8001376:	4b04      	ldr	r3, [pc, #16]	; (8001388 <Create_Dir+0x24>)
 8001378:	701a      	strb	r2, [r3, #0]
				name);
		Send_Uart(buf);
		vPortFree(buf);
#endif
	}
	return fresult;
 800137a:	4b03      	ldr	r3, [pc, #12]	; (8001388 <Create_Dir+0x24>)
 800137c:	781b      	ldrb	r3, [r3, #0]
}
 800137e:	4618      	mov	r0, r3
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	200009d4 	.word	0x200009d4

0800138c <sendDataSD>:
	Send_Uart(buf);
	vPortFree(buf);
#endif
}
void sendDataSD(char *file, volatile int16_t *sensor)
{
 800138c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800138e:	b089      	sub	sp, #36	; 0x24
 8001390:	af04      	add	r7, sp, #16
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
	char *buffer = pvPortMalloc(
 8001396:	f44f 7028 	mov.w	r0, #672	; 0x2a0
 800139a:	f015 fc6d 	bl	8016c78 <pvPortMalloc>
 800139e:	60b8      	str	r0, [r7, #8]
			(7 * TRAVEL_SENSOR_BUFFER_SIZE / 2) * sizeof(char));
	if (NULL != buffer)
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d059      	beq.n	800145a <sendDataSD+0xce>
	{
		memset(buffer, 0, (7 * TRAVEL_SENSOR_BUFFER_SIZE / 2));
 80013a6:	f44f 7228 	mov.w	r2, #672	; 0x2a0
 80013aa:	2100      	movs	r1, #0
 80013ac:	68b8      	ldr	r0, [r7, #8]
 80013ae:	f017 fd67 	bl	8018e80 <memset>
		for (int i = 0; i < (TRAVEL_SENSOR_BUFFER_SIZE) / 2; i +=
 80013b2:	2300      	movs	r3, #0
 80013b4:	60fb      	str	r3, [r7, #12]
 80013b6:	e03f      	b.n	8001438 <sendDataSD+0xac>
				NUMBER_OF_SENSORS)
		{
			sprintf(buffer + strlen(buffer), "%d;%d;%d;%d;%d;%d\n",
 80013b8:	68b8      	ldr	r0, [r7, #8]
 80013ba:	f7fe ff89 	bl	80002d0 <strlen>
 80013be:	4602      	mov	r2, r0
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	1898      	adds	r0, r3, r2
					sensor[i + FRONT_TRAVEL_BUFFER_POSITION],
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	683a      	ldr	r2, [r7, #0]
 80013ca:	4413      	add	r3, r2
 80013cc:	881b      	ldrh	r3, [r3, #0]
 80013ce:	b21b      	sxth	r3, r3
			sprintf(buffer + strlen(buffer), "%d;%d;%d;%d;%d;%d\n",
 80013d0:	461e      	mov	r6, r3
					sensor[i + REAR_TRAVEL_BUFFER_POSITION],
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	3301      	adds	r3, #1
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	683a      	ldr	r2, [r7, #0]
 80013da:	4413      	add	r3, r2
 80013dc:	881b      	ldrh	r3, [r3, #0]
 80013de:	b21b      	sxth	r3, r3
			sprintf(buffer + strlen(buffer), "%d;%d;%d;%d;%d;%d\n",
 80013e0:	469c      	mov	ip, r3
					sensor[i + FRONT_PRESSURE_BUFFER_POSITION],
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	3302      	adds	r3, #2
 80013e6:	005b      	lsls	r3, r3, #1
 80013e8:	683a      	ldr	r2, [r7, #0]
 80013ea:	4413      	add	r3, r2
 80013ec:	881b      	ldrh	r3, [r3, #0]
 80013ee:	b21b      	sxth	r3, r3
			sprintf(buffer + strlen(buffer), "%d;%d;%d;%d;%d;%d\n",
 80013f0:	4619      	mov	r1, r3
					sensor[i + REAR_PRESSURE_BUFFER_POSITION],
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	3303      	adds	r3, #3
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	683a      	ldr	r2, [r7, #0]
 80013fa:	4413      	add	r3, r2
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	b21b      	sxth	r3, r3
			sprintf(buffer + strlen(buffer), "%d;%d;%d;%d;%d;%d\n",
 8001400:	461c      	mov	r4, r3
					sensor[i + LEFT_BRAKE_POSITION],
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	3304      	adds	r3, #4
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	683a      	ldr	r2, [r7, #0]
 800140a:	4413      	add	r3, r2
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	b21b      	sxth	r3, r3
			sprintf(buffer + strlen(buffer), "%d;%d;%d;%d;%d;%d\n",
 8001410:	461d      	mov	r5, r3
					sensor[i + RIGHT_BRAKE_POSITION]);
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	3305      	adds	r3, #5
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	683a      	ldr	r2, [r7, #0]
 800141a:	4413      	add	r3, r2
 800141c:	881b      	ldrh	r3, [r3, #0]
 800141e:	b21b      	sxth	r3, r3
			sprintf(buffer + strlen(buffer), "%d;%d;%d;%d;%d;%d\n",
 8001420:	9303      	str	r3, [sp, #12]
 8001422:	9502      	str	r5, [sp, #8]
 8001424:	9401      	str	r4, [sp, #4]
 8001426:	9100      	str	r1, [sp, #0]
 8001428:	4663      	mov	r3, ip
 800142a:	4632      	mov	r2, r6
 800142c:	490e      	ldr	r1, [pc, #56]	; (8001468 <sendDataSD+0xdc>)
 800142e:	f017 fc01 	bl	8018c34 <siprintf>
		for (int i = 0; i < (TRAVEL_SENSOR_BUFFER_SIZE) / 2; i +=
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	3306      	adds	r3, #6
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	2b5f      	cmp	r3, #95	; 0x5f
 800143c:	d9bc      	bls.n	80013b8 <sendDataSD+0x2c>
		}
		Mount_SD("/");
 800143e:	480b      	ldr	r0, [pc, #44]	; (800146c <sendDataSD+0xe0>)
 8001440:	f7ff fe4e 	bl	80010e0 <Mount_SD>
		Update_File(file, buffer);
 8001444:	68b9      	ldr	r1, [r7, #8]
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f7ff ff46 	bl	80012d8 <Update_File>
		Unmount_SD("/");
 800144c:	4807      	ldr	r0, [pc, #28]	; (800146c <sendDataSD+0xe0>)
 800144e:	f7ff fe5d 	bl	800110c <Unmount_SD>
		vPortFree(buffer);
 8001452:	68b8      	ldr	r0, [r7, #8]
 8001454:	f015 fcdc 	bl	8016e10 <vPortFree>
	else
	{
		puts("Wrong alocation pressureTravel Buffer SD Card");
	}

}
 8001458:	e002      	b.n	8001460 <sendDataSD+0xd4>
		puts("Wrong alocation pressureTravel Buffer SD Card");
 800145a:	4805      	ldr	r0, [pc, #20]	; (8001470 <sendDataSD+0xe4>)
 800145c:	f017 fbe2 	bl	8018c24 <puts>
}
 8001460:	bf00      	nop
 8001462:	3714      	adds	r7, #20
 8001464:	46bd      	mov	sp, r7
 8001466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001468:	0801cdc4 	.word	0x0801cdc4
 800146c:	0801cd44 	.word	0x0801cd44
 8001470:	0801cdd8 	.word	0x0801cdd8

08001474 <readCalibrationData>:

int readCalibrationData(calibration_t *calibration)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b096      	sub	sp, #88	; 0x58
 8001478:	af04      	add	r7, sp, #16
 800147a:	6078      	str	r0, [r7, #4]


	Mount_SD("/");
 800147c:	4837      	ldr	r0, [pc, #220]	; (800155c <readCalibrationData+0xe8>)
 800147e:	f7ff fe2f 	bl	80010e0 <Mount_SD>
	resultCalibration = f_open(&fileCalibration, CONFIG_FILE_NAME, FA_READ);
 8001482:	2201      	movs	r2, #1
 8001484:	4936      	ldr	r1, [pc, #216]	; (8001560 <readCalibrationData+0xec>)
 8001486:	4837      	ldr	r0, [pc, #220]	; (8001564 <readCalibrationData+0xf0>)
 8001488:	f011 fb2e 	bl	8012ae8 <f_open>
 800148c:	4603      	mov	r3, r0
 800148e:	461a      	mov	r2, r3
 8001490:	4b35      	ldr	r3, [pc, #212]	; (8001568 <readCalibrationData+0xf4>)
 8001492:	701a      	strb	r2, [r3, #0]
	if (resultCalibration != FR_OK)
 8001494:	4b34      	ldr	r3, [pc, #208]	; (8001568 <readCalibrationData+0xf4>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d005      	beq.n	80014a8 <readCalibrationData+0x34>
	{
		printf("Nie można otworzyć pliku do odczytu\n");
 800149c:	4833      	ldr	r0, [pc, #204]	; (800156c <readCalibrationData+0xf8>)
 800149e:	f017 fbc1 	bl	8018c24 <puts>
		return -1;
 80014a2:	f04f 33ff 	mov.w	r3, #4294967295
 80014a6:	e054      	b.n	8001552 <readCalibrationData+0xde>
	}

	char *buffer = (char*) calloc(160, sizeof(char));
 80014a8:	2101      	movs	r1, #1
 80014aa:	20a0      	movs	r0, #160	; 0xa0
 80014ac:	f016 fb54 	bl	8017b58 <calloc>
 80014b0:	4603      	mov	r3, r0
 80014b2:	647b      	str	r3, [r7, #68]	; 0x44
	if (buffer == NULL)
 80014b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d10a      	bne.n	80014d0 <readCalibrationData+0x5c>
	{
		printf("Błąd alokacji pamięci dla bufora.\n");
 80014ba:	482d      	ldr	r0, [pc, #180]	; (8001570 <readCalibrationData+0xfc>)
 80014bc:	f017 fbb2 	bl	8018c24 <puts>
		return 1;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e046      	b.n	8001552 <readCalibrationData+0xde>

	char line[30];

	while (f_gets(line, sizeof(line), &fileCalibration) != NULL)
	{
		strcat(buffer, line);
 80014c4:	f107 030c 	add.w	r3, r7, #12
 80014c8:	4619      	mov	r1, r3
 80014ca:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80014cc:	f017 fce0 	bl	8018e90 <strcat>
	while (f_gets(line, sizeof(line), &fileCalibration) != NULL)
 80014d0:	f107 030c 	add.w	r3, r7, #12
 80014d4:	4a23      	ldr	r2, [pc, #140]	; (8001564 <readCalibrationData+0xf0>)
 80014d6:	211e      	movs	r1, #30
 80014d8:	4618      	mov	r0, r3
 80014da:	f012 fb7b 	bl	8013bd4 <f_gets>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d1ef      	bne.n	80014c4 <readCalibrationData+0x50>
	}
	sscanf(buffer,
 80014e4:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80014e8:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80014ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014f0:	9303      	str	r3, [sp, #12]
 80014f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014f6:	9302      	str	r3, [sp, #8]
 80014f8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80014fc:	9301      	str	r3, [sp, #4]
 80014fe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	460b      	mov	r3, r1
 8001506:	491b      	ldr	r1, [pc, #108]	; (8001574 <readCalibrationData+0x100>)
 8001508:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800150a:	f017 fbb3 	bl	8018c74 <siscanf>
			"Front travel sensor: %d\nRear travel sensor: %d\nFront pressure sensor: %d\nRear pressure sensor: %d\nLeft brake sensor: %d\nRight brake sensor: %d",
			&frontTravelInt, &rearTravelInt, &frontPressureInt,
			&rearPressureInt, &leftBrakeInt, &rightBrakeInt);
	free(buffer);
 800150e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001510:	f016 fb48 	bl	8017ba4 <free>

	f_close(&fileCalibration);
 8001514:	4813      	ldr	r0, [pc, #76]	; (8001564 <readCalibrationData+0xf0>)
 8001516:	f012 f847 	bl	80135a8 <f_close>

	// Konwertuj i przypisz do struktury calibration
	calibration->frontTravelSensor = frontTravelInt;
 800151a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800151c:	b21a      	sxth	r2, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	801a      	strh	r2, [r3, #0]
	calibration->rearTravelSensor = rearTravelInt;
 8001522:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001524:	b21a      	sxth	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	805a      	strh	r2, [r3, #2]
	calibration->frontPressureSensor = frontPressureInt;
 800152a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800152c:	b21a      	sxth	r2, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	809a      	strh	r2, [r3, #4]
	calibration->rearPressureSensor = rearPressureInt;
 8001532:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001534:	b21a      	sxth	r2, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	80da      	strh	r2, [r3, #6]
	calibration->leftBrakeSensor = leftBrakeInt;
 800153a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800153c:	b21a      	sxth	r2, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	811a      	strh	r2, [r3, #8]
	calibration->rightBrakeSensor = rightBrakeInt;
 8001542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001544:	b21a      	sxth	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	815a      	strh	r2, [r3, #10]
	Unmount_SD("/");
 800154a:	4804      	ldr	r0, [pc, #16]	; (800155c <readCalibrationData+0xe8>)
 800154c:	f7ff fdde 	bl	800110c <Unmount_SD>

	return 0;
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3748      	adds	r7, #72	; 0x48
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	0801cd44 	.word	0x0801cd44
 8001560:	0801ce08 	.word	0x0801ce08
 8001564:	20000788 	.word	0x20000788
 8001568:	200009b8 	.word	0x200009b8
 800156c:	0801ce14 	.word	0x0801ce14
 8001570:	0801ce3c 	.word	0x0801ce3c
 8001574:	0801ce64 	.word	0x0801ce64

08001578 <writeCalibrationData>:

int writeCalibrationData(const calibration_t *calibration)
{
 8001578:	b5b0      	push	{r4, r5, r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af04      	add	r7, sp, #16
 800157e:	6078      	str	r0, [r7, #4]

	Mount_SD("/");
 8001580:	4820      	ldr	r0, [pc, #128]	; (8001604 <writeCalibrationData+0x8c>)
 8001582:	f7ff fdad 	bl	80010e0 <Mount_SD>
	resultCalibration = f_open(&fileCalibration, CONFIG_FILE_NAME, FA_WRITE | FA_CREATE_ALWAYS);
 8001586:	220a      	movs	r2, #10
 8001588:	491f      	ldr	r1, [pc, #124]	; (8001608 <writeCalibrationData+0x90>)
 800158a:	4820      	ldr	r0, [pc, #128]	; (800160c <writeCalibrationData+0x94>)
 800158c:	f011 faac 	bl	8012ae8 <f_open>
 8001590:	4603      	mov	r3, r0
 8001592:	461a      	mov	r2, r3
 8001594:	4b1e      	ldr	r3, [pc, #120]	; (8001610 <writeCalibrationData+0x98>)
 8001596:	701a      	strb	r2, [r3, #0]
	if (resultCalibration != FR_OK)
 8001598:	4b1d      	ldr	r3, [pc, #116]	; (8001610 <writeCalibrationData+0x98>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d005      	beq.n	80015ac <writeCalibrationData+0x34>
	{
		printf("Nie można otworzyć pliku do zapisu\n");
 80015a0:	481c      	ldr	r0, [pc, #112]	; (8001614 <writeCalibrationData+0x9c>)
 80015a2:	f017 fb3f 	bl	8018c24 <puts>
		return -1;
 80015a6:	f04f 33ff 	mov.w	r3, #4294967295
 80015aa:	e027      	b.n	80015fc <writeCalibrationData+0x84>
	}

	f_printf(&fileCalibration,
			"Front travel sensor: %d\nRear travel sensor: %d\nFront pressure sensor: %d\nRear pressure sensor: %d\nLeft brake sensor: %d\nRight brake sensor: %d\n",
			(int16_t) calibration->frontTravelSensor,
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f9b3 3000 	ldrsh.w	r3, [r3]
	f_printf(&fileCalibration,
 80015b2:	461c      	mov	r4, r3
			(int16_t) calibration->rearTravelSensor,
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
	f_printf(&fileCalibration,
 80015ba:	461d      	mov	r5, r3
			(int16_t) calibration->frontPressureSensor,
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
	f_printf(&fileCalibration,
 80015c2:	461a      	mov	r2, r3
			(int16_t) calibration->rearPressureSensor,
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
	f_printf(&fileCalibration,
 80015ca:	4619      	mov	r1, r3
			(int16_t) calibration->leftBrakeSensor,
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
	f_printf(&fileCalibration,
 80015d2:	4618      	mov	r0, r3
			(int16_t) calibration->rightBrakeSensor);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
	f_printf(&fileCalibration,
 80015da:	9303      	str	r3, [sp, #12]
 80015dc:	9002      	str	r0, [sp, #8]
 80015de:	9101      	str	r1, [sp, #4]
 80015e0:	9200      	str	r2, [sp, #0]
 80015e2:	462b      	mov	r3, r5
 80015e4:	4622      	mov	r2, r4
 80015e6:	490c      	ldr	r1, [pc, #48]	; (8001618 <writeCalibrationData+0xa0>)
 80015e8:	4808      	ldr	r0, [pc, #32]	; (800160c <writeCalibrationData+0x94>)
 80015ea:	f012 fba7 	bl	8013d3c <f_printf>

	f_close(&fileCalibration);
 80015ee:	4807      	ldr	r0, [pc, #28]	; (800160c <writeCalibrationData+0x94>)
 80015f0:	f011 ffda 	bl	80135a8 <f_close>
	Unmount_SD("/");
 80015f4:	4803      	ldr	r0, [pc, #12]	; (8001604 <writeCalibrationData+0x8c>)
 80015f6:	f7ff fd89 	bl	800110c <Unmount_SD>

	return 0;
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bdb0      	pop	{r4, r5, r7, pc}
 8001604:	0801cd44 	.word	0x0801cd44
 8001608:	0801ce08 	.word	0x0801ce08
 800160c:	20000788 	.word	0x20000788
 8001610:	200009b8 	.word	0x200009b8
 8001614:	0801cef4 	.word	0x0801cef4
 8001618:	0801cf1c 	.word	0x0801cf1c

0800161c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001622:	463b      	mov	r3, r7
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800162e:	4b21      	ldr	r3, [pc, #132]	; (80016b4 <MX_ADC1_Init+0x98>)
 8001630:	4a21      	ldr	r2, [pc, #132]	; (80016b8 <MX_ADC1_Init+0x9c>)
 8001632:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001634:	4b1f      	ldr	r3, [pc, #124]	; (80016b4 <MX_ADC1_Init+0x98>)
 8001636:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800163a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800163c:	4b1d      	ldr	r3, [pc, #116]	; (80016b4 <MX_ADC1_Init+0x98>)
 800163e:	2200      	movs	r2, #0
 8001640:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001642:	4b1c      	ldr	r3, [pc, #112]	; (80016b4 <MX_ADC1_Init+0x98>)
 8001644:	2200      	movs	r2, #0
 8001646:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001648:	4b1a      	ldr	r3, [pc, #104]	; (80016b4 <MX_ADC1_Init+0x98>)
 800164a:	2200      	movs	r2, #0
 800164c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800164e:	4b19      	ldr	r3, [pc, #100]	; (80016b4 <MX_ADC1_Init+0x98>)
 8001650:	2200      	movs	r2, #0
 8001652:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001656:	4b17      	ldr	r3, [pc, #92]	; (80016b4 <MX_ADC1_Init+0x98>)
 8001658:	2200      	movs	r2, #0
 800165a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800165c:	4b15      	ldr	r3, [pc, #84]	; (80016b4 <MX_ADC1_Init+0x98>)
 800165e:	4a17      	ldr	r2, [pc, #92]	; (80016bc <MX_ADC1_Init+0xa0>)
 8001660:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001662:	4b14      	ldr	r3, [pc, #80]	; (80016b4 <MX_ADC1_Init+0x98>)
 8001664:	2200      	movs	r2, #0
 8001666:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001668:	4b12      	ldr	r3, [pc, #72]	; (80016b4 <MX_ADC1_Init+0x98>)
 800166a:	2201      	movs	r2, #1
 800166c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800166e:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <MX_ADC1_Init+0x98>)
 8001670:	2200      	movs	r2, #0
 8001672:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001676:	4b0f      	ldr	r3, [pc, #60]	; (80016b4 <MX_ADC1_Init+0x98>)
 8001678:	2201      	movs	r2, #1
 800167a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800167c:	480d      	ldr	r0, [pc, #52]	; (80016b4 <MX_ADC1_Init+0x98>)
 800167e:	f002 fb79 	bl	8003d74 <HAL_ADC_Init>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001688:	f000 fec4 	bl	8002414 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800168c:	2304      	movs	r3, #4
 800168e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001690:	2301      	movs	r3, #1
 8001692:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001694:	2300      	movs	r3, #0
 8001696:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001698:	463b      	mov	r3, r7
 800169a:	4619      	mov	r1, r3
 800169c:	4805      	ldr	r0, [pc, #20]	; (80016b4 <MX_ADC1_Init+0x98>)
 800169e:	f002 fd21 	bl	80040e4 <HAL_ADC_ConfigChannel>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80016a8:	f000 feb4 	bl	8002414 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016ac:	bf00      	nop
 80016ae:	3710      	adds	r7, #16
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	200009dc 	.word	0x200009dc
 80016b8:	40012000 	.word	0x40012000
 80016bc:	0f000001 	.word	0x0f000001

080016c0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016c6:	463b      	mov	r3, r7
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80016d2:	4b45      	ldr	r3, [pc, #276]	; (80017e8 <MX_ADC2_Init+0x128>)
 80016d4:	4a45      	ldr	r2, [pc, #276]	; (80017ec <MX_ADC2_Init+0x12c>)
 80016d6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016d8:	4b43      	ldr	r3, [pc, #268]	; (80017e8 <MX_ADC2_Init+0x128>)
 80016da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80016de:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80016e0:	4b41      	ldr	r3, [pc, #260]	; (80017e8 <MX_ADC2_Init+0x128>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 80016e6:	4b40      	ldr	r3, [pc, #256]	; (80017e8 <MX_ADC2_Init+0x128>)
 80016e8:	2201      	movs	r2, #1
 80016ea:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80016ec:	4b3e      	ldr	r3, [pc, #248]	; (80017e8 <MX_ADC2_Init+0x128>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80016f2:	4b3d      	ldr	r3, [pc, #244]	; (80017e8 <MX_ADC2_Init+0x128>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80016fa:	4b3b      	ldr	r3, [pc, #236]	; (80017e8 <MX_ADC2_Init+0x128>)
 80016fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001700:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8001702:	4b39      	ldr	r3, [pc, #228]	; (80017e8 <MX_ADC2_Init+0x128>)
 8001704:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001708:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800170a:	4b37      	ldr	r3, [pc, #220]	; (80017e8 <MX_ADC2_Init+0x128>)
 800170c:	2200      	movs	r2, #0
 800170e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 6;
 8001710:	4b35      	ldr	r3, [pc, #212]	; (80017e8 <MX_ADC2_Init+0x128>)
 8001712:	2206      	movs	r2, #6
 8001714:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001716:	4b34      	ldr	r3, [pc, #208]	; (80017e8 <MX_ADC2_Init+0x128>)
 8001718:	2201      	movs	r2, #1
 800171a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800171e:	4b32      	ldr	r3, [pc, #200]	; (80017e8 <MX_ADC2_Init+0x128>)
 8001720:	2201      	movs	r2, #1
 8001722:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001724:	4830      	ldr	r0, [pc, #192]	; (80017e8 <MX_ADC2_Init+0x128>)
 8001726:	f002 fb25 	bl	8003d74 <HAL_ADC_Init>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8001730:	f000 fe70 	bl	8002414 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001734:	230c      	movs	r3, #12
 8001736:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001738:	2301      	movs	r3, #1
 800173a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800173c:	2301      	movs	r3, #1
 800173e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001740:	463b      	mov	r3, r7
 8001742:	4619      	mov	r1, r3
 8001744:	4828      	ldr	r0, [pc, #160]	; (80017e8 <MX_ADC2_Init+0x128>)
 8001746:	f002 fccd 	bl	80040e4 <HAL_ADC_ConfigChannel>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 8001750:	f000 fe60 	bl	8002414 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001754:	230d      	movs	r3, #13
 8001756:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001758:	2302      	movs	r3, #2
 800175a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800175c:	463b      	mov	r3, r7
 800175e:	4619      	mov	r1, r3
 8001760:	4821      	ldr	r0, [pc, #132]	; (80017e8 <MX_ADC2_Init+0x128>)
 8001762:	f002 fcbf 	bl	80040e4 <HAL_ADC_ConfigChannel>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_ADC2_Init+0xb0>
  {
    Error_Handler();
 800176c:	f000 fe52 	bl	8002414 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001770:	2301      	movs	r3, #1
 8001772:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001774:	2303      	movs	r3, #3
 8001776:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001778:	463b      	mov	r3, r7
 800177a:	4619      	mov	r1, r3
 800177c:	481a      	ldr	r0, [pc, #104]	; (80017e8 <MX_ADC2_Init+0x128>)
 800177e:	f002 fcb1 	bl	80040e4 <HAL_ADC_ConfigChannel>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_ADC2_Init+0xcc>
  {
    Error_Handler();
 8001788:	f000 fe44 	bl	8002414 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800178c:	2302      	movs	r3, #2
 800178e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001790:	2304      	movs	r3, #4
 8001792:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001794:	463b      	mov	r3, r7
 8001796:	4619      	mov	r1, r3
 8001798:	4813      	ldr	r0, [pc, #76]	; (80017e8 <MX_ADC2_Init+0x128>)
 800179a:	f002 fca3 	bl	80040e4 <HAL_ADC_ConfigChannel>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_ADC2_Init+0xe8>
  {
    Error_Handler();
 80017a4:	f000 fe36 	bl	8002414 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80017a8:	230b      	movs	r3, #11
 80017aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80017ac:	2305      	movs	r3, #5
 80017ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80017b0:	463b      	mov	r3, r7
 80017b2:	4619      	mov	r1, r3
 80017b4:	480c      	ldr	r0, [pc, #48]	; (80017e8 <MX_ADC2_Init+0x128>)
 80017b6:	f002 fc95 	bl	80040e4 <HAL_ADC_ConfigChannel>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_ADC2_Init+0x104>
  {
    Error_Handler();
 80017c0:	f000 fe28 	bl	8002414 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80017c4:	230a      	movs	r3, #10
 80017c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80017c8:	2306      	movs	r3, #6
 80017ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80017cc:	463b      	mov	r3, r7
 80017ce:	4619      	mov	r1, r3
 80017d0:	4805      	ldr	r0, [pc, #20]	; (80017e8 <MX_ADC2_Init+0x128>)
 80017d2:	f002 fc87 	bl	80040e4 <HAL_ADC_ConfigChannel>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_ADC2_Init+0x120>
  {
    Error_Handler();
 80017dc:	f000 fe1a 	bl	8002414 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80017e0:	bf00      	nop
 80017e2:	3710      	adds	r7, #16
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20000a24 	.word	0x20000a24
 80017ec:	40012100 	.word	0x40012100

080017f0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08c      	sub	sp, #48	; 0x30
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f8:	f107 031c 	add.w	r3, r7, #28
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	605a      	str	r2, [r3, #4]
 8001802:	609a      	str	r2, [r3, #8]
 8001804:	60da      	str	r2, [r3, #12]
 8001806:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a53      	ldr	r2, [pc, #332]	; (800195c <HAL_ADC_MspInit+0x16c>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d128      	bne.n	8001864 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	61bb      	str	r3, [r7, #24]
 8001816:	4b52      	ldr	r3, [pc, #328]	; (8001960 <HAL_ADC_MspInit+0x170>)
 8001818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181a:	4a51      	ldr	r2, [pc, #324]	; (8001960 <HAL_ADC_MspInit+0x170>)
 800181c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001820:	6453      	str	r3, [r2, #68]	; 0x44
 8001822:	4b4f      	ldr	r3, [pc, #316]	; (8001960 <HAL_ADC_MspInit+0x170>)
 8001824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001826:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800182a:	61bb      	str	r3, [r7, #24]
 800182c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	617b      	str	r3, [r7, #20]
 8001832:	4b4b      	ldr	r3, [pc, #300]	; (8001960 <HAL_ADC_MspInit+0x170>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001836:	4a4a      	ldr	r2, [pc, #296]	; (8001960 <HAL_ADC_MspInit+0x170>)
 8001838:	f043 0301 	orr.w	r3, r3, #1
 800183c:	6313      	str	r3, [r2, #48]	; 0x30
 800183e:	4b48      	ldr	r3, [pc, #288]	; (8001960 <HAL_ADC_MspInit+0x170>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	617b      	str	r3, [r7, #20]
 8001848:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = BATTERY_LEVEL_Pin;
 800184a:	2310      	movs	r3, #16
 800184c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800184e:	2303      	movs	r3, #3
 8001850:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BATTERY_LEVEL_GPIO_Port, &GPIO_InitStruct);
 8001856:	f107 031c 	add.w	r3, r7, #28
 800185a:	4619      	mov	r1, r3
 800185c:	4841      	ldr	r0, [pc, #260]	; (8001964 <HAL_ADC_MspInit+0x174>)
 800185e:	f003 fbe1 	bl	8005024 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001862:	e077      	b.n	8001954 <HAL_ADC_MspInit+0x164>
  else if(adcHandle->Instance==ADC2)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a3f      	ldr	r2, [pc, #252]	; (8001968 <HAL_ADC_MspInit+0x178>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d172      	bne.n	8001954 <HAL_ADC_MspInit+0x164>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	613b      	str	r3, [r7, #16]
 8001872:	4b3b      	ldr	r3, [pc, #236]	; (8001960 <HAL_ADC_MspInit+0x170>)
 8001874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001876:	4a3a      	ldr	r2, [pc, #232]	; (8001960 <HAL_ADC_MspInit+0x170>)
 8001878:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800187c:	6453      	str	r3, [r2, #68]	; 0x44
 800187e:	4b38      	ldr	r3, [pc, #224]	; (8001960 <HAL_ADC_MspInit+0x170>)
 8001880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001882:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001886:	613b      	str	r3, [r7, #16]
 8001888:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	4b34      	ldr	r3, [pc, #208]	; (8001960 <HAL_ADC_MspInit+0x170>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	4a33      	ldr	r2, [pc, #204]	; (8001960 <HAL_ADC_MspInit+0x170>)
 8001894:	f043 0304 	orr.w	r3, r3, #4
 8001898:	6313      	str	r3, [r2, #48]	; 0x30
 800189a:	4b31      	ldr	r3, [pc, #196]	; (8001960 <HAL_ADC_MspInit+0x170>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	f003 0304 	and.w	r3, r3, #4
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	60bb      	str	r3, [r7, #8]
 80018aa:	4b2d      	ldr	r3, [pc, #180]	; (8001960 <HAL_ADC_MspInit+0x170>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	4a2c      	ldr	r2, [pc, #176]	; (8001960 <HAL_ADC_MspInit+0x170>)
 80018b0:	f043 0301 	orr.w	r3, r3, #1
 80018b4:	6313      	str	r3, [r2, #48]	; 0x30
 80018b6:	4b2a      	ldr	r3, [pc, #168]	; (8001960 <HAL_ADC_MspInit+0x170>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BRAKE_SENSOR_RIGHT_Pin|BRAKE_SENSOR_LEFT_Pin|TRAVEL_SENSOR_FRONT_Pin|TRAVEL_SENSOR_REAR_Pin;
 80018c2:	230f      	movs	r3, #15
 80018c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018c6:	2303      	movs	r3, #3
 80018c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ce:	f107 031c 	add.w	r3, r7, #28
 80018d2:	4619      	mov	r1, r3
 80018d4:	4825      	ldr	r0, [pc, #148]	; (800196c <HAL_ADC_MspInit+0x17c>)
 80018d6:	f003 fba5 	bl	8005024 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PRESSURE_SENSOR_FRONT_Pin|PRESSURE_SENSOR_REAR_Pin;
 80018da:	2306      	movs	r3, #6
 80018dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018de:	2303      	movs	r3, #3
 80018e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e6:	f107 031c 	add.w	r3, r7, #28
 80018ea:	4619      	mov	r1, r3
 80018ec:	481d      	ldr	r0, [pc, #116]	; (8001964 <HAL_ADC_MspInit+0x174>)
 80018ee:	f003 fb99 	bl	8005024 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80018f2:	4b1f      	ldr	r3, [pc, #124]	; (8001970 <HAL_ADC_MspInit+0x180>)
 80018f4:	4a1f      	ldr	r2, [pc, #124]	; (8001974 <HAL_ADC_MspInit+0x184>)
 80018f6:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80018f8:	4b1d      	ldr	r3, [pc, #116]	; (8001970 <HAL_ADC_MspInit+0x180>)
 80018fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018fe:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001900:	4b1b      	ldr	r3, [pc, #108]	; (8001970 <HAL_ADC_MspInit+0x180>)
 8001902:	2200      	movs	r2, #0
 8001904:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001906:	4b1a      	ldr	r3, [pc, #104]	; (8001970 <HAL_ADC_MspInit+0x180>)
 8001908:	2200      	movs	r2, #0
 800190a:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800190c:	4b18      	ldr	r3, [pc, #96]	; (8001970 <HAL_ADC_MspInit+0x180>)
 800190e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001912:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001914:	4b16      	ldr	r3, [pc, #88]	; (8001970 <HAL_ADC_MspInit+0x180>)
 8001916:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800191a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800191c:	4b14      	ldr	r3, [pc, #80]	; (8001970 <HAL_ADC_MspInit+0x180>)
 800191e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001922:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001924:	4b12      	ldr	r3, [pc, #72]	; (8001970 <HAL_ADC_MspInit+0x180>)
 8001926:	f44f 7280 	mov.w	r2, #256	; 0x100
 800192a:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800192c:	4b10      	ldr	r3, [pc, #64]	; (8001970 <HAL_ADC_MspInit+0x180>)
 800192e:	2200      	movs	r2, #0
 8001930:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001932:	4b0f      	ldr	r3, [pc, #60]	; (8001970 <HAL_ADC_MspInit+0x180>)
 8001934:	2200      	movs	r2, #0
 8001936:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001938:	480d      	ldr	r0, [pc, #52]	; (8001970 <HAL_ADC_MspInit+0x180>)
 800193a:	f002 ff65 	bl	8004808 <HAL_DMA_Init>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <HAL_ADC_MspInit+0x158>
      Error_Handler();
 8001944:	f000 fd66 	bl	8002414 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a09      	ldr	r2, [pc, #36]	; (8001970 <HAL_ADC_MspInit+0x180>)
 800194c:	639a      	str	r2, [r3, #56]	; 0x38
 800194e:	4a08      	ldr	r2, [pc, #32]	; (8001970 <HAL_ADC_MspInit+0x180>)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001954:	bf00      	nop
 8001956:	3730      	adds	r7, #48	; 0x30
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40012000 	.word	0x40012000
 8001960:	40023800 	.word	0x40023800
 8001964:	40020000 	.word	0x40020000
 8001968:	40012100 	.word	0x40012100
 800196c:	40020800 	.word	0x40020800
 8001970:	20000a6c 	.word	0x20000a6c
 8001974:	40026440 	.word	0x40026440

08001978 <readButton>:
/******************************************************************************
 * Function Definitions
 *******************************************************************************/

button_t readButton(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	460b      	mov	r3, r1
 8001982:	807b      	strh	r3, [r7, #2]
	button_t button = BUTTON_SNA;
 8001984:	2304      	movs	r3, #4
 8001986:	73fb      	strb	r3, [r7, #15]
	static uint8_t buttonPressedCounter = 0;
	while (GPIO_PIN_RESET == HAL_GPIO_ReadPin(GPIOx, GPIO_Pin)
 8001988:	e01b      	b.n	80019c2 <readButton+0x4a>
			&& (BUTTON_PRESSED_COUNT >= buttonPressedCounter))
	{
		if ( BUTTON_PRESSED_COUNT > buttonPressedCounter)
 800198a:	4b18      	ldr	r3, [pc, #96]	; (80019ec <readButton+0x74>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b13      	cmp	r3, #19
 8001990:	d80d      	bhi.n	80019ae <readButton+0x36>
		{

			++buttonPressedCounter;
 8001992:	4b16      	ldr	r3, [pc, #88]	; (80019ec <readButton+0x74>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	3301      	adds	r3, #1
 8001998:	b2da      	uxtb	r2, r3
 800199a:	4b14      	ldr	r3, [pc, #80]	; (80019ec <readButton+0x74>)
 800199c:	701a      	strb	r2, [r3, #0]
			button =
					(LEFT_BUTTON_Pin == GPIO_Pin) ?
							(BUTTON_LEFT) : (BUTTON_RIGHT);
 800199e:	887b      	ldrh	r3, [r7, #2]
 80019a0:	2b80      	cmp	r3, #128	; 0x80
 80019a2:	bf14      	ite	ne
 80019a4:	2301      	movne	r3, #1
 80019a6:	2300      	moveq	r3, #0
 80019a8:	b2db      	uxtb	r3, r3
			button =
 80019aa:	73fb      	strb	r3, [r7, #15]
 80019ac:	e006      	b.n	80019bc <readButton+0x44>
		}
		else
		{
			button =
					(LEFT_BUTTON_Pin == GPIO_Pin) ?
							(BUTTON_LEFT_PRESSED) : (BUTTON_RIGHT_PRESSED);
 80019ae:	887b      	ldrh	r3, [r7, #2]
 80019b0:	2b80      	cmp	r3, #128	; 0x80
 80019b2:	d101      	bne.n	80019b8 <readButton+0x40>
 80019b4:	2302      	movs	r3, #2
 80019b6:	e000      	b.n	80019ba <readButton+0x42>
 80019b8:	2303      	movs	r3, #3
			button =
 80019ba:	73fb      	strb	r3, [r7, #15]
		}
		osDelay(BUTTON_DELAY);
 80019bc:	201e      	movs	r0, #30
 80019be:	f012 fd1b 	bl	80143f8 <osDelay>
	while (GPIO_PIN_RESET == HAL_GPIO_ReadPin(GPIOx, GPIO_Pin)
 80019c2:	887b      	ldrh	r3, [r7, #2]
 80019c4:	4619      	mov	r1, r3
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f003 fcc0 	bl	800534c <HAL_GPIO_ReadPin>
 80019cc:	4603      	mov	r3, r0
			&& (BUTTON_PRESSED_COUNT >= buttonPressedCounter))
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d103      	bne.n	80019da <readButton+0x62>
 80019d2:	4b06      	ldr	r3, [pc, #24]	; (80019ec <readButton+0x74>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	2b14      	cmp	r3, #20
 80019d8:	d9d7      	bls.n	800198a <readButton+0x12>
	}
	buttonPressedCounter = 0;
 80019da:	4b04      	ldr	r3, [pc, #16]	; (80019ec <readButton+0x74>)
 80019dc:	2200      	movs	r2, #0
 80019de:	701a      	strb	r2, [r3, #0]
	return (button);
 80019e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000acc 	.word	0x20000acc

080019f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	607b      	str	r3, [r7, #4]
 80019fa:	4b14      	ldr	r3, [pc, #80]	; (8001a4c <MX_DMA_Init+0x5c>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	4a13      	ldr	r2, [pc, #76]	; (8001a4c <MX_DMA_Init+0x5c>)
 8001a00:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a04:	6313      	str	r3, [r2, #48]	; 0x30
 8001a06:	4b11      	ldr	r3, [pc, #68]	; (8001a4c <MX_DMA_Init+0x5c>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a0e:	607b      	str	r3, [r7, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001a12:	2200      	movs	r2, #0
 8001a14:	2105      	movs	r1, #5
 8001a16:	203a      	movs	r0, #58	; 0x3a
 8001a18:	f002 fecc 	bl	80047b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001a1c:	203a      	movs	r0, #58	; 0x3a
 8001a1e:	f002 fee5 	bl	80047ec <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8001a22:	2200      	movs	r2, #0
 8001a24:	2105      	movs	r1, #5
 8001a26:	203b      	movs	r0, #59	; 0x3b
 8001a28:	f002 fec4 	bl	80047b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001a2c:	203b      	movs	r0, #59	; 0x3b
 8001a2e:	f002 fedd 	bl	80047ec <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8001a32:	2200      	movs	r2, #0
 8001a34:	2105      	movs	r1, #5
 8001a36:	2045      	movs	r0, #69	; 0x45
 8001a38:	f002 febc 	bl	80047b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001a3c:	2045      	movs	r0, #69	; 0x45
 8001a3e:	f002 fed5 	bl	80047ec <HAL_NVIC_EnableIRQ>

}
 8001a42:	bf00      	nop
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40023800 	.word	0x40023800

08001a50 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	4a07      	ldr	r2, [pc, #28]	; (8001a7c <vApplicationGetIdleTaskMemory+0x2c>)
 8001a60:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	4a06      	ldr	r2, [pc, #24]	; (8001a80 <vApplicationGetIdleTaskMemory+0x30>)
 8001a66:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2280      	movs	r2, #128	; 0x80
 8001a6c:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 8001a6e:	bf00      	nop
 8001a70:	3714      	adds	r7, #20
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	20002c50 	.word	0x20002c50
 8001a80:	20002cf0 	.word	0x20002cf0

08001a84 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001a84:	b5b0      	push	{r4, r5, r7, lr}
 8001a86:	b0aa      	sub	sp, #168	; 0xa8
 8001a88:	af00      	add	r7, sp, #0
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of travelSensorSem */
  osSemaphoreStaticDef(travelSensorSem, &travelSensorSemControlBlock);
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001a90:	4b45      	ldr	r3, [pc, #276]	; (8001ba8 <MX_FREERTOS_Init+0x124>)
 8001a92:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  travelSensorSemHandle = osSemaphoreCreate(osSemaphore(travelSensorSem), 1);
 8001a96:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f012 fcbf 	bl	8014420 <osSemaphoreCreate>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	4a41      	ldr	r2, [pc, #260]	; (8001bac <MX_FREERTOS_Init+0x128>)
 8001aa6:	6013      	str	r3, [r2, #0]

  /* definition and creation of SendData */
  osSemaphoreStaticDef(SendData, &SendDataControlBlock);
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001aae:	4b40      	ldr	r3, [pc, #256]	; (8001bb0 <MX_FREERTOS_Init+0x12c>)
 8001ab0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  SendDataHandle = osSemaphoreCreate(osSemaphore(SendData), 1);
 8001ab4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001ab8:	2101      	movs	r1, #1
 8001aba:	4618      	mov	r0, r3
 8001abc:	f012 fcb0 	bl	8014420 <osSemaphoreCreate>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	4a3c      	ldr	r2, [pc, #240]	; (8001bb4 <MX_FREERTOS_Init+0x130>)
 8001ac4:	6013      	str	r3, [r2, #0]

  /* definition and creation of writeCalibrationSem */
  osSemaphoreStaticDef(writeCalibrationSem, &writeCalibrationSemControlBlock);
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001acc:	4b3a      	ldr	r3, [pc, #232]	; (8001bb8 <MX_FREERTOS_Init+0x134>)
 8001ace:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  writeCalibrationSemHandle = osSemaphoreCreate(osSemaphore(writeCalibrationSem), 1);
 8001ad2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f012 fca1 	bl	8014420 <osSemaphoreCreate>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	4a36      	ldr	r2, [pc, #216]	; (8001bbc <MX_FREERTOS_Init+0x138>)
 8001ae2:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of SdCard */
  osThreadDef(SdCard, SdCardInit, osPriorityNormal, 0, 1024);
 8001ae4:	4b36      	ldr	r3, [pc, #216]	; (8001bc0 <MX_FREERTOS_Init+0x13c>)
 8001ae6:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8001aea:	461d      	mov	r5, r3
 8001aec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001aee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001af0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001af4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SdCardHandle = osThreadCreate(osThread(SdCard), NULL);
 8001af8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001afc:	2100      	movs	r1, #0
 8001afe:	4618      	mov	r0, r3
 8001b00:	f012 fc2e 	bl	8014360 <osThreadCreate>
 8001b04:	4603      	mov	r3, r0
 8001b06:	4a2f      	ldr	r2, [pc, #188]	; (8001bc4 <MX_FREERTOS_Init+0x140>)
 8001b08:	6013      	str	r3, [r2, #0]

  /* definition and creation of sensorRead */
  osThreadStaticDef(sensorRead, sensorReadInit, osPriorityNormal, 0, 1024, sensorReadBuffer, &sensorReadControlBlock);
 8001b0a:	4b2f      	ldr	r3, [pc, #188]	; (8001bc8 <MX_FREERTOS_Init+0x144>)
 8001b0c:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001b10:	461d      	mov	r5, r3
 8001b12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b16:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  sensorReadHandle = osThreadCreate(osThread(sensorRead), NULL);
 8001b1e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001b22:	2100      	movs	r1, #0
 8001b24:	4618      	mov	r0, r3
 8001b26:	f012 fc1b 	bl	8014360 <osThreadCreate>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	4a27      	ldr	r2, [pc, #156]	; (8001bcc <MX_FREERTOS_Init+0x148>)
 8001b2e:	6013      	str	r3, [r2, #0]

  /* definition and creation of ButtonTask */
  osThreadStaticDef(ButtonTask, ButtonTaskInit, osPriorityHigh, 0, 128, SdCardBuffer, &SdCardControlBlock);
 8001b30:	4b27      	ldr	r3, [pc, #156]	; (8001bd0 <MX_FREERTOS_Init+0x14c>)
 8001b32:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001b36:	461d      	mov	r5, r3
 8001b38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b3c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b40:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ButtonTaskHandle = osThreadCreate(osThread(ButtonTask), NULL);
 8001b44:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001b48:	2100      	movs	r1, #0
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f012 fc08 	bl	8014360 <osThreadCreate>
 8001b50:	4603      	mov	r3, r0
 8001b52:	4a20      	ldr	r2, [pc, #128]	; (8001bd4 <MX_FREERTOS_Init+0x150>)
 8001b54:	6013      	str	r3, [r2, #0]

  /* definition and creation of menuProcessData */
  osThreadStaticDef(menuProcessData, menuProcessDataInit, osPriorityNormal, 0, 512, menuProcessDataBuffer, &menuProcessDataControlBlock);
 8001b56:	4b20      	ldr	r3, [pc, #128]	; (8001bd8 <MX_FREERTOS_Init+0x154>)
 8001b58:	f107 0420 	add.w	r4, r7, #32
 8001b5c:	461d      	mov	r5, r3
 8001b5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b62:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b66:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  menuProcessDataHandle = osThreadCreate(osThread(menuProcessData), NULL);
 8001b6a:	f107 0320 	add.w	r3, r7, #32
 8001b6e:	2100      	movs	r1, #0
 8001b70:	4618      	mov	r0, r3
 8001b72:	f012 fbf5 	bl	8014360 <osThreadCreate>
 8001b76:	4603      	mov	r3, r0
 8001b78:	4a18      	ldr	r2, [pc, #96]	; (8001bdc <MX_FREERTOS_Init+0x158>)
 8001b7a:	6013      	str	r3, [r2, #0]

  /* definition and creation of adxlTask */
  osThreadStaticDef(adxlTask, adxlTaskInit, osPriorityNormal, 0, 256, adxlTaskBuffer, &adxlTaskControlBlock);
 8001b7c:	4b18      	ldr	r3, [pc, #96]	; (8001be0 <MX_FREERTOS_Init+0x15c>)
 8001b7e:	1d3c      	adds	r4, r7, #4
 8001b80:	461d      	mov	r5, r3
 8001b82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b86:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  adxlTaskHandle = osThreadCreate(osThread(adxlTask), NULL);
 8001b8e:	1d3b      	adds	r3, r7, #4
 8001b90:	2100      	movs	r1, #0
 8001b92:	4618      	mov	r0, r3
 8001b94:	f012 fbe4 	bl	8014360 <osThreadCreate>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	4a12      	ldr	r2, [pc, #72]	; (8001be4 <MX_FREERTOS_Init+0x160>)
 8001b9c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001b9e:	bf00      	nop
 8001ba0:	37a8      	adds	r7, #168	; 0xa8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bdb0      	pop	{r4, r5, r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20002b70 	.word	0x20002b70
 8001bac:	20002b6c 	.word	0x20002b6c
 8001bb0:	20002bbc 	.word	0x20002bbc
 8001bb4:	20002bb8 	.word	0x20002bb8
 8001bb8:	20002c08 	.word	0x20002c08
 8001bbc:	20002c04 	.word	0x20002c04
 8001bc0:	0801cfb4 	.word	0x0801cfb4
 8001bc4:	20000ad8 	.word	0x20000ad8
 8001bc8:	0801cfdc 	.word	0x0801cfdc
 8001bcc:	20000adc 	.word	0x20000adc
 8001bd0:	0801d004 	.word	0x0801d004
 8001bd4:	20001b80 	.word	0x20001b80
 8001bd8:	0801d030 	.word	0x0801d030
 8001bdc:	20001e24 	.word	0x20001e24
 8001be0:	0801d058 	.word	0x0801d058
 8001be4:	200026c8 	.word	0x200026c8

08001be8 <SdCardInit>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_SdCardInit */
void SdCardInit(void const * argument)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8001bf0:	f015 fa2c 	bl	801704c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN SdCardInit */
	Mount_SD("/");
 8001bf4:	4805      	ldr	r0, [pc, #20]	; (8001c0c <SdCardInit+0x24>)
 8001bf6:	f7ff fa73 	bl	80010e0 <Mount_SD>
	Unmount_SD("/");
 8001bfa:	4804      	ldr	r0, [pc, #16]	; (8001c0c <SdCardInit+0x24>)
 8001bfc:	f7ff fa86 	bl	800110c <Unmount_SD>

	/* Infinite loop */
	for (;;)
	{

		osDelay(1000);
 8001c00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c04:	f012 fbf8 	bl	80143f8 <osDelay>
 8001c08:	e7fa      	b.n	8001c00 <SdCardInit+0x18>
 8001c0a:	bf00      	nop
 8001c0c:	0801d074 	.word	0x0801d074

08001c10 <sensorReadInit>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_sensorReadInit */
void sensorReadInit(void const * argument)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN sensorReadInit */

	/* Infinite loop */
	for (;;)
	{
		if (osOK == osSemaphoreWait(travelSensorSemHandle, osWaitForever))
 8001c18:	4b1c      	ldr	r3, [pc, #112]	; (8001c8c <sensorReadInit+0x7c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c20:	4618      	mov	r0, r3
 8001c22:	f012 fc2f 	bl	8014484 <osSemaphoreWait>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d12a      	bne.n	8001c82 <sensorReadInit+0x72>
		{
			if (MENU_MEASURMENT_START == getMenuSelector())
 8001c2c:	f000 fbf8 	bl	8002420 <getMenuSelector>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b05      	cmp	r3, #5
 8001c34:	d106      	bne.n	8001c44 <sensorReadInit+0x34>
			{
				char *sensorDataPtr = getSensorDataFileName();
 8001c36:	f000 fc0f 	bl	8002458 <getSensorDataFileName>
 8001c3a:	60f8      	str	r0, [r7, #12]
				processData(sensorDataPtr);
 8001c3c:	68f8      	ldr	r0, [r7, #12]
 8001c3e:	f001 fd8b 	bl	8003758 <processData>
 8001c42:	e01e      	b.n	8001c82 <sensorReadInit+0x72>
			}
			else if (MENU_SAG_START == getMenuSelector())
 8001c44:	f000 fbec 	bl	8002420 <getMenuSelector>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b03      	cmp	r3, #3
 8001c4c:	d108      	bne.n	8001c60 <sensorReadInit+0x50>
			{
				processDataSag(result, resultPressure);
 8001c4e:	4910      	ldr	r1, [pc, #64]	; (8001c90 <sensorReadInit+0x80>)
 8001c50:	4810      	ldr	r0, [pc, #64]	; (8001c94 <sensorReadInit+0x84>)
 8001c52:	f001 fd99 	bl	8003788 <processDataSag>
				lcdMenuSagStart(result, resultPressure);
 8001c56:	490e      	ldr	r1, [pc, #56]	; (8001c90 <sensorReadInit+0x80>)
 8001c58:	480e      	ldr	r0, [pc, #56]	; (8001c94 <sensorReadInit+0x84>)
 8001c5a:	f000 f961 	bl	8001f20 <lcdMenuSagStart>
 8001c5e:	e010      	b.n	8001c82 <sensorReadInit+0x72>
			}
			else if (MENU_CALIBRATION == getMenuSelector()){
 8001c60:	f000 fbde 	bl	8002420 <getMenuSelector>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d10b      	bne.n	8001c82 <sensorReadInit+0x72>
				stopAdcDma();
 8001c6a:	f001 fca7 	bl	80035bc <stopAdcDma>
				travelPressureSensorCalibration();
 8001c6e:	f001 fcb9 	bl	80035e4 <travelPressureSensorCalibration>
				lcdMenuFinishedNotification("Cal Finished");
 8001c72:	4809      	ldr	r0, [pc, #36]	; (8001c98 <sensorReadInit+0x88>)
 8001c74:	f000 f9dc 	bl	8002030 <lcdMenuFinishedNotification>
				lcdMenuStart();
 8001c78:	f000 f9f6 	bl	8002068 <lcdMenuStart>
				setMenuSelector(MENU_START);
 8001c7c:	2000      	movs	r0, #0
 8001c7e:	f000 fbdb 	bl	8002438 <setMenuSelector>

		else
		{

		}
		osDelay(50);
 8001c82:	2032      	movs	r0, #50	; 0x32
 8001c84:	f012 fbb8 	bl	80143f8 <osDelay>
		if (osOK == osSemaphoreWait(travelSensorSemHandle, osWaitForever))
 8001c88:	e7c6      	b.n	8001c18 <sensorReadInit+0x8>
 8001c8a:	bf00      	nop
 8001c8c:	20002b6c 	.word	0x20002b6c
 8001c90:	20000ad4 	.word	0x20000ad4
 8001c94:	20000ad0 	.word	0x20000ad0
 8001c98:	0801d078 	.word	0x0801d078

08001c9c <ButtonTaskInit>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ButtonTaskInit */
void ButtonTaskInit(void const * argument)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]

	/* Infinite loop */
	for (;;)
	{

		osDelay(100);
 8001ca4:	2064      	movs	r0, #100	; 0x64
 8001ca6:	f012 fba7 	bl	80143f8 <osDelay>
 8001caa:	e7fb      	b.n	8001ca4 <ButtonTaskInit+0x8>

08001cac <menuProcessDataInit>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_menuProcessDataInit */
void menuProcessDataInit(void const * argument)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN menuProcessDataInit */
	button_t buttonLeft;
	button_t buttonRight;
	HAL_I2C_Init(&hi2c1);
 8001cb4:	4811      	ldr	r0, [pc, #68]	; (8001cfc <menuProcessDataInit+0x50>)
 8001cb6:	f003 fb61 	bl	800537c <HAL_I2C_Init>
	SSD1306_Init();
 8001cba:	f000 fdff 	bl	80028bc <SSD1306_Init>
	lcdMenuStart();
 8001cbe:	f000 f9d3 	bl	8002068 <lcdMenuStart>
	/* Infinite loop */
	for (;;)
	{
		buttonLeft = readButton(LEFT_BUTTON_GPIO_Port, LEFT_BUTTON_Pin);
 8001cc2:	2180      	movs	r1, #128	; 0x80
 8001cc4:	480e      	ldr	r0, [pc, #56]	; (8001d00 <menuProcessDataInit+0x54>)
 8001cc6:	f7ff fe57 	bl	8001978 <readButton>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	73fb      	strb	r3, [r7, #15]
		buttonRight = readButton(RIGHT_BUTTON_GPIO_Port, RIGHT_BUTTON_Pin);
 8001cce:	2140      	movs	r1, #64	; 0x40
 8001cd0:	480b      	ldr	r0, [pc, #44]	; (8001d00 <menuProcessDataInit+0x54>)
 8001cd2:	f7ff fe51 	bl	8001978 <readButton>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	73bb      	strb	r3, [r7, #14]
		if ((BUTTON_SNA != buttonLeft) || (BUTTON_SNA != buttonRight))
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
 8001cdc:	2b04      	cmp	r3, #4
 8001cde:	d102      	bne.n	8001ce6 <menuProcessDataInit+0x3a>
 8001ce0:	7bbb      	ldrb	r3, [r7, #14]
 8001ce2:	2b04      	cmp	r3, #4
 8001ce4:	d005      	beq.n	8001cf2 <menuProcessDataInit+0x46>
		{
			menuSelector(buttonLeft, buttonRight);
 8001ce6:	7bba      	ldrb	r2, [r7, #14]
 8001ce8:	7bfb      	ldrb	r3, [r7, #15]
 8001cea:	4611      	mov	r1, r2
 8001cec:	4618      	mov	r0, r3
 8001cee:	f000 fbbd 	bl	800246c <menuSelector>
		}

		osDelay(10);
 8001cf2:	200a      	movs	r0, #10
 8001cf4:	f012 fb80 	bl	80143f8 <osDelay>
		buttonLeft = readButton(LEFT_BUTTON_GPIO_Port, LEFT_BUTTON_Pin);
 8001cf8:	e7e3      	b.n	8001cc2 <menuProcessDataInit+0x16>
 8001cfa:	bf00      	nop
 8001cfc:	20002ef0 	.word	0x20002ef0
 8001d00:	40020400 	.word	0x40020400

08001d04 <adxlTaskInit>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_adxlTaskInit */
void adxlTaskInit(void const * argument)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]

		 xg = x * 0.0078;
		 yg = y * 0.0078;
		 zg = z * 0.0078;
		 printf("X: %f\nY: %f\nZ: %f\n", xg, yg, zg);*/
		osDelay(10);
 8001d0c:	200a      	movs	r0, #10
 8001d0e:	f012 fb73 	bl	80143f8 <osDelay>
 8001d12:	e7fb      	b.n	8001d0c <adxlTaskInit+0x8>

08001d14 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08a      	sub	sp, #40	; 0x28
 8001d18:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1a:	f107 0314 	add.w	r3, r7, #20
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	609a      	str	r2, [r3, #8]
 8001d26:	60da      	str	r2, [r3, #12]
 8001d28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	613b      	str	r3, [r7, #16]
 8001d2e:	4b3d      	ldr	r3, [pc, #244]	; (8001e24 <MX_GPIO_Init+0x110>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d32:	4a3c      	ldr	r2, [pc, #240]	; (8001e24 <MX_GPIO_Init+0x110>)
 8001d34:	f043 0304 	orr.w	r3, r3, #4
 8001d38:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3a:	4b3a      	ldr	r3, [pc, #232]	; (8001e24 <MX_GPIO_Init+0x110>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3e:	f003 0304 	and.w	r3, r3, #4
 8001d42:	613b      	str	r3, [r7, #16]
 8001d44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	4b36      	ldr	r3, [pc, #216]	; (8001e24 <MX_GPIO_Init+0x110>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	4a35      	ldr	r2, [pc, #212]	; (8001e24 <MX_GPIO_Init+0x110>)
 8001d50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d54:	6313      	str	r3, [r2, #48]	; 0x30
 8001d56:	4b33      	ldr	r3, [pc, #204]	; (8001e24 <MX_GPIO_Init+0x110>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	60bb      	str	r3, [r7, #8]
 8001d66:	4b2f      	ldr	r3, [pc, #188]	; (8001e24 <MX_GPIO_Init+0x110>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	4a2e      	ldr	r2, [pc, #184]	; (8001e24 <MX_GPIO_Init+0x110>)
 8001d6c:	f043 0301 	orr.w	r3, r3, #1
 8001d70:	6313      	str	r3, [r2, #48]	; 0x30
 8001d72:	4b2c      	ldr	r3, [pc, #176]	; (8001e24 <MX_GPIO_Init+0x110>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	60bb      	str	r3, [r7, #8]
 8001d7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	607b      	str	r3, [r7, #4]
 8001d82:	4b28      	ldr	r3, [pc, #160]	; (8001e24 <MX_GPIO_Init+0x110>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d86:	4a27      	ldr	r2, [pc, #156]	; (8001e24 <MX_GPIO_Init+0x110>)
 8001d88:	f043 0302 	orr.w	r3, r3, #2
 8001d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d8e:	4b25      	ldr	r3, [pc, #148]	; (8001e24 <MX_GPIO_Init+0x110>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	607b      	str	r3, [r7, #4]
 8001d98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	603b      	str	r3, [r7, #0]
 8001d9e:	4b21      	ldr	r3, [pc, #132]	; (8001e24 <MX_GPIO_Init+0x110>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	4a20      	ldr	r2, [pc, #128]	; (8001e24 <MX_GPIO_Init+0x110>)
 8001da4:	f043 0308 	orr.w	r3, r3, #8
 8001da8:	6313      	str	r3, [r2, #48]	; 0x30
 8001daa:	4b1e      	ldr	r3, [pc, #120]	; (8001e24 <MX_GPIO_Init+0x110>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	f003 0308 	and.w	r3, r3, #8
 8001db2:	603b      	str	r3, [r7, #0]
 8001db4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACCELEROMETER_INT0_Pin;
 8001db6:	2380      	movs	r3, #128	; 0x80
 8001db8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001dba:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001dbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACCELEROMETER_INT0_GPIO_Port, &GPIO_InitStruct);
 8001dc4:	f107 0314 	add.w	r3, r7, #20
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4817      	ldr	r0, [pc, #92]	; (8001e28 <MX_GPIO_Init+0x114>)
 8001dcc:	f003 f92a 	bl	8005024 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_detection_Pin;
 8001dd0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_detection_GPIO_Port, &GPIO_InitStruct);
 8001dde:	f107 0314 	add.w	r3, r7, #20
 8001de2:	4619      	mov	r1, r3
 8001de4:	4811      	ldr	r0, [pc, #68]	; (8001e2c <MX_GPIO_Init+0x118>)
 8001de6:	f003 f91d 	bl	8005024 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CHARGE_DETECTION_Pin;
 8001dea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001dee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001df0:	2300      	movs	r3, #0
 8001df2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df4:	2300      	movs	r3, #0
 8001df6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CHARGE_DETECTION_GPIO_Port, &GPIO_InitStruct);
 8001df8:	f107 0314 	add.w	r3, r7, #20
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	480b      	ldr	r0, [pc, #44]	; (8001e2c <MX_GPIO_Init+0x118>)
 8001e00:	f003 f910 	bl	8005024 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = RIGHT_BUTTON_Pin|LEFT_BUTTON_Pin;
 8001e04:	23c0      	movs	r3, #192	; 0xc0
 8001e06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e10:	f107 0314 	add.w	r3, r7, #20
 8001e14:	4619      	mov	r1, r3
 8001e16:	4806      	ldr	r0, [pc, #24]	; (8001e30 <MX_GPIO_Init+0x11c>)
 8001e18:	f003 f904 	bl	8005024 <HAL_GPIO_Init>

}
 8001e1c:	bf00      	nop
 8001e1e:	3728      	adds	r7, #40	; 0x28
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40023800 	.word	0x40023800
 8001e28:	40020800 	.word	0x40020800
 8001e2c:	40020000 	.word	0x40020000
 8001e30:	40020400 	.word	0x40020400

08001e34 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e38:	4b12      	ldr	r3, [pc, #72]	; (8001e84 <MX_I2C1_Init+0x50>)
 8001e3a:	4a13      	ldr	r2, [pc, #76]	; (8001e88 <MX_I2C1_Init+0x54>)
 8001e3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001e3e:	4b11      	ldr	r3, [pc, #68]	; (8001e84 <MX_I2C1_Init+0x50>)
 8001e40:	4a12      	ldr	r2, [pc, #72]	; (8001e8c <MX_I2C1_Init+0x58>)
 8001e42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e44:	4b0f      	ldr	r3, [pc, #60]	; (8001e84 <MX_I2C1_Init+0x50>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001e4a:	4b0e      	ldr	r3, [pc, #56]	; (8001e84 <MX_I2C1_Init+0x50>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e50:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <MX_I2C1_Init+0x50>)
 8001e52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e56:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e58:	4b0a      	ldr	r3, [pc, #40]	; (8001e84 <MX_I2C1_Init+0x50>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001e5e:	4b09      	ldr	r3, [pc, #36]	; (8001e84 <MX_I2C1_Init+0x50>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e64:	4b07      	ldr	r3, [pc, #28]	; (8001e84 <MX_I2C1_Init+0x50>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e6a:	4b06      	ldr	r3, [pc, #24]	; (8001e84 <MX_I2C1_Init+0x50>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e70:	4804      	ldr	r0, [pc, #16]	; (8001e84 <MX_I2C1_Init+0x50>)
 8001e72:	f003 fa83 	bl	800537c <HAL_I2C_Init>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e7c:	f000 faca 	bl	8002414 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e80:	bf00      	nop
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	20002ef0 	.word	0x20002ef0
 8001e88:	40005400 	.word	0x40005400
 8001e8c:	00061a80 	.word	0x00061a80

08001e90 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08a      	sub	sp, #40	; 0x28
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e98:	f107 0314 	add.w	r3, r7, #20
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	605a      	str	r2, [r3, #4]
 8001ea2:	609a      	str	r2, [r3, #8]
 8001ea4:	60da      	str	r2, [r3, #12]
 8001ea6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a19      	ldr	r2, [pc, #100]	; (8001f14 <HAL_I2C_MspInit+0x84>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d12c      	bne.n	8001f0c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	613b      	str	r3, [r7, #16]
 8001eb6:	4b18      	ldr	r3, [pc, #96]	; (8001f18 <HAL_I2C_MspInit+0x88>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	4a17      	ldr	r2, [pc, #92]	; (8001f18 <HAL_I2C_MspInit+0x88>)
 8001ebc:	f043 0302 	orr.w	r3, r3, #2
 8001ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec2:	4b15      	ldr	r3, [pc, #84]	; (8001f18 <HAL_I2C_MspInit+0x88>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	613b      	str	r3, [r7, #16]
 8001ecc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ece:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ed2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ed4:	2312      	movs	r3, #18
 8001ed6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001edc:	2303      	movs	r3, #3
 8001ede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ee0:	2304      	movs	r3, #4
 8001ee2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee4:	f107 0314 	add.w	r3, r7, #20
 8001ee8:	4619      	mov	r1, r3
 8001eea:	480c      	ldr	r0, [pc, #48]	; (8001f1c <HAL_I2C_MspInit+0x8c>)
 8001eec:	f003 f89a 	bl	8005024 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	4b08      	ldr	r3, [pc, #32]	; (8001f18 <HAL_I2C_MspInit+0x88>)
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef8:	4a07      	ldr	r2, [pc, #28]	; (8001f18 <HAL_I2C_MspInit+0x88>)
 8001efa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001efe:	6413      	str	r3, [r2, #64]	; 0x40
 8001f00:	4b05      	ldr	r3, [pc, #20]	; (8001f18 <HAL_I2C_MspInit+0x88>)
 8001f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001f0c:	bf00      	nop
 8001f0e:	3728      	adds	r7, #40	; 0x28
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	40005400 	.word	0x40005400
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	40020400 	.word	0x40020400

08001f20 <lcdMenuSagStart>:

/******************************************************************************
 * Function Definitions
 *******************************************************************************/
void lcdMenuSagStart(int16_t *result, int16_t *resultPressure)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b08a      	sub	sp, #40	; 0x28
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
	char lcdFirstLineTravel[8] =
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	623b      	str	r3, [r7, #32]
 8001f2e:	2300      	movs	r3, #0
 8001f30:	627b      	str	r3, [r7, #36]	; 0x24
	{ 0 };
	char lcSecondLineTravel[8] =
 8001f32:	2300      	movs	r3, #0
 8001f34:	61bb      	str	r3, [r7, #24]
 8001f36:	2300      	movs	r3, #0
 8001f38:	61fb      	str	r3, [r7, #28]
	{ 0 };
	char lcdFirstLinePressure[8] =
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	613b      	str	r3, [r7, #16]
 8001f3e:	2300      	movs	r3, #0
 8001f40:	617b      	str	r3, [r7, #20]
	{ 0 };
	char lcSecondLinePressure[8] =
 8001f42:	2300      	movs	r3, #0
 8001f44:	60bb      	str	r3, [r7, #8]
 8001f46:	2300      	movs	r3, #0
 8001f48:	60fb      	str	r3, [r7, #12]
	{ 0 };
	sprintf(lcdFirstLineTravel, "FT: %d", result[0]);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f50:	461a      	mov	r2, r3
 8001f52:	f107 0320 	add.w	r3, r7, #32
 8001f56:	4930      	ldr	r1, [pc, #192]	; (8002018 <lcdMenuSagStart+0xf8>)
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f016 fe6b 	bl	8018c34 <siprintf>
	sprintf(lcSecondLineTravel, "RT: %d", result[1]);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	3302      	adds	r3, #2
 8001f62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f66:	461a      	mov	r2, r3
 8001f68:	f107 0318 	add.w	r3, r7, #24
 8001f6c:	492b      	ldr	r1, [pc, #172]	; (800201c <lcdMenuSagStart+0xfc>)
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f016 fe60 	bl	8018c34 <siprintf>
	sprintf(lcdFirstLinePressure, "FP: %d", resultPressure[0]);
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	f107 0310 	add.w	r3, r7, #16
 8001f80:	4927      	ldr	r1, [pc, #156]	; (8002020 <lcdMenuSagStart+0x100>)
 8001f82:	4618      	mov	r0, r3
 8001f84:	f016 fe56 	bl	8018c34 <siprintf>
	sprintf(lcSecondLinePressure, "RP: %d", resultPressure[1]);
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	3302      	adds	r3, #2
 8001f8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f90:	461a      	mov	r2, r3
 8001f92:	f107 0308 	add.w	r3, r7, #8
 8001f96:	4923      	ldr	r1, [pc, #140]	; (8002024 <lcdMenuSagStart+0x104>)
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f016 fe4b 	bl	8018c34 <siprintf>
	SSD1306_Clear();
 8001f9e:	f000 feb2 	bl	8002d06 <SSD1306_Clear>
	SSD1306_GotoXY(10, 10);
 8001fa2:	210a      	movs	r1, #10
 8001fa4:	200a      	movs	r0, #10
 8001fa6:	f000 fdf3 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts(lcdFirstLineTravel, &Font_7x10, SSD1306_COLOR_WHITE);
 8001faa:	f107 0320 	add.w	r3, r7, #32
 8001fae:	2201      	movs	r2, #1
 8001fb0:	491d      	ldr	r1, [pc, #116]	; (8002028 <lcdMenuSagStart+0x108>)
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f000 fe82 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(10, 30);
 8001fb8:	211e      	movs	r1, #30
 8001fba:	200a      	movs	r0, #10
 8001fbc:	f000 fde8 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts(lcSecondLineTravel, &Font_7x10, SSD1306_COLOR_WHITE);
 8001fc0:	f107 0318 	add.w	r3, r7, #24
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	4918      	ldr	r1, [pc, #96]	; (8002028 <lcdMenuSagStart+0x108>)
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f000 fe77 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(78, 10);
 8001fce:	210a      	movs	r1, #10
 8001fd0:	204e      	movs	r0, #78	; 0x4e
 8001fd2:	f000 fddd 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts(lcdFirstLinePressure, &Font_7x10, SSD1306_COLOR_WHITE);
 8001fd6:	f107 0310 	add.w	r3, r7, #16
 8001fda:	2201      	movs	r2, #1
 8001fdc:	4912      	ldr	r1, [pc, #72]	; (8002028 <lcdMenuSagStart+0x108>)
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 fe6c 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(78, 30);
 8001fe4:	211e      	movs	r1, #30
 8001fe6:	204e      	movs	r0, #78	; 0x4e
 8001fe8:	f000 fdd2 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts(lcSecondLinePressure, &Font_7x10, SSD1306_COLOR_WHITE);
 8001fec:	f107 0308 	add.w	r3, r7, #8
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	490d      	ldr	r1, [pc, #52]	; (8002028 <lcdMenuSagStart+0x108>)
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f000 fe61 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(10, 50);
 8001ffa:	2132      	movs	r1, #50	; 0x32
 8001ffc:	200a      	movs	r0, #10
 8001ffe:	f000 fdc7 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("FINISH hold LEFT", &Font_7x10, SSD1306_COLOR_WHITE);
 8002002:	2201      	movs	r2, #1
 8002004:	4908      	ldr	r1, [pc, #32]	; (8002028 <lcdMenuSagStart+0x108>)
 8002006:	4809      	ldr	r0, [pc, #36]	; (800202c <lcdMenuSagStart+0x10c>)
 8002008:	f000 fe58 	bl	8002cbc <SSD1306_Puts>
	SSD1306_UpdateScreen();
 800200c:	f000 fd1a 	bl	8002a44 <SSD1306_UpdateScreen>
}
 8002010:	bf00      	nop
 8002012:	3728      	adds	r7, #40	; 0x28
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	0801d088 	.word	0x0801d088
 800201c:	0801d090 	.word	0x0801d090
 8002020:	0801d098 	.word	0x0801d098
 8002024:	0801d0a0 	.word	0x0801d0a0
 8002028:	20000000 	.word	0x20000000
 800202c:	0801d0a8 	.word	0x0801d0a8

08002030 <lcdMenuFinishedNotification>:
void lcdMenuFinishedNotification(char *notification)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
	SSD1306_Clear();
 8002038:	f000 fe65 	bl	8002d06 <SSD1306_Clear>
	SSD1306_GotoXY(30, 30);
 800203c:	211e      	movs	r1, #30
 800203e:	201e      	movs	r0, #30
 8002040:	f000 fda6 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts(notification, &Font_7x10, SSD1306_COLOR_WHITE);
 8002044:	2201      	movs	r2, #1
 8002046:	4907      	ldr	r1, [pc, #28]	; (8002064 <lcdMenuFinishedNotification+0x34>)
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f000 fe37 	bl	8002cbc <SSD1306_Puts>
	SSD1306_UpdateScreen();
 800204e:	f000 fcf9 	bl	8002a44 <SSD1306_UpdateScreen>
	osDelay(2000);
 8002052:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002056:	f012 f9cf 	bl	80143f8 <osDelay>
}
 800205a:	bf00      	nop
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	20000000 	.word	0x20000000

08002068 <lcdMenuStart>:

void lcdMenuStart()
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 800206c:	f000 fe4b 	bl	8002d06 <SSD1306_Clear>
	SSD1306_GotoXY(10, 10);
 8002070:	210a      	movs	r1, #10
 8002072:	200a      	movs	r0, #10
 8002074:	f000 fd8c 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("SAG", &Font_7x10, SSD1306_COLOR_WHITE);
 8002078:	2201      	movs	r2, #1
 800207a:	4911      	ldr	r1, [pc, #68]	; (80020c0 <lcdMenuStart+0x58>)
 800207c:	4811      	ldr	r0, [pc, #68]	; (80020c4 <lcdMenuStart+0x5c>)
 800207e:	f000 fe1d 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(10, 30);
 8002082:	211e      	movs	r1, #30
 8002084:	200a      	movs	r0, #10
 8002086:	f000 fd83 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("LEFT", &Font_7x10, SSD1306_COLOR_WHITE);
 800208a:	2201      	movs	r2, #1
 800208c:	490c      	ldr	r1, [pc, #48]	; (80020c0 <lcdMenuStart+0x58>)
 800208e:	480e      	ldr	r0, [pc, #56]	; (80020c8 <lcdMenuStart+0x60>)
 8002090:	f000 fe14 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(68, 10);
 8002094:	210a      	movs	r1, #10
 8002096:	2044      	movs	r0, #68	; 0x44
 8002098:	f000 fd7a 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("MESSURE", &Font_7x10, SSD1306_COLOR_WHITE);
 800209c:	2201      	movs	r2, #1
 800209e:	4908      	ldr	r1, [pc, #32]	; (80020c0 <lcdMenuStart+0x58>)
 80020a0:	480a      	ldr	r0, [pc, #40]	; (80020cc <lcdMenuStart+0x64>)
 80020a2:	f000 fe0b 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(68, 30);
 80020a6:	211e      	movs	r1, #30
 80020a8:	2044      	movs	r0, #68	; 0x44
 80020aa:	f000 fd71 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("RIGHT", &Font_7x10, SSD1306_COLOR_WHITE);
 80020ae:	2201      	movs	r2, #1
 80020b0:	4903      	ldr	r1, [pc, #12]	; (80020c0 <lcdMenuStart+0x58>)
 80020b2:	4807      	ldr	r0, [pc, #28]	; (80020d0 <lcdMenuStart+0x68>)
 80020b4:	f000 fe02 	bl	8002cbc <SSD1306_Puts>
	SSD1306_UpdateScreen();
 80020b8:	f000 fcc4 	bl	8002a44 <SSD1306_UpdateScreen>
}
 80020bc:	bf00      	nop
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	20000000 	.word	0x20000000
 80020c4:	0801d0bc 	.word	0x0801d0bc
 80020c8:	0801d0c0 	.word	0x0801d0c0
 80020cc:	0801d0c8 	.word	0x0801d0c8
 80020d0:	0801d0d0 	.word	0x0801d0d0

080020d4 <lcdMenuSag>:

void lcdMenuSag()
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 80020d8:	f000 fe15 	bl	8002d06 <SSD1306_Clear>
	SSD1306_GotoXY(10, 10);
 80020dc:	210a      	movs	r1, #10
 80020de:	200a      	movs	r0, #10
 80020e0:	f000 fd56 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("CALIB", &Font_7x10, SSD1306_COLOR_WHITE);
 80020e4:	2201      	movs	r2, #1
 80020e6:	4916      	ldr	r1, [pc, #88]	; (8002140 <lcdMenuSag+0x6c>)
 80020e8:	4816      	ldr	r0, [pc, #88]	; (8002144 <lcdMenuSag+0x70>)
 80020ea:	f000 fde7 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(10, 30);
 80020ee:	211e      	movs	r1, #30
 80020f0:	200a      	movs	r0, #10
 80020f2:	f000 fd4d 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("LEFT", &Font_7x10, SSD1306_COLOR_WHITE);
 80020f6:	2201      	movs	r2, #1
 80020f8:	4911      	ldr	r1, [pc, #68]	; (8002140 <lcdMenuSag+0x6c>)
 80020fa:	4813      	ldr	r0, [pc, #76]	; (8002148 <lcdMenuSag+0x74>)
 80020fc:	f000 fdde 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(68, 10);
 8002100:	210a      	movs	r1, #10
 8002102:	2044      	movs	r0, #68	; 0x44
 8002104:	f000 fd44 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("MENU", &Font_7x10, SSD1306_COLOR_WHITE);
 8002108:	2201      	movs	r2, #1
 800210a:	490d      	ldr	r1, [pc, #52]	; (8002140 <lcdMenuSag+0x6c>)
 800210c:	480f      	ldr	r0, [pc, #60]	; (800214c <lcdMenuSag+0x78>)
 800210e:	f000 fdd5 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(68, 30);
 8002112:	211e      	movs	r1, #30
 8002114:	2044      	movs	r0, #68	; 0x44
 8002116:	f000 fd3b 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("RIGHT", &Font_7x10, SSD1306_COLOR_WHITE);
 800211a:	2201      	movs	r2, #1
 800211c:	4908      	ldr	r1, [pc, #32]	; (8002140 <lcdMenuSag+0x6c>)
 800211e:	480c      	ldr	r0, [pc, #48]	; (8002150 <lcdMenuSag+0x7c>)
 8002120:	f000 fdcc 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(10, 50);
 8002124:	2132      	movs	r1, #50	; 0x32
 8002126:	200a      	movs	r0, #10
 8002128:	f000 fd32 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("START hold LEFT", &Font_7x10, SSD1306_COLOR_WHITE);
 800212c:	2201      	movs	r2, #1
 800212e:	4904      	ldr	r1, [pc, #16]	; (8002140 <lcdMenuSag+0x6c>)
 8002130:	4808      	ldr	r0, [pc, #32]	; (8002154 <lcdMenuSag+0x80>)
 8002132:	f000 fdc3 	bl	8002cbc <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8002136:	f000 fc85 	bl	8002a44 <SSD1306_UpdateScreen>
}
 800213a:	bf00      	nop
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	20000000 	.word	0x20000000
 8002144:	0801d0d8 	.word	0x0801d0d8
 8002148:	0801d0c0 	.word	0x0801d0c0
 800214c:	0801d0e0 	.word	0x0801d0e0
 8002150:	0801d0d0 	.word	0x0801d0d0
 8002154:	0801d0e8 	.word	0x0801d0e8

08002158 <lcdStartMeasurement>:

void lcdStartMeasurement()
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 800215c:	f000 fdd3 	bl	8002d06 <SSD1306_Clear>
	SSD1306_GotoXY(10, 10);
 8002160:	210a      	movs	r1, #10
 8002162:	200a      	movs	r0, #10
 8002164:	f000 fd14 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("MENU", &Font_7x10, SSD1306_COLOR_WHITE);
 8002168:	2201      	movs	r2, #1
 800216a:	4911      	ldr	r1, [pc, #68]	; (80021b0 <lcdStartMeasurement+0x58>)
 800216c:	4811      	ldr	r0, [pc, #68]	; (80021b4 <lcdStartMeasurement+0x5c>)
 800216e:	f000 fda5 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(10, 30);
 8002172:	211e      	movs	r1, #30
 8002174:	200a      	movs	r0, #10
 8002176:	f000 fd0b 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("LEFT", &Font_7x10, SSD1306_COLOR_WHITE);
 800217a:	2201      	movs	r2, #1
 800217c:	490c      	ldr	r1, [pc, #48]	; (80021b0 <lcdStartMeasurement+0x58>)
 800217e:	480e      	ldr	r0, [pc, #56]	; (80021b8 <lcdStartMeasurement+0x60>)
 8002180:	f000 fd9c 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(68, 10);
 8002184:	210a      	movs	r1, #10
 8002186:	2044      	movs	r0, #68	; 0x44
 8002188:	f000 fd02 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("MESSURE", &Font_7x10, SSD1306_COLOR_WHITE);
 800218c:	2201      	movs	r2, #1
 800218e:	4908      	ldr	r1, [pc, #32]	; (80021b0 <lcdStartMeasurement+0x58>)
 8002190:	480a      	ldr	r0, [pc, #40]	; (80021bc <lcdStartMeasurement+0x64>)
 8002192:	f000 fd93 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(10, 50);
 8002196:	2132      	movs	r1, #50	; 0x32
 8002198:	200a      	movs	r0, #10
 800219a:	f000 fcf9 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("START hold RIGHT", &Font_7x10, SSD1306_COLOR_WHITE);
 800219e:	2201      	movs	r2, #1
 80021a0:	4903      	ldr	r1, [pc, #12]	; (80021b0 <lcdStartMeasurement+0x58>)
 80021a2:	4807      	ldr	r0, [pc, #28]	; (80021c0 <lcdStartMeasurement+0x68>)
 80021a4:	f000 fd8a 	bl	8002cbc <SSD1306_Puts>
	SSD1306_UpdateScreen();
 80021a8:	f000 fc4c 	bl	8002a44 <SSD1306_UpdateScreen>
}
 80021ac:	bf00      	nop
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	20000000 	.word	0x20000000
 80021b4:	0801d0e0 	.word	0x0801d0e0
 80021b8:	0801d0c0 	.word	0x0801d0c0
 80021bc:	0801d0c8 	.word	0x0801d0c8
 80021c0:	0801d0f8 	.word	0x0801d0f8

080021c4 <lcdCalibration>:

void lcdCalibration()
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 80021c8:	f000 fd9d 	bl	8002d06 <SSD1306_Clear>
	SSD1306_GotoXY(10, 10);
 80021cc:	210a      	movs	r1, #10
 80021ce:	200a      	movs	r0, #10
 80021d0:	f000 fcde 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("CALIB", &Font_7x10, SSD1306_COLOR_WHITE);
 80021d4:	2201      	movs	r2, #1
 80021d6:	4911      	ldr	r1, [pc, #68]	; (800221c <lcdCalibration+0x58>)
 80021d8:	4811      	ldr	r0, [pc, #68]	; (8002220 <lcdCalibration+0x5c>)
 80021da:	f000 fd6f 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(68, 10);
 80021de:	210a      	movs	r1, #10
 80021e0:	2044      	movs	r0, #68	; 0x44
 80021e2:	f000 fcd5 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("MENU", &Font_7x10, SSD1306_COLOR_WHITE);
 80021e6:	2201      	movs	r2, #1
 80021e8:	490c      	ldr	r1, [pc, #48]	; (800221c <lcdCalibration+0x58>)
 80021ea:	480e      	ldr	r0, [pc, #56]	; (8002224 <lcdCalibration+0x60>)
 80021ec:	f000 fd66 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(68, 30);
 80021f0:	211e      	movs	r1, #30
 80021f2:	2044      	movs	r0, #68	; 0x44
 80021f4:	f000 fccc 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("RIGHT", &Font_7x10, SSD1306_COLOR_WHITE);
 80021f8:	2201      	movs	r2, #1
 80021fa:	4908      	ldr	r1, [pc, #32]	; (800221c <lcdCalibration+0x58>)
 80021fc:	480a      	ldr	r0, [pc, #40]	; (8002228 <lcdCalibration+0x64>)
 80021fe:	f000 fd5d 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(10, 50);
 8002202:	2132      	movs	r1, #50	; 0x32
 8002204:	200a      	movs	r0, #10
 8002206:	f000 fcc3 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("START hold LEFT", &Font_7x10, SSD1306_COLOR_WHITE);
 800220a:	2201      	movs	r2, #1
 800220c:	4903      	ldr	r1, [pc, #12]	; (800221c <lcdCalibration+0x58>)
 800220e:	4807      	ldr	r0, [pc, #28]	; (800222c <lcdCalibration+0x68>)
 8002210:	f000 fd54 	bl	8002cbc <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8002214:	f000 fc16 	bl	8002a44 <SSD1306_UpdateScreen>
}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}
 800221c:	20000000 	.word	0x20000000
 8002220:	0801d0d8 	.word	0x0801d0d8
 8002224:	0801d0e0 	.word	0x0801d0e0
 8002228:	0801d0d0 	.word	0x0801d0d0
 800222c:	0801d0e8 	.word	0x0801d0e8

08002230 <lcdMeasurementStart>:

void lcdMeasurementStart()
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 8002234:	f000 fd67 	bl	8002d06 <SSD1306_Clear>
	SSD1306_GotoXY(30, 30);
 8002238:	211e      	movs	r1, #30
 800223a:	201e      	movs	r0, #30
 800223c:	f000 fca8 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("STARTING", &Font_7x10, SSD1306_COLOR_WHITE);
 8002240:	2201      	movs	r2, #1
 8002242:	4908      	ldr	r1, [pc, #32]	; (8002264 <lcdMeasurementStart+0x34>)
 8002244:	4808      	ldr	r0, [pc, #32]	; (8002268 <lcdMeasurementStart+0x38>)
 8002246:	f000 fd39 	bl	8002cbc <SSD1306_Puts>
	SSD1306_GotoXY(10, 50);
 800224a:	2132      	movs	r1, #50	; 0x32
 800224c:	200a      	movs	r0, #10
 800224e:	f000 fc9f 	bl	8002b90 <SSD1306_GotoXY>
	SSD1306_Puts("FINISH hold RIGHT", &Font_7x10, SSD1306_COLOR_WHITE);
 8002252:	2201      	movs	r2, #1
 8002254:	4903      	ldr	r1, [pc, #12]	; (8002264 <lcdMeasurementStart+0x34>)
 8002256:	4805      	ldr	r0, [pc, #20]	; (800226c <lcdMeasurementStart+0x3c>)
 8002258:	f000 fd30 	bl	8002cbc <SSD1306_Puts>
	SSD1306_UpdateScreen();
 800225c:	f000 fbf2 	bl	8002a44 <SSD1306_UpdateScreen>
}
 8002260:	bf00      	nop
 8002262:	bd80      	pop	{r7, pc}
 8002264:	20000000 	.word	0x20000000
 8002268:	0801d10c 	.word	0x0801d10c
 800226c:	0801d118 	.word	0x0801d118

08002270 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002278:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800227c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8002280:	f003 0301 	and.w	r3, r3, #1
 8002284:	2b00      	cmp	r3, #0
 8002286:	d013      	beq.n	80022b0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002288:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800228c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8002290:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002294:	2b00      	cmp	r3, #0
 8002296:	d00b      	beq.n	80022b0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002298:	e000      	b.n	800229c <ITM_SendChar+0x2c>
    {
      __NOP();
 800229a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800229c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d0f9      	beq.n	800229a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80022a6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	b2d2      	uxtb	r2, r2
 80022ae:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80022b0:	687b      	ldr	r3, [r7, #4]
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <__io_putchar>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
void MX_FREERTOS_Init(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b082      	sub	sp, #8
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7ff ffd1 	bl	8002270 <ITM_SendChar>
	return (ch);
 80022ce:	687b      	ldr	r3, [r7, #4]
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022dc:	f001 fce4 	bl	8003ca8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022e0:	f000 f81a 	bl	8002318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022e4:	f7ff fd16 	bl	8001d14 <MX_GPIO_Init>
  MX_DMA_Init();
 80022e8:	f7ff fb82 	bl	80019f0 <MX_DMA_Init>
  MX_TIM6_Init();
 80022ec:	f001 f828 	bl	8003340 <MX_TIM6_Init>
  MX_TIM8_Init();
 80022f0:	f001 f85c 	bl	80033ac <MX_TIM8_Init>
  MX_TIM2_Init();
 80022f4:	f000 ffb2 	bl	800325c <MX_TIM2_Init>
  MX_ADC2_Init();
 80022f8:	f7ff f9e2 	bl	80016c0 <MX_ADC2_Init>
  MX_I2C1_Init();
 80022fc:	f7ff fd9a 	bl	8001e34 <MX_I2C1_Init>
  MX_SDIO_SD_Init();
 8002300:	f000 f98e 	bl	8002620 <MX_SDIO_SD_Init>
  MX_ADC1_Init();
 8002304:	f7ff f98a 	bl	800161c <MX_ADC1_Init>
  MX_FATFS_Init();
 8002308:	f00a fffe 	bl	800d308 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
	//MX_SDIO_SD_Init_4B();
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800230c:	f7ff fbba 	bl	8001a84 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002310:	f012 f803 	bl	801431a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8002314:	e7fe      	b.n	8002314 <main+0x3c>
	...

08002318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b094      	sub	sp, #80	; 0x50
 800231c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800231e:	f107 031c 	add.w	r3, r7, #28
 8002322:	2234      	movs	r2, #52	; 0x34
 8002324:	2100      	movs	r1, #0
 8002326:	4618      	mov	r0, r3
 8002328:	f016 fdaa 	bl	8018e80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800232c:	f107 0308 	add.w	r3, r7, #8
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	60da      	str	r2, [r3, #12]
 800233a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800233c:	2300      	movs	r3, #0
 800233e:	607b      	str	r3, [r7, #4]
 8002340:	4b29      	ldr	r3, [pc, #164]	; (80023e8 <SystemClock_Config+0xd0>)
 8002342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002344:	4a28      	ldr	r2, [pc, #160]	; (80023e8 <SystemClock_Config+0xd0>)
 8002346:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800234a:	6413      	str	r3, [r2, #64]	; 0x40
 800234c:	4b26      	ldr	r3, [pc, #152]	; (80023e8 <SystemClock_Config+0xd0>)
 800234e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002350:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002354:	607b      	str	r3, [r7, #4]
 8002356:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002358:	2300      	movs	r3, #0
 800235a:	603b      	str	r3, [r7, #0]
 800235c:	4b23      	ldr	r3, [pc, #140]	; (80023ec <SystemClock_Config+0xd4>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a22      	ldr	r2, [pc, #136]	; (80023ec <SystemClock_Config+0xd4>)
 8002362:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002366:	6013      	str	r3, [r2, #0]
 8002368:	4b20      	ldr	r3, [pc, #128]	; (80023ec <SystemClock_Config+0xd4>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002370:	603b      	str	r3, [r7, #0]
 8002372:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002374:	2301      	movs	r3, #1
 8002376:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002378:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800237c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800237e:	2302      	movs	r3, #2
 8002380:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002382:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002386:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002388:	2308      	movs	r3, #8
 800238a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 800238c:	23a8      	movs	r3, #168	; 0xa8
 800238e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002390:	2302      	movs	r3, #2
 8002392:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002394:	2307      	movs	r3, #7
 8002396:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002398:	2302      	movs	r3, #2
 800239a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800239c:	f107 031c 	add.w	r3, r7, #28
 80023a0:	4618      	mov	r0, r3
 80023a2:	f005 feeb 	bl	800817c <HAL_RCC_OscConfig>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80023ac:	f000 f832 	bl	8002414 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023b0:	230f      	movs	r3, #15
 80023b2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023b4:	2302      	movs	r3, #2
 80023b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023b8:	2300      	movs	r3, #0
 80023ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80023bc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80023c0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80023c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023c6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80023c8:	f107 0308 	add.w	r3, r7, #8
 80023cc:	2105      	movs	r1, #5
 80023ce:	4618      	mov	r0, r3
 80023d0:	f005 f844 	bl	800745c <HAL_RCC_ClockConfig>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d001      	beq.n	80023de <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80023da:	f000 f81b 	bl	8002414 <Error_Handler>
  }
}
 80023de:	bf00      	nop
 80023e0:	3750      	adds	r7, #80	; 0x50
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40023800 	.word	0x40023800
 80023ec:	40007000 	.word	0x40007000

080023f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a04      	ldr	r2, [pc, #16]	; (8002410 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d101      	bne.n	8002406 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002402:	f001 fc73 	bl	8003cec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002406:	bf00      	nop
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	40000400 	.word	0x40000400

08002414 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002418:	b672      	cpsid	i
}
 800241a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800241c:	e7fe      	b.n	800241c <Error_Handler+0x8>
	...

08002420 <getMenuSelector>:

/******************************************************************************
 * Function Definitions
 *******************************************************************************/
menu_t getMenuSelector(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
	return (selector);
 8002424:	4b03      	ldr	r3, [pc, #12]	; (8002434 <getMenuSelector+0x14>)
 8002426:	781b      	ldrb	r3, [r3, #0]
}
 8002428:	4618      	mov	r0, r3
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	20002f44 	.word	0x20002f44

08002438 <setMenuSelector>:
void setMenuSelector(menu_t selectorState)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	71fb      	strb	r3, [r7, #7]
	selector = selectorState;
 8002442:	4a04      	ldr	r2, [pc, #16]	; (8002454 <setMenuSelector+0x1c>)
 8002444:	79fb      	ldrb	r3, [r7, #7]
 8002446:	7013      	strb	r3, [r2, #0]
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr
 8002454:	20002f44 	.word	0x20002f44

08002458 <getSensorDataFileName>:
char* getSensorDataFileName(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
	return (sensorData);
 800245c:	4b02      	ldr	r3, [pc, #8]	; (8002468 <getSensorDataFileName+0x10>)
}
 800245e:	4618      	mov	r0, r3
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr
 8002468:	20002f5c 	.word	0x20002f5c

0800246c <menuSelector>:

void menuSelector(button_t buttonLeft, button_t buttonRight)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
 8002472:	4603      	mov	r3, r0
 8002474:	460a      	mov	r2, r1
 8002476:	71fb      	strb	r3, [r7, #7]
 8002478:	4613      	mov	r3, r2
 800247a:	71bb      	strb	r3, [r7, #6]

	switch (selector)
 800247c:	4b5c      	ldr	r3, [pc, #368]	; (80025f0 <menuSelector+0x184>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	2b05      	cmp	r3, #5
 8002482:	f200 80b0 	bhi.w	80025e6 <menuSelector+0x17a>
 8002486:	a201      	add	r2, pc, #4	; (adr r2, 800248c <menuSelector+0x20>)
 8002488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800248c:	080024a5 	.word	0x080024a5
 8002490:	080024cf 	.word	0x080024cf
 8002494:	0800251f 	.word	0x0800251f
 8002498:	08002545 	.word	0x08002545
 800249c:	08002563 	.word	0x08002563
 80024a0:	080025bd 	.word	0x080025bd
	{

	case (MENU_START):

		if (BUTTON_LEFT == buttonLeft)
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d105      	bne.n	80024b6 <menuSelector+0x4a>
		{
			lcdMenuSag();
 80024aa:	f7ff fe13 	bl	80020d4 <lcdMenuSag>
			selector = MENU_SAG;
 80024ae:	4b50      	ldr	r3, [pc, #320]	; (80025f0 <menuSelector+0x184>)
 80024b0:	2201      	movs	r2, #1
 80024b2:	701a      	strb	r2, [r3, #0]
		else
		{
			lcdMenuStart();
		}

		break;
 80024b4:	e097      	b.n	80025e6 <menuSelector+0x17a>
		else if (BUTTON_RIGHT == buttonRight)
 80024b6:	79bb      	ldrb	r3, [r7, #6]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d105      	bne.n	80024c8 <menuSelector+0x5c>
			lcdStartMeasurement();
 80024bc:	f7ff fe4c 	bl	8002158 <lcdStartMeasurement>
			selector = MENU_MEASURMENT;
 80024c0:	4b4b      	ldr	r3, [pc, #300]	; (80025f0 <menuSelector+0x184>)
 80024c2:	2204      	movs	r2, #4
 80024c4:	701a      	strb	r2, [r3, #0]
		break;
 80024c6:	e08e      	b.n	80025e6 <menuSelector+0x17a>
			lcdMenuStart();
 80024c8:	f7ff fdce 	bl	8002068 <lcdMenuStart>
		break;
 80024cc:	e08b      	b.n	80025e6 <menuSelector+0x17a>

	case (MENU_SAG):
		if (BUTTON_LEFT_PRESSED == buttonLeft)
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d10e      	bne.n	80024f2 <menuSelector+0x86>
		{
			if(0 == readCalibrationData(&calibrationValues)){
 80024d4:	4847      	ldr	r0, [pc, #284]	; (80025f4 <menuSelector+0x188>)
 80024d6:	f7fe ffcd 	bl	8001474 <readCalibrationData>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d17f      	bne.n	80025e0 <menuSelector+0x174>
			startAdcDma();
 80024e0:	f001 f84e 	bl	8003580 <startAdcDma>
			puts("pomiar rozpoczety, Przytrzymaj LEFT aby zakonczyc\n");
 80024e4:	4844      	ldr	r0, [pc, #272]	; (80025f8 <menuSelector+0x18c>)
 80024e6:	f016 fb9d 	bl	8018c24 <puts>
			selector = MENU_SAG_START;
 80024ea:	4b41      	ldr	r3, [pc, #260]	; (80025f0 <menuSelector+0x184>)
 80024ec:	2203      	movs	r2, #3
 80024ee:	701a      	strb	r2, [r3, #0]
		}
		else
		{
			puts("PRZYTRZYMAJ LEFT aby rozpoczac pomiar\n");
		}
		break;
 80024f0:	e076      	b.n	80025e0 <menuSelector+0x174>
		else if (BUTTON_LEFT == buttonLeft)
 80024f2:	79fb      	ldrb	r3, [r7, #7]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d105      	bne.n	8002504 <menuSelector+0x98>
			lcdCalibration();
 80024f8:	f7ff fe64 	bl	80021c4 <lcdCalibration>
			selector = MENU_CALIBRATION;
 80024fc:	4b3c      	ldr	r3, [pc, #240]	; (80025f0 <menuSelector+0x184>)
 80024fe:	2202      	movs	r2, #2
 8002500:	701a      	strb	r2, [r3, #0]
		break;
 8002502:	e06d      	b.n	80025e0 <menuSelector+0x174>
		else if (BUTTON_RIGHT == buttonRight)
 8002504:	79bb      	ldrb	r3, [r7, #6]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d105      	bne.n	8002516 <menuSelector+0xaa>
			lcdMenuStart();
 800250a:	f7ff fdad 	bl	8002068 <lcdMenuStart>
			selector = MENU_START;
 800250e:	4b38      	ldr	r3, [pc, #224]	; (80025f0 <menuSelector+0x184>)
 8002510:	2200      	movs	r2, #0
 8002512:	701a      	strb	r2, [r3, #0]
		break;
 8002514:	e064      	b.n	80025e0 <menuSelector+0x174>
			puts("PRZYTRZYMAJ LEFT aby rozpoczac pomiar\n");
 8002516:	4839      	ldr	r0, [pc, #228]	; (80025fc <menuSelector+0x190>)
 8002518:	f016 fb84 	bl	8018c24 <puts>
		break;
 800251c:	e060      	b.n	80025e0 <menuSelector+0x174>
	case (MENU_CALIBRATION):
		if (BUTTON_LEFT_PRESSED == buttonLeft)
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	2b02      	cmp	r3, #2
 8002522:	d102      	bne.n	800252a <menuSelector+0xbe>
		{
			startAdcDma();
 8002524:	f001 f82c 	bl	8003580 <startAdcDma>
		}
		else
		{
			puts("PRZYTRZYMAJ LEFT aby rozpoczac pomiar\n");
		}
		break;
 8002528:	e05d      	b.n	80025e6 <menuSelector+0x17a>
		else if (BUTTON_RIGHT == buttonRight)
 800252a:	79bb      	ldrb	r3, [r7, #6]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d105      	bne.n	800253c <menuSelector+0xd0>
			selector = MENU_START;
 8002530:	4b2f      	ldr	r3, [pc, #188]	; (80025f0 <menuSelector+0x184>)
 8002532:	2200      	movs	r2, #0
 8002534:	701a      	strb	r2, [r3, #0]
			lcdMenuStart();
 8002536:	f7ff fd97 	bl	8002068 <lcdMenuStart>
		break;
 800253a:	e054      	b.n	80025e6 <menuSelector+0x17a>
			puts("PRZYTRZYMAJ LEFT aby rozpoczac pomiar\n");
 800253c:	482f      	ldr	r0, [pc, #188]	; (80025fc <menuSelector+0x190>)
 800253e:	f016 fb71 	bl	8018c24 <puts>
		break;
 8002542:	e050      	b.n	80025e6 <menuSelector+0x17a>
	case (MENU_SAG_START):
		if (BUTTON_LEFT_PRESSED == buttonLeft)
 8002544:	79fb      	ldrb	r3, [r7, #7]
 8002546:	2b02      	cmp	r3, #2
 8002548:	d107      	bne.n	800255a <menuSelector+0xee>
		{
			stopAdcDma();
 800254a:	f001 f837 	bl	80035bc <stopAdcDma>
			selector = MENU_START;
 800254e:	4b28      	ldr	r3, [pc, #160]	; (80025f0 <menuSelector+0x184>)
 8002550:	2200      	movs	r2, #0
 8002552:	701a      	strb	r2, [r3, #0]
			lcdMenuStart();
 8002554:	f7ff fd88 	bl	8002068 <lcdMenuStart>
		}
		else
		{
			puts("PRZYTRZYMAJ LEFT aby wrocic do menu start");
		}
		break;
 8002558:	e045      	b.n	80025e6 <menuSelector+0x17a>
			puts("PRZYTRZYMAJ LEFT aby wrocic do menu start");
 800255a:	4829      	ldr	r0, [pc, #164]	; (8002600 <menuSelector+0x194>)
 800255c:	f016 fb62 	bl	8018c24 <puts>
		break;
 8002560:	e041      	b.n	80025e6 <menuSelector+0x17a>

	case (MENU_MEASURMENT):
		if (BUTTON_RIGHT_PRESSED == buttonRight)
 8002562:	79bb      	ldrb	r3, [r7, #6]
 8002564:	2b03      	cmp	r3, #3
 8002566:	d11c      	bne.n	80025a2 <menuSelector+0x136>
		{
			lcdMeasurementStart();
 8002568:	f7ff fe62 	bl	8002230 <lcdMeasurementStart>
			setPath(dir, sensorData, path);
 800256c:	4b25      	ldr	r3, [pc, #148]	; (8002604 <menuSelector+0x198>)
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	461a      	mov	r2, r3
 8002572:	4925      	ldr	r1, [pc, #148]	; (8002608 <menuSelector+0x19c>)
 8002574:	4825      	ldr	r0, [pc, #148]	; (800260c <menuSelector+0x1a0>)
 8002576:	f7fe fd6b 	bl	8001050 <setPath>
			createNewFile(dir, sensorData, &path);
 800257a:	4a22      	ldr	r2, [pc, #136]	; (8002604 <menuSelector+0x198>)
 800257c:	4922      	ldr	r1, [pc, #136]	; (8002608 <menuSelector+0x19c>)
 800257e:	4823      	ldr	r0, [pc, #140]	; (800260c <menuSelector+0x1a0>)
 8002580:	f7fe fd82 	bl	8001088 <createNewFile>
			if(0 == readCalibrationData(&calibrationValues)){
 8002584:	481b      	ldr	r0, [pc, #108]	; (80025f4 <menuSelector+0x188>)
 8002586:	f7fe ff75 	bl	8001474 <readCalibrationData>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d129      	bne.n	80025e4 <menuSelector+0x178>
			startAdcDma();
 8002590:	f000 fff6 	bl	8003580 <startAdcDma>
			selector = MENU_MEASURMENT_START;
 8002594:	4b16      	ldr	r3, [pc, #88]	; (80025f0 <menuSelector+0x184>)
 8002596:	2205      	movs	r2, #5
 8002598:	701a      	strb	r2, [r3, #0]
			puts("pomiar ciagly rozpoczety, PRZYTRZYMAJ RIGHT aby zakonczyc\n");
 800259a:	481d      	ldr	r0, [pc, #116]	; (8002610 <menuSelector+0x1a4>)
 800259c:	f016 fb42 	bl	8018c24 <puts>
		}
		else
		{
			puts("PRZYTRZYMAJ RIGHT aby rozpoczac pomiar\n");
		}
		break;
 80025a0:	e020      	b.n	80025e4 <menuSelector+0x178>
		else if (BUTTON_LEFT == buttonLeft)
 80025a2:	79fb      	ldrb	r3, [r7, #7]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d105      	bne.n	80025b4 <menuSelector+0x148>
			lcdMenuStart();
 80025a8:	f7ff fd5e 	bl	8002068 <lcdMenuStart>
			selector = MENU_START;
 80025ac:	4b10      	ldr	r3, [pc, #64]	; (80025f0 <menuSelector+0x184>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	701a      	strb	r2, [r3, #0]
		break;
 80025b2:	e017      	b.n	80025e4 <menuSelector+0x178>
			puts("PRZYTRZYMAJ RIGHT aby rozpoczac pomiar\n");
 80025b4:	4817      	ldr	r0, [pc, #92]	; (8002614 <menuSelector+0x1a8>)
 80025b6:	f016 fb35 	bl	8018c24 <puts>
		break;
 80025ba:	e013      	b.n	80025e4 <menuSelector+0x178>

	case (MENU_MEASURMENT_START):
		if (BUTTON_RIGHT_PRESSED == buttonRight)
 80025bc:	79bb      	ldrb	r3, [r7, #6]
 80025be:	2b03      	cmp	r3, #3
 80025c0:	d10a      	bne.n	80025d8 <menuSelector+0x16c>
		{
			stopAdcDma();
 80025c2:	f000 fffb 	bl	80035bc <stopAdcDma>
			lcdMenuFinishedNotification("Mes Finished");
 80025c6:	4814      	ldr	r0, [pc, #80]	; (8002618 <menuSelector+0x1ac>)
 80025c8:	f7ff fd32 	bl	8002030 <lcdMenuFinishedNotification>
			lcdMenuStart();
 80025cc:	f7ff fd4c 	bl	8002068 <lcdMenuStart>
			selector = MENU_START;
 80025d0:	4b07      	ldr	r3, [pc, #28]	; (80025f0 <menuSelector+0x184>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	701a      	strb	r2, [r3, #0]
		}
		else
		{
			puts("PRZYTRZYMAJ RIGHT aby zakończyć pomiar\n");
		}
		break;
 80025d6:	e006      	b.n	80025e6 <menuSelector+0x17a>
			puts("PRZYTRZYMAJ RIGHT aby zakończyć pomiar\n");
 80025d8:	4810      	ldr	r0, [pc, #64]	; (800261c <menuSelector+0x1b0>)
 80025da:	f016 fb23 	bl	8018c24 <puts>
		break;
 80025de:	e002      	b.n	80025e6 <menuSelector+0x17a>
		break;
 80025e0:	bf00      	nop
 80025e2:	e000      	b.n	80025e6 <menuSelector+0x17a>
		break;
 80025e4:	bf00      	nop

	default:
	}

}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20002f44 	.word	0x20002f44
 80025f4:	200035e4 	.word	0x200035e4
 80025f8:	0801d12c 	.word	0x0801d12c
 80025fc:	0801d160 	.word	0x0801d160
 8002600:	0801d188 	.word	0x0801d188
 8002604:	20002f45 	.word	0x20002f45
 8002608:	20002f5c 	.word	0x20002f5c
 800260c:	20002f48 	.word	0x20002f48
 8002610:	0801d1b4 	.word	0x0801d1b4
 8002614:	0801d1f0 	.word	0x0801d1f0
 8002618:	0801d218 	.word	0x0801d218
 800261c:	0801d228 	.word	0x0801d228

08002620 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002624:	4b0c      	ldr	r3, [pc, #48]	; (8002658 <MX_SDIO_SD_Init+0x38>)
 8002626:	4a0d      	ldr	r2, [pc, #52]	; (800265c <MX_SDIO_SD_Init+0x3c>)
 8002628:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800262a:	4b0b      	ldr	r3, [pc, #44]	; (8002658 <MX_SDIO_SD_Init+0x38>)
 800262c:	2200      	movs	r2, #0
 800262e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002630:	4b09      	ldr	r3, [pc, #36]	; (8002658 <MX_SDIO_SD_Init+0x38>)
 8002632:	2200      	movs	r2, #0
 8002634:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002636:	4b08      	ldr	r3, [pc, #32]	; (8002658 <MX_SDIO_SD_Init+0x38>)
 8002638:	2200      	movs	r2, #0
 800263a:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800263c:	4b06      	ldr	r3, [pc, #24]	; (8002658 <MX_SDIO_SD_Init+0x38>)
 800263e:	2200      	movs	r2, #0
 8002640:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002642:	4b05      	ldr	r3, [pc, #20]	; (8002658 <MX_SDIO_SD_Init+0x38>)
 8002644:	2200      	movs	r2, #0
 8002646:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8002648:	4b03      	ldr	r3, [pc, #12]	; (8002658 <MX_SDIO_SD_Init+0x38>)
 800264a:	2200      	movs	r2, #0
 800264c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800264e:	bf00      	nop
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr
 8002658:	20002f70 	.word	0x20002f70
 800265c:	40012c00 	.word	0x40012c00

08002660 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b0a2      	sub	sp, #136	; 0x88
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002668:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800266c:	2200      	movs	r2, #0
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	605a      	str	r2, [r3, #4]
 8002672:	609a      	str	r2, [r3, #8]
 8002674:	60da      	str	r2, [r3, #12]
 8002676:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002678:	f107 0318 	add.w	r3, r7, #24
 800267c:	225c      	movs	r2, #92	; 0x5c
 800267e:	2100      	movs	r1, #0
 8002680:	4618      	mov	r0, r3
 8002682:	f016 fbfd 	bl	8018e80 <memset>
  if(sdHandle->Instance==SDIO)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a83      	ldr	r2, [pc, #524]	; (8002898 <HAL_SD_MspInit+0x238>)
 800268c:	4293      	cmp	r3, r2
 800268e:	f040 80fe 	bne.w	800288e <HAL_SD_MspInit+0x22e>

  /* USER CODE END SDIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8002692:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002696:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8002698:	2300      	movs	r3, #0
 800269a:	66fb      	str	r3, [r7, #108]	; 0x6c
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 800269c:	2300      	movs	r3, #0
 800269e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026a0:	f107 0318 	add.w	r3, r7, #24
 80026a4:	4618      	mov	r0, r3
 80026a6:	f005 f811 	bl	80076cc <HAL_RCCEx_PeriphCLKConfig>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 80026b0:	f7ff feb0 	bl	8002414 <Error_Handler>
    }

    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]
 80026b8:	4b78      	ldr	r3, [pc, #480]	; (800289c <HAL_SD_MspInit+0x23c>)
 80026ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026bc:	4a77      	ldr	r2, [pc, #476]	; (800289c <HAL_SD_MspInit+0x23c>)
 80026be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80026c2:	6453      	str	r3, [r2, #68]	; 0x44
 80026c4:	4b75      	ldr	r3, [pc, #468]	; (800289c <HAL_SD_MspInit+0x23c>)
 80026c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026cc:	617b      	str	r3, [r7, #20]
 80026ce:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026d0:	2300      	movs	r3, #0
 80026d2:	613b      	str	r3, [r7, #16]
 80026d4:	4b71      	ldr	r3, [pc, #452]	; (800289c <HAL_SD_MspInit+0x23c>)
 80026d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d8:	4a70      	ldr	r2, [pc, #448]	; (800289c <HAL_SD_MspInit+0x23c>)
 80026da:	f043 0302 	orr.w	r3, r3, #2
 80026de:	6313      	str	r3, [r2, #48]	; 0x30
 80026e0:	4b6e      	ldr	r3, [pc, #440]	; (800289c <HAL_SD_MspInit+0x23c>)
 80026e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e4:	f003 0302 	and.w	r3, r3, #2
 80026e8:	613b      	str	r3, [r7, #16]
 80026ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026ec:	2300      	movs	r3, #0
 80026ee:	60fb      	str	r3, [r7, #12]
 80026f0:	4b6a      	ldr	r3, [pc, #424]	; (800289c <HAL_SD_MspInit+0x23c>)
 80026f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f4:	4a69      	ldr	r2, [pc, #420]	; (800289c <HAL_SD_MspInit+0x23c>)
 80026f6:	f043 0304 	orr.w	r3, r3, #4
 80026fa:	6313      	str	r3, [r2, #48]	; 0x30
 80026fc:	4b67      	ldr	r3, [pc, #412]	; (800289c <HAL_SD_MspInit+0x23c>)
 80026fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002700:	f003 0304 	and.w	r3, r3, #4
 8002704:	60fb      	str	r3, [r7, #12]
 8002706:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002708:	2300      	movs	r3, #0
 800270a:	60bb      	str	r3, [r7, #8]
 800270c:	4b63      	ldr	r3, [pc, #396]	; (800289c <HAL_SD_MspInit+0x23c>)
 800270e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002710:	4a62      	ldr	r2, [pc, #392]	; (800289c <HAL_SD_MspInit+0x23c>)
 8002712:	f043 0308 	orr.w	r3, r3, #8
 8002716:	6313      	str	r3, [r2, #48]	; 0x30
 8002718:	4b60      	ldr	r3, [pc, #384]	; (800289c <HAL_SD_MspInit+0x23c>)
 800271a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271c:	f003 0308 	and.w	r3, r3, #8
 8002720:	60bb      	str	r3, [r7, #8]
 8002722:	68bb      	ldr	r3, [r7, #8]
    PB2     ------> SDIO_CK
    PC8     ------> SDIO_D0
    PC9     ------> SDIO_D1
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002724:	2304      	movs	r3, #4
 8002726:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002728:	2302      	movs	r3, #2
 800272a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272c:	2300      	movs	r3, #0
 800272e:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002730:	2303      	movs	r3, #3
 8002732:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002736:	230c      	movs	r3, #12
 8002738:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800273c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002740:	4619      	mov	r1, r3
 8002742:	4857      	ldr	r0, [pc, #348]	; (80028a0 <HAL_SD_MspInit+0x240>)
 8002744:	f002 fc6e 	bl	8005024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002748:	f44f 7340 	mov.w	r3, #768	; 0x300
 800274c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274e:	2302      	movs	r3, #2
 8002750:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002752:	2301      	movs	r3, #1
 8002754:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002756:	2303      	movs	r3, #3
 8002758:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800275c:	230c      	movs	r3, #12
 800275e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002762:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002766:	4619      	mov	r1, r3
 8002768:	484e      	ldr	r0, [pc, #312]	; (80028a4 <HAL_SD_MspInit+0x244>)
 800276a:	f002 fc5b 	bl	8005024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800276e:	2304      	movs	r3, #4
 8002770:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002772:	2302      	movs	r3, #2
 8002774:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002776:	2301      	movs	r3, #1
 8002778:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800277a:	2303      	movs	r3, #3
 800277c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002780:	230c      	movs	r3, #12
 8002782:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002786:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800278a:	4619      	mov	r1, r3
 800278c:	4846      	ldr	r0, [pc, #280]	; (80028a8 <HAL_SD_MspInit+0x248>)
 800278e:	f002 fc49 	bl	8005024 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8002792:	4b46      	ldr	r3, [pc, #280]	; (80028ac <HAL_SD_MspInit+0x24c>)
 8002794:	4a46      	ldr	r2, [pc, #280]	; (80028b0 <HAL_SD_MspInit+0x250>)
 8002796:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8002798:	4b44      	ldr	r3, [pc, #272]	; (80028ac <HAL_SD_MspInit+0x24c>)
 800279a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800279e:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027a0:	4b42      	ldr	r3, [pc, #264]	; (80028ac <HAL_SD_MspInit+0x24c>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027a6:	4b41      	ldr	r3, [pc, #260]	; (80028ac <HAL_SD_MspInit+0x24c>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027ac:	4b3f      	ldr	r3, [pc, #252]	; (80028ac <HAL_SD_MspInit+0x24c>)
 80027ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027b2:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80027b4:	4b3d      	ldr	r3, [pc, #244]	; (80028ac <HAL_SD_MspInit+0x24c>)
 80027b6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80027ba:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80027bc:	4b3b      	ldr	r3, [pc, #236]	; (80028ac <HAL_SD_MspInit+0x24c>)
 80027be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027c2:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80027c4:	4b39      	ldr	r3, [pc, #228]	; (80028ac <HAL_SD_MspInit+0x24c>)
 80027c6:	2220      	movs	r2, #32
 80027c8:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027ca:	4b38      	ldr	r3, [pc, #224]	; (80028ac <HAL_SD_MspInit+0x24c>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80027d0:	4b36      	ldr	r3, [pc, #216]	; (80028ac <HAL_SD_MspInit+0x24c>)
 80027d2:	2204      	movs	r2, #4
 80027d4:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80027d6:	4b35      	ldr	r3, [pc, #212]	; (80028ac <HAL_SD_MspInit+0x24c>)
 80027d8:	2203      	movs	r2, #3
 80027da:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80027dc:	4b33      	ldr	r3, [pc, #204]	; (80028ac <HAL_SD_MspInit+0x24c>)
 80027de:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80027e2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80027e4:	4b31      	ldr	r3, [pc, #196]	; (80028ac <HAL_SD_MspInit+0x24c>)
 80027e6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80027ea:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80027ec:	482f      	ldr	r0, [pc, #188]	; (80028ac <HAL_SD_MspInit+0x24c>)
 80027ee:	f002 f80b 	bl	8004808 <HAL_DMA_Init>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d001      	beq.n	80027fc <HAL_SD_MspInit+0x19c>
    {
      Error_Handler();
 80027f8:	f7ff fe0c 	bl	8002414 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	4a2b      	ldr	r2, [pc, #172]	; (80028ac <HAL_SD_MspInit+0x24c>)
 8002800:	641a      	str	r2, [r3, #64]	; 0x40
 8002802:	4a2a      	ldr	r2, [pc, #168]	; (80028ac <HAL_SD_MspInit+0x24c>)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8002808:	4b2a      	ldr	r3, [pc, #168]	; (80028b4 <HAL_SD_MspInit+0x254>)
 800280a:	4a2b      	ldr	r2, [pc, #172]	; (80028b8 <HAL_SD_MspInit+0x258>)
 800280c:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800280e:	4b29      	ldr	r3, [pc, #164]	; (80028b4 <HAL_SD_MspInit+0x254>)
 8002810:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002814:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002816:	4b27      	ldr	r3, [pc, #156]	; (80028b4 <HAL_SD_MspInit+0x254>)
 8002818:	2240      	movs	r2, #64	; 0x40
 800281a:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800281c:	4b25      	ldr	r3, [pc, #148]	; (80028b4 <HAL_SD_MspInit+0x254>)
 800281e:	2200      	movs	r2, #0
 8002820:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002822:	4b24      	ldr	r3, [pc, #144]	; (80028b4 <HAL_SD_MspInit+0x254>)
 8002824:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002828:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800282a:	4b22      	ldr	r3, [pc, #136]	; (80028b4 <HAL_SD_MspInit+0x254>)
 800282c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002830:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002832:	4b20      	ldr	r3, [pc, #128]	; (80028b4 <HAL_SD_MspInit+0x254>)
 8002834:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002838:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800283a:	4b1e      	ldr	r3, [pc, #120]	; (80028b4 <HAL_SD_MspInit+0x254>)
 800283c:	2220      	movs	r2, #32
 800283e:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002840:	4b1c      	ldr	r3, [pc, #112]	; (80028b4 <HAL_SD_MspInit+0x254>)
 8002842:	2200      	movs	r2, #0
 8002844:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002846:	4b1b      	ldr	r3, [pc, #108]	; (80028b4 <HAL_SD_MspInit+0x254>)
 8002848:	2204      	movs	r2, #4
 800284a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800284c:	4b19      	ldr	r3, [pc, #100]	; (80028b4 <HAL_SD_MspInit+0x254>)
 800284e:	2203      	movs	r2, #3
 8002850:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002852:	4b18      	ldr	r3, [pc, #96]	; (80028b4 <HAL_SD_MspInit+0x254>)
 8002854:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002858:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800285a:	4b16      	ldr	r3, [pc, #88]	; (80028b4 <HAL_SD_MspInit+0x254>)
 800285c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002860:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002862:	4814      	ldr	r0, [pc, #80]	; (80028b4 <HAL_SD_MspInit+0x254>)
 8002864:	f001 ffd0 	bl	8004808 <HAL_DMA_Init>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <HAL_SD_MspInit+0x212>
    {
      Error_Handler();
 800286e:	f7ff fdd1 	bl	8002414 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a0f      	ldr	r2, [pc, #60]	; (80028b4 <HAL_SD_MspInit+0x254>)
 8002876:	63da      	str	r2, [r3, #60]	; 0x3c
 8002878:	4a0e      	ldr	r2, [pc, #56]	; (80028b4 <HAL_SD_MspInit+0x254>)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 800287e:	2200      	movs	r2, #0
 8002880:	2105      	movs	r1, #5
 8002882:	2031      	movs	r0, #49	; 0x31
 8002884:	f001 ff96 	bl	80047b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8002888:	2031      	movs	r0, #49	; 0x31
 800288a:	f001 ffaf 	bl	80047ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 800288e:	bf00      	nop
 8002890:	3788      	adds	r7, #136	; 0x88
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	40012c00 	.word	0x40012c00
 800289c:	40023800 	.word	0x40023800
 80028a0:	40020400 	.word	0x40020400
 80028a4:	40020800 	.word	0x40020800
 80028a8:	40020c00 	.word	0x40020c00
 80028ac:	20002ff4 	.word	0x20002ff4
 80028b0:	40026458 	.word	0x40026458
 80028b4:	20003054 	.word	0x20003054
 80028b8:	400264a0 	.word	0x400264a0

080028bc <SSD1306_Init>:
		}
	}
}

uint8_t SSD1306_Init(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80028c2:	f000 fa29 	bl	8002d18 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK)
 80028c6:	f644 6320 	movw	r3, #20000	; 0x4e20
 80028ca:	2201      	movs	r2, #1
 80028cc:	2178      	movs	r1, #120	; 0x78
 80028ce:	485b      	ldr	r0, [pc, #364]	; (8002a3c <SSD1306_Init+0x180>)
 80028d0:	f002 ff96 	bl	8005800 <HAL_I2C_IsDeviceReady>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <SSD1306_Init+0x22>
	{
		/* Return false */
		return 0;
 80028da:	2300      	movs	r3, #0
 80028dc:	e0a9      	b.n	8002a32 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 80028de:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80028e2:	607b      	str	r3, [r7, #4]
	while (p > 0)
 80028e4:	e002      	b.n	80028ec <SSD1306_Init+0x30>
		p--;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	3b01      	subs	r3, #1
 80028ea:	607b      	str	r3, [r7, #4]
	while (p > 0)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1f9      	bne.n	80028e6 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80028f2:	22ae      	movs	r2, #174	; 0xae
 80028f4:	2100      	movs	r1, #0
 80028f6:	2078      	movs	r0, #120	; 0x78
 80028f8:	f000 fa8a 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80028fc:	2220      	movs	r2, #32
 80028fe:	2100      	movs	r1, #0
 8002900:	2078      	movs	r0, #120	; 0x78
 8002902:	f000 fa85 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8002906:	2210      	movs	r2, #16
 8002908:	2100      	movs	r1, #0
 800290a:	2078      	movs	r0, #120	; 0x78
 800290c:	f000 fa80 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002910:	22b0      	movs	r2, #176	; 0xb0
 8002912:	2100      	movs	r1, #0
 8002914:	2078      	movs	r0, #120	; 0x78
 8002916:	f000 fa7b 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800291a:	22c8      	movs	r2, #200	; 0xc8
 800291c:	2100      	movs	r1, #0
 800291e:	2078      	movs	r0, #120	; 0x78
 8002920:	f000 fa76 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8002924:	2200      	movs	r2, #0
 8002926:	2100      	movs	r1, #0
 8002928:	2078      	movs	r0, #120	; 0x78
 800292a:	f000 fa71 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800292e:	2210      	movs	r2, #16
 8002930:	2100      	movs	r1, #0
 8002932:	2078      	movs	r0, #120	; 0x78
 8002934:	f000 fa6c 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8002938:	2240      	movs	r2, #64	; 0x40
 800293a:	2100      	movs	r1, #0
 800293c:	2078      	movs	r0, #120	; 0x78
 800293e:	f000 fa67 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8002942:	2281      	movs	r2, #129	; 0x81
 8002944:	2100      	movs	r1, #0
 8002946:	2078      	movs	r0, #120	; 0x78
 8002948:	f000 fa62 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 800294c:	22ff      	movs	r2, #255	; 0xff
 800294e:	2100      	movs	r1, #0
 8002950:	2078      	movs	r0, #120	; 0x78
 8002952:	f000 fa5d 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8002956:	22a1      	movs	r2, #161	; 0xa1
 8002958:	2100      	movs	r1, #0
 800295a:	2078      	movs	r0, #120	; 0x78
 800295c:	f000 fa58 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8002960:	22a6      	movs	r2, #166	; 0xa6
 8002962:	2100      	movs	r1, #0
 8002964:	2078      	movs	r0, #120	; 0x78
 8002966:	f000 fa53 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800296a:	22a8      	movs	r2, #168	; 0xa8
 800296c:	2100      	movs	r1, #0
 800296e:	2078      	movs	r0, #120	; 0x78
 8002970:	f000 fa4e 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8002974:	223f      	movs	r2, #63	; 0x3f
 8002976:	2100      	movs	r1, #0
 8002978:	2078      	movs	r0, #120	; 0x78
 800297a:	f000 fa49 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800297e:	22a4      	movs	r2, #164	; 0xa4
 8002980:	2100      	movs	r1, #0
 8002982:	2078      	movs	r0, #120	; 0x78
 8002984:	f000 fa44 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8002988:	22d3      	movs	r2, #211	; 0xd3
 800298a:	2100      	movs	r1, #0
 800298c:	2078      	movs	r0, #120	; 0x78
 800298e:	f000 fa3f 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8002992:	2200      	movs	r2, #0
 8002994:	2100      	movs	r1, #0
 8002996:	2078      	movs	r0, #120	; 0x78
 8002998:	f000 fa3a 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 800299c:	22d5      	movs	r2, #213	; 0xd5
 800299e:	2100      	movs	r1, #0
 80029a0:	2078      	movs	r0, #120	; 0x78
 80029a2:	f000 fa35 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80029a6:	22f0      	movs	r2, #240	; 0xf0
 80029a8:	2100      	movs	r1, #0
 80029aa:	2078      	movs	r0, #120	; 0x78
 80029ac:	f000 fa30 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80029b0:	22d9      	movs	r2, #217	; 0xd9
 80029b2:	2100      	movs	r1, #0
 80029b4:	2078      	movs	r0, #120	; 0x78
 80029b6:	f000 fa2b 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80029ba:	2222      	movs	r2, #34	; 0x22
 80029bc:	2100      	movs	r1, #0
 80029be:	2078      	movs	r0, #120	; 0x78
 80029c0:	f000 fa26 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80029c4:	22da      	movs	r2, #218	; 0xda
 80029c6:	2100      	movs	r1, #0
 80029c8:	2078      	movs	r0, #120	; 0x78
 80029ca:	f000 fa21 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80029ce:	2212      	movs	r2, #18
 80029d0:	2100      	movs	r1, #0
 80029d2:	2078      	movs	r0, #120	; 0x78
 80029d4:	f000 fa1c 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80029d8:	22db      	movs	r2, #219	; 0xdb
 80029da:	2100      	movs	r1, #0
 80029dc:	2078      	movs	r0, #120	; 0x78
 80029de:	f000 fa17 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80029e2:	2220      	movs	r2, #32
 80029e4:	2100      	movs	r1, #0
 80029e6:	2078      	movs	r0, #120	; 0x78
 80029e8:	f000 fa12 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80029ec:	228d      	movs	r2, #141	; 0x8d
 80029ee:	2100      	movs	r1, #0
 80029f0:	2078      	movs	r0, #120	; 0x78
 80029f2:	f000 fa0d 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80029f6:	2214      	movs	r2, #20
 80029f8:	2100      	movs	r1, #0
 80029fa:	2078      	movs	r0, #120	; 0x78
 80029fc:	f000 fa08 	bl	8002e10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8002a00:	22af      	movs	r2, #175	; 0xaf
 8002a02:	2100      	movs	r1, #0
 8002a04:	2078      	movs	r0, #120	; 0x78
 8002a06:	f000 fa03 	bl	8002e10 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8002a0a:	222e      	movs	r2, #46	; 0x2e
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	2078      	movs	r0, #120	; 0x78
 8002a10:	f000 f9fe 	bl	8002e10 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8002a14:	2000      	movs	r0, #0
 8002a16:	f000 f843 	bl	8002aa0 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8002a1a:	f000 f813 	bl	8002a44 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8002a1e:	4b08      	ldr	r3, [pc, #32]	; (8002a40 <SSD1306_Init+0x184>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8002a24:	4b06      	ldr	r3, [pc, #24]	; (8002a40 <SSD1306_Init+0x184>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8002a2a:	4b05      	ldr	r3, [pc, #20]	; (8002a40 <SSD1306_Init+0x184>)
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8002a30:	2301      	movs	r3, #1
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	20002ef0 	.word	0x20002ef0
 8002a40:	200034b4 	.word	0x200034b4

08002a44 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++)
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	71fb      	strb	r3, [r7, #7]
 8002a4e:	e01d      	b.n	8002a8c <SSD1306_UpdateScreen+0x48>
	{
		SSD1306_WRITECOMMAND(0xB0 + m);
 8002a50:	79fb      	ldrb	r3, [r7, #7]
 8002a52:	3b50      	subs	r3, #80	; 0x50
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	461a      	mov	r2, r3
 8002a58:	2100      	movs	r1, #0
 8002a5a:	2078      	movs	r0, #120	; 0x78
 8002a5c:	f000 f9d8 	bl	8002e10 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8002a60:	2200      	movs	r2, #0
 8002a62:	2100      	movs	r1, #0
 8002a64:	2078      	movs	r0, #120	; 0x78
 8002a66:	f000 f9d3 	bl	8002e10 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8002a6a:	2210      	movs	r2, #16
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	2078      	movs	r0, #120	; 0x78
 8002a70:	f000 f9ce 	bl	8002e10 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40,
				&SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8002a74:	79fb      	ldrb	r3, [r7, #7]
 8002a76:	01db      	lsls	r3, r3, #7
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40,
 8002a78:	4a08      	ldr	r2, [pc, #32]	; (8002a9c <SSD1306_UpdateScreen+0x58>)
 8002a7a:	441a      	add	r2, r3
 8002a7c:	2380      	movs	r3, #128	; 0x80
 8002a7e:	2140      	movs	r1, #64	; 0x40
 8002a80:	2078      	movs	r0, #120	; 0x78
 8002a82:	f000 f95f 	bl	8002d44 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++)
 8002a86:	79fb      	ldrb	r3, [r7, #7]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	71fb      	strb	r3, [r7, #7]
 8002a8c:	79fb      	ldrb	r3, [r7, #7]
 8002a8e:	2b07      	cmp	r3, #7
 8002a90:	d9de      	bls.n	8002a50 <SSD1306_UpdateScreen+0xc>
	}
}
 8002a92:	bf00      	nop
 8002a94:	bf00      	nop
 8002a96:	3708      	adds	r7, #8
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	200030b4 	.word	0x200030b4

08002aa0 <SSD1306_Fill>:
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF,
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d101      	bne.n	8002ab4 <SSD1306_Fill+0x14>
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	e000      	b.n	8002ab6 <SSD1306_Fill+0x16>
 8002ab4:	23ff      	movs	r3, #255	; 0xff
 8002ab6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002aba:	4619      	mov	r1, r3
 8002abc:	4803      	ldr	r0, [pc, #12]	; (8002acc <SSD1306_Fill+0x2c>)
 8002abe:	f016 f9df 	bl	8018e80 <memset>
			sizeof(SSD1306_Buffer));
}
 8002ac2:	bf00      	nop
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	200030b4 	.word	0x200030b4

08002ad0 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	80fb      	strh	r3, [r7, #6]
 8002ada:	460b      	mov	r3, r1
 8002adc:	80bb      	strh	r3, [r7, #4]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	70fb      	strb	r3, [r7, #3]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 8002ae2:	88fb      	ldrh	r3, [r7, #6]
 8002ae4:	2b7f      	cmp	r3, #127	; 0x7f
 8002ae6:	d848      	bhi.n	8002b7a <SSD1306_DrawPixel+0xaa>
 8002ae8:	88bb      	ldrh	r3, [r7, #4]
 8002aea:	2b3f      	cmp	r3, #63	; 0x3f
 8002aec:	d845      	bhi.n	8002b7a <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted)
 8002aee:	4b26      	ldr	r3, [pc, #152]	; (8002b88 <SSD1306_DrawPixel+0xb8>)
 8002af0:	791b      	ldrb	r3, [r3, #4]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d006      	beq.n	8002b04 <SSD1306_DrawPixel+0x34>
	{
		color = (SSD1306_COLOR_t) !color;
 8002af6:	78fb      	ldrb	r3, [r7, #3]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	bf0c      	ite	eq
 8002afc:	2301      	moveq	r3, #1
 8002afe:	2300      	movne	r3, #0
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE)
 8002b04:	78fb      	ldrb	r3, [r7, #3]
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d11a      	bne.n	8002b40 <SSD1306_DrawPixel+0x70>
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002b0a:	88fa      	ldrh	r2, [r7, #6]
 8002b0c:	88bb      	ldrh	r3, [r7, #4]
 8002b0e:	08db      	lsrs	r3, r3, #3
 8002b10:	b298      	uxth	r0, r3
 8002b12:	4603      	mov	r3, r0
 8002b14:	01db      	lsls	r3, r3, #7
 8002b16:	4413      	add	r3, r2
 8002b18:	4a1c      	ldr	r2, [pc, #112]	; (8002b8c <SSD1306_DrawPixel+0xbc>)
 8002b1a:	5cd3      	ldrb	r3, [r2, r3]
 8002b1c:	b25a      	sxtb	r2, r3
 8002b1e:	88bb      	ldrh	r3, [r7, #4]
 8002b20:	f003 0307 	and.w	r3, r3, #7
 8002b24:	2101      	movs	r1, #1
 8002b26:	fa01 f303 	lsl.w	r3, r1, r3
 8002b2a:	b25b      	sxtb	r3, r3
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	b259      	sxtb	r1, r3
 8002b30:	88fa      	ldrh	r2, [r7, #6]
 8002b32:	4603      	mov	r3, r0
 8002b34:	01db      	lsls	r3, r3, #7
 8002b36:	4413      	add	r3, r2
 8002b38:	b2c9      	uxtb	r1, r1
 8002b3a:	4a14      	ldr	r2, [pc, #80]	; (8002b8c <SSD1306_DrawPixel+0xbc>)
 8002b3c:	54d1      	strb	r1, [r2, r3]
 8002b3e:	e01d      	b.n	8002b7c <SSD1306_DrawPixel+0xac>
	}
	else
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002b40:	88fa      	ldrh	r2, [r7, #6]
 8002b42:	88bb      	ldrh	r3, [r7, #4]
 8002b44:	08db      	lsrs	r3, r3, #3
 8002b46:	b298      	uxth	r0, r3
 8002b48:	4603      	mov	r3, r0
 8002b4a:	01db      	lsls	r3, r3, #7
 8002b4c:	4413      	add	r3, r2
 8002b4e:	4a0f      	ldr	r2, [pc, #60]	; (8002b8c <SSD1306_DrawPixel+0xbc>)
 8002b50:	5cd3      	ldrb	r3, [r2, r3]
 8002b52:	b25a      	sxtb	r2, r3
 8002b54:	88bb      	ldrh	r3, [r7, #4]
 8002b56:	f003 0307 	and.w	r3, r3, #7
 8002b5a:	2101      	movs	r1, #1
 8002b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b60:	b25b      	sxtb	r3, r3
 8002b62:	43db      	mvns	r3, r3
 8002b64:	b25b      	sxtb	r3, r3
 8002b66:	4013      	ands	r3, r2
 8002b68:	b259      	sxtb	r1, r3
 8002b6a:	88fa      	ldrh	r2, [r7, #6]
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	01db      	lsls	r3, r3, #7
 8002b70:	4413      	add	r3, r2
 8002b72:	b2c9      	uxtb	r1, r1
 8002b74:	4a05      	ldr	r2, [pc, #20]	; (8002b8c <SSD1306_DrawPixel+0xbc>)
 8002b76:	54d1      	strb	r1, [r2, r3]
 8002b78:	e000      	b.n	8002b7c <SSD1306_DrawPixel+0xac>
		return;
 8002b7a:	bf00      	nop
	}
}
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	200034b4 	.word	0x200034b4
 8002b8c:	200030b4 	.word	0x200030b4

08002b90 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	4603      	mov	r3, r0
 8002b98:	460a      	mov	r2, r1
 8002b9a:	80fb      	strh	r3, [r7, #6]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8002ba0:	4a05      	ldr	r2, [pc, #20]	; (8002bb8 <SSD1306_GotoXY+0x28>)
 8002ba2:	88fb      	ldrh	r3, [r7, #6]
 8002ba4:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8002ba6:	4a04      	ldr	r2, [pc, #16]	; (8002bb8 <SSD1306_GotoXY+0x28>)
 8002ba8:	88bb      	ldrh	r3, [r7, #4]
 8002baa:	8053      	strh	r3, [r2, #2]
}
 8002bac:	bf00      	nop
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr
 8002bb8:	200034b4 	.word	0x200034b4

08002bbc <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t *Font, SSD1306_COLOR_t color)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	6039      	str	r1, [r7, #0]
 8002bc6:	71fb      	strb	r3, [r7, #7]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
	SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002bcc:	4b3a      	ldr	r3, [pc, #232]	; (8002cb8 <SSD1306_Putc+0xfc>)
 8002bce:	881b      	ldrh	r3, [r3, #0]
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	781b      	ldrb	r3, [r3, #0]
 8002bd6:	4413      	add	r3, r2
	if (
 8002bd8:	2b7f      	cmp	r3, #127	; 0x7f
 8002bda:	dc07      	bgt.n	8002bec <SSD1306_Putc+0x30>
	SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight))
 8002bdc:	4b36      	ldr	r3, [pc, #216]	; (8002cb8 <SSD1306_Putc+0xfc>)
 8002bde:	885b      	ldrh	r3, [r3, #2]
 8002be0:	461a      	mov	r2, r3
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	785b      	ldrb	r3, [r3, #1]
 8002be6:	4413      	add	r3, r2
	SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002be8:	2b3f      	cmp	r3, #63	; 0x3f
 8002bea:	dd01      	ble.n	8002bf0 <SSD1306_Putc+0x34>
	{
		/* Error */
		return 0;
 8002bec:	2300      	movs	r3, #0
 8002bee:	e05e      	b.n	8002cae <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++)
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	617b      	str	r3, [r7, #20]
 8002bf4:	e04b      	b.n	8002c8e <SSD1306_Putc+0xd2>
	{
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685a      	ldr	r2, [r3, #4]
 8002bfa:	79fb      	ldrb	r3, [r7, #7]
 8002bfc:	3b20      	subs	r3, #32
 8002bfe:	6839      	ldr	r1, [r7, #0]
 8002c00:	7849      	ldrb	r1, [r1, #1]
 8002c02:	fb01 f303 	mul.w	r3, r1, r3
 8002c06:	4619      	mov	r1, r3
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	440b      	add	r3, r1
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	4413      	add	r3, r2
 8002c10:	881b      	ldrh	r3, [r3, #0]
 8002c12:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++)
 8002c14:	2300      	movs	r3, #0
 8002c16:	613b      	str	r3, [r7, #16]
 8002c18:	e030      	b.n	8002c7c <SSD1306_Putc+0xc0>
		{
			if ((b << j) & 0x8000)
 8002c1a:	68fa      	ldr	r2, [r7, #12]
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c22:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d010      	beq.n	8002c4c <SSD1306_Putc+0x90>
			{
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i),
 8002c2a:	4b23      	ldr	r3, [pc, #140]	; (8002cb8 <SSD1306_Putc+0xfc>)
 8002c2c:	881a      	ldrh	r2, [r3, #0]
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	4413      	add	r3, r2
 8002c34:	b298      	uxth	r0, r3
 8002c36:	4b20      	ldr	r3, [pc, #128]	; (8002cb8 <SSD1306_Putc+0xfc>)
 8002c38:	885a      	ldrh	r2, [r3, #2]
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	4413      	add	r3, r2
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	79ba      	ldrb	r2, [r7, #6]
 8002c44:	4619      	mov	r1, r3
 8002c46:	f7ff ff43 	bl	8002ad0 <SSD1306_DrawPixel>
 8002c4a:	e014      	b.n	8002c76 <SSD1306_Putc+0xba>
						(SSD1306_COLOR_t) color);
			}
			else
			{
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i),
 8002c4c:	4b1a      	ldr	r3, [pc, #104]	; (8002cb8 <SSD1306_Putc+0xfc>)
 8002c4e:	881a      	ldrh	r2, [r3, #0]
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	4413      	add	r3, r2
 8002c56:	b298      	uxth	r0, r3
 8002c58:	4b17      	ldr	r3, [pc, #92]	; (8002cb8 <SSD1306_Putc+0xfc>)
 8002c5a:	885a      	ldrh	r2, [r3, #2]
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	4413      	add	r3, r2
 8002c62:	b299      	uxth	r1, r3
 8002c64:	79bb      	ldrb	r3, [r7, #6]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	bf0c      	ite	eq
 8002c6a:	2301      	moveq	r3, #1
 8002c6c:	2300      	movne	r3, #0
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	461a      	mov	r2, r3
 8002c72:	f7ff ff2d 	bl	8002ad0 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++)
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	3301      	adds	r3, #1
 8002c7a:	613b      	str	r3, [r7, #16]
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	461a      	mov	r2, r3
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d3c8      	bcc.n	8002c1a <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++)
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	617b      	str	r3, [r7, #20]
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	785b      	ldrb	r3, [r3, #1]
 8002c92:	461a      	mov	r2, r3
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d3ad      	bcc.n	8002bf6 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8002c9a:	4b07      	ldr	r3, [pc, #28]	; (8002cb8 <SSD1306_Putc+0xfc>)
 8002c9c:	881a      	ldrh	r2, [r3, #0]
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	4413      	add	r3, r2
 8002ca6:	b29a      	uxth	r2, r3
 8002ca8:	4b03      	ldr	r3, [pc, #12]	; (8002cb8 <SSD1306_Putc+0xfc>)
 8002caa:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8002cac:	79fb      	ldrb	r3, [r7, #7]
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3718      	adds	r7, #24
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	200034b4 	.word	0x200034b4

08002cbc <SSD1306_Puts>:

char SSD1306_Puts(char *str, FontDef_t *Font, SSD1306_COLOR_t color)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	60b9      	str	r1, [r7, #8]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str)
 8002cca:	e012      	b.n	8002cf2 <SSD1306_Puts+0x36>
	{
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	79fa      	ldrb	r2, [r7, #7]
 8002cd2:	68b9      	ldr	r1, [r7, #8]
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7ff ff71 	bl	8002bbc <SSD1306_Putc>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	461a      	mov	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d002      	beq.n	8002cec <SSD1306_Puts+0x30>
		{
			/* Return error */
			return *str;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	e008      	b.n	8002cfe <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	3301      	adds	r3, #1
 8002cf0:	60fb      	str	r3, [r7, #12]
	while (*str)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d1e8      	bne.n	8002ccc <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	781b      	ldrb	r3, [r3, #0]
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}

08002d06 <SSD1306_Clear>:
		SSD1306_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, c);
	}
}

void SSD1306_Clear(void)
{
 8002d06:	b580      	push	{r7, lr}
 8002d08:	af00      	add	r7, sp, #0
	SSD1306_Fill(0);
 8002d0a:	2000      	movs	r0, #0
 8002d0c:	f7ff fec8 	bl	8002aa0 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 8002d10:	f7ff fe98 	bl	8002a44 <SSD1306_UpdateScreen>
}
 8002d14:	bf00      	nop
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <ssd1306_I2C_Init>:
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init()
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
	uint32_t p = 250000;
 8002d1e:	4b08      	ldr	r3, [pc, #32]	; (8002d40 <ssd1306_I2C_Init+0x28>)
 8002d20:	607b      	str	r3, [r7, #4]
	while (p > 0)
 8002d22:	e002      	b.n	8002d2a <ssd1306_I2C_Init+0x12>
		p--;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	3b01      	subs	r3, #1
 8002d28:	607b      	str	r3, [r7, #4]
	while (p > 0)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1f9      	bne.n	8002d24 <ssd1306_I2C_Init+0xc>
}
 8002d30:	bf00      	nop
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	0003d090 	.word	0x0003d090

08002d44 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t *data,
		uint16_t count)
{
 8002d44:	b590      	push	{r4, r7, lr}
 8002d46:	b0c7      	sub	sp, #284	; 0x11c
 8002d48:	af02      	add	r7, sp, #8
 8002d4a:	4604      	mov	r4, r0
 8002d4c:	4608      	mov	r0, r1
 8002d4e:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8002d52:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 8002d56:	600a      	str	r2, [r1, #0]
 8002d58:	4619      	mov	r1, r3
 8002d5a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d5e:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002d62:	4622      	mov	r2, r4
 8002d64:	701a      	strb	r2, [r3, #0]
 8002d66:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d6a:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8002d6e:	4602      	mov	r2, r0
 8002d70:	701a      	strb	r2, [r3, #0]
 8002d72:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d76:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002d7a:	460a      	mov	r2, r1
 8002d7c:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8002d7e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d82:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002d86:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002d8a:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 8002d8e:	7812      	ldrb	r2, [r2, #0]
 8002d90:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for (i = 0; i < count; i++)
 8002d92:	2300      	movs	r3, #0
 8002d94:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002d98:	e015      	b.n	8002dc6 <ssd1306_I2C_WriteMulti+0x82>
		dt[i + 1] = data[i];
 8002d9a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002d9e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002da2:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8002da6:	6812      	ldr	r2, [r2, #0]
 8002da8:	441a      	add	r2, r3
 8002daa:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002dae:	3301      	adds	r3, #1
 8002db0:	7811      	ldrb	r1, [r2, #0]
 8002db2:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002db6:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8002dba:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < count; i++)
 8002dbc:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002dc6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002dd0:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002dd4:	8812      	ldrh	r2, [r2, #0]
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d8df      	bhi.n	8002d9a <ssd1306_I2C_WriteMulti+0x56>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count + 1, 10);
 8002dda:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002dde:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	b299      	uxth	r1, r3
 8002de6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002dea:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002dee:	881b      	ldrh	r3, [r3, #0]
 8002df0:	3301      	adds	r3, #1
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	f107 020c 	add.w	r2, r7, #12
 8002df8:	200a      	movs	r0, #10
 8002dfa:	9000      	str	r0, [sp, #0]
 8002dfc:	4803      	ldr	r0, [pc, #12]	; (8002e0c <ssd1306_I2C_WriteMulti+0xc8>)
 8002dfe:	f002 fc01 	bl	8005604 <HAL_I2C_Master_Transmit>
}
 8002e02:	bf00      	nop
 8002e04:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd90      	pop	{r4, r7, pc}
 8002e0c:	20002ef0 	.word	0x20002ef0

08002e10 <ssd1306_I2C_Write>:

void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b086      	sub	sp, #24
 8002e14:	af02      	add	r7, sp, #8
 8002e16:	4603      	mov	r3, r0
 8002e18:	71fb      	strb	r3, [r7, #7]
 8002e1a:	460b      	mov	r3, r1
 8002e1c:	71bb      	strb	r3, [r7, #6]
 8002e1e:	4613      	mov	r3, r2
 8002e20:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8002e22:	79bb      	ldrb	r3, [r7, #6]
 8002e24:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8002e26:	797b      	ldrb	r3, [r7, #5]
 8002e28:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8002e2a:	79fb      	ldrb	r3, [r7, #7]
 8002e2c:	b299      	uxth	r1, r3
 8002e2e:	f107 020c 	add.w	r2, r7, #12
 8002e32:	230a      	movs	r3, #10
 8002e34:	9300      	str	r3, [sp, #0]
 8002e36:	2302      	movs	r3, #2
 8002e38:	4803      	ldr	r0, [pc, #12]	; (8002e48 <ssd1306_I2C_Write+0x38>)
 8002e3a:	f002 fbe3 	bl	8005604 <HAL_I2C_Master_Transmit>
}
 8002e3e:	bf00      	nop
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	20002ef0 	.word	0x20002ef0

08002e4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e52:	2300      	movs	r3, #0
 8002e54:	607b      	str	r3, [r7, #4]
 8002e56:	4b12      	ldr	r3, [pc, #72]	; (8002ea0 <HAL_MspInit+0x54>)
 8002e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e5a:	4a11      	ldr	r2, [pc, #68]	; (8002ea0 <HAL_MspInit+0x54>)
 8002e5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e60:	6453      	str	r3, [r2, #68]	; 0x44
 8002e62:	4b0f      	ldr	r3, [pc, #60]	; (8002ea0 <HAL_MspInit+0x54>)
 8002e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e6a:	607b      	str	r3, [r7, #4]
 8002e6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e6e:	2300      	movs	r3, #0
 8002e70:	603b      	str	r3, [r7, #0]
 8002e72:	4b0b      	ldr	r3, [pc, #44]	; (8002ea0 <HAL_MspInit+0x54>)
 8002e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e76:	4a0a      	ldr	r2, [pc, #40]	; (8002ea0 <HAL_MspInit+0x54>)
 8002e78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e7c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e7e:	4b08      	ldr	r3, [pc, #32]	; (8002ea0 <HAL_MspInit+0x54>)
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e86:	603b      	str	r3, [r7, #0]
 8002e88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	210f      	movs	r1, #15
 8002e8e:	f06f 0001 	mvn.w	r0, #1
 8002e92:	f001 fc8f 	bl	80047b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e96:	bf00      	nop
 8002e98:	3708      	adds	r7, #8
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40023800 	.word	0x40023800

08002ea4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b08e      	sub	sp, #56	; 0x38
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002eac:	2300      	movs	r3, #0
 8002eae:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	60fb      	str	r3, [r7, #12]
 8002eb8:	4b33      	ldr	r3, [pc, #204]	; (8002f88 <HAL_InitTick+0xe4>)
 8002eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebc:	4a32      	ldr	r2, [pc, #200]	; (8002f88 <HAL_InitTick+0xe4>)
 8002ebe:	f043 0302 	orr.w	r3, r3, #2
 8002ec2:	6413      	str	r3, [r2, #64]	; 0x40
 8002ec4:	4b30      	ldr	r3, [pc, #192]	; (8002f88 <HAL_InitTick+0xe4>)
 8002ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec8:	f003 0302 	and.w	r3, r3, #2
 8002ecc:	60fb      	str	r3, [r7, #12]
 8002ece:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002ed0:	f107 0210 	add.w	r2, r7, #16
 8002ed4:	f107 0314 	add.w	r3, r7, #20
 8002ed8:	4611      	mov	r1, r2
 8002eda:	4618      	mov	r0, r3
 8002edc:	f004 fbc4 	bl	8007668 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002ee0:	6a3b      	ldr	r3, [r7, #32]
 8002ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d103      	bne.n	8002ef2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002eea:	f004 fba9 	bl	8007640 <HAL_RCC_GetPCLK1Freq>
 8002eee:	6378      	str	r0, [r7, #52]	; 0x34
 8002ef0:	e004      	b.n	8002efc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002ef2:	f004 fba5 	bl	8007640 <HAL_RCC_GetPCLK1Freq>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	005b      	lsls	r3, r3, #1
 8002efa:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002efc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002efe:	4a23      	ldr	r2, [pc, #140]	; (8002f8c <HAL_InitTick+0xe8>)
 8002f00:	fba2 2303 	umull	r2, r3, r2, r3
 8002f04:	0c9b      	lsrs	r3, r3, #18
 8002f06:	3b01      	subs	r3, #1
 8002f08:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8002f0a:	4b21      	ldr	r3, [pc, #132]	; (8002f90 <HAL_InitTick+0xec>)
 8002f0c:	4a21      	ldr	r2, [pc, #132]	; (8002f94 <HAL_InitTick+0xf0>)
 8002f0e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8002f10:	4b1f      	ldr	r3, [pc, #124]	; (8002f90 <HAL_InitTick+0xec>)
 8002f12:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002f16:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8002f18:	4a1d      	ldr	r2, [pc, #116]	; (8002f90 <HAL_InitTick+0xec>)
 8002f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f1c:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8002f1e:	4b1c      	ldr	r3, [pc, #112]	; (8002f90 <HAL_InitTick+0xec>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f24:	4b1a      	ldr	r3, [pc, #104]	; (8002f90 <HAL_InitTick+0xec>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f2a:	4b19      	ldr	r3, [pc, #100]	; (8002f90 <HAL_InitTick+0xec>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8002f30:	4817      	ldr	r0, [pc, #92]	; (8002f90 <HAL_InitTick+0xec>)
 8002f32:	f007 f83f 	bl	8009fb4 <HAL_TIM_Base_Init>
 8002f36:	4603      	mov	r3, r0
 8002f38:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002f3c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d11b      	bne.n	8002f7c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8002f44:	4812      	ldr	r0, [pc, #72]	; (8002f90 <HAL_InitTick+0xec>)
 8002f46:	f007 f915 	bl	800a174 <HAL_TIM_Base_Start_IT>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002f50:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d111      	bne.n	8002f7c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002f58:	201d      	movs	r0, #29
 8002f5a:	f001 fc47 	bl	80047ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2b0f      	cmp	r3, #15
 8002f62:	d808      	bhi.n	8002f76 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8002f64:	2200      	movs	r2, #0
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	201d      	movs	r0, #29
 8002f6a:	f001 fc23 	bl	80047b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002f6e:	4a0a      	ldr	r2, [pc, #40]	; (8002f98 <HAL_InitTick+0xf4>)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6013      	str	r3, [r2, #0]
 8002f74:	e002      	b.n	8002f7c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002f7c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3738      	adds	r7, #56	; 0x38
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	40023800 	.word	0x40023800
 8002f8c:	431bde83 	.word	0x431bde83
 8002f90:	200034bc 	.word	0x200034bc
 8002f94:	40000400 	.word	0x40000400
 8002f98:	2000000c 	.word	0x2000000c

08002f9c <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1;
volatile uint8_t Timer2;
void SDTimer_Handler(void)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	af00      	add	r7, sp, #0
	if (Timer1 > 0)
 8002fa0:	4b0e      	ldr	r3, [pc, #56]	; (8002fdc <SDTimer_Handler+0x40>)
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d006      	beq.n	8002fb8 <SDTimer_Handler+0x1c>
		Timer1--;
 8002faa:	4b0c      	ldr	r3, [pc, #48]	; (8002fdc <SDTimer_Handler+0x40>)
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	b2da      	uxtb	r2, r3
 8002fb4:	4b09      	ldr	r3, [pc, #36]	; (8002fdc <SDTimer_Handler+0x40>)
 8002fb6:	701a      	strb	r2, [r3, #0]

	if (Timer2 > 0)
 8002fb8:	4b09      	ldr	r3, [pc, #36]	; (8002fe0 <SDTimer_Handler+0x44>)
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d006      	beq.n	8002fd0 <SDTimer_Handler+0x34>
		Timer2--;
 8002fc2:	4b07      	ldr	r3, [pc, #28]	; (8002fe0 <SDTimer_Handler+0x44>)
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	3b01      	subs	r3, #1
 8002fca:	b2da      	uxtb	r2, r3
 8002fcc:	4b04      	ldr	r3, [pc, #16]	; (8002fe0 <SDTimer_Handler+0x44>)
 8002fce:	701a      	strb	r2, [r3, #0]
}
 8002fd0:	bf00      	nop
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr
 8002fda:	bf00      	nop
 8002fdc:	20003505 	.word	0x20003505
 8002fe0:	20003506 	.word	0x20003506

08002fe4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8002fe8:	e7fe      	b.n	8002fe8 <NMI_Handler+0x4>

08002fea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fea:	b480      	push	{r7}
 8002fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fee:	e7fe      	b.n	8002fee <HardFault_Handler+0x4>

08002ff0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ff4:	e7fe      	b.n	8002ff4 <MemManage_Handler+0x4>

08002ff6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ffa:	e7fe      	b.n	8002ffa <BusFault_Handler+0x4>

08002ffc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003000:	e7fe      	b.n	8003000 <UsageFault_Handler+0x4>

08003002 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003002:	b480      	push	{r7}
 8003004:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003006:	bf00      	nop
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	FatFsCnt++;
 8003014:	4b0a      	ldr	r3, [pc, #40]	; (8003040 <TIM3_IRQHandler+0x30>)
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	b2db      	uxtb	r3, r3
 800301a:	3301      	adds	r3, #1
 800301c:	b2da      	uxtb	r2, r3
 800301e:	4b08      	ldr	r3, [pc, #32]	; (8003040 <TIM3_IRQHandler+0x30>)
 8003020:	701a      	strb	r2, [r3, #0]
	if (FatFsCnt >= 10)
 8003022:	4b07      	ldr	r3, [pc, #28]	; (8003040 <TIM3_IRQHandler+0x30>)
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	b2db      	uxtb	r3, r3
 8003028:	2b09      	cmp	r3, #9
 800302a:	d904      	bls.n	8003036 <TIM3_IRQHandler+0x26>
	{
		FatFsCnt = 0;
 800302c:	4b04      	ldr	r3, [pc, #16]	; (8003040 <TIM3_IRQHandler+0x30>)
 800302e:	2200      	movs	r2, #0
 8003030:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 8003032:	f7ff ffb3 	bl	8002f9c <SDTimer_Handler>
	}
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003036:	4803      	ldr	r0, [pc, #12]	; (8003044 <TIM3_IRQHandler+0x34>)
 8003038:	f007 f965 	bl	800a306 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800303c:	bf00      	nop
 800303e:	bd80      	pop	{r7, pc}
 8003040:	20003504 	.word	0x20003504
 8003044:	200034bc 	.word	0x200034bc

08003048 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800304c:	4802      	ldr	r0, [pc, #8]	; (8003058 <SDIO_IRQHandler+0x10>)
 800304e:	f006 f909 	bl	8009264 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8003052:	bf00      	nop
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	20002f70 	.word	0x20002f70

0800305c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003060:	4802      	ldr	r0, [pc, #8]	; (800306c <DMA2_Stream2_IRQHandler+0x10>)
 8003062:	f001 fd69 	bl	8004b38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003066:	bf00      	nop
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	20000a6c 	.word	0x20000a6c

08003070 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8003074:	4802      	ldr	r0, [pc, #8]	; (8003080 <DMA2_Stream3_IRQHandler+0x10>)
 8003076:	f001 fd5f 	bl	8004b38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800307a:	bf00      	nop
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	20002ff4 	.word	0x20002ff4

08003084 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003088:	4802      	ldr	r0, [pc, #8]	; (8003094 <OTG_FS_IRQHandler+0x10>)
 800308a:	f003 f847 	bl	800611c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800308e:	bf00      	nop
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	20007bbc 	.word	0x20007bbc

08003098 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800309c:	4802      	ldr	r0, [pc, #8]	; (80030a8 <DMA2_Stream6_IRQHandler+0x10>)
 800309e:	f001 fd4b 	bl	8004b38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80030a2:	bf00      	nop
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	20003054 	.word	0x20003054

080030ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
	return 1;
 80030b0:	2301      	movs	r3, #1
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr

080030bc <_kill>:

int _kill(int pid, int sig)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
	(void) pid;
	(void) sig;
	errno = EINVAL;
 80030c6:	f015 ffa3 	bl	8019010 <__errno>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2216      	movs	r2, #22
 80030ce:	601a      	str	r2, [r3, #0]
	return -1;
 80030d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3708      	adds	r7, #8
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <_exit>:

void _exit(int status)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80030e4:	f04f 31ff 	mov.w	r1, #4294967295
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f7ff ffe7 	bl	80030bc <_kill>
	while (1)
 80030ee:	e7fe      	b.n	80030ee <_exit+0x12>

080030f0 <_read>:
	{
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	60b9      	str	r1, [r7, #8]
 80030fa:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030fc:	2300      	movs	r3, #0
 80030fe:	617b      	str	r3, [r7, #20]
 8003100:	e00a      	b.n	8003118 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003102:	f3af 8000 	nop.w
 8003106:	4601      	mov	r1, r0
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	1c5a      	adds	r2, r3, #1
 800310c:	60ba      	str	r2, [r7, #8]
 800310e:	b2ca      	uxtb	r2, r1
 8003110:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	3301      	adds	r3, #1
 8003116:	617b      	str	r3, [r7, #20]
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	429a      	cmp	r2, r3
 800311e:	dbf0      	blt.n	8003102 <_read+0x12>
	}

	return len;
 8003120:	687b      	ldr	r3, [r7, #4]
}
 8003122:	4618      	mov	r0, r3
 8003124:	3718      	adds	r7, #24
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b086      	sub	sp, #24
 800312e:	af00      	add	r7, sp, #0
 8003130:	60f8      	str	r0, [r7, #12]
 8003132:	60b9      	str	r1, [r7, #8]
 8003134:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003136:	2300      	movs	r3, #0
 8003138:	617b      	str	r3, [r7, #20]
 800313a:	e009      	b.n	8003150 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	1c5a      	adds	r2, r3, #1
 8003140:	60ba      	str	r2, [r7, #8]
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff f8ba 	bl	80022be <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	3301      	adds	r3, #1
 800314e:	617b      	str	r3, [r7, #20]
 8003150:	697a      	ldr	r2, [r7, #20]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	429a      	cmp	r2, r3
 8003156:	dbf1      	blt.n	800313c <_write+0x12>
	}
	return len;
 8003158:	687b      	ldr	r3, [r7, #4]
}
 800315a:	4618      	mov	r0, r3
 800315c:	3718      	adds	r7, #24
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}

08003162 <_close>:

int _close(int file)
{
 8003162:	b480      	push	{r7}
 8003164:	b083      	sub	sp, #12
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 800316a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800316e:	4618      	mov	r0, r3
 8003170:	370c      	adds	r7, #12
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr

0800317a <_fstat>:

int _fstat(int file, struct stat *st)
{
 800317a:	b480      	push	{r7}
 800317c:	b083      	sub	sp, #12
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]
 8003182:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800318a:	605a      	str	r2, [r3, #4]
	return 0;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr

0800319a <_isatty>:

int _isatty(int file)
{
 800319a:	b480      	push	{r7}
 800319c:	b083      	sub	sp, #12
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 80031a2:	2301      	movs	r3, #1
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	370c      	adds	r7, #12
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3714      	adds	r7, #20
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
	...

080031cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b086      	sub	sp, #24
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 80031d4:	4a14      	ldr	r2, [pc, #80]	; (8003228 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 80031d6:	4b15      	ldr	r3, [pc, #84]	; (800322c <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end)
 80031e0:	4b13      	ldr	r3, [pc, #76]	; (8003230 <_sbrk+0x64>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d102      	bne.n	80031ee <_sbrk+0x22>
	{
		__sbrk_heap_end = &_end;
 80031e8:	4b11      	ldr	r3, [pc, #68]	; (8003230 <_sbrk+0x64>)
 80031ea:	4a12      	ldr	r2, [pc, #72]	; (8003234 <_sbrk+0x68>)
 80031ec:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap)
 80031ee:	4b10      	ldr	r3, [pc, #64]	; (8003230 <_sbrk+0x64>)
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4413      	add	r3, r2
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d207      	bcs.n	800320c <_sbrk+0x40>
	{
		errno = ENOMEM;
 80031fc:	f015 ff08 	bl	8019010 <__errno>
 8003200:	4603      	mov	r3, r0
 8003202:	220c      	movs	r2, #12
 8003204:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8003206:	f04f 33ff 	mov.w	r3, #4294967295
 800320a:	e009      	b.n	8003220 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 800320c:	4b08      	ldr	r3, [pc, #32]	; (8003230 <_sbrk+0x64>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8003212:	4b07      	ldr	r3, [pc, #28]	; (8003230 <_sbrk+0x64>)
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4413      	add	r3, r2
 800321a:	4a05      	ldr	r2, [pc, #20]	; (8003230 <_sbrk+0x64>)
 800321c:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 800321e:	68fb      	ldr	r3, [r7, #12]
}
 8003220:	4618      	mov	r0, r3
 8003222:	3718      	adds	r7, #24
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	20020000 	.word	0x20020000
 800322c:	00000800 	.word	0x00000800
 8003230:	20003508 	.word	0x20003508
 8003234:	20008490 	.word	0x20008490

08003238 <SystemInit>:
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void)
{
 8003238:	b480      	push	{r7}
 800323a:	af00      	add	r7, sp, #0
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 800323c:	4b06      	ldr	r3, [pc, #24]	; (8003258 <SystemInit+0x20>)
 800323e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003242:	4a05      	ldr	r2, [pc, #20]	; (8003258 <SystemInit+0x20>)
 8003244:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003248:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800324c:	bf00      	nop
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	e000ed00 	.word	0xe000ed00

0800325c <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b08e      	sub	sp, #56	; 0x38
 8003260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003262:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003266:	2200      	movs	r2, #0
 8003268:	601a      	str	r2, [r3, #0]
 800326a:	605a      	str	r2, [r3, #4]
 800326c:	609a      	str	r2, [r3, #8]
 800326e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003270:	f107 0320 	add.w	r3, r7, #32
 8003274:	2200      	movs	r2, #0
 8003276:	601a      	str	r2, [r3, #0]
 8003278:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800327a:	1d3b      	adds	r3, r7, #4
 800327c:	2200      	movs	r2, #0
 800327e:	601a      	str	r2, [r3, #0]
 8003280:	605a      	str	r2, [r3, #4]
 8003282:	609a      	str	r2, [r3, #8]
 8003284:	60da      	str	r2, [r3, #12]
 8003286:	611a      	str	r2, [r3, #16]
 8003288:	615a      	str	r2, [r3, #20]
 800328a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800328c:	4b2b      	ldr	r3, [pc, #172]	; (800333c <MX_TIM2_Init+0xe0>)
 800328e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003292:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4200-1;
 8003294:	4b29      	ldr	r3, [pc, #164]	; (800333c <MX_TIM2_Init+0xe0>)
 8003296:	f241 0267 	movw	r2, #4199	; 0x1067
 800329a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800329c:	4b27      	ldr	r3, [pc, #156]	; (800333c <MX_TIM2_Init+0xe0>)
 800329e:	2200      	movs	r2, #0
 80032a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80032a2:	4b26      	ldr	r3, [pc, #152]	; (800333c <MX_TIM2_Init+0xe0>)
 80032a4:	2263      	movs	r2, #99	; 0x63
 80032a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032a8:	4b24      	ldr	r3, [pc, #144]	; (800333c <MX_TIM2_Init+0xe0>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032ae:	4b23      	ldr	r3, [pc, #140]	; (800333c <MX_TIM2_Init+0xe0>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80032b4:	4821      	ldr	r0, [pc, #132]	; (800333c <MX_TIM2_Init+0xe0>)
 80032b6:	f006 fe7d 	bl	8009fb4 <HAL_TIM_Base_Init>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80032c0:	f7ff f8a8 	bl	8002414 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032c8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80032ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80032ce:	4619      	mov	r1, r3
 80032d0:	481a      	ldr	r0, [pc, #104]	; (800333c <MX_TIM2_Init+0xe0>)
 80032d2:	f007 f9e3 	bl	800a69c <HAL_TIM_ConfigClockSource>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d001      	beq.n	80032e0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80032dc:	f7ff f89a 	bl	8002414 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80032e0:	4816      	ldr	r0, [pc, #88]	; (800333c <MX_TIM2_Init+0xe0>)
 80032e2:	f006 ffb7 	bl	800a254 <HAL_TIM_PWM_Init>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80032ec:	f7ff f892 	bl	8002414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80032f0:	2320      	movs	r3, #32
 80032f2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032f4:	2300      	movs	r3, #0
 80032f6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80032f8:	f107 0320 	add.w	r3, r7, #32
 80032fc:	4619      	mov	r1, r3
 80032fe:	480f      	ldr	r0, [pc, #60]	; (800333c <MX_TIM2_Init+0xe0>)
 8003300:	f007 fda6 	bl	800ae50 <HAL_TIMEx_MasterConfigSynchronization>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800330a:	f7ff f883 	bl	8002414 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800330e:	2360      	movs	r3, #96	; 0x60
 8003310:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003312:	2300      	movs	r3, #0
 8003314:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003316:	2300      	movs	r3, #0
 8003318:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800331a:	2300      	movs	r3, #0
 800331c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800331e:	1d3b      	adds	r3, r7, #4
 8003320:	2200      	movs	r2, #0
 8003322:	4619      	mov	r1, r3
 8003324:	4805      	ldr	r0, [pc, #20]	; (800333c <MX_TIM2_Init+0xe0>)
 8003326:	f007 f8f7 	bl	800a518 <HAL_TIM_PWM_ConfigChannel>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d001      	beq.n	8003334 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003330:	f7ff f870 	bl	8002414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003334:	bf00      	nop
 8003336:	3738      	adds	r7, #56	; 0x38
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	2000350c 	.word	0x2000350c

08003340 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b082      	sub	sp, #8
 8003344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003346:	463b      	mov	r3, r7
 8003348:	2200      	movs	r2, #0
 800334a:	601a      	str	r2, [r3, #0]
 800334c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800334e:	4b15      	ldr	r3, [pc, #84]	; (80033a4 <MX_TIM6_Init+0x64>)
 8003350:	4a15      	ldr	r2, [pc, #84]	; (80033a8 <MX_TIM6_Init+0x68>)
 8003352:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 42000-1;
 8003354:	4b13      	ldr	r3, [pc, #76]	; (80033a4 <MX_TIM6_Init+0x64>)
 8003356:	f24a 420f 	movw	r2, #41999	; 0xa40f
 800335a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800335c:	4b11      	ldr	r3, [pc, #68]	; (80033a4 <MX_TIM6_Init+0x64>)
 800335e:	2200      	movs	r2, #0
 8003360:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8003362:	4b10      	ldr	r3, [pc, #64]	; (80033a4 <MX_TIM6_Init+0x64>)
 8003364:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003368:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800336a:	4b0e      	ldr	r3, [pc, #56]	; (80033a4 <MX_TIM6_Init+0x64>)
 800336c:	2200      	movs	r2, #0
 800336e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003370:	480c      	ldr	r0, [pc, #48]	; (80033a4 <MX_TIM6_Init+0x64>)
 8003372:	f006 fe1f 	bl	8009fb4 <HAL_TIM_Base_Init>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800337c:	f7ff f84a 	bl	8002414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003380:	2300      	movs	r3, #0
 8003382:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003384:	2300      	movs	r3, #0
 8003386:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003388:	463b      	mov	r3, r7
 800338a:	4619      	mov	r1, r3
 800338c:	4805      	ldr	r0, [pc, #20]	; (80033a4 <MX_TIM6_Init+0x64>)
 800338e:	f007 fd5f 	bl	800ae50 <HAL_TIMEx_MasterConfigSynchronization>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d001      	beq.n	800339c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003398:	f7ff f83c 	bl	8002414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800339c:	bf00      	nop
 800339e:	3708      	adds	r7, #8
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	20003554 	.word	0x20003554
 80033a8:	40001000 	.word	0x40001000

080033ac <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b096      	sub	sp, #88	; 0x58
 80033b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033b2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80033b6:	2200      	movs	r2, #0
 80033b8:	601a      	str	r2, [r3, #0]
 80033ba:	605a      	str	r2, [r3, #4]
 80033bc:	609a      	str	r2, [r3, #8]
 80033be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033c0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80033c4:	2200      	movs	r2, #0
 80033c6:	601a      	str	r2, [r3, #0]
 80033c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80033ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033ce:	2200      	movs	r2, #0
 80033d0:	601a      	str	r2, [r3, #0]
 80033d2:	605a      	str	r2, [r3, #4]
 80033d4:	609a      	str	r2, [r3, #8]
 80033d6:	60da      	str	r2, [r3, #12]
 80033d8:	611a      	str	r2, [r3, #16]
 80033da:	615a      	str	r2, [r3, #20]
 80033dc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80033de:	1d3b      	adds	r3, r7, #4
 80033e0:	2220      	movs	r2, #32
 80033e2:	2100      	movs	r1, #0
 80033e4:	4618      	mov	r0, r3
 80033e6:	f015 fd4b 	bl	8018e80 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80033ea:	4b3d      	ldr	r3, [pc, #244]	; (80034e0 <MX_TIM8_Init+0x134>)
 80033ec:	4a3d      	ldr	r2, [pc, #244]	; (80034e4 <MX_TIM8_Init+0x138>)
 80033ee:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 1800-1;
 80033f0:	4b3b      	ldr	r3, [pc, #236]	; (80034e0 <MX_TIM8_Init+0x134>)
 80033f2:	f240 7207 	movw	r2, #1799	; 0x707
 80033f6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033f8:	4b39      	ldr	r3, [pc, #228]	; (80034e0 <MX_TIM8_Init+0x134>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 270-1;
 80033fe:	4b38      	ldr	r3, [pc, #224]	; (80034e0 <MX_TIM8_Init+0x134>)
 8003400:	f240 120d 	movw	r2, #269	; 0x10d
 8003404:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003406:	4b36      	ldr	r3, [pc, #216]	; (80034e0 <MX_TIM8_Init+0x134>)
 8003408:	2200      	movs	r2, #0
 800340a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800340c:	4b34      	ldr	r3, [pc, #208]	; (80034e0 <MX_TIM8_Init+0x134>)
 800340e:	2200      	movs	r2, #0
 8003410:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003412:	4b33      	ldr	r3, [pc, #204]	; (80034e0 <MX_TIM8_Init+0x134>)
 8003414:	2200      	movs	r2, #0
 8003416:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003418:	4831      	ldr	r0, [pc, #196]	; (80034e0 <MX_TIM8_Init+0x134>)
 800341a:	f006 fdcb 	bl	8009fb4 <HAL_TIM_Base_Init>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d001      	beq.n	8003428 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8003424:	f7fe fff6 	bl	8002414 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003428:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800342c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800342e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003432:	4619      	mov	r1, r3
 8003434:	482a      	ldr	r0, [pc, #168]	; (80034e0 <MX_TIM8_Init+0x134>)
 8003436:	f007 f931 	bl	800a69c <HAL_TIM_ConfigClockSource>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d001      	beq.n	8003444 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8003440:	f7fe ffe8 	bl	8002414 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003444:	4826      	ldr	r0, [pc, #152]	; (80034e0 <MX_TIM8_Init+0x134>)
 8003446:	f006 ff05 	bl	800a254 <HAL_TIM_PWM_Init>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8003450:	f7fe ffe0 	bl	8002414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003454:	2320      	movs	r3, #32
 8003456:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003458:	2300      	movs	r3, #0
 800345a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800345c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003460:	4619      	mov	r1, r3
 8003462:	481f      	ldr	r0, [pc, #124]	; (80034e0 <MX_TIM8_Init+0x134>)
 8003464:	f007 fcf4 	bl	800ae50 <HAL_TIMEx_MasterConfigSynchronization>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
 800346e:	f7fe ffd1 	bl	8002414 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003472:	2360      	movs	r3, #96	; 0x60
 8003474:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003476:	2300      	movs	r3, #0
 8003478:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800347a:	2300      	movs	r3, #0
 800347c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800347e:	2300      	movs	r3, #0
 8003480:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003482:	2300      	movs	r3, #0
 8003484:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003486:	2300      	movs	r3, #0
 8003488:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800348a:	2300      	movs	r3, #0
 800348c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800348e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003492:	2200      	movs	r2, #0
 8003494:	4619      	mov	r1, r3
 8003496:	4812      	ldr	r0, [pc, #72]	; (80034e0 <MX_TIM8_Init+0x134>)
 8003498:	f007 f83e 	bl	800a518 <HAL_TIM_PWM_ConfigChannel>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 80034a2:	f7fe ffb7 	bl	8002414 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80034a6:	2300      	movs	r3, #0
 80034a8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80034aa:	2300      	movs	r3, #0
 80034ac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80034ae:	2300      	movs	r3, #0
 80034b0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80034b2:	2300      	movs	r3, #0
 80034b4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80034b6:	2300      	movs	r3, #0
 80034b8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80034ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80034be:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80034c0:	2300      	movs	r3, #0
 80034c2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80034c4:	1d3b      	adds	r3, r7, #4
 80034c6:	4619      	mov	r1, r3
 80034c8:	4805      	ldr	r0, [pc, #20]	; (80034e0 <MX_TIM8_Init+0x134>)
 80034ca:	f007 fd3d 	bl	800af48 <HAL_TIMEx_ConfigBreakDeadTime>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d001      	beq.n	80034d8 <MX_TIM8_Init+0x12c>
  {
    Error_Handler();
 80034d4:	f7fe ff9e 	bl	8002414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80034d8:	bf00      	nop
 80034da:	3758      	adds	r7, #88	; 0x58
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	2000359c 	.word	0x2000359c
 80034e4:	40010400 	.word	0x40010400

080034e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b087      	sub	sp, #28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034f8:	d10e      	bne.n	8003518 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80034fa:	2300      	movs	r3, #0
 80034fc:	617b      	str	r3, [r7, #20]
 80034fe:	4b1d      	ldr	r3, [pc, #116]	; (8003574 <HAL_TIM_Base_MspInit+0x8c>)
 8003500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003502:	4a1c      	ldr	r2, [pc, #112]	; (8003574 <HAL_TIM_Base_MspInit+0x8c>)
 8003504:	f043 0301 	orr.w	r3, r3, #1
 8003508:	6413      	str	r3, [r2, #64]	; 0x40
 800350a:	4b1a      	ldr	r3, [pc, #104]	; (8003574 <HAL_TIM_Base_MspInit+0x8c>)
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	f003 0301 	and.w	r3, r3, #1
 8003512:	617b      	str	r3, [r7, #20]
 8003514:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8003516:	e026      	b.n	8003566 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM6)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a16      	ldr	r2, [pc, #88]	; (8003578 <HAL_TIM_Base_MspInit+0x90>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d10e      	bne.n	8003540 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003522:	2300      	movs	r3, #0
 8003524:	613b      	str	r3, [r7, #16]
 8003526:	4b13      	ldr	r3, [pc, #76]	; (8003574 <HAL_TIM_Base_MspInit+0x8c>)
 8003528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352a:	4a12      	ldr	r2, [pc, #72]	; (8003574 <HAL_TIM_Base_MspInit+0x8c>)
 800352c:	f043 0310 	orr.w	r3, r3, #16
 8003530:	6413      	str	r3, [r2, #64]	; 0x40
 8003532:	4b10      	ldr	r3, [pc, #64]	; (8003574 <HAL_TIM_Base_MspInit+0x8c>)
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	f003 0310 	and.w	r3, r3, #16
 800353a:	613b      	str	r3, [r7, #16]
 800353c:	693b      	ldr	r3, [r7, #16]
}
 800353e:	e012      	b.n	8003566 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM8)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a0d      	ldr	r2, [pc, #52]	; (800357c <HAL_TIM_Base_MspInit+0x94>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d10d      	bne.n	8003566 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800354a:	2300      	movs	r3, #0
 800354c:	60fb      	str	r3, [r7, #12]
 800354e:	4b09      	ldr	r3, [pc, #36]	; (8003574 <HAL_TIM_Base_MspInit+0x8c>)
 8003550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003552:	4a08      	ldr	r2, [pc, #32]	; (8003574 <HAL_TIM_Base_MspInit+0x8c>)
 8003554:	f043 0302 	orr.w	r3, r3, #2
 8003558:	6453      	str	r3, [r2, #68]	; 0x44
 800355a:	4b06      	ldr	r3, [pc, #24]	; (8003574 <HAL_TIM_Base_MspInit+0x8c>)
 800355c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	60fb      	str	r3, [r7, #12]
 8003564:	68fb      	ldr	r3, [r7, #12]
}
 8003566:	bf00      	nop
 8003568:	371c      	adds	r7, #28
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	40023800 	.word	0x40023800
 8003578:	40001000 	.word	0x40001000
 800357c:	40010400 	.word	0x40010400

08003580 <startAdcDma>:
 */
/******************************************************************************
 * Function Definitions
 *******************************************************************************/
void startAdcDma(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
	osDelayUntil((uint32_t*) osKernelSysTick(), SD_INIT_TIME);
 8003584:	f010 fedc 	bl	8014340 <osKernelSysTick>
 8003588:	4603      	mov	r3, r0
 800358a:	210a      	movs	r1, #10
 800358c:	4618      	mov	r0, r3
 800358e:	f011 f8ed 	bl	801476c <osDelayUntil>
	HAL_ADC_Start_DMA(TRAVEL_SENSOR_ADC_CHANNEL, (uint32_t*) adcDataWrite,
 8003592:	22c0      	movs	r2, #192	; 0xc0
 8003594:	4905      	ldr	r1, [pc, #20]	; (80035ac <startAdcDma+0x2c>)
 8003596:	4806      	ldr	r0, [pc, #24]	; (80035b0 <startAdcDma+0x30>)
 8003598:	f000 fc30 	bl	8003dfc <HAL_ADC_Start_DMA>
	TRAVEL_SENSOR_BUFFER_SIZE);
#ifdef CHECK_SAMPLE_TIME
	HAL_TIM_Base_Start(TRAVEL_SENSOR_TIMER_SAMPLE_CHECK);
 800359c:	4805      	ldr	r0, [pc, #20]	; (80035b4 <startAdcDma+0x34>)
 800359e:	f006 fd59 	bl	800a054 <HAL_TIM_Base_Start>
#endif
	HAL_TIM_Base_Start(TRAVEL_SENSOR_ADC_TRIGER_TIMER);
 80035a2:	4805      	ldr	r0, [pc, #20]	; (80035b8 <startAdcDma+0x38>)
 80035a4:	f006 fd56 	bl	800a054 <HAL_TIM_Base_Start>
}
 80035a8:	bf00      	nop
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	200035f0 	.word	0x200035f0
 80035b0:	20000a24 	.word	0x20000a24
 80035b4:	20003554 	.word	0x20003554
 80035b8:	2000350c 	.word	0x2000350c

080035bc <stopAdcDma>:
void stopAdcDma(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	af00      	add	r7, sp, #0
	HAL_ADC_Stop_DMA(TRAVEL_SENSOR_ADC_CHANNEL);
 80035c0:	4805      	ldr	r0, [pc, #20]	; (80035d8 <stopAdcDma+0x1c>)
 80035c2:	f000 fd2b 	bl	800401c <HAL_ADC_Stop_DMA>
#ifdef CHECK_SAMPLE_TIME
	HAL_TIM_Base_Stop(TRAVEL_SENSOR_TIMER_SAMPLE_CHECK);
 80035c6:	4805      	ldr	r0, [pc, #20]	; (80035dc <stopAdcDma+0x20>)
 80035c8:	f006 fdac 	bl	800a124 <HAL_TIM_Base_Stop>
#endif
	HAL_TIM_Base_Stop(TRAVEL_SENSOR_ADC_TRIGER_TIMER);
 80035cc:	4804      	ldr	r0, [pc, #16]	; (80035e0 <stopAdcDma+0x24>)
 80035ce:	f006 fda9 	bl	800a124 <HAL_TIM_Base_Stop>
}
 80035d2:	bf00      	nop
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	20000a24 	.word	0x20000a24
 80035dc:	20003554 	.word	0x20003554
 80035e0:	2000350c 	.word	0x2000350c

080035e4 <travelPressureSensorCalibration>:
int travelPressureSensorCalibration(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
	int status;

		memset(&calibrationValues, 0, sizeof(calibration_t));
 80035ea:	220c      	movs	r2, #12
 80035ec:	2100      	movs	r1, #0
 80035ee:	4857      	ldr	r0, [pc, #348]	; (800374c <travelPressureSensorCalibration+0x168>)
 80035f0:	f015 fc46 	bl	8018e80 <memset>
		normalizeTravelData(inBufPtr);
 80035f4:	4b56      	ldr	r3, [pc, #344]	; (8003750 <travelPressureSensorCalibration+0x16c>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4618      	mov	r0, r3
 80035fa:	f000 fa7f 	bl	8003afc <normalizeTravelData>
		for (int i = 0; i <= TRAVEL_SENSOR_BUFFER_SIZE / 2 - NUMBER_OF_SENSORS;
 80035fe:	2300      	movs	r3, #0
 8003600:	607b      	str	r3, [r7, #4]
 8003602:	e06d      	b.n	80036e0 <travelPressureSensorCalibration+0xfc>
				i += NUMBER_OF_SENSORS)
		{
			calibrationValues.rearTravelSensor += outBufPtr[i
 8003604:	4b53      	ldr	r3, [pc, #332]	; (8003754 <travelPressureSensorCalibration+0x170>)
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	3301      	adds	r3, #1
 800360c:	005b      	lsls	r3, r3, #1
 800360e:	4413      	add	r3, r2
 8003610:	881b      	ldrh	r3, [r3, #0]
 8003612:	b219      	sxth	r1, r3
 8003614:	4b4d      	ldr	r3, [pc, #308]	; (800374c <travelPressureSensorCalibration+0x168>)
 8003616:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800361a:	b29a      	uxth	r2, r3
 800361c:	b28b      	uxth	r3, r1
 800361e:	4413      	add	r3, r2
 8003620:	b29b      	uxth	r3, r3
 8003622:	b21a      	sxth	r2, r3
 8003624:	4b49      	ldr	r3, [pc, #292]	; (800374c <travelPressureSensorCalibration+0x168>)
 8003626:	805a      	strh	r2, [r3, #2]
					+ REAR_TRAVEL_BUFFER_POSITION];
			calibrationValues.frontTravelSensor += outBufPtr[i
 8003628:	4b4a      	ldr	r3, [pc, #296]	; (8003754 <travelPressureSensorCalibration+0x170>)
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	4413      	add	r3, r2
 8003632:	881b      	ldrh	r3, [r3, #0]
 8003634:	b219      	sxth	r1, r3
 8003636:	4b45      	ldr	r3, [pc, #276]	; (800374c <travelPressureSensorCalibration+0x168>)
 8003638:	f9b3 3000 	ldrsh.w	r3, [r3]
 800363c:	b29a      	uxth	r2, r3
 800363e:	b28b      	uxth	r3, r1
 8003640:	4413      	add	r3, r2
 8003642:	b29b      	uxth	r3, r3
 8003644:	b21a      	sxth	r2, r3
 8003646:	4b41      	ldr	r3, [pc, #260]	; (800374c <travelPressureSensorCalibration+0x168>)
 8003648:	801a      	strh	r2, [r3, #0]
					+ FRONT_TRAVEL_BUFFER_POSITION];
			calibrationValues.rearPressureSensor += outBufPtr[i
 800364a:	4b42      	ldr	r3, [pc, #264]	; (8003754 <travelPressureSensorCalibration+0x170>)
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	3303      	adds	r3, #3
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	4413      	add	r3, r2
 8003656:	881b      	ldrh	r3, [r3, #0]
 8003658:	b219      	sxth	r1, r3
 800365a:	4b3c      	ldr	r3, [pc, #240]	; (800374c <travelPressureSensorCalibration+0x168>)
 800365c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003660:	b29a      	uxth	r2, r3
 8003662:	b28b      	uxth	r3, r1
 8003664:	4413      	add	r3, r2
 8003666:	b29b      	uxth	r3, r3
 8003668:	b21a      	sxth	r2, r3
 800366a:	4b38      	ldr	r3, [pc, #224]	; (800374c <travelPressureSensorCalibration+0x168>)
 800366c:	80da      	strh	r2, [r3, #6]
					+ REAR_PRESSURE_BUFFER_POSITION];
			calibrationValues.frontPressureSensor += outBufPtr[i
 800366e:	4b39      	ldr	r3, [pc, #228]	; (8003754 <travelPressureSensorCalibration+0x170>)
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	3302      	adds	r3, #2
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	4413      	add	r3, r2
 800367a:	881b      	ldrh	r3, [r3, #0]
 800367c:	b219      	sxth	r1, r3
 800367e:	4b33      	ldr	r3, [pc, #204]	; (800374c <travelPressureSensorCalibration+0x168>)
 8003680:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003684:	b29a      	uxth	r2, r3
 8003686:	b28b      	uxth	r3, r1
 8003688:	4413      	add	r3, r2
 800368a:	b29b      	uxth	r3, r3
 800368c:	b21a      	sxth	r2, r3
 800368e:	4b2f      	ldr	r3, [pc, #188]	; (800374c <travelPressureSensorCalibration+0x168>)
 8003690:	809a      	strh	r2, [r3, #4]
					+ FRONT_PRESSURE_BUFFER_POSITION];
			calibrationValues.leftBrakeSensor += outBufPtr[i
 8003692:	4b30      	ldr	r3, [pc, #192]	; (8003754 <travelPressureSensorCalibration+0x170>)
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	3304      	adds	r3, #4
 800369a:	005b      	lsls	r3, r3, #1
 800369c:	4413      	add	r3, r2
 800369e:	881b      	ldrh	r3, [r3, #0]
 80036a0:	b219      	sxth	r1, r3
 80036a2:	4b2a      	ldr	r3, [pc, #168]	; (800374c <travelPressureSensorCalibration+0x168>)
 80036a4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	b28b      	uxth	r3, r1
 80036ac:	4413      	add	r3, r2
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	b21a      	sxth	r2, r3
 80036b2:	4b26      	ldr	r3, [pc, #152]	; (800374c <travelPressureSensorCalibration+0x168>)
 80036b4:	811a      	strh	r2, [r3, #8]
					+ LEFT_BRAKE_POSITION];
			calibrationValues.rightBrakeSensor += outBufPtr[i
 80036b6:	4b27      	ldr	r3, [pc, #156]	; (8003754 <travelPressureSensorCalibration+0x170>)
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	3305      	adds	r3, #5
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	4413      	add	r3, r2
 80036c2:	881b      	ldrh	r3, [r3, #0]
 80036c4:	b219      	sxth	r1, r3
 80036c6:	4b21      	ldr	r3, [pc, #132]	; (800374c <travelPressureSensorCalibration+0x168>)
 80036c8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80036cc:	b29a      	uxth	r2, r3
 80036ce:	b28b      	uxth	r3, r1
 80036d0:	4413      	add	r3, r2
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	b21a      	sxth	r2, r3
 80036d6:	4b1d      	ldr	r3, [pc, #116]	; (800374c <travelPressureSensorCalibration+0x168>)
 80036d8:	815a      	strh	r2, [r3, #10]
				i += NUMBER_OF_SENSORS)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	3306      	adds	r3, #6
 80036de:	607b      	str	r3, [r7, #4]
		for (int i = 0; i <= TRAVEL_SENSOR_BUFFER_SIZE / 2 - NUMBER_OF_SENSORS;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b5a      	cmp	r3, #90	; 0x5a
 80036e4:	d98e      	bls.n	8003604 <travelPressureSensorCalibration+0x20>
					+ RIGHT_BRAKE_POSITION];

		}
		calibrationValues.rearTravelSensor = calibrationValues.rearTravelSensor
 80036e6:	4b19      	ldr	r3, [pc, #100]	; (800374c <travelPressureSensorCalibration+0x168>)
 80036e8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
				/ (TRAVEL_SENSOR_BUFFER_SIZE / HALF_BUFF_SINGLE_SENSOR);
 80036ec:	091b      	lsrs	r3, r3, #4
		calibrationValues.rearTravelSensor = calibrationValues.rearTravelSensor
 80036ee:	b21a      	sxth	r2, r3
 80036f0:	4b16      	ldr	r3, [pc, #88]	; (800374c <travelPressureSensorCalibration+0x168>)
 80036f2:	805a      	strh	r2, [r3, #2]
		calibrationValues.frontTravelSensor =
				calibrationValues.frontTravelSensor
 80036f4:	4b15      	ldr	r3, [pc, #84]	; (800374c <travelPressureSensorCalibration+0x168>)
 80036f6:	f9b3 3000 	ldrsh.w	r3, [r3]
						/ (TRAVEL_SENSOR_BUFFER_SIZE / HALF_BUFF_SINGLE_SENSOR);
 80036fa:	091b      	lsrs	r3, r3, #4
		calibrationValues.frontTravelSensor =
 80036fc:	b21a      	sxth	r2, r3
 80036fe:	4b13      	ldr	r3, [pc, #76]	; (800374c <travelPressureSensorCalibration+0x168>)
 8003700:	801a      	strh	r2, [r3, #0]
		calibrationValues.rearPressureSensor =
				calibrationValues.rearPressureSensor
 8003702:	4b12      	ldr	r3, [pc, #72]	; (800374c <travelPressureSensorCalibration+0x168>)
 8003704:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
						/ (TRAVEL_SENSOR_BUFFER_SIZE / HALF_BUFF_SINGLE_SENSOR);
 8003708:	091b      	lsrs	r3, r3, #4
		calibrationValues.rearPressureSensor =
 800370a:	b21a      	sxth	r2, r3
 800370c:	4b0f      	ldr	r3, [pc, #60]	; (800374c <travelPressureSensorCalibration+0x168>)
 800370e:	80da      	strh	r2, [r3, #6]
		calibrationValues.frontPressureSensor =
				calibrationValues.frontPressureSensor
 8003710:	4b0e      	ldr	r3, [pc, #56]	; (800374c <travelPressureSensorCalibration+0x168>)
 8003712:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
						/ (TRAVEL_SENSOR_BUFFER_SIZE / HALF_BUFF_SINGLE_SENSOR);
 8003716:	091b      	lsrs	r3, r3, #4
		calibrationValues.frontPressureSensor =
 8003718:	b21a      	sxth	r2, r3
 800371a:	4b0c      	ldr	r3, [pc, #48]	; (800374c <travelPressureSensorCalibration+0x168>)
 800371c:	809a      	strh	r2, [r3, #4]
		calibrationValues.leftBrakeSensor = calibrationValues.leftBrakeSensor
 800371e:	4b0b      	ldr	r3, [pc, #44]	; (800374c <travelPressureSensorCalibration+0x168>)
 8003720:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
				/ (TRAVEL_SENSOR_BUFFER_SIZE / HALF_BUFF_SINGLE_SENSOR);
 8003724:	091b      	lsrs	r3, r3, #4
		calibrationValues.leftBrakeSensor = calibrationValues.leftBrakeSensor
 8003726:	b21a      	sxth	r2, r3
 8003728:	4b08      	ldr	r3, [pc, #32]	; (800374c <travelPressureSensorCalibration+0x168>)
 800372a:	811a      	strh	r2, [r3, #8]
		calibrationValues.rightBrakeSensor = calibrationValues.rightBrakeSensor
 800372c:	4b07      	ldr	r3, [pc, #28]	; (800374c <travelPressureSensorCalibration+0x168>)
 800372e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
				/ (TRAVEL_SENSOR_BUFFER_SIZE / HALF_BUFF_SINGLE_SENSOR);
 8003732:	091b      	lsrs	r3, r3, #4
		calibrationValues.rightBrakeSensor = calibrationValues.rightBrakeSensor
 8003734:	b21a      	sxth	r2, r3
 8003736:	4b05      	ldr	r3, [pc, #20]	; (800374c <travelPressureSensorCalibration+0x168>)
 8003738:	815a      	strh	r2, [r3, #10]

		status = writeCalibrationData(&calibrationValues);
 800373a:	4804      	ldr	r0, [pc, #16]	; (800374c <travelPressureSensorCalibration+0x168>)
 800373c:	f7fd ff1c 	bl	8001578 <writeCalibrationData>
 8003740:	6038      	str	r0, [r7, #0]


	return (status);
 8003742:	683b      	ldr	r3, [r7, #0]
}
 8003744:	4618      	mov	r0, r3
 8003746:	3708      	adds	r7, #8
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	200035e4 	.word	0x200035e4
 8003750:	200038f0 	.word	0x200038f0
 8003754:	200038f4 	.word	0x200038f4

08003758 <processData>:

void processData(char *sensorsData)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b082      	sub	sp, #8
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
	normalizeTravelData(inBufPtr);
 8003760:	4b07      	ldr	r3, [pc, #28]	; (8003780 <processData+0x28>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4618      	mov	r0, r3
 8003766:	f000 f9c9 	bl	8003afc <normalizeTravelData>
	sendDataSD(sensorsData, outBufPtr);
 800376a:	4b06      	ldr	r3, [pc, #24]	; (8003784 <processData+0x2c>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4619      	mov	r1, r3
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f7fd fe0b 	bl	800138c <sendDataSD>
}
 8003776:	bf00      	nop
 8003778:	3708      	adds	r7, #8
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	200038f0 	.word	0x200038f0
 8003784:	200038f4 	.word	0x200038f4

08003788 <processDataSag>:

void processDataSag(int16_t *sagFrontRear, int16_t *pressureFrontRear)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
	int numberOfElements = (TRAVEL_SENSOR_BUFFER_SIZE / HALF_BUFF_SINGLE_SENSOR);
 8003792:	2310      	movs	r3, #16
 8003794:	60bb      	str	r3, [r7, #8]
	int i;
	normalizeTravelData(inBufPtr);
 8003796:	4b60      	ldr	r3, [pc, #384]	; (8003918 <processDataSag+0x190>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4618      	mov	r0, r3
 800379c:	f000 f9ae 	bl	8003afc <normalizeTravelData>
	sagFrontRear[0] = 0;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	801a      	strh	r2, [r3, #0]
	sagFrontRear[1] = 0;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	3302      	adds	r3, #2
 80037aa:	2200      	movs	r2, #0
 80037ac:	801a      	strh	r2, [r3, #0]
	pressureFrontRear[0] = 0;
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	2200      	movs	r2, #0
 80037b2:	801a      	strh	r2, [r3, #0]
	pressureFrontRear[1] = 0;
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	3302      	adds	r3, #2
 80037b8:	2200      	movs	r2, #0
 80037ba:	801a      	strh	r2, [r3, #0]
	for (i = 0; i <= TRAVEL_SENSOR_BUFFER_SIZE / 2 - NUMBER_OF_SENSORS; i +=
 80037bc:	2300      	movs	r3, #0
 80037be:	60fb      	str	r3, [r7, #12]
 80037c0:	e04d      	b.n	800385e <processDataSag+0xd6>
	NUMBER_OF_SENSORS)
	{
		sagFrontRear[0] += outBufPtr[i + FRONT_TRAVEL_BUFFER_POSITION];
 80037c2:	4b56      	ldr	r3, [pc, #344]	; (800391c <processDataSag+0x194>)
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	005b      	lsls	r3, r3, #1
 80037ca:	4413      	add	r3, r2
 80037cc:	881b      	ldrh	r3, [r3, #0]
 80037ce:	b219      	sxth	r1, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	b28b      	uxth	r3, r1
 80037da:	4413      	add	r3, r2
 80037dc:	b29b      	uxth	r3, r3
 80037de:	b21a      	sxth	r2, r3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	801a      	strh	r2, [r3, #0]
		sagFrontRear[1] += outBufPtr[i + REAR_TRAVEL_BUFFER_POSITION];
 80037e4:	4b4d      	ldr	r3, [pc, #308]	; (800391c <processDataSag+0x194>)
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	3301      	adds	r3, #1
 80037ec:	005b      	lsls	r3, r3, #1
 80037ee:	4413      	add	r3, r2
 80037f0:	881b      	ldrh	r3, [r3, #0]
 80037f2:	b219      	sxth	r1, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3302      	adds	r3, #2
 80037f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037fc:	b29a      	uxth	r2, r3
 80037fe:	b28b      	uxth	r3, r1
 8003800:	4413      	add	r3, r2
 8003802:	b29a      	uxth	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	3302      	adds	r3, #2
 8003808:	b212      	sxth	r2, r2
 800380a:	801a      	strh	r2, [r3, #0]
		pressureFrontRear[0] += outBufPtr[i + FRONT_PRESSURE_BUFFER_POSITION];
 800380c:	4b43      	ldr	r3, [pc, #268]	; (800391c <processDataSag+0x194>)
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	3302      	adds	r3, #2
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	4413      	add	r3, r2
 8003818:	881b      	ldrh	r3, [r3, #0]
 800381a:	b219      	sxth	r1, r3
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003822:	b29a      	uxth	r2, r3
 8003824:	b28b      	uxth	r3, r1
 8003826:	4413      	add	r3, r2
 8003828:	b29b      	uxth	r3, r3
 800382a:	b21a      	sxth	r2, r3
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	801a      	strh	r2, [r3, #0]
		pressureFrontRear[1] += outBufPtr[i + REAR_PRESSURE_BUFFER_POSITION];
 8003830:	4b3a      	ldr	r3, [pc, #232]	; (800391c <processDataSag+0x194>)
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	3303      	adds	r3, #3
 8003838:	005b      	lsls	r3, r3, #1
 800383a:	4413      	add	r3, r2
 800383c:	881b      	ldrh	r3, [r3, #0]
 800383e:	b219      	sxth	r1, r3
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	3302      	adds	r3, #2
 8003844:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003848:	b29a      	uxth	r2, r3
 800384a:	b28b      	uxth	r3, r1
 800384c:	4413      	add	r3, r2
 800384e:	b29a      	uxth	r2, r3
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	3302      	adds	r3, #2
 8003854:	b212      	sxth	r2, r2
 8003856:	801a      	strh	r2, [r3, #0]
	for (i = 0; i <= TRAVEL_SENSOR_BUFFER_SIZE / 2 - NUMBER_OF_SENSORS; i +=
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	3306      	adds	r3, #6
 800385c:	60fb      	str	r3, [r7, #12]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2b5a      	cmp	r3, #90	; 0x5a
 8003862:	d9ae      	bls.n	80037c2 <processDataSag+0x3a>

	}
	sagFrontRear[0] = sagFrontRear[0] / numberOfElements;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f9b3 3000 	ldrsh.w	r3, [r3]
 800386a:	461a      	mov	r2, r3
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	fb92 f3f3 	sdiv	r3, r2, r3
 8003872:	b21a      	sxth	r2, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	801a      	strh	r2, [r3, #0]
	sagFrontRear[1] = sagFrontRear[1] / numberOfElements;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	3302      	adds	r3, #2
 800387c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003880:	461a      	mov	r2, r3
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	fb92 f2f3 	sdiv	r2, r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	3302      	adds	r3, #2
 800388c:	b212      	sxth	r2, r2
 800388e:	801a      	strh	r2, [r3, #0]
	pressureFrontRear[0] = pressureFrontRear[0] / numberOfElements;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003896:	461a      	mov	r2, r3
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	fb92 f3f3 	sdiv	r3, r2, r3
 800389e:	b21a      	sxth	r2, r3
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	801a      	strh	r2, [r3, #0]
	pressureFrontRear[1] = pressureFrontRear[1] / numberOfElements;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	3302      	adds	r3, #2
 80038a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038ac:	461a      	mov	r2, r3
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	fb92 f2f3 	sdiv	r2, r2, r3
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	3302      	adds	r3, #2
 80038b8:	b212      	sxth	r2, r2
 80038ba:	801a      	strh	r2, [r3, #0]

	sagFrontRear[0] = ((int16_t)CONVERT_TO_PERCENT * sagFrontRear[0])/(int16_t)(FRONT_SUSPENSION_TRAVEL - calibrationValues.frontTravelSensor);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038c2:	461a      	mov	r2, r3
 80038c4:	2364      	movs	r3, #100	; 0x64
 80038c6:	fb02 f303 	mul.w	r3, r2, r3
 80038ca:	4a15      	ldr	r2, [pc, #84]	; (8003920 <processDataSag+0x198>)
 80038cc:	f9b2 2000 	ldrsh.w	r2, [r2]
 80038d0:	b292      	uxth	r2, r2
 80038d2:	f5c2 7296 	rsb	r2, r2, #300	; 0x12c
 80038d6:	b292      	uxth	r2, r2
 80038d8:	b212      	sxth	r2, r2
 80038da:	fb93 f3f2 	sdiv	r3, r3, r2
 80038de:	b21a      	sxth	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	801a      	strh	r2, [r3, #0]
	sagFrontRear[1] = ((int16_t)CONVERT_TO_PERCENT * sagFrontRear[1])/ (int16_t)(REAR_SUSPENSION_TRAVEL - calibrationValues.rearTravelSensor);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	3302      	adds	r3, #2
 80038e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038ec:	461a      	mov	r2, r3
 80038ee:	2364      	movs	r3, #100	; 0x64
 80038f0:	fb02 f303 	mul.w	r3, r2, r3
 80038f4:	4a0a      	ldr	r2, [pc, #40]	; (8003920 <processDataSag+0x198>)
 80038f6:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80038fa:	b292      	uxth	r2, r2
 80038fc:	f1c2 027d 	rsb	r2, r2, #125	; 0x7d
 8003900:	b292      	uxth	r2, r2
 8003902:	b212      	sxth	r2, r2
 8003904:	fb93 f2f2 	sdiv	r2, r3, r2
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	3302      	adds	r3, #2
 800390c:	b212      	sxth	r2, r2
 800390e:	801a      	strh	r2, [r3, #0]
	UNUSED(0);
}
 8003910:	bf00      	nop
 8003912:	3710      	adds	r7, #16
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	200038f0 	.word	0x200038f0
 800391c:	200038f4 	.word	0x200038f4
 8003920:	200035e4 	.word	0x200035e4

08003924 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
	inBufPtr = &adcDataWrite[0];
 800392c:	4b07      	ldr	r3, [pc, #28]	; (800394c <HAL_ADC_ConvHalfCpltCallback+0x28>)
 800392e:	4a08      	ldr	r2, [pc, #32]	; (8003950 <HAL_ADC_ConvHalfCpltCallback+0x2c>)
 8003930:	601a      	str	r2, [r3, #0]
	outBufPtr = &adcDataRead[0];
 8003932:	4b08      	ldr	r3, [pc, #32]	; (8003954 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 8003934:	4a08      	ldr	r2, [pc, #32]	; (8003958 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8003936:	601a      	str	r2, [r3, #0]
	osSemaphoreRelease(travelSensorSemHandle);
 8003938:	4b08      	ldr	r3, [pc, #32]	; (800395c <HAL_ADC_ConvHalfCpltCallback+0x38>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4618      	mov	r0, r3
 800393e:	f010 fdef 	bl	8014520 <osSemaphoreRelease>
}
 8003942:	bf00      	nop
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	200038f0 	.word	0x200038f0
 8003950:	200035f0 	.word	0x200035f0
 8003954:	200038f4 	.word	0x200038f4
 8003958:	20003770 	.word	0x20003770
 800395c:	20002b6c 	.word	0x20002b6c

08003960 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
#ifdef CHECK_SAMPLE_TIME
	previousTime = time_end;
 8003968:	4b1b      	ldr	r3, [pc, #108]	; (80039d8 <HAL_ADC_ConvCpltCallback+0x78>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a1b      	ldr	r2, [pc, #108]	; (80039dc <HAL_ADC_ConvCpltCallback+0x7c>)
 800396e:	6013      	str	r3, [r2, #0]
	time_end = __HAL_TIM_GET_COUNTER(&htim6);
 8003970:	4b1b      	ldr	r3, [pc, #108]	; (80039e0 <HAL_ADC_ConvCpltCallback+0x80>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003976:	461a      	mov	r2, r3
 8003978:	4b17      	ldr	r3, [pc, #92]	; (80039d8 <HAL_ADC_ConvCpltCallback+0x78>)
 800397a:	601a      	str	r2, [r3, #0]
	sample_time = NUMBER_OF_SENSORS
			* ((time_end - previousTime)
 800397c:	4b16      	ldr	r3, [pc, #88]	; (80039d8 <HAL_ADC_ConvCpltCallback+0x78>)
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	4b16      	ldr	r3, [pc, #88]	; (80039dc <HAL_ADC_ConvCpltCallback+0x7c>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	1ad3      	subs	r3, r2, r3
					/ (2 * ((float) (TRAVEL_SENSOR_BUFFER_SIZE))));
 8003986:	ee07 3a90 	vmov	s15, r3
 800398a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800398e:	eddf 6a15 	vldr	s13, [pc, #84]	; 80039e4 <HAL_ADC_ConvCpltCallback+0x84>
 8003992:	eec7 7a26 	vdiv.f32	s15, s14, s13
			* ((time_end - previousTime)
 8003996:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 800399a:	ee67 7a87 	vmul.f32	s15, s15, s14
	sample_time = NUMBER_OF_SENSORS
 800399e:	4b12      	ldr	r3, [pc, #72]	; (80039e8 <HAL_ADC_ConvCpltCallback+0x88>)
 80039a0:	edc3 7a00 	vstr	s15, [r3]
	printf("semFullTime: %f\n", sample_time);
 80039a4:	4b10      	ldr	r3, [pc, #64]	; (80039e8 <HAL_ADC_ConvCpltCallback+0x88>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7fc fdfd 	bl	80005a8 <__aeabi_f2d>
 80039ae:	4602      	mov	r2, r0
 80039b0:	460b      	mov	r3, r1
 80039b2:	480e      	ldr	r0, [pc, #56]	; (80039ec <HAL_ADC_ConvCpltCallback+0x8c>)
 80039b4:	f015 f8d0 	bl	8018b58 <iprintf>
#endif

	inBufPtr = &adcDataWrite[TRAVEL_SENSOR_BUFFER_SIZE / 2];
 80039b8:	4b0d      	ldr	r3, [pc, #52]	; (80039f0 <HAL_ADC_ConvCpltCallback+0x90>)
 80039ba:	4a0e      	ldr	r2, [pc, #56]	; (80039f4 <HAL_ADC_ConvCpltCallback+0x94>)
 80039bc:	601a      	str	r2, [r3, #0]
	outBufPtr = &adcDataRead[TRAVEL_SENSOR_BUFFER_SIZE / 2];
 80039be:	4b0e      	ldr	r3, [pc, #56]	; (80039f8 <HAL_ADC_ConvCpltCallback+0x98>)
 80039c0:	4a0e      	ldr	r2, [pc, #56]	; (80039fc <HAL_ADC_ConvCpltCallback+0x9c>)
 80039c2:	601a      	str	r2, [r3, #0]
	osSemaphoreRelease(travelSensorSemHandle);
 80039c4:	4b0e      	ldr	r3, [pc, #56]	; (8003a00 <HAL_ADC_ConvCpltCallback+0xa0>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4618      	mov	r0, r3
 80039ca:	f010 fda9 	bl	8014520 <osSemaphoreRelease>

}
 80039ce:	bf00      	nop
 80039d0:	3708      	adds	r7, #8
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	200038f8 	.word	0x200038f8
 80039dc:	200038fc 	.word	0x200038fc
 80039e0:	20003554 	.word	0x20003554
 80039e4:	43c00000 	.word	0x43c00000
 80039e8:	20003900 	.word	0x20003900
 80039ec:	0801d254 	.word	0x0801d254
 80039f0:	200038f0 	.word	0x200038f0
 80039f4:	200036b0 	.word	0x200036b0
 80039f8:	200038f4 	.word	0x200038f4
 80039fc:	20003830 	.word	0x20003830
 8003a00:	20002b6c 	.word	0x20002b6c

08003a04 <convertAdcToTravel>:

static int16_t convertAdcToTravel(volatile int16_t *adcDataWrite,
		int16_t sensorTravel)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	807b      	strh	r3, [r7, #2]

	return (*adcDataWrite * sensorTravel /  (float)ADC_RESOLUTION);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	881b      	ldrh	r3, [r3, #0]
 8003a14:	b21b      	sxth	r3, r3
 8003a16:	461a      	mov	r2, r3
 8003a18:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003a1c:	fb02 f303 	mul.w	r3, r2, r3
 8003a20:	ee07 3a90 	vmov	s15, r3
 8003a24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a28:	eddf 6a07 	vldr	s13, [pc, #28]	; 8003a48 <convertAdcToTravel+0x44>
 8003a2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a34:	ee17 3a90 	vmov	r3, s15
 8003a38:	b21b      	sxth	r3, r3
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	370c      	adds	r7, #12
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop
 8003a48:	45800000 	.word	0x45800000
 8003a4c:	00000000 	.word	0x00000000

08003a50 <convertAdcToPressure>:

static int16_t convertAdcToPressure(volatile int16_t *adcDataWrite,
		int16_t sensorMaxPressure)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	460b      	mov	r3, r1
 8003a5a:	807b      	strh	r3, [r7, #2]

	return ((2.5 * CONVERT_MPa_to_PSI)
			* (*adcDataWrite * sensorMaxPressure / (float)(ADC_RESOLUTION)));
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	881b      	ldrh	r3, [r3, #0]
 8003a60:	b21b      	sxth	r3, r3
 8003a62:	461a      	mov	r2, r3
 8003a64:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003a68:	fb02 f303 	mul.w	r3, r2, r3
 8003a6c:	ee07 3a90 	vmov	s15, r3
 8003a70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a74:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8003ab0 <convertAdcToPressure+0x60>
 8003a78:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003a7c:	ee16 0a90 	vmov	r0, s13
 8003a80:	f7fc fd92 	bl	80005a8 <__aeabi_f2d>
 8003a84:	a308      	add	r3, pc, #32	; (adr r3, 8003aa8 <convertAdcToPressure+0x58>)
 8003a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a8a:	f7fc fde5 	bl	8000658 <__aeabi_dmul>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	460b      	mov	r3, r1
 8003a92:	4610      	mov	r0, r2
 8003a94:	4619      	mov	r1, r3
 8003a96:	f7fd f88f 	bl	8000bb8 <__aeabi_d2iz>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	b21b      	sxth	r3, r3
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	00000000 	.word	0x00000000
 8003aac:	4076a800 	.word	0x4076a800
 8003ab0:	45800000 	.word	0x45800000

08003ab4 <convertAdcToBrakeForce>:

static int16_t convertAdcToBrakeForce(volatile int16_t *adcDataWrite,
		int16_t sensorBrakeMaxForce)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	460b      	mov	r3, r1
 8003abe:	807b      	strh	r3, [r7, #2]
	return (*adcDataWrite * sensorBrakeMaxForce /  (float)ADC_RESOLUTION);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	881b      	ldrh	r3, [r3, #0]
 8003ac4:	b21b      	sxth	r3, r3
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003acc:	fb02 f303 	mul.w	r3, r2, r3
 8003ad0:	ee07 3a90 	vmov	s15, r3
 8003ad4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ad8:	eddf 6a07 	vldr	s13, [pc, #28]	; 8003af8 <convertAdcToBrakeForce+0x44>
 8003adc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ae0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ae4:	ee17 3a90 	vmov	r3, s15
 8003ae8:	b21b      	sxth	r3, r3
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	370c      	adds	r7, #12
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop
 8003af8:	45800000 	.word	0x45800000

08003afc <normalizeTravelData>:
static void normalizeTravelData(volatile int16_t *inBufPtr)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
	for (int n = 0; n <= (TRAVEL_SENSOR_BUFFER_SIZE / 2) - NUMBER_OF_SENSORS;
 8003b04:	2300      	movs	r3, #0
 8003b06:	60fb      	str	r3, [r7, #12]
 8003b08:	e097      	b.n	8003c3a <normalizeTravelData+0x13e>
			n += NUMBER_OF_SENSORS)
	{
		outBufPtr[n + FRONT_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
				&inBufPtr[n + FRONT_TRAVEL_BUFFER_POSITION],
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	005b      	lsls	r3, r3, #1
		outBufPtr[n + FRONT_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	4413      	add	r3, r2
 8003b12:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003b16:	4618      	mov	r0, r3
 8003b18:	f7ff ff74 	bl	8003a04 <convertAdcToTravel>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	b29a      	uxth	r2, r3
				FRONT_SENSOR_TRAVEL) - calibrationValues.frontTravelSensor;
 8003b20:	4b4a      	ldr	r3, [pc, #296]	; (8003c4c <normalizeTravelData+0x150>)
 8003b22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	b299      	uxth	r1, r3
		outBufPtr[n + FRONT_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
 8003b2c:	4b48      	ldr	r3, [pc, #288]	; (8003c50 <normalizeTravelData+0x154>)
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	005b      	lsls	r3, r3, #1
 8003b34:	4413      	add	r3, r2
				FRONT_SENSOR_TRAVEL) - calibrationValues.frontTravelSensor;
 8003b36:	b20a      	sxth	r2, r1
		outBufPtr[n + FRONT_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
 8003b38:	801a      	strh	r2, [r3, #0]
		outBufPtr[n + REAR_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
				&inBufPtr[n + REAR_TRAVEL_BUFFER_POSITION], REAR_SENSOR_TRAVEL)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	005b      	lsls	r3, r3, #1
		outBufPtr[n + REAR_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
 8003b40:	687a      	ldr	r2, [r7, #4]
 8003b42:	4413      	add	r3, r2
 8003b44:	217d      	movs	r1, #125	; 0x7d
 8003b46:	4618      	mov	r0, r3
 8003b48:	f7ff ff5c 	bl	8003a04 <convertAdcToTravel>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	b29a      	uxth	r2, r3
				- calibrationValues.rearTravelSensor;
 8003b50:	4b3e      	ldr	r3, [pc, #248]	; (8003c4c <normalizeTravelData+0x150>)
 8003b52:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	b299      	uxth	r1, r3
		outBufPtr[n + REAR_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
 8003b5c:	4b3c      	ldr	r3, [pc, #240]	; (8003c50 <normalizeTravelData+0x154>)
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	3301      	adds	r3, #1
 8003b64:	005b      	lsls	r3, r3, #1
 8003b66:	4413      	add	r3, r2
				- calibrationValues.rearTravelSensor;
 8003b68:	b20a      	sxth	r2, r1
		outBufPtr[n + REAR_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
 8003b6a:	801a      	strh	r2, [r3, #0]
		outBufPtr[n + FRONT_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
				&inBufPtr[n + FRONT_PRESSURE_BUFFER_POSITION],
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	3302      	adds	r3, #2
 8003b70:	005b      	lsls	r3, r3, #1
		outBufPtr[n + FRONT_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	4413      	add	r3, r2
 8003b76:	2106      	movs	r1, #6
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f7ff ff69 	bl	8003a50 <convertAdcToPressure>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	b29a      	uxth	r2, r3
				PRESSURE_SENSOR_MAX_VALUE)
				- calibrationValues.frontPressureSensor;
 8003b82:	4b32      	ldr	r3, [pc, #200]	; (8003c4c <normalizeTravelData+0x150>)
 8003b84:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	b299      	uxth	r1, r3
		outBufPtr[n + FRONT_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
 8003b8e:	4b30      	ldr	r3, [pc, #192]	; (8003c50 <normalizeTravelData+0x154>)
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	3302      	adds	r3, #2
 8003b96:	005b      	lsls	r3, r3, #1
 8003b98:	4413      	add	r3, r2
				- calibrationValues.frontPressureSensor;
 8003b9a:	b20a      	sxth	r2, r1
		outBufPtr[n + FRONT_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
 8003b9c:	801a      	strh	r2, [r3, #0]
		outBufPtr[n + REAR_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
				&inBufPtr[n + REAR_PRESSURE_BUFFER_POSITION],
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	3303      	adds	r3, #3
 8003ba2:	005b      	lsls	r3, r3, #1
		outBufPtr[n + REAR_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	2106      	movs	r1, #6
 8003baa:	4618      	mov	r0, r3
 8003bac:	f7ff ff50 	bl	8003a50 <convertAdcToPressure>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	b29a      	uxth	r2, r3
				PRESSURE_SENSOR_MAX_VALUE)
				- calibrationValues.rearPressureSensor;
 8003bb4:	4b25      	ldr	r3, [pc, #148]	; (8003c4c <normalizeTravelData+0x150>)
 8003bb6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	b299      	uxth	r1, r3
		outBufPtr[n + REAR_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
 8003bc0:	4b23      	ldr	r3, [pc, #140]	; (8003c50 <normalizeTravelData+0x154>)
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	3303      	adds	r3, #3
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	4413      	add	r3, r2
				- calibrationValues.rearPressureSensor;
 8003bcc:	b20a      	sxth	r2, r1
		outBufPtr[n + REAR_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
 8003bce:	801a      	strh	r2, [r3, #0]
		outBufPtr[n + LEFT_BRAKE_POSITION] = convertAdcToBrakeForce(
				&inBufPtr[n + LEFT_BRAKE_POSITION],
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	3304      	adds	r3, #4
 8003bd4:	005b      	lsls	r3, r3, #1
		outBufPtr[n + LEFT_BRAKE_POSITION] = convertAdcToBrakeForce(
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	4413      	add	r3, r2
 8003bda:	2164      	movs	r1, #100	; 0x64
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7ff ff69 	bl	8003ab4 <convertAdcToBrakeForce>
 8003be2:	4603      	mov	r3, r0
 8003be4:	b29a      	uxth	r2, r3
				BRAKE_SENSOR_MAX_FORCE) - calibrationValues.leftBrakeSensor;
 8003be6:	4b19      	ldr	r3, [pc, #100]	; (8003c4c <normalizeTravelData+0x150>)
 8003be8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	b299      	uxth	r1, r3
		outBufPtr[n + LEFT_BRAKE_POSITION] = convertAdcToBrakeForce(
 8003bf2:	4b17      	ldr	r3, [pc, #92]	; (8003c50 <normalizeTravelData+0x154>)
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	3304      	adds	r3, #4
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	4413      	add	r3, r2
				BRAKE_SENSOR_MAX_FORCE) - calibrationValues.leftBrakeSensor;
 8003bfe:	b20a      	sxth	r2, r1
		outBufPtr[n + LEFT_BRAKE_POSITION] = convertAdcToBrakeForce(
 8003c00:	801a      	strh	r2, [r3, #0]
		outBufPtr[n + RIGHT_BRAKE_POSITION] = convertAdcToBrakeForce(
				&inBufPtr[n + RIGHT_BRAKE_POSITION],
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	3305      	adds	r3, #5
 8003c06:	005b      	lsls	r3, r3, #1
		outBufPtr[n + RIGHT_BRAKE_POSITION] = convertAdcToBrakeForce(
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	4413      	add	r3, r2
 8003c0c:	2164      	movs	r1, #100	; 0x64
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7ff ff50 	bl	8003ab4 <convertAdcToBrakeForce>
 8003c14:	4603      	mov	r3, r0
 8003c16:	b29a      	uxth	r2, r3
				BRAKE_SENSOR_MAX_FORCE) - calibrationValues.rightBrakeSensor;
 8003c18:	4b0c      	ldr	r3, [pc, #48]	; (8003c4c <normalizeTravelData+0x150>)
 8003c1a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	b299      	uxth	r1, r3
		outBufPtr[n + RIGHT_BRAKE_POSITION] = convertAdcToBrakeForce(
 8003c24:	4b0a      	ldr	r3, [pc, #40]	; (8003c50 <normalizeTravelData+0x154>)
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	3305      	adds	r3, #5
 8003c2c:	005b      	lsls	r3, r3, #1
 8003c2e:	4413      	add	r3, r2
				BRAKE_SENSOR_MAX_FORCE) - calibrationValues.rightBrakeSensor;
 8003c30:	b20a      	sxth	r2, r1
		outBufPtr[n + RIGHT_BRAKE_POSITION] = convertAdcToBrakeForce(
 8003c32:	801a      	strh	r2, [r3, #0]
			n += NUMBER_OF_SENSORS)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	3306      	adds	r3, #6
 8003c38:	60fb      	str	r3, [r7, #12]
	for (int n = 0; n <= (TRAVEL_SENSOR_BUFFER_SIZE / 2) - NUMBER_OF_SENSORS;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2b5a      	cmp	r3, #90	; 0x5a
 8003c3e:	f67f af64 	bls.w	8003b0a <normalizeTravelData+0xe>

	}
}
 8003c42:	bf00      	nop
 8003c44:	bf00      	nop
 8003c46:	3710      	adds	r7, #16
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	200035e4 	.word	0x200035e4
 8003c50:	200038f4 	.word	0x200038f4

08003c54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003c54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c8c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003c58:	480d      	ldr	r0, [pc, #52]	; (8003c90 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003c5a:	490e      	ldr	r1, [pc, #56]	; (8003c94 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003c5c:	4a0e      	ldr	r2, [pc, #56]	; (8003c98 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003c5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c60:	e002      	b.n	8003c68 <LoopCopyDataInit>

08003c62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c66:	3304      	adds	r3, #4

08003c68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c6c:	d3f9      	bcc.n	8003c62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c6e:	4a0b      	ldr	r2, [pc, #44]	; (8003c9c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003c70:	4c0b      	ldr	r4, [pc, #44]	; (8003ca0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003c72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c74:	e001      	b.n	8003c7a <LoopFillZerobss>

08003c76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c78:	3204      	adds	r2, #4

08003c7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c7c:	d3fb      	bcc.n	8003c76 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003c7e:	f7ff fadb 	bl	8003238 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c82:	f015 f9cb 	bl	801901c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c86:	f7fe fb27 	bl	80022d8 <main>
  bx  lr    
 8003c8a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003c8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003c90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c94:	20000308 	.word	0x20000308
  ldr r2, =_sidata
 8003c98:	0801dfac 	.word	0x0801dfac
  ldr r2, =_sbss
 8003c9c:	20000308 	.word	0x20000308
  ldr r4, =_ebss
 8003ca0:	2000848c 	.word	0x2000848c

08003ca4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ca4:	e7fe      	b.n	8003ca4 <ADC_IRQHandler>
	...

08003ca8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003cac:	4b0e      	ldr	r3, [pc, #56]	; (8003ce8 <HAL_Init+0x40>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a0d      	ldr	r2, [pc, #52]	; (8003ce8 <HAL_Init+0x40>)
 8003cb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003cb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003cb8:	4b0b      	ldr	r3, [pc, #44]	; (8003ce8 <HAL_Init+0x40>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a0a      	ldr	r2, [pc, #40]	; (8003ce8 <HAL_Init+0x40>)
 8003cbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003cc2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003cc4:	4b08      	ldr	r3, [pc, #32]	; (8003ce8 <HAL_Init+0x40>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a07      	ldr	r2, [pc, #28]	; (8003ce8 <HAL_Init+0x40>)
 8003cca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003cd0:	2003      	movs	r0, #3
 8003cd2:	f000 fd64 	bl	800479e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003cd6:	200f      	movs	r0, #15
 8003cd8:	f7ff f8e4 	bl	8002ea4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003cdc:	f7ff f8b6 	bl	8002e4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	40023c00 	.word	0x40023c00

08003cec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003cec:	b480      	push	{r7}
 8003cee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003cf0:	4b06      	ldr	r3, [pc, #24]	; (8003d0c <HAL_IncTick+0x20>)
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	4b06      	ldr	r3, [pc, #24]	; (8003d10 <HAL_IncTick+0x24>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	4a04      	ldr	r2, [pc, #16]	; (8003d10 <HAL_IncTick+0x24>)
 8003cfe:	6013      	str	r3, [r2, #0]
}
 8003d00:	bf00      	nop
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	20000010 	.word	0x20000010
 8003d10:	20003904 	.word	0x20003904

08003d14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d14:	b480      	push	{r7}
 8003d16:	af00      	add	r7, sp, #0
  return uwTick;
 8003d18:	4b03      	ldr	r3, [pc, #12]	; (8003d28 <HAL_GetTick+0x14>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	20003904 	.word	0x20003904

08003d2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b084      	sub	sp, #16
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d34:	f7ff ffee 	bl	8003d14 <HAL_GetTick>
 8003d38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d44:	d005      	beq.n	8003d52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d46:	4b0a      	ldr	r3, [pc, #40]	; (8003d70 <HAL_Delay+0x44>)
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	4413      	add	r3, r2
 8003d50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003d52:	bf00      	nop
 8003d54:	f7ff ffde 	bl	8003d14 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	68fa      	ldr	r2, [r7, #12]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d8f7      	bhi.n	8003d54 <HAL_Delay+0x28>
  {
  }
}
 8003d64:	bf00      	nop
 8003d66:	bf00      	nop
 8003d68:	3710      	adds	r7, #16
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	20000010 	.word	0x20000010

08003d74 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d101      	bne.n	8003d8a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e033      	b.n	8003df2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d109      	bne.n	8003da6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f7fd fd2c 	bl	80017f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003daa:	f003 0310 	and.w	r3, r3, #16
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d118      	bne.n	8003de4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003dba:	f023 0302 	bic.w	r3, r3, #2
 8003dbe:	f043 0202 	orr.w	r2, r3, #2
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f000 fabe 	bl	8004348 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd6:	f023 0303 	bic.w	r3, r3, #3
 8003dda:	f043 0201 	orr.w	r2, r3, #1
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	641a      	str	r2, [r3, #64]	; 0x40
 8003de2:	e001      	b.n	8003de8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
	...

08003dfc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b086      	sub	sp, #24
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	60b9      	str	r1, [r7, #8]
 8003e06:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d101      	bne.n	8003e1a <HAL_ADC_Start_DMA+0x1e>
 8003e16:	2302      	movs	r3, #2
 8003e18:	e0e9      	b.n	8003fee <HAL_ADC_Start_DMA+0x1f2>
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f003 0301 	and.w	r3, r3, #1
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d018      	beq.n	8003e62 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	689a      	ldr	r2, [r3, #8]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f042 0201 	orr.w	r2, r2, #1
 8003e3e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003e40:	4b6d      	ldr	r3, [pc, #436]	; (8003ff8 <HAL_ADC_Start_DMA+0x1fc>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a6d      	ldr	r2, [pc, #436]	; (8003ffc <HAL_ADC_Start_DMA+0x200>)
 8003e46:	fba2 2303 	umull	r2, r3, r2, r3
 8003e4a:	0c9a      	lsrs	r2, r3, #18
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	005b      	lsls	r3, r3, #1
 8003e50:	4413      	add	r3, r2
 8003e52:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003e54:	e002      	b.n	8003e5c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	3b01      	subs	r3, #1
 8003e5a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d1f9      	bne.n	8003e56 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e70:	d107      	bne.n	8003e82 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	689a      	ldr	r2, [r3, #8]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e80:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	f003 0301 	and.w	r3, r3, #1
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	f040 80a1 	bne.w	8003fd4 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e96:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003e9a:	f023 0301 	bic.w	r3, r3, #1
 8003e9e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d007      	beq.n	8003ec4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003ebc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ecc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ed0:	d106      	bne.n	8003ee0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed6:	f023 0206 	bic.w	r2, r3, #6
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	645a      	str	r2, [r3, #68]	; 0x44
 8003ede:	e002      	b.n	8003ee6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003eee:	4b44      	ldr	r3, [pc, #272]	; (8004000 <HAL_ADC_Start_DMA+0x204>)
 8003ef0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ef6:	4a43      	ldr	r2, [pc, #268]	; (8004004 <HAL_ADC_Start_DMA+0x208>)
 8003ef8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003efe:	4a42      	ldr	r2, [pc, #264]	; (8004008 <HAL_ADC_Start_DMA+0x20c>)
 8003f00:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f06:	4a41      	ldr	r2, [pc, #260]	; (800400c <HAL_ADC_Start_DMA+0x210>)
 8003f08:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003f12:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003f22:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	689a      	ldr	r2, [r3, #8]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f32:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	334c      	adds	r3, #76	; 0x4c
 8003f3e:	4619      	mov	r1, r3
 8003f40:	68ba      	ldr	r2, [r7, #8]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f000 fd0e 	bl	8004964 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f003 031f 	and.w	r3, r3, #31
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d12a      	bne.n	8003faa <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a2d      	ldr	r2, [pc, #180]	; (8004010 <HAL_ADC_Start_DMA+0x214>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d015      	beq.n	8003f8a <HAL_ADC_Start_DMA+0x18e>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a2c      	ldr	r2, [pc, #176]	; (8004014 <HAL_ADC_Start_DMA+0x218>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d105      	bne.n	8003f74 <HAL_ADC_Start_DMA+0x178>
 8003f68:	4b25      	ldr	r3, [pc, #148]	; (8004000 <HAL_ADC_Start_DMA+0x204>)
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f003 031f 	and.w	r3, r3, #31
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00a      	beq.n	8003f8a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a27      	ldr	r2, [pc, #156]	; (8004018 <HAL_ADC_Start_DMA+0x21c>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d136      	bne.n	8003fec <HAL_ADC_Start_DMA+0x1f0>
 8003f7e:	4b20      	ldr	r3, [pc, #128]	; (8004000 <HAL_ADC_Start_DMA+0x204>)
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f003 0310 	and.w	r3, r3, #16
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d130      	bne.n	8003fec <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d129      	bne.n	8003fec <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	689a      	ldr	r2, [r3, #8]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003fa6:	609a      	str	r2, [r3, #8]
 8003fa8:	e020      	b.n	8003fec <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a18      	ldr	r2, [pc, #96]	; (8004010 <HAL_ADC_Start_DMA+0x214>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d11b      	bne.n	8003fec <HAL_ADC_Start_DMA+0x1f0>
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d114      	bne.n	8003fec <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	689a      	ldr	r2, [r3, #8]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003fd0:	609a      	str	r2, [r3, #8]
 8003fd2:	e00b      	b.n	8003fec <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd8:	f043 0210 	orr.w	r2, r3, #16
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe4:	f043 0201 	orr.w	r2, r3, #1
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003fec:	2300      	movs	r3, #0
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3718      	adds	r7, #24
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	20000008 	.word	0x20000008
 8003ffc:	431bde83 	.word	0x431bde83
 8004000:	40012300 	.word	0x40012300
 8004004:	08004541 	.word	0x08004541
 8004008:	080045fb 	.word	0x080045fb
 800400c:	08004617 	.word	0x08004617
 8004010:	40012000 	.word	0x40012000
 8004014:	40012100 	.word	0x40012100
 8004018:	40012200 	.word	0x40012200

0800401c <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004024:	2300      	movs	r3, #0
 8004026:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800402e:	2b01      	cmp	r3, #1
 8004030:	d101      	bne.n	8004036 <HAL_ADC_Stop_DMA+0x1a>
 8004032:	2302      	movs	r3, #2
 8004034:	e048      	b.n	80040c8 <HAL_ADC_Stop_DMA+0xac>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2201      	movs	r2, #1
 800403a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	689a      	ldr	r2, [r3, #8]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f022 0201 	bic.w	r2, r2, #1
 800404c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f003 0301 	and.w	r3, r3, #1
 8004058:	2b00      	cmp	r3, #0
 800405a:	d130      	bne.n	80040be <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	689a      	ldr	r2, [r3, #8]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800406a:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004070:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b02      	cmp	r3, #2
 8004078:	d10f      	bne.n	800409a <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800407e:	4618      	mov	r0, r3
 8004080:	f000 fcc8 	bl	8004a14 <HAL_DMA_Abort>
 8004084:	4603      	mov	r3, r0
 8004086:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8004088:	7bfb      	ldrb	r3, [r7, #15]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d005      	beq.n	800409a <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004092:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	685a      	ldr	r2, [r3, #4]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80040a8:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ae:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80040b2:	f023 0301 	bic.w	r3, r3, #1
 80040b6:	f043 0201 	orr.w	r2, r3, #1
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80040c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3710      	adds	r7, #16
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80040d8:	bf00      	nop
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b085      	sub	sp, #20
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80040ee:	2300      	movs	r3, #0
 80040f0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d101      	bne.n	8004100 <HAL_ADC_ConfigChannel+0x1c>
 80040fc:	2302      	movs	r3, #2
 80040fe:	e113      	b.n	8004328 <HAL_ADC_ConfigChannel+0x244>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2b09      	cmp	r3, #9
 800410e:	d925      	bls.n	800415c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68d9      	ldr	r1, [r3, #12]
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	b29b      	uxth	r3, r3
 800411c:	461a      	mov	r2, r3
 800411e:	4613      	mov	r3, r2
 8004120:	005b      	lsls	r3, r3, #1
 8004122:	4413      	add	r3, r2
 8004124:	3b1e      	subs	r3, #30
 8004126:	2207      	movs	r2, #7
 8004128:	fa02 f303 	lsl.w	r3, r2, r3
 800412c:	43da      	mvns	r2, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	400a      	ands	r2, r1
 8004134:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	68d9      	ldr	r1, [r3, #12]
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	689a      	ldr	r2, [r3, #8]
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	b29b      	uxth	r3, r3
 8004146:	4618      	mov	r0, r3
 8004148:	4603      	mov	r3, r0
 800414a:	005b      	lsls	r3, r3, #1
 800414c:	4403      	add	r3, r0
 800414e:	3b1e      	subs	r3, #30
 8004150:	409a      	lsls	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	430a      	orrs	r2, r1
 8004158:	60da      	str	r2, [r3, #12]
 800415a:	e022      	b.n	80041a2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6919      	ldr	r1, [r3, #16]
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	b29b      	uxth	r3, r3
 8004168:	461a      	mov	r2, r3
 800416a:	4613      	mov	r3, r2
 800416c:	005b      	lsls	r3, r3, #1
 800416e:	4413      	add	r3, r2
 8004170:	2207      	movs	r2, #7
 8004172:	fa02 f303 	lsl.w	r3, r2, r3
 8004176:	43da      	mvns	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	400a      	ands	r2, r1
 800417e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	6919      	ldr	r1, [r3, #16]
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	689a      	ldr	r2, [r3, #8]
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	b29b      	uxth	r3, r3
 8004190:	4618      	mov	r0, r3
 8004192:	4603      	mov	r3, r0
 8004194:	005b      	lsls	r3, r3, #1
 8004196:	4403      	add	r3, r0
 8004198:	409a      	lsls	r2, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	430a      	orrs	r2, r1
 80041a0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	2b06      	cmp	r3, #6
 80041a8:	d824      	bhi.n	80041f4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	4613      	mov	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	4413      	add	r3, r2
 80041ba:	3b05      	subs	r3, #5
 80041bc:	221f      	movs	r2, #31
 80041be:	fa02 f303 	lsl.w	r3, r2, r3
 80041c2:	43da      	mvns	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	400a      	ands	r2, r1
 80041ca:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	4618      	mov	r0, r3
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	685a      	ldr	r2, [r3, #4]
 80041de:	4613      	mov	r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	4413      	add	r3, r2
 80041e4:	3b05      	subs	r3, #5
 80041e6:	fa00 f203 	lsl.w	r2, r0, r3
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	430a      	orrs	r2, r1
 80041f0:	635a      	str	r2, [r3, #52]	; 0x34
 80041f2:	e04c      	b.n	800428e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	2b0c      	cmp	r3, #12
 80041fa:	d824      	bhi.n	8004246 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685a      	ldr	r2, [r3, #4]
 8004206:	4613      	mov	r3, r2
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	4413      	add	r3, r2
 800420c:	3b23      	subs	r3, #35	; 0x23
 800420e:	221f      	movs	r2, #31
 8004210:	fa02 f303 	lsl.w	r3, r2, r3
 8004214:	43da      	mvns	r2, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	400a      	ands	r2, r1
 800421c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	b29b      	uxth	r3, r3
 800422a:	4618      	mov	r0, r3
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	685a      	ldr	r2, [r3, #4]
 8004230:	4613      	mov	r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	4413      	add	r3, r2
 8004236:	3b23      	subs	r3, #35	; 0x23
 8004238:	fa00 f203 	lsl.w	r2, r0, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	430a      	orrs	r2, r1
 8004242:	631a      	str	r2, [r3, #48]	; 0x30
 8004244:	e023      	b.n	800428e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	685a      	ldr	r2, [r3, #4]
 8004250:	4613      	mov	r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	4413      	add	r3, r2
 8004256:	3b41      	subs	r3, #65	; 0x41
 8004258:	221f      	movs	r2, #31
 800425a:	fa02 f303 	lsl.w	r3, r2, r3
 800425e:	43da      	mvns	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	400a      	ands	r2, r1
 8004266:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	b29b      	uxth	r3, r3
 8004274:	4618      	mov	r0, r3
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	685a      	ldr	r2, [r3, #4]
 800427a:	4613      	mov	r3, r2
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	4413      	add	r3, r2
 8004280:	3b41      	subs	r3, #65	; 0x41
 8004282:	fa00 f203 	lsl.w	r2, r0, r3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	430a      	orrs	r2, r1
 800428c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800428e:	4b29      	ldr	r3, [pc, #164]	; (8004334 <HAL_ADC_ConfigChannel+0x250>)
 8004290:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a28      	ldr	r2, [pc, #160]	; (8004338 <HAL_ADC_ConfigChannel+0x254>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d10f      	bne.n	80042bc <HAL_ADC_ConfigChannel+0x1d8>
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2b12      	cmp	r3, #18
 80042a2:	d10b      	bne.n	80042bc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a1d      	ldr	r2, [pc, #116]	; (8004338 <HAL_ADC_ConfigChannel+0x254>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d12b      	bne.n	800431e <HAL_ADC_ConfigChannel+0x23a>
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a1c      	ldr	r2, [pc, #112]	; (800433c <HAL_ADC_ConfigChannel+0x258>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d003      	beq.n	80042d8 <HAL_ADC_ConfigChannel+0x1f4>
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2b11      	cmp	r3, #17
 80042d6:	d122      	bne.n	800431e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a11      	ldr	r2, [pc, #68]	; (800433c <HAL_ADC_ConfigChannel+0x258>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d111      	bne.n	800431e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80042fa:	4b11      	ldr	r3, [pc, #68]	; (8004340 <HAL_ADC_ConfigChannel+0x25c>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a11      	ldr	r2, [pc, #68]	; (8004344 <HAL_ADC_ConfigChannel+0x260>)
 8004300:	fba2 2303 	umull	r2, r3, r2, r3
 8004304:	0c9a      	lsrs	r2, r3, #18
 8004306:	4613      	mov	r3, r2
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	4413      	add	r3, r2
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004310:	e002      	b.n	8004318 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	3b01      	subs	r3, #1
 8004316:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d1f9      	bne.n	8004312 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3714      	adds	r7, #20
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr
 8004334:	40012300 	.word	0x40012300
 8004338:	40012000 	.word	0x40012000
 800433c:	10000012 	.word	0x10000012
 8004340:	20000008 	.word	0x20000008
 8004344:	431bde83 	.word	0x431bde83

08004348 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004348:	b480      	push	{r7}
 800434a:	b085      	sub	sp, #20
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004350:	4b79      	ldr	r3, [pc, #484]	; (8004538 <ADC_Init+0x1f0>)
 8004352:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	685a      	ldr	r2, [r3, #4]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	431a      	orrs	r2, r3
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800437c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	6859      	ldr	r1, [r3, #4]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	021a      	lsls	r2, r3, #8
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	430a      	orrs	r2, r1
 8004390:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	685a      	ldr	r2, [r3, #4]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80043a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	6859      	ldr	r1, [r3, #4]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689a      	ldr	r2, [r3, #8]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	430a      	orrs	r2, r1
 80043b2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	689a      	ldr	r2, [r3, #8]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	6899      	ldr	r1, [r3, #8]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	68da      	ldr	r2, [r3, #12]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	430a      	orrs	r2, r1
 80043d4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043da:	4a58      	ldr	r2, [pc, #352]	; (800453c <ADC_Init+0x1f4>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d022      	beq.n	8004426 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	689a      	ldr	r2, [r3, #8]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80043ee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	6899      	ldr	r1, [r3, #8]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	430a      	orrs	r2, r1
 8004400:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	689a      	ldr	r2, [r3, #8]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004410:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	6899      	ldr	r1, [r3, #8]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	430a      	orrs	r2, r1
 8004422:	609a      	str	r2, [r3, #8]
 8004424:	e00f      	b.n	8004446 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	689a      	ldr	r2, [r3, #8]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004434:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	689a      	ldr	r2, [r3, #8]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004444:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	689a      	ldr	r2, [r3, #8]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f022 0202 	bic.w	r2, r2, #2
 8004454:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	6899      	ldr	r1, [r3, #8]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	7e1b      	ldrb	r3, [r3, #24]
 8004460:	005a      	lsls	r2, r3, #1
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	430a      	orrs	r2, r1
 8004468:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d01b      	beq.n	80044ac <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004482:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	685a      	ldr	r2, [r3, #4]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004492:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	6859      	ldr	r1, [r3, #4]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449e:	3b01      	subs	r3, #1
 80044a0:	035a      	lsls	r2, r3, #13
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	605a      	str	r2, [r3, #4]
 80044aa:	e007      	b.n	80044bc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	685a      	ldr	r2, [r3, #4]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044ba:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80044ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	69db      	ldr	r3, [r3, #28]
 80044d6:	3b01      	subs	r3, #1
 80044d8:	051a      	lsls	r2, r3, #20
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	430a      	orrs	r2, r1
 80044e0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	689a      	ldr	r2, [r3, #8]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80044f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	6899      	ldr	r1, [r3, #8]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80044fe:	025a      	lsls	r2, r3, #9
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	430a      	orrs	r2, r1
 8004506:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	689a      	ldr	r2, [r3, #8]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004516:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6899      	ldr	r1, [r3, #8]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	695b      	ldr	r3, [r3, #20]
 8004522:	029a      	lsls	r2, r3, #10
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	430a      	orrs	r2, r1
 800452a:	609a      	str	r2, [r3, #8]
}
 800452c:	bf00      	nop
 800452e:	3714      	adds	r7, #20
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr
 8004538:	40012300 	.word	0x40012300
 800453c:	0f000001 	.word	0x0f000001

08004540 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b084      	sub	sp, #16
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800454c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004552:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004556:	2b00      	cmp	r3, #0
 8004558:	d13c      	bne.n	80045d4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004570:	2b00      	cmp	r3, #0
 8004572:	d12b      	bne.n	80045cc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004578:	2b00      	cmp	r3, #0
 800457a:	d127      	bne.n	80045cc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004582:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004586:	2b00      	cmp	r3, #0
 8004588:	d006      	beq.n	8004598 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004594:	2b00      	cmp	r3, #0
 8004596:	d119      	bne.n	80045cc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	685a      	ldr	r2, [r3, #4]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f022 0220 	bic.w	r2, r2, #32
 80045a6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d105      	bne.n	80045cc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c4:	f043 0201 	orr.w	r2, r3, #1
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80045cc:	68f8      	ldr	r0, [r7, #12]
 80045ce:	f7ff f9c7 	bl	8003960 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80045d2:	e00e      	b.n	80045f2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d8:	f003 0310 	and.w	r3, r3, #16
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d003      	beq.n	80045e8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80045e0:	68f8      	ldr	r0, [r7, #12]
 80045e2:	f7ff fd75 	bl	80040d0 <HAL_ADC_ErrorCallback>
}
 80045e6:	e004      	b.n	80045f2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	4798      	blx	r3
}
 80045f2:	bf00      	nop
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}

080045fa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80045fa:	b580      	push	{r7, lr}
 80045fc:	b084      	sub	sp, #16
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004606:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	f7ff f98b 	bl	8003924 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800460e:	bf00      	nop
 8004610:	3710      	adds	r7, #16
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}

08004616 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004616:	b580      	push	{r7, lr}
 8004618:	b084      	sub	sp, #16
 800461a:	af00      	add	r7, sp, #0
 800461c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004622:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2240      	movs	r2, #64	; 0x40
 8004628:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800462e:	f043 0204 	orr.w	r2, r3, #4
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004636:	68f8      	ldr	r0, [r7, #12]
 8004638:	f7ff fd4a 	bl	80040d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800463c:	bf00      	nop
 800463e:	3710      	adds	r7, #16
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}

08004644 <__NVIC_SetPriorityGrouping>:
{
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f003 0307 	and.w	r3, r3, #7
 8004652:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004654:	4b0c      	ldr	r3, [pc, #48]	; (8004688 <__NVIC_SetPriorityGrouping+0x44>)
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800465a:	68ba      	ldr	r2, [r7, #8]
 800465c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004660:	4013      	ands	r3, r2
 8004662:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800466c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004670:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004674:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004676:	4a04      	ldr	r2, [pc, #16]	; (8004688 <__NVIC_SetPriorityGrouping+0x44>)
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	60d3      	str	r3, [r2, #12]
}
 800467c:	bf00      	nop
 800467e:	3714      	adds	r7, #20
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr
 8004688:	e000ed00 	.word	0xe000ed00

0800468c <__NVIC_GetPriorityGrouping>:
{
 800468c:	b480      	push	{r7}
 800468e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004690:	4b04      	ldr	r3, [pc, #16]	; (80046a4 <__NVIC_GetPriorityGrouping+0x18>)
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	0a1b      	lsrs	r3, r3, #8
 8004696:	f003 0307 	and.w	r3, r3, #7
}
 800469a:	4618      	mov	r0, r3
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr
 80046a4:	e000ed00 	.word	0xe000ed00

080046a8 <__NVIC_EnableIRQ>:
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	4603      	mov	r3, r0
 80046b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	db0b      	blt.n	80046d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046ba:	79fb      	ldrb	r3, [r7, #7]
 80046bc:	f003 021f 	and.w	r2, r3, #31
 80046c0:	4907      	ldr	r1, [pc, #28]	; (80046e0 <__NVIC_EnableIRQ+0x38>)
 80046c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046c6:	095b      	lsrs	r3, r3, #5
 80046c8:	2001      	movs	r0, #1
 80046ca:	fa00 f202 	lsl.w	r2, r0, r2
 80046ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80046d2:	bf00      	nop
 80046d4:	370c      	adds	r7, #12
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	e000e100 	.word	0xe000e100

080046e4 <__NVIC_SetPriority>:
{
 80046e4:	b480      	push	{r7}
 80046e6:	b083      	sub	sp, #12
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	4603      	mov	r3, r0
 80046ec:	6039      	str	r1, [r7, #0]
 80046ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	db0a      	blt.n	800470e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	b2da      	uxtb	r2, r3
 80046fc:	490c      	ldr	r1, [pc, #48]	; (8004730 <__NVIC_SetPriority+0x4c>)
 80046fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004702:	0112      	lsls	r2, r2, #4
 8004704:	b2d2      	uxtb	r2, r2
 8004706:	440b      	add	r3, r1
 8004708:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800470c:	e00a      	b.n	8004724 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	b2da      	uxtb	r2, r3
 8004712:	4908      	ldr	r1, [pc, #32]	; (8004734 <__NVIC_SetPriority+0x50>)
 8004714:	79fb      	ldrb	r3, [r7, #7]
 8004716:	f003 030f 	and.w	r3, r3, #15
 800471a:	3b04      	subs	r3, #4
 800471c:	0112      	lsls	r2, r2, #4
 800471e:	b2d2      	uxtb	r2, r2
 8004720:	440b      	add	r3, r1
 8004722:	761a      	strb	r2, [r3, #24]
}
 8004724:	bf00      	nop
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr
 8004730:	e000e100 	.word	0xe000e100
 8004734:	e000ed00 	.word	0xe000ed00

08004738 <NVIC_EncodePriority>:
{
 8004738:	b480      	push	{r7}
 800473a:	b089      	sub	sp, #36	; 0x24
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f003 0307 	and.w	r3, r3, #7
 800474a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800474c:	69fb      	ldr	r3, [r7, #28]
 800474e:	f1c3 0307 	rsb	r3, r3, #7
 8004752:	2b04      	cmp	r3, #4
 8004754:	bf28      	it	cs
 8004756:	2304      	movcs	r3, #4
 8004758:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	3304      	adds	r3, #4
 800475e:	2b06      	cmp	r3, #6
 8004760:	d902      	bls.n	8004768 <NVIC_EncodePriority+0x30>
 8004762:	69fb      	ldr	r3, [r7, #28]
 8004764:	3b03      	subs	r3, #3
 8004766:	e000      	b.n	800476a <NVIC_EncodePriority+0x32>
 8004768:	2300      	movs	r3, #0
 800476a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800476c:	f04f 32ff 	mov.w	r2, #4294967295
 8004770:	69bb      	ldr	r3, [r7, #24]
 8004772:	fa02 f303 	lsl.w	r3, r2, r3
 8004776:	43da      	mvns	r2, r3
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	401a      	ands	r2, r3
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004780:	f04f 31ff 	mov.w	r1, #4294967295
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	fa01 f303 	lsl.w	r3, r1, r3
 800478a:	43d9      	mvns	r1, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004790:	4313      	orrs	r3, r2
}
 8004792:	4618      	mov	r0, r3
 8004794:	3724      	adds	r7, #36	; 0x24
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr

0800479e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800479e:	b580      	push	{r7, lr}
 80047a0:	b082      	sub	sp, #8
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f7ff ff4c 	bl	8004644 <__NVIC_SetPriorityGrouping>
}
 80047ac:	bf00      	nop
 80047ae:	3708      	adds	r7, #8
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b086      	sub	sp, #24
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	4603      	mov	r3, r0
 80047bc:	60b9      	str	r1, [r7, #8]
 80047be:	607a      	str	r2, [r7, #4]
 80047c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80047c2:	2300      	movs	r3, #0
 80047c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047c6:	f7ff ff61 	bl	800468c <__NVIC_GetPriorityGrouping>
 80047ca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	68b9      	ldr	r1, [r7, #8]
 80047d0:	6978      	ldr	r0, [r7, #20]
 80047d2:	f7ff ffb1 	bl	8004738 <NVIC_EncodePriority>
 80047d6:	4602      	mov	r2, r0
 80047d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047dc:	4611      	mov	r1, r2
 80047de:	4618      	mov	r0, r3
 80047e0:	f7ff ff80 	bl	80046e4 <__NVIC_SetPriority>
}
 80047e4:	bf00      	nop
 80047e6:	3718      	adds	r7, #24
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b082      	sub	sp, #8
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	4603      	mov	r3, r0
 80047f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047fa:	4618      	mov	r0, r3
 80047fc:	f7ff ff54 	bl	80046a8 <__NVIC_EnableIRQ>
}
 8004800:	bf00      	nop
 8004802:	3708      	adds	r7, #8
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}

08004808 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b086      	sub	sp, #24
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004810:	2300      	movs	r3, #0
 8004812:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004814:	f7ff fa7e 	bl	8003d14 <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d101      	bne.n	8004824 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e099      	b.n	8004958 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2202      	movs	r2, #2
 8004828:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f022 0201 	bic.w	r2, r2, #1
 8004842:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004844:	e00f      	b.n	8004866 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004846:	f7ff fa65 	bl	8003d14 <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	2b05      	cmp	r3, #5
 8004852:	d908      	bls.n	8004866 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2220      	movs	r2, #32
 8004858:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2203      	movs	r2, #3
 800485e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e078      	b.n	8004958 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 0301 	and.w	r3, r3, #1
 8004870:	2b00      	cmp	r3, #0
 8004872:	d1e8      	bne.n	8004846 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800487c:	697a      	ldr	r2, [r7, #20]
 800487e:	4b38      	ldr	r3, [pc, #224]	; (8004960 <HAL_DMA_Init+0x158>)
 8004880:	4013      	ands	r3, r2
 8004882:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685a      	ldr	r2, [r3, #4]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004892:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	691b      	ldr	r3, [r3, #16]
 8004898:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800489e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	699b      	ldr	r3, [r3, #24]
 80048a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a1b      	ldr	r3, [r3, #32]
 80048b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048b2:	697a      	ldr	r2, [r7, #20]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048bc:	2b04      	cmp	r3, #4
 80048be:	d107      	bne.n	80048d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c8:	4313      	orrs	r3, r2
 80048ca:	697a      	ldr	r2, [r7, #20]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	697a      	ldr	r2, [r7, #20]
 80048d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	f023 0307 	bic.w	r3, r3, #7
 80048e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ec:	697a      	ldr	r2, [r7, #20]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f6:	2b04      	cmp	r3, #4
 80048f8:	d117      	bne.n	800492a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	4313      	orrs	r3, r2
 8004902:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004908:	2b00      	cmp	r3, #0
 800490a:	d00e      	beq.n	800492a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f000 fb0d 	bl	8004f2c <DMA_CheckFifoParam>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d008      	beq.n	800492a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2240      	movs	r2, #64	; 0x40
 800491c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2201      	movs	r2, #1
 8004922:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004926:	2301      	movs	r3, #1
 8004928:	e016      	b.n	8004958 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	697a      	ldr	r2, [r7, #20]
 8004930:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 fac4 	bl	8004ec0 <DMA_CalcBaseAndBitshift>
 8004938:	4603      	mov	r3, r0
 800493a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004940:	223f      	movs	r2, #63	; 0x3f
 8004942:	409a      	lsls	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004956:	2300      	movs	r3, #0
}
 8004958:	4618      	mov	r0, r3
 800495a:	3718      	adds	r7, #24
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}
 8004960:	f010803f 	.word	0xf010803f

08004964 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b086      	sub	sp, #24
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
 8004970:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004972:	2300      	movs	r3, #0
 8004974:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800497a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004982:	2b01      	cmp	r3, #1
 8004984:	d101      	bne.n	800498a <HAL_DMA_Start_IT+0x26>
 8004986:	2302      	movs	r3, #2
 8004988:	e040      	b.n	8004a0c <HAL_DMA_Start_IT+0xa8>
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2201      	movs	r2, #1
 800498e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004998:	b2db      	uxtb	r3, r3
 800499a:	2b01      	cmp	r3, #1
 800499c:	d12f      	bne.n	80049fe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2202      	movs	r2, #2
 80049a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	68b9      	ldr	r1, [r7, #8]
 80049b2:	68f8      	ldr	r0, [r7, #12]
 80049b4:	f000 fa56 	bl	8004e64 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049bc:	223f      	movs	r2, #63	; 0x3f
 80049be:	409a      	lsls	r2, r3
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f042 0216 	orr.w	r2, r2, #22
 80049d2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d007      	beq.n	80049ec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f042 0208 	orr.w	r2, r2, #8
 80049ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f042 0201 	orr.w	r2, r2, #1
 80049fa:	601a      	str	r2, [r3, #0]
 80049fc:	e005      	b.n	8004a0a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004a06:	2302      	movs	r3, #2
 8004a08:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004a0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3718      	adds	r7, #24
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a20:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004a22:	f7ff f977 	bl	8003d14 <HAL_GetTick>
 8004a26:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	2b02      	cmp	r3, #2
 8004a32:	d008      	beq.n	8004a46 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2280      	movs	r2, #128	; 0x80
 8004a38:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e052      	b.n	8004aec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f022 0216 	bic.w	r2, r2, #22
 8004a54:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	695a      	ldr	r2, [r3, #20]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a64:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d103      	bne.n	8004a76 <HAL_DMA_Abort+0x62>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d007      	beq.n	8004a86 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f022 0208 	bic.w	r2, r2, #8
 8004a84:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f022 0201 	bic.w	r2, r2, #1
 8004a94:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a96:	e013      	b.n	8004ac0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a98:	f7ff f93c 	bl	8003d14 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	2b05      	cmp	r3, #5
 8004aa4:	d90c      	bls.n	8004ac0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2220      	movs	r2, #32
 8004aaa:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2203      	movs	r2, #3
 8004ab0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004abc:	2303      	movs	r3, #3
 8004abe:	e015      	b.n	8004aec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0301 	and.w	r3, r3, #1
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1e4      	bne.n	8004a98 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ad2:	223f      	movs	r2, #63	; 0x3f
 8004ad4:	409a      	lsls	r2, r3
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2201      	movs	r2, #1
 8004ade:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	2b02      	cmp	r3, #2
 8004b06:	d004      	beq.n	8004b12 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2280      	movs	r2, #128	; 0x80
 8004b0c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e00c      	b.n	8004b2c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2205      	movs	r2, #5
 8004b16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f022 0201 	bic.w	r2, r2, #1
 8004b28:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b086      	sub	sp, #24
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004b40:	2300      	movs	r3, #0
 8004b42:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004b44:	4b8e      	ldr	r3, [pc, #568]	; (8004d80 <HAL_DMA_IRQHandler+0x248>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a8e      	ldr	r2, [pc, #568]	; (8004d84 <HAL_DMA_IRQHandler+0x24c>)
 8004b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b4e:	0a9b      	lsrs	r3, r3, #10
 8004b50:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b56:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b62:	2208      	movs	r2, #8
 8004b64:	409a      	lsls	r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	4013      	ands	r3, r2
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d01a      	beq.n	8004ba4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0304 	and.w	r3, r3, #4
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d013      	beq.n	8004ba4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f022 0204 	bic.w	r2, r2, #4
 8004b8a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b90:	2208      	movs	r2, #8
 8004b92:	409a      	lsls	r2, r3
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b9c:	f043 0201 	orr.w	r2, r3, #1
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ba8:	2201      	movs	r2, #1
 8004baa:	409a      	lsls	r2, r3
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	4013      	ands	r3, r2
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d012      	beq.n	8004bda <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00b      	beq.n	8004bda <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	409a      	lsls	r2, r3
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bd2:	f043 0202 	orr.w	r2, r3, #2
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bde:	2204      	movs	r2, #4
 8004be0:	409a      	lsls	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	4013      	ands	r3, r2
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d012      	beq.n	8004c10 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 0302 	and.w	r3, r3, #2
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00b      	beq.n	8004c10 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bfc:	2204      	movs	r2, #4
 8004bfe:	409a      	lsls	r2, r3
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c08:	f043 0204 	orr.w	r2, r3, #4
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c14:	2210      	movs	r2, #16
 8004c16:	409a      	lsls	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d043      	beq.n	8004ca8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0308 	and.w	r3, r3, #8
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d03c      	beq.n	8004ca8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c32:	2210      	movs	r2, #16
 8004c34:	409a      	lsls	r2, r3
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d018      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d108      	bne.n	8004c68 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d024      	beq.n	8004ca8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	4798      	blx	r3
 8004c66:	e01f      	b.n	8004ca8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d01b      	beq.n	8004ca8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	4798      	blx	r3
 8004c78:	e016      	b.n	8004ca8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d107      	bne.n	8004c98 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f022 0208 	bic.w	r2, r2, #8
 8004c96:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d003      	beq.n	8004ca8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cac:	2220      	movs	r2, #32
 8004cae:	409a      	lsls	r2, r3
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	f000 808f 	beq.w	8004dd8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 0310 	and.w	r3, r3, #16
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f000 8087 	beq.w	8004dd8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cce:	2220      	movs	r2, #32
 8004cd0:	409a      	lsls	r2, r3
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	2b05      	cmp	r3, #5
 8004ce0:	d136      	bne.n	8004d50 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f022 0216 	bic.w	r2, r2, #22
 8004cf0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	695a      	ldr	r2, [r3, #20]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d00:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d103      	bne.n	8004d12 <HAL_DMA_IRQHandler+0x1da>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d007      	beq.n	8004d22 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f022 0208 	bic.w	r2, r2, #8
 8004d20:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d26:	223f      	movs	r2, #63	; 0x3f
 8004d28:	409a      	lsls	r2, r3
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2201      	movs	r2, #1
 8004d32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d07e      	beq.n	8004e44 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	4798      	blx	r3
        }
        return;
 8004d4e:	e079      	b.n	8004e44 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d01d      	beq.n	8004d9a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d10d      	bne.n	8004d88 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d031      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	4798      	blx	r3
 8004d7c:	e02c      	b.n	8004dd8 <HAL_DMA_IRQHandler+0x2a0>
 8004d7e:	bf00      	nop
 8004d80:	20000008 	.word	0x20000008
 8004d84:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d023      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	4798      	blx	r3
 8004d98:	e01e      	b.n	8004dd8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d10f      	bne.n	8004dc8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f022 0210 	bic.w	r2, r2, #16
 8004db6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d003      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d032      	beq.n	8004e46 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004de4:	f003 0301 	and.w	r3, r3, #1
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d022      	beq.n	8004e32 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2205      	movs	r2, #5
 8004df0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f022 0201 	bic.w	r2, r2, #1
 8004e02:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	3301      	adds	r3, #1
 8004e08:	60bb      	str	r3, [r7, #8]
 8004e0a:	697a      	ldr	r2, [r7, #20]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d307      	bcc.n	8004e20 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0301 	and.w	r3, r3, #1
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d1f2      	bne.n	8004e04 <HAL_DMA_IRQHandler+0x2cc>
 8004e1e:	e000      	b.n	8004e22 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004e20:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2201      	movs	r2, #1
 8004e26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d005      	beq.n	8004e46 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	4798      	blx	r3
 8004e42:	e000      	b.n	8004e46 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004e44:	bf00      	nop
    }
  }
}
 8004e46:	3718      	adds	r7, #24
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]
 8004e70:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e80:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	683a      	ldr	r2, [r7, #0]
 8004e88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	2b40      	cmp	r3, #64	; 0x40
 8004e90:	d108      	bne.n	8004ea4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68ba      	ldr	r2, [r7, #8]
 8004ea0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004ea2:	e007      	b.n	8004eb4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68ba      	ldr	r2, [r7, #8]
 8004eaa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	60da      	str	r2, [r3, #12]
}
 8004eb4:	bf00      	nop
 8004eb6:	3714      	adds	r7, #20
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	3b10      	subs	r3, #16
 8004ed0:	4a14      	ldr	r2, [pc, #80]	; (8004f24 <DMA_CalcBaseAndBitshift+0x64>)
 8004ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ed6:	091b      	lsrs	r3, r3, #4
 8004ed8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004eda:	4a13      	ldr	r2, [pc, #76]	; (8004f28 <DMA_CalcBaseAndBitshift+0x68>)
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	4413      	add	r3, r2
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	461a      	mov	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2b03      	cmp	r3, #3
 8004eec:	d909      	bls.n	8004f02 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ef6:	f023 0303 	bic.w	r3, r3, #3
 8004efa:	1d1a      	adds	r2, r3, #4
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	659a      	str	r2, [r3, #88]	; 0x58
 8004f00:	e007      	b.n	8004f12 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004f0a:	f023 0303 	bic.w	r3, r3, #3
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3714      	adds	r7, #20
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	aaaaaaab 	.word	0xaaaaaaab
 8004f28:	0801da98 	.word	0x0801da98

08004f2c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f34:	2300      	movs	r3, #0
 8004f36:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f3c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	699b      	ldr	r3, [r3, #24]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d11f      	bne.n	8004f86 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	2b03      	cmp	r3, #3
 8004f4a:	d856      	bhi.n	8004ffa <DMA_CheckFifoParam+0xce>
 8004f4c:	a201      	add	r2, pc, #4	; (adr r2, 8004f54 <DMA_CheckFifoParam+0x28>)
 8004f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f52:	bf00      	nop
 8004f54:	08004f65 	.word	0x08004f65
 8004f58:	08004f77 	.word	0x08004f77
 8004f5c:	08004f65 	.word	0x08004f65
 8004f60:	08004ffb 	.word	0x08004ffb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f68:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d046      	beq.n	8004ffe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f74:	e043      	b.n	8004ffe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f7a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f7e:	d140      	bne.n	8005002 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f84:	e03d      	b.n	8005002 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f8e:	d121      	bne.n	8004fd4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	2b03      	cmp	r3, #3
 8004f94:	d837      	bhi.n	8005006 <DMA_CheckFifoParam+0xda>
 8004f96:	a201      	add	r2, pc, #4	; (adr r2, 8004f9c <DMA_CheckFifoParam+0x70>)
 8004f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f9c:	08004fad 	.word	0x08004fad
 8004fa0:	08004fb3 	.word	0x08004fb3
 8004fa4:	08004fad 	.word	0x08004fad
 8004fa8:	08004fc5 	.word	0x08004fc5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	73fb      	strb	r3, [r7, #15]
      break;
 8004fb0:	e030      	b.n	8005014 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d025      	beq.n	800500a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fc2:	e022      	b.n	800500a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fc8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004fcc:	d11f      	bne.n	800500e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004fd2:	e01c      	b.n	800500e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d903      	bls.n	8004fe2 <DMA_CheckFifoParam+0xb6>
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b03      	cmp	r3, #3
 8004fde:	d003      	beq.n	8004fe8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004fe0:	e018      	b.n	8005014 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	73fb      	strb	r3, [r7, #15]
      break;
 8004fe6:	e015      	b.n	8005014 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d00e      	beq.n	8005012 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ff8:	e00b      	b.n	8005012 <DMA_CheckFifoParam+0xe6>
      break;
 8004ffa:	bf00      	nop
 8004ffc:	e00a      	b.n	8005014 <DMA_CheckFifoParam+0xe8>
      break;
 8004ffe:	bf00      	nop
 8005000:	e008      	b.n	8005014 <DMA_CheckFifoParam+0xe8>
      break;
 8005002:	bf00      	nop
 8005004:	e006      	b.n	8005014 <DMA_CheckFifoParam+0xe8>
      break;
 8005006:	bf00      	nop
 8005008:	e004      	b.n	8005014 <DMA_CheckFifoParam+0xe8>
      break;
 800500a:	bf00      	nop
 800500c:	e002      	b.n	8005014 <DMA_CheckFifoParam+0xe8>
      break;   
 800500e:	bf00      	nop
 8005010:	e000      	b.n	8005014 <DMA_CheckFifoParam+0xe8>
      break;
 8005012:	bf00      	nop
    }
  } 
  
  return status; 
 8005014:	7bfb      	ldrb	r3, [r7, #15]
}
 8005016:	4618      	mov	r0, r3
 8005018:	3714      	adds	r7, #20
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop

08005024 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005024:	b480      	push	{r7}
 8005026:	b089      	sub	sp, #36	; 0x24
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800502e:	2300      	movs	r3, #0
 8005030:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005032:	2300      	movs	r3, #0
 8005034:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005036:	2300      	movs	r3, #0
 8005038:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800503a:	2300      	movs	r3, #0
 800503c:	61fb      	str	r3, [r7, #28]
 800503e:	e165      	b.n	800530c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005040:	2201      	movs	r2, #1
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	fa02 f303 	lsl.w	r3, r2, r3
 8005048:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	697a      	ldr	r2, [r7, #20]
 8005050:	4013      	ands	r3, r2
 8005052:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005054:	693a      	ldr	r2, [r7, #16]
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	429a      	cmp	r2, r3
 800505a:	f040 8154 	bne.w	8005306 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	f003 0303 	and.w	r3, r3, #3
 8005066:	2b01      	cmp	r3, #1
 8005068:	d005      	beq.n	8005076 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005072:	2b02      	cmp	r3, #2
 8005074:	d130      	bne.n	80050d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	005b      	lsls	r3, r3, #1
 8005080:	2203      	movs	r2, #3
 8005082:	fa02 f303 	lsl.w	r3, r2, r3
 8005086:	43db      	mvns	r3, r3
 8005088:	69ba      	ldr	r2, [r7, #24]
 800508a:	4013      	ands	r3, r2
 800508c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	68da      	ldr	r2, [r3, #12]
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	005b      	lsls	r3, r3, #1
 8005096:	fa02 f303 	lsl.w	r3, r2, r3
 800509a:	69ba      	ldr	r2, [r7, #24]
 800509c:	4313      	orrs	r3, r2
 800509e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	69ba      	ldr	r2, [r7, #24]
 80050a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80050ac:	2201      	movs	r2, #1
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	fa02 f303 	lsl.w	r3, r2, r3
 80050b4:	43db      	mvns	r3, r3
 80050b6:	69ba      	ldr	r2, [r7, #24]
 80050b8:	4013      	ands	r3, r2
 80050ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	091b      	lsrs	r3, r3, #4
 80050c2:	f003 0201 	and.w	r2, r3, #1
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	fa02 f303 	lsl.w	r3, r2, r3
 80050cc:	69ba      	ldr	r2, [r7, #24]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	69ba      	ldr	r2, [r7, #24]
 80050d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f003 0303 	and.w	r3, r3, #3
 80050e0:	2b03      	cmp	r3, #3
 80050e2:	d017      	beq.n	8005114 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	68db      	ldr	r3, [r3, #12]
 80050e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80050ea:	69fb      	ldr	r3, [r7, #28]
 80050ec:	005b      	lsls	r3, r3, #1
 80050ee:	2203      	movs	r2, #3
 80050f0:	fa02 f303 	lsl.w	r3, r2, r3
 80050f4:	43db      	mvns	r3, r3
 80050f6:	69ba      	ldr	r2, [r7, #24]
 80050f8:	4013      	ands	r3, r2
 80050fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	689a      	ldr	r2, [r3, #8]
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	005b      	lsls	r3, r3, #1
 8005104:	fa02 f303 	lsl.w	r3, r2, r3
 8005108:	69ba      	ldr	r2, [r7, #24]
 800510a:	4313      	orrs	r3, r2
 800510c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	69ba      	ldr	r2, [r7, #24]
 8005112:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	f003 0303 	and.w	r3, r3, #3
 800511c:	2b02      	cmp	r3, #2
 800511e:	d123      	bne.n	8005168 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	08da      	lsrs	r2, r3, #3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	3208      	adds	r2, #8
 8005128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800512c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	f003 0307 	and.w	r3, r3, #7
 8005134:	009b      	lsls	r3, r3, #2
 8005136:	220f      	movs	r2, #15
 8005138:	fa02 f303 	lsl.w	r3, r2, r3
 800513c:	43db      	mvns	r3, r3
 800513e:	69ba      	ldr	r2, [r7, #24]
 8005140:	4013      	ands	r3, r2
 8005142:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	691a      	ldr	r2, [r3, #16]
 8005148:	69fb      	ldr	r3, [r7, #28]
 800514a:	f003 0307 	and.w	r3, r3, #7
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	fa02 f303 	lsl.w	r3, r2, r3
 8005154:	69ba      	ldr	r2, [r7, #24]
 8005156:	4313      	orrs	r3, r2
 8005158:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	08da      	lsrs	r2, r3, #3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	3208      	adds	r2, #8
 8005162:	69b9      	ldr	r1, [r7, #24]
 8005164:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	005b      	lsls	r3, r3, #1
 8005172:	2203      	movs	r2, #3
 8005174:	fa02 f303 	lsl.w	r3, r2, r3
 8005178:	43db      	mvns	r3, r3
 800517a:	69ba      	ldr	r2, [r7, #24]
 800517c:	4013      	ands	r3, r2
 800517e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	f003 0203 	and.w	r2, r3, #3
 8005188:	69fb      	ldr	r3, [r7, #28]
 800518a:	005b      	lsls	r3, r3, #1
 800518c:	fa02 f303 	lsl.w	r3, r2, r3
 8005190:	69ba      	ldr	r2, [r7, #24]
 8005192:	4313      	orrs	r3, r2
 8005194:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	69ba      	ldr	r2, [r7, #24]
 800519a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f000 80ae 	beq.w	8005306 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051aa:	2300      	movs	r3, #0
 80051ac:	60fb      	str	r3, [r7, #12]
 80051ae:	4b5d      	ldr	r3, [pc, #372]	; (8005324 <HAL_GPIO_Init+0x300>)
 80051b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051b2:	4a5c      	ldr	r2, [pc, #368]	; (8005324 <HAL_GPIO_Init+0x300>)
 80051b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80051b8:	6453      	str	r3, [r2, #68]	; 0x44
 80051ba:	4b5a      	ldr	r3, [pc, #360]	; (8005324 <HAL_GPIO_Init+0x300>)
 80051bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051c2:	60fb      	str	r3, [r7, #12]
 80051c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80051c6:	4a58      	ldr	r2, [pc, #352]	; (8005328 <HAL_GPIO_Init+0x304>)
 80051c8:	69fb      	ldr	r3, [r7, #28]
 80051ca:	089b      	lsrs	r3, r3, #2
 80051cc:	3302      	adds	r3, #2
 80051ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	f003 0303 	and.w	r3, r3, #3
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	220f      	movs	r2, #15
 80051de:	fa02 f303 	lsl.w	r3, r2, r3
 80051e2:	43db      	mvns	r3, r3
 80051e4:	69ba      	ldr	r2, [r7, #24]
 80051e6:	4013      	ands	r3, r2
 80051e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4a4f      	ldr	r2, [pc, #316]	; (800532c <HAL_GPIO_Init+0x308>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d025      	beq.n	800523e <HAL_GPIO_Init+0x21a>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	4a4e      	ldr	r2, [pc, #312]	; (8005330 <HAL_GPIO_Init+0x30c>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d01f      	beq.n	800523a <HAL_GPIO_Init+0x216>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	4a4d      	ldr	r2, [pc, #308]	; (8005334 <HAL_GPIO_Init+0x310>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d019      	beq.n	8005236 <HAL_GPIO_Init+0x212>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4a4c      	ldr	r2, [pc, #304]	; (8005338 <HAL_GPIO_Init+0x314>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d013      	beq.n	8005232 <HAL_GPIO_Init+0x20e>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	4a4b      	ldr	r2, [pc, #300]	; (800533c <HAL_GPIO_Init+0x318>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d00d      	beq.n	800522e <HAL_GPIO_Init+0x20a>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4a4a      	ldr	r2, [pc, #296]	; (8005340 <HAL_GPIO_Init+0x31c>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d007      	beq.n	800522a <HAL_GPIO_Init+0x206>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a49      	ldr	r2, [pc, #292]	; (8005344 <HAL_GPIO_Init+0x320>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d101      	bne.n	8005226 <HAL_GPIO_Init+0x202>
 8005222:	2306      	movs	r3, #6
 8005224:	e00c      	b.n	8005240 <HAL_GPIO_Init+0x21c>
 8005226:	2307      	movs	r3, #7
 8005228:	e00a      	b.n	8005240 <HAL_GPIO_Init+0x21c>
 800522a:	2305      	movs	r3, #5
 800522c:	e008      	b.n	8005240 <HAL_GPIO_Init+0x21c>
 800522e:	2304      	movs	r3, #4
 8005230:	e006      	b.n	8005240 <HAL_GPIO_Init+0x21c>
 8005232:	2303      	movs	r3, #3
 8005234:	e004      	b.n	8005240 <HAL_GPIO_Init+0x21c>
 8005236:	2302      	movs	r3, #2
 8005238:	e002      	b.n	8005240 <HAL_GPIO_Init+0x21c>
 800523a:	2301      	movs	r3, #1
 800523c:	e000      	b.n	8005240 <HAL_GPIO_Init+0x21c>
 800523e:	2300      	movs	r3, #0
 8005240:	69fa      	ldr	r2, [r7, #28]
 8005242:	f002 0203 	and.w	r2, r2, #3
 8005246:	0092      	lsls	r2, r2, #2
 8005248:	4093      	lsls	r3, r2
 800524a:	69ba      	ldr	r2, [r7, #24]
 800524c:	4313      	orrs	r3, r2
 800524e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005250:	4935      	ldr	r1, [pc, #212]	; (8005328 <HAL_GPIO_Init+0x304>)
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	089b      	lsrs	r3, r3, #2
 8005256:	3302      	adds	r3, #2
 8005258:	69ba      	ldr	r2, [r7, #24]
 800525a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800525e:	4b3a      	ldr	r3, [pc, #232]	; (8005348 <HAL_GPIO_Init+0x324>)
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	43db      	mvns	r3, r3
 8005268:	69ba      	ldr	r2, [r7, #24]
 800526a:	4013      	ands	r3, r2
 800526c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005276:	2b00      	cmp	r3, #0
 8005278:	d003      	beq.n	8005282 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800527a:	69ba      	ldr	r2, [r7, #24]
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	4313      	orrs	r3, r2
 8005280:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005282:	4a31      	ldr	r2, [pc, #196]	; (8005348 <HAL_GPIO_Init+0x324>)
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005288:	4b2f      	ldr	r3, [pc, #188]	; (8005348 <HAL_GPIO_Init+0x324>)
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	43db      	mvns	r3, r3
 8005292:	69ba      	ldr	r2, [r7, #24]
 8005294:	4013      	ands	r3, r2
 8005296:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d003      	beq.n	80052ac <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80052a4:	69ba      	ldr	r2, [r7, #24]
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80052ac:	4a26      	ldr	r2, [pc, #152]	; (8005348 <HAL_GPIO_Init+0x324>)
 80052ae:	69bb      	ldr	r3, [r7, #24]
 80052b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80052b2:	4b25      	ldr	r3, [pc, #148]	; (8005348 <HAL_GPIO_Init+0x324>)
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	43db      	mvns	r3, r3
 80052bc:	69ba      	ldr	r2, [r7, #24]
 80052be:	4013      	ands	r3, r2
 80052c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d003      	beq.n	80052d6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80052ce:	69ba      	ldr	r2, [r7, #24]
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80052d6:	4a1c      	ldr	r2, [pc, #112]	; (8005348 <HAL_GPIO_Init+0x324>)
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80052dc:	4b1a      	ldr	r3, [pc, #104]	; (8005348 <HAL_GPIO_Init+0x324>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	43db      	mvns	r3, r3
 80052e6:	69ba      	ldr	r2, [r7, #24]
 80052e8:	4013      	ands	r3, r2
 80052ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d003      	beq.n	8005300 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80052f8:	69ba      	ldr	r2, [r7, #24]
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005300:	4a11      	ldr	r2, [pc, #68]	; (8005348 <HAL_GPIO_Init+0x324>)
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005306:	69fb      	ldr	r3, [r7, #28]
 8005308:	3301      	adds	r3, #1
 800530a:	61fb      	str	r3, [r7, #28]
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	2b0f      	cmp	r3, #15
 8005310:	f67f ae96 	bls.w	8005040 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005314:	bf00      	nop
 8005316:	bf00      	nop
 8005318:	3724      	adds	r7, #36	; 0x24
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr
 8005322:	bf00      	nop
 8005324:	40023800 	.word	0x40023800
 8005328:	40013800 	.word	0x40013800
 800532c:	40020000 	.word	0x40020000
 8005330:	40020400 	.word	0x40020400
 8005334:	40020800 	.word	0x40020800
 8005338:	40020c00 	.word	0x40020c00
 800533c:	40021000 	.word	0x40021000
 8005340:	40021400 	.word	0x40021400
 8005344:	40021800 	.word	0x40021800
 8005348:	40013c00 	.word	0x40013c00

0800534c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800534c:	b480      	push	{r7}
 800534e:	b085      	sub	sp, #20
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	460b      	mov	r3, r1
 8005356:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	691a      	ldr	r2, [r3, #16]
 800535c:	887b      	ldrh	r3, [r7, #2]
 800535e:	4013      	ands	r3, r2
 8005360:	2b00      	cmp	r3, #0
 8005362:	d002      	beq.n	800536a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005364:	2301      	movs	r3, #1
 8005366:	73fb      	strb	r3, [r7, #15]
 8005368:	e001      	b.n	800536e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800536a:	2300      	movs	r3, #0
 800536c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800536e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005370:	4618      	mov	r0, r3
 8005372:	3714      	adds	r7, #20
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr

0800537c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b084      	sub	sp, #16
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d101      	bne.n	800538e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e12b      	b.n	80055e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b00      	cmp	r3, #0
 8005398:	d106      	bne.n	80053a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f7fc fd74 	bl	8001e90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2224      	movs	r2, #36	; 0x24
 80053ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f022 0201 	bic.w	r2, r2, #1
 80053be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80053de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80053e0:	f002 f92e 	bl	8007640 <HAL_RCC_GetPCLK1Freq>
 80053e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	4a81      	ldr	r2, [pc, #516]	; (80055f0 <HAL_I2C_Init+0x274>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d807      	bhi.n	8005400 <HAL_I2C_Init+0x84>
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	4a80      	ldr	r2, [pc, #512]	; (80055f4 <HAL_I2C_Init+0x278>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	bf94      	ite	ls
 80053f8:	2301      	movls	r3, #1
 80053fa:	2300      	movhi	r3, #0
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	e006      	b.n	800540e <HAL_I2C_Init+0x92>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	4a7d      	ldr	r2, [pc, #500]	; (80055f8 <HAL_I2C_Init+0x27c>)
 8005404:	4293      	cmp	r3, r2
 8005406:	bf94      	ite	ls
 8005408:	2301      	movls	r3, #1
 800540a:	2300      	movhi	r3, #0
 800540c:	b2db      	uxtb	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d001      	beq.n	8005416 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	e0e7      	b.n	80055e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	4a78      	ldr	r2, [pc, #480]	; (80055fc <HAL_I2C_Init+0x280>)
 800541a:	fba2 2303 	umull	r2, r3, r2, r3
 800541e:	0c9b      	lsrs	r3, r3, #18
 8005420:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68ba      	ldr	r2, [r7, #8]
 8005432:	430a      	orrs	r2, r1
 8005434:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	6a1b      	ldr	r3, [r3, #32]
 800543c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	4a6a      	ldr	r2, [pc, #424]	; (80055f0 <HAL_I2C_Init+0x274>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d802      	bhi.n	8005450 <HAL_I2C_Init+0xd4>
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	3301      	adds	r3, #1
 800544e:	e009      	b.n	8005464 <HAL_I2C_Init+0xe8>
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005456:	fb02 f303 	mul.w	r3, r2, r3
 800545a:	4a69      	ldr	r2, [pc, #420]	; (8005600 <HAL_I2C_Init+0x284>)
 800545c:	fba2 2303 	umull	r2, r3, r2, r3
 8005460:	099b      	lsrs	r3, r3, #6
 8005462:	3301      	adds	r3, #1
 8005464:	687a      	ldr	r2, [r7, #4]
 8005466:	6812      	ldr	r2, [r2, #0]
 8005468:	430b      	orrs	r3, r1
 800546a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	69db      	ldr	r3, [r3, #28]
 8005472:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005476:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	495c      	ldr	r1, [pc, #368]	; (80055f0 <HAL_I2C_Init+0x274>)
 8005480:	428b      	cmp	r3, r1
 8005482:	d819      	bhi.n	80054b8 <HAL_I2C_Init+0x13c>
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	1e59      	subs	r1, r3, #1
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	005b      	lsls	r3, r3, #1
 800548e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005492:	1c59      	adds	r1, r3, #1
 8005494:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005498:	400b      	ands	r3, r1
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00a      	beq.n	80054b4 <HAL_I2C_Init+0x138>
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	1e59      	subs	r1, r3, #1
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	005b      	lsls	r3, r3, #1
 80054a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80054ac:	3301      	adds	r3, #1
 80054ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054b2:	e051      	b.n	8005558 <HAL_I2C_Init+0x1dc>
 80054b4:	2304      	movs	r3, #4
 80054b6:	e04f      	b.n	8005558 <HAL_I2C_Init+0x1dc>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d111      	bne.n	80054e4 <HAL_I2C_Init+0x168>
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	1e58      	subs	r0, r3, #1
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6859      	ldr	r1, [r3, #4]
 80054c8:	460b      	mov	r3, r1
 80054ca:	005b      	lsls	r3, r3, #1
 80054cc:	440b      	add	r3, r1
 80054ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80054d2:	3301      	adds	r3, #1
 80054d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054d8:	2b00      	cmp	r3, #0
 80054da:	bf0c      	ite	eq
 80054dc:	2301      	moveq	r3, #1
 80054de:	2300      	movne	r3, #0
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	e012      	b.n	800550a <HAL_I2C_Init+0x18e>
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	1e58      	subs	r0, r3, #1
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6859      	ldr	r1, [r3, #4]
 80054ec:	460b      	mov	r3, r1
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	440b      	add	r3, r1
 80054f2:	0099      	lsls	r1, r3, #2
 80054f4:	440b      	add	r3, r1
 80054f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80054fa:	3301      	adds	r3, #1
 80054fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005500:	2b00      	cmp	r3, #0
 8005502:	bf0c      	ite	eq
 8005504:	2301      	moveq	r3, #1
 8005506:	2300      	movne	r3, #0
 8005508:	b2db      	uxtb	r3, r3
 800550a:	2b00      	cmp	r3, #0
 800550c:	d001      	beq.n	8005512 <HAL_I2C_Init+0x196>
 800550e:	2301      	movs	r3, #1
 8005510:	e022      	b.n	8005558 <HAL_I2C_Init+0x1dc>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d10e      	bne.n	8005538 <HAL_I2C_Init+0x1bc>
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	1e58      	subs	r0, r3, #1
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6859      	ldr	r1, [r3, #4]
 8005522:	460b      	mov	r3, r1
 8005524:	005b      	lsls	r3, r3, #1
 8005526:	440b      	add	r3, r1
 8005528:	fbb0 f3f3 	udiv	r3, r0, r3
 800552c:	3301      	adds	r3, #1
 800552e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005532:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005536:	e00f      	b.n	8005558 <HAL_I2C_Init+0x1dc>
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	1e58      	subs	r0, r3, #1
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6859      	ldr	r1, [r3, #4]
 8005540:	460b      	mov	r3, r1
 8005542:	009b      	lsls	r3, r3, #2
 8005544:	440b      	add	r3, r1
 8005546:	0099      	lsls	r1, r3, #2
 8005548:	440b      	add	r3, r1
 800554a:	fbb0 f3f3 	udiv	r3, r0, r3
 800554e:	3301      	adds	r3, #1
 8005550:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005554:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005558:	6879      	ldr	r1, [r7, #4]
 800555a:	6809      	ldr	r1, [r1, #0]
 800555c:	4313      	orrs	r3, r2
 800555e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	69da      	ldr	r2, [r3, #28]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6a1b      	ldr	r3, [r3, #32]
 8005572:	431a      	orrs	r2, r3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	430a      	orrs	r2, r1
 800557a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005586:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	6911      	ldr	r1, [r2, #16]
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	68d2      	ldr	r2, [r2, #12]
 8005592:	4311      	orrs	r1, r2
 8005594:	687a      	ldr	r2, [r7, #4]
 8005596:	6812      	ldr	r2, [r2, #0]
 8005598:	430b      	orrs	r3, r1
 800559a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	695a      	ldr	r2, [r3, #20]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	431a      	orrs	r2, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	430a      	orrs	r2, r1
 80055b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f042 0201 	orr.w	r2, r2, #1
 80055c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2200      	movs	r2, #0
 80055cc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2220      	movs	r2, #32
 80055d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80055e4:	2300      	movs	r3, #0
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3710      	adds	r7, #16
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	000186a0 	.word	0x000186a0
 80055f4:	001e847f 	.word	0x001e847f
 80055f8:	003d08ff 	.word	0x003d08ff
 80055fc:	431bde83 	.word	0x431bde83
 8005600:	10624dd3 	.word	0x10624dd3

08005604 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b088      	sub	sp, #32
 8005608:	af02      	add	r7, sp, #8
 800560a:	60f8      	str	r0, [r7, #12]
 800560c:	607a      	str	r2, [r7, #4]
 800560e:	461a      	mov	r2, r3
 8005610:	460b      	mov	r3, r1
 8005612:	817b      	strh	r3, [r7, #10]
 8005614:	4613      	mov	r3, r2
 8005616:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005618:	f7fe fb7c 	bl	8003d14 <HAL_GetTick>
 800561c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005624:	b2db      	uxtb	r3, r3
 8005626:	2b20      	cmp	r3, #32
 8005628:	f040 80e0 	bne.w	80057ec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	9300      	str	r3, [sp, #0]
 8005630:	2319      	movs	r3, #25
 8005632:	2201      	movs	r2, #1
 8005634:	4970      	ldr	r1, [pc, #448]	; (80057f8 <HAL_I2C_Master_Transmit+0x1f4>)
 8005636:	68f8      	ldr	r0, [r7, #12]
 8005638:	f000 fa92 	bl	8005b60 <I2C_WaitOnFlagUntilTimeout>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d001      	beq.n	8005646 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005642:	2302      	movs	r3, #2
 8005644:	e0d3      	b.n	80057ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800564c:	2b01      	cmp	r3, #1
 800564e:	d101      	bne.n	8005654 <HAL_I2C_Master_Transmit+0x50>
 8005650:	2302      	movs	r3, #2
 8005652:	e0cc      	b.n	80057ee <HAL_I2C_Master_Transmit+0x1ea>
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	2b01      	cmp	r3, #1
 8005668:	d007      	beq.n	800567a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f042 0201 	orr.w	r2, r2, #1
 8005678:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005688:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2221      	movs	r2, #33	; 0x21
 800568e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2210      	movs	r2, #16
 8005696:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	893a      	ldrh	r2, [r7, #8]
 80056aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056b0:	b29a      	uxth	r2, r3
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	4a50      	ldr	r2, [pc, #320]	; (80057fc <HAL_I2C_Master_Transmit+0x1f8>)
 80056ba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80056bc:	8979      	ldrh	r1, [r7, #10]
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	6a3a      	ldr	r2, [r7, #32]
 80056c2:	68f8      	ldr	r0, [r7, #12]
 80056c4:	f000 f9ca 	bl	8005a5c <I2C_MasterRequestWrite>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d001      	beq.n	80056d2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e08d      	b.n	80057ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056d2:	2300      	movs	r3, #0
 80056d4:	613b      	str	r3, [r7, #16]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	695b      	ldr	r3, [r3, #20]
 80056dc:	613b      	str	r3, [r7, #16]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	699b      	ldr	r3, [r3, #24]
 80056e4:	613b      	str	r3, [r7, #16]
 80056e6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80056e8:	e066      	b.n	80057b8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056ea:	697a      	ldr	r2, [r7, #20]
 80056ec:	6a39      	ldr	r1, [r7, #32]
 80056ee:	68f8      	ldr	r0, [r7, #12]
 80056f0:	f000 fb0c 	bl	8005d0c <I2C_WaitOnTXEFlagUntilTimeout>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00d      	beq.n	8005716 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fe:	2b04      	cmp	r3, #4
 8005700:	d107      	bne.n	8005712 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005710:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e06b      	b.n	80057ee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571a:	781a      	ldrb	r2, [r3, #0]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005726:	1c5a      	adds	r2, r3, #1
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005730:	b29b      	uxth	r3, r3
 8005732:	3b01      	subs	r3, #1
 8005734:	b29a      	uxth	r2, r3
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800573e:	3b01      	subs	r3, #1
 8005740:	b29a      	uxth	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	695b      	ldr	r3, [r3, #20]
 800574c:	f003 0304 	and.w	r3, r3, #4
 8005750:	2b04      	cmp	r3, #4
 8005752:	d11b      	bne.n	800578c <HAL_I2C_Master_Transmit+0x188>
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005758:	2b00      	cmp	r3, #0
 800575a:	d017      	beq.n	800578c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005760:	781a      	ldrb	r2, [r3, #0]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800576c:	1c5a      	adds	r2, r3, #1
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005776:	b29b      	uxth	r3, r3
 8005778:	3b01      	subs	r3, #1
 800577a:	b29a      	uxth	r2, r3
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005784:	3b01      	subs	r3, #1
 8005786:	b29a      	uxth	r2, r3
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800578c:	697a      	ldr	r2, [r7, #20]
 800578e:	6a39      	ldr	r1, [r7, #32]
 8005790:	68f8      	ldr	r0, [r7, #12]
 8005792:	f000 fafc 	bl	8005d8e <I2C_WaitOnBTFFlagUntilTimeout>
 8005796:	4603      	mov	r3, r0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00d      	beq.n	80057b8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a0:	2b04      	cmp	r3, #4
 80057a2:	d107      	bne.n	80057b4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057b2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e01a      	b.n	80057ee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d194      	bne.n	80056ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2220      	movs	r2, #32
 80057d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2200      	movs	r2, #0
 80057dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2200      	movs	r2, #0
 80057e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80057e8:	2300      	movs	r3, #0
 80057ea:	e000      	b.n	80057ee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80057ec:	2302      	movs	r3, #2
  }
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3718      	adds	r7, #24
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	00100002 	.word	0x00100002
 80057fc:	ffff0000 	.word	0xffff0000

08005800 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b08a      	sub	sp, #40	; 0x28
 8005804:	af02      	add	r7, sp, #8
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	607a      	str	r2, [r7, #4]
 800580a:	603b      	str	r3, [r7, #0]
 800580c:	460b      	mov	r3, r1
 800580e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005810:	f7fe fa80 	bl	8003d14 <HAL_GetTick>
 8005814:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005816:	2300      	movs	r3, #0
 8005818:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005820:	b2db      	uxtb	r3, r3
 8005822:	2b20      	cmp	r3, #32
 8005824:	f040 8111 	bne.w	8005a4a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005828:	69fb      	ldr	r3, [r7, #28]
 800582a:	9300      	str	r3, [sp, #0]
 800582c:	2319      	movs	r3, #25
 800582e:	2201      	movs	r2, #1
 8005830:	4988      	ldr	r1, [pc, #544]	; (8005a54 <HAL_I2C_IsDeviceReady+0x254>)
 8005832:	68f8      	ldr	r0, [r7, #12]
 8005834:	f000 f994 	bl	8005b60 <I2C_WaitOnFlagUntilTimeout>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d001      	beq.n	8005842 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800583e:	2302      	movs	r3, #2
 8005840:	e104      	b.n	8005a4c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005848:	2b01      	cmp	r3, #1
 800584a:	d101      	bne.n	8005850 <HAL_I2C_IsDeviceReady+0x50>
 800584c:	2302      	movs	r3, #2
 800584e:	e0fd      	b.n	8005a4c <HAL_I2C_IsDeviceReady+0x24c>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	2b01      	cmp	r3, #1
 8005864:	d007      	beq.n	8005876 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f042 0201 	orr.w	r2, r2, #1
 8005874:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005884:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2224      	movs	r2, #36	; 0x24
 800588a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2200      	movs	r2, #0
 8005892:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	4a70      	ldr	r2, [pc, #448]	; (8005a58 <HAL_I2C_IsDeviceReady+0x258>)
 8005898:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058a8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	9300      	str	r3, [sp, #0]
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	2200      	movs	r2, #0
 80058b2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80058b6:	68f8      	ldr	r0, [r7, #12]
 80058b8:	f000 f952 	bl	8005b60 <I2C_WaitOnFlagUntilTimeout>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00d      	beq.n	80058de <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058d0:	d103      	bne.n	80058da <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058d8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80058da:	2303      	movs	r3, #3
 80058dc:	e0b6      	b.n	8005a4c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80058de:	897b      	ldrh	r3, [r7, #10]
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	461a      	mov	r2, r3
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80058ec:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80058ee:	f7fe fa11 	bl	8003d14 <HAL_GetTick>
 80058f2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	f003 0302 	and.w	r3, r3, #2
 80058fe:	2b02      	cmp	r3, #2
 8005900:	bf0c      	ite	eq
 8005902:	2301      	moveq	r3, #1
 8005904:	2300      	movne	r3, #0
 8005906:	b2db      	uxtb	r3, r3
 8005908:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	695b      	ldr	r3, [r3, #20]
 8005910:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005914:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005918:	bf0c      	ite	eq
 800591a:	2301      	moveq	r3, #1
 800591c:	2300      	movne	r3, #0
 800591e:	b2db      	uxtb	r3, r3
 8005920:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005922:	e025      	b.n	8005970 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005924:	f7fe f9f6 	bl	8003d14 <HAL_GetTick>
 8005928:	4602      	mov	r2, r0
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	683a      	ldr	r2, [r7, #0]
 8005930:	429a      	cmp	r2, r3
 8005932:	d302      	bcc.n	800593a <HAL_I2C_IsDeviceReady+0x13a>
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d103      	bne.n	8005942 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	22a0      	movs	r2, #160	; 0xa0
 800593e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	695b      	ldr	r3, [r3, #20]
 8005948:	f003 0302 	and.w	r3, r3, #2
 800594c:	2b02      	cmp	r3, #2
 800594e:	bf0c      	ite	eq
 8005950:	2301      	moveq	r3, #1
 8005952:	2300      	movne	r3, #0
 8005954:	b2db      	uxtb	r3, r3
 8005956:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	695b      	ldr	r3, [r3, #20]
 800595e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005962:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005966:	bf0c      	ite	eq
 8005968:	2301      	moveq	r3, #1
 800596a:	2300      	movne	r3, #0
 800596c:	b2db      	uxtb	r3, r3
 800596e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005976:	b2db      	uxtb	r3, r3
 8005978:	2ba0      	cmp	r3, #160	; 0xa0
 800597a:	d005      	beq.n	8005988 <HAL_I2C_IsDeviceReady+0x188>
 800597c:	7dfb      	ldrb	r3, [r7, #23]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d102      	bne.n	8005988 <HAL_I2C_IsDeviceReady+0x188>
 8005982:	7dbb      	ldrb	r3, [r7, #22]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d0cd      	beq.n	8005924 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2220      	movs	r2, #32
 800598c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	695b      	ldr	r3, [r3, #20]
 8005996:	f003 0302 	and.w	r3, r3, #2
 800599a:	2b02      	cmp	r3, #2
 800599c:	d129      	bne.n	80059f2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059ac:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059ae:	2300      	movs	r3, #0
 80059b0:	613b      	str	r3, [r7, #16]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	695b      	ldr	r3, [r3, #20]
 80059b8:	613b      	str	r3, [r7, #16]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	699b      	ldr	r3, [r3, #24]
 80059c0:	613b      	str	r3, [r7, #16]
 80059c2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80059c4:	69fb      	ldr	r3, [r7, #28]
 80059c6:	9300      	str	r3, [sp, #0]
 80059c8:	2319      	movs	r3, #25
 80059ca:	2201      	movs	r2, #1
 80059cc:	4921      	ldr	r1, [pc, #132]	; (8005a54 <HAL_I2C_IsDeviceReady+0x254>)
 80059ce:	68f8      	ldr	r0, [r7, #12]
 80059d0:	f000 f8c6 	bl	8005b60 <I2C_WaitOnFlagUntilTimeout>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d001      	beq.n	80059de <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e036      	b.n	8005a4c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2220      	movs	r2, #32
 80059e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80059ee:	2300      	movs	r3, #0
 80059f0:	e02c      	b.n	8005a4c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a00:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005a0a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	9300      	str	r3, [sp, #0]
 8005a10:	2319      	movs	r3, #25
 8005a12:	2201      	movs	r2, #1
 8005a14:	490f      	ldr	r1, [pc, #60]	; (8005a54 <HAL_I2C_IsDeviceReady+0x254>)
 8005a16:	68f8      	ldr	r0, [r7, #12]
 8005a18:	f000 f8a2 	bl	8005b60 <I2C_WaitOnFlagUntilTimeout>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d001      	beq.n	8005a26 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e012      	b.n	8005a4c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005a26:	69bb      	ldr	r3, [r7, #24]
 8005a28:	3301      	adds	r3, #1
 8005a2a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005a2c:	69ba      	ldr	r2, [r7, #24]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	429a      	cmp	r2, r3
 8005a32:	f4ff af32 	bcc.w	800589a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2220      	movs	r2, #32
 8005a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2200      	movs	r2, #0
 8005a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e000      	b.n	8005a4c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005a4a:	2302      	movs	r3, #2
  }
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3720      	adds	r7, #32
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}
 8005a54:	00100002 	.word	0x00100002
 8005a58:	ffff0000 	.word	0xffff0000

08005a5c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b088      	sub	sp, #32
 8005a60:	af02      	add	r7, sp, #8
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	607a      	str	r2, [r7, #4]
 8005a66:	603b      	str	r3, [r7, #0]
 8005a68:	460b      	mov	r3, r1
 8005a6a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a70:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	2b08      	cmp	r3, #8
 8005a76:	d006      	beq.n	8005a86 <I2C_MasterRequestWrite+0x2a>
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d003      	beq.n	8005a86 <I2C_MasterRequestWrite+0x2a>
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005a84:	d108      	bne.n	8005a98 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a94:	601a      	str	r2, [r3, #0]
 8005a96:	e00b      	b.n	8005ab0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a9c:	2b12      	cmp	r3, #18
 8005a9e:	d107      	bne.n	8005ab0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005aae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	9300      	str	r3, [sp, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f000 f84f 	bl	8005b60 <I2C_WaitOnFlagUntilTimeout>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d00d      	beq.n	8005ae4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ad2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ad6:	d103      	bne.n	8005ae0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ade:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005ae0:	2303      	movs	r3, #3
 8005ae2:	e035      	b.n	8005b50 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	691b      	ldr	r3, [r3, #16]
 8005ae8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005aec:	d108      	bne.n	8005b00 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005aee:	897b      	ldrh	r3, [r7, #10]
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	461a      	mov	r2, r3
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005afc:	611a      	str	r2, [r3, #16]
 8005afe:	e01b      	b.n	8005b38 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005b00:	897b      	ldrh	r3, [r7, #10]
 8005b02:	11db      	asrs	r3, r3, #7
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	f003 0306 	and.w	r3, r3, #6
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	f063 030f 	orn	r3, r3, #15
 8005b10:	b2da      	uxtb	r2, r3
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	490e      	ldr	r1, [pc, #56]	; (8005b58 <I2C_MasterRequestWrite+0xfc>)
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f000 f875 	bl	8005c0e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d001      	beq.n	8005b2e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	e010      	b.n	8005b50 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005b2e:	897b      	ldrh	r3, [r7, #10]
 8005b30:	b2da      	uxtb	r2, r3
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	4907      	ldr	r1, [pc, #28]	; (8005b5c <I2C_MasterRequestWrite+0x100>)
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f000 f865 	bl	8005c0e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d001      	beq.n	8005b4e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e000      	b.n	8005b50 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005b4e:	2300      	movs	r3, #0
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3718      	adds	r7, #24
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}
 8005b58:	00010008 	.word	0x00010008
 8005b5c:	00010002 	.word	0x00010002

08005b60 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	603b      	str	r3, [r7, #0]
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b70:	e025      	b.n	8005bbe <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b78:	d021      	beq.n	8005bbe <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b7a:	f7fe f8cb 	bl	8003d14 <HAL_GetTick>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	69bb      	ldr	r3, [r7, #24]
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	683a      	ldr	r2, [r7, #0]
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d302      	bcc.n	8005b90 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d116      	bne.n	8005bbe <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2200      	movs	r2, #0
 8005b94:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2220      	movs	r2, #32
 8005b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005baa:	f043 0220 	orr.w	r2, r3, #32
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e023      	b.n	8005c06 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	0c1b      	lsrs	r3, r3, #16
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d10d      	bne.n	8005be4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	43da      	mvns	r2, r3
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	4013      	ands	r3, r2
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	bf0c      	ite	eq
 8005bda:	2301      	moveq	r3, #1
 8005bdc:	2300      	movne	r3, #0
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	461a      	mov	r2, r3
 8005be2:	e00c      	b.n	8005bfe <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	699b      	ldr	r3, [r3, #24]
 8005bea:	43da      	mvns	r2, r3
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	4013      	ands	r3, r2
 8005bf0:	b29b      	uxth	r3, r3
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	bf0c      	ite	eq
 8005bf6:	2301      	moveq	r3, #1
 8005bf8:	2300      	movne	r3, #0
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	79fb      	ldrb	r3, [r7, #7]
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d0b6      	beq.n	8005b72 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3710      	adds	r7, #16
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}

08005c0e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005c0e:	b580      	push	{r7, lr}
 8005c10:	b084      	sub	sp, #16
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	60f8      	str	r0, [r7, #12]
 8005c16:	60b9      	str	r1, [r7, #8]
 8005c18:	607a      	str	r2, [r7, #4]
 8005c1a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c1c:	e051      	b.n	8005cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	695b      	ldr	r3, [r3, #20]
 8005c24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c2c:	d123      	bne.n	8005c76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c3c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c46:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2220      	movs	r2, #32
 8005c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c62:	f043 0204 	orr.w	r2, r3, #4
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e046      	b.n	8005d04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c7c:	d021      	beq.n	8005cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c7e:	f7fe f849 	bl	8003d14 <HAL_GetTick>
 8005c82:	4602      	mov	r2, r0
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	1ad3      	subs	r3, r2, r3
 8005c88:	687a      	ldr	r2, [r7, #4]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d302      	bcc.n	8005c94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d116      	bne.n	8005cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2200      	movs	r2, #0
 8005c98:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2220      	movs	r2, #32
 8005c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cae:	f043 0220 	orr.w	r2, r3, #32
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e020      	b.n	8005d04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	0c1b      	lsrs	r3, r3, #16
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	d10c      	bne.n	8005ce6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	43da      	mvns	r2, r3
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	bf14      	ite	ne
 8005cde:	2301      	movne	r3, #1
 8005ce0:	2300      	moveq	r3, #0
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	e00b      	b.n	8005cfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	699b      	ldr	r3, [r3, #24]
 8005cec:	43da      	mvns	r2, r3
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	bf14      	ite	ne
 8005cf8:	2301      	movne	r3, #1
 8005cfa:	2300      	moveq	r3, #0
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d18d      	bne.n	8005c1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005d02:	2300      	movs	r3, #0
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3710      	adds	r7, #16
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	60f8      	str	r0, [r7, #12]
 8005d14:	60b9      	str	r1, [r7, #8]
 8005d16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d18:	e02d      	b.n	8005d76 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d1a:	68f8      	ldr	r0, [r7, #12]
 8005d1c:	f000 f878 	bl	8005e10 <I2C_IsAcknowledgeFailed>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d001      	beq.n	8005d2a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	e02d      	b.n	8005d86 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d30:	d021      	beq.n	8005d76 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d32:	f7fd ffef 	bl	8003d14 <HAL_GetTick>
 8005d36:	4602      	mov	r2, r0
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	1ad3      	subs	r3, r2, r3
 8005d3c:	68ba      	ldr	r2, [r7, #8]
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d302      	bcc.n	8005d48 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d116      	bne.n	8005d76 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2220      	movs	r2, #32
 8005d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d62:	f043 0220 	orr.w	r2, r3, #32
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e007      	b.n	8005d86 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	695b      	ldr	r3, [r3, #20]
 8005d7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d80:	2b80      	cmp	r3, #128	; 0x80
 8005d82:	d1ca      	bne.n	8005d1a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d84:	2300      	movs	r3, #0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3710      	adds	r7, #16
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}

08005d8e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	b084      	sub	sp, #16
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	60f8      	str	r0, [r7, #12]
 8005d96:	60b9      	str	r1, [r7, #8]
 8005d98:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d9a:	e02d      	b.n	8005df8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d9c:	68f8      	ldr	r0, [r7, #12]
 8005d9e:	f000 f837 	bl	8005e10 <I2C_IsAcknowledgeFailed>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d001      	beq.n	8005dac <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	e02d      	b.n	8005e08 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005db2:	d021      	beq.n	8005df8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005db4:	f7fd ffae 	bl	8003d14 <HAL_GetTick>
 8005db8:	4602      	mov	r2, r0
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	1ad3      	subs	r3, r2, r3
 8005dbe:	68ba      	ldr	r2, [r7, #8]
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d302      	bcc.n	8005dca <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d116      	bne.n	8005df8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2220      	movs	r2, #32
 8005dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de4:	f043 0220 	orr.w	r2, r3, #32
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2200      	movs	r2, #0
 8005df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	e007      	b.n	8005e08 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	695b      	ldr	r3, [r3, #20]
 8005dfe:	f003 0304 	and.w	r3, r3, #4
 8005e02:	2b04      	cmp	r3, #4
 8005e04:	d1ca      	bne.n	8005d9c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3710      	adds	r7, #16
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}

08005e10 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b083      	sub	sp, #12
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	695b      	ldr	r3, [r3, #20]
 8005e1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e26:	d11b      	bne.n	8005e60 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005e30:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2220      	movs	r2, #32
 8005e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4c:	f043 0204 	orr.w	r2, r3, #4
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e000      	b.n	8005e62 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005e60:	2300      	movs	r3, #0
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	370c      	adds	r7, #12
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr

08005e6e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005e6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e70:	b08f      	sub	sp, #60	; 0x3c
 8005e72:	af0a      	add	r7, sp, #40	; 0x28
 8005e74:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d101      	bne.n	8005e80 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e116      	b.n	80060ae <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d106      	bne.n	8005ea0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f011 fac4 	bl	8017428 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2203      	movs	r2, #3
 8005ea4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d102      	bne.n	8005eba <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f005 feef 	bl	800bca2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	603b      	str	r3, [r7, #0]
 8005eca:	687e      	ldr	r6, [r7, #4]
 8005ecc:	466d      	mov	r5, sp
 8005ece:	f106 0410 	add.w	r4, r6, #16
 8005ed2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ed4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005ed6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ed8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005eda:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005ede:	e885 0003 	stmia.w	r5, {r0, r1}
 8005ee2:	1d33      	adds	r3, r6, #4
 8005ee4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ee6:	6838      	ldr	r0, [r7, #0]
 8005ee8:	f005 fdc6 	bl	800ba78 <USB_CoreInit>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d005      	beq.n	8005efe <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2202      	movs	r2, #2
 8005ef6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	e0d7      	b.n	80060ae <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2100      	movs	r1, #0
 8005f04:	4618      	mov	r0, r3
 8005f06:	f005 fedd 	bl	800bcc4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	73fb      	strb	r3, [r7, #15]
 8005f0e:	e04a      	b.n	8005fa6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005f10:	7bfa      	ldrb	r2, [r7, #15]
 8005f12:	6879      	ldr	r1, [r7, #4]
 8005f14:	4613      	mov	r3, r2
 8005f16:	00db      	lsls	r3, r3, #3
 8005f18:	4413      	add	r3, r2
 8005f1a:	009b      	lsls	r3, r3, #2
 8005f1c:	440b      	add	r3, r1
 8005f1e:	333d      	adds	r3, #61	; 0x3d
 8005f20:	2201      	movs	r2, #1
 8005f22:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005f24:	7bfa      	ldrb	r2, [r7, #15]
 8005f26:	6879      	ldr	r1, [r7, #4]
 8005f28:	4613      	mov	r3, r2
 8005f2a:	00db      	lsls	r3, r3, #3
 8005f2c:	4413      	add	r3, r2
 8005f2e:	009b      	lsls	r3, r3, #2
 8005f30:	440b      	add	r3, r1
 8005f32:	333c      	adds	r3, #60	; 0x3c
 8005f34:	7bfa      	ldrb	r2, [r7, #15]
 8005f36:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005f38:	7bfa      	ldrb	r2, [r7, #15]
 8005f3a:	7bfb      	ldrb	r3, [r7, #15]
 8005f3c:	b298      	uxth	r0, r3
 8005f3e:	6879      	ldr	r1, [r7, #4]
 8005f40:	4613      	mov	r3, r2
 8005f42:	00db      	lsls	r3, r3, #3
 8005f44:	4413      	add	r3, r2
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	440b      	add	r3, r1
 8005f4a:	3344      	adds	r3, #68	; 0x44
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005f50:	7bfa      	ldrb	r2, [r7, #15]
 8005f52:	6879      	ldr	r1, [r7, #4]
 8005f54:	4613      	mov	r3, r2
 8005f56:	00db      	lsls	r3, r3, #3
 8005f58:	4413      	add	r3, r2
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	440b      	add	r3, r1
 8005f5e:	3340      	adds	r3, #64	; 0x40
 8005f60:	2200      	movs	r2, #0
 8005f62:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005f64:	7bfa      	ldrb	r2, [r7, #15]
 8005f66:	6879      	ldr	r1, [r7, #4]
 8005f68:	4613      	mov	r3, r2
 8005f6a:	00db      	lsls	r3, r3, #3
 8005f6c:	4413      	add	r3, r2
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	440b      	add	r3, r1
 8005f72:	3348      	adds	r3, #72	; 0x48
 8005f74:	2200      	movs	r2, #0
 8005f76:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005f78:	7bfa      	ldrb	r2, [r7, #15]
 8005f7a:	6879      	ldr	r1, [r7, #4]
 8005f7c:	4613      	mov	r3, r2
 8005f7e:	00db      	lsls	r3, r3, #3
 8005f80:	4413      	add	r3, r2
 8005f82:	009b      	lsls	r3, r3, #2
 8005f84:	440b      	add	r3, r1
 8005f86:	334c      	adds	r3, #76	; 0x4c
 8005f88:	2200      	movs	r2, #0
 8005f8a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005f8c:	7bfa      	ldrb	r2, [r7, #15]
 8005f8e:	6879      	ldr	r1, [r7, #4]
 8005f90:	4613      	mov	r3, r2
 8005f92:	00db      	lsls	r3, r3, #3
 8005f94:	4413      	add	r3, r2
 8005f96:	009b      	lsls	r3, r3, #2
 8005f98:	440b      	add	r3, r1
 8005f9a:	3354      	adds	r3, #84	; 0x54
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fa0:	7bfb      	ldrb	r3, [r7, #15]
 8005fa2:	3301      	adds	r3, #1
 8005fa4:	73fb      	strb	r3, [r7, #15]
 8005fa6:	7bfa      	ldrb	r2, [r7, #15]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d3af      	bcc.n	8005f10 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	73fb      	strb	r3, [r7, #15]
 8005fb4:	e044      	b.n	8006040 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005fb6:	7bfa      	ldrb	r2, [r7, #15]
 8005fb8:	6879      	ldr	r1, [r7, #4]
 8005fba:	4613      	mov	r3, r2
 8005fbc:	00db      	lsls	r3, r3, #3
 8005fbe:	4413      	add	r3, r2
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	440b      	add	r3, r1
 8005fc4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8005fc8:	2200      	movs	r2, #0
 8005fca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005fcc:	7bfa      	ldrb	r2, [r7, #15]
 8005fce:	6879      	ldr	r1, [r7, #4]
 8005fd0:	4613      	mov	r3, r2
 8005fd2:	00db      	lsls	r3, r3, #3
 8005fd4:	4413      	add	r3, r2
 8005fd6:	009b      	lsls	r3, r3, #2
 8005fd8:	440b      	add	r3, r1
 8005fda:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8005fde:	7bfa      	ldrb	r2, [r7, #15]
 8005fe0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005fe2:	7bfa      	ldrb	r2, [r7, #15]
 8005fe4:	6879      	ldr	r1, [r7, #4]
 8005fe6:	4613      	mov	r3, r2
 8005fe8:	00db      	lsls	r3, r3, #3
 8005fea:	4413      	add	r3, r2
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	440b      	add	r3, r1
 8005ff0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005ff8:	7bfa      	ldrb	r2, [r7, #15]
 8005ffa:	6879      	ldr	r1, [r7, #4]
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	00db      	lsls	r3, r3, #3
 8006000:	4413      	add	r3, r2
 8006002:	009b      	lsls	r3, r3, #2
 8006004:	440b      	add	r3, r1
 8006006:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800600a:	2200      	movs	r2, #0
 800600c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800600e:	7bfa      	ldrb	r2, [r7, #15]
 8006010:	6879      	ldr	r1, [r7, #4]
 8006012:	4613      	mov	r3, r2
 8006014:	00db      	lsls	r3, r3, #3
 8006016:	4413      	add	r3, r2
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	440b      	add	r3, r1
 800601c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8006020:	2200      	movs	r2, #0
 8006022:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006024:	7bfa      	ldrb	r2, [r7, #15]
 8006026:	6879      	ldr	r1, [r7, #4]
 8006028:	4613      	mov	r3, r2
 800602a:	00db      	lsls	r3, r3, #3
 800602c:	4413      	add	r3, r2
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	440b      	add	r3, r1
 8006032:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8006036:	2200      	movs	r2, #0
 8006038:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800603a:	7bfb      	ldrb	r3, [r7, #15]
 800603c:	3301      	adds	r3, #1
 800603e:	73fb      	strb	r3, [r7, #15]
 8006040:	7bfa      	ldrb	r2, [r7, #15]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	429a      	cmp	r2, r3
 8006048:	d3b5      	bcc.n	8005fb6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	603b      	str	r3, [r7, #0]
 8006050:	687e      	ldr	r6, [r7, #4]
 8006052:	466d      	mov	r5, sp
 8006054:	f106 0410 	add.w	r4, r6, #16
 8006058:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800605a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800605c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800605e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006060:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006064:	e885 0003 	stmia.w	r5, {r0, r1}
 8006068:	1d33      	adds	r3, r6, #4
 800606a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800606c:	6838      	ldr	r0, [r7, #0]
 800606e:	f005 fe75 	bl	800bd5c <USB_DevInit>
 8006072:	4603      	mov	r3, r0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d005      	beq.n	8006084 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2202      	movs	r2, #2
 800607c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e014      	b.n	80060ae <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006098:	2b01      	cmp	r3, #1
 800609a:	d102      	bne.n	80060a2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f001 f9b9 	bl	8007414 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4618      	mov	r0, r3
 80060a8:	f006 ffb7 	bl	800d01a <USB_DevDisconnect>

  return HAL_OK;
 80060ac:	2300      	movs	r3, #0
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3714      	adds	r7, #20
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080060b6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80060b6:	b580      	push	{r7, lr}
 80060b8:	b084      	sub	sp, #16
 80060ba:	af00      	add	r7, sp, #0
 80060bc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d101      	bne.n	80060d2 <HAL_PCD_Start+0x1c>
 80060ce:	2302      	movs	r3, #2
 80060d0:	e020      	b.n	8006114 <HAL_PCD_Start+0x5e>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2201      	movs	r2, #1
 80060d6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d109      	bne.n	80060f6 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d005      	beq.n	80060f6 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ee:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4618      	mov	r0, r3
 80060fc:	f005 fdc0 	bl	800bc80 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4618      	mov	r0, r3
 8006106:	f006 ff67 	bl	800cfd8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006112:	2300      	movs	r3, #0
}
 8006114:	4618      	mov	r0, r3
 8006116:	3710      	adds	r7, #16
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800611c:	b590      	push	{r4, r7, lr}
 800611e:	b08d      	sub	sp, #52	; 0x34
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800612a:	6a3b      	ldr	r3, [r7, #32]
 800612c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4618      	mov	r0, r3
 8006134:	f007 f825 	bl	800d182 <USB_GetMode>
 8006138:	4603      	mov	r3, r0
 800613a:	2b00      	cmp	r3, #0
 800613c:	f040 84b7 	bne.w	8006aae <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4618      	mov	r0, r3
 8006146:	f006 ff89 	bl	800d05c <USB_ReadInterrupts>
 800614a:	4603      	mov	r3, r0
 800614c:	2b00      	cmp	r3, #0
 800614e:	f000 84ad 	beq.w	8006aac <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	0a1b      	lsrs	r3, r3, #8
 800615c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4618      	mov	r0, r3
 800616c:	f006 ff76 	bl	800d05c <USB_ReadInterrupts>
 8006170:	4603      	mov	r3, r0
 8006172:	f003 0302 	and.w	r3, r3, #2
 8006176:	2b02      	cmp	r3, #2
 8006178:	d107      	bne.n	800618a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	695a      	ldr	r2, [r3, #20]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f002 0202 	and.w	r2, r2, #2
 8006188:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4618      	mov	r0, r3
 8006190:	f006 ff64 	bl	800d05c <USB_ReadInterrupts>
 8006194:	4603      	mov	r3, r0
 8006196:	f003 0310 	and.w	r3, r3, #16
 800619a:	2b10      	cmp	r3, #16
 800619c:	d161      	bne.n	8006262 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	699a      	ldr	r2, [r3, #24]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f022 0210 	bic.w	r2, r2, #16
 80061ac:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80061ae:	6a3b      	ldr	r3, [r7, #32]
 80061b0:	6a1b      	ldr	r3, [r3, #32]
 80061b2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80061b4:	69bb      	ldr	r3, [r7, #24]
 80061b6:	f003 020f 	and.w	r2, r3, #15
 80061ba:	4613      	mov	r3, r2
 80061bc:	00db      	lsls	r3, r3, #3
 80061be:	4413      	add	r3, r2
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80061c6:	687a      	ldr	r2, [r7, #4]
 80061c8:	4413      	add	r3, r2
 80061ca:	3304      	adds	r3, #4
 80061cc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80061ce:	69bb      	ldr	r3, [r7, #24]
 80061d0:	0c5b      	lsrs	r3, r3, #17
 80061d2:	f003 030f 	and.w	r3, r3, #15
 80061d6:	2b02      	cmp	r3, #2
 80061d8:	d124      	bne.n	8006224 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80061da:	69ba      	ldr	r2, [r7, #24]
 80061dc:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80061e0:	4013      	ands	r3, r2
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d035      	beq.n	8006252 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	091b      	lsrs	r3, r3, #4
 80061ee:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80061f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	461a      	mov	r2, r3
 80061f8:	6a38      	ldr	r0, [r7, #32]
 80061fa:	f006 fd9b 	bl	800cd34 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	691a      	ldr	r2, [r3, #16]
 8006202:	69bb      	ldr	r3, [r7, #24]
 8006204:	091b      	lsrs	r3, r3, #4
 8006206:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800620a:	441a      	add	r2, r3
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	6a1a      	ldr	r2, [r3, #32]
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	091b      	lsrs	r3, r3, #4
 8006218:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800621c:	441a      	add	r2, r3
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	621a      	str	r2, [r3, #32]
 8006222:	e016      	b.n	8006252 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8006224:	69bb      	ldr	r3, [r7, #24]
 8006226:	0c5b      	lsrs	r3, r3, #17
 8006228:	f003 030f 	and.w	r3, r3, #15
 800622c:	2b06      	cmp	r3, #6
 800622e:	d110      	bne.n	8006252 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006236:	2208      	movs	r2, #8
 8006238:	4619      	mov	r1, r3
 800623a:	6a38      	ldr	r0, [r7, #32]
 800623c:	f006 fd7a 	bl	800cd34 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	6a1a      	ldr	r2, [r3, #32]
 8006244:	69bb      	ldr	r3, [r7, #24]
 8006246:	091b      	lsrs	r3, r3, #4
 8006248:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800624c:	441a      	add	r2, r3
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	699a      	ldr	r2, [r3, #24]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f042 0210 	orr.w	r2, r2, #16
 8006260:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4618      	mov	r0, r3
 8006268:	f006 fef8 	bl	800d05c <USB_ReadInterrupts>
 800626c:	4603      	mov	r3, r0
 800626e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006272:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006276:	f040 80a7 	bne.w	80063c8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800627a:	2300      	movs	r3, #0
 800627c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4618      	mov	r0, r3
 8006284:	f006 fefd 	bl	800d082 <USB_ReadDevAllOutEpInterrupt>
 8006288:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800628a:	e099      	b.n	80063c0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800628c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800628e:	f003 0301 	and.w	r3, r3, #1
 8006292:	2b00      	cmp	r3, #0
 8006294:	f000 808e 	beq.w	80063b4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800629e:	b2d2      	uxtb	r2, r2
 80062a0:	4611      	mov	r1, r2
 80062a2:	4618      	mov	r0, r3
 80062a4:	f006 ff21 	bl	800d0ea <USB_ReadDevOutEPInterrupt>
 80062a8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	f003 0301 	and.w	r3, r3, #1
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d00c      	beq.n	80062ce <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80062b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062b6:	015a      	lsls	r2, r3, #5
 80062b8:	69fb      	ldr	r3, [r7, #28]
 80062ba:	4413      	add	r3, r2
 80062bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062c0:	461a      	mov	r2, r3
 80062c2:	2301      	movs	r3, #1
 80062c4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80062c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f000 ff1d 	bl	8007108 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	f003 0308 	and.w	r3, r3, #8
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d00c      	beq.n	80062f2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80062d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062da:	015a      	lsls	r2, r3, #5
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	4413      	add	r3, r2
 80062e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062e4:	461a      	mov	r2, r3
 80062e6:	2308      	movs	r3, #8
 80062e8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80062ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f000 fff3 	bl	80072d8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	f003 0310 	and.w	r3, r3, #16
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d008      	beq.n	800630e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80062fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062fe:	015a      	lsls	r2, r3, #5
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	4413      	add	r3, r2
 8006304:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006308:	461a      	mov	r2, r3
 800630a:	2310      	movs	r3, #16
 800630c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	f003 0302 	and.w	r3, r3, #2
 8006314:	2b00      	cmp	r3, #0
 8006316:	d030      	beq.n	800637a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006318:	6a3b      	ldr	r3, [r7, #32]
 800631a:	695b      	ldr	r3, [r3, #20]
 800631c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006320:	2b80      	cmp	r3, #128	; 0x80
 8006322:	d109      	bne.n	8006338 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8006324:	69fb      	ldr	r3, [r7, #28]
 8006326:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	69fa      	ldr	r2, [r7, #28]
 800632e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006332:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006336:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8006338:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800633a:	4613      	mov	r3, r2
 800633c:	00db      	lsls	r3, r3, #3
 800633e:	4413      	add	r3, r2
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	4413      	add	r3, r2
 800634a:	3304      	adds	r3, #4
 800634c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	78db      	ldrb	r3, [r3, #3]
 8006352:	2b01      	cmp	r3, #1
 8006354:	d108      	bne.n	8006368 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	2200      	movs	r2, #0
 800635a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800635c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635e:	b2db      	uxtb	r3, r3
 8006360:	4619      	mov	r1, r3
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f011 f97c 	bl	8017660 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800636a:	015a      	lsls	r2, r3, #5
 800636c:	69fb      	ldr	r3, [r7, #28]
 800636e:	4413      	add	r3, r2
 8006370:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006374:	461a      	mov	r2, r3
 8006376:	2302      	movs	r3, #2
 8006378:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	f003 0320 	and.w	r3, r3, #32
 8006380:	2b00      	cmp	r3, #0
 8006382:	d008      	beq.n	8006396 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006386:	015a      	lsls	r2, r3, #5
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	4413      	add	r3, r2
 800638c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006390:	461a      	mov	r2, r3
 8006392:	2320      	movs	r3, #32
 8006394:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800639c:	2b00      	cmp	r3, #0
 800639e:	d009      	beq.n	80063b4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80063a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a2:	015a      	lsls	r2, r3, #5
 80063a4:	69fb      	ldr	r3, [r7, #28]
 80063a6:	4413      	add	r3, r2
 80063a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063ac:	461a      	mov	r2, r3
 80063ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80063b2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80063b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b6:	3301      	adds	r3, #1
 80063b8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80063ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063bc:	085b      	lsrs	r3, r3, #1
 80063be:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80063c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	f47f af62 	bne.w	800628c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4618      	mov	r0, r3
 80063ce:	f006 fe45 	bl	800d05c <USB_ReadInterrupts>
 80063d2:	4603      	mov	r3, r0
 80063d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80063d8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80063dc:	f040 80db 	bne.w	8006596 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4618      	mov	r0, r3
 80063e6:	f006 fe66 	bl	800d0b6 <USB_ReadDevAllInEpInterrupt>
 80063ea:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80063ec:	2300      	movs	r3, #0
 80063ee:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80063f0:	e0cd      	b.n	800658e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80063f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063f4:	f003 0301 	and.w	r3, r3, #1
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	f000 80c2 	beq.w	8006582 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006404:	b2d2      	uxtb	r2, r2
 8006406:	4611      	mov	r1, r2
 8006408:	4618      	mov	r0, r3
 800640a:	f006 fe8c 	bl	800d126 <USB_ReadDevInEPInterrupt>
 800640e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	f003 0301 	and.w	r3, r3, #1
 8006416:	2b00      	cmp	r3, #0
 8006418:	d057      	beq.n	80064ca <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800641a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641c:	f003 030f 	and.w	r3, r3, #15
 8006420:	2201      	movs	r2, #1
 8006422:	fa02 f303 	lsl.w	r3, r2, r3
 8006426:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800642e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	43db      	mvns	r3, r3
 8006434:	69f9      	ldr	r1, [r7, #28]
 8006436:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800643a:	4013      	ands	r3, r2
 800643c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800643e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006440:	015a      	lsls	r2, r3, #5
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	4413      	add	r3, r2
 8006446:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800644a:	461a      	mov	r2, r3
 800644c:	2301      	movs	r3, #1
 800644e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	691b      	ldr	r3, [r3, #16]
 8006454:	2b01      	cmp	r3, #1
 8006456:	d132      	bne.n	80064be <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006458:	6879      	ldr	r1, [r7, #4]
 800645a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800645c:	4613      	mov	r3, r2
 800645e:	00db      	lsls	r3, r3, #3
 8006460:	4413      	add	r3, r2
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	440b      	add	r3, r1
 8006466:	334c      	adds	r3, #76	; 0x4c
 8006468:	6819      	ldr	r1, [r3, #0]
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800646e:	4613      	mov	r3, r2
 8006470:	00db      	lsls	r3, r3, #3
 8006472:	4413      	add	r3, r2
 8006474:	009b      	lsls	r3, r3, #2
 8006476:	4403      	add	r3, r0
 8006478:	3348      	adds	r3, #72	; 0x48
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4419      	add	r1, r3
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006482:	4613      	mov	r3, r2
 8006484:	00db      	lsls	r3, r3, #3
 8006486:	4413      	add	r3, r2
 8006488:	009b      	lsls	r3, r3, #2
 800648a:	4403      	add	r3, r0
 800648c:	334c      	adds	r3, #76	; 0x4c
 800648e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006492:	2b00      	cmp	r3, #0
 8006494:	d113      	bne.n	80064be <HAL_PCD_IRQHandler+0x3a2>
 8006496:	6879      	ldr	r1, [r7, #4]
 8006498:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800649a:	4613      	mov	r3, r2
 800649c:	00db      	lsls	r3, r3, #3
 800649e:	4413      	add	r3, r2
 80064a0:	009b      	lsls	r3, r3, #2
 80064a2:	440b      	add	r3, r1
 80064a4:	3354      	adds	r3, #84	; 0x54
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d108      	bne.n	80064be <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6818      	ldr	r0, [r3, #0]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80064b6:	461a      	mov	r2, r3
 80064b8:	2101      	movs	r1, #1
 80064ba:	f006 fe93 	bl	800d1e4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80064be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	4619      	mov	r1, r3
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f011 f846 	bl	8017556 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	f003 0308 	and.w	r3, r3, #8
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d008      	beq.n	80064e6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80064d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d6:	015a      	lsls	r2, r3, #5
 80064d8:	69fb      	ldr	r3, [r7, #28]
 80064da:	4413      	add	r3, r2
 80064dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064e0:	461a      	mov	r2, r3
 80064e2:	2308      	movs	r3, #8
 80064e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	f003 0310 	and.w	r3, r3, #16
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d008      	beq.n	8006502 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80064f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f2:	015a      	lsls	r2, r3, #5
 80064f4:	69fb      	ldr	r3, [r7, #28]
 80064f6:	4413      	add	r3, r2
 80064f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064fc:	461a      	mov	r2, r3
 80064fe:	2310      	movs	r3, #16
 8006500:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006508:	2b00      	cmp	r3, #0
 800650a:	d008      	beq.n	800651e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800650c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800650e:	015a      	lsls	r2, r3, #5
 8006510:	69fb      	ldr	r3, [r7, #28]
 8006512:	4413      	add	r3, r2
 8006514:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006518:	461a      	mov	r2, r3
 800651a:	2340      	movs	r3, #64	; 0x40
 800651c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	f003 0302 	and.w	r3, r3, #2
 8006524:	2b00      	cmp	r3, #0
 8006526:	d023      	beq.n	8006570 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8006528:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800652a:	6a38      	ldr	r0, [r7, #32]
 800652c:	f005 fd74 	bl	800c018 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8006530:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006532:	4613      	mov	r3, r2
 8006534:	00db      	lsls	r3, r3, #3
 8006536:	4413      	add	r3, r2
 8006538:	009b      	lsls	r3, r3, #2
 800653a:	3338      	adds	r3, #56	; 0x38
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	4413      	add	r3, r2
 8006540:	3304      	adds	r3, #4
 8006542:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	78db      	ldrb	r3, [r3, #3]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d108      	bne.n	800655e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	2200      	movs	r2, #0
 8006550:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006554:	b2db      	uxtb	r3, r3
 8006556:	4619      	mov	r1, r3
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f011 f893 	bl	8017684 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800655e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006560:	015a      	lsls	r2, r3, #5
 8006562:	69fb      	ldr	r3, [r7, #28]
 8006564:	4413      	add	r3, r2
 8006566:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800656a:	461a      	mov	r2, r3
 800656c:	2302      	movs	r3, #2
 800656e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006576:	2b00      	cmp	r3, #0
 8006578:	d003      	beq.n	8006582 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800657a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f000 fd35 	bl	8006fec <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006584:	3301      	adds	r3, #1
 8006586:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800658a:	085b      	lsrs	r3, r3, #1
 800658c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800658e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006590:	2b00      	cmp	r3, #0
 8006592:	f47f af2e 	bne.w	80063f2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4618      	mov	r0, r3
 800659c:	f006 fd5e 	bl	800d05c <USB_ReadInterrupts>
 80065a0:	4603      	mov	r3, r0
 80065a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80065a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80065aa:	d122      	bne.n	80065f2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80065ac:	69fb      	ldr	r3, [r7, #28]
 80065ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	69fa      	ldr	r2, [r7, #28]
 80065b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065ba:	f023 0301 	bic.w	r3, r3, #1
 80065be:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80065c6:	2b01      	cmp	r3, #1
 80065c8:	d108      	bne.n	80065dc <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80065d2:	2100      	movs	r1, #0
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f011 fa2d 	bl	8017a34 <HAL_PCDEx_LPM_Callback>
 80065da:	e002      	b.n	80065e2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f011 f831 	bl	8017644 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	695a      	ldr	r2, [r3, #20]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80065f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4618      	mov	r0, r3
 80065f8:	f006 fd30 	bl	800d05c <USB_ReadInterrupts>
 80065fc:	4603      	mov	r3, r0
 80065fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006602:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006606:	d112      	bne.n	800662e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006608:	69fb      	ldr	r3, [r7, #28]
 800660a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f003 0301 	and.w	r3, r3, #1
 8006614:	2b01      	cmp	r3, #1
 8006616:	d102      	bne.n	800661e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f010 ffed 	bl	80175f8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	695a      	ldr	r2, [r3, #20]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800662c:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4618      	mov	r0, r3
 8006634:	f006 fd12 	bl	800d05c <USB_ReadInterrupts>
 8006638:	4603      	mov	r3, r0
 800663a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800663e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006642:	d121      	bne.n	8006688 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	695a      	ldr	r2, [r3, #20]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8006652:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800665a:	2b00      	cmp	r3, #0
 800665c:	d111      	bne.n	8006682 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2201      	movs	r2, #1
 8006662:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800666c:	089b      	lsrs	r3, r3, #2
 800666e:	f003 020f 	and.w	r2, r3, #15
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006678:	2101      	movs	r1, #1
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f011 f9da 	bl	8017a34 <HAL_PCDEx_LPM_Callback>
 8006680:	e002      	b.n	8006688 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f010 ffb8 	bl	80175f8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4618      	mov	r0, r3
 800668e:	f006 fce5 	bl	800d05c <USB_ReadInterrupts>
 8006692:	4603      	mov	r3, r0
 8006694:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006698:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800669c:	f040 80b7 	bne.w	800680e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	69fa      	ldr	r2, [r7, #28]
 80066aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80066ae:	f023 0301 	bic.w	r3, r3, #1
 80066b2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2110      	movs	r1, #16
 80066ba:	4618      	mov	r0, r3
 80066bc:	f005 fcac 	bl	800c018 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066c0:	2300      	movs	r3, #0
 80066c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80066c4:	e046      	b.n	8006754 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80066c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066c8:	015a      	lsls	r2, r3, #5
 80066ca:	69fb      	ldr	r3, [r7, #28]
 80066cc:	4413      	add	r3, r2
 80066ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066d2:	461a      	mov	r2, r3
 80066d4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80066d8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80066da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066dc:	015a      	lsls	r2, r3, #5
 80066de:	69fb      	ldr	r3, [r7, #28]
 80066e0:	4413      	add	r3, r2
 80066e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066ea:	0151      	lsls	r1, r2, #5
 80066ec:	69fa      	ldr	r2, [r7, #28]
 80066ee:	440a      	add	r2, r1
 80066f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80066f4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80066f8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80066fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066fc:	015a      	lsls	r2, r3, #5
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	4413      	add	r3, r2
 8006702:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006706:	461a      	mov	r2, r3
 8006708:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800670c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800670e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006710:	015a      	lsls	r2, r3, #5
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	4413      	add	r3, r2
 8006716:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800671e:	0151      	lsls	r1, r2, #5
 8006720:	69fa      	ldr	r2, [r7, #28]
 8006722:	440a      	add	r2, r1
 8006724:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006728:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800672c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800672e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006730:	015a      	lsls	r2, r3, #5
 8006732:	69fb      	ldr	r3, [r7, #28]
 8006734:	4413      	add	r3, r2
 8006736:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800673e:	0151      	lsls	r1, r2, #5
 8006740:	69fa      	ldr	r2, [r7, #28]
 8006742:	440a      	add	r2, r1
 8006744:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006748:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800674c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800674e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006750:	3301      	adds	r3, #1
 8006752:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800675a:	429a      	cmp	r2, r3
 800675c:	d3b3      	bcc.n	80066c6 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800675e:	69fb      	ldr	r3, [r7, #28]
 8006760:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006764:	69db      	ldr	r3, [r3, #28]
 8006766:	69fa      	ldr	r2, [r7, #28]
 8006768:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800676c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8006770:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006776:	2b00      	cmp	r3, #0
 8006778:	d016      	beq.n	80067a8 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800677a:	69fb      	ldr	r3, [r7, #28]
 800677c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006780:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006784:	69fa      	ldr	r2, [r7, #28]
 8006786:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800678a:	f043 030b 	orr.w	r3, r3, #11
 800678e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800679a:	69fa      	ldr	r2, [r7, #28]
 800679c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067a0:	f043 030b 	orr.w	r3, r3, #11
 80067a4:	6453      	str	r3, [r2, #68]	; 0x44
 80067a6:	e015      	b.n	80067d4 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067ae:	695b      	ldr	r3, [r3, #20]
 80067b0:	69fa      	ldr	r2, [r7, #28]
 80067b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067b6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80067ba:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80067be:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80067c0:	69fb      	ldr	r3, [r7, #28]
 80067c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067c6:	691b      	ldr	r3, [r3, #16]
 80067c8:	69fa      	ldr	r2, [r7, #28]
 80067ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067ce:	f043 030b 	orr.w	r3, r3, #11
 80067d2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80067d4:	69fb      	ldr	r3, [r7, #28]
 80067d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	69fa      	ldr	r2, [r7, #28]
 80067de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067e2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80067e6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6818      	ldr	r0, [r3, #0]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	691b      	ldr	r3, [r3, #16]
 80067f0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80067f8:	461a      	mov	r2, r3
 80067fa:	f006 fcf3 	bl	800d1e4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	695a      	ldr	r2, [r3, #20]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800680c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4618      	mov	r0, r3
 8006814:	f006 fc22 	bl	800d05c <USB_ReadInterrupts>
 8006818:	4603      	mov	r3, r0
 800681a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800681e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006822:	d124      	bne.n	800686e <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4618      	mov	r0, r3
 800682a:	f006 fcb8 	bl	800d19e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4618      	mov	r0, r3
 8006834:	f005 fc6d 	bl	800c112 <USB_GetDevSpeed>
 8006838:	4603      	mov	r3, r0
 800683a:	461a      	mov	r2, r3
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681c      	ldr	r4, [r3, #0]
 8006844:	f000 fef0 	bl	8007628 <HAL_RCC_GetHCLKFreq>
 8006848:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800684e:	b2db      	uxtb	r3, r3
 8006850:	461a      	mov	r2, r3
 8006852:	4620      	mov	r0, r4
 8006854:	f005 f972 	bl	800bb3c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f010 fea4 	bl	80175a6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	695a      	ldr	r2, [r3, #20]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800686c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4618      	mov	r0, r3
 8006874:	f006 fbf2 	bl	800d05c <USB_ReadInterrupts>
 8006878:	4603      	mov	r3, r0
 800687a:	f003 0308 	and.w	r3, r3, #8
 800687e:	2b08      	cmp	r3, #8
 8006880:	d10a      	bne.n	8006898 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f010 fe81 	bl	801758a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	695a      	ldr	r2, [r3, #20]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f002 0208 	and.w	r2, r2, #8
 8006896:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4618      	mov	r0, r3
 800689e:	f006 fbdd 	bl	800d05c <USB_ReadInterrupts>
 80068a2:	4603      	mov	r3, r0
 80068a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068a8:	2b80      	cmp	r3, #128	; 0x80
 80068aa:	d122      	bne.n	80068f2 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80068ac:	6a3b      	ldr	r3, [r7, #32]
 80068ae:	699b      	ldr	r3, [r3, #24]
 80068b0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80068b4:	6a3b      	ldr	r3, [r7, #32]
 80068b6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80068b8:	2301      	movs	r3, #1
 80068ba:	627b      	str	r3, [r7, #36]	; 0x24
 80068bc:	e014      	b.n	80068e8 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80068be:	6879      	ldr	r1, [r7, #4]
 80068c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068c2:	4613      	mov	r3, r2
 80068c4:	00db      	lsls	r3, r3, #3
 80068c6:	4413      	add	r3, r2
 80068c8:	009b      	lsls	r3, r3, #2
 80068ca:	440b      	add	r3, r1
 80068cc:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d105      	bne.n	80068e2 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80068d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	4619      	mov	r1, r3
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f000 fb27 	bl	8006f30 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80068e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e4:	3301      	adds	r3, #1
 80068e6:	627b      	str	r3, [r7, #36]	; 0x24
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068ee:	429a      	cmp	r2, r3
 80068f0:	d3e5      	bcc.n	80068be <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4618      	mov	r0, r3
 80068f8:	f006 fbb0 	bl	800d05c <USB_ReadInterrupts>
 80068fc:	4603      	mov	r3, r0
 80068fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006902:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006906:	d13b      	bne.n	8006980 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006908:	2301      	movs	r3, #1
 800690a:	627b      	str	r3, [r7, #36]	; 0x24
 800690c:	e02b      	b.n	8006966 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800690e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006910:	015a      	lsls	r2, r3, #5
 8006912:	69fb      	ldr	r3, [r7, #28]
 8006914:	4413      	add	r3, r2
 8006916:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800691e:	6879      	ldr	r1, [r7, #4]
 8006920:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006922:	4613      	mov	r3, r2
 8006924:	00db      	lsls	r3, r3, #3
 8006926:	4413      	add	r3, r2
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	440b      	add	r3, r1
 800692c:	3340      	adds	r3, #64	; 0x40
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	2b01      	cmp	r3, #1
 8006932:	d115      	bne.n	8006960 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006934:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006936:	2b00      	cmp	r3, #0
 8006938:	da12      	bge.n	8006960 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800693a:	6879      	ldr	r1, [r7, #4]
 800693c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800693e:	4613      	mov	r3, r2
 8006940:	00db      	lsls	r3, r3, #3
 8006942:	4413      	add	r3, r2
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	440b      	add	r3, r1
 8006948:	333f      	adds	r3, #63	; 0x3f
 800694a:	2201      	movs	r2, #1
 800694c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800694e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006950:	b2db      	uxtb	r3, r3
 8006952:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006956:	b2db      	uxtb	r3, r3
 8006958:	4619      	mov	r1, r3
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 fae8 	bl	8006f30 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006962:	3301      	adds	r3, #1
 8006964:	627b      	str	r3, [r7, #36]	; 0x24
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800696c:	429a      	cmp	r2, r3
 800696e:	d3ce      	bcc.n	800690e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	695a      	ldr	r2, [r3, #20]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800697e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4618      	mov	r0, r3
 8006986:	f006 fb69 	bl	800d05c <USB_ReadInterrupts>
 800698a:	4603      	mov	r3, r0
 800698c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006990:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006994:	d155      	bne.n	8006a42 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006996:	2301      	movs	r3, #1
 8006998:	627b      	str	r3, [r7, #36]	; 0x24
 800699a:	e045      	b.n	8006a28 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800699c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800699e:	015a      	lsls	r2, r3, #5
 80069a0:	69fb      	ldr	r3, [r7, #28]
 80069a2:	4413      	add	r3, r2
 80069a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80069ac:	6879      	ldr	r1, [r7, #4]
 80069ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069b0:	4613      	mov	r3, r2
 80069b2:	00db      	lsls	r3, r3, #3
 80069b4:	4413      	add	r3, r2
 80069b6:	009b      	lsls	r3, r3, #2
 80069b8:	440b      	add	r3, r1
 80069ba:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80069be:	781b      	ldrb	r3, [r3, #0]
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	d12e      	bne.n	8006a22 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80069c4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	da2b      	bge.n	8006a22 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80069ca:	69bb      	ldr	r3, [r7, #24]
 80069cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80069d6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80069da:	429a      	cmp	r2, r3
 80069dc:	d121      	bne.n	8006a22 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80069de:	6879      	ldr	r1, [r7, #4]
 80069e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069e2:	4613      	mov	r3, r2
 80069e4:	00db      	lsls	r3, r3, #3
 80069e6:	4413      	add	r3, r2
 80069e8:	009b      	lsls	r3, r3, #2
 80069ea:	440b      	add	r3, r1
 80069ec:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80069f0:	2201      	movs	r2, #1
 80069f2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80069f4:	6a3b      	ldr	r3, [r7, #32]
 80069f6:	699b      	ldr	r3, [r3, #24]
 80069f8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80069fc:	6a3b      	ldr	r3, [r7, #32]
 80069fe:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006a00:	6a3b      	ldr	r3, [r7, #32]
 8006a02:	695b      	ldr	r3, [r3, #20]
 8006a04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d10a      	bne.n	8006a22 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	69fa      	ldr	r2, [r7, #28]
 8006a16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006a1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006a1e:	6053      	str	r3, [r2, #4]
            break;
 8006a20:	e007      	b.n	8006a32 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a24:	3301      	adds	r3, #1
 8006a26:	627b      	str	r3, [r7, #36]	; 0x24
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d3b4      	bcc.n	800699c <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	695a      	ldr	r2, [r3, #20]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8006a40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4618      	mov	r0, r3
 8006a48:	f006 fb08 	bl	800d05c <USB_ReadInterrupts>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006a52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a56:	d10a      	bne.n	8006a6e <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f010 fe25 	bl	80176a8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	695a      	ldr	r2, [r3, #20]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8006a6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4618      	mov	r0, r3
 8006a74:	f006 faf2 	bl	800d05c <USB_ReadInterrupts>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	f003 0304 	and.w	r3, r3, #4
 8006a7e:	2b04      	cmp	r3, #4
 8006a80:	d115      	bne.n	8006aae <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	f003 0304 	and.w	r3, r3, #4
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d002      	beq.n	8006a9a <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f010 fe15 	bl	80176c4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	6859      	ldr	r1, [r3, #4]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	69ba      	ldr	r2, [r7, #24]
 8006aa6:	430a      	orrs	r2, r1
 8006aa8:	605a      	str	r2, [r3, #4]
 8006aaa:	e000      	b.n	8006aae <HAL_PCD_IRQHandler+0x992>
      return;
 8006aac:	bf00      	nop
    }
  }
}
 8006aae:	3734      	adds	r7, #52	; 0x34
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd90      	pop	{r4, r7, pc}

08006ab4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b082      	sub	sp, #8
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
 8006abc:	460b      	mov	r3, r1
 8006abe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	d101      	bne.n	8006ace <HAL_PCD_SetAddress+0x1a>
 8006aca:	2302      	movs	r3, #2
 8006acc:	e013      	b.n	8006af6 <HAL_PCD_SetAddress+0x42>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	78fa      	ldrb	r2, [r7, #3]
 8006ada:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	78fa      	ldrb	r2, [r7, #3]
 8006ae4:	4611      	mov	r1, r2
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f006 fa50 	bl	800cf8c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3708      	adds	r7, #8
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}

08006afe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006afe:	b580      	push	{r7, lr}
 8006b00:	b084      	sub	sp, #16
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]
 8006b06:	4608      	mov	r0, r1
 8006b08:	4611      	mov	r1, r2
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	70fb      	strb	r3, [r7, #3]
 8006b10:	460b      	mov	r3, r1
 8006b12:	803b      	strh	r3, [r7, #0]
 8006b14:	4613      	mov	r3, r2
 8006b16:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006b1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	da0f      	bge.n	8006b44 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006b24:	78fb      	ldrb	r3, [r7, #3]
 8006b26:	f003 020f 	and.w	r2, r3, #15
 8006b2a:	4613      	mov	r3, r2
 8006b2c:	00db      	lsls	r3, r3, #3
 8006b2e:	4413      	add	r3, r2
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	3338      	adds	r3, #56	; 0x38
 8006b34:	687a      	ldr	r2, [r7, #4]
 8006b36:	4413      	add	r3, r2
 8006b38:	3304      	adds	r3, #4
 8006b3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2201      	movs	r2, #1
 8006b40:	705a      	strb	r2, [r3, #1]
 8006b42:	e00f      	b.n	8006b64 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006b44:	78fb      	ldrb	r3, [r7, #3]
 8006b46:	f003 020f 	and.w	r2, r3, #15
 8006b4a:	4613      	mov	r3, r2
 8006b4c:	00db      	lsls	r3, r3, #3
 8006b4e:	4413      	add	r3, r2
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006b56:	687a      	ldr	r2, [r7, #4]
 8006b58:	4413      	add	r3, r2
 8006b5a:	3304      	adds	r3, #4
 8006b5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2200      	movs	r2, #0
 8006b62:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006b64:	78fb      	ldrb	r3, [r7, #3]
 8006b66:	f003 030f 	and.w	r3, r3, #15
 8006b6a:	b2da      	uxtb	r2, r3
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006b70:	883a      	ldrh	r2, [r7, #0]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	78ba      	ldrb	r2, [r7, #2]
 8006b7a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	785b      	ldrb	r3, [r3, #1]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d004      	beq.n	8006b8e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	781b      	ldrb	r3, [r3, #0]
 8006b88:	b29a      	uxth	r2, r3
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006b8e:	78bb      	ldrb	r3, [r7, #2]
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	d102      	bne.n	8006b9a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2200      	movs	r2, #0
 8006b98:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d101      	bne.n	8006ba8 <HAL_PCD_EP_Open+0xaa>
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	e00e      	b.n	8006bc6 <HAL_PCD_EP_Open+0xc8>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	68f9      	ldr	r1, [r7, #12]
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f005 fad0 	bl	800c15c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8006bc4:	7afb      	ldrb	r3, [r7, #11]
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3710      	adds	r7, #16
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}

08006bce <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006bce:	b580      	push	{r7, lr}
 8006bd0:	b084      	sub	sp, #16
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006bda:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	da0f      	bge.n	8006c02 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006be2:	78fb      	ldrb	r3, [r7, #3]
 8006be4:	f003 020f 	and.w	r2, r3, #15
 8006be8:	4613      	mov	r3, r2
 8006bea:	00db      	lsls	r3, r3, #3
 8006bec:	4413      	add	r3, r2
 8006bee:	009b      	lsls	r3, r3, #2
 8006bf0:	3338      	adds	r3, #56	; 0x38
 8006bf2:	687a      	ldr	r2, [r7, #4]
 8006bf4:	4413      	add	r3, r2
 8006bf6:	3304      	adds	r3, #4
 8006bf8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	705a      	strb	r2, [r3, #1]
 8006c00:	e00f      	b.n	8006c22 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006c02:	78fb      	ldrb	r3, [r7, #3]
 8006c04:	f003 020f 	and.w	r2, r3, #15
 8006c08:	4613      	mov	r3, r2
 8006c0a:	00db      	lsls	r3, r3, #3
 8006c0c:	4413      	add	r3, r2
 8006c0e:	009b      	lsls	r3, r3, #2
 8006c10:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006c14:	687a      	ldr	r2, [r7, #4]
 8006c16:	4413      	add	r3, r2
 8006c18:	3304      	adds	r3, #4
 8006c1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006c22:	78fb      	ldrb	r3, [r7, #3]
 8006c24:	f003 030f 	and.w	r3, r3, #15
 8006c28:	b2da      	uxtb	r2, r3
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d101      	bne.n	8006c3c <HAL_PCD_EP_Close+0x6e>
 8006c38:	2302      	movs	r3, #2
 8006c3a:	e00e      	b.n	8006c5a <HAL_PCD_EP_Close+0x8c>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68f9      	ldr	r1, [r7, #12]
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f005 fb0e 	bl	800c26c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8006c58:	2300      	movs	r3, #0
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3710      	adds	r7, #16
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}

08006c62 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006c62:	b580      	push	{r7, lr}
 8006c64:	b086      	sub	sp, #24
 8006c66:	af00      	add	r7, sp, #0
 8006c68:	60f8      	str	r0, [r7, #12]
 8006c6a:	607a      	str	r2, [r7, #4]
 8006c6c:	603b      	str	r3, [r7, #0]
 8006c6e:	460b      	mov	r3, r1
 8006c70:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006c72:	7afb      	ldrb	r3, [r7, #11]
 8006c74:	f003 020f 	and.w	r2, r3, #15
 8006c78:	4613      	mov	r3, r2
 8006c7a:	00db      	lsls	r3, r3, #3
 8006c7c:	4413      	add	r3, r2
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	4413      	add	r3, r2
 8006c88:	3304      	adds	r3, #4
 8006c8a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	687a      	ldr	r2, [r7, #4]
 8006c90:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	683a      	ldr	r2, [r7, #0]
 8006c96:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006ca4:	7afb      	ldrb	r3, [r7, #11]
 8006ca6:	f003 030f 	and.w	r3, r3, #15
 8006caa:	b2da      	uxtb	r2, r3
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	691b      	ldr	r3, [r3, #16]
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d102      	bne.n	8006cbe <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006cb8:	687a      	ldr	r2, [r7, #4]
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006cbe:	7afb      	ldrb	r3, [r7, #11]
 8006cc0:	f003 030f 	and.w	r3, r3, #15
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d109      	bne.n	8006cdc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6818      	ldr	r0, [r3, #0]
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	691b      	ldr	r3, [r3, #16]
 8006cd0:	b2db      	uxtb	r3, r3
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	6979      	ldr	r1, [r7, #20]
 8006cd6:	f005 fded 	bl	800c8b4 <USB_EP0StartXfer>
 8006cda:	e008      	b.n	8006cee <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6818      	ldr	r0, [r3, #0]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	691b      	ldr	r3, [r3, #16]
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	6979      	ldr	r1, [r7, #20]
 8006cea:	f005 fb9b 	bl	800c424 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006cee:	2300      	movs	r3, #0
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3718      	adds	r7, #24
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b083      	sub	sp, #12
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
 8006d00:	460b      	mov	r3, r1
 8006d02:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006d04:	78fb      	ldrb	r3, [r7, #3]
 8006d06:	f003 020f 	and.w	r2, r3, #15
 8006d0a:	6879      	ldr	r1, [r7, #4]
 8006d0c:	4613      	mov	r3, r2
 8006d0e:	00db      	lsls	r3, r3, #3
 8006d10:	4413      	add	r3, r2
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	440b      	add	r3, r1
 8006d16:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8006d1a:	681b      	ldr	r3, [r3, #0]
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b086      	sub	sp, #24
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	60f8      	str	r0, [r7, #12]
 8006d30:	607a      	str	r2, [r7, #4]
 8006d32:	603b      	str	r3, [r7, #0]
 8006d34:	460b      	mov	r3, r1
 8006d36:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d38:	7afb      	ldrb	r3, [r7, #11]
 8006d3a:	f003 020f 	and.w	r2, r3, #15
 8006d3e:	4613      	mov	r3, r2
 8006d40:	00db      	lsls	r3, r3, #3
 8006d42:	4413      	add	r3, r2
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	3338      	adds	r3, #56	; 0x38
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	4413      	add	r3, r2
 8006d4c:	3304      	adds	r3, #4
 8006d4e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	687a      	ldr	r2, [r7, #4]
 8006d54:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006d56:	697b      	ldr	r3, [r7, #20]
 8006d58:	683a      	ldr	r2, [r7, #0]
 8006d5a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	2201      	movs	r2, #1
 8006d66:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d68:	7afb      	ldrb	r3, [r7, #11]
 8006d6a:	f003 030f 	and.w	r3, r3, #15
 8006d6e:	b2da      	uxtb	r2, r3
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	691b      	ldr	r3, [r3, #16]
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d102      	bne.n	8006d82 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006d82:	7afb      	ldrb	r3, [r7, #11]
 8006d84:	f003 030f 	and.w	r3, r3, #15
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d109      	bne.n	8006da0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6818      	ldr	r0, [r3, #0]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	691b      	ldr	r3, [r3, #16]
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	461a      	mov	r2, r3
 8006d98:	6979      	ldr	r1, [r7, #20]
 8006d9a:	f005 fd8b 	bl	800c8b4 <USB_EP0StartXfer>
 8006d9e:	e008      	b.n	8006db2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6818      	ldr	r0, [r3, #0]
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	461a      	mov	r2, r3
 8006dac:	6979      	ldr	r1, [r7, #20]
 8006dae:	f005 fb39 	bl	800c424 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006db2:	2300      	movs	r3, #0
}
 8006db4:	4618      	mov	r0, r3
 8006db6:	3718      	adds	r7, #24
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}

08006dbc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b084      	sub	sp, #16
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006dc8:	78fb      	ldrb	r3, [r7, #3]
 8006dca:	f003 020f 	and.w	r2, r3, #15
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	d901      	bls.n	8006dda <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e050      	b.n	8006e7c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006dda:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	da0f      	bge.n	8006e02 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006de2:	78fb      	ldrb	r3, [r7, #3]
 8006de4:	f003 020f 	and.w	r2, r3, #15
 8006de8:	4613      	mov	r3, r2
 8006dea:	00db      	lsls	r3, r3, #3
 8006dec:	4413      	add	r3, r2
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	3338      	adds	r3, #56	; 0x38
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	4413      	add	r3, r2
 8006df6:	3304      	adds	r3, #4
 8006df8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	705a      	strb	r2, [r3, #1]
 8006e00:	e00d      	b.n	8006e1e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006e02:	78fa      	ldrb	r2, [r7, #3]
 8006e04:	4613      	mov	r3, r2
 8006e06:	00db      	lsls	r3, r3, #3
 8006e08:	4413      	add	r3, r2
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	4413      	add	r3, r2
 8006e14:	3304      	adds	r3, #4
 8006e16:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2201      	movs	r2, #1
 8006e22:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006e24:	78fb      	ldrb	r3, [r7, #3]
 8006e26:	f003 030f 	and.w	r3, r3, #15
 8006e2a:	b2da      	uxtb	r2, r3
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d101      	bne.n	8006e3e <HAL_PCD_EP_SetStall+0x82>
 8006e3a:	2302      	movs	r3, #2
 8006e3c:	e01e      	b.n	8006e7c <HAL_PCD_EP_SetStall+0xc0>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2201      	movs	r2, #1
 8006e42:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	68f9      	ldr	r1, [r7, #12]
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	f005 ffc9 	bl	800cde4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006e52:	78fb      	ldrb	r3, [r7, #3]
 8006e54:	f003 030f 	and.w	r3, r3, #15
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d10a      	bne.n	8006e72 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6818      	ldr	r0, [r3, #0]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	691b      	ldr	r3, [r3, #16]
 8006e64:	b2d9      	uxtb	r1, r3
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	f006 f9b9 	bl	800d1e4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006e7a:	2300      	movs	r3, #0
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3710      	adds	r7, #16
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}

08006e84 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	460b      	mov	r3, r1
 8006e8e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006e90:	78fb      	ldrb	r3, [r7, #3]
 8006e92:	f003 020f 	and.w	r2, r3, #15
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d901      	bls.n	8006ea2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	e042      	b.n	8006f28 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006ea2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	da0f      	bge.n	8006eca <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006eaa:	78fb      	ldrb	r3, [r7, #3]
 8006eac:	f003 020f 	and.w	r2, r3, #15
 8006eb0:	4613      	mov	r3, r2
 8006eb2:	00db      	lsls	r3, r3, #3
 8006eb4:	4413      	add	r3, r2
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	3338      	adds	r3, #56	; 0x38
 8006eba:	687a      	ldr	r2, [r7, #4]
 8006ebc:	4413      	add	r3, r2
 8006ebe:	3304      	adds	r3, #4
 8006ec0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	705a      	strb	r2, [r3, #1]
 8006ec8:	e00f      	b.n	8006eea <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006eca:	78fb      	ldrb	r3, [r7, #3]
 8006ecc:	f003 020f 	and.w	r2, r3, #15
 8006ed0:	4613      	mov	r3, r2
 8006ed2:	00db      	lsls	r3, r3, #3
 8006ed4:	4413      	add	r3, r2
 8006ed6:	009b      	lsls	r3, r3, #2
 8006ed8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006edc:	687a      	ldr	r2, [r7, #4]
 8006ede:	4413      	add	r3, r2
 8006ee0:	3304      	adds	r3, #4
 8006ee2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2200      	movs	r2, #0
 8006eee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006ef0:	78fb      	ldrb	r3, [r7, #3]
 8006ef2:	f003 030f 	and.w	r3, r3, #15
 8006ef6:	b2da      	uxtb	r2, r3
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	d101      	bne.n	8006f0a <HAL_PCD_EP_ClrStall+0x86>
 8006f06:	2302      	movs	r3, #2
 8006f08:	e00e      	b.n	8006f28 <HAL_PCD_EP_ClrStall+0xa4>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	68f9      	ldr	r1, [r7, #12]
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f005 ffd1 	bl	800cec0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2200      	movs	r2, #0
 8006f22:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006f26:	2300      	movs	r3, #0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3710      	adds	r7, #16
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	460b      	mov	r3, r1
 8006f3a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006f3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	da0c      	bge.n	8006f5e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006f44:	78fb      	ldrb	r3, [r7, #3]
 8006f46:	f003 020f 	and.w	r2, r3, #15
 8006f4a:	4613      	mov	r3, r2
 8006f4c:	00db      	lsls	r3, r3, #3
 8006f4e:	4413      	add	r3, r2
 8006f50:	009b      	lsls	r3, r3, #2
 8006f52:	3338      	adds	r3, #56	; 0x38
 8006f54:	687a      	ldr	r2, [r7, #4]
 8006f56:	4413      	add	r3, r2
 8006f58:	3304      	adds	r3, #4
 8006f5a:	60fb      	str	r3, [r7, #12]
 8006f5c:	e00c      	b.n	8006f78 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006f5e:	78fb      	ldrb	r3, [r7, #3]
 8006f60:	f003 020f 	and.w	r2, r3, #15
 8006f64:	4613      	mov	r3, r2
 8006f66:	00db      	lsls	r3, r3, #3
 8006f68:	4413      	add	r3, r2
 8006f6a:	009b      	lsls	r3, r3, #2
 8006f6c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006f70:	687a      	ldr	r2, [r7, #4]
 8006f72:	4413      	add	r3, r2
 8006f74:	3304      	adds	r3, #4
 8006f76:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	68f9      	ldr	r1, [r7, #12]
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f005 fdf0 	bl	800cb64 <USB_EPStopXfer>
 8006f84:	4603      	mov	r3, r0
 8006f86:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006f88:	7afb      	ldrb	r3, [r7, #11]
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3710      	adds	r7, #16
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}

08006f92 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b082      	sub	sp, #8
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]
 8006f9a:	460b      	mov	r3, r1
 8006f9c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d101      	bne.n	8006fac <HAL_PCD_EP_Flush+0x1a>
 8006fa8:	2302      	movs	r3, #2
 8006faa:	e01b      	b.n	8006fe4 <HAL_PCD_EP_Flush+0x52>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((ep_addr & 0x80U) == 0x80U)
 8006fb4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	da09      	bge.n	8006fd0 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	78fb      	ldrb	r3, [r7, #3]
 8006fc2:	f003 030f 	and.w	r3, r3, #15
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	4610      	mov	r0, r2
 8006fca:	f005 f825 	bl	800c018 <USB_FlushTxFifo>
 8006fce:	e004      	b.n	8006fda <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f005 f853 	bl	800c080 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006fe2:	2300      	movs	r3, #0
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3708      	adds	r7, #8
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}

08006fec <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b08a      	sub	sp, #40	; 0x28
 8006ff0:	af02      	add	r7, sp, #8
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007000:	683a      	ldr	r2, [r7, #0]
 8007002:	4613      	mov	r3, r2
 8007004:	00db      	lsls	r3, r3, #3
 8007006:	4413      	add	r3, r2
 8007008:	009b      	lsls	r3, r3, #2
 800700a:	3338      	adds	r3, #56	; 0x38
 800700c:	687a      	ldr	r2, [r7, #4]
 800700e:	4413      	add	r3, r2
 8007010:	3304      	adds	r3, #4
 8007012:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6a1a      	ldr	r2, [r3, #32]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	699b      	ldr	r3, [r3, #24]
 800701c:	429a      	cmp	r2, r3
 800701e:	d901      	bls.n	8007024 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007020:	2301      	movs	r3, #1
 8007022:	e06c      	b.n	80070fe <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	699a      	ldr	r2, [r3, #24]
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6a1b      	ldr	r3, [r3, #32]
 800702c:	1ad3      	subs	r3, r2, r3
 800702e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	69fa      	ldr	r2, [r7, #28]
 8007036:	429a      	cmp	r2, r3
 8007038:	d902      	bls.n	8007040 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	3303      	adds	r3, #3
 8007044:	089b      	lsrs	r3, r3, #2
 8007046:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007048:	e02b      	b.n	80070a2 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	699a      	ldr	r2, [r3, #24]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6a1b      	ldr	r3, [r3, #32]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	69fa      	ldr	r2, [r7, #28]
 800705c:	429a      	cmp	r2, r3
 800705e:	d902      	bls.n	8007066 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007066:	69fb      	ldr	r3, [r7, #28]
 8007068:	3303      	adds	r3, #3
 800706a:	089b      	lsrs	r3, r3, #2
 800706c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	6919      	ldr	r1, [r3, #16]
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	b2da      	uxtb	r2, r3
 8007076:	69fb      	ldr	r3, [r7, #28]
 8007078:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800707e:	b2db      	uxtb	r3, r3
 8007080:	9300      	str	r3, [sp, #0]
 8007082:	4603      	mov	r3, r0
 8007084:	6978      	ldr	r0, [r7, #20]
 8007086:	f005 fe17 	bl	800ccb8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	691a      	ldr	r2, [r3, #16]
 800708e:	69fb      	ldr	r3, [r7, #28]
 8007090:	441a      	add	r2, r3
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	6a1a      	ldr	r2, [r3, #32]
 800709a:	69fb      	ldr	r3, [r7, #28]
 800709c:	441a      	add	r2, r3
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	015a      	lsls	r2, r3, #5
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	4413      	add	r3, r2
 80070aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070ae:	699b      	ldr	r3, [r3, #24]
 80070b0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80070b2:	69ba      	ldr	r2, [r7, #24]
 80070b4:	429a      	cmp	r2, r3
 80070b6:	d809      	bhi.n	80070cc <PCD_WriteEmptyTxFifo+0xe0>
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6a1a      	ldr	r2, [r3, #32]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d203      	bcs.n	80070cc <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	699b      	ldr	r3, [r3, #24]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d1be      	bne.n	800704a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	699a      	ldr	r2, [r3, #24]
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6a1b      	ldr	r3, [r3, #32]
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d811      	bhi.n	80070fc <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	f003 030f 	and.w	r3, r3, #15
 80070de:	2201      	movs	r2, #1
 80070e0:	fa02 f303 	lsl.w	r3, r2, r3
 80070e4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	43db      	mvns	r3, r3
 80070f2:	6939      	ldr	r1, [r7, #16]
 80070f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80070f8:	4013      	ands	r3, r2
 80070fa:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80070fc:	2300      	movs	r3, #0
}
 80070fe:	4618      	mov	r0, r3
 8007100:	3720      	adds	r7, #32
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
	...

08007108 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b088      	sub	sp, #32
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007118:	69fb      	ldr	r3, [r7, #28]
 800711a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800711c:	69fb      	ldr	r3, [r7, #28]
 800711e:	333c      	adds	r3, #60	; 0x3c
 8007120:	3304      	adds	r3, #4
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	015a      	lsls	r2, r3, #5
 800712a:	69bb      	ldr	r3, [r7, #24]
 800712c:	4413      	add	r3, r2
 800712e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	691b      	ldr	r3, [r3, #16]
 800713a:	2b01      	cmp	r3, #1
 800713c:	d17b      	bne.n	8007236 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	f003 0308 	and.w	r3, r3, #8
 8007144:	2b00      	cmp	r3, #0
 8007146:	d015      	beq.n	8007174 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	4a61      	ldr	r2, [pc, #388]	; (80072d0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800714c:	4293      	cmp	r3, r2
 800714e:	f240 80b9 	bls.w	80072c4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007158:	2b00      	cmp	r3, #0
 800715a:	f000 80b3 	beq.w	80072c4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	015a      	lsls	r2, r3, #5
 8007162:	69bb      	ldr	r3, [r7, #24]
 8007164:	4413      	add	r3, r2
 8007166:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800716a:	461a      	mov	r2, r3
 800716c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007170:	6093      	str	r3, [r2, #8]
 8007172:	e0a7      	b.n	80072c4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	f003 0320 	and.w	r3, r3, #32
 800717a:	2b00      	cmp	r3, #0
 800717c:	d009      	beq.n	8007192 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	015a      	lsls	r2, r3, #5
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	4413      	add	r3, r2
 8007186:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800718a:	461a      	mov	r2, r3
 800718c:	2320      	movs	r3, #32
 800718e:	6093      	str	r3, [r2, #8]
 8007190:	e098      	b.n	80072c4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007198:	2b00      	cmp	r3, #0
 800719a:	f040 8093 	bne.w	80072c4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	4a4b      	ldr	r2, [pc, #300]	; (80072d0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d90f      	bls.n	80071c6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d00a      	beq.n	80071c6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	015a      	lsls	r2, r3, #5
 80071b4:	69bb      	ldr	r3, [r7, #24]
 80071b6:	4413      	add	r3, r2
 80071b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071bc:	461a      	mov	r2, r3
 80071be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071c2:	6093      	str	r3, [r2, #8]
 80071c4:	e07e      	b.n	80072c4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80071c6:	683a      	ldr	r2, [r7, #0]
 80071c8:	4613      	mov	r3, r2
 80071ca:	00db      	lsls	r3, r3, #3
 80071cc:	4413      	add	r3, r2
 80071ce:	009b      	lsls	r3, r3, #2
 80071d0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80071d4:	687a      	ldr	r2, [r7, #4]
 80071d6:	4413      	add	r3, r2
 80071d8:	3304      	adds	r3, #4
 80071da:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	69da      	ldr	r2, [r3, #28]
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	0159      	lsls	r1, r3, #5
 80071e4:	69bb      	ldr	r3, [r7, #24]
 80071e6:	440b      	add	r3, r1
 80071e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071ec:	691b      	ldr	r3, [r3, #16]
 80071ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071f2:	1ad2      	subs	r2, r2, r3
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d114      	bne.n	8007228 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	699b      	ldr	r3, [r3, #24]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d109      	bne.n	800721a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6818      	ldr	r0, [r3, #0]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007210:	461a      	mov	r2, r3
 8007212:	2101      	movs	r1, #1
 8007214:	f005 ffe6 	bl	800d1e4 <USB_EP0_OutStart>
 8007218:	e006      	b.n	8007228 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	691a      	ldr	r2, [r3, #16]
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	6a1b      	ldr	r3, [r3, #32]
 8007222:	441a      	add	r2, r3
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	b2db      	uxtb	r3, r3
 800722c:	4619      	mov	r1, r3
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	f010 f976 	bl	8017520 <HAL_PCD_DataOutStageCallback>
 8007234:	e046      	b.n	80072c4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	4a26      	ldr	r2, [pc, #152]	; (80072d4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d124      	bne.n	8007288 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007244:	2b00      	cmp	r3, #0
 8007246:	d00a      	beq.n	800725e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	015a      	lsls	r2, r3, #5
 800724c:	69bb      	ldr	r3, [r7, #24]
 800724e:	4413      	add	r3, r2
 8007250:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007254:	461a      	mov	r2, r3
 8007256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800725a:	6093      	str	r3, [r2, #8]
 800725c:	e032      	b.n	80072c4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	f003 0320 	and.w	r3, r3, #32
 8007264:	2b00      	cmp	r3, #0
 8007266:	d008      	beq.n	800727a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	015a      	lsls	r2, r3, #5
 800726c:	69bb      	ldr	r3, [r7, #24]
 800726e:	4413      	add	r3, r2
 8007270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007274:	461a      	mov	r2, r3
 8007276:	2320      	movs	r3, #32
 8007278:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	b2db      	uxtb	r3, r3
 800727e:	4619      	mov	r1, r3
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f010 f94d 	bl	8017520 <HAL_PCD_DataOutStageCallback>
 8007286:	e01d      	b.n	80072c4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d114      	bne.n	80072b8 <PCD_EP_OutXfrComplete_int+0x1b0>
 800728e:	6879      	ldr	r1, [r7, #4]
 8007290:	683a      	ldr	r2, [r7, #0]
 8007292:	4613      	mov	r3, r2
 8007294:	00db      	lsls	r3, r3, #3
 8007296:	4413      	add	r3, r2
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	440b      	add	r3, r1
 800729c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d108      	bne.n	80072b8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6818      	ldr	r0, [r3, #0]
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80072b0:	461a      	mov	r2, r3
 80072b2:	2100      	movs	r1, #0
 80072b4:	f005 ff96 	bl	800d1e4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	4619      	mov	r1, r3
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f010 f92e 	bl	8017520 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80072c4:	2300      	movs	r3, #0
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3720      	adds	r7, #32
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}
 80072ce:	bf00      	nop
 80072d0:	4f54300a 	.word	0x4f54300a
 80072d4:	4f54310a 	.word	0x4f54310a

080072d8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b086      	sub	sp, #24
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
 80072e0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	333c      	adds	r3, #60	; 0x3c
 80072f0:	3304      	adds	r3, #4
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	015a      	lsls	r2, r3, #5
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	4413      	add	r3, r2
 80072fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	4a15      	ldr	r2, [pc, #84]	; (8007360 <PCD_EP_OutSetupPacket_int+0x88>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d90e      	bls.n	800732c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007314:	2b00      	cmp	r3, #0
 8007316:	d009      	beq.n	800732c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	015a      	lsls	r2, r3, #5
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	4413      	add	r3, r2
 8007320:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007324:	461a      	mov	r2, r3
 8007326:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800732a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f010 f8e5 	bl	80174fc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	4a0a      	ldr	r2, [pc, #40]	; (8007360 <PCD_EP_OutSetupPacket_int+0x88>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d90c      	bls.n	8007354 <PCD_EP_OutSetupPacket_int+0x7c>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	691b      	ldr	r3, [r3, #16]
 800733e:	2b01      	cmp	r3, #1
 8007340:	d108      	bne.n	8007354 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6818      	ldr	r0, [r3, #0]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800734c:	461a      	mov	r2, r3
 800734e:	2101      	movs	r1, #1
 8007350:	f005 ff48 	bl	800d1e4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007354:	2300      	movs	r3, #0
}
 8007356:	4618      	mov	r0, r3
 8007358:	3718      	adds	r7, #24
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
 800735e:	bf00      	nop
 8007360:	4f54300a 	.word	0x4f54300a

08007364 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007364:	b480      	push	{r7}
 8007366:	b085      	sub	sp, #20
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
 800736c:	460b      	mov	r3, r1
 800736e:	70fb      	strb	r3, [r7, #3]
 8007370:	4613      	mov	r3, r2
 8007372:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800737a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800737c:	78fb      	ldrb	r3, [r7, #3]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d107      	bne.n	8007392 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007382:	883b      	ldrh	r3, [r7, #0]
 8007384:	0419      	lsls	r1, r3, #16
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	68ba      	ldr	r2, [r7, #8]
 800738c:	430a      	orrs	r2, r1
 800738e:	629a      	str	r2, [r3, #40]	; 0x28
 8007390:	e028      	b.n	80073e4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007398:	0c1b      	lsrs	r3, r3, #16
 800739a:	68ba      	ldr	r2, [r7, #8]
 800739c:	4413      	add	r3, r2
 800739e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80073a0:	2300      	movs	r3, #0
 80073a2:	73fb      	strb	r3, [r7, #15]
 80073a4:	e00d      	b.n	80073c2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	7bfb      	ldrb	r3, [r7, #15]
 80073ac:	3340      	adds	r3, #64	; 0x40
 80073ae:	009b      	lsls	r3, r3, #2
 80073b0:	4413      	add	r3, r2
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	0c1b      	lsrs	r3, r3, #16
 80073b6:	68ba      	ldr	r2, [r7, #8]
 80073b8:	4413      	add	r3, r2
 80073ba:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80073bc:	7bfb      	ldrb	r3, [r7, #15]
 80073be:	3301      	adds	r3, #1
 80073c0:	73fb      	strb	r3, [r7, #15]
 80073c2:	7bfa      	ldrb	r2, [r7, #15]
 80073c4:	78fb      	ldrb	r3, [r7, #3]
 80073c6:	3b01      	subs	r3, #1
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d3ec      	bcc.n	80073a6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80073cc:	883b      	ldrh	r3, [r7, #0]
 80073ce:	0418      	lsls	r0, r3, #16
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6819      	ldr	r1, [r3, #0]
 80073d4:	78fb      	ldrb	r3, [r7, #3]
 80073d6:	3b01      	subs	r3, #1
 80073d8:	68ba      	ldr	r2, [r7, #8]
 80073da:	4302      	orrs	r2, r0
 80073dc:	3340      	adds	r3, #64	; 0x40
 80073de:	009b      	lsls	r3, r3, #2
 80073e0:	440b      	add	r3, r1
 80073e2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80073e4:	2300      	movs	r3, #0
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	3714      	adds	r7, #20
 80073ea:	46bd      	mov	sp, r7
 80073ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f0:	4770      	bx	lr

080073f2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80073f2:	b480      	push	{r7}
 80073f4:	b083      	sub	sp, #12
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	6078      	str	r0, [r7, #4]
 80073fa:	460b      	mov	r3, r1
 80073fc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	887a      	ldrh	r2, [r7, #2]
 8007404:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007406:	2300      	movs	r3, #0
}
 8007408:	4618      	mov	r0, r3
 800740a:	370c      	adds	r7, #12
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr

08007414 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007414:	b480      	push	{r7}
 8007416:	b085      	sub	sp, #20
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2201      	movs	r2, #1
 8007426:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2200      	movs	r2, #0
 800742e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	699b      	ldr	r3, [r3, #24]
 8007436:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007446:	f043 0303 	orr.w	r3, r3, #3
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800744e:	2300      	movs	r3, #0
}
 8007450:	4618      	mov	r0, r3
 8007452:	3714      	adds	r7, #20
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr

0800745c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b084      	sub	sp, #16
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d101      	bne.n	8007470 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e0cc      	b.n	800760a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007470:	4b68      	ldr	r3, [pc, #416]	; (8007614 <HAL_RCC_ClockConfig+0x1b8>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f003 030f 	and.w	r3, r3, #15
 8007478:	683a      	ldr	r2, [r7, #0]
 800747a:	429a      	cmp	r2, r3
 800747c:	d90c      	bls.n	8007498 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800747e:	4b65      	ldr	r3, [pc, #404]	; (8007614 <HAL_RCC_ClockConfig+0x1b8>)
 8007480:	683a      	ldr	r2, [r7, #0]
 8007482:	b2d2      	uxtb	r2, r2
 8007484:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007486:	4b63      	ldr	r3, [pc, #396]	; (8007614 <HAL_RCC_ClockConfig+0x1b8>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f003 030f 	and.w	r3, r3, #15
 800748e:	683a      	ldr	r2, [r7, #0]
 8007490:	429a      	cmp	r2, r3
 8007492:	d001      	beq.n	8007498 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	e0b8      	b.n	800760a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f003 0302 	and.w	r3, r3, #2
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d020      	beq.n	80074e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 0304 	and.w	r3, r3, #4
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d005      	beq.n	80074bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80074b0:	4b59      	ldr	r3, [pc, #356]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	4a58      	ldr	r2, [pc, #352]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 80074b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80074ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f003 0308 	and.w	r3, r3, #8
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d005      	beq.n	80074d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80074c8:	4b53      	ldr	r3, [pc, #332]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	4a52      	ldr	r2, [pc, #328]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 80074ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80074d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80074d4:	4b50      	ldr	r3, [pc, #320]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	494d      	ldr	r1, [pc, #308]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 80074e2:	4313      	orrs	r3, r2
 80074e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f003 0301 	and.w	r3, r3, #1
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d044      	beq.n	800757c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	d107      	bne.n	800750a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074fa:	4b47      	ldr	r3, [pc, #284]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007502:	2b00      	cmp	r3, #0
 8007504:	d119      	bne.n	800753a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e07f      	b.n	800760a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	2b02      	cmp	r3, #2
 8007510:	d003      	beq.n	800751a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007516:	2b03      	cmp	r3, #3
 8007518:	d107      	bne.n	800752a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800751a:	4b3f      	ldr	r3, [pc, #252]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007522:	2b00      	cmp	r3, #0
 8007524:	d109      	bne.n	800753a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007526:	2301      	movs	r3, #1
 8007528:	e06f      	b.n	800760a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800752a:	4b3b      	ldr	r3, [pc, #236]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f003 0302 	and.w	r3, r3, #2
 8007532:	2b00      	cmp	r3, #0
 8007534:	d101      	bne.n	800753a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	e067      	b.n	800760a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800753a:	4b37      	ldr	r3, [pc, #220]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 800753c:	689b      	ldr	r3, [r3, #8]
 800753e:	f023 0203 	bic.w	r2, r3, #3
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	4934      	ldr	r1, [pc, #208]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 8007548:	4313      	orrs	r3, r2
 800754a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800754c:	f7fc fbe2 	bl	8003d14 <HAL_GetTick>
 8007550:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007552:	e00a      	b.n	800756a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007554:	f7fc fbde 	bl	8003d14 <HAL_GetTick>
 8007558:	4602      	mov	r2, r0
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	1ad3      	subs	r3, r2, r3
 800755e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007562:	4293      	cmp	r3, r2
 8007564:	d901      	bls.n	800756a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007566:	2303      	movs	r3, #3
 8007568:	e04f      	b.n	800760a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800756a:	4b2b      	ldr	r3, [pc, #172]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 800756c:	689b      	ldr	r3, [r3, #8]
 800756e:	f003 020c 	and.w	r2, r3, #12
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	009b      	lsls	r3, r3, #2
 8007578:	429a      	cmp	r2, r3
 800757a:	d1eb      	bne.n	8007554 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800757c:	4b25      	ldr	r3, [pc, #148]	; (8007614 <HAL_RCC_ClockConfig+0x1b8>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 030f 	and.w	r3, r3, #15
 8007584:	683a      	ldr	r2, [r7, #0]
 8007586:	429a      	cmp	r2, r3
 8007588:	d20c      	bcs.n	80075a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800758a:	4b22      	ldr	r3, [pc, #136]	; (8007614 <HAL_RCC_ClockConfig+0x1b8>)
 800758c:	683a      	ldr	r2, [r7, #0]
 800758e:	b2d2      	uxtb	r2, r2
 8007590:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007592:	4b20      	ldr	r3, [pc, #128]	; (8007614 <HAL_RCC_ClockConfig+0x1b8>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f003 030f 	and.w	r3, r3, #15
 800759a:	683a      	ldr	r2, [r7, #0]
 800759c:	429a      	cmp	r2, r3
 800759e:	d001      	beq.n	80075a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	e032      	b.n	800760a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f003 0304 	and.w	r3, r3, #4
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d008      	beq.n	80075c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80075b0:	4b19      	ldr	r3, [pc, #100]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	68db      	ldr	r3, [r3, #12]
 80075bc:	4916      	ldr	r1, [pc, #88]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 80075be:	4313      	orrs	r3, r2
 80075c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f003 0308 	and.w	r3, r3, #8
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d009      	beq.n	80075e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80075ce:	4b12      	ldr	r3, [pc, #72]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	691b      	ldr	r3, [r3, #16]
 80075da:	00db      	lsls	r3, r3, #3
 80075dc:	490e      	ldr	r1, [pc, #56]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 80075de:	4313      	orrs	r3, r2
 80075e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80075e2:	f000 fb9d 	bl	8007d20 <HAL_RCC_GetSysClockFreq>
 80075e6:	4602      	mov	r2, r0
 80075e8:	4b0b      	ldr	r3, [pc, #44]	; (8007618 <HAL_RCC_ClockConfig+0x1bc>)
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	091b      	lsrs	r3, r3, #4
 80075ee:	f003 030f 	and.w	r3, r3, #15
 80075f2:	490a      	ldr	r1, [pc, #40]	; (800761c <HAL_RCC_ClockConfig+0x1c0>)
 80075f4:	5ccb      	ldrb	r3, [r1, r3]
 80075f6:	fa22 f303 	lsr.w	r3, r2, r3
 80075fa:	4a09      	ldr	r2, [pc, #36]	; (8007620 <HAL_RCC_ClockConfig+0x1c4>)
 80075fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80075fe:	4b09      	ldr	r3, [pc, #36]	; (8007624 <HAL_RCC_ClockConfig+0x1c8>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4618      	mov	r0, r3
 8007604:	f7fb fc4e 	bl	8002ea4 <HAL_InitTick>

  return HAL_OK;
 8007608:	2300      	movs	r3, #0
}
 800760a:	4618      	mov	r0, r3
 800760c:	3710      	adds	r7, #16
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
 8007612:	bf00      	nop
 8007614:	40023c00 	.word	0x40023c00
 8007618:	40023800 	.word	0x40023800
 800761c:	0801da80 	.word	0x0801da80
 8007620:	20000008 	.word	0x20000008
 8007624:	2000000c 	.word	0x2000000c

08007628 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007628:	b480      	push	{r7}
 800762a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800762c:	4b03      	ldr	r3, [pc, #12]	; (800763c <HAL_RCC_GetHCLKFreq+0x14>)
 800762e:	681b      	ldr	r3, [r3, #0]
}
 8007630:	4618      	mov	r0, r3
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop
 800763c:	20000008 	.word	0x20000008

08007640 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007644:	f7ff fff0 	bl	8007628 <HAL_RCC_GetHCLKFreq>
 8007648:	4602      	mov	r2, r0
 800764a:	4b05      	ldr	r3, [pc, #20]	; (8007660 <HAL_RCC_GetPCLK1Freq+0x20>)
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	0a9b      	lsrs	r3, r3, #10
 8007650:	f003 0307 	and.w	r3, r3, #7
 8007654:	4903      	ldr	r1, [pc, #12]	; (8007664 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007656:	5ccb      	ldrb	r3, [r1, r3]
 8007658:	fa22 f303 	lsr.w	r3, r2, r3
}
 800765c:	4618      	mov	r0, r3
 800765e:	bd80      	pop	{r7, pc}
 8007660:	40023800 	.word	0x40023800
 8007664:	0801da90 	.word	0x0801da90

08007668 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007668:	b480      	push	{r7}
 800766a:	b083      	sub	sp, #12
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
 8007670:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	220f      	movs	r2, #15
 8007676:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007678:	4b12      	ldr	r3, [pc, #72]	; (80076c4 <HAL_RCC_GetClockConfig+0x5c>)
 800767a:	689b      	ldr	r3, [r3, #8]
 800767c:	f003 0203 	and.w	r2, r3, #3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007684:	4b0f      	ldr	r3, [pc, #60]	; (80076c4 <HAL_RCC_GetClockConfig+0x5c>)
 8007686:	689b      	ldr	r3, [r3, #8]
 8007688:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007690:	4b0c      	ldr	r3, [pc, #48]	; (80076c4 <HAL_RCC_GetClockConfig+0x5c>)
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800769c:	4b09      	ldr	r3, [pc, #36]	; (80076c4 <HAL_RCC_GetClockConfig+0x5c>)
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	08db      	lsrs	r3, r3, #3
 80076a2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80076aa:	4b07      	ldr	r3, [pc, #28]	; (80076c8 <HAL_RCC_GetClockConfig+0x60>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f003 020f 	and.w	r2, r3, #15
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	601a      	str	r2, [r3, #0]
}
 80076b6:	bf00      	nop
 80076b8:	370c      	adds	r7, #12
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr
 80076c2:	bf00      	nop
 80076c4:	40023800 	.word	0x40023800
 80076c8:	40023c00 	.word	0x40023c00

080076cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b08c      	sub	sp, #48	; 0x30
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80076d4:	2300      	movs	r3, #0
 80076d6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 80076d8:	2300      	movs	r3, #0
 80076da:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80076dc:	2300      	movs	r3, #0
 80076de:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80076e0:	2300      	movs	r3, #0
 80076e2:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80076e4:	2300      	movs	r3, #0
 80076e6:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80076e8:	2300      	movs	r3, #0
 80076ea:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80076ec:	2300      	movs	r3, #0
 80076ee:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80076f0:	2300      	movs	r3, #0
 80076f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 80076f4:	2300      	movs	r3, #0
 80076f6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f003 0301 	and.w	r3, r3, #1
 8007700:	2b00      	cmp	r3, #0
 8007702:	d010      	beq.n	8007726 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8007704:	4b6f      	ldr	r3, [pc, #444]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007706:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800770a:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007712:	496c      	ldr	r1, [pc, #432]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007714:	4313      	orrs	r3, r2
 8007716:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800771e:	2b00      	cmp	r3, #0
 8007720:	d101      	bne.n	8007726 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8007722:	2301      	movs	r3, #1
 8007724:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f003 0302 	and.w	r3, r3, #2
 800772e:	2b00      	cmp	r3, #0
 8007730:	d010      	beq.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8007732:	4b64      	ldr	r3, [pc, #400]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007734:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007738:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007740:	4960      	ldr	r1, [pc, #384]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007742:	4313      	orrs	r3, r2
 8007744:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800774c:	2b00      	cmp	r3, #0
 800774e:	d101      	bne.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8007750:	2301      	movs	r3, #1
 8007752:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f003 0304 	and.w	r3, r3, #4
 800775c:	2b00      	cmp	r3, #0
 800775e:	d017      	beq.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007760:	4b58      	ldr	r3, [pc, #352]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007762:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007766:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800776e:	4955      	ldr	r1, [pc, #340]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007770:	4313      	orrs	r3, r2
 8007772:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800777a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800777e:	d101      	bne.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8007780:	2301      	movs	r3, #1
 8007782:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007788:	2b00      	cmp	r3, #0
 800778a:	d101      	bne.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 800778c:	2301      	movs	r3, #1
 800778e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f003 0308 	and.w	r3, r3, #8
 8007798:	2b00      	cmp	r3, #0
 800779a:	d017      	beq.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800779c:	4b49      	ldr	r3, [pc, #292]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800779e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077a2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077aa:	4946      	ldr	r1, [pc, #280]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80077ac:	4313      	orrs	r3, r2
 80077ae:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80077ba:	d101      	bne.n	80077c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80077bc:	2301      	movs	r3, #1
 80077be:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d101      	bne.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80077c8:	2301      	movs	r3, #1
 80077ca:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f003 0320 	and.w	r3, r3, #32
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	f000 808a 	beq.w	80078ee <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80077da:	2300      	movs	r3, #0
 80077dc:	60bb      	str	r3, [r7, #8]
 80077de:	4b39      	ldr	r3, [pc, #228]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80077e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077e2:	4a38      	ldr	r2, [pc, #224]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80077e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80077e8:	6413      	str	r3, [r2, #64]	; 0x40
 80077ea:	4b36      	ldr	r3, [pc, #216]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80077ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077f2:	60bb      	str	r3, [r7, #8]
 80077f4:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80077f6:	4b34      	ldr	r3, [pc, #208]	; (80078c8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a33      	ldr	r2, [pc, #204]	; (80078c8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80077fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007800:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007802:	f7fc fa87 	bl	8003d14 <HAL_GetTick>
 8007806:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007808:	e008      	b.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800780a:	f7fc fa83 	bl	8003d14 <HAL_GetTick>
 800780e:	4602      	mov	r2, r0
 8007810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007812:	1ad3      	subs	r3, r2, r3
 8007814:	2b02      	cmp	r3, #2
 8007816:	d901      	bls.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8007818:	2303      	movs	r3, #3
 800781a:	e278      	b.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800781c:	4b2a      	ldr	r3, [pc, #168]	; (80078c8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007824:	2b00      	cmp	r3, #0
 8007826:	d0f0      	beq.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007828:	4b26      	ldr	r3, [pc, #152]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800782a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800782c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007830:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007832:	6a3b      	ldr	r3, [r7, #32]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d02f      	beq.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800783c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007840:	6a3a      	ldr	r2, [r7, #32]
 8007842:	429a      	cmp	r2, r3
 8007844:	d028      	beq.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007846:	4b1f      	ldr	r3, [pc, #124]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800784a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800784e:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007850:	4b1e      	ldr	r3, [pc, #120]	; (80078cc <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007852:	2201      	movs	r2, #1
 8007854:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007856:	4b1d      	ldr	r3, [pc, #116]	; (80078cc <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007858:	2200      	movs	r2, #0
 800785a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800785c:	4a19      	ldr	r2, [pc, #100]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800785e:	6a3b      	ldr	r3, [r7, #32]
 8007860:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007862:	4b18      	ldr	r3, [pc, #96]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007866:	f003 0301 	and.w	r3, r3, #1
 800786a:	2b01      	cmp	r3, #1
 800786c:	d114      	bne.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800786e:	f7fc fa51 	bl	8003d14 <HAL_GetTick>
 8007872:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007874:	e00a      	b.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007876:	f7fc fa4d 	bl	8003d14 <HAL_GetTick>
 800787a:	4602      	mov	r2, r0
 800787c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800787e:	1ad3      	subs	r3, r2, r3
 8007880:	f241 3288 	movw	r2, #5000	; 0x1388
 8007884:	4293      	cmp	r3, r2
 8007886:	d901      	bls.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8007888:	2303      	movs	r3, #3
 800788a:	e240      	b.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800788c:	4b0d      	ldr	r3, [pc, #52]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800788e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007890:	f003 0302 	and.w	r3, r3, #2
 8007894:	2b00      	cmp	r3, #0
 8007896:	d0ee      	beq.n	8007876 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800789c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80078a4:	d114      	bne.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80078a6:	4b07      	ldr	r3, [pc, #28]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80078b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078ba:	4902      	ldr	r1, [pc, #8]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80078bc:	4313      	orrs	r3, r2
 80078be:	608b      	str	r3, [r1, #8]
 80078c0:	e00c      	b.n	80078dc <HAL_RCCEx_PeriphCLKConfig+0x210>
 80078c2:	bf00      	nop
 80078c4:	40023800 	.word	0x40023800
 80078c8:	40007000 	.word	0x40007000
 80078cc:	42470e40 	.word	0x42470e40
 80078d0:	4b4a      	ldr	r3, [pc, #296]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80078d2:	689b      	ldr	r3, [r3, #8]
 80078d4:	4a49      	ldr	r2, [pc, #292]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80078d6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80078da:	6093      	str	r3, [r2, #8]
 80078dc:	4b47      	ldr	r3, [pc, #284]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80078de:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078e8:	4944      	ldr	r1, [pc, #272]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80078ea:	4313      	orrs	r3, r2
 80078ec:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f003 0310 	and.w	r3, r3, #16
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d004      	beq.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8007900:	4b3f      	ldr	r3, [pc, #252]	; (8007a00 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8007902:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800790c:	2b00      	cmp	r3, #0
 800790e:	d00a      	beq.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8007910:	4b3a      	ldr	r3, [pc, #232]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007912:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007916:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800791e:	4937      	ldr	r1, [pc, #220]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007920:	4313      	orrs	r3, r2
 8007922:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800792e:	2b00      	cmp	r3, #0
 8007930:	d00a      	beq.n	8007948 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007932:	4b32      	ldr	r3, [pc, #200]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007934:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007938:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007940:	492e      	ldr	r1, [pc, #184]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007942:	4313      	orrs	r3, r2
 8007944:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007950:	2b00      	cmp	r3, #0
 8007952:	d011      	beq.n	8007978 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007954:	4b29      	ldr	r3, [pc, #164]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007956:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800795a:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007962:	4926      	ldr	r1, [pc, #152]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007964:	4313      	orrs	r3, r2
 8007966:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800796e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007972:	d101      	bne.n	8007978 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8007974:	2301      	movs	r3, #1
 8007976:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007980:	2b00      	cmp	r3, #0
 8007982:	d00a      	beq.n	800799a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8007984:	4b1d      	ldr	r3, [pc, #116]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007986:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800798a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007992:	491a      	ldr	r1, [pc, #104]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007994:	4313      	orrs	r3, r2
 8007996:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d011      	beq.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80079a6:	4b15      	ldr	r3, [pc, #84]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80079a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80079ac:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079b4:	4911      	ldr	r1, [pc, #68]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80079b6:	4313      	orrs	r3, r2
 80079b8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80079c4:	d101      	bne.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80079c6:	2301      	movs	r3, #1
 80079c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80079ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d005      	beq.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0x310>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079d8:	f040 80ff 	bne.w	8007bda <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80079dc:	4b09      	ldr	r3, [pc, #36]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80079de:	2200      	movs	r2, #0
 80079e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80079e2:	f7fc f997 	bl	8003d14 <HAL_GetTick>
 80079e6:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80079e8:	e00e      	b.n	8007a08 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80079ea:	f7fc f993 	bl	8003d14 <HAL_GetTick>
 80079ee:	4602      	mov	r2, r0
 80079f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079f2:	1ad3      	subs	r3, r2, r3
 80079f4:	2b02      	cmp	r3, #2
 80079f6:	d907      	bls.n	8007a08 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80079f8:	2303      	movs	r3, #3
 80079fa:	e188      	b.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x642>
 80079fc:	40023800 	.word	0x40023800
 8007a00:	424711e0 	.word	0x424711e0
 8007a04:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007a08:	4b7e      	ldr	r3, [pc, #504]	; (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d1ea      	bne.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f003 0301 	and.w	r3, r3, #1
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d003      	beq.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d009      	beq.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d028      	beq.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d124      	bne.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007a3c:	4b71      	ldr	r3, [pc, #452]	; (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007a3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a42:	0c1b      	lsrs	r3, r3, #16
 8007a44:	f003 0303 	and.w	r3, r3, #3
 8007a48:	3301      	adds	r3, #1
 8007a4a:	005b      	lsls	r3, r3, #1
 8007a4c:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007a4e:	4b6d      	ldr	r3, [pc, #436]	; (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007a50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a54:	0e1b      	lsrs	r3, r3, #24
 8007a56:	f003 030f 	and.w	r3, r3, #15
 8007a5a:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	685a      	ldr	r2, [r3, #4]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	019b      	lsls	r3, r3, #6
 8007a66:	431a      	orrs	r2, r3
 8007a68:	69fb      	ldr	r3, [r7, #28]
 8007a6a:	085b      	lsrs	r3, r3, #1
 8007a6c:	3b01      	subs	r3, #1
 8007a6e:	041b      	lsls	r3, r3, #16
 8007a70:	431a      	orrs	r2, r3
 8007a72:	69bb      	ldr	r3, [r7, #24]
 8007a74:	061b      	lsls	r3, r3, #24
 8007a76:	431a      	orrs	r2, r3
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	695b      	ldr	r3, [r3, #20]
 8007a7c:	071b      	lsls	r3, r3, #28
 8007a7e:	4961      	ldr	r1, [pc, #388]	; (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007a80:	4313      	orrs	r3, r2
 8007a82:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f003 0304 	and.w	r3, r3, #4
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d004      	beq.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a9a:	d00a      	beq.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d035      	beq.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007aac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007ab0:	d130      	bne.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007ab2:	4b54      	ldr	r3, [pc, #336]	; (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007ab4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ab8:	0c1b      	lsrs	r3, r3, #16
 8007aba:	f003 0303 	and.w	r3, r3, #3
 8007abe:	3301      	adds	r3, #1
 8007ac0:	005b      	lsls	r3, r3, #1
 8007ac2:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007ac4:	4b4f      	ldr	r3, [pc, #316]	; (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007ac6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007aca:	0f1b      	lsrs	r3, r3, #28
 8007acc:	f003 0307 	and.w	r3, r3, #7
 8007ad0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	685a      	ldr	r2, [r3, #4]
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	689b      	ldr	r3, [r3, #8]
 8007ada:	019b      	lsls	r3, r3, #6
 8007adc:	431a      	orrs	r2, r3
 8007ade:	69fb      	ldr	r3, [r7, #28]
 8007ae0:	085b      	lsrs	r3, r3, #1
 8007ae2:	3b01      	subs	r3, #1
 8007ae4:	041b      	lsls	r3, r3, #16
 8007ae6:	431a      	orrs	r2, r3
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	691b      	ldr	r3, [r3, #16]
 8007aec:	061b      	lsls	r3, r3, #24
 8007aee:	431a      	orrs	r2, r3
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	071b      	lsls	r3, r3, #28
 8007af4:	4943      	ldr	r1, [pc, #268]	; (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007af6:	4313      	orrs	r3, r2
 8007af8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007afc:	4b41      	ldr	r3, [pc, #260]	; (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007afe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b02:	f023 021f 	bic.w	r2, r3, #31
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b0a:	3b01      	subs	r3, #1
 8007b0c:	493d      	ldr	r1, [pc, #244]	; (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d029      	beq.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b24:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b28:	d124      	bne.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007b2a:	4b36      	ldr	r3, [pc, #216]	; (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007b2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b30:	0c1b      	lsrs	r3, r3, #16
 8007b32:	f003 0303 	and.w	r3, r3, #3
 8007b36:	3301      	adds	r3, #1
 8007b38:	005b      	lsls	r3, r3, #1
 8007b3a:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007b3c:	4b31      	ldr	r3, [pc, #196]	; (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007b3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b42:	0f1b      	lsrs	r3, r3, #28
 8007b44:	f003 0307 	and.w	r3, r3, #7
 8007b48:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	685a      	ldr	r2, [r3, #4]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	689b      	ldr	r3, [r3, #8]
 8007b52:	019b      	lsls	r3, r3, #6
 8007b54:	431a      	orrs	r2, r3
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	68db      	ldr	r3, [r3, #12]
 8007b5a:	085b      	lsrs	r3, r3, #1
 8007b5c:	3b01      	subs	r3, #1
 8007b5e:	041b      	lsls	r3, r3, #16
 8007b60:	431a      	orrs	r2, r3
 8007b62:	69bb      	ldr	r3, [r7, #24]
 8007b64:	061b      	lsls	r3, r3, #24
 8007b66:	431a      	orrs	r2, r3
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	071b      	lsls	r3, r3, #28
 8007b6c:	4925      	ldr	r1, [pc, #148]	; (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d016      	beq.n	8007bae <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	685a      	ldr	r2, [r3, #4]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	689b      	ldr	r3, [r3, #8]
 8007b88:	019b      	lsls	r3, r3, #6
 8007b8a:	431a      	orrs	r2, r3
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	68db      	ldr	r3, [r3, #12]
 8007b90:	085b      	lsrs	r3, r3, #1
 8007b92:	3b01      	subs	r3, #1
 8007b94:	041b      	lsls	r3, r3, #16
 8007b96:	431a      	orrs	r2, r3
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	691b      	ldr	r3, [r3, #16]
 8007b9c:	061b      	lsls	r3, r3, #24
 8007b9e:	431a      	orrs	r2, r3
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	695b      	ldr	r3, [r3, #20]
 8007ba4:	071b      	lsls	r3, r3, #28
 8007ba6:	4917      	ldr	r1, [pc, #92]	; (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007bae:	4b16      	ldr	r3, [pc, #88]	; (8007c08 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8007bb0:	2201      	movs	r2, #1
 8007bb2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007bb4:	f7fc f8ae 	bl	8003d14 <HAL_GetTick>
 8007bb8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007bba:	e008      	b.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007bbc:	f7fc f8aa 	bl	8003d14 <HAL_GetTick>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	2b02      	cmp	r3, #2
 8007bc8:	d901      	bls.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007bca:	2303      	movs	r3, #3
 8007bcc:	e09f      	b.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007bce:	4b0d      	ldr	r3, [pc, #52]	; (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d0f0      	beq.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8007bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bdc:	2b01      	cmp	r3, #1
 8007bde:	f040 8095 	bne.w	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007be2:	4b0a      	ldr	r3, [pc, #40]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007be4:	2200      	movs	r2, #0
 8007be6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007be8:	f7fc f894 	bl	8003d14 <HAL_GetTick>
 8007bec:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007bee:	e00f      	b.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007bf0:	f7fc f890 	bl	8003d14 <HAL_GetTick>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf8:	1ad3      	subs	r3, r2, r3
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	d908      	bls.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007bfe:	2303      	movs	r3, #3
 8007c00:	e085      	b.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007c02:	bf00      	nop
 8007c04:	40023800 	.word	0x40023800
 8007c08:	42470068 	.word	0x42470068
 8007c0c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007c10:	4b41      	ldr	r3, [pc, #260]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007c18:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007c1c:	d0e8      	beq.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f003 0304 	and.w	r3, r3, #4
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d003      	beq.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0x566>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d009      	beq.n	8007c46 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d02b      	beq.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d127      	bne.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8007c46:	4b34      	ldr	r3, [pc, #208]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c4c:	0c1b      	lsrs	r3, r3, #16
 8007c4e:	f003 0303 	and.w	r3, r3, #3
 8007c52:	3301      	adds	r3, #1
 8007c54:	005b      	lsls	r3, r3, #1
 8007c56:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	699a      	ldr	r2, [r3, #24]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	69db      	ldr	r3, [r3, #28]
 8007c60:	019b      	lsls	r3, r3, #6
 8007c62:	431a      	orrs	r2, r3
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	085b      	lsrs	r3, r3, #1
 8007c68:	3b01      	subs	r3, #1
 8007c6a:	041b      	lsls	r3, r3, #16
 8007c6c:	431a      	orrs	r2, r3
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c72:	061b      	lsls	r3, r3, #24
 8007c74:	4928      	ldr	r1, [pc, #160]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007c76:	4313      	orrs	r3, r2
 8007c78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007c7c:	4b26      	ldr	r3, [pc, #152]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007c7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c82:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c8a:	3b01      	subs	r3, #1
 8007c8c:	021b      	lsls	r3, r3, #8
 8007c8e:	4922      	ldr	r1, [pc, #136]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007c90:	4313      	orrs	r3, r2
 8007c92:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d01d      	beq.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x612>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ca6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007caa:	d118      	bne.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007cac:	4b1a      	ldr	r3, [pc, #104]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cb2:	0e1b      	lsrs	r3, r3, #24
 8007cb4:	f003 030f 	and.w	r3, r3, #15
 8007cb8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	699a      	ldr	r2, [r3, #24]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	69db      	ldr	r3, [r3, #28]
 8007cc2:	019b      	lsls	r3, r3, #6
 8007cc4:	431a      	orrs	r2, r3
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6a1b      	ldr	r3, [r3, #32]
 8007cca:	085b      	lsrs	r3, r3, #1
 8007ccc:	3b01      	subs	r3, #1
 8007cce:	041b      	lsls	r3, r3, #16
 8007cd0:	431a      	orrs	r2, r3
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	061b      	lsls	r3, r3, #24
 8007cd6:	4910      	ldr	r1, [pc, #64]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007cde:	4b0f      	ldr	r3, [pc, #60]	; (8007d1c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007ce4:	f7fc f816 	bl	8003d14 <HAL_GetTick>
 8007ce8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007cea:	e008      	b.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007cec:	f7fc f812 	bl	8003d14 <HAL_GetTick>
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cf4:	1ad3      	subs	r3, r2, r3
 8007cf6:	2b02      	cmp	r3, #2
 8007cf8:	d901      	bls.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007cfa:	2303      	movs	r3, #3
 8007cfc:	e007      	b.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007cfe:	4b06      	ldr	r3, [pc, #24]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007d06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007d0a:	d1ef      	bne.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8007d0c:	2300      	movs	r3, #0
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3730      	adds	r7, #48	; 0x30
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}
 8007d16:	bf00      	nop
 8007d18:	40023800 	.word	0x40023800
 8007d1c:	42470070 	.word	0x42470070

08007d20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d24:	b0ae      	sub	sp, #184	; 0xb8
 8007d26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8007d34:	2300      	movs	r3, #0
 8007d36:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8007d40:	2300      	movs	r3, #0
 8007d42:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007d46:	4bcb      	ldr	r3, [pc, #812]	; (8008074 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	f003 030c 	and.w	r3, r3, #12
 8007d4e:	2b0c      	cmp	r3, #12
 8007d50:	f200 8204 	bhi.w	800815c <HAL_RCC_GetSysClockFreq+0x43c>
 8007d54:	a201      	add	r2, pc, #4	; (adr r2, 8007d5c <HAL_RCC_GetSysClockFreq+0x3c>)
 8007d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d5a:	bf00      	nop
 8007d5c:	08007d91 	.word	0x08007d91
 8007d60:	0800815d 	.word	0x0800815d
 8007d64:	0800815d 	.word	0x0800815d
 8007d68:	0800815d 	.word	0x0800815d
 8007d6c:	08007d99 	.word	0x08007d99
 8007d70:	0800815d 	.word	0x0800815d
 8007d74:	0800815d 	.word	0x0800815d
 8007d78:	0800815d 	.word	0x0800815d
 8007d7c:	08007da1 	.word	0x08007da1
 8007d80:	0800815d 	.word	0x0800815d
 8007d84:	0800815d 	.word	0x0800815d
 8007d88:	0800815d 	.word	0x0800815d
 8007d8c:	08007f91 	.word	0x08007f91
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007d90:	4bb9      	ldr	r3, [pc, #740]	; (8008078 <HAL_RCC_GetSysClockFreq+0x358>)
 8007d92:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8007d96:	e1e5      	b.n	8008164 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007d98:	4bb7      	ldr	r3, [pc, #732]	; (8008078 <HAL_RCC_GetSysClockFreq+0x358>)
 8007d9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007d9e:	e1e1      	b.n	8008164 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007da0:	4bb4      	ldr	r3, [pc, #720]	; (8008074 <HAL_RCC_GetSysClockFreq+0x354>)
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007da8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007dac:	4bb1      	ldr	r3, [pc, #708]	; (8008074 <HAL_RCC_GetSysClockFreq+0x354>)
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d071      	beq.n	8007e9c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007db8:	4bae      	ldr	r3, [pc, #696]	; (8008074 <HAL_RCC_GetSysClockFreq+0x354>)
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	099b      	lsrs	r3, r3, #6
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007dc4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8007dc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007dcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dd0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007dda:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007dde:	4622      	mov	r2, r4
 8007de0:	462b      	mov	r3, r5
 8007de2:	f04f 0000 	mov.w	r0, #0
 8007de6:	f04f 0100 	mov.w	r1, #0
 8007dea:	0159      	lsls	r1, r3, #5
 8007dec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007df0:	0150      	lsls	r0, r2, #5
 8007df2:	4602      	mov	r2, r0
 8007df4:	460b      	mov	r3, r1
 8007df6:	4621      	mov	r1, r4
 8007df8:	1a51      	subs	r1, r2, r1
 8007dfa:	6439      	str	r1, [r7, #64]	; 0x40
 8007dfc:	4629      	mov	r1, r5
 8007dfe:	eb63 0301 	sbc.w	r3, r3, r1
 8007e02:	647b      	str	r3, [r7, #68]	; 0x44
 8007e04:	f04f 0200 	mov.w	r2, #0
 8007e08:	f04f 0300 	mov.w	r3, #0
 8007e0c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8007e10:	4649      	mov	r1, r9
 8007e12:	018b      	lsls	r3, r1, #6
 8007e14:	4641      	mov	r1, r8
 8007e16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007e1a:	4641      	mov	r1, r8
 8007e1c:	018a      	lsls	r2, r1, #6
 8007e1e:	4641      	mov	r1, r8
 8007e20:	1a51      	subs	r1, r2, r1
 8007e22:	63b9      	str	r1, [r7, #56]	; 0x38
 8007e24:	4649      	mov	r1, r9
 8007e26:	eb63 0301 	sbc.w	r3, r3, r1
 8007e2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e2c:	f04f 0200 	mov.w	r2, #0
 8007e30:	f04f 0300 	mov.w	r3, #0
 8007e34:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8007e38:	4649      	mov	r1, r9
 8007e3a:	00cb      	lsls	r3, r1, #3
 8007e3c:	4641      	mov	r1, r8
 8007e3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e42:	4641      	mov	r1, r8
 8007e44:	00ca      	lsls	r2, r1, #3
 8007e46:	4610      	mov	r0, r2
 8007e48:	4619      	mov	r1, r3
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	4622      	mov	r2, r4
 8007e4e:	189b      	adds	r3, r3, r2
 8007e50:	633b      	str	r3, [r7, #48]	; 0x30
 8007e52:	462b      	mov	r3, r5
 8007e54:	460a      	mov	r2, r1
 8007e56:	eb42 0303 	adc.w	r3, r2, r3
 8007e5a:	637b      	str	r3, [r7, #52]	; 0x34
 8007e5c:	f04f 0200 	mov.w	r2, #0
 8007e60:	f04f 0300 	mov.w	r3, #0
 8007e64:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007e68:	4629      	mov	r1, r5
 8007e6a:	028b      	lsls	r3, r1, #10
 8007e6c:	4621      	mov	r1, r4
 8007e6e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007e72:	4621      	mov	r1, r4
 8007e74:	028a      	lsls	r2, r1, #10
 8007e76:	4610      	mov	r0, r2
 8007e78:	4619      	mov	r1, r3
 8007e7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007e84:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007e88:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8007e8c:	f7f8 ff2c 	bl	8000ce8 <__aeabi_uldivmod>
 8007e90:	4602      	mov	r2, r0
 8007e92:	460b      	mov	r3, r1
 8007e94:	4613      	mov	r3, r2
 8007e96:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007e9a:	e067      	b.n	8007f6c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e9c:	4b75      	ldr	r3, [pc, #468]	; (8008074 <HAL_RCC_GetSysClockFreq+0x354>)
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	099b      	lsrs	r3, r3, #6
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007ea8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8007eac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007eb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eb4:	67bb      	str	r3, [r7, #120]	; 0x78
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007eba:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8007ebe:	4622      	mov	r2, r4
 8007ec0:	462b      	mov	r3, r5
 8007ec2:	f04f 0000 	mov.w	r0, #0
 8007ec6:	f04f 0100 	mov.w	r1, #0
 8007eca:	0159      	lsls	r1, r3, #5
 8007ecc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ed0:	0150      	lsls	r0, r2, #5
 8007ed2:	4602      	mov	r2, r0
 8007ed4:	460b      	mov	r3, r1
 8007ed6:	4621      	mov	r1, r4
 8007ed8:	1a51      	subs	r1, r2, r1
 8007eda:	62b9      	str	r1, [r7, #40]	; 0x28
 8007edc:	4629      	mov	r1, r5
 8007ede:	eb63 0301 	sbc.w	r3, r3, r1
 8007ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ee4:	f04f 0200 	mov.w	r2, #0
 8007ee8:	f04f 0300 	mov.w	r3, #0
 8007eec:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8007ef0:	4649      	mov	r1, r9
 8007ef2:	018b      	lsls	r3, r1, #6
 8007ef4:	4641      	mov	r1, r8
 8007ef6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007efa:	4641      	mov	r1, r8
 8007efc:	018a      	lsls	r2, r1, #6
 8007efe:	4641      	mov	r1, r8
 8007f00:	ebb2 0a01 	subs.w	sl, r2, r1
 8007f04:	4649      	mov	r1, r9
 8007f06:	eb63 0b01 	sbc.w	fp, r3, r1
 8007f0a:	f04f 0200 	mov.w	r2, #0
 8007f0e:	f04f 0300 	mov.w	r3, #0
 8007f12:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007f16:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007f1a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007f1e:	4692      	mov	sl, r2
 8007f20:	469b      	mov	fp, r3
 8007f22:	4623      	mov	r3, r4
 8007f24:	eb1a 0303 	adds.w	r3, sl, r3
 8007f28:	623b      	str	r3, [r7, #32]
 8007f2a:	462b      	mov	r3, r5
 8007f2c:	eb4b 0303 	adc.w	r3, fp, r3
 8007f30:	627b      	str	r3, [r7, #36]	; 0x24
 8007f32:	f04f 0200 	mov.w	r2, #0
 8007f36:	f04f 0300 	mov.w	r3, #0
 8007f3a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007f3e:	4629      	mov	r1, r5
 8007f40:	028b      	lsls	r3, r1, #10
 8007f42:	4621      	mov	r1, r4
 8007f44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007f48:	4621      	mov	r1, r4
 8007f4a:	028a      	lsls	r2, r1, #10
 8007f4c:	4610      	mov	r0, r2
 8007f4e:	4619      	mov	r1, r3
 8007f50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007f54:	2200      	movs	r2, #0
 8007f56:	673b      	str	r3, [r7, #112]	; 0x70
 8007f58:	677a      	str	r2, [r7, #116]	; 0x74
 8007f5a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8007f5e:	f7f8 fec3 	bl	8000ce8 <__aeabi_uldivmod>
 8007f62:	4602      	mov	r2, r0
 8007f64:	460b      	mov	r3, r1
 8007f66:	4613      	mov	r3, r2
 8007f68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007f6c:	4b41      	ldr	r3, [pc, #260]	; (8008074 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	0c1b      	lsrs	r3, r3, #16
 8007f72:	f003 0303 	and.w	r3, r3, #3
 8007f76:	3301      	adds	r3, #1
 8007f78:	005b      	lsls	r3, r3, #1
 8007f7a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8007f7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007f82:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f8a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007f8e:	e0e9      	b.n	8008164 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007f90:	4b38      	ldr	r3, [pc, #224]	; (8008074 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007f98:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007f9c:	4b35      	ldr	r3, [pc, #212]	; (8008074 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f9e:	685b      	ldr	r3, [r3, #4]
 8007fa0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d069      	beq.n	800807c <HAL_RCC_GetSysClockFreq+0x35c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007fa8:	4b32      	ldr	r3, [pc, #200]	; (8008074 <HAL_RCC_GetSysClockFreq+0x354>)
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	099b      	lsrs	r3, r3, #6
 8007fae:	2200      	movs	r2, #0
 8007fb0:	66bb      	str	r3, [r7, #104]	; 0x68
 8007fb2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007fb4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007fb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fba:	663b      	str	r3, [r7, #96]	; 0x60
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	667b      	str	r3, [r7, #100]	; 0x64
 8007fc0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8007fc4:	4622      	mov	r2, r4
 8007fc6:	462b      	mov	r3, r5
 8007fc8:	f04f 0000 	mov.w	r0, #0
 8007fcc:	f04f 0100 	mov.w	r1, #0
 8007fd0:	0159      	lsls	r1, r3, #5
 8007fd2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007fd6:	0150      	lsls	r0, r2, #5
 8007fd8:	4602      	mov	r2, r0
 8007fda:	460b      	mov	r3, r1
 8007fdc:	4621      	mov	r1, r4
 8007fde:	1a51      	subs	r1, r2, r1
 8007fe0:	61b9      	str	r1, [r7, #24]
 8007fe2:	4629      	mov	r1, r5
 8007fe4:	eb63 0301 	sbc.w	r3, r3, r1
 8007fe8:	61fb      	str	r3, [r7, #28]
 8007fea:	f04f 0200 	mov.w	r2, #0
 8007fee:	f04f 0300 	mov.w	r3, #0
 8007ff2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007ff6:	4659      	mov	r1, fp
 8007ff8:	018b      	lsls	r3, r1, #6
 8007ffa:	4651      	mov	r1, sl
 8007ffc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008000:	4651      	mov	r1, sl
 8008002:	018a      	lsls	r2, r1, #6
 8008004:	4651      	mov	r1, sl
 8008006:	ebb2 0801 	subs.w	r8, r2, r1
 800800a:	4659      	mov	r1, fp
 800800c:	eb63 0901 	sbc.w	r9, r3, r1
 8008010:	f04f 0200 	mov.w	r2, #0
 8008014:	f04f 0300 	mov.w	r3, #0
 8008018:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800801c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008020:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008024:	4690      	mov	r8, r2
 8008026:	4699      	mov	r9, r3
 8008028:	4623      	mov	r3, r4
 800802a:	eb18 0303 	adds.w	r3, r8, r3
 800802e:	613b      	str	r3, [r7, #16]
 8008030:	462b      	mov	r3, r5
 8008032:	eb49 0303 	adc.w	r3, r9, r3
 8008036:	617b      	str	r3, [r7, #20]
 8008038:	f04f 0200 	mov.w	r2, #0
 800803c:	f04f 0300 	mov.w	r3, #0
 8008040:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8008044:	4629      	mov	r1, r5
 8008046:	028b      	lsls	r3, r1, #10
 8008048:	4621      	mov	r1, r4
 800804a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800804e:	4621      	mov	r1, r4
 8008050:	028a      	lsls	r2, r1, #10
 8008052:	4610      	mov	r0, r2
 8008054:	4619      	mov	r1, r3
 8008056:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800805a:	2200      	movs	r2, #0
 800805c:	65bb      	str	r3, [r7, #88]	; 0x58
 800805e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8008060:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008064:	f7f8 fe40 	bl	8000ce8 <__aeabi_uldivmod>
 8008068:	4602      	mov	r2, r0
 800806a:	460b      	mov	r3, r1
 800806c:	4613      	mov	r3, r2
 800806e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008072:	e063      	b.n	800813c <HAL_RCC_GetSysClockFreq+0x41c>
 8008074:	40023800 	.word	0x40023800
 8008078:	00f42400 	.word	0x00f42400
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800807c:	4b3d      	ldr	r3, [pc, #244]	; (8008174 <HAL_RCC_GetSysClockFreq+0x454>)
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	099b      	lsrs	r3, r3, #6
 8008082:	2200      	movs	r2, #0
 8008084:	4618      	mov	r0, r3
 8008086:	4611      	mov	r1, r2
 8008088:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800808c:	653b      	str	r3, [r7, #80]	; 0x50
 800808e:	2300      	movs	r3, #0
 8008090:	657b      	str	r3, [r7, #84]	; 0x54
 8008092:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8008096:	4642      	mov	r2, r8
 8008098:	464b      	mov	r3, r9
 800809a:	f04f 0000 	mov.w	r0, #0
 800809e:	f04f 0100 	mov.w	r1, #0
 80080a2:	0159      	lsls	r1, r3, #5
 80080a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80080a8:	0150      	lsls	r0, r2, #5
 80080aa:	4602      	mov	r2, r0
 80080ac:	460b      	mov	r3, r1
 80080ae:	4641      	mov	r1, r8
 80080b0:	1a51      	subs	r1, r2, r1
 80080b2:	60b9      	str	r1, [r7, #8]
 80080b4:	4649      	mov	r1, r9
 80080b6:	eb63 0301 	sbc.w	r3, r3, r1
 80080ba:	60fb      	str	r3, [r7, #12]
 80080bc:	f04f 0200 	mov.w	r2, #0
 80080c0:	f04f 0300 	mov.w	r3, #0
 80080c4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80080c8:	4659      	mov	r1, fp
 80080ca:	018b      	lsls	r3, r1, #6
 80080cc:	4651      	mov	r1, sl
 80080ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80080d2:	4651      	mov	r1, sl
 80080d4:	018a      	lsls	r2, r1, #6
 80080d6:	4651      	mov	r1, sl
 80080d8:	1a54      	subs	r4, r2, r1
 80080da:	4659      	mov	r1, fp
 80080dc:	eb63 0501 	sbc.w	r5, r3, r1
 80080e0:	f04f 0200 	mov.w	r2, #0
 80080e4:	f04f 0300 	mov.w	r3, #0
 80080e8:	00eb      	lsls	r3, r5, #3
 80080ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80080ee:	00e2      	lsls	r2, r4, #3
 80080f0:	4614      	mov	r4, r2
 80080f2:	461d      	mov	r5, r3
 80080f4:	4643      	mov	r3, r8
 80080f6:	18e3      	adds	r3, r4, r3
 80080f8:	603b      	str	r3, [r7, #0]
 80080fa:	464b      	mov	r3, r9
 80080fc:	eb45 0303 	adc.w	r3, r5, r3
 8008100:	607b      	str	r3, [r7, #4]
 8008102:	f04f 0200 	mov.w	r2, #0
 8008106:	f04f 0300 	mov.w	r3, #0
 800810a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800810e:	4629      	mov	r1, r5
 8008110:	028b      	lsls	r3, r1, #10
 8008112:	4621      	mov	r1, r4
 8008114:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008118:	4621      	mov	r1, r4
 800811a:	028a      	lsls	r2, r1, #10
 800811c:	4610      	mov	r0, r2
 800811e:	4619      	mov	r1, r3
 8008120:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008124:	2200      	movs	r2, #0
 8008126:	64bb      	str	r3, [r7, #72]	; 0x48
 8008128:	64fa      	str	r2, [r7, #76]	; 0x4c
 800812a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800812e:	f7f8 fddb 	bl	8000ce8 <__aeabi_uldivmod>
 8008132:	4602      	mov	r2, r0
 8008134:	460b      	mov	r3, r1
 8008136:	4613      	mov	r3, r2
 8008138:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800813c:	4b0d      	ldr	r3, [pc, #52]	; (8008174 <HAL_RCC_GetSysClockFreq+0x454>)
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	0f1b      	lsrs	r3, r3, #28
 8008142:	f003 0307 	and.w	r3, r3, #7
 8008146:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800814a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800814e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008152:	fbb2 f3f3 	udiv	r3, r2, r3
 8008156:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800815a:	e003      	b.n	8008164 <HAL_RCC_GetSysClockFreq+0x444>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800815c:	4b06      	ldr	r3, [pc, #24]	; (8008178 <HAL_RCC_GetSysClockFreq+0x458>)
 800815e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008162:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008164:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8008168:	4618      	mov	r0, r3
 800816a:	37b8      	adds	r7, #184	; 0xb8
 800816c:	46bd      	mov	sp, r7
 800816e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008172:	bf00      	nop
 8008174:	40023800 	.word	0x40023800
 8008178:	00f42400 	.word	0x00f42400

0800817c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b086      	sub	sp, #24
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d101      	bne.n	800818e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	e28d      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f003 0301 	and.w	r3, r3, #1
 8008196:	2b00      	cmp	r3, #0
 8008198:	f000 8083 	beq.w	80082a2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800819c:	4b94      	ldr	r3, [pc, #592]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	f003 030c 	and.w	r3, r3, #12
 80081a4:	2b04      	cmp	r3, #4
 80081a6:	d019      	beq.n	80081dc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80081a8:	4b91      	ldr	r3, [pc, #580]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 80081aa:	689b      	ldr	r3, [r3, #8]
 80081ac:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80081b0:	2b08      	cmp	r3, #8
 80081b2:	d106      	bne.n	80081c2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80081b4:	4b8e      	ldr	r3, [pc, #568]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 80081b6:	685b      	ldr	r3, [r3, #4]
 80081b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80081bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80081c0:	d00c      	beq.n	80081dc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80081c2:	4b8b      	ldr	r3, [pc, #556]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 80081c4:	689b      	ldr	r3, [r3, #8]
 80081c6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80081ca:	2b0c      	cmp	r3, #12
 80081cc:	d112      	bne.n	80081f4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80081ce:	4b88      	ldr	r3, [pc, #544]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 80081d0:	685b      	ldr	r3, [r3, #4]
 80081d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80081d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80081da:	d10b      	bne.n	80081f4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081dc:	4b84      	ldr	r3, [pc, #528]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d05b      	beq.n	80082a0 <HAL_RCC_OscConfig+0x124>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d157      	bne.n	80082a0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80081f0:	2301      	movs	r3, #1
 80081f2:	e25a      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	685b      	ldr	r3, [r3, #4]
 80081f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081fc:	d106      	bne.n	800820c <HAL_RCC_OscConfig+0x90>
 80081fe:	4b7c      	ldr	r3, [pc, #496]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4a7b      	ldr	r2, [pc, #492]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 8008204:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008208:	6013      	str	r3, [r2, #0]
 800820a:	e01d      	b.n	8008248 <HAL_RCC_OscConfig+0xcc>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008214:	d10c      	bne.n	8008230 <HAL_RCC_OscConfig+0xb4>
 8008216:	4b76      	ldr	r3, [pc, #472]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a75      	ldr	r2, [pc, #468]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 800821c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008220:	6013      	str	r3, [r2, #0]
 8008222:	4b73      	ldr	r3, [pc, #460]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	4a72      	ldr	r2, [pc, #456]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 8008228:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800822c:	6013      	str	r3, [r2, #0]
 800822e:	e00b      	b.n	8008248 <HAL_RCC_OscConfig+0xcc>
 8008230:	4b6f      	ldr	r3, [pc, #444]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a6e      	ldr	r2, [pc, #440]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 8008236:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800823a:	6013      	str	r3, [r2, #0]
 800823c:	4b6c      	ldr	r3, [pc, #432]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a6b      	ldr	r2, [pc, #428]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 8008242:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008246:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d013      	beq.n	8008278 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008250:	f7fb fd60 	bl	8003d14 <HAL_GetTick>
 8008254:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008256:	e008      	b.n	800826a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008258:	f7fb fd5c 	bl	8003d14 <HAL_GetTick>
 800825c:	4602      	mov	r2, r0
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	1ad3      	subs	r3, r2, r3
 8008262:	2b64      	cmp	r3, #100	; 0x64
 8008264:	d901      	bls.n	800826a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8008266:	2303      	movs	r3, #3
 8008268:	e21f      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800826a:	4b61      	ldr	r3, [pc, #388]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008272:	2b00      	cmp	r3, #0
 8008274:	d0f0      	beq.n	8008258 <HAL_RCC_OscConfig+0xdc>
 8008276:	e014      	b.n	80082a2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008278:	f7fb fd4c 	bl	8003d14 <HAL_GetTick>
 800827c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800827e:	e008      	b.n	8008292 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008280:	f7fb fd48 	bl	8003d14 <HAL_GetTick>
 8008284:	4602      	mov	r2, r0
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	1ad3      	subs	r3, r2, r3
 800828a:	2b64      	cmp	r3, #100	; 0x64
 800828c:	d901      	bls.n	8008292 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800828e:	2303      	movs	r3, #3
 8008290:	e20b      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008292:	4b57      	ldr	r3, [pc, #348]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800829a:	2b00      	cmp	r3, #0
 800829c:	d1f0      	bne.n	8008280 <HAL_RCC_OscConfig+0x104>
 800829e:	e000      	b.n	80082a2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80082a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f003 0302 	and.w	r3, r3, #2
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d06f      	beq.n	800838e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80082ae:	4b50      	ldr	r3, [pc, #320]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 80082b0:	689b      	ldr	r3, [r3, #8]
 80082b2:	f003 030c 	and.w	r3, r3, #12
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d017      	beq.n	80082ea <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80082ba:	4b4d      	ldr	r3, [pc, #308]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80082c2:	2b08      	cmp	r3, #8
 80082c4:	d105      	bne.n	80082d2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80082c6:	4b4a      	ldr	r3, [pc, #296]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d00b      	beq.n	80082ea <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80082d2:	4b47      	ldr	r3, [pc, #284]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 80082d4:	689b      	ldr	r3, [r3, #8]
 80082d6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80082da:	2b0c      	cmp	r3, #12
 80082dc:	d11c      	bne.n	8008318 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80082de:	4b44      	ldr	r3, [pc, #272]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d116      	bne.n	8008318 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082ea:	4b41      	ldr	r3, [pc, #260]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f003 0302 	and.w	r3, r3, #2
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d005      	beq.n	8008302 <HAL_RCC_OscConfig+0x186>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	68db      	ldr	r3, [r3, #12]
 80082fa:	2b01      	cmp	r3, #1
 80082fc:	d001      	beq.n	8008302 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80082fe:	2301      	movs	r3, #1
 8008300:	e1d3      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008302:	4b3b      	ldr	r3, [pc, #236]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	691b      	ldr	r3, [r3, #16]
 800830e:	00db      	lsls	r3, r3, #3
 8008310:	4937      	ldr	r1, [pc, #220]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 8008312:	4313      	orrs	r3, r2
 8008314:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008316:	e03a      	b.n	800838e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	68db      	ldr	r3, [r3, #12]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d020      	beq.n	8008362 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008320:	4b34      	ldr	r3, [pc, #208]	; (80083f4 <HAL_RCC_OscConfig+0x278>)
 8008322:	2201      	movs	r2, #1
 8008324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008326:	f7fb fcf5 	bl	8003d14 <HAL_GetTick>
 800832a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800832c:	e008      	b.n	8008340 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800832e:	f7fb fcf1 	bl	8003d14 <HAL_GetTick>
 8008332:	4602      	mov	r2, r0
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	1ad3      	subs	r3, r2, r3
 8008338:	2b02      	cmp	r3, #2
 800833a:	d901      	bls.n	8008340 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800833c:	2303      	movs	r3, #3
 800833e:	e1b4      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008340:	4b2b      	ldr	r3, [pc, #172]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f003 0302 	and.w	r3, r3, #2
 8008348:	2b00      	cmp	r3, #0
 800834a:	d0f0      	beq.n	800832e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800834c:	4b28      	ldr	r3, [pc, #160]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	691b      	ldr	r3, [r3, #16]
 8008358:	00db      	lsls	r3, r3, #3
 800835a:	4925      	ldr	r1, [pc, #148]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 800835c:	4313      	orrs	r3, r2
 800835e:	600b      	str	r3, [r1, #0]
 8008360:	e015      	b.n	800838e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008362:	4b24      	ldr	r3, [pc, #144]	; (80083f4 <HAL_RCC_OscConfig+0x278>)
 8008364:	2200      	movs	r2, #0
 8008366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008368:	f7fb fcd4 	bl	8003d14 <HAL_GetTick>
 800836c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800836e:	e008      	b.n	8008382 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008370:	f7fb fcd0 	bl	8003d14 <HAL_GetTick>
 8008374:	4602      	mov	r2, r0
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	1ad3      	subs	r3, r2, r3
 800837a:	2b02      	cmp	r3, #2
 800837c:	d901      	bls.n	8008382 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800837e:	2303      	movs	r3, #3
 8008380:	e193      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008382:	4b1b      	ldr	r3, [pc, #108]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f003 0302 	and.w	r3, r3, #2
 800838a:	2b00      	cmp	r3, #0
 800838c:	d1f0      	bne.n	8008370 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f003 0308 	and.w	r3, r3, #8
 8008396:	2b00      	cmp	r3, #0
 8008398:	d036      	beq.n	8008408 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	695b      	ldr	r3, [r3, #20]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d016      	beq.n	80083d0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80083a2:	4b15      	ldr	r3, [pc, #84]	; (80083f8 <HAL_RCC_OscConfig+0x27c>)
 80083a4:	2201      	movs	r2, #1
 80083a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083a8:	f7fb fcb4 	bl	8003d14 <HAL_GetTick>
 80083ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80083ae:	e008      	b.n	80083c2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80083b0:	f7fb fcb0 	bl	8003d14 <HAL_GetTick>
 80083b4:	4602      	mov	r2, r0
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	1ad3      	subs	r3, r2, r3
 80083ba:	2b02      	cmp	r3, #2
 80083bc:	d901      	bls.n	80083c2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80083be:	2303      	movs	r3, #3
 80083c0:	e173      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80083c2:	4b0b      	ldr	r3, [pc, #44]	; (80083f0 <HAL_RCC_OscConfig+0x274>)
 80083c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083c6:	f003 0302 	and.w	r3, r3, #2
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d0f0      	beq.n	80083b0 <HAL_RCC_OscConfig+0x234>
 80083ce:	e01b      	b.n	8008408 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083d0:	4b09      	ldr	r3, [pc, #36]	; (80083f8 <HAL_RCC_OscConfig+0x27c>)
 80083d2:	2200      	movs	r2, #0
 80083d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083d6:	f7fb fc9d 	bl	8003d14 <HAL_GetTick>
 80083da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083dc:	e00e      	b.n	80083fc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80083de:	f7fb fc99 	bl	8003d14 <HAL_GetTick>
 80083e2:	4602      	mov	r2, r0
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	1ad3      	subs	r3, r2, r3
 80083e8:	2b02      	cmp	r3, #2
 80083ea:	d907      	bls.n	80083fc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80083ec:	2303      	movs	r3, #3
 80083ee:	e15c      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
 80083f0:	40023800 	.word	0x40023800
 80083f4:	42470000 	.word	0x42470000
 80083f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083fc:	4b8a      	ldr	r3, [pc, #552]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 80083fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008400:	f003 0302 	and.w	r3, r3, #2
 8008404:	2b00      	cmp	r3, #0
 8008406:	d1ea      	bne.n	80083de <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f003 0304 	and.w	r3, r3, #4
 8008410:	2b00      	cmp	r3, #0
 8008412:	f000 8097 	beq.w	8008544 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008416:	2300      	movs	r3, #0
 8008418:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800841a:	4b83      	ldr	r3, [pc, #524]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 800841c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800841e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008422:	2b00      	cmp	r3, #0
 8008424:	d10f      	bne.n	8008446 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008426:	2300      	movs	r3, #0
 8008428:	60bb      	str	r3, [r7, #8]
 800842a:	4b7f      	ldr	r3, [pc, #508]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 800842c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800842e:	4a7e      	ldr	r2, [pc, #504]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 8008430:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008434:	6413      	str	r3, [r2, #64]	; 0x40
 8008436:	4b7c      	ldr	r3, [pc, #496]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 8008438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800843a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800843e:	60bb      	str	r3, [r7, #8]
 8008440:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008442:	2301      	movs	r3, #1
 8008444:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008446:	4b79      	ldr	r3, [pc, #484]	; (800862c <HAL_RCC_OscConfig+0x4b0>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800844e:	2b00      	cmp	r3, #0
 8008450:	d118      	bne.n	8008484 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008452:	4b76      	ldr	r3, [pc, #472]	; (800862c <HAL_RCC_OscConfig+0x4b0>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a75      	ldr	r2, [pc, #468]	; (800862c <HAL_RCC_OscConfig+0x4b0>)
 8008458:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800845c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800845e:	f7fb fc59 	bl	8003d14 <HAL_GetTick>
 8008462:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008464:	e008      	b.n	8008478 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008466:	f7fb fc55 	bl	8003d14 <HAL_GetTick>
 800846a:	4602      	mov	r2, r0
 800846c:	693b      	ldr	r3, [r7, #16]
 800846e:	1ad3      	subs	r3, r2, r3
 8008470:	2b02      	cmp	r3, #2
 8008472:	d901      	bls.n	8008478 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8008474:	2303      	movs	r3, #3
 8008476:	e118      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008478:	4b6c      	ldr	r3, [pc, #432]	; (800862c <HAL_RCC_OscConfig+0x4b0>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008480:	2b00      	cmp	r3, #0
 8008482:	d0f0      	beq.n	8008466 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	689b      	ldr	r3, [r3, #8]
 8008488:	2b01      	cmp	r3, #1
 800848a:	d106      	bne.n	800849a <HAL_RCC_OscConfig+0x31e>
 800848c:	4b66      	ldr	r3, [pc, #408]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 800848e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008490:	4a65      	ldr	r2, [pc, #404]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 8008492:	f043 0301 	orr.w	r3, r3, #1
 8008496:	6713      	str	r3, [r2, #112]	; 0x70
 8008498:	e01c      	b.n	80084d4 <HAL_RCC_OscConfig+0x358>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	2b05      	cmp	r3, #5
 80084a0:	d10c      	bne.n	80084bc <HAL_RCC_OscConfig+0x340>
 80084a2:	4b61      	ldr	r3, [pc, #388]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 80084a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084a6:	4a60      	ldr	r2, [pc, #384]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 80084a8:	f043 0304 	orr.w	r3, r3, #4
 80084ac:	6713      	str	r3, [r2, #112]	; 0x70
 80084ae:	4b5e      	ldr	r3, [pc, #376]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 80084b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084b2:	4a5d      	ldr	r2, [pc, #372]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 80084b4:	f043 0301 	orr.w	r3, r3, #1
 80084b8:	6713      	str	r3, [r2, #112]	; 0x70
 80084ba:	e00b      	b.n	80084d4 <HAL_RCC_OscConfig+0x358>
 80084bc:	4b5a      	ldr	r3, [pc, #360]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 80084be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084c0:	4a59      	ldr	r2, [pc, #356]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 80084c2:	f023 0301 	bic.w	r3, r3, #1
 80084c6:	6713      	str	r3, [r2, #112]	; 0x70
 80084c8:	4b57      	ldr	r3, [pc, #348]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 80084ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084cc:	4a56      	ldr	r2, [pc, #344]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 80084ce:	f023 0304 	bic.w	r3, r3, #4
 80084d2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	689b      	ldr	r3, [r3, #8]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d015      	beq.n	8008508 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084dc:	f7fb fc1a 	bl	8003d14 <HAL_GetTick>
 80084e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084e2:	e00a      	b.n	80084fa <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084e4:	f7fb fc16 	bl	8003d14 <HAL_GetTick>
 80084e8:	4602      	mov	r2, r0
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	1ad3      	subs	r3, r2, r3
 80084ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d901      	bls.n	80084fa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80084f6:	2303      	movs	r3, #3
 80084f8:	e0d7      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084fa:	4b4b      	ldr	r3, [pc, #300]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 80084fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084fe:	f003 0302 	and.w	r3, r3, #2
 8008502:	2b00      	cmp	r3, #0
 8008504:	d0ee      	beq.n	80084e4 <HAL_RCC_OscConfig+0x368>
 8008506:	e014      	b.n	8008532 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008508:	f7fb fc04 	bl	8003d14 <HAL_GetTick>
 800850c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800850e:	e00a      	b.n	8008526 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008510:	f7fb fc00 	bl	8003d14 <HAL_GetTick>
 8008514:	4602      	mov	r2, r0
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	1ad3      	subs	r3, r2, r3
 800851a:	f241 3288 	movw	r2, #5000	; 0x1388
 800851e:	4293      	cmp	r3, r2
 8008520:	d901      	bls.n	8008526 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8008522:	2303      	movs	r3, #3
 8008524:	e0c1      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008526:	4b40      	ldr	r3, [pc, #256]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 8008528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800852a:	f003 0302 	and.w	r3, r3, #2
 800852e:	2b00      	cmp	r3, #0
 8008530:	d1ee      	bne.n	8008510 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008532:	7dfb      	ldrb	r3, [r7, #23]
 8008534:	2b01      	cmp	r3, #1
 8008536:	d105      	bne.n	8008544 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008538:	4b3b      	ldr	r3, [pc, #236]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 800853a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800853c:	4a3a      	ldr	r2, [pc, #232]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 800853e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008542:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	699b      	ldr	r3, [r3, #24]
 8008548:	2b00      	cmp	r3, #0
 800854a:	f000 80ad 	beq.w	80086a8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800854e:	4b36      	ldr	r3, [pc, #216]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 8008550:	689b      	ldr	r3, [r3, #8]
 8008552:	f003 030c 	and.w	r3, r3, #12
 8008556:	2b08      	cmp	r3, #8
 8008558:	d060      	beq.n	800861c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	699b      	ldr	r3, [r3, #24]
 800855e:	2b02      	cmp	r3, #2
 8008560:	d145      	bne.n	80085ee <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008562:	4b33      	ldr	r3, [pc, #204]	; (8008630 <HAL_RCC_OscConfig+0x4b4>)
 8008564:	2200      	movs	r2, #0
 8008566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008568:	f7fb fbd4 	bl	8003d14 <HAL_GetTick>
 800856c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800856e:	e008      	b.n	8008582 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008570:	f7fb fbd0 	bl	8003d14 <HAL_GetTick>
 8008574:	4602      	mov	r2, r0
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	1ad3      	subs	r3, r2, r3
 800857a:	2b02      	cmp	r3, #2
 800857c:	d901      	bls.n	8008582 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800857e:	2303      	movs	r3, #3
 8008580:	e093      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008582:	4b29      	ldr	r3, [pc, #164]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800858a:	2b00      	cmp	r3, #0
 800858c:	d1f0      	bne.n	8008570 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	69da      	ldr	r2, [r3, #28]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6a1b      	ldr	r3, [r3, #32]
 8008596:	431a      	orrs	r2, r3
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800859c:	019b      	lsls	r3, r3, #6
 800859e:	431a      	orrs	r2, r3
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085a4:	085b      	lsrs	r3, r3, #1
 80085a6:	3b01      	subs	r3, #1
 80085a8:	041b      	lsls	r3, r3, #16
 80085aa:	431a      	orrs	r2, r3
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085b0:	061b      	lsls	r3, r3, #24
 80085b2:	431a      	orrs	r2, r3
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085b8:	071b      	lsls	r3, r3, #28
 80085ba:	491b      	ldr	r1, [pc, #108]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 80085bc:	4313      	orrs	r3, r2
 80085be:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80085c0:	4b1b      	ldr	r3, [pc, #108]	; (8008630 <HAL_RCC_OscConfig+0x4b4>)
 80085c2:	2201      	movs	r2, #1
 80085c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085c6:	f7fb fba5 	bl	8003d14 <HAL_GetTick>
 80085ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80085cc:	e008      	b.n	80085e0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80085ce:	f7fb fba1 	bl	8003d14 <HAL_GetTick>
 80085d2:	4602      	mov	r2, r0
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	1ad3      	subs	r3, r2, r3
 80085d8:	2b02      	cmp	r3, #2
 80085da:	d901      	bls.n	80085e0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80085dc:	2303      	movs	r3, #3
 80085de:	e064      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80085e0:	4b11      	ldr	r3, [pc, #68]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d0f0      	beq.n	80085ce <HAL_RCC_OscConfig+0x452>
 80085ec:	e05c      	b.n	80086a8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80085ee:	4b10      	ldr	r3, [pc, #64]	; (8008630 <HAL_RCC_OscConfig+0x4b4>)
 80085f0:	2200      	movs	r2, #0
 80085f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085f4:	f7fb fb8e 	bl	8003d14 <HAL_GetTick>
 80085f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80085fa:	e008      	b.n	800860e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80085fc:	f7fb fb8a 	bl	8003d14 <HAL_GetTick>
 8008600:	4602      	mov	r2, r0
 8008602:	693b      	ldr	r3, [r7, #16]
 8008604:	1ad3      	subs	r3, r2, r3
 8008606:	2b02      	cmp	r3, #2
 8008608:	d901      	bls.n	800860e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800860a:	2303      	movs	r3, #3
 800860c:	e04d      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800860e:	4b06      	ldr	r3, [pc, #24]	; (8008628 <HAL_RCC_OscConfig+0x4ac>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008616:	2b00      	cmp	r3, #0
 8008618:	d1f0      	bne.n	80085fc <HAL_RCC_OscConfig+0x480>
 800861a:	e045      	b.n	80086a8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	699b      	ldr	r3, [r3, #24]
 8008620:	2b01      	cmp	r3, #1
 8008622:	d107      	bne.n	8008634 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008624:	2301      	movs	r3, #1
 8008626:	e040      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
 8008628:	40023800 	.word	0x40023800
 800862c:	40007000 	.word	0x40007000
 8008630:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008634:	4b1f      	ldr	r3, [pc, #124]	; (80086b4 <HAL_RCC_OscConfig+0x538>)
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	699b      	ldr	r3, [r3, #24]
 800863e:	2b01      	cmp	r3, #1
 8008640:	d030      	beq.n	80086a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800864c:	429a      	cmp	r2, r3
 800864e:	d129      	bne.n	80086a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800865a:	429a      	cmp	r2, r3
 800865c:	d122      	bne.n	80086a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800865e:	68fa      	ldr	r2, [r7, #12]
 8008660:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008664:	4013      	ands	r3, r2
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800866a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800866c:	4293      	cmp	r3, r2
 800866e:	d119      	bne.n	80086a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800867a:	085b      	lsrs	r3, r3, #1
 800867c:	3b01      	subs	r3, #1
 800867e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008680:	429a      	cmp	r2, r3
 8008682:	d10f      	bne.n	80086a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800868e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008690:	429a      	cmp	r2, r3
 8008692:	d107      	bne.n	80086a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800869e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d001      	beq.n	80086a8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80086a4:	2301      	movs	r3, #1
 80086a6:	e000      	b.n	80086aa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80086a8:	2300      	movs	r3, #0
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3718      	adds	r7, #24
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}
 80086b2:	bf00      	nop
 80086b4:	40023800 	.word	0x40023800

080086b8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b082      	sub	sp, #8
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d101      	bne.n	80086ca <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80086c6:	2301      	movs	r3, #1
 80086c8:	e022      	b.n	8008710 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80086d0:	b2db      	uxtb	r3, r3
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d105      	bne.n	80086e2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2200      	movs	r2, #0
 80086da:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f7f9 ffbf 	bl	8002660 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2203      	movs	r2, #3
 80086e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80086ea:	6878      	ldr	r0, [r7, #4]
 80086ec:	f000 f814 	bl	8008718 <HAL_SD_InitCard>
 80086f0:	4603      	mov	r3, r0
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d001      	beq.n	80086fa <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80086f6:	2301      	movs	r3, #1
 80086f8:	e00a      	b.n	8008710 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2200      	movs	r2, #0
 8008704:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2201      	movs	r2, #1
 800870a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800870e:	2300      	movs	r3, #0
}
 8008710:	4618      	mov	r0, r3
 8008712:	3708      	adds	r7, #8
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}

08008718 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008718:	b5b0      	push	{r4, r5, r7, lr}
 800871a:	b08e      	sub	sp, #56	; 0x38
 800871c:	af04      	add	r7, sp, #16
 800871e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008720:	2300      	movs	r3, #0
 8008722:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8008724:	2300      	movs	r3, #0
 8008726:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8008728:	2300      	movs	r3, #0
 800872a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800872c:	2300      	movs	r3, #0
 800872e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008730:	2300      	movs	r3, #0
 8008732:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8008734:	2376      	movs	r3, #118	; 0x76
 8008736:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681d      	ldr	r5, [r3, #0]
 800873c:	466c      	mov	r4, sp
 800873e:	f107 0314 	add.w	r3, r7, #20
 8008742:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008746:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800874a:	f107 0308 	add.w	r3, r7, #8
 800874e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008750:	4628      	mov	r0, r5
 8008752:	f002 fc5f 	bl	800b014 <SDIO_Init>
 8008756:	4603      	mov	r3, r0
 8008758:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800875c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008760:	2b00      	cmp	r3, #0
 8008762:	d001      	beq.n	8008768 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8008764:	2301      	movs	r3, #1
 8008766:	e04f      	b.n	8008808 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8008768:	4b29      	ldr	r3, [pc, #164]	; (8008810 <HAL_SD_InitCard+0xf8>)
 800876a:	2200      	movs	r2, #0
 800876c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4618      	mov	r0, r3
 8008774:	f002 fc97 	bl	800b0a6 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8008778:	4b25      	ldr	r3, [pc, #148]	; (8008810 <HAL_SD_InitCard+0xf8>)
 800877a:	2201      	movs	r2, #1
 800877c:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800877e:	2002      	movs	r0, #2
 8008780:	f7fb fad4 	bl	8003d2c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f001 fab9 	bl	8009cfc <SD_PowerON>
 800878a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800878c:	6a3b      	ldr	r3, [r7, #32]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d00b      	beq.n	80087aa <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2201      	movs	r2, #1
 8008796:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800879e:	6a3b      	ldr	r3, [r7, #32]
 80087a0:	431a      	orrs	r2, r3
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80087a6:	2301      	movs	r3, #1
 80087a8:	e02e      	b.n	8008808 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f001 f9d8 	bl	8009b60 <SD_InitCard>
 80087b0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80087b2:	6a3b      	ldr	r3, [r7, #32]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d00b      	beq.n	80087d0 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2201      	movs	r2, #1
 80087bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087c4:	6a3b      	ldr	r3, [r7, #32]
 80087c6:	431a      	orrs	r2, r3
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80087cc:	2301      	movs	r3, #1
 80087ce:	e01b      	b.n	8008808 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80087d8:	4618      	mov	r0, r3
 80087da:	f002 fcf6 	bl	800b1ca <SDMMC_CmdBlockLength>
 80087de:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80087e0:	6a3b      	ldr	r3, [r7, #32]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d00f      	beq.n	8008806 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4a0a      	ldr	r2, [pc, #40]	; (8008814 <HAL_SD_InitCard+0xfc>)
 80087ec:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087f2:	6a3b      	ldr	r3, [r7, #32]
 80087f4:	431a      	orrs	r2, r3
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2201      	movs	r2, #1
 80087fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008802:	2301      	movs	r3, #1
 8008804:	e000      	b.n	8008808 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8008806:	2300      	movs	r3, #0
}
 8008808:	4618      	mov	r0, r3
 800880a:	3728      	adds	r7, #40	; 0x28
 800880c:	46bd      	mov	sp, r7
 800880e:	bdb0      	pop	{r4, r5, r7, pc}
 8008810:	422580a0 	.word	0x422580a0
 8008814:	004005ff 	.word	0x004005ff

08008818 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b092      	sub	sp, #72	; 0x48
 800881c:	af00      	add	r7, sp, #0
 800881e:	60f8      	str	r0, [r7, #12]
 8008820:	60b9      	str	r1, [r7, #8]
 8008822:	607a      	str	r2, [r7, #4]
 8008824:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008826:	f7fb fa75 	bl	8003d14 <HAL_GetTick>
 800882a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d107      	bne.n	800884a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800883e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008846:	2301      	movs	r3, #1
 8008848:	e1bd      	b.n	8008bc6 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008850:	b2db      	uxtb	r3, r3
 8008852:	2b01      	cmp	r3, #1
 8008854:	f040 81b0 	bne.w	8008bb8 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	2200      	movs	r2, #0
 800885c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800885e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	441a      	add	r2, r3
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008868:	429a      	cmp	r2, r3
 800886a:	d907      	bls.n	800887c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008870:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008878:	2301      	movs	r3, #1
 800887a:	e1a4      	b.n	8008bc6 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2203      	movs	r2, #3
 8008880:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	2200      	movs	r2, #0
 800888a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008890:	2b01      	cmp	r3, #1
 8008892:	d002      	beq.n	800889a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8008894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008896:	025b      	lsls	r3, r3, #9
 8008898:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800889a:	f04f 33ff 	mov.w	r3, #4294967295
 800889e:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	025b      	lsls	r3, r3, #9
 80088a4:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80088a6:	2390      	movs	r3, #144	; 0x90
 80088a8:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80088aa:	2302      	movs	r3, #2
 80088ac:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80088ae:	2300      	movs	r3, #0
 80088b0:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80088b2:	2301      	movs	r3, #1
 80088b4:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f107 0214 	add.w	r2, r7, #20
 80088be:	4611      	mov	r1, r2
 80088c0:	4618      	mov	r0, r3
 80088c2:	f002 fc56 	bl	800b172 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	2b01      	cmp	r3, #1
 80088ca:	d90a      	bls.n	80088e2 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2202      	movs	r2, #2
 80088d0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80088d8:	4618      	mov	r0, r3
 80088da:	f002 fcba 	bl	800b252 <SDMMC_CmdReadMultiBlock>
 80088de:	6478      	str	r0, [r7, #68]	; 0x44
 80088e0:	e009      	b.n	80088f6 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2201      	movs	r2, #1
 80088e6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80088ee:	4618      	mov	r0, r3
 80088f0:	f002 fc8d 	bl	800b20e <SDMMC_CmdReadSingleBlock>
 80088f4:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80088f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d012      	beq.n	8008922 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4a7a      	ldr	r2, [pc, #488]	; (8008aec <HAL_SD_ReadBlocks+0x2d4>)
 8008902:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008908:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800890a:	431a      	orrs	r2, r3
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2201      	movs	r2, #1
 8008914:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	2200      	movs	r2, #0
 800891c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800891e:	2301      	movs	r3, #1
 8008920:	e151      	b.n	8008bc6 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8008922:	69bb      	ldr	r3, [r7, #24]
 8008924:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8008926:	e061      	b.n	80089ec <HAL_SD_ReadBlocks+0x1d4>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800892e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008932:	2b00      	cmp	r3, #0
 8008934:	d03c      	beq.n	80089b0 <HAL_SD_ReadBlocks+0x198>
 8008936:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008938:	2b00      	cmp	r3, #0
 800893a:	d039      	beq.n	80089b0 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800893c:	2300      	movs	r3, #0
 800893e:	643b      	str	r3, [r7, #64]	; 0x40
 8008940:	e033      	b.n	80089aa <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4618      	mov	r0, r3
 8008948:	f002 fb8f 	bl	800b06a <SDIO_ReadFIFO>
 800894c:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800894e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008950:	b2da      	uxtb	r2, r3
 8008952:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008954:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008958:	3301      	adds	r3, #1
 800895a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800895c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800895e:	3b01      	subs	r3, #1
 8008960:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008964:	0a1b      	lsrs	r3, r3, #8
 8008966:	b2da      	uxtb	r2, r3
 8008968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800896a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800896c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800896e:	3301      	adds	r3, #1
 8008970:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008972:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008974:	3b01      	subs	r3, #1
 8008976:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800897a:	0c1b      	lsrs	r3, r3, #16
 800897c:	b2da      	uxtb	r2, r3
 800897e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008980:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008982:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008984:	3301      	adds	r3, #1
 8008986:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008988:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800898a:	3b01      	subs	r3, #1
 800898c:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800898e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008990:	0e1b      	lsrs	r3, r3, #24
 8008992:	b2da      	uxtb	r2, r3
 8008994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008996:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800899a:	3301      	adds	r3, #1
 800899c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800899e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089a0:	3b01      	subs	r3, #1
 80089a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80089a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089a6:	3301      	adds	r3, #1
 80089a8:	643b      	str	r3, [r7, #64]	; 0x40
 80089aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089ac:	2b07      	cmp	r3, #7
 80089ae:	d9c8      	bls.n	8008942 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80089b0:	f7fb f9b0 	bl	8003d14 <HAL_GetTick>
 80089b4:	4602      	mov	r2, r0
 80089b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089b8:	1ad3      	subs	r3, r2, r3
 80089ba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80089bc:	429a      	cmp	r2, r3
 80089be:	d902      	bls.n	80089c6 <HAL_SD_ReadBlocks+0x1ae>
 80089c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d112      	bne.n	80089ec <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4a48      	ldr	r2, [pc, #288]	; (8008aec <HAL_SD_ReadBlocks+0x2d4>)
 80089cc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089d2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2201      	movs	r2, #1
 80089de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2200      	movs	r2, #0
 80089e6:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80089e8:	2303      	movs	r3, #3
 80089ea:	e0ec      	b.n	8008bc6 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089f2:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d096      	beq.n	8008928 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d022      	beq.n	8008a4e <HAL_SD_ReadBlocks+0x236>
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	2b01      	cmp	r3, #1
 8008a0c:	d91f      	bls.n	8008a4e <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a12:	2b03      	cmp	r3, #3
 8008a14:	d01b      	beq.n	8008a4e <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	f002 fc80 	bl	800b320 <SDMMC_CmdStopTransfer>
 8008a20:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008a22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d012      	beq.n	8008a4e <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	4a2f      	ldr	r2, [pc, #188]	; (8008aec <HAL_SD_ReadBlocks+0x2d4>)
 8008a2e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a36:	431a      	orrs	r2, r3
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	2201      	movs	r2, #1
 8008a40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	2200      	movs	r2, #0
 8008a48:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	e0bb      	b.n	8008bc6 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a54:	f003 0308 	and.w	r3, r3, #8
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d012      	beq.n	8008a82 <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a22      	ldr	r2, [pc, #136]	; (8008aec <HAL_SD_ReadBlocks+0x2d4>)
 8008a62:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a68:	f043 0208 	orr.w	r2, r3, #8
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2201      	movs	r2, #1
 8008a74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e0a1      	b.n	8008bc6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a88:	f003 0302 	and.w	r3, r3, #2
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d012      	beq.n	8008ab6 <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4a15      	ldr	r2, [pc, #84]	; (8008aec <HAL_SD_ReadBlocks+0x2d4>)
 8008a96:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a9c:	f043 0202 	orr.w	r2, r3, #2
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008ab2:	2301      	movs	r3, #1
 8008ab4:	e087      	b.n	8008bc6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008abc:	f003 0320 	and.w	r3, r3, #32
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d064      	beq.n	8008b8e <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4a08      	ldr	r2, [pc, #32]	; (8008aec <HAL_SD_ReadBlocks+0x2d4>)
 8008aca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad0:	f043 0220 	orr.w	r2, r3, #32
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	2201      	movs	r2, #1
 8008adc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	e06d      	b.n	8008bc6 <HAL_SD_ReadBlocks+0x3ae>
 8008aea:	bf00      	nop
 8008aec:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	4618      	mov	r0, r3
 8008af6:	f002 fab8 	bl	800b06a <SDIO_ReadFIFO>
 8008afa:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8008afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008afe:	b2da      	uxtb	r2, r3
 8008b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b02:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b06:	3301      	adds	r3, #1
 8008b08:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008b0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b0c:	3b01      	subs	r3, #1
 8008b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b12:	0a1b      	lsrs	r3, r3, #8
 8008b14:	b2da      	uxtb	r2, r3
 8008b16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b18:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008b1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b1c:	3301      	adds	r3, #1
 8008b1e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008b20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b22:	3b01      	subs	r3, #1
 8008b24:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b28:	0c1b      	lsrs	r3, r3, #16
 8008b2a:	b2da      	uxtb	r2, r3
 8008b2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b2e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008b30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b32:	3301      	adds	r3, #1
 8008b34:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008b36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b38:	3b01      	subs	r3, #1
 8008b3a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b3e:	0e1b      	lsrs	r3, r3, #24
 8008b40:	b2da      	uxtb	r2, r3
 8008b42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b44:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008b46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b48:	3301      	adds	r3, #1
 8008b4a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008b4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b4e:	3b01      	subs	r3, #1
 8008b50:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008b52:	f7fb f8df 	bl	8003d14 <HAL_GetTick>
 8008b56:	4602      	mov	r2, r0
 8008b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b5a:	1ad3      	subs	r3, r2, r3
 8008b5c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	d902      	bls.n	8008b68 <HAL_SD_ReadBlocks+0x350>
 8008b62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d112      	bne.n	8008b8e <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a18      	ldr	r2, [pc, #96]	; (8008bd0 <HAL_SD_ReadBlocks+0x3b8>)
 8008b6e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b74:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	2201      	movs	r2, #1
 8008b80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	2200      	movs	r2, #0
 8008b88:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	e01b      	b.n	8008bc6 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d002      	beq.n	8008ba2 <HAL_SD_ReadBlocks+0x38a>
 8008b9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d1a6      	bne.n	8008af0 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f240 523a 	movw	r2, #1338	; 0x53a
 8008baa:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2201      	movs	r2, #1
 8008bb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	e006      	b.n	8008bc6 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bbc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008bc4:	2301      	movs	r3, #1
  }
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3748      	adds	r7, #72	; 0x48
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop
 8008bd0:	004005ff 	.word	0x004005ff

08008bd4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b092      	sub	sp, #72	; 0x48
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	60f8      	str	r0, [r7, #12]
 8008bdc:	60b9      	str	r1, [r7, #8]
 8008bde:	607a      	str	r2, [r7, #4]
 8008be0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008be2:	f7fb f897 	bl	8003d14 <HAL_GetTick>
 8008be6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d107      	bne.n	8008c06 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bfa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008c02:	2301      	movs	r3, #1
 8008c04:	e165      	b.n	8008ed2 <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008c0c:	b2db      	uxtb	r3, r3
 8008c0e:	2b01      	cmp	r3, #1
 8008c10:	f040 8158 	bne.w	8008ec4 <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2200      	movs	r2, #0
 8008c18:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008c1a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	441a      	add	r2, r3
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c24:	429a      	cmp	r2, r3
 8008c26:	d907      	bls.n	8008c38 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c2c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008c34:	2301      	movs	r3, #1
 8008c36:	e14c      	b.n	8008ed2 <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	2203      	movs	r2, #3
 8008c3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	2200      	movs	r2, #0
 8008c46:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c4c:	2b01      	cmp	r3, #1
 8008c4e:	d002      	beq.n	8008c56 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8008c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c52:	025b      	lsls	r3, r3, #9
 8008c54:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008c56:	f04f 33ff 	mov.w	r3, #4294967295
 8008c5a:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	025b      	lsls	r3, r3, #9
 8008c60:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008c62:	2390      	movs	r3, #144	; 0x90
 8008c64:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8008c66:	2300      	movs	r3, #0
 8008c68:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8008c6e:	2301      	movs	r3, #1
 8008c70:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f107 0218 	add.w	r2, r7, #24
 8008c7a:	4611      	mov	r1, r2
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f002 fa78 	bl	800b172 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	2b01      	cmp	r3, #1
 8008c86:	d90a      	bls.n	8008c9e <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2220      	movs	r2, #32
 8008c8c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008c94:	4618      	mov	r0, r3
 8008c96:	f002 fb20 	bl	800b2da <SDMMC_CmdWriteMultiBlock>
 8008c9a:	6478      	str	r0, [r7, #68]	; 0x44
 8008c9c:	e009      	b.n	8008cb2 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	2210      	movs	r2, #16
 8008ca2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008caa:	4618      	mov	r0, r3
 8008cac:	f002 faf3 	bl	800b296 <SDMMC_CmdWriteSingleBlock>
 8008cb0:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008cb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d012      	beq.n	8008cde <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4a87      	ldr	r2, [pc, #540]	; (8008edc <HAL_SD_WriteBlocks+0x308>)
 8008cbe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008cc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008cc6:	431a      	orrs	r2, r3
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	2201      	movs	r2, #1
 8008cd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008cda:	2301      	movs	r3, #1
 8008cdc:	e0f9      	b.n	8008ed2 <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8008cde:	69fb      	ldr	r3, [r7, #28]
 8008ce0:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8008ce2:	e065      	b.n	8008db0 <HAL_SD_WriteBlocks+0x1dc>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d040      	beq.n	8008d74 <HAL_SD_WriteBlocks+0x1a0>
 8008cf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d03d      	beq.n	8008d74 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	643b      	str	r3, [r7, #64]	; 0x40
 8008cfc:	e037      	b.n	8008d6e <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8008cfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d00:	781b      	ldrb	r3, [r3, #0]
 8008d02:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008d04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d06:	3301      	adds	r3, #1
 8008d08:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008d0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d0c:	3b01      	subs	r3, #1
 8008d0e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8008d10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d12:	781b      	ldrb	r3, [r3, #0]
 8008d14:	021a      	lsls	r2, r3, #8
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008d1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d1e:	3301      	adds	r3, #1
 8008d20:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008d22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d24:	3b01      	subs	r3, #1
 8008d26:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8008d28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d2a:	781b      	ldrb	r3, [r3, #0]
 8008d2c:	041a      	lsls	r2, r3, #16
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	4313      	orrs	r3, r2
 8008d32:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008d34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d36:	3301      	adds	r3, #1
 8008d38:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008d3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d3c:	3b01      	subs	r3, #1
 8008d3e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8008d40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d42:	781b      	ldrb	r3, [r3, #0]
 8008d44:	061a      	lsls	r2, r3, #24
 8008d46:	697b      	ldr	r3, [r7, #20]
 8008d48:	4313      	orrs	r3, r2
 8008d4a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d4e:	3301      	adds	r3, #1
 8008d50:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008d52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d54:	3b01      	subs	r3, #1
 8008d56:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f107 0214 	add.w	r2, r7, #20
 8008d60:	4611      	mov	r1, r2
 8008d62:	4618      	mov	r0, r3
 8008d64:	f002 f98e 	bl	800b084 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8008d68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d6a:	3301      	adds	r3, #1
 8008d6c:	643b      	str	r3, [r7, #64]	; 0x40
 8008d6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d70:	2b07      	cmp	r3, #7
 8008d72:	d9c4      	bls.n	8008cfe <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008d74:	f7fa ffce 	bl	8003d14 <HAL_GetTick>
 8008d78:	4602      	mov	r2, r0
 8008d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d7c:	1ad3      	subs	r3, r2, r3
 8008d7e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008d80:	429a      	cmp	r2, r3
 8008d82:	d902      	bls.n	8008d8a <HAL_SD_WriteBlocks+0x1b6>
 8008d84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d112      	bne.n	8008db0 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4a53      	ldr	r2, [pc, #332]	; (8008edc <HAL_SD_WriteBlocks+0x308>)
 8008d90:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d98:	431a      	orrs	r2, r3
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2201      	movs	r2, #1
 8008da2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	2200      	movs	r2, #0
 8008daa:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8008dac:	2303      	movs	r3, #3
 8008dae:	e090      	b.n	8008ed2 <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008db6:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d092      	beq.n	8008ce4 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d022      	beq.n	8008e12 <HAL_SD_WriteBlocks+0x23e>
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	2b01      	cmp	r3, #1
 8008dd0:	d91f      	bls.n	8008e12 <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dd6:	2b03      	cmp	r3, #3
 8008dd8:	d01b      	beq.n	8008e12 <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4618      	mov	r0, r3
 8008de0:	f002 fa9e 	bl	800b320 <SDMMC_CmdStopTransfer>
 8008de4:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008de6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d012      	beq.n	8008e12 <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a3a      	ldr	r2, [pc, #232]	; (8008edc <HAL_SD_WriteBlocks+0x308>)
 8008df2:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008df8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008dfa:	431a      	orrs	r2, r3
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2201      	movs	r2, #1
 8008e04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	e05f      	b.n	8008ed2 <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e18:	f003 0308 	and.w	r3, r3, #8
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d012      	beq.n	8008e46 <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4a2d      	ldr	r2, [pc, #180]	; (8008edc <HAL_SD_WriteBlocks+0x308>)
 8008e26:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e2c:	f043 0208 	orr.w	r2, r3, #8
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	2201      	movs	r2, #1
 8008e38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008e42:	2301      	movs	r3, #1
 8008e44:	e045      	b.n	8008ed2 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e4c:	f003 0302 	and.w	r3, r3, #2
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d012      	beq.n	8008e7a <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4a20      	ldr	r2, [pc, #128]	; (8008edc <HAL_SD_WriteBlocks+0x308>)
 8008e5a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e60:	f043 0202 	orr.w	r2, r3, #2
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	2200      	movs	r2, #0
 8008e74:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008e76:	2301      	movs	r3, #1
 8008e78:	e02b      	b.n	8008ed2 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e80:	f003 0310 	and.w	r3, r3, #16
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d012      	beq.n	8008eae <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	4a13      	ldr	r2, [pc, #76]	; (8008edc <HAL_SD_WriteBlocks+0x308>)
 8008e8e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e94:	f043 0210 	orr.w	r2, r3, #16
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	2201      	movs	r2, #1
 8008ea0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008eaa:	2301      	movs	r3, #1
 8008eac:	e011      	b.n	8008ed2 <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f240 523a 	movw	r2, #1338	; 0x53a
 8008eb6:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2201      	movs	r2, #1
 8008ebc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	e006      	b.n	8008ed2 <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ec8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008ed0:	2301      	movs	r3, #1
  }
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	3748      	adds	r7, #72	; 0x48
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}
 8008eda:	bf00      	nop
 8008edc:	004005ff 	.word	0x004005ff

08008ee0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b08c      	sub	sp, #48	; 0x30
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	60f8      	str	r0, [r7, #12]
 8008ee8:	60b9      	str	r1, [r7, #8]
 8008eea:	607a      	str	r2, [r7, #4]
 8008eec:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d107      	bne.n	8008f08 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008efc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008f04:	2301      	movs	r3, #1
 8008f06:	e0be      	b.n	8009086 <HAL_SD_ReadBlocks_DMA+0x1a6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008f0e:	b2db      	uxtb	r3, r3
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	f040 80b7 	bne.w	8009084 <HAL_SD_ReadBlocks_DMA+0x1a4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008f1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	441a      	add	r2, r3
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f26:	429a      	cmp	r2, r3
 8008f28:	d907      	bls.n	8008f3a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f2e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008f36:	2301      	movs	r3, #1
 8008f38:	e0a5      	b.n	8009086 <HAL_SD_ReadBlocks_DMA+0x1a6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	2203      	movs	r2, #3
 8008f3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	2200      	movs	r2, #0
 8008f48:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8008f58:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f5e:	4a4c      	ldr	r2, [pc, #304]	; (8009090 <HAL_SD_ReadBlocks_DMA+0x1b0>)
 8008f60:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f66:	4a4b      	ldr	r2, [pc, #300]	; (8009094 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8008f68:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f6e:	2200      	movs	r2, #0
 8008f70:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f76:	2200      	movs	r2, #0
 8008f78:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f8a:	689a      	ldr	r2, [r3, #8]
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	430a      	orrs	r2, r1
 8008f94:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	3380      	adds	r3, #128	; 0x80
 8008fa0:	4619      	mov	r1, r3
 8008fa2:	68ba      	ldr	r2, [r7, #8]
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	025b      	lsls	r3, r3, #9
 8008fa8:	089b      	lsrs	r3, r3, #2
 8008faa:	f7fb fcdb 	bl	8004964 <HAL_DMA_Start_IT>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d017      	beq.n	8008fe4 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8008fc2:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	4a33      	ldr	r2, [pc, #204]	; (8009098 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8008fca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fd0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2201      	movs	r2, #1
 8008fdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	e050      	b.n	8009086 <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8008fe4:	4b2d      	ldr	r3, [pc, #180]	; (800909c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fee:	2b01      	cmp	r3, #1
 8008ff0:	d002      	beq.n	8008ff8 <HAL_SD_ReadBlocks_DMA+0x118>
      {
        add *= 512U;
 8008ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ff4:	025b      	lsls	r3, r3, #9
 8008ff6:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8008ffc:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	025b      	lsls	r3, r3, #9
 8009002:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8009004:	2390      	movs	r3, #144	; 0x90
 8009006:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009008:	2302      	movs	r3, #2
 800900a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800900c:	2300      	movs	r3, #0
 800900e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8009010:	2301      	movs	r3, #1
 8009012:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f107 0210 	add.w	r2, r7, #16
 800901c:	4611      	mov	r1, r2
 800901e:	4618      	mov	r0, r3
 8009020:	f002 f8a7 	bl	800b172 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	2b01      	cmp	r3, #1
 8009028:	d90a      	bls.n	8009040 <HAL_SD_ReadBlocks_DMA+0x160>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	2282      	movs	r2, #130	; 0x82
 800902e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009036:	4618      	mov	r0, r3
 8009038:	f002 f90b 	bl	800b252 <SDMMC_CmdReadMultiBlock>
 800903c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800903e:	e009      	b.n	8009054 <HAL_SD_ReadBlocks_DMA+0x174>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	2281      	movs	r2, #129	; 0x81
 8009044:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800904c:	4618      	mov	r0, r3
 800904e:	f002 f8de 	bl	800b20e <SDMMC_CmdReadSingleBlock>
 8009052:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8009054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009056:	2b00      	cmp	r3, #0
 8009058:	d012      	beq.n	8009080 <HAL_SD_ReadBlocks_DMA+0x1a0>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a0e      	ldr	r2, [pc, #56]	; (8009098 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8009060:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009068:	431a      	orrs	r2, r3
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	2201      	movs	r2, #1
 8009072:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	2200      	movs	r2, #0
 800907a:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800907c:	2301      	movs	r3, #1
 800907e:	e002      	b.n	8009086 <HAL_SD_ReadBlocks_DMA+0x1a6>
      }

      return HAL_OK;
 8009080:	2300      	movs	r3, #0
 8009082:	e000      	b.n	8009086 <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8009084:	2302      	movs	r3, #2
  }
}
 8009086:	4618      	mov	r0, r3
 8009088:	3730      	adds	r7, #48	; 0x30
 800908a:	46bd      	mov	sp, r7
 800908c:	bd80      	pop	{r7, pc}
 800908e:	bf00      	nop
 8009090:	0800996f 	.word	0x0800996f
 8009094:	080099e1 	.word	0x080099e1
 8009098:	004005ff 	.word	0x004005ff
 800909c:	4225858c 	.word	0x4225858c

080090a0 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b08c      	sub	sp, #48	; 0x30
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	60f8      	str	r0, [r7, #12]
 80090a8:	60b9      	str	r1, [r7, #8]
 80090aa:	607a      	str	r2, [r7, #4]
 80090ac:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d107      	bne.n	80090c8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090bc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80090c4:	2301      	movs	r3, #1
 80090c6:	e0c1      	b.n	800924c <HAL_SD_WriteBlocks_DMA+0x1ac>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80090ce:	b2db      	uxtb	r3, r3
 80090d0:	2b01      	cmp	r3, #1
 80090d2:	f040 80ba 	bne.w	800924a <HAL_SD_WriteBlocks_DMA+0x1aa>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2200      	movs	r2, #0
 80090da:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80090dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	441a      	add	r2, r3
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090e6:	429a      	cmp	r2, r3
 80090e8:	d907      	bls.n	80090fa <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090ee:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80090f6:	2301      	movs	r3, #1
 80090f8:	e0a8      	b.n	800924c <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	2203      	movs	r2, #3
 80090fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	2200      	movs	r2, #0
 8009108:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f042 021a 	orr.w	r2, r2, #26
 8009118:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800911e:	4a4d      	ldr	r2, [pc, #308]	; (8009254 <HAL_SD_WriteBlocks_DMA+0x1b4>)
 8009120:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009126:	4a4c      	ldr	r2, [pc, #304]	; (8009258 <HAL_SD_WriteBlocks_DMA+0x1b8>)
 8009128:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800912e:	2200      	movs	r2, #0
 8009130:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009136:	2b01      	cmp	r3, #1
 8009138:	d002      	beq.n	8009140 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800913a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800913c:	025b      	lsls	r3, r3, #9
 800913e:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	2b01      	cmp	r3, #1
 8009144:	d90a      	bls.n	800915c <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	22a0      	movs	r2, #160	; 0xa0
 800914a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009152:	4618      	mov	r0, r3
 8009154:	f002 f8c1 	bl	800b2da <SDMMC_CmdWriteMultiBlock>
 8009158:	62f8      	str	r0, [r7, #44]	; 0x2c
 800915a:	e009      	b.n	8009170 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	2290      	movs	r2, #144	; 0x90
 8009160:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009168:	4618      	mov	r0, r3
 800916a:	f002 f894 	bl	800b296 <SDMMC_CmdWriteSingleBlock>
 800916e:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8009170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009172:	2b00      	cmp	r3, #0
 8009174:	d012      	beq.n	800919c <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4a38      	ldr	r2, [pc, #224]	; (800925c <HAL_SD_WriteBlocks_DMA+0x1bc>)
 800917c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009184:	431a      	orrs	r2, r3
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	2201      	movs	r2, #1
 800918e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	2200      	movs	r2, #0
 8009196:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009198:	2301      	movs	r3, #1
 800919a:	e057      	b.n	800924c <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800919c:	4b30      	ldr	r3, [pc, #192]	; (8009260 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800919e:	2201      	movs	r2, #1
 80091a0:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091a6:	2240      	movs	r2, #64	; 0x40
 80091a8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091ba:	689a      	ldr	r2, [r3, #8]
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	430a      	orrs	r2, r1
 80091c4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80091ca:	68b9      	ldr	r1, [r7, #8]
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	3380      	adds	r3, #128	; 0x80
 80091d2:	461a      	mov	r2, r3
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	025b      	lsls	r3, r3, #9
 80091d8:	089b      	lsrs	r3, r3, #2
 80091da:	f7fb fbc3 	bl	8004964 <HAL_DMA_Start_IT>
 80091de:	4603      	mov	r3, r0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d01a      	beq.n	800921a <HAL_SD_WriteBlocks_DMA+0x17a>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f022 021a 	bic.w	r2, r2, #26
 80091f2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4a18      	ldr	r2, [pc, #96]	; (800925c <HAL_SD_WriteBlocks_DMA+0x1bc>)
 80091fa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009200:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	2201      	movs	r2, #1
 800920c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	2200      	movs	r2, #0
 8009214:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009216:	2301      	movs	r3, #1
 8009218:	e018      	b.n	800924c <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800921a:	f04f 33ff 	mov.w	r3, #4294967295
 800921e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	025b      	lsls	r3, r3, #9
 8009224:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8009226:	2390      	movs	r3, #144	; 0x90
 8009228:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800922a:	2300      	movs	r3, #0
 800922c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800922e:	2300      	movs	r3, #0
 8009230:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8009232:	2301      	movs	r3, #1
 8009234:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f107 0210 	add.w	r2, r7, #16
 800923e:	4611      	mov	r1, r2
 8009240:	4618      	mov	r0, r3
 8009242:	f001 ff96 	bl	800b172 <SDIO_ConfigData>

      return HAL_OK;
 8009246:	2300      	movs	r3, #0
 8009248:	e000      	b.n	800924c <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
  }
  else
  {
    return HAL_BUSY;
 800924a:	2302      	movs	r3, #2
  }
}
 800924c:	4618      	mov	r0, r3
 800924e:	3730      	adds	r7, #48	; 0x30
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}
 8009254:	08009945 	.word	0x08009945
 8009258:	080099e1 	.word	0x080099e1
 800925c:	004005ff 	.word	0x004005ff
 8009260:	4225858c 	.word	0x4225858c

08009264 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b084      	sub	sp, #16
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009270:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009278:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800927c:	2b00      	cmp	r3, #0
 800927e:	d008      	beq.n	8009292 <HAL_SD_IRQHandler+0x2e>
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	f003 0308 	and.w	r3, r3, #8
 8009286:	2b00      	cmp	r3, #0
 8009288:	d003      	beq.n	8009292 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f000 fdec 	bl	8009e68 <SD_Read_IT>
 8009290:	e155      	b.n	800953e <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800929c:	2b00      	cmp	r3, #0
 800929e:	f000 808f 	beq.w	80093c0 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80092aa:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092b2:	687a      	ldr	r2, [r7, #4]
 80092b4:	6812      	ldr	r2, [r2, #0]
 80092b6:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 80092ba:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80092be:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f022 0201 	bic.w	r2, r2, #1
 80092ce:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	f003 0308 	and.w	r3, r3, #8
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d039      	beq.n	800934e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	f003 0302 	and.w	r3, r3, #2
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d104      	bne.n	80092ee <HAL_SD_IRQHandler+0x8a>
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	f003 0320 	and.w	r3, r3, #32
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d011      	beq.n	8009312 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	4618      	mov	r0, r3
 80092f4:	f002 f814 	bl	800b320 <SDMMC_CmdStopTransfer>
 80092f8:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d008      	beq.n	8009312 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	431a      	orrs	r2, r3
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	f000 f91f 	bl	8009550 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f240 523a 	movw	r2, #1338	; 0x53a
 800931a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2201      	movs	r2, #1
 8009320:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2200      	movs	r2, #0
 8009328:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	f003 0301 	and.w	r3, r3, #1
 8009330:	2b00      	cmp	r3, #0
 8009332:	d104      	bne.n	800933e <HAL_SD_IRQHandler+0xda>
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	f003 0302 	and.w	r3, r3, #2
 800933a:	2b00      	cmp	r3, #0
 800933c:	d003      	beq.n	8009346 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f004 f87a 	bl	800d438 <HAL_SD_RxCpltCallback>
 8009344:	e0fb      	b.n	800953e <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f004 f86c 	bl	800d424 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800934c:	e0f7      	b.n	800953e <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009354:	2b00      	cmp	r3, #0
 8009356:	f000 80f2 	beq.w	800953e <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	f003 0320 	and.w	r3, r3, #32
 8009360:	2b00      	cmp	r3, #0
 8009362:	d011      	beq.n	8009388 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	4618      	mov	r0, r3
 800936a:	f001 ffd9 	bl	800b320 <SDMMC_CmdStopTransfer>
 800936e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d008      	beq.n	8009388 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	431a      	orrs	r2, r3
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 f8e4 	bl	8009550 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	f003 0301 	and.w	r3, r3, #1
 800938e:	2b00      	cmp	r3, #0
 8009390:	f040 80d5 	bne.w	800953e <HAL_SD_IRQHandler+0x2da>
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	f003 0302 	and.w	r3, r3, #2
 800939a:	2b00      	cmp	r3, #0
 800939c:	f040 80cf 	bne.w	800953e <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f022 0208 	bic.w	r2, r2, #8
 80093ae:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2201      	movs	r2, #1
 80093b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f004 f833 	bl	800d424 <HAL_SD_TxCpltCallback>
}
 80093be:	e0be      	b.n	800953e <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d008      	beq.n	80093e0 <HAL_SD_IRQHandler+0x17c>
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	f003 0308 	and.w	r3, r3, #8
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d003      	beq.n	80093e0 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	f000 fd96 	bl	8009f0a <SD_Write_IT>
 80093de:	e0ae      	b.n	800953e <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093e6:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	f000 80a7 	beq.w	800953e <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093f6:	f003 0302 	and.w	r3, r3, #2
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d005      	beq.n	800940a <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009402:	f043 0202 	orr.w	r2, r3, #2
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009410:	f003 0308 	and.w	r3, r3, #8
 8009414:	2b00      	cmp	r3, #0
 8009416:	d005      	beq.n	8009424 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800941c:	f043 0208 	orr.w	r2, r3, #8
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800942a:	f003 0320 	and.w	r3, r3, #32
 800942e:	2b00      	cmp	r3, #0
 8009430:	d005      	beq.n	800943e <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009436:	f043 0220 	orr.w	r2, r3, #32
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009444:	f003 0310 	and.w	r3, r3, #16
 8009448:	2b00      	cmp	r3, #0
 800944a:	d005      	beq.n	8009458 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009450:	f043 0210 	orr.w	r2, r3, #16
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f240 523a 	movw	r2, #1338	; 0x53a
 8009460:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8009470:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	4618      	mov	r0, r3
 8009478:	f001 ff52 	bl	800b320 <SDMMC_CmdStopTransfer>
 800947c:	4602      	mov	r2, r0
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009482:	431a      	orrs	r2, r3
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	f003 0308 	and.w	r3, r3, #8
 800948e:	2b00      	cmp	r3, #0
 8009490:	d00a      	beq.n	80094a8 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2201      	movs	r2, #1
 8009496:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2200      	movs	r2, #0
 800949e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f000 f855 	bl	8009550 <HAL_SD_ErrorCallback>
}
 80094a6:	e04a      	b.n	800953e <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d045      	beq.n	800953e <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	f003 0310 	and.w	r3, r3, #16
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d104      	bne.n	80094c6 <HAL_SD_IRQHandler+0x262>
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	f003 0320 	and.w	r3, r3, #32
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d011      	beq.n	80094ea <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094ca:	4a1f      	ldr	r2, [pc, #124]	; (8009548 <HAL_SD_IRQHandler+0x2e4>)
 80094cc:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094d2:	4618      	mov	r0, r3
 80094d4:	f7fb fb0e 	bl	8004af4 <HAL_DMA_Abort_IT>
 80094d8:	4603      	mov	r3, r0
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d02f      	beq.n	800953e <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094e2:	4618      	mov	r0, r3
 80094e4:	f000 face 	bl	8009a84 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80094e8:	e029      	b.n	800953e <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	f003 0301 	and.w	r3, r3, #1
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d104      	bne.n	80094fe <HAL_SD_IRQHandler+0x29a>
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	f003 0302 	and.w	r3, r3, #2
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d011      	beq.n	8009522 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009502:	4a12      	ldr	r2, [pc, #72]	; (800954c <HAL_SD_IRQHandler+0x2e8>)
 8009504:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800950a:	4618      	mov	r0, r3
 800950c:	f7fb faf2 	bl	8004af4 <HAL_DMA_Abort_IT>
 8009510:	4603      	mov	r3, r0
 8009512:	2b00      	cmp	r3, #0
 8009514:	d013      	beq.n	800953e <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800951a:	4618      	mov	r0, r3
 800951c:	f000 fae9 	bl	8009af2 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009520:	e00d      	b.n	800953e <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2200      	movs	r2, #0
 8009526:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2201      	movs	r2, #1
 800952c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2200      	movs	r2, #0
 8009534:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f003 ff6a 	bl	800d410 <HAL_SD_AbortCallback>
}
 800953c:	e7ff      	b.n	800953e <HAL_SD_IRQHandler+0x2da>
 800953e:	bf00      	nop
 8009540:	3710      	adds	r7, #16
 8009542:	46bd      	mov	sp, r7
 8009544:	bd80      	pop	{r7, pc}
 8009546:	bf00      	nop
 8009548:	08009a85 	.word	0x08009a85
 800954c:	08009af3 	.word	0x08009af3

08009550 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8009550:	b480      	push	{r7}
 8009552:	b083      	sub	sp, #12
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8009558:	bf00      	nop
 800955a:	370c      	adds	r7, #12
 800955c:	46bd      	mov	sp, r7
 800955e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009562:	4770      	bx	lr

08009564 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8009564:	b480      	push	{r7}
 8009566:	b083      	sub	sp, #12
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
 800956c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009572:	0f9b      	lsrs	r3, r3, #30
 8009574:	b2da      	uxtb	r2, r3
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800957e:	0e9b      	lsrs	r3, r3, #26
 8009580:	b2db      	uxtb	r3, r3
 8009582:	f003 030f 	and.w	r3, r3, #15
 8009586:	b2da      	uxtb	r2, r3
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009590:	0e1b      	lsrs	r3, r3, #24
 8009592:	b2db      	uxtb	r3, r3
 8009594:	f003 0303 	and.w	r3, r3, #3
 8009598:	b2da      	uxtb	r2, r3
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80095a2:	0c1b      	lsrs	r3, r3, #16
 80095a4:	b2da      	uxtb	r2, r3
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80095ae:	0a1b      	lsrs	r3, r3, #8
 80095b0:	b2da      	uxtb	r2, r3
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80095ba:	b2da      	uxtb	r2, r3
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095c4:	0d1b      	lsrs	r3, r3, #20
 80095c6:	b29a      	uxth	r2, r3
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095d0:	0c1b      	lsrs	r3, r3, #16
 80095d2:	b2db      	uxtb	r3, r3
 80095d4:	f003 030f 	and.w	r3, r3, #15
 80095d8:	b2da      	uxtb	r2, r3
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095e2:	0bdb      	lsrs	r3, r3, #15
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	f003 0301 	and.w	r3, r3, #1
 80095ea:	b2da      	uxtb	r2, r3
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095f4:	0b9b      	lsrs	r3, r3, #14
 80095f6:	b2db      	uxtb	r3, r3
 80095f8:	f003 0301 	and.w	r3, r3, #1
 80095fc:	b2da      	uxtb	r2, r3
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009606:	0b5b      	lsrs	r3, r3, #13
 8009608:	b2db      	uxtb	r3, r3
 800960a:	f003 0301 	and.w	r3, r3, #1
 800960e:	b2da      	uxtb	r2, r3
 8009610:	683b      	ldr	r3, [r7, #0]
 8009612:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009618:	0b1b      	lsrs	r3, r3, #12
 800961a:	b2db      	uxtb	r3, r3
 800961c:	f003 0301 	and.w	r3, r3, #1
 8009620:	b2da      	uxtb	r2, r3
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	2200      	movs	r2, #0
 800962a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009630:	2b00      	cmp	r3, #0
 8009632:	d163      	bne.n	80096fc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009638:	009a      	lsls	r2, r3, #2
 800963a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800963e:	4013      	ands	r3, r2
 8009640:	687a      	ldr	r2, [r7, #4]
 8009642:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8009644:	0f92      	lsrs	r2, r2, #30
 8009646:	431a      	orrs	r2, r3
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009650:	0edb      	lsrs	r3, r3, #27
 8009652:	b2db      	uxtb	r3, r3
 8009654:	f003 0307 	and.w	r3, r3, #7
 8009658:	b2da      	uxtb	r2, r3
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009662:	0e1b      	lsrs	r3, r3, #24
 8009664:	b2db      	uxtb	r3, r3
 8009666:	f003 0307 	and.w	r3, r3, #7
 800966a:	b2da      	uxtb	r2, r3
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009674:	0d5b      	lsrs	r3, r3, #21
 8009676:	b2db      	uxtb	r3, r3
 8009678:	f003 0307 	and.w	r3, r3, #7
 800967c:	b2da      	uxtb	r2, r3
 800967e:	683b      	ldr	r3, [r7, #0]
 8009680:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009686:	0c9b      	lsrs	r3, r3, #18
 8009688:	b2db      	uxtb	r3, r3
 800968a:	f003 0307 	and.w	r3, r3, #7
 800968e:	b2da      	uxtb	r2, r3
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009698:	0bdb      	lsrs	r3, r3, #15
 800969a:	b2db      	uxtb	r3, r3
 800969c:	f003 0307 	and.w	r3, r3, #7
 80096a0:	b2da      	uxtb	r2, r3
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	691b      	ldr	r3, [r3, #16]
 80096aa:	1c5a      	adds	r2, r3, #1
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	7e1b      	ldrb	r3, [r3, #24]
 80096b4:	b2db      	uxtb	r3, r3
 80096b6:	f003 0307 	and.w	r3, r3, #7
 80096ba:	3302      	adds	r3, #2
 80096bc:	2201      	movs	r2, #1
 80096be:	fa02 f303 	lsl.w	r3, r2, r3
 80096c2:	687a      	ldr	r2, [r7, #4]
 80096c4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80096c6:	fb03 f202 	mul.w	r2, r3, r2
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	7a1b      	ldrb	r3, [r3, #8]
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	f003 030f 	and.w	r3, r3, #15
 80096d8:	2201      	movs	r2, #1
 80096da:	409a      	lsls	r2, r3
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096e4:	687a      	ldr	r2, [r7, #4]
 80096e6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80096e8:	0a52      	lsrs	r2, r2, #9
 80096ea:	fb03 f202 	mul.w	r2, r3, r2
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80096f8:	661a      	str	r2, [r3, #96]	; 0x60
 80096fa:	e031      	b.n	8009760 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009700:	2b01      	cmp	r3, #1
 8009702:	d11d      	bne.n	8009740 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009708:	041b      	lsls	r3, r3, #16
 800970a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009712:	0c1b      	lsrs	r3, r3, #16
 8009714:	431a      	orrs	r2, r3
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	691b      	ldr	r3, [r3, #16]
 800971e:	3301      	adds	r3, #1
 8009720:	029a      	lsls	r2, r3, #10
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009734:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	661a      	str	r2, [r3, #96]	; 0x60
 800973e:	e00f      	b.n	8009760 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4a58      	ldr	r2, [pc, #352]	; (80098a8 <HAL_SD_GetCardCSD+0x344>)
 8009746:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800974c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2201      	movs	r2, #1
 8009758:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800975c:	2301      	movs	r3, #1
 800975e:	e09d      	b.n	800989c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009764:	0b9b      	lsrs	r3, r3, #14
 8009766:	b2db      	uxtb	r3, r3
 8009768:	f003 0301 	and.w	r3, r3, #1
 800976c:	b2da      	uxtb	r2, r3
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009776:	09db      	lsrs	r3, r3, #7
 8009778:	b2db      	uxtb	r3, r3
 800977a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800977e:	b2da      	uxtb	r2, r3
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009788:	b2db      	uxtb	r3, r3
 800978a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800978e:	b2da      	uxtb	r2, r3
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009798:	0fdb      	lsrs	r3, r3, #31
 800979a:	b2da      	uxtb	r2, r3
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097a4:	0f5b      	lsrs	r3, r3, #29
 80097a6:	b2db      	uxtb	r3, r3
 80097a8:	f003 0303 	and.w	r3, r3, #3
 80097ac:	b2da      	uxtb	r2, r3
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097b6:	0e9b      	lsrs	r3, r3, #26
 80097b8:	b2db      	uxtb	r3, r3
 80097ba:	f003 0307 	and.w	r3, r3, #7
 80097be:	b2da      	uxtb	r2, r3
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097c8:	0d9b      	lsrs	r3, r3, #22
 80097ca:	b2db      	uxtb	r3, r3
 80097cc:	f003 030f 	and.w	r3, r3, #15
 80097d0:	b2da      	uxtb	r2, r3
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097da:	0d5b      	lsrs	r3, r3, #21
 80097dc:	b2db      	uxtb	r3, r3
 80097de:	f003 0301 	and.w	r3, r3, #1
 80097e2:	b2da      	uxtb	r2, r3
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	2200      	movs	r2, #0
 80097ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097f6:	0c1b      	lsrs	r3, r3, #16
 80097f8:	b2db      	uxtb	r3, r3
 80097fa:	f003 0301 	and.w	r3, r3, #1
 80097fe:	b2da      	uxtb	r2, r3
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800980a:	0bdb      	lsrs	r3, r3, #15
 800980c:	b2db      	uxtb	r3, r3
 800980e:	f003 0301 	and.w	r3, r3, #1
 8009812:	b2da      	uxtb	r2, r3
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800981e:	0b9b      	lsrs	r3, r3, #14
 8009820:	b2db      	uxtb	r3, r3
 8009822:	f003 0301 	and.w	r3, r3, #1
 8009826:	b2da      	uxtb	r2, r3
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009832:	0b5b      	lsrs	r3, r3, #13
 8009834:	b2db      	uxtb	r3, r3
 8009836:	f003 0301 	and.w	r3, r3, #1
 800983a:	b2da      	uxtb	r2, r3
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009846:	0b1b      	lsrs	r3, r3, #12
 8009848:	b2db      	uxtb	r3, r3
 800984a:	f003 0301 	and.w	r3, r3, #1
 800984e:	b2da      	uxtb	r2, r3
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800985a:	0a9b      	lsrs	r3, r3, #10
 800985c:	b2db      	uxtb	r3, r3
 800985e:	f003 0303 	and.w	r3, r3, #3
 8009862:	b2da      	uxtb	r2, r3
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800986e:	0a1b      	lsrs	r3, r3, #8
 8009870:	b2db      	uxtb	r3, r3
 8009872:	f003 0303 	and.w	r3, r3, #3
 8009876:	b2da      	uxtb	r2, r3
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009882:	085b      	lsrs	r3, r3, #1
 8009884:	b2db      	uxtb	r3, r3
 8009886:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800988a:	b2da      	uxtb	r2, r3
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	2201      	movs	r2, #1
 8009896:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800989a:	2300      	movs	r3, #0
}
 800989c:	4618      	mov	r0, r3
 800989e:	370c      	adds	r7, #12
 80098a0:	46bd      	mov	sp, r7
 80098a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a6:	4770      	bx	lr
 80098a8:	004005ff 	.word	0x004005ff

080098ac <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80098ac:	b480      	push	{r7}
 80098ae:	b083      	sub	sp, #12
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80098f6:	2300      	movs	r3, #0
}
 80098f8:	4618      	mov	r0, r3
 80098fa:	370c      	adds	r7, #12
 80098fc:	46bd      	mov	sp, r7
 80098fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009902:	4770      	bx	lr

08009904 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b086      	sub	sp, #24
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800990c:	2300      	movs	r3, #0
 800990e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009910:	f107 030c 	add.w	r3, r7, #12
 8009914:	4619      	mov	r1, r3
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f000 fa7e 	bl	8009e18 <SD_SendStatus>
 800991c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800991e:	697b      	ldr	r3, [r7, #20]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d005      	beq.n	8009930 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009928:	697b      	ldr	r3, [r7, #20]
 800992a:	431a      	orrs	r2, r3
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	0a5b      	lsrs	r3, r3, #9
 8009934:	f003 030f 	and.w	r3, r3, #15
 8009938:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800993a:	693b      	ldr	r3, [r7, #16]
}
 800993c:	4618      	mov	r0, r3
 800993e:	3718      	adds	r7, #24
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009944:	b480      	push	{r7}
 8009946:	b085      	sub	sp, #20
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009950:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009960:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8009962:	bf00      	nop
 8009964:	3714      	adds	r7, #20
 8009966:	46bd      	mov	sp, r7
 8009968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996c:	4770      	bx	lr

0800996e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800996e:	b580      	push	{r7, lr}
 8009970:	b084      	sub	sp, #16
 8009972:	af00      	add	r7, sp, #0
 8009974:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800997a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009980:	2b82      	cmp	r3, #130	; 0x82
 8009982:	d111      	bne.n	80099a8 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	4618      	mov	r0, r3
 800998a:	f001 fcc9 	bl	800b320 <SDMMC_CmdStopTransfer>
 800998e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d008      	beq.n	80099a8 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	431a      	orrs	r2, r3
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80099a2:	68f8      	ldr	r0, [r7, #12]
 80099a4:	f7ff fdd4 	bl	8009550 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f022 0208 	bic.w	r2, r2, #8
 80099b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f240 523a 	movw	r2, #1338	; 0x53a
 80099c0:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	2201      	movs	r2, #1
 80099c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	2200      	movs	r2, #0
 80099ce:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80099d0:	68f8      	ldr	r0, [r7, #12]
 80099d2:	f003 fd31 	bl	800d438 <HAL_SD_RxCpltCallback>
#endif
}
 80099d6:	bf00      	nop
 80099d8:	3710      	adds	r7, #16
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}
	...

080099e0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b086      	sub	sp, #24
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099ec:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f7fb fa2c 	bl	8004e4c <HAL_DMA_GetError>
 80099f4:	4603      	mov	r3, r0
 80099f6:	2b02      	cmp	r3, #2
 80099f8:	d03e      	beq.n	8009a78 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a00:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a08:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8009a0a:	693b      	ldr	r3, [r7, #16]
 8009a0c:	2b01      	cmp	r3, #1
 8009a0e:	d002      	beq.n	8009a16 <SD_DMAError+0x36>
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	2b01      	cmp	r3, #1
 8009a14:	d12d      	bne.n	8009a72 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4a19      	ldr	r2, [pc, #100]	; (8009a80 <SD_DMAError+0xa0>)
 8009a1c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009a1e:	697b      	ldr	r3, [r7, #20]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009a24:	697b      	ldr	r3, [r7, #20]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8009a2c:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009a2e:	697b      	ldr	r3, [r7, #20]
 8009a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a32:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8009a3a:	6978      	ldr	r0, [r7, #20]
 8009a3c:	f7ff ff62 	bl	8009904 <HAL_SD_GetCardState>
 8009a40:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	2b06      	cmp	r3, #6
 8009a46:	d002      	beq.n	8009a4e <SD_DMAError+0x6e>
 8009a48:	68bb      	ldr	r3, [r7, #8]
 8009a4a:	2b05      	cmp	r3, #5
 8009a4c:	d10a      	bne.n	8009a64 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	4618      	mov	r0, r3
 8009a54:	f001 fc64 	bl	800b320 <SDMMC_CmdStopTransfer>
 8009a58:	4602      	mov	r2, r0
 8009a5a:	697b      	ldr	r3, [r7, #20]
 8009a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a5e:	431a      	orrs	r2, r3
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8009a64:	697b      	ldr	r3, [r7, #20]
 8009a66:	2201      	movs	r2, #1
 8009a68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	2200      	movs	r2, #0
 8009a70:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8009a72:	6978      	ldr	r0, [r7, #20]
 8009a74:	f7ff fd6c 	bl	8009550 <HAL_SD_ErrorCallback>
#endif
  }
}
 8009a78:	bf00      	nop
 8009a7a:	3718      	adds	r7, #24
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}
 8009a80:	004005ff 	.word	0x004005ff

08009a84 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b084      	sub	sp, #16
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a90:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f240 523a 	movw	r2, #1338	; 0x53a
 8009a9a:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009a9c:	68f8      	ldr	r0, [r7, #12]
 8009a9e:	f7ff ff31 	bl	8009904 <HAL_SD_GetCardState>
 8009aa2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	2201      	movs	r2, #1
 8009aa8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009ab2:	68bb      	ldr	r3, [r7, #8]
 8009ab4:	2b06      	cmp	r3, #6
 8009ab6:	d002      	beq.n	8009abe <SD_DMATxAbort+0x3a>
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	2b05      	cmp	r3, #5
 8009abc:	d10a      	bne.n	8009ad4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	f001 fc2c 	bl	800b320 <SDMMC_CmdStopTransfer>
 8009ac8:	4602      	mov	r2, r0
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ace:	431a      	orrs	r2, r3
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d103      	bne.n	8009ae4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009adc:	68f8      	ldr	r0, [r7, #12]
 8009ade:	f003 fc97 	bl	800d410 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009ae2:	e002      	b.n	8009aea <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009ae4:	68f8      	ldr	r0, [r7, #12]
 8009ae6:	f7ff fd33 	bl	8009550 <HAL_SD_ErrorCallback>
}
 8009aea:	bf00      	nop
 8009aec:	3710      	adds	r7, #16
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}

08009af2 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8009af2:	b580      	push	{r7, lr}
 8009af4:	b084      	sub	sp, #16
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009afe:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f240 523a 	movw	r2, #1338	; 0x53a
 8009b08:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009b0a:	68f8      	ldr	r0, [r7, #12]
 8009b0c:	f7ff fefa 	bl	8009904 <HAL_SD_GetCardState>
 8009b10:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	2201      	movs	r2, #1
 8009b16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	2b06      	cmp	r3, #6
 8009b24:	d002      	beq.n	8009b2c <SD_DMARxAbort+0x3a>
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	2b05      	cmp	r3, #5
 8009b2a:	d10a      	bne.n	8009b42 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	4618      	mov	r0, r3
 8009b32:	f001 fbf5 	bl	800b320 <SDMMC_CmdStopTransfer>
 8009b36:	4602      	mov	r2, r0
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b3c:	431a      	orrs	r2, r3
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d103      	bne.n	8009b52 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009b4a:	68f8      	ldr	r0, [r7, #12]
 8009b4c:	f003 fc60 	bl	800d410 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009b50:	e002      	b.n	8009b58 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009b52:	68f8      	ldr	r0, [r7, #12]
 8009b54:	f7ff fcfc 	bl	8009550 <HAL_SD_ErrorCallback>
}
 8009b58:	bf00      	nop
 8009b5a:	3710      	adds	r7, #16
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}

08009b60 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009b60:	b5b0      	push	{r4, r5, r7, lr}
 8009b62:	b094      	sub	sp, #80	; 0x50
 8009b64:	af04      	add	r7, sp, #16
 8009b66:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009b68:	2301      	movs	r3, #1
 8009b6a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4618      	mov	r0, r3
 8009b72:	f001 faa6 	bl	800b0c2 <SDIO_GetPowerState>
 8009b76:	4603      	mov	r3, r0
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d102      	bne.n	8009b82 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009b7c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009b80:	e0b8      	b.n	8009cf4 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b86:	2b03      	cmp	r3, #3
 8009b88:	d02f      	beq.n	8009bea <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f001 fc8d 	bl	800b4ae <SDMMC_CmdSendCID>
 8009b94:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009b96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d001      	beq.n	8009ba0 <SD_InitCard+0x40>
    {
      return errorstate;
 8009b9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b9e:	e0a9      	b.n	8009cf4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	2100      	movs	r1, #0
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	f001 fad0 	bl	800b14c <SDIO_GetResponse>
 8009bac:	4602      	mov	r2, r0
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	2104      	movs	r1, #4
 8009bb8:	4618      	mov	r0, r3
 8009bba:	f001 fac7 	bl	800b14c <SDIO_GetResponse>
 8009bbe:	4602      	mov	r2, r0
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	2108      	movs	r1, #8
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f001 fabe 	bl	800b14c <SDIO_GetResponse>
 8009bd0:	4602      	mov	r2, r0
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	210c      	movs	r1, #12
 8009bdc:	4618      	mov	r0, r3
 8009bde:	f001 fab5 	bl	800b14c <SDIO_GetResponse>
 8009be2:	4602      	mov	r2, r0
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bee:	2b03      	cmp	r3, #3
 8009bf0:	d00d      	beq.n	8009c0e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	f107 020e 	add.w	r2, r7, #14
 8009bfa:	4611      	mov	r1, r2
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	f001 fc93 	bl	800b528 <SDMMC_CmdSetRelAdd>
 8009c02:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009c04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d001      	beq.n	8009c0e <SD_InitCard+0xae>
    {
      return errorstate;
 8009c0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c0c:	e072      	b.n	8009cf4 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c12:	2b03      	cmp	r3, #3
 8009c14:	d036      	beq.n	8009c84 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8009c16:	89fb      	ldrh	r3, [r7, #14]
 8009c18:	461a      	mov	r2, r3
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681a      	ldr	r2, [r3, #0]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c26:	041b      	lsls	r3, r3, #16
 8009c28:	4619      	mov	r1, r3
 8009c2a:	4610      	mov	r0, r2
 8009c2c:	f001 fc5d 	bl	800b4ea <SDMMC_CmdSendCSD>
 8009c30:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009c32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d001      	beq.n	8009c3c <SD_InitCard+0xdc>
    {
      return errorstate;
 8009c38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c3a:	e05b      	b.n	8009cf4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	2100      	movs	r1, #0
 8009c42:	4618      	mov	r0, r3
 8009c44:	f001 fa82 	bl	800b14c <SDIO_GetResponse>
 8009c48:	4602      	mov	r2, r0
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	2104      	movs	r1, #4
 8009c54:	4618      	mov	r0, r3
 8009c56:	f001 fa79 	bl	800b14c <SDIO_GetResponse>
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	2108      	movs	r1, #8
 8009c66:	4618      	mov	r0, r3
 8009c68:	f001 fa70 	bl	800b14c <SDIO_GetResponse>
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	210c      	movs	r1, #12
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f001 fa67 	bl	800b14c <SDIO_GetResponse>
 8009c7e:	4602      	mov	r2, r0
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	2104      	movs	r1, #4
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f001 fa5e 	bl	800b14c <SDIO_GetResponse>
 8009c90:	4603      	mov	r3, r0
 8009c92:	0d1a      	lsrs	r2, r3, #20
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009c98:	f107 0310 	add.w	r3, r7, #16
 8009c9c:	4619      	mov	r1, r3
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f7ff fc60 	bl	8009564 <HAL_SD_GetCardCSD>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d002      	beq.n	8009cb0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009caa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009cae:	e021      	b.n	8009cf4 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	6819      	ldr	r1, [r3, #0]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009cb8:	041b      	lsls	r3, r3, #16
 8009cba:	2200      	movs	r2, #0
 8009cbc:	461c      	mov	r4, r3
 8009cbe:	4615      	mov	r5, r2
 8009cc0:	4622      	mov	r2, r4
 8009cc2:	462b      	mov	r3, r5
 8009cc4:	4608      	mov	r0, r1
 8009cc6:	f001 fb4d 	bl	800b364 <SDMMC_CmdSelDesel>
 8009cca:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009ccc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d001      	beq.n	8009cd6 <SD_InitCard+0x176>
  {
    return errorstate;
 8009cd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cd4:	e00e      	b.n	8009cf4 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681d      	ldr	r5, [r3, #0]
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	466c      	mov	r4, sp
 8009cde:	f103 0210 	add.w	r2, r3, #16
 8009ce2:	ca07      	ldmia	r2, {r0, r1, r2}
 8009ce4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009ce8:	3304      	adds	r3, #4
 8009cea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009cec:	4628      	mov	r0, r5
 8009cee:	f001 f991 	bl	800b014 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8009cf2:	2300      	movs	r3, #0
}
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	3740      	adds	r7, #64	; 0x40
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bdb0      	pop	{r4, r5, r7, pc}

08009cfc <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b086      	sub	sp, #24
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009d04:	2300      	movs	r3, #0
 8009d06:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8009d08:	2300      	movs	r3, #0
 8009d0a:	617b      	str	r3, [r7, #20]
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	4618      	mov	r0, r3
 8009d16:	f001 fb48 	bl	800b3aa <SDMMC_CmdGoIdleState>
 8009d1a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d001      	beq.n	8009d26 <SD_PowerON+0x2a>
  {
    return errorstate;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	e072      	b.n	8009e0c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	f001 fb5b 	bl	800b3e6 <SDMMC_CmdOperCond>
 8009d30:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d00d      	beq.n	8009d54 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	4618      	mov	r0, r3
 8009d44:	f001 fb31 	bl	800b3aa <SDMMC_CmdGoIdleState>
 8009d48:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d004      	beq.n	8009d5a <SD_PowerON+0x5e>
    {
      return errorstate;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	e05b      	b.n	8009e0c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2201      	movs	r2, #1
 8009d58:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009d5e:	2b01      	cmp	r3, #1
 8009d60:	d137      	bne.n	8009dd2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	2100      	movs	r1, #0
 8009d68:	4618      	mov	r0, r3
 8009d6a:	f001 fb5b 	bl	800b424 <SDMMC_CmdAppCommand>
 8009d6e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d02d      	beq.n	8009dd2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009d76:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009d7a:	e047      	b.n	8009e0c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	2100      	movs	r1, #0
 8009d82:	4618      	mov	r0, r3
 8009d84:	f001 fb4e 	bl	800b424 <SDMMC_CmdAppCommand>
 8009d88:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d001      	beq.n	8009d94 <SD_PowerON+0x98>
    {
      return errorstate;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	e03b      	b.n	8009e0c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	491e      	ldr	r1, [pc, #120]	; (8009e14 <SD_PowerON+0x118>)
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	f001 fb64 	bl	800b468 <SDMMC_CmdAppOperCommand>
 8009da0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d002      	beq.n	8009dae <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009da8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009dac:	e02e      	b.n	8009e0c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	2100      	movs	r1, #0
 8009db4:	4618      	mov	r0, r3
 8009db6:	f001 f9c9 	bl	800b14c <SDIO_GetResponse>
 8009dba:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009dbc:	697b      	ldr	r3, [r7, #20]
 8009dbe:	0fdb      	lsrs	r3, r3, #31
 8009dc0:	2b01      	cmp	r3, #1
 8009dc2:	d101      	bne.n	8009dc8 <SD_PowerON+0xcc>
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	e000      	b.n	8009dca <SD_PowerON+0xce>
 8009dc8:	2300      	movs	r3, #0
 8009dca:	613b      	str	r3, [r7, #16]

    count++;
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	3301      	adds	r3, #1
 8009dd0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d802      	bhi.n	8009de2 <SD_PowerON+0xe6>
 8009ddc:	693b      	ldr	r3, [r7, #16]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d0cc      	beq.n	8009d7c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d902      	bls.n	8009df2 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009dec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009df0:	e00c      	b.n	8009e0c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8009df2:	697b      	ldr	r3, [r7, #20]
 8009df4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d003      	beq.n	8009e04 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2201      	movs	r2, #1
 8009e00:	645a      	str	r2, [r3, #68]	; 0x44
 8009e02:	e002      	b.n	8009e0a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2200      	movs	r2, #0
 8009e08:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8009e0a:	2300      	movs	r3, #0
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	3718      	adds	r7, #24
 8009e10:	46bd      	mov	sp, r7
 8009e12:	bd80      	pop	{r7, pc}
 8009e14:	c1100000 	.word	0xc1100000

08009e18 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b084      	sub	sp, #16
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
 8009e20:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d102      	bne.n	8009e2e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009e28:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009e2c:	e018      	b.n	8009e60 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681a      	ldr	r2, [r3, #0]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e36:	041b      	lsls	r3, r3, #16
 8009e38:	4619      	mov	r1, r3
 8009e3a:	4610      	mov	r0, r2
 8009e3c:	f001 fb95 	bl	800b56a <SDMMC_CmdSendStatus>
 8009e40:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d001      	beq.n	8009e4c <SD_SendStatus+0x34>
  {
    return errorstate;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	e009      	b.n	8009e60 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	2100      	movs	r1, #0
 8009e52:	4618      	mov	r0, r3
 8009e54:	f001 f97a 	bl	800b14c <SDIO_GetResponse>
 8009e58:	4602      	mov	r2, r0
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009e5e:	2300      	movs	r3, #0
}
 8009e60:	4618      	mov	r0, r3
 8009e62:	3710      	adds	r7, #16
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bd80      	pop	{r7, pc}

08009e68 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b086      	sub	sp, #24
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e74:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e7a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009e7c:	693b      	ldr	r3, [r7, #16]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d03f      	beq.n	8009f02 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8009e82:	2300      	movs	r3, #0
 8009e84:	617b      	str	r3, [r7, #20]
 8009e86:	e033      	b.n	8009ef0 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	f001 f8ec 	bl	800b06a <SDIO_ReadFIFO>
 8009e92:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8009e94:	68bb      	ldr	r3, [r7, #8]
 8009e96:	b2da      	uxtb	r2, r3
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	3b01      	subs	r3, #1
 8009ea6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8009ea8:	68bb      	ldr	r3, [r7, #8]
 8009eaa:	0a1b      	lsrs	r3, r3, #8
 8009eac:	b2da      	uxtb	r2, r3
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	3301      	adds	r3, #1
 8009eb6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009eb8:	693b      	ldr	r3, [r7, #16]
 8009eba:	3b01      	subs	r3, #1
 8009ebc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	0c1b      	lsrs	r3, r3, #16
 8009ec2:	b2da      	uxtb	r2, r3
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	3301      	adds	r3, #1
 8009ecc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009ece:	693b      	ldr	r3, [r7, #16]
 8009ed0:	3b01      	subs	r3, #1
 8009ed2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	0e1b      	lsrs	r3, r3, #24
 8009ed8:	b2da      	uxtb	r2, r3
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	3301      	adds	r3, #1
 8009ee2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009ee4:	693b      	ldr	r3, [r7, #16]
 8009ee6:	3b01      	subs	r3, #1
 8009ee8:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8009eea:	697b      	ldr	r3, [r7, #20]
 8009eec:	3301      	adds	r3, #1
 8009eee:	617b      	str	r3, [r7, #20]
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	2b07      	cmp	r3, #7
 8009ef4:	d9c8      	bls.n	8009e88 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	68fa      	ldr	r2, [r7, #12]
 8009efa:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	693a      	ldr	r2, [r7, #16]
 8009f00:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8009f02:	bf00      	nop
 8009f04:	3718      	adds	r7, #24
 8009f06:	46bd      	mov	sp, r7
 8009f08:	bd80      	pop	{r7, pc}

08009f0a <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8009f0a:	b580      	push	{r7, lr}
 8009f0c:	b086      	sub	sp, #24
 8009f0e:	af00      	add	r7, sp, #0
 8009f10:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6a1b      	ldr	r3, [r3, #32]
 8009f16:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f1c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d043      	beq.n	8009fac <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8009f24:	2300      	movs	r3, #0
 8009f26:	617b      	str	r3, [r7, #20]
 8009f28:	e037      	b.n	8009f9a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	781b      	ldrb	r3, [r3, #0]
 8009f2e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	3301      	adds	r3, #1
 8009f34:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009f36:	693b      	ldr	r3, [r7, #16]
 8009f38:	3b01      	subs	r3, #1
 8009f3a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	781b      	ldrb	r3, [r3, #0]
 8009f40:	021a      	lsls	r2, r3, #8
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	4313      	orrs	r3, r2
 8009f46:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	3301      	adds	r3, #1
 8009f4c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009f4e:	693b      	ldr	r3, [r7, #16]
 8009f50:	3b01      	subs	r3, #1
 8009f52:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	781b      	ldrb	r3, [r3, #0]
 8009f58:	041a      	lsls	r2, r3, #16
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	4313      	orrs	r3, r2
 8009f5e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	3301      	adds	r3, #1
 8009f64:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	3b01      	subs	r3, #1
 8009f6a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	781b      	ldrb	r3, [r3, #0]
 8009f70:	061a      	lsls	r2, r3, #24
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	4313      	orrs	r3, r2
 8009f76:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	3b01      	subs	r3, #1
 8009f82:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f107 0208 	add.w	r2, r7, #8
 8009f8c:	4611      	mov	r1, r2
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f001 f878 	bl	800b084 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8009f94:	697b      	ldr	r3, [r7, #20]
 8009f96:	3301      	adds	r3, #1
 8009f98:	617b      	str	r3, [r7, #20]
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	2b07      	cmp	r3, #7
 8009f9e:	d9c4      	bls.n	8009f2a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	68fa      	ldr	r2, [r7, #12]
 8009fa4:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	693a      	ldr	r2, [r7, #16]
 8009faa:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8009fac:	bf00      	nop
 8009fae:	3718      	adds	r7, #24
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}

08009fb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b082      	sub	sp, #8
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d101      	bne.n	8009fc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009fc2:	2301      	movs	r3, #1
 8009fc4:	e041      	b.n	800a04a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fcc:	b2db      	uxtb	r3, r3
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d106      	bne.n	8009fe0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009fda:	6878      	ldr	r0, [r7, #4]
 8009fdc:	f7f9 fa84 	bl	80034e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2202      	movs	r2, #2
 8009fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681a      	ldr	r2, [r3, #0]
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	3304      	adds	r3, #4
 8009ff0:	4619      	mov	r1, r3
 8009ff2:	4610      	mov	r0, r2
 8009ff4:	f000 fc42 	bl	800a87c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2201      	movs	r2, #1
 8009ffc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2201      	movs	r2, #1
 800a004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2201      	movs	r2, #1
 800a00c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2201      	movs	r2, #1
 800a014:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2201      	movs	r2, #1
 800a01c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2201      	movs	r2, #1
 800a024:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2201      	movs	r2, #1
 800a02c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2201      	movs	r2, #1
 800a034:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2201      	movs	r2, #1
 800a03c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2201      	movs	r2, #1
 800a044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a048:	2300      	movs	r3, #0
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3708      	adds	r7, #8
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}
	...

0800a054 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a054:	b480      	push	{r7}
 800a056:	b085      	sub	sp, #20
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a062:	b2db      	uxtb	r3, r3
 800a064:	2b01      	cmp	r3, #1
 800a066:	d001      	beq.n	800a06c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a068:	2301      	movs	r3, #1
 800a06a:	e046      	b.n	800a0fa <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2202      	movs	r2, #2
 800a070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	4a23      	ldr	r2, [pc, #140]	; (800a108 <HAL_TIM_Base_Start+0xb4>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d022      	beq.n	800a0c4 <HAL_TIM_Base_Start+0x70>
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a086:	d01d      	beq.n	800a0c4 <HAL_TIM_Base_Start+0x70>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	4a1f      	ldr	r2, [pc, #124]	; (800a10c <HAL_TIM_Base_Start+0xb8>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d018      	beq.n	800a0c4 <HAL_TIM_Base_Start+0x70>
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	4a1e      	ldr	r2, [pc, #120]	; (800a110 <HAL_TIM_Base_Start+0xbc>)
 800a098:	4293      	cmp	r3, r2
 800a09a:	d013      	beq.n	800a0c4 <HAL_TIM_Base_Start+0x70>
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	4a1c      	ldr	r2, [pc, #112]	; (800a114 <HAL_TIM_Base_Start+0xc0>)
 800a0a2:	4293      	cmp	r3, r2
 800a0a4:	d00e      	beq.n	800a0c4 <HAL_TIM_Base_Start+0x70>
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	4a1b      	ldr	r2, [pc, #108]	; (800a118 <HAL_TIM_Base_Start+0xc4>)
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d009      	beq.n	800a0c4 <HAL_TIM_Base_Start+0x70>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	4a19      	ldr	r2, [pc, #100]	; (800a11c <HAL_TIM_Base_Start+0xc8>)
 800a0b6:	4293      	cmp	r3, r2
 800a0b8:	d004      	beq.n	800a0c4 <HAL_TIM_Base_Start+0x70>
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	4a18      	ldr	r2, [pc, #96]	; (800a120 <HAL_TIM_Base_Start+0xcc>)
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	d111      	bne.n	800a0e8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	689b      	ldr	r3, [r3, #8]
 800a0ca:	f003 0307 	and.w	r3, r3, #7
 800a0ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	2b06      	cmp	r3, #6
 800a0d4:	d010      	beq.n	800a0f8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	681a      	ldr	r2, [r3, #0]
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f042 0201 	orr.w	r2, r2, #1
 800a0e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0e6:	e007      	b.n	800a0f8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	681a      	ldr	r2, [r3, #0]
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f042 0201 	orr.w	r2, r2, #1
 800a0f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a0f8:	2300      	movs	r3, #0
}
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	3714      	adds	r7, #20
 800a0fe:	46bd      	mov	sp, r7
 800a100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a104:	4770      	bx	lr
 800a106:	bf00      	nop
 800a108:	40010000 	.word	0x40010000
 800a10c:	40000400 	.word	0x40000400
 800a110:	40000800 	.word	0x40000800
 800a114:	40000c00 	.word	0x40000c00
 800a118:	40010400 	.word	0x40010400
 800a11c:	40014000 	.word	0x40014000
 800a120:	40001800 	.word	0x40001800

0800a124 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800a124:	b480      	push	{r7}
 800a126:	b083      	sub	sp, #12
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	6a1a      	ldr	r2, [r3, #32]
 800a132:	f241 1311 	movw	r3, #4369	; 0x1111
 800a136:	4013      	ands	r3, r2
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d10f      	bne.n	800a15c <HAL_TIM_Base_Stop+0x38>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	6a1a      	ldr	r2, [r3, #32]
 800a142:	f240 4344 	movw	r3, #1092	; 0x444
 800a146:	4013      	ands	r3, r2
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d107      	bne.n	800a15c <HAL_TIM_Base_Stop+0x38>
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	681a      	ldr	r2, [r3, #0]
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f022 0201 	bic.w	r2, r2, #1
 800a15a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2201      	movs	r2, #1
 800a160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800a164:	2300      	movs	r3, #0
}
 800a166:	4618      	mov	r0, r3
 800a168:	370c      	adds	r7, #12
 800a16a:	46bd      	mov	sp, r7
 800a16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a170:	4770      	bx	lr
	...

0800a174 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a174:	b480      	push	{r7}
 800a176:	b085      	sub	sp, #20
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a182:	b2db      	uxtb	r3, r3
 800a184:	2b01      	cmp	r3, #1
 800a186:	d001      	beq.n	800a18c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a188:	2301      	movs	r3, #1
 800a18a:	e04e      	b.n	800a22a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2202      	movs	r2, #2
 800a190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	68da      	ldr	r2, [r3, #12]
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	f042 0201 	orr.w	r2, r2, #1
 800a1a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	4a23      	ldr	r2, [pc, #140]	; (800a238 <HAL_TIM_Base_Start_IT+0xc4>)
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	d022      	beq.n	800a1f4 <HAL_TIM_Base_Start_IT+0x80>
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1b6:	d01d      	beq.n	800a1f4 <HAL_TIM_Base_Start_IT+0x80>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	4a1f      	ldr	r2, [pc, #124]	; (800a23c <HAL_TIM_Base_Start_IT+0xc8>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d018      	beq.n	800a1f4 <HAL_TIM_Base_Start_IT+0x80>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	4a1e      	ldr	r2, [pc, #120]	; (800a240 <HAL_TIM_Base_Start_IT+0xcc>)
 800a1c8:	4293      	cmp	r3, r2
 800a1ca:	d013      	beq.n	800a1f4 <HAL_TIM_Base_Start_IT+0x80>
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4a1c      	ldr	r2, [pc, #112]	; (800a244 <HAL_TIM_Base_Start_IT+0xd0>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d00e      	beq.n	800a1f4 <HAL_TIM_Base_Start_IT+0x80>
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	4a1b      	ldr	r2, [pc, #108]	; (800a248 <HAL_TIM_Base_Start_IT+0xd4>)
 800a1dc:	4293      	cmp	r3, r2
 800a1de:	d009      	beq.n	800a1f4 <HAL_TIM_Base_Start_IT+0x80>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	4a19      	ldr	r2, [pc, #100]	; (800a24c <HAL_TIM_Base_Start_IT+0xd8>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d004      	beq.n	800a1f4 <HAL_TIM_Base_Start_IT+0x80>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	4a18      	ldr	r2, [pc, #96]	; (800a250 <HAL_TIM_Base_Start_IT+0xdc>)
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d111      	bne.n	800a218 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	689b      	ldr	r3, [r3, #8]
 800a1fa:	f003 0307 	and.w	r3, r3, #7
 800a1fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	2b06      	cmp	r3, #6
 800a204:	d010      	beq.n	800a228 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	681a      	ldr	r2, [r3, #0]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	f042 0201 	orr.w	r2, r2, #1
 800a214:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a216:	e007      	b.n	800a228 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	681a      	ldr	r2, [r3, #0]
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	f042 0201 	orr.w	r2, r2, #1
 800a226:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a228:	2300      	movs	r3, #0
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	3714      	adds	r7, #20
 800a22e:	46bd      	mov	sp, r7
 800a230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a234:	4770      	bx	lr
 800a236:	bf00      	nop
 800a238:	40010000 	.word	0x40010000
 800a23c:	40000400 	.word	0x40000400
 800a240:	40000800 	.word	0x40000800
 800a244:	40000c00 	.word	0x40000c00
 800a248:	40010400 	.word	0x40010400
 800a24c:	40014000 	.word	0x40014000
 800a250:	40001800 	.word	0x40001800

0800a254 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b082      	sub	sp, #8
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d101      	bne.n	800a266 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a262:	2301      	movs	r3, #1
 800a264:	e041      	b.n	800a2ea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a26c:	b2db      	uxtb	r3, r3
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d106      	bne.n	800a280 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2200      	movs	r2, #0
 800a276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f000 f839 	bl	800a2f2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2202      	movs	r2, #2
 800a284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681a      	ldr	r2, [r3, #0]
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	3304      	adds	r3, #4
 800a290:	4619      	mov	r1, r3
 800a292:	4610      	mov	r0, r2
 800a294:	f000 faf2 	bl	800a87c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2201      	movs	r2, #1
 800a29c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2201      	movs	r2, #1
 800a2a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2201      	movs	r2, #1
 800a2b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2201      	movs	r2, #1
 800a2bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2201      	movs	r2, #1
 800a2c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2201      	movs	r2, #1
 800a2d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2201      	movs	r2, #1
 800a2dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2201      	movs	r2, #1
 800a2e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a2e8:	2300      	movs	r3, #0
}
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	3708      	adds	r7, #8
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	bd80      	pop	{r7, pc}

0800a2f2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a2f2:	b480      	push	{r7}
 800a2f4:	b083      	sub	sp, #12
 800a2f6:	af00      	add	r7, sp, #0
 800a2f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a2fa:	bf00      	nop
 800a2fc:	370c      	adds	r7, #12
 800a2fe:	46bd      	mov	sp, r7
 800a300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a304:	4770      	bx	lr

0800a306 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a306:	b580      	push	{r7, lr}
 800a308:	b082      	sub	sp, #8
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	691b      	ldr	r3, [r3, #16]
 800a314:	f003 0302 	and.w	r3, r3, #2
 800a318:	2b02      	cmp	r3, #2
 800a31a:	d122      	bne.n	800a362 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	68db      	ldr	r3, [r3, #12]
 800a322:	f003 0302 	and.w	r3, r3, #2
 800a326:	2b02      	cmp	r3, #2
 800a328:	d11b      	bne.n	800a362 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	f06f 0202 	mvn.w	r2, #2
 800a332:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2201      	movs	r2, #1
 800a338:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	699b      	ldr	r3, [r3, #24]
 800a340:	f003 0303 	and.w	r3, r3, #3
 800a344:	2b00      	cmp	r3, #0
 800a346:	d003      	beq.n	800a350 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	f000 fa78 	bl	800a83e <HAL_TIM_IC_CaptureCallback>
 800a34e:	e005      	b.n	800a35c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a350:	6878      	ldr	r0, [r7, #4]
 800a352:	f000 fa6a 	bl	800a82a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a356:	6878      	ldr	r0, [r7, #4]
 800a358:	f000 fa7b 	bl	800a852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2200      	movs	r2, #0
 800a360:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	691b      	ldr	r3, [r3, #16]
 800a368:	f003 0304 	and.w	r3, r3, #4
 800a36c:	2b04      	cmp	r3, #4
 800a36e:	d122      	bne.n	800a3b6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	68db      	ldr	r3, [r3, #12]
 800a376:	f003 0304 	and.w	r3, r3, #4
 800a37a:	2b04      	cmp	r3, #4
 800a37c:	d11b      	bne.n	800a3b6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f06f 0204 	mvn.w	r2, #4
 800a386:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2202      	movs	r2, #2
 800a38c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	699b      	ldr	r3, [r3, #24]
 800a394:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d003      	beq.n	800a3a4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a39c:	6878      	ldr	r0, [r7, #4]
 800a39e:	f000 fa4e 	bl	800a83e <HAL_TIM_IC_CaptureCallback>
 800a3a2:	e005      	b.n	800a3b0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a3a4:	6878      	ldr	r0, [r7, #4]
 800a3a6:	f000 fa40 	bl	800a82a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a3aa:	6878      	ldr	r0, [r7, #4]
 800a3ac:	f000 fa51 	bl	800a852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	691b      	ldr	r3, [r3, #16]
 800a3bc:	f003 0308 	and.w	r3, r3, #8
 800a3c0:	2b08      	cmp	r3, #8
 800a3c2:	d122      	bne.n	800a40a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	68db      	ldr	r3, [r3, #12]
 800a3ca:	f003 0308 	and.w	r3, r3, #8
 800a3ce:	2b08      	cmp	r3, #8
 800a3d0:	d11b      	bne.n	800a40a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f06f 0208 	mvn.w	r2, #8
 800a3da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2204      	movs	r2, #4
 800a3e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	69db      	ldr	r3, [r3, #28]
 800a3e8:	f003 0303 	and.w	r3, r3, #3
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d003      	beq.n	800a3f8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f000 fa24 	bl	800a83e <HAL_TIM_IC_CaptureCallback>
 800a3f6:	e005      	b.n	800a404 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a3f8:	6878      	ldr	r0, [r7, #4]
 800a3fa:	f000 fa16 	bl	800a82a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 fa27 	bl	800a852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	2200      	movs	r2, #0
 800a408:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	691b      	ldr	r3, [r3, #16]
 800a410:	f003 0310 	and.w	r3, r3, #16
 800a414:	2b10      	cmp	r3, #16
 800a416:	d122      	bne.n	800a45e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	68db      	ldr	r3, [r3, #12]
 800a41e:	f003 0310 	and.w	r3, r3, #16
 800a422:	2b10      	cmp	r3, #16
 800a424:	d11b      	bne.n	800a45e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f06f 0210 	mvn.w	r2, #16
 800a42e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2208      	movs	r2, #8
 800a434:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	69db      	ldr	r3, [r3, #28]
 800a43c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a440:	2b00      	cmp	r3, #0
 800a442:	d003      	beq.n	800a44c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a444:	6878      	ldr	r0, [r7, #4]
 800a446:	f000 f9fa 	bl	800a83e <HAL_TIM_IC_CaptureCallback>
 800a44a:	e005      	b.n	800a458 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f000 f9ec 	bl	800a82a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f000 f9fd 	bl	800a852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2200      	movs	r2, #0
 800a45c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	691b      	ldr	r3, [r3, #16]
 800a464:	f003 0301 	and.w	r3, r3, #1
 800a468:	2b01      	cmp	r3, #1
 800a46a:	d10e      	bne.n	800a48a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	68db      	ldr	r3, [r3, #12]
 800a472:	f003 0301 	and.w	r3, r3, #1
 800a476:	2b01      	cmp	r3, #1
 800a478:	d107      	bne.n	800a48a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	f06f 0201 	mvn.w	r2, #1
 800a482:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a484:	6878      	ldr	r0, [r7, #4]
 800a486:	f7f7 ffb3 	bl	80023f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	691b      	ldr	r3, [r3, #16]
 800a490:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a494:	2b80      	cmp	r3, #128	; 0x80
 800a496:	d10e      	bne.n	800a4b6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	68db      	ldr	r3, [r3, #12]
 800a49e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4a2:	2b80      	cmp	r3, #128	; 0x80
 800a4a4:	d107      	bne.n	800a4b6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a4ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f000 fda5 	bl	800b000 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	691b      	ldr	r3, [r3, #16]
 800a4bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4c0:	2b40      	cmp	r3, #64	; 0x40
 800a4c2:	d10e      	bne.n	800a4e2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	68db      	ldr	r3, [r3, #12]
 800a4ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4ce:	2b40      	cmp	r3, #64	; 0x40
 800a4d0:	d107      	bne.n	800a4e2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a4da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f000 f9c2 	bl	800a866 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	691b      	ldr	r3, [r3, #16]
 800a4e8:	f003 0320 	and.w	r3, r3, #32
 800a4ec:	2b20      	cmp	r3, #32
 800a4ee:	d10e      	bne.n	800a50e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	68db      	ldr	r3, [r3, #12]
 800a4f6:	f003 0320 	and.w	r3, r3, #32
 800a4fa:	2b20      	cmp	r3, #32
 800a4fc:	d107      	bne.n	800a50e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f06f 0220 	mvn.w	r2, #32
 800a506:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f000 fd6f 	bl	800afec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a50e:	bf00      	nop
 800a510:	3708      	adds	r7, #8
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}
	...

0800a518 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b086      	sub	sp, #24
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	60f8      	str	r0, [r7, #12]
 800a520:	60b9      	str	r1, [r7, #8]
 800a522:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a524:	2300      	movs	r3, #0
 800a526:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a52e:	2b01      	cmp	r3, #1
 800a530:	d101      	bne.n	800a536 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a532:	2302      	movs	r3, #2
 800a534:	e0ae      	b.n	800a694 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	2201      	movs	r2, #1
 800a53a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2b0c      	cmp	r3, #12
 800a542:	f200 809f 	bhi.w	800a684 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800a546:	a201      	add	r2, pc, #4	; (adr r2, 800a54c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a54c:	0800a581 	.word	0x0800a581
 800a550:	0800a685 	.word	0x0800a685
 800a554:	0800a685 	.word	0x0800a685
 800a558:	0800a685 	.word	0x0800a685
 800a55c:	0800a5c1 	.word	0x0800a5c1
 800a560:	0800a685 	.word	0x0800a685
 800a564:	0800a685 	.word	0x0800a685
 800a568:	0800a685 	.word	0x0800a685
 800a56c:	0800a603 	.word	0x0800a603
 800a570:	0800a685 	.word	0x0800a685
 800a574:	0800a685 	.word	0x0800a685
 800a578:	0800a685 	.word	0x0800a685
 800a57c:	0800a643 	.word	0x0800a643
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	68b9      	ldr	r1, [r7, #8]
 800a586:	4618      	mov	r0, r3
 800a588:	f000 fa18 	bl	800a9bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	699a      	ldr	r2, [r3, #24]
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f042 0208 	orr.w	r2, r2, #8
 800a59a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	699a      	ldr	r2, [r3, #24]
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	f022 0204 	bic.w	r2, r2, #4
 800a5aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	6999      	ldr	r1, [r3, #24]
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	691a      	ldr	r2, [r3, #16]
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	430a      	orrs	r2, r1
 800a5bc:	619a      	str	r2, [r3, #24]
      break;
 800a5be:	e064      	b.n	800a68a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	68b9      	ldr	r1, [r7, #8]
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f000 fa68 	bl	800aa9c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	699a      	ldr	r2, [r3, #24]
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a5da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	699a      	ldr	r2, [r3, #24]
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a5ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	6999      	ldr	r1, [r3, #24]
 800a5f2:	68bb      	ldr	r3, [r7, #8]
 800a5f4:	691b      	ldr	r3, [r3, #16]
 800a5f6:	021a      	lsls	r2, r3, #8
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	430a      	orrs	r2, r1
 800a5fe:	619a      	str	r2, [r3, #24]
      break;
 800a600:	e043      	b.n	800a68a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	68b9      	ldr	r1, [r7, #8]
 800a608:	4618      	mov	r0, r3
 800a60a:	f000 fabd 	bl	800ab88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	69da      	ldr	r2, [r3, #28]
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	f042 0208 	orr.w	r2, r2, #8
 800a61c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	69da      	ldr	r2, [r3, #28]
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f022 0204 	bic.w	r2, r2, #4
 800a62c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	69d9      	ldr	r1, [r3, #28]
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	691a      	ldr	r2, [r3, #16]
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	430a      	orrs	r2, r1
 800a63e:	61da      	str	r2, [r3, #28]
      break;
 800a640:	e023      	b.n	800a68a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	68b9      	ldr	r1, [r7, #8]
 800a648:	4618      	mov	r0, r3
 800a64a:	f000 fb11 	bl	800ac70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	69da      	ldr	r2, [r3, #28]
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a65c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	69da      	ldr	r2, [r3, #28]
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a66c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	69d9      	ldr	r1, [r3, #28]
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	691b      	ldr	r3, [r3, #16]
 800a678:	021a      	lsls	r2, r3, #8
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	430a      	orrs	r2, r1
 800a680:	61da      	str	r2, [r3, #28]
      break;
 800a682:	e002      	b.n	800a68a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a684:	2301      	movs	r3, #1
 800a686:	75fb      	strb	r3, [r7, #23]
      break;
 800a688:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	2200      	movs	r2, #0
 800a68e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a692:	7dfb      	ldrb	r3, [r7, #23]
}
 800a694:	4618      	mov	r0, r3
 800a696:	3718      	adds	r7, #24
 800a698:	46bd      	mov	sp, r7
 800a69a:	bd80      	pop	{r7, pc}

0800a69c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b084      	sub	sp, #16
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
 800a6a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a6b0:	2b01      	cmp	r3, #1
 800a6b2:	d101      	bne.n	800a6b8 <HAL_TIM_ConfigClockSource+0x1c>
 800a6b4:	2302      	movs	r3, #2
 800a6b6:	e0b4      	b.n	800a822 <HAL_TIM_ConfigClockSource+0x186>
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2201      	movs	r2, #1
 800a6bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	2202      	movs	r2, #2
 800a6c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	689b      	ldr	r3, [r3, #8]
 800a6ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a6d0:	68bb      	ldr	r3, [r7, #8]
 800a6d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a6d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a6de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	68ba      	ldr	r2, [r7, #8]
 800a6e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a6f0:	d03e      	beq.n	800a770 <HAL_TIM_ConfigClockSource+0xd4>
 800a6f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a6f6:	f200 8087 	bhi.w	800a808 <HAL_TIM_ConfigClockSource+0x16c>
 800a6fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a6fe:	f000 8086 	beq.w	800a80e <HAL_TIM_ConfigClockSource+0x172>
 800a702:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a706:	d87f      	bhi.n	800a808 <HAL_TIM_ConfigClockSource+0x16c>
 800a708:	2b70      	cmp	r3, #112	; 0x70
 800a70a:	d01a      	beq.n	800a742 <HAL_TIM_ConfigClockSource+0xa6>
 800a70c:	2b70      	cmp	r3, #112	; 0x70
 800a70e:	d87b      	bhi.n	800a808 <HAL_TIM_ConfigClockSource+0x16c>
 800a710:	2b60      	cmp	r3, #96	; 0x60
 800a712:	d050      	beq.n	800a7b6 <HAL_TIM_ConfigClockSource+0x11a>
 800a714:	2b60      	cmp	r3, #96	; 0x60
 800a716:	d877      	bhi.n	800a808 <HAL_TIM_ConfigClockSource+0x16c>
 800a718:	2b50      	cmp	r3, #80	; 0x50
 800a71a:	d03c      	beq.n	800a796 <HAL_TIM_ConfigClockSource+0xfa>
 800a71c:	2b50      	cmp	r3, #80	; 0x50
 800a71e:	d873      	bhi.n	800a808 <HAL_TIM_ConfigClockSource+0x16c>
 800a720:	2b40      	cmp	r3, #64	; 0x40
 800a722:	d058      	beq.n	800a7d6 <HAL_TIM_ConfigClockSource+0x13a>
 800a724:	2b40      	cmp	r3, #64	; 0x40
 800a726:	d86f      	bhi.n	800a808 <HAL_TIM_ConfigClockSource+0x16c>
 800a728:	2b30      	cmp	r3, #48	; 0x30
 800a72a:	d064      	beq.n	800a7f6 <HAL_TIM_ConfigClockSource+0x15a>
 800a72c:	2b30      	cmp	r3, #48	; 0x30
 800a72e:	d86b      	bhi.n	800a808 <HAL_TIM_ConfigClockSource+0x16c>
 800a730:	2b20      	cmp	r3, #32
 800a732:	d060      	beq.n	800a7f6 <HAL_TIM_ConfigClockSource+0x15a>
 800a734:	2b20      	cmp	r3, #32
 800a736:	d867      	bhi.n	800a808 <HAL_TIM_ConfigClockSource+0x16c>
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d05c      	beq.n	800a7f6 <HAL_TIM_ConfigClockSource+0x15a>
 800a73c:	2b10      	cmp	r3, #16
 800a73e:	d05a      	beq.n	800a7f6 <HAL_TIM_ConfigClockSource+0x15a>
 800a740:	e062      	b.n	800a808 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	6818      	ldr	r0, [r3, #0]
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	6899      	ldr	r1, [r3, #8]
 800a74a:	683b      	ldr	r3, [r7, #0]
 800a74c:	685a      	ldr	r2, [r3, #4]
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	68db      	ldr	r3, [r3, #12]
 800a752:	f000 fb5d 	bl	800ae10 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	689b      	ldr	r3, [r3, #8]
 800a75c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a75e:	68bb      	ldr	r3, [r7, #8]
 800a760:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a764:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	68ba      	ldr	r2, [r7, #8]
 800a76c:	609a      	str	r2, [r3, #8]
      break;
 800a76e:	e04f      	b.n	800a810 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	6818      	ldr	r0, [r3, #0]
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	6899      	ldr	r1, [r3, #8]
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	685a      	ldr	r2, [r3, #4]
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	68db      	ldr	r3, [r3, #12]
 800a780:	f000 fb46 	bl	800ae10 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	689a      	ldr	r2, [r3, #8]
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a792:	609a      	str	r2, [r3, #8]
      break;
 800a794:	e03c      	b.n	800a810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6818      	ldr	r0, [r3, #0]
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	6859      	ldr	r1, [r3, #4]
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	68db      	ldr	r3, [r3, #12]
 800a7a2:	461a      	mov	r2, r3
 800a7a4:	f000 faba 	bl	800ad1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	2150      	movs	r1, #80	; 0x50
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	f000 fb13 	bl	800adda <TIM_ITRx_SetConfig>
      break;
 800a7b4:	e02c      	b.n	800a810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6818      	ldr	r0, [r3, #0]
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	6859      	ldr	r1, [r3, #4]
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	68db      	ldr	r3, [r3, #12]
 800a7c2:	461a      	mov	r2, r3
 800a7c4:	f000 fad9 	bl	800ad7a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	2160      	movs	r1, #96	; 0x60
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	f000 fb03 	bl	800adda <TIM_ITRx_SetConfig>
      break;
 800a7d4:	e01c      	b.n	800a810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	6818      	ldr	r0, [r3, #0]
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	6859      	ldr	r1, [r3, #4]
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	68db      	ldr	r3, [r3, #12]
 800a7e2:	461a      	mov	r2, r3
 800a7e4:	f000 fa9a 	bl	800ad1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	2140      	movs	r1, #64	; 0x40
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f000 faf3 	bl	800adda <TIM_ITRx_SetConfig>
      break;
 800a7f4:	e00c      	b.n	800a810 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681a      	ldr	r2, [r3, #0]
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	4619      	mov	r1, r3
 800a800:	4610      	mov	r0, r2
 800a802:	f000 faea 	bl	800adda <TIM_ITRx_SetConfig>
      break;
 800a806:	e003      	b.n	800a810 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a808:	2301      	movs	r3, #1
 800a80a:	73fb      	strb	r3, [r7, #15]
      break;
 800a80c:	e000      	b.n	800a810 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a80e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2201      	movs	r2, #1
 800a814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2200      	movs	r2, #0
 800a81c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a820:	7bfb      	ldrb	r3, [r7, #15]
}
 800a822:	4618      	mov	r0, r3
 800a824:	3710      	adds	r7, #16
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}

0800a82a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a82a:	b480      	push	{r7}
 800a82c:	b083      	sub	sp, #12
 800a82e:	af00      	add	r7, sp, #0
 800a830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a832:	bf00      	nop
 800a834:	370c      	adds	r7, #12
 800a836:	46bd      	mov	sp, r7
 800a838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83c:	4770      	bx	lr

0800a83e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a83e:	b480      	push	{r7}
 800a840:	b083      	sub	sp, #12
 800a842:	af00      	add	r7, sp, #0
 800a844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a846:	bf00      	nop
 800a848:	370c      	adds	r7, #12
 800a84a:	46bd      	mov	sp, r7
 800a84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a850:	4770      	bx	lr

0800a852 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a852:	b480      	push	{r7}
 800a854:	b083      	sub	sp, #12
 800a856:	af00      	add	r7, sp, #0
 800a858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a85a:	bf00      	nop
 800a85c:	370c      	adds	r7, #12
 800a85e:	46bd      	mov	sp, r7
 800a860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a864:	4770      	bx	lr

0800a866 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a866:	b480      	push	{r7}
 800a868:	b083      	sub	sp, #12
 800a86a:	af00      	add	r7, sp, #0
 800a86c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a86e:	bf00      	nop
 800a870:	370c      	adds	r7, #12
 800a872:	46bd      	mov	sp, r7
 800a874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a878:	4770      	bx	lr
	...

0800a87c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a87c:	b480      	push	{r7}
 800a87e:	b085      	sub	sp, #20
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
 800a884:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	4a40      	ldr	r2, [pc, #256]	; (800a990 <TIM_Base_SetConfig+0x114>)
 800a890:	4293      	cmp	r3, r2
 800a892:	d013      	beq.n	800a8bc <TIM_Base_SetConfig+0x40>
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a89a:	d00f      	beq.n	800a8bc <TIM_Base_SetConfig+0x40>
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	4a3d      	ldr	r2, [pc, #244]	; (800a994 <TIM_Base_SetConfig+0x118>)
 800a8a0:	4293      	cmp	r3, r2
 800a8a2:	d00b      	beq.n	800a8bc <TIM_Base_SetConfig+0x40>
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	4a3c      	ldr	r2, [pc, #240]	; (800a998 <TIM_Base_SetConfig+0x11c>)
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d007      	beq.n	800a8bc <TIM_Base_SetConfig+0x40>
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	4a3b      	ldr	r2, [pc, #236]	; (800a99c <TIM_Base_SetConfig+0x120>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d003      	beq.n	800a8bc <TIM_Base_SetConfig+0x40>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	4a3a      	ldr	r2, [pc, #232]	; (800a9a0 <TIM_Base_SetConfig+0x124>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d108      	bne.n	800a8ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	685b      	ldr	r3, [r3, #4]
 800a8c8:	68fa      	ldr	r2, [r7, #12]
 800a8ca:	4313      	orrs	r3, r2
 800a8cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	4a2f      	ldr	r2, [pc, #188]	; (800a990 <TIM_Base_SetConfig+0x114>)
 800a8d2:	4293      	cmp	r3, r2
 800a8d4:	d02b      	beq.n	800a92e <TIM_Base_SetConfig+0xb2>
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8dc:	d027      	beq.n	800a92e <TIM_Base_SetConfig+0xb2>
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	4a2c      	ldr	r2, [pc, #176]	; (800a994 <TIM_Base_SetConfig+0x118>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d023      	beq.n	800a92e <TIM_Base_SetConfig+0xb2>
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	4a2b      	ldr	r2, [pc, #172]	; (800a998 <TIM_Base_SetConfig+0x11c>)
 800a8ea:	4293      	cmp	r3, r2
 800a8ec:	d01f      	beq.n	800a92e <TIM_Base_SetConfig+0xb2>
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	4a2a      	ldr	r2, [pc, #168]	; (800a99c <TIM_Base_SetConfig+0x120>)
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	d01b      	beq.n	800a92e <TIM_Base_SetConfig+0xb2>
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	4a29      	ldr	r2, [pc, #164]	; (800a9a0 <TIM_Base_SetConfig+0x124>)
 800a8fa:	4293      	cmp	r3, r2
 800a8fc:	d017      	beq.n	800a92e <TIM_Base_SetConfig+0xb2>
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	4a28      	ldr	r2, [pc, #160]	; (800a9a4 <TIM_Base_SetConfig+0x128>)
 800a902:	4293      	cmp	r3, r2
 800a904:	d013      	beq.n	800a92e <TIM_Base_SetConfig+0xb2>
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	4a27      	ldr	r2, [pc, #156]	; (800a9a8 <TIM_Base_SetConfig+0x12c>)
 800a90a:	4293      	cmp	r3, r2
 800a90c:	d00f      	beq.n	800a92e <TIM_Base_SetConfig+0xb2>
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	4a26      	ldr	r2, [pc, #152]	; (800a9ac <TIM_Base_SetConfig+0x130>)
 800a912:	4293      	cmp	r3, r2
 800a914:	d00b      	beq.n	800a92e <TIM_Base_SetConfig+0xb2>
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	4a25      	ldr	r2, [pc, #148]	; (800a9b0 <TIM_Base_SetConfig+0x134>)
 800a91a:	4293      	cmp	r3, r2
 800a91c:	d007      	beq.n	800a92e <TIM_Base_SetConfig+0xb2>
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	4a24      	ldr	r2, [pc, #144]	; (800a9b4 <TIM_Base_SetConfig+0x138>)
 800a922:	4293      	cmp	r3, r2
 800a924:	d003      	beq.n	800a92e <TIM_Base_SetConfig+0xb2>
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	4a23      	ldr	r2, [pc, #140]	; (800a9b8 <TIM_Base_SetConfig+0x13c>)
 800a92a:	4293      	cmp	r3, r2
 800a92c:	d108      	bne.n	800a940 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a934:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	68db      	ldr	r3, [r3, #12]
 800a93a:	68fa      	ldr	r2, [r7, #12]
 800a93c:	4313      	orrs	r3, r2
 800a93e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	695b      	ldr	r3, [r3, #20]
 800a94a:	4313      	orrs	r3, r2
 800a94c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	68fa      	ldr	r2, [r7, #12]
 800a952:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	689a      	ldr	r2, [r3, #8]
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a95c:	683b      	ldr	r3, [r7, #0]
 800a95e:	681a      	ldr	r2, [r3, #0]
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	4a0a      	ldr	r2, [pc, #40]	; (800a990 <TIM_Base_SetConfig+0x114>)
 800a968:	4293      	cmp	r3, r2
 800a96a:	d003      	beq.n	800a974 <TIM_Base_SetConfig+0xf8>
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	4a0c      	ldr	r2, [pc, #48]	; (800a9a0 <TIM_Base_SetConfig+0x124>)
 800a970:	4293      	cmp	r3, r2
 800a972:	d103      	bne.n	800a97c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	691a      	ldr	r2, [r3, #16]
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2201      	movs	r2, #1
 800a980:	615a      	str	r2, [r3, #20]
}
 800a982:	bf00      	nop
 800a984:	3714      	adds	r7, #20
 800a986:	46bd      	mov	sp, r7
 800a988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98c:	4770      	bx	lr
 800a98e:	bf00      	nop
 800a990:	40010000 	.word	0x40010000
 800a994:	40000400 	.word	0x40000400
 800a998:	40000800 	.word	0x40000800
 800a99c:	40000c00 	.word	0x40000c00
 800a9a0:	40010400 	.word	0x40010400
 800a9a4:	40014000 	.word	0x40014000
 800a9a8:	40014400 	.word	0x40014400
 800a9ac:	40014800 	.word	0x40014800
 800a9b0:	40001800 	.word	0x40001800
 800a9b4:	40001c00 	.word	0x40001c00
 800a9b8:	40002000 	.word	0x40002000

0800a9bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a9bc:	b480      	push	{r7}
 800a9be:	b087      	sub	sp, #28
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
 800a9c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	6a1b      	ldr	r3, [r3, #32]
 800a9ca:	f023 0201 	bic.w	r2, r3, #1
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6a1b      	ldr	r3, [r3, #32]
 800a9d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	685b      	ldr	r3, [r3, #4]
 800a9dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	699b      	ldr	r3, [r3, #24]
 800a9e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	f023 0303 	bic.w	r3, r3, #3
 800a9f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	68fa      	ldr	r2, [r7, #12]
 800a9fa:	4313      	orrs	r3, r2
 800a9fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a9fe:	697b      	ldr	r3, [r7, #20]
 800aa00:	f023 0302 	bic.w	r3, r3, #2
 800aa04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	689b      	ldr	r3, [r3, #8]
 800aa0a:	697a      	ldr	r2, [r7, #20]
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	4a20      	ldr	r2, [pc, #128]	; (800aa94 <TIM_OC1_SetConfig+0xd8>)
 800aa14:	4293      	cmp	r3, r2
 800aa16:	d003      	beq.n	800aa20 <TIM_OC1_SetConfig+0x64>
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	4a1f      	ldr	r2, [pc, #124]	; (800aa98 <TIM_OC1_SetConfig+0xdc>)
 800aa1c:	4293      	cmp	r3, r2
 800aa1e:	d10c      	bne.n	800aa3a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800aa20:	697b      	ldr	r3, [r7, #20]
 800aa22:	f023 0308 	bic.w	r3, r3, #8
 800aa26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	68db      	ldr	r3, [r3, #12]
 800aa2c:	697a      	ldr	r2, [r7, #20]
 800aa2e:	4313      	orrs	r3, r2
 800aa30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aa32:	697b      	ldr	r3, [r7, #20]
 800aa34:	f023 0304 	bic.w	r3, r3, #4
 800aa38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	4a15      	ldr	r2, [pc, #84]	; (800aa94 <TIM_OC1_SetConfig+0xd8>)
 800aa3e:	4293      	cmp	r3, r2
 800aa40:	d003      	beq.n	800aa4a <TIM_OC1_SetConfig+0x8e>
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	4a14      	ldr	r2, [pc, #80]	; (800aa98 <TIM_OC1_SetConfig+0xdc>)
 800aa46:	4293      	cmp	r3, r2
 800aa48:	d111      	bne.n	800aa6e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800aa4a:	693b      	ldr	r3, [r7, #16]
 800aa4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aa50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800aa52:	693b      	ldr	r3, [r7, #16]
 800aa54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800aa58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	695b      	ldr	r3, [r3, #20]
 800aa5e:	693a      	ldr	r2, [r7, #16]
 800aa60:	4313      	orrs	r3, r2
 800aa62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	699b      	ldr	r3, [r3, #24]
 800aa68:	693a      	ldr	r2, [r7, #16]
 800aa6a:	4313      	orrs	r3, r2
 800aa6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	693a      	ldr	r2, [r7, #16]
 800aa72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	68fa      	ldr	r2, [r7, #12]
 800aa78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	685a      	ldr	r2, [r3, #4]
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	697a      	ldr	r2, [r7, #20]
 800aa86:	621a      	str	r2, [r3, #32]
}
 800aa88:	bf00      	nop
 800aa8a:	371c      	adds	r7, #28
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa92:	4770      	bx	lr
 800aa94:	40010000 	.word	0x40010000
 800aa98:	40010400 	.word	0x40010400

0800aa9c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aa9c:	b480      	push	{r7}
 800aa9e:	b087      	sub	sp, #28
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
 800aaa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6a1b      	ldr	r3, [r3, #32]
 800aaaa:	f023 0210 	bic.w	r2, r3, #16
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6a1b      	ldr	r3, [r3, #32]
 800aab6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	685b      	ldr	r3, [r3, #4]
 800aabc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	699b      	ldr	r3, [r3, #24]
 800aac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aaca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aad2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	021b      	lsls	r3, r3, #8
 800aada:	68fa      	ldr	r2, [r7, #12]
 800aadc:	4313      	orrs	r3, r2
 800aade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800aae0:	697b      	ldr	r3, [r7, #20]
 800aae2:	f023 0320 	bic.w	r3, r3, #32
 800aae6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	689b      	ldr	r3, [r3, #8]
 800aaec:	011b      	lsls	r3, r3, #4
 800aaee:	697a      	ldr	r2, [r7, #20]
 800aaf0:	4313      	orrs	r3, r2
 800aaf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	4a22      	ldr	r2, [pc, #136]	; (800ab80 <TIM_OC2_SetConfig+0xe4>)
 800aaf8:	4293      	cmp	r3, r2
 800aafa:	d003      	beq.n	800ab04 <TIM_OC2_SetConfig+0x68>
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	4a21      	ldr	r2, [pc, #132]	; (800ab84 <TIM_OC2_SetConfig+0xe8>)
 800ab00:	4293      	cmp	r3, r2
 800ab02:	d10d      	bne.n	800ab20 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ab04:	697b      	ldr	r3, [r7, #20]
 800ab06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ab0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	68db      	ldr	r3, [r3, #12]
 800ab10:	011b      	lsls	r3, r3, #4
 800ab12:	697a      	ldr	r2, [r7, #20]
 800ab14:	4313      	orrs	r3, r2
 800ab16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ab18:	697b      	ldr	r3, [r7, #20]
 800ab1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ab1e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	4a17      	ldr	r2, [pc, #92]	; (800ab80 <TIM_OC2_SetConfig+0xe4>)
 800ab24:	4293      	cmp	r3, r2
 800ab26:	d003      	beq.n	800ab30 <TIM_OC2_SetConfig+0x94>
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	4a16      	ldr	r2, [pc, #88]	; (800ab84 <TIM_OC2_SetConfig+0xe8>)
 800ab2c:	4293      	cmp	r3, r2
 800ab2e:	d113      	bne.n	800ab58 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ab30:	693b      	ldr	r3, [r7, #16]
 800ab32:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ab36:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ab38:	693b      	ldr	r3, [r7, #16]
 800ab3a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ab3e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ab40:	683b      	ldr	r3, [r7, #0]
 800ab42:	695b      	ldr	r3, [r3, #20]
 800ab44:	009b      	lsls	r3, r3, #2
 800ab46:	693a      	ldr	r2, [r7, #16]
 800ab48:	4313      	orrs	r3, r2
 800ab4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	699b      	ldr	r3, [r3, #24]
 800ab50:	009b      	lsls	r3, r3, #2
 800ab52:	693a      	ldr	r2, [r7, #16]
 800ab54:	4313      	orrs	r3, r2
 800ab56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	693a      	ldr	r2, [r7, #16]
 800ab5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	68fa      	ldr	r2, [r7, #12]
 800ab62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	685a      	ldr	r2, [r3, #4]
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	697a      	ldr	r2, [r7, #20]
 800ab70:	621a      	str	r2, [r3, #32]
}
 800ab72:	bf00      	nop
 800ab74:	371c      	adds	r7, #28
 800ab76:	46bd      	mov	sp, r7
 800ab78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7c:	4770      	bx	lr
 800ab7e:	bf00      	nop
 800ab80:	40010000 	.word	0x40010000
 800ab84:	40010400 	.word	0x40010400

0800ab88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ab88:	b480      	push	{r7}
 800ab8a:	b087      	sub	sp, #28
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
 800ab90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6a1b      	ldr	r3, [r3, #32]
 800ab96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	6a1b      	ldr	r3, [r3, #32]
 800aba2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	685b      	ldr	r3, [r3, #4]
 800aba8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	69db      	ldr	r3, [r3, #28]
 800abae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800abb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	f023 0303 	bic.w	r3, r3, #3
 800abbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	68fa      	ldr	r2, [r7, #12]
 800abc6:	4313      	orrs	r3, r2
 800abc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800abca:	697b      	ldr	r3, [r7, #20]
 800abcc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800abd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	689b      	ldr	r3, [r3, #8]
 800abd6:	021b      	lsls	r3, r3, #8
 800abd8:	697a      	ldr	r2, [r7, #20]
 800abda:	4313      	orrs	r3, r2
 800abdc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	4a21      	ldr	r2, [pc, #132]	; (800ac68 <TIM_OC3_SetConfig+0xe0>)
 800abe2:	4293      	cmp	r3, r2
 800abe4:	d003      	beq.n	800abee <TIM_OC3_SetConfig+0x66>
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	4a20      	ldr	r2, [pc, #128]	; (800ac6c <TIM_OC3_SetConfig+0xe4>)
 800abea:	4293      	cmp	r3, r2
 800abec:	d10d      	bne.n	800ac0a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800abee:	697b      	ldr	r3, [r7, #20]
 800abf0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800abf4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800abf6:	683b      	ldr	r3, [r7, #0]
 800abf8:	68db      	ldr	r3, [r3, #12]
 800abfa:	021b      	lsls	r3, r3, #8
 800abfc:	697a      	ldr	r2, [r7, #20]
 800abfe:	4313      	orrs	r3, r2
 800ac00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ac02:	697b      	ldr	r3, [r7, #20]
 800ac04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ac08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	4a16      	ldr	r2, [pc, #88]	; (800ac68 <TIM_OC3_SetConfig+0xe0>)
 800ac0e:	4293      	cmp	r3, r2
 800ac10:	d003      	beq.n	800ac1a <TIM_OC3_SetConfig+0x92>
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	4a15      	ldr	r2, [pc, #84]	; (800ac6c <TIM_OC3_SetConfig+0xe4>)
 800ac16:	4293      	cmp	r3, r2
 800ac18:	d113      	bne.n	800ac42 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ac1a:	693b      	ldr	r3, [r7, #16]
 800ac1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ac20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ac22:	693b      	ldr	r3, [r7, #16]
 800ac24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ac28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	695b      	ldr	r3, [r3, #20]
 800ac2e:	011b      	lsls	r3, r3, #4
 800ac30:	693a      	ldr	r2, [r7, #16]
 800ac32:	4313      	orrs	r3, r2
 800ac34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ac36:	683b      	ldr	r3, [r7, #0]
 800ac38:	699b      	ldr	r3, [r3, #24]
 800ac3a:	011b      	lsls	r3, r3, #4
 800ac3c:	693a      	ldr	r2, [r7, #16]
 800ac3e:	4313      	orrs	r3, r2
 800ac40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	693a      	ldr	r2, [r7, #16]
 800ac46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	68fa      	ldr	r2, [r7, #12]
 800ac4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ac4e:	683b      	ldr	r3, [r7, #0]
 800ac50:	685a      	ldr	r2, [r3, #4]
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	697a      	ldr	r2, [r7, #20]
 800ac5a:	621a      	str	r2, [r3, #32]
}
 800ac5c:	bf00      	nop
 800ac5e:	371c      	adds	r7, #28
 800ac60:	46bd      	mov	sp, r7
 800ac62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac66:	4770      	bx	lr
 800ac68:	40010000 	.word	0x40010000
 800ac6c:	40010400 	.word	0x40010400

0800ac70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ac70:	b480      	push	{r7}
 800ac72:	b087      	sub	sp, #28
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
 800ac78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6a1b      	ldr	r3, [r3, #32]
 800ac7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6a1b      	ldr	r3, [r3, #32]
 800ac8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	685b      	ldr	r3, [r3, #4]
 800ac90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	69db      	ldr	r3, [r3, #28]
 800ac96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ac9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aca6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	021b      	lsls	r3, r3, #8
 800acae:	68fa      	ldr	r2, [r7, #12]
 800acb0:	4313      	orrs	r3, r2
 800acb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800acb4:	693b      	ldr	r3, [r7, #16]
 800acb6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800acba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	689b      	ldr	r3, [r3, #8]
 800acc0:	031b      	lsls	r3, r3, #12
 800acc2:	693a      	ldr	r2, [r7, #16]
 800acc4:	4313      	orrs	r3, r2
 800acc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	4a12      	ldr	r2, [pc, #72]	; (800ad14 <TIM_OC4_SetConfig+0xa4>)
 800accc:	4293      	cmp	r3, r2
 800acce:	d003      	beq.n	800acd8 <TIM_OC4_SetConfig+0x68>
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	4a11      	ldr	r2, [pc, #68]	; (800ad18 <TIM_OC4_SetConfig+0xa8>)
 800acd4:	4293      	cmp	r3, r2
 800acd6:	d109      	bne.n	800acec <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800acd8:	697b      	ldr	r3, [r7, #20]
 800acda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800acde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	695b      	ldr	r3, [r3, #20]
 800ace4:	019b      	lsls	r3, r3, #6
 800ace6:	697a      	ldr	r2, [r7, #20]
 800ace8:	4313      	orrs	r3, r2
 800acea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	697a      	ldr	r2, [r7, #20]
 800acf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	68fa      	ldr	r2, [r7, #12]
 800acf6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	685a      	ldr	r2, [r3, #4]
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	693a      	ldr	r2, [r7, #16]
 800ad04:	621a      	str	r2, [r3, #32]
}
 800ad06:	bf00      	nop
 800ad08:	371c      	adds	r7, #28
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad10:	4770      	bx	lr
 800ad12:	bf00      	nop
 800ad14:	40010000 	.word	0x40010000
 800ad18:	40010400 	.word	0x40010400

0800ad1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	b087      	sub	sp, #28
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	60f8      	str	r0, [r7, #12]
 800ad24:	60b9      	str	r1, [r7, #8]
 800ad26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	6a1b      	ldr	r3, [r3, #32]
 800ad2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	6a1b      	ldr	r3, [r3, #32]
 800ad32:	f023 0201 	bic.w	r2, r3, #1
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	699b      	ldr	r3, [r3, #24]
 800ad3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ad40:	693b      	ldr	r3, [r7, #16]
 800ad42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ad46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	011b      	lsls	r3, r3, #4
 800ad4c:	693a      	ldr	r2, [r7, #16]
 800ad4e:	4313      	orrs	r3, r2
 800ad50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	f023 030a 	bic.w	r3, r3, #10
 800ad58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ad5a:	697a      	ldr	r2, [r7, #20]
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	4313      	orrs	r3, r2
 800ad60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	693a      	ldr	r2, [r7, #16]
 800ad66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	697a      	ldr	r2, [r7, #20]
 800ad6c:	621a      	str	r2, [r3, #32]
}
 800ad6e:	bf00      	nop
 800ad70:	371c      	adds	r7, #28
 800ad72:	46bd      	mov	sp, r7
 800ad74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad78:	4770      	bx	lr

0800ad7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ad7a:	b480      	push	{r7}
 800ad7c:	b087      	sub	sp, #28
 800ad7e:	af00      	add	r7, sp, #0
 800ad80:	60f8      	str	r0, [r7, #12]
 800ad82:	60b9      	str	r1, [r7, #8]
 800ad84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	6a1b      	ldr	r3, [r3, #32]
 800ad8a:	f023 0210 	bic.w	r2, r3, #16
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	699b      	ldr	r3, [r3, #24]
 800ad96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	6a1b      	ldr	r3, [r3, #32]
 800ad9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ada4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	031b      	lsls	r3, r3, #12
 800adaa:	697a      	ldr	r2, [r7, #20]
 800adac:	4313      	orrs	r3, r2
 800adae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800adb0:	693b      	ldr	r3, [r7, #16]
 800adb2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800adb6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	011b      	lsls	r3, r3, #4
 800adbc:	693a      	ldr	r2, [r7, #16]
 800adbe:	4313      	orrs	r3, r2
 800adc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	697a      	ldr	r2, [r7, #20]
 800adc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	693a      	ldr	r2, [r7, #16]
 800adcc:	621a      	str	r2, [r3, #32]
}
 800adce:	bf00      	nop
 800add0:	371c      	adds	r7, #28
 800add2:	46bd      	mov	sp, r7
 800add4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add8:	4770      	bx	lr

0800adda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800adda:	b480      	push	{r7}
 800addc:	b085      	sub	sp, #20
 800adde:	af00      	add	r7, sp, #0
 800ade0:	6078      	str	r0, [r7, #4]
 800ade2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	689b      	ldr	r3, [r3, #8]
 800ade8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800adf2:	683a      	ldr	r2, [r7, #0]
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	4313      	orrs	r3, r2
 800adf8:	f043 0307 	orr.w	r3, r3, #7
 800adfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	68fa      	ldr	r2, [r7, #12]
 800ae02:	609a      	str	r2, [r3, #8]
}
 800ae04:	bf00      	nop
 800ae06:	3714      	adds	r7, #20
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0e:	4770      	bx	lr

0800ae10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b087      	sub	sp, #28
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	60f8      	str	r0, [r7, #12]
 800ae18:	60b9      	str	r1, [r7, #8]
 800ae1a:	607a      	str	r2, [r7, #4]
 800ae1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	689b      	ldr	r3, [r3, #8]
 800ae22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ae2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	021a      	lsls	r2, r3, #8
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	431a      	orrs	r2, r3
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	4313      	orrs	r3, r2
 800ae38:	697a      	ldr	r2, [r7, #20]
 800ae3a:	4313      	orrs	r3, r2
 800ae3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	697a      	ldr	r2, [r7, #20]
 800ae42:	609a      	str	r2, [r3, #8]
}
 800ae44:	bf00      	nop
 800ae46:	371c      	adds	r7, #28
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4e:	4770      	bx	lr

0800ae50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b085      	sub	sp, #20
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
 800ae58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ae60:	2b01      	cmp	r3, #1
 800ae62:	d101      	bne.n	800ae68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ae64:	2302      	movs	r3, #2
 800ae66:	e05a      	b.n	800af1e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2202      	movs	r2, #2
 800ae74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	685b      	ldr	r3, [r3, #4]
 800ae7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	689b      	ldr	r3, [r3, #8]
 800ae86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	68fa      	ldr	r2, [r7, #12]
 800ae96:	4313      	orrs	r3, r2
 800ae98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	68fa      	ldr	r2, [r7, #12]
 800aea0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	4a21      	ldr	r2, [pc, #132]	; (800af2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800aea8:	4293      	cmp	r3, r2
 800aeaa:	d022      	beq.n	800aef2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aeb4:	d01d      	beq.n	800aef2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	4a1d      	ldr	r2, [pc, #116]	; (800af30 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800aebc:	4293      	cmp	r3, r2
 800aebe:	d018      	beq.n	800aef2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	4a1b      	ldr	r2, [pc, #108]	; (800af34 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d013      	beq.n	800aef2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	4a1a      	ldr	r2, [pc, #104]	; (800af38 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d00e      	beq.n	800aef2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	4a18      	ldr	r2, [pc, #96]	; (800af3c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d009      	beq.n	800aef2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	4a17      	ldr	r2, [pc, #92]	; (800af40 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d004      	beq.n	800aef2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	4a15      	ldr	r2, [pc, #84]	; (800af44 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d10c      	bne.n	800af0c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aef2:	68bb      	ldr	r3, [r7, #8]
 800aef4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aef8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	685b      	ldr	r3, [r3, #4]
 800aefe:	68ba      	ldr	r2, [r7, #8]
 800af00:	4313      	orrs	r3, r2
 800af02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	68ba      	ldr	r2, [r7, #8]
 800af0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2201      	movs	r2, #1
 800af10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2200      	movs	r2, #0
 800af18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800af1c:	2300      	movs	r3, #0
}
 800af1e:	4618      	mov	r0, r3
 800af20:	3714      	adds	r7, #20
 800af22:	46bd      	mov	sp, r7
 800af24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af28:	4770      	bx	lr
 800af2a:	bf00      	nop
 800af2c:	40010000 	.word	0x40010000
 800af30:	40000400 	.word	0x40000400
 800af34:	40000800 	.word	0x40000800
 800af38:	40000c00 	.word	0x40000c00
 800af3c:	40010400 	.word	0x40010400
 800af40:	40014000 	.word	0x40014000
 800af44:	40001800 	.word	0x40001800

0800af48 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800af48:	b480      	push	{r7}
 800af4a:	b085      	sub	sp, #20
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
 800af50:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800af52:	2300      	movs	r3, #0
 800af54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800af5c:	2b01      	cmp	r3, #1
 800af5e:	d101      	bne.n	800af64 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800af60:	2302      	movs	r3, #2
 800af62:	e03d      	b.n	800afe0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	2201      	movs	r2, #1
 800af68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	68db      	ldr	r3, [r3, #12]
 800af76:	4313      	orrs	r3, r2
 800af78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800af80:	683b      	ldr	r3, [r7, #0]
 800af82:	689b      	ldr	r3, [r3, #8]
 800af84:	4313      	orrs	r3, r2
 800af86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	685b      	ldr	r3, [r3, #4]
 800af92:	4313      	orrs	r3, r2
 800af94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	4313      	orrs	r3, r2
 800afa2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	691b      	ldr	r3, [r3, #16]
 800afae:	4313      	orrs	r3, r2
 800afb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	695b      	ldr	r3, [r3, #20]
 800afbc:	4313      	orrs	r3, r2
 800afbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	69db      	ldr	r3, [r3, #28]
 800afca:	4313      	orrs	r3, r2
 800afcc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	68fa      	ldr	r2, [r7, #12]
 800afd4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2200      	movs	r2, #0
 800afda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800afde:	2300      	movs	r3, #0
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	3714      	adds	r7, #20
 800afe4:	46bd      	mov	sp, r7
 800afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afea:	4770      	bx	lr

0800afec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800afec:	b480      	push	{r7}
 800afee:	b083      	sub	sp, #12
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aff4:	bf00      	nop
 800aff6:	370c      	adds	r7, #12
 800aff8:	46bd      	mov	sp, r7
 800affa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affe:	4770      	bx	lr

0800b000 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b000:	b480      	push	{r7}
 800b002:	b083      	sub	sp, #12
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b008:	bf00      	nop
 800b00a:	370c      	adds	r7, #12
 800b00c:	46bd      	mov	sp, r7
 800b00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b012:	4770      	bx	lr

0800b014 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800b014:	b084      	sub	sp, #16
 800b016:	b480      	push	{r7}
 800b018:	b085      	sub	sp, #20
 800b01a:	af00      	add	r7, sp, #0
 800b01c:	6078      	str	r0, [r7, #4]
 800b01e:	f107 001c 	add.w	r0, r7, #28
 800b022:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800b026:	2300      	movs	r3, #0
 800b028:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800b02a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800b02c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800b02e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800b030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800b032:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800b034:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800b036:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800b038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800b03a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800b03c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800b03e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800b040:	68fa      	ldr	r2, [r7, #12]
 800b042:	4313      	orrs	r3, r2
 800b044:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	685b      	ldr	r3, [r3, #4]
 800b04a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800b04e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b052:	68fa      	ldr	r2, [r7, #12]
 800b054:	431a      	orrs	r2, r3
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b05a:	2300      	movs	r3, #0
}
 800b05c:	4618      	mov	r0, r3
 800b05e:	3714      	adds	r7, #20
 800b060:	46bd      	mov	sp, r7
 800b062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b066:	b004      	add	sp, #16
 800b068:	4770      	bx	lr

0800b06a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800b06a:	b480      	push	{r7}
 800b06c:	b083      	sub	sp, #12
 800b06e:	af00      	add	r7, sp, #0
 800b070:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800b078:	4618      	mov	r0, r3
 800b07a:	370c      	adds	r7, #12
 800b07c:	46bd      	mov	sp, r7
 800b07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b082:	4770      	bx	lr

0800b084 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800b084:	b480      	push	{r7}
 800b086:	b083      	sub	sp, #12
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
 800b08c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800b08e:	683b      	ldr	r3, [r7, #0]
 800b090:	681a      	ldr	r2, [r3, #0]
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b098:	2300      	movs	r3, #0
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	370c      	adds	r7, #12
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a4:	4770      	bx	lr

0800b0a6 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800b0a6:	b480      	push	{r7}
 800b0a8:	b083      	sub	sp, #12
 800b0aa:	af00      	add	r7, sp, #0
 800b0ac:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	2203      	movs	r2, #3
 800b0b2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800b0b4:	2300      	movs	r3, #0
}
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	370c      	adds	r7, #12
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c0:	4770      	bx	lr

0800b0c2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800b0c2:	b480      	push	{r7}
 800b0c4:	b083      	sub	sp, #12
 800b0c6:	af00      	add	r7, sp, #0
 800b0c8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	f003 0303 	and.w	r3, r3, #3
}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	370c      	adds	r7, #12
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0dc:	4770      	bx	lr

0800b0de <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800b0de:	b480      	push	{r7}
 800b0e0:	b085      	sub	sp, #20
 800b0e2:	af00      	add	r7, sp, #0
 800b0e4:	6078      	str	r0, [r7, #4]
 800b0e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	681a      	ldr	r2, [r3, #0]
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b0fc:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800b102:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b104:	683b      	ldr	r3, [r7, #0]
 800b106:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800b108:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b10a:	68fa      	ldr	r2, [r7, #12]
 800b10c:	4313      	orrs	r3, r2
 800b10e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	68db      	ldr	r3, [r3, #12]
 800b114:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800b118:	f023 030f 	bic.w	r3, r3, #15
 800b11c:	68fa      	ldr	r2, [r7, #12]
 800b11e:	431a      	orrs	r2, r3
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800b124:	2300      	movs	r3, #0
}
 800b126:	4618      	mov	r0, r3
 800b128:	3714      	adds	r7, #20
 800b12a:	46bd      	mov	sp, r7
 800b12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b130:	4770      	bx	lr

0800b132 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800b132:	b480      	push	{r7}
 800b134:	b083      	sub	sp, #12
 800b136:	af00      	add	r7, sp, #0
 800b138:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	691b      	ldr	r3, [r3, #16]
 800b13e:	b2db      	uxtb	r3, r3
}
 800b140:	4618      	mov	r0, r3
 800b142:	370c      	adds	r7, #12
 800b144:	46bd      	mov	sp, r7
 800b146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14a:	4770      	bx	lr

0800b14c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800b14c:	b480      	push	{r7}
 800b14e:	b085      	sub	sp, #20
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
 800b154:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	3314      	adds	r3, #20
 800b15a:	461a      	mov	r2, r3
 800b15c:	683b      	ldr	r3, [r7, #0]
 800b15e:	4413      	add	r3, r2
 800b160:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
}  
 800b166:	4618      	mov	r0, r3
 800b168:	3714      	adds	r7, #20
 800b16a:	46bd      	mov	sp, r7
 800b16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b170:	4770      	bx	lr

0800b172 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800b172:	b480      	push	{r7}
 800b174:	b085      	sub	sp, #20
 800b176:	af00      	add	r7, sp, #0
 800b178:	6078      	str	r0, [r7, #4]
 800b17a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b17c:	2300      	movs	r3, #0
 800b17e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	681a      	ldr	r2, [r3, #0]
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800b188:	683b      	ldr	r3, [r7, #0]
 800b18a:	685a      	ldr	r2, [r3, #4]
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800b194:	683b      	ldr	r3, [r7, #0]
 800b196:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b198:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800b19a:	683b      	ldr	r3, [r7, #0]
 800b19c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800b19e:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800b1a4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b1a6:	68fa      	ldr	r2, [r7, #12]
 800b1a8:	4313      	orrs	r3, r2
 800b1aa:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1b0:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	431a      	orrs	r2, r3
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800b1bc:	2300      	movs	r3, #0

}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3714      	adds	r7, #20
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c8:	4770      	bx	lr

0800b1ca <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800b1ca:	b580      	push	{r7, lr}
 800b1cc:	b088      	sub	sp, #32
 800b1ce:	af00      	add	r7, sp, #0
 800b1d0:	6078      	str	r0, [r7, #4]
 800b1d2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b1d8:	2310      	movs	r3, #16
 800b1da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b1dc:	2340      	movs	r3, #64	; 0x40
 800b1de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b1e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1ea:	f107 0308 	add.w	r3, r7, #8
 800b1ee:	4619      	mov	r1, r3
 800b1f0:	6878      	ldr	r0, [r7, #4]
 800b1f2:	f7ff ff74 	bl	800b0de <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800b1f6:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1fa:	2110      	movs	r1, #16
 800b1fc:	6878      	ldr	r0, [r7, #4]
 800b1fe:	f000 f9d7 	bl	800b5b0 <SDMMC_GetCmdResp1>
 800b202:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b204:	69fb      	ldr	r3, [r7, #28]
}
 800b206:	4618      	mov	r0, r3
 800b208:	3720      	adds	r7, #32
 800b20a:	46bd      	mov	sp, r7
 800b20c:	bd80      	pop	{r7, pc}

0800b20e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b20e:	b580      	push	{r7, lr}
 800b210:	b088      	sub	sp, #32
 800b212:	af00      	add	r7, sp, #0
 800b214:	6078      	str	r0, [r7, #4]
 800b216:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b21c:	2311      	movs	r3, #17
 800b21e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b220:	2340      	movs	r3, #64	; 0x40
 800b222:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b224:	2300      	movs	r3, #0
 800b226:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b228:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b22c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b22e:	f107 0308 	add.w	r3, r7, #8
 800b232:	4619      	mov	r1, r3
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f7ff ff52 	bl	800b0de <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b23a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b23e:	2111      	movs	r1, #17
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f000 f9b5 	bl	800b5b0 <SDMMC_GetCmdResp1>
 800b246:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b248:	69fb      	ldr	r3, [r7, #28]
}
 800b24a:	4618      	mov	r0, r3
 800b24c:	3720      	adds	r7, #32
 800b24e:	46bd      	mov	sp, r7
 800b250:	bd80      	pop	{r7, pc}

0800b252 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b252:	b580      	push	{r7, lr}
 800b254:	b088      	sub	sp, #32
 800b256:	af00      	add	r7, sp, #0
 800b258:	6078      	str	r0, [r7, #4]
 800b25a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b25c:	683b      	ldr	r3, [r7, #0]
 800b25e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b260:	2312      	movs	r3, #18
 800b262:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b264:	2340      	movs	r3, #64	; 0x40
 800b266:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b268:	2300      	movs	r3, #0
 800b26a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b26c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b270:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b272:	f107 0308 	add.w	r3, r7, #8
 800b276:	4619      	mov	r1, r3
 800b278:	6878      	ldr	r0, [r7, #4]
 800b27a:	f7ff ff30 	bl	800b0de <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b27e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b282:	2112      	movs	r1, #18
 800b284:	6878      	ldr	r0, [r7, #4]
 800b286:	f000 f993 	bl	800b5b0 <SDMMC_GetCmdResp1>
 800b28a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b28c:	69fb      	ldr	r3, [r7, #28]
}
 800b28e:	4618      	mov	r0, r3
 800b290:	3720      	adds	r7, #32
 800b292:	46bd      	mov	sp, r7
 800b294:	bd80      	pop	{r7, pc}

0800b296 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b296:	b580      	push	{r7, lr}
 800b298:	b088      	sub	sp, #32
 800b29a:	af00      	add	r7, sp, #0
 800b29c:	6078      	str	r0, [r7, #4]
 800b29e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b2a4:	2318      	movs	r3, #24
 800b2a6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b2a8:	2340      	movs	r3, #64	; 0x40
 800b2aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2b4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2b6:	f107 0308 	add.w	r3, r7, #8
 800b2ba:	4619      	mov	r1, r3
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f7ff ff0e 	bl	800b0de <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b2c2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2c6:	2118      	movs	r1, #24
 800b2c8:	6878      	ldr	r0, [r7, #4]
 800b2ca:	f000 f971 	bl	800b5b0 <SDMMC_GetCmdResp1>
 800b2ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2d0:	69fb      	ldr	r3, [r7, #28]
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	3720      	adds	r7, #32
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	bd80      	pop	{r7, pc}

0800b2da <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b2da:	b580      	push	{r7, lr}
 800b2dc:	b088      	sub	sp, #32
 800b2de:	af00      	add	r7, sp, #0
 800b2e0:	6078      	str	r0, [r7, #4]
 800b2e2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b2e8:	2319      	movs	r3, #25
 800b2ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b2ec:	2340      	movs	r3, #64	; 0x40
 800b2ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2fa:	f107 0308 	add.w	r3, r7, #8
 800b2fe:	4619      	mov	r1, r3
 800b300:	6878      	ldr	r0, [r7, #4]
 800b302:	f7ff feec 	bl	800b0de <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b306:	f241 3288 	movw	r2, #5000	; 0x1388
 800b30a:	2119      	movs	r1, #25
 800b30c:	6878      	ldr	r0, [r7, #4]
 800b30e:	f000 f94f 	bl	800b5b0 <SDMMC_GetCmdResp1>
 800b312:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b314:	69fb      	ldr	r3, [r7, #28]
}
 800b316:	4618      	mov	r0, r3
 800b318:	3720      	adds	r7, #32
 800b31a:	46bd      	mov	sp, r7
 800b31c:	bd80      	pop	{r7, pc}
	...

0800b320 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b088      	sub	sp, #32
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b328:	2300      	movs	r3, #0
 800b32a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b32c:	230c      	movs	r3, #12
 800b32e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b330:	2340      	movs	r3, #64	; 0x40
 800b332:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b334:	2300      	movs	r3, #0
 800b336:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b338:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b33c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b33e:	f107 0308 	add.w	r3, r7, #8
 800b342:	4619      	mov	r1, r3
 800b344:	6878      	ldr	r0, [r7, #4]
 800b346:	f7ff feca 	bl	800b0de <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800b34a:	4a05      	ldr	r2, [pc, #20]	; (800b360 <SDMMC_CmdStopTransfer+0x40>)
 800b34c:	210c      	movs	r1, #12
 800b34e:	6878      	ldr	r0, [r7, #4]
 800b350:	f000 f92e 	bl	800b5b0 <SDMMC_GetCmdResp1>
 800b354:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b356:	69fb      	ldr	r3, [r7, #28]
}
 800b358:	4618      	mov	r0, r3
 800b35a:	3720      	adds	r7, #32
 800b35c:	46bd      	mov	sp, r7
 800b35e:	bd80      	pop	{r7, pc}
 800b360:	05f5e100 	.word	0x05f5e100

0800b364 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800b364:	b580      	push	{r7, lr}
 800b366:	b08a      	sub	sp, #40	; 0x28
 800b368:	af00      	add	r7, sp, #0
 800b36a:	60f8      	str	r0, [r7, #12]
 800b36c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b374:	2307      	movs	r3, #7
 800b376:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b378:	2340      	movs	r3, #64	; 0x40
 800b37a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b37c:	2300      	movs	r3, #0
 800b37e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b380:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b384:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b386:	f107 0310 	add.w	r3, r7, #16
 800b38a:	4619      	mov	r1, r3
 800b38c:	68f8      	ldr	r0, [r7, #12]
 800b38e:	f7ff fea6 	bl	800b0de <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800b392:	f241 3288 	movw	r2, #5000	; 0x1388
 800b396:	2107      	movs	r1, #7
 800b398:	68f8      	ldr	r0, [r7, #12]
 800b39a:	f000 f909 	bl	800b5b0 <SDMMC_GetCmdResp1>
 800b39e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800b3a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	3728      	adds	r7, #40	; 0x28
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bd80      	pop	{r7, pc}

0800b3aa <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800b3aa:	b580      	push	{r7, lr}
 800b3ac:	b088      	sub	sp, #32
 800b3ae:	af00      	add	r7, sp, #0
 800b3b0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3be:	2300      	movs	r3, #0
 800b3c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3c6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3c8:	f107 0308 	add.w	r3, r7, #8
 800b3cc:	4619      	mov	r1, r3
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f7ff fe85 	bl	800b0de <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800b3d4:	6878      	ldr	r0, [r7, #4]
 800b3d6:	f000 fb23 	bl	800ba20 <SDMMC_GetCmdError>
 800b3da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3dc:	69fb      	ldr	r3, [r7, #28]
}
 800b3de:	4618      	mov	r0, r3
 800b3e0:	3720      	adds	r7, #32
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	bd80      	pop	{r7, pc}

0800b3e6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800b3e6:	b580      	push	{r7, lr}
 800b3e8:	b088      	sub	sp, #32
 800b3ea:	af00      	add	r7, sp, #0
 800b3ec:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b3ee:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800b3f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b3f4:	2308      	movs	r3, #8
 800b3f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b3f8:	2340      	movs	r3, #64	; 0x40
 800b3fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b400:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b404:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b406:	f107 0308 	add.w	r3, r7, #8
 800b40a:	4619      	mov	r1, r3
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	f7ff fe66 	bl	800b0de <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800b412:	6878      	ldr	r0, [r7, #4]
 800b414:	f000 fab6 	bl	800b984 <SDMMC_GetCmdResp7>
 800b418:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b41a:	69fb      	ldr	r3, [r7, #28]
}
 800b41c:	4618      	mov	r0, r3
 800b41e:	3720      	adds	r7, #32
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}

0800b424 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b088      	sub	sp, #32
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
 800b42c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b432:	2337      	movs	r3, #55	; 0x37
 800b434:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b436:	2340      	movs	r3, #64	; 0x40
 800b438:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b43a:	2300      	movs	r3, #0
 800b43c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b43e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b442:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b444:	f107 0308 	add.w	r3, r7, #8
 800b448:	4619      	mov	r1, r3
 800b44a:	6878      	ldr	r0, [r7, #4]
 800b44c:	f7ff fe47 	bl	800b0de <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b450:	f241 3288 	movw	r2, #5000	; 0x1388
 800b454:	2137      	movs	r1, #55	; 0x37
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f000 f8aa 	bl	800b5b0 <SDMMC_GetCmdResp1>
 800b45c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b45e:	69fb      	ldr	r3, [r7, #28]
}
 800b460:	4618      	mov	r0, r3
 800b462:	3720      	adds	r7, #32
 800b464:	46bd      	mov	sp, r7
 800b466:	bd80      	pop	{r7, pc}

0800b468 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b088      	sub	sp, #32
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
 800b470:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b478:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b47c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b47e:	2329      	movs	r3, #41	; 0x29
 800b480:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b482:	2340      	movs	r3, #64	; 0x40
 800b484:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b486:	2300      	movs	r3, #0
 800b488:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b48a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b48e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b490:	f107 0308 	add.w	r3, r7, #8
 800b494:	4619      	mov	r1, r3
 800b496:	6878      	ldr	r0, [r7, #4]
 800b498:	f7ff fe21 	bl	800b0de <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b49c:	6878      	ldr	r0, [r7, #4]
 800b49e:	f000 f9bd 	bl	800b81c <SDMMC_GetCmdResp3>
 800b4a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b4a4:	69fb      	ldr	r3, [r7, #28]
}
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	3720      	adds	r7, #32
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	bd80      	pop	{r7, pc}

0800b4ae <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b4ae:	b580      	push	{r7, lr}
 800b4b0:	b088      	sub	sp, #32
 800b4b2:	af00      	add	r7, sp, #0
 800b4b4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b4ba:	2302      	movs	r3, #2
 800b4bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b4be:	23c0      	movs	r3, #192	; 0xc0
 800b4c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b4c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4ca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b4cc:	f107 0308 	add.w	r3, r7, #8
 800b4d0:	4619      	mov	r1, r3
 800b4d2:	6878      	ldr	r0, [r7, #4]
 800b4d4:	f7ff fe03 	bl	800b0de <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b4d8:	6878      	ldr	r0, [r7, #4]
 800b4da:	f000 f957 	bl	800b78c <SDMMC_GetCmdResp2>
 800b4de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b4e0:	69fb      	ldr	r3, [r7, #28]
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	3720      	adds	r7, #32
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	bd80      	pop	{r7, pc}

0800b4ea <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b4ea:	b580      	push	{r7, lr}
 800b4ec:	b088      	sub	sp, #32
 800b4ee:	af00      	add	r7, sp, #0
 800b4f0:	6078      	str	r0, [r7, #4]
 800b4f2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b4f8:	2309      	movs	r3, #9
 800b4fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b4fc:	23c0      	movs	r3, #192	; 0xc0
 800b4fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b500:	2300      	movs	r3, #0
 800b502:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b504:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b508:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b50a:	f107 0308 	add.w	r3, r7, #8
 800b50e:	4619      	mov	r1, r3
 800b510:	6878      	ldr	r0, [r7, #4]
 800b512:	f7ff fde4 	bl	800b0de <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b516:	6878      	ldr	r0, [r7, #4]
 800b518:	f000 f938 	bl	800b78c <SDMMC_GetCmdResp2>
 800b51c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b51e:	69fb      	ldr	r3, [r7, #28]
}
 800b520:	4618      	mov	r0, r3
 800b522:	3720      	adds	r7, #32
 800b524:	46bd      	mov	sp, r7
 800b526:	bd80      	pop	{r7, pc}

0800b528 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b088      	sub	sp, #32
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
 800b530:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b532:	2300      	movs	r3, #0
 800b534:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b536:	2303      	movs	r3, #3
 800b538:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b53a:	2340      	movs	r3, #64	; 0x40
 800b53c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b53e:	2300      	movs	r3, #0
 800b540:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b542:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b546:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b548:	f107 0308 	add.w	r3, r7, #8
 800b54c:	4619      	mov	r1, r3
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	f7ff fdc5 	bl	800b0de <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b554:	683a      	ldr	r2, [r7, #0]
 800b556:	2103      	movs	r1, #3
 800b558:	6878      	ldr	r0, [r7, #4]
 800b55a:	f000 f99d 	bl	800b898 <SDMMC_GetCmdResp6>
 800b55e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b560:	69fb      	ldr	r3, [r7, #28]
}
 800b562:	4618      	mov	r0, r3
 800b564:	3720      	adds	r7, #32
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}

0800b56a <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b56a:	b580      	push	{r7, lr}
 800b56c:	b088      	sub	sp, #32
 800b56e:	af00      	add	r7, sp, #0
 800b570:	6078      	str	r0, [r7, #4]
 800b572:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b578:	230d      	movs	r3, #13
 800b57a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b57c:	2340      	movs	r3, #64	; 0x40
 800b57e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b580:	2300      	movs	r3, #0
 800b582:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b584:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b588:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b58a:	f107 0308 	add.w	r3, r7, #8
 800b58e:	4619      	mov	r1, r3
 800b590:	6878      	ldr	r0, [r7, #4]
 800b592:	f7ff fda4 	bl	800b0de <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b596:	f241 3288 	movw	r2, #5000	; 0x1388
 800b59a:	210d      	movs	r1, #13
 800b59c:	6878      	ldr	r0, [r7, #4]
 800b59e:	f000 f807 	bl	800b5b0 <SDMMC_GetCmdResp1>
 800b5a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b5a4:	69fb      	ldr	r3, [r7, #28]
}
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	3720      	adds	r7, #32
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	bd80      	pop	{r7, pc}
	...

0800b5b0 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b088      	sub	sp, #32
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	60f8      	str	r0, [r7, #12]
 800b5b8:	460b      	mov	r3, r1
 800b5ba:	607a      	str	r2, [r7, #4]
 800b5bc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b5be:	4b70      	ldr	r3, [pc, #448]	; (800b780 <SDMMC_GetCmdResp1+0x1d0>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	4a70      	ldr	r2, [pc, #448]	; (800b784 <SDMMC_GetCmdResp1+0x1d4>)
 800b5c4:	fba2 2303 	umull	r2, r3, r2, r3
 800b5c8:	0a5a      	lsrs	r2, r3, #9
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	fb02 f303 	mul.w	r3, r2, r3
 800b5d0:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b5d2:	69fb      	ldr	r3, [r7, #28]
 800b5d4:	1e5a      	subs	r2, r3, #1
 800b5d6:	61fa      	str	r2, [r7, #28]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d102      	bne.n	800b5e2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b5dc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b5e0:	e0c9      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5e6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b5e8:	69bb      	ldr	r3, [r7, #24]
 800b5ea:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d0ef      	beq.n	800b5d2 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b5f2:	69bb      	ldr	r3, [r7, #24]
 800b5f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d1ea      	bne.n	800b5d2 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b600:	f003 0304 	and.w	r3, r3, #4
 800b604:	2b00      	cmp	r3, #0
 800b606:	d004      	beq.n	800b612 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	2204      	movs	r2, #4
 800b60c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b60e:	2304      	movs	r3, #4
 800b610:	e0b1      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b616:	f003 0301 	and.w	r3, r3, #1
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d004      	beq.n	800b628 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	2201      	movs	r2, #1
 800b622:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b624:	2301      	movs	r3, #1
 800b626:	e0a6      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	22c5      	movs	r2, #197	; 0xc5
 800b62c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b62e:	68f8      	ldr	r0, [r7, #12]
 800b630:	f7ff fd7f 	bl	800b132 <SDIO_GetCommandResponse>
 800b634:	4603      	mov	r3, r0
 800b636:	461a      	mov	r2, r3
 800b638:	7afb      	ldrb	r3, [r7, #11]
 800b63a:	4293      	cmp	r3, r2
 800b63c:	d001      	beq.n	800b642 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b63e:	2301      	movs	r3, #1
 800b640:	e099      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b642:	2100      	movs	r1, #0
 800b644:	68f8      	ldr	r0, [r7, #12]
 800b646:	f7ff fd81 	bl	800b14c <SDIO_GetResponse>
 800b64a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b64c:	697a      	ldr	r2, [r7, #20]
 800b64e:	4b4e      	ldr	r3, [pc, #312]	; (800b788 <SDMMC_GetCmdResp1+0x1d8>)
 800b650:	4013      	ands	r3, r2
 800b652:	2b00      	cmp	r3, #0
 800b654:	d101      	bne.n	800b65a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b656:	2300      	movs	r3, #0
 800b658:	e08d      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b65a:	697b      	ldr	r3, [r7, #20]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	da02      	bge.n	800b666 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b660:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b664:	e087      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b666:	697b      	ldr	r3, [r7, #20]
 800b668:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d001      	beq.n	800b674 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b670:	2340      	movs	r3, #64	; 0x40
 800b672:	e080      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b674:	697b      	ldr	r3, [r7, #20]
 800b676:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d001      	beq.n	800b682 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b67e:	2380      	movs	r3, #128	; 0x80
 800b680:	e079      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b682:	697b      	ldr	r3, [r7, #20]
 800b684:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d002      	beq.n	800b692 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b68c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b690:	e071      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d002      	beq.n	800b6a2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b69c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b6a0:	e069      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b6a2:	697b      	ldr	r3, [r7, #20]
 800b6a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d002      	beq.n	800b6b2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b6ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b6b0:	e061      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b6b2:	697b      	ldr	r3, [r7, #20]
 800b6b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d002      	beq.n	800b6c2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b6bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b6c0:	e059      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b6c2:	697b      	ldr	r3, [r7, #20]
 800b6c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d002      	beq.n	800b6d2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b6cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b6d0:	e051      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b6d2:	697b      	ldr	r3, [r7, #20]
 800b6d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d002      	beq.n	800b6e2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b6dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b6e0:	e049      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b6e2:	697b      	ldr	r3, [r7, #20]
 800b6e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d002      	beq.n	800b6f2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b6ec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b6f0:	e041      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b6f2:	697b      	ldr	r3, [r7, #20]
 800b6f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d002      	beq.n	800b702 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800b6fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b700:	e039      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b702:	697b      	ldr	r3, [r7, #20]
 800b704:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d002      	beq.n	800b712 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b70c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b710:	e031      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d002      	beq.n	800b722 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b71c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b720:	e029      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b722:	697b      	ldr	r3, [r7, #20]
 800b724:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d002      	beq.n	800b732 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b72c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b730:	e021      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b732:	697b      	ldr	r3, [r7, #20]
 800b734:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d002      	beq.n	800b742 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b73c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b740:	e019      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b742:	697b      	ldr	r3, [r7, #20]
 800b744:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d002      	beq.n	800b752 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b74c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b750:	e011      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b752:	697b      	ldr	r3, [r7, #20]
 800b754:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d002      	beq.n	800b762 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b75c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b760:	e009      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b762:	697b      	ldr	r3, [r7, #20]
 800b764:	f003 0308 	and.w	r3, r3, #8
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d002      	beq.n	800b772 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b76c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b770:	e001      	b.n	800b776 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b772:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b776:	4618      	mov	r0, r3
 800b778:	3720      	adds	r7, #32
 800b77a:	46bd      	mov	sp, r7
 800b77c:	bd80      	pop	{r7, pc}
 800b77e:	bf00      	nop
 800b780:	20000008 	.word	0x20000008
 800b784:	10624dd3 	.word	0x10624dd3
 800b788:	fdffe008 	.word	0xfdffe008

0800b78c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b78c:	b480      	push	{r7}
 800b78e:	b085      	sub	sp, #20
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b794:	4b1f      	ldr	r3, [pc, #124]	; (800b814 <SDMMC_GetCmdResp2+0x88>)
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	4a1f      	ldr	r2, [pc, #124]	; (800b818 <SDMMC_GetCmdResp2+0x8c>)
 800b79a:	fba2 2303 	umull	r2, r3, r2, r3
 800b79e:	0a5b      	lsrs	r3, r3, #9
 800b7a0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b7a4:	fb02 f303 	mul.w	r3, r2, r3
 800b7a8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	1e5a      	subs	r2, r3, #1
 800b7ae:	60fa      	str	r2, [r7, #12]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d102      	bne.n	800b7ba <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b7b4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b7b8:	e026      	b.n	800b808 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7be:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d0ef      	beq.n	800b7aa <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b7ca:	68bb      	ldr	r3, [r7, #8]
 800b7cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d1ea      	bne.n	800b7aa <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7d8:	f003 0304 	and.w	r3, r3, #4
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d004      	beq.n	800b7ea <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2204      	movs	r2, #4
 800b7e4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b7e6:	2304      	movs	r3, #4
 800b7e8:	e00e      	b.n	800b808 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7ee:	f003 0301 	and.w	r3, r3, #1
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d004      	beq.n	800b800 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2201      	movs	r2, #1
 800b7fa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	e003      	b.n	800b808 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	22c5      	movs	r2, #197	; 0xc5
 800b804:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b806:	2300      	movs	r3, #0
}
 800b808:	4618      	mov	r0, r3
 800b80a:	3714      	adds	r7, #20
 800b80c:	46bd      	mov	sp, r7
 800b80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b812:	4770      	bx	lr
 800b814:	20000008 	.word	0x20000008
 800b818:	10624dd3 	.word	0x10624dd3

0800b81c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b81c:	b480      	push	{r7}
 800b81e:	b085      	sub	sp, #20
 800b820:	af00      	add	r7, sp, #0
 800b822:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b824:	4b1a      	ldr	r3, [pc, #104]	; (800b890 <SDMMC_GetCmdResp3+0x74>)
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	4a1a      	ldr	r2, [pc, #104]	; (800b894 <SDMMC_GetCmdResp3+0x78>)
 800b82a:	fba2 2303 	umull	r2, r3, r2, r3
 800b82e:	0a5b      	lsrs	r3, r3, #9
 800b830:	f241 3288 	movw	r2, #5000	; 0x1388
 800b834:	fb02 f303 	mul.w	r3, r2, r3
 800b838:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	1e5a      	subs	r2, r3, #1
 800b83e:	60fa      	str	r2, [r7, #12]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d102      	bne.n	800b84a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b844:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b848:	e01b      	b.n	800b882 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b84e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b850:	68bb      	ldr	r3, [r7, #8]
 800b852:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b856:	2b00      	cmp	r3, #0
 800b858:	d0ef      	beq.n	800b83a <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b85a:	68bb      	ldr	r3, [r7, #8]
 800b85c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b860:	2b00      	cmp	r3, #0
 800b862:	d1ea      	bne.n	800b83a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b868:	f003 0304 	and.w	r3, r3, #4
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d004      	beq.n	800b87a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	2204      	movs	r2, #4
 800b874:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b876:	2304      	movs	r3, #4
 800b878:	e003      	b.n	800b882 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	22c5      	movs	r2, #197	; 0xc5
 800b87e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b880:	2300      	movs	r3, #0
}
 800b882:	4618      	mov	r0, r3
 800b884:	3714      	adds	r7, #20
 800b886:	46bd      	mov	sp, r7
 800b888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88c:	4770      	bx	lr
 800b88e:	bf00      	nop
 800b890:	20000008 	.word	0x20000008
 800b894:	10624dd3 	.word	0x10624dd3

0800b898 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b088      	sub	sp, #32
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	60f8      	str	r0, [r7, #12]
 800b8a0:	460b      	mov	r3, r1
 800b8a2:	607a      	str	r2, [r7, #4]
 800b8a4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b8a6:	4b35      	ldr	r3, [pc, #212]	; (800b97c <SDMMC_GetCmdResp6+0xe4>)
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	4a35      	ldr	r2, [pc, #212]	; (800b980 <SDMMC_GetCmdResp6+0xe8>)
 800b8ac:	fba2 2303 	umull	r2, r3, r2, r3
 800b8b0:	0a5b      	lsrs	r3, r3, #9
 800b8b2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8b6:	fb02 f303 	mul.w	r3, r2, r3
 800b8ba:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b8bc:	69fb      	ldr	r3, [r7, #28]
 800b8be:	1e5a      	subs	r2, r3, #1
 800b8c0:	61fa      	str	r2, [r7, #28]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d102      	bne.n	800b8cc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b8c6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b8ca:	e052      	b.n	800b972 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8d0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b8d2:	69bb      	ldr	r3, [r7, #24]
 800b8d4:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d0ef      	beq.n	800b8bc <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b8dc:	69bb      	ldr	r3, [r7, #24]
 800b8de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d1ea      	bne.n	800b8bc <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8ea:	f003 0304 	and.w	r3, r3, #4
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d004      	beq.n	800b8fc <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	2204      	movs	r2, #4
 800b8f6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b8f8:	2304      	movs	r3, #4
 800b8fa:	e03a      	b.n	800b972 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b900:	f003 0301 	and.w	r3, r3, #1
 800b904:	2b00      	cmp	r3, #0
 800b906:	d004      	beq.n	800b912 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	2201      	movs	r2, #1
 800b90c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b90e:	2301      	movs	r3, #1
 800b910:	e02f      	b.n	800b972 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b912:	68f8      	ldr	r0, [r7, #12]
 800b914:	f7ff fc0d 	bl	800b132 <SDIO_GetCommandResponse>
 800b918:	4603      	mov	r3, r0
 800b91a:	461a      	mov	r2, r3
 800b91c:	7afb      	ldrb	r3, [r7, #11]
 800b91e:	4293      	cmp	r3, r2
 800b920:	d001      	beq.n	800b926 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b922:	2301      	movs	r3, #1
 800b924:	e025      	b.n	800b972 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	22c5      	movs	r2, #197	; 0xc5
 800b92a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b92c:	2100      	movs	r1, #0
 800b92e:	68f8      	ldr	r0, [r7, #12]
 800b930:	f7ff fc0c 	bl	800b14c <SDIO_GetResponse>
 800b934:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b936:	697b      	ldr	r3, [r7, #20]
 800b938:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d106      	bne.n	800b94e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	0c1b      	lsrs	r3, r3, #16
 800b944:	b29a      	uxth	r2, r3
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b94a:	2300      	movs	r3, #0
 800b94c:	e011      	b.n	800b972 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b94e:	697b      	ldr	r3, [r7, #20]
 800b950:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b954:	2b00      	cmp	r3, #0
 800b956:	d002      	beq.n	800b95e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b958:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b95c:	e009      	b.n	800b972 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b95e:	697b      	ldr	r3, [r7, #20]
 800b960:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b964:	2b00      	cmp	r3, #0
 800b966:	d002      	beq.n	800b96e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b968:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b96c:	e001      	b.n	800b972 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b96e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b972:	4618      	mov	r0, r3
 800b974:	3720      	adds	r7, #32
 800b976:	46bd      	mov	sp, r7
 800b978:	bd80      	pop	{r7, pc}
 800b97a:	bf00      	nop
 800b97c:	20000008 	.word	0x20000008
 800b980:	10624dd3 	.word	0x10624dd3

0800b984 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b984:	b480      	push	{r7}
 800b986:	b085      	sub	sp, #20
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b98c:	4b22      	ldr	r3, [pc, #136]	; (800ba18 <SDMMC_GetCmdResp7+0x94>)
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	4a22      	ldr	r2, [pc, #136]	; (800ba1c <SDMMC_GetCmdResp7+0x98>)
 800b992:	fba2 2303 	umull	r2, r3, r2, r3
 800b996:	0a5b      	lsrs	r3, r3, #9
 800b998:	f241 3288 	movw	r2, #5000	; 0x1388
 800b99c:	fb02 f303 	mul.w	r3, r2, r3
 800b9a0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	1e5a      	subs	r2, r3, #1
 800b9a6:	60fa      	str	r2, [r7, #12]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d102      	bne.n	800b9b2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b9ac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b9b0:	e02c      	b.n	800ba0c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9b6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b9b8:	68bb      	ldr	r3, [r7, #8]
 800b9ba:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d0ef      	beq.n	800b9a2 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b9c2:	68bb      	ldr	r3, [r7, #8]
 800b9c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d1ea      	bne.n	800b9a2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9d0:	f003 0304 	and.w	r3, r3, #4
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d004      	beq.n	800b9e2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2204      	movs	r2, #4
 800b9dc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b9de:	2304      	movs	r3, #4
 800b9e0:	e014      	b.n	800ba0c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9e6:	f003 0301 	and.w	r3, r3, #1
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d004      	beq.n	800b9f8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	2201      	movs	r2, #1
 800b9f2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b9f4:	2301      	movs	r3, #1
 800b9f6:	e009      	b.n	800ba0c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d002      	beq.n	800ba0a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	2240      	movs	r2, #64	; 0x40
 800ba08:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800ba0a:	2300      	movs	r3, #0
  
}
 800ba0c:	4618      	mov	r0, r3
 800ba0e:	3714      	adds	r7, #20
 800ba10:	46bd      	mov	sp, r7
 800ba12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba16:	4770      	bx	lr
 800ba18:	20000008 	.word	0x20000008
 800ba1c:	10624dd3 	.word	0x10624dd3

0800ba20 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800ba20:	b480      	push	{r7}
 800ba22:	b085      	sub	sp, #20
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ba28:	4b11      	ldr	r3, [pc, #68]	; (800ba70 <SDMMC_GetCmdError+0x50>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	4a11      	ldr	r2, [pc, #68]	; (800ba74 <SDMMC_GetCmdError+0x54>)
 800ba2e:	fba2 2303 	umull	r2, r3, r2, r3
 800ba32:	0a5b      	lsrs	r3, r3, #9
 800ba34:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba38:	fb02 f303 	mul.w	r3, r2, r3
 800ba3c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	1e5a      	subs	r2, r3, #1
 800ba42:	60fa      	str	r2, [r7, #12]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d102      	bne.n	800ba4e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ba48:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ba4c:	e009      	b.n	800ba62 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d0f1      	beq.n	800ba3e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	22c5      	movs	r2, #197	; 0xc5
 800ba5e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800ba60:	2300      	movs	r3, #0
}
 800ba62:	4618      	mov	r0, r3
 800ba64:	3714      	adds	r7, #20
 800ba66:	46bd      	mov	sp, r7
 800ba68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6c:	4770      	bx	lr
 800ba6e:	bf00      	nop
 800ba70:	20000008 	.word	0x20000008
 800ba74:	10624dd3 	.word	0x10624dd3

0800ba78 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ba78:	b084      	sub	sp, #16
 800ba7a:	b580      	push	{r7, lr}
 800ba7c:	b084      	sub	sp, #16
 800ba7e:	af00      	add	r7, sp, #0
 800ba80:	6078      	str	r0, [r7, #4]
 800ba82:	f107 001c 	add.w	r0, r7, #28
 800ba86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ba8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba8c:	2b01      	cmp	r3, #1
 800ba8e:	d122      	bne.n	800bad6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba94:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	68db      	ldr	r3, [r3, #12]
 800baa0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800baa4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800baa8:	687a      	ldr	r2, [r7, #4]
 800baaa:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	68db      	ldr	r3, [r3, #12]
 800bab0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800bab8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800baba:	2b01      	cmp	r3, #1
 800babc:	d105      	bne.n	800baca <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	68db      	ldr	r3, [r3, #12]
 800bac2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800baca:	6878      	ldr	r0, [r7, #4]
 800bacc:	f001 fbe8 	bl	800d2a0 <USB_CoreReset>
 800bad0:	4603      	mov	r3, r0
 800bad2:	73fb      	strb	r3, [r7, #15]
 800bad4:	e01a      	b.n	800bb0c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	68db      	ldr	r3, [r3, #12]
 800bada:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f001 fbdc 	bl	800d2a0 <USB_CoreReset>
 800bae8:	4603      	mov	r3, r0
 800baea:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800baec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d106      	bne.n	800bb00 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baf6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	639a      	str	r2, [r3, #56]	; 0x38
 800bafe:	e005      	b.n	800bb0c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb04:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800bb0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb0e:	2b01      	cmp	r3, #1
 800bb10:	d10b      	bne.n	800bb2a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	689b      	ldr	r3, [r3, #8]
 800bb16:	f043 0206 	orr.w	r2, r3, #6
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	689b      	ldr	r3, [r3, #8]
 800bb22:	f043 0220 	orr.w	r2, r3, #32
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800bb2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	3710      	adds	r7, #16
 800bb30:	46bd      	mov	sp, r7
 800bb32:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bb36:	b004      	add	sp, #16
 800bb38:	4770      	bx	lr
	...

0800bb3c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b087      	sub	sp, #28
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	60f8      	str	r0, [r7, #12]
 800bb44:	60b9      	str	r1, [r7, #8]
 800bb46:	4613      	mov	r3, r2
 800bb48:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800bb4a:	79fb      	ldrb	r3, [r7, #7]
 800bb4c:	2b02      	cmp	r3, #2
 800bb4e:	d165      	bne.n	800bc1c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800bb50:	68bb      	ldr	r3, [r7, #8]
 800bb52:	4a41      	ldr	r2, [pc, #260]	; (800bc58 <USB_SetTurnaroundTime+0x11c>)
 800bb54:	4293      	cmp	r3, r2
 800bb56:	d906      	bls.n	800bb66 <USB_SetTurnaroundTime+0x2a>
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	4a40      	ldr	r2, [pc, #256]	; (800bc5c <USB_SetTurnaroundTime+0x120>)
 800bb5c:	4293      	cmp	r3, r2
 800bb5e:	d202      	bcs.n	800bb66 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800bb60:	230f      	movs	r3, #15
 800bb62:	617b      	str	r3, [r7, #20]
 800bb64:	e062      	b.n	800bc2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800bb66:	68bb      	ldr	r3, [r7, #8]
 800bb68:	4a3c      	ldr	r2, [pc, #240]	; (800bc5c <USB_SetTurnaroundTime+0x120>)
 800bb6a:	4293      	cmp	r3, r2
 800bb6c:	d306      	bcc.n	800bb7c <USB_SetTurnaroundTime+0x40>
 800bb6e:	68bb      	ldr	r3, [r7, #8]
 800bb70:	4a3b      	ldr	r2, [pc, #236]	; (800bc60 <USB_SetTurnaroundTime+0x124>)
 800bb72:	4293      	cmp	r3, r2
 800bb74:	d202      	bcs.n	800bb7c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800bb76:	230e      	movs	r3, #14
 800bb78:	617b      	str	r3, [r7, #20]
 800bb7a:	e057      	b.n	800bc2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800bb7c:	68bb      	ldr	r3, [r7, #8]
 800bb7e:	4a38      	ldr	r2, [pc, #224]	; (800bc60 <USB_SetTurnaroundTime+0x124>)
 800bb80:	4293      	cmp	r3, r2
 800bb82:	d306      	bcc.n	800bb92 <USB_SetTurnaroundTime+0x56>
 800bb84:	68bb      	ldr	r3, [r7, #8]
 800bb86:	4a37      	ldr	r2, [pc, #220]	; (800bc64 <USB_SetTurnaroundTime+0x128>)
 800bb88:	4293      	cmp	r3, r2
 800bb8a:	d202      	bcs.n	800bb92 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800bb8c:	230d      	movs	r3, #13
 800bb8e:	617b      	str	r3, [r7, #20]
 800bb90:	e04c      	b.n	800bc2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800bb92:	68bb      	ldr	r3, [r7, #8]
 800bb94:	4a33      	ldr	r2, [pc, #204]	; (800bc64 <USB_SetTurnaroundTime+0x128>)
 800bb96:	4293      	cmp	r3, r2
 800bb98:	d306      	bcc.n	800bba8 <USB_SetTurnaroundTime+0x6c>
 800bb9a:	68bb      	ldr	r3, [r7, #8]
 800bb9c:	4a32      	ldr	r2, [pc, #200]	; (800bc68 <USB_SetTurnaroundTime+0x12c>)
 800bb9e:	4293      	cmp	r3, r2
 800bba0:	d802      	bhi.n	800bba8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800bba2:	230c      	movs	r3, #12
 800bba4:	617b      	str	r3, [r7, #20]
 800bba6:	e041      	b.n	800bc2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	4a2f      	ldr	r2, [pc, #188]	; (800bc68 <USB_SetTurnaroundTime+0x12c>)
 800bbac:	4293      	cmp	r3, r2
 800bbae:	d906      	bls.n	800bbbe <USB_SetTurnaroundTime+0x82>
 800bbb0:	68bb      	ldr	r3, [r7, #8]
 800bbb2:	4a2e      	ldr	r2, [pc, #184]	; (800bc6c <USB_SetTurnaroundTime+0x130>)
 800bbb4:	4293      	cmp	r3, r2
 800bbb6:	d802      	bhi.n	800bbbe <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800bbb8:	230b      	movs	r3, #11
 800bbba:	617b      	str	r3, [r7, #20]
 800bbbc:	e036      	b.n	800bc2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800bbbe:	68bb      	ldr	r3, [r7, #8]
 800bbc0:	4a2a      	ldr	r2, [pc, #168]	; (800bc6c <USB_SetTurnaroundTime+0x130>)
 800bbc2:	4293      	cmp	r3, r2
 800bbc4:	d906      	bls.n	800bbd4 <USB_SetTurnaroundTime+0x98>
 800bbc6:	68bb      	ldr	r3, [r7, #8]
 800bbc8:	4a29      	ldr	r2, [pc, #164]	; (800bc70 <USB_SetTurnaroundTime+0x134>)
 800bbca:	4293      	cmp	r3, r2
 800bbcc:	d802      	bhi.n	800bbd4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800bbce:	230a      	movs	r3, #10
 800bbd0:	617b      	str	r3, [r7, #20]
 800bbd2:	e02b      	b.n	800bc2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	4a26      	ldr	r2, [pc, #152]	; (800bc70 <USB_SetTurnaroundTime+0x134>)
 800bbd8:	4293      	cmp	r3, r2
 800bbda:	d906      	bls.n	800bbea <USB_SetTurnaroundTime+0xae>
 800bbdc:	68bb      	ldr	r3, [r7, #8]
 800bbde:	4a25      	ldr	r2, [pc, #148]	; (800bc74 <USB_SetTurnaroundTime+0x138>)
 800bbe0:	4293      	cmp	r3, r2
 800bbe2:	d202      	bcs.n	800bbea <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800bbe4:	2309      	movs	r3, #9
 800bbe6:	617b      	str	r3, [r7, #20]
 800bbe8:	e020      	b.n	800bc2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800bbea:	68bb      	ldr	r3, [r7, #8]
 800bbec:	4a21      	ldr	r2, [pc, #132]	; (800bc74 <USB_SetTurnaroundTime+0x138>)
 800bbee:	4293      	cmp	r3, r2
 800bbf0:	d306      	bcc.n	800bc00 <USB_SetTurnaroundTime+0xc4>
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	4a20      	ldr	r2, [pc, #128]	; (800bc78 <USB_SetTurnaroundTime+0x13c>)
 800bbf6:	4293      	cmp	r3, r2
 800bbf8:	d802      	bhi.n	800bc00 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800bbfa:	2308      	movs	r3, #8
 800bbfc:	617b      	str	r3, [r7, #20]
 800bbfe:	e015      	b.n	800bc2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800bc00:	68bb      	ldr	r3, [r7, #8]
 800bc02:	4a1d      	ldr	r2, [pc, #116]	; (800bc78 <USB_SetTurnaroundTime+0x13c>)
 800bc04:	4293      	cmp	r3, r2
 800bc06:	d906      	bls.n	800bc16 <USB_SetTurnaroundTime+0xda>
 800bc08:	68bb      	ldr	r3, [r7, #8]
 800bc0a:	4a1c      	ldr	r2, [pc, #112]	; (800bc7c <USB_SetTurnaroundTime+0x140>)
 800bc0c:	4293      	cmp	r3, r2
 800bc0e:	d202      	bcs.n	800bc16 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800bc10:	2307      	movs	r3, #7
 800bc12:	617b      	str	r3, [r7, #20]
 800bc14:	e00a      	b.n	800bc2c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800bc16:	2306      	movs	r3, #6
 800bc18:	617b      	str	r3, [r7, #20]
 800bc1a:	e007      	b.n	800bc2c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800bc1c:	79fb      	ldrb	r3, [r7, #7]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d102      	bne.n	800bc28 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800bc22:	2309      	movs	r3, #9
 800bc24:	617b      	str	r3, [r7, #20]
 800bc26:	e001      	b.n	800bc2c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800bc28:	2309      	movs	r3, #9
 800bc2a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	68db      	ldr	r3, [r3, #12]
 800bc30:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	68da      	ldr	r2, [r3, #12]
 800bc3c:	697b      	ldr	r3, [r7, #20]
 800bc3e:	029b      	lsls	r3, r3, #10
 800bc40:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800bc44:	431a      	orrs	r2, r3
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bc4a:	2300      	movs	r3, #0
}
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	371c      	adds	r7, #28
 800bc50:	46bd      	mov	sp, r7
 800bc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc56:	4770      	bx	lr
 800bc58:	00d8acbf 	.word	0x00d8acbf
 800bc5c:	00e4e1c0 	.word	0x00e4e1c0
 800bc60:	00f42400 	.word	0x00f42400
 800bc64:	01067380 	.word	0x01067380
 800bc68:	011a499f 	.word	0x011a499f
 800bc6c:	01312cff 	.word	0x01312cff
 800bc70:	014ca43f 	.word	0x014ca43f
 800bc74:	016e3600 	.word	0x016e3600
 800bc78:	01a6ab1f 	.word	0x01a6ab1f
 800bc7c:	01e84800 	.word	0x01e84800

0800bc80 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bc80:	b480      	push	{r7}
 800bc82:	b083      	sub	sp, #12
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	689b      	ldr	r3, [r3, #8]
 800bc8c:	f043 0201 	orr.w	r2, r3, #1
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bc94:	2300      	movs	r3, #0
}
 800bc96:	4618      	mov	r0, r3
 800bc98:	370c      	adds	r7, #12
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca0:	4770      	bx	lr

0800bca2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bca2:	b480      	push	{r7}
 800bca4:	b083      	sub	sp, #12
 800bca6:	af00      	add	r7, sp, #0
 800bca8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	689b      	ldr	r3, [r3, #8]
 800bcae:	f023 0201 	bic.w	r2, r3, #1
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bcb6:	2300      	movs	r3, #0
}
 800bcb8:	4618      	mov	r0, r3
 800bcba:	370c      	adds	r7, #12
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc2:	4770      	bx	lr

0800bcc4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b084      	sub	sp, #16
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
 800bccc:	460b      	mov	r3, r1
 800bcce:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	68db      	ldr	r3, [r3, #12]
 800bcd8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800bce0:	78fb      	ldrb	r3, [r7, #3]
 800bce2:	2b01      	cmp	r3, #1
 800bce4:	d115      	bne.n	800bd12 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	68db      	ldr	r3, [r3, #12]
 800bcea:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800bcf2:	2001      	movs	r0, #1
 800bcf4:	f7f8 f81a 	bl	8003d2c <HAL_Delay>
      ms++;
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	3301      	adds	r3, #1
 800bcfc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800bcfe:	6878      	ldr	r0, [r7, #4]
 800bd00:	f001 fa3f 	bl	800d182 <USB_GetMode>
 800bd04:	4603      	mov	r3, r0
 800bd06:	2b01      	cmp	r3, #1
 800bd08:	d01e      	beq.n	800bd48 <USB_SetCurrentMode+0x84>
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	2b31      	cmp	r3, #49	; 0x31
 800bd0e:	d9f0      	bls.n	800bcf2 <USB_SetCurrentMode+0x2e>
 800bd10:	e01a      	b.n	800bd48 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800bd12:	78fb      	ldrb	r3, [r7, #3]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d115      	bne.n	800bd44 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	68db      	ldr	r3, [r3, #12]
 800bd1c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800bd24:	2001      	movs	r0, #1
 800bd26:	f7f8 f801 	bl	8003d2c <HAL_Delay>
      ms++;
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	3301      	adds	r3, #1
 800bd2e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800bd30:	6878      	ldr	r0, [r7, #4]
 800bd32:	f001 fa26 	bl	800d182 <USB_GetMode>
 800bd36:	4603      	mov	r3, r0
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d005      	beq.n	800bd48 <USB_SetCurrentMode+0x84>
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	2b31      	cmp	r3, #49	; 0x31
 800bd40:	d9f0      	bls.n	800bd24 <USB_SetCurrentMode+0x60>
 800bd42:	e001      	b.n	800bd48 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800bd44:	2301      	movs	r3, #1
 800bd46:	e005      	b.n	800bd54 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	2b32      	cmp	r3, #50	; 0x32
 800bd4c:	d101      	bne.n	800bd52 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800bd4e:	2301      	movs	r3, #1
 800bd50:	e000      	b.n	800bd54 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800bd52:	2300      	movs	r3, #0
}
 800bd54:	4618      	mov	r0, r3
 800bd56:	3710      	adds	r7, #16
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	bd80      	pop	{r7, pc}

0800bd5c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bd5c:	b084      	sub	sp, #16
 800bd5e:	b580      	push	{r7, lr}
 800bd60:	b086      	sub	sp, #24
 800bd62:	af00      	add	r7, sp, #0
 800bd64:	6078      	str	r0, [r7, #4]
 800bd66:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800bd6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800bd6e:	2300      	movs	r3, #0
 800bd70:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800bd76:	2300      	movs	r3, #0
 800bd78:	613b      	str	r3, [r7, #16]
 800bd7a:	e009      	b.n	800bd90 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800bd7c:	687a      	ldr	r2, [r7, #4]
 800bd7e:	693b      	ldr	r3, [r7, #16]
 800bd80:	3340      	adds	r3, #64	; 0x40
 800bd82:	009b      	lsls	r3, r3, #2
 800bd84:	4413      	add	r3, r2
 800bd86:	2200      	movs	r2, #0
 800bd88:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800bd8a:	693b      	ldr	r3, [r7, #16]
 800bd8c:	3301      	adds	r3, #1
 800bd8e:	613b      	str	r3, [r7, #16]
 800bd90:	693b      	ldr	r3, [r7, #16]
 800bd92:	2b0e      	cmp	r3, #14
 800bd94:	d9f2      	bls.n	800bd7c <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800bd96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d11c      	bne.n	800bdd6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bda2:	685b      	ldr	r3, [r3, #4]
 800bda4:	68fa      	ldr	r2, [r7, #12]
 800bda6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bdaa:	f043 0302 	orr.w	r3, r3, #2
 800bdae:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdb4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	601a      	str	r2, [r3, #0]
 800bdd4:	e005      	b.n	800bde2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdda:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bde8:	461a      	mov	r2, r3
 800bdea:	2300      	movs	r3, #0
 800bdec:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bdf4:	4619      	mov	r1, r3
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bdfc:	461a      	mov	r2, r3
 800bdfe:	680b      	ldr	r3, [r1, #0]
 800be00:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800be02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be04:	2b01      	cmp	r3, #1
 800be06:	d10c      	bne.n	800be22 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800be08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d104      	bne.n	800be18 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800be0e:	2100      	movs	r1, #0
 800be10:	6878      	ldr	r0, [r7, #4]
 800be12:	f000 f965 	bl	800c0e0 <USB_SetDevSpeed>
 800be16:	e008      	b.n	800be2a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800be18:	2101      	movs	r1, #1
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	f000 f960 	bl	800c0e0 <USB_SetDevSpeed>
 800be20:	e003      	b.n	800be2a <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800be22:	2103      	movs	r1, #3
 800be24:	6878      	ldr	r0, [r7, #4]
 800be26:	f000 f95b 	bl	800c0e0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800be2a:	2110      	movs	r1, #16
 800be2c:	6878      	ldr	r0, [r7, #4]
 800be2e:	f000 f8f3 	bl	800c018 <USB_FlushTxFifo>
 800be32:	4603      	mov	r3, r0
 800be34:	2b00      	cmp	r3, #0
 800be36:	d001      	beq.n	800be3c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800be38:	2301      	movs	r3, #1
 800be3a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800be3c:	6878      	ldr	r0, [r7, #4]
 800be3e:	f000 f91f 	bl	800c080 <USB_FlushRxFifo>
 800be42:	4603      	mov	r3, r0
 800be44:	2b00      	cmp	r3, #0
 800be46:	d001      	beq.n	800be4c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800be48:	2301      	movs	r3, #1
 800be4a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be52:	461a      	mov	r2, r3
 800be54:	2300      	movs	r3, #0
 800be56:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be5e:	461a      	mov	r2, r3
 800be60:	2300      	movs	r3, #0
 800be62:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be6a:	461a      	mov	r2, r3
 800be6c:	2300      	movs	r3, #0
 800be6e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800be70:	2300      	movs	r3, #0
 800be72:	613b      	str	r3, [r7, #16]
 800be74:	e043      	b.n	800befe <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800be76:	693b      	ldr	r3, [r7, #16]
 800be78:	015a      	lsls	r2, r3, #5
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	4413      	add	r3, r2
 800be7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800be88:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800be8c:	d118      	bne.n	800bec0 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800be8e:	693b      	ldr	r3, [r7, #16]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d10a      	bne.n	800beaa <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800be94:	693b      	ldr	r3, [r7, #16]
 800be96:	015a      	lsls	r2, r3, #5
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	4413      	add	r3, r2
 800be9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bea0:	461a      	mov	r2, r3
 800bea2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800bea6:	6013      	str	r3, [r2, #0]
 800bea8:	e013      	b.n	800bed2 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	015a      	lsls	r2, r3, #5
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	4413      	add	r3, r2
 800beb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800beb6:	461a      	mov	r2, r3
 800beb8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800bebc:	6013      	str	r3, [r2, #0]
 800bebe:	e008      	b.n	800bed2 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800bec0:	693b      	ldr	r3, [r7, #16]
 800bec2:	015a      	lsls	r2, r3, #5
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	4413      	add	r3, r2
 800bec8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800becc:	461a      	mov	r2, r3
 800bece:	2300      	movs	r3, #0
 800bed0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800bed2:	693b      	ldr	r3, [r7, #16]
 800bed4:	015a      	lsls	r2, r3, #5
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	4413      	add	r3, r2
 800beda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bede:	461a      	mov	r2, r3
 800bee0:	2300      	movs	r3, #0
 800bee2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800bee4:	693b      	ldr	r3, [r7, #16]
 800bee6:	015a      	lsls	r2, r3, #5
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	4413      	add	r3, r2
 800beec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bef0:	461a      	mov	r2, r3
 800bef2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800bef6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bef8:	693b      	ldr	r3, [r7, #16]
 800befa:	3301      	adds	r3, #1
 800befc:	613b      	str	r3, [r7, #16]
 800befe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf00:	693a      	ldr	r2, [r7, #16]
 800bf02:	429a      	cmp	r2, r3
 800bf04:	d3b7      	bcc.n	800be76 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bf06:	2300      	movs	r3, #0
 800bf08:	613b      	str	r3, [r7, #16]
 800bf0a:	e043      	b.n	800bf94 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bf0c:	693b      	ldr	r3, [r7, #16]
 800bf0e:	015a      	lsls	r2, r3, #5
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	4413      	add	r3, r2
 800bf14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bf1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bf22:	d118      	bne.n	800bf56 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800bf24:	693b      	ldr	r3, [r7, #16]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d10a      	bne.n	800bf40 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800bf2a:	693b      	ldr	r3, [r7, #16]
 800bf2c:	015a      	lsls	r2, r3, #5
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	4413      	add	r3, r2
 800bf32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf36:	461a      	mov	r2, r3
 800bf38:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800bf3c:	6013      	str	r3, [r2, #0]
 800bf3e:	e013      	b.n	800bf68 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800bf40:	693b      	ldr	r3, [r7, #16]
 800bf42:	015a      	lsls	r2, r3, #5
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	4413      	add	r3, r2
 800bf48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf4c:	461a      	mov	r2, r3
 800bf4e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800bf52:	6013      	str	r3, [r2, #0]
 800bf54:	e008      	b.n	800bf68 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800bf56:	693b      	ldr	r3, [r7, #16]
 800bf58:	015a      	lsls	r2, r3, #5
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	4413      	add	r3, r2
 800bf5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf62:	461a      	mov	r2, r3
 800bf64:	2300      	movs	r3, #0
 800bf66:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800bf68:	693b      	ldr	r3, [r7, #16]
 800bf6a:	015a      	lsls	r2, r3, #5
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	4413      	add	r3, r2
 800bf70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf74:	461a      	mov	r2, r3
 800bf76:	2300      	movs	r3, #0
 800bf78:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800bf7a:	693b      	ldr	r3, [r7, #16]
 800bf7c:	015a      	lsls	r2, r3, #5
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	4413      	add	r3, r2
 800bf82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf86:	461a      	mov	r2, r3
 800bf88:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800bf8c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bf8e:	693b      	ldr	r3, [r7, #16]
 800bf90:	3301      	adds	r3, #1
 800bf92:	613b      	str	r3, [r7, #16]
 800bf94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf96:	693a      	ldr	r2, [r7, #16]
 800bf98:	429a      	cmp	r2, r3
 800bf9a:	d3b7      	bcc.n	800bf0c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bfa2:	691b      	ldr	r3, [r3, #16]
 800bfa4:	68fa      	ldr	r2, [r7, #12]
 800bfa6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bfaa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bfae:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800bfbc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800bfbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d105      	bne.n	800bfd0 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	699b      	ldr	r3, [r3, #24]
 800bfc8:	f043 0210 	orr.w	r2, r3, #16
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	699a      	ldr	r2, [r3, #24]
 800bfd4:	4b0f      	ldr	r3, [pc, #60]	; (800c014 <USB_DevInit+0x2b8>)
 800bfd6:	4313      	orrs	r3, r2
 800bfd8:	687a      	ldr	r2, [r7, #4]
 800bfda:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800bfdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d005      	beq.n	800bfee <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	699b      	ldr	r3, [r3, #24]
 800bfe6:	f043 0208 	orr.w	r2, r3, #8
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800bfee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bff0:	2b01      	cmp	r3, #1
 800bff2:	d107      	bne.n	800c004 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	699b      	ldr	r3, [r3, #24]
 800bff8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bffc:	f043 0304 	orr.w	r3, r3, #4
 800c000:	687a      	ldr	r2, [r7, #4]
 800c002:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c004:	7dfb      	ldrb	r3, [r7, #23]
}
 800c006:	4618      	mov	r0, r3
 800c008:	3718      	adds	r7, #24
 800c00a:	46bd      	mov	sp, r7
 800c00c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c010:	b004      	add	sp, #16
 800c012:	4770      	bx	lr
 800c014:	803c3800 	.word	0x803c3800

0800c018 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c018:	b480      	push	{r7}
 800c01a:	b085      	sub	sp, #20
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
 800c020:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c022:	2300      	movs	r3, #0
 800c024:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	3301      	adds	r3, #1
 800c02a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	4a13      	ldr	r2, [pc, #76]	; (800c07c <USB_FlushTxFifo+0x64>)
 800c030:	4293      	cmp	r3, r2
 800c032:	d901      	bls.n	800c038 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800c034:	2303      	movs	r3, #3
 800c036:	e01b      	b.n	800c070 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	691b      	ldr	r3, [r3, #16]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	daf2      	bge.n	800c026 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800c040:	2300      	movs	r3, #0
 800c042:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	019b      	lsls	r3, r3, #6
 800c048:	f043 0220 	orr.w	r2, r3, #32
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	3301      	adds	r3, #1
 800c054:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	4a08      	ldr	r2, [pc, #32]	; (800c07c <USB_FlushTxFifo+0x64>)
 800c05a:	4293      	cmp	r3, r2
 800c05c:	d901      	bls.n	800c062 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800c05e:	2303      	movs	r3, #3
 800c060:	e006      	b.n	800c070 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	691b      	ldr	r3, [r3, #16]
 800c066:	f003 0320 	and.w	r3, r3, #32
 800c06a:	2b20      	cmp	r3, #32
 800c06c:	d0f0      	beq.n	800c050 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800c06e:	2300      	movs	r3, #0
}
 800c070:	4618      	mov	r0, r3
 800c072:	3714      	adds	r7, #20
 800c074:	46bd      	mov	sp, r7
 800c076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c07a:	4770      	bx	lr
 800c07c:	00030d40 	.word	0x00030d40

0800c080 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c080:	b480      	push	{r7}
 800c082:	b085      	sub	sp, #20
 800c084:	af00      	add	r7, sp, #0
 800c086:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c088:	2300      	movs	r3, #0
 800c08a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	3301      	adds	r3, #1
 800c090:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	4a11      	ldr	r2, [pc, #68]	; (800c0dc <USB_FlushRxFifo+0x5c>)
 800c096:	4293      	cmp	r3, r2
 800c098:	d901      	bls.n	800c09e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800c09a:	2303      	movs	r3, #3
 800c09c:	e018      	b.n	800c0d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	691b      	ldr	r3, [r3, #16]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	daf2      	bge.n	800c08c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	2210      	movs	r2, #16
 800c0ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	3301      	adds	r3, #1
 800c0b4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	4a08      	ldr	r2, [pc, #32]	; (800c0dc <USB_FlushRxFifo+0x5c>)
 800c0ba:	4293      	cmp	r3, r2
 800c0bc:	d901      	bls.n	800c0c2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800c0be:	2303      	movs	r3, #3
 800c0c0:	e006      	b.n	800c0d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	691b      	ldr	r3, [r3, #16]
 800c0c6:	f003 0310 	and.w	r3, r3, #16
 800c0ca:	2b10      	cmp	r3, #16
 800c0cc:	d0f0      	beq.n	800c0b0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800c0ce:	2300      	movs	r3, #0
}
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	3714      	adds	r7, #20
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0da:	4770      	bx	lr
 800c0dc:	00030d40 	.word	0x00030d40

0800c0e0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c0e0:	b480      	push	{r7}
 800c0e2:	b085      	sub	sp, #20
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
 800c0e8:	460b      	mov	r3, r1
 800c0ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c0f6:	681a      	ldr	r2, [r3, #0]
 800c0f8:	78fb      	ldrb	r3, [r7, #3]
 800c0fa:	68f9      	ldr	r1, [r7, #12]
 800c0fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c100:	4313      	orrs	r3, r2
 800c102:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c104:	2300      	movs	r3, #0
}
 800c106:	4618      	mov	r0, r3
 800c108:	3714      	adds	r7, #20
 800c10a:	46bd      	mov	sp, r7
 800c10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c110:	4770      	bx	lr

0800c112 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800c112:	b480      	push	{r7}
 800c114:	b087      	sub	sp, #28
 800c116:	af00      	add	r7, sp, #0
 800c118:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800c11e:	693b      	ldr	r3, [r7, #16]
 800c120:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c124:	689b      	ldr	r3, [r3, #8]
 800c126:	f003 0306 	and.w	r3, r3, #6
 800c12a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d102      	bne.n	800c138 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800c132:	2300      	movs	r3, #0
 800c134:	75fb      	strb	r3, [r7, #23]
 800c136:	e00a      	b.n	800c14e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	2b02      	cmp	r3, #2
 800c13c:	d002      	beq.n	800c144 <USB_GetDevSpeed+0x32>
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	2b06      	cmp	r3, #6
 800c142:	d102      	bne.n	800c14a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800c144:	2302      	movs	r3, #2
 800c146:	75fb      	strb	r3, [r7, #23]
 800c148:	e001      	b.n	800c14e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800c14a:	230f      	movs	r3, #15
 800c14c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800c14e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c150:	4618      	mov	r0, r3
 800c152:	371c      	adds	r7, #28
 800c154:	46bd      	mov	sp, r7
 800c156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15a:	4770      	bx	lr

0800c15c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c15c:	b480      	push	{r7}
 800c15e:	b085      	sub	sp, #20
 800c160:	af00      	add	r7, sp, #0
 800c162:	6078      	str	r0, [r7, #4]
 800c164:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c16a:	683b      	ldr	r3, [r7, #0]
 800c16c:	781b      	ldrb	r3, [r3, #0]
 800c16e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c170:	683b      	ldr	r3, [r7, #0]
 800c172:	785b      	ldrb	r3, [r3, #1]
 800c174:	2b01      	cmp	r3, #1
 800c176:	d13a      	bne.n	800c1ee <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c17e:	69da      	ldr	r2, [r3, #28]
 800c180:	683b      	ldr	r3, [r7, #0]
 800c182:	781b      	ldrb	r3, [r3, #0]
 800c184:	f003 030f 	and.w	r3, r3, #15
 800c188:	2101      	movs	r1, #1
 800c18a:	fa01 f303 	lsl.w	r3, r1, r3
 800c18e:	b29b      	uxth	r3, r3
 800c190:	68f9      	ldr	r1, [r7, #12]
 800c192:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c196:	4313      	orrs	r3, r2
 800c198:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800c19a:	68bb      	ldr	r3, [r7, #8]
 800c19c:	015a      	lsls	r2, r3, #5
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	4413      	add	r3, r2
 800c1a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d155      	bne.n	800c25c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	015a      	lsls	r2, r3, #5
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	4413      	add	r3, r2
 800c1b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1bc:	681a      	ldr	r2, [r3, #0]
 800c1be:	683b      	ldr	r3, [r7, #0]
 800c1c0:	68db      	ldr	r3, [r3, #12]
 800c1c2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c1c6:	683b      	ldr	r3, [r7, #0]
 800c1c8:	791b      	ldrb	r3, [r3, #4]
 800c1ca:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c1cc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	059b      	lsls	r3, r3, #22
 800c1d2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c1d4:	4313      	orrs	r3, r2
 800c1d6:	68ba      	ldr	r2, [r7, #8]
 800c1d8:	0151      	lsls	r1, r2, #5
 800c1da:	68fa      	ldr	r2, [r7, #12]
 800c1dc:	440a      	add	r2, r1
 800c1de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c1e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c1e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c1ea:	6013      	str	r3, [r2, #0]
 800c1ec:	e036      	b.n	800c25c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1f4:	69da      	ldr	r2, [r3, #28]
 800c1f6:	683b      	ldr	r3, [r7, #0]
 800c1f8:	781b      	ldrb	r3, [r3, #0]
 800c1fa:	f003 030f 	and.w	r3, r3, #15
 800c1fe:	2101      	movs	r1, #1
 800c200:	fa01 f303 	lsl.w	r3, r1, r3
 800c204:	041b      	lsls	r3, r3, #16
 800c206:	68f9      	ldr	r1, [r7, #12]
 800c208:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c20c:	4313      	orrs	r3, r2
 800c20e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800c210:	68bb      	ldr	r3, [r7, #8]
 800c212:	015a      	lsls	r2, r3, #5
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	4413      	add	r3, r2
 800c218:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c222:	2b00      	cmp	r3, #0
 800c224:	d11a      	bne.n	800c25c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c226:	68bb      	ldr	r3, [r7, #8]
 800c228:	015a      	lsls	r2, r3, #5
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	4413      	add	r3, r2
 800c22e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c232:	681a      	ldr	r2, [r3, #0]
 800c234:	683b      	ldr	r3, [r7, #0]
 800c236:	68db      	ldr	r3, [r3, #12]
 800c238:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800c23c:	683b      	ldr	r3, [r7, #0]
 800c23e:	791b      	ldrb	r3, [r3, #4]
 800c240:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c242:	430b      	orrs	r3, r1
 800c244:	4313      	orrs	r3, r2
 800c246:	68ba      	ldr	r2, [r7, #8]
 800c248:	0151      	lsls	r1, r2, #5
 800c24a:	68fa      	ldr	r2, [r7, #12]
 800c24c:	440a      	add	r2, r1
 800c24e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c252:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c256:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c25a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800c25c:	2300      	movs	r3, #0
}
 800c25e:	4618      	mov	r0, r3
 800c260:	3714      	adds	r7, #20
 800c262:	46bd      	mov	sp, r7
 800c264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c268:	4770      	bx	lr
	...

0800c26c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c26c:	b480      	push	{r7}
 800c26e:	b085      	sub	sp, #20
 800c270:	af00      	add	r7, sp, #0
 800c272:	6078      	str	r0, [r7, #4]
 800c274:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c27a:	683b      	ldr	r3, [r7, #0]
 800c27c:	781b      	ldrb	r3, [r3, #0]
 800c27e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c280:	683b      	ldr	r3, [r7, #0]
 800c282:	785b      	ldrb	r3, [r3, #1]
 800c284:	2b01      	cmp	r3, #1
 800c286:	d161      	bne.n	800c34c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	015a      	lsls	r2, r3, #5
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	4413      	add	r3, r2
 800c290:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c29a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c29e:	d11f      	bne.n	800c2e0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800c2a0:	68bb      	ldr	r3, [r7, #8]
 800c2a2:	015a      	lsls	r2, r3, #5
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	4413      	add	r3, r2
 800c2a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	68ba      	ldr	r2, [r7, #8]
 800c2b0:	0151      	lsls	r1, r2, #5
 800c2b2:	68fa      	ldr	r2, [r7, #12]
 800c2b4:	440a      	add	r2, r1
 800c2b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c2ba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c2be:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	015a      	lsls	r2, r3, #5
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	4413      	add	r3, r2
 800c2c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	68ba      	ldr	r2, [r7, #8]
 800c2d0:	0151      	lsls	r1, r2, #5
 800c2d2:	68fa      	ldr	r2, [r7, #12]
 800c2d4:	440a      	add	r2, r1
 800c2d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c2da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c2de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c2e8:	683b      	ldr	r3, [r7, #0]
 800c2ea:	781b      	ldrb	r3, [r3, #0]
 800c2ec:	f003 030f 	and.w	r3, r3, #15
 800c2f0:	2101      	movs	r1, #1
 800c2f2:	fa01 f303 	lsl.w	r3, r1, r3
 800c2f6:	b29b      	uxth	r3, r3
 800c2f8:	43db      	mvns	r3, r3
 800c2fa:	68f9      	ldr	r1, [r7, #12]
 800c2fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c300:	4013      	ands	r3, r2
 800c302:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c30a:	69da      	ldr	r2, [r3, #28]
 800c30c:	683b      	ldr	r3, [r7, #0]
 800c30e:	781b      	ldrb	r3, [r3, #0]
 800c310:	f003 030f 	and.w	r3, r3, #15
 800c314:	2101      	movs	r1, #1
 800c316:	fa01 f303 	lsl.w	r3, r1, r3
 800c31a:	b29b      	uxth	r3, r3
 800c31c:	43db      	mvns	r3, r3
 800c31e:	68f9      	ldr	r1, [r7, #12]
 800c320:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c324:	4013      	ands	r3, r2
 800c326:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c328:	68bb      	ldr	r3, [r7, #8]
 800c32a:	015a      	lsls	r2, r3, #5
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	4413      	add	r3, r2
 800c330:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c334:	681a      	ldr	r2, [r3, #0]
 800c336:	68bb      	ldr	r3, [r7, #8]
 800c338:	0159      	lsls	r1, r3, #5
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	440b      	add	r3, r1
 800c33e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c342:	4619      	mov	r1, r3
 800c344:	4b35      	ldr	r3, [pc, #212]	; (800c41c <USB_DeactivateEndpoint+0x1b0>)
 800c346:	4013      	ands	r3, r2
 800c348:	600b      	str	r3, [r1, #0]
 800c34a:	e060      	b.n	800c40e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c34c:	68bb      	ldr	r3, [r7, #8]
 800c34e:	015a      	lsls	r2, r3, #5
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	4413      	add	r3, r2
 800c354:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c35e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c362:	d11f      	bne.n	800c3a4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c364:	68bb      	ldr	r3, [r7, #8]
 800c366:	015a      	lsls	r2, r3, #5
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	4413      	add	r3, r2
 800c36c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	68ba      	ldr	r2, [r7, #8]
 800c374:	0151      	lsls	r1, r2, #5
 800c376:	68fa      	ldr	r2, [r7, #12]
 800c378:	440a      	add	r2, r1
 800c37a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c37e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c382:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800c384:	68bb      	ldr	r3, [r7, #8]
 800c386:	015a      	lsls	r2, r3, #5
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	4413      	add	r3, r2
 800c38c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	68ba      	ldr	r2, [r7, #8]
 800c394:	0151      	lsls	r1, r2, #5
 800c396:	68fa      	ldr	r2, [r7, #12]
 800c398:	440a      	add	r2, r1
 800c39a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c39e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c3a2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c3aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c3ac:	683b      	ldr	r3, [r7, #0]
 800c3ae:	781b      	ldrb	r3, [r3, #0]
 800c3b0:	f003 030f 	and.w	r3, r3, #15
 800c3b4:	2101      	movs	r1, #1
 800c3b6:	fa01 f303 	lsl.w	r3, r1, r3
 800c3ba:	041b      	lsls	r3, r3, #16
 800c3bc:	43db      	mvns	r3, r3
 800c3be:	68f9      	ldr	r1, [r7, #12]
 800c3c0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c3c4:	4013      	ands	r3, r2
 800c3c6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c3ce:	69da      	ldr	r2, [r3, #28]
 800c3d0:	683b      	ldr	r3, [r7, #0]
 800c3d2:	781b      	ldrb	r3, [r3, #0]
 800c3d4:	f003 030f 	and.w	r3, r3, #15
 800c3d8:	2101      	movs	r1, #1
 800c3da:	fa01 f303 	lsl.w	r3, r1, r3
 800c3de:	041b      	lsls	r3, r3, #16
 800c3e0:	43db      	mvns	r3, r3
 800c3e2:	68f9      	ldr	r1, [r7, #12]
 800c3e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c3e8:	4013      	ands	r3, r2
 800c3ea:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c3ec:	68bb      	ldr	r3, [r7, #8]
 800c3ee:	015a      	lsls	r2, r3, #5
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	4413      	add	r3, r2
 800c3f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c3f8:	681a      	ldr	r2, [r3, #0]
 800c3fa:	68bb      	ldr	r3, [r7, #8]
 800c3fc:	0159      	lsls	r1, r3, #5
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	440b      	add	r3, r1
 800c402:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c406:	4619      	mov	r1, r3
 800c408:	4b05      	ldr	r3, [pc, #20]	; (800c420 <USB_DeactivateEndpoint+0x1b4>)
 800c40a:	4013      	ands	r3, r2
 800c40c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c40e:	2300      	movs	r3, #0
}
 800c410:	4618      	mov	r0, r3
 800c412:	3714      	adds	r7, #20
 800c414:	46bd      	mov	sp, r7
 800c416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41a:	4770      	bx	lr
 800c41c:	ec337800 	.word	0xec337800
 800c420:	eff37800 	.word	0xeff37800

0800c424 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b08a      	sub	sp, #40	; 0x28
 800c428:	af02      	add	r7, sp, #8
 800c42a:	60f8      	str	r0, [r7, #12]
 800c42c:	60b9      	str	r1, [r7, #8]
 800c42e:	4613      	mov	r3, r2
 800c430:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c436:	68bb      	ldr	r3, [r7, #8]
 800c438:	781b      	ldrb	r3, [r3, #0]
 800c43a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c43c:	68bb      	ldr	r3, [r7, #8]
 800c43e:	785b      	ldrb	r3, [r3, #1]
 800c440:	2b01      	cmp	r3, #1
 800c442:	f040 815c 	bne.w	800c6fe <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c446:	68bb      	ldr	r3, [r7, #8]
 800c448:	699b      	ldr	r3, [r3, #24]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d132      	bne.n	800c4b4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c44e:	69bb      	ldr	r3, [r7, #24]
 800c450:	015a      	lsls	r2, r3, #5
 800c452:	69fb      	ldr	r3, [r7, #28]
 800c454:	4413      	add	r3, r2
 800c456:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c45a:	691b      	ldr	r3, [r3, #16]
 800c45c:	69ba      	ldr	r2, [r7, #24]
 800c45e:	0151      	lsls	r1, r2, #5
 800c460:	69fa      	ldr	r2, [r7, #28]
 800c462:	440a      	add	r2, r1
 800c464:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c468:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c46c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c470:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c472:	69bb      	ldr	r3, [r7, #24]
 800c474:	015a      	lsls	r2, r3, #5
 800c476:	69fb      	ldr	r3, [r7, #28]
 800c478:	4413      	add	r3, r2
 800c47a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c47e:	691b      	ldr	r3, [r3, #16]
 800c480:	69ba      	ldr	r2, [r7, #24]
 800c482:	0151      	lsls	r1, r2, #5
 800c484:	69fa      	ldr	r2, [r7, #28]
 800c486:	440a      	add	r2, r1
 800c488:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c48c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c490:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c492:	69bb      	ldr	r3, [r7, #24]
 800c494:	015a      	lsls	r2, r3, #5
 800c496:	69fb      	ldr	r3, [r7, #28]
 800c498:	4413      	add	r3, r2
 800c49a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c49e:	691b      	ldr	r3, [r3, #16]
 800c4a0:	69ba      	ldr	r2, [r7, #24]
 800c4a2:	0151      	lsls	r1, r2, #5
 800c4a4:	69fa      	ldr	r2, [r7, #28]
 800c4a6:	440a      	add	r2, r1
 800c4a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c4ac:	0cdb      	lsrs	r3, r3, #19
 800c4ae:	04db      	lsls	r3, r3, #19
 800c4b0:	6113      	str	r3, [r2, #16]
 800c4b2:	e074      	b.n	800c59e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c4b4:	69bb      	ldr	r3, [r7, #24]
 800c4b6:	015a      	lsls	r2, r3, #5
 800c4b8:	69fb      	ldr	r3, [r7, #28]
 800c4ba:	4413      	add	r3, r2
 800c4bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c4c0:	691b      	ldr	r3, [r3, #16]
 800c4c2:	69ba      	ldr	r2, [r7, #24]
 800c4c4:	0151      	lsls	r1, r2, #5
 800c4c6:	69fa      	ldr	r2, [r7, #28]
 800c4c8:	440a      	add	r2, r1
 800c4ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c4ce:	0cdb      	lsrs	r3, r3, #19
 800c4d0:	04db      	lsls	r3, r3, #19
 800c4d2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c4d4:	69bb      	ldr	r3, [r7, #24]
 800c4d6:	015a      	lsls	r2, r3, #5
 800c4d8:	69fb      	ldr	r3, [r7, #28]
 800c4da:	4413      	add	r3, r2
 800c4dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c4e0:	691b      	ldr	r3, [r3, #16]
 800c4e2:	69ba      	ldr	r2, [r7, #24]
 800c4e4:	0151      	lsls	r1, r2, #5
 800c4e6:	69fa      	ldr	r2, [r7, #28]
 800c4e8:	440a      	add	r2, r1
 800c4ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c4ee:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c4f2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c4f6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800c4f8:	69bb      	ldr	r3, [r7, #24]
 800c4fa:	015a      	lsls	r2, r3, #5
 800c4fc:	69fb      	ldr	r3, [r7, #28]
 800c4fe:	4413      	add	r3, r2
 800c500:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c504:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800c506:	68bb      	ldr	r3, [r7, #8]
 800c508:	6999      	ldr	r1, [r3, #24]
 800c50a:	68bb      	ldr	r3, [r7, #8]
 800c50c:	68db      	ldr	r3, [r3, #12]
 800c50e:	440b      	add	r3, r1
 800c510:	1e59      	subs	r1, r3, #1
 800c512:	68bb      	ldr	r3, [r7, #8]
 800c514:	68db      	ldr	r3, [r3, #12]
 800c516:	fbb1 f3f3 	udiv	r3, r1, r3
 800c51a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800c51c:	4b9d      	ldr	r3, [pc, #628]	; (800c794 <USB_EPStartXfer+0x370>)
 800c51e:	400b      	ands	r3, r1
 800c520:	69b9      	ldr	r1, [r7, #24]
 800c522:	0148      	lsls	r0, r1, #5
 800c524:	69f9      	ldr	r1, [r7, #28]
 800c526:	4401      	add	r1, r0
 800c528:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c52c:	4313      	orrs	r3, r2
 800c52e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c530:	69bb      	ldr	r3, [r7, #24]
 800c532:	015a      	lsls	r2, r3, #5
 800c534:	69fb      	ldr	r3, [r7, #28]
 800c536:	4413      	add	r3, r2
 800c538:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c53c:	691a      	ldr	r2, [r3, #16]
 800c53e:	68bb      	ldr	r3, [r7, #8]
 800c540:	699b      	ldr	r3, [r3, #24]
 800c542:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c546:	69b9      	ldr	r1, [r7, #24]
 800c548:	0148      	lsls	r0, r1, #5
 800c54a:	69f9      	ldr	r1, [r7, #28]
 800c54c:	4401      	add	r1, r0
 800c54e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c552:	4313      	orrs	r3, r2
 800c554:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800c556:	68bb      	ldr	r3, [r7, #8]
 800c558:	791b      	ldrb	r3, [r3, #4]
 800c55a:	2b01      	cmp	r3, #1
 800c55c:	d11f      	bne.n	800c59e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c55e:	69bb      	ldr	r3, [r7, #24]
 800c560:	015a      	lsls	r2, r3, #5
 800c562:	69fb      	ldr	r3, [r7, #28]
 800c564:	4413      	add	r3, r2
 800c566:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c56a:	691b      	ldr	r3, [r3, #16]
 800c56c:	69ba      	ldr	r2, [r7, #24]
 800c56e:	0151      	lsls	r1, r2, #5
 800c570:	69fa      	ldr	r2, [r7, #28]
 800c572:	440a      	add	r2, r1
 800c574:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c578:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800c57c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800c57e:	69bb      	ldr	r3, [r7, #24]
 800c580:	015a      	lsls	r2, r3, #5
 800c582:	69fb      	ldr	r3, [r7, #28]
 800c584:	4413      	add	r3, r2
 800c586:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c58a:	691b      	ldr	r3, [r3, #16]
 800c58c:	69ba      	ldr	r2, [r7, #24]
 800c58e:	0151      	lsls	r1, r2, #5
 800c590:	69fa      	ldr	r2, [r7, #28]
 800c592:	440a      	add	r2, r1
 800c594:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c598:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c59c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800c59e:	79fb      	ldrb	r3, [r7, #7]
 800c5a0:	2b01      	cmp	r3, #1
 800c5a2:	d14b      	bne.n	800c63c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	695b      	ldr	r3, [r3, #20]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d009      	beq.n	800c5c0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c5ac:	69bb      	ldr	r3, [r7, #24]
 800c5ae:	015a      	lsls	r2, r3, #5
 800c5b0:	69fb      	ldr	r3, [r7, #28]
 800c5b2:	4413      	add	r3, r2
 800c5b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5b8:	461a      	mov	r2, r3
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	695b      	ldr	r3, [r3, #20]
 800c5be:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c5c0:	68bb      	ldr	r3, [r7, #8]
 800c5c2:	791b      	ldrb	r3, [r3, #4]
 800c5c4:	2b01      	cmp	r3, #1
 800c5c6:	d128      	bne.n	800c61a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c5c8:	69fb      	ldr	r3, [r7, #28]
 800c5ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c5ce:	689b      	ldr	r3, [r3, #8]
 800c5d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d110      	bne.n	800c5fa <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c5d8:	69bb      	ldr	r3, [r7, #24]
 800c5da:	015a      	lsls	r2, r3, #5
 800c5dc:	69fb      	ldr	r3, [r7, #28]
 800c5de:	4413      	add	r3, r2
 800c5e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	69ba      	ldr	r2, [r7, #24]
 800c5e8:	0151      	lsls	r1, r2, #5
 800c5ea:	69fa      	ldr	r2, [r7, #28]
 800c5ec:	440a      	add	r2, r1
 800c5ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c5f2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c5f6:	6013      	str	r3, [r2, #0]
 800c5f8:	e00f      	b.n	800c61a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c5fa:	69bb      	ldr	r3, [r7, #24]
 800c5fc:	015a      	lsls	r2, r3, #5
 800c5fe:	69fb      	ldr	r3, [r7, #28]
 800c600:	4413      	add	r3, r2
 800c602:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	69ba      	ldr	r2, [r7, #24]
 800c60a:	0151      	lsls	r1, r2, #5
 800c60c:	69fa      	ldr	r2, [r7, #28]
 800c60e:	440a      	add	r2, r1
 800c610:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c618:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c61a:	69bb      	ldr	r3, [r7, #24]
 800c61c:	015a      	lsls	r2, r3, #5
 800c61e:	69fb      	ldr	r3, [r7, #28]
 800c620:	4413      	add	r3, r2
 800c622:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	69ba      	ldr	r2, [r7, #24]
 800c62a:	0151      	lsls	r1, r2, #5
 800c62c:	69fa      	ldr	r2, [r7, #28]
 800c62e:	440a      	add	r2, r1
 800c630:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c634:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c638:	6013      	str	r3, [r2, #0]
 800c63a:	e133      	b.n	800c8a4 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c63c:	69bb      	ldr	r3, [r7, #24]
 800c63e:	015a      	lsls	r2, r3, #5
 800c640:	69fb      	ldr	r3, [r7, #28]
 800c642:	4413      	add	r3, r2
 800c644:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	69ba      	ldr	r2, [r7, #24]
 800c64c:	0151      	lsls	r1, r2, #5
 800c64e:	69fa      	ldr	r2, [r7, #28]
 800c650:	440a      	add	r2, r1
 800c652:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c656:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c65a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	791b      	ldrb	r3, [r3, #4]
 800c660:	2b01      	cmp	r3, #1
 800c662:	d015      	beq.n	800c690 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c664:	68bb      	ldr	r3, [r7, #8]
 800c666:	699b      	ldr	r3, [r3, #24]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	f000 811b 	beq.w	800c8a4 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c66e:	69fb      	ldr	r3, [r7, #28]
 800c670:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c674:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c676:	68bb      	ldr	r3, [r7, #8]
 800c678:	781b      	ldrb	r3, [r3, #0]
 800c67a:	f003 030f 	and.w	r3, r3, #15
 800c67e:	2101      	movs	r1, #1
 800c680:	fa01 f303 	lsl.w	r3, r1, r3
 800c684:	69f9      	ldr	r1, [r7, #28]
 800c686:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c68a:	4313      	orrs	r3, r2
 800c68c:	634b      	str	r3, [r1, #52]	; 0x34
 800c68e:	e109      	b.n	800c8a4 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c690:	69fb      	ldr	r3, [r7, #28]
 800c692:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c696:	689b      	ldr	r3, [r3, #8]
 800c698:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d110      	bne.n	800c6c2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c6a0:	69bb      	ldr	r3, [r7, #24]
 800c6a2:	015a      	lsls	r2, r3, #5
 800c6a4:	69fb      	ldr	r3, [r7, #28]
 800c6a6:	4413      	add	r3, r2
 800c6a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	69ba      	ldr	r2, [r7, #24]
 800c6b0:	0151      	lsls	r1, r2, #5
 800c6b2:	69fa      	ldr	r2, [r7, #28]
 800c6b4:	440a      	add	r2, r1
 800c6b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c6be:	6013      	str	r3, [r2, #0]
 800c6c0:	e00f      	b.n	800c6e2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c6c2:	69bb      	ldr	r3, [r7, #24]
 800c6c4:	015a      	lsls	r2, r3, #5
 800c6c6:	69fb      	ldr	r3, [r7, #28]
 800c6c8:	4413      	add	r3, r2
 800c6ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	69ba      	ldr	r2, [r7, #24]
 800c6d2:	0151      	lsls	r1, r2, #5
 800c6d4:	69fa      	ldr	r2, [r7, #28]
 800c6d6:	440a      	add	r2, r1
 800c6d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c6e0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	6919      	ldr	r1, [r3, #16]
 800c6e6:	68bb      	ldr	r3, [r7, #8]
 800c6e8:	781a      	ldrb	r2, [r3, #0]
 800c6ea:	68bb      	ldr	r3, [r7, #8]
 800c6ec:	699b      	ldr	r3, [r3, #24]
 800c6ee:	b298      	uxth	r0, r3
 800c6f0:	79fb      	ldrb	r3, [r7, #7]
 800c6f2:	9300      	str	r3, [sp, #0]
 800c6f4:	4603      	mov	r3, r0
 800c6f6:	68f8      	ldr	r0, [r7, #12]
 800c6f8:	f000 fade 	bl	800ccb8 <USB_WritePacket>
 800c6fc:	e0d2      	b.n	800c8a4 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c6fe:	69bb      	ldr	r3, [r7, #24]
 800c700:	015a      	lsls	r2, r3, #5
 800c702:	69fb      	ldr	r3, [r7, #28]
 800c704:	4413      	add	r3, r2
 800c706:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c70a:	691b      	ldr	r3, [r3, #16]
 800c70c:	69ba      	ldr	r2, [r7, #24]
 800c70e:	0151      	lsls	r1, r2, #5
 800c710:	69fa      	ldr	r2, [r7, #28]
 800c712:	440a      	add	r2, r1
 800c714:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c718:	0cdb      	lsrs	r3, r3, #19
 800c71a:	04db      	lsls	r3, r3, #19
 800c71c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c71e:	69bb      	ldr	r3, [r7, #24]
 800c720:	015a      	lsls	r2, r3, #5
 800c722:	69fb      	ldr	r3, [r7, #28]
 800c724:	4413      	add	r3, r2
 800c726:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c72a:	691b      	ldr	r3, [r3, #16]
 800c72c:	69ba      	ldr	r2, [r7, #24]
 800c72e:	0151      	lsls	r1, r2, #5
 800c730:	69fa      	ldr	r2, [r7, #28]
 800c732:	440a      	add	r2, r1
 800c734:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c738:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c73c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c740:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800c742:	68bb      	ldr	r3, [r7, #8]
 800c744:	699b      	ldr	r3, [r3, #24]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d126      	bne.n	800c798 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c74a:	69bb      	ldr	r3, [r7, #24]
 800c74c:	015a      	lsls	r2, r3, #5
 800c74e:	69fb      	ldr	r3, [r7, #28]
 800c750:	4413      	add	r3, r2
 800c752:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c756:	691a      	ldr	r2, [r3, #16]
 800c758:	68bb      	ldr	r3, [r7, #8]
 800c75a:	68db      	ldr	r3, [r3, #12]
 800c75c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c760:	69b9      	ldr	r1, [r7, #24]
 800c762:	0148      	lsls	r0, r1, #5
 800c764:	69f9      	ldr	r1, [r7, #28]
 800c766:	4401      	add	r1, r0
 800c768:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c76c:	4313      	orrs	r3, r2
 800c76e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c770:	69bb      	ldr	r3, [r7, #24]
 800c772:	015a      	lsls	r2, r3, #5
 800c774:	69fb      	ldr	r3, [r7, #28]
 800c776:	4413      	add	r3, r2
 800c778:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c77c:	691b      	ldr	r3, [r3, #16]
 800c77e:	69ba      	ldr	r2, [r7, #24]
 800c780:	0151      	lsls	r1, r2, #5
 800c782:	69fa      	ldr	r2, [r7, #28]
 800c784:	440a      	add	r2, r1
 800c786:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c78a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c78e:	6113      	str	r3, [r2, #16]
 800c790:	e03a      	b.n	800c808 <USB_EPStartXfer+0x3e4>
 800c792:	bf00      	nop
 800c794:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c798:	68bb      	ldr	r3, [r7, #8]
 800c79a:	699a      	ldr	r2, [r3, #24]
 800c79c:	68bb      	ldr	r3, [r7, #8]
 800c79e:	68db      	ldr	r3, [r3, #12]
 800c7a0:	4413      	add	r3, r2
 800c7a2:	1e5a      	subs	r2, r3, #1
 800c7a4:	68bb      	ldr	r3, [r7, #8]
 800c7a6:	68db      	ldr	r3, [r3, #12]
 800c7a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c7ac:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800c7ae:	68bb      	ldr	r3, [r7, #8]
 800c7b0:	68db      	ldr	r3, [r3, #12]
 800c7b2:	8afa      	ldrh	r2, [r7, #22]
 800c7b4:	fb03 f202 	mul.w	r2, r3, r2
 800c7b8:	68bb      	ldr	r3, [r7, #8]
 800c7ba:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c7bc:	69bb      	ldr	r3, [r7, #24]
 800c7be:	015a      	lsls	r2, r3, #5
 800c7c0:	69fb      	ldr	r3, [r7, #28]
 800c7c2:	4413      	add	r3, r2
 800c7c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c7c8:	691a      	ldr	r2, [r3, #16]
 800c7ca:	8afb      	ldrh	r3, [r7, #22]
 800c7cc:	04d9      	lsls	r1, r3, #19
 800c7ce:	4b38      	ldr	r3, [pc, #224]	; (800c8b0 <USB_EPStartXfer+0x48c>)
 800c7d0:	400b      	ands	r3, r1
 800c7d2:	69b9      	ldr	r1, [r7, #24]
 800c7d4:	0148      	lsls	r0, r1, #5
 800c7d6:	69f9      	ldr	r1, [r7, #28]
 800c7d8:	4401      	add	r1, r0
 800c7da:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c7de:	4313      	orrs	r3, r2
 800c7e0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800c7e2:	69bb      	ldr	r3, [r7, #24]
 800c7e4:	015a      	lsls	r2, r3, #5
 800c7e6:	69fb      	ldr	r3, [r7, #28]
 800c7e8:	4413      	add	r3, r2
 800c7ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c7ee:	691a      	ldr	r2, [r3, #16]
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	69db      	ldr	r3, [r3, #28]
 800c7f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c7f8:	69b9      	ldr	r1, [r7, #24]
 800c7fa:	0148      	lsls	r0, r1, #5
 800c7fc:	69f9      	ldr	r1, [r7, #28]
 800c7fe:	4401      	add	r1, r0
 800c800:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c804:	4313      	orrs	r3, r2
 800c806:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c808:	79fb      	ldrb	r3, [r7, #7]
 800c80a:	2b01      	cmp	r3, #1
 800c80c:	d10d      	bne.n	800c82a <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c80e:	68bb      	ldr	r3, [r7, #8]
 800c810:	691b      	ldr	r3, [r3, #16]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d009      	beq.n	800c82a <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c816:	68bb      	ldr	r3, [r7, #8]
 800c818:	6919      	ldr	r1, [r3, #16]
 800c81a:	69bb      	ldr	r3, [r7, #24]
 800c81c:	015a      	lsls	r2, r3, #5
 800c81e:	69fb      	ldr	r3, [r7, #28]
 800c820:	4413      	add	r3, r2
 800c822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c826:	460a      	mov	r2, r1
 800c828:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	791b      	ldrb	r3, [r3, #4]
 800c82e:	2b01      	cmp	r3, #1
 800c830:	d128      	bne.n	800c884 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c832:	69fb      	ldr	r3, [r7, #28]
 800c834:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c838:	689b      	ldr	r3, [r3, #8]
 800c83a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d110      	bne.n	800c864 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c842:	69bb      	ldr	r3, [r7, #24]
 800c844:	015a      	lsls	r2, r3, #5
 800c846:	69fb      	ldr	r3, [r7, #28]
 800c848:	4413      	add	r3, r2
 800c84a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	69ba      	ldr	r2, [r7, #24]
 800c852:	0151      	lsls	r1, r2, #5
 800c854:	69fa      	ldr	r2, [r7, #28]
 800c856:	440a      	add	r2, r1
 800c858:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c85c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c860:	6013      	str	r3, [r2, #0]
 800c862:	e00f      	b.n	800c884 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c864:	69bb      	ldr	r3, [r7, #24]
 800c866:	015a      	lsls	r2, r3, #5
 800c868:	69fb      	ldr	r3, [r7, #28]
 800c86a:	4413      	add	r3, r2
 800c86c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	69ba      	ldr	r2, [r7, #24]
 800c874:	0151      	lsls	r1, r2, #5
 800c876:	69fa      	ldr	r2, [r7, #28]
 800c878:	440a      	add	r2, r1
 800c87a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c87e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c882:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c884:	69bb      	ldr	r3, [r7, #24]
 800c886:	015a      	lsls	r2, r3, #5
 800c888:	69fb      	ldr	r3, [r7, #28]
 800c88a:	4413      	add	r3, r2
 800c88c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	69ba      	ldr	r2, [r7, #24]
 800c894:	0151      	lsls	r1, r2, #5
 800c896:	69fa      	ldr	r2, [r7, #28]
 800c898:	440a      	add	r2, r1
 800c89a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c89e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c8a2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c8a4:	2300      	movs	r3, #0
}
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	3720      	adds	r7, #32
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	bd80      	pop	{r7, pc}
 800c8ae:	bf00      	nop
 800c8b0:	1ff80000 	.word	0x1ff80000

0800c8b4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c8b4:	b480      	push	{r7}
 800c8b6:	b087      	sub	sp, #28
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	60f8      	str	r0, [r7, #12]
 800c8bc:	60b9      	str	r1, [r7, #8]
 800c8be:	4613      	mov	r3, r2
 800c8c0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800c8c6:	68bb      	ldr	r3, [r7, #8]
 800c8c8:	781b      	ldrb	r3, [r3, #0]
 800c8ca:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c8cc:	68bb      	ldr	r3, [r7, #8]
 800c8ce:	785b      	ldrb	r3, [r3, #1]
 800c8d0:	2b01      	cmp	r3, #1
 800c8d2:	f040 80ce 	bne.w	800ca72 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c8d6:	68bb      	ldr	r3, [r7, #8]
 800c8d8:	699b      	ldr	r3, [r3, #24]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d132      	bne.n	800c944 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c8de:	693b      	ldr	r3, [r7, #16]
 800c8e0:	015a      	lsls	r2, r3, #5
 800c8e2:	697b      	ldr	r3, [r7, #20]
 800c8e4:	4413      	add	r3, r2
 800c8e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8ea:	691b      	ldr	r3, [r3, #16]
 800c8ec:	693a      	ldr	r2, [r7, #16]
 800c8ee:	0151      	lsls	r1, r2, #5
 800c8f0:	697a      	ldr	r2, [r7, #20]
 800c8f2:	440a      	add	r2, r1
 800c8f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c8f8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c8fc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c900:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c902:	693b      	ldr	r3, [r7, #16]
 800c904:	015a      	lsls	r2, r3, #5
 800c906:	697b      	ldr	r3, [r7, #20]
 800c908:	4413      	add	r3, r2
 800c90a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c90e:	691b      	ldr	r3, [r3, #16]
 800c910:	693a      	ldr	r2, [r7, #16]
 800c912:	0151      	lsls	r1, r2, #5
 800c914:	697a      	ldr	r2, [r7, #20]
 800c916:	440a      	add	r2, r1
 800c918:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c91c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c920:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c922:	693b      	ldr	r3, [r7, #16]
 800c924:	015a      	lsls	r2, r3, #5
 800c926:	697b      	ldr	r3, [r7, #20]
 800c928:	4413      	add	r3, r2
 800c92a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c92e:	691b      	ldr	r3, [r3, #16]
 800c930:	693a      	ldr	r2, [r7, #16]
 800c932:	0151      	lsls	r1, r2, #5
 800c934:	697a      	ldr	r2, [r7, #20]
 800c936:	440a      	add	r2, r1
 800c938:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c93c:	0cdb      	lsrs	r3, r3, #19
 800c93e:	04db      	lsls	r3, r3, #19
 800c940:	6113      	str	r3, [r2, #16]
 800c942:	e04e      	b.n	800c9e2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c944:	693b      	ldr	r3, [r7, #16]
 800c946:	015a      	lsls	r2, r3, #5
 800c948:	697b      	ldr	r3, [r7, #20]
 800c94a:	4413      	add	r3, r2
 800c94c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c950:	691b      	ldr	r3, [r3, #16]
 800c952:	693a      	ldr	r2, [r7, #16]
 800c954:	0151      	lsls	r1, r2, #5
 800c956:	697a      	ldr	r2, [r7, #20]
 800c958:	440a      	add	r2, r1
 800c95a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c95e:	0cdb      	lsrs	r3, r3, #19
 800c960:	04db      	lsls	r3, r3, #19
 800c962:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c964:	693b      	ldr	r3, [r7, #16]
 800c966:	015a      	lsls	r2, r3, #5
 800c968:	697b      	ldr	r3, [r7, #20]
 800c96a:	4413      	add	r3, r2
 800c96c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c970:	691b      	ldr	r3, [r3, #16]
 800c972:	693a      	ldr	r2, [r7, #16]
 800c974:	0151      	lsls	r1, r2, #5
 800c976:	697a      	ldr	r2, [r7, #20]
 800c978:	440a      	add	r2, r1
 800c97a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c97e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c982:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c986:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800c988:	68bb      	ldr	r3, [r7, #8]
 800c98a:	699a      	ldr	r2, [r3, #24]
 800c98c:	68bb      	ldr	r3, [r7, #8]
 800c98e:	68db      	ldr	r3, [r3, #12]
 800c990:	429a      	cmp	r2, r3
 800c992:	d903      	bls.n	800c99c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800c994:	68bb      	ldr	r3, [r7, #8]
 800c996:	68da      	ldr	r2, [r3, #12]
 800c998:	68bb      	ldr	r3, [r7, #8]
 800c99a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c99c:	693b      	ldr	r3, [r7, #16]
 800c99e:	015a      	lsls	r2, r3, #5
 800c9a0:	697b      	ldr	r3, [r7, #20]
 800c9a2:	4413      	add	r3, r2
 800c9a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9a8:	691b      	ldr	r3, [r3, #16]
 800c9aa:	693a      	ldr	r2, [r7, #16]
 800c9ac:	0151      	lsls	r1, r2, #5
 800c9ae:	697a      	ldr	r2, [r7, #20]
 800c9b0:	440a      	add	r2, r1
 800c9b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c9b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c9ba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c9bc:	693b      	ldr	r3, [r7, #16]
 800c9be:	015a      	lsls	r2, r3, #5
 800c9c0:	697b      	ldr	r3, [r7, #20]
 800c9c2:	4413      	add	r3, r2
 800c9c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9c8:	691a      	ldr	r2, [r3, #16]
 800c9ca:	68bb      	ldr	r3, [r7, #8]
 800c9cc:	699b      	ldr	r3, [r3, #24]
 800c9ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c9d2:	6939      	ldr	r1, [r7, #16]
 800c9d4:	0148      	lsls	r0, r1, #5
 800c9d6:	6979      	ldr	r1, [r7, #20]
 800c9d8:	4401      	add	r1, r0
 800c9da:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c9de:	4313      	orrs	r3, r2
 800c9e0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c9e2:	79fb      	ldrb	r3, [r7, #7]
 800c9e4:	2b01      	cmp	r3, #1
 800c9e6:	d11e      	bne.n	800ca26 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c9e8:	68bb      	ldr	r3, [r7, #8]
 800c9ea:	695b      	ldr	r3, [r3, #20]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d009      	beq.n	800ca04 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c9f0:	693b      	ldr	r3, [r7, #16]
 800c9f2:	015a      	lsls	r2, r3, #5
 800c9f4:	697b      	ldr	r3, [r7, #20]
 800c9f6:	4413      	add	r3, r2
 800c9f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9fc:	461a      	mov	r2, r3
 800c9fe:	68bb      	ldr	r3, [r7, #8]
 800ca00:	695b      	ldr	r3, [r3, #20]
 800ca02:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ca04:	693b      	ldr	r3, [r7, #16]
 800ca06:	015a      	lsls	r2, r3, #5
 800ca08:	697b      	ldr	r3, [r7, #20]
 800ca0a:	4413      	add	r3, r2
 800ca0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	693a      	ldr	r2, [r7, #16]
 800ca14:	0151      	lsls	r1, r2, #5
 800ca16:	697a      	ldr	r2, [r7, #20]
 800ca18:	440a      	add	r2, r1
 800ca1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca1e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ca22:	6013      	str	r3, [r2, #0]
 800ca24:	e097      	b.n	800cb56 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ca26:	693b      	ldr	r3, [r7, #16]
 800ca28:	015a      	lsls	r2, r3, #5
 800ca2a:	697b      	ldr	r3, [r7, #20]
 800ca2c:	4413      	add	r3, r2
 800ca2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	693a      	ldr	r2, [r7, #16]
 800ca36:	0151      	lsls	r1, r2, #5
 800ca38:	697a      	ldr	r2, [r7, #20]
 800ca3a:	440a      	add	r2, r1
 800ca3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca40:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ca44:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800ca46:	68bb      	ldr	r3, [r7, #8]
 800ca48:	699b      	ldr	r3, [r3, #24]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	f000 8083 	beq.w	800cb56 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ca50:	697b      	ldr	r3, [r7, #20]
 800ca52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ca58:	68bb      	ldr	r3, [r7, #8]
 800ca5a:	781b      	ldrb	r3, [r3, #0]
 800ca5c:	f003 030f 	and.w	r3, r3, #15
 800ca60:	2101      	movs	r1, #1
 800ca62:	fa01 f303 	lsl.w	r3, r1, r3
 800ca66:	6979      	ldr	r1, [r7, #20]
 800ca68:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ca6c:	4313      	orrs	r3, r2
 800ca6e:	634b      	str	r3, [r1, #52]	; 0x34
 800ca70:	e071      	b.n	800cb56 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ca72:	693b      	ldr	r3, [r7, #16]
 800ca74:	015a      	lsls	r2, r3, #5
 800ca76:	697b      	ldr	r3, [r7, #20]
 800ca78:	4413      	add	r3, r2
 800ca7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca7e:	691b      	ldr	r3, [r3, #16]
 800ca80:	693a      	ldr	r2, [r7, #16]
 800ca82:	0151      	lsls	r1, r2, #5
 800ca84:	697a      	ldr	r2, [r7, #20]
 800ca86:	440a      	add	r2, r1
 800ca88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca8c:	0cdb      	lsrs	r3, r3, #19
 800ca8e:	04db      	lsls	r3, r3, #19
 800ca90:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ca92:	693b      	ldr	r3, [r7, #16]
 800ca94:	015a      	lsls	r2, r3, #5
 800ca96:	697b      	ldr	r3, [r7, #20]
 800ca98:	4413      	add	r3, r2
 800ca9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca9e:	691b      	ldr	r3, [r3, #16]
 800caa0:	693a      	ldr	r2, [r7, #16]
 800caa2:	0151      	lsls	r1, r2, #5
 800caa4:	697a      	ldr	r2, [r7, #20]
 800caa6:	440a      	add	r2, r1
 800caa8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800caac:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cab0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cab4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	699b      	ldr	r3, [r3, #24]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d003      	beq.n	800cac6 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800cabe:	68bb      	ldr	r3, [r7, #8]
 800cac0:	68da      	ldr	r2, [r3, #12]
 800cac2:	68bb      	ldr	r3, [r7, #8]
 800cac4:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800cac6:	68bb      	ldr	r3, [r7, #8]
 800cac8:	68da      	ldr	r2, [r3, #12]
 800caca:	68bb      	ldr	r3, [r7, #8]
 800cacc:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cace:	693b      	ldr	r3, [r7, #16]
 800cad0:	015a      	lsls	r2, r3, #5
 800cad2:	697b      	ldr	r3, [r7, #20]
 800cad4:	4413      	add	r3, r2
 800cad6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cada:	691b      	ldr	r3, [r3, #16]
 800cadc:	693a      	ldr	r2, [r7, #16]
 800cade:	0151      	lsls	r1, r2, #5
 800cae0:	697a      	ldr	r2, [r7, #20]
 800cae2:	440a      	add	r2, r1
 800cae4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cae8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800caec:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800caee:	693b      	ldr	r3, [r7, #16]
 800caf0:	015a      	lsls	r2, r3, #5
 800caf2:	697b      	ldr	r3, [r7, #20]
 800caf4:	4413      	add	r3, r2
 800caf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cafa:	691a      	ldr	r2, [r3, #16]
 800cafc:	68bb      	ldr	r3, [r7, #8]
 800cafe:	69db      	ldr	r3, [r3, #28]
 800cb00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cb04:	6939      	ldr	r1, [r7, #16]
 800cb06:	0148      	lsls	r0, r1, #5
 800cb08:	6979      	ldr	r1, [r7, #20]
 800cb0a:	4401      	add	r1, r0
 800cb0c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cb10:	4313      	orrs	r3, r2
 800cb12:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800cb14:	79fb      	ldrb	r3, [r7, #7]
 800cb16:	2b01      	cmp	r3, #1
 800cb18:	d10d      	bne.n	800cb36 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	691b      	ldr	r3, [r3, #16]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d009      	beq.n	800cb36 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800cb22:	68bb      	ldr	r3, [r7, #8]
 800cb24:	6919      	ldr	r1, [r3, #16]
 800cb26:	693b      	ldr	r3, [r7, #16]
 800cb28:	015a      	lsls	r2, r3, #5
 800cb2a:	697b      	ldr	r3, [r7, #20]
 800cb2c:	4413      	add	r3, r2
 800cb2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb32:	460a      	mov	r2, r1
 800cb34:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800cb36:	693b      	ldr	r3, [r7, #16]
 800cb38:	015a      	lsls	r2, r3, #5
 800cb3a:	697b      	ldr	r3, [r7, #20]
 800cb3c:	4413      	add	r3, r2
 800cb3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	693a      	ldr	r2, [r7, #16]
 800cb46:	0151      	lsls	r1, r2, #5
 800cb48:	697a      	ldr	r2, [r7, #20]
 800cb4a:	440a      	add	r2, r1
 800cb4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cb50:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cb54:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cb56:	2300      	movs	r3, #0
}
 800cb58:	4618      	mov	r0, r3
 800cb5a:	371c      	adds	r7, #28
 800cb5c:	46bd      	mov	sp, r7
 800cb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb62:	4770      	bx	lr

0800cb64 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cb64:	b480      	push	{r7}
 800cb66:	b087      	sub	sp, #28
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
 800cb6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800cb6e:	2300      	movs	r3, #0
 800cb70:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800cb72:	2300      	movs	r3, #0
 800cb74:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	785b      	ldrb	r3, [r3, #1]
 800cb7e:	2b01      	cmp	r3, #1
 800cb80:	d14a      	bne.n	800cc18 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cb82:	683b      	ldr	r3, [r7, #0]
 800cb84:	781b      	ldrb	r3, [r3, #0]
 800cb86:	015a      	lsls	r2, r3, #5
 800cb88:	693b      	ldr	r3, [r7, #16]
 800cb8a:	4413      	add	r3, r2
 800cb8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cb96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cb9a:	f040 8086 	bne.w	800ccaa <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800cb9e:	683b      	ldr	r3, [r7, #0]
 800cba0:	781b      	ldrb	r3, [r3, #0]
 800cba2:	015a      	lsls	r2, r3, #5
 800cba4:	693b      	ldr	r3, [r7, #16]
 800cba6:	4413      	add	r3, r2
 800cba8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	683a      	ldr	r2, [r7, #0]
 800cbb0:	7812      	ldrb	r2, [r2, #0]
 800cbb2:	0151      	lsls	r1, r2, #5
 800cbb4:	693a      	ldr	r2, [r7, #16]
 800cbb6:	440a      	add	r2, r1
 800cbb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cbbc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800cbc0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800cbc2:	683b      	ldr	r3, [r7, #0]
 800cbc4:	781b      	ldrb	r3, [r3, #0]
 800cbc6:	015a      	lsls	r2, r3, #5
 800cbc8:	693b      	ldr	r3, [r7, #16]
 800cbca:	4413      	add	r3, r2
 800cbcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	683a      	ldr	r2, [r7, #0]
 800cbd4:	7812      	ldrb	r2, [r2, #0]
 800cbd6:	0151      	lsls	r1, r2, #5
 800cbd8:	693a      	ldr	r2, [r7, #16]
 800cbda:	440a      	add	r2, r1
 800cbdc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cbe0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cbe4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	3301      	adds	r3, #1
 800cbea:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	f242 7210 	movw	r2, #10000	; 0x2710
 800cbf2:	4293      	cmp	r3, r2
 800cbf4:	d902      	bls.n	800cbfc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800cbf6:	2301      	movs	r3, #1
 800cbf8:	75fb      	strb	r3, [r7, #23]
          break;
 800cbfa:	e056      	b.n	800ccaa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800cbfc:	683b      	ldr	r3, [r7, #0]
 800cbfe:	781b      	ldrb	r3, [r3, #0]
 800cc00:	015a      	lsls	r2, r3, #5
 800cc02:	693b      	ldr	r3, [r7, #16]
 800cc04:	4413      	add	r3, r2
 800cc06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cc10:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cc14:	d0e7      	beq.n	800cbe6 <USB_EPStopXfer+0x82>
 800cc16:	e048      	b.n	800ccaa <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	781b      	ldrb	r3, [r3, #0]
 800cc1c:	015a      	lsls	r2, r3, #5
 800cc1e:	693b      	ldr	r3, [r7, #16]
 800cc20:	4413      	add	r3, r2
 800cc22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cc2c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cc30:	d13b      	bne.n	800ccaa <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800cc32:	683b      	ldr	r3, [r7, #0]
 800cc34:	781b      	ldrb	r3, [r3, #0]
 800cc36:	015a      	lsls	r2, r3, #5
 800cc38:	693b      	ldr	r3, [r7, #16]
 800cc3a:	4413      	add	r3, r2
 800cc3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	683a      	ldr	r2, [r7, #0]
 800cc44:	7812      	ldrb	r2, [r2, #0]
 800cc46:	0151      	lsls	r1, r2, #5
 800cc48:	693a      	ldr	r2, [r7, #16]
 800cc4a:	440a      	add	r2, r1
 800cc4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc50:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800cc54:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800cc56:	683b      	ldr	r3, [r7, #0]
 800cc58:	781b      	ldrb	r3, [r3, #0]
 800cc5a:	015a      	lsls	r2, r3, #5
 800cc5c:	693b      	ldr	r3, [r7, #16]
 800cc5e:	4413      	add	r3, r2
 800cc60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	683a      	ldr	r2, [r7, #0]
 800cc68:	7812      	ldrb	r2, [r2, #0]
 800cc6a:	0151      	lsls	r1, r2, #5
 800cc6c:	693a      	ldr	r2, [r7, #16]
 800cc6e:	440a      	add	r2, r1
 800cc70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc74:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cc78:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	3301      	adds	r3, #1
 800cc7e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	f242 7210 	movw	r2, #10000	; 0x2710
 800cc86:	4293      	cmp	r3, r2
 800cc88:	d902      	bls.n	800cc90 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800cc8a:	2301      	movs	r3, #1
 800cc8c:	75fb      	strb	r3, [r7, #23]
          break;
 800cc8e:	e00c      	b.n	800ccaa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800cc90:	683b      	ldr	r3, [r7, #0]
 800cc92:	781b      	ldrb	r3, [r3, #0]
 800cc94:	015a      	lsls	r2, r3, #5
 800cc96:	693b      	ldr	r3, [r7, #16]
 800cc98:	4413      	add	r3, r2
 800cc9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cca4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cca8:	d0e7      	beq.n	800cc7a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800ccaa:	7dfb      	ldrb	r3, [r7, #23]
}
 800ccac:	4618      	mov	r0, r3
 800ccae:	371c      	adds	r7, #28
 800ccb0:	46bd      	mov	sp, r7
 800ccb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb6:	4770      	bx	lr

0800ccb8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ccb8:	b480      	push	{r7}
 800ccba:	b089      	sub	sp, #36	; 0x24
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	60f8      	str	r0, [r7, #12]
 800ccc0:	60b9      	str	r1, [r7, #8]
 800ccc2:	4611      	mov	r1, r2
 800ccc4:	461a      	mov	r2, r3
 800ccc6:	460b      	mov	r3, r1
 800ccc8:	71fb      	strb	r3, [r7, #7]
 800ccca:	4613      	mov	r3, r2
 800cccc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800ccd2:	68bb      	ldr	r3, [r7, #8]
 800ccd4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800ccd6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d123      	bne.n	800cd26 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ccde:	88bb      	ldrh	r3, [r7, #4]
 800cce0:	3303      	adds	r3, #3
 800cce2:	089b      	lsrs	r3, r3, #2
 800cce4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800cce6:	2300      	movs	r3, #0
 800cce8:	61bb      	str	r3, [r7, #24]
 800ccea:	e018      	b.n	800cd1e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ccec:	79fb      	ldrb	r3, [r7, #7]
 800ccee:	031a      	lsls	r2, r3, #12
 800ccf0:	697b      	ldr	r3, [r7, #20]
 800ccf2:	4413      	add	r3, r2
 800ccf4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ccf8:	461a      	mov	r2, r3
 800ccfa:	69fb      	ldr	r3, [r7, #28]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	6013      	str	r3, [r2, #0]
      pSrc++;
 800cd00:	69fb      	ldr	r3, [r7, #28]
 800cd02:	3301      	adds	r3, #1
 800cd04:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800cd06:	69fb      	ldr	r3, [r7, #28]
 800cd08:	3301      	adds	r3, #1
 800cd0a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800cd0c:	69fb      	ldr	r3, [r7, #28]
 800cd0e:	3301      	adds	r3, #1
 800cd10:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800cd12:	69fb      	ldr	r3, [r7, #28]
 800cd14:	3301      	adds	r3, #1
 800cd16:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800cd18:	69bb      	ldr	r3, [r7, #24]
 800cd1a:	3301      	adds	r3, #1
 800cd1c:	61bb      	str	r3, [r7, #24]
 800cd1e:	69ba      	ldr	r2, [r7, #24]
 800cd20:	693b      	ldr	r3, [r7, #16]
 800cd22:	429a      	cmp	r2, r3
 800cd24:	d3e2      	bcc.n	800ccec <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800cd26:	2300      	movs	r3, #0
}
 800cd28:	4618      	mov	r0, r3
 800cd2a:	3724      	adds	r7, #36	; 0x24
 800cd2c:	46bd      	mov	sp, r7
 800cd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd32:	4770      	bx	lr

0800cd34 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800cd34:	b480      	push	{r7}
 800cd36:	b08b      	sub	sp, #44	; 0x2c
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	60f8      	str	r0, [r7, #12]
 800cd3c:	60b9      	str	r1, [r7, #8]
 800cd3e:	4613      	mov	r3, r2
 800cd40:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800cd46:	68bb      	ldr	r3, [r7, #8]
 800cd48:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800cd4a:	88fb      	ldrh	r3, [r7, #6]
 800cd4c:	089b      	lsrs	r3, r3, #2
 800cd4e:	b29b      	uxth	r3, r3
 800cd50:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800cd52:	88fb      	ldrh	r3, [r7, #6]
 800cd54:	f003 0303 	and.w	r3, r3, #3
 800cd58:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	623b      	str	r3, [r7, #32]
 800cd5e:	e014      	b.n	800cd8a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800cd60:	69bb      	ldr	r3, [r7, #24]
 800cd62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd66:	681a      	ldr	r2, [r3, #0]
 800cd68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd6a:	601a      	str	r2, [r3, #0]
    pDest++;
 800cd6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd6e:	3301      	adds	r3, #1
 800cd70:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800cd72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd74:	3301      	adds	r3, #1
 800cd76:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800cd78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd7a:	3301      	adds	r3, #1
 800cd7c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800cd7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd80:	3301      	adds	r3, #1
 800cd82:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800cd84:	6a3b      	ldr	r3, [r7, #32]
 800cd86:	3301      	adds	r3, #1
 800cd88:	623b      	str	r3, [r7, #32]
 800cd8a:	6a3a      	ldr	r2, [r7, #32]
 800cd8c:	697b      	ldr	r3, [r7, #20]
 800cd8e:	429a      	cmp	r2, r3
 800cd90:	d3e6      	bcc.n	800cd60 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800cd92:	8bfb      	ldrh	r3, [r7, #30]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d01e      	beq.n	800cdd6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800cd98:	2300      	movs	r3, #0
 800cd9a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800cd9c:	69bb      	ldr	r3, [r7, #24]
 800cd9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cda2:	461a      	mov	r2, r3
 800cda4:	f107 0310 	add.w	r3, r7, #16
 800cda8:	6812      	ldr	r2, [r2, #0]
 800cdaa:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800cdac:	693a      	ldr	r2, [r7, #16]
 800cdae:	6a3b      	ldr	r3, [r7, #32]
 800cdb0:	b2db      	uxtb	r3, r3
 800cdb2:	00db      	lsls	r3, r3, #3
 800cdb4:	fa22 f303 	lsr.w	r3, r2, r3
 800cdb8:	b2da      	uxtb	r2, r3
 800cdba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdbc:	701a      	strb	r2, [r3, #0]
      i++;
 800cdbe:	6a3b      	ldr	r3, [r7, #32]
 800cdc0:	3301      	adds	r3, #1
 800cdc2:	623b      	str	r3, [r7, #32]
      pDest++;
 800cdc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdc6:	3301      	adds	r3, #1
 800cdc8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800cdca:	8bfb      	ldrh	r3, [r7, #30]
 800cdcc:	3b01      	subs	r3, #1
 800cdce:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800cdd0:	8bfb      	ldrh	r3, [r7, #30]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d1ea      	bne.n	800cdac <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800cdd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cdd8:	4618      	mov	r0, r3
 800cdda:	372c      	adds	r7, #44	; 0x2c
 800cddc:	46bd      	mov	sp, r7
 800cdde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde2:	4770      	bx	lr

0800cde4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cde4:	b480      	push	{r7}
 800cde6:	b085      	sub	sp, #20
 800cde8:	af00      	add	r7, sp, #0
 800cdea:	6078      	str	r0, [r7, #4]
 800cdec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cdf2:	683b      	ldr	r3, [r7, #0]
 800cdf4:	781b      	ldrb	r3, [r3, #0]
 800cdf6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	785b      	ldrb	r3, [r3, #1]
 800cdfc:	2b01      	cmp	r3, #1
 800cdfe:	d12c      	bne.n	800ce5a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ce00:	68bb      	ldr	r3, [r7, #8]
 800ce02:	015a      	lsls	r2, r3, #5
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	4413      	add	r3, r2
 800ce08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	db12      	blt.n	800ce38 <USB_EPSetStall+0x54>
 800ce12:	68bb      	ldr	r3, [r7, #8]
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d00f      	beq.n	800ce38 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ce18:	68bb      	ldr	r3, [r7, #8]
 800ce1a:	015a      	lsls	r2, r3, #5
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	4413      	add	r3, r2
 800ce20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	68ba      	ldr	r2, [r7, #8]
 800ce28:	0151      	lsls	r1, r2, #5
 800ce2a:	68fa      	ldr	r2, [r7, #12]
 800ce2c:	440a      	add	r2, r1
 800ce2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce32:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ce36:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ce38:	68bb      	ldr	r3, [r7, #8]
 800ce3a:	015a      	lsls	r2, r3, #5
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	4413      	add	r3, r2
 800ce40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	68ba      	ldr	r2, [r7, #8]
 800ce48:	0151      	lsls	r1, r2, #5
 800ce4a:	68fa      	ldr	r2, [r7, #12]
 800ce4c:	440a      	add	r2, r1
 800ce4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce52:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ce56:	6013      	str	r3, [r2, #0]
 800ce58:	e02b      	b.n	800ceb2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ce5a:	68bb      	ldr	r3, [r7, #8]
 800ce5c:	015a      	lsls	r2, r3, #5
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	4413      	add	r3, r2
 800ce62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	db12      	blt.n	800ce92 <USB_EPSetStall+0xae>
 800ce6c:	68bb      	ldr	r3, [r7, #8]
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d00f      	beq.n	800ce92 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ce72:	68bb      	ldr	r3, [r7, #8]
 800ce74:	015a      	lsls	r2, r3, #5
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	4413      	add	r3, r2
 800ce7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	68ba      	ldr	r2, [r7, #8]
 800ce82:	0151      	lsls	r1, r2, #5
 800ce84:	68fa      	ldr	r2, [r7, #12]
 800ce86:	440a      	add	r2, r1
 800ce88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ce8c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ce90:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ce92:	68bb      	ldr	r3, [r7, #8]
 800ce94:	015a      	lsls	r2, r3, #5
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	4413      	add	r3, r2
 800ce9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	68ba      	ldr	r2, [r7, #8]
 800cea2:	0151      	lsls	r1, r2, #5
 800cea4:	68fa      	ldr	r2, [r7, #12]
 800cea6:	440a      	add	r2, r1
 800cea8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ceac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ceb0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ceb2:	2300      	movs	r3, #0
}
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	3714      	adds	r7, #20
 800ceb8:	46bd      	mov	sp, r7
 800ceba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cebe:	4770      	bx	lr

0800cec0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cec0:	b480      	push	{r7}
 800cec2:	b085      	sub	sp, #20
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
 800cec8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	781b      	ldrb	r3, [r3, #0]
 800ced2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ced4:	683b      	ldr	r3, [r7, #0]
 800ced6:	785b      	ldrb	r3, [r3, #1]
 800ced8:	2b01      	cmp	r3, #1
 800ceda:	d128      	bne.n	800cf2e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800cedc:	68bb      	ldr	r3, [r7, #8]
 800cede:	015a      	lsls	r2, r3, #5
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	4413      	add	r3, r2
 800cee4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	68ba      	ldr	r2, [r7, #8]
 800ceec:	0151      	lsls	r1, r2, #5
 800ceee:	68fa      	ldr	r2, [r7, #12]
 800cef0:	440a      	add	r2, r1
 800cef2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cef6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cefa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	791b      	ldrb	r3, [r3, #4]
 800cf00:	2b03      	cmp	r3, #3
 800cf02:	d003      	beq.n	800cf0c <USB_EPClearStall+0x4c>
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	791b      	ldrb	r3, [r3, #4]
 800cf08:	2b02      	cmp	r3, #2
 800cf0a:	d138      	bne.n	800cf7e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cf0c:	68bb      	ldr	r3, [r7, #8]
 800cf0e:	015a      	lsls	r2, r3, #5
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	4413      	add	r3, r2
 800cf14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	68ba      	ldr	r2, [r7, #8]
 800cf1c:	0151      	lsls	r1, r2, #5
 800cf1e:	68fa      	ldr	r2, [r7, #12]
 800cf20:	440a      	add	r2, r1
 800cf22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf2a:	6013      	str	r3, [r2, #0]
 800cf2c:	e027      	b.n	800cf7e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800cf2e:	68bb      	ldr	r3, [r7, #8]
 800cf30:	015a      	lsls	r2, r3, #5
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	4413      	add	r3, r2
 800cf36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	68ba      	ldr	r2, [r7, #8]
 800cf3e:	0151      	lsls	r1, r2, #5
 800cf40:	68fa      	ldr	r2, [r7, #12]
 800cf42:	440a      	add	r2, r1
 800cf44:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cf48:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cf4c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	791b      	ldrb	r3, [r3, #4]
 800cf52:	2b03      	cmp	r3, #3
 800cf54:	d003      	beq.n	800cf5e <USB_EPClearStall+0x9e>
 800cf56:	683b      	ldr	r3, [r7, #0]
 800cf58:	791b      	ldrb	r3, [r3, #4]
 800cf5a:	2b02      	cmp	r3, #2
 800cf5c:	d10f      	bne.n	800cf7e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cf5e:	68bb      	ldr	r3, [r7, #8]
 800cf60:	015a      	lsls	r2, r3, #5
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	4413      	add	r3, r2
 800cf66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	68ba      	ldr	r2, [r7, #8]
 800cf6e:	0151      	lsls	r1, r2, #5
 800cf70:	68fa      	ldr	r2, [r7, #12]
 800cf72:	440a      	add	r2, r1
 800cf74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cf78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf7c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800cf7e:	2300      	movs	r3, #0
}
 800cf80:	4618      	mov	r0, r3
 800cf82:	3714      	adds	r7, #20
 800cf84:	46bd      	mov	sp, r7
 800cf86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf8a:	4770      	bx	lr

0800cf8c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800cf8c:	b480      	push	{r7}
 800cf8e:	b085      	sub	sp, #20
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
 800cf94:	460b      	mov	r3, r1
 800cf96:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	68fa      	ldr	r2, [r7, #12]
 800cfa6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cfaa:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800cfae:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cfb6:	681a      	ldr	r2, [r3, #0]
 800cfb8:	78fb      	ldrb	r3, [r7, #3]
 800cfba:	011b      	lsls	r3, r3, #4
 800cfbc:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800cfc0:	68f9      	ldr	r1, [r7, #12]
 800cfc2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cfc6:	4313      	orrs	r3, r2
 800cfc8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800cfca:	2300      	movs	r3, #0
}
 800cfcc:	4618      	mov	r0, r3
 800cfce:	3714      	adds	r7, #20
 800cfd0:	46bd      	mov	sp, r7
 800cfd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd6:	4770      	bx	lr

0800cfd8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800cfd8:	b480      	push	{r7}
 800cfda:	b085      	sub	sp, #20
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	68fa      	ldr	r2, [r7, #12]
 800cfee:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cff2:	f023 0303 	bic.w	r3, r3, #3
 800cff6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cffe:	685b      	ldr	r3, [r3, #4]
 800d000:	68fa      	ldr	r2, [r7, #12]
 800d002:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d006:	f023 0302 	bic.w	r3, r3, #2
 800d00a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d00c:	2300      	movs	r3, #0
}
 800d00e:	4618      	mov	r0, r3
 800d010:	3714      	adds	r7, #20
 800d012:	46bd      	mov	sp, r7
 800d014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d018:	4770      	bx	lr

0800d01a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d01a:	b480      	push	{r7}
 800d01c:	b085      	sub	sp, #20
 800d01e:	af00      	add	r7, sp, #0
 800d020:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	68fa      	ldr	r2, [r7, #12]
 800d030:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d034:	f023 0303 	bic.w	r3, r3, #3
 800d038:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d040:	685b      	ldr	r3, [r3, #4]
 800d042:	68fa      	ldr	r2, [r7, #12]
 800d044:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d048:	f043 0302 	orr.w	r3, r3, #2
 800d04c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d04e:	2300      	movs	r3, #0
}
 800d050:	4618      	mov	r0, r3
 800d052:	3714      	adds	r7, #20
 800d054:	46bd      	mov	sp, r7
 800d056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05a:	4770      	bx	lr

0800d05c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d05c:	b480      	push	{r7}
 800d05e:	b085      	sub	sp, #20
 800d060:	af00      	add	r7, sp, #0
 800d062:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	695b      	ldr	r3, [r3, #20]
 800d068:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	699b      	ldr	r3, [r3, #24]
 800d06e:	68fa      	ldr	r2, [r7, #12]
 800d070:	4013      	ands	r3, r2
 800d072:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d074:	68fb      	ldr	r3, [r7, #12]
}
 800d076:	4618      	mov	r0, r3
 800d078:	3714      	adds	r7, #20
 800d07a:	46bd      	mov	sp, r7
 800d07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d080:	4770      	bx	lr

0800d082 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d082:	b480      	push	{r7}
 800d084:	b085      	sub	sp, #20
 800d086:	af00      	add	r7, sp, #0
 800d088:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d094:	699b      	ldr	r3, [r3, #24]
 800d096:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d09e:	69db      	ldr	r3, [r3, #28]
 800d0a0:	68ba      	ldr	r2, [r7, #8]
 800d0a2:	4013      	ands	r3, r2
 800d0a4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d0a6:	68bb      	ldr	r3, [r7, #8]
 800d0a8:	0c1b      	lsrs	r3, r3, #16
}
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	3714      	adds	r7, #20
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b4:	4770      	bx	lr

0800d0b6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d0b6:	b480      	push	{r7}
 800d0b8:	b085      	sub	sp, #20
 800d0ba:	af00      	add	r7, sp, #0
 800d0bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0c8:	699b      	ldr	r3, [r3, #24]
 800d0ca:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0d2:	69db      	ldr	r3, [r3, #28]
 800d0d4:	68ba      	ldr	r2, [r7, #8]
 800d0d6:	4013      	ands	r3, r2
 800d0d8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d0da:	68bb      	ldr	r3, [r7, #8]
 800d0dc:	b29b      	uxth	r3, r3
}
 800d0de:	4618      	mov	r0, r3
 800d0e0:	3714      	adds	r7, #20
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e8:	4770      	bx	lr

0800d0ea <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d0ea:	b480      	push	{r7}
 800d0ec:	b085      	sub	sp, #20
 800d0ee:	af00      	add	r7, sp, #0
 800d0f0:	6078      	str	r0, [r7, #4]
 800d0f2:	460b      	mov	r3, r1
 800d0f4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d0fa:	78fb      	ldrb	r3, [r7, #3]
 800d0fc:	015a      	lsls	r2, r3, #5
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	4413      	add	r3, r2
 800d102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d106:	689b      	ldr	r3, [r3, #8]
 800d108:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d110:	695b      	ldr	r3, [r3, #20]
 800d112:	68ba      	ldr	r2, [r7, #8]
 800d114:	4013      	ands	r3, r2
 800d116:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d118:	68bb      	ldr	r3, [r7, #8]
}
 800d11a:	4618      	mov	r0, r3
 800d11c:	3714      	adds	r7, #20
 800d11e:	46bd      	mov	sp, r7
 800d120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d124:	4770      	bx	lr

0800d126 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d126:	b480      	push	{r7}
 800d128:	b087      	sub	sp, #28
 800d12a:	af00      	add	r7, sp, #0
 800d12c:	6078      	str	r0, [r7, #4]
 800d12e:	460b      	mov	r3, r1
 800d130:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d136:	697b      	ldr	r3, [r7, #20]
 800d138:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d13c:	691b      	ldr	r3, [r3, #16]
 800d13e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d140:	697b      	ldr	r3, [r7, #20]
 800d142:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d146:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d148:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d14a:	78fb      	ldrb	r3, [r7, #3]
 800d14c:	f003 030f 	and.w	r3, r3, #15
 800d150:	68fa      	ldr	r2, [r7, #12]
 800d152:	fa22 f303 	lsr.w	r3, r2, r3
 800d156:	01db      	lsls	r3, r3, #7
 800d158:	b2db      	uxtb	r3, r3
 800d15a:	693a      	ldr	r2, [r7, #16]
 800d15c:	4313      	orrs	r3, r2
 800d15e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d160:	78fb      	ldrb	r3, [r7, #3]
 800d162:	015a      	lsls	r2, r3, #5
 800d164:	697b      	ldr	r3, [r7, #20]
 800d166:	4413      	add	r3, r2
 800d168:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d16c:	689b      	ldr	r3, [r3, #8]
 800d16e:	693a      	ldr	r2, [r7, #16]
 800d170:	4013      	ands	r3, r2
 800d172:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d174:	68bb      	ldr	r3, [r7, #8]
}
 800d176:	4618      	mov	r0, r3
 800d178:	371c      	adds	r7, #28
 800d17a:	46bd      	mov	sp, r7
 800d17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d180:	4770      	bx	lr

0800d182 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d182:	b480      	push	{r7}
 800d184:	b083      	sub	sp, #12
 800d186:	af00      	add	r7, sp, #0
 800d188:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	695b      	ldr	r3, [r3, #20]
 800d18e:	f003 0301 	and.w	r3, r3, #1
}
 800d192:	4618      	mov	r0, r3
 800d194:	370c      	adds	r7, #12
 800d196:	46bd      	mov	sp, r7
 800d198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19c:	4770      	bx	lr

0800d19e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800d19e:	b480      	push	{r7}
 800d1a0:	b085      	sub	sp, #20
 800d1a2:	af00      	add	r7, sp, #0
 800d1a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	68fa      	ldr	r2, [r7, #12]
 800d1b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d1b8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d1bc:	f023 0307 	bic.w	r3, r3, #7
 800d1c0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d1c8:	685b      	ldr	r3, [r3, #4]
 800d1ca:	68fa      	ldr	r2, [r7, #12]
 800d1cc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d1d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d1d4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d1d6:	2300      	movs	r3, #0
}
 800d1d8:	4618      	mov	r0, r3
 800d1da:	3714      	adds	r7, #20
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e2:	4770      	bx	lr

0800d1e4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800d1e4:	b480      	push	{r7}
 800d1e6:	b087      	sub	sp, #28
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	60f8      	str	r0, [r7, #12]
 800d1ec:	460b      	mov	r3, r1
 800d1ee:	607a      	str	r2, [r7, #4]
 800d1f0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	333c      	adds	r3, #60	; 0x3c
 800d1fa:	3304      	adds	r3, #4
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d200:	693b      	ldr	r3, [r7, #16]
 800d202:	4a26      	ldr	r2, [pc, #152]	; (800d29c <USB_EP0_OutStart+0xb8>)
 800d204:	4293      	cmp	r3, r2
 800d206:	d90a      	bls.n	800d21e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d208:	697b      	ldr	r3, [r7, #20]
 800d20a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d214:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d218:	d101      	bne.n	800d21e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d21a:	2300      	movs	r3, #0
 800d21c:	e037      	b.n	800d28e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d21e:	697b      	ldr	r3, [r7, #20]
 800d220:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d224:	461a      	mov	r2, r3
 800d226:	2300      	movs	r3, #0
 800d228:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d22a:	697b      	ldr	r3, [r7, #20]
 800d22c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d230:	691b      	ldr	r3, [r3, #16]
 800d232:	697a      	ldr	r2, [r7, #20]
 800d234:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d238:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d23c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d23e:	697b      	ldr	r3, [r7, #20]
 800d240:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d244:	691b      	ldr	r3, [r3, #16]
 800d246:	697a      	ldr	r2, [r7, #20]
 800d248:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d24c:	f043 0318 	orr.w	r3, r3, #24
 800d250:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d252:	697b      	ldr	r3, [r7, #20]
 800d254:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d258:	691b      	ldr	r3, [r3, #16]
 800d25a:	697a      	ldr	r2, [r7, #20]
 800d25c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d260:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800d264:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d266:	7afb      	ldrb	r3, [r7, #11]
 800d268:	2b01      	cmp	r3, #1
 800d26a:	d10f      	bne.n	800d28c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d26c:	697b      	ldr	r3, [r7, #20]
 800d26e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d272:	461a      	mov	r2, r3
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d278:	697b      	ldr	r3, [r7, #20]
 800d27a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	697a      	ldr	r2, [r7, #20]
 800d282:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d286:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800d28a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d28c:	2300      	movs	r3, #0
}
 800d28e:	4618      	mov	r0, r3
 800d290:	371c      	adds	r7, #28
 800d292:	46bd      	mov	sp, r7
 800d294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d298:	4770      	bx	lr
 800d29a:	bf00      	nop
 800d29c:	4f54300a 	.word	0x4f54300a

0800d2a0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d2a0:	b480      	push	{r7}
 800d2a2:	b085      	sub	sp, #20
 800d2a4:	af00      	add	r7, sp, #0
 800d2a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	3301      	adds	r3, #1
 800d2b0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	4a13      	ldr	r2, [pc, #76]	; (800d304 <USB_CoreReset+0x64>)
 800d2b6:	4293      	cmp	r3, r2
 800d2b8:	d901      	bls.n	800d2be <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d2ba:	2303      	movs	r3, #3
 800d2bc:	e01b      	b.n	800d2f6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	691b      	ldr	r3, [r3, #16]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	daf2      	bge.n	800d2ac <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	691b      	ldr	r3, [r3, #16]
 800d2ce:	f043 0201 	orr.w	r2, r3, #1
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	3301      	adds	r3, #1
 800d2da:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	4a09      	ldr	r2, [pc, #36]	; (800d304 <USB_CoreReset+0x64>)
 800d2e0:	4293      	cmp	r3, r2
 800d2e2:	d901      	bls.n	800d2e8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d2e4:	2303      	movs	r3, #3
 800d2e6:	e006      	b.n	800d2f6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	691b      	ldr	r3, [r3, #16]
 800d2ec:	f003 0301 	and.w	r3, r3, #1
 800d2f0:	2b01      	cmp	r3, #1
 800d2f2:	d0f0      	beq.n	800d2d6 <USB_CoreReset+0x36>

  return HAL_OK;
 800d2f4:	2300      	movs	r3, #0
}
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	3714      	adds	r7, #20
 800d2fa:	46bd      	mov	sp, r7
 800d2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d300:	4770      	bx	lr
 800d302:	bf00      	nop
 800d304:	00030d40 	.word	0x00030d40

0800d308 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800d308:	b580      	push	{r7, lr}
 800d30a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800d30c:	4904      	ldr	r1, [pc, #16]	; (800d320 <MX_FATFS_Init+0x18>)
 800d30e:	4805      	ldr	r0, [pc, #20]	; (800d324 <MX_FATFS_Init+0x1c>)
 800d310:	f006 ff7e 	bl	8014210 <FATFS_LinkDriver>
 800d314:	4603      	mov	r3, r0
 800d316:	461a      	mov	r2, r3
 800d318:	4b03      	ldr	r3, [pc, #12]	; (800d328 <MX_FATFS_Init+0x20>)
 800d31a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
	/* additional user code for init */

  /* USER CODE END Init */
}
 800d31c:	bf00      	nop
 800d31e:	bd80      	pop	{r7, pc}
 800d320:	2000390c 	.word	0x2000390c
 800d324:	0801daa0 	.word	0x0801daa0
 800d328:	20003908 	.word	0x20003908

0800d32c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800d32c:	b480      	push	{r7}
 800d32e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
	return 0;
 800d330:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800d332:	4618      	mov	r0, r3
 800d334:	46bd      	mov	sp, r7
 800d336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33a:	4770      	bx	lr

0800d33c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800d33c:	b580      	push	{r7, lr}
 800d33e:	b082      	sub	sp, #8
 800d340:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800d342:	2300      	movs	r3, #0
 800d344:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800d346:	f000 f888 	bl	800d45a <BSP_SD_IsDetected>
 800d34a:	4603      	mov	r3, r0
 800d34c:	2b01      	cmp	r3, #1
 800d34e:	d001      	beq.n	800d354 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800d350:	2301      	movs	r3, #1
 800d352:	e005      	b.n	800d360 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800d354:	4804      	ldr	r0, [pc, #16]	; (800d368 <BSP_SD_Init+0x2c>)
 800d356:	f7fb f9af 	bl	80086b8 <HAL_SD_Init>
 800d35a:	4603      	mov	r3, r0
 800d35c:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800d35e:	79fb      	ldrb	r3, [r7, #7]
}
 800d360:	4618      	mov	r0, r3
 800d362:	3708      	adds	r7, #8
 800d364:	46bd      	mov	sp, r7
 800d366:	bd80      	pop	{r7, pc}
 800d368:	20002f70 	.word	0x20002f70

0800d36c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b086      	sub	sp, #24
 800d370:	af00      	add	r7, sp, #0
 800d372:	60f8      	str	r0, [r7, #12]
 800d374:	60b9      	str	r1, [r7, #8]
 800d376:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800d378:	2300      	movs	r3, #0
 800d37a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	68ba      	ldr	r2, [r7, #8]
 800d380:	68f9      	ldr	r1, [r7, #12]
 800d382:	4806      	ldr	r0, [pc, #24]	; (800d39c <BSP_SD_ReadBlocks_DMA+0x30>)
 800d384:	f7fb fdac 	bl	8008ee0 <HAL_SD_ReadBlocks_DMA>
 800d388:	4603      	mov	r3, r0
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d001      	beq.n	800d392 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800d38e:	2301      	movs	r3, #1
 800d390:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d392:	7dfb      	ldrb	r3, [r7, #23]
}
 800d394:	4618      	mov	r0, r3
 800d396:	3718      	adds	r7, #24
 800d398:	46bd      	mov	sp, r7
 800d39a:	bd80      	pop	{r7, pc}
 800d39c:	20002f70 	.word	0x20002f70

0800d3a0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800d3a0:	b580      	push	{r7, lr}
 800d3a2:	b086      	sub	sp, #24
 800d3a4:	af00      	add	r7, sp, #0
 800d3a6:	60f8      	str	r0, [r7, #12]
 800d3a8:	60b9      	str	r1, [r7, #8]
 800d3aa:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	68ba      	ldr	r2, [r7, #8]
 800d3b4:	68f9      	ldr	r1, [r7, #12]
 800d3b6:	4806      	ldr	r0, [pc, #24]	; (800d3d0 <BSP_SD_WriteBlocks_DMA+0x30>)
 800d3b8:	f7fb fe72 	bl	80090a0 <HAL_SD_WriteBlocks_DMA>
 800d3bc:	4603      	mov	r3, r0
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d001      	beq.n	800d3c6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800d3c2:	2301      	movs	r3, #1
 800d3c4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d3c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3c8:	4618      	mov	r0, r3
 800d3ca:	3718      	adds	r7, #24
 800d3cc:	46bd      	mov	sp, r7
 800d3ce:	bd80      	pop	{r7, pc}
 800d3d0:	20002f70 	.word	0x20002f70

0800d3d4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800d3d4:	b580      	push	{r7, lr}
 800d3d6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800d3d8:	4805      	ldr	r0, [pc, #20]	; (800d3f0 <BSP_SD_GetCardState+0x1c>)
 800d3da:	f7fc fa93 	bl	8009904 <HAL_SD_GetCardState>
 800d3de:	4603      	mov	r3, r0
 800d3e0:	2b04      	cmp	r3, #4
 800d3e2:	bf14      	ite	ne
 800d3e4:	2301      	movne	r3, #1
 800d3e6:	2300      	moveq	r3, #0
 800d3e8:	b2db      	uxtb	r3, r3
}
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	bd80      	pop	{r7, pc}
 800d3ee:	bf00      	nop
 800d3f0:	20002f70 	.word	0x20002f70

0800d3f4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800d3f4:	b580      	push	{r7, lr}
 800d3f6:	b082      	sub	sp, #8
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800d3fc:	6879      	ldr	r1, [r7, #4]
 800d3fe:	4803      	ldr	r0, [pc, #12]	; (800d40c <BSP_SD_GetCardInfo+0x18>)
 800d400:	f7fc fa54 	bl	80098ac <HAL_SD_GetCardInfo>
}
 800d404:	bf00      	nop
 800d406:	3708      	adds	r7, #8
 800d408:	46bd      	mov	sp, r7
 800d40a:	bd80      	pop	{r7, pc}
 800d40c:	20002f70 	.word	0x20002f70

0800d410 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b082      	sub	sp, #8
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800d418:	f000 f818 	bl	800d44c <BSP_SD_AbortCallback>
}
 800d41c:	bf00      	nop
 800d41e:	3708      	adds	r7, #8
 800d420:	46bd      	mov	sp, r7
 800d422:	bd80      	pop	{r7, pc}

0800d424 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d424:	b580      	push	{r7, lr}
 800d426:	b082      	sub	sp, #8
 800d428:	af00      	add	r7, sp, #0
 800d42a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800d42c:	f000 f9c4 	bl	800d7b8 <BSP_SD_WriteCpltCallback>
}
 800d430:	bf00      	nop
 800d432:	3708      	adds	r7, #8
 800d434:	46bd      	mov	sp, r7
 800d436:	bd80      	pop	{r7, pc}

0800d438 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d438:	b580      	push	{r7, lr}
 800d43a:	b082      	sub	sp, #8
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800d440:	f000 f9c8 	bl	800d7d4 <BSP_SD_ReadCpltCallback>
}
 800d444:	bf00      	nop
 800d446:	3708      	adds	r7, #8
 800d448:	46bd      	mov	sp, r7
 800d44a:	bd80      	pop	{r7, pc}

0800d44c <BSP_SD_AbortCallback>:
 * @brief BSP SD Abort callback
 * @retval None
 * @note empty (up to the user to fill it in or to remove it if useless)
 */
__weak void BSP_SD_AbortCallback(void)
{
 800d44c:	b480      	push	{r7}
 800d44e:	af00      	add	r7, sp, #0

}
 800d450:	bf00      	nop
 800d452:	46bd      	mov	sp, r7
 800d454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d458:	4770      	bx	lr

0800d45a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800d45a:	b580      	push	{r7, lr}
 800d45c:	b082      	sub	sp, #8
 800d45e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800d460:	2301      	movs	r3, #1
 800d462:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800d464:	f000 f80c 	bl	800d480 <BSP_PlatformIsDetected>
 800d468:	4603      	mov	r3, r0
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d101      	bne.n	800d472 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800d46e:	2300      	movs	r3, #0
 800d470:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800d472:	79fb      	ldrb	r3, [r7, #7]
 800d474:	b2db      	uxtb	r3, r3
}
 800d476:	4618      	mov	r0, r3
 800d478:	3708      	adds	r7, #8
 800d47a:	46bd      	mov	sp, r7
 800d47c:	bd80      	pop	{r7, pc}
	...

0800d480 <BSP_PlatformIsDetected>:
 ******************************************************************************
 */
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800d480:	b580      	push	{r7, lr}
 800d482:	b082      	sub	sp, #8
 800d484:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800d486:	2301      	movs	r3, #1
 800d488:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800d48a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d48e:	4806      	ldr	r0, [pc, #24]	; (800d4a8 <BSP_PlatformIsDetected+0x28>)
 800d490:	f7f7 ff5c 	bl	800534c <HAL_GPIO_ReadPin>
 800d494:	4603      	mov	r3, r0
 800d496:	2b00      	cmp	r3, #0
 800d498:	d001      	beq.n	800d49e <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800d49a:	2300      	movs	r3, #0
 800d49c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
	/* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800d49e:	79fb      	ldrb	r3, [r7, #7]
}
 800d4a0:	4618      	mov	r0, r3
 800d4a2:	3708      	adds	r7, #8
 800d4a4:	46bd      	mov	sp, r7
 800d4a6:	bd80      	pop	{r7, pc}
 800d4a8:	40020000 	.word	0x40020000

0800d4ac <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800d4ac:	b580      	push	{r7, lr}
 800d4ae:	b084      	sub	sp, #16
 800d4b0:	af00      	add	r7, sp, #0
 800d4b2:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800d4b4:	f006 ff44 	bl	8014340 <osKernelSysTick>
 800d4b8:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800d4ba:	e006      	b.n	800d4ca <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d4bc:	f7ff ff8a 	bl	800d3d4 <BSP_SD_GetCardState>
 800d4c0:	4603      	mov	r3, r0
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d101      	bne.n	800d4ca <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	e009      	b.n	800d4de <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800d4ca:	f006 ff39 	bl	8014340 <osKernelSysTick>
 800d4ce:	4602      	mov	r2, r0
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	1ad3      	subs	r3, r2, r3
 800d4d4:	687a      	ldr	r2, [r7, #4]
 800d4d6:	429a      	cmp	r2, r3
 800d4d8:	d8f0      	bhi.n	800d4bc <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800d4da:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d4de:	4618      	mov	r0, r3
 800d4e0:	3710      	adds	r7, #16
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	bd80      	pop	{r7, pc}
	...

0800d4e8 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800d4e8:	b580      	push	{r7, lr}
 800d4ea:	b082      	sub	sp, #8
 800d4ec:	af00      	add	r7, sp, #0
 800d4ee:	4603      	mov	r3, r0
 800d4f0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d4f2:	4b0b      	ldr	r3, [pc, #44]	; (800d520 <SD_CheckStatus+0x38>)
 800d4f4:	2201      	movs	r2, #1
 800d4f6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d4f8:	f7ff ff6c 	bl	800d3d4 <BSP_SD_GetCardState>
 800d4fc:	4603      	mov	r3, r0
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d107      	bne.n	800d512 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d502:	4b07      	ldr	r3, [pc, #28]	; (800d520 <SD_CheckStatus+0x38>)
 800d504:	781b      	ldrb	r3, [r3, #0]
 800d506:	b2db      	uxtb	r3, r3
 800d508:	f023 0301 	bic.w	r3, r3, #1
 800d50c:	b2da      	uxtb	r2, r3
 800d50e:	4b04      	ldr	r3, [pc, #16]	; (800d520 <SD_CheckStatus+0x38>)
 800d510:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800d512:	4b03      	ldr	r3, [pc, #12]	; (800d520 <SD_CheckStatus+0x38>)
 800d514:	781b      	ldrb	r3, [r3, #0]
 800d516:	b2db      	uxtb	r3, r3
}
 800d518:	4618      	mov	r0, r3
 800d51a:	3708      	adds	r7, #8
 800d51c:	46bd      	mov	sp, r7
 800d51e:	bd80      	pop	{r7, pc}
 800d520:	20000011 	.word	0x20000011

0800d524 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d524:	b590      	push	{r4, r7, lr}
 800d526:	b087      	sub	sp, #28
 800d528:	af00      	add	r7, sp, #0
 800d52a:	4603      	mov	r3, r0
 800d52c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800d52e:	4b20      	ldr	r3, [pc, #128]	; (800d5b0 <SD_initialize+0x8c>)
 800d530:	2201      	movs	r2, #1
 800d532:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800d534:	f006 fef8 	bl	8014328 <osKernelRunning>
 800d538:	4603      	mov	r3, r0
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d030      	beq.n	800d5a0 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800d53e:	f7ff fefd 	bl	800d33c <BSP_SD_Init>
 800d542:	4603      	mov	r3, r0
 800d544:	2b00      	cmp	r3, #0
 800d546:	d107      	bne.n	800d558 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800d548:	79fb      	ldrb	r3, [r7, #7]
 800d54a:	4618      	mov	r0, r3
 800d54c:	f7ff ffcc 	bl	800d4e8 <SD_CheckStatus>
 800d550:	4603      	mov	r3, r0
 800d552:	461a      	mov	r2, r3
 800d554:	4b16      	ldr	r3, [pc, #88]	; (800d5b0 <SD_initialize+0x8c>)
 800d556:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800d558:	4b15      	ldr	r3, [pc, #84]	; (800d5b0 <SD_initialize+0x8c>)
 800d55a:	781b      	ldrb	r3, [r3, #0]
 800d55c:	b2db      	uxtb	r3, r3
 800d55e:	2b01      	cmp	r3, #1
 800d560:	d01e      	beq.n	800d5a0 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800d562:	4b14      	ldr	r3, [pc, #80]	; (800d5b4 <SD_initialize+0x90>)
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d10e      	bne.n	800d588 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800d56a:	4b13      	ldr	r3, [pc, #76]	; (800d5b8 <SD_initialize+0x94>)
 800d56c:	f107 0408 	add.w	r4, r7, #8
 800d570:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d572:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800d576:	f107 0308 	add.w	r3, r7, #8
 800d57a:	2100      	movs	r1, #0
 800d57c:	4618      	mov	r0, r3
 800d57e:	f007 f818 	bl	80145b2 <osMessageCreate>
 800d582:	4603      	mov	r3, r0
 800d584:	4a0b      	ldr	r2, [pc, #44]	; (800d5b4 <SD_initialize+0x90>)
 800d586:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800d588:	4b0a      	ldr	r3, [pc, #40]	; (800d5b4 <SD_initialize+0x90>)
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d107      	bne.n	800d5a0 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800d590:	4b07      	ldr	r3, [pc, #28]	; (800d5b0 <SD_initialize+0x8c>)
 800d592:	781b      	ldrb	r3, [r3, #0]
 800d594:	b2db      	uxtb	r3, r3
 800d596:	f043 0301 	orr.w	r3, r3, #1
 800d59a:	b2da      	uxtb	r2, r3
 800d59c:	4b04      	ldr	r3, [pc, #16]	; (800d5b0 <SD_initialize+0x8c>)
 800d59e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800d5a0:	4b03      	ldr	r3, [pc, #12]	; (800d5b0 <SD_initialize+0x8c>)
 800d5a2:	781b      	ldrb	r3, [r3, #0]
 800d5a4:	b2db      	uxtb	r3, r3
}
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	371c      	adds	r7, #28
 800d5aa:	46bd      	mov	sp, r7
 800d5ac:	bd90      	pop	{r4, r7, pc}
 800d5ae:	bf00      	nop
 800d5b0:	20000011 	.word	0x20000011
 800d5b4:	20003910 	.word	0x20003910
 800d5b8:	0801d268 	.word	0x0801d268

0800d5bc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800d5bc:	b580      	push	{r7, lr}
 800d5be:	b082      	sub	sp, #8
 800d5c0:	af00      	add	r7, sp, #0
 800d5c2:	4603      	mov	r3, r0
 800d5c4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800d5c6:	79fb      	ldrb	r3, [r7, #7]
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	f7ff ff8d 	bl	800d4e8 <SD_CheckStatus>
 800d5ce:	4603      	mov	r3, r0
}
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	3708      	adds	r7, #8
 800d5d4:	46bd      	mov	sp, r7
 800d5d6:	bd80      	pop	{r7, pc}

0800d5d8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800d5d8:	b580      	push	{r7, lr}
 800d5da:	b08a      	sub	sp, #40	; 0x28
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	60b9      	str	r1, [r7, #8]
 800d5e0:	607a      	str	r2, [r7, #4]
 800d5e2:	603b      	str	r3, [r7, #0]
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800d5e8:	2301      	movs	r3, #1
 800d5ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800d5ee:	f247 5030 	movw	r0, #30000	; 0x7530
 800d5f2:	f7ff ff5b 	bl	800d4ac <SD_CheckStatusWithTimeout>
 800d5f6:	4603      	mov	r3, r0
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	da02      	bge.n	800d602 <SD_read+0x2a>
  {
    return res;
 800d5fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d600:	e032      	b.n	800d668 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800d602:	683a      	ldr	r2, [r7, #0]
 800d604:	6879      	ldr	r1, [r7, #4]
 800d606:	68b8      	ldr	r0, [r7, #8]
 800d608:	f7ff feb0 	bl	800d36c <BSP_SD_ReadBlocks_DMA>
 800d60c:	4603      	mov	r3, r0
 800d60e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (ret == MSD_OK) {
 800d612:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d616:	2b00      	cmp	r3, #0
 800d618:	d124      	bne.n	800d664 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800d61a:	4b15      	ldr	r3, [pc, #84]	; (800d670 <SD_read+0x98>)
 800d61c:	6819      	ldr	r1, [r3, #0]
 800d61e:	f107 0314 	add.w	r3, r7, #20
 800d622:	f247 5230 	movw	r2, #30000	; 0x7530
 800d626:	4618      	mov	r0, r3
 800d628:	f007 f82c 	bl	8014684 <osMessageGet>

    if (event.status == osEventMessage)
 800d62c:	697b      	ldr	r3, [r7, #20]
 800d62e:	2b10      	cmp	r3, #16
 800d630:	d118      	bne.n	800d664 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800d632:	69bb      	ldr	r3, [r7, #24]
 800d634:	2b01      	cmp	r3, #1
 800d636:	d115      	bne.n	800d664 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800d638:	f006 fe82 	bl	8014340 <osKernelSysTick>
 800d63c:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800d63e:	e008      	b.n	800d652 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d640:	f7ff fec8 	bl	800d3d4 <BSP_SD_GetCardState>
 800d644:	4603      	mov	r3, r0
 800d646:	2b00      	cmp	r3, #0
 800d648:	d103      	bne.n	800d652 <SD_read+0x7a>
              {
                res = RES_OK;
 800d64a:	2300      	movs	r3, #0
 800d64c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800d650:	e008      	b.n	800d664 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800d652:	f006 fe75 	bl	8014340 <osKernelSysTick>
 800d656:	4602      	mov	r2, r0
 800d658:	6a3b      	ldr	r3, [r7, #32]
 800d65a:	1ad3      	subs	r3, r2, r3
 800d65c:	f247 522f 	movw	r2, #29999	; 0x752f
 800d660:	4293      	cmp	r3, r2
 800d662:	d9ed      	bls.n	800d640 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800d664:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800d668:	4618      	mov	r0, r3
 800d66a:	3728      	adds	r7, #40	; 0x28
 800d66c:	46bd      	mov	sp, r7
 800d66e:	bd80      	pop	{r7, pc}
 800d670:	20003910 	.word	0x20003910

0800d674 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800d674:	b580      	push	{r7, lr}
 800d676:	b08a      	sub	sp, #40	; 0x28
 800d678:	af00      	add	r7, sp, #0
 800d67a:	60b9      	str	r1, [r7, #8]
 800d67c:	607a      	str	r2, [r7, #4]
 800d67e:	603b      	str	r3, [r7, #0]
 800d680:	4603      	mov	r3, r0
 800d682:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d684:	2301      	movs	r3, #1
 800d686:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800d68a:	f247 5030 	movw	r0, #30000	; 0x7530
 800d68e:	f7ff ff0d 	bl	800d4ac <SD_CheckStatusWithTimeout>
 800d692:	4603      	mov	r3, r0
 800d694:	2b00      	cmp	r3, #0
 800d696:	da02      	bge.n	800d69e <SD_write+0x2a>
  {
    return res;
 800d698:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d69c:	e02e      	b.n	800d6fc <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800d69e:	683a      	ldr	r2, [r7, #0]
 800d6a0:	6879      	ldr	r1, [r7, #4]
 800d6a2:	68b8      	ldr	r0, [r7, #8]
 800d6a4:	f7ff fe7c 	bl	800d3a0 <BSP_SD_WriteBlocks_DMA>
 800d6a8:	4603      	mov	r3, r0
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d124      	bne.n	800d6f8 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800d6ae:	4b15      	ldr	r3, [pc, #84]	; (800d704 <SD_write+0x90>)
 800d6b0:	6819      	ldr	r1, [r3, #0]
 800d6b2:	f107 0314 	add.w	r3, r7, #20
 800d6b6:	f247 5230 	movw	r2, #30000	; 0x7530
 800d6ba:	4618      	mov	r0, r3
 800d6bc:	f006 ffe2 	bl	8014684 <osMessageGet>

    if (event.status == osEventMessage)
 800d6c0:	697b      	ldr	r3, [r7, #20]
 800d6c2:	2b10      	cmp	r3, #16
 800d6c4:	d118      	bne.n	800d6f8 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800d6c6:	69bb      	ldr	r3, [r7, #24]
 800d6c8:	2b02      	cmp	r3, #2
 800d6ca:	d115      	bne.n	800d6f8 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800d6cc:	f006 fe38 	bl	8014340 <osKernelSysTick>
 800d6d0:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800d6d2:	e008      	b.n	800d6e6 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d6d4:	f7ff fe7e 	bl	800d3d4 <BSP_SD_GetCardState>
 800d6d8:	4603      	mov	r3, r0
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d103      	bne.n	800d6e6 <SD_write+0x72>
          {
            res = RES_OK;
 800d6de:	2300      	movs	r3, #0
 800d6e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800d6e4:	e008      	b.n	800d6f8 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800d6e6:	f006 fe2b 	bl	8014340 <osKernelSysTick>
 800d6ea:	4602      	mov	r2, r0
 800d6ec:	6a3b      	ldr	r3, [r7, #32]
 800d6ee:	1ad3      	subs	r3, r2, r3
 800d6f0:	f247 522f 	movw	r2, #29999	; 0x752f
 800d6f4:	4293      	cmp	r3, r2
 800d6f6:	d9ed      	bls.n	800d6d4 <SD_write+0x60>
    }

  }
#endif

  return res;
 800d6f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	3728      	adds	r7, #40	; 0x28
 800d700:	46bd      	mov	sp, r7
 800d702:	bd80      	pop	{r7, pc}
 800d704:	20003910 	.word	0x20003910

0800d708 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d708:	b580      	push	{r7, lr}
 800d70a:	b08c      	sub	sp, #48	; 0x30
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	4603      	mov	r3, r0
 800d710:	603a      	str	r2, [r7, #0]
 800d712:	71fb      	strb	r3, [r7, #7]
 800d714:	460b      	mov	r3, r1
 800d716:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800d718:	2301      	movs	r3, #1
 800d71a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d71e:	4b25      	ldr	r3, [pc, #148]	; (800d7b4 <SD_ioctl+0xac>)
 800d720:	781b      	ldrb	r3, [r3, #0]
 800d722:	b2db      	uxtb	r3, r3
 800d724:	f003 0301 	and.w	r3, r3, #1
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d001      	beq.n	800d730 <SD_ioctl+0x28>
 800d72c:	2303      	movs	r3, #3
 800d72e:	e03c      	b.n	800d7aa <SD_ioctl+0xa2>

  switch (cmd)
 800d730:	79bb      	ldrb	r3, [r7, #6]
 800d732:	2b03      	cmp	r3, #3
 800d734:	d834      	bhi.n	800d7a0 <SD_ioctl+0x98>
 800d736:	a201      	add	r2, pc, #4	; (adr r2, 800d73c <SD_ioctl+0x34>)
 800d738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d73c:	0800d74d 	.word	0x0800d74d
 800d740:	0800d755 	.word	0x0800d755
 800d744:	0800d76d 	.word	0x0800d76d
 800d748:	0800d787 	.word	0x0800d787
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800d74c:	2300      	movs	r3, #0
 800d74e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d752:	e028      	b.n	800d7a6 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800d754:	f107 030c 	add.w	r3, r7, #12
 800d758:	4618      	mov	r0, r3
 800d75a:	f7ff fe4b 	bl	800d3f4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d75e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d760:	683b      	ldr	r3, [r7, #0]
 800d762:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d764:	2300      	movs	r3, #0
 800d766:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d76a:	e01c      	b.n	800d7a6 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d76c:	f107 030c 	add.w	r3, r7, #12
 800d770:	4618      	mov	r0, r3
 800d772:	f7ff fe3f 	bl	800d3f4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d778:	b29a      	uxth	r2, r3
 800d77a:	683b      	ldr	r3, [r7, #0]
 800d77c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800d77e:	2300      	movs	r3, #0
 800d780:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d784:	e00f      	b.n	800d7a6 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d786:	f107 030c 	add.w	r3, r7, #12
 800d78a:	4618      	mov	r0, r3
 800d78c:	f7ff fe32 	bl	800d3f4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800d790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d792:	0a5a      	lsrs	r2, r3, #9
 800d794:	683b      	ldr	r3, [r7, #0]
 800d796:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d798:	2300      	movs	r3, #0
 800d79a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d79e:	e002      	b.n	800d7a6 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800d7a0:	2304      	movs	r3, #4
 800d7a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800d7a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	3730      	adds	r7, #48	; 0x30
 800d7ae:	46bd      	mov	sp, r7
 800d7b0:	bd80      	pop	{r7, pc}
 800d7b2:	bf00      	nop
 800d7b4:	20000011 	.word	0x20000011

0800d7b8 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800d7b8:	b580      	push	{r7, lr}
 800d7ba:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
 800d7bc:	4b04      	ldr	r3, [pc, #16]	; (800d7d0 <BSP_SD_WriteCpltCallback+0x18>)
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	2200      	movs	r2, #0
 800d7c2:	2102      	movs	r1, #2
 800d7c4:	4618      	mov	r0, r3
 800d7c6:	f006 ff1d 	bl	8014604 <osMessagePut>
#else
   const uint16_t msg = WRITE_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
#endif
}
 800d7ca:	bf00      	nop
 800d7cc:	bd80      	pop	{r7, pc}
 800d7ce:	bf00      	nop
 800d7d0:	20003910 	.word	0x20003910

0800d7d4 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800d7d4:	b580      	push	{r7, lr}
 800d7d6:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800d7d8:	4b04      	ldr	r3, [pc, #16]	; (800d7ec <BSP_SD_ReadCpltCallback+0x18>)
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	2200      	movs	r2, #0
 800d7de:	2101      	movs	r1, #1
 800d7e0:	4618      	mov	r0, r3
 800d7e2:	f006 ff0f 	bl	8014604 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
#endif
}
 800d7e6:	bf00      	nop
 800d7e8:	bd80      	pop	{r7, pc}
 800d7ea:	bf00      	nop
 800d7ec:	20003910 	.word	0x20003910

0800d7f0 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d7f0:	b580      	push	{r7, lr}
 800d7f2:	b084      	sub	sp, #16
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	6078      	str	r0, [r7, #4]
 800d7f8:	460b      	mov	r3, r1
 800d7fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 800d7fc:	f44f 701d 	mov.w	r0, #628	; 0x274
 800d800:	f00a f966 	bl	8017ad0 <USBD_static_malloc>
 800d804:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d109      	bne.n	800d820 <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	32b0      	adds	r2, #176	; 0xb0
 800d816:	2100      	movs	r1, #0
 800d818:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800d81c:	2302      	movs	r3, #2
 800d81e:	e06e      	b.n	800d8fe <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	32b0      	adds	r2, #176	; 0xb0
 800d82a:	68f9      	ldr	r1, [r7, #12]
 800d82c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	32b0      	adds	r2, #176	; 0xb0
 800d83a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	7c1b      	ldrb	r3, [r3, #16]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d12b      	bne.n	800d8a4 <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800d84c:	4b2e      	ldr	r3, [pc, #184]	; (800d908 <USBD_MSC_Init+0x118>)
 800d84e:	7819      	ldrb	r1, [r3, #0]
 800d850:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d854:	2202      	movs	r2, #2
 800d856:	6878      	ldr	r0, [r7, #4]
 800d858:	f009 ffa9 	bl	80177ae <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800d85c:	4b2a      	ldr	r3, [pc, #168]	; (800d908 <USBD_MSC_Init+0x118>)
 800d85e:	781b      	ldrb	r3, [r3, #0]
 800d860:	f003 020f 	and.w	r2, r3, #15
 800d864:	6879      	ldr	r1, [r7, #4]
 800d866:	4613      	mov	r3, r2
 800d868:	009b      	lsls	r3, r3, #2
 800d86a:	4413      	add	r3, r2
 800d86c:	009b      	lsls	r3, r3, #2
 800d86e:	440b      	add	r3, r1
 800d870:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d874:	2201      	movs	r2, #1
 800d876:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800d878:	4b24      	ldr	r3, [pc, #144]	; (800d90c <USBD_MSC_Init+0x11c>)
 800d87a:	7819      	ldrb	r1, [r3, #0]
 800d87c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d880:	2202      	movs	r2, #2
 800d882:	6878      	ldr	r0, [r7, #4]
 800d884:	f009 ff93 	bl	80177ae <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800d888:	4b20      	ldr	r3, [pc, #128]	; (800d90c <USBD_MSC_Init+0x11c>)
 800d88a:	781b      	ldrb	r3, [r3, #0]
 800d88c:	f003 020f 	and.w	r2, r3, #15
 800d890:	6879      	ldr	r1, [r7, #4]
 800d892:	4613      	mov	r3, r2
 800d894:	009b      	lsls	r3, r3, #2
 800d896:	4413      	add	r3, r2
 800d898:	009b      	lsls	r3, r3, #2
 800d89a:	440b      	add	r3, r1
 800d89c:	3324      	adds	r3, #36	; 0x24
 800d89e:	2201      	movs	r2, #1
 800d8a0:	801a      	strh	r2, [r3, #0]
 800d8a2:	e028      	b.n	800d8f6 <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800d8a4:	4b18      	ldr	r3, [pc, #96]	; (800d908 <USBD_MSC_Init+0x118>)
 800d8a6:	7819      	ldrb	r1, [r3, #0]
 800d8a8:	2340      	movs	r3, #64	; 0x40
 800d8aa:	2202      	movs	r2, #2
 800d8ac:	6878      	ldr	r0, [r7, #4]
 800d8ae:	f009 ff7e 	bl	80177ae <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800d8b2:	4b15      	ldr	r3, [pc, #84]	; (800d908 <USBD_MSC_Init+0x118>)
 800d8b4:	781b      	ldrb	r3, [r3, #0]
 800d8b6:	f003 020f 	and.w	r2, r3, #15
 800d8ba:	6879      	ldr	r1, [r7, #4]
 800d8bc:	4613      	mov	r3, r2
 800d8be:	009b      	lsls	r3, r3, #2
 800d8c0:	4413      	add	r3, r2
 800d8c2:	009b      	lsls	r3, r3, #2
 800d8c4:	440b      	add	r3, r1
 800d8c6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d8ca:	2201      	movs	r2, #1
 800d8cc:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800d8ce:	4b0f      	ldr	r3, [pc, #60]	; (800d90c <USBD_MSC_Init+0x11c>)
 800d8d0:	7819      	ldrb	r1, [r3, #0]
 800d8d2:	2340      	movs	r3, #64	; 0x40
 800d8d4:	2202      	movs	r2, #2
 800d8d6:	6878      	ldr	r0, [r7, #4]
 800d8d8:	f009 ff69 	bl	80177ae <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800d8dc:	4b0b      	ldr	r3, [pc, #44]	; (800d90c <USBD_MSC_Init+0x11c>)
 800d8de:	781b      	ldrb	r3, [r3, #0]
 800d8e0:	f003 020f 	and.w	r2, r3, #15
 800d8e4:	6879      	ldr	r1, [r7, #4]
 800d8e6:	4613      	mov	r3, r2
 800d8e8:	009b      	lsls	r3, r3, #2
 800d8ea:	4413      	add	r3, r2
 800d8ec:	009b      	lsls	r3, r3, #2
 800d8ee:	440b      	add	r3, r1
 800d8f0:	3324      	adds	r3, #36	; 0x24
 800d8f2:	2201      	movs	r2, #1
 800d8f4:	801a      	strh	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800d8f6:	6878      	ldr	r0, [r7, #4]
 800d8f8:	f000 fa2c 	bl	800dd54 <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 800d8fc:	2300      	movs	r3, #0
}
 800d8fe:	4618      	mov	r0, r3
 800d900:	3710      	adds	r7, #16
 800d902:	46bd      	mov	sp, r7
 800d904:	bd80      	pop	{r7, pc}
 800d906:	bf00      	nop
 800d908:	20000077 	.word	0x20000077
 800d90c:	20000076 	.word	0x20000076

0800d910 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d910:	b580      	push	{r7, lr}
 800d912:	b082      	sub	sp, #8
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
 800d918:	460b      	mov	r3, r1
 800d91a:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 800d91c:	4b26      	ldr	r3, [pc, #152]	; (800d9b8 <USBD_MSC_DeInit+0xa8>)
 800d91e:	781b      	ldrb	r3, [r3, #0]
 800d920:	4619      	mov	r1, r3
 800d922:	6878      	ldr	r0, [r7, #4]
 800d924:	f009 ff69 	bl	80177fa <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 800d928:	4b23      	ldr	r3, [pc, #140]	; (800d9b8 <USBD_MSC_DeInit+0xa8>)
 800d92a:	781b      	ldrb	r3, [r3, #0]
 800d92c:	f003 020f 	and.w	r2, r3, #15
 800d930:	6879      	ldr	r1, [r7, #4]
 800d932:	4613      	mov	r3, r2
 800d934:	009b      	lsls	r3, r3, #2
 800d936:	4413      	add	r3, r2
 800d938:	009b      	lsls	r3, r3, #2
 800d93a:	440b      	add	r3, r1
 800d93c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d940:	2200      	movs	r2, #0
 800d942:	801a      	strh	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 800d944:	4b1d      	ldr	r3, [pc, #116]	; (800d9bc <USBD_MSC_DeInit+0xac>)
 800d946:	781b      	ldrb	r3, [r3, #0]
 800d948:	4619      	mov	r1, r3
 800d94a:	6878      	ldr	r0, [r7, #4]
 800d94c:	f009 ff55 	bl	80177fa <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 800d950:	4b1a      	ldr	r3, [pc, #104]	; (800d9bc <USBD_MSC_DeInit+0xac>)
 800d952:	781b      	ldrb	r3, [r3, #0]
 800d954:	f003 020f 	and.w	r2, r3, #15
 800d958:	6879      	ldr	r1, [r7, #4]
 800d95a:	4613      	mov	r3, r2
 800d95c:	009b      	lsls	r3, r3, #2
 800d95e:	4413      	add	r3, r2
 800d960:	009b      	lsls	r3, r3, #2
 800d962:	440b      	add	r3, r1
 800d964:	3324      	adds	r3, #36	; 0x24
 800d966:	2200      	movs	r2, #0
 800d968:	801a      	strh	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	32b0      	adds	r2, #176	; 0xb0
 800d974:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d018      	beq.n	800d9ae <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 800d97c:	6878      	ldr	r0, [r7, #4]
 800d97e:	f000 fa67 	bl	800de50 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	32b0      	adds	r2, #176	; 0xb0
 800d98c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d990:	4618      	mov	r0, r3
 800d992:	f00a f8ab 	bl	8017aec <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	32b0      	adds	r2, #176	; 0xb0
 800d9a0:	2100      	movs	r1, #0
 800d9a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	2200      	movs	r2, #0
 800d9aa:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800d9ae:	2300      	movs	r3, #0
}
 800d9b0:	4618      	mov	r0, r3
 800d9b2:	3708      	adds	r7, #8
 800d9b4:	46bd      	mov	sp, r7
 800d9b6:	bd80      	pop	{r7, pc}
 800d9b8:	20000077 	.word	0x20000077
 800d9bc:	20000076 	.word	0x20000076

0800d9c0 <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d9c0:	b580      	push	{r7, lr}
 800d9c2:	b086      	sub	sp, #24
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	6078      	str	r0, [r7, #4]
 800d9c8:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	32b0      	adds	r2, #176	; 0xb0
 800d9d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d9d8:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 800d9da:	2300      	movs	r3, #0
 800d9dc:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 800d9de:	2300      	movs	r3, #0
 800d9e0:	81fb      	strh	r3, [r7, #14]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800d9e2:	693b      	ldr	r3, [r7, #16]
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d101      	bne.n	800d9ec <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800d9e8:	2303      	movs	r3, #3
 800d9ea:	e0e1      	b.n	800dbb0 <USBD_MSC_Setup+0x1f0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d9ec:	683b      	ldr	r3, [r7, #0]
 800d9ee:	781b      	ldrb	r3, [r3, #0]
 800d9f0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d053      	beq.n	800daa0 <USBD_MSC_Setup+0xe0>
 800d9f8:	2b20      	cmp	r3, #32
 800d9fa:	f040 80d1 	bne.w	800dba0 <USBD_MSC_Setup+0x1e0>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800d9fe:	683b      	ldr	r3, [r7, #0]
 800da00:	785b      	ldrb	r3, [r3, #1]
 800da02:	2bfe      	cmp	r3, #254	; 0xfe
 800da04:	d002      	beq.n	800da0c <USBD_MSC_Setup+0x4c>
 800da06:	2bff      	cmp	r3, #255	; 0xff
 800da08:	d02a      	beq.n	800da60 <USBD_MSC_Setup+0xa0>
 800da0a:	e041      	b.n	800da90 <USBD_MSC_Setup+0xd0>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800da0c:	683b      	ldr	r3, [r7, #0]
 800da0e:	885b      	ldrh	r3, [r3, #2]
 800da10:	2b00      	cmp	r3, #0
 800da12:	d11e      	bne.n	800da52 <USBD_MSC_Setup+0x92>
 800da14:	683b      	ldr	r3, [r7, #0]
 800da16:	88db      	ldrh	r3, [r3, #6]
 800da18:	2b01      	cmp	r3, #1
 800da1a:	d11a      	bne.n	800da52 <USBD_MSC_Setup+0x92>
              ((req->bmRequest & 0x80U) == 0x80U))
 800da1c:	683b      	ldr	r3, [r7, #0]
 800da1e:	781b      	ldrb	r3, [r3, #0]
 800da20:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800da22:	2b00      	cmp	r3, #0
 800da24:	da15      	bge.n	800da52 <USBD_MSC_Setup+0x92>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800da2c:	687a      	ldr	r2, [r7, #4]
 800da2e:	33b0      	adds	r3, #176	; 0xb0
 800da30:	009b      	lsls	r3, r3, #2
 800da32:	4413      	add	r3, r2
 800da34:	685b      	ldr	r3, [r3, #4]
 800da36:	699b      	ldr	r3, [r3, #24]
 800da38:	4798      	blx	r3
 800da3a:	4603      	mov	r3, r0
 800da3c:	461a      	mov	r2, r3
 800da3e:	693b      	ldr	r3, [r7, #16]
 800da40:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 800da42:	693b      	ldr	r3, [r7, #16]
 800da44:	2201      	movs	r2, #1
 800da46:	4619      	mov	r1, r3
 800da48:	6878      	ldr	r0, [r7, #4]
 800da4a:	f003 f923 	bl	8010c94 <USBD_CtlSendData>
 800da4e:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800da50:	e025      	b.n	800da9e <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 800da52:	6839      	ldr	r1, [r7, #0]
 800da54:	6878      	ldr	r0, [r7, #4]
 800da56:	f003 f8ac 	bl	8010bb2 <USBD_CtlError>
            ret = USBD_FAIL;
 800da5a:	2303      	movs	r3, #3
 800da5c:	75fb      	strb	r3, [r7, #23]
          break;
 800da5e:	e01e      	b.n	800da9e <USBD_MSC_Setup+0xde>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800da60:	683b      	ldr	r3, [r7, #0]
 800da62:	885b      	ldrh	r3, [r3, #2]
 800da64:	2b00      	cmp	r3, #0
 800da66:	d10c      	bne.n	800da82 <USBD_MSC_Setup+0xc2>
 800da68:	683b      	ldr	r3, [r7, #0]
 800da6a:	88db      	ldrh	r3, [r3, #6]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d108      	bne.n	800da82 <USBD_MSC_Setup+0xc2>
              ((req->bmRequest & 0x80U) != 0x80U))
 800da70:	683b      	ldr	r3, [r7, #0]
 800da72:	781b      	ldrb	r3, [r3, #0]
 800da74:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800da76:	2b00      	cmp	r3, #0
 800da78:	db03      	blt.n	800da82 <USBD_MSC_Setup+0xc2>
          {
            MSC_BOT_Reset(pdev);
 800da7a:	6878      	ldr	r0, [r7, #4]
 800da7c:	f000 f9b4 	bl	800dde8 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800da80:	e00d      	b.n	800da9e <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 800da82:	6839      	ldr	r1, [r7, #0]
 800da84:	6878      	ldr	r0, [r7, #4]
 800da86:	f003 f894 	bl	8010bb2 <USBD_CtlError>
            ret = USBD_FAIL;
 800da8a:	2303      	movs	r3, #3
 800da8c:	75fb      	strb	r3, [r7, #23]
          break;
 800da8e:	e006      	b.n	800da9e <USBD_MSC_Setup+0xde>

        default:
          USBD_CtlError(pdev, req);
 800da90:	6839      	ldr	r1, [r7, #0]
 800da92:	6878      	ldr	r0, [r7, #4]
 800da94:	f003 f88d 	bl	8010bb2 <USBD_CtlError>
          ret = USBD_FAIL;
 800da98:	2303      	movs	r3, #3
 800da9a:	75fb      	strb	r3, [r7, #23]
          break;
 800da9c:	bf00      	nop
      }
      break;
 800da9e:	e086      	b.n	800dbae <USBD_MSC_Setup+0x1ee>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800daa0:	683b      	ldr	r3, [r7, #0]
 800daa2:	785b      	ldrb	r3, [r3, #1]
 800daa4:	2b0b      	cmp	r3, #11
 800daa6:	d872      	bhi.n	800db8e <USBD_MSC_Setup+0x1ce>
 800daa8:	a201      	add	r2, pc, #4	; (adr r2, 800dab0 <USBD_MSC_Setup+0xf0>)
 800daaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800daae:	bf00      	nop
 800dab0:	0800dae1 	.word	0x0800dae1
 800dab4:	0800db5d 	.word	0x0800db5d
 800dab8:	0800db8f 	.word	0x0800db8f
 800dabc:	0800db8f 	.word	0x0800db8f
 800dac0:	0800db8f 	.word	0x0800db8f
 800dac4:	0800db8f 	.word	0x0800db8f
 800dac8:	0800db8f 	.word	0x0800db8f
 800dacc:	0800db8f 	.word	0x0800db8f
 800dad0:	0800db8f 	.word	0x0800db8f
 800dad4:	0800db8f 	.word	0x0800db8f
 800dad8:	0800db0b 	.word	0x0800db0b
 800dadc:	0800db35 	.word	0x0800db35
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dae6:	b2db      	uxtb	r3, r3
 800dae8:	2b03      	cmp	r3, #3
 800daea:	d107      	bne.n	800dafc <USBD_MSC_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800daec:	f107 030e 	add.w	r3, r7, #14
 800daf0:	2202      	movs	r2, #2
 800daf2:	4619      	mov	r1, r3
 800daf4:	6878      	ldr	r0, [r7, #4]
 800daf6:	f003 f8cd 	bl	8010c94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800dafa:	e050      	b.n	800db9e <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 800dafc:	6839      	ldr	r1, [r7, #0]
 800dafe:	6878      	ldr	r0, [r7, #4]
 800db00:	f003 f857 	bl	8010bb2 <USBD_CtlError>
            ret = USBD_FAIL;
 800db04:	2303      	movs	r3, #3
 800db06:	75fb      	strb	r3, [r7, #23]
          break;
 800db08:	e049      	b.n	800db9e <USBD_MSC_Setup+0x1de>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db10:	b2db      	uxtb	r3, r3
 800db12:	2b03      	cmp	r3, #3
 800db14:	d107      	bne.n	800db26 <USBD_MSC_Setup+0x166>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 800db16:	693b      	ldr	r3, [r7, #16]
 800db18:	3304      	adds	r3, #4
 800db1a:	2201      	movs	r2, #1
 800db1c:	4619      	mov	r1, r3
 800db1e:	6878      	ldr	r0, [r7, #4]
 800db20:	f003 f8b8 	bl	8010c94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800db24:	e03b      	b.n	800db9e <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 800db26:	6839      	ldr	r1, [r7, #0]
 800db28:	6878      	ldr	r0, [r7, #4]
 800db2a:	f003 f842 	bl	8010bb2 <USBD_CtlError>
            ret = USBD_FAIL;
 800db2e:	2303      	movs	r3, #3
 800db30:	75fb      	strb	r3, [r7, #23]
          break;
 800db32:	e034      	b.n	800db9e <USBD_MSC_Setup+0x1de>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db3a:	b2db      	uxtb	r3, r3
 800db3c:	2b03      	cmp	r3, #3
 800db3e:	d106      	bne.n	800db4e <USBD_MSC_Setup+0x18e>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	885b      	ldrh	r3, [r3, #2]
 800db44:	b2db      	uxtb	r3, r3
 800db46:	461a      	mov	r2, r3
 800db48:	693b      	ldr	r3, [r7, #16]
 800db4a:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800db4c:	e027      	b.n	800db9e <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 800db4e:	6839      	ldr	r1, [r7, #0]
 800db50:	6878      	ldr	r0, [r7, #4]
 800db52:	f003 f82e 	bl	8010bb2 <USBD_CtlError>
            ret = USBD_FAIL;
 800db56:	2303      	movs	r3, #3
 800db58:	75fb      	strb	r3, [r7, #23]
          break;
 800db5a:	e020      	b.n	800db9e <USBD_MSC_Setup+0x1de>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db62:	b2db      	uxtb	r3, r3
 800db64:	2b03      	cmp	r3, #3
 800db66:	d119      	bne.n	800db9c <USBD_MSC_Setup+0x1dc>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 800db68:	683b      	ldr	r3, [r7, #0]
 800db6a:	885b      	ldrh	r3, [r3, #2]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d115      	bne.n	800db9c <USBD_MSC_Setup+0x1dc>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800db70:	683b      	ldr	r3, [r7, #0]
 800db72:	889b      	ldrh	r3, [r3, #4]
 800db74:	b2db      	uxtb	r3, r3
 800db76:	4619      	mov	r1, r3
 800db78:	6878      	ldr	r0, [r7, #4]
 800db7a:	f009 fe5d 	bl	8017838 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800db7e:	683b      	ldr	r3, [r7, #0]
 800db80:	889b      	ldrh	r3, [r3, #4]
 800db82:	b2db      	uxtb	r3, r3
 800db84:	4619      	mov	r1, r3
 800db86:	6878      	ldr	r0, [r7, #4]
 800db88:	f000 fb2e 	bl	800e1e8 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 800db8c:	e006      	b.n	800db9c <USBD_MSC_Setup+0x1dc>

        default:
          USBD_CtlError(pdev, req);
 800db8e:	6839      	ldr	r1, [r7, #0]
 800db90:	6878      	ldr	r0, [r7, #4]
 800db92:	f003 f80e 	bl	8010bb2 <USBD_CtlError>
          ret = USBD_FAIL;
 800db96:	2303      	movs	r3, #3
 800db98:	75fb      	strb	r3, [r7, #23]
          break;
 800db9a:	e000      	b.n	800db9e <USBD_MSC_Setup+0x1de>
          break;
 800db9c:	bf00      	nop
      }
      break;
 800db9e:	e006      	b.n	800dbae <USBD_MSC_Setup+0x1ee>

    default:
      USBD_CtlError(pdev, req);
 800dba0:	6839      	ldr	r1, [r7, #0]
 800dba2:	6878      	ldr	r0, [r7, #4]
 800dba4:	f003 f805 	bl	8010bb2 <USBD_CtlError>
      ret = USBD_FAIL;
 800dba8:	2303      	movs	r3, #3
 800dbaa:	75fb      	strb	r3, [r7, #23]
      break;
 800dbac:	bf00      	nop
  }

  return (uint8_t)ret;
 800dbae:	7dfb      	ldrb	r3, [r7, #23]
}
 800dbb0:	4618      	mov	r0, r3
 800dbb2:	3718      	adds	r7, #24
 800dbb4:	46bd      	mov	sp, r7
 800dbb6:	bd80      	pop	{r7, pc}

0800dbb8 <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800dbb8:	b580      	push	{r7, lr}
 800dbba:	b082      	sub	sp, #8
 800dbbc:	af00      	add	r7, sp, #0
 800dbbe:	6078      	str	r0, [r7, #4]
 800dbc0:	460b      	mov	r3, r1
 800dbc2:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 800dbc4:	78fb      	ldrb	r3, [r7, #3]
 800dbc6:	4619      	mov	r1, r3
 800dbc8:	6878      	ldr	r0, [r7, #4]
 800dbca:	f000 f959 	bl	800de80 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 800dbce:	2300      	movs	r3, #0
}
 800dbd0:	4618      	mov	r0, r3
 800dbd2:	3708      	adds	r7, #8
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	bd80      	pop	{r7, pc}

0800dbd8 <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b082      	sub	sp, #8
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]
 800dbe0:	460b      	mov	r3, r1
 800dbe2:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 800dbe4:	78fb      	ldrb	r3, [r7, #3]
 800dbe6:	4619      	mov	r1, r3
 800dbe8:	6878      	ldr	r0, [r7, #4]
 800dbea:	f000 f983 	bl	800def4 <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 800dbee:	2300      	movs	r3, #0
}
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	3708      	adds	r7, #8
 800dbf4:	46bd      	mov	sp, r7
 800dbf6:	bd80      	pop	{r7, pc}

0800dbf8 <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 800dbf8:	b580      	push	{r7, lr}
 800dbfa:	b084      	sub	sp, #16
 800dbfc:	af00      	add	r7, sp, #0
 800dbfe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800dc00:	2181      	movs	r1, #129	; 0x81
 800dc02:	4812      	ldr	r0, [pc, #72]	; (800dc4c <USBD_MSC_GetHSCfgDesc+0x54>)
 800dc04:	f002 f972 	bl	800feec <USBD_GetEpDesc>
 800dc08:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800dc0a:	2101      	movs	r1, #1
 800dc0c:	480f      	ldr	r0, [pc, #60]	; (800dc4c <USBD_MSC_GetHSCfgDesc+0x54>)
 800dc0e:	f002 f96d 	bl	800feec <USBD_GetEpDesc>
 800dc12:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d006      	beq.n	800dc28 <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	2200      	movs	r2, #0
 800dc1e:	711a      	strb	r2, [r3, #4]
 800dc20:	2200      	movs	r2, #0
 800dc22:	f042 0202 	orr.w	r2, r2, #2
 800dc26:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800dc28:	68bb      	ldr	r3, [r7, #8]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d006      	beq.n	800dc3c <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800dc2e:	68bb      	ldr	r3, [r7, #8]
 800dc30:	2200      	movs	r2, #0
 800dc32:	711a      	strb	r2, [r3, #4]
 800dc34:	2200      	movs	r2, #0
 800dc36:	f042 0202 	orr.w	r2, r2, #2
 800dc3a:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	2220      	movs	r2, #32
 800dc40:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800dc42:	4b02      	ldr	r3, [pc, #8]	; (800dc4c <USBD_MSC_GetHSCfgDesc+0x54>)
}
 800dc44:	4618      	mov	r0, r3
 800dc46:	3710      	adds	r7, #16
 800dc48:	46bd      	mov	sp, r7
 800dc4a:	bd80      	pop	{r7, pc}
 800dc4c:	2000004c 	.word	0x2000004c

0800dc50 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 800dc50:	b580      	push	{r7, lr}
 800dc52:	b084      	sub	sp, #16
 800dc54:	af00      	add	r7, sp, #0
 800dc56:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800dc58:	2181      	movs	r1, #129	; 0x81
 800dc5a:	4812      	ldr	r0, [pc, #72]	; (800dca4 <USBD_MSC_GetFSCfgDesc+0x54>)
 800dc5c:	f002 f946 	bl	800feec <USBD_GetEpDesc>
 800dc60:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800dc62:	2101      	movs	r1, #1
 800dc64:	480f      	ldr	r0, [pc, #60]	; (800dca4 <USBD_MSC_GetFSCfgDesc+0x54>)
 800dc66:	f002 f941 	bl	800feec <USBD_GetEpDesc>
 800dc6a:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d006      	beq.n	800dc80 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	2200      	movs	r2, #0
 800dc76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800dc7a:	711a      	strb	r2, [r3, #4]
 800dc7c:	2200      	movs	r2, #0
 800dc7e:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800dc80:	68bb      	ldr	r3, [r7, #8]
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d006      	beq.n	800dc94 <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800dc86:	68bb      	ldr	r3, [r7, #8]
 800dc88:	2200      	movs	r2, #0
 800dc8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800dc8e:	711a      	strb	r2, [r3, #4]
 800dc90:	2200      	movs	r2, #0
 800dc92:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	2220      	movs	r2, #32
 800dc98:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800dc9a:	4b02      	ldr	r3, [pc, #8]	; (800dca4 <USBD_MSC_GetFSCfgDesc+0x54>)
}
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	3710      	adds	r7, #16
 800dca0:	46bd      	mov	sp, r7
 800dca2:	bd80      	pop	{r7, pc}
 800dca4:	2000004c 	.word	0x2000004c

0800dca8 <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800dca8:	b580      	push	{r7, lr}
 800dcaa:	b084      	sub	sp, #16
 800dcac:	af00      	add	r7, sp, #0
 800dcae:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800dcb0:	2181      	movs	r1, #129	; 0x81
 800dcb2:	4812      	ldr	r0, [pc, #72]	; (800dcfc <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800dcb4:	f002 f91a 	bl	800feec <USBD_GetEpDesc>
 800dcb8:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800dcba:	2101      	movs	r1, #1
 800dcbc:	480f      	ldr	r0, [pc, #60]	; (800dcfc <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800dcbe:	f002 f915 	bl	800feec <USBD_GetEpDesc>
 800dcc2:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d006      	beq.n	800dcd8 <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	2200      	movs	r2, #0
 800dcce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800dcd2:	711a      	strb	r2, [r3, #4]
 800dcd4:	2200      	movs	r2, #0
 800dcd6:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800dcd8:	68bb      	ldr	r3, [r7, #8]
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d006      	beq.n	800dcec <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800dcde:	68bb      	ldr	r3, [r7, #8]
 800dce0:	2200      	movs	r2, #0
 800dce2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800dce6:	711a      	strb	r2, [r3, #4]
 800dce8:	2200      	movs	r2, #0
 800dcea:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	2220      	movs	r2, #32
 800dcf0:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800dcf2:	4b02      	ldr	r3, [pc, #8]	; (800dcfc <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 800dcf4:	4618      	mov	r0, r3
 800dcf6:	3710      	adds	r7, #16
 800dcf8:	46bd      	mov	sp, r7
 800dcfa:	bd80      	pop	{r7, pc}
 800dcfc:	2000004c 	.word	0x2000004c

0800dd00 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800dd00:	b480      	push	{r7}
 800dd02:	b083      	sub	sp, #12
 800dd04:	af00      	add	r7, sp, #0
 800dd06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	220a      	movs	r2, #10
 800dd0c:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800dd0e:	4b03      	ldr	r3, [pc, #12]	; (800dd1c <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800dd10:	4618      	mov	r0, r3
 800dd12:	370c      	adds	r7, #12
 800dd14:	46bd      	mov	sp, r7
 800dd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1a:	4770      	bx	lr
 800dd1c:	2000006c 	.word	0x2000006c

0800dd20 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 800dd20:	b480      	push	{r7}
 800dd22:	b083      	sub	sp, #12
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
 800dd28:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d101      	bne.n	800dd34 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800dd30:	2303      	movs	r3, #3
 800dd32:	e009      	b.n	800dd48 <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800dd3a:	687a      	ldr	r2, [r7, #4]
 800dd3c:	33b0      	adds	r3, #176	; 0xb0
 800dd3e:	009b      	lsls	r3, r3, #2
 800dd40:	4413      	add	r3, r2
 800dd42:	683a      	ldr	r2, [r7, #0]
 800dd44:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800dd46:	2300      	movs	r3, #0
}
 800dd48:	4618      	mov	r0, r3
 800dd4a:	370c      	adds	r7, #12
 800dd4c:	46bd      	mov	sp, r7
 800dd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd52:	4770      	bx	lr

0800dd54 <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 800dd54:	b580      	push	{r7, lr}
 800dd56:	b084      	sub	sp, #16
 800dd58:	af00      	add	r7, sp, #0
 800dd5a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	32b0      	adds	r2, #176	; 0xb0
 800dd66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd6a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d032      	beq.n	800ddd8 <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	2200      	movs	r2, #0
 800dd76:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	2200      	movs	r2, #0
 800dd82:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
  hmsc->scsi_sense_head = 0U;
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	2200      	movs	r2, #0
 800dd8a:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	2200      	movs	r2, #0
 800dd92:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800dd9c:	687a      	ldr	r2, [r7, #4]
 800dd9e:	33b0      	adds	r3, #176	; 0xb0
 800dda0:	009b      	lsls	r3, r3, #2
 800dda2:	4413      	add	r3, r2
 800dda4:	685b      	ldr	r3, [r3, #4]
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	2000      	movs	r0, #0
 800ddaa:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 800ddac:	4b0c      	ldr	r3, [pc, #48]	; (800dde0 <MSC_BOT_Init+0x8c>)
 800ddae:	781b      	ldrb	r3, [r3, #0]
 800ddb0:	4619      	mov	r1, r3
 800ddb2:	6878      	ldr	r0, [r7, #4]
 800ddb4:	f009 fd40 	bl	8017838 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 800ddb8:	4b0a      	ldr	r3, [pc, #40]	; (800dde4 <MSC_BOT_Init+0x90>)
 800ddba:	781b      	ldrb	r3, [r3, #0]
 800ddbc:	4619      	mov	r1, r3
 800ddbe:	6878      	ldr	r0, [r7, #4]
 800ddc0:	f009 fd3a 	bl	8017838 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800ddc4:	4b06      	ldr	r3, [pc, #24]	; (800dde0 <MSC_BOT_Init+0x8c>)
 800ddc6:	7819      	ldrb	r1, [r3, #0]
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	f503 7204 	add.w	r2, r3, #528	; 0x210
 800ddce:	231f      	movs	r3, #31
 800ddd0:	6878      	ldr	r0, [r7, #4]
 800ddd2:	f009 fdfa 	bl	80179ca <USBD_LL_PrepareReceive>
 800ddd6:	e000      	b.n	800ddda <MSC_BOT_Init+0x86>
    return;
 800ddd8:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800ddda:	3710      	adds	r7, #16
 800dddc:	46bd      	mov	sp, r7
 800ddde:	bd80      	pop	{r7, pc}
 800dde0:	20000077 	.word	0x20000077
 800dde4:	20000076 	.word	0x20000076

0800dde8 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 800dde8:	b580      	push	{r7, lr}
 800ddea:	b084      	sub	sp, #16
 800ddec:	af00      	add	r7, sp, #0
 800ddee:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	32b0      	adds	r2, #176	; 0xb0
 800ddfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ddfe:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	2b00      	cmp	r3, #0
 800de04:	d01b      	beq.n	800de3e <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	2200      	movs	r2, #0
 800de0a:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	2201      	movs	r2, #1
 800de10:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 800de12:	4b0d      	ldr	r3, [pc, #52]	; (800de48 <MSC_BOT_Reset+0x60>)
 800de14:	781b      	ldrb	r3, [r3, #0]
 800de16:	4619      	mov	r1, r3
 800de18:	6878      	ldr	r0, [r7, #4]
 800de1a:	f009 fd4b 	bl	80178b4 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 800de1e:	4b0b      	ldr	r3, [pc, #44]	; (800de4c <MSC_BOT_Reset+0x64>)
 800de20:	781b      	ldrb	r3, [r3, #0]
 800de22:	4619      	mov	r1, r3
 800de24:	6878      	ldr	r0, [r7, #4]
 800de26:	f009 fd45 	bl	80178b4 <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800de2a:	4b08      	ldr	r3, [pc, #32]	; (800de4c <MSC_BOT_Reset+0x64>)
 800de2c:	7819      	ldrb	r1, [r3, #0]
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	f503 7204 	add.w	r2, r3, #528	; 0x210
 800de34:	231f      	movs	r3, #31
 800de36:	6878      	ldr	r0, [r7, #4]
 800de38:	f009 fdc7 	bl	80179ca <USBD_LL_PrepareReceive>
 800de3c:	e000      	b.n	800de40 <MSC_BOT_Reset+0x58>
    return;
 800de3e:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800de40:	3710      	adds	r7, #16
 800de42:	46bd      	mov	sp, r7
 800de44:	bd80      	pop	{r7, pc}
 800de46:	bf00      	nop
 800de48:	20000076 	.word	0x20000076
 800de4c:	20000077 	.word	0x20000077

0800de50 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 800de50:	b480      	push	{r7}
 800de52:	b085      	sub	sp, #20
 800de54:	af00      	add	r7, sp, #0
 800de56:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	32b0      	adds	r2, #176	; 0xb0
 800de62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de66:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d002      	beq.n	800de74 <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	2200      	movs	r2, #0
 800de72:	721a      	strb	r2, [r3, #8]
  }
}
 800de74:	bf00      	nop
 800de76:	3714      	adds	r7, #20
 800de78:	46bd      	mov	sp, r7
 800de7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de7e:	4770      	bx	lr

0800de80 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800de80:	b580      	push	{r7, lr}
 800de82:	b084      	sub	sp, #16
 800de84:	af00      	add	r7, sp, #0
 800de86:	6078      	str	r0, [r7, #4]
 800de88:	460b      	mov	r3, r1
 800de8a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	32b0      	adds	r2, #176	; 0xb0
 800de96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de9a:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d020      	beq.n	800dee4 <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	7a1b      	ldrb	r3, [r3, #8]
 800dea6:	2b02      	cmp	r3, #2
 800dea8:	d005      	beq.n	800deb6 <MSC_BOT_DataIn+0x36>
 800deaa:	2b02      	cmp	r3, #2
 800deac:	db1c      	blt.n	800dee8 <MSC_BOT_DataIn+0x68>
 800deae:	3b03      	subs	r3, #3
 800deb0:	2b01      	cmp	r3, #1
 800deb2:	d819      	bhi.n	800dee8 <MSC_BOT_DataIn+0x68>
 800deb4:	e011      	b.n	800deda <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	f203 231f 	addw	r3, r3, #543	; 0x21f
 800dec2:	461a      	mov	r2, r3
 800dec4:	6878      	ldr	r0, [r7, #4]
 800dec6:	f000 f9c9 	bl	800e25c <SCSI_ProcessCmd>
 800deca:	4603      	mov	r3, r0
 800decc:	2b00      	cmp	r3, #0
 800dece:	da0d      	bge.n	800deec <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800ded0:	2101      	movs	r1, #1
 800ded2:	6878      	ldr	r0, [r7, #4]
 800ded4:	f000 f90c 	bl	800e0f0 <MSC_BOT_SendCSW>
      }
      break;
 800ded8:	e008      	b.n	800deec <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800deda:	2100      	movs	r1, #0
 800dedc:	6878      	ldr	r0, [r7, #4]
 800dede:	f000 f907 	bl	800e0f0 <MSC_BOT_SendCSW>
      break;
 800dee2:	e004      	b.n	800deee <MSC_BOT_DataIn+0x6e>
    return;
 800dee4:	bf00      	nop
 800dee6:	e002      	b.n	800deee <MSC_BOT_DataIn+0x6e>

    default:
      break;
 800dee8:	bf00      	nop
 800deea:	e000      	b.n	800deee <MSC_BOT_DataIn+0x6e>
      break;
 800deec:	bf00      	nop
  }
}
 800deee:	3710      	adds	r7, #16
 800def0:	46bd      	mov	sp, r7
 800def2:	bd80      	pop	{r7, pc}

0800def4 <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800def4:	b580      	push	{r7, lr}
 800def6:	b084      	sub	sp, #16
 800def8:	af00      	add	r7, sp, #0
 800defa:	6078      	str	r0, [r7, #4]
 800defc:	460b      	mov	r3, r1
 800defe:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	32b0      	adds	r2, #176	; 0xb0
 800df0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df0e:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	2b00      	cmp	r3, #0
 800df14:	d01c      	beq.n	800df50 <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	7a1b      	ldrb	r3, [r3, #8]
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d002      	beq.n	800df24 <MSC_BOT_DataOut+0x30>
 800df1e:	2b01      	cmp	r3, #1
 800df20:	d004      	beq.n	800df2c <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 800df22:	e018      	b.n	800df56 <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 800df24:	6878      	ldr	r0, [r7, #4]
 800df26:	f000 f819 	bl	800df5c <MSC_BOT_CBW_Decode>
      break;
 800df2a:	e014      	b.n	800df56 <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	f203 231f 	addw	r3, r3, #543	; 0x21f
 800df38:	461a      	mov	r2, r3
 800df3a:	6878      	ldr	r0, [r7, #4]
 800df3c:	f000 f98e 	bl	800e25c <SCSI_ProcessCmd>
 800df40:	4603      	mov	r3, r0
 800df42:	2b00      	cmp	r3, #0
 800df44:	da06      	bge.n	800df54 <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800df46:	2101      	movs	r1, #1
 800df48:	6878      	ldr	r0, [r7, #4]
 800df4a:	f000 f8d1 	bl	800e0f0 <MSC_BOT_SendCSW>
      break;
 800df4e:	e001      	b.n	800df54 <MSC_BOT_DataOut+0x60>
    return;
 800df50:	bf00      	nop
 800df52:	e000      	b.n	800df56 <MSC_BOT_DataOut+0x62>
      break;
 800df54:	bf00      	nop
  }
}
 800df56:	3710      	adds	r7, #16
 800df58:	46bd      	mov	sp, r7
 800df5a:	bd80      	pop	{r7, pc}

0800df5c <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 800df5c:	b580      	push	{r7, lr}
 800df5e:	b084      	sub	sp, #16
 800df60:	af00      	add	r7, sp, #0
 800df62:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	32b0      	adds	r2, #176	; 0xb0
 800df6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df72:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d079      	beq.n	800e06e <MSC_BOT_CBW_Decode+0x112>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800df92:	4b3a      	ldr	r3, [pc, #232]	; (800e07c <MSC_BOT_CBW_Decode+0x120>)
 800df94:	781b      	ldrb	r3, [r3, #0]
 800df96:	4619      	mov	r1, r3
 800df98:	6878      	ldr	r0, [r7, #4]
 800df9a:	f009 fd37 	bl	8017a0c <USBD_LL_GetRxDataSize>
 800df9e:	4603      	mov	r3, r0
 800dfa0:	2b1f      	cmp	r3, #31
 800dfa2:	d114      	bne.n	800dfce <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800dfaa:	4a35      	ldr	r2, [pc, #212]	; (800e080 <MSC_BOT_CBW_Decode+0x124>)
 800dfac:	4293      	cmp	r3, r2
 800dfae:	d10e      	bne.n	800dfce <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	f893 321d 	ldrb.w	r3, [r3, #541]	; 0x21d
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800dfb6:	2b01      	cmp	r3, #1
 800dfb8:	d809      	bhi.n	800dfce <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d004      	beq.n	800dfce <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bCBLength > 16U))
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800dfca:	2b10      	cmp	r3, #16
 800dfcc:	d90e      	bls.n	800dfec <MSC_BOT_CBW_Decode+0x90>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800dfd4:	2320      	movs	r3, #32
 800dfd6:	2205      	movs	r2, #5
 800dfd8:	6878      	ldr	r0, [r7, #4]
 800dfda:	f000 fe28 	bl	800ec2e <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	2202      	movs	r2, #2
 800dfe2:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800dfe4:	6878      	ldr	r0, [r7, #4]
 800dfe6:	f000 f8bd 	bl	800e164 <MSC_BOT_Abort>
 800dfea:	e043      	b.n	800e074 <MSC_BOT_CBW_Decode+0x118>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	f203 231f 	addw	r3, r3, #543	; 0x21f
 800dff8:	461a      	mov	r2, r3
 800dffa:	6878      	ldr	r0, [r7, #4]
 800dffc:	f000 f92e 	bl	800e25c <SCSI_ProcessCmd>
 800e000:	4603      	mov	r3, r0
 800e002:	2b00      	cmp	r3, #0
 800e004:	da0c      	bge.n	800e020 <MSC_BOT_CBW_Decode+0xc4>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	7a1b      	ldrb	r3, [r3, #8]
 800e00a:	2b05      	cmp	r3, #5
 800e00c:	d104      	bne.n	800e018 <MSC_BOT_CBW_Decode+0xbc>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800e00e:	2101      	movs	r1, #1
 800e010:	6878      	ldr	r0, [r7, #4]
 800e012:	f000 f86d 	bl	800e0f0 <MSC_BOT_SendCSW>
 800e016:	e02d      	b.n	800e074 <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800e018:	6878      	ldr	r0, [r7, #4]
 800e01a:	f000 f8a3 	bl	800e164 <MSC_BOT_Abort>
 800e01e:	e029      	b.n	800e074 <MSC_BOT_CBW_Decode+0x118>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	7a1b      	ldrb	r3, [r3, #8]
 800e024:	2b02      	cmp	r3, #2
 800e026:	d024      	beq.n	800e072 <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800e02c:	2b01      	cmp	r3, #1
 800e02e:	d020      	beq.n	800e072 <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800e034:	2b03      	cmp	r3, #3
 800e036:	d01c      	beq.n	800e072 <MSC_BOT_CBW_Decode+0x116>
    {
      if (hmsc->bot_data_length > 0U)
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	68db      	ldr	r3, [r3, #12]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d009      	beq.n	800e054 <MSC_BOT_CBW_Decode+0xf8>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	f103 0110 	add.w	r1, r3, #16
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	68db      	ldr	r3, [r3, #12]
 800e04a:	461a      	mov	r2, r3
 800e04c:	6878      	ldr	r0, [r7, #4]
 800e04e:	f000 f819 	bl	800e084 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800e052:	e00f      	b.n	800e074 <MSC_BOT_CBW_Decode+0x118>
      }
      else if (hmsc->bot_data_length == 0U)
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	68db      	ldr	r3, [r3, #12]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d104      	bne.n	800e066 <MSC_BOT_CBW_Decode+0x10a>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800e05c:	2100      	movs	r1, #0
 800e05e:	6878      	ldr	r0, [r7, #4]
 800e060:	f000 f846 	bl	800e0f0 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800e064:	e006      	b.n	800e074 <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800e066:	6878      	ldr	r0, [r7, #4]
 800e068:	f000 f87c 	bl	800e164 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800e06c:	e002      	b.n	800e074 <MSC_BOT_CBW_Decode+0x118>
    return;
 800e06e:	bf00      	nop
 800e070:	e000      	b.n	800e074 <MSC_BOT_CBW_Decode+0x118>
      }
    }
    else
    {
      return;
 800e072:	bf00      	nop
    }
  }
}
 800e074:	3710      	adds	r7, #16
 800e076:	46bd      	mov	sp, r7
 800e078:	bd80      	pop	{r7, pc}
 800e07a:	bf00      	nop
 800e07c:	20000077 	.word	0x20000077
 800e080:	43425355 	.word	0x43425355

0800e084 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 800e084:	b580      	push	{r7, lr}
 800e086:	b086      	sub	sp, #24
 800e088:	af00      	add	r7, sp, #0
 800e08a:	60f8      	str	r0, [r7, #12]
 800e08c:	60b9      	str	r1, [r7, #8]
 800e08e:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	32b0      	adds	r2, #176	; 0xb0
 800e09a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e09e:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800e0a0:	697b      	ldr	r3, [r7, #20]
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d01e      	beq.n	800e0e4 <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 800e0a6:	697b      	ldr	r3, [r7, #20]
 800e0a8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800e0ac:	687a      	ldr	r2, [r7, #4]
 800e0ae:	4293      	cmp	r3, r2
 800e0b0:	bf28      	it	cs
 800e0b2:	4613      	movcs	r3, r2
 800e0b4:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 800e0b6:	697b      	ldr	r3, [r7, #20]
 800e0b8:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	1ad2      	subs	r2, r2, r3
 800e0c0:	697b      	ldr	r3, [r7, #20]
 800e0c2:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800e0c6:	697b      	ldr	r3, [r7, #20]
 800e0c8:	2200      	movs	r2, #0
 800e0ca:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800e0ce:	697b      	ldr	r3, [r7, #20]
 800e0d0:	2204      	movs	r2, #4
 800e0d2:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 800e0d4:	4b05      	ldr	r3, [pc, #20]	; (800e0ec <MSC_BOT_SendData+0x68>)
 800e0d6:	7819      	ldrb	r1, [r3, #0]
 800e0d8:	693b      	ldr	r3, [r7, #16]
 800e0da:	68ba      	ldr	r2, [r7, #8]
 800e0dc:	68f8      	ldr	r0, [r7, #12]
 800e0de:	f009 fc53 	bl	8017988 <USBD_LL_Transmit>
 800e0e2:	e000      	b.n	800e0e6 <MSC_BOT_SendData+0x62>
    return;
 800e0e4:	bf00      	nop
}
 800e0e6:	3718      	adds	r7, #24
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	bd80      	pop	{r7, pc}
 800e0ec:	20000076 	.word	0x20000076

0800e0f0 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 800e0f0:	b580      	push	{r7, lr}
 800e0f2:	b084      	sub	sp, #16
 800e0f4:	af00      	add	r7, sp, #0
 800e0f6:	6078      	str	r0, [r7, #4]
 800e0f8:	460b      	mov	r3, r1
 800e0fa:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	32b0      	adds	r2, #176	; 0xb0
 800e106:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e10a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d01d      	beq.n	800e14e <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	4a10      	ldr	r2, [pc, #64]	; (800e158 <MSC_BOT_SendCSW+0x68>)
 800e116:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
  hmsc->csw.bStatus = CSW_Status;
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	78fa      	ldrb	r2, [r7, #3]
 800e11e:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	2200      	movs	r2, #0
 800e126:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 800e128:	4b0c      	ldr	r3, [pc, #48]	; (800e15c <MSC_BOT_SendCSW+0x6c>)
 800e12a:	7819      	ldrb	r1, [r3, #0]
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	f503 720c 	add.w	r2, r3, #560	; 0x230
 800e132:	230d      	movs	r3, #13
 800e134:	6878      	ldr	r0, [r7, #4]
 800e136:	f009 fc27 	bl	8017988 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800e13a:	4b09      	ldr	r3, [pc, #36]	; (800e160 <MSC_BOT_SendCSW+0x70>)
 800e13c:	7819      	ldrb	r1, [r3, #0]
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	f503 7204 	add.w	r2, r3, #528	; 0x210
 800e144:	231f      	movs	r3, #31
 800e146:	6878      	ldr	r0, [r7, #4]
 800e148:	f009 fc3f 	bl	80179ca <USBD_LL_PrepareReceive>
 800e14c:	e000      	b.n	800e150 <MSC_BOT_SendCSW+0x60>
    return;
 800e14e:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800e150:	3710      	adds	r7, #16
 800e152:	46bd      	mov	sp, r7
 800e154:	bd80      	pop	{r7, pc}
 800e156:	bf00      	nop
 800e158:	53425355 	.word	0x53425355
 800e15c:	20000076 	.word	0x20000076
 800e160:	20000077 	.word	0x20000077

0800e164 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 800e164:	b580      	push	{r7, lr}
 800e166:	b084      	sub	sp, #16
 800e168:	af00      	add	r7, sp, #0
 800e16a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	32b0      	adds	r2, #176	; 0xb0
 800e176:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e17a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d02a      	beq.n	800e1d8 <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d10e      	bne.n	800e1aa <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 800e192:	2b00      	cmp	r3, #0
 800e194:	d009      	beq.n	800e1aa <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d105      	bne.n	800e1aa <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800e19e:	4b10      	ldr	r3, [pc, #64]	; (800e1e0 <MSC_BOT_Abort+0x7c>)
 800e1a0:	781b      	ldrb	r3, [r3, #0]
 800e1a2:	4619      	mov	r1, r3
 800e1a4:	6878      	ldr	r0, [r7, #4]
 800e1a6:	f009 fb66 	bl	8017876 <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800e1aa:	4b0e      	ldr	r3, [pc, #56]	; (800e1e4 <MSC_BOT_Abort+0x80>)
 800e1ac:	781b      	ldrb	r3, [r3, #0]
 800e1ae:	4619      	mov	r1, r3
 800e1b0:	6878      	ldr	r0, [r7, #4]
 800e1b2:	f009 fb60 	bl	8017876 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	7a5b      	ldrb	r3, [r3, #9]
 800e1ba:	2b02      	cmp	r3, #2
 800e1bc:	d10d      	bne.n	800e1da <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800e1be:	4b09      	ldr	r3, [pc, #36]	; (800e1e4 <MSC_BOT_Abort+0x80>)
 800e1c0:	781b      	ldrb	r3, [r3, #0]
 800e1c2:	4619      	mov	r1, r3
 800e1c4:	6878      	ldr	r0, [r7, #4]
 800e1c6:	f009 fb56 	bl	8017876 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800e1ca:	4b05      	ldr	r3, [pc, #20]	; (800e1e0 <MSC_BOT_Abort+0x7c>)
 800e1cc:	781b      	ldrb	r3, [r3, #0]
 800e1ce:	4619      	mov	r1, r3
 800e1d0:	6878      	ldr	r0, [r7, #4]
 800e1d2:	f009 fb50 	bl	8017876 <USBD_LL_StallEP>
 800e1d6:	e000      	b.n	800e1da <MSC_BOT_Abort+0x76>
    return;
 800e1d8:	bf00      	nop
  }
}
 800e1da:	3710      	adds	r7, #16
 800e1dc:	46bd      	mov	sp, r7
 800e1de:	bd80      	pop	{r7, pc}
 800e1e0:	20000077 	.word	0x20000077
 800e1e4:	20000076 	.word	0x20000076

0800e1e8 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e1e8:	b580      	push	{r7, lr}
 800e1ea:	b084      	sub	sp, #16
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
 800e1f0:	460b      	mov	r3, r1
 800e1f2:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	32b0      	adds	r2, #176	; 0xb0
 800e1fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e202:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	2b00      	cmp	r3, #0
 800e208:	d01d      	beq.n	800e246 <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	7a5b      	ldrb	r3, [r3, #9]
 800e20e:	2b02      	cmp	r3, #2
 800e210:	d10c      	bne.n	800e22c <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800e212:	4b10      	ldr	r3, [pc, #64]	; (800e254 <MSC_BOT_CplClrFeature+0x6c>)
 800e214:	781b      	ldrb	r3, [r3, #0]
 800e216:	4619      	mov	r1, r3
 800e218:	6878      	ldr	r0, [r7, #4]
 800e21a:	f009 fb2c 	bl	8017876 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800e21e:	4b0e      	ldr	r3, [pc, #56]	; (800e258 <MSC_BOT_CplClrFeature+0x70>)
 800e220:	781b      	ldrb	r3, [r3, #0]
 800e222:	4619      	mov	r1, r3
 800e224:	6878      	ldr	r0, [r7, #4]
 800e226:	f009 fb26 	bl	8017876 <USBD_LL_StallEP>
 800e22a:	e00f      	b.n	800e24c <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800e22c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e230:	2b00      	cmp	r3, #0
 800e232:	da0a      	bge.n	800e24a <MSC_BOT_CplClrFeature+0x62>
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	7a5b      	ldrb	r3, [r3, #9]
 800e238:	2b01      	cmp	r3, #1
 800e23a:	d006      	beq.n	800e24a <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800e23c:	2101      	movs	r1, #1
 800e23e:	6878      	ldr	r0, [r7, #4]
 800e240:	f7ff ff56 	bl	800e0f0 <MSC_BOT_SendCSW>
 800e244:	e002      	b.n	800e24c <MSC_BOT_CplClrFeature+0x64>
    return;
 800e246:	bf00      	nop
 800e248:	e000      	b.n	800e24c <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 800e24a:	bf00      	nop
  }
}
 800e24c:	3710      	adds	r7, #16
 800e24e:	46bd      	mov	sp, r7
 800e250:	bd80      	pop	{r7, pc}
 800e252:	bf00      	nop
 800e254:	20000076 	.word	0x20000076
 800e258:	20000077 	.word	0x20000077

0800e25c <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b086      	sub	sp, #24
 800e260:	af00      	add	r7, sp, #0
 800e262:	60f8      	str	r0, [r7, #12]
 800e264:	460b      	mov	r3, r1
 800e266:	607a      	str	r2, [r7, #4]
 800e268:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	32b0      	adds	r2, #176	; 0xb0
 800e274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e278:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800e27a:	693b      	ldr	r3, [r7, #16]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d102      	bne.n	800e286 <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 800e280:	f04f 33ff 	mov.w	r3, #4294967295
 800e284:	e168      	b.n	800e558 <SCSI_ProcessCmd+0x2fc>
  }

  switch (cmd[0])
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	781b      	ldrb	r3, [r3, #0]
 800e28a:	2baa      	cmp	r3, #170	; 0xaa
 800e28c:	f000 8144 	beq.w	800e518 <SCSI_ProcessCmd+0x2bc>
 800e290:	2baa      	cmp	r3, #170	; 0xaa
 800e292:	f300 8153 	bgt.w	800e53c <SCSI_ProcessCmd+0x2e0>
 800e296:	2ba8      	cmp	r3, #168	; 0xa8
 800e298:	f000 812c 	beq.w	800e4f4 <SCSI_ProcessCmd+0x298>
 800e29c:	2ba8      	cmp	r3, #168	; 0xa8
 800e29e:	f300 814d 	bgt.w	800e53c <SCSI_ProcessCmd+0x2e0>
 800e2a2:	2b5a      	cmp	r3, #90	; 0x5a
 800e2a4:	f300 80c0 	bgt.w	800e428 <SCSI_ProcessCmd+0x1cc>
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	f2c0 8147 	blt.w	800e53c <SCSI_ProcessCmd+0x2e0>
 800e2ae:	2b5a      	cmp	r3, #90	; 0x5a
 800e2b0:	f200 8144 	bhi.w	800e53c <SCSI_ProcessCmd+0x2e0>
 800e2b4:	a201      	add	r2, pc, #4	; (adr r2, 800e2bc <SCSI_ProcessCmd+0x60>)
 800e2b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2ba:	bf00      	nop
 800e2bc:	0800e42f 	.word	0x0800e42f
 800e2c0:	0800e53d 	.word	0x0800e53d
 800e2c4:	0800e53d 	.word	0x0800e53d
 800e2c8:	0800e441 	.word	0x0800e441
 800e2cc:	0800e53d 	.word	0x0800e53d
 800e2d0:	0800e53d 	.word	0x0800e53d
 800e2d4:	0800e53d 	.word	0x0800e53d
 800e2d8:	0800e53d 	.word	0x0800e53d
 800e2dc:	0800e53d 	.word	0x0800e53d
 800e2e0:	0800e53d 	.word	0x0800e53d
 800e2e4:	0800e53d 	.word	0x0800e53d
 800e2e8:	0800e53d 	.word	0x0800e53d
 800e2ec:	0800e53d 	.word	0x0800e53d
 800e2f0:	0800e53d 	.word	0x0800e53d
 800e2f4:	0800e53d 	.word	0x0800e53d
 800e2f8:	0800e53d 	.word	0x0800e53d
 800e2fc:	0800e53d 	.word	0x0800e53d
 800e300:	0800e53d 	.word	0x0800e53d
 800e304:	0800e453 	.word	0x0800e453
 800e308:	0800e53d 	.word	0x0800e53d
 800e30c:	0800e53d 	.word	0x0800e53d
 800e310:	0800e53d 	.word	0x0800e53d
 800e314:	0800e53d 	.word	0x0800e53d
 800e318:	0800e53d 	.word	0x0800e53d
 800e31c:	0800e53d 	.word	0x0800e53d
 800e320:	0800e53d 	.word	0x0800e53d
 800e324:	0800e489 	.word	0x0800e489
 800e328:	0800e465 	.word	0x0800e465
 800e32c:	0800e53d 	.word	0x0800e53d
 800e330:	0800e53d 	.word	0x0800e53d
 800e334:	0800e477 	.word	0x0800e477
 800e338:	0800e53d 	.word	0x0800e53d
 800e33c:	0800e53d 	.word	0x0800e53d
 800e340:	0800e53d 	.word	0x0800e53d
 800e344:	0800e53d 	.word	0x0800e53d
 800e348:	0800e4ad 	.word	0x0800e4ad
 800e34c:	0800e53d 	.word	0x0800e53d
 800e350:	0800e4bf 	.word	0x0800e4bf
 800e354:	0800e53d 	.word	0x0800e53d
 800e358:	0800e53d 	.word	0x0800e53d
 800e35c:	0800e4e3 	.word	0x0800e4e3
 800e360:	0800e53d 	.word	0x0800e53d
 800e364:	0800e507 	.word	0x0800e507
 800e368:	0800e53d 	.word	0x0800e53d
 800e36c:	0800e53d 	.word	0x0800e53d
 800e370:	0800e53d 	.word	0x0800e53d
 800e374:	0800e53d 	.word	0x0800e53d
 800e378:	0800e52b 	.word	0x0800e52b
 800e37c:	0800e53d 	.word	0x0800e53d
 800e380:	0800e53d 	.word	0x0800e53d
 800e384:	0800e53d 	.word	0x0800e53d
 800e388:	0800e53d 	.word	0x0800e53d
 800e38c:	0800e53d 	.word	0x0800e53d
 800e390:	0800e53d 	.word	0x0800e53d
 800e394:	0800e53d 	.word	0x0800e53d
 800e398:	0800e53d 	.word	0x0800e53d
 800e39c:	0800e53d 	.word	0x0800e53d
 800e3a0:	0800e53d 	.word	0x0800e53d
 800e3a4:	0800e53d 	.word	0x0800e53d
 800e3a8:	0800e53d 	.word	0x0800e53d
 800e3ac:	0800e53d 	.word	0x0800e53d
 800e3b0:	0800e53d 	.word	0x0800e53d
 800e3b4:	0800e53d 	.word	0x0800e53d
 800e3b8:	0800e53d 	.word	0x0800e53d
 800e3bc:	0800e53d 	.word	0x0800e53d
 800e3c0:	0800e53d 	.word	0x0800e53d
 800e3c4:	0800e53d 	.word	0x0800e53d
 800e3c8:	0800e53d 	.word	0x0800e53d
 800e3cc:	0800e53d 	.word	0x0800e53d
 800e3d0:	0800e53d 	.word	0x0800e53d
 800e3d4:	0800e53d 	.word	0x0800e53d
 800e3d8:	0800e53d 	.word	0x0800e53d
 800e3dc:	0800e53d 	.word	0x0800e53d
 800e3e0:	0800e53d 	.word	0x0800e53d
 800e3e4:	0800e53d 	.word	0x0800e53d
 800e3e8:	0800e53d 	.word	0x0800e53d
 800e3ec:	0800e53d 	.word	0x0800e53d
 800e3f0:	0800e53d 	.word	0x0800e53d
 800e3f4:	0800e53d 	.word	0x0800e53d
 800e3f8:	0800e53d 	.word	0x0800e53d
 800e3fc:	0800e53d 	.word	0x0800e53d
 800e400:	0800e53d 	.word	0x0800e53d
 800e404:	0800e53d 	.word	0x0800e53d
 800e408:	0800e53d 	.word	0x0800e53d
 800e40c:	0800e53d 	.word	0x0800e53d
 800e410:	0800e53d 	.word	0x0800e53d
 800e414:	0800e53d 	.word	0x0800e53d
 800e418:	0800e53d 	.word	0x0800e53d
 800e41c:	0800e53d 	.word	0x0800e53d
 800e420:	0800e53d 	.word	0x0800e53d
 800e424:	0800e49b 	.word	0x0800e49b
 800e428:	2b9e      	cmp	r3, #158	; 0x9e
 800e42a:	d051      	beq.n	800e4d0 <SCSI_ProcessCmd+0x274>
 800e42c:	e086      	b.n	800e53c <SCSI_ProcessCmd+0x2e0>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 800e42e:	7afb      	ldrb	r3, [r7, #11]
 800e430:	687a      	ldr	r2, [r7, #4]
 800e432:	4619      	mov	r1, r3
 800e434:	68f8      	ldr	r0, [r7, #12]
 800e436:	f000 f893 	bl	800e560 <SCSI_TestUnitReady>
 800e43a:	4603      	mov	r3, r0
 800e43c:	75fb      	strb	r3, [r7, #23]
      break;
 800e43e:	e089      	b.n	800e554 <SCSI_ProcessCmd+0x2f8>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 800e440:	7afb      	ldrb	r3, [r7, #11]
 800e442:	687a      	ldr	r2, [r7, #4]
 800e444:	4619      	mov	r1, r3
 800e446:	68f8      	ldr	r0, [r7, #12]
 800e448:	f000 fb6e 	bl	800eb28 <SCSI_RequestSense>
 800e44c:	4603      	mov	r3, r0
 800e44e:	75fb      	strb	r3, [r7, #23]
      break;
 800e450:	e080      	b.n	800e554 <SCSI_ProcessCmd+0x2f8>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 800e452:	7afb      	ldrb	r3, [r7, #11]
 800e454:	687a      	ldr	r2, [r7, #4]
 800e456:	4619      	mov	r1, r3
 800e458:	68f8      	ldr	r0, [r7, #12]
 800e45a:	f000 f8db 	bl	800e614 <SCSI_Inquiry>
 800e45e:	4603      	mov	r3, r0
 800e460:	75fb      	strb	r3, [r7, #23]
      break;
 800e462:	e077      	b.n	800e554 <SCSI_ProcessCmd+0x2f8>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800e464:	7afb      	ldrb	r3, [r7, #11]
 800e466:	687a      	ldr	r2, [r7, #4]
 800e468:	4619      	mov	r1, r3
 800e46a:	68f8      	ldr	r0, [r7, #12]
 800e46c:	f000 fc2a 	bl	800ecc4 <SCSI_StartStopUnit>
 800e470:	4603      	mov	r3, r0
 800e472:	75fb      	strb	r3, [r7, #23]
      break;
 800e474:	e06e      	b.n	800e554 <SCSI_ProcessCmd+0x2f8>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 800e476:	7afb      	ldrb	r3, [r7, #11]
 800e478:	687a      	ldr	r2, [r7, #4]
 800e47a:	4619      	mov	r1, r3
 800e47c:	68f8      	ldr	r0, [r7, #12]
 800e47e:	f000 fc76 	bl	800ed6e <SCSI_AllowPreventRemovable>
 800e482:	4603      	mov	r3, r0
 800e484:	75fb      	strb	r3, [r7, #23]
      break;
 800e486:	e065      	b.n	800e554 <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 800e488:	7afb      	ldrb	r3, [r7, #11]
 800e48a:	687a      	ldr	r2, [r7, #4]
 800e48c:	4619      	mov	r1, r3
 800e48e:	68f8      	ldr	r0, [r7, #12]
 800e490:	f000 faea 	bl	800ea68 <SCSI_ModeSense6>
 800e494:	4603      	mov	r3, r0
 800e496:	75fb      	strb	r3, [r7, #23]
      break;
 800e498:	e05c      	b.n	800e554 <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 800e49a:	7afb      	ldrb	r3, [r7, #11]
 800e49c:	687a      	ldr	r2, [r7, #4]
 800e49e:	4619      	mov	r1, r3
 800e4a0:	68f8      	ldr	r0, [r7, #12]
 800e4a2:	f000 fb11 	bl	800eac8 <SCSI_ModeSense10>
 800e4a6:	4603      	mov	r3, r0
 800e4a8:	75fb      	strb	r3, [r7, #23]
      break;
 800e4aa:	e053      	b.n	800e554 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800e4ac:	7afb      	ldrb	r3, [r7, #11]
 800e4ae:	687a      	ldr	r2, [r7, #4]
 800e4b0:	4619      	mov	r1, r3
 800e4b2:	68f8      	ldr	r0, [r7, #12]
 800e4b4:	f000 fa5d 	bl	800e972 <SCSI_ReadFormatCapacity>
 800e4b8:	4603      	mov	r3, r0
 800e4ba:	75fb      	strb	r3, [r7, #23]
      break;
 800e4bc:	e04a      	b.n	800e554 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 800e4be:	7afb      	ldrb	r3, [r7, #11]
 800e4c0:	687a      	ldr	r2, [r7, #4]
 800e4c2:	4619      	mov	r1, r3
 800e4c4:	68f8      	ldr	r0, [r7, #12]
 800e4c6:	f000 f923 	bl	800e710 <SCSI_ReadCapacity10>
 800e4ca:	4603      	mov	r3, r0
 800e4cc:	75fb      	strb	r3, [r7, #23]
      break;
 800e4ce:	e041      	b.n	800e554 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 800e4d0:	7afb      	ldrb	r3, [r7, #11]
 800e4d2:	687a      	ldr	r2, [r7, #4]
 800e4d4:	4619      	mov	r1, r3
 800e4d6:	68f8      	ldr	r0, [r7, #12]
 800e4d8:	f000 f998 	bl	800e80c <SCSI_ReadCapacity16>
 800e4dc:	4603      	mov	r3, r0
 800e4de:	75fb      	strb	r3, [r7, #23]
      break;
 800e4e0:	e038      	b.n	800e554 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 800e4e2:	7afb      	ldrb	r3, [r7, #11]
 800e4e4:	687a      	ldr	r2, [r7, #4]
 800e4e6:	4619      	mov	r1, r3
 800e4e8:	68f8      	ldr	r0, [r7, #12]
 800e4ea:	f000 fc6d 	bl	800edc8 <SCSI_Read10>
 800e4ee:	4603      	mov	r3, r0
 800e4f0:	75fb      	strb	r3, [r7, #23]
      break;
 800e4f2:	e02f      	b.n	800e554 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 800e4f4:	7afb      	ldrb	r3, [r7, #11]
 800e4f6:	687a      	ldr	r2, [r7, #4]
 800e4f8:	4619      	mov	r1, r3
 800e4fa:	68f8      	ldr	r0, [r7, #12]
 800e4fc:	f000 fd0e 	bl	800ef1c <SCSI_Read12>
 800e500:	4603      	mov	r3, r0
 800e502:	75fb      	strb	r3, [r7, #23]
      break;
 800e504:	e026      	b.n	800e554 <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 800e506:	7afb      	ldrb	r3, [r7, #11]
 800e508:	687a      	ldr	r2, [r7, #4]
 800e50a:	4619      	mov	r1, r3
 800e50c:	68f8      	ldr	r0, [r7, #12]
 800e50e:	f000 fdb9 	bl	800f084 <SCSI_Write10>
 800e512:	4603      	mov	r3, r0
 800e514:	75fb      	strb	r3, [r7, #23]
      break;
 800e516:	e01d      	b.n	800e554 <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 800e518:	7afb      	ldrb	r3, [r7, #11]
 800e51a:	687a      	ldr	r2, [r7, #4]
 800e51c:	4619      	mov	r1, r3
 800e51e:	68f8      	ldr	r0, [r7, #12]
 800e520:	f000 fe86 	bl	800f230 <SCSI_Write12>
 800e524:	4603      	mov	r3, r0
 800e526:	75fb      	strb	r3, [r7, #23]
      break;
 800e528:	e014      	b.n	800e554 <SCSI_ProcessCmd+0x2f8>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 800e52a:	7afb      	ldrb	r3, [r7, #11]
 800e52c:	687a      	ldr	r2, [r7, #4]
 800e52e:	4619      	mov	r1, r3
 800e530:	68f8      	ldr	r0, [r7, #12]
 800e532:	f000 ff63 	bl	800f3fc <SCSI_Verify10>
 800e536:	4603      	mov	r3, r0
 800e538:	75fb      	strb	r3, [r7, #23]
      break;
 800e53a:	e00b      	b.n	800e554 <SCSI_ProcessCmd+0x2f8>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800e53c:	7af9      	ldrb	r1, [r7, #11]
 800e53e:	2320      	movs	r3, #32
 800e540:	2205      	movs	r2, #5
 800e542:	68f8      	ldr	r0, [r7, #12]
 800e544:	f000 fb73 	bl	800ec2e <SCSI_SenseCode>
      hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800e548:	693b      	ldr	r3, [r7, #16]
 800e54a:	2202      	movs	r2, #2
 800e54c:	725a      	strb	r2, [r3, #9]
      ret = -1;
 800e54e:	23ff      	movs	r3, #255	; 0xff
 800e550:	75fb      	strb	r3, [r7, #23]
      break;
 800e552:	bf00      	nop
  }

  return ret;
 800e554:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e558:	4618      	mov	r0, r3
 800e55a:	3718      	adds	r7, #24
 800e55c:	46bd      	mov	sp, r7
 800e55e:	bd80      	pop	{r7, pc}

0800e560 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800e560:	b580      	push	{r7, lr}
 800e562:	b086      	sub	sp, #24
 800e564:	af00      	add	r7, sp, #0
 800e566:	60f8      	str	r0, [r7, #12]
 800e568:	460b      	mov	r3, r1
 800e56a:	607a      	str	r2, [r7, #4]
 800e56c:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	32b0      	adds	r2, #176	; 0xb0
 800e578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e57c:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800e57e:	697b      	ldr	r3, [r7, #20]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d102      	bne.n	800e58a <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 800e584:	f04f 33ff 	mov.w	r3, #4294967295
 800e588:	e03f      	b.n	800e60a <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800e58a:	697b      	ldr	r3, [r7, #20]
 800e58c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800e590:	2b00      	cmp	r3, #0
 800e592:	d00a      	beq.n	800e5aa <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800e594:	697b      	ldr	r3, [r7, #20]
 800e596:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800e59a:	2320      	movs	r3, #32
 800e59c:	2205      	movs	r2, #5
 800e59e:	68f8      	ldr	r0, [r7, #12]
 800e5a0:	f000 fb45 	bl	800ec2e <SCSI_SenseCode>

    return -1;
 800e5a4:	f04f 33ff 	mov.w	r3, #4294967295
 800e5a8:	e02f      	b.n	800e60a <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800e5aa:	697b      	ldr	r3, [r7, #20]
 800e5ac:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800e5b0:	2b02      	cmp	r3, #2
 800e5b2:	d10b      	bne.n	800e5cc <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800e5b4:	7af9      	ldrb	r1, [r7, #11]
 800e5b6:	233a      	movs	r3, #58	; 0x3a
 800e5b8:	2202      	movs	r2, #2
 800e5ba:	68f8      	ldr	r0, [r7, #12]
 800e5bc:	f000 fb37 	bl	800ec2e <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800e5c0:	697b      	ldr	r3, [r7, #20]
 800e5c2:	2205      	movs	r2, #5
 800e5c4:	721a      	strb	r2, [r3, #8]
    return -1;
 800e5c6:	f04f 33ff 	mov.w	r3, #4294967295
 800e5ca:	e01e      	b.n	800e60a <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e5d2:	68fa      	ldr	r2, [r7, #12]
 800e5d4:	33b0      	adds	r3, #176	; 0xb0
 800e5d6:	009b      	lsls	r3, r3, #2
 800e5d8:	4413      	add	r3, r2
 800e5da:	685b      	ldr	r3, [r3, #4]
 800e5dc:	689b      	ldr	r3, [r3, #8]
 800e5de:	7afa      	ldrb	r2, [r7, #11]
 800e5e0:	4610      	mov	r0, r2
 800e5e2:	4798      	blx	r3
 800e5e4:	4603      	mov	r3, r0
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d00b      	beq.n	800e602 <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800e5ea:	7af9      	ldrb	r1, [r7, #11]
 800e5ec:	233a      	movs	r3, #58	; 0x3a
 800e5ee:	2202      	movs	r2, #2
 800e5f0:	68f8      	ldr	r0, [r7, #12]
 800e5f2:	f000 fb1c 	bl	800ec2e <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800e5f6:	697b      	ldr	r3, [r7, #20]
 800e5f8:	2205      	movs	r2, #5
 800e5fa:	721a      	strb	r2, [r3, #8]

    return -1;
 800e5fc:	f04f 33ff 	mov.w	r3, #4294967295
 800e600:	e003      	b.n	800e60a <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 800e602:	697b      	ldr	r3, [r7, #20]
 800e604:	2200      	movs	r2, #0
 800e606:	60da      	str	r2, [r3, #12]

  return 0;
 800e608:	2300      	movs	r3, #0
}
 800e60a:	4618      	mov	r0, r3
 800e60c:	3718      	adds	r7, #24
 800e60e:	46bd      	mov	sp, r7
 800e610:	bd80      	pop	{r7, pc}
	...

0800e614 <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800e614:	b580      	push	{r7, lr}
 800e616:	b088      	sub	sp, #32
 800e618:	af00      	add	r7, sp, #0
 800e61a:	60f8      	str	r0, [r7, #12]
 800e61c:	460b      	mov	r3, r1
 800e61e:	607a      	str	r2, [r7, #4]
 800e620:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	32b0      	adds	r2, #176	; 0xb0
 800e62c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e630:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800e632:	69bb      	ldr	r3, [r7, #24]
 800e634:	2b00      	cmp	r3, #0
 800e636:	d102      	bne.n	800e63e <SCSI_Inquiry+0x2a>
  {
    return -1;
 800e638:	f04f 33ff 	mov.w	r3, #4294967295
 800e63c:	e05f      	b.n	800e6fe <SCSI_Inquiry+0xea>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800e63e:	69bb      	ldr	r3, [r7, #24]
 800e640:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800e644:	2b00      	cmp	r3, #0
 800e646:	d10a      	bne.n	800e65e <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800e648:	69bb      	ldr	r3, [r7, #24]
 800e64a:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800e64e:	2320      	movs	r3, #32
 800e650:	2205      	movs	r2, #5
 800e652:	68f8      	ldr	r0, [r7, #12]
 800e654:	f000 faeb 	bl	800ec2e <SCSI_SenseCode>
    return -1;
 800e658:	f04f 33ff 	mov.w	r3, #4294967295
 800e65c:	e04f      	b.n	800e6fe <SCSI_Inquiry+0xea>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	3301      	adds	r3, #1
 800e662:	781b      	ldrb	r3, [r3, #0]
 800e664:	f003 0301 	and.w	r3, r3, #1
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d020      	beq.n	800e6ae <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	3302      	adds	r3, #2
 800e670:	781b      	ldrb	r3, [r3, #0]
 800e672:	2b00      	cmp	r3, #0
 800e674:	d105      	bne.n	800e682 <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 800e676:	2206      	movs	r2, #6
 800e678:	4923      	ldr	r1, [pc, #140]	; (800e708 <SCSI_Inquiry+0xf4>)
 800e67a:	69b8      	ldr	r0, [r7, #24]
 800e67c:	f001 f844 	bl	800f708 <SCSI_UpdateBotData>
 800e680:	e03c      	b.n	800e6fc <SCSI_Inquiry+0xe8>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	3302      	adds	r3, #2
 800e686:	781b      	ldrb	r3, [r3, #0]
 800e688:	2b80      	cmp	r3, #128	; 0x80
 800e68a:	d105      	bne.n	800e698 <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 800e68c:	2208      	movs	r2, #8
 800e68e:	491f      	ldr	r1, [pc, #124]	; (800e70c <SCSI_Inquiry+0xf8>)
 800e690:	69b8      	ldr	r0, [r7, #24]
 800e692:	f001 f839 	bl	800f708 <SCSI_UpdateBotData>
 800e696:	e031      	b.n	800e6fc <SCSI_Inquiry+0xe8>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 800e698:	69bb      	ldr	r3, [r7, #24]
 800e69a:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800e69e:	2324      	movs	r3, #36	; 0x24
 800e6a0:	2205      	movs	r2, #5
 800e6a2:	68f8      	ldr	r0, [r7, #12]
 800e6a4:	f000 fac3 	bl	800ec2e <SCSI_SenseCode>
                     INVALID_FIELED_IN_COMMAND);

      return -1;
 800e6a8:	f04f 33ff 	mov.w	r3, #4294967295
 800e6ac:	e027      	b.n	800e6fe <SCSI_Inquiry+0xea>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800e6ae:	68fb      	ldr	r3, [r7, #12]
 800e6b0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e6b4:	68fa      	ldr	r2, [r7, #12]
 800e6b6:	33b0      	adds	r3, #176	; 0xb0
 800e6b8:	009b      	lsls	r3, r3, #2
 800e6ba:	4413      	add	r3, r2
 800e6bc:	685b      	ldr	r3, [r3, #4]
 800e6be:	69d9      	ldr	r1, [r3, #28]
 800e6c0:	7afa      	ldrb	r2, [r7, #11]
 800e6c2:	4613      	mov	r3, r2
 800e6c4:	00db      	lsls	r3, r3, #3
 800e6c6:	4413      	add	r3, r2
 800e6c8:	009b      	lsls	r3, r3, #2
 800e6ca:	440b      	add	r3, r1
 800e6cc:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800e6ce:	697b      	ldr	r3, [r7, #20]
 800e6d0:	3304      	adds	r3, #4
 800e6d2:	781b      	ldrb	r3, [r3, #0]
 800e6d4:	b29b      	uxth	r3, r3
 800e6d6:	3305      	adds	r3, #5
 800e6d8:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	3304      	adds	r3, #4
 800e6de:	781b      	ldrb	r3, [r3, #0]
 800e6e0:	b29b      	uxth	r3, r3
 800e6e2:	8bfa      	ldrh	r2, [r7, #30]
 800e6e4:	429a      	cmp	r2, r3
 800e6e6:	d303      	bcc.n	800e6f0 <SCSI_Inquiry+0xdc>
    {
      len = params[4];
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	3304      	adds	r3, #4
 800e6ec:	781b      	ldrb	r3, [r3, #0]
 800e6ee:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800e6f0:	8bfb      	ldrh	r3, [r7, #30]
 800e6f2:	461a      	mov	r2, r3
 800e6f4:	6979      	ldr	r1, [r7, #20]
 800e6f6:	69b8      	ldr	r0, [r7, #24]
 800e6f8:	f001 f806 	bl	800f708 <SCSI_UpdateBotData>
  }

  return 0;
 800e6fc:	2300      	movs	r3, #0
}
 800e6fe:	4618      	mov	r0, r3
 800e700:	3720      	adds	r7, #32
 800e702:	46bd      	mov	sp, r7
 800e704:	bd80      	pop	{r7, pc}
 800e706:	bf00      	nop
 800e708:	20000078 	.word	0x20000078
 800e70c:	20000080 	.word	0x20000080

0800e710 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800e710:	b580      	push	{r7, lr}
 800e712:	b086      	sub	sp, #24
 800e714:	af00      	add	r7, sp, #0
 800e716:	60f8      	str	r0, [r7, #12]
 800e718:	460b      	mov	r3, r1
 800e71a:	607a      	str	r2, [r7, #4]
 800e71c:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	32b0      	adds	r2, #176	; 0xb0
 800e728:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e72c:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800e72e:	697b      	ldr	r3, [r7, #20]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d102      	bne.n	800e73a <SCSI_ReadCapacity10+0x2a>
  {
    return -1;
 800e734:	f04f 33ff 	mov.w	r3, #4294967295
 800e738:	e064      	b.n	800e804 <SCSI_ReadCapacity10+0xf4>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e740:	68fa      	ldr	r2, [r7, #12]
 800e742:	33b0      	adds	r3, #176	; 0xb0
 800e744:	009b      	lsls	r3, r3, #2
 800e746:	4413      	add	r3, r2
 800e748:	685b      	ldr	r3, [r3, #4]
 800e74a:	685b      	ldr	r3, [r3, #4]
 800e74c:	697a      	ldr	r2, [r7, #20]
 800e74e:	f502 711a 	add.w	r1, r2, #616	; 0x268
 800e752:	697a      	ldr	r2, [r7, #20]
 800e754:	f502 7219 	add.w	r2, r2, #612	; 0x264
 800e758:	7af8      	ldrb	r0, [r7, #11]
 800e75a:	4798      	blx	r3
 800e75c:	4603      	mov	r3, r0
 800e75e:	74fb      	strb	r3, [r7, #19]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800e760:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e764:	2b00      	cmp	r3, #0
 800e766:	d104      	bne.n	800e772 <SCSI_ReadCapacity10+0x62>
 800e768:	697b      	ldr	r3, [r7, #20]
 800e76a:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800e76e:	2b02      	cmp	r3, #2
 800e770:	d108      	bne.n	800e784 <SCSI_ReadCapacity10+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800e772:	7af9      	ldrb	r1, [r7, #11]
 800e774:	233a      	movs	r3, #58	; 0x3a
 800e776:	2202      	movs	r2, #2
 800e778:	68f8      	ldr	r0, [r7, #12]
 800e77a:	f000 fa58 	bl	800ec2e <SCSI_SenseCode>
    return -1;
 800e77e:	f04f 33ff 	mov.w	r3, #4294967295
 800e782:	e03f      	b.n	800e804 <SCSI_ReadCapacity10+0xf4>
  }

  hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800e784:	697b      	ldr	r3, [r7, #20]
 800e786:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e78a:	3b01      	subs	r3, #1
 800e78c:	0e1b      	lsrs	r3, r3, #24
 800e78e:	b2da      	uxtb	r2, r3
 800e790:	697b      	ldr	r3, [r7, #20]
 800e792:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 800e794:	697b      	ldr	r3, [r7, #20]
 800e796:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e79a:	3b01      	subs	r3, #1
 800e79c:	0c1b      	lsrs	r3, r3, #16
 800e79e:	b2da      	uxtb	r2, r3
 800e7a0:	697b      	ldr	r3, [r7, #20]
 800e7a2:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 800e7a4:	697b      	ldr	r3, [r7, #20]
 800e7a6:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e7aa:	3b01      	subs	r3, #1
 800e7ac:	0a1b      	lsrs	r3, r3, #8
 800e7ae:	b2da      	uxtb	r2, r3
 800e7b0:	697b      	ldr	r3, [r7, #20]
 800e7b2:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 800e7b4:	697b      	ldr	r3, [r7, #20]
 800e7b6:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e7ba:	b2db      	uxtb	r3, r3
 800e7bc:	3b01      	subs	r3, #1
 800e7be:	b2da      	uxtb	r2, r3
 800e7c0:	697b      	ldr	r3, [r7, #20]
 800e7c2:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800e7c4:	697b      	ldr	r3, [r7, #20]
 800e7c6:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e7ca:	161b      	asrs	r3, r3, #24
 800e7cc:	b2da      	uxtb	r2, r3
 800e7ce:	697b      	ldr	r3, [r7, #20]
 800e7d0:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800e7d2:	697b      	ldr	r3, [r7, #20]
 800e7d4:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e7d8:	141b      	asrs	r3, r3, #16
 800e7da:	b2da      	uxtb	r2, r3
 800e7dc:	697b      	ldr	r3, [r7, #20]
 800e7de:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800e7e0:	697b      	ldr	r3, [r7, #20]
 800e7e2:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e7e6:	0a1b      	lsrs	r3, r3, #8
 800e7e8:	b29b      	uxth	r3, r3
 800e7ea:	b2da      	uxtb	r2, r3
 800e7ec:	697b      	ldr	r3, [r7, #20]
 800e7ee:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 800e7f0:	697b      	ldr	r3, [r7, #20]
 800e7f2:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e7f6:	b2da      	uxtb	r2, r3
 800e7f8:	697b      	ldr	r3, [r7, #20]
 800e7fa:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 800e7fc:	697b      	ldr	r3, [r7, #20]
 800e7fe:	2208      	movs	r2, #8
 800e800:	60da      	str	r2, [r3, #12]

  return 0;
 800e802:	2300      	movs	r3, #0

}
 800e804:	4618      	mov	r0, r3
 800e806:	3718      	adds	r7, #24
 800e808:	46bd      	mov	sp, r7
 800e80a:	bd80      	pop	{r7, pc}

0800e80c <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800e80c:	b580      	push	{r7, lr}
 800e80e:	b088      	sub	sp, #32
 800e810:	af00      	add	r7, sp, #0
 800e812:	60f8      	str	r0, [r7, #12]
 800e814:	460b      	mov	r3, r1
 800e816:	607a      	str	r2, [r7, #4]
 800e818:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint8_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	32b0      	adds	r2, #176	; 0xb0
 800e824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e828:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800e82a:	69bb      	ldr	r3, [r7, #24]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d102      	bne.n	800e836 <SCSI_ReadCapacity16+0x2a>
  {
    return -1;
 800e830:	f04f 33ff 	mov.w	r3, #4294967295
 800e834:	e099      	b.n	800e96a <SCSI_ReadCapacity16+0x15e>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e83c:	68fa      	ldr	r2, [r7, #12]
 800e83e:	33b0      	adds	r3, #176	; 0xb0
 800e840:	009b      	lsls	r3, r3, #2
 800e842:	4413      	add	r3, r2
 800e844:	685b      	ldr	r3, [r3, #4]
 800e846:	685b      	ldr	r3, [r3, #4]
 800e848:	69ba      	ldr	r2, [r7, #24]
 800e84a:	f502 711a 	add.w	r1, r2, #616	; 0x268
 800e84e:	69ba      	ldr	r2, [r7, #24]
 800e850:	f502 7219 	add.w	r2, r2, #612	; 0x264
 800e854:	7af8      	ldrb	r0, [r7, #11]
 800e856:	4798      	blx	r3
 800e858:	4603      	mov	r3, r0
 800e85a:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800e85c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e860:	2b00      	cmp	r3, #0
 800e862:	d104      	bne.n	800e86e <SCSI_ReadCapacity16+0x62>
 800e864:	69bb      	ldr	r3, [r7, #24]
 800e866:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800e86a:	2b02      	cmp	r3, #2
 800e86c:	d108      	bne.n	800e880 <SCSI_ReadCapacity16+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800e86e:	7af9      	ldrb	r1, [r7, #11]
 800e870:	233a      	movs	r3, #58	; 0x3a
 800e872:	2202      	movs	r2, #2
 800e874:	68f8      	ldr	r0, [r7, #12]
 800e876:	f000 f9da 	bl	800ec2e <SCSI_SenseCode>
    return -1;
 800e87a:	f04f 33ff 	mov.w	r3, #4294967295
 800e87e:	e074      	b.n	800e96a <SCSI_ReadCapacity16+0x15e>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	330a      	adds	r3, #10
 800e884:	781b      	ldrb	r3, [r3, #0]
 800e886:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	330b      	adds	r3, #11
 800e88c:	781b      	ldrb	r3, [r3, #0]
 800e88e:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800e890:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	330c      	adds	r3, #12
 800e896:	781b      	ldrb	r3, [r3, #0]
 800e898:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800e89a:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800e89c:	687a      	ldr	r2, [r7, #4]
 800e89e:	320d      	adds	r2, #13
 800e8a0:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800e8a2:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800e8a4:	69bb      	ldr	r3, [r7, #24]
 800e8a6:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800e8a8:	2300      	movs	r3, #0
 800e8aa:	77fb      	strb	r3, [r7, #31]
 800e8ac:	e007      	b.n	800e8be <SCSI_ReadCapacity16+0xb2>
  {
    hmsc->bot_data[idx] = 0U;
 800e8ae:	7ffb      	ldrb	r3, [r7, #31]
 800e8b0:	69ba      	ldr	r2, [r7, #24]
 800e8b2:	4413      	add	r3, r2
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	741a      	strb	r2, [r3, #16]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800e8b8:	7ffb      	ldrb	r3, [r7, #31]
 800e8ba:	3301      	adds	r3, #1
 800e8bc:	77fb      	strb	r3, [r7, #31]
 800e8be:	7ffa      	ldrb	r2, [r7, #31]
 800e8c0:	69bb      	ldr	r3, [r7, #24]
 800e8c2:	68db      	ldr	r3, [r3, #12]
 800e8c4:	429a      	cmp	r2, r3
 800e8c6:	d3f2      	bcc.n	800e8ae <SCSI_ReadCapacity16+0xa2>
  }

  hmsc->bot_data[4] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800e8c8:	69bb      	ldr	r3, [r7, #24]
 800e8ca:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e8ce:	3b01      	subs	r3, #1
 800e8d0:	0e1b      	lsrs	r3, r3, #24
 800e8d2:	b2da      	uxtb	r2, r3
 800e8d4:	69bb      	ldr	r3, [r7, #24]
 800e8d6:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 800e8d8:	69bb      	ldr	r3, [r7, #24]
 800e8da:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e8de:	3b01      	subs	r3, #1
 800e8e0:	0c1b      	lsrs	r3, r3, #16
 800e8e2:	b2da      	uxtb	r2, r3
 800e8e4:	69bb      	ldr	r3, [r7, #24]
 800e8e6:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 800e8e8:	69bb      	ldr	r3, [r7, #24]
 800e8ea:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e8ee:	3b01      	subs	r3, #1
 800e8f0:	0a1b      	lsrs	r3, r3, #8
 800e8f2:	b2da      	uxtb	r2, r3
 800e8f4:	69bb      	ldr	r3, [r7, #24]
 800e8f6:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 800e8f8:	69bb      	ldr	r3, [r7, #24]
 800e8fa:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e8fe:	b2db      	uxtb	r3, r3
 800e900:	3b01      	subs	r3, #1
 800e902:	b2da      	uxtb	r2, r3
 800e904:	69bb      	ldr	r3, [r7, #24]
 800e906:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800e908:	69bb      	ldr	r3, [r7, #24]
 800e90a:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e90e:	161b      	asrs	r3, r3, #24
 800e910:	b2da      	uxtb	r2, r3
 800e912:	69bb      	ldr	r3, [r7, #24]
 800e914:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800e916:	69bb      	ldr	r3, [r7, #24]
 800e918:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e91c:	141b      	asrs	r3, r3, #16
 800e91e:	b2da      	uxtb	r2, r3
 800e920:	69bb      	ldr	r3, [r7, #24]
 800e922:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800e924:	69bb      	ldr	r3, [r7, #24]
 800e926:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e92a:	0a1b      	lsrs	r3, r3, #8
 800e92c:	b29b      	uxth	r3, r3
 800e92e:	b2da      	uxtb	r2, r3
 800e930:	69bb      	ldr	r3, [r7, #24]
 800e932:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(hmsc->scsi_blk_size);
 800e934:	69bb      	ldr	r3, [r7, #24]
 800e936:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e93a:	b2da      	uxtb	r2, r3
 800e93c:	69bb      	ldr	r3, [r7, #24]
 800e93e:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	330a      	adds	r3, #10
 800e944:	781b      	ldrb	r3, [r3, #0]
 800e946:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	330b      	adds	r3, #11
 800e94c:	781b      	ldrb	r3, [r3, #0]
 800e94e:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800e950:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	330c      	adds	r3, #12
 800e956:	781b      	ldrb	r3, [r3, #0]
 800e958:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800e95a:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800e95c:	687a      	ldr	r2, [r7, #4]
 800e95e:	320d      	adds	r2, #13
 800e960:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800e962:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800e964:	69bb      	ldr	r3, [r7, #24]
 800e966:	60da      	str	r2, [r3, #12]

  return 0;
 800e968:	2300      	movs	r3, #0
}
 800e96a:	4618      	mov	r0, r3
 800e96c:	3720      	adds	r7, #32
 800e96e:	46bd      	mov	sp, r7
 800e970:	bd80      	pop	{r7, pc}

0800e972 <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800e972:	b580      	push	{r7, lr}
 800e974:	b088      	sub	sp, #32
 800e976:	af00      	add	r7, sp, #0
 800e978:	60f8      	str	r0, [r7, #12]
 800e97a:	460b      	mov	r3, r1
 800e97c:	607a      	str	r2, [r7, #4]
 800e97e:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	32b0      	adds	r2, #176	; 0xb0
 800e98a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e98e:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800e990:	69bb      	ldr	r3, [r7, #24]
 800e992:	2b00      	cmp	r3, #0
 800e994:	d102      	bne.n	800e99c <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 800e996:	f04f 33ff 	mov.w	r3, #4294967295
 800e99a:	e061      	b.n	800ea60 <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e9a2:	68fa      	ldr	r2, [r7, #12]
 800e9a4:	33b0      	adds	r3, #176	; 0xb0
 800e9a6:	009b      	lsls	r3, r3, #2
 800e9a8:	4413      	add	r3, r2
 800e9aa:	685b      	ldr	r3, [r3, #4]
 800e9ac:	685b      	ldr	r3, [r3, #4]
 800e9ae:	f107 0214 	add.w	r2, r7, #20
 800e9b2:	f107 0110 	add.w	r1, r7, #16
 800e9b6:	7af8      	ldrb	r0, [r7, #11]
 800e9b8:	4798      	blx	r3
 800e9ba:	4603      	mov	r3, r0
 800e9bc:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800e9be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d104      	bne.n	800e9d0 <SCSI_ReadFormatCapacity+0x5e>
 800e9c6:	69bb      	ldr	r3, [r7, #24]
 800e9c8:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800e9cc:	2b02      	cmp	r3, #2
 800e9ce:	d108      	bne.n	800e9e2 <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800e9d0:	7af9      	ldrb	r1, [r7, #11]
 800e9d2:	233a      	movs	r3, #58	; 0x3a
 800e9d4:	2202      	movs	r2, #2
 800e9d6:	68f8      	ldr	r0, [r7, #12]
 800e9d8:	f000 f929 	bl	800ec2e <SCSI_SenseCode>
    return -1;
 800e9dc:	f04f 33ff 	mov.w	r3, #4294967295
 800e9e0:	e03e      	b.n	800ea60 <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	83fb      	strh	r3, [r7, #30]
 800e9e6:	e007      	b.n	800e9f8 <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 800e9e8:	8bfb      	ldrh	r3, [r7, #30]
 800e9ea:	69ba      	ldr	r2, [r7, #24]
 800e9ec:	4413      	add	r3, r2
 800e9ee:	2200      	movs	r2, #0
 800e9f0:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 800e9f2:	8bfb      	ldrh	r3, [r7, #30]
 800e9f4:	3301      	adds	r3, #1
 800e9f6:	83fb      	strh	r3, [r7, #30]
 800e9f8:	8bfb      	ldrh	r3, [r7, #30]
 800e9fa:	2b0b      	cmp	r3, #11
 800e9fc:	d9f4      	bls.n	800e9e8 <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 800e9fe:	69bb      	ldr	r3, [r7, #24]
 800ea00:	2208      	movs	r2, #8
 800ea02:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800ea04:	693b      	ldr	r3, [r7, #16]
 800ea06:	3b01      	subs	r3, #1
 800ea08:	0e1b      	lsrs	r3, r3, #24
 800ea0a:	b2da      	uxtb	r2, r3
 800ea0c:	69bb      	ldr	r3, [r7, #24]
 800ea0e:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800ea10:	693b      	ldr	r3, [r7, #16]
 800ea12:	3b01      	subs	r3, #1
 800ea14:	0c1b      	lsrs	r3, r3, #16
 800ea16:	b2da      	uxtb	r2, r3
 800ea18:	69bb      	ldr	r3, [r7, #24]
 800ea1a:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 800ea1c:	693b      	ldr	r3, [r7, #16]
 800ea1e:	3b01      	subs	r3, #1
 800ea20:	0a1b      	lsrs	r3, r3, #8
 800ea22:	b2da      	uxtb	r2, r3
 800ea24:	69bb      	ldr	r3, [r7, #24]
 800ea26:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800ea28:	693b      	ldr	r3, [r7, #16]
 800ea2a:	b2db      	uxtb	r3, r3
 800ea2c:	3b01      	subs	r3, #1
 800ea2e:	b2da      	uxtb	r2, r3
 800ea30:	69bb      	ldr	r3, [r7, #24]
 800ea32:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 800ea34:	69bb      	ldr	r3, [r7, #24]
 800ea36:	2202      	movs	r2, #2
 800ea38:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 800ea3a:	8abb      	ldrh	r3, [r7, #20]
 800ea3c:	141b      	asrs	r3, r3, #16
 800ea3e:	b2da      	uxtb	r2, r3
 800ea40:	69bb      	ldr	r3, [r7, #24]
 800ea42:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800ea44:	8abb      	ldrh	r3, [r7, #20]
 800ea46:	0a1b      	lsrs	r3, r3, #8
 800ea48:	b29b      	uxth	r3, r3
 800ea4a:	b2da      	uxtb	r2, r3
 800ea4c:	69bb      	ldr	r3, [r7, #24]
 800ea4e:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 800ea50:	8abb      	ldrh	r3, [r7, #20]
 800ea52:	b2da      	uxtb	r2, r3
 800ea54:	69bb      	ldr	r3, [r7, #24]
 800ea56:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 800ea58:	69bb      	ldr	r3, [r7, #24]
 800ea5a:	220c      	movs	r2, #12
 800ea5c:	60da      	str	r2, [r3, #12]

  return 0;
 800ea5e:	2300      	movs	r3, #0
}
 800ea60:	4618      	mov	r0, r3
 800ea62:	3720      	adds	r7, #32
 800ea64:	46bd      	mov	sp, r7
 800ea66:	bd80      	pop	{r7, pc}

0800ea68 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b086      	sub	sp, #24
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	60f8      	str	r0, [r7, #12]
 800ea70:	460b      	mov	r3, r1
 800ea72:	607a      	str	r2, [r7, #4]
 800ea74:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	32b0      	adds	r2, #176	; 0xb0
 800ea80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea84:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 800ea86:	2317      	movs	r3, #23
 800ea88:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800ea8a:	693b      	ldr	r3, [r7, #16]
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d102      	bne.n	800ea96 <SCSI_ModeSense6+0x2e>
  {
    return -1;
 800ea90:	f04f 33ff 	mov.w	r3, #4294967295
 800ea94:	e011      	b.n	800eaba <SCSI_ModeSense6+0x52>
  }

  if (params[4] <= len)
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	3304      	adds	r3, #4
 800ea9a:	781b      	ldrb	r3, [r3, #0]
 800ea9c:	b29b      	uxth	r3, r3
 800ea9e:	8afa      	ldrh	r2, [r7, #22]
 800eaa0:	429a      	cmp	r2, r3
 800eaa2:	d303      	bcc.n	800eaac <SCSI_ModeSense6+0x44>
  {
    len = params[4];
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	3304      	adds	r3, #4
 800eaa8:	781b      	ldrb	r3, [r3, #0]
 800eaaa:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 800eaac:	8afb      	ldrh	r3, [r7, #22]
 800eaae:	461a      	mov	r2, r3
 800eab0:	4904      	ldr	r1, [pc, #16]	; (800eac4 <SCSI_ModeSense6+0x5c>)
 800eab2:	6938      	ldr	r0, [r7, #16]
 800eab4:	f000 fe28 	bl	800f708 <SCSI_UpdateBotData>

  return 0;
 800eab8:	2300      	movs	r3, #0
}
 800eaba:	4618      	mov	r0, r3
 800eabc:	3718      	adds	r7, #24
 800eabe:	46bd      	mov	sp, r7
 800eac0:	bd80      	pop	{r7, pc}
 800eac2:	bf00      	nop
 800eac4:	20000088 	.word	0x20000088

0800eac8 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800eac8:	b580      	push	{r7, lr}
 800eaca:	b086      	sub	sp, #24
 800eacc:	af00      	add	r7, sp, #0
 800eace:	60f8      	str	r0, [r7, #12]
 800ead0:	460b      	mov	r3, r1
 800ead2:	607a      	str	r2, [r7, #4]
 800ead4:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	32b0      	adds	r2, #176	; 0xb0
 800eae0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eae4:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 800eae6:	231b      	movs	r3, #27
 800eae8:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800eaea:	693b      	ldr	r3, [r7, #16]
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d102      	bne.n	800eaf6 <SCSI_ModeSense10+0x2e>
  {
    return -1;
 800eaf0:	f04f 33ff 	mov.w	r3, #4294967295
 800eaf4:	e011      	b.n	800eb1a <SCSI_ModeSense10+0x52>
  }

  if (params[8] <= len)
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	3308      	adds	r3, #8
 800eafa:	781b      	ldrb	r3, [r3, #0]
 800eafc:	b29b      	uxth	r3, r3
 800eafe:	8afa      	ldrh	r2, [r7, #22]
 800eb00:	429a      	cmp	r2, r3
 800eb02:	d303      	bcc.n	800eb0c <SCSI_ModeSense10+0x44>
  {
    len = params[8];
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	3308      	adds	r3, #8
 800eb08:	781b      	ldrb	r3, [r3, #0]
 800eb0a:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 800eb0c:	8afb      	ldrh	r3, [r7, #22]
 800eb0e:	461a      	mov	r2, r3
 800eb10:	4904      	ldr	r1, [pc, #16]	; (800eb24 <SCSI_ModeSense10+0x5c>)
 800eb12:	6938      	ldr	r0, [r7, #16]
 800eb14:	f000 fdf8 	bl	800f708 <SCSI_UpdateBotData>

  return 0;
 800eb18:	2300      	movs	r3, #0
}
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	3718      	adds	r7, #24
 800eb1e:	46bd      	mov	sp, r7
 800eb20:	bd80      	pop	{r7, pc}
 800eb22:	bf00      	nop
 800eb24:	200000a0 	.word	0x200000a0

0800eb28 <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800eb28:	b580      	push	{r7, lr}
 800eb2a:	b086      	sub	sp, #24
 800eb2c:	af00      	add	r7, sp, #0
 800eb2e:	60f8      	str	r0, [r7, #12]
 800eb30:	460b      	mov	r3, r1
 800eb32:	607a      	str	r2, [r7, #4]
 800eb34:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	32b0      	adds	r2, #176	; 0xb0
 800eb40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb44:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800eb46:	693b      	ldr	r3, [r7, #16]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d102      	bne.n	800eb52 <SCSI_RequestSense+0x2a>
  {
    return -1;
 800eb4c:	f04f 33ff 	mov.w	r3, #4294967295
 800eb50:	e069      	b.n	800ec26 <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800eb52:	693b      	ldr	r3, [r7, #16]
 800eb54:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d10a      	bne.n	800eb72 <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800eb5c:	693b      	ldr	r3, [r7, #16]
 800eb5e:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800eb62:	2320      	movs	r3, #32
 800eb64:	2205      	movs	r2, #5
 800eb66:	68f8      	ldr	r0, [r7, #12]
 800eb68:	f000 f861 	bl	800ec2e <SCSI_SenseCode>
    return -1;
 800eb6c:	f04f 33ff 	mov.w	r3, #4294967295
 800eb70:	e059      	b.n	800ec26 <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800eb72:	2300      	movs	r3, #0
 800eb74:	75fb      	strb	r3, [r7, #23]
 800eb76:	e007      	b.n	800eb88 <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 800eb78:	7dfb      	ldrb	r3, [r7, #23]
 800eb7a:	693a      	ldr	r2, [r7, #16]
 800eb7c:	4413      	add	r3, r2
 800eb7e:	2200      	movs	r2, #0
 800eb80:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800eb82:	7dfb      	ldrb	r3, [r7, #23]
 800eb84:	3301      	adds	r3, #1
 800eb86:	75fb      	strb	r3, [r7, #23]
 800eb88:	7dfb      	ldrb	r3, [r7, #23]
 800eb8a:	2b11      	cmp	r3, #17
 800eb8c:	d9f4      	bls.n	800eb78 <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 800eb8e:	693b      	ldr	r3, [r7, #16]
 800eb90:	2270      	movs	r2, #112	; 0x70
 800eb92:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 800eb94:	693b      	ldr	r3, [r7, #16]
 800eb96:	220c      	movs	r2, #12
 800eb98:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 800eb9a:	693b      	ldr	r3, [r7, #16]
 800eb9c:	f893 2260 	ldrb.w	r2, [r3, #608]	; 0x260
 800eba0:	693b      	ldr	r3, [r7, #16]
 800eba2:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 800eba6:	429a      	cmp	r2, r3
 800eba8:	d02e      	beq.n	800ec08 <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 800ebaa:	693b      	ldr	r3, [r7, #16]
 800ebac:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 800ebb0:	461a      	mov	r2, r3
 800ebb2:	693b      	ldr	r3, [r7, #16]
 800ebb4:	3248      	adds	r2, #72	; 0x48
 800ebb6:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 800ebba:	693b      	ldr	r3, [r7, #16]
 800ebbc:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 800ebbe:	693b      	ldr	r3, [r7, #16]
 800ebc0:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 800ebc4:	693a      	ldr	r2, [r7, #16]
 800ebc6:	3348      	adds	r3, #72	; 0x48
 800ebc8:	00db      	lsls	r3, r3, #3
 800ebca:	4413      	add	r3, r2
 800ebcc:	791a      	ldrb	r2, [r3, #4]
 800ebce:	693b      	ldr	r3, [r7, #16]
 800ebd0:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 800ebd2:	693b      	ldr	r3, [r7, #16]
 800ebd4:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 800ebd8:	693a      	ldr	r2, [r7, #16]
 800ebda:	3348      	adds	r3, #72	; 0x48
 800ebdc:	00db      	lsls	r3, r3, #3
 800ebde:	4413      	add	r3, r2
 800ebe0:	795a      	ldrb	r2, [r3, #5]
 800ebe2:	693b      	ldr	r3, [r7, #16]
 800ebe4:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 800ebe6:	693b      	ldr	r3, [r7, #16]
 800ebe8:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 800ebec:	3301      	adds	r3, #1
 800ebee:	b2da      	uxtb	r2, r3
 800ebf0:	693b      	ldr	r3, [r7, #16]
 800ebf2:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 800ebf6:	693b      	ldr	r3, [r7, #16]
 800ebf8:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 800ebfc:	2b04      	cmp	r3, #4
 800ebfe:	d103      	bne.n	800ec08 <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 800ec00:	693b      	ldr	r3, [r7, #16]
 800ec02:	2200      	movs	r2, #0
 800ec04:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 800ec08:	693b      	ldr	r3, [r7, #16]
 800ec0a:	2212      	movs	r2, #18
 800ec0c:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	3304      	adds	r3, #4
 800ec12:	781b      	ldrb	r3, [r3, #0]
 800ec14:	2b12      	cmp	r3, #18
 800ec16:	d805      	bhi.n	800ec24 <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	3304      	adds	r3, #4
 800ec1c:	781b      	ldrb	r3, [r3, #0]
 800ec1e:	461a      	mov	r2, r3
 800ec20:	693b      	ldr	r3, [r7, #16]
 800ec22:	60da      	str	r2, [r3, #12]
  }

  return 0;
 800ec24:	2300      	movs	r3, #0
}
 800ec26:	4618      	mov	r0, r3
 800ec28:	3718      	adds	r7, #24
 800ec2a:	46bd      	mov	sp, r7
 800ec2c:	bd80      	pop	{r7, pc}

0800ec2e <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 800ec2e:	b480      	push	{r7}
 800ec30:	b085      	sub	sp, #20
 800ec32:	af00      	add	r7, sp, #0
 800ec34:	6078      	str	r0, [r7, #4]
 800ec36:	4608      	mov	r0, r1
 800ec38:	4611      	mov	r1, r2
 800ec3a:	461a      	mov	r2, r3
 800ec3c:	4603      	mov	r3, r0
 800ec3e:	70fb      	strb	r3, [r7, #3]
 800ec40:	460b      	mov	r3, r1
 800ec42:	70bb      	strb	r3, [r7, #2]
 800ec44:	4613      	mov	r3, r2
 800ec46:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	32b0      	adds	r2, #176	; 0xb0
 800ec52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec56:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d02c      	beq.n	800ecb8 <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 800ec64:	461a      	mov	r2, r3
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	3248      	adds	r2, #72	; 0x48
 800ec6a:	78b9      	ldrb	r1, [r7, #2]
 800ec6c:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 800ec76:	68fa      	ldr	r2, [r7, #12]
 800ec78:	3348      	adds	r3, #72	; 0x48
 800ec7a:	00db      	lsls	r3, r3, #3
 800ec7c:	4413      	add	r3, r2
 800ec7e:	787a      	ldrb	r2, [r7, #1]
 800ec80:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 800ec88:	68fa      	ldr	r2, [r7, #12]
 800ec8a:	3348      	adds	r3, #72	; 0x48
 800ec8c:	00db      	lsls	r3, r3, #3
 800ec8e:	4413      	add	r3, r2
 800ec90:	2200      	movs	r2, #0
 800ec92:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 800ec9a:	3301      	adds	r3, #1
 800ec9c:	b2da      	uxtb	r2, r3
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 800ecaa:	2b04      	cmp	r3, #4
 800ecac:	d105      	bne.n	800ecba <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	2200      	movs	r2, #0
 800ecb2:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
 800ecb6:	e000      	b.n	800ecba <SCSI_SenseCode+0x8c>
    return;
 800ecb8:	bf00      	nop
  }
}
 800ecba:	3714      	adds	r7, #20
 800ecbc:	46bd      	mov	sp, r7
 800ecbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc2:	4770      	bx	lr

0800ecc4 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ecc4:	b580      	push	{r7, lr}
 800ecc6:	b086      	sub	sp, #24
 800ecc8:	af00      	add	r7, sp, #0
 800ecca:	60f8      	str	r0, [r7, #12]
 800eccc:	460b      	mov	r3, r1
 800ecce:	607a      	str	r2, [r7, #4]
 800ecd0:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	32b0      	adds	r2, #176	; 0xb0
 800ecdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ece0:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800ece2:	697b      	ldr	r3, [r7, #20]
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d102      	bne.n	800ecee <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 800ece8:	f04f 33ff 	mov.w	r3, #4294967295
 800ecec:	e03b      	b.n	800ed66 <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 800ecee:	697b      	ldr	r3, [r7, #20]
 800ecf0:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800ecf4:	2b01      	cmp	r3, #1
 800ecf6:	d10f      	bne.n	800ed18 <SCSI_StartStopUnit+0x54>
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	3304      	adds	r3, #4
 800ecfc:	781b      	ldrb	r3, [r3, #0]
 800ecfe:	f003 0303 	and.w	r3, r3, #3
 800ed02:	2b02      	cmp	r3, #2
 800ed04:	d108      	bne.n	800ed18 <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800ed06:	7af9      	ldrb	r1, [r7, #11]
 800ed08:	2324      	movs	r3, #36	; 0x24
 800ed0a:	2205      	movs	r2, #5
 800ed0c:	68f8      	ldr	r0, [r7, #12]
 800ed0e:	f7ff ff8e 	bl	800ec2e <SCSI_SenseCode>

    return -1;
 800ed12:	f04f 33ff 	mov.w	r3, #4294967295
 800ed16:	e026      	b.n	800ed66 <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	3304      	adds	r3, #4
 800ed1c:	781b      	ldrb	r3, [r3, #0]
 800ed1e:	f003 0303 	and.w	r3, r3, #3
 800ed22:	2b01      	cmp	r3, #1
 800ed24:	d104      	bne.n	800ed30 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800ed26:	697b      	ldr	r3, [r7, #20]
 800ed28:	2200      	movs	r2, #0
 800ed2a:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 800ed2e:	e016      	b.n	800ed5e <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	3304      	adds	r3, #4
 800ed34:	781b      	ldrb	r3, [r3, #0]
 800ed36:	f003 0303 	and.w	r3, r3, #3
 800ed3a:	2b02      	cmp	r3, #2
 800ed3c:	d104      	bne.n	800ed48 <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 800ed3e:	697b      	ldr	r3, [r7, #20]
 800ed40:	2202      	movs	r2, #2
 800ed42:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 800ed46:	e00a      	b.n	800ed5e <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	3304      	adds	r3, #4
 800ed4c:	781b      	ldrb	r3, [r3, #0]
 800ed4e:	f003 0303 	and.w	r3, r3, #3
 800ed52:	2b03      	cmp	r3, #3
 800ed54:	d103      	bne.n	800ed5e <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800ed56:	697b      	ldr	r3, [r7, #20]
 800ed58:	2200      	movs	r2, #0
 800ed5a:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 800ed5e:	697b      	ldr	r3, [r7, #20]
 800ed60:	2200      	movs	r2, #0
 800ed62:	60da      	str	r2, [r3, #12]

  return 0;
 800ed64:	2300      	movs	r3, #0
}
 800ed66:	4618      	mov	r0, r3
 800ed68:	3718      	adds	r7, #24
 800ed6a:	46bd      	mov	sp, r7
 800ed6c:	bd80      	pop	{r7, pc}

0800ed6e <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ed6e:	b480      	push	{r7}
 800ed70:	b087      	sub	sp, #28
 800ed72:	af00      	add	r7, sp, #0
 800ed74:	60f8      	str	r0, [r7, #12]
 800ed76:	460b      	mov	r3, r1
 800ed78:	607a      	str	r2, [r7, #4]
 800ed7a:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	32b0      	adds	r2, #176	; 0xb0
 800ed86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed8a:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800ed8c:	697b      	ldr	r3, [r7, #20]
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d102      	bne.n	800ed98 <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 800ed92:	f04f 33ff 	mov.w	r3, #4294967295
 800ed96:	e011      	b.n	800edbc <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	3304      	adds	r3, #4
 800ed9c:	781b      	ldrb	r3, [r3, #0]
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d104      	bne.n	800edac <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800eda2:	697b      	ldr	r3, [r7, #20]
 800eda4:	2200      	movs	r2, #0
 800eda6:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 800edaa:	e003      	b.n	800edb4 <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 800edac:	697b      	ldr	r3, [r7, #20]
 800edae:	2201      	movs	r2, #1
 800edb0:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
  }

  hmsc->bot_data_length = 0U;
 800edb4:	697b      	ldr	r3, [r7, #20]
 800edb6:	2200      	movs	r2, #0
 800edb8:	60da      	str	r2, [r3, #12]

  return 0;
 800edba:	2300      	movs	r3, #0
}
 800edbc:	4618      	mov	r0, r3
 800edbe:	371c      	adds	r7, #28
 800edc0:	46bd      	mov	sp, r7
 800edc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edc6:	4770      	bx	lr

0800edc8 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800edc8:	b580      	push	{r7, lr}
 800edca:	b086      	sub	sp, #24
 800edcc:	af00      	add	r7, sp, #0
 800edce:	60f8      	str	r0, [r7, #12]
 800edd0:	460b      	mov	r3, r1
 800edd2:	607a      	str	r2, [r7, #4]
 800edd4:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	32b0      	adds	r2, #176	; 0xb0
 800ede0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ede4:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800ede6:	697b      	ldr	r3, [r7, #20]
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d102      	bne.n	800edf2 <SCSI_Read10+0x2a>
  {
    return -1;
 800edec:	f04f 33ff 	mov.w	r3, #4294967295
 800edf0:	e090      	b.n	800ef14 <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800edf2:	697b      	ldr	r3, [r7, #20]
 800edf4:	7a1b      	ldrb	r3, [r3, #8]
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	f040 8082 	bne.w	800ef00 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800edfc:	697b      	ldr	r3, [r7, #20]
 800edfe:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800ee02:	b25b      	sxtb	r3, r3
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	db0a      	blt.n	800ee1e <SCSI_Read10+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800ee08:	697b      	ldr	r3, [r7, #20]
 800ee0a:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800ee0e:	2320      	movs	r3, #32
 800ee10:	2205      	movs	r2, #5
 800ee12:	68f8      	ldr	r0, [r7, #12]
 800ee14:	f7ff ff0b 	bl	800ec2e <SCSI_SenseCode>
      return -1;
 800ee18:	f04f 33ff 	mov.w	r3, #4294967295
 800ee1c:	e07a      	b.n	800ef14 <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800ee1e:	697b      	ldr	r3, [r7, #20]
 800ee20:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800ee24:	2b02      	cmp	r3, #2
 800ee26:	d108      	bne.n	800ee3a <SCSI_Read10+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ee28:	7af9      	ldrb	r1, [r7, #11]
 800ee2a:	233a      	movs	r3, #58	; 0x3a
 800ee2c:	2202      	movs	r2, #2
 800ee2e:	68f8      	ldr	r0, [r7, #12]
 800ee30:	f7ff fefd 	bl	800ec2e <SCSI_SenseCode>

      return -1;
 800ee34:	f04f 33ff 	mov.w	r3, #4294967295
 800ee38:	e06c      	b.n	800ef14 <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ee40:	68fa      	ldr	r2, [r7, #12]
 800ee42:	33b0      	adds	r3, #176	; 0xb0
 800ee44:	009b      	lsls	r3, r3, #2
 800ee46:	4413      	add	r3, r2
 800ee48:	685b      	ldr	r3, [r3, #4]
 800ee4a:	689b      	ldr	r3, [r3, #8]
 800ee4c:	7afa      	ldrb	r2, [r7, #11]
 800ee4e:	4610      	mov	r0, r2
 800ee50:	4798      	blx	r3
 800ee52:	4603      	mov	r3, r0
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d008      	beq.n	800ee6a <SCSI_Read10+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ee58:	7af9      	ldrb	r1, [r7, #11]
 800ee5a:	233a      	movs	r3, #58	; 0x3a
 800ee5c:	2202      	movs	r2, #2
 800ee5e:	68f8      	ldr	r0, [r7, #12]
 800ee60:	f7ff fee5 	bl	800ec2e <SCSI_SenseCode>
      return -1;
 800ee64:	f04f 33ff 	mov.w	r3, #4294967295
 800ee68:	e054      	b.n	800ef14 <SCSI_Read10+0x14c>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	3302      	adds	r3, #2
 800ee6e:	781b      	ldrb	r3, [r3, #0]
 800ee70:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	3303      	adds	r3, #3
 800ee76:	781b      	ldrb	r3, [r3, #0]
 800ee78:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800ee7a:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	3304      	adds	r3, #4
 800ee80:	781b      	ldrb	r3, [r3, #0]
 800ee82:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800ee84:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800ee86:	687a      	ldr	r2, [r7, #4]
 800ee88:	3205      	adds	r2, #5
 800ee8a:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800ee8c:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800ee8e:	697b      	ldr	r3, [r7, #20]
 800ee90:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	3307      	adds	r3, #7
 800ee98:	781b      	ldrb	r3, [r3, #0]
 800ee9a:	021b      	lsls	r3, r3, #8
 800ee9c:	687a      	ldr	r2, [r7, #4]
 800ee9e:	3208      	adds	r2, #8
 800eea0:	7812      	ldrb	r2, [r2, #0]
 800eea2:	431a      	orrs	r2, r3
 800eea4:	697b      	ldr	r3, [r7, #20]
 800eea6:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800eeaa:	697b      	ldr	r3, [r7, #20]
 800eeac:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800eeb0:	697b      	ldr	r3, [r7, #20]
 800eeb2:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800eeb6:	7af9      	ldrb	r1, [r7, #11]
 800eeb8:	68f8      	ldr	r0, [r7, #12]
 800eeba:	f000 fadc 	bl	800f476 <SCSI_CheckAddressRange>
 800eebe:	4603      	mov	r3, r0
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	da02      	bge.n	800eeca <SCSI_Read10+0x102>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800eec4:	f04f 33ff 	mov.w	r3, #4294967295
 800eec8:	e024      	b.n	800ef14 <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800eeca:	697b      	ldr	r3, [r7, #20]
 800eecc:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800eed0:	697b      	ldr	r3, [r7, #20]
 800eed2:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800eed6:	6979      	ldr	r1, [r7, #20]
 800eed8:	f8b1 1264 	ldrh.w	r1, [r1, #612]	; 0x264
 800eedc:	fb01 f303 	mul.w	r3, r1, r3
 800eee0:	429a      	cmp	r2, r3
 800eee2:	d00a      	beq.n	800eefa <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800eee4:	697b      	ldr	r3, [r7, #20]
 800eee6:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800eeea:	2320      	movs	r3, #32
 800eeec:	2205      	movs	r2, #5
 800eeee:	68f8      	ldr	r0, [r7, #12]
 800eef0:	f7ff fe9d 	bl	800ec2e <SCSI_SenseCode>
      return -1;
 800eef4:	f04f 33ff 	mov.w	r3, #4294967295
 800eef8:	e00c      	b.n	800ef14 <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800eefa:	697b      	ldr	r3, [r7, #20]
 800eefc:	2202      	movs	r2, #2
 800eefe:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800ef00:	697b      	ldr	r3, [r7, #20]
 800ef02:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ef06:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800ef08:	7afb      	ldrb	r3, [r7, #11]
 800ef0a:	4619      	mov	r1, r3
 800ef0c:	68f8      	ldr	r0, [r7, #12]
 800ef0e:	f000 fadf 	bl	800f4d0 <SCSI_ProcessRead>
 800ef12:	4603      	mov	r3, r0
}
 800ef14:	4618      	mov	r0, r3
 800ef16:	3718      	adds	r7, #24
 800ef18:	46bd      	mov	sp, r7
 800ef1a:	bd80      	pop	{r7, pc}

0800ef1c <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ef1c:	b580      	push	{r7, lr}
 800ef1e:	b086      	sub	sp, #24
 800ef20:	af00      	add	r7, sp, #0
 800ef22:	60f8      	str	r0, [r7, #12]
 800ef24:	460b      	mov	r3, r1
 800ef26:	607a      	str	r2, [r7, #4]
 800ef28:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	32b0      	adds	r2, #176	; 0xb0
 800ef34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef38:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800ef3a:	697b      	ldr	r3, [r7, #20]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d102      	bne.n	800ef46 <SCSI_Read12+0x2a>
  {
    return -1;
 800ef40:	f04f 33ff 	mov.w	r3, #4294967295
 800ef44:	e09a      	b.n	800f07c <SCSI_Read12+0x160>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800ef46:	697b      	ldr	r3, [r7, #20]
 800ef48:	7a1b      	ldrb	r3, [r3, #8]
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	f040 808c 	bne.w	800f068 <SCSI_Read12+0x14c>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800ef50:	697b      	ldr	r3, [r7, #20]
 800ef52:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800ef56:	b25b      	sxtb	r3, r3
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	db0a      	blt.n	800ef72 <SCSI_Read12+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800ef5c:	697b      	ldr	r3, [r7, #20]
 800ef5e:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800ef62:	2320      	movs	r3, #32
 800ef64:	2205      	movs	r2, #5
 800ef66:	68f8      	ldr	r0, [r7, #12]
 800ef68:	f7ff fe61 	bl	800ec2e <SCSI_SenseCode>
      return -1;
 800ef6c:	f04f 33ff 	mov.w	r3, #4294967295
 800ef70:	e084      	b.n	800f07c <SCSI_Read12+0x160>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800ef72:	697b      	ldr	r3, [r7, #20]
 800ef74:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800ef78:	2b02      	cmp	r3, #2
 800ef7a:	d108      	bne.n	800ef8e <SCSI_Read12+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ef7c:	7af9      	ldrb	r1, [r7, #11]
 800ef7e:	233a      	movs	r3, #58	; 0x3a
 800ef80:	2202      	movs	r2, #2
 800ef82:	68f8      	ldr	r0, [r7, #12]
 800ef84:	f7ff fe53 	bl	800ec2e <SCSI_SenseCode>
      return -1;
 800ef88:	f04f 33ff 	mov.w	r3, #4294967295
 800ef8c:	e076      	b.n	800f07c <SCSI_Read12+0x160>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ef94:	68fa      	ldr	r2, [r7, #12]
 800ef96:	33b0      	adds	r3, #176	; 0xb0
 800ef98:	009b      	lsls	r3, r3, #2
 800ef9a:	4413      	add	r3, r2
 800ef9c:	685b      	ldr	r3, [r3, #4]
 800ef9e:	689b      	ldr	r3, [r3, #8]
 800efa0:	7afa      	ldrb	r2, [r7, #11]
 800efa2:	4610      	mov	r0, r2
 800efa4:	4798      	blx	r3
 800efa6:	4603      	mov	r3, r0
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d008      	beq.n	800efbe <SCSI_Read12+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800efac:	7af9      	ldrb	r1, [r7, #11]
 800efae:	233a      	movs	r3, #58	; 0x3a
 800efb0:	2202      	movs	r2, #2
 800efb2:	68f8      	ldr	r0, [r7, #12]
 800efb4:	f7ff fe3b 	bl	800ec2e <SCSI_SenseCode>
      return -1;
 800efb8:	f04f 33ff 	mov.w	r3, #4294967295
 800efbc:	e05e      	b.n	800f07c <SCSI_Read12+0x160>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	3302      	adds	r3, #2
 800efc2:	781b      	ldrb	r3, [r3, #0]
 800efc4:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	3303      	adds	r3, #3
 800efca:	781b      	ldrb	r3, [r3, #0]
 800efcc:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800efce:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	3304      	adds	r3, #4
 800efd4:	781b      	ldrb	r3, [r3, #0]
 800efd6:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800efd8:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800efda:	687a      	ldr	r2, [r7, #4]
 800efdc:	3205      	adds	r2, #5
 800efde:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800efe0:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800efe2:	697b      	ldr	r3, [r7, #20]
 800efe4:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	3306      	adds	r3, #6
 800efec:	781b      	ldrb	r3, [r3, #0]
 800efee:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	3307      	adds	r3, #7
 800eff4:	781b      	ldrb	r3, [r3, #0]
 800eff6:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800eff8:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	3308      	adds	r3, #8
 800effe:	781b      	ldrb	r3, [r3, #0]
 800f000:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800f002:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800f004:	687a      	ldr	r2, [r7, #4]
 800f006:	3209      	adds	r2, #9
 800f008:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800f00a:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800f00c:	697b      	ldr	r3, [r7, #20]
 800f00e:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800f012:	697b      	ldr	r3, [r7, #20]
 800f014:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800f018:	697b      	ldr	r3, [r7, #20]
 800f01a:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f01e:	7af9      	ldrb	r1, [r7, #11]
 800f020:	68f8      	ldr	r0, [r7, #12]
 800f022:	f000 fa28 	bl	800f476 <SCSI_CheckAddressRange>
 800f026:	4603      	mov	r3, r0
 800f028:	2b00      	cmp	r3, #0
 800f02a:	da02      	bge.n	800f032 <SCSI_Read12+0x116>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800f02c:	f04f 33ff 	mov.w	r3, #4294967295
 800f030:	e024      	b.n	800f07c <SCSI_Read12+0x160>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800f032:	697b      	ldr	r3, [r7, #20]
 800f034:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800f038:	697b      	ldr	r3, [r7, #20]
 800f03a:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f03e:	6979      	ldr	r1, [r7, #20]
 800f040:	f8b1 1264 	ldrh.w	r1, [r1, #612]	; 0x264
 800f044:	fb01 f303 	mul.w	r3, r1, r3
 800f048:	429a      	cmp	r2, r3
 800f04a:	d00a      	beq.n	800f062 <SCSI_Read12+0x146>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f04c:	697b      	ldr	r3, [r7, #20]
 800f04e:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800f052:	2320      	movs	r3, #32
 800f054:	2205      	movs	r2, #5
 800f056:	68f8      	ldr	r0, [r7, #12]
 800f058:	f7ff fde9 	bl	800ec2e <SCSI_SenseCode>
      return -1;
 800f05c:	f04f 33ff 	mov.w	r3, #4294967295
 800f060:	e00c      	b.n	800f07c <SCSI_Read12+0x160>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800f062:	697b      	ldr	r3, [r7, #20]
 800f064:	2202      	movs	r2, #2
 800f066:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800f068:	697b      	ldr	r3, [r7, #20]
 800f06a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f06e:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800f070:	7afb      	ldrb	r3, [r7, #11]
 800f072:	4619      	mov	r1, r3
 800f074:	68f8      	ldr	r0, [r7, #12]
 800f076:	f000 fa2b 	bl	800f4d0 <SCSI_ProcessRead>
 800f07a:	4603      	mov	r3, r0
}
 800f07c:	4618      	mov	r0, r3
 800f07e:	3718      	adds	r7, #24
 800f080:	46bd      	mov	sp, r7
 800f082:	bd80      	pop	{r7, pc}

0800f084 <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f084:	b580      	push	{r7, lr}
 800f086:	b086      	sub	sp, #24
 800f088:	af00      	add	r7, sp, #0
 800f08a:	60f8      	str	r0, [r7, #12]
 800f08c:	460b      	mov	r3, r1
 800f08e:	607a      	str	r2, [r7, #4]
 800f090:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	32b0      	adds	r2, #176	; 0xb0
 800f09c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f0a0:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800f0a2:	697b      	ldr	r3, [r7, #20]
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d102      	bne.n	800f0ae <SCSI_Write10+0x2a>
  {
    return -1;
 800f0a8:	f04f 33ff 	mov.w	r3, #4294967295
 800f0ac:	e0ba      	b.n	800f224 <SCSI_Write10+0x1a0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800f0ae:	697b      	ldr	r3, [r7, #20]
 800f0b0:	7a1b      	ldrb	r3, [r3, #8]
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	f040 80b0 	bne.w	800f218 <SCSI_Write10+0x194>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800f0b8:	697b      	ldr	r3, [r7, #20]
 800f0ba:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d10a      	bne.n	800f0d8 <SCSI_Write10+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f0c2:	697b      	ldr	r3, [r7, #20]
 800f0c4:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800f0c8:	2320      	movs	r3, #32
 800f0ca:	2205      	movs	r2, #5
 800f0cc:	68f8      	ldr	r0, [r7, #12]
 800f0ce:	f7ff fdae 	bl	800ec2e <SCSI_SenseCode>
      return -1;
 800f0d2:	f04f 33ff 	mov.w	r3, #4294967295
 800f0d6:	e0a5      	b.n	800f224 <SCSI_Write10+0x1a0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800f0d8:	697b      	ldr	r3, [r7, #20]
 800f0da:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800f0de:	b25b      	sxtb	r3, r3
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	da0a      	bge.n	800f0fa <SCSI_Write10+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f0e4:	697b      	ldr	r3, [r7, #20]
 800f0e6:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800f0ea:	2320      	movs	r3, #32
 800f0ec:	2205      	movs	r2, #5
 800f0ee:	68f8      	ldr	r0, [r7, #12]
 800f0f0:	f7ff fd9d 	bl	800ec2e <SCSI_SenseCode>
      return -1;
 800f0f4:	f04f 33ff 	mov.w	r3, #4294967295
 800f0f8:	e094      	b.n	800f224 <SCSI_Write10+0x1a0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800f100:	68fa      	ldr	r2, [r7, #12]
 800f102:	33b0      	adds	r3, #176	; 0xb0
 800f104:	009b      	lsls	r3, r3, #2
 800f106:	4413      	add	r3, r2
 800f108:	685b      	ldr	r3, [r3, #4]
 800f10a:	689b      	ldr	r3, [r3, #8]
 800f10c:	7afa      	ldrb	r2, [r7, #11]
 800f10e:	4610      	mov	r0, r2
 800f110:	4798      	blx	r3
 800f112:	4603      	mov	r3, r0
 800f114:	2b00      	cmp	r3, #0
 800f116:	d008      	beq.n	800f12a <SCSI_Write10+0xa6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f118:	7af9      	ldrb	r1, [r7, #11]
 800f11a:	233a      	movs	r3, #58	; 0x3a
 800f11c:	2202      	movs	r2, #2
 800f11e:	68f8      	ldr	r0, [r7, #12]
 800f120:	f7ff fd85 	bl	800ec2e <SCSI_SenseCode>
      return -1;
 800f124:	f04f 33ff 	mov.w	r3, #4294967295
 800f128:	e07c      	b.n	800f224 <SCSI_Write10+0x1a0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800f130:	68fa      	ldr	r2, [r7, #12]
 800f132:	33b0      	adds	r3, #176	; 0xb0
 800f134:	009b      	lsls	r3, r3, #2
 800f136:	4413      	add	r3, r2
 800f138:	685b      	ldr	r3, [r3, #4]
 800f13a:	68db      	ldr	r3, [r3, #12]
 800f13c:	7afa      	ldrb	r2, [r7, #11]
 800f13e:	4610      	mov	r0, r2
 800f140:	4798      	blx	r3
 800f142:	4603      	mov	r3, r0
 800f144:	2b00      	cmp	r3, #0
 800f146:	d008      	beq.n	800f15a <SCSI_Write10+0xd6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800f148:	7af9      	ldrb	r1, [r7, #11]
 800f14a:	2327      	movs	r3, #39	; 0x27
 800f14c:	2202      	movs	r2, #2
 800f14e:	68f8      	ldr	r0, [r7, #12]
 800f150:	f7ff fd6d 	bl	800ec2e <SCSI_SenseCode>
      return -1;
 800f154:	f04f 33ff 	mov.w	r3, #4294967295
 800f158:	e064      	b.n	800f224 <SCSI_Write10+0x1a0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	3302      	adds	r3, #2
 800f15e:	781b      	ldrb	r3, [r3, #0]
 800f160:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	3303      	adds	r3, #3
 800f166:	781b      	ldrb	r3, [r3, #0]
 800f168:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f16a:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	3304      	adds	r3, #4
 800f170:	781b      	ldrb	r3, [r3, #0]
 800f172:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800f174:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800f176:	687a      	ldr	r2, [r7, #4]
 800f178:	3205      	adds	r2, #5
 800f17a:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800f17c:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f17e:	697b      	ldr	r3, [r7, #20]
 800f180:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	3307      	adds	r3, #7
 800f188:	781b      	ldrb	r3, [r3, #0]
 800f18a:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 800f18c:	687a      	ldr	r2, [r7, #4]
 800f18e:	3208      	adds	r2, #8
 800f190:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800f192:	431a      	orrs	r2, r3
 800f194:	697b      	ldr	r3, [r7, #20]
 800f196:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800f19a:	697b      	ldr	r3, [r7, #20]
 800f19c:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800f1a0:	697b      	ldr	r3, [r7, #20]
 800f1a2:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f1a6:	7af9      	ldrb	r1, [r7, #11]
 800f1a8:	68f8      	ldr	r0, [r7, #12]
 800f1aa:	f000 f964 	bl	800f476 <SCSI_CheckAddressRange>
 800f1ae:	4603      	mov	r3, r0
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	da02      	bge.n	800f1ba <SCSI_Write10+0x136>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800f1b4:	f04f 33ff 	mov.w	r3, #4294967295
 800f1b8:	e034      	b.n	800f224 <SCSI_Write10+0x1a0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800f1ba:	697b      	ldr	r3, [r7, #20]
 800f1bc:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f1c0:	697a      	ldr	r2, [r7, #20]
 800f1c2:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800f1c6:	fb02 f303 	mul.w	r3, r2, r3
 800f1ca:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800f1cc:	697b      	ldr	r3, [r7, #20]
 800f1ce:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800f1d2:	693a      	ldr	r2, [r7, #16]
 800f1d4:	429a      	cmp	r2, r3
 800f1d6:	d00a      	beq.n	800f1ee <SCSI_Write10+0x16a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f1d8:	697b      	ldr	r3, [r7, #20]
 800f1da:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800f1de:	2320      	movs	r3, #32
 800f1e0:	2205      	movs	r2, #5
 800f1e2:	68f8      	ldr	r0, [r7, #12]
 800f1e4:	f7ff fd23 	bl	800ec2e <SCSI_SenseCode>
      return -1;
 800f1e8:	f04f 33ff 	mov.w	r3, #4294967295
 800f1ec:	e01a      	b.n	800f224 <SCSI_Write10+0x1a0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800f1ee:	693b      	ldr	r3, [r7, #16]
 800f1f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f1f4:	bf28      	it	cs
 800f1f6:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800f1fa:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800f1fc:	697b      	ldr	r3, [r7, #20]
 800f1fe:	2201      	movs	r2, #1
 800f200:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800f202:	4b0a      	ldr	r3, [pc, #40]	; (800f22c <SCSI_Write10+0x1a8>)
 800f204:	7819      	ldrb	r1, [r3, #0]
 800f206:	697b      	ldr	r3, [r7, #20]
 800f208:	f103 0210 	add.w	r2, r3, #16
 800f20c:	693b      	ldr	r3, [r7, #16]
 800f20e:	68f8      	ldr	r0, [r7, #12]
 800f210:	f008 fbdb 	bl	80179ca <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800f214:	2300      	movs	r3, #0
 800f216:	e005      	b.n	800f224 <SCSI_Write10+0x1a0>
    return SCSI_ProcessWrite(pdev, lun);
 800f218:	7afb      	ldrb	r3, [r7, #11]
 800f21a:	4619      	mov	r1, r3
 800f21c:	68f8      	ldr	r0, [r7, #12]
 800f21e:	f000 f9dd 	bl	800f5dc <SCSI_ProcessWrite>
 800f222:	4603      	mov	r3, r0
}
 800f224:	4618      	mov	r0, r3
 800f226:	3718      	adds	r7, #24
 800f228:	46bd      	mov	sp, r7
 800f22a:	bd80      	pop	{r7, pc}
 800f22c:	20000077 	.word	0x20000077

0800f230 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f230:	b580      	push	{r7, lr}
 800f232:	b086      	sub	sp, #24
 800f234:	af00      	add	r7, sp, #0
 800f236:	60f8      	str	r0, [r7, #12]
 800f238:	460b      	mov	r3, r1
 800f23a:	607a      	str	r2, [r7, #4]
 800f23c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f23e:	68fb      	ldr	r3, [r7, #12]
 800f240:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f244:	68fb      	ldr	r3, [r7, #12]
 800f246:	32b0      	adds	r2, #176	; 0xb0
 800f248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f24c:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800f24e:	697b      	ldr	r3, [r7, #20]
 800f250:	2b00      	cmp	r3, #0
 800f252:	d102      	bne.n	800f25a <SCSI_Write12+0x2a>
  {
    return -1;
 800f254:	f04f 33ff 	mov.w	r3, #4294967295
 800f258:	e0ca      	b.n	800f3f0 <SCSI_Write12+0x1c0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800f25a:	697b      	ldr	r3, [r7, #20]
 800f25c:	7a1b      	ldrb	r3, [r3, #8]
 800f25e:	2b00      	cmp	r3, #0
 800f260:	f040 80c0 	bne.w	800f3e4 <SCSI_Write12+0x1b4>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800f264:	697b      	ldr	r3, [r7, #20]
 800f266:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d10a      	bne.n	800f284 <SCSI_Write12+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f26e:	697b      	ldr	r3, [r7, #20]
 800f270:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800f274:	2320      	movs	r3, #32
 800f276:	2205      	movs	r2, #5
 800f278:	68f8      	ldr	r0, [r7, #12]
 800f27a:	f7ff fcd8 	bl	800ec2e <SCSI_SenseCode>
      return -1;
 800f27e:	f04f 33ff 	mov.w	r3, #4294967295
 800f282:	e0b5      	b.n	800f3f0 <SCSI_Write12+0x1c0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800f284:	697b      	ldr	r3, [r7, #20]
 800f286:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800f28a:	b25b      	sxtb	r3, r3
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	da0a      	bge.n	800f2a6 <SCSI_Write12+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f290:	697b      	ldr	r3, [r7, #20]
 800f292:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800f296:	2320      	movs	r3, #32
 800f298:	2205      	movs	r2, #5
 800f29a:	68f8      	ldr	r0, [r7, #12]
 800f29c:	f7ff fcc7 	bl	800ec2e <SCSI_SenseCode>
      return -1;
 800f2a0:	f04f 33ff 	mov.w	r3, #4294967295
 800f2a4:	e0a4      	b.n	800f3f0 <SCSI_Write12+0x1c0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800f2a6:	68fb      	ldr	r3, [r7, #12]
 800f2a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800f2ac:	68fa      	ldr	r2, [r7, #12]
 800f2ae:	33b0      	adds	r3, #176	; 0xb0
 800f2b0:	009b      	lsls	r3, r3, #2
 800f2b2:	4413      	add	r3, r2
 800f2b4:	685b      	ldr	r3, [r3, #4]
 800f2b6:	689b      	ldr	r3, [r3, #8]
 800f2b8:	7afa      	ldrb	r2, [r7, #11]
 800f2ba:	4610      	mov	r0, r2
 800f2bc:	4798      	blx	r3
 800f2be:	4603      	mov	r3, r0
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d00b      	beq.n	800f2dc <SCSI_Write12+0xac>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f2c4:	7af9      	ldrb	r1, [r7, #11]
 800f2c6:	233a      	movs	r3, #58	; 0x3a
 800f2c8:	2202      	movs	r2, #2
 800f2ca:	68f8      	ldr	r0, [r7, #12]
 800f2cc:	f7ff fcaf 	bl	800ec2e <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800f2d0:	697b      	ldr	r3, [r7, #20]
 800f2d2:	2205      	movs	r2, #5
 800f2d4:	721a      	strb	r2, [r3, #8]
      return -1;
 800f2d6:	f04f 33ff 	mov.w	r3, #4294967295
 800f2da:	e089      	b.n	800f3f0 <SCSI_Write12+0x1c0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800f2e2:	68fa      	ldr	r2, [r7, #12]
 800f2e4:	33b0      	adds	r3, #176	; 0xb0
 800f2e6:	009b      	lsls	r3, r3, #2
 800f2e8:	4413      	add	r3, r2
 800f2ea:	685b      	ldr	r3, [r3, #4]
 800f2ec:	68db      	ldr	r3, [r3, #12]
 800f2ee:	7afa      	ldrb	r2, [r7, #11]
 800f2f0:	4610      	mov	r0, r2
 800f2f2:	4798      	blx	r3
 800f2f4:	4603      	mov	r3, r0
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d00b      	beq.n	800f312 <SCSI_Write12+0xe2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800f2fa:	7af9      	ldrb	r1, [r7, #11]
 800f2fc:	2327      	movs	r3, #39	; 0x27
 800f2fe:	2202      	movs	r2, #2
 800f300:	68f8      	ldr	r0, [r7, #12]
 800f302:	f7ff fc94 	bl	800ec2e <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800f306:	697b      	ldr	r3, [r7, #20]
 800f308:	2205      	movs	r2, #5
 800f30a:	721a      	strb	r2, [r3, #8]
      return -1;
 800f30c:	f04f 33ff 	mov.w	r3, #4294967295
 800f310:	e06e      	b.n	800f3f0 <SCSI_Write12+0x1c0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	3302      	adds	r3, #2
 800f316:	781b      	ldrb	r3, [r3, #0]
 800f318:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	3303      	adds	r3, #3
 800f31e:	781b      	ldrb	r3, [r3, #0]
 800f320:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f322:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	3304      	adds	r3, #4
 800f328:	781b      	ldrb	r3, [r3, #0]
 800f32a:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800f32c:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800f32e:	687a      	ldr	r2, [r7, #4]
 800f330:	3205      	adds	r2, #5
 800f332:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800f334:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f336:	697b      	ldr	r3, [r7, #20]
 800f338:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	3306      	adds	r3, #6
 800f340:	781b      	ldrb	r3, [r3, #0]
 800f342:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	3307      	adds	r3, #7
 800f348:	781b      	ldrb	r3, [r3, #0]
 800f34a:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800f34c:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	3308      	adds	r3, #8
 800f352:	781b      	ldrb	r3, [r3, #0]
 800f354:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800f356:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800f358:	687a      	ldr	r2, [r7, #4]
 800f35a:	3209      	adds	r2, #9
 800f35c:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800f35e:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800f360:	697b      	ldr	r3, [r7, #20]
 800f362:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800f366:	697b      	ldr	r3, [r7, #20]
 800f368:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800f36c:	697b      	ldr	r3, [r7, #20]
 800f36e:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f372:	7af9      	ldrb	r1, [r7, #11]
 800f374:	68f8      	ldr	r0, [r7, #12]
 800f376:	f000 f87e 	bl	800f476 <SCSI_CheckAddressRange>
 800f37a:	4603      	mov	r3, r0
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	da02      	bge.n	800f386 <SCSI_Write12+0x156>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800f380:	f04f 33ff 	mov.w	r3, #4294967295
 800f384:	e034      	b.n	800f3f0 <SCSI_Write12+0x1c0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800f386:	697b      	ldr	r3, [r7, #20]
 800f388:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f38c:	697a      	ldr	r2, [r7, #20]
 800f38e:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800f392:	fb02 f303 	mul.w	r3, r2, r3
 800f396:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800f398:	697b      	ldr	r3, [r7, #20]
 800f39a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800f39e:	693a      	ldr	r2, [r7, #16]
 800f3a0:	429a      	cmp	r2, r3
 800f3a2:	d00a      	beq.n	800f3ba <SCSI_Write12+0x18a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f3a4:	697b      	ldr	r3, [r7, #20]
 800f3a6:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800f3aa:	2320      	movs	r3, #32
 800f3ac:	2205      	movs	r2, #5
 800f3ae:	68f8      	ldr	r0, [r7, #12]
 800f3b0:	f7ff fc3d 	bl	800ec2e <SCSI_SenseCode>
      return -1;
 800f3b4:	f04f 33ff 	mov.w	r3, #4294967295
 800f3b8:	e01a      	b.n	800f3f0 <SCSI_Write12+0x1c0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800f3ba:	693b      	ldr	r3, [r7, #16]
 800f3bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f3c0:	bf28      	it	cs
 800f3c2:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800f3c6:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800f3c8:	697b      	ldr	r3, [r7, #20]
 800f3ca:	2201      	movs	r2, #1
 800f3cc:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800f3ce:	4b0a      	ldr	r3, [pc, #40]	; (800f3f8 <SCSI_Write12+0x1c8>)
 800f3d0:	7819      	ldrb	r1, [r3, #0]
 800f3d2:	697b      	ldr	r3, [r7, #20]
 800f3d4:	f103 0210 	add.w	r2, r3, #16
 800f3d8:	693b      	ldr	r3, [r7, #16]
 800f3da:	68f8      	ldr	r0, [r7, #12]
 800f3dc:	f008 faf5 	bl	80179ca <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800f3e0:	2300      	movs	r3, #0
 800f3e2:	e005      	b.n	800f3f0 <SCSI_Write12+0x1c0>
    return SCSI_ProcessWrite(pdev, lun);
 800f3e4:	7afb      	ldrb	r3, [r7, #11]
 800f3e6:	4619      	mov	r1, r3
 800f3e8:	68f8      	ldr	r0, [r7, #12]
 800f3ea:	f000 f8f7 	bl	800f5dc <SCSI_ProcessWrite>
 800f3ee:	4603      	mov	r3, r0
}
 800f3f0:	4618      	mov	r0, r3
 800f3f2:	3718      	adds	r7, #24
 800f3f4:	46bd      	mov	sp, r7
 800f3f6:	bd80      	pop	{r7, pc}
 800f3f8:	20000077 	.word	0x20000077

0800f3fc <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f3fc:	b580      	push	{r7, lr}
 800f3fe:	b086      	sub	sp, #24
 800f400:	af00      	add	r7, sp, #0
 800f402:	60f8      	str	r0, [r7, #12]
 800f404:	460b      	mov	r3, r1
 800f406:	607a      	str	r2, [r7, #4]
 800f408:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	32b0      	adds	r2, #176	; 0xb0
 800f414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f418:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800f41a:	697b      	ldr	r3, [r7, #20]
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d102      	bne.n	800f426 <SCSI_Verify10+0x2a>
  {
    return -1;
 800f420:	f04f 33ff 	mov.w	r3, #4294967295
 800f424:	e023      	b.n	800f46e <SCSI_Verify10+0x72>
  }

  if ((params[1] & 0x02U) == 0x02U)
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	3301      	adds	r3, #1
 800f42a:	781b      	ldrb	r3, [r3, #0]
 800f42c:	f003 0302 	and.w	r3, r3, #2
 800f430:	2b00      	cmp	r3, #0
 800f432:	d008      	beq.n	800f446 <SCSI_Verify10+0x4a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800f434:	7af9      	ldrb	r1, [r7, #11]
 800f436:	2324      	movs	r3, #36	; 0x24
 800f438:	2205      	movs	r2, #5
 800f43a:	68f8      	ldr	r0, [r7, #12]
 800f43c:	f7ff fbf7 	bl	800ec2e <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800f440:	f04f 33ff 	mov.w	r3, #4294967295
 800f444:	e013      	b.n	800f46e <SCSI_Verify10+0x72>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr, hmsc->scsi_blk_len) < 0)
 800f446:	697b      	ldr	r3, [r7, #20]
 800f448:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800f44c:	697b      	ldr	r3, [r7, #20]
 800f44e:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f452:	7af9      	ldrb	r1, [r7, #11]
 800f454:	68f8      	ldr	r0, [r7, #12]
 800f456:	f000 f80e 	bl	800f476 <SCSI_CheckAddressRange>
 800f45a:	4603      	mov	r3, r0
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	da02      	bge.n	800f466 <SCSI_Verify10+0x6a>
  {
    return -1; /* error */
 800f460:	f04f 33ff 	mov.w	r3, #4294967295
 800f464:	e003      	b.n	800f46e <SCSI_Verify10+0x72>
  }

  hmsc->bot_data_length = 0U;
 800f466:	697b      	ldr	r3, [r7, #20]
 800f468:	2200      	movs	r2, #0
 800f46a:	60da      	str	r2, [r3, #12]

  return 0;
 800f46c:	2300      	movs	r3, #0
}
 800f46e:	4618      	mov	r0, r3
 800f470:	3718      	adds	r7, #24
 800f472:	46bd      	mov	sp, r7
 800f474:	bd80      	pop	{r7, pc}

0800f476 <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 800f476:	b580      	push	{r7, lr}
 800f478:	b086      	sub	sp, #24
 800f47a:	af00      	add	r7, sp, #0
 800f47c:	60f8      	str	r0, [r7, #12]
 800f47e:	607a      	str	r2, [r7, #4]
 800f480:	603b      	str	r3, [r7, #0]
 800f482:	460b      	mov	r3, r1
 800f484:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f48c:	68fb      	ldr	r3, [r7, #12]
 800f48e:	32b0      	adds	r2, #176	; 0xb0
 800f490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f494:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800f496:	697b      	ldr	r3, [r7, #20]
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d102      	bne.n	800f4a2 <SCSI_CheckAddressRange+0x2c>
  {
    return -1;
 800f49c:	f04f 33ff 	mov.w	r3, #4294967295
 800f4a0:	e011      	b.n	800f4c6 <SCSI_CheckAddressRange+0x50>
  }

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 800f4a2:	687a      	ldr	r2, [r7, #4]
 800f4a4:	683b      	ldr	r3, [r7, #0]
 800f4a6:	441a      	add	r2, r3
 800f4a8:	697b      	ldr	r3, [r7, #20]
 800f4aa:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800f4ae:	429a      	cmp	r2, r3
 800f4b0:	d908      	bls.n	800f4c4 <SCSI_CheckAddressRange+0x4e>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800f4b2:	7af9      	ldrb	r1, [r7, #11]
 800f4b4:	2321      	movs	r3, #33	; 0x21
 800f4b6:	2205      	movs	r2, #5
 800f4b8:	68f8      	ldr	r0, [r7, #12]
 800f4ba:	f7ff fbb8 	bl	800ec2e <SCSI_SenseCode>
    return -1;
 800f4be:	f04f 33ff 	mov.w	r3, #4294967295
 800f4c2:	e000      	b.n	800f4c6 <SCSI_CheckAddressRange+0x50>
  }

  return 0;
 800f4c4:	2300      	movs	r3, #0
}
 800f4c6:	4618      	mov	r0, r3
 800f4c8:	3718      	adds	r7, #24
 800f4ca:	46bd      	mov	sp, r7
 800f4cc:	bd80      	pop	{r7, pc}
	...

0800f4d0 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800f4d0:	b590      	push	{r4, r7, lr}
 800f4d2:	b085      	sub	sp, #20
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	6078      	str	r0, [r7, #4]
 800f4d8:	460b      	mov	r3, r1
 800f4da:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	32b0      	adds	r2, #176	; 0xb0
 800f4e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f4ea:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d102      	bne.n	800f4f8 <SCSI_ProcessRead+0x28>
  {
    return -1;
 800f4f2:	f04f 33ff 	mov.w	r3, #4294967295
 800f4f6:	e06a      	b.n	800f5ce <SCSI_ProcessRead+0xfe>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f4fe:	68fa      	ldr	r2, [r7, #12]
 800f500:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800f504:	fb02 f303 	mul.w	r3, r2, r3
 800f508:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800f50a:	68bb      	ldr	r3, [r7, #8]
 800f50c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f510:	bf28      	it	cs
 800f512:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800f516:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800f51e:	687a      	ldr	r2, [r7, #4]
 800f520:	33b0      	adds	r3, #176	; 0xb0
 800f522:	009b      	lsls	r3, r3, #2
 800f524:	4413      	add	r3, r2
 800f526:	685b      	ldr	r3, [r3, #4]
 800f528:	691c      	ldr	r4, [r3, #16]
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	f103 0110 	add.w	r1, r3, #16
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
                                                                    hmsc->scsi_blk_addr,
                                                                    (len / hmsc->scsi_blk_size)) < 0)
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800f53c:	4618      	mov	r0, r3
 800f53e:	68bb      	ldr	r3, [r7, #8]
 800f540:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800f544:	b29b      	uxth	r3, r3
 800f546:	78f8      	ldrb	r0, [r7, #3]
 800f548:	47a0      	blx	r4
 800f54a:	4603      	mov	r3, r0
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	da08      	bge.n	800f562 <SCSI_ProcessRead+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800f550:	78f9      	ldrb	r1, [r7, #3]
 800f552:	2311      	movs	r3, #17
 800f554:	2204      	movs	r2, #4
 800f556:	6878      	ldr	r0, [r7, #4]
 800f558:	f7ff fb69 	bl	800ec2e <SCSI_SenseCode>
    return -1;
 800f55c:	f04f 33ff 	mov.w	r3, #4294967295
 800f560:	e035      	b.n	800f5ce <SCSI_ProcessRead+0xfe>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 800f562:	4b1d      	ldr	r3, [pc, #116]	; (800f5d8 <SCSI_ProcessRead+0x108>)
 800f564:	7819      	ldrb	r1, [r3, #0]
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	f103 0210 	add.w	r2, r3, #16
 800f56c:	68bb      	ldr	r3, [r7, #8]
 800f56e:	6878      	ldr	r0, [r7, #4]
 800f570:	f008 fa0a 	bl	8017988 <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800f580:	4619      	mov	r1, r3
 800f582:	68bb      	ldr	r3, [r7, #8]
 800f584:	fbb3 f3f1 	udiv	r3, r3, r1
 800f588:	441a      	add	r2, r3
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800f590:	68fb      	ldr	r3, [r7, #12]
 800f592:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800f59c:	4619      	mov	r1, r3
 800f59e:	68bb      	ldr	r3, [r7, #8]
 800f5a0:	fbb3 f3f1 	udiv	r3, r3, r1
 800f5a4:	1ad2      	subs	r2, r2, r3
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 800f5b2:	68bb      	ldr	r3, [r7, #8]
 800f5b4:	1ad2      	subs	r2, r2, r3
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

  if (hmsc->scsi_blk_len == 0U)
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d102      	bne.n	800f5cc <SCSI_ProcessRead+0xfc>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	2203      	movs	r2, #3
 800f5ca:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 800f5cc:	2300      	movs	r3, #0
}
 800f5ce:	4618      	mov	r0, r3
 800f5d0:	3714      	adds	r7, #20
 800f5d2:	46bd      	mov	sp, r7
 800f5d4:	bd90      	pop	{r4, r7, pc}
 800f5d6:	bf00      	nop
 800f5d8:	20000076 	.word	0x20000076

0800f5dc <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800f5dc:	b590      	push	{r4, r7, lr}
 800f5de:	b085      	sub	sp, #20
 800f5e0:	af00      	add	r7, sp, #0
 800f5e2:	6078      	str	r0, [r7, #4]
 800f5e4:	460b      	mov	r3, r1
 800f5e6:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	32b0      	adds	r2, #176	; 0xb0
 800f5f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f5f6:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	d102      	bne.n	800f604 <SCSI_ProcessWrite+0x28>
  {
    return -1;
 800f5fe:	f04f 33ff 	mov.w	r3, #4294967295
 800f602:	e07a      	b.n	800f6fa <SCSI_ProcessWrite+0x11e>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800f604:	68fb      	ldr	r3, [r7, #12]
 800f606:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f60a:	68fa      	ldr	r2, [r7, #12]
 800f60c:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800f610:	fb02 f303 	mul.w	r3, r2, r3
 800f614:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800f616:	68bb      	ldr	r3, [r7, #8]
 800f618:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f61c:	bf28      	it	cs
 800f61e:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800f622:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800f62a:	687a      	ldr	r2, [r7, #4]
 800f62c:	33b0      	adds	r3, #176	; 0xb0
 800f62e:	009b      	lsls	r3, r3, #2
 800f630:	4413      	add	r3, r2
 800f632:	685b      	ldr	r3, [r3, #4]
 800f634:	695c      	ldr	r4, [r3, #20]
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	f103 0110 	add.w	r1, r3, #16
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
                                                                     hmsc->scsi_blk_addr,
                                                                     (len / hmsc->scsi_blk_size)) < 0)
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800f648:	4618      	mov	r0, r3
 800f64a:	68bb      	ldr	r3, [r7, #8]
 800f64c:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 800f650:	b29b      	uxth	r3, r3
 800f652:	78f8      	ldrb	r0, [r7, #3]
 800f654:	47a0      	blx	r4
 800f656:	4603      	mov	r3, r0
 800f658:	2b00      	cmp	r3, #0
 800f65a:	da08      	bge.n	800f66e <SCSI_ProcessWrite+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800f65c:	78f9      	ldrb	r1, [r7, #3]
 800f65e:	2303      	movs	r3, #3
 800f660:	2204      	movs	r2, #4
 800f662:	6878      	ldr	r0, [r7, #4]
 800f664:	f7ff fae3 	bl	800ec2e <SCSI_SenseCode>
    return -1;
 800f668:	f04f 33ff 	mov.w	r3, #4294967295
 800f66c:	e045      	b.n	800f6fa <SCSI_ProcessWrite+0x11e>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800f67a:	4619      	mov	r1, r3
 800f67c:	68bb      	ldr	r3, [r7, #8]
 800f67e:	fbb3 f3f1 	udiv	r3, r3, r1
 800f682:	441a      	add	r2, r3
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800f696:	4619      	mov	r1, r3
 800f698:	68bb      	ldr	r3, [r7, #8]
 800f69a:	fbb3 f3f1 	udiv	r3, r3, r1
 800f69e:	1ad2      	subs	r2, r2, r3
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 800f6ac:	68bb      	ldr	r3, [r7, #8]
 800f6ae:	1ad2      	subs	r2, r2, r3
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

  if (hmsc->scsi_blk_len == 0U)
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d104      	bne.n	800f6ca <SCSI_ProcessWrite+0xee>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800f6c0:	2100      	movs	r1, #0
 800f6c2:	6878      	ldr	r0, [r7, #4]
 800f6c4:	f7fe fd14 	bl	800e0f0 <MSC_BOT_SendCSW>
 800f6c8:	e016      	b.n	800f6f8 <SCSI_ProcessWrite+0x11c>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f6d0:	68fa      	ldr	r2, [r7, #12]
 800f6d2:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800f6d6:	fb02 f303 	mul.w	r3, r2, r3
 800f6da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f6de:	bf28      	it	cs
 800f6e0:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800f6e4:	60bb      	str	r3, [r7, #8]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800f6e6:	4b07      	ldr	r3, [pc, #28]	; (800f704 <SCSI_ProcessWrite+0x128>)
 800f6e8:	7819      	ldrb	r1, [r3, #0]
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	f103 0210 	add.w	r2, r3, #16
 800f6f0:	68bb      	ldr	r3, [r7, #8]
 800f6f2:	6878      	ldr	r0, [r7, #4]
 800f6f4:	f008 f969 	bl	80179ca <USBD_LL_PrepareReceive>
  }

  return 0;
 800f6f8:	2300      	movs	r3, #0
}
 800f6fa:	4618      	mov	r0, r3
 800f6fc:	3714      	adds	r7, #20
 800f6fe:	46bd      	mov	sp, r7
 800f700:	bd90      	pop	{r4, r7, pc}
 800f702:	bf00      	nop
 800f704:	20000077 	.word	0x20000077

0800f708 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 800f708:	b480      	push	{r7}
 800f70a:	b087      	sub	sp, #28
 800f70c:	af00      	add	r7, sp, #0
 800f70e:	60f8      	str	r0, [r7, #12]
 800f710:	60b9      	str	r1, [r7, #8]
 800f712:	4613      	mov	r3, r2
 800f714:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 800f716:	88fb      	ldrh	r3, [r7, #6]
 800f718:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d102      	bne.n	800f726 <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 800f720:	f04f 33ff 	mov.w	r3, #4294967295
 800f724:	e013      	b.n	800f74e <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 800f726:	8afa      	ldrh	r2, [r7, #22]
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 800f72c:	e00b      	b.n	800f746 <SCSI_UpdateBotData+0x3e>
  {
    len--;
 800f72e:	8afb      	ldrh	r3, [r7, #22]
 800f730:	3b01      	subs	r3, #1
 800f732:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 800f734:	8afb      	ldrh	r3, [r7, #22]
 800f736:	68ba      	ldr	r2, [r7, #8]
 800f738:	441a      	add	r2, r3
 800f73a:	8afb      	ldrh	r3, [r7, #22]
 800f73c:	7811      	ldrb	r1, [r2, #0]
 800f73e:	68fa      	ldr	r2, [r7, #12]
 800f740:	4413      	add	r3, r2
 800f742:	460a      	mov	r2, r1
 800f744:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 800f746:	8afb      	ldrh	r3, [r7, #22]
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d1f0      	bne.n	800f72e <SCSI_UpdateBotData+0x26>
  }

  return 0;
 800f74c:	2300      	movs	r3, #0
}
 800f74e:	4618      	mov	r0, r3
 800f750:	371c      	adds	r7, #28
 800f752:	46bd      	mov	sp, r7
 800f754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f758:	4770      	bx	lr

0800f75a <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800f75a:	b580      	push	{r7, lr}
 800f75c:	b086      	sub	sp, #24
 800f75e:	af00      	add	r7, sp, #0
 800f760:	60f8      	str	r0, [r7, #12]
 800f762:	60b9      	str	r1, [r7, #8]
 800f764:	4613      	mov	r3, r2
 800f766:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d101      	bne.n	800f772 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800f76e:	2303      	movs	r3, #3
 800f770:	e01f      	b.n	800f7b2 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	2200      	movs	r2, #0
 800f776:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	2200      	movs	r2, #0
 800f77e:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	2200      	movs	r2, #0
 800f786:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800f78a:	68bb      	ldr	r3, [r7, #8]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d003      	beq.n	800f798 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	68ba      	ldr	r2, [r7, #8]
 800f794:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	2201      	movs	r2, #1
 800f79c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800f7a0:	68fb      	ldr	r3, [r7, #12]
 800f7a2:	79fa      	ldrb	r2, [r7, #7]
 800f7a4:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800f7a6:	68f8      	ldr	r0, [r7, #12]
 800f7a8:	f007 ff9a 	bl	80176e0 <USBD_LL_Init>
 800f7ac:	4603      	mov	r3, r0
 800f7ae:	75fb      	strb	r3, [r7, #23]

  return ret;
 800f7b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f7b2:	4618      	mov	r0, r3
 800f7b4:	3718      	adds	r7, #24
 800f7b6:	46bd      	mov	sp, r7
 800f7b8:	bd80      	pop	{r7, pc}

0800f7ba <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800f7ba:	b580      	push	{r7, lr}
 800f7bc:	b084      	sub	sp, #16
 800f7be:	af00      	add	r7, sp, #0
 800f7c0:	6078      	str	r0, [r7, #4]
 800f7c2:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f7c4:	2300      	movs	r3, #0
 800f7c6:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800f7c8:	683b      	ldr	r3, [r7, #0]
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d101      	bne.n	800f7d2 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800f7ce:	2303      	movs	r3, #3
 800f7d0:	e025      	b.n	800f81e <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	683a      	ldr	r2, [r7, #0]
 800f7d6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	32ae      	adds	r2, #174	; 0xae
 800f7e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d00f      	beq.n	800f80e <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	32ae      	adds	r2, #174	; 0xae
 800f7f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7fe:	f107 020e 	add.w	r2, r7, #14
 800f802:	4610      	mov	r0, r2
 800f804:	4798      	blx	r3
 800f806:	4602      	mov	r2, r0
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800f814:	1c5a      	adds	r2, r3, #1
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800f81c:	2300      	movs	r3, #0
}
 800f81e:	4618      	mov	r0, r3
 800f820:	3710      	adds	r7, #16
 800f822:	46bd      	mov	sp, r7
 800f824:	bd80      	pop	{r7, pc}

0800f826 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800f826:	b580      	push	{r7, lr}
 800f828:	b082      	sub	sp, #8
 800f82a:	af00      	add	r7, sp, #0
 800f82c:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800f82e:	6878      	ldr	r0, [r7, #4]
 800f830:	f007 ffa2 	bl	8017778 <USBD_LL_Start>
 800f834:	4603      	mov	r3, r0
}
 800f836:	4618      	mov	r0, r3
 800f838:	3708      	adds	r7, #8
 800f83a:	46bd      	mov	sp, r7
 800f83c:	bd80      	pop	{r7, pc}

0800f83e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800f83e:	b480      	push	{r7}
 800f840:	b083      	sub	sp, #12
 800f842:	af00      	add	r7, sp, #0
 800f844:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f846:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800f848:	4618      	mov	r0, r3
 800f84a:	370c      	adds	r7, #12
 800f84c:	46bd      	mov	sp, r7
 800f84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f852:	4770      	bx	lr

0800f854 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f854:	b580      	push	{r7, lr}
 800f856:	b084      	sub	sp, #16
 800f858:	af00      	add	r7, sp, #0
 800f85a:	6078      	str	r0, [r7, #4]
 800f85c:	460b      	mov	r3, r1
 800f85e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800f860:	2300      	movs	r3, #0
 800f862:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	d009      	beq.n	800f882 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	78fa      	ldrb	r2, [r7, #3]
 800f878:	4611      	mov	r1, r2
 800f87a:	6878      	ldr	r0, [r7, #4]
 800f87c:	4798      	blx	r3
 800f87e:	4603      	mov	r3, r0
 800f880:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800f882:	7bfb      	ldrb	r3, [r7, #15]
}
 800f884:	4618      	mov	r0, r3
 800f886:	3710      	adds	r7, #16
 800f888:	46bd      	mov	sp, r7
 800f88a:	bd80      	pop	{r7, pc}

0800f88c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f88c:	b580      	push	{r7, lr}
 800f88e:	b084      	sub	sp, #16
 800f890:	af00      	add	r7, sp, #0
 800f892:	6078      	str	r0, [r7, #4]
 800f894:	460b      	mov	r3, r1
 800f896:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800f898:	2300      	movs	r3, #0
 800f89a:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f8a2:	685b      	ldr	r3, [r3, #4]
 800f8a4:	78fa      	ldrb	r2, [r7, #3]
 800f8a6:	4611      	mov	r1, r2
 800f8a8:	6878      	ldr	r0, [r7, #4]
 800f8aa:	4798      	blx	r3
 800f8ac:	4603      	mov	r3, r0
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d001      	beq.n	800f8b6 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800f8b2:	2303      	movs	r3, #3
 800f8b4:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800f8b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8b8:	4618      	mov	r0, r3
 800f8ba:	3710      	adds	r7, #16
 800f8bc:	46bd      	mov	sp, r7
 800f8be:	bd80      	pop	{r7, pc}

0800f8c0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800f8c0:	b580      	push	{r7, lr}
 800f8c2:	b084      	sub	sp, #16
 800f8c4:	af00      	add	r7, sp, #0
 800f8c6:	6078      	str	r0, [r7, #4]
 800f8c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f8d0:	6839      	ldr	r1, [r7, #0]
 800f8d2:	4618      	mov	r0, r3
 800f8d4:	f001 f933 	bl	8010b3e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	2201      	movs	r2, #1
 800f8dc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800f8e6:	461a      	mov	r2, r3
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800f8f4:	f003 031f 	and.w	r3, r3, #31
 800f8f8:	2b02      	cmp	r3, #2
 800f8fa:	d01a      	beq.n	800f932 <USBD_LL_SetupStage+0x72>
 800f8fc:	2b02      	cmp	r3, #2
 800f8fe:	d822      	bhi.n	800f946 <USBD_LL_SetupStage+0x86>
 800f900:	2b00      	cmp	r3, #0
 800f902:	d002      	beq.n	800f90a <USBD_LL_SetupStage+0x4a>
 800f904:	2b01      	cmp	r3, #1
 800f906:	d00a      	beq.n	800f91e <USBD_LL_SetupStage+0x5e>
 800f908:	e01d      	b.n	800f946 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f910:	4619      	mov	r1, r3
 800f912:	6878      	ldr	r0, [r7, #4]
 800f914:	f000 fb60 	bl	800ffd8 <USBD_StdDevReq>
 800f918:	4603      	mov	r3, r0
 800f91a:	73fb      	strb	r3, [r7, #15]
      break;
 800f91c:	e020      	b.n	800f960 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f924:	4619      	mov	r1, r3
 800f926:	6878      	ldr	r0, [r7, #4]
 800f928:	f000 fbc8 	bl	80100bc <USBD_StdItfReq>
 800f92c:	4603      	mov	r3, r0
 800f92e:	73fb      	strb	r3, [r7, #15]
      break;
 800f930:	e016      	b.n	800f960 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f938:	4619      	mov	r1, r3
 800f93a:	6878      	ldr	r0, [r7, #4]
 800f93c:	f000 fc2a 	bl	8010194 <USBD_StdEPReq>
 800f940:	4603      	mov	r3, r0
 800f942:	73fb      	strb	r3, [r7, #15]
      break;
 800f944:	e00c      	b.n	800f960 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800f94c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f950:	b2db      	uxtb	r3, r3
 800f952:	4619      	mov	r1, r3
 800f954:	6878      	ldr	r0, [r7, #4]
 800f956:	f007 ff8e 	bl	8017876 <USBD_LL_StallEP>
 800f95a:	4603      	mov	r3, r0
 800f95c:	73fb      	strb	r3, [r7, #15]
      break;
 800f95e:	bf00      	nop
  }

  return ret;
 800f960:	7bfb      	ldrb	r3, [r7, #15]
}
 800f962:	4618      	mov	r0, r3
 800f964:	3710      	adds	r7, #16
 800f966:	46bd      	mov	sp, r7
 800f968:	bd80      	pop	{r7, pc}

0800f96a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800f96a:	b580      	push	{r7, lr}
 800f96c:	b086      	sub	sp, #24
 800f96e:	af00      	add	r7, sp, #0
 800f970:	60f8      	str	r0, [r7, #12]
 800f972:	460b      	mov	r3, r1
 800f974:	607a      	str	r2, [r7, #4]
 800f976:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800f978:	2300      	movs	r3, #0
 800f97a:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800f97c:	7afb      	ldrb	r3, [r7, #11]
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d16e      	bne.n	800fa60 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800f988:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800f990:	2b03      	cmp	r3, #3
 800f992:	f040 8098 	bne.w	800fac6 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800f996:	693b      	ldr	r3, [r7, #16]
 800f998:	689a      	ldr	r2, [r3, #8]
 800f99a:	693b      	ldr	r3, [r7, #16]
 800f99c:	68db      	ldr	r3, [r3, #12]
 800f99e:	429a      	cmp	r2, r3
 800f9a0:	d913      	bls.n	800f9ca <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800f9a2:	693b      	ldr	r3, [r7, #16]
 800f9a4:	689a      	ldr	r2, [r3, #8]
 800f9a6:	693b      	ldr	r3, [r7, #16]
 800f9a8:	68db      	ldr	r3, [r3, #12]
 800f9aa:	1ad2      	subs	r2, r2, r3
 800f9ac:	693b      	ldr	r3, [r7, #16]
 800f9ae:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800f9b0:	693b      	ldr	r3, [r7, #16]
 800f9b2:	68da      	ldr	r2, [r3, #12]
 800f9b4:	693b      	ldr	r3, [r7, #16]
 800f9b6:	689b      	ldr	r3, [r3, #8]
 800f9b8:	4293      	cmp	r3, r2
 800f9ba:	bf28      	it	cs
 800f9bc:	4613      	movcs	r3, r2
 800f9be:	461a      	mov	r2, r3
 800f9c0:	6879      	ldr	r1, [r7, #4]
 800f9c2:	68f8      	ldr	r0, [r7, #12]
 800f9c4:	f001 f992 	bl	8010cec <USBD_CtlContinueRx>
 800f9c8:	e07d      	b.n	800fac6 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800f9d0:	f003 031f 	and.w	r3, r3, #31
 800f9d4:	2b02      	cmp	r3, #2
 800f9d6:	d014      	beq.n	800fa02 <USBD_LL_DataOutStage+0x98>
 800f9d8:	2b02      	cmp	r3, #2
 800f9da:	d81d      	bhi.n	800fa18 <USBD_LL_DataOutStage+0xae>
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d002      	beq.n	800f9e6 <USBD_LL_DataOutStage+0x7c>
 800f9e0:	2b01      	cmp	r3, #1
 800f9e2:	d003      	beq.n	800f9ec <USBD_LL_DataOutStage+0x82>
 800f9e4:	e018      	b.n	800fa18 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800f9e6:	2300      	movs	r3, #0
 800f9e8:	75bb      	strb	r3, [r7, #22]
            break;
 800f9ea:	e018      	b.n	800fa1e <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800f9f2:	b2db      	uxtb	r3, r3
 800f9f4:	4619      	mov	r1, r3
 800f9f6:	68f8      	ldr	r0, [r7, #12]
 800f9f8:	f000 fa5e 	bl	800feb8 <USBD_CoreFindIF>
 800f9fc:	4603      	mov	r3, r0
 800f9fe:	75bb      	strb	r3, [r7, #22]
            break;
 800fa00:	e00d      	b.n	800fa1e <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800fa02:	68fb      	ldr	r3, [r7, #12]
 800fa04:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800fa08:	b2db      	uxtb	r3, r3
 800fa0a:	4619      	mov	r1, r3
 800fa0c:	68f8      	ldr	r0, [r7, #12]
 800fa0e:	f000 fa60 	bl	800fed2 <USBD_CoreFindEP>
 800fa12:	4603      	mov	r3, r0
 800fa14:	75bb      	strb	r3, [r7, #22]
            break;
 800fa16:	e002      	b.n	800fa1e <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800fa18:	2300      	movs	r3, #0
 800fa1a:	75bb      	strb	r3, [r7, #22]
            break;
 800fa1c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800fa1e:	7dbb      	ldrb	r3, [r7, #22]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d119      	bne.n	800fa58 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fa2a:	b2db      	uxtb	r3, r3
 800fa2c:	2b03      	cmp	r3, #3
 800fa2e:	d113      	bne.n	800fa58 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800fa30:	7dba      	ldrb	r2, [r7, #22]
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	32ae      	adds	r2, #174	; 0xae
 800fa36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa3a:	691b      	ldr	r3, [r3, #16]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d00b      	beq.n	800fa58 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800fa40:	7dba      	ldrb	r2, [r7, #22]
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800fa48:	7dba      	ldrb	r2, [r7, #22]
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	32ae      	adds	r2, #174	; 0xae
 800fa4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa52:	691b      	ldr	r3, [r3, #16]
 800fa54:	68f8      	ldr	r0, [r7, #12]
 800fa56:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800fa58:	68f8      	ldr	r0, [r7, #12]
 800fa5a:	f001 f958 	bl	8010d0e <USBD_CtlSendStatus>
 800fa5e:	e032      	b.n	800fac6 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800fa60:	7afb      	ldrb	r3, [r7, #11]
 800fa62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fa66:	b2db      	uxtb	r3, r3
 800fa68:	4619      	mov	r1, r3
 800fa6a:	68f8      	ldr	r0, [r7, #12]
 800fa6c:	f000 fa31 	bl	800fed2 <USBD_CoreFindEP>
 800fa70:	4603      	mov	r3, r0
 800fa72:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800fa74:	7dbb      	ldrb	r3, [r7, #22]
 800fa76:	2bff      	cmp	r3, #255	; 0xff
 800fa78:	d025      	beq.n	800fac6 <USBD_LL_DataOutStage+0x15c>
 800fa7a:	7dbb      	ldrb	r3, [r7, #22]
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	d122      	bne.n	800fac6 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fa86:	b2db      	uxtb	r3, r3
 800fa88:	2b03      	cmp	r3, #3
 800fa8a:	d117      	bne.n	800fabc <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800fa8c:	7dba      	ldrb	r2, [r7, #22]
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	32ae      	adds	r2, #174	; 0xae
 800fa92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa96:	699b      	ldr	r3, [r3, #24]
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d00f      	beq.n	800fabc <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800fa9c:	7dba      	ldrb	r2, [r7, #22]
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800faa4:	7dba      	ldrb	r2, [r7, #22]
 800faa6:	68fb      	ldr	r3, [r7, #12]
 800faa8:	32ae      	adds	r2, #174	; 0xae
 800faaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800faae:	699b      	ldr	r3, [r3, #24]
 800fab0:	7afa      	ldrb	r2, [r7, #11]
 800fab2:	4611      	mov	r1, r2
 800fab4:	68f8      	ldr	r0, [r7, #12]
 800fab6:	4798      	blx	r3
 800fab8:	4603      	mov	r3, r0
 800faba:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800fabc:	7dfb      	ldrb	r3, [r7, #23]
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d001      	beq.n	800fac6 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800fac2:	7dfb      	ldrb	r3, [r7, #23]
 800fac4:	e000      	b.n	800fac8 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800fac6:	2300      	movs	r3, #0
}
 800fac8:	4618      	mov	r0, r3
 800faca:	3718      	adds	r7, #24
 800facc:	46bd      	mov	sp, r7
 800face:	bd80      	pop	{r7, pc}

0800fad0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800fad0:	b580      	push	{r7, lr}
 800fad2:	b086      	sub	sp, #24
 800fad4:	af00      	add	r7, sp, #0
 800fad6:	60f8      	str	r0, [r7, #12]
 800fad8:	460b      	mov	r3, r1
 800fada:	607a      	str	r2, [r7, #4]
 800fadc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800fade:	7afb      	ldrb	r3, [r7, #11]
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d16f      	bne.n	800fbc4 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	3314      	adds	r3, #20
 800fae8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800faf0:	2b02      	cmp	r3, #2
 800faf2:	d15a      	bne.n	800fbaa <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800faf4:	693b      	ldr	r3, [r7, #16]
 800faf6:	689a      	ldr	r2, [r3, #8]
 800faf8:	693b      	ldr	r3, [r7, #16]
 800fafa:	68db      	ldr	r3, [r3, #12]
 800fafc:	429a      	cmp	r2, r3
 800fafe:	d914      	bls.n	800fb2a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800fb00:	693b      	ldr	r3, [r7, #16]
 800fb02:	689a      	ldr	r2, [r3, #8]
 800fb04:	693b      	ldr	r3, [r7, #16]
 800fb06:	68db      	ldr	r3, [r3, #12]
 800fb08:	1ad2      	subs	r2, r2, r3
 800fb0a:	693b      	ldr	r3, [r7, #16]
 800fb0c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800fb0e:	693b      	ldr	r3, [r7, #16]
 800fb10:	689b      	ldr	r3, [r3, #8]
 800fb12:	461a      	mov	r2, r3
 800fb14:	6879      	ldr	r1, [r7, #4]
 800fb16:	68f8      	ldr	r0, [r7, #12]
 800fb18:	f001 f8d7 	bl	8010cca <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fb1c:	2300      	movs	r3, #0
 800fb1e:	2200      	movs	r2, #0
 800fb20:	2100      	movs	r1, #0
 800fb22:	68f8      	ldr	r0, [r7, #12]
 800fb24:	f007 ff51 	bl	80179ca <USBD_LL_PrepareReceive>
 800fb28:	e03f      	b.n	800fbaa <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800fb2a:	693b      	ldr	r3, [r7, #16]
 800fb2c:	68da      	ldr	r2, [r3, #12]
 800fb2e:	693b      	ldr	r3, [r7, #16]
 800fb30:	689b      	ldr	r3, [r3, #8]
 800fb32:	429a      	cmp	r2, r3
 800fb34:	d11c      	bne.n	800fb70 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800fb36:	693b      	ldr	r3, [r7, #16]
 800fb38:	685a      	ldr	r2, [r3, #4]
 800fb3a:	693b      	ldr	r3, [r7, #16]
 800fb3c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800fb3e:	429a      	cmp	r2, r3
 800fb40:	d316      	bcc.n	800fb70 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800fb42:	693b      	ldr	r3, [r7, #16]
 800fb44:	685a      	ldr	r2, [r3, #4]
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800fb4c:	429a      	cmp	r2, r3
 800fb4e:	d20f      	bcs.n	800fb70 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800fb50:	2200      	movs	r2, #0
 800fb52:	2100      	movs	r1, #0
 800fb54:	68f8      	ldr	r0, [r7, #12]
 800fb56:	f001 f8b8 	bl	8010cca <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	2200      	movs	r2, #0
 800fb5e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fb62:	2300      	movs	r3, #0
 800fb64:	2200      	movs	r2, #0
 800fb66:	2100      	movs	r1, #0
 800fb68:	68f8      	ldr	r0, [r7, #12]
 800fb6a:	f007 ff2e 	bl	80179ca <USBD_LL_PrepareReceive>
 800fb6e:	e01c      	b.n	800fbaa <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fb70:	68fb      	ldr	r3, [r7, #12]
 800fb72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fb76:	b2db      	uxtb	r3, r3
 800fb78:	2b03      	cmp	r3, #3
 800fb7a:	d10f      	bne.n	800fb9c <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fb82:	68db      	ldr	r3, [r3, #12]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d009      	beq.n	800fb9c <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	2200      	movs	r2, #0
 800fb8c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fb96:	68db      	ldr	r3, [r3, #12]
 800fb98:	68f8      	ldr	r0, [r7, #12]
 800fb9a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800fb9c:	2180      	movs	r1, #128	; 0x80
 800fb9e:	68f8      	ldr	r0, [r7, #12]
 800fba0:	f007 fe69 	bl	8017876 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800fba4:	68f8      	ldr	r0, [r7, #12]
 800fba6:	f001 f8c5 	bl	8010d34 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d03a      	beq.n	800fc2a <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800fbb4:	68f8      	ldr	r0, [r7, #12]
 800fbb6:	f7ff fe42 	bl	800f83e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	2200      	movs	r2, #0
 800fbbe:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800fbc2:	e032      	b.n	800fc2a <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800fbc4:	7afb      	ldrb	r3, [r7, #11]
 800fbc6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fbca:	b2db      	uxtb	r3, r3
 800fbcc:	4619      	mov	r1, r3
 800fbce:	68f8      	ldr	r0, [r7, #12]
 800fbd0:	f000 f97f 	bl	800fed2 <USBD_CoreFindEP>
 800fbd4:	4603      	mov	r3, r0
 800fbd6:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800fbd8:	7dfb      	ldrb	r3, [r7, #23]
 800fbda:	2bff      	cmp	r3, #255	; 0xff
 800fbdc:	d025      	beq.n	800fc2a <USBD_LL_DataInStage+0x15a>
 800fbde:	7dfb      	ldrb	r3, [r7, #23]
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d122      	bne.n	800fc2a <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fbea:	b2db      	uxtb	r3, r3
 800fbec:	2b03      	cmp	r3, #3
 800fbee:	d11c      	bne.n	800fc2a <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800fbf0:	7dfa      	ldrb	r2, [r7, #23]
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	32ae      	adds	r2, #174	; 0xae
 800fbf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fbfa:	695b      	ldr	r3, [r3, #20]
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d014      	beq.n	800fc2a <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800fc00:	7dfa      	ldrb	r2, [r7, #23]
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800fc08:	7dfa      	ldrb	r2, [r7, #23]
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	32ae      	adds	r2, #174	; 0xae
 800fc0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fc12:	695b      	ldr	r3, [r3, #20]
 800fc14:	7afa      	ldrb	r2, [r7, #11]
 800fc16:	4611      	mov	r1, r2
 800fc18:	68f8      	ldr	r0, [r7, #12]
 800fc1a:	4798      	blx	r3
 800fc1c:	4603      	mov	r3, r0
 800fc1e:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800fc20:	7dbb      	ldrb	r3, [r7, #22]
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d001      	beq.n	800fc2a <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800fc26:	7dbb      	ldrb	r3, [r7, #22]
 800fc28:	e000      	b.n	800fc2c <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800fc2a:	2300      	movs	r3, #0
}
 800fc2c:	4618      	mov	r0, r3
 800fc2e:	3718      	adds	r7, #24
 800fc30:	46bd      	mov	sp, r7
 800fc32:	bd80      	pop	{r7, pc}

0800fc34 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800fc34:	b580      	push	{r7, lr}
 800fc36:	b084      	sub	sp, #16
 800fc38:	af00      	add	r7, sp, #0
 800fc3a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800fc3c:	2300      	movs	r3, #0
 800fc3e:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	2201      	movs	r2, #1
 800fc44:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	2200      	movs	r2, #0
 800fc4c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	2200      	movs	r2, #0
 800fc54:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	2200      	movs	r2, #0
 800fc5a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	2200      	movs	r2, #0
 800fc62:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d014      	beq.n	800fc9a <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc76:	685b      	ldr	r3, [r3, #4]
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d00e      	beq.n	800fc9a <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc82:	685b      	ldr	r3, [r3, #4]
 800fc84:	687a      	ldr	r2, [r7, #4]
 800fc86:	6852      	ldr	r2, [r2, #4]
 800fc88:	b2d2      	uxtb	r2, r2
 800fc8a:	4611      	mov	r1, r2
 800fc8c:	6878      	ldr	r0, [r7, #4]
 800fc8e:	4798      	blx	r3
 800fc90:	4603      	mov	r3, r0
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d001      	beq.n	800fc9a <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800fc96:	2303      	movs	r3, #3
 800fc98:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800fc9a:	2340      	movs	r3, #64	; 0x40
 800fc9c:	2200      	movs	r2, #0
 800fc9e:	2100      	movs	r1, #0
 800fca0:	6878      	ldr	r0, [r7, #4]
 800fca2:	f007 fd84 	bl	80177ae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	2201      	movs	r2, #1
 800fcaa:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	2240      	movs	r2, #64	; 0x40
 800fcb2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800fcb6:	2340      	movs	r3, #64	; 0x40
 800fcb8:	2200      	movs	r2, #0
 800fcba:	2180      	movs	r1, #128	; 0x80
 800fcbc:	6878      	ldr	r0, [r7, #4]
 800fcbe:	f007 fd76 	bl	80177ae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	2201      	movs	r2, #1
 800fcc6:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	2240      	movs	r2, #64	; 0x40
 800fccc:	621a      	str	r2, [r3, #32]

  return ret;
 800fcce:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcd0:	4618      	mov	r0, r3
 800fcd2:	3710      	adds	r7, #16
 800fcd4:	46bd      	mov	sp, r7
 800fcd6:	bd80      	pop	{r7, pc}

0800fcd8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800fcd8:	b480      	push	{r7}
 800fcda:	b083      	sub	sp, #12
 800fcdc:	af00      	add	r7, sp, #0
 800fcde:	6078      	str	r0, [r7, #4]
 800fce0:	460b      	mov	r3, r1
 800fce2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	78fa      	ldrb	r2, [r7, #3]
 800fce8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800fcea:	2300      	movs	r3, #0
}
 800fcec:	4618      	mov	r0, r3
 800fcee:	370c      	adds	r7, #12
 800fcf0:	46bd      	mov	sp, r7
 800fcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcf6:	4770      	bx	lr

0800fcf8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800fcf8:	b480      	push	{r7}
 800fcfa:	b083      	sub	sp, #12
 800fcfc:	af00      	add	r7, sp, #0
 800fcfe:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fd06:	b2da      	uxtb	r2, r3
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	2204      	movs	r2, #4
 800fd12:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800fd16:	2300      	movs	r3, #0
}
 800fd18:	4618      	mov	r0, r3
 800fd1a:	370c      	adds	r7, #12
 800fd1c:	46bd      	mov	sp, r7
 800fd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd22:	4770      	bx	lr

0800fd24 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800fd24:	b480      	push	{r7}
 800fd26:	b083      	sub	sp, #12
 800fd28:	af00      	add	r7, sp, #0
 800fd2a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fd32:	b2db      	uxtb	r3, r3
 800fd34:	2b04      	cmp	r3, #4
 800fd36:	d106      	bne.n	800fd46 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800fd3e:	b2da      	uxtb	r2, r3
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800fd46:	2300      	movs	r3, #0
}
 800fd48:	4618      	mov	r0, r3
 800fd4a:	370c      	adds	r7, #12
 800fd4c:	46bd      	mov	sp, r7
 800fd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd52:	4770      	bx	lr

0800fd54 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800fd54:	b580      	push	{r7, lr}
 800fd56:	b082      	sub	sp, #8
 800fd58:	af00      	add	r7, sp, #0
 800fd5a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fd62:	b2db      	uxtb	r3, r3
 800fd64:	2b03      	cmp	r3, #3
 800fd66:	d110      	bne.n	800fd8a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d00b      	beq.n	800fd8a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fd78:	69db      	ldr	r3, [r3, #28]
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d005      	beq.n	800fd8a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fd84:	69db      	ldr	r3, [r3, #28]
 800fd86:	6878      	ldr	r0, [r7, #4]
 800fd88:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800fd8a:	2300      	movs	r3, #0
}
 800fd8c:	4618      	mov	r0, r3
 800fd8e:	3708      	adds	r7, #8
 800fd90:	46bd      	mov	sp, r7
 800fd92:	bd80      	pop	{r7, pc}

0800fd94 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800fd94:	b580      	push	{r7, lr}
 800fd96:	b082      	sub	sp, #8
 800fd98:	af00      	add	r7, sp, #0
 800fd9a:	6078      	str	r0, [r7, #4]
 800fd9c:	460b      	mov	r3, r1
 800fd9e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	32ae      	adds	r2, #174	; 0xae
 800fdaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d101      	bne.n	800fdb6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800fdb2:	2303      	movs	r3, #3
 800fdb4:	e01c      	b.n	800fdf0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fdbc:	b2db      	uxtb	r3, r3
 800fdbe:	2b03      	cmp	r3, #3
 800fdc0:	d115      	bne.n	800fdee <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	32ae      	adds	r2, #174	; 0xae
 800fdcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fdd0:	6a1b      	ldr	r3, [r3, #32]
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d00b      	beq.n	800fdee <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	32ae      	adds	r2, #174	; 0xae
 800fde0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fde4:	6a1b      	ldr	r3, [r3, #32]
 800fde6:	78fa      	ldrb	r2, [r7, #3]
 800fde8:	4611      	mov	r1, r2
 800fdea:	6878      	ldr	r0, [r7, #4]
 800fdec:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800fdee:	2300      	movs	r3, #0
}
 800fdf0:	4618      	mov	r0, r3
 800fdf2:	3708      	adds	r7, #8
 800fdf4:	46bd      	mov	sp, r7
 800fdf6:	bd80      	pop	{r7, pc}

0800fdf8 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800fdf8:	b580      	push	{r7, lr}
 800fdfa:	b082      	sub	sp, #8
 800fdfc:	af00      	add	r7, sp, #0
 800fdfe:	6078      	str	r0, [r7, #4]
 800fe00:	460b      	mov	r3, r1
 800fe02:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	32ae      	adds	r2, #174	; 0xae
 800fe0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d101      	bne.n	800fe1a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800fe16:	2303      	movs	r3, #3
 800fe18:	e01c      	b.n	800fe54 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fe20:	b2db      	uxtb	r3, r3
 800fe22:	2b03      	cmp	r3, #3
 800fe24:	d115      	bne.n	800fe52 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	32ae      	adds	r2, #174	; 0xae
 800fe30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d00b      	beq.n	800fe52 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	32ae      	adds	r2, #174	; 0xae
 800fe44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe4a:	78fa      	ldrb	r2, [r7, #3]
 800fe4c:	4611      	mov	r1, r2
 800fe4e:	6878      	ldr	r0, [r7, #4]
 800fe50:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800fe52:	2300      	movs	r3, #0
}
 800fe54:	4618      	mov	r0, r3
 800fe56:	3708      	adds	r7, #8
 800fe58:	46bd      	mov	sp, r7
 800fe5a:	bd80      	pop	{r7, pc}

0800fe5c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800fe5c:	b480      	push	{r7}
 800fe5e:	b083      	sub	sp, #12
 800fe60:	af00      	add	r7, sp, #0
 800fe62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800fe64:	2300      	movs	r3, #0
}
 800fe66:	4618      	mov	r0, r3
 800fe68:	370c      	adds	r7, #12
 800fe6a:	46bd      	mov	sp, r7
 800fe6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe70:	4770      	bx	lr

0800fe72 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800fe72:	b580      	push	{r7, lr}
 800fe74:	b084      	sub	sp, #16
 800fe76:	af00      	add	r7, sp, #0
 800fe78:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800fe7a:	2300      	movs	r3, #0
 800fe7c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	2201      	movs	r2, #1
 800fe82:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d00e      	beq.n	800feae <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fe96:	685b      	ldr	r3, [r3, #4]
 800fe98:	687a      	ldr	r2, [r7, #4]
 800fe9a:	6852      	ldr	r2, [r2, #4]
 800fe9c:	b2d2      	uxtb	r2, r2
 800fe9e:	4611      	mov	r1, r2
 800fea0:	6878      	ldr	r0, [r7, #4]
 800fea2:	4798      	blx	r3
 800fea4:	4603      	mov	r3, r0
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d001      	beq.n	800feae <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800feaa:	2303      	movs	r3, #3
 800feac:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800feae:	7bfb      	ldrb	r3, [r7, #15]
}
 800feb0:	4618      	mov	r0, r3
 800feb2:	3710      	adds	r7, #16
 800feb4:	46bd      	mov	sp, r7
 800feb6:	bd80      	pop	{r7, pc}

0800feb8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800feb8:	b480      	push	{r7}
 800feba:	b083      	sub	sp, #12
 800febc:	af00      	add	r7, sp, #0
 800febe:	6078      	str	r0, [r7, #4]
 800fec0:	460b      	mov	r3, r1
 800fec2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800fec4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800fec6:	4618      	mov	r0, r3
 800fec8:	370c      	adds	r7, #12
 800feca:	46bd      	mov	sp, r7
 800fecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fed0:	4770      	bx	lr

0800fed2 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800fed2:	b480      	push	{r7}
 800fed4:	b083      	sub	sp, #12
 800fed6:	af00      	add	r7, sp, #0
 800fed8:	6078      	str	r0, [r7, #4]
 800feda:	460b      	mov	r3, r1
 800fedc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800fede:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800fee0:	4618      	mov	r0, r3
 800fee2:	370c      	adds	r7, #12
 800fee4:	46bd      	mov	sp, r7
 800fee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feea:	4770      	bx	lr

0800feec <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800feec:	b580      	push	{r7, lr}
 800feee:	b086      	sub	sp, #24
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	6078      	str	r0, [r7, #4]
 800fef4:	460b      	mov	r3, r1
 800fef6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800ff00:	2300      	movs	r3, #0
 800ff02:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	885b      	ldrh	r3, [r3, #2]
 800ff08:	b29a      	uxth	r2, r3
 800ff0a:	68fb      	ldr	r3, [r7, #12]
 800ff0c:	781b      	ldrb	r3, [r3, #0]
 800ff0e:	b29b      	uxth	r3, r3
 800ff10:	429a      	cmp	r2, r3
 800ff12:	d920      	bls.n	800ff56 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800ff14:	68fb      	ldr	r3, [r7, #12]
 800ff16:	781b      	ldrb	r3, [r3, #0]
 800ff18:	b29b      	uxth	r3, r3
 800ff1a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800ff1c:	e013      	b.n	800ff46 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800ff1e:	f107 030a 	add.w	r3, r7, #10
 800ff22:	4619      	mov	r1, r3
 800ff24:	6978      	ldr	r0, [r7, #20]
 800ff26:	f000 f81b 	bl	800ff60 <USBD_GetNextDesc>
 800ff2a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ff2c:	697b      	ldr	r3, [r7, #20]
 800ff2e:	785b      	ldrb	r3, [r3, #1]
 800ff30:	2b05      	cmp	r3, #5
 800ff32:	d108      	bne.n	800ff46 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800ff34:	697b      	ldr	r3, [r7, #20]
 800ff36:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800ff38:	693b      	ldr	r3, [r7, #16]
 800ff3a:	789b      	ldrb	r3, [r3, #2]
 800ff3c:	78fa      	ldrb	r2, [r7, #3]
 800ff3e:	429a      	cmp	r2, r3
 800ff40:	d008      	beq.n	800ff54 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800ff42:	2300      	movs	r3, #0
 800ff44:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	885b      	ldrh	r3, [r3, #2]
 800ff4a:	b29a      	uxth	r2, r3
 800ff4c:	897b      	ldrh	r3, [r7, #10]
 800ff4e:	429a      	cmp	r2, r3
 800ff50:	d8e5      	bhi.n	800ff1e <USBD_GetEpDesc+0x32>
 800ff52:	e000      	b.n	800ff56 <USBD_GetEpDesc+0x6a>
          break;
 800ff54:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800ff56:	693b      	ldr	r3, [r7, #16]
}
 800ff58:	4618      	mov	r0, r3
 800ff5a:	3718      	adds	r7, #24
 800ff5c:	46bd      	mov	sp, r7
 800ff5e:	bd80      	pop	{r7, pc}

0800ff60 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800ff60:	b480      	push	{r7}
 800ff62:	b085      	sub	sp, #20
 800ff64:	af00      	add	r7, sp, #0
 800ff66:	6078      	str	r0, [r7, #4]
 800ff68:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800ff6e:	683b      	ldr	r3, [r7, #0]
 800ff70:	881a      	ldrh	r2, [r3, #0]
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	781b      	ldrb	r3, [r3, #0]
 800ff76:	b29b      	uxth	r3, r3
 800ff78:	4413      	add	r3, r2
 800ff7a:	b29a      	uxth	r2, r3
 800ff7c:	683b      	ldr	r3, [r7, #0]
 800ff7e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800ff80:	68fb      	ldr	r3, [r7, #12]
 800ff82:	781b      	ldrb	r3, [r3, #0]
 800ff84:	461a      	mov	r2, r3
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	4413      	add	r3, r2
 800ff8a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ff8c:	68fb      	ldr	r3, [r7, #12]
}
 800ff8e:	4618      	mov	r0, r3
 800ff90:	3714      	adds	r7, #20
 800ff92:	46bd      	mov	sp, r7
 800ff94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff98:	4770      	bx	lr

0800ff9a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ff9a:	b480      	push	{r7}
 800ff9c:	b087      	sub	sp, #28
 800ff9e:	af00      	add	r7, sp, #0
 800ffa0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ffa6:	697b      	ldr	r3, [r7, #20]
 800ffa8:	781b      	ldrb	r3, [r3, #0]
 800ffaa:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ffac:	697b      	ldr	r3, [r7, #20]
 800ffae:	3301      	adds	r3, #1
 800ffb0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ffb2:	697b      	ldr	r3, [r7, #20]
 800ffb4:	781b      	ldrb	r3, [r3, #0]
 800ffb6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ffb8:	8a3b      	ldrh	r3, [r7, #16]
 800ffba:	021b      	lsls	r3, r3, #8
 800ffbc:	b21a      	sxth	r2, r3
 800ffbe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ffc2:	4313      	orrs	r3, r2
 800ffc4:	b21b      	sxth	r3, r3
 800ffc6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ffc8:	89fb      	ldrh	r3, [r7, #14]
}
 800ffca:	4618      	mov	r0, r3
 800ffcc:	371c      	adds	r7, #28
 800ffce:	46bd      	mov	sp, r7
 800ffd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffd4:	4770      	bx	lr
	...

0800ffd8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ffd8:	b580      	push	{r7, lr}
 800ffda:	b084      	sub	sp, #16
 800ffdc:	af00      	add	r7, sp, #0
 800ffde:	6078      	str	r0, [r7, #4]
 800ffe0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ffe2:	2300      	movs	r3, #0
 800ffe4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ffe6:	683b      	ldr	r3, [r7, #0]
 800ffe8:	781b      	ldrb	r3, [r3, #0]
 800ffea:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ffee:	2b40      	cmp	r3, #64	; 0x40
 800fff0:	d005      	beq.n	800fffe <USBD_StdDevReq+0x26>
 800fff2:	2b40      	cmp	r3, #64	; 0x40
 800fff4:	d857      	bhi.n	80100a6 <USBD_StdDevReq+0xce>
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d00f      	beq.n	801001a <USBD_StdDevReq+0x42>
 800fffa:	2b20      	cmp	r3, #32
 800fffc:	d153      	bne.n	80100a6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	32ae      	adds	r2, #174	; 0xae
 8010008:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801000c:	689b      	ldr	r3, [r3, #8]
 801000e:	6839      	ldr	r1, [r7, #0]
 8010010:	6878      	ldr	r0, [r7, #4]
 8010012:	4798      	blx	r3
 8010014:	4603      	mov	r3, r0
 8010016:	73fb      	strb	r3, [r7, #15]
      break;
 8010018:	e04a      	b.n	80100b0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801001a:	683b      	ldr	r3, [r7, #0]
 801001c:	785b      	ldrb	r3, [r3, #1]
 801001e:	2b09      	cmp	r3, #9
 8010020:	d83b      	bhi.n	801009a <USBD_StdDevReq+0xc2>
 8010022:	a201      	add	r2, pc, #4	; (adr r2, 8010028 <USBD_StdDevReq+0x50>)
 8010024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010028:	0801007d 	.word	0x0801007d
 801002c:	08010091 	.word	0x08010091
 8010030:	0801009b 	.word	0x0801009b
 8010034:	08010087 	.word	0x08010087
 8010038:	0801009b 	.word	0x0801009b
 801003c:	0801005b 	.word	0x0801005b
 8010040:	08010051 	.word	0x08010051
 8010044:	0801009b 	.word	0x0801009b
 8010048:	08010073 	.word	0x08010073
 801004c:	08010065 	.word	0x08010065
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010050:	6839      	ldr	r1, [r7, #0]
 8010052:	6878      	ldr	r0, [r7, #4]
 8010054:	f000 fa3c 	bl	80104d0 <USBD_GetDescriptor>
          break;
 8010058:	e024      	b.n	80100a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801005a:	6839      	ldr	r1, [r7, #0]
 801005c:	6878      	ldr	r0, [r7, #4]
 801005e:	f000 fbcb 	bl	80107f8 <USBD_SetAddress>
          break;
 8010062:	e01f      	b.n	80100a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8010064:	6839      	ldr	r1, [r7, #0]
 8010066:	6878      	ldr	r0, [r7, #4]
 8010068:	f000 fc0a 	bl	8010880 <USBD_SetConfig>
 801006c:	4603      	mov	r3, r0
 801006e:	73fb      	strb	r3, [r7, #15]
          break;
 8010070:	e018      	b.n	80100a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8010072:	6839      	ldr	r1, [r7, #0]
 8010074:	6878      	ldr	r0, [r7, #4]
 8010076:	f000 fcad 	bl	80109d4 <USBD_GetConfig>
          break;
 801007a:	e013      	b.n	80100a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801007c:	6839      	ldr	r1, [r7, #0]
 801007e:	6878      	ldr	r0, [r7, #4]
 8010080:	f000 fcde 	bl	8010a40 <USBD_GetStatus>
          break;
 8010084:	e00e      	b.n	80100a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8010086:	6839      	ldr	r1, [r7, #0]
 8010088:	6878      	ldr	r0, [r7, #4]
 801008a:	f000 fd0d 	bl	8010aa8 <USBD_SetFeature>
          break;
 801008e:	e009      	b.n	80100a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010090:	6839      	ldr	r1, [r7, #0]
 8010092:	6878      	ldr	r0, [r7, #4]
 8010094:	f000 fd31 	bl	8010afa <USBD_ClrFeature>
          break;
 8010098:	e004      	b.n	80100a4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801009a:	6839      	ldr	r1, [r7, #0]
 801009c:	6878      	ldr	r0, [r7, #4]
 801009e:	f000 fd88 	bl	8010bb2 <USBD_CtlError>
          break;
 80100a2:	bf00      	nop
      }
      break;
 80100a4:	e004      	b.n	80100b0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80100a6:	6839      	ldr	r1, [r7, #0]
 80100a8:	6878      	ldr	r0, [r7, #4]
 80100aa:	f000 fd82 	bl	8010bb2 <USBD_CtlError>
      break;
 80100ae:	bf00      	nop
  }

  return ret;
 80100b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80100b2:	4618      	mov	r0, r3
 80100b4:	3710      	adds	r7, #16
 80100b6:	46bd      	mov	sp, r7
 80100b8:	bd80      	pop	{r7, pc}
 80100ba:	bf00      	nop

080100bc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80100bc:	b580      	push	{r7, lr}
 80100be:	b084      	sub	sp, #16
 80100c0:	af00      	add	r7, sp, #0
 80100c2:	6078      	str	r0, [r7, #4]
 80100c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80100c6:	2300      	movs	r3, #0
 80100c8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80100ca:	683b      	ldr	r3, [r7, #0]
 80100cc:	781b      	ldrb	r3, [r3, #0]
 80100ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80100d2:	2b40      	cmp	r3, #64	; 0x40
 80100d4:	d005      	beq.n	80100e2 <USBD_StdItfReq+0x26>
 80100d6:	2b40      	cmp	r3, #64	; 0x40
 80100d8:	d852      	bhi.n	8010180 <USBD_StdItfReq+0xc4>
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d001      	beq.n	80100e2 <USBD_StdItfReq+0x26>
 80100de:	2b20      	cmp	r3, #32
 80100e0:	d14e      	bne.n	8010180 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80100e8:	b2db      	uxtb	r3, r3
 80100ea:	3b01      	subs	r3, #1
 80100ec:	2b02      	cmp	r3, #2
 80100ee:	d840      	bhi.n	8010172 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80100f0:	683b      	ldr	r3, [r7, #0]
 80100f2:	889b      	ldrh	r3, [r3, #4]
 80100f4:	b2db      	uxtb	r3, r3
 80100f6:	2b01      	cmp	r3, #1
 80100f8:	d836      	bhi.n	8010168 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80100fa:	683b      	ldr	r3, [r7, #0]
 80100fc:	889b      	ldrh	r3, [r3, #4]
 80100fe:	b2db      	uxtb	r3, r3
 8010100:	4619      	mov	r1, r3
 8010102:	6878      	ldr	r0, [r7, #4]
 8010104:	f7ff fed8 	bl	800feb8 <USBD_CoreFindIF>
 8010108:	4603      	mov	r3, r0
 801010a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801010c:	7bbb      	ldrb	r3, [r7, #14]
 801010e:	2bff      	cmp	r3, #255	; 0xff
 8010110:	d01d      	beq.n	801014e <USBD_StdItfReq+0x92>
 8010112:	7bbb      	ldrb	r3, [r7, #14]
 8010114:	2b00      	cmp	r3, #0
 8010116:	d11a      	bne.n	801014e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8010118:	7bba      	ldrb	r2, [r7, #14]
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	32ae      	adds	r2, #174	; 0xae
 801011e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010122:	689b      	ldr	r3, [r3, #8]
 8010124:	2b00      	cmp	r3, #0
 8010126:	d00f      	beq.n	8010148 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8010128:	7bba      	ldrb	r2, [r7, #14]
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010130:	7bba      	ldrb	r2, [r7, #14]
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	32ae      	adds	r2, #174	; 0xae
 8010136:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801013a:	689b      	ldr	r3, [r3, #8]
 801013c:	6839      	ldr	r1, [r7, #0]
 801013e:	6878      	ldr	r0, [r7, #4]
 8010140:	4798      	blx	r3
 8010142:	4603      	mov	r3, r0
 8010144:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010146:	e004      	b.n	8010152 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8010148:	2303      	movs	r3, #3
 801014a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801014c:	e001      	b.n	8010152 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801014e:	2303      	movs	r3, #3
 8010150:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010152:	683b      	ldr	r3, [r7, #0]
 8010154:	88db      	ldrh	r3, [r3, #6]
 8010156:	2b00      	cmp	r3, #0
 8010158:	d110      	bne.n	801017c <USBD_StdItfReq+0xc0>
 801015a:	7bfb      	ldrb	r3, [r7, #15]
 801015c:	2b00      	cmp	r3, #0
 801015e:	d10d      	bne.n	801017c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8010160:	6878      	ldr	r0, [r7, #4]
 8010162:	f000 fdd4 	bl	8010d0e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8010166:	e009      	b.n	801017c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8010168:	6839      	ldr	r1, [r7, #0]
 801016a:	6878      	ldr	r0, [r7, #4]
 801016c:	f000 fd21 	bl	8010bb2 <USBD_CtlError>
          break;
 8010170:	e004      	b.n	801017c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8010172:	6839      	ldr	r1, [r7, #0]
 8010174:	6878      	ldr	r0, [r7, #4]
 8010176:	f000 fd1c 	bl	8010bb2 <USBD_CtlError>
          break;
 801017a:	e000      	b.n	801017e <USBD_StdItfReq+0xc2>
          break;
 801017c:	bf00      	nop
      }
      break;
 801017e:	e004      	b.n	801018a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8010180:	6839      	ldr	r1, [r7, #0]
 8010182:	6878      	ldr	r0, [r7, #4]
 8010184:	f000 fd15 	bl	8010bb2 <USBD_CtlError>
      break;
 8010188:	bf00      	nop
  }

  return ret;
 801018a:	7bfb      	ldrb	r3, [r7, #15]
}
 801018c:	4618      	mov	r0, r3
 801018e:	3710      	adds	r7, #16
 8010190:	46bd      	mov	sp, r7
 8010192:	bd80      	pop	{r7, pc}

08010194 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010194:	b580      	push	{r7, lr}
 8010196:	b084      	sub	sp, #16
 8010198:	af00      	add	r7, sp, #0
 801019a:	6078      	str	r0, [r7, #4]
 801019c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801019e:	2300      	movs	r3, #0
 80101a0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80101a2:	683b      	ldr	r3, [r7, #0]
 80101a4:	889b      	ldrh	r3, [r3, #4]
 80101a6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80101a8:	683b      	ldr	r3, [r7, #0]
 80101aa:	781b      	ldrb	r3, [r3, #0]
 80101ac:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80101b0:	2b40      	cmp	r3, #64	; 0x40
 80101b2:	d007      	beq.n	80101c4 <USBD_StdEPReq+0x30>
 80101b4:	2b40      	cmp	r3, #64	; 0x40
 80101b6:	f200 817f 	bhi.w	80104b8 <USBD_StdEPReq+0x324>
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	d02a      	beq.n	8010214 <USBD_StdEPReq+0x80>
 80101be:	2b20      	cmp	r3, #32
 80101c0:	f040 817a 	bne.w	80104b8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80101c4:	7bbb      	ldrb	r3, [r7, #14]
 80101c6:	4619      	mov	r1, r3
 80101c8:	6878      	ldr	r0, [r7, #4]
 80101ca:	f7ff fe82 	bl	800fed2 <USBD_CoreFindEP>
 80101ce:	4603      	mov	r3, r0
 80101d0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80101d2:	7b7b      	ldrb	r3, [r7, #13]
 80101d4:	2bff      	cmp	r3, #255	; 0xff
 80101d6:	f000 8174 	beq.w	80104c2 <USBD_StdEPReq+0x32e>
 80101da:	7b7b      	ldrb	r3, [r7, #13]
 80101dc:	2b00      	cmp	r3, #0
 80101de:	f040 8170 	bne.w	80104c2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80101e2:	7b7a      	ldrb	r2, [r7, #13]
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80101ea:	7b7a      	ldrb	r2, [r7, #13]
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	32ae      	adds	r2, #174	; 0xae
 80101f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80101f4:	689b      	ldr	r3, [r3, #8]
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	f000 8163 	beq.w	80104c2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80101fc:	7b7a      	ldrb	r2, [r7, #13]
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	32ae      	adds	r2, #174	; 0xae
 8010202:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010206:	689b      	ldr	r3, [r3, #8]
 8010208:	6839      	ldr	r1, [r7, #0]
 801020a:	6878      	ldr	r0, [r7, #4]
 801020c:	4798      	blx	r3
 801020e:	4603      	mov	r3, r0
 8010210:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8010212:	e156      	b.n	80104c2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010214:	683b      	ldr	r3, [r7, #0]
 8010216:	785b      	ldrb	r3, [r3, #1]
 8010218:	2b03      	cmp	r3, #3
 801021a:	d008      	beq.n	801022e <USBD_StdEPReq+0x9a>
 801021c:	2b03      	cmp	r3, #3
 801021e:	f300 8145 	bgt.w	80104ac <USBD_StdEPReq+0x318>
 8010222:	2b00      	cmp	r3, #0
 8010224:	f000 809b 	beq.w	801035e <USBD_StdEPReq+0x1ca>
 8010228:	2b01      	cmp	r3, #1
 801022a:	d03c      	beq.n	80102a6 <USBD_StdEPReq+0x112>
 801022c:	e13e      	b.n	80104ac <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010234:	b2db      	uxtb	r3, r3
 8010236:	2b02      	cmp	r3, #2
 8010238:	d002      	beq.n	8010240 <USBD_StdEPReq+0xac>
 801023a:	2b03      	cmp	r3, #3
 801023c:	d016      	beq.n	801026c <USBD_StdEPReq+0xd8>
 801023e:	e02c      	b.n	801029a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010240:	7bbb      	ldrb	r3, [r7, #14]
 8010242:	2b00      	cmp	r3, #0
 8010244:	d00d      	beq.n	8010262 <USBD_StdEPReq+0xce>
 8010246:	7bbb      	ldrb	r3, [r7, #14]
 8010248:	2b80      	cmp	r3, #128	; 0x80
 801024a:	d00a      	beq.n	8010262 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801024c:	7bbb      	ldrb	r3, [r7, #14]
 801024e:	4619      	mov	r1, r3
 8010250:	6878      	ldr	r0, [r7, #4]
 8010252:	f007 fb10 	bl	8017876 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010256:	2180      	movs	r1, #128	; 0x80
 8010258:	6878      	ldr	r0, [r7, #4]
 801025a:	f007 fb0c 	bl	8017876 <USBD_LL_StallEP>
 801025e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010260:	e020      	b.n	80102a4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8010262:	6839      	ldr	r1, [r7, #0]
 8010264:	6878      	ldr	r0, [r7, #4]
 8010266:	f000 fca4 	bl	8010bb2 <USBD_CtlError>
              break;
 801026a:	e01b      	b.n	80102a4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801026c:	683b      	ldr	r3, [r7, #0]
 801026e:	885b      	ldrh	r3, [r3, #2]
 8010270:	2b00      	cmp	r3, #0
 8010272:	d10e      	bne.n	8010292 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010274:	7bbb      	ldrb	r3, [r7, #14]
 8010276:	2b00      	cmp	r3, #0
 8010278:	d00b      	beq.n	8010292 <USBD_StdEPReq+0xfe>
 801027a:	7bbb      	ldrb	r3, [r7, #14]
 801027c:	2b80      	cmp	r3, #128	; 0x80
 801027e:	d008      	beq.n	8010292 <USBD_StdEPReq+0xfe>
 8010280:	683b      	ldr	r3, [r7, #0]
 8010282:	88db      	ldrh	r3, [r3, #6]
 8010284:	2b00      	cmp	r3, #0
 8010286:	d104      	bne.n	8010292 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8010288:	7bbb      	ldrb	r3, [r7, #14]
 801028a:	4619      	mov	r1, r3
 801028c:	6878      	ldr	r0, [r7, #4]
 801028e:	f007 faf2 	bl	8017876 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8010292:	6878      	ldr	r0, [r7, #4]
 8010294:	f000 fd3b 	bl	8010d0e <USBD_CtlSendStatus>

              break;
 8010298:	e004      	b.n	80102a4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801029a:	6839      	ldr	r1, [r7, #0]
 801029c:	6878      	ldr	r0, [r7, #4]
 801029e:	f000 fc88 	bl	8010bb2 <USBD_CtlError>
              break;
 80102a2:	bf00      	nop
          }
          break;
 80102a4:	e107      	b.n	80104b6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80102ac:	b2db      	uxtb	r3, r3
 80102ae:	2b02      	cmp	r3, #2
 80102b0:	d002      	beq.n	80102b8 <USBD_StdEPReq+0x124>
 80102b2:	2b03      	cmp	r3, #3
 80102b4:	d016      	beq.n	80102e4 <USBD_StdEPReq+0x150>
 80102b6:	e04b      	b.n	8010350 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80102b8:	7bbb      	ldrb	r3, [r7, #14]
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d00d      	beq.n	80102da <USBD_StdEPReq+0x146>
 80102be:	7bbb      	ldrb	r3, [r7, #14]
 80102c0:	2b80      	cmp	r3, #128	; 0x80
 80102c2:	d00a      	beq.n	80102da <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80102c4:	7bbb      	ldrb	r3, [r7, #14]
 80102c6:	4619      	mov	r1, r3
 80102c8:	6878      	ldr	r0, [r7, #4]
 80102ca:	f007 fad4 	bl	8017876 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80102ce:	2180      	movs	r1, #128	; 0x80
 80102d0:	6878      	ldr	r0, [r7, #4]
 80102d2:	f007 fad0 	bl	8017876 <USBD_LL_StallEP>
 80102d6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80102d8:	e040      	b.n	801035c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80102da:	6839      	ldr	r1, [r7, #0]
 80102dc:	6878      	ldr	r0, [r7, #4]
 80102de:	f000 fc68 	bl	8010bb2 <USBD_CtlError>
              break;
 80102e2:	e03b      	b.n	801035c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80102e4:	683b      	ldr	r3, [r7, #0]
 80102e6:	885b      	ldrh	r3, [r3, #2]
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d136      	bne.n	801035a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80102ec:	7bbb      	ldrb	r3, [r7, #14]
 80102ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d004      	beq.n	8010300 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80102f6:	7bbb      	ldrb	r3, [r7, #14]
 80102f8:	4619      	mov	r1, r3
 80102fa:	6878      	ldr	r0, [r7, #4]
 80102fc:	f007 fada 	bl	80178b4 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8010300:	6878      	ldr	r0, [r7, #4]
 8010302:	f000 fd04 	bl	8010d0e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8010306:	7bbb      	ldrb	r3, [r7, #14]
 8010308:	4619      	mov	r1, r3
 801030a:	6878      	ldr	r0, [r7, #4]
 801030c:	f7ff fde1 	bl	800fed2 <USBD_CoreFindEP>
 8010310:	4603      	mov	r3, r0
 8010312:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010314:	7b7b      	ldrb	r3, [r7, #13]
 8010316:	2bff      	cmp	r3, #255	; 0xff
 8010318:	d01f      	beq.n	801035a <USBD_StdEPReq+0x1c6>
 801031a:	7b7b      	ldrb	r3, [r7, #13]
 801031c:	2b00      	cmp	r3, #0
 801031e:	d11c      	bne.n	801035a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8010320:	7b7a      	ldrb	r2, [r7, #13]
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8010328:	7b7a      	ldrb	r2, [r7, #13]
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	32ae      	adds	r2, #174	; 0xae
 801032e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010332:	689b      	ldr	r3, [r3, #8]
 8010334:	2b00      	cmp	r3, #0
 8010336:	d010      	beq.n	801035a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010338:	7b7a      	ldrb	r2, [r7, #13]
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	32ae      	adds	r2, #174	; 0xae
 801033e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010342:	689b      	ldr	r3, [r3, #8]
 8010344:	6839      	ldr	r1, [r7, #0]
 8010346:	6878      	ldr	r0, [r7, #4]
 8010348:	4798      	blx	r3
 801034a:	4603      	mov	r3, r0
 801034c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801034e:	e004      	b.n	801035a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8010350:	6839      	ldr	r1, [r7, #0]
 8010352:	6878      	ldr	r0, [r7, #4]
 8010354:	f000 fc2d 	bl	8010bb2 <USBD_CtlError>
              break;
 8010358:	e000      	b.n	801035c <USBD_StdEPReq+0x1c8>
              break;
 801035a:	bf00      	nop
          }
          break;
 801035c:	e0ab      	b.n	80104b6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010364:	b2db      	uxtb	r3, r3
 8010366:	2b02      	cmp	r3, #2
 8010368:	d002      	beq.n	8010370 <USBD_StdEPReq+0x1dc>
 801036a:	2b03      	cmp	r3, #3
 801036c:	d032      	beq.n	80103d4 <USBD_StdEPReq+0x240>
 801036e:	e097      	b.n	80104a0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010370:	7bbb      	ldrb	r3, [r7, #14]
 8010372:	2b00      	cmp	r3, #0
 8010374:	d007      	beq.n	8010386 <USBD_StdEPReq+0x1f2>
 8010376:	7bbb      	ldrb	r3, [r7, #14]
 8010378:	2b80      	cmp	r3, #128	; 0x80
 801037a:	d004      	beq.n	8010386 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 801037c:	6839      	ldr	r1, [r7, #0]
 801037e:	6878      	ldr	r0, [r7, #4]
 8010380:	f000 fc17 	bl	8010bb2 <USBD_CtlError>
                break;
 8010384:	e091      	b.n	80104aa <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010386:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801038a:	2b00      	cmp	r3, #0
 801038c:	da0b      	bge.n	80103a6 <USBD_StdEPReq+0x212>
 801038e:	7bbb      	ldrb	r3, [r7, #14]
 8010390:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010394:	4613      	mov	r3, r2
 8010396:	009b      	lsls	r3, r3, #2
 8010398:	4413      	add	r3, r2
 801039a:	009b      	lsls	r3, r3, #2
 801039c:	3310      	adds	r3, #16
 801039e:	687a      	ldr	r2, [r7, #4]
 80103a0:	4413      	add	r3, r2
 80103a2:	3304      	adds	r3, #4
 80103a4:	e00b      	b.n	80103be <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80103a6:	7bbb      	ldrb	r3, [r7, #14]
 80103a8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80103ac:	4613      	mov	r3, r2
 80103ae:	009b      	lsls	r3, r3, #2
 80103b0:	4413      	add	r3, r2
 80103b2:	009b      	lsls	r3, r3, #2
 80103b4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80103b8:	687a      	ldr	r2, [r7, #4]
 80103ba:	4413      	add	r3, r2
 80103bc:	3304      	adds	r3, #4
 80103be:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80103c0:	68bb      	ldr	r3, [r7, #8]
 80103c2:	2200      	movs	r2, #0
 80103c4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80103c6:	68bb      	ldr	r3, [r7, #8]
 80103c8:	2202      	movs	r2, #2
 80103ca:	4619      	mov	r1, r3
 80103cc:	6878      	ldr	r0, [r7, #4]
 80103ce:	f000 fc61 	bl	8010c94 <USBD_CtlSendData>
              break;
 80103d2:	e06a      	b.n	80104aa <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80103d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80103d8:	2b00      	cmp	r3, #0
 80103da:	da11      	bge.n	8010400 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80103dc:	7bbb      	ldrb	r3, [r7, #14]
 80103de:	f003 020f 	and.w	r2, r3, #15
 80103e2:	6879      	ldr	r1, [r7, #4]
 80103e4:	4613      	mov	r3, r2
 80103e6:	009b      	lsls	r3, r3, #2
 80103e8:	4413      	add	r3, r2
 80103ea:	009b      	lsls	r3, r3, #2
 80103ec:	440b      	add	r3, r1
 80103ee:	3324      	adds	r3, #36	; 0x24
 80103f0:	881b      	ldrh	r3, [r3, #0]
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	d117      	bne.n	8010426 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80103f6:	6839      	ldr	r1, [r7, #0]
 80103f8:	6878      	ldr	r0, [r7, #4]
 80103fa:	f000 fbda 	bl	8010bb2 <USBD_CtlError>
                  break;
 80103fe:	e054      	b.n	80104aa <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010400:	7bbb      	ldrb	r3, [r7, #14]
 8010402:	f003 020f 	and.w	r2, r3, #15
 8010406:	6879      	ldr	r1, [r7, #4]
 8010408:	4613      	mov	r3, r2
 801040a:	009b      	lsls	r3, r3, #2
 801040c:	4413      	add	r3, r2
 801040e:	009b      	lsls	r3, r3, #2
 8010410:	440b      	add	r3, r1
 8010412:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8010416:	881b      	ldrh	r3, [r3, #0]
 8010418:	2b00      	cmp	r3, #0
 801041a:	d104      	bne.n	8010426 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801041c:	6839      	ldr	r1, [r7, #0]
 801041e:	6878      	ldr	r0, [r7, #4]
 8010420:	f000 fbc7 	bl	8010bb2 <USBD_CtlError>
                  break;
 8010424:	e041      	b.n	80104aa <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010426:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801042a:	2b00      	cmp	r3, #0
 801042c:	da0b      	bge.n	8010446 <USBD_StdEPReq+0x2b2>
 801042e:	7bbb      	ldrb	r3, [r7, #14]
 8010430:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010434:	4613      	mov	r3, r2
 8010436:	009b      	lsls	r3, r3, #2
 8010438:	4413      	add	r3, r2
 801043a:	009b      	lsls	r3, r3, #2
 801043c:	3310      	adds	r3, #16
 801043e:	687a      	ldr	r2, [r7, #4]
 8010440:	4413      	add	r3, r2
 8010442:	3304      	adds	r3, #4
 8010444:	e00b      	b.n	801045e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010446:	7bbb      	ldrb	r3, [r7, #14]
 8010448:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801044c:	4613      	mov	r3, r2
 801044e:	009b      	lsls	r3, r3, #2
 8010450:	4413      	add	r3, r2
 8010452:	009b      	lsls	r3, r3, #2
 8010454:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8010458:	687a      	ldr	r2, [r7, #4]
 801045a:	4413      	add	r3, r2
 801045c:	3304      	adds	r3, #4
 801045e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010460:	7bbb      	ldrb	r3, [r7, #14]
 8010462:	2b00      	cmp	r3, #0
 8010464:	d002      	beq.n	801046c <USBD_StdEPReq+0x2d8>
 8010466:	7bbb      	ldrb	r3, [r7, #14]
 8010468:	2b80      	cmp	r3, #128	; 0x80
 801046a:	d103      	bne.n	8010474 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 801046c:	68bb      	ldr	r3, [r7, #8]
 801046e:	2200      	movs	r2, #0
 8010470:	601a      	str	r2, [r3, #0]
 8010472:	e00e      	b.n	8010492 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010474:	7bbb      	ldrb	r3, [r7, #14]
 8010476:	4619      	mov	r1, r3
 8010478:	6878      	ldr	r0, [r7, #4]
 801047a:	f007 fa3a 	bl	80178f2 <USBD_LL_IsStallEP>
 801047e:	4603      	mov	r3, r0
 8010480:	2b00      	cmp	r3, #0
 8010482:	d003      	beq.n	801048c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8010484:	68bb      	ldr	r3, [r7, #8]
 8010486:	2201      	movs	r2, #1
 8010488:	601a      	str	r2, [r3, #0]
 801048a:	e002      	b.n	8010492 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 801048c:	68bb      	ldr	r3, [r7, #8]
 801048e:	2200      	movs	r2, #0
 8010490:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010492:	68bb      	ldr	r3, [r7, #8]
 8010494:	2202      	movs	r2, #2
 8010496:	4619      	mov	r1, r3
 8010498:	6878      	ldr	r0, [r7, #4]
 801049a:	f000 fbfb 	bl	8010c94 <USBD_CtlSendData>
              break;
 801049e:	e004      	b.n	80104aa <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80104a0:	6839      	ldr	r1, [r7, #0]
 80104a2:	6878      	ldr	r0, [r7, #4]
 80104a4:	f000 fb85 	bl	8010bb2 <USBD_CtlError>
              break;
 80104a8:	bf00      	nop
          }
          break;
 80104aa:	e004      	b.n	80104b6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80104ac:	6839      	ldr	r1, [r7, #0]
 80104ae:	6878      	ldr	r0, [r7, #4]
 80104b0:	f000 fb7f 	bl	8010bb2 <USBD_CtlError>
          break;
 80104b4:	bf00      	nop
      }
      break;
 80104b6:	e005      	b.n	80104c4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80104b8:	6839      	ldr	r1, [r7, #0]
 80104ba:	6878      	ldr	r0, [r7, #4]
 80104bc:	f000 fb79 	bl	8010bb2 <USBD_CtlError>
      break;
 80104c0:	e000      	b.n	80104c4 <USBD_StdEPReq+0x330>
      break;
 80104c2:	bf00      	nop
  }

  return ret;
 80104c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80104c6:	4618      	mov	r0, r3
 80104c8:	3710      	adds	r7, #16
 80104ca:	46bd      	mov	sp, r7
 80104cc:	bd80      	pop	{r7, pc}
	...

080104d0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80104d0:	b580      	push	{r7, lr}
 80104d2:	b084      	sub	sp, #16
 80104d4:	af00      	add	r7, sp, #0
 80104d6:	6078      	str	r0, [r7, #4]
 80104d8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80104da:	2300      	movs	r3, #0
 80104dc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80104de:	2300      	movs	r3, #0
 80104e0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80104e2:	2300      	movs	r3, #0
 80104e4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80104e6:	683b      	ldr	r3, [r7, #0]
 80104e8:	885b      	ldrh	r3, [r3, #2]
 80104ea:	0a1b      	lsrs	r3, r3, #8
 80104ec:	b29b      	uxth	r3, r3
 80104ee:	3b01      	subs	r3, #1
 80104f0:	2b0e      	cmp	r3, #14
 80104f2:	f200 8152 	bhi.w	801079a <USBD_GetDescriptor+0x2ca>
 80104f6:	a201      	add	r2, pc, #4	; (adr r2, 80104fc <USBD_GetDescriptor+0x2c>)
 80104f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104fc:	0801056d 	.word	0x0801056d
 8010500:	08010585 	.word	0x08010585
 8010504:	080105c5 	.word	0x080105c5
 8010508:	0801079b 	.word	0x0801079b
 801050c:	0801079b 	.word	0x0801079b
 8010510:	0801073b 	.word	0x0801073b
 8010514:	08010767 	.word	0x08010767
 8010518:	0801079b 	.word	0x0801079b
 801051c:	0801079b 	.word	0x0801079b
 8010520:	0801079b 	.word	0x0801079b
 8010524:	0801079b 	.word	0x0801079b
 8010528:	0801079b 	.word	0x0801079b
 801052c:	0801079b 	.word	0x0801079b
 8010530:	0801079b 	.word	0x0801079b
 8010534:	08010539 	.word	0x08010539
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801053e:	69db      	ldr	r3, [r3, #28]
 8010540:	2b00      	cmp	r3, #0
 8010542:	d00b      	beq.n	801055c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801054a:	69db      	ldr	r3, [r3, #28]
 801054c:	687a      	ldr	r2, [r7, #4]
 801054e:	7c12      	ldrb	r2, [r2, #16]
 8010550:	f107 0108 	add.w	r1, r7, #8
 8010554:	4610      	mov	r0, r2
 8010556:	4798      	blx	r3
 8010558:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801055a:	e126      	b.n	80107aa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801055c:	6839      	ldr	r1, [r7, #0]
 801055e:	6878      	ldr	r0, [r7, #4]
 8010560:	f000 fb27 	bl	8010bb2 <USBD_CtlError>
        err++;
 8010564:	7afb      	ldrb	r3, [r7, #11]
 8010566:	3301      	adds	r3, #1
 8010568:	72fb      	strb	r3, [r7, #11]
      break;
 801056a:	e11e      	b.n	80107aa <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	687a      	ldr	r2, [r7, #4]
 8010576:	7c12      	ldrb	r2, [r2, #16]
 8010578:	f107 0108 	add.w	r1, r7, #8
 801057c:	4610      	mov	r0, r2
 801057e:	4798      	blx	r3
 8010580:	60f8      	str	r0, [r7, #12]
      break;
 8010582:	e112      	b.n	80107aa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	7c1b      	ldrb	r3, [r3, #16]
 8010588:	2b00      	cmp	r3, #0
 801058a:	d10d      	bne.n	80105a8 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010594:	f107 0208 	add.w	r2, r7, #8
 8010598:	4610      	mov	r0, r2
 801059a:	4798      	blx	r3
 801059c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801059e:	68fb      	ldr	r3, [r7, #12]
 80105a0:	3301      	adds	r3, #1
 80105a2:	2202      	movs	r2, #2
 80105a4:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80105a6:	e100      	b.n	80107aa <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80105ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80105b0:	f107 0208 	add.w	r2, r7, #8
 80105b4:	4610      	mov	r0, r2
 80105b6:	4798      	blx	r3
 80105b8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80105ba:	68fb      	ldr	r3, [r7, #12]
 80105bc:	3301      	adds	r3, #1
 80105be:	2202      	movs	r2, #2
 80105c0:	701a      	strb	r2, [r3, #0]
      break;
 80105c2:	e0f2      	b.n	80107aa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80105c4:	683b      	ldr	r3, [r7, #0]
 80105c6:	885b      	ldrh	r3, [r3, #2]
 80105c8:	b2db      	uxtb	r3, r3
 80105ca:	2b05      	cmp	r3, #5
 80105cc:	f200 80ac 	bhi.w	8010728 <USBD_GetDescriptor+0x258>
 80105d0:	a201      	add	r2, pc, #4	; (adr r2, 80105d8 <USBD_GetDescriptor+0x108>)
 80105d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105d6:	bf00      	nop
 80105d8:	080105f1 	.word	0x080105f1
 80105dc:	08010625 	.word	0x08010625
 80105e0:	08010659 	.word	0x08010659
 80105e4:	0801068d 	.word	0x0801068d
 80105e8:	080106c1 	.word	0x080106c1
 80105ec:	080106f5 	.word	0x080106f5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80105f6:	685b      	ldr	r3, [r3, #4]
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d00b      	beq.n	8010614 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010602:	685b      	ldr	r3, [r3, #4]
 8010604:	687a      	ldr	r2, [r7, #4]
 8010606:	7c12      	ldrb	r2, [r2, #16]
 8010608:	f107 0108 	add.w	r1, r7, #8
 801060c:	4610      	mov	r0, r2
 801060e:	4798      	blx	r3
 8010610:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010612:	e091      	b.n	8010738 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010614:	6839      	ldr	r1, [r7, #0]
 8010616:	6878      	ldr	r0, [r7, #4]
 8010618:	f000 facb 	bl	8010bb2 <USBD_CtlError>
            err++;
 801061c:	7afb      	ldrb	r3, [r7, #11]
 801061e:	3301      	adds	r3, #1
 8010620:	72fb      	strb	r3, [r7, #11]
          break;
 8010622:	e089      	b.n	8010738 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801062a:	689b      	ldr	r3, [r3, #8]
 801062c:	2b00      	cmp	r3, #0
 801062e:	d00b      	beq.n	8010648 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010636:	689b      	ldr	r3, [r3, #8]
 8010638:	687a      	ldr	r2, [r7, #4]
 801063a:	7c12      	ldrb	r2, [r2, #16]
 801063c:	f107 0108 	add.w	r1, r7, #8
 8010640:	4610      	mov	r0, r2
 8010642:	4798      	blx	r3
 8010644:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010646:	e077      	b.n	8010738 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010648:	6839      	ldr	r1, [r7, #0]
 801064a:	6878      	ldr	r0, [r7, #4]
 801064c:	f000 fab1 	bl	8010bb2 <USBD_CtlError>
            err++;
 8010650:	7afb      	ldrb	r3, [r7, #11]
 8010652:	3301      	adds	r3, #1
 8010654:	72fb      	strb	r3, [r7, #11]
          break;
 8010656:	e06f      	b.n	8010738 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801065e:	68db      	ldr	r3, [r3, #12]
 8010660:	2b00      	cmp	r3, #0
 8010662:	d00b      	beq.n	801067c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801066a:	68db      	ldr	r3, [r3, #12]
 801066c:	687a      	ldr	r2, [r7, #4]
 801066e:	7c12      	ldrb	r2, [r2, #16]
 8010670:	f107 0108 	add.w	r1, r7, #8
 8010674:	4610      	mov	r0, r2
 8010676:	4798      	blx	r3
 8010678:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801067a:	e05d      	b.n	8010738 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801067c:	6839      	ldr	r1, [r7, #0]
 801067e:	6878      	ldr	r0, [r7, #4]
 8010680:	f000 fa97 	bl	8010bb2 <USBD_CtlError>
            err++;
 8010684:	7afb      	ldrb	r3, [r7, #11]
 8010686:	3301      	adds	r3, #1
 8010688:	72fb      	strb	r3, [r7, #11]
          break;
 801068a:	e055      	b.n	8010738 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010692:	691b      	ldr	r3, [r3, #16]
 8010694:	2b00      	cmp	r3, #0
 8010696:	d00b      	beq.n	80106b0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801069e:	691b      	ldr	r3, [r3, #16]
 80106a0:	687a      	ldr	r2, [r7, #4]
 80106a2:	7c12      	ldrb	r2, [r2, #16]
 80106a4:	f107 0108 	add.w	r1, r7, #8
 80106a8:	4610      	mov	r0, r2
 80106aa:	4798      	blx	r3
 80106ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80106ae:	e043      	b.n	8010738 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80106b0:	6839      	ldr	r1, [r7, #0]
 80106b2:	6878      	ldr	r0, [r7, #4]
 80106b4:	f000 fa7d 	bl	8010bb2 <USBD_CtlError>
            err++;
 80106b8:	7afb      	ldrb	r3, [r7, #11]
 80106ba:	3301      	adds	r3, #1
 80106bc:	72fb      	strb	r3, [r7, #11]
          break;
 80106be:	e03b      	b.n	8010738 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80106c6:	695b      	ldr	r3, [r3, #20]
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d00b      	beq.n	80106e4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80106d2:	695b      	ldr	r3, [r3, #20]
 80106d4:	687a      	ldr	r2, [r7, #4]
 80106d6:	7c12      	ldrb	r2, [r2, #16]
 80106d8:	f107 0108 	add.w	r1, r7, #8
 80106dc:	4610      	mov	r0, r2
 80106de:	4798      	blx	r3
 80106e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80106e2:	e029      	b.n	8010738 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80106e4:	6839      	ldr	r1, [r7, #0]
 80106e6:	6878      	ldr	r0, [r7, #4]
 80106e8:	f000 fa63 	bl	8010bb2 <USBD_CtlError>
            err++;
 80106ec:	7afb      	ldrb	r3, [r7, #11]
 80106ee:	3301      	adds	r3, #1
 80106f0:	72fb      	strb	r3, [r7, #11]
          break;
 80106f2:	e021      	b.n	8010738 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80106fa:	699b      	ldr	r3, [r3, #24]
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	d00b      	beq.n	8010718 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010706:	699b      	ldr	r3, [r3, #24]
 8010708:	687a      	ldr	r2, [r7, #4]
 801070a:	7c12      	ldrb	r2, [r2, #16]
 801070c:	f107 0108 	add.w	r1, r7, #8
 8010710:	4610      	mov	r0, r2
 8010712:	4798      	blx	r3
 8010714:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010716:	e00f      	b.n	8010738 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010718:	6839      	ldr	r1, [r7, #0]
 801071a:	6878      	ldr	r0, [r7, #4]
 801071c:	f000 fa49 	bl	8010bb2 <USBD_CtlError>
            err++;
 8010720:	7afb      	ldrb	r3, [r7, #11]
 8010722:	3301      	adds	r3, #1
 8010724:	72fb      	strb	r3, [r7, #11]
          break;
 8010726:	e007      	b.n	8010738 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8010728:	6839      	ldr	r1, [r7, #0]
 801072a:	6878      	ldr	r0, [r7, #4]
 801072c:	f000 fa41 	bl	8010bb2 <USBD_CtlError>
          err++;
 8010730:	7afb      	ldrb	r3, [r7, #11]
 8010732:	3301      	adds	r3, #1
 8010734:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8010736:	bf00      	nop
      }
      break;
 8010738:	e037      	b.n	80107aa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	7c1b      	ldrb	r3, [r3, #16]
 801073e:	2b00      	cmp	r3, #0
 8010740:	d109      	bne.n	8010756 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801074a:	f107 0208 	add.w	r2, r7, #8
 801074e:	4610      	mov	r0, r2
 8010750:	4798      	blx	r3
 8010752:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010754:	e029      	b.n	80107aa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010756:	6839      	ldr	r1, [r7, #0]
 8010758:	6878      	ldr	r0, [r7, #4]
 801075a:	f000 fa2a 	bl	8010bb2 <USBD_CtlError>
        err++;
 801075e:	7afb      	ldrb	r3, [r7, #11]
 8010760:	3301      	adds	r3, #1
 8010762:	72fb      	strb	r3, [r7, #11]
      break;
 8010764:	e021      	b.n	80107aa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	7c1b      	ldrb	r3, [r3, #16]
 801076a:	2b00      	cmp	r3, #0
 801076c:	d10d      	bne.n	801078a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010776:	f107 0208 	add.w	r2, r7, #8
 801077a:	4610      	mov	r0, r2
 801077c:	4798      	blx	r3
 801077e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	3301      	adds	r3, #1
 8010784:	2207      	movs	r2, #7
 8010786:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010788:	e00f      	b.n	80107aa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801078a:	6839      	ldr	r1, [r7, #0]
 801078c:	6878      	ldr	r0, [r7, #4]
 801078e:	f000 fa10 	bl	8010bb2 <USBD_CtlError>
        err++;
 8010792:	7afb      	ldrb	r3, [r7, #11]
 8010794:	3301      	adds	r3, #1
 8010796:	72fb      	strb	r3, [r7, #11]
      break;
 8010798:	e007      	b.n	80107aa <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801079a:	6839      	ldr	r1, [r7, #0]
 801079c:	6878      	ldr	r0, [r7, #4]
 801079e:	f000 fa08 	bl	8010bb2 <USBD_CtlError>
      err++;
 80107a2:	7afb      	ldrb	r3, [r7, #11]
 80107a4:	3301      	adds	r3, #1
 80107a6:	72fb      	strb	r3, [r7, #11]
      break;
 80107a8:	bf00      	nop
  }

  if (err != 0U)
 80107aa:	7afb      	ldrb	r3, [r7, #11]
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d11e      	bne.n	80107ee <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80107b0:	683b      	ldr	r3, [r7, #0]
 80107b2:	88db      	ldrh	r3, [r3, #6]
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d016      	beq.n	80107e6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80107b8:	893b      	ldrh	r3, [r7, #8]
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d00e      	beq.n	80107dc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80107be:	683b      	ldr	r3, [r7, #0]
 80107c0:	88da      	ldrh	r2, [r3, #6]
 80107c2:	893b      	ldrh	r3, [r7, #8]
 80107c4:	4293      	cmp	r3, r2
 80107c6:	bf28      	it	cs
 80107c8:	4613      	movcs	r3, r2
 80107ca:	b29b      	uxth	r3, r3
 80107cc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80107ce:	893b      	ldrh	r3, [r7, #8]
 80107d0:	461a      	mov	r2, r3
 80107d2:	68f9      	ldr	r1, [r7, #12]
 80107d4:	6878      	ldr	r0, [r7, #4]
 80107d6:	f000 fa5d 	bl	8010c94 <USBD_CtlSendData>
 80107da:	e009      	b.n	80107f0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80107dc:	6839      	ldr	r1, [r7, #0]
 80107de:	6878      	ldr	r0, [r7, #4]
 80107e0:	f000 f9e7 	bl	8010bb2 <USBD_CtlError>
 80107e4:	e004      	b.n	80107f0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80107e6:	6878      	ldr	r0, [r7, #4]
 80107e8:	f000 fa91 	bl	8010d0e <USBD_CtlSendStatus>
 80107ec:	e000      	b.n	80107f0 <USBD_GetDescriptor+0x320>
    return;
 80107ee:	bf00      	nop
  }
}
 80107f0:	3710      	adds	r7, #16
 80107f2:	46bd      	mov	sp, r7
 80107f4:	bd80      	pop	{r7, pc}
 80107f6:	bf00      	nop

080107f8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80107f8:	b580      	push	{r7, lr}
 80107fa:	b084      	sub	sp, #16
 80107fc:	af00      	add	r7, sp, #0
 80107fe:	6078      	str	r0, [r7, #4]
 8010800:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8010802:	683b      	ldr	r3, [r7, #0]
 8010804:	889b      	ldrh	r3, [r3, #4]
 8010806:	2b00      	cmp	r3, #0
 8010808:	d131      	bne.n	801086e <USBD_SetAddress+0x76>
 801080a:	683b      	ldr	r3, [r7, #0]
 801080c:	88db      	ldrh	r3, [r3, #6]
 801080e:	2b00      	cmp	r3, #0
 8010810:	d12d      	bne.n	801086e <USBD_SetAddress+0x76>
 8010812:	683b      	ldr	r3, [r7, #0]
 8010814:	885b      	ldrh	r3, [r3, #2]
 8010816:	2b7f      	cmp	r3, #127	; 0x7f
 8010818:	d829      	bhi.n	801086e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801081a:	683b      	ldr	r3, [r7, #0]
 801081c:	885b      	ldrh	r3, [r3, #2]
 801081e:	b2db      	uxtb	r3, r3
 8010820:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010824:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801082c:	b2db      	uxtb	r3, r3
 801082e:	2b03      	cmp	r3, #3
 8010830:	d104      	bne.n	801083c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8010832:	6839      	ldr	r1, [r7, #0]
 8010834:	6878      	ldr	r0, [r7, #4]
 8010836:	f000 f9bc 	bl	8010bb2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801083a:	e01d      	b.n	8010878 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	7bfa      	ldrb	r2, [r7, #15]
 8010840:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8010844:	7bfb      	ldrb	r3, [r7, #15]
 8010846:	4619      	mov	r1, r3
 8010848:	6878      	ldr	r0, [r7, #4]
 801084a:	f007 f87e 	bl	801794a <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801084e:	6878      	ldr	r0, [r7, #4]
 8010850:	f000 fa5d 	bl	8010d0e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8010854:	7bfb      	ldrb	r3, [r7, #15]
 8010856:	2b00      	cmp	r3, #0
 8010858:	d004      	beq.n	8010864 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	2202      	movs	r2, #2
 801085e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010862:	e009      	b.n	8010878 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	2201      	movs	r2, #1
 8010868:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801086c:	e004      	b.n	8010878 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801086e:	6839      	ldr	r1, [r7, #0]
 8010870:	6878      	ldr	r0, [r7, #4]
 8010872:	f000 f99e 	bl	8010bb2 <USBD_CtlError>
  }
}
 8010876:	bf00      	nop
 8010878:	bf00      	nop
 801087a:	3710      	adds	r7, #16
 801087c:	46bd      	mov	sp, r7
 801087e:	bd80      	pop	{r7, pc}

08010880 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010880:	b580      	push	{r7, lr}
 8010882:	b084      	sub	sp, #16
 8010884:	af00      	add	r7, sp, #0
 8010886:	6078      	str	r0, [r7, #4]
 8010888:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801088a:	2300      	movs	r3, #0
 801088c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801088e:	683b      	ldr	r3, [r7, #0]
 8010890:	885b      	ldrh	r3, [r3, #2]
 8010892:	b2da      	uxtb	r2, r3
 8010894:	4b4e      	ldr	r3, [pc, #312]	; (80109d0 <USBD_SetConfig+0x150>)
 8010896:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010898:	4b4d      	ldr	r3, [pc, #308]	; (80109d0 <USBD_SetConfig+0x150>)
 801089a:	781b      	ldrb	r3, [r3, #0]
 801089c:	2b01      	cmp	r3, #1
 801089e:	d905      	bls.n	80108ac <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80108a0:	6839      	ldr	r1, [r7, #0]
 80108a2:	6878      	ldr	r0, [r7, #4]
 80108a4:	f000 f985 	bl	8010bb2 <USBD_CtlError>
    return USBD_FAIL;
 80108a8:	2303      	movs	r3, #3
 80108aa:	e08c      	b.n	80109c6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80108b2:	b2db      	uxtb	r3, r3
 80108b4:	2b02      	cmp	r3, #2
 80108b6:	d002      	beq.n	80108be <USBD_SetConfig+0x3e>
 80108b8:	2b03      	cmp	r3, #3
 80108ba:	d029      	beq.n	8010910 <USBD_SetConfig+0x90>
 80108bc:	e075      	b.n	80109aa <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80108be:	4b44      	ldr	r3, [pc, #272]	; (80109d0 <USBD_SetConfig+0x150>)
 80108c0:	781b      	ldrb	r3, [r3, #0]
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	d020      	beq.n	8010908 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80108c6:	4b42      	ldr	r3, [pc, #264]	; (80109d0 <USBD_SetConfig+0x150>)
 80108c8:	781b      	ldrb	r3, [r3, #0]
 80108ca:	461a      	mov	r2, r3
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80108d0:	4b3f      	ldr	r3, [pc, #252]	; (80109d0 <USBD_SetConfig+0x150>)
 80108d2:	781b      	ldrb	r3, [r3, #0]
 80108d4:	4619      	mov	r1, r3
 80108d6:	6878      	ldr	r0, [r7, #4]
 80108d8:	f7fe ffbc 	bl	800f854 <USBD_SetClassConfig>
 80108dc:	4603      	mov	r3, r0
 80108de:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80108e0:	7bfb      	ldrb	r3, [r7, #15]
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d008      	beq.n	80108f8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80108e6:	6839      	ldr	r1, [r7, #0]
 80108e8:	6878      	ldr	r0, [r7, #4]
 80108ea:	f000 f962 	bl	8010bb2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	2202      	movs	r2, #2
 80108f2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80108f6:	e065      	b.n	80109c4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80108f8:	6878      	ldr	r0, [r7, #4]
 80108fa:	f000 fa08 	bl	8010d0e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	2203      	movs	r2, #3
 8010902:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8010906:	e05d      	b.n	80109c4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8010908:	6878      	ldr	r0, [r7, #4]
 801090a:	f000 fa00 	bl	8010d0e <USBD_CtlSendStatus>
      break;
 801090e:	e059      	b.n	80109c4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8010910:	4b2f      	ldr	r3, [pc, #188]	; (80109d0 <USBD_SetConfig+0x150>)
 8010912:	781b      	ldrb	r3, [r3, #0]
 8010914:	2b00      	cmp	r3, #0
 8010916:	d112      	bne.n	801093e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	2202      	movs	r2, #2
 801091c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8010920:	4b2b      	ldr	r3, [pc, #172]	; (80109d0 <USBD_SetConfig+0x150>)
 8010922:	781b      	ldrb	r3, [r3, #0]
 8010924:	461a      	mov	r2, r3
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801092a:	4b29      	ldr	r3, [pc, #164]	; (80109d0 <USBD_SetConfig+0x150>)
 801092c:	781b      	ldrb	r3, [r3, #0]
 801092e:	4619      	mov	r1, r3
 8010930:	6878      	ldr	r0, [r7, #4]
 8010932:	f7fe ffab 	bl	800f88c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8010936:	6878      	ldr	r0, [r7, #4]
 8010938:	f000 f9e9 	bl	8010d0e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801093c:	e042      	b.n	80109c4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801093e:	4b24      	ldr	r3, [pc, #144]	; (80109d0 <USBD_SetConfig+0x150>)
 8010940:	781b      	ldrb	r3, [r3, #0]
 8010942:	461a      	mov	r2, r3
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	685b      	ldr	r3, [r3, #4]
 8010948:	429a      	cmp	r2, r3
 801094a:	d02a      	beq.n	80109a2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	685b      	ldr	r3, [r3, #4]
 8010950:	b2db      	uxtb	r3, r3
 8010952:	4619      	mov	r1, r3
 8010954:	6878      	ldr	r0, [r7, #4]
 8010956:	f7fe ff99 	bl	800f88c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801095a:	4b1d      	ldr	r3, [pc, #116]	; (80109d0 <USBD_SetConfig+0x150>)
 801095c:	781b      	ldrb	r3, [r3, #0]
 801095e:	461a      	mov	r2, r3
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010964:	4b1a      	ldr	r3, [pc, #104]	; (80109d0 <USBD_SetConfig+0x150>)
 8010966:	781b      	ldrb	r3, [r3, #0]
 8010968:	4619      	mov	r1, r3
 801096a:	6878      	ldr	r0, [r7, #4]
 801096c:	f7fe ff72 	bl	800f854 <USBD_SetClassConfig>
 8010970:	4603      	mov	r3, r0
 8010972:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8010974:	7bfb      	ldrb	r3, [r7, #15]
 8010976:	2b00      	cmp	r3, #0
 8010978:	d00f      	beq.n	801099a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801097a:	6839      	ldr	r1, [r7, #0]
 801097c:	6878      	ldr	r0, [r7, #4]
 801097e:	f000 f918 	bl	8010bb2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	685b      	ldr	r3, [r3, #4]
 8010986:	b2db      	uxtb	r3, r3
 8010988:	4619      	mov	r1, r3
 801098a:	6878      	ldr	r0, [r7, #4]
 801098c:	f7fe ff7e 	bl	800f88c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	2202      	movs	r2, #2
 8010994:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8010998:	e014      	b.n	80109c4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801099a:	6878      	ldr	r0, [r7, #4]
 801099c:	f000 f9b7 	bl	8010d0e <USBD_CtlSendStatus>
      break;
 80109a0:	e010      	b.n	80109c4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80109a2:	6878      	ldr	r0, [r7, #4]
 80109a4:	f000 f9b3 	bl	8010d0e <USBD_CtlSendStatus>
      break;
 80109a8:	e00c      	b.n	80109c4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80109aa:	6839      	ldr	r1, [r7, #0]
 80109ac:	6878      	ldr	r0, [r7, #4]
 80109ae:	f000 f900 	bl	8010bb2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80109b2:	4b07      	ldr	r3, [pc, #28]	; (80109d0 <USBD_SetConfig+0x150>)
 80109b4:	781b      	ldrb	r3, [r3, #0]
 80109b6:	4619      	mov	r1, r3
 80109b8:	6878      	ldr	r0, [r7, #4]
 80109ba:	f7fe ff67 	bl	800f88c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80109be:	2303      	movs	r3, #3
 80109c0:	73fb      	strb	r3, [r7, #15]
      break;
 80109c2:	bf00      	nop
  }

  return ret;
 80109c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80109c6:	4618      	mov	r0, r3
 80109c8:	3710      	adds	r7, #16
 80109ca:	46bd      	mov	sp, r7
 80109cc:	bd80      	pop	{r7, pc}
 80109ce:	bf00      	nop
 80109d0:	20003914 	.word	0x20003914

080109d4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80109d4:	b580      	push	{r7, lr}
 80109d6:	b082      	sub	sp, #8
 80109d8:	af00      	add	r7, sp, #0
 80109da:	6078      	str	r0, [r7, #4]
 80109dc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80109de:	683b      	ldr	r3, [r7, #0]
 80109e0:	88db      	ldrh	r3, [r3, #6]
 80109e2:	2b01      	cmp	r3, #1
 80109e4:	d004      	beq.n	80109f0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80109e6:	6839      	ldr	r1, [r7, #0]
 80109e8:	6878      	ldr	r0, [r7, #4]
 80109ea:	f000 f8e2 	bl	8010bb2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80109ee:	e023      	b.n	8010a38 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80109f6:	b2db      	uxtb	r3, r3
 80109f8:	2b02      	cmp	r3, #2
 80109fa:	dc02      	bgt.n	8010a02 <USBD_GetConfig+0x2e>
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	dc03      	bgt.n	8010a08 <USBD_GetConfig+0x34>
 8010a00:	e015      	b.n	8010a2e <USBD_GetConfig+0x5a>
 8010a02:	2b03      	cmp	r3, #3
 8010a04:	d00b      	beq.n	8010a1e <USBD_GetConfig+0x4a>
 8010a06:	e012      	b.n	8010a2e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	2200      	movs	r2, #0
 8010a0c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	3308      	adds	r3, #8
 8010a12:	2201      	movs	r2, #1
 8010a14:	4619      	mov	r1, r3
 8010a16:	6878      	ldr	r0, [r7, #4]
 8010a18:	f000 f93c 	bl	8010c94 <USBD_CtlSendData>
        break;
 8010a1c:	e00c      	b.n	8010a38 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	3304      	adds	r3, #4
 8010a22:	2201      	movs	r2, #1
 8010a24:	4619      	mov	r1, r3
 8010a26:	6878      	ldr	r0, [r7, #4]
 8010a28:	f000 f934 	bl	8010c94 <USBD_CtlSendData>
        break;
 8010a2c:	e004      	b.n	8010a38 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8010a2e:	6839      	ldr	r1, [r7, #0]
 8010a30:	6878      	ldr	r0, [r7, #4]
 8010a32:	f000 f8be 	bl	8010bb2 <USBD_CtlError>
        break;
 8010a36:	bf00      	nop
}
 8010a38:	bf00      	nop
 8010a3a:	3708      	adds	r7, #8
 8010a3c:	46bd      	mov	sp, r7
 8010a3e:	bd80      	pop	{r7, pc}

08010a40 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010a40:	b580      	push	{r7, lr}
 8010a42:	b082      	sub	sp, #8
 8010a44:	af00      	add	r7, sp, #0
 8010a46:	6078      	str	r0, [r7, #4]
 8010a48:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010a50:	b2db      	uxtb	r3, r3
 8010a52:	3b01      	subs	r3, #1
 8010a54:	2b02      	cmp	r3, #2
 8010a56:	d81e      	bhi.n	8010a96 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8010a58:	683b      	ldr	r3, [r7, #0]
 8010a5a:	88db      	ldrh	r3, [r3, #6]
 8010a5c:	2b02      	cmp	r3, #2
 8010a5e:	d004      	beq.n	8010a6a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8010a60:	6839      	ldr	r1, [r7, #0]
 8010a62:	6878      	ldr	r0, [r7, #4]
 8010a64:	f000 f8a5 	bl	8010bb2 <USBD_CtlError>
        break;
 8010a68:	e01a      	b.n	8010aa0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	2201      	movs	r2, #1
 8010a6e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d005      	beq.n	8010a86 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	68db      	ldr	r3, [r3, #12]
 8010a7e:	f043 0202 	orr.w	r2, r3, #2
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	330c      	adds	r3, #12
 8010a8a:	2202      	movs	r2, #2
 8010a8c:	4619      	mov	r1, r3
 8010a8e:	6878      	ldr	r0, [r7, #4]
 8010a90:	f000 f900 	bl	8010c94 <USBD_CtlSendData>
      break;
 8010a94:	e004      	b.n	8010aa0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8010a96:	6839      	ldr	r1, [r7, #0]
 8010a98:	6878      	ldr	r0, [r7, #4]
 8010a9a:	f000 f88a 	bl	8010bb2 <USBD_CtlError>
      break;
 8010a9e:	bf00      	nop
  }
}
 8010aa0:	bf00      	nop
 8010aa2:	3708      	adds	r7, #8
 8010aa4:	46bd      	mov	sp, r7
 8010aa6:	bd80      	pop	{r7, pc}

08010aa8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010aa8:	b580      	push	{r7, lr}
 8010aaa:	b082      	sub	sp, #8
 8010aac:	af00      	add	r7, sp, #0
 8010aae:	6078      	str	r0, [r7, #4]
 8010ab0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010ab2:	683b      	ldr	r3, [r7, #0]
 8010ab4:	885b      	ldrh	r3, [r3, #2]
 8010ab6:	2b01      	cmp	r3, #1
 8010ab8:	d107      	bne.n	8010aca <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	2201      	movs	r2, #1
 8010abe:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8010ac2:	6878      	ldr	r0, [r7, #4]
 8010ac4:	f000 f923 	bl	8010d0e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8010ac8:	e013      	b.n	8010af2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8010aca:	683b      	ldr	r3, [r7, #0]
 8010acc:	885b      	ldrh	r3, [r3, #2]
 8010ace:	2b02      	cmp	r3, #2
 8010ad0:	d10b      	bne.n	8010aea <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8010ad2:	683b      	ldr	r3, [r7, #0]
 8010ad4:	889b      	ldrh	r3, [r3, #4]
 8010ad6:	0a1b      	lsrs	r3, r3, #8
 8010ad8:	b29b      	uxth	r3, r3
 8010ada:	b2da      	uxtb	r2, r3
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8010ae2:	6878      	ldr	r0, [r7, #4]
 8010ae4:	f000 f913 	bl	8010d0e <USBD_CtlSendStatus>
}
 8010ae8:	e003      	b.n	8010af2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8010aea:	6839      	ldr	r1, [r7, #0]
 8010aec:	6878      	ldr	r0, [r7, #4]
 8010aee:	f000 f860 	bl	8010bb2 <USBD_CtlError>
}
 8010af2:	bf00      	nop
 8010af4:	3708      	adds	r7, #8
 8010af6:	46bd      	mov	sp, r7
 8010af8:	bd80      	pop	{r7, pc}

08010afa <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010afa:	b580      	push	{r7, lr}
 8010afc:	b082      	sub	sp, #8
 8010afe:	af00      	add	r7, sp, #0
 8010b00:	6078      	str	r0, [r7, #4]
 8010b02:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010b0a:	b2db      	uxtb	r3, r3
 8010b0c:	3b01      	subs	r3, #1
 8010b0e:	2b02      	cmp	r3, #2
 8010b10:	d80b      	bhi.n	8010b2a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010b12:	683b      	ldr	r3, [r7, #0]
 8010b14:	885b      	ldrh	r3, [r3, #2]
 8010b16:	2b01      	cmp	r3, #1
 8010b18:	d10c      	bne.n	8010b34 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	2200      	movs	r2, #0
 8010b1e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010b22:	6878      	ldr	r0, [r7, #4]
 8010b24:	f000 f8f3 	bl	8010d0e <USBD_CtlSendStatus>
      }
      break;
 8010b28:	e004      	b.n	8010b34 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8010b2a:	6839      	ldr	r1, [r7, #0]
 8010b2c:	6878      	ldr	r0, [r7, #4]
 8010b2e:	f000 f840 	bl	8010bb2 <USBD_CtlError>
      break;
 8010b32:	e000      	b.n	8010b36 <USBD_ClrFeature+0x3c>
      break;
 8010b34:	bf00      	nop
  }
}
 8010b36:	bf00      	nop
 8010b38:	3708      	adds	r7, #8
 8010b3a:	46bd      	mov	sp, r7
 8010b3c:	bd80      	pop	{r7, pc}

08010b3e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8010b3e:	b580      	push	{r7, lr}
 8010b40:	b084      	sub	sp, #16
 8010b42:	af00      	add	r7, sp, #0
 8010b44:	6078      	str	r0, [r7, #4]
 8010b46:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8010b48:	683b      	ldr	r3, [r7, #0]
 8010b4a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	781a      	ldrb	r2, [r3, #0]
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	3301      	adds	r3, #1
 8010b58:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8010b5a:	68fb      	ldr	r3, [r7, #12]
 8010b5c:	781a      	ldrb	r2, [r3, #0]
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8010b62:	68fb      	ldr	r3, [r7, #12]
 8010b64:	3301      	adds	r3, #1
 8010b66:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8010b68:	68f8      	ldr	r0, [r7, #12]
 8010b6a:	f7ff fa16 	bl	800ff9a <SWAPBYTE>
 8010b6e:	4603      	mov	r3, r0
 8010b70:	461a      	mov	r2, r3
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8010b76:	68fb      	ldr	r3, [r7, #12]
 8010b78:	3301      	adds	r3, #1
 8010b7a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010b7c:	68fb      	ldr	r3, [r7, #12]
 8010b7e:	3301      	adds	r3, #1
 8010b80:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8010b82:	68f8      	ldr	r0, [r7, #12]
 8010b84:	f7ff fa09 	bl	800ff9a <SWAPBYTE>
 8010b88:	4603      	mov	r3, r0
 8010b8a:	461a      	mov	r2, r3
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8010b90:	68fb      	ldr	r3, [r7, #12]
 8010b92:	3301      	adds	r3, #1
 8010b94:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	3301      	adds	r3, #1
 8010b9a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8010b9c:	68f8      	ldr	r0, [r7, #12]
 8010b9e:	f7ff f9fc 	bl	800ff9a <SWAPBYTE>
 8010ba2:	4603      	mov	r3, r0
 8010ba4:	461a      	mov	r2, r3
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	80da      	strh	r2, [r3, #6]
}
 8010baa:	bf00      	nop
 8010bac:	3710      	adds	r7, #16
 8010bae:	46bd      	mov	sp, r7
 8010bb0:	bd80      	pop	{r7, pc}

08010bb2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010bb2:	b580      	push	{r7, lr}
 8010bb4:	b082      	sub	sp, #8
 8010bb6:	af00      	add	r7, sp, #0
 8010bb8:	6078      	str	r0, [r7, #4]
 8010bba:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010bbc:	2180      	movs	r1, #128	; 0x80
 8010bbe:	6878      	ldr	r0, [r7, #4]
 8010bc0:	f006 fe59 	bl	8017876 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010bc4:	2100      	movs	r1, #0
 8010bc6:	6878      	ldr	r0, [r7, #4]
 8010bc8:	f006 fe55 	bl	8017876 <USBD_LL_StallEP>
}
 8010bcc:	bf00      	nop
 8010bce:	3708      	adds	r7, #8
 8010bd0:	46bd      	mov	sp, r7
 8010bd2:	bd80      	pop	{r7, pc}

08010bd4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010bd4:	b580      	push	{r7, lr}
 8010bd6:	b086      	sub	sp, #24
 8010bd8:	af00      	add	r7, sp, #0
 8010bda:	60f8      	str	r0, [r7, #12]
 8010bdc:	60b9      	str	r1, [r7, #8]
 8010bde:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8010be0:	2300      	movs	r3, #0
 8010be2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8010be4:	68fb      	ldr	r3, [r7, #12]
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d036      	beq.n	8010c58 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8010bea:	68fb      	ldr	r3, [r7, #12]
 8010bec:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8010bee:	6938      	ldr	r0, [r7, #16]
 8010bf0:	f000 f836 	bl	8010c60 <USBD_GetLen>
 8010bf4:	4603      	mov	r3, r0
 8010bf6:	3301      	adds	r3, #1
 8010bf8:	b29b      	uxth	r3, r3
 8010bfa:	005b      	lsls	r3, r3, #1
 8010bfc:	b29a      	uxth	r2, r3
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8010c02:	7dfb      	ldrb	r3, [r7, #23]
 8010c04:	68ba      	ldr	r2, [r7, #8]
 8010c06:	4413      	add	r3, r2
 8010c08:	687a      	ldr	r2, [r7, #4]
 8010c0a:	7812      	ldrb	r2, [r2, #0]
 8010c0c:	701a      	strb	r2, [r3, #0]
  idx++;
 8010c0e:	7dfb      	ldrb	r3, [r7, #23]
 8010c10:	3301      	adds	r3, #1
 8010c12:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010c14:	7dfb      	ldrb	r3, [r7, #23]
 8010c16:	68ba      	ldr	r2, [r7, #8]
 8010c18:	4413      	add	r3, r2
 8010c1a:	2203      	movs	r2, #3
 8010c1c:	701a      	strb	r2, [r3, #0]
  idx++;
 8010c1e:	7dfb      	ldrb	r3, [r7, #23]
 8010c20:	3301      	adds	r3, #1
 8010c22:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8010c24:	e013      	b.n	8010c4e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8010c26:	7dfb      	ldrb	r3, [r7, #23]
 8010c28:	68ba      	ldr	r2, [r7, #8]
 8010c2a:	4413      	add	r3, r2
 8010c2c:	693a      	ldr	r2, [r7, #16]
 8010c2e:	7812      	ldrb	r2, [r2, #0]
 8010c30:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8010c32:	693b      	ldr	r3, [r7, #16]
 8010c34:	3301      	adds	r3, #1
 8010c36:	613b      	str	r3, [r7, #16]
    idx++;
 8010c38:	7dfb      	ldrb	r3, [r7, #23]
 8010c3a:	3301      	adds	r3, #1
 8010c3c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8010c3e:	7dfb      	ldrb	r3, [r7, #23]
 8010c40:	68ba      	ldr	r2, [r7, #8]
 8010c42:	4413      	add	r3, r2
 8010c44:	2200      	movs	r2, #0
 8010c46:	701a      	strb	r2, [r3, #0]
    idx++;
 8010c48:	7dfb      	ldrb	r3, [r7, #23]
 8010c4a:	3301      	adds	r3, #1
 8010c4c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8010c4e:	693b      	ldr	r3, [r7, #16]
 8010c50:	781b      	ldrb	r3, [r3, #0]
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	d1e7      	bne.n	8010c26 <USBD_GetString+0x52>
 8010c56:	e000      	b.n	8010c5a <USBD_GetString+0x86>
    return;
 8010c58:	bf00      	nop
  }
}
 8010c5a:	3718      	adds	r7, #24
 8010c5c:	46bd      	mov	sp, r7
 8010c5e:	bd80      	pop	{r7, pc}

08010c60 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8010c60:	b480      	push	{r7}
 8010c62:	b085      	sub	sp, #20
 8010c64:	af00      	add	r7, sp, #0
 8010c66:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8010c68:	2300      	movs	r3, #0
 8010c6a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8010c6c:	687b      	ldr	r3, [r7, #4]
 8010c6e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8010c70:	e005      	b.n	8010c7e <USBD_GetLen+0x1e>
  {
    len++;
 8010c72:	7bfb      	ldrb	r3, [r7, #15]
 8010c74:	3301      	adds	r3, #1
 8010c76:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8010c78:	68bb      	ldr	r3, [r7, #8]
 8010c7a:	3301      	adds	r3, #1
 8010c7c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8010c7e:	68bb      	ldr	r3, [r7, #8]
 8010c80:	781b      	ldrb	r3, [r3, #0]
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d1f5      	bne.n	8010c72 <USBD_GetLen+0x12>
  }

  return len;
 8010c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c88:	4618      	mov	r0, r3
 8010c8a:	3714      	adds	r7, #20
 8010c8c:	46bd      	mov	sp, r7
 8010c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c92:	4770      	bx	lr

08010c94 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8010c94:	b580      	push	{r7, lr}
 8010c96:	b084      	sub	sp, #16
 8010c98:	af00      	add	r7, sp, #0
 8010c9a:	60f8      	str	r0, [r7, #12]
 8010c9c:	60b9      	str	r1, [r7, #8]
 8010c9e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	2202      	movs	r2, #2
 8010ca4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8010ca8:	68fb      	ldr	r3, [r7, #12]
 8010caa:	687a      	ldr	r2, [r7, #4]
 8010cac:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8010cae:	68fb      	ldr	r3, [r7, #12]
 8010cb0:	687a      	ldr	r2, [r7, #4]
 8010cb2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	68ba      	ldr	r2, [r7, #8]
 8010cb8:	2100      	movs	r1, #0
 8010cba:	68f8      	ldr	r0, [r7, #12]
 8010cbc:	f006 fe64 	bl	8017988 <USBD_LL_Transmit>

  return USBD_OK;
 8010cc0:	2300      	movs	r3, #0
}
 8010cc2:	4618      	mov	r0, r3
 8010cc4:	3710      	adds	r7, #16
 8010cc6:	46bd      	mov	sp, r7
 8010cc8:	bd80      	pop	{r7, pc}

08010cca <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8010cca:	b580      	push	{r7, lr}
 8010ccc:	b084      	sub	sp, #16
 8010cce:	af00      	add	r7, sp, #0
 8010cd0:	60f8      	str	r0, [r7, #12]
 8010cd2:	60b9      	str	r1, [r7, #8]
 8010cd4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	68ba      	ldr	r2, [r7, #8]
 8010cda:	2100      	movs	r1, #0
 8010cdc:	68f8      	ldr	r0, [r7, #12]
 8010cde:	f006 fe53 	bl	8017988 <USBD_LL_Transmit>

  return USBD_OK;
 8010ce2:	2300      	movs	r3, #0
}
 8010ce4:	4618      	mov	r0, r3
 8010ce6:	3710      	adds	r7, #16
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	bd80      	pop	{r7, pc}

08010cec <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8010cec:	b580      	push	{r7, lr}
 8010cee:	b084      	sub	sp, #16
 8010cf0:	af00      	add	r7, sp, #0
 8010cf2:	60f8      	str	r0, [r7, #12]
 8010cf4:	60b9      	str	r1, [r7, #8]
 8010cf6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	68ba      	ldr	r2, [r7, #8]
 8010cfc:	2100      	movs	r1, #0
 8010cfe:	68f8      	ldr	r0, [r7, #12]
 8010d00:	f006 fe63 	bl	80179ca <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010d04:	2300      	movs	r3, #0
}
 8010d06:	4618      	mov	r0, r3
 8010d08:	3710      	adds	r7, #16
 8010d0a:	46bd      	mov	sp, r7
 8010d0c:	bd80      	pop	{r7, pc}

08010d0e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8010d0e:	b580      	push	{r7, lr}
 8010d10:	b082      	sub	sp, #8
 8010d12:	af00      	add	r7, sp, #0
 8010d14:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	2204      	movs	r2, #4
 8010d1a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010d1e:	2300      	movs	r3, #0
 8010d20:	2200      	movs	r2, #0
 8010d22:	2100      	movs	r1, #0
 8010d24:	6878      	ldr	r0, [r7, #4]
 8010d26:	f006 fe2f 	bl	8017988 <USBD_LL_Transmit>

  return USBD_OK;
 8010d2a:	2300      	movs	r3, #0
}
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	3708      	adds	r7, #8
 8010d30:	46bd      	mov	sp, r7
 8010d32:	bd80      	pop	{r7, pc}

08010d34 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8010d34:	b580      	push	{r7, lr}
 8010d36:	b082      	sub	sp, #8
 8010d38:	af00      	add	r7, sp, #0
 8010d3a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	2205      	movs	r2, #5
 8010d40:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010d44:	2300      	movs	r3, #0
 8010d46:	2200      	movs	r2, #0
 8010d48:	2100      	movs	r1, #0
 8010d4a:	6878      	ldr	r0, [r7, #4]
 8010d4c:	f006 fe3d 	bl	80179ca <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010d50:	2300      	movs	r3, #0
}
 8010d52:	4618      	mov	r0, r3
 8010d54:	3708      	adds	r7, #8
 8010d56:	46bd      	mov	sp, r7
 8010d58:	bd80      	pop	{r7, pc}
	...

08010d5c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8010d5c:	b580      	push	{r7, lr}
 8010d5e:	b084      	sub	sp, #16
 8010d60:	af00      	add	r7, sp, #0
 8010d62:	4603      	mov	r3, r0
 8010d64:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8010d66:	79fb      	ldrb	r3, [r7, #7]
 8010d68:	4a08      	ldr	r2, [pc, #32]	; (8010d8c <disk_status+0x30>)
 8010d6a:	009b      	lsls	r3, r3, #2
 8010d6c:	4413      	add	r3, r2
 8010d6e:	685b      	ldr	r3, [r3, #4]
 8010d70:	685b      	ldr	r3, [r3, #4]
 8010d72:	79fa      	ldrb	r2, [r7, #7]
 8010d74:	4905      	ldr	r1, [pc, #20]	; (8010d8c <disk_status+0x30>)
 8010d76:	440a      	add	r2, r1
 8010d78:	7a12      	ldrb	r2, [r2, #8]
 8010d7a:	4610      	mov	r0, r2
 8010d7c:	4798      	blx	r3
 8010d7e:	4603      	mov	r3, r0
 8010d80:	73fb      	strb	r3, [r7, #15]
  return stat;
 8010d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d84:	4618      	mov	r0, r3
 8010d86:	3710      	adds	r7, #16
 8010d88:	46bd      	mov	sp, r7
 8010d8a:	bd80      	pop	{r7, pc}
 8010d8c:	20003940 	.word	0x20003940

08010d90 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8010d90:	b580      	push	{r7, lr}
 8010d92:	b084      	sub	sp, #16
 8010d94:	af00      	add	r7, sp, #0
 8010d96:	4603      	mov	r3, r0
 8010d98:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8010d9e:	79fb      	ldrb	r3, [r7, #7]
 8010da0:	4a0d      	ldr	r2, [pc, #52]	; (8010dd8 <disk_initialize+0x48>)
 8010da2:	5cd3      	ldrb	r3, [r2, r3]
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d111      	bne.n	8010dcc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8010da8:	79fb      	ldrb	r3, [r7, #7]
 8010daa:	4a0b      	ldr	r2, [pc, #44]	; (8010dd8 <disk_initialize+0x48>)
 8010dac:	2101      	movs	r1, #1
 8010dae:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8010db0:	79fb      	ldrb	r3, [r7, #7]
 8010db2:	4a09      	ldr	r2, [pc, #36]	; (8010dd8 <disk_initialize+0x48>)
 8010db4:	009b      	lsls	r3, r3, #2
 8010db6:	4413      	add	r3, r2
 8010db8:	685b      	ldr	r3, [r3, #4]
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	79fa      	ldrb	r2, [r7, #7]
 8010dbe:	4906      	ldr	r1, [pc, #24]	; (8010dd8 <disk_initialize+0x48>)
 8010dc0:	440a      	add	r2, r1
 8010dc2:	7a12      	ldrb	r2, [r2, #8]
 8010dc4:	4610      	mov	r0, r2
 8010dc6:	4798      	blx	r3
 8010dc8:	4603      	mov	r3, r0
 8010dca:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8010dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8010dce:	4618      	mov	r0, r3
 8010dd0:	3710      	adds	r7, #16
 8010dd2:	46bd      	mov	sp, r7
 8010dd4:	bd80      	pop	{r7, pc}
 8010dd6:	bf00      	nop
 8010dd8:	20003940 	.word	0x20003940

08010ddc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8010ddc:	b590      	push	{r4, r7, lr}
 8010dde:	b087      	sub	sp, #28
 8010de0:	af00      	add	r7, sp, #0
 8010de2:	60b9      	str	r1, [r7, #8]
 8010de4:	607a      	str	r2, [r7, #4]
 8010de6:	603b      	str	r3, [r7, #0]
 8010de8:	4603      	mov	r3, r0
 8010dea:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8010dec:	7bfb      	ldrb	r3, [r7, #15]
 8010dee:	4a0a      	ldr	r2, [pc, #40]	; (8010e18 <disk_read+0x3c>)
 8010df0:	009b      	lsls	r3, r3, #2
 8010df2:	4413      	add	r3, r2
 8010df4:	685b      	ldr	r3, [r3, #4]
 8010df6:	689c      	ldr	r4, [r3, #8]
 8010df8:	7bfb      	ldrb	r3, [r7, #15]
 8010dfa:	4a07      	ldr	r2, [pc, #28]	; (8010e18 <disk_read+0x3c>)
 8010dfc:	4413      	add	r3, r2
 8010dfe:	7a18      	ldrb	r0, [r3, #8]
 8010e00:	683b      	ldr	r3, [r7, #0]
 8010e02:	687a      	ldr	r2, [r7, #4]
 8010e04:	68b9      	ldr	r1, [r7, #8]
 8010e06:	47a0      	blx	r4
 8010e08:	4603      	mov	r3, r0
 8010e0a:	75fb      	strb	r3, [r7, #23]
  return res;
 8010e0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e0e:	4618      	mov	r0, r3
 8010e10:	371c      	adds	r7, #28
 8010e12:	46bd      	mov	sp, r7
 8010e14:	bd90      	pop	{r4, r7, pc}
 8010e16:	bf00      	nop
 8010e18:	20003940 	.word	0x20003940

08010e1c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8010e1c:	b590      	push	{r4, r7, lr}
 8010e1e:	b087      	sub	sp, #28
 8010e20:	af00      	add	r7, sp, #0
 8010e22:	60b9      	str	r1, [r7, #8]
 8010e24:	607a      	str	r2, [r7, #4]
 8010e26:	603b      	str	r3, [r7, #0]
 8010e28:	4603      	mov	r3, r0
 8010e2a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8010e2c:	7bfb      	ldrb	r3, [r7, #15]
 8010e2e:	4a0a      	ldr	r2, [pc, #40]	; (8010e58 <disk_write+0x3c>)
 8010e30:	009b      	lsls	r3, r3, #2
 8010e32:	4413      	add	r3, r2
 8010e34:	685b      	ldr	r3, [r3, #4]
 8010e36:	68dc      	ldr	r4, [r3, #12]
 8010e38:	7bfb      	ldrb	r3, [r7, #15]
 8010e3a:	4a07      	ldr	r2, [pc, #28]	; (8010e58 <disk_write+0x3c>)
 8010e3c:	4413      	add	r3, r2
 8010e3e:	7a18      	ldrb	r0, [r3, #8]
 8010e40:	683b      	ldr	r3, [r7, #0]
 8010e42:	687a      	ldr	r2, [r7, #4]
 8010e44:	68b9      	ldr	r1, [r7, #8]
 8010e46:	47a0      	blx	r4
 8010e48:	4603      	mov	r3, r0
 8010e4a:	75fb      	strb	r3, [r7, #23]
  return res;
 8010e4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e4e:	4618      	mov	r0, r3
 8010e50:	371c      	adds	r7, #28
 8010e52:	46bd      	mov	sp, r7
 8010e54:	bd90      	pop	{r4, r7, pc}
 8010e56:	bf00      	nop
 8010e58:	20003940 	.word	0x20003940

08010e5c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8010e5c:	b580      	push	{r7, lr}
 8010e5e:	b084      	sub	sp, #16
 8010e60:	af00      	add	r7, sp, #0
 8010e62:	4603      	mov	r3, r0
 8010e64:	603a      	str	r2, [r7, #0]
 8010e66:	71fb      	strb	r3, [r7, #7]
 8010e68:	460b      	mov	r3, r1
 8010e6a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8010e6c:	79fb      	ldrb	r3, [r7, #7]
 8010e6e:	4a09      	ldr	r2, [pc, #36]	; (8010e94 <disk_ioctl+0x38>)
 8010e70:	009b      	lsls	r3, r3, #2
 8010e72:	4413      	add	r3, r2
 8010e74:	685b      	ldr	r3, [r3, #4]
 8010e76:	691b      	ldr	r3, [r3, #16]
 8010e78:	79fa      	ldrb	r2, [r7, #7]
 8010e7a:	4906      	ldr	r1, [pc, #24]	; (8010e94 <disk_ioctl+0x38>)
 8010e7c:	440a      	add	r2, r1
 8010e7e:	7a10      	ldrb	r0, [r2, #8]
 8010e80:	79b9      	ldrb	r1, [r7, #6]
 8010e82:	683a      	ldr	r2, [r7, #0]
 8010e84:	4798      	blx	r3
 8010e86:	4603      	mov	r3, r0
 8010e88:	73fb      	strb	r3, [r7, #15]
  return res;
 8010e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e8c:	4618      	mov	r0, r3
 8010e8e:	3710      	adds	r7, #16
 8010e90:	46bd      	mov	sp, r7
 8010e92:	bd80      	pop	{r7, pc}
 8010e94:	20003940 	.word	0x20003940

08010e98 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8010e98:	b480      	push	{r7}
 8010e9a:	b085      	sub	sp, #20
 8010e9c:	af00      	add	r7, sp, #0
 8010e9e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	3301      	adds	r3, #1
 8010ea4:	781b      	ldrb	r3, [r3, #0]
 8010ea6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8010ea8:	89fb      	ldrh	r3, [r7, #14]
 8010eaa:	021b      	lsls	r3, r3, #8
 8010eac:	b21a      	sxth	r2, r3
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	781b      	ldrb	r3, [r3, #0]
 8010eb2:	b21b      	sxth	r3, r3
 8010eb4:	4313      	orrs	r3, r2
 8010eb6:	b21b      	sxth	r3, r3
 8010eb8:	81fb      	strh	r3, [r7, #14]
	return rv;
 8010eba:	89fb      	ldrh	r3, [r7, #14]
}
 8010ebc:	4618      	mov	r0, r3
 8010ebe:	3714      	adds	r7, #20
 8010ec0:	46bd      	mov	sp, r7
 8010ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ec6:	4770      	bx	lr

08010ec8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8010ec8:	b480      	push	{r7}
 8010eca:	b085      	sub	sp, #20
 8010ecc:	af00      	add	r7, sp, #0
 8010ece:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	3303      	adds	r3, #3
 8010ed4:	781b      	ldrb	r3, [r3, #0]
 8010ed6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8010ed8:	68fb      	ldr	r3, [r7, #12]
 8010eda:	021b      	lsls	r3, r3, #8
 8010edc:	687a      	ldr	r2, [r7, #4]
 8010ede:	3202      	adds	r2, #2
 8010ee0:	7812      	ldrb	r2, [r2, #0]
 8010ee2:	4313      	orrs	r3, r2
 8010ee4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	021b      	lsls	r3, r3, #8
 8010eea:	687a      	ldr	r2, [r7, #4]
 8010eec:	3201      	adds	r2, #1
 8010eee:	7812      	ldrb	r2, [r2, #0]
 8010ef0:	4313      	orrs	r3, r2
 8010ef2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8010ef4:	68fb      	ldr	r3, [r7, #12]
 8010ef6:	021b      	lsls	r3, r3, #8
 8010ef8:	687a      	ldr	r2, [r7, #4]
 8010efa:	7812      	ldrb	r2, [r2, #0]
 8010efc:	4313      	orrs	r3, r2
 8010efe:	60fb      	str	r3, [r7, #12]
	return rv;
 8010f00:	68fb      	ldr	r3, [r7, #12]
}
 8010f02:	4618      	mov	r0, r3
 8010f04:	3714      	adds	r7, #20
 8010f06:	46bd      	mov	sp, r7
 8010f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f0c:	4770      	bx	lr

08010f0e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8010f0e:	b480      	push	{r7}
 8010f10:	b083      	sub	sp, #12
 8010f12:	af00      	add	r7, sp, #0
 8010f14:	6078      	str	r0, [r7, #4]
 8010f16:	460b      	mov	r3, r1
 8010f18:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	1c5a      	adds	r2, r3, #1
 8010f1e:	607a      	str	r2, [r7, #4]
 8010f20:	887a      	ldrh	r2, [r7, #2]
 8010f22:	b2d2      	uxtb	r2, r2
 8010f24:	701a      	strb	r2, [r3, #0]
 8010f26:	887b      	ldrh	r3, [r7, #2]
 8010f28:	0a1b      	lsrs	r3, r3, #8
 8010f2a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	1c5a      	adds	r2, r3, #1
 8010f30:	607a      	str	r2, [r7, #4]
 8010f32:	887a      	ldrh	r2, [r7, #2]
 8010f34:	b2d2      	uxtb	r2, r2
 8010f36:	701a      	strb	r2, [r3, #0]
}
 8010f38:	bf00      	nop
 8010f3a:	370c      	adds	r7, #12
 8010f3c:	46bd      	mov	sp, r7
 8010f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f42:	4770      	bx	lr

08010f44 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8010f44:	b480      	push	{r7}
 8010f46:	b083      	sub	sp, #12
 8010f48:	af00      	add	r7, sp, #0
 8010f4a:	6078      	str	r0, [r7, #4]
 8010f4c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	1c5a      	adds	r2, r3, #1
 8010f52:	607a      	str	r2, [r7, #4]
 8010f54:	683a      	ldr	r2, [r7, #0]
 8010f56:	b2d2      	uxtb	r2, r2
 8010f58:	701a      	strb	r2, [r3, #0]
 8010f5a:	683b      	ldr	r3, [r7, #0]
 8010f5c:	0a1b      	lsrs	r3, r3, #8
 8010f5e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	1c5a      	adds	r2, r3, #1
 8010f64:	607a      	str	r2, [r7, #4]
 8010f66:	683a      	ldr	r2, [r7, #0]
 8010f68:	b2d2      	uxtb	r2, r2
 8010f6a:	701a      	strb	r2, [r3, #0]
 8010f6c:	683b      	ldr	r3, [r7, #0]
 8010f6e:	0a1b      	lsrs	r3, r3, #8
 8010f70:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	1c5a      	adds	r2, r3, #1
 8010f76:	607a      	str	r2, [r7, #4]
 8010f78:	683a      	ldr	r2, [r7, #0]
 8010f7a:	b2d2      	uxtb	r2, r2
 8010f7c:	701a      	strb	r2, [r3, #0]
 8010f7e:	683b      	ldr	r3, [r7, #0]
 8010f80:	0a1b      	lsrs	r3, r3, #8
 8010f82:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	1c5a      	adds	r2, r3, #1
 8010f88:	607a      	str	r2, [r7, #4]
 8010f8a:	683a      	ldr	r2, [r7, #0]
 8010f8c:	b2d2      	uxtb	r2, r2
 8010f8e:	701a      	strb	r2, [r3, #0]
}
 8010f90:	bf00      	nop
 8010f92:	370c      	adds	r7, #12
 8010f94:	46bd      	mov	sp, r7
 8010f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f9a:	4770      	bx	lr

08010f9c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8010f9c:	b480      	push	{r7}
 8010f9e:	b087      	sub	sp, #28
 8010fa0:	af00      	add	r7, sp, #0
 8010fa2:	60f8      	str	r0, [r7, #12]
 8010fa4:	60b9      	str	r1, [r7, #8]
 8010fa6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8010fa8:	68fb      	ldr	r3, [r7, #12]
 8010faa:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8010fac:	68bb      	ldr	r3, [r7, #8]
 8010fae:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	d00d      	beq.n	8010fd2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8010fb6:	693a      	ldr	r2, [r7, #16]
 8010fb8:	1c53      	adds	r3, r2, #1
 8010fba:	613b      	str	r3, [r7, #16]
 8010fbc:	697b      	ldr	r3, [r7, #20]
 8010fbe:	1c59      	adds	r1, r3, #1
 8010fc0:	6179      	str	r1, [r7, #20]
 8010fc2:	7812      	ldrb	r2, [r2, #0]
 8010fc4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	3b01      	subs	r3, #1
 8010fca:	607b      	str	r3, [r7, #4]
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d1f1      	bne.n	8010fb6 <mem_cpy+0x1a>
	}
}
 8010fd2:	bf00      	nop
 8010fd4:	371c      	adds	r7, #28
 8010fd6:	46bd      	mov	sp, r7
 8010fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fdc:	4770      	bx	lr

08010fde <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8010fde:	b480      	push	{r7}
 8010fe0:	b087      	sub	sp, #28
 8010fe2:	af00      	add	r7, sp, #0
 8010fe4:	60f8      	str	r0, [r7, #12]
 8010fe6:	60b9      	str	r1, [r7, #8]
 8010fe8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8010fea:	68fb      	ldr	r3, [r7, #12]
 8010fec:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8010fee:	697b      	ldr	r3, [r7, #20]
 8010ff0:	1c5a      	adds	r2, r3, #1
 8010ff2:	617a      	str	r2, [r7, #20]
 8010ff4:	68ba      	ldr	r2, [r7, #8]
 8010ff6:	b2d2      	uxtb	r2, r2
 8010ff8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	3b01      	subs	r3, #1
 8010ffe:	607b      	str	r3, [r7, #4]
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	2b00      	cmp	r3, #0
 8011004:	d1f3      	bne.n	8010fee <mem_set+0x10>
}
 8011006:	bf00      	nop
 8011008:	bf00      	nop
 801100a:	371c      	adds	r7, #28
 801100c:	46bd      	mov	sp, r7
 801100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011012:	4770      	bx	lr

08011014 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8011014:	b480      	push	{r7}
 8011016:	b089      	sub	sp, #36	; 0x24
 8011018:	af00      	add	r7, sp, #0
 801101a:	60f8      	str	r0, [r7, #12]
 801101c:	60b9      	str	r1, [r7, #8]
 801101e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8011020:	68fb      	ldr	r3, [r7, #12]
 8011022:	61fb      	str	r3, [r7, #28]
 8011024:	68bb      	ldr	r3, [r7, #8]
 8011026:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8011028:	2300      	movs	r3, #0
 801102a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 801102c:	69fb      	ldr	r3, [r7, #28]
 801102e:	1c5a      	adds	r2, r3, #1
 8011030:	61fa      	str	r2, [r7, #28]
 8011032:	781b      	ldrb	r3, [r3, #0]
 8011034:	4619      	mov	r1, r3
 8011036:	69bb      	ldr	r3, [r7, #24]
 8011038:	1c5a      	adds	r2, r3, #1
 801103a:	61ba      	str	r2, [r7, #24]
 801103c:	781b      	ldrb	r3, [r3, #0]
 801103e:	1acb      	subs	r3, r1, r3
 8011040:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	3b01      	subs	r3, #1
 8011046:	607b      	str	r3, [r7, #4]
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	2b00      	cmp	r3, #0
 801104c:	d002      	beq.n	8011054 <mem_cmp+0x40>
 801104e:	697b      	ldr	r3, [r7, #20]
 8011050:	2b00      	cmp	r3, #0
 8011052:	d0eb      	beq.n	801102c <mem_cmp+0x18>

	return r;
 8011054:	697b      	ldr	r3, [r7, #20]
}
 8011056:	4618      	mov	r0, r3
 8011058:	3724      	adds	r7, #36	; 0x24
 801105a:	46bd      	mov	sp, r7
 801105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011060:	4770      	bx	lr

08011062 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8011062:	b480      	push	{r7}
 8011064:	b083      	sub	sp, #12
 8011066:	af00      	add	r7, sp, #0
 8011068:	6078      	str	r0, [r7, #4]
 801106a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 801106c:	e002      	b.n	8011074 <chk_chr+0x12>
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	3301      	adds	r3, #1
 8011072:	607b      	str	r3, [r7, #4]
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	781b      	ldrb	r3, [r3, #0]
 8011078:	2b00      	cmp	r3, #0
 801107a:	d005      	beq.n	8011088 <chk_chr+0x26>
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	781b      	ldrb	r3, [r3, #0]
 8011080:	461a      	mov	r2, r3
 8011082:	683b      	ldr	r3, [r7, #0]
 8011084:	4293      	cmp	r3, r2
 8011086:	d1f2      	bne.n	801106e <chk_chr+0xc>
	return *str;
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	781b      	ldrb	r3, [r3, #0]
}
 801108c:	4618      	mov	r0, r3
 801108e:	370c      	adds	r7, #12
 8011090:	46bd      	mov	sp, r7
 8011092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011096:	4770      	bx	lr

08011098 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8011098:	b580      	push	{r7, lr}
 801109a:	b082      	sub	sp, #8
 801109c:	af00      	add	r7, sp, #0
 801109e:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d009      	beq.n	80110ba <lock_fs+0x22>
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	68db      	ldr	r3, [r3, #12]
 80110aa:	4618      	mov	r0, r3
 80110ac:	f003 f8eb 	bl	8014286 <ff_req_grant>
 80110b0:	4603      	mov	r3, r0
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d001      	beq.n	80110ba <lock_fs+0x22>
 80110b6:	2301      	movs	r3, #1
 80110b8:	e000      	b.n	80110bc <lock_fs+0x24>
 80110ba:	2300      	movs	r3, #0
}
 80110bc:	4618      	mov	r0, r3
 80110be:	3708      	adds	r7, #8
 80110c0:	46bd      	mov	sp, r7
 80110c2:	bd80      	pop	{r7, pc}

080110c4 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 80110c4:	b580      	push	{r7, lr}
 80110c6:	b082      	sub	sp, #8
 80110c8:	af00      	add	r7, sp, #0
 80110ca:	6078      	str	r0, [r7, #4]
 80110cc:	460b      	mov	r3, r1
 80110ce:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	d00d      	beq.n	80110f2 <unlock_fs+0x2e>
 80110d6:	78fb      	ldrb	r3, [r7, #3]
 80110d8:	2b0c      	cmp	r3, #12
 80110da:	d00a      	beq.n	80110f2 <unlock_fs+0x2e>
 80110dc:	78fb      	ldrb	r3, [r7, #3]
 80110de:	2b0b      	cmp	r3, #11
 80110e0:	d007      	beq.n	80110f2 <unlock_fs+0x2e>
 80110e2:	78fb      	ldrb	r3, [r7, #3]
 80110e4:	2b0f      	cmp	r3, #15
 80110e6:	d004      	beq.n	80110f2 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	68db      	ldr	r3, [r3, #12]
 80110ec:	4618      	mov	r0, r3
 80110ee:	f003 f8df 	bl	80142b0 <ff_rel_grant>
	}
}
 80110f2:	bf00      	nop
 80110f4:	3708      	adds	r7, #8
 80110f6:	46bd      	mov	sp, r7
 80110f8:	bd80      	pop	{r7, pc}
	...

080110fc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80110fc:	b480      	push	{r7}
 80110fe:	b085      	sub	sp, #20
 8011100:	af00      	add	r7, sp, #0
 8011102:	6078      	str	r0, [r7, #4]
 8011104:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8011106:	2300      	movs	r3, #0
 8011108:	60bb      	str	r3, [r7, #8]
 801110a:	68bb      	ldr	r3, [r7, #8]
 801110c:	60fb      	str	r3, [r7, #12]
 801110e:	e029      	b.n	8011164 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8011110:	4a27      	ldr	r2, [pc, #156]	; (80111b0 <chk_lock+0xb4>)
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	011b      	lsls	r3, r3, #4
 8011116:	4413      	add	r3, r2
 8011118:	681b      	ldr	r3, [r3, #0]
 801111a:	2b00      	cmp	r3, #0
 801111c:	d01d      	beq.n	801115a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801111e:	4a24      	ldr	r2, [pc, #144]	; (80111b0 <chk_lock+0xb4>)
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	011b      	lsls	r3, r3, #4
 8011124:	4413      	add	r3, r2
 8011126:	681a      	ldr	r2, [r3, #0]
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	429a      	cmp	r2, r3
 801112e:	d116      	bne.n	801115e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8011130:	4a1f      	ldr	r2, [pc, #124]	; (80111b0 <chk_lock+0xb4>)
 8011132:	68fb      	ldr	r3, [r7, #12]
 8011134:	011b      	lsls	r3, r3, #4
 8011136:	4413      	add	r3, r2
 8011138:	3304      	adds	r3, #4
 801113a:	681a      	ldr	r2, [r3, #0]
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8011140:	429a      	cmp	r2, r3
 8011142:	d10c      	bne.n	801115e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8011144:	4a1a      	ldr	r2, [pc, #104]	; (80111b0 <chk_lock+0xb4>)
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	011b      	lsls	r3, r3, #4
 801114a:	4413      	add	r3, r2
 801114c:	3308      	adds	r3, #8
 801114e:	681a      	ldr	r2, [r3, #0]
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8011154:	429a      	cmp	r2, r3
 8011156:	d102      	bne.n	801115e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8011158:	e007      	b.n	801116a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 801115a:	2301      	movs	r3, #1
 801115c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 801115e:	68fb      	ldr	r3, [r7, #12]
 8011160:	3301      	adds	r3, #1
 8011162:	60fb      	str	r3, [r7, #12]
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	2b01      	cmp	r3, #1
 8011168:	d9d2      	bls.n	8011110 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	2b02      	cmp	r3, #2
 801116e:	d109      	bne.n	8011184 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8011170:	68bb      	ldr	r3, [r7, #8]
 8011172:	2b00      	cmp	r3, #0
 8011174:	d102      	bne.n	801117c <chk_lock+0x80>
 8011176:	683b      	ldr	r3, [r7, #0]
 8011178:	2b02      	cmp	r3, #2
 801117a:	d101      	bne.n	8011180 <chk_lock+0x84>
 801117c:	2300      	movs	r3, #0
 801117e:	e010      	b.n	80111a2 <chk_lock+0xa6>
 8011180:	2312      	movs	r3, #18
 8011182:	e00e      	b.n	80111a2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8011184:	683b      	ldr	r3, [r7, #0]
 8011186:	2b00      	cmp	r3, #0
 8011188:	d108      	bne.n	801119c <chk_lock+0xa0>
 801118a:	4a09      	ldr	r2, [pc, #36]	; (80111b0 <chk_lock+0xb4>)
 801118c:	68fb      	ldr	r3, [r7, #12]
 801118e:	011b      	lsls	r3, r3, #4
 8011190:	4413      	add	r3, r2
 8011192:	330c      	adds	r3, #12
 8011194:	881b      	ldrh	r3, [r3, #0]
 8011196:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801119a:	d101      	bne.n	80111a0 <chk_lock+0xa4>
 801119c:	2310      	movs	r3, #16
 801119e:	e000      	b.n	80111a2 <chk_lock+0xa6>
 80111a0:	2300      	movs	r3, #0
}
 80111a2:	4618      	mov	r0, r3
 80111a4:	3714      	adds	r7, #20
 80111a6:	46bd      	mov	sp, r7
 80111a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ac:	4770      	bx	lr
 80111ae:	bf00      	nop
 80111b0:	20003920 	.word	0x20003920

080111b4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80111b4:	b480      	push	{r7}
 80111b6:	b083      	sub	sp, #12
 80111b8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80111ba:	2300      	movs	r3, #0
 80111bc:	607b      	str	r3, [r7, #4]
 80111be:	e002      	b.n	80111c6 <enq_lock+0x12>
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	3301      	adds	r3, #1
 80111c4:	607b      	str	r3, [r7, #4]
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	2b01      	cmp	r3, #1
 80111ca:	d806      	bhi.n	80111da <enq_lock+0x26>
 80111cc:	4a09      	ldr	r2, [pc, #36]	; (80111f4 <enq_lock+0x40>)
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	011b      	lsls	r3, r3, #4
 80111d2:	4413      	add	r3, r2
 80111d4:	681b      	ldr	r3, [r3, #0]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d1f2      	bne.n	80111c0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	2b02      	cmp	r3, #2
 80111de:	bf14      	ite	ne
 80111e0:	2301      	movne	r3, #1
 80111e2:	2300      	moveq	r3, #0
 80111e4:	b2db      	uxtb	r3, r3
}
 80111e6:	4618      	mov	r0, r3
 80111e8:	370c      	adds	r7, #12
 80111ea:	46bd      	mov	sp, r7
 80111ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111f0:	4770      	bx	lr
 80111f2:	bf00      	nop
 80111f4:	20003920 	.word	0x20003920

080111f8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80111f8:	b480      	push	{r7}
 80111fa:	b085      	sub	sp, #20
 80111fc:	af00      	add	r7, sp, #0
 80111fe:	6078      	str	r0, [r7, #4]
 8011200:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8011202:	2300      	movs	r3, #0
 8011204:	60fb      	str	r3, [r7, #12]
 8011206:	e01f      	b.n	8011248 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8011208:	4a41      	ldr	r2, [pc, #260]	; (8011310 <inc_lock+0x118>)
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	011b      	lsls	r3, r3, #4
 801120e:	4413      	add	r3, r2
 8011210:	681a      	ldr	r2, [r3, #0]
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	681b      	ldr	r3, [r3, #0]
 8011216:	429a      	cmp	r2, r3
 8011218:	d113      	bne.n	8011242 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801121a:	4a3d      	ldr	r2, [pc, #244]	; (8011310 <inc_lock+0x118>)
 801121c:	68fb      	ldr	r3, [r7, #12]
 801121e:	011b      	lsls	r3, r3, #4
 8011220:	4413      	add	r3, r2
 8011222:	3304      	adds	r3, #4
 8011224:	681a      	ldr	r2, [r3, #0]
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801122a:	429a      	cmp	r2, r3
 801122c:	d109      	bne.n	8011242 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 801122e:	4a38      	ldr	r2, [pc, #224]	; (8011310 <inc_lock+0x118>)
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	011b      	lsls	r3, r3, #4
 8011234:	4413      	add	r3, r2
 8011236:	3308      	adds	r3, #8
 8011238:	681a      	ldr	r2, [r3, #0]
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 801123e:	429a      	cmp	r2, r3
 8011240:	d006      	beq.n	8011250 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	3301      	adds	r3, #1
 8011246:	60fb      	str	r3, [r7, #12]
 8011248:	68fb      	ldr	r3, [r7, #12]
 801124a:	2b01      	cmp	r3, #1
 801124c:	d9dc      	bls.n	8011208 <inc_lock+0x10>
 801124e:	e000      	b.n	8011252 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8011250:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	2b02      	cmp	r3, #2
 8011256:	d132      	bne.n	80112be <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8011258:	2300      	movs	r3, #0
 801125a:	60fb      	str	r3, [r7, #12]
 801125c:	e002      	b.n	8011264 <inc_lock+0x6c>
 801125e:	68fb      	ldr	r3, [r7, #12]
 8011260:	3301      	adds	r3, #1
 8011262:	60fb      	str	r3, [r7, #12]
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	2b01      	cmp	r3, #1
 8011268:	d806      	bhi.n	8011278 <inc_lock+0x80>
 801126a:	4a29      	ldr	r2, [pc, #164]	; (8011310 <inc_lock+0x118>)
 801126c:	68fb      	ldr	r3, [r7, #12]
 801126e:	011b      	lsls	r3, r3, #4
 8011270:	4413      	add	r3, r2
 8011272:	681b      	ldr	r3, [r3, #0]
 8011274:	2b00      	cmp	r3, #0
 8011276:	d1f2      	bne.n	801125e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8011278:	68fb      	ldr	r3, [r7, #12]
 801127a:	2b02      	cmp	r3, #2
 801127c:	d101      	bne.n	8011282 <inc_lock+0x8a>
 801127e:	2300      	movs	r3, #0
 8011280:	e040      	b.n	8011304 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	681a      	ldr	r2, [r3, #0]
 8011286:	4922      	ldr	r1, [pc, #136]	; (8011310 <inc_lock+0x118>)
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	011b      	lsls	r3, r3, #4
 801128c:	440b      	add	r3, r1
 801128e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	689a      	ldr	r2, [r3, #8]
 8011294:	491e      	ldr	r1, [pc, #120]	; (8011310 <inc_lock+0x118>)
 8011296:	68fb      	ldr	r3, [r7, #12]
 8011298:	011b      	lsls	r3, r3, #4
 801129a:	440b      	add	r3, r1
 801129c:	3304      	adds	r3, #4
 801129e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	695a      	ldr	r2, [r3, #20]
 80112a4:	491a      	ldr	r1, [pc, #104]	; (8011310 <inc_lock+0x118>)
 80112a6:	68fb      	ldr	r3, [r7, #12]
 80112a8:	011b      	lsls	r3, r3, #4
 80112aa:	440b      	add	r3, r1
 80112ac:	3308      	adds	r3, #8
 80112ae:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80112b0:	4a17      	ldr	r2, [pc, #92]	; (8011310 <inc_lock+0x118>)
 80112b2:	68fb      	ldr	r3, [r7, #12]
 80112b4:	011b      	lsls	r3, r3, #4
 80112b6:	4413      	add	r3, r2
 80112b8:	330c      	adds	r3, #12
 80112ba:	2200      	movs	r2, #0
 80112bc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80112be:	683b      	ldr	r3, [r7, #0]
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d009      	beq.n	80112d8 <inc_lock+0xe0>
 80112c4:	4a12      	ldr	r2, [pc, #72]	; (8011310 <inc_lock+0x118>)
 80112c6:	68fb      	ldr	r3, [r7, #12]
 80112c8:	011b      	lsls	r3, r3, #4
 80112ca:	4413      	add	r3, r2
 80112cc:	330c      	adds	r3, #12
 80112ce:	881b      	ldrh	r3, [r3, #0]
 80112d0:	2b00      	cmp	r3, #0
 80112d2:	d001      	beq.n	80112d8 <inc_lock+0xe0>
 80112d4:	2300      	movs	r3, #0
 80112d6:	e015      	b.n	8011304 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80112d8:	683b      	ldr	r3, [r7, #0]
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d108      	bne.n	80112f0 <inc_lock+0xf8>
 80112de:	4a0c      	ldr	r2, [pc, #48]	; (8011310 <inc_lock+0x118>)
 80112e0:	68fb      	ldr	r3, [r7, #12]
 80112e2:	011b      	lsls	r3, r3, #4
 80112e4:	4413      	add	r3, r2
 80112e6:	330c      	adds	r3, #12
 80112e8:	881b      	ldrh	r3, [r3, #0]
 80112ea:	3301      	adds	r3, #1
 80112ec:	b29a      	uxth	r2, r3
 80112ee:	e001      	b.n	80112f4 <inc_lock+0xfc>
 80112f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80112f4:	4906      	ldr	r1, [pc, #24]	; (8011310 <inc_lock+0x118>)
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	011b      	lsls	r3, r3, #4
 80112fa:	440b      	add	r3, r1
 80112fc:	330c      	adds	r3, #12
 80112fe:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8011300:	68fb      	ldr	r3, [r7, #12]
 8011302:	3301      	adds	r3, #1
}
 8011304:	4618      	mov	r0, r3
 8011306:	3714      	adds	r7, #20
 8011308:	46bd      	mov	sp, r7
 801130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801130e:	4770      	bx	lr
 8011310:	20003920 	.word	0x20003920

08011314 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8011314:	b480      	push	{r7}
 8011316:	b085      	sub	sp, #20
 8011318:	af00      	add	r7, sp, #0
 801131a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	3b01      	subs	r3, #1
 8011320:	607b      	str	r3, [r7, #4]
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	2b01      	cmp	r3, #1
 8011326:	d825      	bhi.n	8011374 <dec_lock+0x60>
		n = Files[i].ctr;
 8011328:	4a17      	ldr	r2, [pc, #92]	; (8011388 <dec_lock+0x74>)
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	011b      	lsls	r3, r3, #4
 801132e:	4413      	add	r3, r2
 8011330:	330c      	adds	r3, #12
 8011332:	881b      	ldrh	r3, [r3, #0]
 8011334:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8011336:	89fb      	ldrh	r3, [r7, #14]
 8011338:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801133c:	d101      	bne.n	8011342 <dec_lock+0x2e>
 801133e:	2300      	movs	r3, #0
 8011340:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8011342:	89fb      	ldrh	r3, [r7, #14]
 8011344:	2b00      	cmp	r3, #0
 8011346:	d002      	beq.n	801134e <dec_lock+0x3a>
 8011348:	89fb      	ldrh	r3, [r7, #14]
 801134a:	3b01      	subs	r3, #1
 801134c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 801134e:	4a0e      	ldr	r2, [pc, #56]	; (8011388 <dec_lock+0x74>)
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	011b      	lsls	r3, r3, #4
 8011354:	4413      	add	r3, r2
 8011356:	330c      	adds	r3, #12
 8011358:	89fa      	ldrh	r2, [r7, #14]
 801135a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 801135c:	89fb      	ldrh	r3, [r7, #14]
 801135e:	2b00      	cmp	r3, #0
 8011360:	d105      	bne.n	801136e <dec_lock+0x5a>
 8011362:	4a09      	ldr	r2, [pc, #36]	; (8011388 <dec_lock+0x74>)
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	011b      	lsls	r3, r3, #4
 8011368:	4413      	add	r3, r2
 801136a:	2200      	movs	r2, #0
 801136c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 801136e:	2300      	movs	r3, #0
 8011370:	737b      	strb	r3, [r7, #13]
 8011372:	e001      	b.n	8011378 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8011374:	2302      	movs	r3, #2
 8011376:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8011378:	7b7b      	ldrb	r3, [r7, #13]
}
 801137a:	4618      	mov	r0, r3
 801137c:	3714      	adds	r7, #20
 801137e:	46bd      	mov	sp, r7
 8011380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011384:	4770      	bx	lr
 8011386:	bf00      	nop
 8011388:	20003920 	.word	0x20003920

0801138c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 801138c:	b480      	push	{r7}
 801138e:	b085      	sub	sp, #20
 8011390:	af00      	add	r7, sp, #0
 8011392:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8011394:	2300      	movs	r3, #0
 8011396:	60fb      	str	r3, [r7, #12]
 8011398:	e010      	b.n	80113bc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 801139a:	4a0d      	ldr	r2, [pc, #52]	; (80113d0 <clear_lock+0x44>)
 801139c:	68fb      	ldr	r3, [r7, #12]
 801139e:	011b      	lsls	r3, r3, #4
 80113a0:	4413      	add	r3, r2
 80113a2:	681b      	ldr	r3, [r3, #0]
 80113a4:	687a      	ldr	r2, [r7, #4]
 80113a6:	429a      	cmp	r2, r3
 80113a8:	d105      	bne.n	80113b6 <clear_lock+0x2a>
 80113aa:	4a09      	ldr	r2, [pc, #36]	; (80113d0 <clear_lock+0x44>)
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	011b      	lsls	r3, r3, #4
 80113b0:	4413      	add	r3, r2
 80113b2:	2200      	movs	r2, #0
 80113b4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	3301      	adds	r3, #1
 80113ba:	60fb      	str	r3, [r7, #12]
 80113bc:	68fb      	ldr	r3, [r7, #12]
 80113be:	2b01      	cmp	r3, #1
 80113c0:	d9eb      	bls.n	801139a <clear_lock+0xe>
	}
}
 80113c2:	bf00      	nop
 80113c4:	bf00      	nop
 80113c6:	3714      	adds	r7, #20
 80113c8:	46bd      	mov	sp, r7
 80113ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ce:	4770      	bx	lr
 80113d0:	20003920 	.word	0x20003920

080113d4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80113d4:	b580      	push	{r7, lr}
 80113d6:	b086      	sub	sp, #24
 80113d8:	af00      	add	r7, sp, #0
 80113da:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80113dc:	2300      	movs	r3, #0
 80113de:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	78db      	ldrb	r3, [r3, #3]
 80113e4:	2b00      	cmp	r3, #0
 80113e6:	d034      	beq.n	8011452 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80113ec:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	7858      	ldrb	r0, [r3, #1]
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80113f8:	2301      	movs	r3, #1
 80113fa:	697a      	ldr	r2, [r7, #20]
 80113fc:	f7ff fd0e 	bl	8010e1c <disk_write>
 8011400:	4603      	mov	r3, r0
 8011402:	2b00      	cmp	r3, #0
 8011404:	d002      	beq.n	801140c <sync_window+0x38>
			res = FR_DISK_ERR;
 8011406:	2301      	movs	r3, #1
 8011408:	73fb      	strb	r3, [r7, #15]
 801140a:	e022      	b.n	8011452 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	2200      	movs	r2, #0
 8011410:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011416:	697a      	ldr	r2, [r7, #20]
 8011418:	1ad2      	subs	r2, r2, r3
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	69db      	ldr	r3, [r3, #28]
 801141e:	429a      	cmp	r2, r3
 8011420:	d217      	bcs.n	8011452 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	789b      	ldrb	r3, [r3, #2]
 8011426:	613b      	str	r3, [r7, #16]
 8011428:	e010      	b.n	801144c <sync_window+0x78>
					wsect += fs->fsize;
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	69db      	ldr	r3, [r3, #28]
 801142e:	697a      	ldr	r2, [r7, #20]
 8011430:	4413      	add	r3, r2
 8011432:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	7858      	ldrb	r0, [r3, #1]
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 801143e:	2301      	movs	r3, #1
 8011440:	697a      	ldr	r2, [r7, #20]
 8011442:	f7ff fceb 	bl	8010e1c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011446:	693b      	ldr	r3, [r7, #16]
 8011448:	3b01      	subs	r3, #1
 801144a:	613b      	str	r3, [r7, #16]
 801144c:	693b      	ldr	r3, [r7, #16]
 801144e:	2b01      	cmp	r3, #1
 8011450:	d8eb      	bhi.n	801142a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8011452:	7bfb      	ldrb	r3, [r7, #15]
}
 8011454:	4618      	mov	r0, r3
 8011456:	3718      	adds	r7, #24
 8011458:	46bd      	mov	sp, r7
 801145a:	bd80      	pop	{r7, pc}

0801145c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 801145c:	b580      	push	{r7, lr}
 801145e:	b084      	sub	sp, #16
 8011460:	af00      	add	r7, sp, #0
 8011462:	6078      	str	r0, [r7, #4]
 8011464:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8011466:	2300      	movs	r3, #0
 8011468:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801146e:	683a      	ldr	r2, [r7, #0]
 8011470:	429a      	cmp	r2, r3
 8011472:	d01b      	beq.n	80114ac <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8011474:	6878      	ldr	r0, [r7, #4]
 8011476:	f7ff ffad 	bl	80113d4 <sync_window>
 801147a:	4603      	mov	r3, r0
 801147c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 801147e:	7bfb      	ldrb	r3, [r7, #15]
 8011480:	2b00      	cmp	r3, #0
 8011482:	d113      	bne.n	80114ac <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	7858      	ldrb	r0, [r3, #1]
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 801148e:	2301      	movs	r3, #1
 8011490:	683a      	ldr	r2, [r7, #0]
 8011492:	f7ff fca3 	bl	8010ddc <disk_read>
 8011496:	4603      	mov	r3, r0
 8011498:	2b00      	cmp	r3, #0
 801149a:	d004      	beq.n	80114a6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 801149c:	f04f 33ff 	mov.w	r3, #4294967295
 80114a0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80114a2:	2301      	movs	r3, #1
 80114a4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	683a      	ldr	r2, [r7, #0]
 80114aa:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 80114ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80114ae:	4618      	mov	r0, r3
 80114b0:	3710      	adds	r7, #16
 80114b2:	46bd      	mov	sp, r7
 80114b4:	bd80      	pop	{r7, pc}
	...

080114b8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80114b8:	b580      	push	{r7, lr}
 80114ba:	b084      	sub	sp, #16
 80114bc:	af00      	add	r7, sp, #0
 80114be:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80114c0:	6878      	ldr	r0, [r7, #4]
 80114c2:	f7ff ff87 	bl	80113d4 <sync_window>
 80114c6:	4603      	mov	r3, r0
 80114c8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80114ca:	7bfb      	ldrb	r3, [r7, #15]
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d158      	bne.n	8011582 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	781b      	ldrb	r3, [r3, #0]
 80114d4:	2b03      	cmp	r3, #3
 80114d6:	d148      	bne.n	801156a <sync_fs+0xb2>
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	791b      	ldrb	r3, [r3, #4]
 80114dc:	2b01      	cmp	r3, #1
 80114de:	d144      	bne.n	801156a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	3334      	adds	r3, #52	; 0x34
 80114e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80114e8:	2100      	movs	r1, #0
 80114ea:	4618      	mov	r0, r3
 80114ec:	f7ff fd77 	bl	8010fde <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	3334      	adds	r3, #52	; 0x34
 80114f4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80114f8:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80114fc:	4618      	mov	r0, r3
 80114fe:	f7ff fd06 	bl	8010f0e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	3334      	adds	r3, #52	; 0x34
 8011506:	4921      	ldr	r1, [pc, #132]	; (801158c <sync_fs+0xd4>)
 8011508:	4618      	mov	r0, r3
 801150a:	f7ff fd1b 	bl	8010f44 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	3334      	adds	r3, #52	; 0x34
 8011512:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8011516:	491e      	ldr	r1, [pc, #120]	; (8011590 <sync_fs+0xd8>)
 8011518:	4618      	mov	r0, r3
 801151a:	f7ff fd13 	bl	8010f44 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	3334      	adds	r3, #52	; 0x34
 8011522:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	695b      	ldr	r3, [r3, #20]
 801152a:	4619      	mov	r1, r3
 801152c:	4610      	mov	r0, r2
 801152e:	f7ff fd09 	bl	8010f44 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	3334      	adds	r3, #52	; 0x34
 8011536:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	691b      	ldr	r3, [r3, #16]
 801153e:	4619      	mov	r1, r3
 8011540:	4610      	mov	r0, r2
 8011542:	f7ff fcff 	bl	8010f44 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	6a1b      	ldr	r3, [r3, #32]
 801154a:	1c5a      	adds	r2, r3, #1
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	7858      	ldrb	r0, [r3, #1]
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	f103 0134 	add.w	r1, r3, #52	; 0x34
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801155e:	2301      	movs	r3, #1
 8011560:	f7ff fc5c 	bl	8010e1c <disk_write>
			fs->fsi_flag = 0;
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	2200      	movs	r2, #0
 8011568:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	785b      	ldrb	r3, [r3, #1]
 801156e:	2200      	movs	r2, #0
 8011570:	2100      	movs	r1, #0
 8011572:	4618      	mov	r0, r3
 8011574:	f7ff fc72 	bl	8010e5c <disk_ioctl>
 8011578:	4603      	mov	r3, r0
 801157a:	2b00      	cmp	r3, #0
 801157c:	d001      	beq.n	8011582 <sync_fs+0xca>
 801157e:	2301      	movs	r3, #1
 8011580:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8011582:	7bfb      	ldrb	r3, [r7, #15]
}
 8011584:	4618      	mov	r0, r3
 8011586:	3710      	adds	r7, #16
 8011588:	46bd      	mov	sp, r7
 801158a:	bd80      	pop	{r7, pc}
 801158c:	41615252 	.word	0x41615252
 8011590:	61417272 	.word	0x61417272

08011594 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8011594:	b480      	push	{r7}
 8011596:	b083      	sub	sp, #12
 8011598:	af00      	add	r7, sp, #0
 801159a:	6078      	str	r0, [r7, #4]
 801159c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801159e:	683b      	ldr	r3, [r7, #0]
 80115a0:	3b02      	subs	r3, #2
 80115a2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	699b      	ldr	r3, [r3, #24]
 80115a8:	3b02      	subs	r3, #2
 80115aa:	683a      	ldr	r2, [r7, #0]
 80115ac:	429a      	cmp	r2, r3
 80115ae:	d301      	bcc.n	80115b4 <clust2sect+0x20>
 80115b0:	2300      	movs	r3, #0
 80115b2:	e008      	b.n	80115c6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	895b      	ldrh	r3, [r3, #10]
 80115b8:	461a      	mov	r2, r3
 80115ba:	683b      	ldr	r3, [r7, #0]
 80115bc:	fb03 f202 	mul.w	r2, r3, r2
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80115c4:	4413      	add	r3, r2
}
 80115c6:	4618      	mov	r0, r3
 80115c8:	370c      	adds	r7, #12
 80115ca:	46bd      	mov	sp, r7
 80115cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115d0:	4770      	bx	lr

080115d2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80115d2:	b580      	push	{r7, lr}
 80115d4:	b086      	sub	sp, #24
 80115d6:	af00      	add	r7, sp, #0
 80115d8:	6078      	str	r0, [r7, #4]
 80115da:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	681b      	ldr	r3, [r3, #0]
 80115e0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80115e2:	683b      	ldr	r3, [r7, #0]
 80115e4:	2b01      	cmp	r3, #1
 80115e6:	d904      	bls.n	80115f2 <get_fat+0x20>
 80115e8:	693b      	ldr	r3, [r7, #16]
 80115ea:	699b      	ldr	r3, [r3, #24]
 80115ec:	683a      	ldr	r2, [r7, #0]
 80115ee:	429a      	cmp	r2, r3
 80115f0:	d302      	bcc.n	80115f8 <get_fat+0x26>
		val = 1;	/* Internal error */
 80115f2:	2301      	movs	r3, #1
 80115f4:	617b      	str	r3, [r7, #20]
 80115f6:	e08f      	b.n	8011718 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80115f8:	f04f 33ff 	mov.w	r3, #4294967295
 80115fc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80115fe:	693b      	ldr	r3, [r7, #16]
 8011600:	781b      	ldrb	r3, [r3, #0]
 8011602:	2b03      	cmp	r3, #3
 8011604:	d062      	beq.n	80116cc <get_fat+0xfa>
 8011606:	2b03      	cmp	r3, #3
 8011608:	dc7c      	bgt.n	8011704 <get_fat+0x132>
 801160a:	2b01      	cmp	r3, #1
 801160c:	d002      	beq.n	8011614 <get_fat+0x42>
 801160e:	2b02      	cmp	r3, #2
 8011610:	d042      	beq.n	8011698 <get_fat+0xc6>
 8011612:	e077      	b.n	8011704 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8011614:	683b      	ldr	r3, [r7, #0]
 8011616:	60fb      	str	r3, [r7, #12]
 8011618:	68fb      	ldr	r3, [r7, #12]
 801161a:	085b      	lsrs	r3, r3, #1
 801161c:	68fa      	ldr	r2, [r7, #12]
 801161e:	4413      	add	r3, r2
 8011620:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011622:	693b      	ldr	r3, [r7, #16]
 8011624:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011626:	68fb      	ldr	r3, [r7, #12]
 8011628:	0a5b      	lsrs	r3, r3, #9
 801162a:	4413      	add	r3, r2
 801162c:	4619      	mov	r1, r3
 801162e:	6938      	ldr	r0, [r7, #16]
 8011630:	f7ff ff14 	bl	801145c <move_window>
 8011634:	4603      	mov	r3, r0
 8011636:	2b00      	cmp	r3, #0
 8011638:	d167      	bne.n	801170a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	1c5a      	adds	r2, r3, #1
 801163e:	60fa      	str	r2, [r7, #12]
 8011640:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011644:	693a      	ldr	r2, [r7, #16]
 8011646:	4413      	add	r3, r2
 8011648:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801164c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801164e:	693b      	ldr	r3, [r7, #16]
 8011650:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011652:	68fb      	ldr	r3, [r7, #12]
 8011654:	0a5b      	lsrs	r3, r3, #9
 8011656:	4413      	add	r3, r2
 8011658:	4619      	mov	r1, r3
 801165a:	6938      	ldr	r0, [r7, #16]
 801165c:	f7ff fefe 	bl	801145c <move_window>
 8011660:	4603      	mov	r3, r0
 8011662:	2b00      	cmp	r3, #0
 8011664:	d153      	bne.n	801170e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8011666:	68fb      	ldr	r3, [r7, #12]
 8011668:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801166c:	693a      	ldr	r2, [r7, #16]
 801166e:	4413      	add	r3, r2
 8011670:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011674:	021b      	lsls	r3, r3, #8
 8011676:	461a      	mov	r2, r3
 8011678:	68bb      	ldr	r3, [r7, #8]
 801167a:	4313      	orrs	r3, r2
 801167c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801167e:	683b      	ldr	r3, [r7, #0]
 8011680:	f003 0301 	and.w	r3, r3, #1
 8011684:	2b00      	cmp	r3, #0
 8011686:	d002      	beq.n	801168e <get_fat+0xbc>
 8011688:	68bb      	ldr	r3, [r7, #8]
 801168a:	091b      	lsrs	r3, r3, #4
 801168c:	e002      	b.n	8011694 <get_fat+0xc2>
 801168e:	68bb      	ldr	r3, [r7, #8]
 8011690:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011694:	617b      	str	r3, [r7, #20]
			break;
 8011696:	e03f      	b.n	8011718 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011698:	693b      	ldr	r3, [r7, #16]
 801169a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801169c:	683b      	ldr	r3, [r7, #0]
 801169e:	0a1b      	lsrs	r3, r3, #8
 80116a0:	4413      	add	r3, r2
 80116a2:	4619      	mov	r1, r3
 80116a4:	6938      	ldr	r0, [r7, #16]
 80116a6:	f7ff fed9 	bl	801145c <move_window>
 80116aa:	4603      	mov	r3, r0
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d130      	bne.n	8011712 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80116b0:	693b      	ldr	r3, [r7, #16]
 80116b2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80116b6:	683b      	ldr	r3, [r7, #0]
 80116b8:	005b      	lsls	r3, r3, #1
 80116ba:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80116be:	4413      	add	r3, r2
 80116c0:	4618      	mov	r0, r3
 80116c2:	f7ff fbe9 	bl	8010e98 <ld_word>
 80116c6:	4603      	mov	r3, r0
 80116c8:	617b      	str	r3, [r7, #20]
			break;
 80116ca:	e025      	b.n	8011718 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80116cc:	693b      	ldr	r3, [r7, #16]
 80116ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80116d0:	683b      	ldr	r3, [r7, #0]
 80116d2:	09db      	lsrs	r3, r3, #7
 80116d4:	4413      	add	r3, r2
 80116d6:	4619      	mov	r1, r3
 80116d8:	6938      	ldr	r0, [r7, #16]
 80116da:	f7ff febf 	bl	801145c <move_window>
 80116de:	4603      	mov	r3, r0
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d118      	bne.n	8011716 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80116e4:	693b      	ldr	r3, [r7, #16]
 80116e6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80116ea:	683b      	ldr	r3, [r7, #0]
 80116ec:	009b      	lsls	r3, r3, #2
 80116ee:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80116f2:	4413      	add	r3, r2
 80116f4:	4618      	mov	r0, r3
 80116f6:	f7ff fbe7 	bl	8010ec8 <ld_dword>
 80116fa:	4603      	mov	r3, r0
 80116fc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8011700:	617b      	str	r3, [r7, #20]
			break;
 8011702:	e009      	b.n	8011718 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8011704:	2301      	movs	r3, #1
 8011706:	617b      	str	r3, [r7, #20]
 8011708:	e006      	b.n	8011718 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801170a:	bf00      	nop
 801170c:	e004      	b.n	8011718 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801170e:	bf00      	nop
 8011710:	e002      	b.n	8011718 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011712:	bf00      	nop
 8011714:	e000      	b.n	8011718 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011716:	bf00      	nop
		}
	}

	return val;
 8011718:	697b      	ldr	r3, [r7, #20]
}
 801171a:	4618      	mov	r0, r3
 801171c:	3718      	adds	r7, #24
 801171e:	46bd      	mov	sp, r7
 8011720:	bd80      	pop	{r7, pc}

08011722 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8011722:	b590      	push	{r4, r7, lr}
 8011724:	b089      	sub	sp, #36	; 0x24
 8011726:	af00      	add	r7, sp, #0
 8011728:	60f8      	str	r0, [r7, #12]
 801172a:	60b9      	str	r1, [r7, #8]
 801172c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 801172e:	2302      	movs	r3, #2
 8011730:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8011732:	68bb      	ldr	r3, [r7, #8]
 8011734:	2b01      	cmp	r3, #1
 8011736:	f240 80d9 	bls.w	80118ec <put_fat+0x1ca>
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	699b      	ldr	r3, [r3, #24]
 801173e:	68ba      	ldr	r2, [r7, #8]
 8011740:	429a      	cmp	r2, r3
 8011742:	f080 80d3 	bcs.w	80118ec <put_fat+0x1ca>
		switch (fs->fs_type) {
 8011746:	68fb      	ldr	r3, [r7, #12]
 8011748:	781b      	ldrb	r3, [r3, #0]
 801174a:	2b03      	cmp	r3, #3
 801174c:	f000 8096 	beq.w	801187c <put_fat+0x15a>
 8011750:	2b03      	cmp	r3, #3
 8011752:	f300 80cb 	bgt.w	80118ec <put_fat+0x1ca>
 8011756:	2b01      	cmp	r3, #1
 8011758:	d002      	beq.n	8011760 <put_fat+0x3e>
 801175a:	2b02      	cmp	r3, #2
 801175c:	d06e      	beq.n	801183c <put_fat+0x11a>
 801175e:	e0c5      	b.n	80118ec <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8011760:	68bb      	ldr	r3, [r7, #8]
 8011762:	61bb      	str	r3, [r7, #24]
 8011764:	69bb      	ldr	r3, [r7, #24]
 8011766:	085b      	lsrs	r3, r3, #1
 8011768:	69ba      	ldr	r2, [r7, #24]
 801176a:	4413      	add	r3, r2
 801176c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801176e:	68fb      	ldr	r3, [r7, #12]
 8011770:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011772:	69bb      	ldr	r3, [r7, #24]
 8011774:	0a5b      	lsrs	r3, r3, #9
 8011776:	4413      	add	r3, r2
 8011778:	4619      	mov	r1, r3
 801177a:	68f8      	ldr	r0, [r7, #12]
 801177c:	f7ff fe6e 	bl	801145c <move_window>
 8011780:	4603      	mov	r3, r0
 8011782:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011784:	7ffb      	ldrb	r3, [r7, #31]
 8011786:	2b00      	cmp	r3, #0
 8011788:	f040 80a9 	bne.w	80118de <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 801178c:	68fb      	ldr	r3, [r7, #12]
 801178e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011792:	69bb      	ldr	r3, [r7, #24]
 8011794:	1c59      	adds	r1, r3, #1
 8011796:	61b9      	str	r1, [r7, #24]
 8011798:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801179c:	4413      	add	r3, r2
 801179e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80117a0:	68bb      	ldr	r3, [r7, #8]
 80117a2:	f003 0301 	and.w	r3, r3, #1
 80117a6:	2b00      	cmp	r3, #0
 80117a8:	d00d      	beq.n	80117c6 <put_fat+0xa4>
 80117aa:	697b      	ldr	r3, [r7, #20]
 80117ac:	781b      	ldrb	r3, [r3, #0]
 80117ae:	b25b      	sxtb	r3, r3
 80117b0:	f003 030f 	and.w	r3, r3, #15
 80117b4:	b25a      	sxtb	r2, r3
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	b2db      	uxtb	r3, r3
 80117ba:	011b      	lsls	r3, r3, #4
 80117bc:	b25b      	sxtb	r3, r3
 80117be:	4313      	orrs	r3, r2
 80117c0:	b25b      	sxtb	r3, r3
 80117c2:	b2db      	uxtb	r3, r3
 80117c4:	e001      	b.n	80117ca <put_fat+0xa8>
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	b2db      	uxtb	r3, r3
 80117ca:	697a      	ldr	r2, [r7, #20]
 80117cc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80117ce:	68fb      	ldr	r3, [r7, #12]
 80117d0:	2201      	movs	r2, #1
 80117d2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80117d4:	68fb      	ldr	r3, [r7, #12]
 80117d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80117d8:	69bb      	ldr	r3, [r7, #24]
 80117da:	0a5b      	lsrs	r3, r3, #9
 80117dc:	4413      	add	r3, r2
 80117de:	4619      	mov	r1, r3
 80117e0:	68f8      	ldr	r0, [r7, #12]
 80117e2:	f7ff fe3b 	bl	801145c <move_window>
 80117e6:	4603      	mov	r3, r0
 80117e8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80117ea:	7ffb      	ldrb	r3, [r7, #31]
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d178      	bne.n	80118e2 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80117f0:	68fb      	ldr	r3, [r7, #12]
 80117f2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80117f6:	69bb      	ldr	r3, [r7, #24]
 80117f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80117fc:	4413      	add	r3, r2
 80117fe:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8011800:	68bb      	ldr	r3, [r7, #8]
 8011802:	f003 0301 	and.w	r3, r3, #1
 8011806:	2b00      	cmp	r3, #0
 8011808:	d003      	beq.n	8011812 <put_fat+0xf0>
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	091b      	lsrs	r3, r3, #4
 801180e:	b2db      	uxtb	r3, r3
 8011810:	e00e      	b.n	8011830 <put_fat+0x10e>
 8011812:	697b      	ldr	r3, [r7, #20]
 8011814:	781b      	ldrb	r3, [r3, #0]
 8011816:	b25b      	sxtb	r3, r3
 8011818:	f023 030f 	bic.w	r3, r3, #15
 801181c:	b25a      	sxtb	r2, r3
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	0a1b      	lsrs	r3, r3, #8
 8011822:	b25b      	sxtb	r3, r3
 8011824:	f003 030f 	and.w	r3, r3, #15
 8011828:	b25b      	sxtb	r3, r3
 801182a:	4313      	orrs	r3, r2
 801182c:	b25b      	sxtb	r3, r3
 801182e:	b2db      	uxtb	r3, r3
 8011830:	697a      	ldr	r2, [r7, #20]
 8011832:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	2201      	movs	r2, #1
 8011838:	70da      	strb	r2, [r3, #3]
			break;
 801183a:	e057      	b.n	80118ec <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801183c:	68fb      	ldr	r3, [r7, #12]
 801183e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011840:	68bb      	ldr	r3, [r7, #8]
 8011842:	0a1b      	lsrs	r3, r3, #8
 8011844:	4413      	add	r3, r2
 8011846:	4619      	mov	r1, r3
 8011848:	68f8      	ldr	r0, [r7, #12]
 801184a:	f7ff fe07 	bl	801145c <move_window>
 801184e:	4603      	mov	r3, r0
 8011850:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011852:	7ffb      	ldrb	r3, [r7, #31]
 8011854:	2b00      	cmp	r3, #0
 8011856:	d146      	bne.n	80118e6 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8011858:	68fb      	ldr	r3, [r7, #12]
 801185a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801185e:	68bb      	ldr	r3, [r7, #8]
 8011860:	005b      	lsls	r3, r3, #1
 8011862:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8011866:	4413      	add	r3, r2
 8011868:	687a      	ldr	r2, [r7, #4]
 801186a:	b292      	uxth	r2, r2
 801186c:	4611      	mov	r1, r2
 801186e:	4618      	mov	r0, r3
 8011870:	f7ff fb4d 	bl	8010f0e <st_word>
			fs->wflag = 1;
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	2201      	movs	r2, #1
 8011878:	70da      	strb	r2, [r3, #3]
			break;
 801187a:	e037      	b.n	80118ec <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 801187c:	68fb      	ldr	r3, [r7, #12]
 801187e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011880:	68bb      	ldr	r3, [r7, #8]
 8011882:	09db      	lsrs	r3, r3, #7
 8011884:	4413      	add	r3, r2
 8011886:	4619      	mov	r1, r3
 8011888:	68f8      	ldr	r0, [r7, #12]
 801188a:	f7ff fde7 	bl	801145c <move_window>
 801188e:	4603      	mov	r3, r0
 8011890:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011892:	7ffb      	ldrb	r3, [r7, #31]
 8011894:	2b00      	cmp	r3, #0
 8011896:	d128      	bne.n	80118ea <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 801189e:	68fb      	ldr	r3, [r7, #12]
 80118a0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80118a4:	68bb      	ldr	r3, [r7, #8]
 80118a6:	009b      	lsls	r3, r3, #2
 80118a8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80118ac:	4413      	add	r3, r2
 80118ae:	4618      	mov	r0, r3
 80118b0:	f7ff fb0a 	bl	8010ec8 <ld_dword>
 80118b4:	4603      	mov	r3, r0
 80118b6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80118ba:	4323      	orrs	r3, r4
 80118bc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80118c4:	68bb      	ldr	r3, [r7, #8]
 80118c6:	009b      	lsls	r3, r3, #2
 80118c8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80118cc:	4413      	add	r3, r2
 80118ce:	6879      	ldr	r1, [r7, #4]
 80118d0:	4618      	mov	r0, r3
 80118d2:	f7ff fb37 	bl	8010f44 <st_dword>
			fs->wflag = 1;
 80118d6:	68fb      	ldr	r3, [r7, #12]
 80118d8:	2201      	movs	r2, #1
 80118da:	70da      	strb	r2, [r3, #3]
			break;
 80118dc:	e006      	b.n	80118ec <put_fat+0x1ca>
			if (res != FR_OK) break;
 80118de:	bf00      	nop
 80118e0:	e004      	b.n	80118ec <put_fat+0x1ca>
			if (res != FR_OK) break;
 80118e2:	bf00      	nop
 80118e4:	e002      	b.n	80118ec <put_fat+0x1ca>
			if (res != FR_OK) break;
 80118e6:	bf00      	nop
 80118e8:	e000      	b.n	80118ec <put_fat+0x1ca>
			if (res != FR_OK) break;
 80118ea:	bf00      	nop
		}
	}
	return res;
 80118ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80118ee:	4618      	mov	r0, r3
 80118f0:	3724      	adds	r7, #36	; 0x24
 80118f2:	46bd      	mov	sp, r7
 80118f4:	bd90      	pop	{r4, r7, pc}

080118f6 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80118f6:	b580      	push	{r7, lr}
 80118f8:	b088      	sub	sp, #32
 80118fa:	af00      	add	r7, sp, #0
 80118fc:	60f8      	str	r0, [r7, #12]
 80118fe:	60b9      	str	r1, [r7, #8]
 8011900:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8011902:	2300      	movs	r3, #0
 8011904:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801190c:	68bb      	ldr	r3, [r7, #8]
 801190e:	2b01      	cmp	r3, #1
 8011910:	d904      	bls.n	801191c <remove_chain+0x26>
 8011912:	69bb      	ldr	r3, [r7, #24]
 8011914:	699b      	ldr	r3, [r3, #24]
 8011916:	68ba      	ldr	r2, [r7, #8]
 8011918:	429a      	cmp	r2, r3
 801191a:	d301      	bcc.n	8011920 <remove_chain+0x2a>
 801191c:	2302      	movs	r3, #2
 801191e:	e04b      	b.n	80119b8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	2b00      	cmp	r3, #0
 8011924:	d00c      	beq.n	8011940 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8011926:	f04f 32ff 	mov.w	r2, #4294967295
 801192a:	6879      	ldr	r1, [r7, #4]
 801192c:	69b8      	ldr	r0, [r7, #24]
 801192e:	f7ff fef8 	bl	8011722 <put_fat>
 8011932:	4603      	mov	r3, r0
 8011934:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8011936:	7ffb      	ldrb	r3, [r7, #31]
 8011938:	2b00      	cmp	r3, #0
 801193a:	d001      	beq.n	8011940 <remove_chain+0x4a>
 801193c:	7ffb      	ldrb	r3, [r7, #31]
 801193e:	e03b      	b.n	80119b8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8011940:	68b9      	ldr	r1, [r7, #8]
 8011942:	68f8      	ldr	r0, [r7, #12]
 8011944:	f7ff fe45 	bl	80115d2 <get_fat>
 8011948:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 801194a:	697b      	ldr	r3, [r7, #20]
 801194c:	2b00      	cmp	r3, #0
 801194e:	d031      	beq.n	80119b4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8011950:	697b      	ldr	r3, [r7, #20]
 8011952:	2b01      	cmp	r3, #1
 8011954:	d101      	bne.n	801195a <remove_chain+0x64>
 8011956:	2302      	movs	r3, #2
 8011958:	e02e      	b.n	80119b8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 801195a:	697b      	ldr	r3, [r7, #20]
 801195c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011960:	d101      	bne.n	8011966 <remove_chain+0x70>
 8011962:	2301      	movs	r3, #1
 8011964:	e028      	b.n	80119b8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8011966:	2200      	movs	r2, #0
 8011968:	68b9      	ldr	r1, [r7, #8]
 801196a:	69b8      	ldr	r0, [r7, #24]
 801196c:	f7ff fed9 	bl	8011722 <put_fat>
 8011970:	4603      	mov	r3, r0
 8011972:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8011974:	7ffb      	ldrb	r3, [r7, #31]
 8011976:	2b00      	cmp	r3, #0
 8011978:	d001      	beq.n	801197e <remove_chain+0x88>
 801197a:	7ffb      	ldrb	r3, [r7, #31]
 801197c:	e01c      	b.n	80119b8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801197e:	69bb      	ldr	r3, [r7, #24]
 8011980:	695a      	ldr	r2, [r3, #20]
 8011982:	69bb      	ldr	r3, [r7, #24]
 8011984:	699b      	ldr	r3, [r3, #24]
 8011986:	3b02      	subs	r3, #2
 8011988:	429a      	cmp	r2, r3
 801198a:	d20b      	bcs.n	80119a4 <remove_chain+0xae>
			fs->free_clst++;
 801198c:	69bb      	ldr	r3, [r7, #24]
 801198e:	695b      	ldr	r3, [r3, #20]
 8011990:	1c5a      	adds	r2, r3, #1
 8011992:	69bb      	ldr	r3, [r7, #24]
 8011994:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8011996:	69bb      	ldr	r3, [r7, #24]
 8011998:	791b      	ldrb	r3, [r3, #4]
 801199a:	f043 0301 	orr.w	r3, r3, #1
 801199e:	b2da      	uxtb	r2, r3
 80119a0:	69bb      	ldr	r3, [r7, #24]
 80119a2:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80119a4:	697b      	ldr	r3, [r7, #20]
 80119a6:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80119a8:	69bb      	ldr	r3, [r7, #24]
 80119aa:	699b      	ldr	r3, [r3, #24]
 80119ac:	68ba      	ldr	r2, [r7, #8]
 80119ae:	429a      	cmp	r2, r3
 80119b0:	d3c6      	bcc.n	8011940 <remove_chain+0x4a>
 80119b2:	e000      	b.n	80119b6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80119b4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80119b6:	2300      	movs	r3, #0
}
 80119b8:	4618      	mov	r0, r3
 80119ba:	3720      	adds	r7, #32
 80119bc:	46bd      	mov	sp, r7
 80119be:	bd80      	pop	{r7, pc}

080119c0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80119c0:	b580      	push	{r7, lr}
 80119c2:	b088      	sub	sp, #32
 80119c4:	af00      	add	r7, sp, #0
 80119c6:	6078      	str	r0, [r7, #4]
 80119c8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	681b      	ldr	r3, [r3, #0]
 80119ce:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80119d0:	683b      	ldr	r3, [r7, #0]
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	d10d      	bne.n	80119f2 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80119d6:	693b      	ldr	r3, [r7, #16]
 80119d8:	691b      	ldr	r3, [r3, #16]
 80119da:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80119dc:	69bb      	ldr	r3, [r7, #24]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d004      	beq.n	80119ec <create_chain+0x2c>
 80119e2:	693b      	ldr	r3, [r7, #16]
 80119e4:	699b      	ldr	r3, [r3, #24]
 80119e6:	69ba      	ldr	r2, [r7, #24]
 80119e8:	429a      	cmp	r2, r3
 80119ea:	d31b      	bcc.n	8011a24 <create_chain+0x64>
 80119ec:	2301      	movs	r3, #1
 80119ee:	61bb      	str	r3, [r7, #24]
 80119f0:	e018      	b.n	8011a24 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80119f2:	6839      	ldr	r1, [r7, #0]
 80119f4:	6878      	ldr	r0, [r7, #4]
 80119f6:	f7ff fdec 	bl	80115d2 <get_fat>
 80119fa:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	2b01      	cmp	r3, #1
 8011a00:	d801      	bhi.n	8011a06 <create_chain+0x46>
 8011a02:	2301      	movs	r3, #1
 8011a04:	e070      	b.n	8011ae8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8011a06:	68fb      	ldr	r3, [r7, #12]
 8011a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a0c:	d101      	bne.n	8011a12 <create_chain+0x52>
 8011a0e:	68fb      	ldr	r3, [r7, #12]
 8011a10:	e06a      	b.n	8011ae8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8011a12:	693b      	ldr	r3, [r7, #16]
 8011a14:	699b      	ldr	r3, [r3, #24]
 8011a16:	68fa      	ldr	r2, [r7, #12]
 8011a18:	429a      	cmp	r2, r3
 8011a1a:	d201      	bcs.n	8011a20 <create_chain+0x60>
 8011a1c:	68fb      	ldr	r3, [r7, #12]
 8011a1e:	e063      	b.n	8011ae8 <create_chain+0x128>
		scl = clst;
 8011a20:	683b      	ldr	r3, [r7, #0]
 8011a22:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8011a24:	69bb      	ldr	r3, [r7, #24]
 8011a26:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8011a28:	69fb      	ldr	r3, [r7, #28]
 8011a2a:	3301      	adds	r3, #1
 8011a2c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8011a2e:	693b      	ldr	r3, [r7, #16]
 8011a30:	699b      	ldr	r3, [r3, #24]
 8011a32:	69fa      	ldr	r2, [r7, #28]
 8011a34:	429a      	cmp	r2, r3
 8011a36:	d307      	bcc.n	8011a48 <create_chain+0x88>
				ncl = 2;
 8011a38:	2302      	movs	r3, #2
 8011a3a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8011a3c:	69fa      	ldr	r2, [r7, #28]
 8011a3e:	69bb      	ldr	r3, [r7, #24]
 8011a40:	429a      	cmp	r2, r3
 8011a42:	d901      	bls.n	8011a48 <create_chain+0x88>
 8011a44:	2300      	movs	r3, #0
 8011a46:	e04f      	b.n	8011ae8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8011a48:	69f9      	ldr	r1, [r7, #28]
 8011a4a:	6878      	ldr	r0, [r7, #4]
 8011a4c:	f7ff fdc1 	bl	80115d2 <get_fat>
 8011a50:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8011a52:	68fb      	ldr	r3, [r7, #12]
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d00e      	beq.n	8011a76 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8011a58:	68fb      	ldr	r3, [r7, #12]
 8011a5a:	2b01      	cmp	r3, #1
 8011a5c:	d003      	beq.n	8011a66 <create_chain+0xa6>
 8011a5e:	68fb      	ldr	r3, [r7, #12]
 8011a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a64:	d101      	bne.n	8011a6a <create_chain+0xaa>
 8011a66:	68fb      	ldr	r3, [r7, #12]
 8011a68:	e03e      	b.n	8011ae8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8011a6a:	69fa      	ldr	r2, [r7, #28]
 8011a6c:	69bb      	ldr	r3, [r7, #24]
 8011a6e:	429a      	cmp	r2, r3
 8011a70:	d1da      	bne.n	8011a28 <create_chain+0x68>
 8011a72:	2300      	movs	r3, #0
 8011a74:	e038      	b.n	8011ae8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8011a76:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8011a78:	f04f 32ff 	mov.w	r2, #4294967295
 8011a7c:	69f9      	ldr	r1, [r7, #28]
 8011a7e:	6938      	ldr	r0, [r7, #16]
 8011a80:	f7ff fe4f 	bl	8011722 <put_fat>
 8011a84:	4603      	mov	r3, r0
 8011a86:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8011a88:	7dfb      	ldrb	r3, [r7, #23]
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d109      	bne.n	8011aa2 <create_chain+0xe2>
 8011a8e:	683b      	ldr	r3, [r7, #0]
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d006      	beq.n	8011aa2 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8011a94:	69fa      	ldr	r2, [r7, #28]
 8011a96:	6839      	ldr	r1, [r7, #0]
 8011a98:	6938      	ldr	r0, [r7, #16]
 8011a9a:	f7ff fe42 	bl	8011722 <put_fat>
 8011a9e:	4603      	mov	r3, r0
 8011aa0:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8011aa2:	7dfb      	ldrb	r3, [r7, #23]
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	d116      	bne.n	8011ad6 <create_chain+0x116>
		fs->last_clst = ncl;
 8011aa8:	693b      	ldr	r3, [r7, #16]
 8011aaa:	69fa      	ldr	r2, [r7, #28]
 8011aac:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8011aae:	693b      	ldr	r3, [r7, #16]
 8011ab0:	695a      	ldr	r2, [r3, #20]
 8011ab2:	693b      	ldr	r3, [r7, #16]
 8011ab4:	699b      	ldr	r3, [r3, #24]
 8011ab6:	3b02      	subs	r3, #2
 8011ab8:	429a      	cmp	r2, r3
 8011aba:	d804      	bhi.n	8011ac6 <create_chain+0x106>
 8011abc:	693b      	ldr	r3, [r7, #16]
 8011abe:	695b      	ldr	r3, [r3, #20]
 8011ac0:	1e5a      	subs	r2, r3, #1
 8011ac2:	693b      	ldr	r3, [r7, #16]
 8011ac4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8011ac6:	693b      	ldr	r3, [r7, #16]
 8011ac8:	791b      	ldrb	r3, [r3, #4]
 8011aca:	f043 0301 	orr.w	r3, r3, #1
 8011ace:	b2da      	uxtb	r2, r3
 8011ad0:	693b      	ldr	r3, [r7, #16]
 8011ad2:	711a      	strb	r2, [r3, #4]
 8011ad4:	e007      	b.n	8011ae6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8011ad6:	7dfb      	ldrb	r3, [r7, #23]
 8011ad8:	2b01      	cmp	r3, #1
 8011ada:	d102      	bne.n	8011ae2 <create_chain+0x122>
 8011adc:	f04f 33ff 	mov.w	r3, #4294967295
 8011ae0:	e000      	b.n	8011ae4 <create_chain+0x124>
 8011ae2:	2301      	movs	r3, #1
 8011ae4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8011ae6:	69fb      	ldr	r3, [r7, #28]
}
 8011ae8:	4618      	mov	r0, r3
 8011aea:	3720      	adds	r7, #32
 8011aec:	46bd      	mov	sp, r7
 8011aee:	bd80      	pop	{r7, pc}

08011af0 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8011af0:	b480      	push	{r7}
 8011af2:	b087      	sub	sp, #28
 8011af4:	af00      	add	r7, sp, #0
 8011af6:	6078      	str	r0, [r7, #4]
 8011af8:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	681b      	ldr	r3, [r3, #0]
 8011afe:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b04:	3304      	adds	r3, #4
 8011b06:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8011b08:	683b      	ldr	r3, [r7, #0]
 8011b0a:	0a5b      	lsrs	r3, r3, #9
 8011b0c:	68fa      	ldr	r2, [r7, #12]
 8011b0e:	8952      	ldrh	r2, [r2, #10]
 8011b10:	fbb3 f3f2 	udiv	r3, r3, r2
 8011b14:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8011b16:	693b      	ldr	r3, [r7, #16]
 8011b18:	1d1a      	adds	r2, r3, #4
 8011b1a:	613a      	str	r2, [r7, #16]
 8011b1c:	681b      	ldr	r3, [r3, #0]
 8011b1e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8011b20:	68bb      	ldr	r3, [r7, #8]
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d101      	bne.n	8011b2a <clmt_clust+0x3a>
 8011b26:	2300      	movs	r3, #0
 8011b28:	e010      	b.n	8011b4c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8011b2a:	697a      	ldr	r2, [r7, #20]
 8011b2c:	68bb      	ldr	r3, [r7, #8]
 8011b2e:	429a      	cmp	r2, r3
 8011b30:	d307      	bcc.n	8011b42 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8011b32:	697a      	ldr	r2, [r7, #20]
 8011b34:	68bb      	ldr	r3, [r7, #8]
 8011b36:	1ad3      	subs	r3, r2, r3
 8011b38:	617b      	str	r3, [r7, #20]
 8011b3a:	693b      	ldr	r3, [r7, #16]
 8011b3c:	3304      	adds	r3, #4
 8011b3e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8011b40:	e7e9      	b.n	8011b16 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8011b42:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8011b44:	693b      	ldr	r3, [r7, #16]
 8011b46:	681a      	ldr	r2, [r3, #0]
 8011b48:	697b      	ldr	r3, [r7, #20]
 8011b4a:	4413      	add	r3, r2
}
 8011b4c:	4618      	mov	r0, r3
 8011b4e:	371c      	adds	r7, #28
 8011b50:	46bd      	mov	sp, r7
 8011b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b56:	4770      	bx	lr

08011b58 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8011b58:	b580      	push	{r7, lr}
 8011b5a:	b086      	sub	sp, #24
 8011b5c:	af00      	add	r7, sp, #0
 8011b5e:	6078      	str	r0, [r7, #4]
 8011b60:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8011b68:	683b      	ldr	r3, [r7, #0]
 8011b6a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011b6e:	d204      	bcs.n	8011b7a <dir_sdi+0x22>
 8011b70:	683b      	ldr	r3, [r7, #0]
 8011b72:	f003 031f 	and.w	r3, r3, #31
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d001      	beq.n	8011b7e <dir_sdi+0x26>
		return FR_INT_ERR;
 8011b7a:	2302      	movs	r3, #2
 8011b7c:	e063      	b.n	8011c46 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	683a      	ldr	r2, [r7, #0]
 8011b82:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	689b      	ldr	r3, [r3, #8]
 8011b88:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8011b8a:	697b      	ldr	r3, [r7, #20]
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d106      	bne.n	8011b9e <dir_sdi+0x46>
 8011b90:	693b      	ldr	r3, [r7, #16]
 8011b92:	781b      	ldrb	r3, [r3, #0]
 8011b94:	2b02      	cmp	r3, #2
 8011b96:	d902      	bls.n	8011b9e <dir_sdi+0x46>
		clst = fs->dirbase;
 8011b98:	693b      	ldr	r3, [r7, #16]
 8011b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011b9c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8011b9e:	697b      	ldr	r3, [r7, #20]
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d10c      	bne.n	8011bbe <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8011ba4:	683b      	ldr	r3, [r7, #0]
 8011ba6:	095b      	lsrs	r3, r3, #5
 8011ba8:	693a      	ldr	r2, [r7, #16]
 8011baa:	8912      	ldrh	r2, [r2, #8]
 8011bac:	4293      	cmp	r3, r2
 8011bae:	d301      	bcc.n	8011bb4 <dir_sdi+0x5c>
 8011bb0:	2302      	movs	r3, #2
 8011bb2:	e048      	b.n	8011c46 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8011bb4:	693b      	ldr	r3, [r7, #16]
 8011bb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	61da      	str	r2, [r3, #28]
 8011bbc:	e029      	b.n	8011c12 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8011bbe:	693b      	ldr	r3, [r7, #16]
 8011bc0:	895b      	ldrh	r3, [r3, #10]
 8011bc2:	025b      	lsls	r3, r3, #9
 8011bc4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8011bc6:	e019      	b.n	8011bfc <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	6979      	ldr	r1, [r7, #20]
 8011bcc:	4618      	mov	r0, r3
 8011bce:	f7ff fd00 	bl	80115d2 <get_fat>
 8011bd2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8011bd4:	697b      	ldr	r3, [r7, #20]
 8011bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bda:	d101      	bne.n	8011be0 <dir_sdi+0x88>
 8011bdc:	2301      	movs	r3, #1
 8011bde:	e032      	b.n	8011c46 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8011be0:	697b      	ldr	r3, [r7, #20]
 8011be2:	2b01      	cmp	r3, #1
 8011be4:	d904      	bls.n	8011bf0 <dir_sdi+0x98>
 8011be6:	693b      	ldr	r3, [r7, #16]
 8011be8:	699b      	ldr	r3, [r3, #24]
 8011bea:	697a      	ldr	r2, [r7, #20]
 8011bec:	429a      	cmp	r2, r3
 8011bee:	d301      	bcc.n	8011bf4 <dir_sdi+0x9c>
 8011bf0:	2302      	movs	r3, #2
 8011bf2:	e028      	b.n	8011c46 <dir_sdi+0xee>
			ofs -= csz;
 8011bf4:	683a      	ldr	r2, [r7, #0]
 8011bf6:	68fb      	ldr	r3, [r7, #12]
 8011bf8:	1ad3      	subs	r3, r2, r3
 8011bfa:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8011bfc:	683a      	ldr	r2, [r7, #0]
 8011bfe:	68fb      	ldr	r3, [r7, #12]
 8011c00:	429a      	cmp	r2, r3
 8011c02:	d2e1      	bcs.n	8011bc8 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8011c04:	6979      	ldr	r1, [r7, #20]
 8011c06:	6938      	ldr	r0, [r7, #16]
 8011c08:	f7ff fcc4 	bl	8011594 <clust2sect>
 8011c0c:	4602      	mov	r2, r0
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	697a      	ldr	r2, [r7, #20]
 8011c16:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	69db      	ldr	r3, [r3, #28]
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d101      	bne.n	8011c24 <dir_sdi+0xcc>
 8011c20:	2302      	movs	r3, #2
 8011c22:	e010      	b.n	8011c46 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	69da      	ldr	r2, [r3, #28]
 8011c28:	683b      	ldr	r3, [r7, #0]
 8011c2a:	0a5b      	lsrs	r3, r3, #9
 8011c2c:	441a      	add	r2, r3
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8011c32:	693b      	ldr	r3, [r7, #16]
 8011c34:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011c38:	683b      	ldr	r3, [r7, #0]
 8011c3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011c3e:	441a      	add	r2, r3
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8011c44:	2300      	movs	r3, #0
}
 8011c46:	4618      	mov	r0, r3
 8011c48:	3718      	adds	r7, #24
 8011c4a:	46bd      	mov	sp, r7
 8011c4c:	bd80      	pop	{r7, pc}

08011c4e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8011c4e:	b580      	push	{r7, lr}
 8011c50:	b086      	sub	sp, #24
 8011c52:	af00      	add	r7, sp, #0
 8011c54:	6078      	str	r0, [r7, #4]
 8011c56:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	695b      	ldr	r3, [r3, #20]
 8011c62:	3320      	adds	r3, #32
 8011c64:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8011c66:	687b      	ldr	r3, [r7, #4]
 8011c68:	69db      	ldr	r3, [r3, #28]
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d003      	beq.n	8011c76 <dir_next+0x28>
 8011c6e:	68bb      	ldr	r3, [r7, #8]
 8011c70:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011c74:	d301      	bcc.n	8011c7a <dir_next+0x2c>
 8011c76:	2304      	movs	r3, #4
 8011c78:	e0aa      	b.n	8011dd0 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8011c7a:	68bb      	ldr	r3, [r7, #8]
 8011c7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	f040 8098 	bne.w	8011db6 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	69db      	ldr	r3, [r3, #28]
 8011c8a:	1c5a      	adds	r2, r3, #1
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	699b      	ldr	r3, [r3, #24]
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	d10b      	bne.n	8011cb0 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8011c98:	68bb      	ldr	r3, [r7, #8]
 8011c9a:	095b      	lsrs	r3, r3, #5
 8011c9c:	68fa      	ldr	r2, [r7, #12]
 8011c9e:	8912      	ldrh	r2, [r2, #8]
 8011ca0:	4293      	cmp	r3, r2
 8011ca2:	f0c0 8088 	bcc.w	8011db6 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	2200      	movs	r2, #0
 8011caa:	61da      	str	r2, [r3, #28]
 8011cac:	2304      	movs	r3, #4
 8011cae:	e08f      	b.n	8011dd0 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8011cb0:	68bb      	ldr	r3, [r7, #8]
 8011cb2:	0a5b      	lsrs	r3, r3, #9
 8011cb4:	68fa      	ldr	r2, [r7, #12]
 8011cb6:	8952      	ldrh	r2, [r2, #10]
 8011cb8:	3a01      	subs	r2, #1
 8011cba:	4013      	ands	r3, r2
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	d17a      	bne.n	8011db6 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8011cc0:	687a      	ldr	r2, [r7, #4]
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	699b      	ldr	r3, [r3, #24]
 8011cc6:	4619      	mov	r1, r3
 8011cc8:	4610      	mov	r0, r2
 8011cca:	f7ff fc82 	bl	80115d2 <get_fat>
 8011cce:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8011cd0:	697b      	ldr	r3, [r7, #20]
 8011cd2:	2b01      	cmp	r3, #1
 8011cd4:	d801      	bhi.n	8011cda <dir_next+0x8c>
 8011cd6:	2302      	movs	r3, #2
 8011cd8:	e07a      	b.n	8011dd0 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8011cda:	697b      	ldr	r3, [r7, #20]
 8011cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ce0:	d101      	bne.n	8011ce6 <dir_next+0x98>
 8011ce2:	2301      	movs	r3, #1
 8011ce4:	e074      	b.n	8011dd0 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8011ce6:	68fb      	ldr	r3, [r7, #12]
 8011ce8:	699b      	ldr	r3, [r3, #24]
 8011cea:	697a      	ldr	r2, [r7, #20]
 8011cec:	429a      	cmp	r2, r3
 8011cee:	d358      	bcc.n	8011da2 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8011cf0:	683b      	ldr	r3, [r7, #0]
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d104      	bne.n	8011d00 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	2200      	movs	r2, #0
 8011cfa:	61da      	str	r2, [r3, #28]
 8011cfc:	2304      	movs	r3, #4
 8011cfe:	e067      	b.n	8011dd0 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8011d00:	687a      	ldr	r2, [r7, #4]
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	699b      	ldr	r3, [r3, #24]
 8011d06:	4619      	mov	r1, r3
 8011d08:	4610      	mov	r0, r2
 8011d0a:	f7ff fe59 	bl	80119c0 <create_chain>
 8011d0e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8011d10:	697b      	ldr	r3, [r7, #20]
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	d101      	bne.n	8011d1a <dir_next+0xcc>
 8011d16:	2307      	movs	r3, #7
 8011d18:	e05a      	b.n	8011dd0 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8011d1a:	697b      	ldr	r3, [r7, #20]
 8011d1c:	2b01      	cmp	r3, #1
 8011d1e:	d101      	bne.n	8011d24 <dir_next+0xd6>
 8011d20:	2302      	movs	r3, #2
 8011d22:	e055      	b.n	8011dd0 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8011d24:	697b      	ldr	r3, [r7, #20]
 8011d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d2a:	d101      	bne.n	8011d30 <dir_next+0xe2>
 8011d2c:	2301      	movs	r3, #1
 8011d2e:	e04f      	b.n	8011dd0 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8011d30:	68f8      	ldr	r0, [r7, #12]
 8011d32:	f7ff fb4f 	bl	80113d4 <sync_window>
 8011d36:	4603      	mov	r3, r0
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d001      	beq.n	8011d40 <dir_next+0xf2>
 8011d3c:	2301      	movs	r3, #1
 8011d3e:	e047      	b.n	8011dd0 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8011d40:	68fb      	ldr	r3, [r7, #12]
 8011d42:	3334      	adds	r3, #52	; 0x34
 8011d44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011d48:	2100      	movs	r1, #0
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	f7ff f947 	bl	8010fde <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8011d50:	2300      	movs	r3, #0
 8011d52:	613b      	str	r3, [r7, #16]
 8011d54:	6979      	ldr	r1, [r7, #20]
 8011d56:	68f8      	ldr	r0, [r7, #12]
 8011d58:	f7ff fc1c 	bl	8011594 <clust2sect>
 8011d5c:	4602      	mov	r2, r0
 8011d5e:	68fb      	ldr	r3, [r7, #12]
 8011d60:	631a      	str	r2, [r3, #48]	; 0x30
 8011d62:	e012      	b.n	8011d8a <dir_next+0x13c>
						fs->wflag = 1;
 8011d64:	68fb      	ldr	r3, [r7, #12]
 8011d66:	2201      	movs	r2, #1
 8011d68:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8011d6a:	68f8      	ldr	r0, [r7, #12]
 8011d6c:	f7ff fb32 	bl	80113d4 <sync_window>
 8011d70:	4603      	mov	r3, r0
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d001      	beq.n	8011d7a <dir_next+0x12c>
 8011d76:	2301      	movs	r3, #1
 8011d78:	e02a      	b.n	8011dd0 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8011d7a:	693b      	ldr	r3, [r7, #16]
 8011d7c:	3301      	adds	r3, #1
 8011d7e:	613b      	str	r3, [r7, #16]
 8011d80:	68fb      	ldr	r3, [r7, #12]
 8011d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011d84:	1c5a      	adds	r2, r3, #1
 8011d86:	68fb      	ldr	r3, [r7, #12]
 8011d88:	631a      	str	r2, [r3, #48]	; 0x30
 8011d8a:	68fb      	ldr	r3, [r7, #12]
 8011d8c:	895b      	ldrh	r3, [r3, #10]
 8011d8e:	461a      	mov	r2, r3
 8011d90:	693b      	ldr	r3, [r7, #16]
 8011d92:	4293      	cmp	r3, r2
 8011d94:	d3e6      	bcc.n	8011d64 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8011d96:	68fb      	ldr	r3, [r7, #12]
 8011d98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011d9a:	693b      	ldr	r3, [r7, #16]
 8011d9c:	1ad2      	subs	r2, r2, r3
 8011d9e:	68fb      	ldr	r3, [r7, #12]
 8011da0:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	697a      	ldr	r2, [r7, #20]
 8011da6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8011da8:	6979      	ldr	r1, [r7, #20]
 8011daa:	68f8      	ldr	r0, [r7, #12]
 8011dac:	f7ff fbf2 	bl	8011594 <clust2sect>
 8011db0:	4602      	mov	r2, r0
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	68ba      	ldr	r2, [r7, #8]
 8011dba:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8011dbc:	68fb      	ldr	r3, [r7, #12]
 8011dbe:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011dc2:	68bb      	ldr	r3, [r7, #8]
 8011dc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011dc8:	441a      	add	r2, r3
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8011dce:	2300      	movs	r3, #0
}
 8011dd0:	4618      	mov	r0, r3
 8011dd2:	3718      	adds	r7, #24
 8011dd4:	46bd      	mov	sp, r7
 8011dd6:	bd80      	pop	{r7, pc}

08011dd8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8011dd8:	b580      	push	{r7, lr}
 8011dda:	b086      	sub	sp, #24
 8011ddc:	af00      	add	r7, sp, #0
 8011dde:	6078      	str	r0, [r7, #4]
 8011de0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8011de8:	2100      	movs	r1, #0
 8011dea:	6878      	ldr	r0, [r7, #4]
 8011dec:	f7ff feb4 	bl	8011b58 <dir_sdi>
 8011df0:	4603      	mov	r3, r0
 8011df2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011df4:	7dfb      	ldrb	r3, [r7, #23]
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d12b      	bne.n	8011e52 <dir_alloc+0x7a>
		n = 0;
 8011dfa:	2300      	movs	r3, #0
 8011dfc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	69db      	ldr	r3, [r3, #28]
 8011e02:	4619      	mov	r1, r3
 8011e04:	68f8      	ldr	r0, [r7, #12]
 8011e06:	f7ff fb29 	bl	801145c <move_window>
 8011e0a:	4603      	mov	r3, r0
 8011e0c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8011e0e:	7dfb      	ldrb	r3, [r7, #23]
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	d11d      	bne.n	8011e50 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	6a1b      	ldr	r3, [r3, #32]
 8011e18:	781b      	ldrb	r3, [r3, #0]
 8011e1a:	2be5      	cmp	r3, #229	; 0xe5
 8011e1c:	d004      	beq.n	8011e28 <dir_alloc+0x50>
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	6a1b      	ldr	r3, [r3, #32]
 8011e22:	781b      	ldrb	r3, [r3, #0]
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	d107      	bne.n	8011e38 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8011e28:	693b      	ldr	r3, [r7, #16]
 8011e2a:	3301      	adds	r3, #1
 8011e2c:	613b      	str	r3, [r7, #16]
 8011e2e:	693a      	ldr	r2, [r7, #16]
 8011e30:	683b      	ldr	r3, [r7, #0]
 8011e32:	429a      	cmp	r2, r3
 8011e34:	d102      	bne.n	8011e3c <dir_alloc+0x64>
 8011e36:	e00c      	b.n	8011e52 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8011e38:	2300      	movs	r3, #0
 8011e3a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8011e3c:	2101      	movs	r1, #1
 8011e3e:	6878      	ldr	r0, [r7, #4]
 8011e40:	f7ff ff05 	bl	8011c4e <dir_next>
 8011e44:	4603      	mov	r3, r0
 8011e46:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8011e48:	7dfb      	ldrb	r3, [r7, #23]
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d0d7      	beq.n	8011dfe <dir_alloc+0x26>
 8011e4e:	e000      	b.n	8011e52 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8011e50:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8011e52:	7dfb      	ldrb	r3, [r7, #23]
 8011e54:	2b04      	cmp	r3, #4
 8011e56:	d101      	bne.n	8011e5c <dir_alloc+0x84>
 8011e58:	2307      	movs	r3, #7
 8011e5a:	75fb      	strb	r3, [r7, #23]
	return res;
 8011e5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8011e5e:	4618      	mov	r0, r3
 8011e60:	3718      	adds	r7, #24
 8011e62:	46bd      	mov	sp, r7
 8011e64:	bd80      	pop	{r7, pc}

08011e66 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8011e66:	b580      	push	{r7, lr}
 8011e68:	b084      	sub	sp, #16
 8011e6a:	af00      	add	r7, sp, #0
 8011e6c:	6078      	str	r0, [r7, #4]
 8011e6e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8011e70:	683b      	ldr	r3, [r7, #0]
 8011e72:	331a      	adds	r3, #26
 8011e74:	4618      	mov	r0, r3
 8011e76:	f7ff f80f 	bl	8010e98 <ld_word>
 8011e7a:	4603      	mov	r3, r0
 8011e7c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	781b      	ldrb	r3, [r3, #0]
 8011e82:	2b03      	cmp	r3, #3
 8011e84:	d109      	bne.n	8011e9a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8011e86:	683b      	ldr	r3, [r7, #0]
 8011e88:	3314      	adds	r3, #20
 8011e8a:	4618      	mov	r0, r3
 8011e8c:	f7ff f804 	bl	8010e98 <ld_word>
 8011e90:	4603      	mov	r3, r0
 8011e92:	041b      	lsls	r3, r3, #16
 8011e94:	68fa      	ldr	r2, [r7, #12]
 8011e96:	4313      	orrs	r3, r2
 8011e98:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8011e9a:	68fb      	ldr	r3, [r7, #12]
}
 8011e9c:	4618      	mov	r0, r3
 8011e9e:	3710      	adds	r7, #16
 8011ea0:	46bd      	mov	sp, r7
 8011ea2:	bd80      	pop	{r7, pc}

08011ea4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8011ea4:	b580      	push	{r7, lr}
 8011ea6:	b084      	sub	sp, #16
 8011ea8:	af00      	add	r7, sp, #0
 8011eaa:	60f8      	str	r0, [r7, #12]
 8011eac:	60b9      	str	r1, [r7, #8]
 8011eae:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8011eb0:	68bb      	ldr	r3, [r7, #8]
 8011eb2:	331a      	adds	r3, #26
 8011eb4:	687a      	ldr	r2, [r7, #4]
 8011eb6:	b292      	uxth	r2, r2
 8011eb8:	4611      	mov	r1, r2
 8011eba:	4618      	mov	r0, r3
 8011ebc:	f7ff f827 	bl	8010f0e <st_word>
	if (fs->fs_type == FS_FAT32) {
 8011ec0:	68fb      	ldr	r3, [r7, #12]
 8011ec2:	781b      	ldrb	r3, [r3, #0]
 8011ec4:	2b03      	cmp	r3, #3
 8011ec6:	d109      	bne.n	8011edc <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8011ec8:	68bb      	ldr	r3, [r7, #8]
 8011eca:	f103 0214 	add.w	r2, r3, #20
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	0c1b      	lsrs	r3, r3, #16
 8011ed2:	b29b      	uxth	r3, r3
 8011ed4:	4619      	mov	r1, r3
 8011ed6:	4610      	mov	r0, r2
 8011ed8:	f7ff f819 	bl	8010f0e <st_word>
	}
}
 8011edc:	bf00      	nop
 8011ede:	3710      	adds	r7, #16
 8011ee0:	46bd      	mov	sp, r7
 8011ee2:	bd80      	pop	{r7, pc}

08011ee4 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8011ee4:	b580      	push	{r7, lr}
 8011ee6:	b086      	sub	sp, #24
 8011ee8:	af00      	add	r7, sp, #0
 8011eea:	6078      	str	r0, [r7, #4]
 8011eec:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8011eee:	2304      	movs	r3, #4
 8011ef0:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	681b      	ldr	r3, [r3, #0]
 8011ef6:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8011ef8:	e03c      	b.n	8011f74 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	69db      	ldr	r3, [r3, #28]
 8011efe:	4619      	mov	r1, r3
 8011f00:	6938      	ldr	r0, [r7, #16]
 8011f02:	f7ff faab 	bl	801145c <move_window>
 8011f06:	4603      	mov	r3, r0
 8011f08:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8011f0a:	7dfb      	ldrb	r3, [r7, #23]
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d136      	bne.n	8011f7e <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	6a1b      	ldr	r3, [r3, #32]
 8011f14:	781b      	ldrb	r3, [r3, #0]
 8011f16:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8011f18:	7bfb      	ldrb	r3, [r7, #15]
 8011f1a:	2b00      	cmp	r3, #0
 8011f1c:	d102      	bne.n	8011f24 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8011f1e:	2304      	movs	r3, #4
 8011f20:	75fb      	strb	r3, [r7, #23]
 8011f22:	e031      	b.n	8011f88 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	6a1b      	ldr	r3, [r3, #32]
 8011f28:	330b      	adds	r3, #11
 8011f2a:	781b      	ldrb	r3, [r3, #0]
 8011f2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011f30:	73bb      	strb	r3, [r7, #14]
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	7bba      	ldrb	r2, [r7, #14]
 8011f36:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8011f38:	7bfb      	ldrb	r3, [r7, #15]
 8011f3a:	2be5      	cmp	r3, #229	; 0xe5
 8011f3c:	d011      	beq.n	8011f62 <dir_read+0x7e>
 8011f3e:	7bfb      	ldrb	r3, [r7, #15]
 8011f40:	2b2e      	cmp	r3, #46	; 0x2e
 8011f42:	d00e      	beq.n	8011f62 <dir_read+0x7e>
 8011f44:	7bbb      	ldrb	r3, [r7, #14]
 8011f46:	2b0f      	cmp	r3, #15
 8011f48:	d00b      	beq.n	8011f62 <dir_read+0x7e>
 8011f4a:	7bbb      	ldrb	r3, [r7, #14]
 8011f4c:	f023 0320 	bic.w	r3, r3, #32
 8011f50:	2b08      	cmp	r3, #8
 8011f52:	bf0c      	ite	eq
 8011f54:	2301      	moveq	r3, #1
 8011f56:	2300      	movne	r3, #0
 8011f58:	b2db      	uxtb	r3, r3
 8011f5a:	461a      	mov	r2, r3
 8011f5c:	683b      	ldr	r3, [r7, #0]
 8011f5e:	4293      	cmp	r3, r2
 8011f60:	d00f      	beq.n	8011f82 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8011f62:	2100      	movs	r1, #0
 8011f64:	6878      	ldr	r0, [r7, #4]
 8011f66:	f7ff fe72 	bl	8011c4e <dir_next>
 8011f6a:	4603      	mov	r3, r0
 8011f6c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8011f6e:	7dfb      	ldrb	r3, [r7, #23]
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d108      	bne.n	8011f86 <dir_read+0xa2>
	while (dp->sect) {
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	69db      	ldr	r3, [r3, #28]
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d1be      	bne.n	8011efa <dir_read+0x16>
 8011f7c:	e004      	b.n	8011f88 <dir_read+0xa4>
		if (res != FR_OK) break;
 8011f7e:	bf00      	nop
 8011f80:	e002      	b.n	8011f88 <dir_read+0xa4>
				break;
 8011f82:	bf00      	nop
 8011f84:	e000      	b.n	8011f88 <dir_read+0xa4>
		if (res != FR_OK) break;
 8011f86:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8011f88:	7dfb      	ldrb	r3, [r7, #23]
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	d002      	beq.n	8011f94 <dir_read+0xb0>
 8011f8e:	687b      	ldr	r3, [r7, #4]
 8011f90:	2200      	movs	r2, #0
 8011f92:	61da      	str	r2, [r3, #28]
	return res;
 8011f94:	7dfb      	ldrb	r3, [r7, #23]
}
 8011f96:	4618      	mov	r0, r3
 8011f98:	3718      	adds	r7, #24
 8011f9a:	46bd      	mov	sp, r7
 8011f9c:	bd80      	pop	{r7, pc}

08011f9e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8011f9e:	b580      	push	{r7, lr}
 8011fa0:	b086      	sub	sp, #24
 8011fa2:	af00      	add	r7, sp, #0
 8011fa4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8011fa6:	687b      	ldr	r3, [r7, #4]
 8011fa8:	681b      	ldr	r3, [r3, #0]
 8011faa:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8011fac:	2100      	movs	r1, #0
 8011fae:	6878      	ldr	r0, [r7, #4]
 8011fb0:	f7ff fdd2 	bl	8011b58 <dir_sdi>
 8011fb4:	4603      	mov	r3, r0
 8011fb6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8011fb8:	7dfb      	ldrb	r3, [r7, #23]
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d001      	beq.n	8011fc2 <dir_find+0x24>
 8011fbe:	7dfb      	ldrb	r3, [r7, #23]
 8011fc0:	e03e      	b.n	8012040 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	69db      	ldr	r3, [r3, #28]
 8011fc6:	4619      	mov	r1, r3
 8011fc8:	6938      	ldr	r0, [r7, #16]
 8011fca:	f7ff fa47 	bl	801145c <move_window>
 8011fce:	4603      	mov	r3, r0
 8011fd0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8011fd2:	7dfb      	ldrb	r3, [r7, #23]
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d12f      	bne.n	8012038 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	6a1b      	ldr	r3, [r3, #32]
 8011fdc:	781b      	ldrb	r3, [r3, #0]
 8011fde:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8011fe0:	7bfb      	ldrb	r3, [r7, #15]
 8011fe2:	2b00      	cmp	r3, #0
 8011fe4:	d102      	bne.n	8011fec <dir_find+0x4e>
 8011fe6:	2304      	movs	r3, #4
 8011fe8:	75fb      	strb	r3, [r7, #23]
 8011fea:	e028      	b.n	801203e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	6a1b      	ldr	r3, [r3, #32]
 8011ff0:	330b      	adds	r3, #11
 8011ff2:	781b      	ldrb	r3, [r3, #0]
 8011ff4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011ff8:	b2da      	uxtb	r2, r3
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	6a1b      	ldr	r3, [r3, #32]
 8012002:	330b      	adds	r3, #11
 8012004:	781b      	ldrb	r3, [r3, #0]
 8012006:	f003 0308 	and.w	r3, r3, #8
 801200a:	2b00      	cmp	r3, #0
 801200c:	d10a      	bne.n	8012024 <dir_find+0x86>
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	6a18      	ldr	r0, [r3, #32]
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	3324      	adds	r3, #36	; 0x24
 8012016:	220b      	movs	r2, #11
 8012018:	4619      	mov	r1, r3
 801201a:	f7fe fffb 	bl	8011014 <mem_cmp>
 801201e:	4603      	mov	r3, r0
 8012020:	2b00      	cmp	r3, #0
 8012022:	d00b      	beq.n	801203c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8012024:	2100      	movs	r1, #0
 8012026:	6878      	ldr	r0, [r7, #4]
 8012028:	f7ff fe11 	bl	8011c4e <dir_next>
 801202c:	4603      	mov	r3, r0
 801202e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8012030:	7dfb      	ldrb	r3, [r7, #23]
 8012032:	2b00      	cmp	r3, #0
 8012034:	d0c5      	beq.n	8011fc2 <dir_find+0x24>
 8012036:	e002      	b.n	801203e <dir_find+0xa0>
		if (res != FR_OK) break;
 8012038:	bf00      	nop
 801203a:	e000      	b.n	801203e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 801203c:	bf00      	nop

	return res;
 801203e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012040:	4618      	mov	r0, r3
 8012042:	3718      	adds	r7, #24
 8012044:	46bd      	mov	sp, r7
 8012046:	bd80      	pop	{r7, pc}

08012048 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8012048:	b580      	push	{r7, lr}
 801204a:	b084      	sub	sp, #16
 801204c:	af00      	add	r7, sp, #0
 801204e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	681b      	ldr	r3, [r3, #0]
 8012054:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8012056:	2101      	movs	r1, #1
 8012058:	6878      	ldr	r0, [r7, #4]
 801205a:	f7ff febd 	bl	8011dd8 <dir_alloc>
 801205e:	4603      	mov	r3, r0
 8012060:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8012062:	7bfb      	ldrb	r3, [r7, #15]
 8012064:	2b00      	cmp	r3, #0
 8012066:	d11c      	bne.n	80120a2 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	69db      	ldr	r3, [r3, #28]
 801206c:	4619      	mov	r1, r3
 801206e:	68b8      	ldr	r0, [r7, #8]
 8012070:	f7ff f9f4 	bl	801145c <move_window>
 8012074:	4603      	mov	r3, r0
 8012076:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8012078:	7bfb      	ldrb	r3, [r7, #15]
 801207a:	2b00      	cmp	r3, #0
 801207c:	d111      	bne.n	80120a2 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	6a1b      	ldr	r3, [r3, #32]
 8012082:	2220      	movs	r2, #32
 8012084:	2100      	movs	r1, #0
 8012086:	4618      	mov	r0, r3
 8012088:	f7fe ffa9 	bl	8010fde <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	6a18      	ldr	r0, [r3, #32]
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	3324      	adds	r3, #36	; 0x24
 8012094:	220b      	movs	r2, #11
 8012096:	4619      	mov	r1, r3
 8012098:	f7fe ff80 	bl	8010f9c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 801209c:	68bb      	ldr	r3, [r7, #8]
 801209e:	2201      	movs	r2, #1
 80120a0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80120a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80120a4:	4618      	mov	r0, r3
 80120a6:	3710      	adds	r7, #16
 80120a8:	46bd      	mov	sp, r7
 80120aa:	bd80      	pop	{r7, pc}

080120ac <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 80120ac:	b580      	push	{r7, lr}
 80120ae:	b084      	sub	sp, #16
 80120b0:	af00      	add	r7, sp, #0
 80120b2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	681b      	ldr	r3, [r3, #0]
 80120b8:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	69db      	ldr	r3, [r3, #28]
 80120be:	4619      	mov	r1, r3
 80120c0:	68f8      	ldr	r0, [r7, #12]
 80120c2:	f7ff f9cb 	bl	801145c <move_window>
 80120c6:	4603      	mov	r3, r0
 80120c8:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 80120ca:	7afb      	ldrb	r3, [r7, #11]
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	d106      	bne.n	80120de <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	6a1b      	ldr	r3, [r3, #32]
 80120d4:	22e5      	movs	r2, #229	; 0xe5
 80120d6:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 80120d8:	68fb      	ldr	r3, [r7, #12]
 80120da:	2201      	movs	r2, #1
 80120dc:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 80120de:	7afb      	ldrb	r3, [r7, #11]
}
 80120e0:	4618      	mov	r0, r3
 80120e2:	3710      	adds	r7, #16
 80120e4:	46bd      	mov	sp, r7
 80120e6:	bd80      	pop	{r7, pc}

080120e8 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 80120e8:	b580      	push	{r7, lr}
 80120ea:	b086      	sub	sp, #24
 80120ec:	af00      	add	r7, sp, #0
 80120ee:	6078      	str	r0, [r7, #4]
 80120f0:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 80120f2:	683b      	ldr	r3, [r7, #0]
 80120f4:	2200      	movs	r2, #0
 80120f6:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	69db      	ldr	r3, [r3, #28]
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d04e      	beq.n	801219e <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 8012100:	2300      	movs	r3, #0
 8012102:	613b      	str	r3, [r7, #16]
 8012104:	693b      	ldr	r3, [r7, #16]
 8012106:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 8012108:	e021      	b.n	801214e <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 801210a:	687b      	ldr	r3, [r7, #4]
 801210c:	6a1a      	ldr	r2, [r3, #32]
 801210e:	697b      	ldr	r3, [r7, #20]
 8012110:	1c59      	adds	r1, r3, #1
 8012112:	6179      	str	r1, [r7, #20]
 8012114:	4413      	add	r3, r2
 8012116:	781b      	ldrb	r3, [r3, #0]
 8012118:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 801211a:	7bfb      	ldrb	r3, [r7, #15]
 801211c:	2b20      	cmp	r3, #32
 801211e:	d100      	bne.n	8012122 <get_fileinfo+0x3a>
 8012120:	e015      	b.n	801214e <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8012122:	7bfb      	ldrb	r3, [r7, #15]
 8012124:	2b05      	cmp	r3, #5
 8012126:	d101      	bne.n	801212c <get_fileinfo+0x44>
 8012128:	23e5      	movs	r3, #229	; 0xe5
 801212a:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 801212c:	697b      	ldr	r3, [r7, #20]
 801212e:	2b09      	cmp	r3, #9
 8012130:	d106      	bne.n	8012140 <get_fileinfo+0x58>
 8012132:	693b      	ldr	r3, [r7, #16]
 8012134:	1c5a      	adds	r2, r3, #1
 8012136:	613a      	str	r2, [r7, #16]
 8012138:	683a      	ldr	r2, [r7, #0]
 801213a:	4413      	add	r3, r2
 801213c:	222e      	movs	r2, #46	; 0x2e
 801213e:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8012140:	693b      	ldr	r3, [r7, #16]
 8012142:	1c5a      	adds	r2, r3, #1
 8012144:	613a      	str	r2, [r7, #16]
 8012146:	683a      	ldr	r2, [r7, #0]
 8012148:	4413      	add	r3, r2
 801214a:	7bfa      	ldrb	r2, [r7, #15]
 801214c:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 801214e:	697b      	ldr	r3, [r7, #20]
 8012150:	2b0a      	cmp	r3, #10
 8012152:	d9da      	bls.n	801210a <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8012154:	683a      	ldr	r2, [r7, #0]
 8012156:	693b      	ldr	r3, [r7, #16]
 8012158:	4413      	add	r3, r2
 801215a:	3309      	adds	r3, #9
 801215c:	2200      	movs	r2, #0
 801215e:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	6a1b      	ldr	r3, [r3, #32]
 8012164:	7ada      	ldrb	r2, [r3, #11]
 8012166:	683b      	ldr	r3, [r7, #0]
 8012168:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	6a1b      	ldr	r3, [r3, #32]
 801216e:	331c      	adds	r3, #28
 8012170:	4618      	mov	r0, r3
 8012172:	f7fe fea9 	bl	8010ec8 <ld_dword>
 8012176:	4602      	mov	r2, r0
 8012178:	683b      	ldr	r3, [r7, #0]
 801217a:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	6a1b      	ldr	r3, [r3, #32]
 8012180:	3316      	adds	r3, #22
 8012182:	4618      	mov	r0, r3
 8012184:	f7fe fea0 	bl	8010ec8 <ld_dword>
 8012188:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 801218a:	68bb      	ldr	r3, [r7, #8]
 801218c:	b29a      	uxth	r2, r3
 801218e:	683b      	ldr	r3, [r7, #0]
 8012190:	80da      	strh	r2, [r3, #6]
 8012192:	68bb      	ldr	r3, [r7, #8]
 8012194:	0c1b      	lsrs	r3, r3, #16
 8012196:	b29a      	uxth	r2, r3
 8012198:	683b      	ldr	r3, [r7, #0]
 801219a:	809a      	strh	r2, [r3, #4]
 801219c:	e000      	b.n	80121a0 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 801219e:	bf00      	nop
}
 80121a0:	3718      	adds	r7, #24
 80121a2:	46bd      	mov	sp, r7
 80121a4:	bd80      	pop	{r7, pc}
	...

080121a8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80121a8:	b580      	push	{r7, lr}
 80121aa:	b088      	sub	sp, #32
 80121ac:	af00      	add	r7, sp, #0
 80121ae:	6078      	str	r0, [r7, #4]
 80121b0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80121b2:	683b      	ldr	r3, [r7, #0]
 80121b4:	681b      	ldr	r3, [r3, #0]
 80121b6:	60fb      	str	r3, [r7, #12]
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	3324      	adds	r3, #36	; 0x24
 80121bc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80121be:	220b      	movs	r2, #11
 80121c0:	2120      	movs	r1, #32
 80121c2:	68b8      	ldr	r0, [r7, #8]
 80121c4:	f7fe ff0b 	bl	8010fde <mem_set>
	si = i = 0; ni = 8;
 80121c8:	2300      	movs	r3, #0
 80121ca:	613b      	str	r3, [r7, #16]
 80121cc:	693b      	ldr	r3, [r7, #16]
 80121ce:	61fb      	str	r3, [r7, #28]
 80121d0:	2308      	movs	r3, #8
 80121d2:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80121d4:	69fb      	ldr	r3, [r7, #28]
 80121d6:	1c5a      	adds	r2, r3, #1
 80121d8:	61fa      	str	r2, [r7, #28]
 80121da:	68fa      	ldr	r2, [r7, #12]
 80121dc:	4413      	add	r3, r2
 80121de:	781b      	ldrb	r3, [r3, #0]
 80121e0:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80121e2:	7efb      	ldrb	r3, [r7, #27]
 80121e4:	2b20      	cmp	r3, #32
 80121e6:	d94e      	bls.n	8012286 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80121e8:	7efb      	ldrb	r3, [r7, #27]
 80121ea:	2b2f      	cmp	r3, #47	; 0x2f
 80121ec:	d006      	beq.n	80121fc <create_name+0x54>
 80121ee:	7efb      	ldrb	r3, [r7, #27]
 80121f0:	2b5c      	cmp	r3, #92	; 0x5c
 80121f2:	d110      	bne.n	8012216 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80121f4:	e002      	b.n	80121fc <create_name+0x54>
 80121f6:	69fb      	ldr	r3, [r7, #28]
 80121f8:	3301      	adds	r3, #1
 80121fa:	61fb      	str	r3, [r7, #28]
 80121fc:	68fa      	ldr	r2, [r7, #12]
 80121fe:	69fb      	ldr	r3, [r7, #28]
 8012200:	4413      	add	r3, r2
 8012202:	781b      	ldrb	r3, [r3, #0]
 8012204:	2b2f      	cmp	r3, #47	; 0x2f
 8012206:	d0f6      	beq.n	80121f6 <create_name+0x4e>
 8012208:	68fa      	ldr	r2, [r7, #12]
 801220a:	69fb      	ldr	r3, [r7, #28]
 801220c:	4413      	add	r3, r2
 801220e:	781b      	ldrb	r3, [r3, #0]
 8012210:	2b5c      	cmp	r3, #92	; 0x5c
 8012212:	d0f0      	beq.n	80121f6 <create_name+0x4e>
			break;
 8012214:	e038      	b.n	8012288 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8012216:	7efb      	ldrb	r3, [r7, #27]
 8012218:	2b2e      	cmp	r3, #46	; 0x2e
 801221a:	d003      	beq.n	8012224 <create_name+0x7c>
 801221c:	693a      	ldr	r2, [r7, #16]
 801221e:	697b      	ldr	r3, [r7, #20]
 8012220:	429a      	cmp	r2, r3
 8012222:	d30c      	bcc.n	801223e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8012224:	697b      	ldr	r3, [r7, #20]
 8012226:	2b0b      	cmp	r3, #11
 8012228:	d002      	beq.n	8012230 <create_name+0x88>
 801222a:	7efb      	ldrb	r3, [r7, #27]
 801222c:	2b2e      	cmp	r3, #46	; 0x2e
 801222e:	d001      	beq.n	8012234 <create_name+0x8c>
 8012230:	2306      	movs	r3, #6
 8012232:	e044      	b.n	80122be <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8012234:	2308      	movs	r3, #8
 8012236:	613b      	str	r3, [r7, #16]
 8012238:	230b      	movs	r3, #11
 801223a:	617b      	str	r3, [r7, #20]
			continue;
 801223c:	e022      	b.n	8012284 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 801223e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8012242:	2b00      	cmp	r3, #0
 8012244:	da04      	bge.n	8012250 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8012246:	7efb      	ldrb	r3, [r7, #27]
 8012248:	3b80      	subs	r3, #128	; 0x80
 801224a:	4a1f      	ldr	r2, [pc, #124]	; (80122c8 <create_name+0x120>)
 801224c:	5cd3      	ldrb	r3, [r2, r3]
 801224e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8012250:	7efb      	ldrb	r3, [r7, #27]
 8012252:	4619      	mov	r1, r3
 8012254:	481d      	ldr	r0, [pc, #116]	; (80122cc <create_name+0x124>)
 8012256:	f7fe ff04 	bl	8011062 <chk_chr>
 801225a:	4603      	mov	r3, r0
 801225c:	2b00      	cmp	r3, #0
 801225e:	d001      	beq.n	8012264 <create_name+0xbc>
 8012260:	2306      	movs	r3, #6
 8012262:	e02c      	b.n	80122be <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8012264:	7efb      	ldrb	r3, [r7, #27]
 8012266:	2b60      	cmp	r3, #96	; 0x60
 8012268:	d905      	bls.n	8012276 <create_name+0xce>
 801226a:	7efb      	ldrb	r3, [r7, #27]
 801226c:	2b7a      	cmp	r3, #122	; 0x7a
 801226e:	d802      	bhi.n	8012276 <create_name+0xce>
 8012270:	7efb      	ldrb	r3, [r7, #27]
 8012272:	3b20      	subs	r3, #32
 8012274:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8012276:	693b      	ldr	r3, [r7, #16]
 8012278:	1c5a      	adds	r2, r3, #1
 801227a:	613a      	str	r2, [r7, #16]
 801227c:	68ba      	ldr	r2, [r7, #8]
 801227e:	4413      	add	r3, r2
 8012280:	7efa      	ldrb	r2, [r7, #27]
 8012282:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8012284:	e7a6      	b.n	80121d4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8012286:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8012288:	68fa      	ldr	r2, [r7, #12]
 801228a:	69fb      	ldr	r3, [r7, #28]
 801228c:	441a      	add	r2, r3
 801228e:	683b      	ldr	r3, [r7, #0]
 8012290:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8012292:	693b      	ldr	r3, [r7, #16]
 8012294:	2b00      	cmp	r3, #0
 8012296:	d101      	bne.n	801229c <create_name+0xf4>
 8012298:	2306      	movs	r3, #6
 801229a:	e010      	b.n	80122be <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801229c:	68bb      	ldr	r3, [r7, #8]
 801229e:	781b      	ldrb	r3, [r3, #0]
 80122a0:	2be5      	cmp	r3, #229	; 0xe5
 80122a2:	d102      	bne.n	80122aa <create_name+0x102>
 80122a4:	68bb      	ldr	r3, [r7, #8]
 80122a6:	2205      	movs	r2, #5
 80122a8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80122aa:	7efb      	ldrb	r3, [r7, #27]
 80122ac:	2b20      	cmp	r3, #32
 80122ae:	d801      	bhi.n	80122b4 <create_name+0x10c>
 80122b0:	2204      	movs	r2, #4
 80122b2:	e000      	b.n	80122b6 <create_name+0x10e>
 80122b4:	2200      	movs	r2, #0
 80122b6:	68bb      	ldr	r3, [r7, #8]
 80122b8:	330b      	adds	r3, #11
 80122ba:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80122bc:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80122be:	4618      	mov	r0, r3
 80122c0:	3720      	adds	r7, #32
 80122c2:	46bd      	mov	sp, r7
 80122c4:	bd80      	pop	{r7, pc}
 80122c6:	bf00      	nop
 80122c8:	0801dab4 	.word	0x0801dab4
 80122cc:	0801d278 	.word	0x0801d278

080122d0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80122d0:	b580      	push	{r7, lr}
 80122d2:	b086      	sub	sp, #24
 80122d4:	af00      	add	r7, sp, #0
 80122d6:	6078      	str	r0, [r7, #4]
 80122d8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80122de:	693b      	ldr	r3, [r7, #16]
 80122e0:	681b      	ldr	r3, [r3, #0]
 80122e2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80122e4:	e002      	b.n	80122ec <follow_path+0x1c>
 80122e6:	683b      	ldr	r3, [r7, #0]
 80122e8:	3301      	adds	r3, #1
 80122ea:	603b      	str	r3, [r7, #0]
 80122ec:	683b      	ldr	r3, [r7, #0]
 80122ee:	781b      	ldrb	r3, [r3, #0]
 80122f0:	2b2f      	cmp	r3, #47	; 0x2f
 80122f2:	d0f8      	beq.n	80122e6 <follow_path+0x16>
 80122f4:	683b      	ldr	r3, [r7, #0]
 80122f6:	781b      	ldrb	r3, [r3, #0]
 80122f8:	2b5c      	cmp	r3, #92	; 0x5c
 80122fa:	d0f4      	beq.n	80122e6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80122fc:	693b      	ldr	r3, [r7, #16]
 80122fe:	2200      	movs	r2, #0
 8012300:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8012302:	683b      	ldr	r3, [r7, #0]
 8012304:	781b      	ldrb	r3, [r3, #0]
 8012306:	2b1f      	cmp	r3, #31
 8012308:	d80a      	bhi.n	8012320 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	2280      	movs	r2, #128	; 0x80
 801230e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8012312:	2100      	movs	r1, #0
 8012314:	6878      	ldr	r0, [r7, #4]
 8012316:	f7ff fc1f 	bl	8011b58 <dir_sdi>
 801231a:	4603      	mov	r3, r0
 801231c:	75fb      	strb	r3, [r7, #23]
 801231e:	e043      	b.n	80123a8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8012320:	463b      	mov	r3, r7
 8012322:	4619      	mov	r1, r3
 8012324:	6878      	ldr	r0, [r7, #4]
 8012326:	f7ff ff3f 	bl	80121a8 <create_name>
 801232a:	4603      	mov	r3, r0
 801232c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801232e:	7dfb      	ldrb	r3, [r7, #23]
 8012330:	2b00      	cmp	r3, #0
 8012332:	d134      	bne.n	801239e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8012334:	6878      	ldr	r0, [r7, #4]
 8012336:	f7ff fe32 	bl	8011f9e <dir_find>
 801233a:	4603      	mov	r3, r0
 801233c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012344:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8012346:	7dfb      	ldrb	r3, [r7, #23]
 8012348:	2b00      	cmp	r3, #0
 801234a:	d00a      	beq.n	8012362 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 801234c:	7dfb      	ldrb	r3, [r7, #23]
 801234e:	2b04      	cmp	r3, #4
 8012350:	d127      	bne.n	80123a2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8012352:	7afb      	ldrb	r3, [r7, #11]
 8012354:	f003 0304 	and.w	r3, r3, #4
 8012358:	2b00      	cmp	r3, #0
 801235a:	d122      	bne.n	80123a2 <follow_path+0xd2>
 801235c:	2305      	movs	r3, #5
 801235e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8012360:	e01f      	b.n	80123a2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012362:	7afb      	ldrb	r3, [r7, #11]
 8012364:	f003 0304 	and.w	r3, r3, #4
 8012368:	2b00      	cmp	r3, #0
 801236a:	d11c      	bne.n	80123a6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801236c:	693b      	ldr	r3, [r7, #16]
 801236e:	799b      	ldrb	r3, [r3, #6]
 8012370:	f003 0310 	and.w	r3, r3, #16
 8012374:	2b00      	cmp	r3, #0
 8012376:	d102      	bne.n	801237e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8012378:	2305      	movs	r3, #5
 801237a:	75fb      	strb	r3, [r7, #23]
 801237c:	e014      	b.n	80123a8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	695b      	ldr	r3, [r3, #20]
 8012388:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801238c:	4413      	add	r3, r2
 801238e:	4619      	mov	r1, r3
 8012390:	68f8      	ldr	r0, [r7, #12]
 8012392:	f7ff fd68 	bl	8011e66 <ld_clust>
 8012396:	4602      	mov	r2, r0
 8012398:	693b      	ldr	r3, [r7, #16]
 801239a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801239c:	e7c0      	b.n	8012320 <follow_path+0x50>
			if (res != FR_OK) break;
 801239e:	bf00      	nop
 80123a0:	e002      	b.n	80123a8 <follow_path+0xd8>
				break;
 80123a2:	bf00      	nop
 80123a4:	e000      	b.n	80123a8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80123a6:	bf00      	nop
			}
		}
	}

	return res;
 80123a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80123aa:	4618      	mov	r0, r3
 80123ac:	3718      	adds	r7, #24
 80123ae:	46bd      	mov	sp, r7
 80123b0:	bd80      	pop	{r7, pc}

080123b2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80123b2:	b480      	push	{r7}
 80123b4:	b087      	sub	sp, #28
 80123b6:	af00      	add	r7, sp, #0
 80123b8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80123ba:	f04f 33ff 	mov.w	r3, #4294967295
 80123be:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	681b      	ldr	r3, [r3, #0]
 80123c4:	2b00      	cmp	r3, #0
 80123c6:	d031      	beq.n	801242c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	681b      	ldr	r3, [r3, #0]
 80123cc:	617b      	str	r3, [r7, #20]
 80123ce:	e002      	b.n	80123d6 <get_ldnumber+0x24>
 80123d0:	697b      	ldr	r3, [r7, #20]
 80123d2:	3301      	adds	r3, #1
 80123d4:	617b      	str	r3, [r7, #20]
 80123d6:	697b      	ldr	r3, [r7, #20]
 80123d8:	781b      	ldrb	r3, [r3, #0]
 80123da:	2b20      	cmp	r3, #32
 80123dc:	d903      	bls.n	80123e6 <get_ldnumber+0x34>
 80123de:	697b      	ldr	r3, [r7, #20]
 80123e0:	781b      	ldrb	r3, [r3, #0]
 80123e2:	2b3a      	cmp	r3, #58	; 0x3a
 80123e4:	d1f4      	bne.n	80123d0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80123e6:	697b      	ldr	r3, [r7, #20]
 80123e8:	781b      	ldrb	r3, [r3, #0]
 80123ea:	2b3a      	cmp	r3, #58	; 0x3a
 80123ec:	d11c      	bne.n	8012428 <get_ldnumber+0x76>
			tp = *path;
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	681b      	ldr	r3, [r3, #0]
 80123f2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80123f4:	68fb      	ldr	r3, [r7, #12]
 80123f6:	1c5a      	adds	r2, r3, #1
 80123f8:	60fa      	str	r2, [r7, #12]
 80123fa:	781b      	ldrb	r3, [r3, #0]
 80123fc:	3b30      	subs	r3, #48	; 0x30
 80123fe:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8012400:	68bb      	ldr	r3, [r7, #8]
 8012402:	2b09      	cmp	r3, #9
 8012404:	d80e      	bhi.n	8012424 <get_ldnumber+0x72>
 8012406:	68fa      	ldr	r2, [r7, #12]
 8012408:	697b      	ldr	r3, [r7, #20]
 801240a:	429a      	cmp	r2, r3
 801240c:	d10a      	bne.n	8012424 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801240e:	68bb      	ldr	r3, [r7, #8]
 8012410:	2b00      	cmp	r3, #0
 8012412:	d107      	bne.n	8012424 <get_ldnumber+0x72>
					vol = (int)i;
 8012414:	68bb      	ldr	r3, [r7, #8]
 8012416:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8012418:	697b      	ldr	r3, [r7, #20]
 801241a:	3301      	adds	r3, #1
 801241c:	617b      	str	r3, [r7, #20]
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	697a      	ldr	r2, [r7, #20]
 8012422:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8012424:	693b      	ldr	r3, [r7, #16]
 8012426:	e002      	b.n	801242e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8012428:	2300      	movs	r3, #0
 801242a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 801242c:	693b      	ldr	r3, [r7, #16]
}
 801242e:	4618      	mov	r0, r3
 8012430:	371c      	adds	r7, #28
 8012432:	46bd      	mov	sp, r7
 8012434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012438:	4770      	bx	lr
	...

0801243c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 801243c:	b580      	push	{r7, lr}
 801243e:	b082      	sub	sp, #8
 8012440:	af00      	add	r7, sp, #0
 8012442:	6078      	str	r0, [r7, #4]
 8012444:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	2200      	movs	r2, #0
 801244a:	70da      	strb	r2, [r3, #3]
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	f04f 32ff 	mov.w	r2, #4294967295
 8012452:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8012454:	6839      	ldr	r1, [r7, #0]
 8012456:	6878      	ldr	r0, [r7, #4]
 8012458:	f7ff f800 	bl	801145c <move_window>
 801245c:	4603      	mov	r3, r0
 801245e:	2b00      	cmp	r3, #0
 8012460:	d001      	beq.n	8012466 <check_fs+0x2a>
 8012462:	2304      	movs	r3, #4
 8012464:	e038      	b.n	80124d8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	3334      	adds	r3, #52	; 0x34
 801246a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801246e:	4618      	mov	r0, r3
 8012470:	f7fe fd12 	bl	8010e98 <ld_word>
 8012474:	4603      	mov	r3, r0
 8012476:	461a      	mov	r2, r3
 8012478:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801247c:	429a      	cmp	r2, r3
 801247e:	d001      	beq.n	8012484 <check_fs+0x48>
 8012480:	2303      	movs	r3, #3
 8012482:	e029      	b.n	80124d8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801248a:	2be9      	cmp	r3, #233	; 0xe9
 801248c:	d009      	beq.n	80124a2 <check_fs+0x66>
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8012494:	2beb      	cmp	r3, #235	; 0xeb
 8012496:	d11e      	bne.n	80124d6 <check_fs+0x9a>
 8012498:	687b      	ldr	r3, [r7, #4]
 801249a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801249e:	2b90      	cmp	r3, #144	; 0x90
 80124a0:	d119      	bne.n	80124d6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	3334      	adds	r3, #52	; 0x34
 80124a6:	3336      	adds	r3, #54	; 0x36
 80124a8:	4618      	mov	r0, r3
 80124aa:	f7fe fd0d 	bl	8010ec8 <ld_dword>
 80124ae:	4603      	mov	r3, r0
 80124b0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80124b4:	4a0a      	ldr	r2, [pc, #40]	; (80124e0 <check_fs+0xa4>)
 80124b6:	4293      	cmp	r3, r2
 80124b8:	d101      	bne.n	80124be <check_fs+0x82>
 80124ba:	2300      	movs	r3, #0
 80124bc:	e00c      	b.n	80124d8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	3334      	adds	r3, #52	; 0x34
 80124c2:	3352      	adds	r3, #82	; 0x52
 80124c4:	4618      	mov	r0, r3
 80124c6:	f7fe fcff 	bl	8010ec8 <ld_dword>
 80124ca:	4603      	mov	r3, r0
 80124cc:	4a05      	ldr	r2, [pc, #20]	; (80124e4 <check_fs+0xa8>)
 80124ce:	4293      	cmp	r3, r2
 80124d0:	d101      	bne.n	80124d6 <check_fs+0x9a>
 80124d2:	2300      	movs	r3, #0
 80124d4:	e000      	b.n	80124d8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80124d6:	2302      	movs	r3, #2
}
 80124d8:	4618      	mov	r0, r3
 80124da:	3708      	adds	r7, #8
 80124dc:	46bd      	mov	sp, r7
 80124de:	bd80      	pop	{r7, pc}
 80124e0:	00544146 	.word	0x00544146
 80124e4:	33544146 	.word	0x33544146

080124e8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80124e8:	b580      	push	{r7, lr}
 80124ea:	b096      	sub	sp, #88	; 0x58
 80124ec:	af00      	add	r7, sp, #0
 80124ee:	60f8      	str	r0, [r7, #12]
 80124f0:	60b9      	str	r1, [r7, #8]
 80124f2:	4613      	mov	r3, r2
 80124f4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80124f6:	68bb      	ldr	r3, [r7, #8]
 80124f8:	2200      	movs	r2, #0
 80124fa:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80124fc:	68f8      	ldr	r0, [r7, #12]
 80124fe:	f7ff ff58 	bl	80123b2 <get_ldnumber>
 8012502:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8012504:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012506:	2b00      	cmp	r3, #0
 8012508:	da01      	bge.n	801250e <find_volume+0x26>
 801250a:	230b      	movs	r3, #11
 801250c:	e235      	b.n	801297a <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801250e:	4aa5      	ldr	r2, [pc, #660]	; (80127a4 <find_volume+0x2bc>)
 8012510:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012512:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012516:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8012518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801251a:	2b00      	cmp	r3, #0
 801251c:	d101      	bne.n	8012522 <find_volume+0x3a>
 801251e:	230c      	movs	r3, #12
 8012520:	e22b      	b.n	801297a <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 8012522:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012524:	f7fe fdb8 	bl	8011098 <lock_fs>
 8012528:	4603      	mov	r3, r0
 801252a:	2b00      	cmp	r3, #0
 801252c:	d101      	bne.n	8012532 <find_volume+0x4a>
 801252e:	230f      	movs	r3, #15
 8012530:	e223      	b.n	801297a <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 8012532:	68bb      	ldr	r3, [r7, #8]
 8012534:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012536:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8012538:	79fb      	ldrb	r3, [r7, #7]
 801253a:	f023 0301 	bic.w	r3, r3, #1
 801253e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8012540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012542:	781b      	ldrb	r3, [r3, #0]
 8012544:	2b00      	cmp	r3, #0
 8012546:	d01a      	beq.n	801257e <find_volume+0x96>
		stat = disk_status(fs->drv);
 8012548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801254a:	785b      	ldrb	r3, [r3, #1]
 801254c:	4618      	mov	r0, r3
 801254e:	f7fe fc05 	bl	8010d5c <disk_status>
 8012552:	4603      	mov	r3, r0
 8012554:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8012558:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801255c:	f003 0301 	and.w	r3, r3, #1
 8012560:	2b00      	cmp	r3, #0
 8012562:	d10c      	bne.n	801257e <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8012564:	79fb      	ldrb	r3, [r7, #7]
 8012566:	2b00      	cmp	r3, #0
 8012568:	d007      	beq.n	801257a <find_volume+0x92>
 801256a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801256e:	f003 0304 	and.w	r3, r3, #4
 8012572:	2b00      	cmp	r3, #0
 8012574:	d001      	beq.n	801257a <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8012576:	230a      	movs	r3, #10
 8012578:	e1ff      	b.n	801297a <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 801257a:	2300      	movs	r3, #0
 801257c:	e1fd      	b.n	801297a <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801257e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012580:	2200      	movs	r2, #0
 8012582:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8012584:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012586:	b2da      	uxtb	r2, r3
 8012588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801258a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801258c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801258e:	785b      	ldrb	r3, [r3, #1]
 8012590:	4618      	mov	r0, r3
 8012592:	f7fe fbfd 	bl	8010d90 <disk_initialize>
 8012596:	4603      	mov	r3, r0
 8012598:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801259c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80125a0:	f003 0301 	and.w	r3, r3, #1
 80125a4:	2b00      	cmp	r3, #0
 80125a6:	d001      	beq.n	80125ac <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80125a8:	2303      	movs	r3, #3
 80125aa:	e1e6      	b.n	801297a <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80125ac:	79fb      	ldrb	r3, [r7, #7]
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	d007      	beq.n	80125c2 <find_volume+0xda>
 80125b2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80125b6:	f003 0304 	and.w	r3, r3, #4
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d001      	beq.n	80125c2 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 80125be:	230a      	movs	r3, #10
 80125c0:	e1db      	b.n	801297a <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80125c2:	2300      	movs	r3, #0
 80125c4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80125c6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80125c8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80125ca:	f7ff ff37 	bl	801243c <check_fs>
 80125ce:	4603      	mov	r3, r0
 80125d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80125d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80125d8:	2b02      	cmp	r3, #2
 80125da:	d149      	bne.n	8012670 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80125dc:	2300      	movs	r3, #0
 80125de:	643b      	str	r3, [r7, #64]	; 0x40
 80125e0:	e01e      	b.n	8012620 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80125e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80125e4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80125e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80125ea:	011b      	lsls	r3, r3, #4
 80125ec:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80125f0:	4413      	add	r3, r2
 80125f2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80125f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80125f6:	3304      	adds	r3, #4
 80125f8:	781b      	ldrb	r3, [r3, #0]
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d006      	beq.n	801260c <find_volume+0x124>
 80125fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012600:	3308      	adds	r3, #8
 8012602:	4618      	mov	r0, r3
 8012604:	f7fe fc60 	bl	8010ec8 <ld_dword>
 8012608:	4602      	mov	r2, r0
 801260a:	e000      	b.n	801260e <find_volume+0x126>
 801260c:	2200      	movs	r2, #0
 801260e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012610:	009b      	lsls	r3, r3, #2
 8012612:	3358      	adds	r3, #88	; 0x58
 8012614:	443b      	add	r3, r7
 8012616:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801261a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801261c:	3301      	adds	r3, #1
 801261e:	643b      	str	r3, [r7, #64]	; 0x40
 8012620:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012622:	2b03      	cmp	r3, #3
 8012624:	d9dd      	bls.n	80125e2 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8012626:	2300      	movs	r3, #0
 8012628:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 801262a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801262c:	2b00      	cmp	r3, #0
 801262e:	d002      	beq.n	8012636 <find_volume+0x14e>
 8012630:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012632:	3b01      	subs	r3, #1
 8012634:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8012636:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012638:	009b      	lsls	r3, r3, #2
 801263a:	3358      	adds	r3, #88	; 0x58
 801263c:	443b      	add	r3, r7
 801263e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8012642:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8012644:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012646:	2b00      	cmp	r3, #0
 8012648:	d005      	beq.n	8012656 <find_volume+0x16e>
 801264a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801264c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801264e:	f7ff fef5 	bl	801243c <check_fs>
 8012652:	4603      	mov	r3, r0
 8012654:	e000      	b.n	8012658 <find_volume+0x170>
 8012656:	2303      	movs	r3, #3
 8012658:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801265c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012660:	2b01      	cmp	r3, #1
 8012662:	d905      	bls.n	8012670 <find_volume+0x188>
 8012664:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012666:	3301      	adds	r3, #1
 8012668:	643b      	str	r3, [r7, #64]	; 0x40
 801266a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801266c:	2b03      	cmp	r3, #3
 801266e:	d9e2      	bls.n	8012636 <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8012670:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012674:	2b04      	cmp	r3, #4
 8012676:	d101      	bne.n	801267c <find_volume+0x194>
 8012678:	2301      	movs	r3, #1
 801267a:	e17e      	b.n	801297a <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 801267c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012680:	2b01      	cmp	r3, #1
 8012682:	d901      	bls.n	8012688 <find_volume+0x1a0>
 8012684:	230d      	movs	r3, #13
 8012686:	e178      	b.n	801297a <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8012688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801268a:	3334      	adds	r3, #52	; 0x34
 801268c:	330b      	adds	r3, #11
 801268e:	4618      	mov	r0, r3
 8012690:	f7fe fc02 	bl	8010e98 <ld_word>
 8012694:	4603      	mov	r3, r0
 8012696:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801269a:	d001      	beq.n	80126a0 <find_volume+0x1b8>
 801269c:	230d      	movs	r3, #13
 801269e:	e16c      	b.n	801297a <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80126a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126a2:	3334      	adds	r3, #52	; 0x34
 80126a4:	3316      	adds	r3, #22
 80126a6:	4618      	mov	r0, r3
 80126a8:	f7fe fbf6 	bl	8010e98 <ld_word>
 80126ac:	4603      	mov	r3, r0
 80126ae:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80126b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d106      	bne.n	80126c4 <find_volume+0x1dc>
 80126b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126b8:	3334      	adds	r3, #52	; 0x34
 80126ba:	3324      	adds	r3, #36	; 0x24
 80126bc:	4618      	mov	r0, r3
 80126be:	f7fe fc03 	bl	8010ec8 <ld_dword>
 80126c2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80126c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80126c8:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80126ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126cc:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80126d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126d2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80126d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126d6:	789b      	ldrb	r3, [r3, #2]
 80126d8:	2b01      	cmp	r3, #1
 80126da:	d005      	beq.n	80126e8 <find_volume+0x200>
 80126dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126de:	789b      	ldrb	r3, [r3, #2]
 80126e0:	2b02      	cmp	r3, #2
 80126e2:	d001      	beq.n	80126e8 <find_volume+0x200>
 80126e4:	230d      	movs	r3, #13
 80126e6:	e148      	b.n	801297a <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80126e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126ea:	789b      	ldrb	r3, [r3, #2]
 80126ec:	461a      	mov	r2, r3
 80126ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80126f0:	fb02 f303 	mul.w	r3, r2, r3
 80126f4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80126f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80126fc:	b29a      	uxth	r2, r3
 80126fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012700:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8012702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012704:	895b      	ldrh	r3, [r3, #10]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d008      	beq.n	801271c <find_volume+0x234>
 801270a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801270c:	895b      	ldrh	r3, [r3, #10]
 801270e:	461a      	mov	r2, r3
 8012710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012712:	895b      	ldrh	r3, [r3, #10]
 8012714:	3b01      	subs	r3, #1
 8012716:	4013      	ands	r3, r2
 8012718:	2b00      	cmp	r3, #0
 801271a:	d001      	beq.n	8012720 <find_volume+0x238>
 801271c:	230d      	movs	r3, #13
 801271e:	e12c      	b.n	801297a <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8012720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012722:	3334      	adds	r3, #52	; 0x34
 8012724:	3311      	adds	r3, #17
 8012726:	4618      	mov	r0, r3
 8012728:	f7fe fbb6 	bl	8010e98 <ld_word>
 801272c:	4603      	mov	r3, r0
 801272e:	461a      	mov	r2, r3
 8012730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012732:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8012734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012736:	891b      	ldrh	r3, [r3, #8]
 8012738:	f003 030f 	and.w	r3, r3, #15
 801273c:	b29b      	uxth	r3, r3
 801273e:	2b00      	cmp	r3, #0
 8012740:	d001      	beq.n	8012746 <find_volume+0x25e>
 8012742:	230d      	movs	r3, #13
 8012744:	e119      	b.n	801297a <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8012746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012748:	3334      	adds	r3, #52	; 0x34
 801274a:	3313      	adds	r3, #19
 801274c:	4618      	mov	r0, r3
 801274e:	f7fe fba3 	bl	8010e98 <ld_word>
 8012752:	4603      	mov	r3, r0
 8012754:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8012756:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012758:	2b00      	cmp	r3, #0
 801275a:	d106      	bne.n	801276a <find_volume+0x282>
 801275c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801275e:	3334      	adds	r3, #52	; 0x34
 8012760:	3320      	adds	r3, #32
 8012762:	4618      	mov	r0, r3
 8012764:	f7fe fbb0 	bl	8010ec8 <ld_dword>
 8012768:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801276a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801276c:	3334      	adds	r3, #52	; 0x34
 801276e:	330e      	adds	r3, #14
 8012770:	4618      	mov	r0, r3
 8012772:	f7fe fb91 	bl	8010e98 <ld_word>
 8012776:	4603      	mov	r3, r0
 8012778:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801277a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801277c:	2b00      	cmp	r3, #0
 801277e:	d101      	bne.n	8012784 <find_volume+0x29c>
 8012780:	230d      	movs	r3, #13
 8012782:	e0fa      	b.n	801297a <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8012784:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012786:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012788:	4413      	add	r3, r2
 801278a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801278c:	8912      	ldrh	r2, [r2, #8]
 801278e:	0912      	lsrs	r2, r2, #4
 8012790:	b292      	uxth	r2, r2
 8012792:	4413      	add	r3, r2
 8012794:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8012796:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801279a:	429a      	cmp	r2, r3
 801279c:	d204      	bcs.n	80127a8 <find_volume+0x2c0>
 801279e:	230d      	movs	r3, #13
 80127a0:	e0eb      	b.n	801297a <find_volume+0x492>
 80127a2:	bf00      	nop
 80127a4:	20003918 	.word	0x20003918
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80127a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80127aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127ac:	1ad3      	subs	r3, r2, r3
 80127ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80127b0:	8952      	ldrh	r2, [r2, #10]
 80127b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80127b6:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80127b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d101      	bne.n	80127c2 <find_volume+0x2da>
 80127be:	230d      	movs	r3, #13
 80127c0:	e0db      	b.n	801297a <find_volume+0x492>
		fmt = FS_FAT32;
 80127c2:	2303      	movs	r3, #3
 80127c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80127c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127ca:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80127ce:	4293      	cmp	r3, r2
 80127d0:	d802      	bhi.n	80127d8 <find_volume+0x2f0>
 80127d2:	2302      	movs	r3, #2
 80127d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80127d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127da:	f640 72f5 	movw	r2, #4085	; 0xff5
 80127de:	4293      	cmp	r3, r2
 80127e0:	d802      	bhi.n	80127e8 <find_volume+0x300>
 80127e2:	2301      	movs	r3, #1
 80127e4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80127e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127ea:	1c9a      	adds	r2, r3, #2
 80127ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80127ee:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 80127f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80127f2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80127f4:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80127f6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80127f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80127fa:	441a      	add	r2, r3
 80127fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80127fe:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8012800:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012804:	441a      	add	r2, r3
 8012806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012808:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 801280a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801280e:	2b03      	cmp	r3, #3
 8012810:	d11e      	bne.n	8012850 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8012812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012814:	3334      	adds	r3, #52	; 0x34
 8012816:	332a      	adds	r3, #42	; 0x2a
 8012818:	4618      	mov	r0, r3
 801281a:	f7fe fb3d 	bl	8010e98 <ld_word>
 801281e:	4603      	mov	r3, r0
 8012820:	2b00      	cmp	r3, #0
 8012822:	d001      	beq.n	8012828 <find_volume+0x340>
 8012824:	230d      	movs	r3, #13
 8012826:	e0a8      	b.n	801297a <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8012828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801282a:	891b      	ldrh	r3, [r3, #8]
 801282c:	2b00      	cmp	r3, #0
 801282e:	d001      	beq.n	8012834 <find_volume+0x34c>
 8012830:	230d      	movs	r3, #13
 8012832:	e0a2      	b.n	801297a <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8012834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012836:	3334      	adds	r3, #52	; 0x34
 8012838:	332c      	adds	r3, #44	; 0x2c
 801283a:	4618      	mov	r0, r3
 801283c:	f7fe fb44 	bl	8010ec8 <ld_dword>
 8012840:	4602      	mov	r2, r0
 8012842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012844:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8012846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012848:	699b      	ldr	r3, [r3, #24]
 801284a:	009b      	lsls	r3, r3, #2
 801284c:	647b      	str	r3, [r7, #68]	; 0x44
 801284e:	e01f      	b.n	8012890 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8012850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012852:	891b      	ldrh	r3, [r3, #8]
 8012854:	2b00      	cmp	r3, #0
 8012856:	d101      	bne.n	801285c <find_volume+0x374>
 8012858:	230d      	movs	r3, #13
 801285a:	e08e      	b.n	801297a <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801285c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801285e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012860:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012862:	441a      	add	r2, r3
 8012864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012866:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8012868:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801286c:	2b02      	cmp	r3, #2
 801286e:	d103      	bne.n	8012878 <find_volume+0x390>
 8012870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012872:	699b      	ldr	r3, [r3, #24]
 8012874:	005b      	lsls	r3, r3, #1
 8012876:	e00a      	b.n	801288e <find_volume+0x3a6>
 8012878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801287a:	699a      	ldr	r2, [r3, #24]
 801287c:	4613      	mov	r3, r2
 801287e:	005b      	lsls	r3, r3, #1
 8012880:	4413      	add	r3, r2
 8012882:	085a      	lsrs	r2, r3, #1
 8012884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012886:	699b      	ldr	r3, [r3, #24]
 8012888:	f003 0301 	and.w	r3, r3, #1
 801288c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801288e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8012890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012892:	69da      	ldr	r2, [r3, #28]
 8012894:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012896:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 801289a:	0a5b      	lsrs	r3, r3, #9
 801289c:	429a      	cmp	r2, r3
 801289e:	d201      	bcs.n	80128a4 <find_volume+0x3bc>
 80128a0:	230d      	movs	r3, #13
 80128a2:	e06a      	b.n	801297a <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80128a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128a6:	f04f 32ff 	mov.w	r2, #4294967295
 80128aa:	615a      	str	r2, [r3, #20]
 80128ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128ae:	695a      	ldr	r2, [r3, #20]
 80128b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128b2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80128b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128b6:	2280      	movs	r2, #128	; 0x80
 80128b8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80128ba:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80128be:	2b03      	cmp	r3, #3
 80128c0:	d149      	bne.n	8012956 <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80128c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128c4:	3334      	adds	r3, #52	; 0x34
 80128c6:	3330      	adds	r3, #48	; 0x30
 80128c8:	4618      	mov	r0, r3
 80128ca:	f7fe fae5 	bl	8010e98 <ld_word>
 80128ce:	4603      	mov	r3, r0
 80128d0:	2b01      	cmp	r3, #1
 80128d2:	d140      	bne.n	8012956 <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80128d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80128d6:	3301      	adds	r3, #1
 80128d8:	4619      	mov	r1, r3
 80128da:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80128dc:	f7fe fdbe 	bl	801145c <move_window>
 80128e0:	4603      	mov	r3, r0
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d137      	bne.n	8012956 <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 80128e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128e8:	2200      	movs	r2, #0
 80128ea:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80128ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128ee:	3334      	adds	r3, #52	; 0x34
 80128f0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80128f4:	4618      	mov	r0, r3
 80128f6:	f7fe facf 	bl	8010e98 <ld_word>
 80128fa:	4603      	mov	r3, r0
 80128fc:	461a      	mov	r2, r3
 80128fe:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8012902:	429a      	cmp	r2, r3
 8012904:	d127      	bne.n	8012956 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8012906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012908:	3334      	adds	r3, #52	; 0x34
 801290a:	4618      	mov	r0, r3
 801290c:	f7fe fadc 	bl	8010ec8 <ld_dword>
 8012910:	4603      	mov	r3, r0
 8012912:	4a1c      	ldr	r2, [pc, #112]	; (8012984 <find_volume+0x49c>)
 8012914:	4293      	cmp	r3, r2
 8012916:	d11e      	bne.n	8012956 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8012918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801291a:	3334      	adds	r3, #52	; 0x34
 801291c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8012920:	4618      	mov	r0, r3
 8012922:	f7fe fad1 	bl	8010ec8 <ld_dword>
 8012926:	4603      	mov	r3, r0
 8012928:	4a17      	ldr	r2, [pc, #92]	; (8012988 <find_volume+0x4a0>)
 801292a:	4293      	cmp	r3, r2
 801292c:	d113      	bne.n	8012956 <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801292e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012930:	3334      	adds	r3, #52	; 0x34
 8012932:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8012936:	4618      	mov	r0, r3
 8012938:	f7fe fac6 	bl	8010ec8 <ld_dword>
 801293c:	4602      	mov	r2, r0
 801293e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012940:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8012942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012944:	3334      	adds	r3, #52	; 0x34
 8012946:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801294a:	4618      	mov	r0, r3
 801294c:	f7fe fabc 	bl	8010ec8 <ld_dword>
 8012950:	4602      	mov	r2, r0
 8012952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012954:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8012956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012958:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801295c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801295e:	4b0b      	ldr	r3, [pc, #44]	; (801298c <find_volume+0x4a4>)
 8012960:	881b      	ldrh	r3, [r3, #0]
 8012962:	3301      	adds	r3, #1
 8012964:	b29a      	uxth	r2, r3
 8012966:	4b09      	ldr	r3, [pc, #36]	; (801298c <find_volume+0x4a4>)
 8012968:	801a      	strh	r2, [r3, #0]
 801296a:	4b08      	ldr	r3, [pc, #32]	; (801298c <find_volume+0x4a4>)
 801296c:	881a      	ldrh	r2, [r3, #0]
 801296e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012970:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8012972:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012974:	f7fe fd0a 	bl	801138c <clear_lock>
#endif
	return FR_OK;
 8012978:	2300      	movs	r3, #0
}
 801297a:	4618      	mov	r0, r3
 801297c:	3758      	adds	r7, #88	; 0x58
 801297e:	46bd      	mov	sp, r7
 8012980:	bd80      	pop	{r7, pc}
 8012982:	bf00      	nop
 8012984:	41615252 	.word	0x41615252
 8012988:	61417272 	.word	0x61417272
 801298c:	2000391c 	.word	0x2000391c

08012990 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8012990:	b580      	push	{r7, lr}
 8012992:	b084      	sub	sp, #16
 8012994:	af00      	add	r7, sp, #0
 8012996:	6078      	str	r0, [r7, #4]
 8012998:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801299a:	2309      	movs	r3, #9
 801299c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	d02e      	beq.n	8012a02 <validate+0x72>
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	681b      	ldr	r3, [r3, #0]
 80129a8:	2b00      	cmp	r3, #0
 80129aa:	d02a      	beq.n	8012a02 <validate+0x72>
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	681b      	ldr	r3, [r3, #0]
 80129b0:	781b      	ldrb	r3, [r3, #0]
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	d025      	beq.n	8012a02 <validate+0x72>
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	889a      	ldrh	r2, [r3, #4]
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	88db      	ldrh	r3, [r3, #6]
 80129c0:	429a      	cmp	r2, r3
 80129c2:	d11e      	bne.n	8012a02 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	681b      	ldr	r3, [r3, #0]
 80129c8:	4618      	mov	r0, r3
 80129ca:	f7fe fb65 	bl	8011098 <lock_fs>
 80129ce:	4603      	mov	r3, r0
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	d014      	beq.n	80129fe <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	681b      	ldr	r3, [r3, #0]
 80129d8:	785b      	ldrb	r3, [r3, #1]
 80129da:	4618      	mov	r0, r3
 80129dc:	f7fe f9be 	bl	8010d5c <disk_status>
 80129e0:	4603      	mov	r3, r0
 80129e2:	f003 0301 	and.w	r3, r3, #1
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	d102      	bne.n	80129f0 <validate+0x60>
				res = FR_OK;
 80129ea:	2300      	movs	r3, #0
 80129ec:	73fb      	strb	r3, [r7, #15]
 80129ee:	e008      	b.n	8012a02 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	681b      	ldr	r3, [r3, #0]
 80129f4:	2100      	movs	r1, #0
 80129f6:	4618      	mov	r0, r3
 80129f8:	f7fe fb64 	bl	80110c4 <unlock_fs>
 80129fc:	e001      	b.n	8012a02 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 80129fe:	230f      	movs	r3, #15
 8012a00:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8012a02:	7bfb      	ldrb	r3, [r7, #15]
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	d102      	bne.n	8012a0e <validate+0x7e>
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	e000      	b.n	8012a10 <validate+0x80>
 8012a0e:	2300      	movs	r3, #0
 8012a10:	683a      	ldr	r2, [r7, #0]
 8012a12:	6013      	str	r3, [r2, #0]
	return res;
 8012a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a16:	4618      	mov	r0, r3
 8012a18:	3710      	adds	r7, #16
 8012a1a:	46bd      	mov	sp, r7
 8012a1c:	bd80      	pop	{r7, pc}
	...

08012a20 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8012a20:	b580      	push	{r7, lr}
 8012a22:	b088      	sub	sp, #32
 8012a24:	af00      	add	r7, sp, #0
 8012a26:	60f8      	str	r0, [r7, #12]
 8012a28:	60b9      	str	r1, [r7, #8]
 8012a2a:	4613      	mov	r3, r2
 8012a2c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8012a2e:	68bb      	ldr	r3, [r7, #8]
 8012a30:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8012a32:	f107 0310 	add.w	r3, r7, #16
 8012a36:	4618      	mov	r0, r3
 8012a38:	f7ff fcbb 	bl	80123b2 <get_ldnumber>
 8012a3c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8012a3e:	69fb      	ldr	r3, [r7, #28]
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	da01      	bge.n	8012a48 <f_mount+0x28>
 8012a44:	230b      	movs	r3, #11
 8012a46:	e048      	b.n	8012ada <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8012a48:	4a26      	ldr	r2, [pc, #152]	; (8012ae4 <f_mount+0xc4>)
 8012a4a:	69fb      	ldr	r3, [r7, #28]
 8012a4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012a50:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8012a52:	69bb      	ldr	r3, [r7, #24]
 8012a54:	2b00      	cmp	r3, #0
 8012a56:	d00f      	beq.n	8012a78 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8012a58:	69b8      	ldr	r0, [r7, #24]
 8012a5a:	f7fe fc97 	bl	801138c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8012a5e:	69bb      	ldr	r3, [r7, #24]
 8012a60:	68db      	ldr	r3, [r3, #12]
 8012a62:	4618      	mov	r0, r3
 8012a64:	f001 fc03 	bl	801426e <ff_del_syncobj>
 8012a68:	4603      	mov	r3, r0
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d101      	bne.n	8012a72 <f_mount+0x52>
 8012a6e:	2302      	movs	r3, #2
 8012a70:	e033      	b.n	8012ada <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8012a72:	69bb      	ldr	r3, [r7, #24]
 8012a74:	2200      	movs	r2, #0
 8012a76:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8012a78:	68fb      	ldr	r3, [r7, #12]
 8012a7a:	2b00      	cmp	r3, #0
 8012a7c:	d00f      	beq.n	8012a9e <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8012a7e:	68fb      	ldr	r3, [r7, #12]
 8012a80:	2200      	movs	r2, #0
 8012a82:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8012a84:	69fb      	ldr	r3, [r7, #28]
 8012a86:	b2da      	uxtb	r2, r3
 8012a88:	68fb      	ldr	r3, [r7, #12]
 8012a8a:	330c      	adds	r3, #12
 8012a8c:	4619      	mov	r1, r3
 8012a8e:	4610      	mov	r0, r2
 8012a90:	f001 fbcd 	bl	801422e <ff_cre_syncobj>
 8012a94:	4603      	mov	r3, r0
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d101      	bne.n	8012a9e <f_mount+0x7e>
 8012a9a:	2302      	movs	r3, #2
 8012a9c:	e01d      	b.n	8012ada <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8012a9e:	68fa      	ldr	r2, [r7, #12]
 8012aa0:	4910      	ldr	r1, [pc, #64]	; (8012ae4 <f_mount+0xc4>)
 8012aa2:	69fb      	ldr	r3, [r7, #28]
 8012aa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8012aa8:	68fb      	ldr	r3, [r7, #12]
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	d002      	beq.n	8012ab4 <f_mount+0x94>
 8012aae:	79fb      	ldrb	r3, [r7, #7]
 8012ab0:	2b01      	cmp	r3, #1
 8012ab2:	d001      	beq.n	8012ab8 <f_mount+0x98>
 8012ab4:	2300      	movs	r3, #0
 8012ab6:	e010      	b.n	8012ada <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8012ab8:	f107 010c 	add.w	r1, r7, #12
 8012abc:	f107 0308 	add.w	r3, r7, #8
 8012ac0:	2200      	movs	r2, #0
 8012ac2:	4618      	mov	r0, r3
 8012ac4:	f7ff fd10 	bl	80124e8 <find_volume>
 8012ac8:	4603      	mov	r3, r0
 8012aca:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8012acc:	68fb      	ldr	r3, [r7, #12]
 8012ace:	7dfa      	ldrb	r2, [r7, #23]
 8012ad0:	4611      	mov	r1, r2
 8012ad2:	4618      	mov	r0, r3
 8012ad4:	f7fe faf6 	bl	80110c4 <unlock_fs>
 8012ad8:	7dfb      	ldrb	r3, [r7, #23]
}
 8012ada:	4618      	mov	r0, r3
 8012adc:	3720      	adds	r7, #32
 8012ade:	46bd      	mov	sp, r7
 8012ae0:	bd80      	pop	{r7, pc}
 8012ae2:	bf00      	nop
 8012ae4:	20003918 	.word	0x20003918

08012ae8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8012ae8:	b580      	push	{r7, lr}
 8012aea:	b098      	sub	sp, #96	; 0x60
 8012aec:	af00      	add	r7, sp, #0
 8012aee:	60f8      	str	r0, [r7, #12]
 8012af0:	60b9      	str	r1, [r7, #8]
 8012af2:	4613      	mov	r3, r2
 8012af4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8012af6:	68fb      	ldr	r3, [r7, #12]
 8012af8:	2b00      	cmp	r3, #0
 8012afa:	d101      	bne.n	8012b00 <f_open+0x18>
 8012afc:	2309      	movs	r3, #9
 8012afe:	e1b4      	b.n	8012e6a <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8012b00:	79fb      	ldrb	r3, [r7, #7]
 8012b02:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012b06:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8012b08:	79fa      	ldrb	r2, [r7, #7]
 8012b0a:	f107 0110 	add.w	r1, r7, #16
 8012b0e:	f107 0308 	add.w	r3, r7, #8
 8012b12:	4618      	mov	r0, r3
 8012b14:	f7ff fce8 	bl	80124e8 <find_volume>
 8012b18:	4603      	mov	r3, r0
 8012b1a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8012b1e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	f040 8191 	bne.w	8012e4a <f_open+0x362>
		dj.obj.fs = fs;
 8012b28:	693b      	ldr	r3, [r7, #16]
 8012b2a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8012b2c:	68ba      	ldr	r2, [r7, #8]
 8012b2e:	f107 0314 	add.w	r3, r7, #20
 8012b32:	4611      	mov	r1, r2
 8012b34:	4618      	mov	r0, r3
 8012b36:	f7ff fbcb 	bl	80122d0 <follow_path>
 8012b3a:	4603      	mov	r3, r0
 8012b3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8012b40:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d11a      	bne.n	8012b7e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8012b48:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8012b4c:	b25b      	sxtb	r3, r3
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	da03      	bge.n	8012b5a <f_open+0x72>
				res = FR_INVALID_NAME;
 8012b52:	2306      	movs	r3, #6
 8012b54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8012b58:	e011      	b.n	8012b7e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012b5a:	79fb      	ldrb	r3, [r7, #7]
 8012b5c:	f023 0301 	bic.w	r3, r3, #1
 8012b60:	2b00      	cmp	r3, #0
 8012b62:	bf14      	ite	ne
 8012b64:	2301      	movne	r3, #1
 8012b66:	2300      	moveq	r3, #0
 8012b68:	b2db      	uxtb	r3, r3
 8012b6a:	461a      	mov	r2, r3
 8012b6c:	f107 0314 	add.w	r3, r7, #20
 8012b70:	4611      	mov	r1, r2
 8012b72:	4618      	mov	r0, r3
 8012b74:	f7fe fac2 	bl	80110fc <chk_lock>
 8012b78:	4603      	mov	r3, r0
 8012b7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8012b7e:	79fb      	ldrb	r3, [r7, #7]
 8012b80:	f003 031c 	and.w	r3, r3, #28
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	d07f      	beq.n	8012c88 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8012b88:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d017      	beq.n	8012bc0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8012b90:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012b94:	2b04      	cmp	r3, #4
 8012b96:	d10e      	bne.n	8012bb6 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8012b98:	f7fe fb0c 	bl	80111b4 <enq_lock>
 8012b9c:	4603      	mov	r3, r0
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d006      	beq.n	8012bb0 <f_open+0xc8>
 8012ba2:	f107 0314 	add.w	r3, r7, #20
 8012ba6:	4618      	mov	r0, r3
 8012ba8:	f7ff fa4e 	bl	8012048 <dir_register>
 8012bac:	4603      	mov	r3, r0
 8012bae:	e000      	b.n	8012bb2 <f_open+0xca>
 8012bb0:	2312      	movs	r3, #18
 8012bb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8012bb6:	79fb      	ldrb	r3, [r7, #7]
 8012bb8:	f043 0308 	orr.w	r3, r3, #8
 8012bbc:	71fb      	strb	r3, [r7, #7]
 8012bbe:	e010      	b.n	8012be2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8012bc0:	7ebb      	ldrb	r3, [r7, #26]
 8012bc2:	f003 0311 	and.w	r3, r3, #17
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	d003      	beq.n	8012bd2 <f_open+0xea>
					res = FR_DENIED;
 8012bca:	2307      	movs	r3, #7
 8012bcc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8012bd0:	e007      	b.n	8012be2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8012bd2:	79fb      	ldrb	r3, [r7, #7]
 8012bd4:	f003 0304 	and.w	r3, r3, #4
 8012bd8:	2b00      	cmp	r3, #0
 8012bda:	d002      	beq.n	8012be2 <f_open+0xfa>
 8012bdc:	2308      	movs	r3, #8
 8012bde:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8012be2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d168      	bne.n	8012cbc <f_open+0x1d4>
 8012bea:	79fb      	ldrb	r3, [r7, #7]
 8012bec:	f003 0308 	and.w	r3, r3, #8
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	d063      	beq.n	8012cbc <f_open+0x1d4>
				dw = GET_FATTIME();
 8012bf4:	f7fa fb9a 	bl	800d32c <get_fattime>
 8012bf8:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8012bfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012bfc:	330e      	adds	r3, #14
 8012bfe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012c00:	4618      	mov	r0, r3
 8012c02:	f7fe f99f 	bl	8010f44 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8012c06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012c08:	3316      	adds	r3, #22
 8012c0a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012c0c:	4618      	mov	r0, r3
 8012c0e:	f7fe f999 	bl	8010f44 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8012c12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012c14:	330b      	adds	r3, #11
 8012c16:	2220      	movs	r2, #32
 8012c18:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8012c1a:	693b      	ldr	r3, [r7, #16]
 8012c1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012c1e:	4611      	mov	r1, r2
 8012c20:	4618      	mov	r0, r3
 8012c22:	f7ff f920 	bl	8011e66 <ld_clust>
 8012c26:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8012c28:	693b      	ldr	r3, [r7, #16]
 8012c2a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8012c2c:	2200      	movs	r2, #0
 8012c2e:	4618      	mov	r0, r3
 8012c30:	f7ff f938 	bl	8011ea4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8012c34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012c36:	331c      	adds	r3, #28
 8012c38:	2100      	movs	r1, #0
 8012c3a:	4618      	mov	r0, r3
 8012c3c:	f7fe f982 	bl	8010f44 <st_dword>
					fs->wflag = 1;
 8012c40:	693b      	ldr	r3, [r7, #16]
 8012c42:	2201      	movs	r2, #1
 8012c44:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8012c46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	d037      	beq.n	8012cbc <f_open+0x1d4>
						dw = fs->winsect;
 8012c4c:	693b      	ldr	r3, [r7, #16]
 8012c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012c50:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8012c52:	f107 0314 	add.w	r3, r7, #20
 8012c56:	2200      	movs	r2, #0
 8012c58:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8012c5a:	4618      	mov	r0, r3
 8012c5c:	f7fe fe4b 	bl	80118f6 <remove_chain>
 8012c60:	4603      	mov	r3, r0
 8012c62:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8012c66:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	d126      	bne.n	8012cbc <f_open+0x1d4>
							res = move_window(fs, dw);
 8012c6e:	693b      	ldr	r3, [r7, #16]
 8012c70:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012c72:	4618      	mov	r0, r3
 8012c74:	f7fe fbf2 	bl	801145c <move_window>
 8012c78:	4603      	mov	r3, r0
 8012c7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8012c7e:	693b      	ldr	r3, [r7, #16]
 8012c80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8012c82:	3a01      	subs	r2, #1
 8012c84:	611a      	str	r2, [r3, #16]
 8012c86:	e019      	b.n	8012cbc <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8012c88:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	d115      	bne.n	8012cbc <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8012c90:	7ebb      	ldrb	r3, [r7, #26]
 8012c92:	f003 0310 	and.w	r3, r3, #16
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	d003      	beq.n	8012ca2 <f_open+0x1ba>
					res = FR_NO_FILE;
 8012c9a:	2304      	movs	r3, #4
 8012c9c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8012ca0:	e00c      	b.n	8012cbc <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8012ca2:	79fb      	ldrb	r3, [r7, #7]
 8012ca4:	f003 0302 	and.w	r3, r3, #2
 8012ca8:	2b00      	cmp	r3, #0
 8012caa:	d007      	beq.n	8012cbc <f_open+0x1d4>
 8012cac:	7ebb      	ldrb	r3, [r7, #26]
 8012cae:	f003 0301 	and.w	r3, r3, #1
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d002      	beq.n	8012cbc <f_open+0x1d4>
						res = FR_DENIED;
 8012cb6:	2307      	movs	r3, #7
 8012cb8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8012cbc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d128      	bne.n	8012d16 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8012cc4:	79fb      	ldrb	r3, [r7, #7]
 8012cc6:	f003 0308 	and.w	r3, r3, #8
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	d003      	beq.n	8012cd6 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8012cce:	79fb      	ldrb	r3, [r7, #7]
 8012cd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012cd4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8012cd6:	693b      	ldr	r3, [r7, #16]
 8012cd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012cda:	68fb      	ldr	r3, [r7, #12]
 8012cdc:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8012cde:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012ce0:	68fb      	ldr	r3, [r7, #12]
 8012ce2:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012ce4:	79fb      	ldrb	r3, [r7, #7]
 8012ce6:	f023 0301 	bic.w	r3, r3, #1
 8012cea:	2b00      	cmp	r3, #0
 8012cec:	bf14      	ite	ne
 8012cee:	2301      	movne	r3, #1
 8012cf0:	2300      	moveq	r3, #0
 8012cf2:	b2db      	uxtb	r3, r3
 8012cf4:	461a      	mov	r2, r3
 8012cf6:	f107 0314 	add.w	r3, r7, #20
 8012cfa:	4611      	mov	r1, r2
 8012cfc:	4618      	mov	r0, r3
 8012cfe:	f7fe fa7b 	bl	80111f8 <inc_lock>
 8012d02:	4602      	mov	r2, r0
 8012d04:	68fb      	ldr	r3, [r7, #12]
 8012d06:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8012d08:	68fb      	ldr	r3, [r7, #12]
 8012d0a:	691b      	ldr	r3, [r3, #16]
 8012d0c:	2b00      	cmp	r3, #0
 8012d0e:	d102      	bne.n	8012d16 <f_open+0x22e>
 8012d10:	2302      	movs	r3, #2
 8012d12:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8012d16:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	f040 8095 	bne.w	8012e4a <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8012d20:	693b      	ldr	r3, [r7, #16]
 8012d22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012d24:	4611      	mov	r1, r2
 8012d26:	4618      	mov	r0, r3
 8012d28:	f7ff f89d 	bl	8011e66 <ld_clust>
 8012d2c:	4602      	mov	r2, r0
 8012d2e:	68fb      	ldr	r3, [r7, #12]
 8012d30:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8012d32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012d34:	331c      	adds	r3, #28
 8012d36:	4618      	mov	r0, r3
 8012d38:	f7fe f8c6 	bl	8010ec8 <ld_dword>
 8012d3c:	4602      	mov	r2, r0
 8012d3e:	68fb      	ldr	r3, [r7, #12]
 8012d40:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8012d42:	68fb      	ldr	r3, [r7, #12]
 8012d44:	2200      	movs	r2, #0
 8012d46:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8012d48:	693a      	ldr	r2, [r7, #16]
 8012d4a:	68fb      	ldr	r3, [r7, #12]
 8012d4c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8012d4e:	693b      	ldr	r3, [r7, #16]
 8012d50:	88da      	ldrh	r2, [r3, #6]
 8012d52:	68fb      	ldr	r3, [r7, #12]
 8012d54:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	79fa      	ldrb	r2, [r7, #7]
 8012d5a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8012d5c:	68fb      	ldr	r3, [r7, #12]
 8012d5e:	2200      	movs	r2, #0
 8012d60:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8012d62:	68fb      	ldr	r3, [r7, #12]
 8012d64:	2200      	movs	r2, #0
 8012d66:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8012d68:	68fb      	ldr	r3, [r7, #12]
 8012d6a:	2200      	movs	r2, #0
 8012d6c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8012d6e:	68fb      	ldr	r3, [r7, #12]
 8012d70:	3330      	adds	r3, #48	; 0x30
 8012d72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012d76:	2100      	movs	r1, #0
 8012d78:	4618      	mov	r0, r3
 8012d7a:	f7fe f930 	bl	8010fde <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8012d7e:	79fb      	ldrb	r3, [r7, #7]
 8012d80:	f003 0320 	and.w	r3, r3, #32
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d060      	beq.n	8012e4a <f_open+0x362>
 8012d88:	68fb      	ldr	r3, [r7, #12]
 8012d8a:	68db      	ldr	r3, [r3, #12]
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d05c      	beq.n	8012e4a <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8012d90:	68fb      	ldr	r3, [r7, #12]
 8012d92:	68da      	ldr	r2, [r3, #12]
 8012d94:	68fb      	ldr	r3, [r7, #12]
 8012d96:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8012d98:	693b      	ldr	r3, [r7, #16]
 8012d9a:	895b      	ldrh	r3, [r3, #10]
 8012d9c:	025b      	lsls	r3, r3, #9
 8012d9e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	689b      	ldr	r3, [r3, #8]
 8012da4:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8012da6:	68fb      	ldr	r3, [r7, #12]
 8012da8:	68db      	ldr	r3, [r3, #12]
 8012daa:	657b      	str	r3, [r7, #84]	; 0x54
 8012dac:	e016      	b.n	8012ddc <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8012dae:	68fb      	ldr	r3, [r7, #12]
 8012db0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8012db2:	4618      	mov	r0, r3
 8012db4:	f7fe fc0d 	bl	80115d2 <get_fat>
 8012db8:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8012dba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8012dbc:	2b01      	cmp	r3, #1
 8012dbe:	d802      	bhi.n	8012dc6 <f_open+0x2de>
 8012dc0:	2302      	movs	r3, #2
 8012dc2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8012dc6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8012dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012dcc:	d102      	bne.n	8012dd4 <f_open+0x2ec>
 8012dce:	2301      	movs	r3, #1
 8012dd0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8012dd4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8012dd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012dd8:	1ad3      	subs	r3, r2, r3
 8012dda:	657b      	str	r3, [r7, #84]	; 0x54
 8012ddc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	d103      	bne.n	8012dec <f_open+0x304>
 8012de4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8012de6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012de8:	429a      	cmp	r2, r3
 8012dea:	d8e0      	bhi.n	8012dae <f_open+0x2c6>
				}
				fp->clust = clst;
 8012dec:	68fb      	ldr	r3, [r7, #12]
 8012dee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8012df0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8012df2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	d127      	bne.n	8012e4a <f_open+0x362>
 8012dfa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012dfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012e00:	2b00      	cmp	r3, #0
 8012e02:	d022      	beq.n	8012e4a <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8012e04:	693b      	ldr	r3, [r7, #16]
 8012e06:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8012e08:	4618      	mov	r0, r3
 8012e0a:	f7fe fbc3 	bl	8011594 <clust2sect>
 8012e0e:	6478      	str	r0, [r7, #68]	; 0x44
 8012e10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012e12:	2b00      	cmp	r3, #0
 8012e14:	d103      	bne.n	8012e1e <f_open+0x336>
						res = FR_INT_ERR;
 8012e16:	2302      	movs	r3, #2
 8012e18:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8012e1c:	e015      	b.n	8012e4a <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8012e1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012e20:	0a5a      	lsrs	r2, r3, #9
 8012e22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012e24:	441a      	add	r2, r3
 8012e26:	68fb      	ldr	r3, [r7, #12]
 8012e28:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8012e2a:	693b      	ldr	r3, [r7, #16]
 8012e2c:	7858      	ldrb	r0, [r3, #1]
 8012e2e:	68fb      	ldr	r3, [r7, #12]
 8012e30:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012e34:	68fb      	ldr	r3, [r7, #12]
 8012e36:	6a1a      	ldr	r2, [r3, #32]
 8012e38:	2301      	movs	r3, #1
 8012e3a:	f7fd ffcf 	bl	8010ddc <disk_read>
 8012e3e:	4603      	mov	r3, r0
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	d002      	beq.n	8012e4a <f_open+0x362>
 8012e44:	2301      	movs	r3, #1
 8012e46:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8012e4a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d002      	beq.n	8012e58 <f_open+0x370>
 8012e52:	68fb      	ldr	r3, [r7, #12]
 8012e54:	2200      	movs	r2, #0
 8012e56:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8012e58:	693b      	ldr	r3, [r7, #16]
 8012e5a:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8012e5e:	4611      	mov	r1, r2
 8012e60:	4618      	mov	r0, r3
 8012e62:	f7fe f92f 	bl	80110c4 <unlock_fs>
 8012e66:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8012e6a:	4618      	mov	r0, r3
 8012e6c:	3760      	adds	r7, #96	; 0x60
 8012e6e:	46bd      	mov	sp, r7
 8012e70:	bd80      	pop	{r7, pc}

08012e72 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8012e72:	b580      	push	{r7, lr}
 8012e74:	b08e      	sub	sp, #56	; 0x38
 8012e76:	af00      	add	r7, sp, #0
 8012e78:	60f8      	str	r0, [r7, #12]
 8012e7a:	60b9      	str	r1, [r7, #8]
 8012e7c:	607a      	str	r2, [r7, #4]
 8012e7e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8012e80:	68bb      	ldr	r3, [r7, #8]
 8012e82:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8012e84:	683b      	ldr	r3, [r7, #0]
 8012e86:	2200      	movs	r2, #0
 8012e88:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8012e8a:	68fb      	ldr	r3, [r7, #12]
 8012e8c:	f107 0214 	add.w	r2, r7, #20
 8012e90:	4611      	mov	r1, r2
 8012e92:	4618      	mov	r0, r3
 8012e94:	f7ff fd7c 	bl	8012990 <validate>
 8012e98:	4603      	mov	r3, r0
 8012e9a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8012e9e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012ea2:	2b00      	cmp	r3, #0
 8012ea4:	d107      	bne.n	8012eb6 <f_read+0x44>
 8012ea6:	68fb      	ldr	r3, [r7, #12]
 8012ea8:	7d5b      	ldrb	r3, [r3, #21]
 8012eaa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8012eae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	d009      	beq.n	8012eca <f_read+0x58>
 8012eb6:	697b      	ldr	r3, [r7, #20]
 8012eb8:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8012ebc:	4611      	mov	r1, r2
 8012ebe:	4618      	mov	r0, r3
 8012ec0:	f7fe f900 	bl	80110c4 <unlock_fs>
 8012ec4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012ec8:	e13d      	b.n	8013146 <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8012eca:	68fb      	ldr	r3, [r7, #12]
 8012ecc:	7d1b      	ldrb	r3, [r3, #20]
 8012ece:	f003 0301 	and.w	r3, r3, #1
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	d106      	bne.n	8012ee4 <f_read+0x72>
 8012ed6:	697b      	ldr	r3, [r7, #20]
 8012ed8:	2107      	movs	r1, #7
 8012eda:	4618      	mov	r0, r3
 8012edc:	f7fe f8f2 	bl	80110c4 <unlock_fs>
 8012ee0:	2307      	movs	r3, #7
 8012ee2:	e130      	b.n	8013146 <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 8012ee4:	68fb      	ldr	r3, [r7, #12]
 8012ee6:	68da      	ldr	r2, [r3, #12]
 8012ee8:	68fb      	ldr	r3, [r7, #12]
 8012eea:	699b      	ldr	r3, [r3, #24]
 8012eec:	1ad3      	subs	r3, r2, r3
 8012eee:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8012ef0:	687a      	ldr	r2, [r7, #4]
 8012ef2:	6a3b      	ldr	r3, [r7, #32]
 8012ef4:	429a      	cmp	r2, r3
 8012ef6:	f240 811c 	bls.w	8013132 <f_read+0x2c0>
 8012efa:	6a3b      	ldr	r3, [r7, #32]
 8012efc:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8012efe:	e118      	b.n	8013132 <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8012f00:	68fb      	ldr	r3, [r7, #12]
 8012f02:	699b      	ldr	r3, [r3, #24]
 8012f04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	f040 80e4 	bne.w	80130d6 <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8012f0e:	68fb      	ldr	r3, [r7, #12]
 8012f10:	699b      	ldr	r3, [r3, #24]
 8012f12:	0a5b      	lsrs	r3, r3, #9
 8012f14:	697a      	ldr	r2, [r7, #20]
 8012f16:	8952      	ldrh	r2, [r2, #10]
 8012f18:	3a01      	subs	r2, #1
 8012f1a:	4013      	ands	r3, r2
 8012f1c:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8012f1e:	69fb      	ldr	r3, [r7, #28]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d139      	bne.n	8012f98 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8012f24:	68fb      	ldr	r3, [r7, #12]
 8012f26:	699b      	ldr	r3, [r3, #24]
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d103      	bne.n	8012f34 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8012f2c:	68fb      	ldr	r3, [r7, #12]
 8012f2e:	689b      	ldr	r3, [r3, #8]
 8012f30:	633b      	str	r3, [r7, #48]	; 0x30
 8012f32:	e013      	b.n	8012f5c <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8012f34:	68fb      	ldr	r3, [r7, #12]
 8012f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012f38:	2b00      	cmp	r3, #0
 8012f3a:	d007      	beq.n	8012f4c <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8012f3c:	68fb      	ldr	r3, [r7, #12]
 8012f3e:	699b      	ldr	r3, [r3, #24]
 8012f40:	4619      	mov	r1, r3
 8012f42:	68f8      	ldr	r0, [r7, #12]
 8012f44:	f7fe fdd4 	bl	8011af0 <clmt_clust>
 8012f48:	6338      	str	r0, [r7, #48]	; 0x30
 8012f4a:	e007      	b.n	8012f5c <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8012f4c:	68fa      	ldr	r2, [r7, #12]
 8012f4e:	68fb      	ldr	r3, [r7, #12]
 8012f50:	69db      	ldr	r3, [r3, #28]
 8012f52:	4619      	mov	r1, r3
 8012f54:	4610      	mov	r0, r2
 8012f56:	f7fe fb3c 	bl	80115d2 <get_fat>
 8012f5a:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8012f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f5e:	2b01      	cmp	r3, #1
 8012f60:	d809      	bhi.n	8012f76 <f_read+0x104>
 8012f62:	68fb      	ldr	r3, [r7, #12]
 8012f64:	2202      	movs	r2, #2
 8012f66:	755a      	strb	r2, [r3, #21]
 8012f68:	697b      	ldr	r3, [r7, #20]
 8012f6a:	2102      	movs	r1, #2
 8012f6c:	4618      	mov	r0, r3
 8012f6e:	f7fe f8a9 	bl	80110c4 <unlock_fs>
 8012f72:	2302      	movs	r3, #2
 8012f74:	e0e7      	b.n	8013146 <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f7c:	d109      	bne.n	8012f92 <f_read+0x120>
 8012f7e:	68fb      	ldr	r3, [r7, #12]
 8012f80:	2201      	movs	r2, #1
 8012f82:	755a      	strb	r2, [r3, #21]
 8012f84:	697b      	ldr	r3, [r7, #20]
 8012f86:	2101      	movs	r1, #1
 8012f88:	4618      	mov	r0, r3
 8012f8a:	f7fe f89b 	bl	80110c4 <unlock_fs>
 8012f8e:	2301      	movs	r3, #1
 8012f90:	e0d9      	b.n	8013146 <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 8012f92:	68fb      	ldr	r3, [r7, #12]
 8012f94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012f96:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8012f98:	697a      	ldr	r2, [r7, #20]
 8012f9a:	68fb      	ldr	r3, [r7, #12]
 8012f9c:	69db      	ldr	r3, [r3, #28]
 8012f9e:	4619      	mov	r1, r3
 8012fa0:	4610      	mov	r0, r2
 8012fa2:	f7fe faf7 	bl	8011594 <clust2sect>
 8012fa6:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8012fa8:	69bb      	ldr	r3, [r7, #24]
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	d109      	bne.n	8012fc2 <f_read+0x150>
 8012fae:	68fb      	ldr	r3, [r7, #12]
 8012fb0:	2202      	movs	r2, #2
 8012fb2:	755a      	strb	r2, [r3, #21]
 8012fb4:	697b      	ldr	r3, [r7, #20]
 8012fb6:	2102      	movs	r1, #2
 8012fb8:	4618      	mov	r0, r3
 8012fba:	f7fe f883 	bl	80110c4 <unlock_fs>
 8012fbe:	2302      	movs	r3, #2
 8012fc0:	e0c1      	b.n	8013146 <f_read+0x2d4>
			sect += csect;
 8012fc2:	69ba      	ldr	r2, [r7, #24]
 8012fc4:	69fb      	ldr	r3, [r7, #28]
 8012fc6:	4413      	add	r3, r2
 8012fc8:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	0a5b      	lsrs	r3, r3, #9
 8012fce:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8012fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d03e      	beq.n	8013054 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8012fd6:	69fa      	ldr	r2, [r7, #28]
 8012fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012fda:	4413      	add	r3, r2
 8012fdc:	697a      	ldr	r2, [r7, #20]
 8012fde:	8952      	ldrh	r2, [r2, #10]
 8012fe0:	4293      	cmp	r3, r2
 8012fe2:	d905      	bls.n	8012ff0 <f_read+0x17e>
					cc = fs->csize - csect;
 8012fe4:	697b      	ldr	r3, [r7, #20]
 8012fe6:	895b      	ldrh	r3, [r3, #10]
 8012fe8:	461a      	mov	r2, r3
 8012fea:	69fb      	ldr	r3, [r7, #28]
 8012fec:	1ad3      	subs	r3, r2, r3
 8012fee:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012ff0:	697b      	ldr	r3, [r7, #20]
 8012ff2:	7858      	ldrb	r0, [r3, #1]
 8012ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ff6:	69ba      	ldr	r2, [r7, #24]
 8012ff8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012ffa:	f7fd feef 	bl	8010ddc <disk_read>
 8012ffe:	4603      	mov	r3, r0
 8013000:	2b00      	cmp	r3, #0
 8013002:	d009      	beq.n	8013018 <f_read+0x1a6>
 8013004:	68fb      	ldr	r3, [r7, #12]
 8013006:	2201      	movs	r2, #1
 8013008:	755a      	strb	r2, [r3, #21]
 801300a:	697b      	ldr	r3, [r7, #20]
 801300c:	2101      	movs	r1, #1
 801300e:	4618      	mov	r0, r3
 8013010:	f7fe f858 	bl	80110c4 <unlock_fs>
 8013014:	2301      	movs	r3, #1
 8013016:	e096      	b.n	8013146 <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8013018:	68fb      	ldr	r3, [r7, #12]
 801301a:	7d1b      	ldrb	r3, [r3, #20]
 801301c:	b25b      	sxtb	r3, r3
 801301e:	2b00      	cmp	r3, #0
 8013020:	da14      	bge.n	801304c <f_read+0x1da>
 8013022:	68fb      	ldr	r3, [r7, #12]
 8013024:	6a1a      	ldr	r2, [r3, #32]
 8013026:	69bb      	ldr	r3, [r7, #24]
 8013028:	1ad3      	subs	r3, r2, r3
 801302a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801302c:	429a      	cmp	r2, r3
 801302e:	d90d      	bls.n	801304c <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8013030:	68fb      	ldr	r3, [r7, #12]
 8013032:	6a1a      	ldr	r2, [r3, #32]
 8013034:	69bb      	ldr	r3, [r7, #24]
 8013036:	1ad3      	subs	r3, r2, r3
 8013038:	025b      	lsls	r3, r3, #9
 801303a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801303c:	18d0      	adds	r0, r2, r3
 801303e:	68fb      	ldr	r3, [r7, #12]
 8013040:	3330      	adds	r3, #48	; 0x30
 8013042:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013046:	4619      	mov	r1, r3
 8013048:	f7fd ffa8 	bl	8010f9c <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 801304c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801304e:	025b      	lsls	r3, r3, #9
 8013050:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8013052:	e05a      	b.n	801310a <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8013054:	68fb      	ldr	r3, [r7, #12]
 8013056:	6a1b      	ldr	r3, [r3, #32]
 8013058:	69ba      	ldr	r2, [r7, #24]
 801305a:	429a      	cmp	r2, r3
 801305c:	d038      	beq.n	80130d0 <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801305e:	68fb      	ldr	r3, [r7, #12]
 8013060:	7d1b      	ldrb	r3, [r3, #20]
 8013062:	b25b      	sxtb	r3, r3
 8013064:	2b00      	cmp	r3, #0
 8013066:	da1d      	bge.n	80130a4 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013068:	697b      	ldr	r3, [r7, #20]
 801306a:	7858      	ldrb	r0, [r3, #1]
 801306c:	68fb      	ldr	r3, [r7, #12]
 801306e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013072:	68fb      	ldr	r3, [r7, #12]
 8013074:	6a1a      	ldr	r2, [r3, #32]
 8013076:	2301      	movs	r3, #1
 8013078:	f7fd fed0 	bl	8010e1c <disk_write>
 801307c:	4603      	mov	r3, r0
 801307e:	2b00      	cmp	r3, #0
 8013080:	d009      	beq.n	8013096 <f_read+0x224>
 8013082:	68fb      	ldr	r3, [r7, #12]
 8013084:	2201      	movs	r2, #1
 8013086:	755a      	strb	r2, [r3, #21]
 8013088:	697b      	ldr	r3, [r7, #20]
 801308a:	2101      	movs	r1, #1
 801308c:	4618      	mov	r0, r3
 801308e:	f7fe f819 	bl	80110c4 <unlock_fs>
 8013092:	2301      	movs	r3, #1
 8013094:	e057      	b.n	8013146 <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013096:	68fb      	ldr	r3, [r7, #12]
 8013098:	7d1b      	ldrb	r3, [r3, #20]
 801309a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801309e:	b2da      	uxtb	r2, r3
 80130a0:	68fb      	ldr	r3, [r7, #12]
 80130a2:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80130a4:	697b      	ldr	r3, [r7, #20]
 80130a6:	7858      	ldrb	r0, [r3, #1]
 80130a8:	68fb      	ldr	r3, [r7, #12]
 80130aa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80130ae:	2301      	movs	r3, #1
 80130b0:	69ba      	ldr	r2, [r7, #24]
 80130b2:	f7fd fe93 	bl	8010ddc <disk_read>
 80130b6:	4603      	mov	r3, r0
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	d009      	beq.n	80130d0 <f_read+0x25e>
 80130bc:	68fb      	ldr	r3, [r7, #12]
 80130be:	2201      	movs	r2, #1
 80130c0:	755a      	strb	r2, [r3, #21]
 80130c2:	697b      	ldr	r3, [r7, #20]
 80130c4:	2101      	movs	r1, #1
 80130c6:	4618      	mov	r0, r3
 80130c8:	f7fd fffc 	bl	80110c4 <unlock_fs>
 80130cc:	2301      	movs	r3, #1
 80130ce:	e03a      	b.n	8013146 <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 80130d0:	68fb      	ldr	r3, [r7, #12]
 80130d2:	69ba      	ldr	r2, [r7, #24]
 80130d4:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80130d6:	68fb      	ldr	r3, [r7, #12]
 80130d8:	699b      	ldr	r3, [r3, #24]
 80130da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80130de:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80130e2:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80130e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80130e6:	687b      	ldr	r3, [r7, #4]
 80130e8:	429a      	cmp	r2, r3
 80130ea:	d901      	bls.n	80130f0 <f_read+0x27e>
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80130f0:	68fb      	ldr	r3, [r7, #12]
 80130f2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	699b      	ldr	r3, [r3, #24]
 80130fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80130fe:	4413      	add	r3, r2
 8013100:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013102:	4619      	mov	r1, r3
 8013104:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013106:	f7fd ff49 	bl	8010f9c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 801310a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801310c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801310e:	4413      	add	r3, r2
 8013110:	627b      	str	r3, [r7, #36]	; 0x24
 8013112:	68fb      	ldr	r3, [r7, #12]
 8013114:	699a      	ldr	r2, [r3, #24]
 8013116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013118:	441a      	add	r2, r3
 801311a:	68fb      	ldr	r3, [r7, #12]
 801311c:	619a      	str	r2, [r3, #24]
 801311e:	683b      	ldr	r3, [r7, #0]
 8013120:	681a      	ldr	r2, [r3, #0]
 8013122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013124:	441a      	add	r2, r3
 8013126:	683b      	ldr	r3, [r7, #0]
 8013128:	601a      	str	r2, [r3, #0]
 801312a:	687a      	ldr	r2, [r7, #4]
 801312c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801312e:	1ad3      	subs	r3, r2, r3
 8013130:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	2b00      	cmp	r3, #0
 8013136:	f47f aee3 	bne.w	8012f00 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 801313a:	697b      	ldr	r3, [r7, #20]
 801313c:	2100      	movs	r1, #0
 801313e:	4618      	mov	r0, r3
 8013140:	f7fd ffc0 	bl	80110c4 <unlock_fs>
 8013144:	2300      	movs	r3, #0
}
 8013146:	4618      	mov	r0, r3
 8013148:	3738      	adds	r7, #56	; 0x38
 801314a:	46bd      	mov	sp, r7
 801314c:	bd80      	pop	{r7, pc}

0801314e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 801314e:	b580      	push	{r7, lr}
 8013150:	b08c      	sub	sp, #48	; 0x30
 8013152:	af00      	add	r7, sp, #0
 8013154:	60f8      	str	r0, [r7, #12]
 8013156:	60b9      	str	r1, [r7, #8]
 8013158:	607a      	str	r2, [r7, #4]
 801315a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801315c:	68bb      	ldr	r3, [r7, #8]
 801315e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8013160:	683b      	ldr	r3, [r7, #0]
 8013162:	2200      	movs	r2, #0
 8013164:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8013166:	68fb      	ldr	r3, [r7, #12]
 8013168:	f107 0210 	add.w	r2, r7, #16
 801316c:	4611      	mov	r1, r2
 801316e:	4618      	mov	r0, r3
 8013170:	f7ff fc0e 	bl	8012990 <validate>
 8013174:	4603      	mov	r3, r0
 8013176:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801317a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801317e:	2b00      	cmp	r3, #0
 8013180:	d107      	bne.n	8013192 <f_write+0x44>
 8013182:	68fb      	ldr	r3, [r7, #12]
 8013184:	7d5b      	ldrb	r3, [r3, #21]
 8013186:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801318a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801318e:	2b00      	cmp	r3, #0
 8013190:	d009      	beq.n	80131a6 <f_write+0x58>
 8013192:	693b      	ldr	r3, [r7, #16]
 8013194:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8013198:	4611      	mov	r1, r2
 801319a:	4618      	mov	r0, r3
 801319c:	f7fd ff92 	bl	80110c4 <unlock_fs>
 80131a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80131a4:	e173      	b.n	801348e <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80131a6:	68fb      	ldr	r3, [r7, #12]
 80131a8:	7d1b      	ldrb	r3, [r3, #20]
 80131aa:	f003 0302 	and.w	r3, r3, #2
 80131ae:	2b00      	cmp	r3, #0
 80131b0:	d106      	bne.n	80131c0 <f_write+0x72>
 80131b2:	693b      	ldr	r3, [r7, #16]
 80131b4:	2107      	movs	r1, #7
 80131b6:	4618      	mov	r0, r3
 80131b8:	f7fd ff84 	bl	80110c4 <unlock_fs>
 80131bc:	2307      	movs	r3, #7
 80131be:	e166      	b.n	801348e <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80131c0:	68fb      	ldr	r3, [r7, #12]
 80131c2:	699a      	ldr	r2, [r3, #24]
 80131c4:	687b      	ldr	r3, [r7, #4]
 80131c6:	441a      	add	r2, r3
 80131c8:	68fb      	ldr	r3, [r7, #12]
 80131ca:	699b      	ldr	r3, [r3, #24]
 80131cc:	429a      	cmp	r2, r3
 80131ce:	f080 814b 	bcs.w	8013468 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80131d2:	68fb      	ldr	r3, [r7, #12]
 80131d4:	699b      	ldr	r3, [r3, #24]
 80131d6:	43db      	mvns	r3, r3
 80131d8:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80131da:	e145      	b.n	8013468 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80131dc:	68fb      	ldr	r3, [r7, #12]
 80131de:	699b      	ldr	r3, [r3, #24]
 80131e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	f040 8101 	bne.w	80133ec <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80131ea:	68fb      	ldr	r3, [r7, #12]
 80131ec:	699b      	ldr	r3, [r3, #24]
 80131ee:	0a5b      	lsrs	r3, r3, #9
 80131f0:	693a      	ldr	r2, [r7, #16]
 80131f2:	8952      	ldrh	r2, [r2, #10]
 80131f4:	3a01      	subs	r2, #1
 80131f6:	4013      	ands	r3, r2
 80131f8:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80131fa:	69bb      	ldr	r3, [r7, #24]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d14d      	bne.n	801329c <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8013200:	68fb      	ldr	r3, [r7, #12]
 8013202:	699b      	ldr	r3, [r3, #24]
 8013204:	2b00      	cmp	r3, #0
 8013206:	d10c      	bne.n	8013222 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8013208:	68fb      	ldr	r3, [r7, #12]
 801320a:	689b      	ldr	r3, [r3, #8]
 801320c:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801320e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013210:	2b00      	cmp	r3, #0
 8013212:	d11a      	bne.n	801324a <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8013214:	68fb      	ldr	r3, [r7, #12]
 8013216:	2100      	movs	r1, #0
 8013218:	4618      	mov	r0, r3
 801321a:	f7fe fbd1 	bl	80119c0 <create_chain>
 801321e:	62b8      	str	r0, [r7, #40]	; 0x28
 8013220:	e013      	b.n	801324a <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8013222:	68fb      	ldr	r3, [r7, #12]
 8013224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013226:	2b00      	cmp	r3, #0
 8013228:	d007      	beq.n	801323a <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801322a:	68fb      	ldr	r3, [r7, #12]
 801322c:	699b      	ldr	r3, [r3, #24]
 801322e:	4619      	mov	r1, r3
 8013230:	68f8      	ldr	r0, [r7, #12]
 8013232:	f7fe fc5d 	bl	8011af0 <clmt_clust>
 8013236:	62b8      	str	r0, [r7, #40]	; 0x28
 8013238:	e007      	b.n	801324a <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 801323a:	68fa      	ldr	r2, [r7, #12]
 801323c:	68fb      	ldr	r3, [r7, #12]
 801323e:	69db      	ldr	r3, [r3, #28]
 8013240:	4619      	mov	r1, r3
 8013242:	4610      	mov	r0, r2
 8013244:	f7fe fbbc 	bl	80119c0 <create_chain>
 8013248:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801324a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801324c:	2b00      	cmp	r3, #0
 801324e:	f000 8110 	beq.w	8013472 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8013252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013254:	2b01      	cmp	r3, #1
 8013256:	d109      	bne.n	801326c <f_write+0x11e>
 8013258:	68fb      	ldr	r3, [r7, #12]
 801325a:	2202      	movs	r2, #2
 801325c:	755a      	strb	r2, [r3, #21]
 801325e:	693b      	ldr	r3, [r7, #16]
 8013260:	2102      	movs	r1, #2
 8013262:	4618      	mov	r0, r3
 8013264:	f7fd ff2e 	bl	80110c4 <unlock_fs>
 8013268:	2302      	movs	r3, #2
 801326a:	e110      	b.n	801348e <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801326c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801326e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013272:	d109      	bne.n	8013288 <f_write+0x13a>
 8013274:	68fb      	ldr	r3, [r7, #12]
 8013276:	2201      	movs	r2, #1
 8013278:	755a      	strb	r2, [r3, #21]
 801327a:	693b      	ldr	r3, [r7, #16]
 801327c:	2101      	movs	r1, #1
 801327e:	4618      	mov	r0, r3
 8013280:	f7fd ff20 	bl	80110c4 <unlock_fs>
 8013284:	2301      	movs	r3, #1
 8013286:	e102      	b.n	801348e <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 8013288:	68fb      	ldr	r3, [r7, #12]
 801328a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801328c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801328e:	68fb      	ldr	r3, [r7, #12]
 8013290:	689b      	ldr	r3, [r3, #8]
 8013292:	2b00      	cmp	r3, #0
 8013294:	d102      	bne.n	801329c <f_write+0x14e>
 8013296:	68fb      	ldr	r3, [r7, #12]
 8013298:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801329a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801329c:	68fb      	ldr	r3, [r7, #12]
 801329e:	7d1b      	ldrb	r3, [r3, #20]
 80132a0:	b25b      	sxtb	r3, r3
 80132a2:	2b00      	cmp	r3, #0
 80132a4:	da1d      	bge.n	80132e2 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80132a6:	693b      	ldr	r3, [r7, #16]
 80132a8:	7858      	ldrb	r0, [r3, #1]
 80132aa:	68fb      	ldr	r3, [r7, #12]
 80132ac:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80132b0:	68fb      	ldr	r3, [r7, #12]
 80132b2:	6a1a      	ldr	r2, [r3, #32]
 80132b4:	2301      	movs	r3, #1
 80132b6:	f7fd fdb1 	bl	8010e1c <disk_write>
 80132ba:	4603      	mov	r3, r0
 80132bc:	2b00      	cmp	r3, #0
 80132be:	d009      	beq.n	80132d4 <f_write+0x186>
 80132c0:	68fb      	ldr	r3, [r7, #12]
 80132c2:	2201      	movs	r2, #1
 80132c4:	755a      	strb	r2, [r3, #21]
 80132c6:	693b      	ldr	r3, [r7, #16]
 80132c8:	2101      	movs	r1, #1
 80132ca:	4618      	mov	r0, r3
 80132cc:	f7fd fefa 	bl	80110c4 <unlock_fs>
 80132d0:	2301      	movs	r3, #1
 80132d2:	e0dc      	b.n	801348e <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 80132d4:	68fb      	ldr	r3, [r7, #12]
 80132d6:	7d1b      	ldrb	r3, [r3, #20]
 80132d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80132dc:	b2da      	uxtb	r2, r3
 80132de:	68fb      	ldr	r3, [r7, #12]
 80132e0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80132e2:	693a      	ldr	r2, [r7, #16]
 80132e4:	68fb      	ldr	r3, [r7, #12]
 80132e6:	69db      	ldr	r3, [r3, #28]
 80132e8:	4619      	mov	r1, r3
 80132ea:	4610      	mov	r0, r2
 80132ec:	f7fe f952 	bl	8011594 <clust2sect>
 80132f0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80132f2:	697b      	ldr	r3, [r7, #20]
 80132f4:	2b00      	cmp	r3, #0
 80132f6:	d109      	bne.n	801330c <f_write+0x1be>
 80132f8:	68fb      	ldr	r3, [r7, #12]
 80132fa:	2202      	movs	r2, #2
 80132fc:	755a      	strb	r2, [r3, #21]
 80132fe:	693b      	ldr	r3, [r7, #16]
 8013300:	2102      	movs	r1, #2
 8013302:	4618      	mov	r0, r3
 8013304:	f7fd fede 	bl	80110c4 <unlock_fs>
 8013308:	2302      	movs	r3, #2
 801330a:	e0c0      	b.n	801348e <f_write+0x340>
			sect += csect;
 801330c:	697a      	ldr	r2, [r7, #20]
 801330e:	69bb      	ldr	r3, [r7, #24]
 8013310:	4413      	add	r3, r2
 8013312:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8013314:	687b      	ldr	r3, [r7, #4]
 8013316:	0a5b      	lsrs	r3, r3, #9
 8013318:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801331a:	6a3b      	ldr	r3, [r7, #32]
 801331c:	2b00      	cmp	r3, #0
 801331e:	d041      	beq.n	80133a4 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8013320:	69ba      	ldr	r2, [r7, #24]
 8013322:	6a3b      	ldr	r3, [r7, #32]
 8013324:	4413      	add	r3, r2
 8013326:	693a      	ldr	r2, [r7, #16]
 8013328:	8952      	ldrh	r2, [r2, #10]
 801332a:	4293      	cmp	r3, r2
 801332c:	d905      	bls.n	801333a <f_write+0x1ec>
					cc = fs->csize - csect;
 801332e:	693b      	ldr	r3, [r7, #16]
 8013330:	895b      	ldrh	r3, [r3, #10]
 8013332:	461a      	mov	r2, r3
 8013334:	69bb      	ldr	r3, [r7, #24]
 8013336:	1ad3      	subs	r3, r2, r3
 8013338:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801333a:	693b      	ldr	r3, [r7, #16]
 801333c:	7858      	ldrb	r0, [r3, #1]
 801333e:	6a3b      	ldr	r3, [r7, #32]
 8013340:	697a      	ldr	r2, [r7, #20]
 8013342:	69f9      	ldr	r1, [r7, #28]
 8013344:	f7fd fd6a 	bl	8010e1c <disk_write>
 8013348:	4603      	mov	r3, r0
 801334a:	2b00      	cmp	r3, #0
 801334c:	d009      	beq.n	8013362 <f_write+0x214>
 801334e:	68fb      	ldr	r3, [r7, #12]
 8013350:	2201      	movs	r2, #1
 8013352:	755a      	strb	r2, [r3, #21]
 8013354:	693b      	ldr	r3, [r7, #16]
 8013356:	2101      	movs	r1, #1
 8013358:	4618      	mov	r0, r3
 801335a:	f7fd feb3 	bl	80110c4 <unlock_fs>
 801335e:	2301      	movs	r3, #1
 8013360:	e095      	b.n	801348e <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8013362:	68fb      	ldr	r3, [r7, #12]
 8013364:	6a1a      	ldr	r2, [r3, #32]
 8013366:	697b      	ldr	r3, [r7, #20]
 8013368:	1ad3      	subs	r3, r2, r3
 801336a:	6a3a      	ldr	r2, [r7, #32]
 801336c:	429a      	cmp	r2, r3
 801336e:	d915      	bls.n	801339c <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8013370:	68fb      	ldr	r3, [r7, #12]
 8013372:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8013376:	68fb      	ldr	r3, [r7, #12]
 8013378:	6a1a      	ldr	r2, [r3, #32]
 801337a:	697b      	ldr	r3, [r7, #20]
 801337c:	1ad3      	subs	r3, r2, r3
 801337e:	025b      	lsls	r3, r3, #9
 8013380:	69fa      	ldr	r2, [r7, #28]
 8013382:	4413      	add	r3, r2
 8013384:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013388:	4619      	mov	r1, r3
 801338a:	f7fd fe07 	bl	8010f9c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801338e:	68fb      	ldr	r3, [r7, #12]
 8013390:	7d1b      	ldrb	r3, [r3, #20]
 8013392:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013396:	b2da      	uxtb	r2, r3
 8013398:	68fb      	ldr	r3, [r7, #12]
 801339a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801339c:	6a3b      	ldr	r3, [r7, #32]
 801339e:	025b      	lsls	r3, r3, #9
 80133a0:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80133a2:	e044      	b.n	801342e <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80133a4:	68fb      	ldr	r3, [r7, #12]
 80133a6:	6a1b      	ldr	r3, [r3, #32]
 80133a8:	697a      	ldr	r2, [r7, #20]
 80133aa:	429a      	cmp	r2, r3
 80133ac:	d01b      	beq.n	80133e6 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 80133ae:	68fb      	ldr	r3, [r7, #12]
 80133b0:	699a      	ldr	r2, [r3, #24]
 80133b2:	68fb      	ldr	r3, [r7, #12]
 80133b4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80133b6:	429a      	cmp	r2, r3
 80133b8:	d215      	bcs.n	80133e6 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80133ba:	693b      	ldr	r3, [r7, #16]
 80133bc:	7858      	ldrb	r0, [r3, #1]
 80133be:	68fb      	ldr	r3, [r7, #12]
 80133c0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80133c4:	2301      	movs	r3, #1
 80133c6:	697a      	ldr	r2, [r7, #20]
 80133c8:	f7fd fd08 	bl	8010ddc <disk_read>
 80133cc:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d009      	beq.n	80133e6 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 80133d2:	68fb      	ldr	r3, [r7, #12]
 80133d4:	2201      	movs	r2, #1
 80133d6:	755a      	strb	r2, [r3, #21]
 80133d8:	693b      	ldr	r3, [r7, #16]
 80133da:	2101      	movs	r1, #1
 80133dc:	4618      	mov	r0, r3
 80133de:	f7fd fe71 	bl	80110c4 <unlock_fs>
 80133e2:	2301      	movs	r3, #1
 80133e4:	e053      	b.n	801348e <f_write+0x340>
			}
#endif
			fp->sect = sect;
 80133e6:	68fb      	ldr	r3, [r7, #12]
 80133e8:	697a      	ldr	r2, [r7, #20]
 80133ea:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80133ec:	68fb      	ldr	r3, [r7, #12]
 80133ee:	699b      	ldr	r3, [r3, #24]
 80133f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80133f4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80133f8:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80133fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	429a      	cmp	r2, r3
 8013400:	d901      	bls.n	8013406 <f_write+0x2b8>
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8013406:	68fb      	ldr	r3, [r7, #12]
 8013408:	f103 0230 	add.w	r2, r3, #48	; 0x30
 801340c:	68fb      	ldr	r3, [r7, #12]
 801340e:	699b      	ldr	r3, [r3, #24]
 8013410:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013414:	4413      	add	r3, r2
 8013416:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013418:	69f9      	ldr	r1, [r7, #28]
 801341a:	4618      	mov	r0, r3
 801341c:	f7fd fdbe 	bl	8010f9c <mem_cpy>
		fp->flag |= FA_DIRTY;
 8013420:	68fb      	ldr	r3, [r7, #12]
 8013422:	7d1b      	ldrb	r3, [r3, #20]
 8013424:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8013428:	b2da      	uxtb	r2, r3
 801342a:	68fb      	ldr	r3, [r7, #12]
 801342c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801342e:	69fa      	ldr	r2, [r7, #28]
 8013430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013432:	4413      	add	r3, r2
 8013434:	61fb      	str	r3, [r7, #28]
 8013436:	68fb      	ldr	r3, [r7, #12]
 8013438:	699a      	ldr	r2, [r3, #24]
 801343a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801343c:	441a      	add	r2, r3
 801343e:	68fb      	ldr	r3, [r7, #12]
 8013440:	619a      	str	r2, [r3, #24]
 8013442:	68fb      	ldr	r3, [r7, #12]
 8013444:	68da      	ldr	r2, [r3, #12]
 8013446:	68fb      	ldr	r3, [r7, #12]
 8013448:	699b      	ldr	r3, [r3, #24]
 801344a:	429a      	cmp	r2, r3
 801344c:	bf38      	it	cc
 801344e:	461a      	movcc	r2, r3
 8013450:	68fb      	ldr	r3, [r7, #12]
 8013452:	60da      	str	r2, [r3, #12]
 8013454:	683b      	ldr	r3, [r7, #0]
 8013456:	681a      	ldr	r2, [r3, #0]
 8013458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801345a:	441a      	add	r2, r3
 801345c:	683b      	ldr	r3, [r7, #0]
 801345e:	601a      	str	r2, [r3, #0]
 8013460:	687a      	ldr	r2, [r7, #4]
 8013462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013464:	1ad3      	subs	r3, r2, r3
 8013466:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8013468:	687b      	ldr	r3, [r7, #4]
 801346a:	2b00      	cmp	r3, #0
 801346c:	f47f aeb6 	bne.w	80131dc <f_write+0x8e>
 8013470:	e000      	b.n	8013474 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013472:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8013474:	68fb      	ldr	r3, [r7, #12]
 8013476:	7d1b      	ldrb	r3, [r3, #20]
 8013478:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801347c:	b2da      	uxtb	r2, r3
 801347e:	68fb      	ldr	r3, [r7, #12]
 8013480:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8013482:	693b      	ldr	r3, [r7, #16]
 8013484:	2100      	movs	r1, #0
 8013486:	4618      	mov	r0, r3
 8013488:	f7fd fe1c 	bl	80110c4 <unlock_fs>
 801348c:	2300      	movs	r3, #0
}
 801348e:	4618      	mov	r0, r3
 8013490:	3730      	adds	r7, #48	; 0x30
 8013492:	46bd      	mov	sp, r7
 8013494:	bd80      	pop	{r7, pc}

08013496 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8013496:	b580      	push	{r7, lr}
 8013498:	b086      	sub	sp, #24
 801349a:	af00      	add	r7, sp, #0
 801349c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	f107 0208 	add.w	r2, r7, #8
 80134a4:	4611      	mov	r1, r2
 80134a6:	4618      	mov	r0, r3
 80134a8:	f7ff fa72 	bl	8012990 <validate>
 80134ac:	4603      	mov	r3, r0
 80134ae:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80134b0:	7dfb      	ldrb	r3, [r7, #23]
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	d16d      	bne.n	8013592 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80134b6:	687b      	ldr	r3, [r7, #4]
 80134b8:	7d1b      	ldrb	r3, [r3, #20]
 80134ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80134be:	2b00      	cmp	r3, #0
 80134c0:	d067      	beq.n	8013592 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	7d1b      	ldrb	r3, [r3, #20]
 80134c6:	b25b      	sxtb	r3, r3
 80134c8:	2b00      	cmp	r3, #0
 80134ca:	da1a      	bge.n	8013502 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80134cc:	68bb      	ldr	r3, [r7, #8]
 80134ce:	7858      	ldrb	r0, [r3, #1]
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80134d6:	687b      	ldr	r3, [r7, #4]
 80134d8:	6a1a      	ldr	r2, [r3, #32]
 80134da:	2301      	movs	r3, #1
 80134dc:	f7fd fc9e 	bl	8010e1c <disk_write>
 80134e0:	4603      	mov	r3, r0
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d006      	beq.n	80134f4 <f_sync+0x5e>
 80134e6:	68bb      	ldr	r3, [r7, #8]
 80134e8:	2101      	movs	r1, #1
 80134ea:	4618      	mov	r0, r3
 80134ec:	f7fd fdea 	bl	80110c4 <unlock_fs>
 80134f0:	2301      	movs	r3, #1
 80134f2:	e055      	b.n	80135a0 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	7d1b      	ldrb	r3, [r3, #20]
 80134f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80134fc:	b2da      	uxtb	r2, r3
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8013502:	f7f9 ff13 	bl	800d32c <get_fattime>
 8013506:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8013508:	68ba      	ldr	r2, [r7, #8]
 801350a:	687b      	ldr	r3, [r7, #4]
 801350c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801350e:	4619      	mov	r1, r3
 8013510:	4610      	mov	r0, r2
 8013512:	f7fd ffa3 	bl	801145c <move_window>
 8013516:	4603      	mov	r3, r0
 8013518:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801351a:	7dfb      	ldrb	r3, [r7, #23]
 801351c:	2b00      	cmp	r3, #0
 801351e:	d138      	bne.n	8013592 <f_sync+0xfc>
					dir = fp->dir_ptr;
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013524:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8013526:	68fb      	ldr	r3, [r7, #12]
 8013528:	330b      	adds	r3, #11
 801352a:	781a      	ldrb	r2, [r3, #0]
 801352c:	68fb      	ldr	r3, [r7, #12]
 801352e:	330b      	adds	r3, #11
 8013530:	f042 0220 	orr.w	r2, r2, #32
 8013534:	b2d2      	uxtb	r2, r2
 8013536:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8013538:	687b      	ldr	r3, [r7, #4]
 801353a:	6818      	ldr	r0, [r3, #0]
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	689b      	ldr	r3, [r3, #8]
 8013540:	461a      	mov	r2, r3
 8013542:	68f9      	ldr	r1, [r7, #12]
 8013544:	f7fe fcae 	bl	8011ea4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8013548:	68fb      	ldr	r3, [r7, #12]
 801354a:	f103 021c 	add.w	r2, r3, #28
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	68db      	ldr	r3, [r3, #12]
 8013552:	4619      	mov	r1, r3
 8013554:	4610      	mov	r0, r2
 8013556:	f7fd fcf5 	bl	8010f44 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801355a:	68fb      	ldr	r3, [r7, #12]
 801355c:	3316      	adds	r3, #22
 801355e:	6939      	ldr	r1, [r7, #16]
 8013560:	4618      	mov	r0, r3
 8013562:	f7fd fcef 	bl	8010f44 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	3312      	adds	r3, #18
 801356a:	2100      	movs	r1, #0
 801356c:	4618      	mov	r0, r3
 801356e:	f7fd fcce 	bl	8010f0e <st_word>
					fs->wflag = 1;
 8013572:	68bb      	ldr	r3, [r7, #8]
 8013574:	2201      	movs	r2, #1
 8013576:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8013578:	68bb      	ldr	r3, [r7, #8]
 801357a:	4618      	mov	r0, r3
 801357c:	f7fd ff9c 	bl	80114b8 <sync_fs>
 8013580:	4603      	mov	r3, r0
 8013582:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	7d1b      	ldrb	r3, [r3, #20]
 8013588:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801358c:	b2da      	uxtb	r2, r3
 801358e:	687b      	ldr	r3, [r7, #4]
 8013590:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8013592:	68bb      	ldr	r3, [r7, #8]
 8013594:	7dfa      	ldrb	r2, [r7, #23]
 8013596:	4611      	mov	r1, r2
 8013598:	4618      	mov	r0, r3
 801359a:	f7fd fd93 	bl	80110c4 <unlock_fs>
 801359e:	7dfb      	ldrb	r3, [r7, #23]
}
 80135a0:	4618      	mov	r0, r3
 80135a2:	3718      	adds	r7, #24
 80135a4:	46bd      	mov	sp, r7
 80135a6:	bd80      	pop	{r7, pc}

080135a8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80135a8:	b580      	push	{r7, lr}
 80135aa:	b084      	sub	sp, #16
 80135ac:	af00      	add	r7, sp, #0
 80135ae:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80135b0:	6878      	ldr	r0, [r7, #4]
 80135b2:	f7ff ff70 	bl	8013496 <f_sync>
 80135b6:	4603      	mov	r3, r0
 80135b8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80135ba:	7bfb      	ldrb	r3, [r7, #15]
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d11d      	bne.n	80135fc <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	f107 0208 	add.w	r2, r7, #8
 80135c6:	4611      	mov	r1, r2
 80135c8:	4618      	mov	r0, r3
 80135ca:	f7ff f9e1 	bl	8012990 <validate>
 80135ce:	4603      	mov	r3, r0
 80135d0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80135d2:	7bfb      	ldrb	r3, [r7, #15]
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	d111      	bne.n	80135fc <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	691b      	ldr	r3, [r3, #16]
 80135dc:	4618      	mov	r0, r3
 80135de:	f7fd fe99 	bl	8011314 <dec_lock>
 80135e2:	4603      	mov	r3, r0
 80135e4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80135e6:	7bfb      	ldrb	r3, [r7, #15]
 80135e8:	2b00      	cmp	r3, #0
 80135ea:	d102      	bne.n	80135f2 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80135ec:	687b      	ldr	r3, [r7, #4]
 80135ee:	2200      	movs	r2, #0
 80135f0:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 80135f2:	68bb      	ldr	r3, [r7, #8]
 80135f4:	2100      	movs	r1, #0
 80135f6:	4618      	mov	r0, r3
 80135f8:	f7fd fd64 	bl	80110c4 <unlock_fs>
#endif
		}
	}
	return res;
 80135fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80135fe:	4618      	mov	r0, r3
 8013600:	3710      	adds	r7, #16
 8013602:	46bd      	mov	sp, r7
 8013604:	bd80      	pop	{r7, pc}

08013606 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8013606:	b580      	push	{r7, lr}
 8013608:	b086      	sub	sp, #24
 801360a:	af00      	add	r7, sp, #0
 801360c:	6078      	str	r0, [r7, #4]
 801360e:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	2b00      	cmp	r3, #0
 8013614:	d101      	bne.n	801361a <f_opendir+0x14>
 8013616:	2309      	movs	r3, #9
 8013618:	e06a      	b.n	80136f0 <f_opendir+0xea>

	/* Get logical drive */
	obj = &dp->obj;
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 801361e:	f107 010c 	add.w	r1, r7, #12
 8013622:	463b      	mov	r3, r7
 8013624:	2200      	movs	r2, #0
 8013626:	4618      	mov	r0, r3
 8013628:	f7fe ff5e 	bl	80124e8 <find_volume>
 801362c:	4603      	mov	r3, r0
 801362e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013630:	7dfb      	ldrb	r3, [r7, #23]
 8013632:	2b00      	cmp	r3, #0
 8013634:	d14f      	bne.n	80136d6 <f_opendir+0xd0>
		obj->fs = fs;
 8013636:	68fa      	ldr	r2, [r7, #12]
 8013638:	693b      	ldr	r3, [r7, #16]
 801363a:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 801363c:	683b      	ldr	r3, [r7, #0]
 801363e:	4619      	mov	r1, r3
 8013640:	6878      	ldr	r0, [r7, #4]
 8013642:	f7fe fe45 	bl	80122d0 <follow_path>
 8013646:	4603      	mov	r3, r0
 8013648:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 801364a:	7dfb      	ldrb	r3, [r7, #23]
 801364c:	2b00      	cmp	r3, #0
 801364e:	d13d      	bne.n	80136cc <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013656:	b25b      	sxtb	r3, r3
 8013658:	2b00      	cmp	r3, #0
 801365a:	db12      	blt.n	8013682 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 801365c:	693b      	ldr	r3, [r7, #16]
 801365e:	799b      	ldrb	r3, [r3, #6]
 8013660:	f003 0310 	and.w	r3, r3, #16
 8013664:	2b00      	cmp	r3, #0
 8013666:	d00a      	beq.n	801367e <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8013668:	68fa      	ldr	r2, [r7, #12]
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	6a1b      	ldr	r3, [r3, #32]
 801366e:	4619      	mov	r1, r3
 8013670:	4610      	mov	r0, r2
 8013672:	f7fe fbf8 	bl	8011e66 <ld_clust>
 8013676:	4602      	mov	r2, r0
 8013678:	693b      	ldr	r3, [r7, #16]
 801367a:	609a      	str	r2, [r3, #8]
 801367c:	e001      	b.n	8013682 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 801367e:	2305      	movs	r3, #5
 8013680:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8013682:	7dfb      	ldrb	r3, [r7, #23]
 8013684:	2b00      	cmp	r3, #0
 8013686:	d121      	bne.n	80136cc <f_opendir+0xc6>
				obj->id = fs->id;
 8013688:	68fb      	ldr	r3, [r7, #12]
 801368a:	88da      	ldrh	r2, [r3, #6]
 801368c:	693b      	ldr	r3, [r7, #16]
 801368e:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8013690:	2100      	movs	r1, #0
 8013692:	6878      	ldr	r0, [r7, #4]
 8013694:	f7fe fa60 	bl	8011b58 <dir_sdi>
 8013698:	4603      	mov	r3, r0
 801369a:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 801369c:	7dfb      	ldrb	r3, [r7, #23]
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d114      	bne.n	80136cc <f_opendir+0xc6>
					if (obj->sclust) {
 80136a2:	693b      	ldr	r3, [r7, #16]
 80136a4:	689b      	ldr	r3, [r3, #8]
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	d00d      	beq.n	80136c6 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 80136aa:	2100      	movs	r1, #0
 80136ac:	6878      	ldr	r0, [r7, #4]
 80136ae:	f7fd fda3 	bl	80111f8 <inc_lock>
 80136b2:	4602      	mov	r2, r0
 80136b4:	693b      	ldr	r3, [r7, #16]
 80136b6:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 80136b8:	693b      	ldr	r3, [r7, #16]
 80136ba:	691b      	ldr	r3, [r3, #16]
 80136bc:	2b00      	cmp	r3, #0
 80136be:	d105      	bne.n	80136cc <f_opendir+0xc6>
 80136c0:	2312      	movs	r3, #18
 80136c2:	75fb      	strb	r3, [r7, #23]
 80136c4:	e002      	b.n	80136cc <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 80136c6:	693b      	ldr	r3, [r7, #16]
 80136c8:	2200      	movs	r2, #0
 80136ca:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80136cc:	7dfb      	ldrb	r3, [r7, #23]
 80136ce:	2b04      	cmp	r3, #4
 80136d0:	d101      	bne.n	80136d6 <f_opendir+0xd0>
 80136d2:	2305      	movs	r3, #5
 80136d4:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 80136d6:	7dfb      	ldrb	r3, [r7, #23]
 80136d8:	2b00      	cmp	r3, #0
 80136da:	d002      	beq.n	80136e2 <f_opendir+0xdc>
 80136dc:	693b      	ldr	r3, [r7, #16]
 80136de:	2200      	movs	r2, #0
 80136e0:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	7dfa      	ldrb	r2, [r7, #23]
 80136e6:	4611      	mov	r1, r2
 80136e8:	4618      	mov	r0, r3
 80136ea:	f7fd fceb 	bl	80110c4 <unlock_fs>
 80136ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80136f0:	4618      	mov	r0, r3
 80136f2:	3718      	adds	r7, #24
 80136f4:	46bd      	mov	sp, r7
 80136f6:	bd80      	pop	{r7, pc}

080136f8 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 80136f8:	b580      	push	{r7, lr}
 80136fa:	b084      	sub	sp, #16
 80136fc:	af00      	add	r7, sp, #0
 80136fe:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8013700:	687b      	ldr	r3, [r7, #4]
 8013702:	f107 0208 	add.w	r2, r7, #8
 8013706:	4611      	mov	r1, r2
 8013708:	4618      	mov	r0, r3
 801370a:	f7ff f941 	bl	8012990 <validate>
 801370e:	4603      	mov	r3, r0
 8013710:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8013712:	7bfb      	ldrb	r3, [r7, #15]
 8013714:	2b00      	cmp	r3, #0
 8013716:	d115      	bne.n	8013744 <f_closedir+0x4c>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8013718:	687b      	ldr	r3, [r7, #4]
 801371a:	691b      	ldr	r3, [r3, #16]
 801371c:	2b00      	cmp	r3, #0
 801371e:	d006      	beq.n	801372e <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	691b      	ldr	r3, [r3, #16]
 8013724:	4618      	mov	r0, r3
 8013726:	f7fd fdf5 	bl	8011314 <dec_lock>
 801372a:	4603      	mov	r3, r0
 801372c:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 801372e:	7bfb      	ldrb	r3, [r7, #15]
 8013730:	2b00      	cmp	r3, #0
 8013732:	d102      	bne.n	801373a <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	2200      	movs	r2, #0
 8013738:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 801373a:	68bb      	ldr	r3, [r7, #8]
 801373c:	2100      	movs	r1, #0
 801373e:	4618      	mov	r0, r3
 8013740:	f7fd fcc0 	bl	80110c4 <unlock_fs>
#endif
	}
	return res;
 8013744:	7bfb      	ldrb	r3, [r7, #15]
}
 8013746:	4618      	mov	r0, r3
 8013748:	3710      	adds	r7, #16
 801374a:	46bd      	mov	sp, r7
 801374c:	bd80      	pop	{r7, pc}

0801374e <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 801374e:	b580      	push	{r7, lr}
 8013750:	b084      	sub	sp, #16
 8013752:	af00      	add	r7, sp, #0
 8013754:	6078      	str	r0, [r7, #4]
 8013756:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	f107 0208 	add.w	r2, r7, #8
 801375e:	4611      	mov	r1, r2
 8013760:	4618      	mov	r0, r3
 8013762:	f7ff f915 	bl	8012990 <validate>
 8013766:	4603      	mov	r3, r0
 8013768:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801376a:	7bfb      	ldrb	r3, [r7, #15]
 801376c:	2b00      	cmp	r3, #0
 801376e:	d126      	bne.n	80137be <f_readdir+0x70>
		if (!fno) {
 8013770:	683b      	ldr	r3, [r7, #0]
 8013772:	2b00      	cmp	r3, #0
 8013774:	d106      	bne.n	8013784 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8013776:	2100      	movs	r1, #0
 8013778:	6878      	ldr	r0, [r7, #4]
 801377a:	f7fe f9ed 	bl	8011b58 <dir_sdi>
 801377e:	4603      	mov	r3, r0
 8013780:	73fb      	strb	r3, [r7, #15]
 8013782:	e01c      	b.n	80137be <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8013784:	2100      	movs	r1, #0
 8013786:	6878      	ldr	r0, [r7, #4]
 8013788:	f7fe fbac 	bl	8011ee4 <dir_read>
 801378c:	4603      	mov	r3, r0
 801378e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8013790:	7bfb      	ldrb	r3, [r7, #15]
 8013792:	2b04      	cmp	r3, #4
 8013794:	d101      	bne.n	801379a <f_readdir+0x4c>
 8013796:	2300      	movs	r3, #0
 8013798:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 801379a:	7bfb      	ldrb	r3, [r7, #15]
 801379c:	2b00      	cmp	r3, #0
 801379e:	d10e      	bne.n	80137be <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 80137a0:	6839      	ldr	r1, [r7, #0]
 80137a2:	6878      	ldr	r0, [r7, #4]
 80137a4:	f7fe fca0 	bl	80120e8 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 80137a8:	2100      	movs	r1, #0
 80137aa:	6878      	ldr	r0, [r7, #4]
 80137ac:	f7fe fa4f 	bl	8011c4e <dir_next>
 80137b0:	4603      	mov	r3, r0
 80137b2:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 80137b4:	7bfb      	ldrb	r3, [r7, #15]
 80137b6:	2b04      	cmp	r3, #4
 80137b8:	d101      	bne.n	80137be <f_readdir+0x70>
 80137ba:	2300      	movs	r3, #0
 80137bc:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 80137be:	68bb      	ldr	r3, [r7, #8]
 80137c0:	7bfa      	ldrb	r2, [r7, #15]
 80137c2:	4611      	mov	r1, r2
 80137c4:	4618      	mov	r0, r3
 80137c6:	f7fd fc7d 	bl	80110c4 <unlock_fs>
 80137ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80137cc:	4618      	mov	r0, r3
 80137ce:	3710      	adds	r7, #16
 80137d0:	46bd      	mov	sp, r7
 80137d2:	bd80      	pop	{r7, pc}

080137d4 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80137d4:	b580      	push	{r7, lr}
 80137d6:	b090      	sub	sp, #64	; 0x40
 80137d8:	af00      	add	r7, sp, #0
 80137da:	6078      	str	r0, [r7, #4]
 80137dc:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 80137de:	f107 010c 	add.w	r1, r7, #12
 80137e2:	1d3b      	adds	r3, r7, #4
 80137e4:	2200      	movs	r2, #0
 80137e6:	4618      	mov	r0, r3
 80137e8:	f7fe fe7e 	bl	80124e8 <find_volume>
 80137ec:	4603      	mov	r3, r0
 80137ee:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 80137f2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	d11f      	bne.n	801383a <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80137fa:	687a      	ldr	r2, [r7, #4]
 80137fc:	f107 030c 	add.w	r3, r7, #12
 8013800:	4611      	mov	r1, r2
 8013802:	4618      	mov	r0, r3
 8013804:	f7fe fd64 	bl	80122d0 <follow_path>
 8013808:	4603      	mov	r3, r0
 801380a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {				/* Follow completed */
 801380e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013812:	2b00      	cmp	r3, #0
 8013814:	d111      	bne.n	801383a <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 8013816:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801381a:	b25b      	sxtb	r3, r3
 801381c:	2b00      	cmp	r3, #0
 801381e:	da03      	bge.n	8013828 <f_stat+0x54>
				res = FR_INVALID_NAME;
 8013820:	2306      	movs	r3, #6
 8013822:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8013826:	e008      	b.n	801383a <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 8013828:	683b      	ldr	r3, [r7, #0]
 801382a:	2b00      	cmp	r3, #0
 801382c:	d005      	beq.n	801383a <f_stat+0x66>
 801382e:	f107 030c 	add.w	r3, r7, #12
 8013832:	6839      	ldr	r1, [r7, #0]
 8013834:	4618      	mov	r0, r3
 8013836:	f7fe fc57 	bl	80120e8 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 801383a:	68fb      	ldr	r3, [r7, #12]
 801383c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8013840:	4611      	mov	r1, r2
 8013842:	4618      	mov	r0, r3
 8013844:	f7fd fc3e 	bl	80110c4 <unlock_fs>
 8013848:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 801384c:	4618      	mov	r0, r3
 801384e:	3740      	adds	r7, #64	; 0x40
 8013850:	46bd      	mov	sp, r7
 8013852:	bd80      	pop	{r7, pc}

08013854 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8013854:	b580      	push	{r7, lr}
 8013856:	b09e      	sub	sp, #120	; 0x78
 8013858:	af00      	add	r7, sp, #0
 801385a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 801385c:	2300      	movs	r3, #0
 801385e:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8013860:	f107 010c 	add.w	r1, r7, #12
 8013864:	1d3b      	adds	r3, r7, #4
 8013866:	2202      	movs	r2, #2
 8013868:	4618      	mov	r0, r3
 801386a:	f7fe fe3d 	bl	80124e8 <find_volume>
 801386e:	4603      	mov	r3, r0
 8013870:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 8013874:	68fb      	ldr	r3, [r7, #12]
 8013876:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8013878:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801387c:	2b00      	cmp	r3, #0
 801387e:	f040 808e 	bne.w	801399e <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 8013882:	687a      	ldr	r2, [r7, #4]
 8013884:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8013888:	4611      	mov	r1, r2
 801388a:	4618      	mov	r0, r3
 801388c:	f7fe fd20 	bl	80122d0 <follow_path>
 8013890:	4603      	mov	r3, r0
 8013892:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8013896:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801389a:	2b00      	cmp	r3, #0
 801389c:	d108      	bne.n	80138b0 <f_unlink+0x5c>
 801389e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80138a2:	2102      	movs	r1, #2
 80138a4:	4618      	mov	r0, r3
 80138a6:	f7fd fc29 	bl	80110fc <chk_lock>
 80138aa:	4603      	mov	r3, r0
 80138ac:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 80138b0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	d172      	bne.n	801399e <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 80138b8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80138bc:	b25b      	sxtb	r3, r3
 80138be:	2b00      	cmp	r3, #0
 80138c0:	da03      	bge.n	80138ca <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 80138c2:	2306      	movs	r3, #6
 80138c4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80138c8:	e008      	b.n	80138dc <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 80138ca:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80138ce:	f003 0301 	and.w	r3, r3, #1
 80138d2:	2b00      	cmp	r3, #0
 80138d4:	d002      	beq.n	80138dc <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 80138d6:	2307      	movs	r3, #7
 80138d8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 80138dc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80138e0:	2b00      	cmp	r3, #0
 80138e2:	d134      	bne.n	801394e <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 80138e4:	68fb      	ldr	r3, [r7, #12]
 80138e6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80138e8:	4611      	mov	r1, r2
 80138ea:	4618      	mov	r0, r3
 80138ec:	f7fe fabb 	bl	8011e66 <ld_clust>
 80138f0:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 80138f2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80138f6:	f003 0310 	and.w	r3, r3, #16
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	d027      	beq.n	801394e <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 80138fe:	68fb      	ldr	r3, [r7, #12]
 8013900:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 8013902:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013904:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 8013906:	f107 0310 	add.w	r3, r7, #16
 801390a:	2100      	movs	r1, #0
 801390c:	4618      	mov	r0, r3
 801390e:	f7fe f923 	bl	8011b58 <dir_sdi>
 8013912:	4603      	mov	r3, r0
 8013914:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 8013918:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801391c:	2b00      	cmp	r3, #0
 801391e:	d116      	bne.n	801394e <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 8013920:	f107 0310 	add.w	r3, r7, #16
 8013924:	2100      	movs	r1, #0
 8013926:	4618      	mov	r0, r3
 8013928:	f7fe fadc 	bl	8011ee4 <dir_read>
 801392c:	4603      	mov	r3, r0
 801392e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8013932:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013936:	2b00      	cmp	r3, #0
 8013938:	d102      	bne.n	8013940 <f_unlink+0xec>
 801393a:	2307      	movs	r3, #7
 801393c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8013940:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013944:	2b04      	cmp	r3, #4
 8013946:	d102      	bne.n	801394e <f_unlink+0xfa>
 8013948:	2300      	movs	r3, #0
 801394a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 801394e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013952:	2b00      	cmp	r3, #0
 8013954:	d123      	bne.n	801399e <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 8013956:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801395a:	4618      	mov	r0, r3
 801395c:	f7fe fba6 	bl	80120ac <dir_remove>
 8013960:	4603      	mov	r3, r0
 8013962:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 8013966:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801396a:	2b00      	cmp	r3, #0
 801396c:	d10c      	bne.n	8013988 <f_unlink+0x134>
 801396e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013970:	2b00      	cmp	r3, #0
 8013972:	d009      	beq.n	8013988 <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8013974:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8013978:	2200      	movs	r2, #0
 801397a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 801397c:	4618      	mov	r0, r3
 801397e:	f7fd ffba 	bl	80118f6 <remove_chain>
 8013982:	4603      	mov	r3, r0
 8013984:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8013988:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801398c:	2b00      	cmp	r3, #0
 801398e:	d106      	bne.n	801399e <f_unlink+0x14a>
 8013990:	68fb      	ldr	r3, [r7, #12]
 8013992:	4618      	mov	r0, r3
 8013994:	f7fd fd90 	bl	80114b8 <sync_fs>
 8013998:	4603      	mov	r3, r0
 801399a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 801399e:	68fb      	ldr	r3, [r7, #12]
 80139a0:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80139a4:	4611      	mov	r1, r2
 80139a6:	4618      	mov	r0, r3
 80139a8:	f7fd fb8c 	bl	80110c4 <unlock_fs>
 80139ac:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80139b0:	4618      	mov	r0, r3
 80139b2:	3778      	adds	r7, #120	; 0x78
 80139b4:	46bd      	mov	sp, r7
 80139b6:	bd80      	pop	{r7, pc}

080139b8 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 80139b8:	b580      	push	{r7, lr}
 80139ba:	b096      	sub	sp, #88	; 0x58
 80139bc:	af00      	add	r7, sp, #0
 80139be:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 80139c0:	f107 0108 	add.w	r1, r7, #8
 80139c4:	1d3b      	adds	r3, r7, #4
 80139c6:	2202      	movs	r2, #2
 80139c8:	4618      	mov	r0, r3
 80139ca:	f7fe fd8d 	bl	80124e8 <find_volume>
 80139ce:	4603      	mov	r3, r0
 80139d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 80139d4:	68bb      	ldr	r3, [r7, #8]
 80139d6:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 80139d8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80139dc:	2b00      	cmp	r3, #0
 80139de:	f040 80ec 	bne.w	8013bba <f_mkdir+0x202>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 80139e2:	687a      	ldr	r2, [r7, #4]
 80139e4:	f107 030c 	add.w	r3, r7, #12
 80139e8:	4611      	mov	r1, r2
 80139ea:	4618      	mov	r0, r3
 80139ec:	f7fe fc70 	bl	80122d0 <follow_path>
 80139f0:	4603      	mov	r3, r0
 80139f2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 80139f6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	d102      	bne.n	8013a04 <f_mkdir+0x4c>
 80139fe:	2308      	movs	r3, #8
 8013a00:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8013a04:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013a08:	2b04      	cmp	r3, #4
 8013a0a:	f040 80d6 	bne.w	8013bba <f_mkdir+0x202>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8013a0e:	f107 030c 	add.w	r3, r7, #12
 8013a12:	2100      	movs	r1, #0
 8013a14:	4618      	mov	r0, r3
 8013a16:	f7fd ffd3 	bl	80119c0 <create_chain>
 8013a1a:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8013a1c:	68bb      	ldr	r3, [r7, #8]
 8013a1e:	895b      	ldrh	r3, [r3, #10]
 8013a20:	025b      	lsls	r3, r3, #9
 8013a22:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 8013a24:	2300      	movs	r3, #0
 8013a26:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8013a2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013a2c:	2b00      	cmp	r3, #0
 8013a2e:	d102      	bne.n	8013a36 <f_mkdir+0x7e>
 8013a30:	2307      	movs	r3, #7
 8013a32:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8013a36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013a38:	2b01      	cmp	r3, #1
 8013a3a:	d102      	bne.n	8013a42 <f_mkdir+0x8a>
 8013a3c:	2302      	movs	r3, #2
 8013a3e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8013a42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a48:	d102      	bne.n	8013a50 <f_mkdir+0x98>
 8013a4a:	2301      	movs	r3, #1
 8013a4c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8013a50:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013a54:	2b00      	cmp	r3, #0
 8013a56:	d106      	bne.n	8013a66 <f_mkdir+0xae>
 8013a58:	68bb      	ldr	r3, [r7, #8]
 8013a5a:	4618      	mov	r0, r3
 8013a5c:	f7fd fcba 	bl	80113d4 <sync_window>
 8013a60:	4603      	mov	r3, r0
 8013a62:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8013a66:	f7f9 fc61 	bl	800d32c <get_fattime>
 8013a6a:	6438      	str	r0, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8013a6c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013a70:	2b00      	cmp	r3, #0
 8013a72:	d16a      	bne.n	8013b4a <f_mkdir+0x192>
				dsc = clust2sect(fs, dcl);
 8013a74:	68bb      	ldr	r3, [r7, #8]
 8013a76:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8013a78:	4618      	mov	r0, r3
 8013a7a:	f7fd fd8b 	bl	8011594 <clust2sect>
 8013a7e:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 8013a80:	68bb      	ldr	r3, [r7, #8]
 8013a82:	3334      	adds	r3, #52	; 0x34
 8013a84:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 8013a86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013a8a:	2100      	movs	r1, #0
 8013a8c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8013a8e:	f7fd faa6 	bl	8010fde <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8013a92:	220b      	movs	r2, #11
 8013a94:	2120      	movs	r1, #32
 8013a96:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8013a98:	f7fd faa1 	bl	8010fde <mem_set>
					dir[DIR_Name] = '.';
 8013a9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013a9e:	222e      	movs	r2, #46	; 0x2e
 8013aa0:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8013aa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013aa4:	330b      	adds	r3, #11
 8013aa6:	2210      	movs	r2, #16
 8013aa8:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8013aaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013aac:	3316      	adds	r3, #22
 8013aae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8013ab0:	4618      	mov	r0, r3
 8013ab2:	f7fd fa47 	bl	8010f44 <st_dword>
					st_clust(fs, dir, dcl);
 8013ab6:	68bb      	ldr	r3, [r7, #8]
 8013ab8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8013aba:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8013abc:	4618      	mov	r0, r3
 8013abe:	f7fe f9f1 	bl	8011ea4 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8013ac2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013ac4:	3320      	adds	r3, #32
 8013ac6:	2220      	movs	r2, #32
 8013ac8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8013aca:	4618      	mov	r0, r3
 8013acc:	f7fd fa66 	bl	8010f9c <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8013ad0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013ad2:	3321      	adds	r3, #33	; 0x21
 8013ad4:	222e      	movs	r2, #46	; 0x2e
 8013ad6:	701a      	strb	r2, [r3, #0]
 8013ad8:	697b      	ldr	r3, [r7, #20]
 8013ada:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8013adc:	68bb      	ldr	r3, [r7, #8]
 8013ade:	781b      	ldrb	r3, [r3, #0]
 8013ae0:	2b03      	cmp	r3, #3
 8013ae2:	d106      	bne.n	8013af2 <f_mkdir+0x13a>
 8013ae4:	68bb      	ldr	r3, [r7, #8]
 8013ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013ae8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8013aea:	429a      	cmp	r2, r3
 8013aec:	d101      	bne.n	8013af2 <f_mkdir+0x13a>
 8013aee:	2300      	movs	r3, #0
 8013af0:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 8013af2:	68b8      	ldr	r0, [r7, #8]
 8013af4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013af6:	3320      	adds	r3, #32
 8013af8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8013afa:	4619      	mov	r1, r3
 8013afc:	f7fe f9d2 	bl	8011ea4 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8013b00:	68bb      	ldr	r3, [r7, #8]
 8013b02:	895b      	ldrh	r3, [r3, #10]
 8013b04:	653b      	str	r3, [r7, #80]	; 0x50
 8013b06:	e01b      	b.n	8013b40 <f_mkdir+0x188>
					fs->winsect = dsc++;
 8013b08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013b0a:	1c5a      	adds	r2, r3, #1
 8013b0c:	64fa      	str	r2, [r7, #76]	; 0x4c
 8013b0e:	68ba      	ldr	r2, [r7, #8]
 8013b10:	6313      	str	r3, [r2, #48]	; 0x30
					fs->wflag = 1;
 8013b12:	68bb      	ldr	r3, [r7, #8]
 8013b14:	2201      	movs	r2, #1
 8013b16:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8013b18:	68bb      	ldr	r3, [r7, #8]
 8013b1a:	4618      	mov	r0, r3
 8013b1c:	f7fd fc5a 	bl	80113d4 <sync_window>
 8013b20:	4603      	mov	r3, r0
 8013b22:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 8013b26:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013b2a:	2b00      	cmp	r3, #0
 8013b2c:	d10c      	bne.n	8013b48 <f_mkdir+0x190>
					mem_set(dir, 0, SS(fs));
 8013b2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013b32:	2100      	movs	r1, #0
 8013b34:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8013b36:	f7fd fa52 	bl	8010fde <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8013b3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013b3c:	3b01      	subs	r3, #1
 8013b3e:	653b      	str	r3, [r7, #80]	; 0x50
 8013b40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	d1e0      	bne.n	8013b08 <f_mkdir+0x150>
 8013b46:	e000      	b.n	8013b4a <f_mkdir+0x192>
					if (res != FR_OK) break;
 8013b48:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8013b4a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013b4e:	2b00      	cmp	r3, #0
 8013b50:	d107      	bne.n	8013b62 <f_mkdir+0x1aa>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8013b52:	f107 030c 	add.w	r3, r7, #12
 8013b56:	4618      	mov	r0, r3
 8013b58:	f7fe fa76 	bl	8012048 <dir_register>
 8013b5c:	4603      	mov	r3, r0
 8013b5e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 8013b62:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013b66:	2b00      	cmp	r3, #0
 8013b68:	d120      	bne.n	8013bac <f_mkdir+0x1f4>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8013b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b6c:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 8013b6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013b70:	3316      	adds	r3, #22
 8013b72:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8013b74:	4618      	mov	r0, r3
 8013b76:	f7fd f9e5 	bl	8010f44 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8013b7a:	68bb      	ldr	r3, [r7, #8]
 8013b7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8013b7e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8013b80:	4618      	mov	r0, r3
 8013b82:	f7fe f98f 	bl	8011ea4 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8013b86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013b88:	330b      	adds	r3, #11
 8013b8a:	2210      	movs	r2, #16
 8013b8c:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 8013b8e:	68bb      	ldr	r3, [r7, #8]
 8013b90:	2201      	movs	r2, #1
 8013b92:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8013b94:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d10e      	bne.n	8013bba <f_mkdir+0x202>
					res = sync_fs(fs);
 8013b9c:	68bb      	ldr	r3, [r7, #8]
 8013b9e:	4618      	mov	r0, r3
 8013ba0:	f7fd fc8a 	bl	80114b8 <sync_fs>
 8013ba4:	4603      	mov	r3, r0
 8013ba6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8013baa:	e006      	b.n	8013bba <f_mkdir+0x202>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8013bac:	f107 030c 	add.w	r3, r7, #12
 8013bb0:	2200      	movs	r2, #0
 8013bb2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8013bb4:	4618      	mov	r0, r3
 8013bb6:	f7fd fe9e 	bl	80118f6 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8013bba:	68bb      	ldr	r3, [r7, #8]
 8013bbc:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8013bc0:	4611      	mov	r1, r2
 8013bc2:	4618      	mov	r0, r3
 8013bc4:	f7fd fa7e 	bl	80110c4 <unlock_fs>
 8013bc8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8013bcc:	4618      	mov	r0, r3
 8013bce:	3758      	adds	r7, #88	; 0x58
 8013bd0:	46bd      	mov	sp, r7
 8013bd2:	bd80      	pop	{r7, pc}

08013bd4 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8013bd4:	b580      	push	{r7, lr}
 8013bd6:	b088      	sub	sp, #32
 8013bd8:	af00      	add	r7, sp, #0
 8013bda:	60f8      	str	r0, [r7, #12]
 8013bdc:	60b9      	str	r1, [r7, #8]
 8013bde:	607a      	str	r2, [r7, #4]
	int n = 0;
 8013be0:	2300      	movs	r3, #0
 8013be2:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8013be4:	68fb      	ldr	r3, [r7, #12]
 8013be6:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8013be8:	e01b      	b.n	8013c22 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8013bea:	f107 0310 	add.w	r3, r7, #16
 8013bee:	f107 0114 	add.w	r1, r7, #20
 8013bf2:	2201      	movs	r2, #1
 8013bf4:	6878      	ldr	r0, [r7, #4]
 8013bf6:	f7ff f93c 	bl	8012e72 <f_read>
		if (rc != 1) break;
 8013bfa:	693b      	ldr	r3, [r7, #16]
 8013bfc:	2b01      	cmp	r3, #1
 8013bfe:	d116      	bne.n	8013c2e <f_gets+0x5a>
		c = s[0];
 8013c00:	7d3b      	ldrb	r3, [r7, #20]
 8013c02:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8013c04:	7dfb      	ldrb	r3, [r7, #23]
 8013c06:	2b0d      	cmp	r3, #13
 8013c08:	d100      	bne.n	8013c0c <f_gets+0x38>
 8013c0a:	e00a      	b.n	8013c22 <f_gets+0x4e>
		*p++ = c;
 8013c0c:	69bb      	ldr	r3, [r7, #24]
 8013c0e:	1c5a      	adds	r2, r3, #1
 8013c10:	61ba      	str	r2, [r7, #24]
 8013c12:	7dfa      	ldrb	r2, [r7, #23]
 8013c14:	701a      	strb	r2, [r3, #0]
		n++;
 8013c16:	69fb      	ldr	r3, [r7, #28]
 8013c18:	3301      	adds	r3, #1
 8013c1a:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8013c1c:	7dfb      	ldrb	r3, [r7, #23]
 8013c1e:	2b0a      	cmp	r3, #10
 8013c20:	d007      	beq.n	8013c32 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8013c22:	68bb      	ldr	r3, [r7, #8]
 8013c24:	3b01      	subs	r3, #1
 8013c26:	69fa      	ldr	r2, [r7, #28]
 8013c28:	429a      	cmp	r2, r3
 8013c2a:	dbde      	blt.n	8013bea <f_gets+0x16>
 8013c2c:	e002      	b.n	8013c34 <f_gets+0x60>
		if (rc != 1) break;
 8013c2e:	bf00      	nop
 8013c30:	e000      	b.n	8013c34 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 8013c32:	bf00      	nop
	}
	*p = 0;
 8013c34:	69bb      	ldr	r3, [r7, #24]
 8013c36:	2200      	movs	r2, #0
 8013c38:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8013c3a:	69fb      	ldr	r3, [r7, #28]
 8013c3c:	2b00      	cmp	r3, #0
 8013c3e:	d001      	beq.n	8013c44 <f_gets+0x70>
 8013c40:	68fb      	ldr	r3, [r7, #12]
 8013c42:	e000      	b.n	8013c46 <f_gets+0x72>
 8013c44:	2300      	movs	r3, #0
}
 8013c46:	4618      	mov	r0, r3
 8013c48:	3720      	adds	r7, #32
 8013c4a:	46bd      	mov	sp, r7
 8013c4c:	bd80      	pop	{r7, pc}

08013c4e <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8013c4e:	b580      	push	{r7, lr}
 8013c50:	b084      	sub	sp, #16
 8013c52:	af00      	add	r7, sp, #0
 8013c54:	6078      	str	r0, [r7, #4]
 8013c56:	460b      	mov	r3, r1
 8013c58:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8013c5a:	78fb      	ldrb	r3, [r7, #3]
 8013c5c:	2b0a      	cmp	r3, #10
 8013c5e:	d103      	bne.n	8013c68 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8013c60:	210d      	movs	r1, #13
 8013c62:	6878      	ldr	r0, [r7, #4]
 8013c64:	f7ff fff3 	bl	8013c4e <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	685b      	ldr	r3, [r3, #4]
 8013c6c:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8013c6e:	68fb      	ldr	r3, [r7, #12]
 8013c70:	2b00      	cmp	r3, #0
 8013c72:	db25      	blt.n	8013cc0 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8013c74:	68fb      	ldr	r3, [r7, #12]
 8013c76:	1c5a      	adds	r2, r3, #1
 8013c78:	60fa      	str	r2, [r7, #12]
 8013c7a:	687a      	ldr	r2, [r7, #4]
 8013c7c:	4413      	add	r3, r2
 8013c7e:	78fa      	ldrb	r2, [r7, #3]
 8013c80:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8013c82:	68fb      	ldr	r3, [r7, #12]
 8013c84:	2b3c      	cmp	r3, #60	; 0x3c
 8013c86:	dd12      	ble.n	8013cae <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	6818      	ldr	r0, [r3, #0]
 8013c8c:	687b      	ldr	r3, [r7, #4]
 8013c8e:	f103 010c 	add.w	r1, r3, #12
 8013c92:	68fa      	ldr	r2, [r7, #12]
 8013c94:	f107 0308 	add.w	r3, r7, #8
 8013c98:	f7ff fa59 	bl	801314e <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8013c9c:	68ba      	ldr	r2, [r7, #8]
 8013c9e:	68fb      	ldr	r3, [r7, #12]
 8013ca0:	429a      	cmp	r2, r3
 8013ca2:	d101      	bne.n	8013ca8 <putc_bfd+0x5a>
 8013ca4:	2300      	movs	r3, #0
 8013ca6:	e001      	b.n	8013cac <putc_bfd+0x5e>
 8013ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8013cac:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	68fa      	ldr	r2, [r7, #12]
 8013cb2:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	689b      	ldr	r3, [r3, #8]
 8013cb8:	1c5a      	adds	r2, r3, #1
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	609a      	str	r2, [r3, #8]
 8013cbe:	e000      	b.n	8013cc2 <putc_bfd+0x74>
	if (i < 0) return;
 8013cc0:	bf00      	nop
}
 8013cc2:	3710      	adds	r7, #16
 8013cc4:	46bd      	mov	sp, r7
 8013cc6:	bd80      	pop	{r7, pc}

08013cc8 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 8013cc8:	b580      	push	{r7, lr}
 8013cca:	b084      	sub	sp, #16
 8013ccc:	af00      	add	r7, sp, #0
 8013cce:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	685b      	ldr	r3, [r3, #4]
 8013cd4:	2b00      	cmp	r3, #0
 8013cd6:	db16      	blt.n	8013d06 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	6818      	ldr	r0, [r3, #0]
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	f103 010c 	add.w	r1, r3, #12
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	685b      	ldr	r3, [r3, #4]
 8013ce6:	461a      	mov	r2, r3
 8013ce8:	f107 030c 	add.w	r3, r7, #12
 8013cec:	f7ff fa2f 	bl	801314e <f_write>
 8013cf0:	4603      	mov	r3, r0
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d107      	bne.n	8013d06 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	685b      	ldr	r3, [r3, #4]
 8013cfa:	68fa      	ldr	r2, [r7, #12]
 8013cfc:	4293      	cmp	r3, r2
 8013cfe:	d102      	bne.n	8013d06 <putc_flush+0x3e>
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	689b      	ldr	r3, [r3, #8]
 8013d04:	e001      	b.n	8013d0a <putc_flush+0x42>
	return EOF;
 8013d06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013d0a:	4618      	mov	r0, r3
 8013d0c:	3710      	adds	r7, #16
 8013d0e:	46bd      	mov	sp, r7
 8013d10:	bd80      	pop	{r7, pc}

08013d12 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8013d12:	b480      	push	{r7}
 8013d14:	b083      	sub	sp, #12
 8013d16:	af00      	add	r7, sp, #0
 8013d18:	6078      	str	r0, [r7, #4]
 8013d1a:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 8013d1c:	687b      	ldr	r3, [r7, #4]
 8013d1e:	683a      	ldr	r2, [r7, #0]
 8013d20:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	2200      	movs	r2, #0
 8013d26:	605a      	str	r2, [r3, #4]
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	685a      	ldr	r2, [r3, #4]
 8013d2c:	687b      	ldr	r3, [r7, #4]
 8013d2e:	609a      	str	r2, [r3, #8]
}
 8013d30:	bf00      	nop
 8013d32:	370c      	adds	r7, #12
 8013d34:	46bd      	mov	sp, r7
 8013d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d3a:	4770      	bx	lr

08013d3c <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 8013d3c:	b40e      	push	{r1, r2, r3}
 8013d3e:	b580      	push	{r7, lr}
 8013d40:	b0a7      	sub	sp, #156	; 0x9c
 8013d42:	af00      	add	r7, sp, #0
 8013d44:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 8013d46:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013d4a:	6879      	ldr	r1, [r7, #4]
 8013d4c:	4618      	mov	r0, r3
 8013d4e:	f7ff ffe0 	bl	8013d12 <putc_init>

	va_start(arp, fmt);
 8013d52:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8013d56:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 8013d58:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013d5c:	1c5a      	adds	r2, r3, #1
 8013d5e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013d62:	781b      	ldrb	r3, [r3, #0]
 8013d64:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 8013d68:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013d6c:	2b00      	cmp	r3, #0
 8013d6e:	f000 81f2 	beq.w	8014156 <f_printf+0x41a>
		if (c != '%') {				/* Non escape character */
 8013d72:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013d76:	2b25      	cmp	r3, #37	; 0x25
 8013d78:	d008      	beq.n	8013d8c <f_printf+0x50>
			putc_bfd(&pb, c);
 8013d7a:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 8013d7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013d82:	4611      	mov	r1, r2
 8013d84:	4618      	mov	r0, r3
 8013d86:	f7ff ff62 	bl	8013c4e <putc_bfd>
			continue;
 8013d8a:	e1e3      	b.n	8014154 <f_printf+0x418>
		}
		w = f = 0;
 8013d8c:	2300      	movs	r3, #0
 8013d8e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8013d92:	2300      	movs	r3, #0
 8013d94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 8013d98:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013d9c:	1c5a      	adds	r2, r3, #1
 8013d9e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013da2:	781b      	ldrb	r3, [r3, #0]
 8013da4:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 8013da8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013dac:	2b30      	cmp	r3, #48	; 0x30
 8013dae:	d10b      	bne.n	8013dc8 <f_printf+0x8c>
			f = 1; c = *fmt++;
 8013db0:	2301      	movs	r3, #1
 8013db2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8013db6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013dba:	1c5a      	adds	r2, r3, #1
 8013dbc:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013dc0:	781b      	ldrb	r3, [r3, #0]
 8013dc2:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 8013dc6:	e024      	b.n	8013e12 <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 8013dc8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013dcc:	2b2d      	cmp	r3, #45	; 0x2d
 8013dce:	d120      	bne.n	8013e12 <f_printf+0xd6>
				f = 2; c = *fmt++;
 8013dd0:	2302      	movs	r3, #2
 8013dd2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8013dd6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013dda:	1c5a      	adds	r2, r3, #1
 8013ddc:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013de0:	781b      	ldrb	r3, [r3, #0]
 8013de2:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 8013de6:	e014      	b.n	8013e12 <f_printf+0xd6>
			w = w * 10 + c - '0';
 8013de8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8013dec:	4613      	mov	r3, r2
 8013dee:	009b      	lsls	r3, r3, #2
 8013df0:	4413      	add	r3, r2
 8013df2:	005b      	lsls	r3, r3, #1
 8013df4:	461a      	mov	r2, r3
 8013df6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013dfa:	4413      	add	r3, r2
 8013dfc:	3b30      	subs	r3, #48	; 0x30
 8013dfe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 8013e02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013e06:	1c5a      	adds	r2, r3, #1
 8013e08:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013e0c:	781b      	ldrb	r3, [r3, #0]
 8013e0e:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 8013e12:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013e16:	2b2f      	cmp	r3, #47	; 0x2f
 8013e18:	d903      	bls.n	8013e22 <f_printf+0xe6>
 8013e1a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013e1e:	2b39      	cmp	r3, #57	; 0x39
 8013e20:	d9e2      	bls.n	8013de8 <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 8013e22:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013e26:	2b6c      	cmp	r3, #108	; 0x6c
 8013e28:	d003      	beq.n	8013e32 <f_printf+0xf6>
 8013e2a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013e2e:	2b4c      	cmp	r3, #76	; 0x4c
 8013e30:	d10d      	bne.n	8013e4e <f_printf+0x112>
			f |= 4; c = *fmt++;
 8013e32:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8013e36:	f043 0304 	orr.w	r3, r3, #4
 8013e3a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8013e3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013e42:	1c5a      	adds	r2, r3, #1
 8013e44:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013e48:	781b      	ldrb	r3, [r3, #0]
 8013e4a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 8013e4e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013e52:	2b00      	cmp	r3, #0
 8013e54:	f000 8181 	beq.w	801415a <f_printf+0x41e>
		d = c;
 8013e58:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013e5c:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 8013e60:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013e64:	2b60      	cmp	r3, #96	; 0x60
 8013e66:	d908      	bls.n	8013e7a <f_printf+0x13e>
 8013e68:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013e6c:	2b7a      	cmp	r3, #122	; 0x7a
 8013e6e:	d804      	bhi.n	8013e7a <f_printf+0x13e>
 8013e70:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013e74:	3b20      	subs	r3, #32
 8013e76:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 8013e7a:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013e7e:	3b42      	subs	r3, #66	; 0x42
 8013e80:	2b16      	cmp	r3, #22
 8013e82:	f200 8098 	bhi.w	8013fb6 <f_printf+0x27a>
 8013e86:	a201      	add	r2, pc, #4	; (adr r2, 8013e8c <f_printf+0x150>)
 8013e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e8c:	08013f97 	.word	0x08013f97
 8013e90:	08013f7f 	.word	0x08013f7f
 8013e94:	08013fa7 	.word	0x08013fa7
 8013e98:	08013fb7 	.word	0x08013fb7
 8013e9c:	08013fb7 	.word	0x08013fb7
 8013ea0:	08013fb7 	.word	0x08013fb7
 8013ea4:	08013fb7 	.word	0x08013fb7
 8013ea8:	08013fb7 	.word	0x08013fb7
 8013eac:	08013fb7 	.word	0x08013fb7
 8013eb0:	08013fb7 	.word	0x08013fb7
 8013eb4:	08013fb7 	.word	0x08013fb7
 8013eb8:	08013fb7 	.word	0x08013fb7
 8013ebc:	08013fb7 	.word	0x08013fb7
 8013ec0:	08013f9f 	.word	0x08013f9f
 8013ec4:	08013fb7 	.word	0x08013fb7
 8013ec8:	08013fb7 	.word	0x08013fb7
 8013ecc:	08013fb7 	.word	0x08013fb7
 8013ed0:	08013ee9 	.word	0x08013ee9
 8013ed4:	08013fb7 	.word	0x08013fb7
 8013ed8:	08013fa7 	.word	0x08013fa7
 8013edc:	08013fb7 	.word	0x08013fb7
 8013ee0:	08013fb7 	.word	0x08013fb7
 8013ee4:	08013faf 	.word	0x08013faf
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 8013ee8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013eea:	1d1a      	adds	r2, r3, #4
 8013eec:	67ba      	str	r2, [r7, #120]	; 0x78
 8013eee:	681b      	ldr	r3, [r3, #0]
 8013ef0:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 8013ef2:	2300      	movs	r3, #0
 8013ef4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8013ef8:	e004      	b.n	8013f04 <f_printf+0x1c8>
 8013efa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013efe:	3301      	adds	r3, #1
 8013f00:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8013f04:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8013f06:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013f0a:	4413      	add	r3, r2
 8013f0c:	781b      	ldrb	r3, [r3, #0]
 8013f0e:	2b00      	cmp	r3, #0
 8013f10:	d1f3      	bne.n	8013efa <f_printf+0x1be>
			if (!(f & 2)) {
 8013f12:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8013f16:	f003 0302 	and.w	r3, r3, #2
 8013f1a:	2b00      	cmp	r3, #0
 8013f1c:	d11a      	bne.n	8013f54 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 8013f1e:	e005      	b.n	8013f2c <f_printf+0x1f0>
 8013f20:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013f24:	2120      	movs	r1, #32
 8013f26:	4618      	mov	r0, r3
 8013f28:	f7ff fe91 	bl	8013c4e <putc_bfd>
 8013f2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013f30:	1c5a      	adds	r2, r3, #1
 8013f32:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8013f36:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8013f3a:	429a      	cmp	r2, r3
 8013f3c:	d8f0      	bhi.n	8013f20 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 8013f3e:	e009      	b.n	8013f54 <f_printf+0x218>
 8013f40:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8013f42:	1c5a      	adds	r2, r3, #1
 8013f44:	67fa      	str	r2, [r7, #124]	; 0x7c
 8013f46:	781a      	ldrb	r2, [r3, #0]
 8013f48:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013f4c:	4611      	mov	r1, r2
 8013f4e:	4618      	mov	r0, r3
 8013f50:	f7ff fe7d 	bl	8013c4e <putc_bfd>
 8013f54:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8013f56:	781b      	ldrb	r3, [r3, #0]
 8013f58:	2b00      	cmp	r3, #0
 8013f5a:	d1f1      	bne.n	8013f40 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 8013f5c:	e005      	b.n	8013f6a <f_printf+0x22e>
 8013f5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013f62:	2120      	movs	r1, #32
 8013f64:	4618      	mov	r0, r3
 8013f66:	f7ff fe72 	bl	8013c4e <putc_bfd>
 8013f6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013f6e:	1c5a      	adds	r2, r3, #1
 8013f70:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8013f74:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8013f78:	429a      	cmp	r2, r3
 8013f7a:	d8f0      	bhi.n	8013f5e <f_printf+0x222>
			continue;
 8013f7c:	e0ea      	b.n	8014154 <f_printf+0x418>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 8013f7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013f80:	1d1a      	adds	r2, r3, #4
 8013f82:	67ba      	str	r2, [r7, #120]	; 0x78
 8013f84:	681b      	ldr	r3, [r3, #0]
 8013f86:	b2da      	uxtb	r2, r3
 8013f88:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013f8c:	4611      	mov	r1, r2
 8013f8e:	4618      	mov	r0, r3
 8013f90:	f7ff fe5d 	bl	8013c4e <putc_bfd>
 8013f94:	e0de      	b.n	8014154 <f_printf+0x418>

		case 'B' :					/* Binary */
			r = 2; break;
 8013f96:	2302      	movs	r3, #2
 8013f98:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8013f9c:	e014      	b.n	8013fc8 <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 8013f9e:	2308      	movs	r3, #8
 8013fa0:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8013fa4:	e010      	b.n	8013fc8 <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 8013fa6:	230a      	movs	r3, #10
 8013fa8:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8013fac:	e00c      	b.n	8013fc8 <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 8013fae:	2310      	movs	r3, #16
 8013fb0:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8013fb4:	e008      	b.n	8013fc8 <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 8013fb6:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 8013fba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013fbe:	4611      	mov	r1, r2
 8013fc0:	4618      	mov	r0, r3
 8013fc2:	f7ff fe44 	bl	8013c4e <putc_bfd>
 8013fc6:	e0c5      	b.n	8014154 <f_printf+0x418>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 8013fc8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8013fcc:	f003 0304 	and.w	r3, r3, #4
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	d004      	beq.n	8013fde <f_printf+0x2a2>
 8013fd4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013fd6:	1d1a      	adds	r2, r3, #4
 8013fd8:	67ba      	str	r2, [r7, #120]	; 0x78
 8013fda:	681b      	ldr	r3, [r3, #0]
 8013fdc:	e00c      	b.n	8013ff8 <f_printf+0x2bc>
 8013fde:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013fe2:	2b44      	cmp	r3, #68	; 0x44
 8013fe4:	d104      	bne.n	8013ff0 <f_printf+0x2b4>
 8013fe6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013fe8:	1d1a      	adds	r2, r3, #4
 8013fea:	67ba      	str	r2, [r7, #120]	; 0x78
 8013fec:	681b      	ldr	r3, [r3, #0]
 8013fee:	e003      	b.n	8013ff8 <f_printf+0x2bc>
 8013ff0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013ff2:	1d1a      	adds	r2, r3, #4
 8013ff4:	67ba      	str	r2, [r7, #120]	; 0x78
 8013ff6:	681b      	ldr	r3, [r3, #0]
 8013ff8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 8013ffc:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8014000:	2b44      	cmp	r3, #68	; 0x44
 8014002:	d10e      	bne.n	8014022 <f_printf+0x2e6>
 8014004:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8014008:	2b00      	cmp	r3, #0
 801400a:	da0a      	bge.n	8014022 <f_printf+0x2e6>
			v = 0 - v;
 801400c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8014010:	425b      	negs	r3, r3
 8014012:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 8014016:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801401a:	f043 0308 	orr.w	r3, r3, #8
 801401e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 8014022:	2300      	movs	r3, #0
 8014024:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 8014028:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 801402c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8014030:	fbb3 f1f2 	udiv	r1, r3, r2
 8014034:	fb01 f202 	mul.w	r2, r1, r2
 8014038:	1a9b      	subs	r3, r3, r2
 801403a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 801403e:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8014042:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8014046:	fbb2 f3f3 	udiv	r3, r2, r3
 801404a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 801404e:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8014052:	2b09      	cmp	r3, #9
 8014054:	d90b      	bls.n	801406e <f_printf+0x332>
 8014056:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801405a:	2b78      	cmp	r3, #120	; 0x78
 801405c:	d101      	bne.n	8014062 <f_printf+0x326>
 801405e:	2227      	movs	r2, #39	; 0x27
 8014060:	e000      	b.n	8014064 <f_printf+0x328>
 8014062:	2207      	movs	r2, #7
 8014064:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8014068:	4413      	add	r3, r2
 801406a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 801406e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8014072:	1c5a      	adds	r2, r3, #1
 8014074:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8014078:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 801407c:	3230      	adds	r2, #48	; 0x30
 801407e:	b2d2      	uxtb	r2, r2
 8014080:	3398      	adds	r3, #152	; 0x98
 8014082:	443b      	add	r3, r7
 8014084:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 8014088:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801408c:	2b00      	cmp	r3, #0
 801408e:	d003      	beq.n	8014098 <f_printf+0x35c>
 8014090:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8014094:	2b1f      	cmp	r3, #31
 8014096:	d9c7      	bls.n	8014028 <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 8014098:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801409c:	f003 0308 	and.w	r3, r3, #8
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	d009      	beq.n	80140b8 <f_printf+0x37c>
 80140a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80140a8:	1c5a      	adds	r2, r3, #1
 80140aa:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80140ae:	3398      	adds	r3, #152	; 0x98
 80140b0:	443b      	add	r3, r7
 80140b2:	222d      	movs	r2, #45	; 0x2d
 80140b4:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 80140b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80140bc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80140c0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80140c4:	f003 0301 	and.w	r3, r3, #1
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	d001      	beq.n	80140d0 <f_printf+0x394>
 80140cc:	2330      	movs	r3, #48	; 0x30
 80140ce:	e000      	b.n	80140d2 <f_printf+0x396>
 80140d0:	2320      	movs	r3, #32
 80140d2:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 80140d6:	e007      	b.n	80140e8 <f_printf+0x3ac>
 80140d8:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 80140dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80140e0:	4611      	mov	r1, r2
 80140e2:	4618      	mov	r0, r3
 80140e4:	f7ff fdb3 	bl	8013c4e <putc_bfd>
 80140e8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80140ec:	f003 0302 	and.w	r3, r3, #2
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	d108      	bne.n	8014106 <f_printf+0x3ca>
 80140f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80140f8:	1c5a      	adds	r2, r3, #1
 80140fa:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80140fe:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8014102:	429a      	cmp	r2, r3
 8014104:	d8e8      	bhi.n	80140d8 <f_printf+0x39c>
		do {
			putc_bfd(&pb, str[--i]);
 8014106:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801410a:	3b01      	subs	r3, #1
 801410c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8014110:	f107 020c 	add.w	r2, r7, #12
 8014114:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8014118:	4413      	add	r3, r2
 801411a:	781a      	ldrb	r2, [r3, #0]
 801411c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014120:	4611      	mov	r1, r2
 8014122:	4618      	mov	r0, r3
 8014124:	f7ff fd93 	bl	8013c4e <putc_bfd>
		} while (i);
 8014128:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801412c:	2b00      	cmp	r3, #0
 801412e:	d1ea      	bne.n	8014106 <f_printf+0x3ca>
		while (j++ < w) putc_bfd(&pb, d);
 8014130:	e007      	b.n	8014142 <f_printf+0x406>
 8014132:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 8014136:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801413a:	4611      	mov	r1, r2
 801413c:	4618      	mov	r0, r3
 801413e:	f7ff fd86 	bl	8013c4e <putc_bfd>
 8014142:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8014146:	1c5a      	adds	r2, r3, #1
 8014148:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 801414c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8014150:	429a      	cmp	r2, r3
 8014152:	d8ee      	bhi.n	8014132 <f_printf+0x3f6>
		c = *fmt++;
 8014154:	e600      	b.n	8013d58 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 8014156:	bf00      	nop
 8014158:	e000      	b.n	801415c <f_printf+0x420>
		if (!c) break;
 801415a:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 801415c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014160:	4618      	mov	r0, r3
 8014162:	f7ff fdb1 	bl	8013cc8 <putc_flush>
 8014166:	4603      	mov	r3, r0
}
 8014168:	4618      	mov	r0, r3
 801416a:	379c      	adds	r7, #156	; 0x9c
 801416c:	46bd      	mov	sp, r7
 801416e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014172:	b003      	add	sp, #12
 8014174:	4770      	bx	lr
 8014176:	bf00      	nop

08014178 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8014178:	b480      	push	{r7}
 801417a:	b087      	sub	sp, #28
 801417c:	af00      	add	r7, sp, #0
 801417e:	60f8      	str	r0, [r7, #12]
 8014180:	60b9      	str	r1, [r7, #8]
 8014182:	4613      	mov	r3, r2
 8014184:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8014186:	2301      	movs	r3, #1
 8014188:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801418a:	2300      	movs	r3, #0
 801418c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801418e:	4b1f      	ldr	r3, [pc, #124]	; (801420c <FATFS_LinkDriverEx+0x94>)
 8014190:	7a5b      	ldrb	r3, [r3, #9]
 8014192:	b2db      	uxtb	r3, r3
 8014194:	2b00      	cmp	r3, #0
 8014196:	d131      	bne.n	80141fc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8014198:	4b1c      	ldr	r3, [pc, #112]	; (801420c <FATFS_LinkDriverEx+0x94>)
 801419a:	7a5b      	ldrb	r3, [r3, #9]
 801419c:	b2db      	uxtb	r3, r3
 801419e:	461a      	mov	r2, r3
 80141a0:	4b1a      	ldr	r3, [pc, #104]	; (801420c <FATFS_LinkDriverEx+0x94>)
 80141a2:	2100      	movs	r1, #0
 80141a4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80141a6:	4b19      	ldr	r3, [pc, #100]	; (801420c <FATFS_LinkDriverEx+0x94>)
 80141a8:	7a5b      	ldrb	r3, [r3, #9]
 80141aa:	b2db      	uxtb	r3, r3
 80141ac:	4a17      	ldr	r2, [pc, #92]	; (801420c <FATFS_LinkDriverEx+0x94>)
 80141ae:	009b      	lsls	r3, r3, #2
 80141b0:	4413      	add	r3, r2
 80141b2:	68fa      	ldr	r2, [r7, #12]
 80141b4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80141b6:	4b15      	ldr	r3, [pc, #84]	; (801420c <FATFS_LinkDriverEx+0x94>)
 80141b8:	7a5b      	ldrb	r3, [r3, #9]
 80141ba:	b2db      	uxtb	r3, r3
 80141bc:	461a      	mov	r2, r3
 80141be:	4b13      	ldr	r3, [pc, #76]	; (801420c <FATFS_LinkDriverEx+0x94>)
 80141c0:	4413      	add	r3, r2
 80141c2:	79fa      	ldrb	r2, [r7, #7]
 80141c4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80141c6:	4b11      	ldr	r3, [pc, #68]	; (801420c <FATFS_LinkDriverEx+0x94>)
 80141c8:	7a5b      	ldrb	r3, [r3, #9]
 80141ca:	b2db      	uxtb	r3, r3
 80141cc:	1c5a      	adds	r2, r3, #1
 80141ce:	b2d1      	uxtb	r1, r2
 80141d0:	4a0e      	ldr	r2, [pc, #56]	; (801420c <FATFS_LinkDriverEx+0x94>)
 80141d2:	7251      	strb	r1, [r2, #9]
 80141d4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80141d6:	7dbb      	ldrb	r3, [r7, #22]
 80141d8:	3330      	adds	r3, #48	; 0x30
 80141da:	b2da      	uxtb	r2, r3
 80141dc:	68bb      	ldr	r3, [r7, #8]
 80141de:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80141e0:	68bb      	ldr	r3, [r7, #8]
 80141e2:	3301      	adds	r3, #1
 80141e4:	223a      	movs	r2, #58	; 0x3a
 80141e6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80141e8:	68bb      	ldr	r3, [r7, #8]
 80141ea:	3302      	adds	r3, #2
 80141ec:	222f      	movs	r2, #47	; 0x2f
 80141ee:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80141f0:	68bb      	ldr	r3, [r7, #8]
 80141f2:	3303      	adds	r3, #3
 80141f4:	2200      	movs	r2, #0
 80141f6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80141f8:	2300      	movs	r3, #0
 80141fa:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80141fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80141fe:	4618      	mov	r0, r3
 8014200:	371c      	adds	r7, #28
 8014202:	46bd      	mov	sp, r7
 8014204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014208:	4770      	bx	lr
 801420a:	bf00      	nop
 801420c:	20003940 	.word	0x20003940

08014210 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014210:	b580      	push	{r7, lr}
 8014212:	b082      	sub	sp, #8
 8014214:	af00      	add	r7, sp, #0
 8014216:	6078      	str	r0, [r7, #4]
 8014218:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801421a:	2200      	movs	r2, #0
 801421c:	6839      	ldr	r1, [r7, #0]
 801421e:	6878      	ldr	r0, [r7, #4]
 8014220:	f7ff ffaa 	bl	8014178 <FATFS_LinkDriverEx>
 8014224:	4603      	mov	r3, r0
}
 8014226:	4618      	mov	r0, r3
 8014228:	3708      	adds	r7, #8
 801422a:	46bd      	mov	sp, r7
 801422c:	bd80      	pop	{r7, pc}

0801422e <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 801422e:	b580      	push	{r7, lr}
 8014230:	b086      	sub	sp, #24
 8014232:	af00      	add	r7, sp, #0
 8014234:	4603      	mov	r3, r0
 8014236:	6039      	str	r1, [r7, #0]
 8014238:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 801423a:	2300      	movs	r3, #0
 801423c:	60fb      	str	r3, [r7, #12]
 801423e:	2300      	movs	r3, #0
 8014240:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 8014242:	f107 030c 	add.w	r3, r7, #12
 8014246:	2101      	movs	r1, #1
 8014248:	4618      	mov	r0, r3
 801424a:	f000 f8e9 	bl	8014420 <osSemaphoreCreate>
 801424e:	4602      	mov	r2, r0
 8014250:	683b      	ldr	r3, [r7, #0]
 8014252:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 8014254:	683b      	ldr	r3, [r7, #0]
 8014256:	681b      	ldr	r3, [r3, #0]
 8014258:	2b00      	cmp	r3, #0
 801425a:	bf14      	ite	ne
 801425c:	2301      	movne	r3, #1
 801425e:	2300      	moveq	r3, #0
 8014260:	b2db      	uxtb	r3, r3
 8014262:	617b      	str	r3, [r7, #20]

    return ret;
 8014264:	697b      	ldr	r3, [r7, #20]
}
 8014266:	4618      	mov	r0, r3
 8014268:	3718      	adds	r7, #24
 801426a:	46bd      	mov	sp, r7
 801426c:	bd80      	pop	{r7, pc}

0801426e <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 801426e:	b580      	push	{r7, lr}
 8014270:	b082      	sub	sp, #8
 8014272:	af00      	add	r7, sp, #0
 8014274:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8014276:	6878      	ldr	r0, [r7, #4]
 8014278:	f000 f988 	bl	801458c <osSemaphoreDelete>
#endif
    return 1;
 801427c:	2301      	movs	r3, #1
}
 801427e:	4618      	mov	r0, r3
 8014280:	3708      	adds	r7, #8
 8014282:	46bd      	mov	sp, r7
 8014284:	bd80      	pop	{r7, pc}

08014286 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8014286:	b580      	push	{r7, lr}
 8014288:	b084      	sub	sp, #16
 801428a:	af00      	add	r7, sp, #0
 801428c:	6078      	str	r0, [r7, #4]
  int ret = 0;
 801428e:	2300      	movs	r3, #0
 8014290:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 8014292:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8014296:	6878      	ldr	r0, [r7, #4]
 8014298:	f000 f8f4 	bl	8014484 <osSemaphoreWait>
 801429c:	4603      	mov	r3, r0
 801429e:	2b00      	cmp	r3, #0
 80142a0:	d101      	bne.n	80142a6 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 80142a2:	2301      	movs	r3, #1
 80142a4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80142a6:	68fb      	ldr	r3, [r7, #12]
}
 80142a8:	4618      	mov	r0, r3
 80142aa:	3710      	adds	r7, #16
 80142ac:	46bd      	mov	sp, r7
 80142ae:	bd80      	pop	{r7, pc}

080142b0 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 80142b0:	b580      	push	{r7, lr}
 80142b2:	b082      	sub	sp, #8
 80142b4:	af00      	add	r7, sp, #0
 80142b6:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 80142b8:	6878      	ldr	r0, [r7, #4]
 80142ba:	f000 f931 	bl	8014520 <osSemaphoreRelease>
#endif
}
 80142be:	bf00      	nop
 80142c0:	3708      	adds	r7, #8
 80142c2:	46bd      	mov	sp, r7
 80142c4:	bd80      	pop	{r7, pc}

080142c6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80142c6:	b480      	push	{r7}
 80142c8:	b085      	sub	sp, #20
 80142ca:	af00      	add	r7, sp, #0
 80142cc:	4603      	mov	r3, r0
 80142ce:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80142d0:	2300      	movs	r3, #0
 80142d2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80142d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80142d8:	2b84      	cmp	r3, #132	; 0x84
 80142da:	d005      	beq.n	80142e8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80142dc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80142e0:	68fb      	ldr	r3, [r7, #12]
 80142e2:	4413      	add	r3, r2
 80142e4:	3303      	adds	r3, #3
 80142e6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80142e8:	68fb      	ldr	r3, [r7, #12]
}
 80142ea:	4618      	mov	r0, r3
 80142ec:	3714      	adds	r7, #20
 80142ee:	46bd      	mov	sp, r7
 80142f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142f4:	4770      	bx	lr

080142f6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80142f6:	b480      	push	{r7}
 80142f8:	b083      	sub	sp, #12
 80142fa:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80142fc:	f3ef 8305 	mrs	r3, IPSR
 8014300:	607b      	str	r3, [r7, #4]
  return(result);
 8014302:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8014304:	2b00      	cmp	r3, #0
 8014306:	bf14      	ite	ne
 8014308:	2301      	movne	r3, #1
 801430a:	2300      	moveq	r3, #0
 801430c:	b2db      	uxtb	r3, r3
}
 801430e:	4618      	mov	r0, r3
 8014310:	370c      	adds	r7, #12
 8014312:	46bd      	mov	sp, r7
 8014314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014318:	4770      	bx	lr

0801431a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 801431a:	b580      	push	{r7, lr}
 801431c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 801431e:	f001 fc05 	bl	8015b2c <vTaskStartScheduler>
  
  return osOK;
 8014322:	2300      	movs	r3, #0
}
 8014324:	4618      	mov	r0, r3
 8014326:	bd80      	pop	{r7, pc}

08014328 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8014328:	b580      	push	{r7, lr}
 801432a:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 801432c:	f002 f832 	bl	8016394 <xTaskGetSchedulerState>
 8014330:	4603      	mov	r3, r0
 8014332:	2b01      	cmp	r3, #1
 8014334:	d101      	bne.n	801433a <osKernelRunning+0x12>
    return 0;
 8014336:	2300      	movs	r3, #0
 8014338:	e000      	b.n	801433c <osKernelRunning+0x14>
  else
    return 1;
 801433a:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 801433c:	4618      	mov	r0, r3
 801433e:	bd80      	pop	{r7, pc}

08014340 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8014340:	b580      	push	{r7, lr}
 8014342:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8014344:	f7ff ffd7 	bl	80142f6 <inHandlerMode>
 8014348:	4603      	mov	r3, r0
 801434a:	2b00      	cmp	r3, #0
 801434c:	d003      	beq.n	8014356 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 801434e:	f001 fd11 	bl	8015d74 <xTaskGetTickCountFromISR>
 8014352:	4603      	mov	r3, r0
 8014354:	e002      	b.n	801435c <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8014356:	f001 fcfd 	bl	8015d54 <xTaskGetTickCount>
 801435a:	4603      	mov	r3, r0
  }
}
 801435c:	4618      	mov	r0, r3
 801435e:	bd80      	pop	{r7, pc}

08014360 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8014360:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014362:	b089      	sub	sp, #36	; 0x24
 8014364:	af04      	add	r7, sp, #16
 8014366:	6078      	str	r0, [r7, #4]
 8014368:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 801436a:	687b      	ldr	r3, [r7, #4]
 801436c:	695b      	ldr	r3, [r3, #20]
 801436e:	2b00      	cmp	r3, #0
 8014370:	d020      	beq.n	80143b4 <osThreadCreate+0x54>
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	699b      	ldr	r3, [r3, #24]
 8014376:	2b00      	cmp	r3, #0
 8014378:	d01c      	beq.n	80143b4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801437a:	687b      	ldr	r3, [r7, #4]
 801437c:	685c      	ldr	r4, [r3, #4]
 801437e:	687b      	ldr	r3, [r7, #4]
 8014380:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	691e      	ldr	r6, [r3, #16]
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801438c:	4618      	mov	r0, r3
 801438e:	f7ff ff9a 	bl	80142c6 <makeFreeRtosPriority>
 8014392:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	695b      	ldr	r3, [r3, #20]
 8014398:	687a      	ldr	r2, [r7, #4]
 801439a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801439c:	9202      	str	r2, [sp, #8]
 801439e:	9301      	str	r3, [sp, #4]
 80143a0:	9100      	str	r1, [sp, #0]
 80143a2:	683b      	ldr	r3, [r7, #0]
 80143a4:	4632      	mov	r2, r6
 80143a6:	4629      	mov	r1, r5
 80143a8:	4620      	mov	r0, r4
 80143aa:	f001 f9e1 	bl	8015770 <xTaskCreateStatic>
 80143ae:	4603      	mov	r3, r0
 80143b0:	60fb      	str	r3, [r7, #12]
 80143b2:	e01c      	b.n	80143ee <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80143b4:	687b      	ldr	r3, [r7, #4]
 80143b6:	685c      	ldr	r4, [r3, #4]
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80143bc:	687b      	ldr	r3, [r7, #4]
 80143be:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80143c0:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80143c8:	4618      	mov	r0, r3
 80143ca:	f7ff ff7c 	bl	80142c6 <makeFreeRtosPriority>
 80143ce:	4602      	mov	r2, r0
 80143d0:	f107 030c 	add.w	r3, r7, #12
 80143d4:	9301      	str	r3, [sp, #4]
 80143d6:	9200      	str	r2, [sp, #0]
 80143d8:	683b      	ldr	r3, [r7, #0]
 80143da:	4632      	mov	r2, r6
 80143dc:	4629      	mov	r1, r5
 80143de:	4620      	mov	r0, r4
 80143e0:	f001 fa23 	bl	801582a <xTaskCreate>
 80143e4:	4603      	mov	r3, r0
 80143e6:	2b01      	cmp	r3, #1
 80143e8:	d001      	beq.n	80143ee <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80143ea:	2300      	movs	r3, #0
 80143ec:	e000      	b.n	80143f0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80143ee:	68fb      	ldr	r3, [r7, #12]
}
 80143f0:	4618      	mov	r0, r3
 80143f2:	3714      	adds	r7, #20
 80143f4:	46bd      	mov	sp, r7
 80143f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080143f8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80143f8:	b580      	push	{r7, lr}
 80143fa:	b084      	sub	sp, #16
 80143fc:	af00      	add	r7, sp, #0
 80143fe:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8014400:	687b      	ldr	r3, [r7, #4]
 8014402:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8014404:	68fb      	ldr	r3, [r7, #12]
 8014406:	2b00      	cmp	r3, #0
 8014408:	d001      	beq.n	801440e <osDelay+0x16>
 801440a:	68fb      	ldr	r3, [r7, #12]
 801440c:	e000      	b.n	8014410 <osDelay+0x18>
 801440e:	2301      	movs	r3, #1
 8014410:	4618      	mov	r0, r3
 8014412:	f001 fb57 	bl	8015ac4 <vTaskDelay>
  
  return osOK;
 8014416:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8014418:	4618      	mov	r0, r3
 801441a:	3710      	adds	r7, #16
 801441c:	46bd      	mov	sp, r7
 801441e:	bd80      	pop	{r7, pc}

08014420 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8014420:	b580      	push	{r7, lr}
 8014422:	b086      	sub	sp, #24
 8014424:	af02      	add	r7, sp, #8
 8014426:	6078      	str	r0, [r7, #4]
 8014428:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 801442a:	687b      	ldr	r3, [r7, #4]
 801442c:	685b      	ldr	r3, [r3, #4]
 801442e:	2b00      	cmp	r3, #0
 8014430:	d00f      	beq.n	8014452 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8014432:	683b      	ldr	r3, [r7, #0]
 8014434:	2b01      	cmp	r3, #1
 8014436:	d10a      	bne.n	801444e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8014438:	687b      	ldr	r3, [r7, #4]
 801443a:	685b      	ldr	r3, [r3, #4]
 801443c:	2203      	movs	r2, #3
 801443e:	9200      	str	r2, [sp, #0]
 8014440:	2200      	movs	r2, #0
 8014442:	2100      	movs	r1, #0
 8014444:	2001      	movs	r0, #1
 8014446:	f000 fab9 	bl	80149bc <xQueueGenericCreateStatic>
 801444a:	4603      	mov	r3, r0
 801444c:	e016      	b.n	801447c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 801444e:	2300      	movs	r3, #0
 8014450:	e014      	b.n	801447c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8014452:	683b      	ldr	r3, [r7, #0]
 8014454:	2b01      	cmp	r3, #1
 8014456:	d110      	bne.n	801447a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8014458:	2203      	movs	r2, #3
 801445a:	2100      	movs	r1, #0
 801445c:	2001      	movs	r0, #1
 801445e:	f000 fb25 	bl	8014aac <xQueueGenericCreate>
 8014462:	60f8      	str	r0, [r7, #12]
 8014464:	68fb      	ldr	r3, [r7, #12]
 8014466:	2b00      	cmp	r3, #0
 8014468:	d005      	beq.n	8014476 <osSemaphoreCreate+0x56>
 801446a:	2300      	movs	r3, #0
 801446c:	2200      	movs	r2, #0
 801446e:	2100      	movs	r1, #0
 8014470:	68f8      	ldr	r0, [r7, #12]
 8014472:	f000 fb75 	bl	8014b60 <xQueueGenericSend>
      return sema;
 8014476:	68fb      	ldr	r3, [r7, #12]
 8014478:	e000      	b.n	801447c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 801447a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 801447c:	4618      	mov	r0, r3
 801447e:	3710      	adds	r7, #16
 8014480:	46bd      	mov	sp, r7
 8014482:	bd80      	pop	{r7, pc}

08014484 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8014484:	b580      	push	{r7, lr}
 8014486:	b084      	sub	sp, #16
 8014488:	af00      	add	r7, sp, #0
 801448a:	6078      	str	r0, [r7, #4]
 801448c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 801448e:	2300      	movs	r3, #0
 8014490:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8014492:	687b      	ldr	r3, [r7, #4]
 8014494:	2b00      	cmp	r3, #0
 8014496:	d101      	bne.n	801449c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8014498:	2380      	movs	r3, #128	; 0x80
 801449a:	e03a      	b.n	8014512 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 801449c:	2300      	movs	r3, #0
 801449e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80144a0:	683b      	ldr	r3, [r7, #0]
 80144a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80144a6:	d103      	bne.n	80144b0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80144a8:	f04f 33ff 	mov.w	r3, #4294967295
 80144ac:	60fb      	str	r3, [r7, #12]
 80144ae:	e009      	b.n	80144c4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80144b0:	683b      	ldr	r3, [r7, #0]
 80144b2:	2b00      	cmp	r3, #0
 80144b4:	d006      	beq.n	80144c4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80144b6:	683b      	ldr	r3, [r7, #0]
 80144b8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80144ba:	68fb      	ldr	r3, [r7, #12]
 80144bc:	2b00      	cmp	r3, #0
 80144be:	d101      	bne.n	80144c4 <osSemaphoreWait+0x40>
      ticks = 1;
 80144c0:	2301      	movs	r3, #1
 80144c2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80144c4:	f7ff ff17 	bl	80142f6 <inHandlerMode>
 80144c8:	4603      	mov	r3, r0
 80144ca:	2b00      	cmp	r3, #0
 80144cc:	d017      	beq.n	80144fe <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80144ce:	f107 0308 	add.w	r3, r7, #8
 80144d2:	461a      	mov	r2, r3
 80144d4:	2100      	movs	r1, #0
 80144d6:	6878      	ldr	r0, [r7, #4]
 80144d8:	f000 ff54 	bl	8015384 <xQueueReceiveFromISR>
 80144dc:	4603      	mov	r3, r0
 80144de:	2b01      	cmp	r3, #1
 80144e0:	d001      	beq.n	80144e6 <osSemaphoreWait+0x62>
      return osErrorOS;
 80144e2:	23ff      	movs	r3, #255	; 0xff
 80144e4:	e015      	b.n	8014512 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80144e6:	68bb      	ldr	r3, [r7, #8]
 80144e8:	2b00      	cmp	r3, #0
 80144ea:	d011      	beq.n	8014510 <osSemaphoreWait+0x8c>
 80144ec:	4b0b      	ldr	r3, [pc, #44]	; (801451c <osSemaphoreWait+0x98>)
 80144ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80144f2:	601a      	str	r2, [r3, #0]
 80144f4:	f3bf 8f4f 	dsb	sy
 80144f8:	f3bf 8f6f 	isb	sy
 80144fc:	e008      	b.n	8014510 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80144fe:	68f9      	ldr	r1, [r7, #12]
 8014500:	6878      	ldr	r0, [r7, #4]
 8014502:	f000 fe33 	bl	801516c <xQueueSemaphoreTake>
 8014506:	4603      	mov	r3, r0
 8014508:	2b01      	cmp	r3, #1
 801450a:	d001      	beq.n	8014510 <osSemaphoreWait+0x8c>
    return osErrorOS;
 801450c:	23ff      	movs	r3, #255	; 0xff
 801450e:	e000      	b.n	8014512 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8014510:	2300      	movs	r3, #0
}
 8014512:	4618      	mov	r0, r3
 8014514:	3710      	adds	r7, #16
 8014516:	46bd      	mov	sp, r7
 8014518:	bd80      	pop	{r7, pc}
 801451a:	bf00      	nop
 801451c:	e000ed04 	.word	0xe000ed04

08014520 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8014520:	b580      	push	{r7, lr}
 8014522:	b084      	sub	sp, #16
 8014524:	af00      	add	r7, sp, #0
 8014526:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8014528:	2300      	movs	r3, #0
 801452a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 801452c:	2300      	movs	r3, #0
 801452e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8014530:	f7ff fee1 	bl	80142f6 <inHandlerMode>
 8014534:	4603      	mov	r3, r0
 8014536:	2b00      	cmp	r3, #0
 8014538:	d016      	beq.n	8014568 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 801453a:	f107 0308 	add.w	r3, r7, #8
 801453e:	4619      	mov	r1, r3
 8014540:	6878      	ldr	r0, [r7, #4]
 8014542:	f000 fca6 	bl	8014e92 <xQueueGiveFromISR>
 8014546:	4603      	mov	r3, r0
 8014548:	2b01      	cmp	r3, #1
 801454a:	d001      	beq.n	8014550 <osSemaphoreRelease+0x30>
      return osErrorOS;
 801454c:	23ff      	movs	r3, #255	; 0xff
 801454e:	e017      	b.n	8014580 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014550:	68bb      	ldr	r3, [r7, #8]
 8014552:	2b00      	cmp	r3, #0
 8014554:	d013      	beq.n	801457e <osSemaphoreRelease+0x5e>
 8014556:	4b0c      	ldr	r3, [pc, #48]	; (8014588 <osSemaphoreRelease+0x68>)
 8014558:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801455c:	601a      	str	r2, [r3, #0]
 801455e:	f3bf 8f4f 	dsb	sy
 8014562:	f3bf 8f6f 	isb	sy
 8014566:	e00a      	b.n	801457e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8014568:	2300      	movs	r3, #0
 801456a:	2200      	movs	r2, #0
 801456c:	2100      	movs	r1, #0
 801456e:	6878      	ldr	r0, [r7, #4]
 8014570:	f000 faf6 	bl	8014b60 <xQueueGenericSend>
 8014574:	4603      	mov	r3, r0
 8014576:	2b01      	cmp	r3, #1
 8014578:	d001      	beq.n	801457e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 801457a:	23ff      	movs	r3, #255	; 0xff
 801457c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 801457e:	68fb      	ldr	r3, [r7, #12]
}
 8014580:	4618      	mov	r0, r3
 8014582:	3710      	adds	r7, #16
 8014584:	46bd      	mov	sp, r7
 8014586:	bd80      	pop	{r7, pc}
 8014588:	e000ed04 	.word	0xe000ed04

0801458c <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 801458c:	b580      	push	{r7, lr}
 801458e:	b082      	sub	sp, #8
 8014590:	af00      	add	r7, sp, #0
 8014592:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8014594:	f7ff feaf 	bl	80142f6 <inHandlerMode>
 8014598:	4603      	mov	r3, r0
 801459a:	2b00      	cmp	r3, #0
 801459c:	d001      	beq.n	80145a2 <osSemaphoreDelete+0x16>
    return osErrorISR;
 801459e:	2382      	movs	r3, #130	; 0x82
 80145a0:	e003      	b.n	80145aa <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 80145a2:	6878      	ldr	r0, [r7, #4]
 80145a4:	f000 ff6e 	bl	8015484 <vQueueDelete>

  return osOK; 
 80145a8:	2300      	movs	r3, #0
}
 80145aa:	4618      	mov	r0, r3
 80145ac:	3708      	adds	r7, #8
 80145ae:	46bd      	mov	sp, r7
 80145b0:	bd80      	pop	{r7, pc}

080145b2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80145b2:	b590      	push	{r4, r7, lr}
 80145b4:	b085      	sub	sp, #20
 80145b6:	af02      	add	r7, sp, #8
 80145b8:	6078      	str	r0, [r7, #4]
 80145ba:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	689b      	ldr	r3, [r3, #8]
 80145c0:	2b00      	cmp	r3, #0
 80145c2:	d011      	beq.n	80145e8 <osMessageCreate+0x36>
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	68db      	ldr	r3, [r3, #12]
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	d00d      	beq.n	80145e8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	6818      	ldr	r0, [r3, #0]
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	6859      	ldr	r1, [r3, #4]
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	689a      	ldr	r2, [r3, #8]
 80145d8:	687b      	ldr	r3, [r7, #4]
 80145da:	68db      	ldr	r3, [r3, #12]
 80145dc:	2400      	movs	r4, #0
 80145de:	9400      	str	r4, [sp, #0]
 80145e0:	f000 f9ec 	bl	80149bc <xQueueGenericCreateStatic>
 80145e4:	4603      	mov	r3, r0
 80145e6:	e008      	b.n	80145fa <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80145e8:	687b      	ldr	r3, [r7, #4]
 80145ea:	6818      	ldr	r0, [r3, #0]
 80145ec:	687b      	ldr	r3, [r7, #4]
 80145ee:	685b      	ldr	r3, [r3, #4]
 80145f0:	2200      	movs	r2, #0
 80145f2:	4619      	mov	r1, r3
 80145f4:	f000 fa5a 	bl	8014aac <xQueueGenericCreate>
 80145f8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80145fa:	4618      	mov	r0, r3
 80145fc:	370c      	adds	r7, #12
 80145fe:	46bd      	mov	sp, r7
 8014600:	bd90      	pop	{r4, r7, pc}
	...

08014604 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8014604:	b580      	push	{r7, lr}
 8014606:	b086      	sub	sp, #24
 8014608:	af00      	add	r7, sp, #0
 801460a:	60f8      	str	r0, [r7, #12]
 801460c:	60b9      	str	r1, [r7, #8]
 801460e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8014610:	2300      	movs	r3, #0
 8014612:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8014618:	697b      	ldr	r3, [r7, #20]
 801461a:	2b00      	cmp	r3, #0
 801461c:	d101      	bne.n	8014622 <osMessagePut+0x1e>
    ticks = 1;
 801461e:	2301      	movs	r3, #1
 8014620:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8014622:	f7ff fe68 	bl	80142f6 <inHandlerMode>
 8014626:	4603      	mov	r3, r0
 8014628:	2b00      	cmp	r3, #0
 801462a:	d018      	beq.n	801465e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 801462c:	f107 0210 	add.w	r2, r7, #16
 8014630:	f107 0108 	add.w	r1, r7, #8
 8014634:	2300      	movs	r3, #0
 8014636:	68f8      	ldr	r0, [r7, #12]
 8014638:	f000 fb90 	bl	8014d5c <xQueueGenericSendFromISR>
 801463c:	4603      	mov	r3, r0
 801463e:	2b01      	cmp	r3, #1
 8014640:	d001      	beq.n	8014646 <osMessagePut+0x42>
      return osErrorOS;
 8014642:	23ff      	movs	r3, #255	; 0xff
 8014644:	e018      	b.n	8014678 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014646:	693b      	ldr	r3, [r7, #16]
 8014648:	2b00      	cmp	r3, #0
 801464a:	d014      	beq.n	8014676 <osMessagePut+0x72>
 801464c:	4b0c      	ldr	r3, [pc, #48]	; (8014680 <osMessagePut+0x7c>)
 801464e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014652:	601a      	str	r2, [r3, #0]
 8014654:	f3bf 8f4f 	dsb	sy
 8014658:	f3bf 8f6f 	isb	sy
 801465c:	e00b      	b.n	8014676 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 801465e:	f107 0108 	add.w	r1, r7, #8
 8014662:	2300      	movs	r3, #0
 8014664:	697a      	ldr	r2, [r7, #20]
 8014666:	68f8      	ldr	r0, [r7, #12]
 8014668:	f000 fa7a 	bl	8014b60 <xQueueGenericSend>
 801466c:	4603      	mov	r3, r0
 801466e:	2b01      	cmp	r3, #1
 8014670:	d001      	beq.n	8014676 <osMessagePut+0x72>
      return osErrorOS;
 8014672:	23ff      	movs	r3, #255	; 0xff
 8014674:	e000      	b.n	8014678 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8014676:	2300      	movs	r3, #0
}
 8014678:	4618      	mov	r0, r3
 801467a:	3718      	adds	r7, #24
 801467c:	46bd      	mov	sp, r7
 801467e:	bd80      	pop	{r7, pc}
 8014680:	e000ed04 	.word	0xe000ed04

08014684 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8014684:	b590      	push	{r4, r7, lr}
 8014686:	b08b      	sub	sp, #44	; 0x2c
 8014688:	af00      	add	r7, sp, #0
 801468a:	60f8      	str	r0, [r7, #12]
 801468c:	60b9      	str	r1, [r7, #8]
 801468e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8014690:	68bb      	ldr	r3, [r7, #8]
 8014692:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8014694:	2300      	movs	r3, #0
 8014696:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8014698:	68bb      	ldr	r3, [r7, #8]
 801469a:	2b00      	cmp	r3, #0
 801469c:	d10a      	bne.n	80146b4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 801469e:	2380      	movs	r3, #128	; 0x80
 80146a0:	617b      	str	r3, [r7, #20]
    return event;
 80146a2:	68fb      	ldr	r3, [r7, #12]
 80146a4:	461c      	mov	r4, r3
 80146a6:	f107 0314 	add.w	r3, r7, #20
 80146aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80146ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80146b2:	e054      	b.n	801475e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80146b4:	2300      	movs	r3, #0
 80146b6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80146b8:	2300      	movs	r3, #0
 80146ba:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80146bc:	687b      	ldr	r3, [r7, #4]
 80146be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146c2:	d103      	bne.n	80146cc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80146c4:	f04f 33ff 	mov.w	r3, #4294967295
 80146c8:	627b      	str	r3, [r7, #36]	; 0x24
 80146ca:	e009      	b.n	80146e0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 80146cc:	687b      	ldr	r3, [r7, #4]
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	d006      	beq.n	80146e0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 80146d2:	687b      	ldr	r3, [r7, #4]
 80146d4:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 80146d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80146d8:	2b00      	cmp	r3, #0
 80146da:	d101      	bne.n	80146e0 <osMessageGet+0x5c>
      ticks = 1;
 80146dc:	2301      	movs	r3, #1
 80146de:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 80146e0:	f7ff fe09 	bl	80142f6 <inHandlerMode>
 80146e4:	4603      	mov	r3, r0
 80146e6:	2b00      	cmp	r3, #0
 80146e8:	d01c      	beq.n	8014724 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80146ea:	f107 0220 	add.w	r2, r7, #32
 80146ee:	f107 0314 	add.w	r3, r7, #20
 80146f2:	3304      	adds	r3, #4
 80146f4:	4619      	mov	r1, r3
 80146f6:	68b8      	ldr	r0, [r7, #8]
 80146f8:	f000 fe44 	bl	8015384 <xQueueReceiveFromISR>
 80146fc:	4603      	mov	r3, r0
 80146fe:	2b01      	cmp	r3, #1
 8014700:	d102      	bne.n	8014708 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8014702:	2310      	movs	r3, #16
 8014704:	617b      	str	r3, [r7, #20]
 8014706:	e001      	b.n	801470c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8014708:	2300      	movs	r3, #0
 801470a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 801470c:	6a3b      	ldr	r3, [r7, #32]
 801470e:	2b00      	cmp	r3, #0
 8014710:	d01d      	beq.n	801474e <osMessageGet+0xca>
 8014712:	4b15      	ldr	r3, [pc, #84]	; (8014768 <osMessageGet+0xe4>)
 8014714:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014718:	601a      	str	r2, [r3, #0]
 801471a:	f3bf 8f4f 	dsb	sy
 801471e:	f3bf 8f6f 	isb	sy
 8014722:	e014      	b.n	801474e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8014724:	f107 0314 	add.w	r3, r7, #20
 8014728:	3304      	adds	r3, #4
 801472a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801472c:	4619      	mov	r1, r3
 801472e:	68b8      	ldr	r0, [r7, #8]
 8014730:	f000 fc3c 	bl	8014fac <xQueueReceive>
 8014734:	4603      	mov	r3, r0
 8014736:	2b01      	cmp	r3, #1
 8014738:	d102      	bne.n	8014740 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 801473a:	2310      	movs	r3, #16
 801473c:	617b      	str	r3, [r7, #20]
 801473e:	e006      	b.n	801474e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8014740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014742:	2b00      	cmp	r3, #0
 8014744:	d101      	bne.n	801474a <osMessageGet+0xc6>
 8014746:	2300      	movs	r3, #0
 8014748:	e000      	b.n	801474c <osMessageGet+0xc8>
 801474a:	2340      	movs	r3, #64	; 0x40
 801474c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 801474e:	68fb      	ldr	r3, [r7, #12]
 8014750:	461c      	mov	r4, r3
 8014752:	f107 0314 	add.w	r3, r7, #20
 8014756:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801475a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 801475e:	68f8      	ldr	r0, [r7, #12]
 8014760:	372c      	adds	r7, #44	; 0x2c
 8014762:	46bd      	mov	sp, r7
 8014764:	bd90      	pop	{r4, r7, pc}
 8014766:	bf00      	nop
 8014768:	e000ed04 	.word	0xe000ed04

0801476c <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 801476c:	b480      	push	{r7}
 801476e:	b083      	sub	sp, #12
 8014770:	af00      	add	r7, sp, #0
 8014772:	6078      	str	r0, [r7, #4]
 8014774:	6039      	str	r1, [r7, #0]
  return osOK;
#else
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
 8014776:	2381      	movs	r3, #129	; 0x81
#endif
}
 8014778:	4618      	mov	r0, r3
 801477a:	370c      	adds	r7, #12
 801477c:	46bd      	mov	sp, r7
 801477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014782:	4770      	bx	lr

08014784 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8014784:	b480      	push	{r7}
 8014786:	b083      	sub	sp, #12
 8014788:	af00      	add	r7, sp, #0
 801478a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801478c:	687b      	ldr	r3, [r7, #4]
 801478e:	f103 0208 	add.w	r2, r3, #8
 8014792:	687b      	ldr	r3, [r7, #4]
 8014794:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8014796:	687b      	ldr	r3, [r7, #4]
 8014798:	f04f 32ff 	mov.w	r2, #4294967295
 801479c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801479e:	687b      	ldr	r3, [r7, #4]
 80147a0:	f103 0208 	add.w	r2, r3, #8
 80147a4:	687b      	ldr	r3, [r7, #4]
 80147a6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80147a8:	687b      	ldr	r3, [r7, #4]
 80147aa:	f103 0208 	add.w	r2, r3, #8
 80147ae:	687b      	ldr	r3, [r7, #4]
 80147b0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80147b2:	687b      	ldr	r3, [r7, #4]
 80147b4:	2200      	movs	r2, #0
 80147b6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80147b8:	bf00      	nop
 80147ba:	370c      	adds	r7, #12
 80147bc:	46bd      	mov	sp, r7
 80147be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147c2:	4770      	bx	lr

080147c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80147c4:	b480      	push	{r7}
 80147c6:	b083      	sub	sp, #12
 80147c8:	af00      	add	r7, sp, #0
 80147ca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	2200      	movs	r2, #0
 80147d0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80147d2:	bf00      	nop
 80147d4:	370c      	adds	r7, #12
 80147d6:	46bd      	mov	sp, r7
 80147d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147dc:	4770      	bx	lr

080147de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80147de:	b480      	push	{r7}
 80147e0:	b085      	sub	sp, #20
 80147e2:	af00      	add	r7, sp, #0
 80147e4:	6078      	str	r0, [r7, #4]
 80147e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80147e8:	687b      	ldr	r3, [r7, #4]
 80147ea:	685b      	ldr	r3, [r3, #4]
 80147ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80147ee:	683b      	ldr	r3, [r7, #0]
 80147f0:	68fa      	ldr	r2, [r7, #12]
 80147f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80147f4:	68fb      	ldr	r3, [r7, #12]
 80147f6:	689a      	ldr	r2, [r3, #8]
 80147f8:	683b      	ldr	r3, [r7, #0]
 80147fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80147fc:	68fb      	ldr	r3, [r7, #12]
 80147fe:	689b      	ldr	r3, [r3, #8]
 8014800:	683a      	ldr	r2, [r7, #0]
 8014802:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8014804:	68fb      	ldr	r3, [r7, #12]
 8014806:	683a      	ldr	r2, [r7, #0]
 8014808:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801480a:	683b      	ldr	r3, [r7, #0]
 801480c:	687a      	ldr	r2, [r7, #4]
 801480e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014810:	687b      	ldr	r3, [r7, #4]
 8014812:	681b      	ldr	r3, [r3, #0]
 8014814:	1c5a      	adds	r2, r3, #1
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	601a      	str	r2, [r3, #0]
}
 801481a:	bf00      	nop
 801481c:	3714      	adds	r7, #20
 801481e:	46bd      	mov	sp, r7
 8014820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014824:	4770      	bx	lr

08014826 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014826:	b480      	push	{r7}
 8014828:	b085      	sub	sp, #20
 801482a:	af00      	add	r7, sp, #0
 801482c:	6078      	str	r0, [r7, #4]
 801482e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8014830:	683b      	ldr	r3, [r7, #0]
 8014832:	681b      	ldr	r3, [r3, #0]
 8014834:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8014836:	68bb      	ldr	r3, [r7, #8]
 8014838:	f1b3 3fff 	cmp.w	r3, #4294967295
 801483c:	d103      	bne.n	8014846 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801483e:	687b      	ldr	r3, [r7, #4]
 8014840:	691b      	ldr	r3, [r3, #16]
 8014842:	60fb      	str	r3, [r7, #12]
 8014844:	e00c      	b.n	8014860 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	3308      	adds	r3, #8
 801484a:	60fb      	str	r3, [r7, #12]
 801484c:	e002      	b.n	8014854 <vListInsert+0x2e>
 801484e:	68fb      	ldr	r3, [r7, #12]
 8014850:	685b      	ldr	r3, [r3, #4]
 8014852:	60fb      	str	r3, [r7, #12]
 8014854:	68fb      	ldr	r3, [r7, #12]
 8014856:	685b      	ldr	r3, [r3, #4]
 8014858:	681b      	ldr	r3, [r3, #0]
 801485a:	68ba      	ldr	r2, [r7, #8]
 801485c:	429a      	cmp	r2, r3
 801485e:	d2f6      	bcs.n	801484e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8014860:	68fb      	ldr	r3, [r7, #12]
 8014862:	685a      	ldr	r2, [r3, #4]
 8014864:	683b      	ldr	r3, [r7, #0]
 8014866:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8014868:	683b      	ldr	r3, [r7, #0]
 801486a:	685b      	ldr	r3, [r3, #4]
 801486c:	683a      	ldr	r2, [r7, #0]
 801486e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8014870:	683b      	ldr	r3, [r7, #0]
 8014872:	68fa      	ldr	r2, [r7, #12]
 8014874:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8014876:	68fb      	ldr	r3, [r7, #12]
 8014878:	683a      	ldr	r2, [r7, #0]
 801487a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801487c:	683b      	ldr	r3, [r7, #0]
 801487e:	687a      	ldr	r2, [r7, #4]
 8014880:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	681b      	ldr	r3, [r3, #0]
 8014886:	1c5a      	adds	r2, r3, #1
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	601a      	str	r2, [r3, #0]
}
 801488c:	bf00      	nop
 801488e:	3714      	adds	r7, #20
 8014890:	46bd      	mov	sp, r7
 8014892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014896:	4770      	bx	lr

08014898 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8014898:	b480      	push	{r7}
 801489a:	b085      	sub	sp, #20
 801489c:	af00      	add	r7, sp, #0
 801489e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80148a0:	687b      	ldr	r3, [r7, #4]
 80148a2:	691b      	ldr	r3, [r3, #16]
 80148a4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	685b      	ldr	r3, [r3, #4]
 80148aa:	687a      	ldr	r2, [r7, #4]
 80148ac:	6892      	ldr	r2, [r2, #8]
 80148ae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80148b0:	687b      	ldr	r3, [r7, #4]
 80148b2:	689b      	ldr	r3, [r3, #8]
 80148b4:	687a      	ldr	r2, [r7, #4]
 80148b6:	6852      	ldr	r2, [r2, #4]
 80148b8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80148ba:	68fb      	ldr	r3, [r7, #12]
 80148bc:	685b      	ldr	r3, [r3, #4]
 80148be:	687a      	ldr	r2, [r7, #4]
 80148c0:	429a      	cmp	r2, r3
 80148c2:	d103      	bne.n	80148cc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80148c4:	687b      	ldr	r3, [r7, #4]
 80148c6:	689a      	ldr	r2, [r3, #8]
 80148c8:	68fb      	ldr	r3, [r7, #12]
 80148ca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80148cc:	687b      	ldr	r3, [r7, #4]
 80148ce:	2200      	movs	r2, #0
 80148d0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80148d2:	68fb      	ldr	r3, [r7, #12]
 80148d4:	681b      	ldr	r3, [r3, #0]
 80148d6:	1e5a      	subs	r2, r3, #1
 80148d8:	68fb      	ldr	r3, [r7, #12]
 80148da:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80148dc:	68fb      	ldr	r3, [r7, #12]
 80148de:	681b      	ldr	r3, [r3, #0]
}
 80148e0:	4618      	mov	r0, r3
 80148e2:	3714      	adds	r7, #20
 80148e4:	46bd      	mov	sp, r7
 80148e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148ea:	4770      	bx	lr

080148ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80148ec:	b580      	push	{r7, lr}
 80148ee:	b084      	sub	sp, #16
 80148f0:	af00      	add	r7, sp, #0
 80148f2:	6078      	str	r0, [r7, #4]
 80148f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80148f6:	687b      	ldr	r3, [r7, #4]
 80148f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80148fa:	68fb      	ldr	r3, [r7, #12]
 80148fc:	2b00      	cmp	r3, #0
 80148fe:	d10a      	bne.n	8014916 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8014900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014904:	f383 8811 	msr	BASEPRI, r3
 8014908:	f3bf 8f6f 	isb	sy
 801490c:	f3bf 8f4f 	dsb	sy
 8014910:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8014912:	bf00      	nop
 8014914:	e7fe      	b.n	8014914 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8014916:	f002 f88d 	bl	8016a34 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801491a:	68fb      	ldr	r3, [r7, #12]
 801491c:	681a      	ldr	r2, [r3, #0]
 801491e:	68fb      	ldr	r3, [r7, #12]
 8014920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014922:	68f9      	ldr	r1, [r7, #12]
 8014924:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8014926:	fb01 f303 	mul.w	r3, r1, r3
 801492a:	441a      	add	r2, r3
 801492c:	68fb      	ldr	r3, [r7, #12]
 801492e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8014930:	68fb      	ldr	r3, [r7, #12]
 8014932:	2200      	movs	r2, #0
 8014934:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8014936:	68fb      	ldr	r3, [r7, #12]
 8014938:	681a      	ldr	r2, [r3, #0]
 801493a:	68fb      	ldr	r3, [r7, #12]
 801493c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801493e:	68fb      	ldr	r3, [r7, #12]
 8014940:	681a      	ldr	r2, [r3, #0]
 8014942:	68fb      	ldr	r3, [r7, #12]
 8014944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014946:	3b01      	subs	r3, #1
 8014948:	68f9      	ldr	r1, [r7, #12]
 801494a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 801494c:	fb01 f303 	mul.w	r3, r1, r3
 8014950:	441a      	add	r2, r3
 8014952:	68fb      	ldr	r3, [r7, #12]
 8014954:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8014956:	68fb      	ldr	r3, [r7, #12]
 8014958:	22ff      	movs	r2, #255	; 0xff
 801495a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801495e:	68fb      	ldr	r3, [r7, #12]
 8014960:	22ff      	movs	r2, #255	; 0xff
 8014962:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8014966:	683b      	ldr	r3, [r7, #0]
 8014968:	2b00      	cmp	r3, #0
 801496a:	d114      	bne.n	8014996 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801496c:	68fb      	ldr	r3, [r7, #12]
 801496e:	691b      	ldr	r3, [r3, #16]
 8014970:	2b00      	cmp	r3, #0
 8014972:	d01a      	beq.n	80149aa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014974:	68fb      	ldr	r3, [r7, #12]
 8014976:	3310      	adds	r3, #16
 8014978:	4618      	mov	r0, r3
 801497a:	f001 fb4b 	bl	8016014 <xTaskRemoveFromEventList>
 801497e:	4603      	mov	r3, r0
 8014980:	2b00      	cmp	r3, #0
 8014982:	d012      	beq.n	80149aa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8014984:	4b0c      	ldr	r3, [pc, #48]	; (80149b8 <xQueueGenericReset+0xcc>)
 8014986:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801498a:	601a      	str	r2, [r3, #0]
 801498c:	f3bf 8f4f 	dsb	sy
 8014990:	f3bf 8f6f 	isb	sy
 8014994:	e009      	b.n	80149aa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8014996:	68fb      	ldr	r3, [r7, #12]
 8014998:	3310      	adds	r3, #16
 801499a:	4618      	mov	r0, r3
 801499c:	f7ff fef2 	bl	8014784 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80149a0:	68fb      	ldr	r3, [r7, #12]
 80149a2:	3324      	adds	r3, #36	; 0x24
 80149a4:	4618      	mov	r0, r3
 80149a6:	f7ff feed 	bl	8014784 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80149aa:	f002 f873 	bl	8016a94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80149ae:	2301      	movs	r3, #1
}
 80149b0:	4618      	mov	r0, r3
 80149b2:	3710      	adds	r7, #16
 80149b4:	46bd      	mov	sp, r7
 80149b6:	bd80      	pop	{r7, pc}
 80149b8:	e000ed04 	.word	0xe000ed04

080149bc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80149bc:	b580      	push	{r7, lr}
 80149be:	b08e      	sub	sp, #56	; 0x38
 80149c0:	af02      	add	r7, sp, #8
 80149c2:	60f8      	str	r0, [r7, #12]
 80149c4:	60b9      	str	r1, [r7, #8]
 80149c6:	607a      	str	r2, [r7, #4]
 80149c8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80149ca:	68fb      	ldr	r3, [r7, #12]
 80149cc:	2b00      	cmp	r3, #0
 80149ce:	d10a      	bne.n	80149e6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80149d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80149d4:	f383 8811 	msr	BASEPRI, r3
 80149d8:	f3bf 8f6f 	isb	sy
 80149dc:	f3bf 8f4f 	dsb	sy
 80149e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80149e2:	bf00      	nop
 80149e4:	e7fe      	b.n	80149e4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80149e6:	683b      	ldr	r3, [r7, #0]
 80149e8:	2b00      	cmp	r3, #0
 80149ea:	d10a      	bne.n	8014a02 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80149ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80149f0:	f383 8811 	msr	BASEPRI, r3
 80149f4:	f3bf 8f6f 	isb	sy
 80149f8:	f3bf 8f4f 	dsb	sy
 80149fc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80149fe:	bf00      	nop
 8014a00:	e7fe      	b.n	8014a00 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d002      	beq.n	8014a0e <xQueueGenericCreateStatic+0x52>
 8014a08:	68bb      	ldr	r3, [r7, #8]
 8014a0a:	2b00      	cmp	r3, #0
 8014a0c:	d001      	beq.n	8014a12 <xQueueGenericCreateStatic+0x56>
 8014a0e:	2301      	movs	r3, #1
 8014a10:	e000      	b.n	8014a14 <xQueueGenericCreateStatic+0x58>
 8014a12:	2300      	movs	r3, #0
 8014a14:	2b00      	cmp	r3, #0
 8014a16:	d10a      	bne.n	8014a2e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8014a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a1c:	f383 8811 	msr	BASEPRI, r3
 8014a20:	f3bf 8f6f 	isb	sy
 8014a24:	f3bf 8f4f 	dsb	sy
 8014a28:	623b      	str	r3, [r7, #32]
}
 8014a2a:	bf00      	nop
 8014a2c:	e7fe      	b.n	8014a2c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8014a2e:	687b      	ldr	r3, [r7, #4]
 8014a30:	2b00      	cmp	r3, #0
 8014a32:	d102      	bne.n	8014a3a <xQueueGenericCreateStatic+0x7e>
 8014a34:	68bb      	ldr	r3, [r7, #8]
 8014a36:	2b00      	cmp	r3, #0
 8014a38:	d101      	bne.n	8014a3e <xQueueGenericCreateStatic+0x82>
 8014a3a:	2301      	movs	r3, #1
 8014a3c:	e000      	b.n	8014a40 <xQueueGenericCreateStatic+0x84>
 8014a3e:	2300      	movs	r3, #0
 8014a40:	2b00      	cmp	r3, #0
 8014a42:	d10a      	bne.n	8014a5a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8014a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a48:	f383 8811 	msr	BASEPRI, r3
 8014a4c:	f3bf 8f6f 	isb	sy
 8014a50:	f3bf 8f4f 	dsb	sy
 8014a54:	61fb      	str	r3, [r7, #28]
}
 8014a56:	bf00      	nop
 8014a58:	e7fe      	b.n	8014a58 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8014a5a:	2348      	movs	r3, #72	; 0x48
 8014a5c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8014a5e:	697b      	ldr	r3, [r7, #20]
 8014a60:	2b48      	cmp	r3, #72	; 0x48
 8014a62:	d00a      	beq.n	8014a7a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8014a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a68:	f383 8811 	msr	BASEPRI, r3
 8014a6c:	f3bf 8f6f 	isb	sy
 8014a70:	f3bf 8f4f 	dsb	sy
 8014a74:	61bb      	str	r3, [r7, #24]
}
 8014a76:	bf00      	nop
 8014a78:	e7fe      	b.n	8014a78 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8014a7a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014a7c:	683b      	ldr	r3, [r7, #0]
 8014a7e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8014a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a82:	2b00      	cmp	r3, #0
 8014a84:	d00d      	beq.n	8014aa2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8014a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a88:	2201      	movs	r2, #1
 8014a8a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014a8e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8014a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a94:	9300      	str	r3, [sp, #0]
 8014a96:	4613      	mov	r3, r2
 8014a98:	687a      	ldr	r2, [r7, #4]
 8014a9a:	68b9      	ldr	r1, [r7, #8]
 8014a9c:	68f8      	ldr	r0, [r7, #12]
 8014a9e:	f000 f83f 	bl	8014b20 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8014aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8014aa4:	4618      	mov	r0, r3
 8014aa6:	3730      	adds	r7, #48	; 0x30
 8014aa8:	46bd      	mov	sp, r7
 8014aaa:	bd80      	pop	{r7, pc}

08014aac <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8014aac:	b580      	push	{r7, lr}
 8014aae:	b08a      	sub	sp, #40	; 0x28
 8014ab0:	af02      	add	r7, sp, #8
 8014ab2:	60f8      	str	r0, [r7, #12]
 8014ab4:	60b9      	str	r1, [r7, #8]
 8014ab6:	4613      	mov	r3, r2
 8014ab8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014aba:	68fb      	ldr	r3, [r7, #12]
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d10a      	bne.n	8014ad6 <xQueueGenericCreate+0x2a>
	__asm volatile
 8014ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014ac4:	f383 8811 	msr	BASEPRI, r3
 8014ac8:	f3bf 8f6f 	isb	sy
 8014acc:	f3bf 8f4f 	dsb	sy
 8014ad0:	613b      	str	r3, [r7, #16]
}
 8014ad2:	bf00      	nop
 8014ad4:	e7fe      	b.n	8014ad4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014ad6:	68fb      	ldr	r3, [r7, #12]
 8014ad8:	68ba      	ldr	r2, [r7, #8]
 8014ada:	fb02 f303 	mul.w	r3, r2, r3
 8014ade:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8014ae0:	69fb      	ldr	r3, [r7, #28]
 8014ae2:	3348      	adds	r3, #72	; 0x48
 8014ae4:	4618      	mov	r0, r3
 8014ae6:	f002 f8c7 	bl	8016c78 <pvPortMalloc>
 8014aea:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8014aec:	69bb      	ldr	r3, [r7, #24]
 8014aee:	2b00      	cmp	r3, #0
 8014af0:	d011      	beq.n	8014b16 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8014af2:	69bb      	ldr	r3, [r7, #24]
 8014af4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014af6:	697b      	ldr	r3, [r7, #20]
 8014af8:	3348      	adds	r3, #72	; 0x48
 8014afa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8014afc:	69bb      	ldr	r3, [r7, #24]
 8014afe:	2200      	movs	r2, #0
 8014b00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014b04:	79fa      	ldrb	r2, [r7, #7]
 8014b06:	69bb      	ldr	r3, [r7, #24]
 8014b08:	9300      	str	r3, [sp, #0]
 8014b0a:	4613      	mov	r3, r2
 8014b0c:	697a      	ldr	r2, [r7, #20]
 8014b0e:	68b9      	ldr	r1, [r7, #8]
 8014b10:	68f8      	ldr	r0, [r7, #12]
 8014b12:	f000 f805 	bl	8014b20 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8014b16:	69bb      	ldr	r3, [r7, #24]
	}
 8014b18:	4618      	mov	r0, r3
 8014b1a:	3720      	adds	r7, #32
 8014b1c:	46bd      	mov	sp, r7
 8014b1e:	bd80      	pop	{r7, pc}

08014b20 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8014b20:	b580      	push	{r7, lr}
 8014b22:	b084      	sub	sp, #16
 8014b24:	af00      	add	r7, sp, #0
 8014b26:	60f8      	str	r0, [r7, #12]
 8014b28:	60b9      	str	r1, [r7, #8]
 8014b2a:	607a      	str	r2, [r7, #4]
 8014b2c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8014b2e:	68bb      	ldr	r3, [r7, #8]
 8014b30:	2b00      	cmp	r3, #0
 8014b32:	d103      	bne.n	8014b3c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8014b34:	69bb      	ldr	r3, [r7, #24]
 8014b36:	69ba      	ldr	r2, [r7, #24]
 8014b38:	601a      	str	r2, [r3, #0]
 8014b3a:	e002      	b.n	8014b42 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8014b3c:	69bb      	ldr	r3, [r7, #24]
 8014b3e:	687a      	ldr	r2, [r7, #4]
 8014b40:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8014b42:	69bb      	ldr	r3, [r7, #24]
 8014b44:	68fa      	ldr	r2, [r7, #12]
 8014b46:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8014b48:	69bb      	ldr	r3, [r7, #24]
 8014b4a:	68ba      	ldr	r2, [r7, #8]
 8014b4c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8014b4e:	2101      	movs	r1, #1
 8014b50:	69b8      	ldr	r0, [r7, #24]
 8014b52:	f7ff fecb 	bl	80148ec <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8014b56:	bf00      	nop
 8014b58:	3710      	adds	r7, #16
 8014b5a:	46bd      	mov	sp, r7
 8014b5c:	bd80      	pop	{r7, pc}
	...

08014b60 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8014b60:	b580      	push	{r7, lr}
 8014b62:	b08e      	sub	sp, #56	; 0x38
 8014b64:	af00      	add	r7, sp, #0
 8014b66:	60f8      	str	r0, [r7, #12]
 8014b68:	60b9      	str	r1, [r7, #8]
 8014b6a:	607a      	str	r2, [r7, #4]
 8014b6c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8014b6e:	2300      	movs	r3, #0
 8014b70:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014b72:	68fb      	ldr	r3, [r7, #12]
 8014b74:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8014b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b78:	2b00      	cmp	r3, #0
 8014b7a:	d10a      	bne.n	8014b92 <xQueueGenericSend+0x32>
	__asm volatile
 8014b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b80:	f383 8811 	msr	BASEPRI, r3
 8014b84:	f3bf 8f6f 	isb	sy
 8014b88:	f3bf 8f4f 	dsb	sy
 8014b8c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8014b8e:	bf00      	nop
 8014b90:	e7fe      	b.n	8014b90 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014b92:	68bb      	ldr	r3, [r7, #8]
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	d103      	bne.n	8014ba0 <xQueueGenericSend+0x40>
 8014b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014b9c:	2b00      	cmp	r3, #0
 8014b9e:	d101      	bne.n	8014ba4 <xQueueGenericSend+0x44>
 8014ba0:	2301      	movs	r3, #1
 8014ba2:	e000      	b.n	8014ba6 <xQueueGenericSend+0x46>
 8014ba4:	2300      	movs	r3, #0
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d10a      	bne.n	8014bc0 <xQueueGenericSend+0x60>
	__asm volatile
 8014baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014bae:	f383 8811 	msr	BASEPRI, r3
 8014bb2:	f3bf 8f6f 	isb	sy
 8014bb6:	f3bf 8f4f 	dsb	sy
 8014bba:	627b      	str	r3, [r7, #36]	; 0x24
}
 8014bbc:	bf00      	nop
 8014bbe:	e7fe      	b.n	8014bbe <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014bc0:	683b      	ldr	r3, [r7, #0]
 8014bc2:	2b02      	cmp	r3, #2
 8014bc4:	d103      	bne.n	8014bce <xQueueGenericSend+0x6e>
 8014bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014bc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014bca:	2b01      	cmp	r3, #1
 8014bcc:	d101      	bne.n	8014bd2 <xQueueGenericSend+0x72>
 8014bce:	2301      	movs	r3, #1
 8014bd0:	e000      	b.n	8014bd4 <xQueueGenericSend+0x74>
 8014bd2:	2300      	movs	r3, #0
 8014bd4:	2b00      	cmp	r3, #0
 8014bd6:	d10a      	bne.n	8014bee <xQueueGenericSend+0x8e>
	__asm volatile
 8014bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014bdc:	f383 8811 	msr	BASEPRI, r3
 8014be0:	f3bf 8f6f 	isb	sy
 8014be4:	f3bf 8f4f 	dsb	sy
 8014be8:	623b      	str	r3, [r7, #32]
}
 8014bea:	bf00      	nop
 8014bec:	e7fe      	b.n	8014bec <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014bee:	f001 fbd1 	bl	8016394 <xTaskGetSchedulerState>
 8014bf2:	4603      	mov	r3, r0
 8014bf4:	2b00      	cmp	r3, #0
 8014bf6:	d102      	bne.n	8014bfe <xQueueGenericSend+0x9e>
 8014bf8:	687b      	ldr	r3, [r7, #4]
 8014bfa:	2b00      	cmp	r3, #0
 8014bfc:	d101      	bne.n	8014c02 <xQueueGenericSend+0xa2>
 8014bfe:	2301      	movs	r3, #1
 8014c00:	e000      	b.n	8014c04 <xQueueGenericSend+0xa4>
 8014c02:	2300      	movs	r3, #0
 8014c04:	2b00      	cmp	r3, #0
 8014c06:	d10a      	bne.n	8014c1e <xQueueGenericSend+0xbe>
	__asm volatile
 8014c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c0c:	f383 8811 	msr	BASEPRI, r3
 8014c10:	f3bf 8f6f 	isb	sy
 8014c14:	f3bf 8f4f 	dsb	sy
 8014c18:	61fb      	str	r3, [r7, #28]
}
 8014c1a:	bf00      	nop
 8014c1c:	e7fe      	b.n	8014c1c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014c1e:	f001 ff09 	bl	8016a34 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014c2a:	429a      	cmp	r2, r3
 8014c2c:	d302      	bcc.n	8014c34 <xQueueGenericSend+0xd4>
 8014c2e:	683b      	ldr	r3, [r7, #0]
 8014c30:	2b02      	cmp	r3, #2
 8014c32:	d129      	bne.n	8014c88 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014c34:	683a      	ldr	r2, [r7, #0]
 8014c36:	68b9      	ldr	r1, [r7, #8]
 8014c38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014c3a:	f000 fc5e 	bl	80154fa <prvCopyDataToQueue>
 8014c3e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014c40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014c44:	2b00      	cmp	r3, #0
 8014c46:	d010      	beq.n	8014c6a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c4a:	3324      	adds	r3, #36	; 0x24
 8014c4c:	4618      	mov	r0, r3
 8014c4e:	f001 f9e1 	bl	8016014 <xTaskRemoveFromEventList>
 8014c52:	4603      	mov	r3, r0
 8014c54:	2b00      	cmp	r3, #0
 8014c56:	d013      	beq.n	8014c80 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8014c58:	4b3f      	ldr	r3, [pc, #252]	; (8014d58 <xQueueGenericSend+0x1f8>)
 8014c5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014c5e:	601a      	str	r2, [r3, #0]
 8014c60:	f3bf 8f4f 	dsb	sy
 8014c64:	f3bf 8f6f 	isb	sy
 8014c68:	e00a      	b.n	8014c80 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8014c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c6c:	2b00      	cmp	r3, #0
 8014c6e:	d007      	beq.n	8014c80 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8014c70:	4b39      	ldr	r3, [pc, #228]	; (8014d58 <xQueueGenericSend+0x1f8>)
 8014c72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014c76:	601a      	str	r2, [r3, #0]
 8014c78:	f3bf 8f4f 	dsb	sy
 8014c7c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8014c80:	f001 ff08 	bl	8016a94 <vPortExitCritical>
				return pdPASS;
 8014c84:	2301      	movs	r3, #1
 8014c86:	e063      	b.n	8014d50 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014c88:	687b      	ldr	r3, [r7, #4]
 8014c8a:	2b00      	cmp	r3, #0
 8014c8c:	d103      	bne.n	8014c96 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8014c8e:	f001 ff01 	bl	8016a94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8014c92:	2300      	movs	r3, #0
 8014c94:	e05c      	b.n	8014d50 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8014c96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d106      	bne.n	8014caa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8014c9c:	f107 0314 	add.w	r3, r7, #20
 8014ca0:	4618      	mov	r0, r3
 8014ca2:	f001 fa19 	bl	80160d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014ca6:	2301      	movs	r3, #1
 8014ca8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014caa:	f001 fef3 	bl	8016a94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8014cae:	f000 ffa7 	bl	8015c00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8014cb2:	f001 febf 	bl	8016a34 <vPortEnterCritical>
 8014cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014cb8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8014cbc:	b25b      	sxtb	r3, r3
 8014cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014cc2:	d103      	bne.n	8014ccc <xQueueGenericSend+0x16c>
 8014cc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014cc6:	2200      	movs	r2, #0
 8014cc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8014ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014cce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014cd2:	b25b      	sxtb	r3, r3
 8014cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014cd8:	d103      	bne.n	8014ce2 <xQueueGenericSend+0x182>
 8014cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014cdc:	2200      	movs	r2, #0
 8014cde:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8014ce2:	f001 fed7 	bl	8016a94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014ce6:	1d3a      	adds	r2, r7, #4
 8014ce8:	f107 0314 	add.w	r3, r7, #20
 8014cec:	4611      	mov	r1, r2
 8014cee:	4618      	mov	r0, r3
 8014cf0:	f001 fa08 	bl	8016104 <xTaskCheckForTimeOut>
 8014cf4:	4603      	mov	r3, r0
 8014cf6:	2b00      	cmp	r3, #0
 8014cf8:	d124      	bne.n	8014d44 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8014cfa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014cfc:	f000 fcf5 	bl	80156ea <prvIsQueueFull>
 8014d00:	4603      	mov	r3, r0
 8014d02:	2b00      	cmp	r3, #0
 8014d04:	d018      	beq.n	8014d38 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8014d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014d08:	3310      	adds	r3, #16
 8014d0a:	687a      	ldr	r2, [r7, #4]
 8014d0c:	4611      	mov	r1, r2
 8014d0e:	4618      	mov	r0, r3
 8014d10:	f001 f95c 	bl	8015fcc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8014d14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014d16:	f000 fc80 	bl	801561a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8014d1a:	f000 ff7f 	bl	8015c1c <xTaskResumeAll>
 8014d1e:	4603      	mov	r3, r0
 8014d20:	2b00      	cmp	r3, #0
 8014d22:	f47f af7c 	bne.w	8014c1e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8014d26:	4b0c      	ldr	r3, [pc, #48]	; (8014d58 <xQueueGenericSend+0x1f8>)
 8014d28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014d2c:	601a      	str	r2, [r3, #0]
 8014d2e:	f3bf 8f4f 	dsb	sy
 8014d32:	f3bf 8f6f 	isb	sy
 8014d36:	e772      	b.n	8014c1e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8014d38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014d3a:	f000 fc6e 	bl	801561a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014d3e:	f000 ff6d 	bl	8015c1c <xTaskResumeAll>
 8014d42:	e76c      	b.n	8014c1e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8014d44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014d46:	f000 fc68 	bl	801561a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8014d4a:	f000 ff67 	bl	8015c1c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8014d4e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8014d50:	4618      	mov	r0, r3
 8014d52:	3738      	adds	r7, #56	; 0x38
 8014d54:	46bd      	mov	sp, r7
 8014d56:	bd80      	pop	{r7, pc}
 8014d58:	e000ed04 	.word	0xe000ed04

08014d5c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8014d5c:	b580      	push	{r7, lr}
 8014d5e:	b090      	sub	sp, #64	; 0x40
 8014d60:	af00      	add	r7, sp, #0
 8014d62:	60f8      	str	r0, [r7, #12]
 8014d64:	60b9      	str	r1, [r7, #8]
 8014d66:	607a      	str	r2, [r7, #4]
 8014d68:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8014d6a:	68fb      	ldr	r3, [r7, #12]
 8014d6c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8014d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d70:	2b00      	cmp	r3, #0
 8014d72:	d10a      	bne.n	8014d8a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8014d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d78:	f383 8811 	msr	BASEPRI, r3
 8014d7c:	f3bf 8f6f 	isb	sy
 8014d80:	f3bf 8f4f 	dsb	sy
 8014d84:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8014d86:	bf00      	nop
 8014d88:	e7fe      	b.n	8014d88 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014d8a:	68bb      	ldr	r3, [r7, #8]
 8014d8c:	2b00      	cmp	r3, #0
 8014d8e:	d103      	bne.n	8014d98 <xQueueGenericSendFromISR+0x3c>
 8014d90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014d94:	2b00      	cmp	r3, #0
 8014d96:	d101      	bne.n	8014d9c <xQueueGenericSendFromISR+0x40>
 8014d98:	2301      	movs	r3, #1
 8014d9a:	e000      	b.n	8014d9e <xQueueGenericSendFromISR+0x42>
 8014d9c:	2300      	movs	r3, #0
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	d10a      	bne.n	8014db8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8014da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014da6:	f383 8811 	msr	BASEPRI, r3
 8014daa:	f3bf 8f6f 	isb	sy
 8014dae:	f3bf 8f4f 	dsb	sy
 8014db2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8014db4:	bf00      	nop
 8014db6:	e7fe      	b.n	8014db6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014db8:	683b      	ldr	r3, [r7, #0]
 8014dba:	2b02      	cmp	r3, #2
 8014dbc:	d103      	bne.n	8014dc6 <xQueueGenericSendFromISR+0x6a>
 8014dbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014dc2:	2b01      	cmp	r3, #1
 8014dc4:	d101      	bne.n	8014dca <xQueueGenericSendFromISR+0x6e>
 8014dc6:	2301      	movs	r3, #1
 8014dc8:	e000      	b.n	8014dcc <xQueueGenericSendFromISR+0x70>
 8014dca:	2300      	movs	r3, #0
 8014dcc:	2b00      	cmp	r3, #0
 8014dce:	d10a      	bne.n	8014de6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8014dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014dd4:	f383 8811 	msr	BASEPRI, r3
 8014dd8:	f3bf 8f6f 	isb	sy
 8014ddc:	f3bf 8f4f 	dsb	sy
 8014de0:	623b      	str	r3, [r7, #32]
}
 8014de2:	bf00      	nop
 8014de4:	e7fe      	b.n	8014de4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014de6:	f001 ff07 	bl	8016bf8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8014dea:	f3ef 8211 	mrs	r2, BASEPRI
 8014dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014df2:	f383 8811 	msr	BASEPRI, r3
 8014df6:	f3bf 8f6f 	isb	sy
 8014dfa:	f3bf 8f4f 	dsb	sy
 8014dfe:	61fa      	str	r2, [r7, #28]
 8014e00:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8014e02:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014e04:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014e0e:	429a      	cmp	r2, r3
 8014e10:	d302      	bcc.n	8014e18 <xQueueGenericSendFromISR+0xbc>
 8014e12:	683b      	ldr	r3, [r7, #0]
 8014e14:	2b02      	cmp	r3, #2
 8014e16:	d12f      	bne.n	8014e78 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8014e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e1a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014e1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014e26:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014e28:	683a      	ldr	r2, [r7, #0]
 8014e2a:	68b9      	ldr	r1, [r7, #8]
 8014e2c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014e2e:	f000 fb64 	bl	80154fa <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8014e32:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8014e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e3a:	d112      	bne.n	8014e62 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d016      	beq.n	8014e72 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e46:	3324      	adds	r3, #36	; 0x24
 8014e48:	4618      	mov	r0, r3
 8014e4a:	f001 f8e3 	bl	8016014 <xTaskRemoveFromEventList>
 8014e4e:	4603      	mov	r3, r0
 8014e50:	2b00      	cmp	r3, #0
 8014e52:	d00e      	beq.n	8014e72 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	2b00      	cmp	r3, #0
 8014e58:	d00b      	beq.n	8014e72 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8014e5a:	687b      	ldr	r3, [r7, #4]
 8014e5c:	2201      	movs	r2, #1
 8014e5e:	601a      	str	r2, [r3, #0]
 8014e60:	e007      	b.n	8014e72 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8014e62:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8014e66:	3301      	adds	r3, #1
 8014e68:	b2db      	uxtb	r3, r3
 8014e6a:	b25a      	sxtb	r2, r3
 8014e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8014e72:	2301      	movs	r3, #1
 8014e74:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8014e76:	e001      	b.n	8014e7c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8014e78:	2300      	movs	r3, #0
 8014e7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8014e7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014e7e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8014e80:	697b      	ldr	r3, [r7, #20]
 8014e82:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8014e86:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8014e88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8014e8a:	4618      	mov	r0, r3
 8014e8c:	3740      	adds	r7, #64	; 0x40
 8014e8e:	46bd      	mov	sp, r7
 8014e90:	bd80      	pop	{r7, pc}

08014e92 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8014e92:	b580      	push	{r7, lr}
 8014e94:	b08e      	sub	sp, #56	; 0x38
 8014e96:	af00      	add	r7, sp, #0
 8014e98:	6078      	str	r0, [r7, #4]
 8014e9a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8014ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ea2:	2b00      	cmp	r3, #0
 8014ea4:	d10a      	bne.n	8014ebc <xQueueGiveFromISR+0x2a>
	__asm volatile
 8014ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014eaa:	f383 8811 	msr	BASEPRI, r3
 8014eae:	f3bf 8f6f 	isb	sy
 8014eb2:	f3bf 8f4f 	dsb	sy
 8014eb6:	623b      	str	r3, [r7, #32]
}
 8014eb8:	bf00      	nop
 8014eba:	e7fe      	b.n	8014eba <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8014ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014ec0:	2b00      	cmp	r3, #0
 8014ec2:	d00a      	beq.n	8014eda <xQueueGiveFromISR+0x48>
	__asm volatile
 8014ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014ec8:	f383 8811 	msr	BASEPRI, r3
 8014ecc:	f3bf 8f6f 	isb	sy
 8014ed0:	f3bf 8f4f 	dsb	sy
 8014ed4:	61fb      	str	r3, [r7, #28]
}
 8014ed6:	bf00      	nop
 8014ed8:	e7fe      	b.n	8014ed8 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8014eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014edc:	681b      	ldr	r3, [r3, #0]
 8014ede:	2b00      	cmp	r3, #0
 8014ee0:	d103      	bne.n	8014eea <xQueueGiveFromISR+0x58>
 8014ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ee4:	689b      	ldr	r3, [r3, #8]
 8014ee6:	2b00      	cmp	r3, #0
 8014ee8:	d101      	bne.n	8014eee <xQueueGiveFromISR+0x5c>
 8014eea:	2301      	movs	r3, #1
 8014eec:	e000      	b.n	8014ef0 <xQueueGiveFromISR+0x5e>
 8014eee:	2300      	movs	r3, #0
 8014ef0:	2b00      	cmp	r3, #0
 8014ef2:	d10a      	bne.n	8014f0a <xQueueGiveFromISR+0x78>
	__asm volatile
 8014ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014ef8:	f383 8811 	msr	BASEPRI, r3
 8014efc:	f3bf 8f6f 	isb	sy
 8014f00:	f3bf 8f4f 	dsb	sy
 8014f04:	61bb      	str	r3, [r7, #24]
}
 8014f06:	bf00      	nop
 8014f08:	e7fe      	b.n	8014f08 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014f0a:	f001 fe75 	bl	8016bf8 <vPortValidateInterruptPriority>
	__asm volatile
 8014f0e:	f3ef 8211 	mrs	r2, BASEPRI
 8014f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f16:	f383 8811 	msr	BASEPRI, r3
 8014f1a:	f3bf 8f6f 	isb	sy
 8014f1e:	f3bf 8f4f 	dsb	sy
 8014f22:	617a      	str	r2, [r7, #20]
 8014f24:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8014f26:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014f28:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014f2e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8014f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014f34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014f36:	429a      	cmp	r2, r3
 8014f38:	d22b      	bcs.n	8014f92 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8014f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014f40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8014f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014f46:	1c5a      	adds	r2, r3, #1
 8014f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f4a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8014f4c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8014f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f54:	d112      	bne.n	8014f7c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014f5a:	2b00      	cmp	r3, #0
 8014f5c:	d016      	beq.n	8014f8c <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f60:	3324      	adds	r3, #36	; 0x24
 8014f62:	4618      	mov	r0, r3
 8014f64:	f001 f856 	bl	8016014 <xTaskRemoveFromEventList>
 8014f68:	4603      	mov	r3, r0
 8014f6a:	2b00      	cmp	r3, #0
 8014f6c:	d00e      	beq.n	8014f8c <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8014f6e:	683b      	ldr	r3, [r7, #0]
 8014f70:	2b00      	cmp	r3, #0
 8014f72:	d00b      	beq.n	8014f8c <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8014f74:	683b      	ldr	r3, [r7, #0]
 8014f76:	2201      	movs	r2, #1
 8014f78:	601a      	str	r2, [r3, #0]
 8014f7a:	e007      	b.n	8014f8c <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8014f7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014f80:	3301      	adds	r3, #1
 8014f82:	b2db      	uxtb	r3, r3
 8014f84:	b25a      	sxtb	r2, r3
 8014f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8014f8c:	2301      	movs	r3, #1
 8014f8e:	637b      	str	r3, [r7, #52]	; 0x34
 8014f90:	e001      	b.n	8014f96 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8014f92:	2300      	movs	r3, #0
 8014f94:	637b      	str	r3, [r7, #52]	; 0x34
 8014f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014f98:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8014f9a:	68fb      	ldr	r3, [r7, #12]
 8014f9c:	f383 8811 	msr	BASEPRI, r3
}
 8014fa0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8014fa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8014fa4:	4618      	mov	r0, r3
 8014fa6:	3738      	adds	r7, #56	; 0x38
 8014fa8:	46bd      	mov	sp, r7
 8014faa:	bd80      	pop	{r7, pc}

08014fac <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8014fac:	b580      	push	{r7, lr}
 8014fae:	b08c      	sub	sp, #48	; 0x30
 8014fb0:	af00      	add	r7, sp, #0
 8014fb2:	60f8      	str	r0, [r7, #12]
 8014fb4:	60b9      	str	r1, [r7, #8]
 8014fb6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8014fb8:	2300      	movs	r3, #0
 8014fba:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014fbc:	68fb      	ldr	r3, [r7, #12]
 8014fbe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8014fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014fc2:	2b00      	cmp	r3, #0
 8014fc4:	d10a      	bne.n	8014fdc <xQueueReceive+0x30>
	__asm volatile
 8014fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014fca:	f383 8811 	msr	BASEPRI, r3
 8014fce:	f3bf 8f6f 	isb	sy
 8014fd2:	f3bf 8f4f 	dsb	sy
 8014fd6:	623b      	str	r3, [r7, #32]
}
 8014fd8:	bf00      	nop
 8014fda:	e7fe      	b.n	8014fda <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014fdc:	68bb      	ldr	r3, [r7, #8]
 8014fde:	2b00      	cmp	r3, #0
 8014fe0:	d103      	bne.n	8014fea <xQueueReceive+0x3e>
 8014fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014fe6:	2b00      	cmp	r3, #0
 8014fe8:	d101      	bne.n	8014fee <xQueueReceive+0x42>
 8014fea:	2301      	movs	r3, #1
 8014fec:	e000      	b.n	8014ff0 <xQueueReceive+0x44>
 8014fee:	2300      	movs	r3, #0
 8014ff0:	2b00      	cmp	r3, #0
 8014ff2:	d10a      	bne.n	801500a <xQueueReceive+0x5e>
	__asm volatile
 8014ff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014ff8:	f383 8811 	msr	BASEPRI, r3
 8014ffc:	f3bf 8f6f 	isb	sy
 8015000:	f3bf 8f4f 	dsb	sy
 8015004:	61fb      	str	r3, [r7, #28]
}
 8015006:	bf00      	nop
 8015008:	e7fe      	b.n	8015008 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801500a:	f001 f9c3 	bl	8016394 <xTaskGetSchedulerState>
 801500e:	4603      	mov	r3, r0
 8015010:	2b00      	cmp	r3, #0
 8015012:	d102      	bne.n	801501a <xQueueReceive+0x6e>
 8015014:	687b      	ldr	r3, [r7, #4]
 8015016:	2b00      	cmp	r3, #0
 8015018:	d101      	bne.n	801501e <xQueueReceive+0x72>
 801501a:	2301      	movs	r3, #1
 801501c:	e000      	b.n	8015020 <xQueueReceive+0x74>
 801501e:	2300      	movs	r3, #0
 8015020:	2b00      	cmp	r3, #0
 8015022:	d10a      	bne.n	801503a <xQueueReceive+0x8e>
	__asm volatile
 8015024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015028:	f383 8811 	msr	BASEPRI, r3
 801502c:	f3bf 8f6f 	isb	sy
 8015030:	f3bf 8f4f 	dsb	sy
 8015034:	61bb      	str	r3, [r7, #24]
}
 8015036:	bf00      	nop
 8015038:	e7fe      	b.n	8015038 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801503a:	f001 fcfb 	bl	8016a34 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801503e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015042:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015046:	2b00      	cmp	r3, #0
 8015048:	d01f      	beq.n	801508a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801504a:	68b9      	ldr	r1, [r7, #8]
 801504c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801504e:	f000 fabe 	bl	80155ce <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015054:	1e5a      	subs	r2, r3, #1
 8015056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015058:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801505a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801505c:	691b      	ldr	r3, [r3, #16]
 801505e:	2b00      	cmp	r3, #0
 8015060:	d00f      	beq.n	8015082 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015064:	3310      	adds	r3, #16
 8015066:	4618      	mov	r0, r3
 8015068:	f000 ffd4 	bl	8016014 <xTaskRemoveFromEventList>
 801506c:	4603      	mov	r3, r0
 801506e:	2b00      	cmp	r3, #0
 8015070:	d007      	beq.n	8015082 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015072:	4b3d      	ldr	r3, [pc, #244]	; (8015168 <xQueueReceive+0x1bc>)
 8015074:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015078:	601a      	str	r2, [r3, #0]
 801507a:	f3bf 8f4f 	dsb	sy
 801507e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015082:	f001 fd07 	bl	8016a94 <vPortExitCritical>
				return pdPASS;
 8015086:	2301      	movs	r3, #1
 8015088:	e069      	b.n	801515e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	2b00      	cmp	r3, #0
 801508e:	d103      	bne.n	8015098 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015090:	f001 fd00 	bl	8016a94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015094:	2300      	movs	r3, #0
 8015096:	e062      	b.n	801515e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801509a:	2b00      	cmp	r3, #0
 801509c:	d106      	bne.n	80150ac <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801509e:	f107 0310 	add.w	r3, r7, #16
 80150a2:	4618      	mov	r0, r3
 80150a4:	f001 f818 	bl	80160d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80150a8:	2301      	movs	r3, #1
 80150aa:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80150ac:	f001 fcf2 	bl	8016a94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80150b0:	f000 fda6 	bl	8015c00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80150b4:	f001 fcbe 	bl	8016a34 <vPortEnterCritical>
 80150b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150ba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80150be:	b25b      	sxtb	r3, r3
 80150c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80150c4:	d103      	bne.n	80150ce <xQueueReceive+0x122>
 80150c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150c8:	2200      	movs	r2, #0
 80150ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80150ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80150d4:	b25b      	sxtb	r3, r3
 80150d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80150da:	d103      	bne.n	80150e4 <xQueueReceive+0x138>
 80150dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150de:	2200      	movs	r2, #0
 80150e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80150e4:	f001 fcd6 	bl	8016a94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80150e8:	1d3a      	adds	r2, r7, #4
 80150ea:	f107 0310 	add.w	r3, r7, #16
 80150ee:	4611      	mov	r1, r2
 80150f0:	4618      	mov	r0, r3
 80150f2:	f001 f807 	bl	8016104 <xTaskCheckForTimeOut>
 80150f6:	4603      	mov	r3, r0
 80150f8:	2b00      	cmp	r3, #0
 80150fa:	d123      	bne.n	8015144 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80150fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80150fe:	f000 fade 	bl	80156be <prvIsQueueEmpty>
 8015102:	4603      	mov	r3, r0
 8015104:	2b00      	cmp	r3, #0
 8015106:	d017      	beq.n	8015138 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801510a:	3324      	adds	r3, #36	; 0x24
 801510c:	687a      	ldr	r2, [r7, #4]
 801510e:	4611      	mov	r1, r2
 8015110:	4618      	mov	r0, r3
 8015112:	f000 ff5b 	bl	8015fcc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015116:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015118:	f000 fa7f 	bl	801561a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801511c:	f000 fd7e 	bl	8015c1c <xTaskResumeAll>
 8015120:	4603      	mov	r3, r0
 8015122:	2b00      	cmp	r3, #0
 8015124:	d189      	bne.n	801503a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8015126:	4b10      	ldr	r3, [pc, #64]	; (8015168 <xQueueReceive+0x1bc>)
 8015128:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801512c:	601a      	str	r2, [r3, #0]
 801512e:	f3bf 8f4f 	dsb	sy
 8015132:	f3bf 8f6f 	isb	sy
 8015136:	e780      	b.n	801503a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8015138:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801513a:	f000 fa6e 	bl	801561a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801513e:	f000 fd6d 	bl	8015c1c <xTaskResumeAll>
 8015142:	e77a      	b.n	801503a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8015144:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015146:	f000 fa68 	bl	801561a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801514a:	f000 fd67 	bl	8015c1c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801514e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015150:	f000 fab5 	bl	80156be <prvIsQueueEmpty>
 8015154:	4603      	mov	r3, r0
 8015156:	2b00      	cmp	r3, #0
 8015158:	f43f af6f 	beq.w	801503a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801515c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801515e:	4618      	mov	r0, r3
 8015160:	3730      	adds	r7, #48	; 0x30
 8015162:	46bd      	mov	sp, r7
 8015164:	bd80      	pop	{r7, pc}
 8015166:	bf00      	nop
 8015168:	e000ed04 	.word	0xe000ed04

0801516c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801516c:	b580      	push	{r7, lr}
 801516e:	b08e      	sub	sp, #56	; 0x38
 8015170:	af00      	add	r7, sp, #0
 8015172:	6078      	str	r0, [r7, #4]
 8015174:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8015176:	2300      	movs	r3, #0
 8015178:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801517a:	687b      	ldr	r3, [r7, #4]
 801517c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801517e:	2300      	movs	r3, #0
 8015180:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015184:	2b00      	cmp	r3, #0
 8015186:	d10a      	bne.n	801519e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8015188:	f04f 0350 	mov.w	r3, #80	; 0x50
 801518c:	f383 8811 	msr	BASEPRI, r3
 8015190:	f3bf 8f6f 	isb	sy
 8015194:	f3bf 8f4f 	dsb	sy
 8015198:	623b      	str	r3, [r7, #32]
}
 801519a:	bf00      	nop
 801519c:	e7fe      	b.n	801519c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801519e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80151a2:	2b00      	cmp	r3, #0
 80151a4:	d00a      	beq.n	80151bc <xQueueSemaphoreTake+0x50>
	__asm volatile
 80151a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80151aa:	f383 8811 	msr	BASEPRI, r3
 80151ae:	f3bf 8f6f 	isb	sy
 80151b2:	f3bf 8f4f 	dsb	sy
 80151b6:	61fb      	str	r3, [r7, #28]
}
 80151b8:	bf00      	nop
 80151ba:	e7fe      	b.n	80151ba <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80151bc:	f001 f8ea 	bl	8016394 <xTaskGetSchedulerState>
 80151c0:	4603      	mov	r3, r0
 80151c2:	2b00      	cmp	r3, #0
 80151c4:	d102      	bne.n	80151cc <xQueueSemaphoreTake+0x60>
 80151c6:	683b      	ldr	r3, [r7, #0]
 80151c8:	2b00      	cmp	r3, #0
 80151ca:	d101      	bne.n	80151d0 <xQueueSemaphoreTake+0x64>
 80151cc:	2301      	movs	r3, #1
 80151ce:	e000      	b.n	80151d2 <xQueueSemaphoreTake+0x66>
 80151d0:	2300      	movs	r3, #0
 80151d2:	2b00      	cmp	r3, #0
 80151d4:	d10a      	bne.n	80151ec <xQueueSemaphoreTake+0x80>
	__asm volatile
 80151d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80151da:	f383 8811 	msr	BASEPRI, r3
 80151de:	f3bf 8f6f 	isb	sy
 80151e2:	f3bf 8f4f 	dsb	sy
 80151e6:	61bb      	str	r3, [r7, #24]
}
 80151e8:	bf00      	nop
 80151ea:	e7fe      	b.n	80151ea <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80151ec:	f001 fc22 	bl	8016a34 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80151f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80151f4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80151f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80151f8:	2b00      	cmp	r3, #0
 80151fa:	d024      	beq.n	8015246 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80151fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80151fe:	1e5a      	subs	r2, r3, #1
 8015200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015202:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015206:	681b      	ldr	r3, [r3, #0]
 8015208:	2b00      	cmp	r3, #0
 801520a:	d104      	bne.n	8015216 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801520c:	f001 fa6a 	bl	80166e4 <pvTaskIncrementMutexHeldCount>
 8015210:	4602      	mov	r2, r0
 8015212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015214:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015218:	691b      	ldr	r3, [r3, #16]
 801521a:	2b00      	cmp	r3, #0
 801521c:	d00f      	beq.n	801523e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801521e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015220:	3310      	adds	r3, #16
 8015222:	4618      	mov	r0, r3
 8015224:	f000 fef6 	bl	8016014 <xTaskRemoveFromEventList>
 8015228:	4603      	mov	r3, r0
 801522a:	2b00      	cmp	r3, #0
 801522c:	d007      	beq.n	801523e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801522e:	4b54      	ldr	r3, [pc, #336]	; (8015380 <xQueueSemaphoreTake+0x214>)
 8015230:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015234:	601a      	str	r2, [r3, #0]
 8015236:	f3bf 8f4f 	dsb	sy
 801523a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801523e:	f001 fc29 	bl	8016a94 <vPortExitCritical>
				return pdPASS;
 8015242:	2301      	movs	r3, #1
 8015244:	e097      	b.n	8015376 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015246:	683b      	ldr	r3, [r7, #0]
 8015248:	2b00      	cmp	r3, #0
 801524a:	d111      	bne.n	8015270 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801524c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801524e:	2b00      	cmp	r3, #0
 8015250:	d00a      	beq.n	8015268 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8015252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015256:	f383 8811 	msr	BASEPRI, r3
 801525a:	f3bf 8f6f 	isb	sy
 801525e:	f3bf 8f4f 	dsb	sy
 8015262:	617b      	str	r3, [r7, #20]
}
 8015264:	bf00      	nop
 8015266:	e7fe      	b.n	8015266 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8015268:	f001 fc14 	bl	8016a94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801526c:	2300      	movs	r3, #0
 801526e:	e082      	b.n	8015376 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015270:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015272:	2b00      	cmp	r3, #0
 8015274:	d106      	bne.n	8015284 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015276:	f107 030c 	add.w	r3, r7, #12
 801527a:	4618      	mov	r0, r3
 801527c:	f000 ff2c 	bl	80160d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015280:	2301      	movs	r3, #1
 8015282:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015284:	f001 fc06 	bl	8016a94 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015288:	f000 fcba 	bl	8015c00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801528c:	f001 fbd2 	bl	8016a34 <vPortEnterCritical>
 8015290:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015292:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8015296:	b25b      	sxtb	r3, r3
 8015298:	f1b3 3fff 	cmp.w	r3, #4294967295
 801529c:	d103      	bne.n	80152a6 <xQueueSemaphoreTake+0x13a>
 801529e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80152a0:	2200      	movs	r2, #0
 80152a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80152a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80152a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80152ac:	b25b      	sxtb	r3, r3
 80152ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80152b2:	d103      	bne.n	80152bc <xQueueSemaphoreTake+0x150>
 80152b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80152b6:	2200      	movs	r2, #0
 80152b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80152bc:	f001 fbea 	bl	8016a94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80152c0:	463a      	mov	r2, r7
 80152c2:	f107 030c 	add.w	r3, r7, #12
 80152c6:	4611      	mov	r1, r2
 80152c8:	4618      	mov	r0, r3
 80152ca:	f000 ff1b 	bl	8016104 <xTaskCheckForTimeOut>
 80152ce:	4603      	mov	r3, r0
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	d132      	bne.n	801533a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80152d4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80152d6:	f000 f9f2 	bl	80156be <prvIsQueueEmpty>
 80152da:	4603      	mov	r3, r0
 80152dc:	2b00      	cmp	r3, #0
 80152de:	d026      	beq.n	801532e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80152e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80152e2:	681b      	ldr	r3, [r3, #0]
 80152e4:	2b00      	cmp	r3, #0
 80152e6:	d109      	bne.n	80152fc <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80152e8:	f001 fba4 	bl	8016a34 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80152ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80152ee:	689b      	ldr	r3, [r3, #8]
 80152f0:	4618      	mov	r0, r3
 80152f2:	f001 f86d 	bl	80163d0 <xTaskPriorityInherit>
 80152f6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80152f8:	f001 fbcc 	bl	8016a94 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80152fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80152fe:	3324      	adds	r3, #36	; 0x24
 8015300:	683a      	ldr	r2, [r7, #0]
 8015302:	4611      	mov	r1, r2
 8015304:	4618      	mov	r0, r3
 8015306:	f000 fe61 	bl	8015fcc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801530a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801530c:	f000 f985 	bl	801561a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015310:	f000 fc84 	bl	8015c1c <xTaskResumeAll>
 8015314:	4603      	mov	r3, r0
 8015316:	2b00      	cmp	r3, #0
 8015318:	f47f af68 	bne.w	80151ec <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 801531c:	4b18      	ldr	r3, [pc, #96]	; (8015380 <xQueueSemaphoreTake+0x214>)
 801531e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015322:	601a      	str	r2, [r3, #0]
 8015324:	f3bf 8f4f 	dsb	sy
 8015328:	f3bf 8f6f 	isb	sy
 801532c:	e75e      	b.n	80151ec <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801532e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015330:	f000 f973 	bl	801561a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015334:	f000 fc72 	bl	8015c1c <xTaskResumeAll>
 8015338:	e758      	b.n	80151ec <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801533a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801533c:	f000 f96d 	bl	801561a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015340:	f000 fc6c 	bl	8015c1c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015344:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015346:	f000 f9ba 	bl	80156be <prvIsQueueEmpty>
 801534a:	4603      	mov	r3, r0
 801534c:	2b00      	cmp	r3, #0
 801534e:	f43f af4d 	beq.w	80151ec <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8015352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015354:	2b00      	cmp	r3, #0
 8015356:	d00d      	beq.n	8015374 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8015358:	f001 fb6c 	bl	8016a34 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 801535c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801535e:	f000 f8b4 	bl	80154ca <prvGetDisinheritPriorityAfterTimeout>
 8015362:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8015364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015366:	689b      	ldr	r3, [r3, #8]
 8015368:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801536a:	4618      	mov	r0, r3
 801536c:	f001 f92c 	bl	80165c8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8015370:	f001 fb90 	bl	8016a94 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015374:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015376:	4618      	mov	r0, r3
 8015378:	3738      	adds	r7, #56	; 0x38
 801537a:	46bd      	mov	sp, r7
 801537c:	bd80      	pop	{r7, pc}
 801537e:	bf00      	nop
 8015380:	e000ed04 	.word	0xe000ed04

08015384 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015384:	b580      	push	{r7, lr}
 8015386:	b08e      	sub	sp, #56	; 0x38
 8015388:	af00      	add	r7, sp, #0
 801538a:	60f8      	str	r0, [r7, #12]
 801538c:	60b9      	str	r1, [r7, #8]
 801538e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015390:	68fb      	ldr	r3, [r7, #12]
 8015392:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8015394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015396:	2b00      	cmp	r3, #0
 8015398:	d10a      	bne.n	80153b0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 801539a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801539e:	f383 8811 	msr	BASEPRI, r3
 80153a2:	f3bf 8f6f 	isb	sy
 80153a6:	f3bf 8f4f 	dsb	sy
 80153aa:	623b      	str	r3, [r7, #32]
}
 80153ac:	bf00      	nop
 80153ae:	e7fe      	b.n	80153ae <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80153b0:	68bb      	ldr	r3, [r7, #8]
 80153b2:	2b00      	cmp	r3, #0
 80153b4:	d103      	bne.n	80153be <xQueueReceiveFromISR+0x3a>
 80153b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80153ba:	2b00      	cmp	r3, #0
 80153bc:	d101      	bne.n	80153c2 <xQueueReceiveFromISR+0x3e>
 80153be:	2301      	movs	r3, #1
 80153c0:	e000      	b.n	80153c4 <xQueueReceiveFromISR+0x40>
 80153c2:	2300      	movs	r3, #0
 80153c4:	2b00      	cmp	r3, #0
 80153c6:	d10a      	bne.n	80153de <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80153c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80153cc:	f383 8811 	msr	BASEPRI, r3
 80153d0:	f3bf 8f6f 	isb	sy
 80153d4:	f3bf 8f4f 	dsb	sy
 80153d8:	61fb      	str	r3, [r7, #28]
}
 80153da:	bf00      	nop
 80153dc:	e7fe      	b.n	80153dc <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80153de:	f001 fc0b 	bl	8016bf8 <vPortValidateInterruptPriority>
	__asm volatile
 80153e2:	f3ef 8211 	mrs	r2, BASEPRI
 80153e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80153ea:	f383 8811 	msr	BASEPRI, r3
 80153ee:	f3bf 8f6f 	isb	sy
 80153f2:	f3bf 8f4f 	dsb	sy
 80153f6:	61ba      	str	r2, [r7, #24]
 80153f8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80153fa:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80153fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80153fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015402:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015406:	2b00      	cmp	r3, #0
 8015408:	d02f      	beq.n	801546a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801540a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801540c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8015410:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015414:	68b9      	ldr	r1, [r7, #8]
 8015416:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015418:	f000 f8d9 	bl	80155ce <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801541c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801541e:	1e5a      	subs	r2, r3, #1
 8015420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015422:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8015424:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8015428:	f1b3 3fff 	cmp.w	r3, #4294967295
 801542c:	d112      	bne.n	8015454 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801542e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015430:	691b      	ldr	r3, [r3, #16]
 8015432:	2b00      	cmp	r3, #0
 8015434:	d016      	beq.n	8015464 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015438:	3310      	adds	r3, #16
 801543a:	4618      	mov	r0, r3
 801543c:	f000 fdea 	bl	8016014 <xTaskRemoveFromEventList>
 8015440:	4603      	mov	r3, r0
 8015442:	2b00      	cmp	r3, #0
 8015444:	d00e      	beq.n	8015464 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8015446:	687b      	ldr	r3, [r7, #4]
 8015448:	2b00      	cmp	r3, #0
 801544a:	d00b      	beq.n	8015464 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 801544c:	687b      	ldr	r3, [r7, #4]
 801544e:	2201      	movs	r2, #1
 8015450:	601a      	str	r2, [r3, #0]
 8015452:	e007      	b.n	8015464 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8015454:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015458:	3301      	adds	r3, #1
 801545a:	b2db      	uxtb	r3, r3
 801545c:	b25a      	sxtb	r2, r3
 801545e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015460:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8015464:	2301      	movs	r3, #1
 8015466:	637b      	str	r3, [r7, #52]	; 0x34
 8015468:	e001      	b.n	801546e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 801546a:	2300      	movs	r3, #0
 801546c:	637b      	str	r3, [r7, #52]	; 0x34
 801546e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015470:	613b      	str	r3, [r7, #16]
	__asm volatile
 8015472:	693b      	ldr	r3, [r7, #16]
 8015474:	f383 8811 	msr	BASEPRI, r3
}
 8015478:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801547a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801547c:	4618      	mov	r0, r3
 801547e:	3738      	adds	r7, #56	; 0x38
 8015480:	46bd      	mov	sp, r7
 8015482:	bd80      	pop	{r7, pc}

08015484 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8015484:	b580      	push	{r7, lr}
 8015486:	b084      	sub	sp, #16
 8015488:	af00      	add	r7, sp, #0
 801548a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 801548c:	687b      	ldr	r3, [r7, #4]
 801548e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8015490:	68fb      	ldr	r3, [r7, #12]
 8015492:	2b00      	cmp	r3, #0
 8015494:	d10a      	bne.n	80154ac <vQueueDelete+0x28>
	__asm volatile
 8015496:	f04f 0350 	mov.w	r3, #80	; 0x50
 801549a:	f383 8811 	msr	BASEPRI, r3
 801549e:	f3bf 8f6f 	isb	sy
 80154a2:	f3bf 8f4f 	dsb	sy
 80154a6:	60bb      	str	r3, [r7, #8]
}
 80154a8:	bf00      	nop
 80154aa:	e7fe      	b.n	80154aa <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80154ac:	68f8      	ldr	r0, [r7, #12]
 80154ae:	f000 f935 	bl	801571c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80154b2:	68fb      	ldr	r3, [r7, #12]
 80154b4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80154b8:	2b00      	cmp	r3, #0
 80154ba:	d102      	bne.n	80154c2 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 80154bc:	68f8      	ldr	r0, [r7, #12]
 80154be:	f001 fca7 	bl	8016e10 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80154c2:	bf00      	nop
 80154c4:	3710      	adds	r7, #16
 80154c6:	46bd      	mov	sp, r7
 80154c8:	bd80      	pop	{r7, pc}

080154ca <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80154ca:	b480      	push	{r7}
 80154cc:	b085      	sub	sp, #20
 80154ce:	af00      	add	r7, sp, #0
 80154d0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	d006      	beq.n	80154e8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80154da:	687b      	ldr	r3, [r7, #4]
 80154dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80154de:	681b      	ldr	r3, [r3, #0]
 80154e0:	f1c3 0307 	rsb	r3, r3, #7
 80154e4:	60fb      	str	r3, [r7, #12]
 80154e6:	e001      	b.n	80154ec <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80154e8:	2300      	movs	r3, #0
 80154ea:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80154ec:	68fb      	ldr	r3, [r7, #12]
	}
 80154ee:	4618      	mov	r0, r3
 80154f0:	3714      	adds	r7, #20
 80154f2:	46bd      	mov	sp, r7
 80154f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154f8:	4770      	bx	lr

080154fa <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80154fa:	b580      	push	{r7, lr}
 80154fc:	b086      	sub	sp, #24
 80154fe:	af00      	add	r7, sp, #0
 8015500:	60f8      	str	r0, [r7, #12]
 8015502:	60b9      	str	r1, [r7, #8]
 8015504:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015506:	2300      	movs	r3, #0
 8015508:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801550a:	68fb      	ldr	r3, [r7, #12]
 801550c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801550e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8015510:	68fb      	ldr	r3, [r7, #12]
 8015512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015514:	2b00      	cmp	r3, #0
 8015516:	d10d      	bne.n	8015534 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015518:	68fb      	ldr	r3, [r7, #12]
 801551a:	681b      	ldr	r3, [r3, #0]
 801551c:	2b00      	cmp	r3, #0
 801551e:	d14d      	bne.n	80155bc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015520:	68fb      	ldr	r3, [r7, #12]
 8015522:	689b      	ldr	r3, [r3, #8]
 8015524:	4618      	mov	r0, r3
 8015526:	f000 ffc9 	bl	80164bc <xTaskPriorityDisinherit>
 801552a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801552c:	68fb      	ldr	r3, [r7, #12]
 801552e:	2200      	movs	r2, #0
 8015530:	609a      	str	r2, [r3, #8]
 8015532:	e043      	b.n	80155bc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015534:	687b      	ldr	r3, [r7, #4]
 8015536:	2b00      	cmp	r3, #0
 8015538:	d119      	bne.n	801556e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801553a:	68fb      	ldr	r3, [r7, #12]
 801553c:	6858      	ldr	r0, [r3, #4]
 801553e:	68fb      	ldr	r3, [r7, #12]
 8015540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015542:	461a      	mov	r2, r3
 8015544:	68b9      	ldr	r1, [r7, #8]
 8015546:	f003 fd8f 	bl	8019068 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801554a:	68fb      	ldr	r3, [r7, #12]
 801554c:	685a      	ldr	r2, [r3, #4]
 801554e:	68fb      	ldr	r3, [r7, #12]
 8015550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015552:	441a      	add	r2, r3
 8015554:	68fb      	ldr	r3, [r7, #12]
 8015556:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015558:	68fb      	ldr	r3, [r7, #12]
 801555a:	685a      	ldr	r2, [r3, #4]
 801555c:	68fb      	ldr	r3, [r7, #12]
 801555e:	689b      	ldr	r3, [r3, #8]
 8015560:	429a      	cmp	r2, r3
 8015562:	d32b      	bcc.n	80155bc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015564:	68fb      	ldr	r3, [r7, #12]
 8015566:	681a      	ldr	r2, [r3, #0]
 8015568:	68fb      	ldr	r3, [r7, #12]
 801556a:	605a      	str	r2, [r3, #4]
 801556c:	e026      	b.n	80155bc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801556e:	68fb      	ldr	r3, [r7, #12]
 8015570:	68d8      	ldr	r0, [r3, #12]
 8015572:	68fb      	ldr	r3, [r7, #12]
 8015574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015576:	461a      	mov	r2, r3
 8015578:	68b9      	ldr	r1, [r7, #8]
 801557a:	f003 fd75 	bl	8019068 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801557e:	68fb      	ldr	r3, [r7, #12]
 8015580:	68da      	ldr	r2, [r3, #12]
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015586:	425b      	negs	r3, r3
 8015588:	441a      	add	r2, r3
 801558a:	68fb      	ldr	r3, [r7, #12]
 801558c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801558e:	68fb      	ldr	r3, [r7, #12]
 8015590:	68da      	ldr	r2, [r3, #12]
 8015592:	68fb      	ldr	r3, [r7, #12]
 8015594:	681b      	ldr	r3, [r3, #0]
 8015596:	429a      	cmp	r2, r3
 8015598:	d207      	bcs.n	80155aa <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801559a:	68fb      	ldr	r3, [r7, #12]
 801559c:	689a      	ldr	r2, [r3, #8]
 801559e:	68fb      	ldr	r3, [r7, #12]
 80155a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155a2:	425b      	negs	r3, r3
 80155a4:	441a      	add	r2, r3
 80155a6:	68fb      	ldr	r3, [r7, #12]
 80155a8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80155aa:	687b      	ldr	r3, [r7, #4]
 80155ac:	2b02      	cmp	r3, #2
 80155ae:	d105      	bne.n	80155bc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80155b0:	693b      	ldr	r3, [r7, #16]
 80155b2:	2b00      	cmp	r3, #0
 80155b4:	d002      	beq.n	80155bc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80155b6:	693b      	ldr	r3, [r7, #16]
 80155b8:	3b01      	subs	r3, #1
 80155ba:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80155bc:	693b      	ldr	r3, [r7, #16]
 80155be:	1c5a      	adds	r2, r3, #1
 80155c0:	68fb      	ldr	r3, [r7, #12]
 80155c2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80155c4:	697b      	ldr	r3, [r7, #20]
}
 80155c6:	4618      	mov	r0, r3
 80155c8:	3718      	adds	r7, #24
 80155ca:	46bd      	mov	sp, r7
 80155cc:	bd80      	pop	{r7, pc}

080155ce <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80155ce:	b580      	push	{r7, lr}
 80155d0:	b082      	sub	sp, #8
 80155d2:	af00      	add	r7, sp, #0
 80155d4:	6078      	str	r0, [r7, #4]
 80155d6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80155d8:	687b      	ldr	r3, [r7, #4]
 80155da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155dc:	2b00      	cmp	r3, #0
 80155de:	d018      	beq.n	8015612 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80155e0:	687b      	ldr	r3, [r7, #4]
 80155e2:	68da      	ldr	r2, [r3, #12]
 80155e4:	687b      	ldr	r3, [r7, #4]
 80155e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155e8:	441a      	add	r2, r3
 80155ea:	687b      	ldr	r3, [r7, #4]
 80155ec:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80155ee:	687b      	ldr	r3, [r7, #4]
 80155f0:	68da      	ldr	r2, [r3, #12]
 80155f2:	687b      	ldr	r3, [r7, #4]
 80155f4:	689b      	ldr	r3, [r3, #8]
 80155f6:	429a      	cmp	r2, r3
 80155f8:	d303      	bcc.n	8015602 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80155fa:	687b      	ldr	r3, [r7, #4]
 80155fc:	681a      	ldr	r2, [r3, #0]
 80155fe:	687b      	ldr	r3, [r7, #4]
 8015600:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015602:	687b      	ldr	r3, [r7, #4]
 8015604:	68d9      	ldr	r1, [r3, #12]
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801560a:	461a      	mov	r2, r3
 801560c:	6838      	ldr	r0, [r7, #0]
 801560e:	f003 fd2b 	bl	8019068 <memcpy>
	}
}
 8015612:	bf00      	nop
 8015614:	3708      	adds	r7, #8
 8015616:	46bd      	mov	sp, r7
 8015618:	bd80      	pop	{r7, pc}

0801561a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801561a:	b580      	push	{r7, lr}
 801561c:	b084      	sub	sp, #16
 801561e:	af00      	add	r7, sp, #0
 8015620:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015622:	f001 fa07 	bl	8016a34 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801562c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801562e:	e011      	b.n	8015654 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015634:	2b00      	cmp	r3, #0
 8015636:	d012      	beq.n	801565e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	3324      	adds	r3, #36	; 0x24
 801563c:	4618      	mov	r0, r3
 801563e:	f000 fce9 	bl	8016014 <xTaskRemoveFromEventList>
 8015642:	4603      	mov	r3, r0
 8015644:	2b00      	cmp	r3, #0
 8015646:	d001      	beq.n	801564c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015648:	f000 fdbe 	bl	80161c8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801564c:	7bfb      	ldrb	r3, [r7, #15]
 801564e:	3b01      	subs	r3, #1
 8015650:	b2db      	uxtb	r3, r3
 8015652:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015654:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015658:	2b00      	cmp	r3, #0
 801565a:	dce9      	bgt.n	8015630 <prvUnlockQueue+0x16>
 801565c:	e000      	b.n	8015660 <prvUnlockQueue+0x46>
					break;
 801565e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	22ff      	movs	r2, #255	; 0xff
 8015664:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8015668:	f001 fa14 	bl	8016a94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801566c:	f001 f9e2 	bl	8016a34 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8015670:	687b      	ldr	r3, [r7, #4]
 8015672:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8015676:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015678:	e011      	b.n	801569e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801567a:	687b      	ldr	r3, [r7, #4]
 801567c:	691b      	ldr	r3, [r3, #16]
 801567e:	2b00      	cmp	r3, #0
 8015680:	d012      	beq.n	80156a8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015682:	687b      	ldr	r3, [r7, #4]
 8015684:	3310      	adds	r3, #16
 8015686:	4618      	mov	r0, r3
 8015688:	f000 fcc4 	bl	8016014 <xTaskRemoveFromEventList>
 801568c:	4603      	mov	r3, r0
 801568e:	2b00      	cmp	r3, #0
 8015690:	d001      	beq.n	8015696 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8015692:	f000 fd99 	bl	80161c8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8015696:	7bbb      	ldrb	r3, [r7, #14]
 8015698:	3b01      	subs	r3, #1
 801569a:	b2db      	uxtb	r3, r3
 801569c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801569e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	dce9      	bgt.n	801567a <prvUnlockQueue+0x60>
 80156a6:	e000      	b.n	80156aa <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80156a8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80156aa:	687b      	ldr	r3, [r7, #4]
 80156ac:	22ff      	movs	r2, #255	; 0xff
 80156ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80156b2:	f001 f9ef 	bl	8016a94 <vPortExitCritical>
}
 80156b6:	bf00      	nop
 80156b8:	3710      	adds	r7, #16
 80156ba:	46bd      	mov	sp, r7
 80156bc:	bd80      	pop	{r7, pc}

080156be <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80156be:	b580      	push	{r7, lr}
 80156c0:	b084      	sub	sp, #16
 80156c2:	af00      	add	r7, sp, #0
 80156c4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80156c6:	f001 f9b5 	bl	8016a34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80156ca:	687b      	ldr	r3, [r7, #4]
 80156cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80156ce:	2b00      	cmp	r3, #0
 80156d0:	d102      	bne.n	80156d8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80156d2:	2301      	movs	r3, #1
 80156d4:	60fb      	str	r3, [r7, #12]
 80156d6:	e001      	b.n	80156dc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80156d8:	2300      	movs	r3, #0
 80156da:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80156dc:	f001 f9da 	bl	8016a94 <vPortExitCritical>

	return xReturn;
 80156e0:	68fb      	ldr	r3, [r7, #12]
}
 80156e2:	4618      	mov	r0, r3
 80156e4:	3710      	adds	r7, #16
 80156e6:	46bd      	mov	sp, r7
 80156e8:	bd80      	pop	{r7, pc}

080156ea <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80156ea:	b580      	push	{r7, lr}
 80156ec:	b084      	sub	sp, #16
 80156ee:	af00      	add	r7, sp, #0
 80156f0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80156f2:	f001 f99f 	bl	8016a34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80156f6:	687b      	ldr	r3, [r7, #4]
 80156f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80156fa:	687b      	ldr	r3, [r7, #4]
 80156fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80156fe:	429a      	cmp	r2, r3
 8015700:	d102      	bne.n	8015708 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015702:	2301      	movs	r3, #1
 8015704:	60fb      	str	r3, [r7, #12]
 8015706:	e001      	b.n	801570c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015708:	2300      	movs	r3, #0
 801570a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801570c:	f001 f9c2 	bl	8016a94 <vPortExitCritical>

	return xReturn;
 8015710:	68fb      	ldr	r3, [r7, #12]
}
 8015712:	4618      	mov	r0, r3
 8015714:	3710      	adds	r7, #16
 8015716:	46bd      	mov	sp, r7
 8015718:	bd80      	pop	{r7, pc}
	...

0801571c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 801571c:	b480      	push	{r7}
 801571e:	b085      	sub	sp, #20
 8015720:	af00      	add	r7, sp, #0
 8015722:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015724:	2300      	movs	r3, #0
 8015726:	60fb      	str	r3, [r7, #12]
 8015728:	e016      	b.n	8015758 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 801572a:	4a10      	ldr	r2, [pc, #64]	; (801576c <vQueueUnregisterQueue+0x50>)
 801572c:	68fb      	ldr	r3, [r7, #12]
 801572e:	00db      	lsls	r3, r3, #3
 8015730:	4413      	add	r3, r2
 8015732:	685b      	ldr	r3, [r3, #4]
 8015734:	687a      	ldr	r2, [r7, #4]
 8015736:	429a      	cmp	r2, r3
 8015738:	d10b      	bne.n	8015752 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 801573a:	4a0c      	ldr	r2, [pc, #48]	; (801576c <vQueueUnregisterQueue+0x50>)
 801573c:	68fb      	ldr	r3, [r7, #12]
 801573e:	2100      	movs	r1, #0
 8015740:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8015744:	4a09      	ldr	r2, [pc, #36]	; (801576c <vQueueUnregisterQueue+0x50>)
 8015746:	68fb      	ldr	r3, [r7, #12]
 8015748:	00db      	lsls	r3, r3, #3
 801574a:	4413      	add	r3, r2
 801574c:	2200      	movs	r2, #0
 801574e:	605a      	str	r2, [r3, #4]
				break;
 8015750:	e006      	b.n	8015760 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015752:	68fb      	ldr	r3, [r7, #12]
 8015754:	3301      	adds	r3, #1
 8015756:	60fb      	str	r3, [r7, #12]
 8015758:	68fb      	ldr	r3, [r7, #12]
 801575a:	2b07      	cmp	r3, #7
 801575c:	d9e5      	bls.n	801572a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801575e:	bf00      	nop
 8015760:	bf00      	nop
 8015762:	3714      	adds	r7, #20
 8015764:	46bd      	mov	sp, r7
 8015766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801576a:	4770      	bx	lr
 801576c:	2000394c 	.word	0x2000394c

08015770 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015770:	b580      	push	{r7, lr}
 8015772:	b08e      	sub	sp, #56	; 0x38
 8015774:	af04      	add	r7, sp, #16
 8015776:	60f8      	str	r0, [r7, #12]
 8015778:	60b9      	str	r1, [r7, #8]
 801577a:	607a      	str	r2, [r7, #4]
 801577c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801577e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015780:	2b00      	cmp	r3, #0
 8015782:	d10a      	bne.n	801579a <xTaskCreateStatic+0x2a>
	__asm volatile
 8015784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015788:	f383 8811 	msr	BASEPRI, r3
 801578c:	f3bf 8f6f 	isb	sy
 8015790:	f3bf 8f4f 	dsb	sy
 8015794:	623b      	str	r3, [r7, #32]
}
 8015796:	bf00      	nop
 8015798:	e7fe      	b.n	8015798 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801579a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801579c:	2b00      	cmp	r3, #0
 801579e:	d10a      	bne.n	80157b6 <xTaskCreateStatic+0x46>
	__asm volatile
 80157a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80157a4:	f383 8811 	msr	BASEPRI, r3
 80157a8:	f3bf 8f6f 	isb	sy
 80157ac:	f3bf 8f4f 	dsb	sy
 80157b0:	61fb      	str	r3, [r7, #28]
}
 80157b2:	bf00      	nop
 80157b4:	e7fe      	b.n	80157b4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80157b6:	23a0      	movs	r3, #160	; 0xa0
 80157b8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80157ba:	693b      	ldr	r3, [r7, #16]
 80157bc:	2ba0      	cmp	r3, #160	; 0xa0
 80157be:	d00a      	beq.n	80157d6 <xTaskCreateStatic+0x66>
	__asm volatile
 80157c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80157c4:	f383 8811 	msr	BASEPRI, r3
 80157c8:	f3bf 8f6f 	isb	sy
 80157cc:	f3bf 8f4f 	dsb	sy
 80157d0:	61bb      	str	r3, [r7, #24]
}
 80157d2:	bf00      	nop
 80157d4:	e7fe      	b.n	80157d4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80157d6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80157d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80157da:	2b00      	cmp	r3, #0
 80157dc:	d01e      	beq.n	801581c <xTaskCreateStatic+0xac>
 80157de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	d01b      	beq.n	801581c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80157e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80157e6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80157e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80157ec:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80157ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157f0:	2202      	movs	r2, #2
 80157f2:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80157f6:	2300      	movs	r3, #0
 80157f8:	9303      	str	r3, [sp, #12]
 80157fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157fc:	9302      	str	r3, [sp, #8]
 80157fe:	f107 0314 	add.w	r3, r7, #20
 8015802:	9301      	str	r3, [sp, #4]
 8015804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015806:	9300      	str	r3, [sp, #0]
 8015808:	683b      	ldr	r3, [r7, #0]
 801580a:	687a      	ldr	r2, [r7, #4]
 801580c:	68b9      	ldr	r1, [r7, #8]
 801580e:	68f8      	ldr	r0, [r7, #12]
 8015810:	f000 f850 	bl	80158b4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015814:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015816:	f000 f8eb 	bl	80159f0 <prvAddNewTaskToReadyList>
 801581a:	e001      	b.n	8015820 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 801581c:	2300      	movs	r3, #0
 801581e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8015820:	697b      	ldr	r3, [r7, #20]
	}
 8015822:	4618      	mov	r0, r3
 8015824:	3728      	adds	r7, #40	; 0x28
 8015826:	46bd      	mov	sp, r7
 8015828:	bd80      	pop	{r7, pc}

0801582a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801582a:	b580      	push	{r7, lr}
 801582c:	b08c      	sub	sp, #48	; 0x30
 801582e:	af04      	add	r7, sp, #16
 8015830:	60f8      	str	r0, [r7, #12]
 8015832:	60b9      	str	r1, [r7, #8]
 8015834:	603b      	str	r3, [r7, #0]
 8015836:	4613      	mov	r3, r2
 8015838:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801583a:	88fb      	ldrh	r3, [r7, #6]
 801583c:	009b      	lsls	r3, r3, #2
 801583e:	4618      	mov	r0, r3
 8015840:	f001 fa1a 	bl	8016c78 <pvPortMalloc>
 8015844:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8015846:	697b      	ldr	r3, [r7, #20]
 8015848:	2b00      	cmp	r3, #0
 801584a:	d00e      	beq.n	801586a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801584c:	20a0      	movs	r0, #160	; 0xa0
 801584e:	f001 fa13 	bl	8016c78 <pvPortMalloc>
 8015852:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8015854:	69fb      	ldr	r3, [r7, #28]
 8015856:	2b00      	cmp	r3, #0
 8015858:	d003      	beq.n	8015862 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801585a:	69fb      	ldr	r3, [r7, #28]
 801585c:	697a      	ldr	r2, [r7, #20]
 801585e:	631a      	str	r2, [r3, #48]	; 0x30
 8015860:	e005      	b.n	801586e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8015862:	6978      	ldr	r0, [r7, #20]
 8015864:	f001 fad4 	bl	8016e10 <vPortFree>
 8015868:	e001      	b.n	801586e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801586a:	2300      	movs	r3, #0
 801586c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801586e:	69fb      	ldr	r3, [r7, #28]
 8015870:	2b00      	cmp	r3, #0
 8015872:	d017      	beq.n	80158a4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8015874:	69fb      	ldr	r3, [r7, #28]
 8015876:	2200      	movs	r2, #0
 8015878:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801587c:	88fa      	ldrh	r2, [r7, #6]
 801587e:	2300      	movs	r3, #0
 8015880:	9303      	str	r3, [sp, #12]
 8015882:	69fb      	ldr	r3, [r7, #28]
 8015884:	9302      	str	r3, [sp, #8]
 8015886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015888:	9301      	str	r3, [sp, #4]
 801588a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801588c:	9300      	str	r3, [sp, #0]
 801588e:	683b      	ldr	r3, [r7, #0]
 8015890:	68b9      	ldr	r1, [r7, #8]
 8015892:	68f8      	ldr	r0, [r7, #12]
 8015894:	f000 f80e 	bl	80158b4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015898:	69f8      	ldr	r0, [r7, #28]
 801589a:	f000 f8a9 	bl	80159f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801589e:	2301      	movs	r3, #1
 80158a0:	61bb      	str	r3, [r7, #24]
 80158a2:	e002      	b.n	80158aa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80158a4:	f04f 33ff 	mov.w	r3, #4294967295
 80158a8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80158aa:	69bb      	ldr	r3, [r7, #24]
	}
 80158ac:	4618      	mov	r0, r3
 80158ae:	3720      	adds	r7, #32
 80158b0:	46bd      	mov	sp, r7
 80158b2:	bd80      	pop	{r7, pc}

080158b4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80158b4:	b580      	push	{r7, lr}
 80158b6:	b088      	sub	sp, #32
 80158b8:	af00      	add	r7, sp, #0
 80158ba:	60f8      	str	r0, [r7, #12]
 80158bc:	60b9      	str	r1, [r7, #8]
 80158be:	607a      	str	r2, [r7, #4]
 80158c0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80158c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80158c6:	687b      	ldr	r3, [r7, #4]
 80158c8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80158cc:	3b01      	subs	r3, #1
 80158ce:	009b      	lsls	r3, r3, #2
 80158d0:	4413      	add	r3, r2
 80158d2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80158d4:	69bb      	ldr	r3, [r7, #24]
 80158d6:	f023 0307 	bic.w	r3, r3, #7
 80158da:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80158dc:	69bb      	ldr	r3, [r7, #24]
 80158de:	f003 0307 	and.w	r3, r3, #7
 80158e2:	2b00      	cmp	r3, #0
 80158e4:	d00a      	beq.n	80158fc <prvInitialiseNewTask+0x48>
	__asm volatile
 80158e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80158ea:	f383 8811 	msr	BASEPRI, r3
 80158ee:	f3bf 8f6f 	isb	sy
 80158f2:	f3bf 8f4f 	dsb	sy
 80158f6:	617b      	str	r3, [r7, #20]
}
 80158f8:	bf00      	nop
 80158fa:	e7fe      	b.n	80158fa <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80158fc:	68bb      	ldr	r3, [r7, #8]
 80158fe:	2b00      	cmp	r3, #0
 8015900:	d01f      	beq.n	8015942 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015902:	2300      	movs	r3, #0
 8015904:	61fb      	str	r3, [r7, #28]
 8015906:	e012      	b.n	801592e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8015908:	68ba      	ldr	r2, [r7, #8]
 801590a:	69fb      	ldr	r3, [r7, #28]
 801590c:	4413      	add	r3, r2
 801590e:	7819      	ldrb	r1, [r3, #0]
 8015910:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015912:	69fb      	ldr	r3, [r7, #28]
 8015914:	4413      	add	r3, r2
 8015916:	3334      	adds	r3, #52	; 0x34
 8015918:	460a      	mov	r2, r1
 801591a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801591c:	68ba      	ldr	r2, [r7, #8]
 801591e:	69fb      	ldr	r3, [r7, #28]
 8015920:	4413      	add	r3, r2
 8015922:	781b      	ldrb	r3, [r3, #0]
 8015924:	2b00      	cmp	r3, #0
 8015926:	d006      	beq.n	8015936 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015928:	69fb      	ldr	r3, [r7, #28]
 801592a:	3301      	adds	r3, #1
 801592c:	61fb      	str	r3, [r7, #28]
 801592e:	69fb      	ldr	r3, [r7, #28]
 8015930:	2b0f      	cmp	r3, #15
 8015932:	d9e9      	bls.n	8015908 <prvInitialiseNewTask+0x54>
 8015934:	e000      	b.n	8015938 <prvInitialiseNewTask+0x84>
			{
				break;
 8015936:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8015938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801593a:	2200      	movs	r2, #0
 801593c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8015940:	e003      	b.n	801594a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8015942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015944:	2200      	movs	r2, #0
 8015946:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801594a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801594c:	2b06      	cmp	r3, #6
 801594e:	d901      	bls.n	8015954 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8015950:	2306      	movs	r3, #6
 8015952:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8015954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015956:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015958:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801595a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801595c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801595e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8015960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015962:	2200      	movs	r2, #0
 8015964:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8015966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015968:	3304      	adds	r3, #4
 801596a:	4618      	mov	r0, r3
 801596c:	f7fe ff2a 	bl	80147c4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8015970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015972:	3318      	adds	r3, #24
 8015974:	4618      	mov	r0, r3
 8015976:	f7fe ff25 	bl	80147c4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801597a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801597c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801597e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015982:	f1c3 0207 	rsb	r2, r3, #7
 8015986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015988:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801598a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801598c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801598e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8015990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015992:	2200      	movs	r2, #0
 8015994:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8015998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801599a:	2200      	movs	r2, #0
 801599c:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80159a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80159a2:	334c      	adds	r3, #76	; 0x4c
 80159a4:	224c      	movs	r2, #76	; 0x4c
 80159a6:	2100      	movs	r1, #0
 80159a8:	4618      	mov	r0, r3
 80159aa:	f003 fa69 	bl	8018e80 <memset>
 80159ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80159b0:	4a0c      	ldr	r2, [pc, #48]	; (80159e4 <prvInitialiseNewTask+0x130>)
 80159b2:	651a      	str	r2, [r3, #80]	; 0x50
 80159b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80159b6:	4a0c      	ldr	r2, [pc, #48]	; (80159e8 <prvInitialiseNewTask+0x134>)
 80159b8:	655a      	str	r2, [r3, #84]	; 0x54
 80159ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80159bc:	4a0b      	ldr	r2, [pc, #44]	; (80159ec <prvInitialiseNewTask+0x138>)
 80159be:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80159c0:	683a      	ldr	r2, [r7, #0]
 80159c2:	68f9      	ldr	r1, [r7, #12]
 80159c4:	69b8      	ldr	r0, [r7, #24]
 80159c6:	f000 ff07 	bl	80167d8 <pxPortInitialiseStack>
 80159ca:	4602      	mov	r2, r0
 80159cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80159ce:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80159d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80159d2:	2b00      	cmp	r3, #0
 80159d4:	d002      	beq.n	80159dc <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80159d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80159d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80159da:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80159dc:	bf00      	nop
 80159de:	3720      	adds	r7, #32
 80159e0:	46bd      	mov	sp, r7
 80159e2:	bd80      	pop	{r7, pc}
 80159e4:	20008348 	.word	0x20008348
 80159e8:	200083b0 	.word	0x200083b0
 80159ec:	20008418 	.word	0x20008418

080159f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80159f0:	b580      	push	{r7, lr}
 80159f2:	b082      	sub	sp, #8
 80159f4:	af00      	add	r7, sp, #0
 80159f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80159f8:	f001 f81c 	bl	8016a34 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80159fc:	4b2a      	ldr	r3, [pc, #168]	; (8015aa8 <prvAddNewTaskToReadyList+0xb8>)
 80159fe:	681b      	ldr	r3, [r3, #0]
 8015a00:	3301      	adds	r3, #1
 8015a02:	4a29      	ldr	r2, [pc, #164]	; (8015aa8 <prvAddNewTaskToReadyList+0xb8>)
 8015a04:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8015a06:	4b29      	ldr	r3, [pc, #164]	; (8015aac <prvAddNewTaskToReadyList+0xbc>)
 8015a08:	681b      	ldr	r3, [r3, #0]
 8015a0a:	2b00      	cmp	r3, #0
 8015a0c:	d109      	bne.n	8015a22 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8015a0e:	4a27      	ldr	r2, [pc, #156]	; (8015aac <prvAddNewTaskToReadyList+0xbc>)
 8015a10:	687b      	ldr	r3, [r7, #4]
 8015a12:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8015a14:	4b24      	ldr	r3, [pc, #144]	; (8015aa8 <prvAddNewTaskToReadyList+0xb8>)
 8015a16:	681b      	ldr	r3, [r3, #0]
 8015a18:	2b01      	cmp	r3, #1
 8015a1a:	d110      	bne.n	8015a3e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8015a1c:	f000 fbf8 	bl	8016210 <prvInitialiseTaskLists>
 8015a20:	e00d      	b.n	8015a3e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8015a22:	4b23      	ldr	r3, [pc, #140]	; (8015ab0 <prvAddNewTaskToReadyList+0xc0>)
 8015a24:	681b      	ldr	r3, [r3, #0]
 8015a26:	2b00      	cmp	r3, #0
 8015a28:	d109      	bne.n	8015a3e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8015a2a:	4b20      	ldr	r3, [pc, #128]	; (8015aac <prvAddNewTaskToReadyList+0xbc>)
 8015a2c:	681b      	ldr	r3, [r3, #0]
 8015a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015a30:	687b      	ldr	r3, [r7, #4]
 8015a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015a34:	429a      	cmp	r2, r3
 8015a36:	d802      	bhi.n	8015a3e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8015a38:	4a1c      	ldr	r2, [pc, #112]	; (8015aac <prvAddNewTaskToReadyList+0xbc>)
 8015a3a:	687b      	ldr	r3, [r7, #4]
 8015a3c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8015a3e:	4b1d      	ldr	r3, [pc, #116]	; (8015ab4 <prvAddNewTaskToReadyList+0xc4>)
 8015a40:	681b      	ldr	r3, [r3, #0]
 8015a42:	3301      	adds	r3, #1
 8015a44:	4a1b      	ldr	r2, [pc, #108]	; (8015ab4 <prvAddNewTaskToReadyList+0xc4>)
 8015a46:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015a4c:	2201      	movs	r2, #1
 8015a4e:	409a      	lsls	r2, r3
 8015a50:	4b19      	ldr	r3, [pc, #100]	; (8015ab8 <prvAddNewTaskToReadyList+0xc8>)
 8015a52:	681b      	ldr	r3, [r3, #0]
 8015a54:	4313      	orrs	r3, r2
 8015a56:	4a18      	ldr	r2, [pc, #96]	; (8015ab8 <prvAddNewTaskToReadyList+0xc8>)
 8015a58:	6013      	str	r3, [r2, #0]
 8015a5a:	687b      	ldr	r3, [r7, #4]
 8015a5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015a5e:	4613      	mov	r3, r2
 8015a60:	009b      	lsls	r3, r3, #2
 8015a62:	4413      	add	r3, r2
 8015a64:	009b      	lsls	r3, r3, #2
 8015a66:	4a15      	ldr	r2, [pc, #84]	; (8015abc <prvAddNewTaskToReadyList+0xcc>)
 8015a68:	441a      	add	r2, r3
 8015a6a:	687b      	ldr	r3, [r7, #4]
 8015a6c:	3304      	adds	r3, #4
 8015a6e:	4619      	mov	r1, r3
 8015a70:	4610      	mov	r0, r2
 8015a72:	f7fe feb4 	bl	80147de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8015a76:	f001 f80d 	bl	8016a94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8015a7a:	4b0d      	ldr	r3, [pc, #52]	; (8015ab0 <prvAddNewTaskToReadyList+0xc0>)
 8015a7c:	681b      	ldr	r3, [r3, #0]
 8015a7e:	2b00      	cmp	r3, #0
 8015a80:	d00e      	beq.n	8015aa0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8015a82:	4b0a      	ldr	r3, [pc, #40]	; (8015aac <prvAddNewTaskToReadyList+0xbc>)
 8015a84:	681b      	ldr	r3, [r3, #0]
 8015a86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015a88:	687b      	ldr	r3, [r7, #4]
 8015a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015a8c:	429a      	cmp	r2, r3
 8015a8e:	d207      	bcs.n	8015aa0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8015a90:	4b0b      	ldr	r3, [pc, #44]	; (8015ac0 <prvAddNewTaskToReadyList+0xd0>)
 8015a92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015a96:	601a      	str	r2, [r3, #0]
 8015a98:	f3bf 8f4f 	dsb	sy
 8015a9c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015aa0:	bf00      	nop
 8015aa2:	3708      	adds	r7, #8
 8015aa4:	46bd      	mov	sp, r7
 8015aa6:	bd80      	pop	{r7, pc}
 8015aa8:	20003a8c 	.word	0x20003a8c
 8015aac:	2000398c 	.word	0x2000398c
 8015ab0:	20003a98 	.word	0x20003a98
 8015ab4:	20003aa8 	.word	0x20003aa8
 8015ab8:	20003a94 	.word	0x20003a94
 8015abc:	20003990 	.word	0x20003990
 8015ac0:	e000ed04 	.word	0xe000ed04

08015ac4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8015ac4:	b580      	push	{r7, lr}
 8015ac6:	b084      	sub	sp, #16
 8015ac8:	af00      	add	r7, sp, #0
 8015aca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8015acc:	2300      	movs	r3, #0
 8015ace:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8015ad0:	687b      	ldr	r3, [r7, #4]
 8015ad2:	2b00      	cmp	r3, #0
 8015ad4:	d017      	beq.n	8015b06 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8015ad6:	4b13      	ldr	r3, [pc, #76]	; (8015b24 <vTaskDelay+0x60>)
 8015ad8:	681b      	ldr	r3, [r3, #0]
 8015ada:	2b00      	cmp	r3, #0
 8015adc:	d00a      	beq.n	8015af4 <vTaskDelay+0x30>
	__asm volatile
 8015ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015ae2:	f383 8811 	msr	BASEPRI, r3
 8015ae6:	f3bf 8f6f 	isb	sy
 8015aea:	f3bf 8f4f 	dsb	sy
 8015aee:	60bb      	str	r3, [r7, #8]
}
 8015af0:	bf00      	nop
 8015af2:	e7fe      	b.n	8015af2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8015af4:	f000 f884 	bl	8015c00 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8015af8:	2100      	movs	r1, #0
 8015afa:	6878      	ldr	r0, [r7, #4]
 8015afc:	f000 fe06 	bl	801670c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8015b00:	f000 f88c 	bl	8015c1c <xTaskResumeAll>
 8015b04:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8015b06:	68fb      	ldr	r3, [r7, #12]
 8015b08:	2b00      	cmp	r3, #0
 8015b0a:	d107      	bne.n	8015b1c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8015b0c:	4b06      	ldr	r3, [pc, #24]	; (8015b28 <vTaskDelay+0x64>)
 8015b0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015b12:	601a      	str	r2, [r3, #0]
 8015b14:	f3bf 8f4f 	dsb	sy
 8015b18:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015b1c:	bf00      	nop
 8015b1e:	3710      	adds	r7, #16
 8015b20:	46bd      	mov	sp, r7
 8015b22:	bd80      	pop	{r7, pc}
 8015b24:	20003ab4 	.word	0x20003ab4
 8015b28:	e000ed04 	.word	0xe000ed04

08015b2c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015b2c:	b580      	push	{r7, lr}
 8015b2e:	b08a      	sub	sp, #40	; 0x28
 8015b30:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8015b32:	2300      	movs	r3, #0
 8015b34:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8015b36:	2300      	movs	r3, #0
 8015b38:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8015b3a:	463a      	mov	r2, r7
 8015b3c:	1d39      	adds	r1, r7, #4
 8015b3e:	f107 0308 	add.w	r3, r7, #8
 8015b42:	4618      	mov	r0, r3
 8015b44:	f7eb ff84 	bl	8001a50 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8015b48:	6839      	ldr	r1, [r7, #0]
 8015b4a:	687b      	ldr	r3, [r7, #4]
 8015b4c:	68ba      	ldr	r2, [r7, #8]
 8015b4e:	9202      	str	r2, [sp, #8]
 8015b50:	9301      	str	r3, [sp, #4]
 8015b52:	2300      	movs	r3, #0
 8015b54:	9300      	str	r3, [sp, #0]
 8015b56:	2300      	movs	r3, #0
 8015b58:	460a      	mov	r2, r1
 8015b5a:	4921      	ldr	r1, [pc, #132]	; (8015be0 <vTaskStartScheduler+0xb4>)
 8015b5c:	4821      	ldr	r0, [pc, #132]	; (8015be4 <vTaskStartScheduler+0xb8>)
 8015b5e:	f7ff fe07 	bl	8015770 <xTaskCreateStatic>
 8015b62:	4603      	mov	r3, r0
 8015b64:	4a20      	ldr	r2, [pc, #128]	; (8015be8 <vTaskStartScheduler+0xbc>)
 8015b66:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8015b68:	4b1f      	ldr	r3, [pc, #124]	; (8015be8 <vTaskStartScheduler+0xbc>)
 8015b6a:	681b      	ldr	r3, [r3, #0]
 8015b6c:	2b00      	cmp	r3, #0
 8015b6e:	d002      	beq.n	8015b76 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8015b70:	2301      	movs	r3, #1
 8015b72:	617b      	str	r3, [r7, #20]
 8015b74:	e001      	b.n	8015b7a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8015b76:	2300      	movs	r3, #0
 8015b78:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8015b7a:	697b      	ldr	r3, [r7, #20]
 8015b7c:	2b01      	cmp	r3, #1
 8015b7e:	d11b      	bne.n	8015bb8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8015b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b84:	f383 8811 	msr	BASEPRI, r3
 8015b88:	f3bf 8f6f 	isb	sy
 8015b8c:	f3bf 8f4f 	dsb	sy
 8015b90:	613b      	str	r3, [r7, #16]
}
 8015b92:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015b94:	4b15      	ldr	r3, [pc, #84]	; (8015bec <vTaskStartScheduler+0xc0>)
 8015b96:	681b      	ldr	r3, [r3, #0]
 8015b98:	334c      	adds	r3, #76	; 0x4c
 8015b9a:	4a15      	ldr	r2, [pc, #84]	; (8015bf0 <vTaskStartScheduler+0xc4>)
 8015b9c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8015b9e:	4b15      	ldr	r3, [pc, #84]	; (8015bf4 <vTaskStartScheduler+0xc8>)
 8015ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8015ba4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8015ba6:	4b14      	ldr	r3, [pc, #80]	; (8015bf8 <vTaskStartScheduler+0xcc>)
 8015ba8:	2201      	movs	r2, #1
 8015baa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8015bac:	4b13      	ldr	r3, [pc, #76]	; (8015bfc <vTaskStartScheduler+0xd0>)
 8015bae:	2200      	movs	r2, #0
 8015bb0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8015bb2:	f000 fe9d 	bl	80168f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8015bb6:	e00e      	b.n	8015bd6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8015bb8:	697b      	ldr	r3, [r7, #20]
 8015bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015bbe:	d10a      	bne.n	8015bd6 <vTaskStartScheduler+0xaa>
	__asm volatile
 8015bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015bc4:	f383 8811 	msr	BASEPRI, r3
 8015bc8:	f3bf 8f6f 	isb	sy
 8015bcc:	f3bf 8f4f 	dsb	sy
 8015bd0:	60fb      	str	r3, [r7, #12]
}
 8015bd2:	bf00      	nop
 8015bd4:	e7fe      	b.n	8015bd4 <vTaskStartScheduler+0xa8>
}
 8015bd6:	bf00      	nop
 8015bd8:	3718      	adds	r7, #24
 8015bda:	46bd      	mov	sp, r7
 8015bdc:	bd80      	pop	{r7, pc}
 8015bde:	bf00      	nop
 8015be0:	0801d2bc 	.word	0x0801d2bc
 8015be4:	080161e1 	.word	0x080161e1
 8015be8:	20003ab0 	.word	0x20003ab0
 8015bec:	2000398c 	.word	0x2000398c
 8015bf0:	20000198 	.word	0x20000198
 8015bf4:	20003aac 	.word	0x20003aac
 8015bf8:	20003a98 	.word	0x20003a98
 8015bfc:	20003a90 	.word	0x20003a90

08015c00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8015c00:	b480      	push	{r7}
 8015c02:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8015c04:	4b04      	ldr	r3, [pc, #16]	; (8015c18 <vTaskSuspendAll+0x18>)
 8015c06:	681b      	ldr	r3, [r3, #0]
 8015c08:	3301      	adds	r3, #1
 8015c0a:	4a03      	ldr	r2, [pc, #12]	; (8015c18 <vTaskSuspendAll+0x18>)
 8015c0c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8015c0e:	bf00      	nop
 8015c10:	46bd      	mov	sp, r7
 8015c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c16:	4770      	bx	lr
 8015c18:	20003ab4 	.word	0x20003ab4

08015c1c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8015c1c:	b580      	push	{r7, lr}
 8015c1e:	b084      	sub	sp, #16
 8015c20:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8015c22:	2300      	movs	r3, #0
 8015c24:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8015c26:	2300      	movs	r3, #0
 8015c28:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8015c2a:	4b41      	ldr	r3, [pc, #260]	; (8015d30 <xTaskResumeAll+0x114>)
 8015c2c:	681b      	ldr	r3, [r3, #0]
 8015c2e:	2b00      	cmp	r3, #0
 8015c30:	d10a      	bne.n	8015c48 <xTaskResumeAll+0x2c>
	__asm volatile
 8015c32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c36:	f383 8811 	msr	BASEPRI, r3
 8015c3a:	f3bf 8f6f 	isb	sy
 8015c3e:	f3bf 8f4f 	dsb	sy
 8015c42:	603b      	str	r3, [r7, #0]
}
 8015c44:	bf00      	nop
 8015c46:	e7fe      	b.n	8015c46 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8015c48:	f000 fef4 	bl	8016a34 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8015c4c:	4b38      	ldr	r3, [pc, #224]	; (8015d30 <xTaskResumeAll+0x114>)
 8015c4e:	681b      	ldr	r3, [r3, #0]
 8015c50:	3b01      	subs	r3, #1
 8015c52:	4a37      	ldr	r2, [pc, #220]	; (8015d30 <xTaskResumeAll+0x114>)
 8015c54:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015c56:	4b36      	ldr	r3, [pc, #216]	; (8015d30 <xTaskResumeAll+0x114>)
 8015c58:	681b      	ldr	r3, [r3, #0]
 8015c5a:	2b00      	cmp	r3, #0
 8015c5c:	d161      	bne.n	8015d22 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8015c5e:	4b35      	ldr	r3, [pc, #212]	; (8015d34 <xTaskResumeAll+0x118>)
 8015c60:	681b      	ldr	r3, [r3, #0]
 8015c62:	2b00      	cmp	r3, #0
 8015c64:	d05d      	beq.n	8015d22 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015c66:	e02e      	b.n	8015cc6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015c68:	4b33      	ldr	r3, [pc, #204]	; (8015d38 <xTaskResumeAll+0x11c>)
 8015c6a:	68db      	ldr	r3, [r3, #12]
 8015c6c:	68db      	ldr	r3, [r3, #12]
 8015c6e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015c70:	68fb      	ldr	r3, [r7, #12]
 8015c72:	3318      	adds	r3, #24
 8015c74:	4618      	mov	r0, r3
 8015c76:	f7fe fe0f 	bl	8014898 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015c7a:	68fb      	ldr	r3, [r7, #12]
 8015c7c:	3304      	adds	r3, #4
 8015c7e:	4618      	mov	r0, r3
 8015c80:	f7fe fe0a 	bl	8014898 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015c84:	68fb      	ldr	r3, [r7, #12]
 8015c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015c88:	2201      	movs	r2, #1
 8015c8a:	409a      	lsls	r2, r3
 8015c8c:	4b2b      	ldr	r3, [pc, #172]	; (8015d3c <xTaskResumeAll+0x120>)
 8015c8e:	681b      	ldr	r3, [r3, #0]
 8015c90:	4313      	orrs	r3, r2
 8015c92:	4a2a      	ldr	r2, [pc, #168]	; (8015d3c <xTaskResumeAll+0x120>)
 8015c94:	6013      	str	r3, [r2, #0]
 8015c96:	68fb      	ldr	r3, [r7, #12]
 8015c98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015c9a:	4613      	mov	r3, r2
 8015c9c:	009b      	lsls	r3, r3, #2
 8015c9e:	4413      	add	r3, r2
 8015ca0:	009b      	lsls	r3, r3, #2
 8015ca2:	4a27      	ldr	r2, [pc, #156]	; (8015d40 <xTaskResumeAll+0x124>)
 8015ca4:	441a      	add	r2, r3
 8015ca6:	68fb      	ldr	r3, [r7, #12]
 8015ca8:	3304      	adds	r3, #4
 8015caa:	4619      	mov	r1, r3
 8015cac:	4610      	mov	r0, r2
 8015cae:	f7fe fd96 	bl	80147de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015cb2:	68fb      	ldr	r3, [r7, #12]
 8015cb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015cb6:	4b23      	ldr	r3, [pc, #140]	; (8015d44 <xTaskResumeAll+0x128>)
 8015cb8:	681b      	ldr	r3, [r3, #0]
 8015cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015cbc:	429a      	cmp	r2, r3
 8015cbe:	d302      	bcc.n	8015cc6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8015cc0:	4b21      	ldr	r3, [pc, #132]	; (8015d48 <xTaskResumeAll+0x12c>)
 8015cc2:	2201      	movs	r2, #1
 8015cc4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015cc6:	4b1c      	ldr	r3, [pc, #112]	; (8015d38 <xTaskResumeAll+0x11c>)
 8015cc8:	681b      	ldr	r3, [r3, #0]
 8015cca:	2b00      	cmp	r3, #0
 8015ccc:	d1cc      	bne.n	8015c68 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8015cce:	68fb      	ldr	r3, [r7, #12]
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	d001      	beq.n	8015cd8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8015cd4:	f000 fb3e 	bl	8016354 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8015cd8:	4b1c      	ldr	r3, [pc, #112]	; (8015d4c <xTaskResumeAll+0x130>)
 8015cda:	681b      	ldr	r3, [r3, #0]
 8015cdc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8015cde:	687b      	ldr	r3, [r7, #4]
 8015ce0:	2b00      	cmp	r3, #0
 8015ce2:	d010      	beq.n	8015d06 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8015ce4:	f000 f858 	bl	8015d98 <xTaskIncrementTick>
 8015ce8:	4603      	mov	r3, r0
 8015cea:	2b00      	cmp	r3, #0
 8015cec:	d002      	beq.n	8015cf4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8015cee:	4b16      	ldr	r3, [pc, #88]	; (8015d48 <xTaskResumeAll+0x12c>)
 8015cf0:	2201      	movs	r2, #1
 8015cf2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8015cf4:	687b      	ldr	r3, [r7, #4]
 8015cf6:	3b01      	subs	r3, #1
 8015cf8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	2b00      	cmp	r3, #0
 8015cfe:	d1f1      	bne.n	8015ce4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8015d00:	4b12      	ldr	r3, [pc, #72]	; (8015d4c <xTaskResumeAll+0x130>)
 8015d02:	2200      	movs	r2, #0
 8015d04:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8015d06:	4b10      	ldr	r3, [pc, #64]	; (8015d48 <xTaskResumeAll+0x12c>)
 8015d08:	681b      	ldr	r3, [r3, #0]
 8015d0a:	2b00      	cmp	r3, #0
 8015d0c:	d009      	beq.n	8015d22 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8015d0e:	2301      	movs	r3, #1
 8015d10:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8015d12:	4b0f      	ldr	r3, [pc, #60]	; (8015d50 <xTaskResumeAll+0x134>)
 8015d14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015d18:	601a      	str	r2, [r3, #0]
 8015d1a:	f3bf 8f4f 	dsb	sy
 8015d1e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015d22:	f000 feb7 	bl	8016a94 <vPortExitCritical>

	return xAlreadyYielded;
 8015d26:	68bb      	ldr	r3, [r7, #8]
}
 8015d28:	4618      	mov	r0, r3
 8015d2a:	3710      	adds	r7, #16
 8015d2c:	46bd      	mov	sp, r7
 8015d2e:	bd80      	pop	{r7, pc}
 8015d30:	20003ab4 	.word	0x20003ab4
 8015d34:	20003a8c 	.word	0x20003a8c
 8015d38:	20003a4c 	.word	0x20003a4c
 8015d3c:	20003a94 	.word	0x20003a94
 8015d40:	20003990 	.word	0x20003990
 8015d44:	2000398c 	.word	0x2000398c
 8015d48:	20003aa0 	.word	0x20003aa0
 8015d4c:	20003a9c 	.word	0x20003a9c
 8015d50:	e000ed04 	.word	0xe000ed04

08015d54 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8015d54:	b480      	push	{r7}
 8015d56:	b083      	sub	sp, #12
 8015d58:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8015d5a:	4b05      	ldr	r3, [pc, #20]	; (8015d70 <xTaskGetTickCount+0x1c>)
 8015d5c:	681b      	ldr	r3, [r3, #0]
 8015d5e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8015d60:	687b      	ldr	r3, [r7, #4]
}
 8015d62:	4618      	mov	r0, r3
 8015d64:	370c      	adds	r7, #12
 8015d66:	46bd      	mov	sp, r7
 8015d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d6c:	4770      	bx	lr
 8015d6e:	bf00      	nop
 8015d70:	20003a90 	.word	0x20003a90

08015d74 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8015d74:	b580      	push	{r7, lr}
 8015d76:	b082      	sub	sp, #8
 8015d78:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015d7a:	f000 ff3d 	bl	8016bf8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8015d7e:	2300      	movs	r3, #0
 8015d80:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8015d82:	4b04      	ldr	r3, [pc, #16]	; (8015d94 <xTaskGetTickCountFromISR+0x20>)
 8015d84:	681b      	ldr	r3, [r3, #0]
 8015d86:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015d88:	683b      	ldr	r3, [r7, #0]
}
 8015d8a:	4618      	mov	r0, r3
 8015d8c:	3708      	adds	r7, #8
 8015d8e:	46bd      	mov	sp, r7
 8015d90:	bd80      	pop	{r7, pc}
 8015d92:	bf00      	nop
 8015d94:	20003a90 	.word	0x20003a90

08015d98 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8015d98:	b580      	push	{r7, lr}
 8015d9a:	b086      	sub	sp, #24
 8015d9c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8015d9e:	2300      	movs	r3, #0
 8015da0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015da2:	4b4e      	ldr	r3, [pc, #312]	; (8015edc <xTaskIncrementTick+0x144>)
 8015da4:	681b      	ldr	r3, [r3, #0]
 8015da6:	2b00      	cmp	r3, #0
 8015da8:	f040 808e 	bne.w	8015ec8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8015dac:	4b4c      	ldr	r3, [pc, #304]	; (8015ee0 <xTaskIncrementTick+0x148>)
 8015dae:	681b      	ldr	r3, [r3, #0]
 8015db0:	3301      	adds	r3, #1
 8015db2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8015db4:	4a4a      	ldr	r2, [pc, #296]	; (8015ee0 <xTaskIncrementTick+0x148>)
 8015db6:	693b      	ldr	r3, [r7, #16]
 8015db8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8015dba:	693b      	ldr	r3, [r7, #16]
 8015dbc:	2b00      	cmp	r3, #0
 8015dbe:	d120      	bne.n	8015e02 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8015dc0:	4b48      	ldr	r3, [pc, #288]	; (8015ee4 <xTaskIncrementTick+0x14c>)
 8015dc2:	681b      	ldr	r3, [r3, #0]
 8015dc4:	681b      	ldr	r3, [r3, #0]
 8015dc6:	2b00      	cmp	r3, #0
 8015dc8:	d00a      	beq.n	8015de0 <xTaskIncrementTick+0x48>
	__asm volatile
 8015dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015dce:	f383 8811 	msr	BASEPRI, r3
 8015dd2:	f3bf 8f6f 	isb	sy
 8015dd6:	f3bf 8f4f 	dsb	sy
 8015dda:	603b      	str	r3, [r7, #0]
}
 8015ddc:	bf00      	nop
 8015dde:	e7fe      	b.n	8015dde <xTaskIncrementTick+0x46>
 8015de0:	4b40      	ldr	r3, [pc, #256]	; (8015ee4 <xTaskIncrementTick+0x14c>)
 8015de2:	681b      	ldr	r3, [r3, #0]
 8015de4:	60fb      	str	r3, [r7, #12]
 8015de6:	4b40      	ldr	r3, [pc, #256]	; (8015ee8 <xTaskIncrementTick+0x150>)
 8015de8:	681b      	ldr	r3, [r3, #0]
 8015dea:	4a3e      	ldr	r2, [pc, #248]	; (8015ee4 <xTaskIncrementTick+0x14c>)
 8015dec:	6013      	str	r3, [r2, #0]
 8015dee:	4a3e      	ldr	r2, [pc, #248]	; (8015ee8 <xTaskIncrementTick+0x150>)
 8015df0:	68fb      	ldr	r3, [r7, #12]
 8015df2:	6013      	str	r3, [r2, #0]
 8015df4:	4b3d      	ldr	r3, [pc, #244]	; (8015eec <xTaskIncrementTick+0x154>)
 8015df6:	681b      	ldr	r3, [r3, #0]
 8015df8:	3301      	adds	r3, #1
 8015dfa:	4a3c      	ldr	r2, [pc, #240]	; (8015eec <xTaskIncrementTick+0x154>)
 8015dfc:	6013      	str	r3, [r2, #0]
 8015dfe:	f000 faa9 	bl	8016354 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8015e02:	4b3b      	ldr	r3, [pc, #236]	; (8015ef0 <xTaskIncrementTick+0x158>)
 8015e04:	681b      	ldr	r3, [r3, #0]
 8015e06:	693a      	ldr	r2, [r7, #16]
 8015e08:	429a      	cmp	r2, r3
 8015e0a:	d348      	bcc.n	8015e9e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015e0c:	4b35      	ldr	r3, [pc, #212]	; (8015ee4 <xTaskIncrementTick+0x14c>)
 8015e0e:	681b      	ldr	r3, [r3, #0]
 8015e10:	681b      	ldr	r3, [r3, #0]
 8015e12:	2b00      	cmp	r3, #0
 8015e14:	d104      	bne.n	8015e20 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015e16:	4b36      	ldr	r3, [pc, #216]	; (8015ef0 <xTaskIncrementTick+0x158>)
 8015e18:	f04f 32ff 	mov.w	r2, #4294967295
 8015e1c:	601a      	str	r2, [r3, #0]
					break;
 8015e1e:	e03e      	b.n	8015e9e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015e20:	4b30      	ldr	r3, [pc, #192]	; (8015ee4 <xTaskIncrementTick+0x14c>)
 8015e22:	681b      	ldr	r3, [r3, #0]
 8015e24:	68db      	ldr	r3, [r3, #12]
 8015e26:	68db      	ldr	r3, [r3, #12]
 8015e28:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8015e2a:	68bb      	ldr	r3, [r7, #8]
 8015e2c:	685b      	ldr	r3, [r3, #4]
 8015e2e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8015e30:	693a      	ldr	r2, [r7, #16]
 8015e32:	687b      	ldr	r3, [r7, #4]
 8015e34:	429a      	cmp	r2, r3
 8015e36:	d203      	bcs.n	8015e40 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8015e38:	4a2d      	ldr	r2, [pc, #180]	; (8015ef0 <xTaskIncrementTick+0x158>)
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8015e3e:	e02e      	b.n	8015e9e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015e40:	68bb      	ldr	r3, [r7, #8]
 8015e42:	3304      	adds	r3, #4
 8015e44:	4618      	mov	r0, r3
 8015e46:	f7fe fd27 	bl	8014898 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8015e4a:	68bb      	ldr	r3, [r7, #8]
 8015e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015e4e:	2b00      	cmp	r3, #0
 8015e50:	d004      	beq.n	8015e5c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015e52:	68bb      	ldr	r3, [r7, #8]
 8015e54:	3318      	adds	r3, #24
 8015e56:	4618      	mov	r0, r3
 8015e58:	f7fe fd1e 	bl	8014898 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8015e5c:	68bb      	ldr	r3, [r7, #8]
 8015e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015e60:	2201      	movs	r2, #1
 8015e62:	409a      	lsls	r2, r3
 8015e64:	4b23      	ldr	r3, [pc, #140]	; (8015ef4 <xTaskIncrementTick+0x15c>)
 8015e66:	681b      	ldr	r3, [r3, #0]
 8015e68:	4313      	orrs	r3, r2
 8015e6a:	4a22      	ldr	r2, [pc, #136]	; (8015ef4 <xTaskIncrementTick+0x15c>)
 8015e6c:	6013      	str	r3, [r2, #0]
 8015e6e:	68bb      	ldr	r3, [r7, #8]
 8015e70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015e72:	4613      	mov	r3, r2
 8015e74:	009b      	lsls	r3, r3, #2
 8015e76:	4413      	add	r3, r2
 8015e78:	009b      	lsls	r3, r3, #2
 8015e7a:	4a1f      	ldr	r2, [pc, #124]	; (8015ef8 <xTaskIncrementTick+0x160>)
 8015e7c:	441a      	add	r2, r3
 8015e7e:	68bb      	ldr	r3, [r7, #8]
 8015e80:	3304      	adds	r3, #4
 8015e82:	4619      	mov	r1, r3
 8015e84:	4610      	mov	r0, r2
 8015e86:	f7fe fcaa 	bl	80147de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015e8a:	68bb      	ldr	r3, [r7, #8]
 8015e8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015e8e:	4b1b      	ldr	r3, [pc, #108]	; (8015efc <xTaskIncrementTick+0x164>)
 8015e90:	681b      	ldr	r3, [r3, #0]
 8015e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015e94:	429a      	cmp	r2, r3
 8015e96:	d3b9      	bcc.n	8015e0c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8015e98:	2301      	movs	r3, #1
 8015e9a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015e9c:	e7b6      	b.n	8015e0c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8015e9e:	4b17      	ldr	r3, [pc, #92]	; (8015efc <xTaskIncrementTick+0x164>)
 8015ea0:	681b      	ldr	r3, [r3, #0]
 8015ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015ea4:	4914      	ldr	r1, [pc, #80]	; (8015ef8 <xTaskIncrementTick+0x160>)
 8015ea6:	4613      	mov	r3, r2
 8015ea8:	009b      	lsls	r3, r3, #2
 8015eaa:	4413      	add	r3, r2
 8015eac:	009b      	lsls	r3, r3, #2
 8015eae:	440b      	add	r3, r1
 8015eb0:	681b      	ldr	r3, [r3, #0]
 8015eb2:	2b01      	cmp	r3, #1
 8015eb4:	d901      	bls.n	8015eba <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8015eb6:	2301      	movs	r3, #1
 8015eb8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8015eba:	4b11      	ldr	r3, [pc, #68]	; (8015f00 <xTaskIncrementTick+0x168>)
 8015ebc:	681b      	ldr	r3, [r3, #0]
 8015ebe:	2b00      	cmp	r3, #0
 8015ec0:	d007      	beq.n	8015ed2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8015ec2:	2301      	movs	r3, #1
 8015ec4:	617b      	str	r3, [r7, #20]
 8015ec6:	e004      	b.n	8015ed2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8015ec8:	4b0e      	ldr	r3, [pc, #56]	; (8015f04 <xTaskIncrementTick+0x16c>)
 8015eca:	681b      	ldr	r3, [r3, #0]
 8015ecc:	3301      	adds	r3, #1
 8015ece:	4a0d      	ldr	r2, [pc, #52]	; (8015f04 <xTaskIncrementTick+0x16c>)
 8015ed0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8015ed2:	697b      	ldr	r3, [r7, #20]
}
 8015ed4:	4618      	mov	r0, r3
 8015ed6:	3718      	adds	r7, #24
 8015ed8:	46bd      	mov	sp, r7
 8015eda:	bd80      	pop	{r7, pc}
 8015edc:	20003ab4 	.word	0x20003ab4
 8015ee0:	20003a90 	.word	0x20003a90
 8015ee4:	20003a44 	.word	0x20003a44
 8015ee8:	20003a48 	.word	0x20003a48
 8015eec:	20003aa4 	.word	0x20003aa4
 8015ef0:	20003aac 	.word	0x20003aac
 8015ef4:	20003a94 	.word	0x20003a94
 8015ef8:	20003990 	.word	0x20003990
 8015efc:	2000398c 	.word	0x2000398c
 8015f00:	20003aa0 	.word	0x20003aa0
 8015f04:	20003a9c 	.word	0x20003a9c

08015f08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8015f08:	b480      	push	{r7}
 8015f0a:	b087      	sub	sp, #28
 8015f0c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8015f0e:	4b29      	ldr	r3, [pc, #164]	; (8015fb4 <vTaskSwitchContext+0xac>)
 8015f10:	681b      	ldr	r3, [r3, #0]
 8015f12:	2b00      	cmp	r3, #0
 8015f14:	d003      	beq.n	8015f1e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8015f16:	4b28      	ldr	r3, [pc, #160]	; (8015fb8 <vTaskSwitchContext+0xb0>)
 8015f18:	2201      	movs	r2, #1
 8015f1a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8015f1c:	e044      	b.n	8015fa8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8015f1e:	4b26      	ldr	r3, [pc, #152]	; (8015fb8 <vTaskSwitchContext+0xb0>)
 8015f20:	2200      	movs	r2, #0
 8015f22:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015f24:	4b25      	ldr	r3, [pc, #148]	; (8015fbc <vTaskSwitchContext+0xb4>)
 8015f26:	681b      	ldr	r3, [r3, #0]
 8015f28:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8015f2a:	68fb      	ldr	r3, [r7, #12]
 8015f2c:	fab3 f383 	clz	r3, r3
 8015f30:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8015f32:	7afb      	ldrb	r3, [r7, #11]
 8015f34:	f1c3 031f 	rsb	r3, r3, #31
 8015f38:	617b      	str	r3, [r7, #20]
 8015f3a:	4921      	ldr	r1, [pc, #132]	; (8015fc0 <vTaskSwitchContext+0xb8>)
 8015f3c:	697a      	ldr	r2, [r7, #20]
 8015f3e:	4613      	mov	r3, r2
 8015f40:	009b      	lsls	r3, r3, #2
 8015f42:	4413      	add	r3, r2
 8015f44:	009b      	lsls	r3, r3, #2
 8015f46:	440b      	add	r3, r1
 8015f48:	681b      	ldr	r3, [r3, #0]
 8015f4a:	2b00      	cmp	r3, #0
 8015f4c:	d10a      	bne.n	8015f64 <vTaskSwitchContext+0x5c>
	__asm volatile
 8015f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f52:	f383 8811 	msr	BASEPRI, r3
 8015f56:	f3bf 8f6f 	isb	sy
 8015f5a:	f3bf 8f4f 	dsb	sy
 8015f5e:	607b      	str	r3, [r7, #4]
}
 8015f60:	bf00      	nop
 8015f62:	e7fe      	b.n	8015f62 <vTaskSwitchContext+0x5a>
 8015f64:	697a      	ldr	r2, [r7, #20]
 8015f66:	4613      	mov	r3, r2
 8015f68:	009b      	lsls	r3, r3, #2
 8015f6a:	4413      	add	r3, r2
 8015f6c:	009b      	lsls	r3, r3, #2
 8015f6e:	4a14      	ldr	r2, [pc, #80]	; (8015fc0 <vTaskSwitchContext+0xb8>)
 8015f70:	4413      	add	r3, r2
 8015f72:	613b      	str	r3, [r7, #16]
 8015f74:	693b      	ldr	r3, [r7, #16]
 8015f76:	685b      	ldr	r3, [r3, #4]
 8015f78:	685a      	ldr	r2, [r3, #4]
 8015f7a:	693b      	ldr	r3, [r7, #16]
 8015f7c:	605a      	str	r2, [r3, #4]
 8015f7e:	693b      	ldr	r3, [r7, #16]
 8015f80:	685a      	ldr	r2, [r3, #4]
 8015f82:	693b      	ldr	r3, [r7, #16]
 8015f84:	3308      	adds	r3, #8
 8015f86:	429a      	cmp	r2, r3
 8015f88:	d104      	bne.n	8015f94 <vTaskSwitchContext+0x8c>
 8015f8a:	693b      	ldr	r3, [r7, #16]
 8015f8c:	685b      	ldr	r3, [r3, #4]
 8015f8e:	685a      	ldr	r2, [r3, #4]
 8015f90:	693b      	ldr	r3, [r7, #16]
 8015f92:	605a      	str	r2, [r3, #4]
 8015f94:	693b      	ldr	r3, [r7, #16]
 8015f96:	685b      	ldr	r3, [r3, #4]
 8015f98:	68db      	ldr	r3, [r3, #12]
 8015f9a:	4a0a      	ldr	r2, [pc, #40]	; (8015fc4 <vTaskSwitchContext+0xbc>)
 8015f9c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015f9e:	4b09      	ldr	r3, [pc, #36]	; (8015fc4 <vTaskSwitchContext+0xbc>)
 8015fa0:	681b      	ldr	r3, [r3, #0]
 8015fa2:	334c      	adds	r3, #76	; 0x4c
 8015fa4:	4a08      	ldr	r2, [pc, #32]	; (8015fc8 <vTaskSwitchContext+0xc0>)
 8015fa6:	6013      	str	r3, [r2, #0]
}
 8015fa8:	bf00      	nop
 8015faa:	371c      	adds	r7, #28
 8015fac:	46bd      	mov	sp, r7
 8015fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fb2:	4770      	bx	lr
 8015fb4:	20003ab4 	.word	0x20003ab4
 8015fb8:	20003aa0 	.word	0x20003aa0
 8015fbc:	20003a94 	.word	0x20003a94
 8015fc0:	20003990 	.word	0x20003990
 8015fc4:	2000398c 	.word	0x2000398c
 8015fc8:	20000198 	.word	0x20000198

08015fcc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8015fcc:	b580      	push	{r7, lr}
 8015fce:	b084      	sub	sp, #16
 8015fd0:	af00      	add	r7, sp, #0
 8015fd2:	6078      	str	r0, [r7, #4]
 8015fd4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8015fd6:	687b      	ldr	r3, [r7, #4]
 8015fd8:	2b00      	cmp	r3, #0
 8015fda:	d10a      	bne.n	8015ff2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8015fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015fe0:	f383 8811 	msr	BASEPRI, r3
 8015fe4:	f3bf 8f6f 	isb	sy
 8015fe8:	f3bf 8f4f 	dsb	sy
 8015fec:	60fb      	str	r3, [r7, #12]
}
 8015fee:	bf00      	nop
 8015ff0:	e7fe      	b.n	8015ff0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8015ff2:	4b07      	ldr	r3, [pc, #28]	; (8016010 <vTaskPlaceOnEventList+0x44>)
 8015ff4:	681b      	ldr	r3, [r3, #0]
 8015ff6:	3318      	adds	r3, #24
 8015ff8:	4619      	mov	r1, r3
 8015ffa:	6878      	ldr	r0, [r7, #4]
 8015ffc:	f7fe fc13 	bl	8014826 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8016000:	2101      	movs	r1, #1
 8016002:	6838      	ldr	r0, [r7, #0]
 8016004:	f000 fb82 	bl	801670c <prvAddCurrentTaskToDelayedList>
}
 8016008:	bf00      	nop
 801600a:	3710      	adds	r7, #16
 801600c:	46bd      	mov	sp, r7
 801600e:	bd80      	pop	{r7, pc}
 8016010:	2000398c 	.word	0x2000398c

08016014 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8016014:	b580      	push	{r7, lr}
 8016016:	b086      	sub	sp, #24
 8016018:	af00      	add	r7, sp, #0
 801601a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801601c:	687b      	ldr	r3, [r7, #4]
 801601e:	68db      	ldr	r3, [r3, #12]
 8016020:	68db      	ldr	r3, [r3, #12]
 8016022:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016024:	693b      	ldr	r3, [r7, #16]
 8016026:	2b00      	cmp	r3, #0
 8016028:	d10a      	bne.n	8016040 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 801602a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801602e:	f383 8811 	msr	BASEPRI, r3
 8016032:	f3bf 8f6f 	isb	sy
 8016036:	f3bf 8f4f 	dsb	sy
 801603a:	60fb      	str	r3, [r7, #12]
}
 801603c:	bf00      	nop
 801603e:	e7fe      	b.n	801603e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8016040:	693b      	ldr	r3, [r7, #16]
 8016042:	3318      	adds	r3, #24
 8016044:	4618      	mov	r0, r3
 8016046:	f7fe fc27 	bl	8014898 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801604a:	4b1d      	ldr	r3, [pc, #116]	; (80160c0 <xTaskRemoveFromEventList+0xac>)
 801604c:	681b      	ldr	r3, [r3, #0]
 801604e:	2b00      	cmp	r3, #0
 8016050:	d11c      	bne.n	801608c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8016052:	693b      	ldr	r3, [r7, #16]
 8016054:	3304      	adds	r3, #4
 8016056:	4618      	mov	r0, r3
 8016058:	f7fe fc1e 	bl	8014898 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801605c:	693b      	ldr	r3, [r7, #16]
 801605e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016060:	2201      	movs	r2, #1
 8016062:	409a      	lsls	r2, r3
 8016064:	4b17      	ldr	r3, [pc, #92]	; (80160c4 <xTaskRemoveFromEventList+0xb0>)
 8016066:	681b      	ldr	r3, [r3, #0]
 8016068:	4313      	orrs	r3, r2
 801606a:	4a16      	ldr	r2, [pc, #88]	; (80160c4 <xTaskRemoveFromEventList+0xb0>)
 801606c:	6013      	str	r3, [r2, #0]
 801606e:	693b      	ldr	r3, [r7, #16]
 8016070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016072:	4613      	mov	r3, r2
 8016074:	009b      	lsls	r3, r3, #2
 8016076:	4413      	add	r3, r2
 8016078:	009b      	lsls	r3, r3, #2
 801607a:	4a13      	ldr	r2, [pc, #76]	; (80160c8 <xTaskRemoveFromEventList+0xb4>)
 801607c:	441a      	add	r2, r3
 801607e:	693b      	ldr	r3, [r7, #16]
 8016080:	3304      	adds	r3, #4
 8016082:	4619      	mov	r1, r3
 8016084:	4610      	mov	r0, r2
 8016086:	f7fe fbaa 	bl	80147de <vListInsertEnd>
 801608a:	e005      	b.n	8016098 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801608c:	693b      	ldr	r3, [r7, #16]
 801608e:	3318      	adds	r3, #24
 8016090:	4619      	mov	r1, r3
 8016092:	480e      	ldr	r0, [pc, #56]	; (80160cc <xTaskRemoveFromEventList+0xb8>)
 8016094:	f7fe fba3 	bl	80147de <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016098:	693b      	ldr	r3, [r7, #16]
 801609a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801609c:	4b0c      	ldr	r3, [pc, #48]	; (80160d0 <xTaskRemoveFromEventList+0xbc>)
 801609e:	681b      	ldr	r3, [r3, #0]
 80160a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80160a2:	429a      	cmp	r2, r3
 80160a4:	d905      	bls.n	80160b2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80160a6:	2301      	movs	r3, #1
 80160a8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80160aa:	4b0a      	ldr	r3, [pc, #40]	; (80160d4 <xTaskRemoveFromEventList+0xc0>)
 80160ac:	2201      	movs	r2, #1
 80160ae:	601a      	str	r2, [r3, #0]
 80160b0:	e001      	b.n	80160b6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80160b2:	2300      	movs	r3, #0
 80160b4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80160b6:	697b      	ldr	r3, [r7, #20]
}
 80160b8:	4618      	mov	r0, r3
 80160ba:	3718      	adds	r7, #24
 80160bc:	46bd      	mov	sp, r7
 80160be:	bd80      	pop	{r7, pc}
 80160c0:	20003ab4 	.word	0x20003ab4
 80160c4:	20003a94 	.word	0x20003a94
 80160c8:	20003990 	.word	0x20003990
 80160cc:	20003a4c 	.word	0x20003a4c
 80160d0:	2000398c 	.word	0x2000398c
 80160d4:	20003aa0 	.word	0x20003aa0

080160d8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80160d8:	b480      	push	{r7}
 80160da:	b083      	sub	sp, #12
 80160dc:	af00      	add	r7, sp, #0
 80160de:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80160e0:	4b06      	ldr	r3, [pc, #24]	; (80160fc <vTaskInternalSetTimeOutState+0x24>)
 80160e2:	681a      	ldr	r2, [r3, #0]
 80160e4:	687b      	ldr	r3, [r7, #4]
 80160e6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80160e8:	4b05      	ldr	r3, [pc, #20]	; (8016100 <vTaskInternalSetTimeOutState+0x28>)
 80160ea:	681a      	ldr	r2, [r3, #0]
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	605a      	str	r2, [r3, #4]
}
 80160f0:	bf00      	nop
 80160f2:	370c      	adds	r7, #12
 80160f4:	46bd      	mov	sp, r7
 80160f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160fa:	4770      	bx	lr
 80160fc:	20003aa4 	.word	0x20003aa4
 8016100:	20003a90 	.word	0x20003a90

08016104 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8016104:	b580      	push	{r7, lr}
 8016106:	b088      	sub	sp, #32
 8016108:	af00      	add	r7, sp, #0
 801610a:	6078      	str	r0, [r7, #4]
 801610c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801610e:	687b      	ldr	r3, [r7, #4]
 8016110:	2b00      	cmp	r3, #0
 8016112:	d10a      	bne.n	801612a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8016114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016118:	f383 8811 	msr	BASEPRI, r3
 801611c:	f3bf 8f6f 	isb	sy
 8016120:	f3bf 8f4f 	dsb	sy
 8016124:	613b      	str	r3, [r7, #16]
}
 8016126:	bf00      	nop
 8016128:	e7fe      	b.n	8016128 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801612a:	683b      	ldr	r3, [r7, #0]
 801612c:	2b00      	cmp	r3, #0
 801612e:	d10a      	bne.n	8016146 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8016130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016134:	f383 8811 	msr	BASEPRI, r3
 8016138:	f3bf 8f6f 	isb	sy
 801613c:	f3bf 8f4f 	dsb	sy
 8016140:	60fb      	str	r3, [r7, #12]
}
 8016142:	bf00      	nop
 8016144:	e7fe      	b.n	8016144 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8016146:	f000 fc75 	bl	8016a34 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801614a:	4b1d      	ldr	r3, [pc, #116]	; (80161c0 <xTaskCheckForTimeOut+0xbc>)
 801614c:	681b      	ldr	r3, [r3, #0]
 801614e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8016150:	687b      	ldr	r3, [r7, #4]
 8016152:	685b      	ldr	r3, [r3, #4]
 8016154:	69ba      	ldr	r2, [r7, #24]
 8016156:	1ad3      	subs	r3, r2, r3
 8016158:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801615a:	683b      	ldr	r3, [r7, #0]
 801615c:	681b      	ldr	r3, [r3, #0]
 801615e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016162:	d102      	bne.n	801616a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016164:	2300      	movs	r3, #0
 8016166:	61fb      	str	r3, [r7, #28]
 8016168:	e023      	b.n	80161b2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801616a:	687b      	ldr	r3, [r7, #4]
 801616c:	681a      	ldr	r2, [r3, #0]
 801616e:	4b15      	ldr	r3, [pc, #84]	; (80161c4 <xTaskCheckForTimeOut+0xc0>)
 8016170:	681b      	ldr	r3, [r3, #0]
 8016172:	429a      	cmp	r2, r3
 8016174:	d007      	beq.n	8016186 <xTaskCheckForTimeOut+0x82>
 8016176:	687b      	ldr	r3, [r7, #4]
 8016178:	685b      	ldr	r3, [r3, #4]
 801617a:	69ba      	ldr	r2, [r7, #24]
 801617c:	429a      	cmp	r2, r3
 801617e:	d302      	bcc.n	8016186 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016180:	2301      	movs	r3, #1
 8016182:	61fb      	str	r3, [r7, #28]
 8016184:	e015      	b.n	80161b2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8016186:	683b      	ldr	r3, [r7, #0]
 8016188:	681b      	ldr	r3, [r3, #0]
 801618a:	697a      	ldr	r2, [r7, #20]
 801618c:	429a      	cmp	r2, r3
 801618e:	d20b      	bcs.n	80161a8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8016190:	683b      	ldr	r3, [r7, #0]
 8016192:	681a      	ldr	r2, [r3, #0]
 8016194:	697b      	ldr	r3, [r7, #20]
 8016196:	1ad2      	subs	r2, r2, r3
 8016198:	683b      	ldr	r3, [r7, #0]
 801619a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801619c:	6878      	ldr	r0, [r7, #4]
 801619e:	f7ff ff9b 	bl	80160d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80161a2:	2300      	movs	r3, #0
 80161a4:	61fb      	str	r3, [r7, #28]
 80161a6:	e004      	b.n	80161b2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80161a8:	683b      	ldr	r3, [r7, #0]
 80161aa:	2200      	movs	r2, #0
 80161ac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80161ae:	2301      	movs	r3, #1
 80161b0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80161b2:	f000 fc6f 	bl	8016a94 <vPortExitCritical>

	return xReturn;
 80161b6:	69fb      	ldr	r3, [r7, #28]
}
 80161b8:	4618      	mov	r0, r3
 80161ba:	3720      	adds	r7, #32
 80161bc:	46bd      	mov	sp, r7
 80161be:	bd80      	pop	{r7, pc}
 80161c0:	20003a90 	.word	0x20003a90
 80161c4:	20003aa4 	.word	0x20003aa4

080161c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80161c8:	b480      	push	{r7}
 80161ca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80161cc:	4b03      	ldr	r3, [pc, #12]	; (80161dc <vTaskMissedYield+0x14>)
 80161ce:	2201      	movs	r2, #1
 80161d0:	601a      	str	r2, [r3, #0]
}
 80161d2:	bf00      	nop
 80161d4:	46bd      	mov	sp, r7
 80161d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161da:	4770      	bx	lr
 80161dc:	20003aa0 	.word	0x20003aa0

080161e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80161e0:	b580      	push	{r7, lr}
 80161e2:	b082      	sub	sp, #8
 80161e4:	af00      	add	r7, sp, #0
 80161e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80161e8:	f000 f852 	bl	8016290 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80161ec:	4b06      	ldr	r3, [pc, #24]	; (8016208 <prvIdleTask+0x28>)
 80161ee:	681b      	ldr	r3, [r3, #0]
 80161f0:	2b01      	cmp	r3, #1
 80161f2:	d9f9      	bls.n	80161e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80161f4:	4b05      	ldr	r3, [pc, #20]	; (801620c <prvIdleTask+0x2c>)
 80161f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80161fa:	601a      	str	r2, [r3, #0]
 80161fc:	f3bf 8f4f 	dsb	sy
 8016200:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8016204:	e7f0      	b.n	80161e8 <prvIdleTask+0x8>
 8016206:	bf00      	nop
 8016208:	20003990 	.word	0x20003990
 801620c:	e000ed04 	.word	0xe000ed04

08016210 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8016210:	b580      	push	{r7, lr}
 8016212:	b082      	sub	sp, #8
 8016214:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016216:	2300      	movs	r3, #0
 8016218:	607b      	str	r3, [r7, #4]
 801621a:	e00c      	b.n	8016236 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801621c:	687a      	ldr	r2, [r7, #4]
 801621e:	4613      	mov	r3, r2
 8016220:	009b      	lsls	r3, r3, #2
 8016222:	4413      	add	r3, r2
 8016224:	009b      	lsls	r3, r3, #2
 8016226:	4a12      	ldr	r2, [pc, #72]	; (8016270 <prvInitialiseTaskLists+0x60>)
 8016228:	4413      	add	r3, r2
 801622a:	4618      	mov	r0, r3
 801622c:	f7fe faaa 	bl	8014784 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016230:	687b      	ldr	r3, [r7, #4]
 8016232:	3301      	adds	r3, #1
 8016234:	607b      	str	r3, [r7, #4]
 8016236:	687b      	ldr	r3, [r7, #4]
 8016238:	2b06      	cmp	r3, #6
 801623a:	d9ef      	bls.n	801621c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801623c:	480d      	ldr	r0, [pc, #52]	; (8016274 <prvInitialiseTaskLists+0x64>)
 801623e:	f7fe faa1 	bl	8014784 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8016242:	480d      	ldr	r0, [pc, #52]	; (8016278 <prvInitialiseTaskLists+0x68>)
 8016244:	f7fe fa9e 	bl	8014784 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016248:	480c      	ldr	r0, [pc, #48]	; (801627c <prvInitialiseTaskLists+0x6c>)
 801624a:	f7fe fa9b 	bl	8014784 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801624e:	480c      	ldr	r0, [pc, #48]	; (8016280 <prvInitialiseTaskLists+0x70>)
 8016250:	f7fe fa98 	bl	8014784 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016254:	480b      	ldr	r0, [pc, #44]	; (8016284 <prvInitialiseTaskLists+0x74>)
 8016256:	f7fe fa95 	bl	8014784 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801625a:	4b0b      	ldr	r3, [pc, #44]	; (8016288 <prvInitialiseTaskLists+0x78>)
 801625c:	4a05      	ldr	r2, [pc, #20]	; (8016274 <prvInitialiseTaskLists+0x64>)
 801625e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016260:	4b0a      	ldr	r3, [pc, #40]	; (801628c <prvInitialiseTaskLists+0x7c>)
 8016262:	4a05      	ldr	r2, [pc, #20]	; (8016278 <prvInitialiseTaskLists+0x68>)
 8016264:	601a      	str	r2, [r3, #0]
}
 8016266:	bf00      	nop
 8016268:	3708      	adds	r7, #8
 801626a:	46bd      	mov	sp, r7
 801626c:	bd80      	pop	{r7, pc}
 801626e:	bf00      	nop
 8016270:	20003990 	.word	0x20003990
 8016274:	20003a1c 	.word	0x20003a1c
 8016278:	20003a30 	.word	0x20003a30
 801627c:	20003a4c 	.word	0x20003a4c
 8016280:	20003a60 	.word	0x20003a60
 8016284:	20003a78 	.word	0x20003a78
 8016288:	20003a44 	.word	0x20003a44
 801628c:	20003a48 	.word	0x20003a48

08016290 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016290:	b580      	push	{r7, lr}
 8016292:	b082      	sub	sp, #8
 8016294:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016296:	e019      	b.n	80162cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8016298:	f000 fbcc 	bl	8016a34 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801629c:	4b10      	ldr	r3, [pc, #64]	; (80162e0 <prvCheckTasksWaitingTermination+0x50>)
 801629e:	68db      	ldr	r3, [r3, #12]
 80162a0:	68db      	ldr	r3, [r3, #12]
 80162a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80162a4:	687b      	ldr	r3, [r7, #4]
 80162a6:	3304      	adds	r3, #4
 80162a8:	4618      	mov	r0, r3
 80162aa:	f7fe faf5 	bl	8014898 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80162ae:	4b0d      	ldr	r3, [pc, #52]	; (80162e4 <prvCheckTasksWaitingTermination+0x54>)
 80162b0:	681b      	ldr	r3, [r3, #0]
 80162b2:	3b01      	subs	r3, #1
 80162b4:	4a0b      	ldr	r2, [pc, #44]	; (80162e4 <prvCheckTasksWaitingTermination+0x54>)
 80162b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80162b8:	4b0b      	ldr	r3, [pc, #44]	; (80162e8 <prvCheckTasksWaitingTermination+0x58>)
 80162ba:	681b      	ldr	r3, [r3, #0]
 80162bc:	3b01      	subs	r3, #1
 80162be:	4a0a      	ldr	r2, [pc, #40]	; (80162e8 <prvCheckTasksWaitingTermination+0x58>)
 80162c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80162c2:	f000 fbe7 	bl	8016a94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80162c6:	6878      	ldr	r0, [r7, #4]
 80162c8:	f000 f810 	bl	80162ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80162cc:	4b06      	ldr	r3, [pc, #24]	; (80162e8 <prvCheckTasksWaitingTermination+0x58>)
 80162ce:	681b      	ldr	r3, [r3, #0]
 80162d0:	2b00      	cmp	r3, #0
 80162d2:	d1e1      	bne.n	8016298 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80162d4:	bf00      	nop
 80162d6:	bf00      	nop
 80162d8:	3708      	adds	r7, #8
 80162da:	46bd      	mov	sp, r7
 80162dc:	bd80      	pop	{r7, pc}
 80162de:	bf00      	nop
 80162e0:	20003a60 	.word	0x20003a60
 80162e4:	20003a8c 	.word	0x20003a8c
 80162e8:	20003a74 	.word	0x20003a74

080162ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80162ec:	b580      	push	{r7, lr}
 80162ee:	b084      	sub	sp, #16
 80162f0:	af00      	add	r7, sp, #0
 80162f2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80162f4:	687b      	ldr	r3, [r7, #4]
 80162f6:	334c      	adds	r3, #76	; 0x4c
 80162f8:	4618      	mov	r0, r3
 80162fa:	f002 fded 	bl	8018ed8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80162fe:	687b      	ldr	r3, [r7, #4]
 8016300:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8016304:	2b00      	cmp	r3, #0
 8016306:	d108      	bne.n	801631a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8016308:	687b      	ldr	r3, [r7, #4]
 801630a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801630c:	4618      	mov	r0, r3
 801630e:	f000 fd7f 	bl	8016e10 <vPortFree>
				vPortFree( pxTCB );
 8016312:	6878      	ldr	r0, [r7, #4]
 8016314:	f000 fd7c 	bl	8016e10 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8016318:	e018      	b.n	801634c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801631a:	687b      	ldr	r3, [r7, #4]
 801631c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8016320:	2b01      	cmp	r3, #1
 8016322:	d103      	bne.n	801632c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8016324:	6878      	ldr	r0, [r7, #4]
 8016326:	f000 fd73 	bl	8016e10 <vPortFree>
	}
 801632a:	e00f      	b.n	801634c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801632c:	687b      	ldr	r3, [r7, #4]
 801632e:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8016332:	2b02      	cmp	r3, #2
 8016334:	d00a      	beq.n	801634c <prvDeleteTCB+0x60>
	__asm volatile
 8016336:	f04f 0350 	mov.w	r3, #80	; 0x50
 801633a:	f383 8811 	msr	BASEPRI, r3
 801633e:	f3bf 8f6f 	isb	sy
 8016342:	f3bf 8f4f 	dsb	sy
 8016346:	60fb      	str	r3, [r7, #12]
}
 8016348:	bf00      	nop
 801634a:	e7fe      	b.n	801634a <prvDeleteTCB+0x5e>
	}
 801634c:	bf00      	nop
 801634e:	3710      	adds	r7, #16
 8016350:	46bd      	mov	sp, r7
 8016352:	bd80      	pop	{r7, pc}

08016354 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016354:	b480      	push	{r7}
 8016356:	b083      	sub	sp, #12
 8016358:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801635a:	4b0c      	ldr	r3, [pc, #48]	; (801638c <prvResetNextTaskUnblockTime+0x38>)
 801635c:	681b      	ldr	r3, [r3, #0]
 801635e:	681b      	ldr	r3, [r3, #0]
 8016360:	2b00      	cmp	r3, #0
 8016362:	d104      	bne.n	801636e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016364:	4b0a      	ldr	r3, [pc, #40]	; (8016390 <prvResetNextTaskUnblockTime+0x3c>)
 8016366:	f04f 32ff 	mov.w	r2, #4294967295
 801636a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801636c:	e008      	b.n	8016380 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801636e:	4b07      	ldr	r3, [pc, #28]	; (801638c <prvResetNextTaskUnblockTime+0x38>)
 8016370:	681b      	ldr	r3, [r3, #0]
 8016372:	68db      	ldr	r3, [r3, #12]
 8016374:	68db      	ldr	r3, [r3, #12]
 8016376:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016378:	687b      	ldr	r3, [r7, #4]
 801637a:	685b      	ldr	r3, [r3, #4]
 801637c:	4a04      	ldr	r2, [pc, #16]	; (8016390 <prvResetNextTaskUnblockTime+0x3c>)
 801637e:	6013      	str	r3, [r2, #0]
}
 8016380:	bf00      	nop
 8016382:	370c      	adds	r7, #12
 8016384:	46bd      	mov	sp, r7
 8016386:	f85d 7b04 	ldr.w	r7, [sp], #4
 801638a:	4770      	bx	lr
 801638c:	20003a44 	.word	0x20003a44
 8016390:	20003aac 	.word	0x20003aac

08016394 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016394:	b480      	push	{r7}
 8016396:	b083      	sub	sp, #12
 8016398:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801639a:	4b0b      	ldr	r3, [pc, #44]	; (80163c8 <xTaskGetSchedulerState+0x34>)
 801639c:	681b      	ldr	r3, [r3, #0]
 801639e:	2b00      	cmp	r3, #0
 80163a0:	d102      	bne.n	80163a8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80163a2:	2301      	movs	r3, #1
 80163a4:	607b      	str	r3, [r7, #4]
 80163a6:	e008      	b.n	80163ba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80163a8:	4b08      	ldr	r3, [pc, #32]	; (80163cc <xTaskGetSchedulerState+0x38>)
 80163aa:	681b      	ldr	r3, [r3, #0]
 80163ac:	2b00      	cmp	r3, #0
 80163ae:	d102      	bne.n	80163b6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80163b0:	2302      	movs	r3, #2
 80163b2:	607b      	str	r3, [r7, #4]
 80163b4:	e001      	b.n	80163ba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80163b6:	2300      	movs	r3, #0
 80163b8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80163ba:	687b      	ldr	r3, [r7, #4]
	}
 80163bc:	4618      	mov	r0, r3
 80163be:	370c      	adds	r7, #12
 80163c0:	46bd      	mov	sp, r7
 80163c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163c6:	4770      	bx	lr
 80163c8:	20003a98 	.word	0x20003a98
 80163cc:	20003ab4 	.word	0x20003ab4

080163d0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80163d0:	b580      	push	{r7, lr}
 80163d2:	b084      	sub	sp, #16
 80163d4:	af00      	add	r7, sp, #0
 80163d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80163dc:	2300      	movs	r3, #0
 80163de:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	2b00      	cmp	r3, #0
 80163e4:	d05e      	beq.n	80164a4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80163e6:	68bb      	ldr	r3, [r7, #8]
 80163e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80163ea:	4b31      	ldr	r3, [pc, #196]	; (80164b0 <xTaskPriorityInherit+0xe0>)
 80163ec:	681b      	ldr	r3, [r3, #0]
 80163ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80163f0:	429a      	cmp	r2, r3
 80163f2:	d24e      	bcs.n	8016492 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80163f4:	68bb      	ldr	r3, [r7, #8]
 80163f6:	699b      	ldr	r3, [r3, #24]
 80163f8:	2b00      	cmp	r3, #0
 80163fa:	db06      	blt.n	801640a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80163fc:	4b2c      	ldr	r3, [pc, #176]	; (80164b0 <xTaskPriorityInherit+0xe0>)
 80163fe:	681b      	ldr	r3, [r3, #0]
 8016400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016402:	f1c3 0207 	rsb	r2, r3, #7
 8016406:	68bb      	ldr	r3, [r7, #8]
 8016408:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801640a:	68bb      	ldr	r3, [r7, #8]
 801640c:	6959      	ldr	r1, [r3, #20]
 801640e:	68bb      	ldr	r3, [r7, #8]
 8016410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016412:	4613      	mov	r3, r2
 8016414:	009b      	lsls	r3, r3, #2
 8016416:	4413      	add	r3, r2
 8016418:	009b      	lsls	r3, r3, #2
 801641a:	4a26      	ldr	r2, [pc, #152]	; (80164b4 <xTaskPriorityInherit+0xe4>)
 801641c:	4413      	add	r3, r2
 801641e:	4299      	cmp	r1, r3
 8016420:	d12f      	bne.n	8016482 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016422:	68bb      	ldr	r3, [r7, #8]
 8016424:	3304      	adds	r3, #4
 8016426:	4618      	mov	r0, r3
 8016428:	f7fe fa36 	bl	8014898 <uxListRemove>
 801642c:	4603      	mov	r3, r0
 801642e:	2b00      	cmp	r3, #0
 8016430:	d10a      	bne.n	8016448 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8016432:	68bb      	ldr	r3, [r7, #8]
 8016434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016436:	2201      	movs	r2, #1
 8016438:	fa02 f303 	lsl.w	r3, r2, r3
 801643c:	43da      	mvns	r2, r3
 801643e:	4b1e      	ldr	r3, [pc, #120]	; (80164b8 <xTaskPriorityInherit+0xe8>)
 8016440:	681b      	ldr	r3, [r3, #0]
 8016442:	4013      	ands	r3, r2
 8016444:	4a1c      	ldr	r2, [pc, #112]	; (80164b8 <xTaskPriorityInherit+0xe8>)
 8016446:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016448:	4b19      	ldr	r3, [pc, #100]	; (80164b0 <xTaskPriorityInherit+0xe0>)
 801644a:	681b      	ldr	r3, [r3, #0]
 801644c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801644e:	68bb      	ldr	r3, [r7, #8]
 8016450:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8016452:	68bb      	ldr	r3, [r7, #8]
 8016454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016456:	2201      	movs	r2, #1
 8016458:	409a      	lsls	r2, r3
 801645a:	4b17      	ldr	r3, [pc, #92]	; (80164b8 <xTaskPriorityInherit+0xe8>)
 801645c:	681b      	ldr	r3, [r3, #0]
 801645e:	4313      	orrs	r3, r2
 8016460:	4a15      	ldr	r2, [pc, #84]	; (80164b8 <xTaskPriorityInherit+0xe8>)
 8016462:	6013      	str	r3, [r2, #0]
 8016464:	68bb      	ldr	r3, [r7, #8]
 8016466:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016468:	4613      	mov	r3, r2
 801646a:	009b      	lsls	r3, r3, #2
 801646c:	4413      	add	r3, r2
 801646e:	009b      	lsls	r3, r3, #2
 8016470:	4a10      	ldr	r2, [pc, #64]	; (80164b4 <xTaskPriorityInherit+0xe4>)
 8016472:	441a      	add	r2, r3
 8016474:	68bb      	ldr	r3, [r7, #8]
 8016476:	3304      	adds	r3, #4
 8016478:	4619      	mov	r1, r3
 801647a:	4610      	mov	r0, r2
 801647c:	f7fe f9af 	bl	80147de <vListInsertEnd>
 8016480:	e004      	b.n	801648c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016482:	4b0b      	ldr	r3, [pc, #44]	; (80164b0 <xTaskPriorityInherit+0xe0>)
 8016484:	681b      	ldr	r3, [r3, #0]
 8016486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016488:	68bb      	ldr	r3, [r7, #8]
 801648a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801648c:	2301      	movs	r3, #1
 801648e:	60fb      	str	r3, [r7, #12]
 8016490:	e008      	b.n	80164a4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8016492:	68bb      	ldr	r3, [r7, #8]
 8016494:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8016496:	4b06      	ldr	r3, [pc, #24]	; (80164b0 <xTaskPriorityInherit+0xe0>)
 8016498:	681b      	ldr	r3, [r3, #0]
 801649a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801649c:	429a      	cmp	r2, r3
 801649e:	d201      	bcs.n	80164a4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80164a0:	2301      	movs	r3, #1
 80164a2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80164a4:	68fb      	ldr	r3, [r7, #12]
	}
 80164a6:	4618      	mov	r0, r3
 80164a8:	3710      	adds	r7, #16
 80164aa:	46bd      	mov	sp, r7
 80164ac:	bd80      	pop	{r7, pc}
 80164ae:	bf00      	nop
 80164b0:	2000398c 	.word	0x2000398c
 80164b4:	20003990 	.word	0x20003990
 80164b8:	20003a94 	.word	0x20003a94

080164bc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80164bc:	b580      	push	{r7, lr}
 80164be:	b086      	sub	sp, #24
 80164c0:	af00      	add	r7, sp, #0
 80164c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80164c4:	687b      	ldr	r3, [r7, #4]
 80164c6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80164c8:	2300      	movs	r3, #0
 80164ca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80164cc:	687b      	ldr	r3, [r7, #4]
 80164ce:	2b00      	cmp	r3, #0
 80164d0:	d06e      	beq.n	80165b0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80164d2:	4b3a      	ldr	r3, [pc, #232]	; (80165bc <xTaskPriorityDisinherit+0x100>)
 80164d4:	681b      	ldr	r3, [r3, #0]
 80164d6:	693a      	ldr	r2, [r7, #16]
 80164d8:	429a      	cmp	r2, r3
 80164da:	d00a      	beq.n	80164f2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80164dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164e0:	f383 8811 	msr	BASEPRI, r3
 80164e4:	f3bf 8f6f 	isb	sy
 80164e8:	f3bf 8f4f 	dsb	sy
 80164ec:	60fb      	str	r3, [r7, #12]
}
 80164ee:	bf00      	nop
 80164f0:	e7fe      	b.n	80164f0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80164f2:	693b      	ldr	r3, [r7, #16]
 80164f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80164f6:	2b00      	cmp	r3, #0
 80164f8:	d10a      	bne.n	8016510 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80164fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164fe:	f383 8811 	msr	BASEPRI, r3
 8016502:	f3bf 8f6f 	isb	sy
 8016506:	f3bf 8f4f 	dsb	sy
 801650a:	60bb      	str	r3, [r7, #8]
}
 801650c:	bf00      	nop
 801650e:	e7fe      	b.n	801650e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8016510:	693b      	ldr	r3, [r7, #16]
 8016512:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016514:	1e5a      	subs	r2, r3, #1
 8016516:	693b      	ldr	r3, [r7, #16]
 8016518:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801651a:	693b      	ldr	r3, [r7, #16]
 801651c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801651e:	693b      	ldr	r3, [r7, #16]
 8016520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016522:	429a      	cmp	r2, r3
 8016524:	d044      	beq.n	80165b0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8016526:	693b      	ldr	r3, [r7, #16]
 8016528:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801652a:	2b00      	cmp	r3, #0
 801652c:	d140      	bne.n	80165b0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801652e:	693b      	ldr	r3, [r7, #16]
 8016530:	3304      	adds	r3, #4
 8016532:	4618      	mov	r0, r3
 8016534:	f7fe f9b0 	bl	8014898 <uxListRemove>
 8016538:	4603      	mov	r3, r0
 801653a:	2b00      	cmp	r3, #0
 801653c:	d115      	bne.n	801656a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801653e:	693b      	ldr	r3, [r7, #16]
 8016540:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016542:	491f      	ldr	r1, [pc, #124]	; (80165c0 <xTaskPriorityDisinherit+0x104>)
 8016544:	4613      	mov	r3, r2
 8016546:	009b      	lsls	r3, r3, #2
 8016548:	4413      	add	r3, r2
 801654a:	009b      	lsls	r3, r3, #2
 801654c:	440b      	add	r3, r1
 801654e:	681b      	ldr	r3, [r3, #0]
 8016550:	2b00      	cmp	r3, #0
 8016552:	d10a      	bne.n	801656a <xTaskPriorityDisinherit+0xae>
 8016554:	693b      	ldr	r3, [r7, #16]
 8016556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016558:	2201      	movs	r2, #1
 801655a:	fa02 f303 	lsl.w	r3, r2, r3
 801655e:	43da      	mvns	r2, r3
 8016560:	4b18      	ldr	r3, [pc, #96]	; (80165c4 <xTaskPriorityDisinherit+0x108>)
 8016562:	681b      	ldr	r3, [r3, #0]
 8016564:	4013      	ands	r3, r2
 8016566:	4a17      	ldr	r2, [pc, #92]	; (80165c4 <xTaskPriorityDisinherit+0x108>)
 8016568:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801656a:	693b      	ldr	r3, [r7, #16]
 801656c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801656e:	693b      	ldr	r3, [r7, #16]
 8016570:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016572:	693b      	ldr	r3, [r7, #16]
 8016574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016576:	f1c3 0207 	rsb	r2, r3, #7
 801657a:	693b      	ldr	r3, [r7, #16]
 801657c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801657e:	693b      	ldr	r3, [r7, #16]
 8016580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016582:	2201      	movs	r2, #1
 8016584:	409a      	lsls	r2, r3
 8016586:	4b0f      	ldr	r3, [pc, #60]	; (80165c4 <xTaskPriorityDisinherit+0x108>)
 8016588:	681b      	ldr	r3, [r3, #0]
 801658a:	4313      	orrs	r3, r2
 801658c:	4a0d      	ldr	r2, [pc, #52]	; (80165c4 <xTaskPriorityDisinherit+0x108>)
 801658e:	6013      	str	r3, [r2, #0]
 8016590:	693b      	ldr	r3, [r7, #16]
 8016592:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016594:	4613      	mov	r3, r2
 8016596:	009b      	lsls	r3, r3, #2
 8016598:	4413      	add	r3, r2
 801659a:	009b      	lsls	r3, r3, #2
 801659c:	4a08      	ldr	r2, [pc, #32]	; (80165c0 <xTaskPriorityDisinherit+0x104>)
 801659e:	441a      	add	r2, r3
 80165a0:	693b      	ldr	r3, [r7, #16]
 80165a2:	3304      	adds	r3, #4
 80165a4:	4619      	mov	r1, r3
 80165a6:	4610      	mov	r0, r2
 80165a8:	f7fe f919 	bl	80147de <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80165ac:	2301      	movs	r3, #1
 80165ae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80165b0:	697b      	ldr	r3, [r7, #20]
	}
 80165b2:	4618      	mov	r0, r3
 80165b4:	3718      	adds	r7, #24
 80165b6:	46bd      	mov	sp, r7
 80165b8:	bd80      	pop	{r7, pc}
 80165ba:	bf00      	nop
 80165bc:	2000398c 	.word	0x2000398c
 80165c0:	20003990 	.word	0x20003990
 80165c4:	20003a94 	.word	0x20003a94

080165c8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80165c8:	b580      	push	{r7, lr}
 80165ca:	b088      	sub	sp, #32
 80165cc:	af00      	add	r7, sp, #0
 80165ce:	6078      	str	r0, [r7, #4]
 80165d0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80165d2:	687b      	ldr	r3, [r7, #4]
 80165d4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80165d6:	2301      	movs	r3, #1
 80165d8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80165da:	687b      	ldr	r3, [r7, #4]
 80165dc:	2b00      	cmp	r3, #0
 80165de:	d077      	beq.n	80166d0 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80165e0:	69bb      	ldr	r3, [r7, #24]
 80165e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80165e4:	2b00      	cmp	r3, #0
 80165e6:	d10a      	bne.n	80165fe <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80165e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80165ec:	f383 8811 	msr	BASEPRI, r3
 80165f0:	f3bf 8f6f 	isb	sy
 80165f4:	f3bf 8f4f 	dsb	sy
 80165f8:	60fb      	str	r3, [r7, #12]
}
 80165fa:	bf00      	nop
 80165fc:	e7fe      	b.n	80165fc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80165fe:	69bb      	ldr	r3, [r7, #24]
 8016600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016602:	683a      	ldr	r2, [r7, #0]
 8016604:	429a      	cmp	r2, r3
 8016606:	d902      	bls.n	801660e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8016608:	683b      	ldr	r3, [r7, #0]
 801660a:	61fb      	str	r3, [r7, #28]
 801660c:	e002      	b.n	8016614 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801660e:	69bb      	ldr	r3, [r7, #24]
 8016610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016612:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8016614:	69bb      	ldr	r3, [r7, #24]
 8016616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016618:	69fa      	ldr	r2, [r7, #28]
 801661a:	429a      	cmp	r2, r3
 801661c:	d058      	beq.n	80166d0 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801661e:	69bb      	ldr	r3, [r7, #24]
 8016620:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016622:	697a      	ldr	r2, [r7, #20]
 8016624:	429a      	cmp	r2, r3
 8016626:	d153      	bne.n	80166d0 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8016628:	4b2b      	ldr	r3, [pc, #172]	; (80166d8 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 801662a:	681b      	ldr	r3, [r3, #0]
 801662c:	69ba      	ldr	r2, [r7, #24]
 801662e:	429a      	cmp	r2, r3
 8016630:	d10a      	bne.n	8016648 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8016632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016636:	f383 8811 	msr	BASEPRI, r3
 801663a:	f3bf 8f6f 	isb	sy
 801663e:	f3bf 8f4f 	dsb	sy
 8016642:	60bb      	str	r3, [r7, #8]
}
 8016644:	bf00      	nop
 8016646:	e7fe      	b.n	8016646 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8016648:	69bb      	ldr	r3, [r7, #24]
 801664a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801664c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801664e:	69bb      	ldr	r3, [r7, #24]
 8016650:	69fa      	ldr	r2, [r7, #28]
 8016652:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016654:	69bb      	ldr	r3, [r7, #24]
 8016656:	699b      	ldr	r3, [r3, #24]
 8016658:	2b00      	cmp	r3, #0
 801665a:	db04      	blt.n	8016666 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801665c:	69fb      	ldr	r3, [r7, #28]
 801665e:	f1c3 0207 	rsb	r2, r3, #7
 8016662:	69bb      	ldr	r3, [r7, #24]
 8016664:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8016666:	69bb      	ldr	r3, [r7, #24]
 8016668:	6959      	ldr	r1, [r3, #20]
 801666a:	693a      	ldr	r2, [r7, #16]
 801666c:	4613      	mov	r3, r2
 801666e:	009b      	lsls	r3, r3, #2
 8016670:	4413      	add	r3, r2
 8016672:	009b      	lsls	r3, r3, #2
 8016674:	4a19      	ldr	r2, [pc, #100]	; (80166dc <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8016676:	4413      	add	r3, r2
 8016678:	4299      	cmp	r1, r3
 801667a:	d129      	bne.n	80166d0 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801667c:	69bb      	ldr	r3, [r7, #24]
 801667e:	3304      	adds	r3, #4
 8016680:	4618      	mov	r0, r3
 8016682:	f7fe f909 	bl	8014898 <uxListRemove>
 8016686:	4603      	mov	r3, r0
 8016688:	2b00      	cmp	r3, #0
 801668a:	d10a      	bne.n	80166a2 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 801668c:	69bb      	ldr	r3, [r7, #24]
 801668e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016690:	2201      	movs	r2, #1
 8016692:	fa02 f303 	lsl.w	r3, r2, r3
 8016696:	43da      	mvns	r2, r3
 8016698:	4b11      	ldr	r3, [pc, #68]	; (80166e0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801669a:	681b      	ldr	r3, [r3, #0]
 801669c:	4013      	ands	r3, r2
 801669e:	4a10      	ldr	r2, [pc, #64]	; (80166e0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80166a0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80166a2:	69bb      	ldr	r3, [r7, #24]
 80166a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80166a6:	2201      	movs	r2, #1
 80166a8:	409a      	lsls	r2, r3
 80166aa:	4b0d      	ldr	r3, [pc, #52]	; (80166e0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80166ac:	681b      	ldr	r3, [r3, #0]
 80166ae:	4313      	orrs	r3, r2
 80166b0:	4a0b      	ldr	r2, [pc, #44]	; (80166e0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80166b2:	6013      	str	r3, [r2, #0]
 80166b4:	69bb      	ldr	r3, [r7, #24]
 80166b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80166b8:	4613      	mov	r3, r2
 80166ba:	009b      	lsls	r3, r3, #2
 80166bc:	4413      	add	r3, r2
 80166be:	009b      	lsls	r3, r3, #2
 80166c0:	4a06      	ldr	r2, [pc, #24]	; (80166dc <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80166c2:	441a      	add	r2, r3
 80166c4:	69bb      	ldr	r3, [r7, #24]
 80166c6:	3304      	adds	r3, #4
 80166c8:	4619      	mov	r1, r3
 80166ca:	4610      	mov	r0, r2
 80166cc:	f7fe f887 	bl	80147de <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80166d0:	bf00      	nop
 80166d2:	3720      	adds	r7, #32
 80166d4:	46bd      	mov	sp, r7
 80166d6:	bd80      	pop	{r7, pc}
 80166d8:	2000398c 	.word	0x2000398c
 80166dc:	20003990 	.word	0x20003990
 80166e0:	20003a94 	.word	0x20003a94

080166e4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80166e4:	b480      	push	{r7}
 80166e6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80166e8:	4b07      	ldr	r3, [pc, #28]	; (8016708 <pvTaskIncrementMutexHeldCount+0x24>)
 80166ea:	681b      	ldr	r3, [r3, #0]
 80166ec:	2b00      	cmp	r3, #0
 80166ee:	d004      	beq.n	80166fa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80166f0:	4b05      	ldr	r3, [pc, #20]	; (8016708 <pvTaskIncrementMutexHeldCount+0x24>)
 80166f2:	681b      	ldr	r3, [r3, #0]
 80166f4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80166f6:	3201      	adds	r2, #1
 80166f8:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80166fa:	4b03      	ldr	r3, [pc, #12]	; (8016708 <pvTaskIncrementMutexHeldCount+0x24>)
 80166fc:	681b      	ldr	r3, [r3, #0]
	}
 80166fe:	4618      	mov	r0, r3
 8016700:	46bd      	mov	sp, r7
 8016702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016706:	4770      	bx	lr
 8016708:	2000398c 	.word	0x2000398c

0801670c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801670c:	b580      	push	{r7, lr}
 801670e:	b084      	sub	sp, #16
 8016710:	af00      	add	r7, sp, #0
 8016712:	6078      	str	r0, [r7, #4]
 8016714:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8016716:	4b29      	ldr	r3, [pc, #164]	; (80167bc <prvAddCurrentTaskToDelayedList+0xb0>)
 8016718:	681b      	ldr	r3, [r3, #0]
 801671a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801671c:	4b28      	ldr	r3, [pc, #160]	; (80167c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801671e:	681b      	ldr	r3, [r3, #0]
 8016720:	3304      	adds	r3, #4
 8016722:	4618      	mov	r0, r3
 8016724:	f7fe f8b8 	bl	8014898 <uxListRemove>
 8016728:	4603      	mov	r3, r0
 801672a:	2b00      	cmp	r3, #0
 801672c:	d10b      	bne.n	8016746 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801672e:	4b24      	ldr	r3, [pc, #144]	; (80167c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016730:	681b      	ldr	r3, [r3, #0]
 8016732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016734:	2201      	movs	r2, #1
 8016736:	fa02 f303 	lsl.w	r3, r2, r3
 801673a:	43da      	mvns	r2, r3
 801673c:	4b21      	ldr	r3, [pc, #132]	; (80167c4 <prvAddCurrentTaskToDelayedList+0xb8>)
 801673e:	681b      	ldr	r3, [r3, #0]
 8016740:	4013      	ands	r3, r2
 8016742:	4a20      	ldr	r2, [pc, #128]	; (80167c4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8016744:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8016746:	687b      	ldr	r3, [r7, #4]
 8016748:	f1b3 3fff 	cmp.w	r3, #4294967295
 801674c:	d10a      	bne.n	8016764 <prvAddCurrentTaskToDelayedList+0x58>
 801674e:	683b      	ldr	r3, [r7, #0]
 8016750:	2b00      	cmp	r3, #0
 8016752:	d007      	beq.n	8016764 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016754:	4b1a      	ldr	r3, [pc, #104]	; (80167c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016756:	681b      	ldr	r3, [r3, #0]
 8016758:	3304      	adds	r3, #4
 801675a:	4619      	mov	r1, r3
 801675c:	481a      	ldr	r0, [pc, #104]	; (80167c8 <prvAddCurrentTaskToDelayedList+0xbc>)
 801675e:	f7fe f83e 	bl	80147de <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8016762:	e026      	b.n	80167b2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8016764:	68fa      	ldr	r2, [r7, #12]
 8016766:	687b      	ldr	r3, [r7, #4]
 8016768:	4413      	add	r3, r2
 801676a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801676c:	4b14      	ldr	r3, [pc, #80]	; (80167c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801676e:	681b      	ldr	r3, [r3, #0]
 8016770:	68ba      	ldr	r2, [r7, #8]
 8016772:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8016774:	68ba      	ldr	r2, [r7, #8]
 8016776:	68fb      	ldr	r3, [r7, #12]
 8016778:	429a      	cmp	r2, r3
 801677a:	d209      	bcs.n	8016790 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801677c:	4b13      	ldr	r3, [pc, #76]	; (80167cc <prvAddCurrentTaskToDelayedList+0xc0>)
 801677e:	681a      	ldr	r2, [r3, #0]
 8016780:	4b0f      	ldr	r3, [pc, #60]	; (80167c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016782:	681b      	ldr	r3, [r3, #0]
 8016784:	3304      	adds	r3, #4
 8016786:	4619      	mov	r1, r3
 8016788:	4610      	mov	r0, r2
 801678a:	f7fe f84c 	bl	8014826 <vListInsert>
}
 801678e:	e010      	b.n	80167b2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016790:	4b0f      	ldr	r3, [pc, #60]	; (80167d0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8016792:	681a      	ldr	r2, [r3, #0]
 8016794:	4b0a      	ldr	r3, [pc, #40]	; (80167c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016796:	681b      	ldr	r3, [r3, #0]
 8016798:	3304      	adds	r3, #4
 801679a:	4619      	mov	r1, r3
 801679c:	4610      	mov	r0, r2
 801679e:	f7fe f842 	bl	8014826 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80167a2:	4b0c      	ldr	r3, [pc, #48]	; (80167d4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80167a4:	681b      	ldr	r3, [r3, #0]
 80167a6:	68ba      	ldr	r2, [r7, #8]
 80167a8:	429a      	cmp	r2, r3
 80167aa:	d202      	bcs.n	80167b2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80167ac:	4a09      	ldr	r2, [pc, #36]	; (80167d4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80167ae:	68bb      	ldr	r3, [r7, #8]
 80167b0:	6013      	str	r3, [r2, #0]
}
 80167b2:	bf00      	nop
 80167b4:	3710      	adds	r7, #16
 80167b6:	46bd      	mov	sp, r7
 80167b8:	bd80      	pop	{r7, pc}
 80167ba:	bf00      	nop
 80167bc:	20003a90 	.word	0x20003a90
 80167c0:	2000398c 	.word	0x2000398c
 80167c4:	20003a94 	.word	0x20003a94
 80167c8:	20003a78 	.word	0x20003a78
 80167cc:	20003a48 	.word	0x20003a48
 80167d0:	20003a44 	.word	0x20003a44
 80167d4:	20003aac 	.word	0x20003aac

080167d8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80167d8:	b480      	push	{r7}
 80167da:	b085      	sub	sp, #20
 80167dc:	af00      	add	r7, sp, #0
 80167de:	60f8      	str	r0, [r7, #12]
 80167e0:	60b9      	str	r1, [r7, #8]
 80167e2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80167e4:	68fb      	ldr	r3, [r7, #12]
 80167e6:	3b04      	subs	r3, #4
 80167e8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80167ea:	68fb      	ldr	r3, [r7, #12]
 80167ec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80167f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80167f2:	68fb      	ldr	r3, [r7, #12]
 80167f4:	3b04      	subs	r3, #4
 80167f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80167f8:	68bb      	ldr	r3, [r7, #8]
 80167fa:	f023 0201 	bic.w	r2, r3, #1
 80167fe:	68fb      	ldr	r3, [r7, #12]
 8016800:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016802:	68fb      	ldr	r3, [r7, #12]
 8016804:	3b04      	subs	r3, #4
 8016806:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016808:	4a0c      	ldr	r2, [pc, #48]	; (801683c <pxPortInitialiseStack+0x64>)
 801680a:	68fb      	ldr	r3, [r7, #12]
 801680c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801680e:	68fb      	ldr	r3, [r7, #12]
 8016810:	3b14      	subs	r3, #20
 8016812:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016814:	687a      	ldr	r2, [r7, #4]
 8016816:	68fb      	ldr	r3, [r7, #12]
 8016818:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801681a:	68fb      	ldr	r3, [r7, #12]
 801681c:	3b04      	subs	r3, #4
 801681e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016820:	68fb      	ldr	r3, [r7, #12]
 8016822:	f06f 0202 	mvn.w	r2, #2
 8016826:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016828:	68fb      	ldr	r3, [r7, #12]
 801682a:	3b20      	subs	r3, #32
 801682c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801682e:	68fb      	ldr	r3, [r7, #12]
}
 8016830:	4618      	mov	r0, r3
 8016832:	3714      	adds	r7, #20
 8016834:	46bd      	mov	sp, r7
 8016836:	f85d 7b04 	ldr.w	r7, [sp], #4
 801683a:	4770      	bx	lr
 801683c:	08016841 	.word	0x08016841

08016840 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016840:	b480      	push	{r7}
 8016842:	b085      	sub	sp, #20
 8016844:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016846:	2300      	movs	r3, #0
 8016848:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801684a:	4b12      	ldr	r3, [pc, #72]	; (8016894 <prvTaskExitError+0x54>)
 801684c:	681b      	ldr	r3, [r3, #0]
 801684e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016852:	d00a      	beq.n	801686a <prvTaskExitError+0x2a>
	__asm volatile
 8016854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016858:	f383 8811 	msr	BASEPRI, r3
 801685c:	f3bf 8f6f 	isb	sy
 8016860:	f3bf 8f4f 	dsb	sy
 8016864:	60fb      	str	r3, [r7, #12]
}
 8016866:	bf00      	nop
 8016868:	e7fe      	b.n	8016868 <prvTaskExitError+0x28>
	__asm volatile
 801686a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801686e:	f383 8811 	msr	BASEPRI, r3
 8016872:	f3bf 8f6f 	isb	sy
 8016876:	f3bf 8f4f 	dsb	sy
 801687a:	60bb      	str	r3, [r7, #8]
}
 801687c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801687e:	bf00      	nop
 8016880:	687b      	ldr	r3, [r7, #4]
 8016882:	2b00      	cmp	r3, #0
 8016884:	d0fc      	beq.n	8016880 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016886:	bf00      	nop
 8016888:	bf00      	nop
 801688a:	3714      	adds	r7, #20
 801688c:	46bd      	mov	sp, r7
 801688e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016892:	4770      	bx	lr
 8016894:	200000bc 	.word	0x200000bc
	...

080168a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80168a0:	4b07      	ldr	r3, [pc, #28]	; (80168c0 <pxCurrentTCBConst2>)
 80168a2:	6819      	ldr	r1, [r3, #0]
 80168a4:	6808      	ldr	r0, [r1, #0]
 80168a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168aa:	f380 8809 	msr	PSP, r0
 80168ae:	f3bf 8f6f 	isb	sy
 80168b2:	f04f 0000 	mov.w	r0, #0
 80168b6:	f380 8811 	msr	BASEPRI, r0
 80168ba:	4770      	bx	lr
 80168bc:	f3af 8000 	nop.w

080168c0 <pxCurrentTCBConst2>:
 80168c0:	2000398c 	.word	0x2000398c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80168c4:	bf00      	nop
 80168c6:	bf00      	nop

080168c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80168c8:	4808      	ldr	r0, [pc, #32]	; (80168ec <prvPortStartFirstTask+0x24>)
 80168ca:	6800      	ldr	r0, [r0, #0]
 80168cc:	6800      	ldr	r0, [r0, #0]
 80168ce:	f380 8808 	msr	MSP, r0
 80168d2:	f04f 0000 	mov.w	r0, #0
 80168d6:	f380 8814 	msr	CONTROL, r0
 80168da:	b662      	cpsie	i
 80168dc:	b661      	cpsie	f
 80168de:	f3bf 8f4f 	dsb	sy
 80168e2:	f3bf 8f6f 	isb	sy
 80168e6:	df00      	svc	0
 80168e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80168ea:	bf00      	nop
 80168ec:	e000ed08 	.word	0xe000ed08

080168f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80168f0:	b580      	push	{r7, lr}
 80168f2:	b086      	sub	sp, #24
 80168f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80168f6:	4b46      	ldr	r3, [pc, #280]	; (8016a10 <xPortStartScheduler+0x120>)
 80168f8:	681b      	ldr	r3, [r3, #0]
 80168fa:	4a46      	ldr	r2, [pc, #280]	; (8016a14 <xPortStartScheduler+0x124>)
 80168fc:	4293      	cmp	r3, r2
 80168fe:	d10a      	bne.n	8016916 <xPortStartScheduler+0x26>
	__asm volatile
 8016900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016904:	f383 8811 	msr	BASEPRI, r3
 8016908:	f3bf 8f6f 	isb	sy
 801690c:	f3bf 8f4f 	dsb	sy
 8016910:	613b      	str	r3, [r7, #16]
}
 8016912:	bf00      	nop
 8016914:	e7fe      	b.n	8016914 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8016916:	4b3e      	ldr	r3, [pc, #248]	; (8016a10 <xPortStartScheduler+0x120>)
 8016918:	681b      	ldr	r3, [r3, #0]
 801691a:	4a3f      	ldr	r2, [pc, #252]	; (8016a18 <xPortStartScheduler+0x128>)
 801691c:	4293      	cmp	r3, r2
 801691e:	d10a      	bne.n	8016936 <xPortStartScheduler+0x46>
	__asm volatile
 8016920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016924:	f383 8811 	msr	BASEPRI, r3
 8016928:	f3bf 8f6f 	isb	sy
 801692c:	f3bf 8f4f 	dsb	sy
 8016930:	60fb      	str	r3, [r7, #12]
}
 8016932:	bf00      	nop
 8016934:	e7fe      	b.n	8016934 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8016936:	4b39      	ldr	r3, [pc, #228]	; (8016a1c <xPortStartScheduler+0x12c>)
 8016938:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801693a:	697b      	ldr	r3, [r7, #20]
 801693c:	781b      	ldrb	r3, [r3, #0]
 801693e:	b2db      	uxtb	r3, r3
 8016940:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016942:	697b      	ldr	r3, [r7, #20]
 8016944:	22ff      	movs	r2, #255	; 0xff
 8016946:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016948:	697b      	ldr	r3, [r7, #20]
 801694a:	781b      	ldrb	r3, [r3, #0]
 801694c:	b2db      	uxtb	r3, r3
 801694e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016950:	78fb      	ldrb	r3, [r7, #3]
 8016952:	b2db      	uxtb	r3, r3
 8016954:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8016958:	b2da      	uxtb	r2, r3
 801695a:	4b31      	ldr	r3, [pc, #196]	; (8016a20 <xPortStartScheduler+0x130>)
 801695c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801695e:	4b31      	ldr	r3, [pc, #196]	; (8016a24 <xPortStartScheduler+0x134>)
 8016960:	2207      	movs	r2, #7
 8016962:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016964:	e009      	b.n	801697a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8016966:	4b2f      	ldr	r3, [pc, #188]	; (8016a24 <xPortStartScheduler+0x134>)
 8016968:	681b      	ldr	r3, [r3, #0]
 801696a:	3b01      	subs	r3, #1
 801696c:	4a2d      	ldr	r2, [pc, #180]	; (8016a24 <xPortStartScheduler+0x134>)
 801696e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016970:	78fb      	ldrb	r3, [r7, #3]
 8016972:	b2db      	uxtb	r3, r3
 8016974:	005b      	lsls	r3, r3, #1
 8016976:	b2db      	uxtb	r3, r3
 8016978:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801697a:	78fb      	ldrb	r3, [r7, #3]
 801697c:	b2db      	uxtb	r3, r3
 801697e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016982:	2b80      	cmp	r3, #128	; 0x80
 8016984:	d0ef      	beq.n	8016966 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016986:	4b27      	ldr	r3, [pc, #156]	; (8016a24 <xPortStartScheduler+0x134>)
 8016988:	681b      	ldr	r3, [r3, #0]
 801698a:	f1c3 0307 	rsb	r3, r3, #7
 801698e:	2b04      	cmp	r3, #4
 8016990:	d00a      	beq.n	80169a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8016992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016996:	f383 8811 	msr	BASEPRI, r3
 801699a:	f3bf 8f6f 	isb	sy
 801699e:	f3bf 8f4f 	dsb	sy
 80169a2:	60bb      	str	r3, [r7, #8]
}
 80169a4:	bf00      	nop
 80169a6:	e7fe      	b.n	80169a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80169a8:	4b1e      	ldr	r3, [pc, #120]	; (8016a24 <xPortStartScheduler+0x134>)
 80169aa:	681b      	ldr	r3, [r3, #0]
 80169ac:	021b      	lsls	r3, r3, #8
 80169ae:	4a1d      	ldr	r2, [pc, #116]	; (8016a24 <xPortStartScheduler+0x134>)
 80169b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80169b2:	4b1c      	ldr	r3, [pc, #112]	; (8016a24 <xPortStartScheduler+0x134>)
 80169b4:	681b      	ldr	r3, [r3, #0]
 80169b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80169ba:	4a1a      	ldr	r2, [pc, #104]	; (8016a24 <xPortStartScheduler+0x134>)
 80169bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80169be:	687b      	ldr	r3, [r7, #4]
 80169c0:	b2da      	uxtb	r2, r3
 80169c2:	697b      	ldr	r3, [r7, #20]
 80169c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80169c6:	4b18      	ldr	r3, [pc, #96]	; (8016a28 <xPortStartScheduler+0x138>)
 80169c8:	681b      	ldr	r3, [r3, #0]
 80169ca:	4a17      	ldr	r2, [pc, #92]	; (8016a28 <xPortStartScheduler+0x138>)
 80169cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80169d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80169d2:	4b15      	ldr	r3, [pc, #84]	; (8016a28 <xPortStartScheduler+0x138>)
 80169d4:	681b      	ldr	r3, [r3, #0]
 80169d6:	4a14      	ldr	r2, [pc, #80]	; (8016a28 <xPortStartScheduler+0x138>)
 80169d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80169dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80169de:	f000 f8dd 	bl	8016b9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80169e2:	4b12      	ldr	r3, [pc, #72]	; (8016a2c <xPortStartScheduler+0x13c>)
 80169e4:	2200      	movs	r2, #0
 80169e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80169e8:	f000 f8fc 	bl	8016be4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80169ec:	4b10      	ldr	r3, [pc, #64]	; (8016a30 <xPortStartScheduler+0x140>)
 80169ee:	681b      	ldr	r3, [r3, #0]
 80169f0:	4a0f      	ldr	r2, [pc, #60]	; (8016a30 <xPortStartScheduler+0x140>)
 80169f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80169f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80169f8:	f7ff ff66 	bl	80168c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80169fc:	f7ff fa84 	bl	8015f08 <vTaskSwitchContext>
	prvTaskExitError();
 8016a00:	f7ff ff1e 	bl	8016840 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8016a04:	2300      	movs	r3, #0
}
 8016a06:	4618      	mov	r0, r3
 8016a08:	3718      	adds	r7, #24
 8016a0a:	46bd      	mov	sp, r7
 8016a0c:	bd80      	pop	{r7, pc}
 8016a0e:	bf00      	nop
 8016a10:	e000ed00 	.word	0xe000ed00
 8016a14:	410fc271 	.word	0x410fc271
 8016a18:	410fc270 	.word	0x410fc270
 8016a1c:	e000e400 	.word	0xe000e400
 8016a20:	20003ab8 	.word	0x20003ab8
 8016a24:	20003abc 	.word	0x20003abc
 8016a28:	e000ed20 	.word	0xe000ed20
 8016a2c:	200000bc 	.word	0x200000bc
 8016a30:	e000ef34 	.word	0xe000ef34

08016a34 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8016a34:	b480      	push	{r7}
 8016a36:	b083      	sub	sp, #12
 8016a38:	af00      	add	r7, sp, #0
	__asm volatile
 8016a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016a3e:	f383 8811 	msr	BASEPRI, r3
 8016a42:	f3bf 8f6f 	isb	sy
 8016a46:	f3bf 8f4f 	dsb	sy
 8016a4a:	607b      	str	r3, [r7, #4]
}
 8016a4c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8016a4e:	4b0f      	ldr	r3, [pc, #60]	; (8016a8c <vPortEnterCritical+0x58>)
 8016a50:	681b      	ldr	r3, [r3, #0]
 8016a52:	3301      	adds	r3, #1
 8016a54:	4a0d      	ldr	r2, [pc, #52]	; (8016a8c <vPortEnterCritical+0x58>)
 8016a56:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8016a58:	4b0c      	ldr	r3, [pc, #48]	; (8016a8c <vPortEnterCritical+0x58>)
 8016a5a:	681b      	ldr	r3, [r3, #0]
 8016a5c:	2b01      	cmp	r3, #1
 8016a5e:	d10f      	bne.n	8016a80 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8016a60:	4b0b      	ldr	r3, [pc, #44]	; (8016a90 <vPortEnterCritical+0x5c>)
 8016a62:	681b      	ldr	r3, [r3, #0]
 8016a64:	b2db      	uxtb	r3, r3
 8016a66:	2b00      	cmp	r3, #0
 8016a68:	d00a      	beq.n	8016a80 <vPortEnterCritical+0x4c>
	__asm volatile
 8016a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016a6e:	f383 8811 	msr	BASEPRI, r3
 8016a72:	f3bf 8f6f 	isb	sy
 8016a76:	f3bf 8f4f 	dsb	sy
 8016a7a:	603b      	str	r3, [r7, #0]
}
 8016a7c:	bf00      	nop
 8016a7e:	e7fe      	b.n	8016a7e <vPortEnterCritical+0x4a>
	}
}
 8016a80:	bf00      	nop
 8016a82:	370c      	adds	r7, #12
 8016a84:	46bd      	mov	sp, r7
 8016a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a8a:	4770      	bx	lr
 8016a8c:	200000bc 	.word	0x200000bc
 8016a90:	e000ed04 	.word	0xe000ed04

08016a94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8016a94:	b480      	push	{r7}
 8016a96:	b083      	sub	sp, #12
 8016a98:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8016a9a:	4b12      	ldr	r3, [pc, #72]	; (8016ae4 <vPortExitCritical+0x50>)
 8016a9c:	681b      	ldr	r3, [r3, #0]
 8016a9e:	2b00      	cmp	r3, #0
 8016aa0:	d10a      	bne.n	8016ab8 <vPortExitCritical+0x24>
	__asm volatile
 8016aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016aa6:	f383 8811 	msr	BASEPRI, r3
 8016aaa:	f3bf 8f6f 	isb	sy
 8016aae:	f3bf 8f4f 	dsb	sy
 8016ab2:	607b      	str	r3, [r7, #4]
}
 8016ab4:	bf00      	nop
 8016ab6:	e7fe      	b.n	8016ab6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8016ab8:	4b0a      	ldr	r3, [pc, #40]	; (8016ae4 <vPortExitCritical+0x50>)
 8016aba:	681b      	ldr	r3, [r3, #0]
 8016abc:	3b01      	subs	r3, #1
 8016abe:	4a09      	ldr	r2, [pc, #36]	; (8016ae4 <vPortExitCritical+0x50>)
 8016ac0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8016ac2:	4b08      	ldr	r3, [pc, #32]	; (8016ae4 <vPortExitCritical+0x50>)
 8016ac4:	681b      	ldr	r3, [r3, #0]
 8016ac6:	2b00      	cmp	r3, #0
 8016ac8:	d105      	bne.n	8016ad6 <vPortExitCritical+0x42>
 8016aca:	2300      	movs	r3, #0
 8016acc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016ace:	683b      	ldr	r3, [r7, #0]
 8016ad0:	f383 8811 	msr	BASEPRI, r3
}
 8016ad4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8016ad6:	bf00      	nop
 8016ad8:	370c      	adds	r7, #12
 8016ada:	46bd      	mov	sp, r7
 8016adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ae0:	4770      	bx	lr
 8016ae2:	bf00      	nop
 8016ae4:	200000bc 	.word	0x200000bc
	...

08016af0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8016af0:	f3ef 8009 	mrs	r0, PSP
 8016af4:	f3bf 8f6f 	isb	sy
 8016af8:	4b15      	ldr	r3, [pc, #84]	; (8016b50 <pxCurrentTCBConst>)
 8016afa:	681a      	ldr	r2, [r3, #0]
 8016afc:	f01e 0f10 	tst.w	lr, #16
 8016b00:	bf08      	it	eq
 8016b02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8016b06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b0a:	6010      	str	r0, [r2, #0]
 8016b0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8016b10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8016b14:	f380 8811 	msr	BASEPRI, r0
 8016b18:	f3bf 8f4f 	dsb	sy
 8016b1c:	f3bf 8f6f 	isb	sy
 8016b20:	f7ff f9f2 	bl	8015f08 <vTaskSwitchContext>
 8016b24:	f04f 0000 	mov.w	r0, #0
 8016b28:	f380 8811 	msr	BASEPRI, r0
 8016b2c:	bc09      	pop	{r0, r3}
 8016b2e:	6819      	ldr	r1, [r3, #0]
 8016b30:	6808      	ldr	r0, [r1, #0]
 8016b32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b36:	f01e 0f10 	tst.w	lr, #16
 8016b3a:	bf08      	it	eq
 8016b3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8016b40:	f380 8809 	msr	PSP, r0
 8016b44:	f3bf 8f6f 	isb	sy
 8016b48:	4770      	bx	lr
 8016b4a:	bf00      	nop
 8016b4c:	f3af 8000 	nop.w

08016b50 <pxCurrentTCBConst>:
 8016b50:	2000398c 	.word	0x2000398c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8016b54:	bf00      	nop
 8016b56:	bf00      	nop

08016b58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8016b58:	b580      	push	{r7, lr}
 8016b5a:	b082      	sub	sp, #8
 8016b5c:	af00      	add	r7, sp, #0
	__asm volatile
 8016b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b62:	f383 8811 	msr	BASEPRI, r3
 8016b66:	f3bf 8f6f 	isb	sy
 8016b6a:	f3bf 8f4f 	dsb	sy
 8016b6e:	607b      	str	r3, [r7, #4]
}
 8016b70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8016b72:	f7ff f911 	bl	8015d98 <xTaskIncrementTick>
 8016b76:	4603      	mov	r3, r0
 8016b78:	2b00      	cmp	r3, #0
 8016b7a:	d003      	beq.n	8016b84 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8016b7c:	4b06      	ldr	r3, [pc, #24]	; (8016b98 <SysTick_Handler+0x40>)
 8016b7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016b82:	601a      	str	r2, [r3, #0]
 8016b84:	2300      	movs	r3, #0
 8016b86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016b88:	683b      	ldr	r3, [r7, #0]
 8016b8a:	f383 8811 	msr	BASEPRI, r3
}
 8016b8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8016b90:	bf00      	nop
 8016b92:	3708      	adds	r7, #8
 8016b94:	46bd      	mov	sp, r7
 8016b96:	bd80      	pop	{r7, pc}
 8016b98:	e000ed04 	.word	0xe000ed04

08016b9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8016b9c:	b480      	push	{r7}
 8016b9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8016ba0:	4b0b      	ldr	r3, [pc, #44]	; (8016bd0 <vPortSetupTimerInterrupt+0x34>)
 8016ba2:	2200      	movs	r2, #0
 8016ba4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8016ba6:	4b0b      	ldr	r3, [pc, #44]	; (8016bd4 <vPortSetupTimerInterrupt+0x38>)
 8016ba8:	2200      	movs	r2, #0
 8016baa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8016bac:	4b0a      	ldr	r3, [pc, #40]	; (8016bd8 <vPortSetupTimerInterrupt+0x3c>)
 8016bae:	681b      	ldr	r3, [r3, #0]
 8016bb0:	4a0a      	ldr	r2, [pc, #40]	; (8016bdc <vPortSetupTimerInterrupt+0x40>)
 8016bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8016bb6:	099b      	lsrs	r3, r3, #6
 8016bb8:	4a09      	ldr	r2, [pc, #36]	; (8016be0 <vPortSetupTimerInterrupt+0x44>)
 8016bba:	3b01      	subs	r3, #1
 8016bbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8016bbe:	4b04      	ldr	r3, [pc, #16]	; (8016bd0 <vPortSetupTimerInterrupt+0x34>)
 8016bc0:	2207      	movs	r2, #7
 8016bc2:	601a      	str	r2, [r3, #0]
}
 8016bc4:	bf00      	nop
 8016bc6:	46bd      	mov	sp, r7
 8016bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bcc:	4770      	bx	lr
 8016bce:	bf00      	nop
 8016bd0:	e000e010 	.word	0xe000e010
 8016bd4:	e000e018 	.word	0xe000e018
 8016bd8:	20000008 	.word	0x20000008
 8016bdc:	10624dd3 	.word	0x10624dd3
 8016be0:	e000e014 	.word	0xe000e014

08016be4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8016be4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8016bf4 <vPortEnableVFP+0x10>
 8016be8:	6801      	ldr	r1, [r0, #0]
 8016bea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8016bee:	6001      	str	r1, [r0, #0]
 8016bf0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8016bf2:	bf00      	nop
 8016bf4:	e000ed88 	.word	0xe000ed88

08016bf8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8016bf8:	b480      	push	{r7}
 8016bfa:	b085      	sub	sp, #20
 8016bfc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8016bfe:	f3ef 8305 	mrs	r3, IPSR
 8016c02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8016c04:	68fb      	ldr	r3, [r7, #12]
 8016c06:	2b0f      	cmp	r3, #15
 8016c08:	d914      	bls.n	8016c34 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8016c0a:	4a17      	ldr	r2, [pc, #92]	; (8016c68 <vPortValidateInterruptPriority+0x70>)
 8016c0c:	68fb      	ldr	r3, [r7, #12]
 8016c0e:	4413      	add	r3, r2
 8016c10:	781b      	ldrb	r3, [r3, #0]
 8016c12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8016c14:	4b15      	ldr	r3, [pc, #84]	; (8016c6c <vPortValidateInterruptPriority+0x74>)
 8016c16:	781b      	ldrb	r3, [r3, #0]
 8016c18:	7afa      	ldrb	r2, [r7, #11]
 8016c1a:	429a      	cmp	r2, r3
 8016c1c:	d20a      	bcs.n	8016c34 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8016c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c22:	f383 8811 	msr	BASEPRI, r3
 8016c26:	f3bf 8f6f 	isb	sy
 8016c2a:	f3bf 8f4f 	dsb	sy
 8016c2e:	607b      	str	r3, [r7, #4]
}
 8016c30:	bf00      	nop
 8016c32:	e7fe      	b.n	8016c32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8016c34:	4b0e      	ldr	r3, [pc, #56]	; (8016c70 <vPortValidateInterruptPriority+0x78>)
 8016c36:	681b      	ldr	r3, [r3, #0]
 8016c38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8016c3c:	4b0d      	ldr	r3, [pc, #52]	; (8016c74 <vPortValidateInterruptPriority+0x7c>)
 8016c3e:	681b      	ldr	r3, [r3, #0]
 8016c40:	429a      	cmp	r2, r3
 8016c42:	d90a      	bls.n	8016c5a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8016c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c48:	f383 8811 	msr	BASEPRI, r3
 8016c4c:	f3bf 8f6f 	isb	sy
 8016c50:	f3bf 8f4f 	dsb	sy
 8016c54:	603b      	str	r3, [r7, #0]
}
 8016c56:	bf00      	nop
 8016c58:	e7fe      	b.n	8016c58 <vPortValidateInterruptPriority+0x60>
	}
 8016c5a:	bf00      	nop
 8016c5c:	3714      	adds	r7, #20
 8016c5e:	46bd      	mov	sp, r7
 8016c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c64:	4770      	bx	lr
 8016c66:	bf00      	nop
 8016c68:	e000e3f0 	.word	0xe000e3f0
 8016c6c:	20003ab8 	.word	0x20003ab8
 8016c70:	e000ed0c 	.word	0xe000ed0c
 8016c74:	20003abc 	.word	0x20003abc

08016c78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8016c78:	b580      	push	{r7, lr}
 8016c7a:	b08a      	sub	sp, #40	; 0x28
 8016c7c:	af00      	add	r7, sp, #0
 8016c7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8016c80:	2300      	movs	r3, #0
 8016c82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8016c84:	f7fe ffbc 	bl	8015c00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8016c88:	4b5b      	ldr	r3, [pc, #364]	; (8016df8 <pvPortMalloc+0x180>)
 8016c8a:	681b      	ldr	r3, [r3, #0]
 8016c8c:	2b00      	cmp	r3, #0
 8016c8e:	d101      	bne.n	8016c94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8016c90:	f000 f920 	bl	8016ed4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8016c94:	4b59      	ldr	r3, [pc, #356]	; (8016dfc <pvPortMalloc+0x184>)
 8016c96:	681a      	ldr	r2, [r3, #0]
 8016c98:	687b      	ldr	r3, [r7, #4]
 8016c9a:	4013      	ands	r3, r2
 8016c9c:	2b00      	cmp	r3, #0
 8016c9e:	f040 8093 	bne.w	8016dc8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8016ca2:	687b      	ldr	r3, [r7, #4]
 8016ca4:	2b00      	cmp	r3, #0
 8016ca6:	d01d      	beq.n	8016ce4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8016ca8:	2208      	movs	r2, #8
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	4413      	add	r3, r2
 8016cae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8016cb0:	687b      	ldr	r3, [r7, #4]
 8016cb2:	f003 0307 	and.w	r3, r3, #7
 8016cb6:	2b00      	cmp	r3, #0
 8016cb8:	d014      	beq.n	8016ce4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8016cba:	687b      	ldr	r3, [r7, #4]
 8016cbc:	f023 0307 	bic.w	r3, r3, #7
 8016cc0:	3308      	adds	r3, #8
 8016cc2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016cc4:	687b      	ldr	r3, [r7, #4]
 8016cc6:	f003 0307 	and.w	r3, r3, #7
 8016cca:	2b00      	cmp	r3, #0
 8016ccc:	d00a      	beq.n	8016ce4 <pvPortMalloc+0x6c>
	__asm volatile
 8016cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016cd2:	f383 8811 	msr	BASEPRI, r3
 8016cd6:	f3bf 8f6f 	isb	sy
 8016cda:	f3bf 8f4f 	dsb	sy
 8016cde:	617b      	str	r3, [r7, #20]
}
 8016ce0:	bf00      	nop
 8016ce2:	e7fe      	b.n	8016ce2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8016ce4:	687b      	ldr	r3, [r7, #4]
 8016ce6:	2b00      	cmp	r3, #0
 8016ce8:	d06e      	beq.n	8016dc8 <pvPortMalloc+0x150>
 8016cea:	4b45      	ldr	r3, [pc, #276]	; (8016e00 <pvPortMalloc+0x188>)
 8016cec:	681b      	ldr	r3, [r3, #0]
 8016cee:	687a      	ldr	r2, [r7, #4]
 8016cf0:	429a      	cmp	r2, r3
 8016cf2:	d869      	bhi.n	8016dc8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8016cf4:	4b43      	ldr	r3, [pc, #268]	; (8016e04 <pvPortMalloc+0x18c>)
 8016cf6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8016cf8:	4b42      	ldr	r3, [pc, #264]	; (8016e04 <pvPortMalloc+0x18c>)
 8016cfa:	681b      	ldr	r3, [r3, #0]
 8016cfc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016cfe:	e004      	b.n	8016d0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8016d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8016d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d06:	681b      	ldr	r3, [r3, #0]
 8016d08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d0c:	685b      	ldr	r3, [r3, #4]
 8016d0e:	687a      	ldr	r2, [r7, #4]
 8016d10:	429a      	cmp	r2, r3
 8016d12:	d903      	bls.n	8016d1c <pvPortMalloc+0xa4>
 8016d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d16:	681b      	ldr	r3, [r3, #0]
 8016d18:	2b00      	cmp	r3, #0
 8016d1a:	d1f1      	bne.n	8016d00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8016d1c:	4b36      	ldr	r3, [pc, #216]	; (8016df8 <pvPortMalloc+0x180>)
 8016d1e:	681b      	ldr	r3, [r3, #0]
 8016d20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016d22:	429a      	cmp	r2, r3
 8016d24:	d050      	beq.n	8016dc8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8016d26:	6a3b      	ldr	r3, [r7, #32]
 8016d28:	681b      	ldr	r3, [r3, #0]
 8016d2a:	2208      	movs	r2, #8
 8016d2c:	4413      	add	r3, r2
 8016d2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8016d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d32:	681a      	ldr	r2, [r3, #0]
 8016d34:	6a3b      	ldr	r3, [r7, #32]
 8016d36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8016d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d3a:	685a      	ldr	r2, [r3, #4]
 8016d3c:	687b      	ldr	r3, [r7, #4]
 8016d3e:	1ad2      	subs	r2, r2, r3
 8016d40:	2308      	movs	r3, #8
 8016d42:	005b      	lsls	r3, r3, #1
 8016d44:	429a      	cmp	r2, r3
 8016d46:	d91f      	bls.n	8016d88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8016d48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016d4a:	687b      	ldr	r3, [r7, #4]
 8016d4c:	4413      	add	r3, r2
 8016d4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016d50:	69bb      	ldr	r3, [r7, #24]
 8016d52:	f003 0307 	and.w	r3, r3, #7
 8016d56:	2b00      	cmp	r3, #0
 8016d58:	d00a      	beq.n	8016d70 <pvPortMalloc+0xf8>
	__asm volatile
 8016d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016d5e:	f383 8811 	msr	BASEPRI, r3
 8016d62:	f3bf 8f6f 	isb	sy
 8016d66:	f3bf 8f4f 	dsb	sy
 8016d6a:	613b      	str	r3, [r7, #16]
}
 8016d6c:	bf00      	nop
 8016d6e:	e7fe      	b.n	8016d6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8016d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d72:	685a      	ldr	r2, [r3, #4]
 8016d74:	687b      	ldr	r3, [r7, #4]
 8016d76:	1ad2      	subs	r2, r2, r3
 8016d78:	69bb      	ldr	r3, [r7, #24]
 8016d7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8016d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d7e:	687a      	ldr	r2, [r7, #4]
 8016d80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8016d82:	69b8      	ldr	r0, [r7, #24]
 8016d84:	f000 f908 	bl	8016f98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8016d88:	4b1d      	ldr	r3, [pc, #116]	; (8016e00 <pvPortMalloc+0x188>)
 8016d8a:	681a      	ldr	r2, [r3, #0]
 8016d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d8e:	685b      	ldr	r3, [r3, #4]
 8016d90:	1ad3      	subs	r3, r2, r3
 8016d92:	4a1b      	ldr	r2, [pc, #108]	; (8016e00 <pvPortMalloc+0x188>)
 8016d94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8016d96:	4b1a      	ldr	r3, [pc, #104]	; (8016e00 <pvPortMalloc+0x188>)
 8016d98:	681a      	ldr	r2, [r3, #0]
 8016d9a:	4b1b      	ldr	r3, [pc, #108]	; (8016e08 <pvPortMalloc+0x190>)
 8016d9c:	681b      	ldr	r3, [r3, #0]
 8016d9e:	429a      	cmp	r2, r3
 8016da0:	d203      	bcs.n	8016daa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8016da2:	4b17      	ldr	r3, [pc, #92]	; (8016e00 <pvPortMalloc+0x188>)
 8016da4:	681b      	ldr	r3, [r3, #0]
 8016da6:	4a18      	ldr	r2, [pc, #96]	; (8016e08 <pvPortMalloc+0x190>)
 8016da8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8016daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016dac:	685a      	ldr	r2, [r3, #4]
 8016dae:	4b13      	ldr	r3, [pc, #76]	; (8016dfc <pvPortMalloc+0x184>)
 8016db0:	681b      	ldr	r3, [r3, #0]
 8016db2:	431a      	orrs	r2, r3
 8016db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016db6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8016db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016dba:	2200      	movs	r2, #0
 8016dbc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8016dbe:	4b13      	ldr	r3, [pc, #76]	; (8016e0c <pvPortMalloc+0x194>)
 8016dc0:	681b      	ldr	r3, [r3, #0]
 8016dc2:	3301      	adds	r3, #1
 8016dc4:	4a11      	ldr	r2, [pc, #68]	; (8016e0c <pvPortMalloc+0x194>)
 8016dc6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8016dc8:	f7fe ff28 	bl	8015c1c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8016dcc:	69fb      	ldr	r3, [r7, #28]
 8016dce:	f003 0307 	and.w	r3, r3, #7
 8016dd2:	2b00      	cmp	r3, #0
 8016dd4:	d00a      	beq.n	8016dec <pvPortMalloc+0x174>
	__asm volatile
 8016dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016dda:	f383 8811 	msr	BASEPRI, r3
 8016dde:	f3bf 8f6f 	isb	sy
 8016de2:	f3bf 8f4f 	dsb	sy
 8016de6:	60fb      	str	r3, [r7, #12]
}
 8016de8:	bf00      	nop
 8016dea:	e7fe      	b.n	8016dea <pvPortMalloc+0x172>
	return pvReturn;
 8016dec:	69fb      	ldr	r3, [r7, #28]
}
 8016dee:	4618      	mov	r0, r3
 8016df0:	3728      	adds	r7, #40	; 0x28
 8016df2:	46bd      	mov	sp, r7
 8016df4:	bd80      	pop	{r7, pc}
 8016df6:	bf00      	nop
 8016df8:	200076c8 	.word	0x200076c8
 8016dfc:	200076dc 	.word	0x200076dc
 8016e00:	200076cc 	.word	0x200076cc
 8016e04:	200076c0 	.word	0x200076c0
 8016e08:	200076d0 	.word	0x200076d0
 8016e0c:	200076d4 	.word	0x200076d4

08016e10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8016e10:	b580      	push	{r7, lr}
 8016e12:	b086      	sub	sp, #24
 8016e14:	af00      	add	r7, sp, #0
 8016e16:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8016e18:	687b      	ldr	r3, [r7, #4]
 8016e1a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8016e1c:	687b      	ldr	r3, [r7, #4]
 8016e1e:	2b00      	cmp	r3, #0
 8016e20:	d04d      	beq.n	8016ebe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8016e22:	2308      	movs	r3, #8
 8016e24:	425b      	negs	r3, r3
 8016e26:	697a      	ldr	r2, [r7, #20]
 8016e28:	4413      	add	r3, r2
 8016e2a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8016e2c:	697b      	ldr	r3, [r7, #20]
 8016e2e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8016e30:	693b      	ldr	r3, [r7, #16]
 8016e32:	685a      	ldr	r2, [r3, #4]
 8016e34:	4b24      	ldr	r3, [pc, #144]	; (8016ec8 <vPortFree+0xb8>)
 8016e36:	681b      	ldr	r3, [r3, #0]
 8016e38:	4013      	ands	r3, r2
 8016e3a:	2b00      	cmp	r3, #0
 8016e3c:	d10a      	bne.n	8016e54 <vPortFree+0x44>
	__asm volatile
 8016e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016e42:	f383 8811 	msr	BASEPRI, r3
 8016e46:	f3bf 8f6f 	isb	sy
 8016e4a:	f3bf 8f4f 	dsb	sy
 8016e4e:	60fb      	str	r3, [r7, #12]
}
 8016e50:	bf00      	nop
 8016e52:	e7fe      	b.n	8016e52 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8016e54:	693b      	ldr	r3, [r7, #16]
 8016e56:	681b      	ldr	r3, [r3, #0]
 8016e58:	2b00      	cmp	r3, #0
 8016e5a:	d00a      	beq.n	8016e72 <vPortFree+0x62>
	__asm volatile
 8016e5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016e60:	f383 8811 	msr	BASEPRI, r3
 8016e64:	f3bf 8f6f 	isb	sy
 8016e68:	f3bf 8f4f 	dsb	sy
 8016e6c:	60bb      	str	r3, [r7, #8]
}
 8016e6e:	bf00      	nop
 8016e70:	e7fe      	b.n	8016e70 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8016e72:	693b      	ldr	r3, [r7, #16]
 8016e74:	685a      	ldr	r2, [r3, #4]
 8016e76:	4b14      	ldr	r3, [pc, #80]	; (8016ec8 <vPortFree+0xb8>)
 8016e78:	681b      	ldr	r3, [r3, #0]
 8016e7a:	4013      	ands	r3, r2
 8016e7c:	2b00      	cmp	r3, #0
 8016e7e:	d01e      	beq.n	8016ebe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8016e80:	693b      	ldr	r3, [r7, #16]
 8016e82:	681b      	ldr	r3, [r3, #0]
 8016e84:	2b00      	cmp	r3, #0
 8016e86:	d11a      	bne.n	8016ebe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8016e88:	693b      	ldr	r3, [r7, #16]
 8016e8a:	685a      	ldr	r2, [r3, #4]
 8016e8c:	4b0e      	ldr	r3, [pc, #56]	; (8016ec8 <vPortFree+0xb8>)
 8016e8e:	681b      	ldr	r3, [r3, #0]
 8016e90:	43db      	mvns	r3, r3
 8016e92:	401a      	ands	r2, r3
 8016e94:	693b      	ldr	r3, [r7, #16]
 8016e96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8016e98:	f7fe feb2 	bl	8015c00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8016e9c:	693b      	ldr	r3, [r7, #16]
 8016e9e:	685a      	ldr	r2, [r3, #4]
 8016ea0:	4b0a      	ldr	r3, [pc, #40]	; (8016ecc <vPortFree+0xbc>)
 8016ea2:	681b      	ldr	r3, [r3, #0]
 8016ea4:	4413      	add	r3, r2
 8016ea6:	4a09      	ldr	r2, [pc, #36]	; (8016ecc <vPortFree+0xbc>)
 8016ea8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8016eaa:	6938      	ldr	r0, [r7, #16]
 8016eac:	f000 f874 	bl	8016f98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8016eb0:	4b07      	ldr	r3, [pc, #28]	; (8016ed0 <vPortFree+0xc0>)
 8016eb2:	681b      	ldr	r3, [r3, #0]
 8016eb4:	3301      	adds	r3, #1
 8016eb6:	4a06      	ldr	r2, [pc, #24]	; (8016ed0 <vPortFree+0xc0>)
 8016eb8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8016eba:	f7fe feaf 	bl	8015c1c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8016ebe:	bf00      	nop
 8016ec0:	3718      	adds	r7, #24
 8016ec2:	46bd      	mov	sp, r7
 8016ec4:	bd80      	pop	{r7, pc}
 8016ec6:	bf00      	nop
 8016ec8:	200076dc 	.word	0x200076dc
 8016ecc:	200076cc 	.word	0x200076cc
 8016ed0:	200076d8 	.word	0x200076d8

08016ed4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8016ed4:	b480      	push	{r7}
 8016ed6:	b085      	sub	sp, #20
 8016ed8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8016eda:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8016ede:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8016ee0:	4b27      	ldr	r3, [pc, #156]	; (8016f80 <prvHeapInit+0xac>)
 8016ee2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8016ee4:	68fb      	ldr	r3, [r7, #12]
 8016ee6:	f003 0307 	and.w	r3, r3, #7
 8016eea:	2b00      	cmp	r3, #0
 8016eec:	d00c      	beq.n	8016f08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8016eee:	68fb      	ldr	r3, [r7, #12]
 8016ef0:	3307      	adds	r3, #7
 8016ef2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016ef4:	68fb      	ldr	r3, [r7, #12]
 8016ef6:	f023 0307 	bic.w	r3, r3, #7
 8016efa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8016efc:	68ba      	ldr	r2, [r7, #8]
 8016efe:	68fb      	ldr	r3, [r7, #12]
 8016f00:	1ad3      	subs	r3, r2, r3
 8016f02:	4a1f      	ldr	r2, [pc, #124]	; (8016f80 <prvHeapInit+0xac>)
 8016f04:	4413      	add	r3, r2
 8016f06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8016f08:	68fb      	ldr	r3, [r7, #12]
 8016f0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8016f0c:	4a1d      	ldr	r2, [pc, #116]	; (8016f84 <prvHeapInit+0xb0>)
 8016f0e:	687b      	ldr	r3, [r7, #4]
 8016f10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8016f12:	4b1c      	ldr	r3, [pc, #112]	; (8016f84 <prvHeapInit+0xb0>)
 8016f14:	2200      	movs	r2, #0
 8016f16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8016f18:	687b      	ldr	r3, [r7, #4]
 8016f1a:	68ba      	ldr	r2, [r7, #8]
 8016f1c:	4413      	add	r3, r2
 8016f1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8016f20:	2208      	movs	r2, #8
 8016f22:	68fb      	ldr	r3, [r7, #12]
 8016f24:	1a9b      	subs	r3, r3, r2
 8016f26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016f28:	68fb      	ldr	r3, [r7, #12]
 8016f2a:	f023 0307 	bic.w	r3, r3, #7
 8016f2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8016f30:	68fb      	ldr	r3, [r7, #12]
 8016f32:	4a15      	ldr	r2, [pc, #84]	; (8016f88 <prvHeapInit+0xb4>)
 8016f34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8016f36:	4b14      	ldr	r3, [pc, #80]	; (8016f88 <prvHeapInit+0xb4>)
 8016f38:	681b      	ldr	r3, [r3, #0]
 8016f3a:	2200      	movs	r2, #0
 8016f3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8016f3e:	4b12      	ldr	r3, [pc, #72]	; (8016f88 <prvHeapInit+0xb4>)
 8016f40:	681b      	ldr	r3, [r3, #0]
 8016f42:	2200      	movs	r2, #0
 8016f44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8016f46:	687b      	ldr	r3, [r7, #4]
 8016f48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8016f4a:	683b      	ldr	r3, [r7, #0]
 8016f4c:	68fa      	ldr	r2, [r7, #12]
 8016f4e:	1ad2      	subs	r2, r2, r3
 8016f50:	683b      	ldr	r3, [r7, #0]
 8016f52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8016f54:	4b0c      	ldr	r3, [pc, #48]	; (8016f88 <prvHeapInit+0xb4>)
 8016f56:	681a      	ldr	r2, [r3, #0]
 8016f58:	683b      	ldr	r3, [r7, #0]
 8016f5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016f5c:	683b      	ldr	r3, [r7, #0]
 8016f5e:	685b      	ldr	r3, [r3, #4]
 8016f60:	4a0a      	ldr	r2, [pc, #40]	; (8016f8c <prvHeapInit+0xb8>)
 8016f62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016f64:	683b      	ldr	r3, [r7, #0]
 8016f66:	685b      	ldr	r3, [r3, #4]
 8016f68:	4a09      	ldr	r2, [pc, #36]	; (8016f90 <prvHeapInit+0xbc>)
 8016f6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8016f6c:	4b09      	ldr	r3, [pc, #36]	; (8016f94 <prvHeapInit+0xc0>)
 8016f6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8016f72:	601a      	str	r2, [r3, #0]
}
 8016f74:	bf00      	nop
 8016f76:	3714      	adds	r7, #20
 8016f78:	46bd      	mov	sp, r7
 8016f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f7e:	4770      	bx	lr
 8016f80:	20003ac0 	.word	0x20003ac0
 8016f84:	200076c0 	.word	0x200076c0
 8016f88:	200076c8 	.word	0x200076c8
 8016f8c:	200076d0 	.word	0x200076d0
 8016f90:	200076cc 	.word	0x200076cc
 8016f94:	200076dc 	.word	0x200076dc

08016f98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8016f98:	b480      	push	{r7}
 8016f9a:	b085      	sub	sp, #20
 8016f9c:	af00      	add	r7, sp, #0
 8016f9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8016fa0:	4b28      	ldr	r3, [pc, #160]	; (8017044 <prvInsertBlockIntoFreeList+0xac>)
 8016fa2:	60fb      	str	r3, [r7, #12]
 8016fa4:	e002      	b.n	8016fac <prvInsertBlockIntoFreeList+0x14>
 8016fa6:	68fb      	ldr	r3, [r7, #12]
 8016fa8:	681b      	ldr	r3, [r3, #0]
 8016faa:	60fb      	str	r3, [r7, #12]
 8016fac:	68fb      	ldr	r3, [r7, #12]
 8016fae:	681b      	ldr	r3, [r3, #0]
 8016fb0:	687a      	ldr	r2, [r7, #4]
 8016fb2:	429a      	cmp	r2, r3
 8016fb4:	d8f7      	bhi.n	8016fa6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8016fb6:	68fb      	ldr	r3, [r7, #12]
 8016fb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8016fba:	68fb      	ldr	r3, [r7, #12]
 8016fbc:	685b      	ldr	r3, [r3, #4]
 8016fbe:	68ba      	ldr	r2, [r7, #8]
 8016fc0:	4413      	add	r3, r2
 8016fc2:	687a      	ldr	r2, [r7, #4]
 8016fc4:	429a      	cmp	r2, r3
 8016fc6:	d108      	bne.n	8016fda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8016fc8:	68fb      	ldr	r3, [r7, #12]
 8016fca:	685a      	ldr	r2, [r3, #4]
 8016fcc:	687b      	ldr	r3, [r7, #4]
 8016fce:	685b      	ldr	r3, [r3, #4]
 8016fd0:	441a      	add	r2, r3
 8016fd2:	68fb      	ldr	r3, [r7, #12]
 8016fd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8016fd6:	68fb      	ldr	r3, [r7, #12]
 8016fd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8016fda:	687b      	ldr	r3, [r7, #4]
 8016fdc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8016fde:	687b      	ldr	r3, [r7, #4]
 8016fe0:	685b      	ldr	r3, [r3, #4]
 8016fe2:	68ba      	ldr	r2, [r7, #8]
 8016fe4:	441a      	add	r2, r3
 8016fe6:	68fb      	ldr	r3, [r7, #12]
 8016fe8:	681b      	ldr	r3, [r3, #0]
 8016fea:	429a      	cmp	r2, r3
 8016fec:	d118      	bne.n	8017020 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8016fee:	68fb      	ldr	r3, [r7, #12]
 8016ff0:	681a      	ldr	r2, [r3, #0]
 8016ff2:	4b15      	ldr	r3, [pc, #84]	; (8017048 <prvInsertBlockIntoFreeList+0xb0>)
 8016ff4:	681b      	ldr	r3, [r3, #0]
 8016ff6:	429a      	cmp	r2, r3
 8016ff8:	d00d      	beq.n	8017016 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8016ffa:	687b      	ldr	r3, [r7, #4]
 8016ffc:	685a      	ldr	r2, [r3, #4]
 8016ffe:	68fb      	ldr	r3, [r7, #12]
 8017000:	681b      	ldr	r3, [r3, #0]
 8017002:	685b      	ldr	r3, [r3, #4]
 8017004:	441a      	add	r2, r3
 8017006:	687b      	ldr	r3, [r7, #4]
 8017008:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801700a:	68fb      	ldr	r3, [r7, #12]
 801700c:	681b      	ldr	r3, [r3, #0]
 801700e:	681a      	ldr	r2, [r3, #0]
 8017010:	687b      	ldr	r3, [r7, #4]
 8017012:	601a      	str	r2, [r3, #0]
 8017014:	e008      	b.n	8017028 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8017016:	4b0c      	ldr	r3, [pc, #48]	; (8017048 <prvInsertBlockIntoFreeList+0xb0>)
 8017018:	681a      	ldr	r2, [r3, #0]
 801701a:	687b      	ldr	r3, [r7, #4]
 801701c:	601a      	str	r2, [r3, #0]
 801701e:	e003      	b.n	8017028 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017020:	68fb      	ldr	r3, [r7, #12]
 8017022:	681a      	ldr	r2, [r3, #0]
 8017024:	687b      	ldr	r3, [r7, #4]
 8017026:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017028:	68fa      	ldr	r2, [r7, #12]
 801702a:	687b      	ldr	r3, [r7, #4]
 801702c:	429a      	cmp	r2, r3
 801702e:	d002      	beq.n	8017036 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017030:	68fb      	ldr	r3, [r7, #12]
 8017032:	687a      	ldr	r2, [r7, #4]
 8017034:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017036:	bf00      	nop
 8017038:	3714      	adds	r7, #20
 801703a:	46bd      	mov	sp, r7
 801703c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017040:	4770      	bx	lr
 8017042:	bf00      	nop
 8017044:	200076c0 	.word	0x200076c0
 8017048:	200076c8 	.word	0x200076c8

0801704c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801704c:	b580      	push	{r7, lr}
 801704e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8017050:	2200      	movs	r2, #0
 8017052:	4912      	ldr	r1, [pc, #72]	; (801709c <MX_USB_DEVICE_Init+0x50>)
 8017054:	4812      	ldr	r0, [pc, #72]	; (80170a0 <MX_USB_DEVICE_Init+0x54>)
 8017056:	f7f8 fb80 	bl	800f75a <USBD_Init>
 801705a:	4603      	mov	r3, r0
 801705c:	2b00      	cmp	r3, #0
 801705e:	d001      	beq.n	8017064 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017060:	f7eb f9d8 	bl	8002414 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 8017064:	490f      	ldr	r1, [pc, #60]	; (80170a4 <MX_USB_DEVICE_Init+0x58>)
 8017066:	480e      	ldr	r0, [pc, #56]	; (80170a0 <MX_USB_DEVICE_Init+0x54>)
 8017068:	f7f8 fba7 	bl	800f7ba <USBD_RegisterClass>
 801706c:	4603      	mov	r3, r0
 801706e:	2b00      	cmp	r3, #0
 8017070:	d001      	beq.n	8017076 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017072:	f7eb f9cf 	bl	8002414 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 8017076:	490c      	ldr	r1, [pc, #48]	; (80170a8 <MX_USB_DEVICE_Init+0x5c>)
 8017078:	4809      	ldr	r0, [pc, #36]	; (80170a0 <MX_USB_DEVICE_Init+0x54>)
 801707a:	f7f6 fe51 	bl	800dd20 <USBD_MSC_RegisterStorage>
 801707e:	4603      	mov	r3, r0
 8017080:	2b00      	cmp	r3, #0
 8017082:	d001      	beq.n	8017088 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017084:	f7eb f9c6 	bl	8002414 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8017088:	4805      	ldr	r0, [pc, #20]	; (80170a0 <MX_USB_DEVICE_Init+0x54>)
 801708a:	f7f8 fbcc 	bl	800f826 <USBD_Start>
 801708e:	4603      	mov	r3, r0
 8017090:	2b00      	cmp	r3, #0
 8017092:	d001      	beq.n	8017098 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017094:	f7eb f9be 	bl	8002414 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017098:	bf00      	nop
 801709a:	bd80      	pop	{r7, pc}
 801709c:	200000c0 	.word	0x200000c0
 80170a0:	200076e0 	.word	0x200076e0
 80170a4:	20000014 	.word	0x20000014
 80170a8:	20000120 	.word	0x20000120

080170ac <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80170ac:	b480      	push	{r7}
 80170ae:	b083      	sub	sp, #12
 80170b0:	af00      	add	r7, sp, #0
 80170b2:	4603      	mov	r3, r0
 80170b4:	6039      	str	r1, [r7, #0]
 80170b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80170b8:	683b      	ldr	r3, [r7, #0]
 80170ba:	2212      	movs	r2, #18
 80170bc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80170be:	4b03      	ldr	r3, [pc, #12]	; (80170cc <USBD_FS_DeviceDescriptor+0x20>)
}
 80170c0:	4618      	mov	r0, r3
 80170c2:	370c      	adds	r7, #12
 80170c4:	46bd      	mov	sp, r7
 80170c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170ca:	4770      	bx	lr
 80170cc:	200000e0 	.word	0x200000e0

080170d0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80170d0:	b480      	push	{r7}
 80170d2:	b083      	sub	sp, #12
 80170d4:	af00      	add	r7, sp, #0
 80170d6:	4603      	mov	r3, r0
 80170d8:	6039      	str	r1, [r7, #0]
 80170da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80170dc:	683b      	ldr	r3, [r7, #0]
 80170de:	2204      	movs	r2, #4
 80170e0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80170e2:	4b03      	ldr	r3, [pc, #12]	; (80170f0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80170e4:	4618      	mov	r0, r3
 80170e6:	370c      	adds	r7, #12
 80170e8:	46bd      	mov	sp, r7
 80170ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170ee:	4770      	bx	lr
 80170f0:	20000100 	.word	0x20000100

080170f4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80170f4:	b580      	push	{r7, lr}
 80170f6:	b082      	sub	sp, #8
 80170f8:	af00      	add	r7, sp, #0
 80170fa:	4603      	mov	r3, r0
 80170fc:	6039      	str	r1, [r7, #0]
 80170fe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017100:	79fb      	ldrb	r3, [r7, #7]
 8017102:	2b00      	cmp	r3, #0
 8017104:	d105      	bne.n	8017112 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017106:	683a      	ldr	r2, [r7, #0]
 8017108:	4907      	ldr	r1, [pc, #28]	; (8017128 <USBD_FS_ProductStrDescriptor+0x34>)
 801710a:	4808      	ldr	r0, [pc, #32]	; (801712c <USBD_FS_ProductStrDescriptor+0x38>)
 801710c:	f7f9 fd62 	bl	8010bd4 <USBD_GetString>
 8017110:	e004      	b.n	801711c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017112:	683a      	ldr	r2, [r7, #0]
 8017114:	4904      	ldr	r1, [pc, #16]	; (8017128 <USBD_FS_ProductStrDescriptor+0x34>)
 8017116:	4805      	ldr	r0, [pc, #20]	; (801712c <USBD_FS_ProductStrDescriptor+0x38>)
 8017118:	f7f9 fd5c 	bl	8010bd4 <USBD_GetString>
  }
  return USBD_StrDesc;
 801711c:	4b02      	ldr	r3, [pc, #8]	; (8017128 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801711e:	4618      	mov	r0, r3
 8017120:	3708      	adds	r7, #8
 8017122:	46bd      	mov	sp, r7
 8017124:	bd80      	pop	{r7, pc}
 8017126:	bf00      	nop
 8017128:	200079bc 	.word	0x200079bc
 801712c:	0801d2c4 	.word	0x0801d2c4

08017130 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017130:	b580      	push	{r7, lr}
 8017132:	b082      	sub	sp, #8
 8017134:	af00      	add	r7, sp, #0
 8017136:	4603      	mov	r3, r0
 8017138:	6039      	str	r1, [r7, #0]
 801713a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801713c:	683a      	ldr	r2, [r7, #0]
 801713e:	4904      	ldr	r1, [pc, #16]	; (8017150 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8017140:	4804      	ldr	r0, [pc, #16]	; (8017154 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8017142:	f7f9 fd47 	bl	8010bd4 <USBD_GetString>
  return USBD_StrDesc;
 8017146:	4b02      	ldr	r3, [pc, #8]	; (8017150 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8017148:	4618      	mov	r0, r3
 801714a:	3708      	adds	r7, #8
 801714c:	46bd      	mov	sp, r7
 801714e:	bd80      	pop	{r7, pc}
 8017150:	200079bc 	.word	0x200079bc
 8017154:	0801d2d8 	.word	0x0801d2d8

08017158 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017158:	b580      	push	{r7, lr}
 801715a:	b082      	sub	sp, #8
 801715c:	af00      	add	r7, sp, #0
 801715e:	4603      	mov	r3, r0
 8017160:	6039      	str	r1, [r7, #0]
 8017162:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017164:	683b      	ldr	r3, [r7, #0]
 8017166:	221a      	movs	r2, #26
 8017168:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801716a:	f000 f855 	bl	8017218 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801716e:	4b02      	ldr	r3, [pc, #8]	; (8017178 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8017170:	4618      	mov	r0, r3
 8017172:	3708      	adds	r7, #8
 8017174:	46bd      	mov	sp, r7
 8017176:	bd80      	pop	{r7, pc}
 8017178:	20000104 	.word	0x20000104

0801717c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801717c:	b580      	push	{r7, lr}
 801717e:	b082      	sub	sp, #8
 8017180:	af00      	add	r7, sp, #0
 8017182:	4603      	mov	r3, r0
 8017184:	6039      	str	r1, [r7, #0]
 8017186:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017188:	79fb      	ldrb	r3, [r7, #7]
 801718a:	2b00      	cmp	r3, #0
 801718c:	d105      	bne.n	801719a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801718e:	683a      	ldr	r2, [r7, #0]
 8017190:	4907      	ldr	r1, [pc, #28]	; (80171b0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8017192:	4808      	ldr	r0, [pc, #32]	; (80171b4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8017194:	f7f9 fd1e 	bl	8010bd4 <USBD_GetString>
 8017198:	e004      	b.n	80171a4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801719a:	683a      	ldr	r2, [r7, #0]
 801719c:	4904      	ldr	r1, [pc, #16]	; (80171b0 <USBD_FS_ConfigStrDescriptor+0x34>)
 801719e:	4805      	ldr	r0, [pc, #20]	; (80171b4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80171a0:	f7f9 fd18 	bl	8010bd4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80171a4:	4b02      	ldr	r3, [pc, #8]	; (80171b0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80171a6:	4618      	mov	r0, r3
 80171a8:	3708      	adds	r7, #8
 80171aa:	46bd      	mov	sp, r7
 80171ac:	bd80      	pop	{r7, pc}
 80171ae:	bf00      	nop
 80171b0:	200079bc 	.word	0x200079bc
 80171b4:	0801d2ec 	.word	0x0801d2ec

080171b8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80171b8:	b580      	push	{r7, lr}
 80171ba:	b082      	sub	sp, #8
 80171bc:	af00      	add	r7, sp, #0
 80171be:	4603      	mov	r3, r0
 80171c0:	6039      	str	r1, [r7, #0]
 80171c2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80171c4:	79fb      	ldrb	r3, [r7, #7]
 80171c6:	2b00      	cmp	r3, #0
 80171c8:	d105      	bne.n	80171d6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80171ca:	683a      	ldr	r2, [r7, #0]
 80171cc:	4907      	ldr	r1, [pc, #28]	; (80171ec <USBD_FS_InterfaceStrDescriptor+0x34>)
 80171ce:	4808      	ldr	r0, [pc, #32]	; (80171f0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80171d0:	f7f9 fd00 	bl	8010bd4 <USBD_GetString>
 80171d4:	e004      	b.n	80171e0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80171d6:	683a      	ldr	r2, [r7, #0]
 80171d8:	4904      	ldr	r1, [pc, #16]	; (80171ec <USBD_FS_InterfaceStrDescriptor+0x34>)
 80171da:	4805      	ldr	r0, [pc, #20]	; (80171f0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80171dc:	f7f9 fcfa 	bl	8010bd4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80171e0:	4b02      	ldr	r3, [pc, #8]	; (80171ec <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80171e2:	4618      	mov	r0, r3
 80171e4:	3708      	adds	r7, #8
 80171e6:	46bd      	mov	sp, r7
 80171e8:	bd80      	pop	{r7, pc}
 80171ea:	bf00      	nop
 80171ec:	200079bc 	.word	0x200079bc
 80171f0:	0801d2f8 	.word	0x0801d2f8

080171f4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80171f4:	b480      	push	{r7}
 80171f6:	b083      	sub	sp, #12
 80171f8:	af00      	add	r7, sp, #0
 80171fa:	4603      	mov	r3, r0
 80171fc:	6039      	str	r1, [r7, #0]
 80171fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8017200:	683b      	ldr	r3, [r7, #0]
 8017202:	220c      	movs	r2, #12
 8017204:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8017206:	4b03      	ldr	r3, [pc, #12]	; (8017214 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8017208:	4618      	mov	r0, r3
 801720a:	370c      	adds	r7, #12
 801720c:	46bd      	mov	sp, r7
 801720e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017212:	4770      	bx	lr
 8017214:	200000f4 	.word	0x200000f4

08017218 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017218:	b580      	push	{r7, lr}
 801721a:	b084      	sub	sp, #16
 801721c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801721e:	4b0f      	ldr	r3, [pc, #60]	; (801725c <Get_SerialNum+0x44>)
 8017220:	681b      	ldr	r3, [r3, #0]
 8017222:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017224:	4b0e      	ldr	r3, [pc, #56]	; (8017260 <Get_SerialNum+0x48>)
 8017226:	681b      	ldr	r3, [r3, #0]
 8017228:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801722a:	4b0e      	ldr	r3, [pc, #56]	; (8017264 <Get_SerialNum+0x4c>)
 801722c:	681b      	ldr	r3, [r3, #0]
 801722e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017230:	68fa      	ldr	r2, [r7, #12]
 8017232:	687b      	ldr	r3, [r7, #4]
 8017234:	4413      	add	r3, r2
 8017236:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017238:	68fb      	ldr	r3, [r7, #12]
 801723a:	2b00      	cmp	r3, #0
 801723c:	d009      	beq.n	8017252 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801723e:	2208      	movs	r2, #8
 8017240:	4909      	ldr	r1, [pc, #36]	; (8017268 <Get_SerialNum+0x50>)
 8017242:	68f8      	ldr	r0, [r7, #12]
 8017244:	f000 f814 	bl	8017270 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017248:	2204      	movs	r2, #4
 801724a:	4908      	ldr	r1, [pc, #32]	; (801726c <Get_SerialNum+0x54>)
 801724c:	68b8      	ldr	r0, [r7, #8]
 801724e:	f000 f80f 	bl	8017270 <IntToUnicode>
  }
}
 8017252:	bf00      	nop
 8017254:	3710      	adds	r7, #16
 8017256:	46bd      	mov	sp, r7
 8017258:	bd80      	pop	{r7, pc}
 801725a:	bf00      	nop
 801725c:	1fff7a10 	.word	0x1fff7a10
 8017260:	1fff7a14 	.word	0x1fff7a14
 8017264:	1fff7a18 	.word	0x1fff7a18
 8017268:	20000106 	.word	0x20000106
 801726c:	20000116 	.word	0x20000116

08017270 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017270:	b480      	push	{r7}
 8017272:	b087      	sub	sp, #28
 8017274:	af00      	add	r7, sp, #0
 8017276:	60f8      	str	r0, [r7, #12]
 8017278:	60b9      	str	r1, [r7, #8]
 801727a:	4613      	mov	r3, r2
 801727c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801727e:	2300      	movs	r3, #0
 8017280:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8017282:	2300      	movs	r3, #0
 8017284:	75fb      	strb	r3, [r7, #23]
 8017286:	e027      	b.n	80172d8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017288:	68fb      	ldr	r3, [r7, #12]
 801728a:	0f1b      	lsrs	r3, r3, #28
 801728c:	2b09      	cmp	r3, #9
 801728e:	d80b      	bhi.n	80172a8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017290:	68fb      	ldr	r3, [r7, #12]
 8017292:	0f1b      	lsrs	r3, r3, #28
 8017294:	b2da      	uxtb	r2, r3
 8017296:	7dfb      	ldrb	r3, [r7, #23]
 8017298:	005b      	lsls	r3, r3, #1
 801729a:	4619      	mov	r1, r3
 801729c:	68bb      	ldr	r3, [r7, #8]
 801729e:	440b      	add	r3, r1
 80172a0:	3230      	adds	r2, #48	; 0x30
 80172a2:	b2d2      	uxtb	r2, r2
 80172a4:	701a      	strb	r2, [r3, #0]
 80172a6:	e00a      	b.n	80172be <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80172a8:	68fb      	ldr	r3, [r7, #12]
 80172aa:	0f1b      	lsrs	r3, r3, #28
 80172ac:	b2da      	uxtb	r2, r3
 80172ae:	7dfb      	ldrb	r3, [r7, #23]
 80172b0:	005b      	lsls	r3, r3, #1
 80172b2:	4619      	mov	r1, r3
 80172b4:	68bb      	ldr	r3, [r7, #8]
 80172b6:	440b      	add	r3, r1
 80172b8:	3237      	adds	r2, #55	; 0x37
 80172ba:	b2d2      	uxtb	r2, r2
 80172bc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80172be:	68fb      	ldr	r3, [r7, #12]
 80172c0:	011b      	lsls	r3, r3, #4
 80172c2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80172c4:	7dfb      	ldrb	r3, [r7, #23]
 80172c6:	005b      	lsls	r3, r3, #1
 80172c8:	3301      	adds	r3, #1
 80172ca:	68ba      	ldr	r2, [r7, #8]
 80172cc:	4413      	add	r3, r2
 80172ce:	2200      	movs	r2, #0
 80172d0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80172d2:	7dfb      	ldrb	r3, [r7, #23]
 80172d4:	3301      	adds	r3, #1
 80172d6:	75fb      	strb	r3, [r7, #23]
 80172d8:	7dfa      	ldrb	r2, [r7, #23]
 80172da:	79fb      	ldrb	r3, [r7, #7]
 80172dc:	429a      	cmp	r2, r3
 80172de:	d3d3      	bcc.n	8017288 <IntToUnicode+0x18>
  }
}
 80172e0:	bf00      	nop
 80172e2:	bf00      	nop
 80172e4:	371c      	adds	r7, #28
 80172e6:	46bd      	mov	sp, r7
 80172e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172ec:	4770      	bx	lr

080172ee <STORAGE_Init_FS>:
  * @brief  Initializes the storage unit (medium) over USB FS IP
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 80172ee:	b480      	push	{r7}
 80172f0:	b083      	sub	sp, #12
 80172f2:	af00      	add	r7, sp, #0
 80172f4:	4603      	mov	r3, r0
 80172f6:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
	UNUSED(lun);

	return (USBD_OK);
 80172f8:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 80172fa:	4618      	mov	r0, r3
 80172fc:	370c      	adds	r7, #12
 80172fe:	46bd      	mov	sp, r7
 8017300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017304:	4770      	bx	lr
	...

08017308 <STORAGE_GetCapacity_FS>:
  * @param  block_num: Number of total block number.
  * @param  block_size: Block size.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 8017308:	b580      	push	{r7, lr}
 801730a:	b08e      	sub	sp, #56	; 0x38
 801730c:	af00      	add	r7, sp, #0
 801730e:	4603      	mov	r3, r0
 8017310:	60b9      	str	r1, [r7, #8]
 8017312:	607a      	str	r2, [r7, #4]
 8017314:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
	HAL_SD_CardInfoTypeDef info;
	int8_t ret = -1;
 8017316:	23ff      	movs	r3, #255	; 0xff
 8017318:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	HAL_SD_GetCardInfo(&hsd, &info);
 801731c:	f107 0314 	add.w	r3, r7, #20
 8017320:	4619      	mov	r1, r3
 8017322:	480a      	ldr	r0, [pc, #40]	; (801734c <STORAGE_GetCapacity_FS+0x44>)
 8017324:	f7f2 fac2 	bl	80098ac <HAL_SD_GetCardInfo>

	*block_num = info.LogBlockNbr - 1;
 8017328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801732a:	1e5a      	subs	r2, r3, #1
 801732c:	68bb      	ldr	r3, [r7, #8]
 801732e:	601a      	str	r2, [r3, #0]
	*block_size = info.LogBlockSize;
 8017330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017332:	b29a      	uxth	r2, r3
 8017334:	687b      	ldr	r3, [r7, #4]
 8017336:	801a      	strh	r2, [r3, #0]
	ret = 0;
 8017338:	2300      	movs	r3, #0
 801733a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	return ret;
 801733e:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
  /* USER CODE END 3 */
}
 8017342:	4618      	mov	r0, r3
 8017344:	3738      	adds	r7, #56	; 0x38
 8017346:	46bd      	mov	sp, r7
 8017348:	bd80      	pop	{r7, pc}
 801734a:	bf00      	nop
 801734c:	20002f70 	.word	0x20002f70

08017350 <STORAGE_IsReady_FS>:
  * @brief   Checks whether the medium is ready.
  * @param  lun:  Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 8017350:	b480      	push	{r7}
 8017352:	b083      	sub	sp, #12
 8017354:	af00      	add	r7, sp, #0
 8017356:	4603      	mov	r3, r0
 8017358:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
	UNUSED(lun);

	return (USBD_OK);
 801735a:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801735c:	4618      	mov	r0, r3
 801735e:	370c      	adds	r7, #12
 8017360:	46bd      	mov	sp, r7
 8017362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017366:	4770      	bx	lr

08017368 <STORAGE_IsWriteProtected_FS>:
  * @brief  Checks whether the medium is write protected.
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 8017368:	b480      	push	{r7}
 801736a:	b083      	sub	sp, #12
 801736c:	af00      	add	r7, sp, #0
 801736e:	4603      	mov	r3, r0
 8017370:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
	UNUSED(lun);

	return (USBD_OK);
 8017372:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017374:	4618      	mov	r0, r3
 8017376:	370c      	adds	r7, #12
 8017378:	46bd      	mov	sp, r7
 801737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801737e:	4770      	bx	lr

08017380 <STORAGE_Read_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8017380:	b580      	push	{r7, lr}
 8017382:	b088      	sub	sp, #32
 8017384:	af02      	add	r7, sp, #8
 8017386:	60b9      	str	r1, [r7, #8]
 8017388:	607a      	str	r2, [r7, #4]
 801738a:	461a      	mov	r2, r3
 801738c:	4603      	mov	r3, r0
 801738e:	73fb      	strb	r3, [r7, #15]
 8017390:	4613      	mov	r3, r2
 8017392:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
	int8_t ret = -1;
 8017394:	23ff      	movs	r3, #255	; 0xff
 8017396:	75fb      	strb	r3, [r7, #23]

	HAL_SD_ReadBlocks(&hsd, buf, blk_addr, blk_len, HAL_MAX_DELAY);
 8017398:	89bb      	ldrh	r3, [r7, #12]
 801739a:	f04f 32ff 	mov.w	r2, #4294967295
 801739e:	9200      	str	r2, [sp, #0]
 80173a0:	687a      	ldr	r2, [r7, #4]
 80173a2:	68b9      	ldr	r1, [r7, #8]
 80173a4:	4808      	ldr	r0, [pc, #32]	; (80173c8 <STORAGE_Read_FS+0x48>)
 80173a6:	f7f1 fa37 	bl	8008818 <HAL_SD_ReadBlocks>

	/* Wait until SD card is ready to use for new operation */
	while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER)
 80173aa:	bf00      	nop
 80173ac:	4806      	ldr	r0, [pc, #24]	; (80173c8 <STORAGE_Read_FS+0x48>)
 80173ae:	f7f2 faa9 	bl	8009904 <HAL_SD_GetCardState>
 80173b2:	4603      	mov	r3, r0
 80173b4:	2b04      	cmp	r3, #4
 80173b6:	d1f9      	bne.n	80173ac <STORAGE_Read_FS+0x2c>
	{
	}
	ret = 0;
 80173b8:	2300      	movs	r3, #0
 80173ba:	75fb      	strb	r3, [r7, #23]
	return ret;
 80173bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
  /* USER CODE END 6 */
}
 80173c0:	4618      	mov	r0, r3
 80173c2:	3718      	adds	r7, #24
 80173c4:	46bd      	mov	sp, r7
 80173c6:	bd80      	pop	{r7, pc}
 80173c8:	20002f70 	.word	0x20002f70

080173cc <STORAGE_Write_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 80173cc:	b580      	push	{r7, lr}
 80173ce:	b088      	sub	sp, #32
 80173d0:	af02      	add	r7, sp, #8
 80173d2:	60b9      	str	r1, [r7, #8]
 80173d4:	607a      	str	r2, [r7, #4]
 80173d6:	461a      	mov	r2, r3
 80173d8:	4603      	mov	r3, r0
 80173da:	73fb      	strb	r3, [r7, #15]
 80173dc:	4613      	mov	r3, r2
 80173de:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
	int8_t ret = -1;
 80173e0:	23ff      	movs	r3, #255	; 0xff
 80173e2:	75fb      	strb	r3, [r7, #23]

	HAL_SD_WriteBlocks(&hsd, buf, blk_addr, blk_len, HAL_MAX_DELAY);
 80173e4:	89bb      	ldrh	r3, [r7, #12]
 80173e6:	f04f 32ff 	mov.w	r2, #4294967295
 80173ea:	9200      	str	r2, [sp, #0]
 80173ec:	687a      	ldr	r2, [r7, #4]
 80173ee:	68b9      	ldr	r1, [r7, #8]
 80173f0:	4808      	ldr	r0, [pc, #32]	; (8017414 <STORAGE_Write_FS+0x48>)
 80173f2:	f7f1 fbef 	bl	8008bd4 <HAL_SD_WriteBlocks>

	/* Wait until SD card is ready to use for new operation */
	while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER)
 80173f6:	bf00      	nop
 80173f8:	4806      	ldr	r0, [pc, #24]	; (8017414 <STORAGE_Write_FS+0x48>)
 80173fa:	f7f2 fa83 	bl	8009904 <HAL_SD_GetCardState>
 80173fe:	4603      	mov	r3, r0
 8017400:	2b04      	cmp	r3, #4
 8017402:	d1f9      	bne.n	80173f8 <STORAGE_Write_FS+0x2c>
	{
	}
	ret = 0;
 8017404:	2300      	movs	r3, #0
 8017406:	75fb      	strb	r3, [r7, #23]
	return ret;
 8017408:	f997 3017 	ldrsb.w	r3, [r7, #23]
  /* USER CODE END 7 */
}
 801740c:	4618      	mov	r0, r3
 801740e:	3718      	adds	r7, #24
 8017410:	46bd      	mov	sp, r7
 8017412:	bd80      	pop	{r7, pc}
 8017414:	20002f70 	.word	0x20002f70

08017418 <STORAGE_GetMaxLun_FS>:
  * @brief  Returns the Max Supported LUNs.
  * @param  None
  * @retval Lun(s) number.
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 8017418:	b480      	push	{r7}
 801741a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
	return (STORAGE_LUN_NBR - 1);
 801741c:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 801741e:	4618      	mov	r0, r3
 8017420:	46bd      	mov	sp, r7
 8017422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017426:	4770      	bx	lr

08017428 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8017428:	b580      	push	{r7, lr}
 801742a:	b0a0      	sub	sp, #128	; 0x80
 801742c:	af00      	add	r7, sp, #0
 801742e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017430:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8017434:	2200      	movs	r2, #0
 8017436:	601a      	str	r2, [r3, #0]
 8017438:	605a      	str	r2, [r3, #4]
 801743a:	609a      	str	r2, [r3, #8]
 801743c:	60da      	str	r2, [r3, #12]
 801743e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017440:	f107 0310 	add.w	r3, r7, #16
 8017444:	225c      	movs	r2, #92	; 0x5c
 8017446:	2100      	movs	r1, #0
 8017448:	4618      	mov	r0, r3
 801744a:	f001 fd19 	bl	8018e80 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801744e:	687b      	ldr	r3, [r7, #4]
 8017450:	681b      	ldr	r3, [r3, #0]
 8017452:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8017456:	d149      	bne.n	80174ec <HAL_PCD_MspInit+0xc4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8017458:	f44f 7380 	mov.w	r3, #256	; 0x100
 801745c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 801745e:	2300      	movs	r3, #0
 8017460:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017462:	f107 0310 	add.w	r3, r7, #16
 8017466:	4618      	mov	r0, r3
 8017468:	f7f0 f930 	bl	80076cc <HAL_RCCEx_PeriphCLKConfig>
 801746c:	4603      	mov	r3, r0
 801746e:	2b00      	cmp	r3, #0
 8017470:	d001      	beq.n	8017476 <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8017472:	f7ea ffcf 	bl	8002414 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017476:	2300      	movs	r3, #0
 8017478:	60fb      	str	r3, [r7, #12]
 801747a:	4b1e      	ldr	r3, [pc, #120]	; (80174f4 <HAL_PCD_MspInit+0xcc>)
 801747c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801747e:	4a1d      	ldr	r2, [pc, #116]	; (80174f4 <HAL_PCD_MspInit+0xcc>)
 8017480:	f043 0301 	orr.w	r3, r3, #1
 8017484:	6313      	str	r3, [r2, #48]	; 0x30
 8017486:	4b1b      	ldr	r3, [pc, #108]	; (80174f4 <HAL_PCD_MspInit+0xcc>)
 8017488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801748a:	f003 0301 	and.w	r3, r3, #1
 801748e:	60fb      	str	r3, [r7, #12]
 8017490:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8017492:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8017496:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017498:	2302      	movs	r3, #2
 801749a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801749c:	2300      	movs	r3, #0
 801749e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80174a0:	2303      	movs	r3, #3
 80174a2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80174a4:	230a      	movs	r3, #10
 80174a6:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80174a8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80174ac:	4619      	mov	r1, r3
 80174ae:	4812      	ldr	r0, [pc, #72]	; (80174f8 <HAL_PCD_MspInit+0xd0>)
 80174b0:	f7ed fdb8 	bl	8005024 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80174b4:	4b0f      	ldr	r3, [pc, #60]	; (80174f4 <HAL_PCD_MspInit+0xcc>)
 80174b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80174b8:	4a0e      	ldr	r2, [pc, #56]	; (80174f4 <HAL_PCD_MspInit+0xcc>)
 80174ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80174be:	6353      	str	r3, [r2, #52]	; 0x34
 80174c0:	2300      	movs	r3, #0
 80174c2:	60bb      	str	r3, [r7, #8]
 80174c4:	4b0b      	ldr	r3, [pc, #44]	; (80174f4 <HAL_PCD_MspInit+0xcc>)
 80174c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80174c8:	4a0a      	ldr	r2, [pc, #40]	; (80174f4 <HAL_PCD_MspInit+0xcc>)
 80174ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80174ce:	6453      	str	r3, [r2, #68]	; 0x44
 80174d0:	4b08      	ldr	r3, [pc, #32]	; (80174f4 <HAL_PCD_MspInit+0xcc>)
 80174d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80174d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80174d8:	60bb      	str	r3, [r7, #8]
 80174da:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80174dc:	2200      	movs	r2, #0
 80174de:	2105      	movs	r1, #5
 80174e0:	2043      	movs	r0, #67	; 0x43
 80174e2:	f7ed f967 	bl	80047b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80174e6:	2043      	movs	r0, #67	; 0x43
 80174e8:	f7ed f980 	bl	80047ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80174ec:	bf00      	nop
 80174ee:	3780      	adds	r7, #128	; 0x80
 80174f0:	46bd      	mov	sp, r7
 80174f2:	bd80      	pop	{r7, pc}
 80174f4:	40023800 	.word	0x40023800
 80174f8:	40020000 	.word	0x40020000

080174fc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80174fc:	b580      	push	{r7, lr}
 80174fe:	b082      	sub	sp, #8
 8017500:	af00      	add	r7, sp, #0
 8017502:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8017504:	687b      	ldr	r3, [r7, #4]
 8017506:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 801750a:	687b      	ldr	r3, [r7, #4]
 801750c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8017510:	4619      	mov	r1, r3
 8017512:	4610      	mov	r0, r2
 8017514:	f7f8 f9d4 	bl	800f8c0 <USBD_LL_SetupStage>
}
 8017518:	bf00      	nop
 801751a:	3708      	adds	r7, #8
 801751c:	46bd      	mov	sp, r7
 801751e:	bd80      	pop	{r7, pc}

08017520 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017520:	b580      	push	{r7, lr}
 8017522:	b082      	sub	sp, #8
 8017524:	af00      	add	r7, sp, #0
 8017526:	6078      	str	r0, [r7, #4]
 8017528:	460b      	mov	r3, r1
 801752a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801752c:	687b      	ldr	r3, [r7, #4]
 801752e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8017532:	78fa      	ldrb	r2, [r7, #3]
 8017534:	6879      	ldr	r1, [r7, #4]
 8017536:	4613      	mov	r3, r2
 8017538:	00db      	lsls	r3, r3, #3
 801753a:	4413      	add	r3, r2
 801753c:	009b      	lsls	r3, r3, #2
 801753e:	440b      	add	r3, r1
 8017540:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8017544:	681a      	ldr	r2, [r3, #0]
 8017546:	78fb      	ldrb	r3, [r7, #3]
 8017548:	4619      	mov	r1, r3
 801754a:	f7f8 fa0e 	bl	800f96a <USBD_LL_DataOutStage>
}
 801754e:	bf00      	nop
 8017550:	3708      	adds	r7, #8
 8017552:	46bd      	mov	sp, r7
 8017554:	bd80      	pop	{r7, pc}

08017556 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017556:	b580      	push	{r7, lr}
 8017558:	b082      	sub	sp, #8
 801755a:	af00      	add	r7, sp, #0
 801755c:	6078      	str	r0, [r7, #4]
 801755e:	460b      	mov	r3, r1
 8017560:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8017562:	687b      	ldr	r3, [r7, #4]
 8017564:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8017568:	78fa      	ldrb	r2, [r7, #3]
 801756a:	6879      	ldr	r1, [r7, #4]
 801756c:	4613      	mov	r3, r2
 801756e:	00db      	lsls	r3, r3, #3
 8017570:	4413      	add	r3, r2
 8017572:	009b      	lsls	r3, r3, #2
 8017574:	440b      	add	r3, r1
 8017576:	334c      	adds	r3, #76	; 0x4c
 8017578:	681a      	ldr	r2, [r3, #0]
 801757a:	78fb      	ldrb	r3, [r7, #3]
 801757c:	4619      	mov	r1, r3
 801757e:	f7f8 faa7 	bl	800fad0 <USBD_LL_DataInStage>
}
 8017582:	bf00      	nop
 8017584:	3708      	adds	r7, #8
 8017586:	46bd      	mov	sp, r7
 8017588:	bd80      	pop	{r7, pc}

0801758a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801758a:	b580      	push	{r7, lr}
 801758c:	b082      	sub	sp, #8
 801758e:	af00      	add	r7, sp, #0
 8017590:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8017592:	687b      	ldr	r3, [r7, #4]
 8017594:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017598:	4618      	mov	r0, r3
 801759a:	f7f8 fbdb 	bl	800fd54 <USBD_LL_SOF>
}
 801759e:	bf00      	nop
 80175a0:	3708      	adds	r7, #8
 80175a2:	46bd      	mov	sp, r7
 80175a4:	bd80      	pop	{r7, pc}

080175a6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80175a6:	b580      	push	{r7, lr}
 80175a8:	b084      	sub	sp, #16
 80175aa:	af00      	add	r7, sp, #0
 80175ac:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80175ae:	2301      	movs	r3, #1
 80175b0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80175b2:	687b      	ldr	r3, [r7, #4]
 80175b4:	68db      	ldr	r3, [r3, #12]
 80175b6:	2b00      	cmp	r3, #0
 80175b8:	d102      	bne.n	80175c0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80175ba:	2300      	movs	r3, #0
 80175bc:	73fb      	strb	r3, [r7, #15]
 80175be:	e008      	b.n	80175d2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80175c0:	687b      	ldr	r3, [r7, #4]
 80175c2:	68db      	ldr	r3, [r3, #12]
 80175c4:	2b02      	cmp	r3, #2
 80175c6:	d102      	bne.n	80175ce <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80175c8:	2301      	movs	r3, #1
 80175ca:	73fb      	strb	r3, [r7, #15]
 80175cc:	e001      	b.n	80175d2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80175ce:	f7ea ff21 	bl	8002414 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80175d8:	7bfa      	ldrb	r2, [r7, #15]
 80175da:	4611      	mov	r1, r2
 80175dc:	4618      	mov	r0, r3
 80175de:	f7f8 fb7b 	bl	800fcd8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80175e2:	687b      	ldr	r3, [r7, #4]
 80175e4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80175e8:	4618      	mov	r0, r3
 80175ea:	f7f8 fb23 	bl	800fc34 <USBD_LL_Reset>
}
 80175ee:	bf00      	nop
 80175f0:	3710      	adds	r7, #16
 80175f2:	46bd      	mov	sp, r7
 80175f4:	bd80      	pop	{r7, pc}
	...

080175f8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80175f8:	b580      	push	{r7, lr}
 80175fa:	b082      	sub	sp, #8
 80175fc:	af00      	add	r7, sp, #0
 80175fe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017606:	4618      	mov	r0, r3
 8017608:	f7f8 fb76 	bl	800fcf8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801760c:	687b      	ldr	r3, [r7, #4]
 801760e:	681b      	ldr	r3, [r3, #0]
 8017610:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8017614:	681b      	ldr	r3, [r3, #0]
 8017616:	687a      	ldr	r2, [r7, #4]
 8017618:	6812      	ldr	r2, [r2, #0]
 801761a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801761e:	f043 0301 	orr.w	r3, r3, #1
 8017622:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
	if (hpcd->Init.low_power_enable)
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	6a1b      	ldr	r3, [r3, #32]
 8017628:	2b00      	cmp	r3, #0
 801762a:	d005      	beq.n	8017638 <HAL_PCD_SuspendCallback+0x40>
	{
		/* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
		SCB->SCR |= (uint32_t) ((uint32_t) (SCB_SCR_SLEEPDEEP_Msk
 801762c:	4b04      	ldr	r3, [pc, #16]	; (8017640 <HAL_PCD_SuspendCallback+0x48>)
 801762e:	691b      	ldr	r3, [r3, #16]
 8017630:	4a03      	ldr	r2, [pc, #12]	; (8017640 <HAL_PCD_SuspendCallback+0x48>)
 8017632:	f043 0306 	orr.w	r3, r3, #6
 8017636:	6113      	str	r3, [r2, #16]
				| SCB_SCR_SLEEPONEXIT_Msk));
	}
  /* USER CODE END 2 */
}
 8017638:	bf00      	nop
 801763a:	3708      	adds	r7, #8
 801763c:	46bd      	mov	sp, r7
 801763e:	bd80      	pop	{r7, pc}
 8017640:	e000ed00 	.word	0xe000ed00

08017644 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017644:	b580      	push	{r7, lr}
 8017646:	b082      	sub	sp, #8
 8017648:	af00      	add	r7, sp, #0
 801764a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801764c:	687b      	ldr	r3, [r7, #4]
 801764e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017652:	4618      	mov	r0, r3
 8017654:	f7f8 fb66 	bl	800fd24 <USBD_LL_Resume>
}
 8017658:	bf00      	nop
 801765a:	3708      	adds	r7, #8
 801765c:	46bd      	mov	sp, r7
 801765e:	bd80      	pop	{r7, pc}

08017660 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017660:	b580      	push	{r7, lr}
 8017662:	b082      	sub	sp, #8
 8017664:	af00      	add	r7, sp, #0
 8017666:	6078      	str	r0, [r7, #4]
 8017668:	460b      	mov	r3, r1
 801766a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801766c:	687b      	ldr	r3, [r7, #4]
 801766e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017672:	78fa      	ldrb	r2, [r7, #3]
 8017674:	4611      	mov	r1, r2
 8017676:	4618      	mov	r0, r3
 8017678:	f7f8 fbbe 	bl	800fdf8 <USBD_LL_IsoOUTIncomplete>
}
 801767c:	bf00      	nop
 801767e:	3708      	adds	r7, #8
 8017680:	46bd      	mov	sp, r7
 8017682:	bd80      	pop	{r7, pc}

08017684 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017684:	b580      	push	{r7, lr}
 8017686:	b082      	sub	sp, #8
 8017688:	af00      	add	r7, sp, #0
 801768a:	6078      	str	r0, [r7, #4]
 801768c:	460b      	mov	r3, r1
 801768e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017690:	687b      	ldr	r3, [r7, #4]
 8017692:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017696:	78fa      	ldrb	r2, [r7, #3]
 8017698:	4611      	mov	r1, r2
 801769a:	4618      	mov	r0, r3
 801769c:	f7f8 fb7a 	bl	800fd94 <USBD_LL_IsoINIncomplete>
}
 80176a0:	bf00      	nop
 80176a2:	3708      	adds	r7, #8
 80176a4:	46bd      	mov	sp, r7
 80176a6:	bd80      	pop	{r7, pc}

080176a8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80176a8:	b580      	push	{r7, lr}
 80176aa:	b082      	sub	sp, #8
 80176ac:	af00      	add	r7, sp, #0
 80176ae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80176b0:	687b      	ldr	r3, [r7, #4]
 80176b2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80176b6:	4618      	mov	r0, r3
 80176b8:	f7f8 fbd0 	bl	800fe5c <USBD_LL_DevConnected>
}
 80176bc:	bf00      	nop
 80176be:	3708      	adds	r7, #8
 80176c0:	46bd      	mov	sp, r7
 80176c2:	bd80      	pop	{r7, pc}

080176c4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80176c4:	b580      	push	{r7, lr}
 80176c6:	b082      	sub	sp, #8
 80176c8:	af00      	add	r7, sp, #0
 80176ca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80176cc:	687b      	ldr	r3, [r7, #4]
 80176ce:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80176d2:	4618      	mov	r0, r3
 80176d4:	f7f8 fbcd 	bl	800fe72 <USBD_LL_DevDisconnected>
}
 80176d8:	bf00      	nop
 80176da:	3708      	adds	r7, #8
 80176dc:	46bd      	mov	sp, r7
 80176de:	bd80      	pop	{r7, pc}

080176e0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80176e0:	b580      	push	{r7, lr}
 80176e2:	b082      	sub	sp, #8
 80176e4:	af00      	add	r7, sp, #0
 80176e6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80176e8:	687b      	ldr	r3, [r7, #4]
 80176ea:	781b      	ldrb	r3, [r3, #0]
 80176ec:	2b00      	cmp	r3, #0
 80176ee:	d13c      	bne.n	801776a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80176f0:	4a20      	ldr	r2, [pc, #128]	; (8017774 <USBD_LL_Init+0x94>)
 80176f2:	687b      	ldr	r3, [r7, #4]
 80176f4:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 80176f8:	687b      	ldr	r3, [r7, #4]
 80176fa:	4a1e      	ldr	r2, [pc, #120]	; (8017774 <USBD_LL_Init+0x94>)
 80176fc:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8017700:	4b1c      	ldr	r3, [pc, #112]	; (8017774 <USBD_LL_Init+0x94>)
 8017702:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8017706:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8017708:	4b1a      	ldr	r3, [pc, #104]	; (8017774 <USBD_LL_Init+0x94>)
 801770a:	2206      	movs	r2, #6
 801770c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801770e:	4b19      	ldr	r3, [pc, #100]	; (8017774 <USBD_LL_Init+0x94>)
 8017710:	2202      	movs	r2, #2
 8017712:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8017714:	4b17      	ldr	r3, [pc, #92]	; (8017774 <USBD_LL_Init+0x94>)
 8017716:	2200      	movs	r2, #0
 8017718:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801771a:	4b16      	ldr	r3, [pc, #88]	; (8017774 <USBD_LL_Init+0x94>)
 801771c:	2202      	movs	r2, #2
 801771e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8017720:	4b14      	ldr	r3, [pc, #80]	; (8017774 <USBD_LL_Init+0x94>)
 8017722:	2200      	movs	r2, #0
 8017724:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8017726:	4b13      	ldr	r3, [pc, #76]	; (8017774 <USBD_LL_Init+0x94>)
 8017728:	2200      	movs	r2, #0
 801772a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801772c:	4b11      	ldr	r3, [pc, #68]	; (8017774 <USBD_LL_Init+0x94>)
 801772e:	2200      	movs	r2, #0
 8017730:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8017732:	4b10      	ldr	r3, [pc, #64]	; (8017774 <USBD_LL_Init+0x94>)
 8017734:	2200      	movs	r2, #0
 8017736:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8017738:	4b0e      	ldr	r3, [pc, #56]	; (8017774 <USBD_LL_Init+0x94>)
 801773a:	2200      	movs	r2, #0
 801773c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801773e:	480d      	ldr	r0, [pc, #52]	; (8017774 <USBD_LL_Init+0x94>)
 8017740:	f7ee fb95 	bl	8005e6e <HAL_PCD_Init>
 8017744:	4603      	mov	r3, r0
 8017746:	2b00      	cmp	r3, #0
 8017748:	d001      	beq.n	801774e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 801774a:	f7ea fe63 	bl	8002414 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801774e:	2180      	movs	r1, #128	; 0x80
 8017750:	4808      	ldr	r0, [pc, #32]	; (8017774 <USBD_LL_Init+0x94>)
 8017752:	f7ef fe4e 	bl	80073f2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8017756:	2240      	movs	r2, #64	; 0x40
 8017758:	2100      	movs	r1, #0
 801775a:	4806      	ldr	r0, [pc, #24]	; (8017774 <USBD_LL_Init+0x94>)
 801775c:	f7ef fe02 	bl	8007364 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8017760:	2280      	movs	r2, #128	; 0x80
 8017762:	2101      	movs	r1, #1
 8017764:	4803      	ldr	r0, [pc, #12]	; (8017774 <USBD_LL_Init+0x94>)
 8017766:	f7ef fdfd 	bl	8007364 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801776a:	2300      	movs	r3, #0
}
 801776c:	4618      	mov	r0, r3
 801776e:	3708      	adds	r7, #8
 8017770:	46bd      	mov	sp, r7
 8017772:	bd80      	pop	{r7, pc}
 8017774:	20007bbc 	.word	0x20007bbc

08017778 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017778:	b580      	push	{r7, lr}
 801777a:	b084      	sub	sp, #16
 801777c:	af00      	add	r7, sp, #0
 801777e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017780:	2300      	movs	r3, #0
 8017782:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017784:	2300      	movs	r3, #0
 8017786:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017788:	687b      	ldr	r3, [r7, #4]
 801778a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801778e:	4618      	mov	r0, r3
 8017790:	f7ee fc91 	bl	80060b6 <HAL_PCD_Start>
 8017794:	4603      	mov	r3, r0
 8017796:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017798:	7bfb      	ldrb	r3, [r7, #15]
 801779a:	4618      	mov	r0, r3
 801779c:	f000 f9b0 	bl	8017b00 <USBD_Get_USB_Status>
 80177a0:	4603      	mov	r3, r0
 80177a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80177a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80177a6:	4618      	mov	r0, r3
 80177a8:	3710      	adds	r7, #16
 80177aa:	46bd      	mov	sp, r7
 80177ac:	bd80      	pop	{r7, pc}

080177ae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80177ae:	b580      	push	{r7, lr}
 80177b0:	b084      	sub	sp, #16
 80177b2:	af00      	add	r7, sp, #0
 80177b4:	6078      	str	r0, [r7, #4]
 80177b6:	4608      	mov	r0, r1
 80177b8:	4611      	mov	r1, r2
 80177ba:	461a      	mov	r2, r3
 80177bc:	4603      	mov	r3, r0
 80177be:	70fb      	strb	r3, [r7, #3]
 80177c0:	460b      	mov	r3, r1
 80177c2:	70bb      	strb	r3, [r7, #2]
 80177c4:	4613      	mov	r3, r2
 80177c6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80177c8:	2300      	movs	r3, #0
 80177ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80177cc:	2300      	movs	r3, #0
 80177ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80177d0:	687b      	ldr	r3, [r7, #4]
 80177d2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80177d6:	78bb      	ldrb	r3, [r7, #2]
 80177d8:	883a      	ldrh	r2, [r7, #0]
 80177da:	78f9      	ldrb	r1, [r7, #3]
 80177dc:	f7ef f98f 	bl	8006afe <HAL_PCD_EP_Open>
 80177e0:	4603      	mov	r3, r0
 80177e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80177e4:	7bfb      	ldrb	r3, [r7, #15]
 80177e6:	4618      	mov	r0, r3
 80177e8:	f000 f98a 	bl	8017b00 <USBD_Get_USB_Status>
 80177ec:	4603      	mov	r3, r0
 80177ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80177f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80177f2:	4618      	mov	r0, r3
 80177f4:	3710      	adds	r7, #16
 80177f6:	46bd      	mov	sp, r7
 80177f8:	bd80      	pop	{r7, pc}

080177fa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80177fa:	b580      	push	{r7, lr}
 80177fc:	b084      	sub	sp, #16
 80177fe:	af00      	add	r7, sp, #0
 8017800:	6078      	str	r0, [r7, #4]
 8017802:	460b      	mov	r3, r1
 8017804:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017806:	2300      	movs	r3, #0
 8017808:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801780a:	2300      	movs	r3, #0
 801780c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801780e:	687b      	ldr	r3, [r7, #4]
 8017810:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017814:	78fa      	ldrb	r2, [r7, #3]
 8017816:	4611      	mov	r1, r2
 8017818:	4618      	mov	r0, r3
 801781a:	f7ef f9d8 	bl	8006bce <HAL_PCD_EP_Close>
 801781e:	4603      	mov	r3, r0
 8017820:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017822:	7bfb      	ldrb	r3, [r7, #15]
 8017824:	4618      	mov	r0, r3
 8017826:	f000 f96b 	bl	8017b00 <USBD_Get_USB_Status>
 801782a:	4603      	mov	r3, r0
 801782c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801782e:	7bbb      	ldrb	r3, [r7, #14]
}
 8017830:	4618      	mov	r0, r3
 8017832:	3710      	adds	r7, #16
 8017834:	46bd      	mov	sp, r7
 8017836:	bd80      	pop	{r7, pc}

08017838 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017838:	b580      	push	{r7, lr}
 801783a:	b084      	sub	sp, #16
 801783c:	af00      	add	r7, sp, #0
 801783e:	6078      	str	r0, [r7, #4]
 8017840:	460b      	mov	r3, r1
 8017842:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017844:	2300      	movs	r3, #0
 8017846:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017848:	2300      	movs	r3, #0
 801784a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 801784c:	687b      	ldr	r3, [r7, #4]
 801784e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017852:	78fa      	ldrb	r2, [r7, #3]
 8017854:	4611      	mov	r1, r2
 8017856:	4618      	mov	r0, r3
 8017858:	f7ef fb9b 	bl	8006f92 <HAL_PCD_EP_Flush>
 801785c:	4603      	mov	r3, r0
 801785e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017860:	7bfb      	ldrb	r3, [r7, #15]
 8017862:	4618      	mov	r0, r3
 8017864:	f000 f94c 	bl	8017b00 <USBD_Get_USB_Status>
 8017868:	4603      	mov	r3, r0
 801786a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801786c:	7bbb      	ldrb	r3, [r7, #14]
}
 801786e:	4618      	mov	r0, r3
 8017870:	3710      	adds	r7, #16
 8017872:	46bd      	mov	sp, r7
 8017874:	bd80      	pop	{r7, pc}

08017876 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017876:	b580      	push	{r7, lr}
 8017878:	b084      	sub	sp, #16
 801787a:	af00      	add	r7, sp, #0
 801787c:	6078      	str	r0, [r7, #4]
 801787e:	460b      	mov	r3, r1
 8017880:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017882:	2300      	movs	r3, #0
 8017884:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017886:	2300      	movs	r3, #0
 8017888:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801788a:	687b      	ldr	r3, [r7, #4]
 801788c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017890:	78fa      	ldrb	r2, [r7, #3]
 8017892:	4611      	mov	r1, r2
 8017894:	4618      	mov	r0, r3
 8017896:	f7ef fa91 	bl	8006dbc <HAL_PCD_EP_SetStall>
 801789a:	4603      	mov	r3, r0
 801789c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801789e:	7bfb      	ldrb	r3, [r7, #15]
 80178a0:	4618      	mov	r0, r3
 80178a2:	f000 f92d 	bl	8017b00 <USBD_Get_USB_Status>
 80178a6:	4603      	mov	r3, r0
 80178a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80178aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80178ac:	4618      	mov	r0, r3
 80178ae:	3710      	adds	r7, #16
 80178b0:	46bd      	mov	sp, r7
 80178b2:	bd80      	pop	{r7, pc}

080178b4 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80178b4:	b580      	push	{r7, lr}
 80178b6:	b084      	sub	sp, #16
 80178b8:	af00      	add	r7, sp, #0
 80178ba:	6078      	str	r0, [r7, #4]
 80178bc:	460b      	mov	r3, r1
 80178be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80178c0:	2300      	movs	r3, #0
 80178c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80178c4:	2300      	movs	r3, #0
 80178c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80178c8:	687b      	ldr	r3, [r7, #4]
 80178ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80178ce:	78fa      	ldrb	r2, [r7, #3]
 80178d0:	4611      	mov	r1, r2
 80178d2:	4618      	mov	r0, r3
 80178d4:	f7ef fad6 	bl	8006e84 <HAL_PCD_EP_ClrStall>
 80178d8:	4603      	mov	r3, r0
 80178da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80178dc:	7bfb      	ldrb	r3, [r7, #15]
 80178de:	4618      	mov	r0, r3
 80178e0:	f000 f90e 	bl	8017b00 <USBD_Get_USB_Status>
 80178e4:	4603      	mov	r3, r0
 80178e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80178e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80178ea:	4618      	mov	r0, r3
 80178ec:	3710      	adds	r7, #16
 80178ee:	46bd      	mov	sp, r7
 80178f0:	bd80      	pop	{r7, pc}

080178f2 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80178f2:	b480      	push	{r7}
 80178f4:	b085      	sub	sp, #20
 80178f6:	af00      	add	r7, sp, #0
 80178f8:	6078      	str	r0, [r7, #4]
 80178fa:	460b      	mov	r3, r1
 80178fc:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80178fe:	687b      	ldr	r3, [r7, #4]
 8017900:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017904:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017906:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801790a:	2b00      	cmp	r3, #0
 801790c:	da0b      	bge.n	8017926 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801790e:	78fb      	ldrb	r3, [r7, #3]
 8017910:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8017914:	68f9      	ldr	r1, [r7, #12]
 8017916:	4613      	mov	r3, r2
 8017918:	00db      	lsls	r3, r3, #3
 801791a:	4413      	add	r3, r2
 801791c:	009b      	lsls	r3, r3, #2
 801791e:	440b      	add	r3, r1
 8017920:	333e      	adds	r3, #62	; 0x3e
 8017922:	781b      	ldrb	r3, [r3, #0]
 8017924:	e00b      	b.n	801793e <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017926:	78fb      	ldrb	r3, [r7, #3]
 8017928:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801792c:	68f9      	ldr	r1, [r7, #12]
 801792e:	4613      	mov	r3, r2
 8017930:	00db      	lsls	r3, r3, #3
 8017932:	4413      	add	r3, r2
 8017934:	009b      	lsls	r3, r3, #2
 8017936:	440b      	add	r3, r1
 8017938:	f203 237e 	addw	r3, r3, #638	; 0x27e
 801793c:	781b      	ldrb	r3, [r3, #0]
  }
}
 801793e:	4618      	mov	r0, r3
 8017940:	3714      	adds	r7, #20
 8017942:	46bd      	mov	sp, r7
 8017944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017948:	4770      	bx	lr

0801794a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801794a:	b580      	push	{r7, lr}
 801794c:	b084      	sub	sp, #16
 801794e:	af00      	add	r7, sp, #0
 8017950:	6078      	str	r0, [r7, #4]
 8017952:	460b      	mov	r3, r1
 8017954:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017956:	2300      	movs	r3, #0
 8017958:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801795a:	2300      	movs	r3, #0
 801795c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801795e:	687b      	ldr	r3, [r7, #4]
 8017960:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017964:	78fa      	ldrb	r2, [r7, #3]
 8017966:	4611      	mov	r1, r2
 8017968:	4618      	mov	r0, r3
 801796a:	f7ef f8a3 	bl	8006ab4 <HAL_PCD_SetAddress>
 801796e:	4603      	mov	r3, r0
 8017970:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017972:	7bfb      	ldrb	r3, [r7, #15]
 8017974:	4618      	mov	r0, r3
 8017976:	f000 f8c3 	bl	8017b00 <USBD_Get_USB_Status>
 801797a:	4603      	mov	r3, r0
 801797c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801797e:	7bbb      	ldrb	r3, [r7, #14]
}
 8017980:	4618      	mov	r0, r3
 8017982:	3710      	adds	r7, #16
 8017984:	46bd      	mov	sp, r7
 8017986:	bd80      	pop	{r7, pc}

08017988 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017988:	b580      	push	{r7, lr}
 801798a:	b086      	sub	sp, #24
 801798c:	af00      	add	r7, sp, #0
 801798e:	60f8      	str	r0, [r7, #12]
 8017990:	607a      	str	r2, [r7, #4]
 8017992:	603b      	str	r3, [r7, #0]
 8017994:	460b      	mov	r3, r1
 8017996:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017998:	2300      	movs	r3, #0
 801799a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801799c:	2300      	movs	r3, #0
 801799e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80179a0:	68fb      	ldr	r3, [r7, #12]
 80179a2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80179a6:	7af9      	ldrb	r1, [r7, #11]
 80179a8:	683b      	ldr	r3, [r7, #0]
 80179aa:	687a      	ldr	r2, [r7, #4]
 80179ac:	f7ef f9bc 	bl	8006d28 <HAL_PCD_EP_Transmit>
 80179b0:	4603      	mov	r3, r0
 80179b2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80179b4:	7dfb      	ldrb	r3, [r7, #23]
 80179b6:	4618      	mov	r0, r3
 80179b8:	f000 f8a2 	bl	8017b00 <USBD_Get_USB_Status>
 80179bc:	4603      	mov	r3, r0
 80179be:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80179c0:	7dbb      	ldrb	r3, [r7, #22]
}
 80179c2:	4618      	mov	r0, r3
 80179c4:	3718      	adds	r7, #24
 80179c6:	46bd      	mov	sp, r7
 80179c8:	bd80      	pop	{r7, pc}

080179ca <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80179ca:	b580      	push	{r7, lr}
 80179cc:	b086      	sub	sp, #24
 80179ce:	af00      	add	r7, sp, #0
 80179d0:	60f8      	str	r0, [r7, #12]
 80179d2:	607a      	str	r2, [r7, #4]
 80179d4:	603b      	str	r3, [r7, #0]
 80179d6:	460b      	mov	r3, r1
 80179d8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80179da:	2300      	movs	r3, #0
 80179dc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80179de:	2300      	movs	r3, #0
 80179e0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80179e2:	68fb      	ldr	r3, [r7, #12]
 80179e4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80179e8:	7af9      	ldrb	r1, [r7, #11]
 80179ea:	683b      	ldr	r3, [r7, #0]
 80179ec:	687a      	ldr	r2, [r7, #4]
 80179ee:	f7ef f938 	bl	8006c62 <HAL_PCD_EP_Receive>
 80179f2:	4603      	mov	r3, r0
 80179f4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80179f6:	7dfb      	ldrb	r3, [r7, #23]
 80179f8:	4618      	mov	r0, r3
 80179fa:	f000 f881 	bl	8017b00 <USBD_Get_USB_Status>
 80179fe:	4603      	mov	r3, r0
 8017a00:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017a02:	7dbb      	ldrb	r3, [r7, #22]
}
 8017a04:	4618      	mov	r0, r3
 8017a06:	3718      	adds	r7, #24
 8017a08:	46bd      	mov	sp, r7
 8017a0a:	bd80      	pop	{r7, pc}

08017a0c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017a0c:	b580      	push	{r7, lr}
 8017a0e:	b082      	sub	sp, #8
 8017a10:	af00      	add	r7, sp, #0
 8017a12:	6078      	str	r0, [r7, #4]
 8017a14:	460b      	mov	r3, r1
 8017a16:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017a18:	687b      	ldr	r3, [r7, #4]
 8017a1a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017a1e:	78fa      	ldrb	r2, [r7, #3]
 8017a20:	4611      	mov	r1, r2
 8017a22:	4618      	mov	r0, r3
 8017a24:	f7ef f968 	bl	8006cf8 <HAL_PCD_EP_GetRxCount>
 8017a28:	4603      	mov	r3, r0
}
 8017a2a:	4618      	mov	r0, r3
 8017a2c:	3708      	adds	r7, #8
 8017a2e:	46bd      	mov	sp, r7
 8017a30:	bd80      	pop	{r7, pc}
	...

08017a34 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8017a34:	b580      	push	{r7, lr}
 8017a36:	b082      	sub	sp, #8
 8017a38:	af00      	add	r7, sp, #0
 8017a3a:	6078      	str	r0, [r7, #4]
 8017a3c:	460b      	mov	r3, r1
 8017a3e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8017a40:	78fb      	ldrb	r3, [r7, #3]
 8017a42:	2b00      	cmp	r3, #0
 8017a44:	d002      	beq.n	8017a4c <HAL_PCDEx_LPM_Callback+0x18>
 8017a46:	2b01      	cmp	r3, #1
 8017a48:	d01f      	beq.n	8017a8a <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8017a4a:	e03b      	b.n	8017ac4 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8017a4c:	687b      	ldr	r3, [r7, #4]
 8017a4e:	6a1b      	ldr	r3, [r3, #32]
 8017a50:	2b00      	cmp	r3, #0
 8017a52:	d007      	beq.n	8017a64 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 8017a54:	f7ea fc60 	bl	8002318 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017a58:	4b1c      	ldr	r3, [pc, #112]	; (8017acc <HAL_PCDEx_LPM_Callback+0x98>)
 8017a5a:	691b      	ldr	r3, [r3, #16]
 8017a5c:	4a1b      	ldr	r2, [pc, #108]	; (8017acc <HAL_PCDEx_LPM_Callback+0x98>)
 8017a5e:	f023 0306 	bic.w	r3, r3, #6
 8017a62:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8017a64:	687b      	ldr	r3, [r7, #4]
 8017a66:	681b      	ldr	r3, [r3, #0]
 8017a68:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8017a6c:	681b      	ldr	r3, [r3, #0]
 8017a6e:	687a      	ldr	r2, [r7, #4]
 8017a70:	6812      	ldr	r2, [r2, #0]
 8017a72:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8017a76:	f023 0301 	bic.w	r3, r3, #1
 8017a7a:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8017a7c:	687b      	ldr	r3, [r7, #4]
 8017a7e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017a82:	4618      	mov	r0, r3
 8017a84:	f7f8 f94e 	bl	800fd24 <USBD_LL_Resume>
    break;
 8017a88:	e01c      	b.n	8017ac4 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8017a8a:	687b      	ldr	r3, [r7, #4]
 8017a8c:	681b      	ldr	r3, [r3, #0]
 8017a8e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8017a92:	681b      	ldr	r3, [r3, #0]
 8017a94:	687a      	ldr	r2, [r7, #4]
 8017a96:	6812      	ldr	r2, [r2, #0]
 8017a98:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8017a9c:	f043 0301 	orr.w	r3, r3, #1
 8017aa0:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8017aa2:	687b      	ldr	r3, [r7, #4]
 8017aa4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017aa8:	4618      	mov	r0, r3
 8017aaa:	f7f8 f925 	bl	800fcf8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8017aae:	687b      	ldr	r3, [r7, #4]
 8017ab0:	6a1b      	ldr	r3, [r3, #32]
 8017ab2:	2b00      	cmp	r3, #0
 8017ab4:	d005      	beq.n	8017ac2 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017ab6:	4b05      	ldr	r3, [pc, #20]	; (8017acc <HAL_PCDEx_LPM_Callback+0x98>)
 8017ab8:	691b      	ldr	r3, [r3, #16]
 8017aba:	4a04      	ldr	r2, [pc, #16]	; (8017acc <HAL_PCDEx_LPM_Callback+0x98>)
 8017abc:	f043 0306 	orr.w	r3, r3, #6
 8017ac0:	6113      	str	r3, [r2, #16]
    break;
 8017ac2:	bf00      	nop
}
 8017ac4:	bf00      	nop
 8017ac6:	3708      	adds	r7, #8
 8017ac8:	46bd      	mov	sp, r7
 8017aca:	bd80      	pop	{r7, pc}
 8017acc:	e000ed00 	.word	0xe000ed00

08017ad0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8017ad0:	b480      	push	{r7}
 8017ad2:	b083      	sub	sp, #12
 8017ad4:	af00      	add	r7, sp, #0
 8017ad6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8017ad8:	4b03      	ldr	r3, [pc, #12]	; (8017ae8 <USBD_static_malloc+0x18>)
}
 8017ada:	4618      	mov	r0, r3
 8017adc:	370c      	adds	r7, #12
 8017ade:	46bd      	mov	sp, r7
 8017ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ae4:	4770      	bx	lr
 8017ae6:	bf00      	nop
 8017ae8:	200080c8 	.word	0x200080c8

08017aec <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8017aec:	b480      	push	{r7}
 8017aee:	b083      	sub	sp, #12
 8017af0:	af00      	add	r7, sp, #0
 8017af2:	6078      	str	r0, [r7, #4]

}
 8017af4:	bf00      	nop
 8017af6:	370c      	adds	r7, #12
 8017af8:	46bd      	mov	sp, r7
 8017afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017afe:	4770      	bx	lr

08017b00 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017b00:	b480      	push	{r7}
 8017b02:	b085      	sub	sp, #20
 8017b04:	af00      	add	r7, sp, #0
 8017b06:	4603      	mov	r3, r0
 8017b08:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b0a:	2300      	movs	r3, #0
 8017b0c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017b0e:	79fb      	ldrb	r3, [r7, #7]
 8017b10:	2b03      	cmp	r3, #3
 8017b12:	d817      	bhi.n	8017b44 <USBD_Get_USB_Status+0x44>
 8017b14:	a201      	add	r2, pc, #4	; (adr r2, 8017b1c <USBD_Get_USB_Status+0x1c>)
 8017b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017b1a:	bf00      	nop
 8017b1c:	08017b2d 	.word	0x08017b2d
 8017b20:	08017b33 	.word	0x08017b33
 8017b24:	08017b39 	.word	0x08017b39
 8017b28:	08017b3f 	.word	0x08017b3f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017b2c:	2300      	movs	r3, #0
 8017b2e:	73fb      	strb	r3, [r7, #15]
    break;
 8017b30:	e00b      	b.n	8017b4a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017b32:	2303      	movs	r3, #3
 8017b34:	73fb      	strb	r3, [r7, #15]
    break;
 8017b36:	e008      	b.n	8017b4a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017b38:	2301      	movs	r3, #1
 8017b3a:	73fb      	strb	r3, [r7, #15]
    break;
 8017b3c:	e005      	b.n	8017b4a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017b3e:	2303      	movs	r3, #3
 8017b40:	73fb      	strb	r3, [r7, #15]
    break;
 8017b42:	e002      	b.n	8017b4a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017b44:	2303      	movs	r3, #3
 8017b46:	73fb      	strb	r3, [r7, #15]
    break;
 8017b48:	bf00      	nop
  }
  return usb_status;
 8017b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8017b4c:	4618      	mov	r0, r3
 8017b4e:	3714      	adds	r7, #20
 8017b50:	46bd      	mov	sp, r7
 8017b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b56:	4770      	bx	lr

08017b58 <calloc>:
 8017b58:	4b02      	ldr	r3, [pc, #8]	; (8017b64 <calloc+0xc>)
 8017b5a:	460a      	mov	r2, r1
 8017b5c:	4601      	mov	r1, r0
 8017b5e:	6818      	ldr	r0, [r3, #0]
 8017b60:	f000 b802 	b.w	8017b68 <_calloc_r>
 8017b64:	20000198 	.word	0x20000198

08017b68 <_calloc_r>:
 8017b68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017b6a:	fba1 2402 	umull	r2, r4, r1, r2
 8017b6e:	b94c      	cbnz	r4, 8017b84 <_calloc_r+0x1c>
 8017b70:	4611      	mov	r1, r2
 8017b72:	9201      	str	r2, [sp, #4]
 8017b74:	f000 f83e 	bl	8017bf4 <_malloc_r>
 8017b78:	9a01      	ldr	r2, [sp, #4]
 8017b7a:	4605      	mov	r5, r0
 8017b7c:	b930      	cbnz	r0, 8017b8c <_calloc_r+0x24>
 8017b7e:	4628      	mov	r0, r5
 8017b80:	b003      	add	sp, #12
 8017b82:	bd30      	pop	{r4, r5, pc}
 8017b84:	220c      	movs	r2, #12
 8017b86:	6002      	str	r2, [r0, #0]
 8017b88:	2500      	movs	r5, #0
 8017b8a:	e7f8      	b.n	8017b7e <_calloc_r+0x16>
 8017b8c:	4621      	mov	r1, r4
 8017b8e:	f001 f977 	bl	8018e80 <memset>
 8017b92:	e7f4      	b.n	8017b7e <_calloc_r+0x16>

08017b94 <malloc>:
 8017b94:	4b02      	ldr	r3, [pc, #8]	; (8017ba0 <malloc+0xc>)
 8017b96:	4601      	mov	r1, r0
 8017b98:	6818      	ldr	r0, [r3, #0]
 8017b9a:	f000 b82b 	b.w	8017bf4 <_malloc_r>
 8017b9e:	bf00      	nop
 8017ba0:	20000198 	.word	0x20000198

08017ba4 <free>:
 8017ba4:	4b02      	ldr	r3, [pc, #8]	; (8017bb0 <free+0xc>)
 8017ba6:	4601      	mov	r1, r0
 8017ba8:	6818      	ldr	r0, [r3, #0]
 8017baa:	f002 b8eb 	b.w	8019d84 <_free_r>
 8017bae:	bf00      	nop
 8017bb0:	20000198 	.word	0x20000198

08017bb4 <sbrk_aligned>:
 8017bb4:	b570      	push	{r4, r5, r6, lr}
 8017bb6:	4e0e      	ldr	r6, [pc, #56]	; (8017bf0 <sbrk_aligned+0x3c>)
 8017bb8:	460c      	mov	r4, r1
 8017bba:	6831      	ldr	r1, [r6, #0]
 8017bbc:	4605      	mov	r5, r0
 8017bbe:	b911      	cbnz	r1, 8017bc6 <sbrk_aligned+0x12>
 8017bc0:	f001 fa04 	bl	8018fcc <_sbrk_r>
 8017bc4:	6030      	str	r0, [r6, #0]
 8017bc6:	4621      	mov	r1, r4
 8017bc8:	4628      	mov	r0, r5
 8017bca:	f001 f9ff 	bl	8018fcc <_sbrk_r>
 8017bce:	1c43      	adds	r3, r0, #1
 8017bd0:	d00a      	beq.n	8017be8 <sbrk_aligned+0x34>
 8017bd2:	1cc4      	adds	r4, r0, #3
 8017bd4:	f024 0403 	bic.w	r4, r4, #3
 8017bd8:	42a0      	cmp	r0, r4
 8017bda:	d007      	beq.n	8017bec <sbrk_aligned+0x38>
 8017bdc:	1a21      	subs	r1, r4, r0
 8017bde:	4628      	mov	r0, r5
 8017be0:	f001 f9f4 	bl	8018fcc <_sbrk_r>
 8017be4:	3001      	adds	r0, #1
 8017be6:	d101      	bne.n	8017bec <sbrk_aligned+0x38>
 8017be8:	f04f 34ff 	mov.w	r4, #4294967295
 8017bec:	4620      	mov	r0, r4
 8017bee:	bd70      	pop	{r4, r5, r6, pc}
 8017bf0:	20008344 	.word	0x20008344

08017bf4 <_malloc_r>:
 8017bf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017bf8:	1ccd      	adds	r5, r1, #3
 8017bfa:	f025 0503 	bic.w	r5, r5, #3
 8017bfe:	3508      	adds	r5, #8
 8017c00:	2d0c      	cmp	r5, #12
 8017c02:	bf38      	it	cc
 8017c04:	250c      	movcc	r5, #12
 8017c06:	2d00      	cmp	r5, #0
 8017c08:	4607      	mov	r7, r0
 8017c0a:	db01      	blt.n	8017c10 <_malloc_r+0x1c>
 8017c0c:	42a9      	cmp	r1, r5
 8017c0e:	d905      	bls.n	8017c1c <_malloc_r+0x28>
 8017c10:	230c      	movs	r3, #12
 8017c12:	603b      	str	r3, [r7, #0]
 8017c14:	2600      	movs	r6, #0
 8017c16:	4630      	mov	r0, r6
 8017c18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017c1c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8017cf0 <_malloc_r+0xfc>
 8017c20:	f000 f868 	bl	8017cf4 <__malloc_lock>
 8017c24:	f8d8 3000 	ldr.w	r3, [r8]
 8017c28:	461c      	mov	r4, r3
 8017c2a:	bb5c      	cbnz	r4, 8017c84 <_malloc_r+0x90>
 8017c2c:	4629      	mov	r1, r5
 8017c2e:	4638      	mov	r0, r7
 8017c30:	f7ff ffc0 	bl	8017bb4 <sbrk_aligned>
 8017c34:	1c43      	adds	r3, r0, #1
 8017c36:	4604      	mov	r4, r0
 8017c38:	d155      	bne.n	8017ce6 <_malloc_r+0xf2>
 8017c3a:	f8d8 4000 	ldr.w	r4, [r8]
 8017c3e:	4626      	mov	r6, r4
 8017c40:	2e00      	cmp	r6, #0
 8017c42:	d145      	bne.n	8017cd0 <_malloc_r+0xdc>
 8017c44:	2c00      	cmp	r4, #0
 8017c46:	d048      	beq.n	8017cda <_malloc_r+0xe6>
 8017c48:	6823      	ldr	r3, [r4, #0]
 8017c4a:	4631      	mov	r1, r6
 8017c4c:	4638      	mov	r0, r7
 8017c4e:	eb04 0903 	add.w	r9, r4, r3
 8017c52:	f001 f9bb 	bl	8018fcc <_sbrk_r>
 8017c56:	4581      	cmp	r9, r0
 8017c58:	d13f      	bne.n	8017cda <_malloc_r+0xe6>
 8017c5a:	6821      	ldr	r1, [r4, #0]
 8017c5c:	1a6d      	subs	r5, r5, r1
 8017c5e:	4629      	mov	r1, r5
 8017c60:	4638      	mov	r0, r7
 8017c62:	f7ff ffa7 	bl	8017bb4 <sbrk_aligned>
 8017c66:	3001      	adds	r0, #1
 8017c68:	d037      	beq.n	8017cda <_malloc_r+0xe6>
 8017c6a:	6823      	ldr	r3, [r4, #0]
 8017c6c:	442b      	add	r3, r5
 8017c6e:	6023      	str	r3, [r4, #0]
 8017c70:	f8d8 3000 	ldr.w	r3, [r8]
 8017c74:	2b00      	cmp	r3, #0
 8017c76:	d038      	beq.n	8017cea <_malloc_r+0xf6>
 8017c78:	685a      	ldr	r2, [r3, #4]
 8017c7a:	42a2      	cmp	r2, r4
 8017c7c:	d12b      	bne.n	8017cd6 <_malloc_r+0xe2>
 8017c7e:	2200      	movs	r2, #0
 8017c80:	605a      	str	r2, [r3, #4]
 8017c82:	e00f      	b.n	8017ca4 <_malloc_r+0xb0>
 8017c84:	6822      	ldr	r2, [r4, #0]
 8017c86:	1b52      	subs	r2, r2, r5
 8017c88:	d41f      	bmi.n	8017cca <_malloc_r+0xd6>
 8017c8a:	2a0b      	cmp	r2, #11
 8017c8c:	d917      	bls.n	8017cbe <_malloc_r+0xca>
 8017c8e:	1961      	adds	r1, r4, r5
 8017c90:	42a3      	cmp	r3, r4
 8017c92:	6025      	str	r5, [r4, #0]
 8017c94:	bf18      	it	ne
 8017c96:	6059      	strne	r1, [r3, #4]
 8017c98:	6863      	ldr	r3, [r4, #4]
 8017c9a:	bf08      	it	eq
 8017c9c:	f8c8 1000 	streq.w	r1, [r8]
 8017ca0:	5162      	str	r2, [r4, r5]
 8017ca2:	604b      	str	r3, [r1, #4]
 8017ca4:	4638      	mov	r0, r7
 8017ca6:	f104 060b 	add.w	r6, r4, #11
 8017caa:	f000 f829 	bl	8017d00 <__malloc_unlock>
 8017cae:	f026 0607 	bic.w	r6, r6, #7
 8017cb2:	1d23      	adds	r3, r4, #4
 8017cb4:	1af2      	subs	r2, r6, r3
 8017cb6:	d0ae      	beq.n	8017c16 <_malloc_r+0x22>
 8017cb8:	1b9b      	subs	r3, r3, r6
 8017cba:	50a3      	str	r3, [r4, r2]
 8017cbc:	e7ab      	b.n	8017c16 <_malloc_r+0x22>
 8017cbe:	42a3      	cmp	r3, r4
 8017cc0:	6862      	ldr	r2, [r4, #4]
 8017cc2:	d1dd      	bne.n	8017c80 <_malloc_r+0x8c>
 8017cc4:	f8c8 2000 	str.w	r2, [r8]
 8017cc8:	e7ec      	b.n	8017ca4 <_malloc_r+0xb0>
 8017cca:	4623      	mov	r3, r4
 8017ccc:	6864      	ldr	r4, [r4, #4]
 8017cce:	e7ac      	b.n	8017c2a <_malloc_r+0x36>
 8017cd0:	4634      	mov	r4, r6
 8017cd2:	6876      	ldr	r6, [r6, #4]
 8017cd4:	e7b4      	b.n	8017c40 <_malloc_r+0x4c>
 8017cd6:	4613      	mov	r3, r2
 8017cd8:	e7cc      	b.n	8017c74 <_malloc_r+0x80>
 8017cda:	230c      	movs	r3, #12
 8017cdc:	603b      	str	r3, [r7, #0]
 8017cde:	4638      	mov	r0, r7
 8017ce0:	f000 f80e 	bl	8017d00 <__malloc_unlock>
 8017ce4:	e797      	b.n	8017c16 <_malloc_r+0x22>
 8017ce6:	6025      	str	r5, [r4, #0]
 8017ce8:	e7dc      	b.n	8017ca4 <_malloc_r+0xb0>
 8017cea:	605b      	str	r3, [r3, #4]
 8017cec:	deff      	udf	#255	; 0xff
 8017cee:	bf00      	nop
 8017cf0:	20008340 	.word	0x20008340

08017cf4 <__malloc_lock>:
 8017cf4:	4801      	ldr	r0, [pc, #4]	; (8017cfc <__malloc_lock+0x8>)
 8017cf6:	f001 b9b5 	b.w	8019064 <__retarget_lock_acquire_recursive>
 8017cfa:	bf00      	nop
 8017cfc:	20008488 	.word	0x20008488

08017d00 <__malloc_unlock>:
 8017d00:	4801      	ldr	r0, [pc, #4]	; (8017d08 <__malloc_unlock+0x8>)
 8017d02:	f001 b9b0 	b.w	8019066 <__retarget_lock_release_recursive>
 8017d06:	bf00      	nop
 8017d08:	20008488 	.word	0x20008488

08017d0c <__cvt>:
 8017d0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017d10:	ec55 4b10 	vmov	r4, r5, d0
 8017d14:	2d00      	cmp	r5, #0
 8017d16:	460e      	mov	r6, r1
 8017d18:	4619      	mov	r1, r3
 8017d1a:	462b      	mov	r3, r5
 8017d1c:	bfbb      	ittet	lt
 8017d1e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8017d22:	461d      	movlt	r5, r3
 8017d24:	2300      	movge	r3, #0
 8017d26:	232d      	movlt	r3, #45	; 0x2d
 8017d28:	700b      	strb	r3, [r1, #0]
 8017d2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017d2c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8017d30:	4691      	mov	r9, r2
 8017d32:	f023 0820 	bic.w	r8, r3, #32
 8017d36:	bfbc      	itt	lt
 8017d38:	4622      	movlt	r2, r4
 8017d3a:	4614      	movlt	r4, r2
 8017d3c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8017d40:	d005      	beq.n	8017d4e <__cvt+0x42>
 8017d42:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8017d46:	d100      	bne.n	8017d4a <__cvt+0x3e>
 8017d48:	3601      	adds	r6, #1
 8017d4a:	2102      	movs	r1, #2
 8017d4c:	e000      	b.n	8017d50 <__cvt+0x44>
 8017d4e:	2103      	movs	r1, #3
 8017d50:	ab03      	add	r3, sp, #12
 8017d52:	9301      	str	r3, [sp, #4]
 8017d54:	ab02      	add	r3, sp, #8
 8017d56:	9300      	str	r3, [sp, #0]
 8017d58:	ec45 4b10 	vmov	d0, r4, r5
 8017d5c:	4653      	mov	r3, sl
 8017d5e:	4632      	mov	r2, r6
 8017d60:	f001 fa1e 	bl	80191a0 <_dtoa_r>
 8017d64:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8017d68:	4607      	mov	r7, r0
 8017d6a:	d102      	bne.n	8017d72 <__cvt+0x66>
 8017d6c:	f019 0f01 	tst.w	r9, #1
 8017d70:	d022      	beq.n	8017db8 <__cvt+0xac>
 8017d72:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8017d76:	eb07 0906 	add.w	r9, r7, r6
 8017d7a:	d110      	bne.n	8017d9e <__cvt+0x92>
 8017d7c:	783b      	ldrb	r3, [r7, #0]
 8017d7e:	2b30      	cmp	r3, #48	; 0x30
 8017d80:	d10a      	bne.n	8017d98 <__cvt+0x8c>
 8017d82:	2200      	movs	r2, #0
 8017d84:	2300      	movs	r3, #0
 8017d86:	4620      	mov	r0, r4
 8017d88:	4629      	mov	r1, r5
 8017d8a:	f7e8 fecd 	bl	8000b28 <__aeabi_dcmpeq>
 8017d8e:	b918      	cbnz	r0, 8017d98 <__cvt+0x8c>
 8017d90:	f1c6 0601 	rsb	r6, r6, #1
 8017d94:	f8ca 6000 	str.w	r6, [sl]
 8017d98:	f8da 3000 	ldr.w	r3, [sl]
 8017d9c:	4499      	add	r9, r3
 8017d9e:	2200      	movs	r2, #0
 8017da0:	2300      	movs	r3, #0
 8017da2:	4620      	mov	r0, r4
 8017da4:	4629      	mov	r1, r5
 8017da6:	f7e8 febf 	bl	8000b28 <__aeabi_dcmpeq>
 8017daa:	b108      	cbz	r0, 8017db0 <__cvt+0xa4>
 8017dac:	f8cd 900c 	str.w	r9, [sp, #12]
 8017db0:	2230      	movs	r2, #48	; 0x30
 8017db2:	9b03      	ldr	r3, [sp, #12]
 8017db4:	454b      	cmp	r3, r9
 8017db6:	d307      	bcc.n	8017dc8 <__cvt+0xbc>
 8017db8:	9b03      	ldr	r3, [sp, #12]
 8017dba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017dbc:	1bdb      	subs	r3, r3, r7
 8017dbe:	4638      	mov	r0, r7
 8017dc0:	6013      	str	r3, [r2, #0]
 8017dc2:	b004      	add	sp, #16
 8017dc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017dc8:	1c59      	adds	r1, r3, #1
 8017dca:	9103      	str	r1, [sp, #12]
 8017dcc:	701a      	strb	r2, [r3, #0]
 8017dce:	e7f0      	b.n	8017db2 <__cvt+0xa6>

08017dd0 <__exponent>:
 8017dd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017dd2:	4603      	mov	r3, r0
 8017dd4:	2900      	cmp	r1, #0
 8017dd6:	bfb8      	it	lt
 8017dd8:	4249      	neglt	r1, r1
 8017dda:	f803 2b02 	strb.w	r2, [r3], #2
 8017dde:	bfb4      	ite	lt
 8017de0:	222d      	movlt	r2, #45	; 0x2d
 8017de2:	222b      	movge	r2, #43	; 0x2b
 8017de4:	2909      	cmp	r1, #9
 8017de6:	7042      	strb	r2, [r0, #1]
 8017de8:	dd2a      	ble.n	8017e40 <__exponent+0x70>
 8017dea:	f10d 0207 	add.w	r2, sp, #7
 8017dee:	4617      	mov	r7, r2
 8017df0:	260a      	movs	r6, #10
 8017df2:	4694      	mov	ip, r2
 8017df4:	fb91 f5f6 	sdiv	r5, r1, r6
 8017df8:	fb06 1415 	mls	r4, r6, r5, r1
 8017dfc:	3430      	adds	r4, #48	; 0x30
 8017dfe:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8017e02:	460c      	mov	r4, r1
 8017e04:	2c63      	cmp	r4, #99	; 0x63
 8017e06:	f102 32ff 	add.w	r2, r2, #4294967295
 8017e0a:	4629      	mov	r1, r5
 8017e0c:	dcf1      	bgt.n	8017df2 <__exponent+0x22>
 8017e0e:	3130      	adds	r1, #48	; 0x30
 8017e10:	f1ac 0402 	sub.w	r4, ip, #2
 8017e14:	f802 1c01 	strb.w	r1, [r2, #-1]
 8017e18:	1c41      	adds	r1, r0, #1
 8017e1a:	4622      	mov	r2, r4
 8017e1c:	42ba      	cmp	r2, r7
 8017e1e:	d30a      	bcc.n	8017e36 <__exponent+0x66>
 8017e20:	f10d 0209 	add.w	r2, sp, #9
 8017e24:	eba2 020c 	sub.w	r2, r2, ip
 8017e28:	42bc      	cmp	r4, r7
 8017e2a:	bf88      	it	hi
 8017e2c:	2200      	movhi	r2, #0
 8017e2e:	4413      	add	r3, r2
 8017e30:	1a18      	subs	r0, r3, r0
 8017e32:	b003      	add	sp, #12
 8017e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017e36:	f812 5b01 	ldrb.w	r5, [r2], #1
 8017e3a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8017e3e:	e7ed      	b.n	8017e1c <__exponent+0x4c>
 8017e40:	2330      	movs	r3, #48	; 0x30
 8017e42:	3130      	adds	r1, #48	; 0x30
 8017e44:	7083      	strb	r3, [r0, #2]
 8017e46:	70c1      	strb	r1, [r0, #3]
 8017e48:	1d03      	adds	r3, r0, #4
 8017e4a:	e7f1      	b.n	8017e30 <__exponent+0x60>

08017e4c <_printf_float>:
 8017e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e50:	ed2d 8b02 	vpush	{d8}
 8017e54:	b08d      	sub	sp, #52	; 0x34
 8017e56:	460c      	mov	r4, r1
 8017e58:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8017e5c:	4616      	mov	r6, r2
 8017e5e:	461f      	mov	r7, r3
 8017e60:	4605      	mov	r5, r0
 8017e62:	f001 f825 	bl	8018eb0 <_localeconv_r>
 8017e66:	f8d0 a000 	ldr.w	sl, [r0]
 8017e6a:	4650      	mov	r0, sl
 8017e6c:	f7e8 fa30 	bl	80002d0 <strlen>
 8017e70:	2300      	movs	r3, #0
 8017e72:	930a      	str	r3, [sp, #40]	; 0x28
 8017e74:	6823      	ldr	r3, [r4, #0]
 8017e76:	9305      	str	r3, [sp, #20]
 8017e78:	f8d8 3000 	ldr.w	r3, [r8]
 8017e7c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8017e80:	3307      	adds	r3, #7
 8017e82:	f023 0307 	bic.w	r3, r3, #7
 8017e86:	f103 0208 	add.w	r2, r3, #8
 8017e8a:	f8c8 2000 	str.w	r2, [r8]
 8017e8e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017e92:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8017e96:	9307      	str	r3, [sp, #28]
 8017e98:	f8cd 8018 	str.w	r8, [sp, #24]
 8017e9c:	ee08 0a10 	vmov	s16, r0
 8017ea0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8017ea4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017ea8:	4b9e      	ldr	r3, [pc, #632]	; (8018124 <_printf_float+0x2d8>)
 8017eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8017eae:	f7e8 fe6d 	bl	8000b8c <__aeabi_dcmpun>
 8017eb2:	bb88      	cbnz	r0, 8017f18 <_printf_float+0xcc>
 8017eb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017eb8:	4b9a      	ldr	r3, [pc, #616]	; (8018124 <_printf_float+0x2d8>)
 8017eba:	f04f 32ff 	mov.w	r2, #4294967295
 8017ebe:	f7e8 fe47 	bl	8000b50 <__aeabi_dcmple>
 8017ec2:	bb48      	cbnz	r0, 8017f18 <_printf_float+0xcc>
 8017ec4:	2200      	movs	r2, #0
 8017ec6:	2300      	movs	r3, #0
 8017ec8:	4640      	mov	r0, r8
 8017eca:	4649      	mov	r1, r9
 8017ecc:	f7e8 fe36 	bl	8000b3c <__aeabi_dcmplt>
 8017ed0:	b110      	cbz	r0, 8017ed8 <_printf_float+0x8c>
 8017ed2:	232d      	movs	r3, #45	; 0x2d
 8017ed4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017ed8:	4a93      	ldr	r2, [pc, #588]	; (8018128 <_printf_float+0x2dc>)
 8017eda:	4b94      	ldr	r3, [pc, #592]	; (801812c <_printf_float+0x2e0>)
 8017edc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8017ee0:	bf94      	ite	ls
 8017ee2:	4690      	movls	r8, r2
 8017ee4:	4698      	movhi	r8, r3
 8017ee6:	2303      	movs	r3, #3
 8017ee8:	6123      	str	r3, [r4, #16]
 8017eea:	9b05      	ldr	r3, [sp, #20]
 8017eec:	f023 0304 	bic.w	r3, r3, #4
 8017ef0:	6023      	str	r3, [r4, #0]
 8017ef2:	f04f 0900 	mov.w	r9, #0
 8017ef6:	9700      	str	r7, [sp, #0]
 8017ef8:	4633      	mov	r3, r6
 8017efa:	aa0b      	add	r2, sp, #44	; 0x2c
 8017efc:	4621      	mov	r1, r4
 8017efe:	4628      	mov	r0, r5
 8017f00:	f000 f9da 	bl	80182b8 <_printf_common>
 8017f04:	3001      	adds	r0, #1
 8017f06:	f040 8090 	bne.w	801802a <_printf_float+0x1de>
 8017f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8017f0e:	b00d      	add	sp, #52	; 0x34
 8017f10:	ecbd 8b02 	vpop	{d8}
 8017f14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f18:	4642      	mov	r2, r8
 8017f1a:	464b      	mov	r3, r9
 8017f1c:	4640      	mov	r0, r8
 8017f1e:	4649      	mov	r1, r9
 8017f20:	f7e8 fe34 	bl	8000b8c <__aeabi_dcmpun>
 8017f24:	b140      	cbz	r0, 8017f38 <_printf_float+0xec>
 8017f26:	464b      	mov	r3, r9
 8017f28:	2b00      	cmp	r3, #0
 8017f2a:	bfbc      	itt	lt
 8017f2c:	232d      	movlt	r3, #45	; 0x2d
 8017f2e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8017f32:	4a7f      	ldr	r2, [pc, #508]	; (8018130 <_printf_float+0x2e4>)
 8017f34:	4b7f      	ldr	r3, [pc, #508]	; (8018134 <_printf_float+0x2e8>)
 8017f36:	e7d1      	b.n	8017edc <_printf_float+0x90>
 8017f38:	6863      	ldr	r3, [r4, #4]
 8017f3a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8017f3e:	9206      	str	r2, [sp, #24]
 8017f40:	1c5a      	adds	r2, r3, #1
 8017f42:	d13f      	bne.n	8017fc4 <_printf_float+0x178>
 8017f44:	2306      	movs	r3, #6
 8017f46:	6063      	str	r3, [r4, #4]
 8017f48:	9b05      	ldr	r3, [sp, #20]
 8017f4a:	6861      	ldr	r1, [r4, #4]
 8017f4c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8017f50:	2300      	movs	r3, #0
 8017f52:	9303      	str	r3, [sp, #12]
 8017f54:	ab0a      	add	r3, sp, #40	; 0x28
 8017f56:	e9cd b301 	strd	fp, r3, [sp, #4]
 8017f5a:	ab09      	add	r3, sp, #36	; 0x24
 8017f5c:	ec49 8b10 	vmov	d0, r8, r9
 8017f60:	9300      	str	r3, [sp, #0]
 8017f62:	6022      	str	r2, [r4, #0]
 8017f64:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8017f68:	4628      	mov	r0, r5
 8017f6a:	f7ff fecf 	bl	8017d0c <__cvt>
 8017f6e:	9b06      	ldr	r3, [sp, #24]
 8017f70:	9909      	ldr	r1, [sp, #36]	; 0x24
 8017f72:	2b47      	cmp	r3, #71	; 0x47
 8017f74:	4680      	mov	r8, r0
 8017f76:	d108      	bne.n	8017f8a <_printf_float+0x13e>
 8017f78:	1cc8      	adds	r0, r1, #3
 8017f7a:	db02      	blt.n	8017f82 <_printf_float+0x136>
 8017f7c:	6863      	ldr	r3, [r4, #4]
 8017f7e:	4299      	cmp	r1, r3
 8017f80:	dd41      	ble.n	8018006 <_printf_float+0x1ba>
 8017f82:	f1ab 0302 	sub.w	r3, fp, #2
 8017f86:	fa5f fb83 	uxtb.w	fp, r3
 8017f8a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8017f8e:	d820      	bhi.n	8017fd2 <_printf_float+0x186>
 8017f90:	3901      	subs	r1, #1
 8017f92:	465a      	mov	r2, fp
 8017f94:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8017f98:	9109      	str	r1, [sp, #36]	; 0x24
 8017f9a:	f7ff ff19 	bl	8017dd0 <__exponent>
 8017f9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017fa0:	1813      	adds	r3, r2, r0
 8017fa2:	2a01      	cmp	r2, #1
 8017fa4:	4681      	mov	r9, r0
 8017fa6:	6123      	str	r3, [r4, #16]
 8017fa8:	dc02      	bgt.n	8017fb0 <_printf_float+0x164>
 8017faa:	6822      	ldr	r2, [r4, #0]
 8017fac:	07d2      	lsls	r2, r2, #31
 8017fae:	d501      	bpl.n	8017fb4 <_printf_float+0x168>
 8017fb0:	3301      	adds	r3, #1
 8017fb2:	6123      	str	r3, [r4, #16]
 8017fb4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8017fb8:	2b00      	cmp	r3, #0
 8017fba:	d09c      	beq.n	8017ef6 <_printf_float+0xaa>
 8017fbc:	232d      	movs	r3, #45	; 0x2d
 8017fbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017fc2:	e798      	b.n	8017ef6 <_printf_float+0xaa>
 8017fc4:	9a06      	ldr	r2, [sp, #24]
 8017fc6:	2a47      	cmp	r2, #71	; 0x47
 8017fc8:	d1be      	bne.n	8017f48 <_printf_float+0xfc>
 8017fca:	2b00      	cmp	r3, #0
 8017fcc:	d1bc      	bne.n	8017f48 <_printf_float+0xfc>
 8017fce:	2301      	movs	r3, #1
 8017fd0:	e7b9      	b.n	8017f46 <_printf_float+0xfa>
 8017fd2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8017fd6:	d118      	bne.n	801800a <_printf_float+0x1be>
 8017fd8:	2900      	cmp	r1, #0
 8017fda:	6863      	ldr	r3, [r4, #4]
 8017fdc:	dd0b      	ble.n	8017ff6 <_printf_float+0x1aa>
 8017fde:	6121      	str	r1, [r4, #16]
 8017fe0:	b913      	cbnz	r3, 8017fe8 <_printf_float+0x19c>
 8017fe2:	6822      	ldr	r2, [r4, #0]
 8017fe4:	07d0      	lsls	r0, r2, #31
 8017fe6:	d502      	bpl.n	8017fee <_printf_float+0x1a2>
 8017fe8:	3301      	adds	r3, #1
 8017fea:	440b      	add	r3, r1
 8017fec:	6123      	str	r3, [r4, #16]
 8017fee:	65a1      	str	r1, [r4, #88]	; 0x58
 8017ff0:	f04f 0900 	mov.w	r9, #0
 8017ff4:	e7de      	b.n	8017fb4 <_printf_float+0x168>
 8017ff6:	b913      	cbnz	r3, 8017ffe <_printf_float+0x1b2>
 8017ff8:	6822      	ldr	r2, [r4, #0]
 8017ffa:	07d2      	lsls	r2, r2, #31
 8017ffc:	d501      	bpl.n	8018002 <_printf_float+0x1b6>
 8017ffe:	3302      	adds	r3, #2
 8018000:	e7f4      	b.n	8017fec <_printf_float+0x1a0>
 8018002:	2301      	movs	r3, #1
 8018004:	e7f2      	b.n	8017fec <_printf_float+0x1a0>
 8018006:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801800a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801800c:	4299      	cmp	r1, r3
 801800e:	db05      	blt.n	801801c <_printf_float+0x1d0>
 8018010:	6823      	ldr	r3, [r4, #0]
 8018012:	6121      	str	r1, [r4, #16]
 8018014:	07d8      	lsls	r0, r3, #31
 8018016:	d5ea      	bpl.n	8017fee <_printf_float+0x1a2>
 8018018:	1c4b      	adds	r3, r1, #1
 801801a:	e7e7      	b.n	8017fec <_printf_float+0x1a0>
 801801c:	2900      	cmp	r1, #0
 801801e:	bfd4      	ite	le
 8018020:	f1c1 0202 	rsble	r2, r1, #2
 8018024:	2201      	movgt	r2, #1
 8018026:	4413      	add	r3, r2
 8018028:	e7e0      	b.n	8017fec <_printf_float+0x1a0>
 801802a:	6823      	ldr	r3, [r4, #0]
 801802c:	055a      	lsls	r2, r3, #21
 801802e:	d407      	bmi.n	8018040 <_printf_float+0x1f4>
 8018030:	6923      	ldr	r3, [r4, #16]
 8018032:	4642      	mov	r2, r8
 8018034:	4631      	mov	r1, r6
 8018036:	4628      	mov	r0, r5
 8018038:	47b8      	blx	r7
 801803a:	3001      	adds	r0, #1
 801803c:	d12c      	bne.n	8018098 <_printf_float+0x24c>
 801803e:	e764      	b.n	8017f0a <_printf_float+0xbe>
 8018040:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8018044:	f240 80e0 	bls.w	8018208 <_printf_float+0x3bc>
 8018048:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801804c:	2200      	movs	r2, #0
 801804e:	2300      	movs	r3, #0
 8018050:	f7e8 fd6a 	bl	8000b28 <__aeabi_dcmpeq>
 8018054:	2800      	cmp	r0, #0
 8018056:	d034      	beq.n	80180c2 <_printf_float+0x276>
 8018058:	4a37      	ldr	r2, [pc, #220]	; (8018138 <_printf_float+0x2ec>)
 801805a:	2301      	movs	r3, #1
 801805c:	4631      	mov	r1, r6
 801805e:	4628      	mov	r0, r5
 8018060:	47b8      	blx	r7
 8018062:	3001      	adds	r0, #1
 8018064:	f43f af51 	beq.w	8017f0a <_printf_float+0xbe>
 8018068:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801806c:	429a      	cmp	r2, r3
 801806e:	db02      	blt.n	8018076 <_printf_float+0x22a>
 8018070:	6823      	ldr	r3, [r4, #0]
 8018072:	07d8      	lsls	r0, r3, #31
 8018074:	d510      	bpl.n	8018098 <_printf_float+0x24c>
 8018076:	ee18 3a10 	vmov	r3, s16
 801807a:	4652      	mov	r2, sl
 801807c:	4631      	mov	r1, r6
 801807e:	4628      	mov	r0, r5
 8018080:	47b8      	blx	r7
 8018082:	3001      	adds	r0, #1
 8018084:	f43f af41 	beq.w	8017f0a <_printf_float+0xbe>
 8018088:	f04f 0800 	mov.w	r8, #0
 801808c:	f104 091a 	add.w	r9, r4, #26
 8018090:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018092:	3b01      	subs	r3, #1
 8018094:	4543      	cmp	r3, r8
 8018096:	dc09      	bgt.n	80180ac <_printf_float+0x260>
 8018098:	6823      	ldr	r3, [r4, #0]
 801809a:	079b      	lsls	r3, r3, #30
 801809c:	f100 8107 	bmi.w	80182ae <_printf_float+0x462>
 80180a0:	68e0      	ldr	r0, [r4, #12]
 80180a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80180a4:	4298      	cmp	r0, r3
 80180a6:	bfb8      	it	lt
 80180a8:	4618      	movlt	r0, r3
 80180aa:	e730      	b.n	8017f0e <_printf_float+0xc2>
 80180ac:	2301      	movs	r3, #1
 80180ae:	464a      	mov	r2, r9
 80180b0:	4631      	mov	r1, r6
 80180b2:	4628      	mov	r0, r5
 80180b4:	47b8      	blx	r7
 80180b6:	3001      	adds	r0, #1
 80180b8:	f43f af27 	beq.w	8017f0a <_printf_float+0xbe>
 80180bc:	f108 0801 	add.w	r8, r8, #1
 80180c0:	e7e6      	b.n	8018090 <_printf_float+0x244>
 80180c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80180c4:	2b00      	cmp	r3, #0
 80180c6:	dc39      	bgt.n	801813c <_printf_float+0x2f0>
 80180c8:	4a1b      	ldr	r2, [pc, #108]	; (8018138 <_printf_float+0x2ec>)
 80180ca:	2301      	movs	r3, #1
 80180cc:	4631      	mov	r1, r6
 80180ce:	4628      	mov	r0, r5
 80180d0:	47b8      	blx	r7
 80180d2:	3001      	adds	r0, #1
 80180d4:	f43f af19 	beq.w	8017f0a <_printf_float+0xbe>
 80180d8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80180dc:	4313      	orrs	r3, r2
 80180de:	d102      	bne.n	80180e6 <_printf_float+0x29a>
 80180e0:	6823      	ldr	r3, [r4, #0]
 80180e2:	07d9      	lsls	r1, r3, #31
 80180e4:	d5d8      	bpl.n	8018098 <_printf_float+0x24c>
 80180e6:	ee18 3a10 	vmov	r3, s16
 80180ea:	4652      	mov	r2, sl
 80180ec:	4631      	mov	r1, r6
 80180ee:	4628      	mov	r0, r5
 80180f0:	47b8      	blx	r7
 80180f2:	3001      	adds	r0, #1
 80180f4:	f43f af09 	beq.w	8017f0a <_printf_float+0xbe>
 80180f8:	f04f 0900 	mov.w	r9, #0
 80180fc:	f104 0a1a 	add.w	sl, r4, #26
 8018100:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018102:	425b      	negs	r3, r3
 8018104:	454b      	cmp	r3, r9
 8018106:	dc01      	bgt.n	801810c <_printf_float+0x2c0>
 8018108:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801810a:	e792      	b.n	8018032 <_printf_float+0x1e6>
 801810c:	2301      	movs	r3, #1
 801810e:	4652      	mov	r2, sl
 8018110:	4631      	mov	r1, r6
 8018112:	4628      	mov	r0, r5
 8018114:	47b8      	blx	r7
 8018116:	3001      	adds	r0, #1
 8018118:	f43f aef7 	beq.w	8017f0a <_printf_float+0xbe>
 801811c:	f109 0901 	add.w	r9, r9, #1
 8018120:	e7ee      	b.n	8018100 <_printf_float+0x2b4>
 8018122:	bf00      	nop
 8018124:	7fefffff 	.word	0x7fefffff
 8018128:	0801db58 	.word	0x0801db58
 801812c:	0801db5c 	.word	0x0801db5c
 8018130:	0801db60 	.word	0x0801db60
 8018134:	0801db64 	.word	0x0801db64
 8018138:	0801def0 	.word	0x0801def0
 801813c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801813e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8018140:	429a      	cmp	r2, r3
 8018142:	bfa8      	it	ge
 8018144:	461a      	movge	r2, r3
 8018146:	2a00      	cmp	r2, #0
 8018148:	4691      	mov	r9, r2
 801814a:	dc37      	bgt.n	80181bc <_printf_float+0x370>
 801814c:	f04f 0b00 	mov.w	fp, #0
 8018150:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018154:	f104 021a 	add.w	r2, r4, #26
 8018158:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801815a:	9305      	str	r3, [sp, #20]
 801815c:	eba3 0309 	sub.w	r3, r3, r9
 8018160:	455b      	cmp	r3, fp
 8018162:	dc33      	bgt.n	80181cc <_printf_float+0x380>
 8018164:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8018168:	429a      	cmp	r2, r3
 801816a:	db3b      	blt.n	80181e4 <_printf_float+0x398>
 801816c:	6823      	ldr	r3, [r4, #0]
 801816e:	07da      	lsls	r2, r3, #31
 8018170:	d438      	bmi.n	80181e4 <_printf_float+0x398>
 8018172:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8018176:	eba2 0903 	sub.w	r9, r2, r3
 801817a:	9b05      	ldr	r3, [sp, #20]
 801817c:	1ad2      	subs	r2, r2, r3
 801817e:	4591      	cmp	r9, r2
 8018180:	bfa8      	it	ge
 8018182:	4691      	movge	r9, r2
 8018184:	f1b9 0f00 	cmp.w	r9, #0
 8018188:	dc35      	bgt.n	80181f6 <_printf_float+0x3aa>
 801818a:	f04f 0800 	mov.w	r8, #0
 801818e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018192:	f104 0a1a 	add.w	sl, r4, #26
 8018196:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801819a:	1a9b      	subs	r3, r3, r2
 801819c:	eba3 0309 	sub.w	r3, r3, r9
 80181a0:	4543      	cmp	r3, r8
 80181a2:	f77f af79 	ble.w	8018098 <_printf_float+0x24c>
 80181a6:	2301      	movs	r3, #1
 80181a8:	4652      	mov	r2, sl
 80181aa:	4631      	mov	r1, r6
 80181ac:	4628      	mov	r0, r5
 80181ae:	47b8      	blx	r7
 80181b0:	3001      	adds	r0, #1
 80181b2:	f43f aeaa 	beq.w	8017f0a <_printf_float+0xbe>
 80181b6:	f108 0801 	add.w	r8, r8, #1
 80181ba:	e7ec      	b.n	8018196 <_printf_float+0x34a>
 80181bc:	4613      	mov	r3, r2
 80181be:	4631      	mov	r1, r6
 80181c0:	4642      	mov	r2, r8
 80181c2:	4628      	mov	r0, r5
 80181c4:	47b8      	blx	r7
 80181c6:	3001      	adds	r0, #1
 80181c8:	d1c0      	bne.n	801814c <_printf_float+0x300>
 80181ca:	e69e      	b.n	8017f0a <_printf_float+0xbe>
 80181cc:	2301      	movs	r3, #1
 80181ce:	4631      	mov	r1, r6
 80181d0:	4628      	mov	r0, r5
 80181d2:	9205      	str	r2, [sp, #20]
 80181d4:	47b8      	blx	r7
 80181d6:	3001      	adds	r0, #1
 80181d8:	f43f ae97 	beq.w	8017f0a <_printf_float+0xbe>
 80181dc:	9a05      	ldr	r2, [sp, #20]
 80181de:	f10b 0b01 	add.w	fp, fp, #1
 80181e2:	e7b9      	b.n	8018158 <_printf_float+0x30c>
 80181e4:	ee18 3a10 	vmov	r3, s16
 80181e8:	4652      	mov	r2, sl
 80181ea:	4631      	mov	r1, r6
 80181ec:	4628      	mov	r0, r5
 80181ee:	47b8      	blx	r7
 80181f0:	3001      	adds	r0, #1
 80181f2:	d1be      	bne.n	8018172 <_printf_float+0x326>
 80181f4:	e689      	b.n	8017f0a <_printf_float+0xbe>
 80181f6:	9a05      	ldr	r2, [sp, #20]
 80181f8:	464b      	mov	r3, r9
 80181fa:	4442      	add	r2, r8
 80181fc:	4631      	mov	r1, r6
 80181fe:	4628      	mov	r0, r5
 8018200:	47b8      	blx	r7
 8018202:	3001      	adds	r0, #1
 8018204:	d1c1      	bne.n	801818a <_printf_float+0x33e>
 8018206:	e680      	b.n	8017f0a <_printf_float+0xbe>
 8018208:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801820a:	2a01      	cmp	r2, #1
 801820c:	dc01      	bgt.n	8018212 <_printf_float+0x3c6>
 801820e:	07db      	lsls	r3, r3, #31
 8018210:	d53a      	bpl.n	8018288 <_printf_float+0x43c>
 8018212:	2301      	movs	r3, #1
 8018214:	4642      	mov	r2, r8
 8018216:	4631      	mov	r1, r6
 8018218:	4628      	mov	r0, r5
 801821a:	47b8      	blx	r7
 801821c:	3001      	adds	r0, #1
 801821e:	f43f ae74 	beq.w	8017f0a <_printf_float+0xbe>
 8018222:	ee18 3a10 	vmov	r3, s16
 8018226:	4652      	mov	r2, sl
 8018228:	4631      	mov	r1, r6
 801822a:	4628      	mov	r0, r5
 801822c:	47b8      	blx	r7
 801822e:	3001      	adds	r0, #1
 8018230:	f43f ae6b 	beq.w	8017f0a <_printf_float+0xbe>
 8018234:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8018238:	2200      	movs	r2, #0
 801823a:	2300      	movs	r3, #0
 801823c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8018240:	f7e8 fc72 	bl	8000b28 <__aeabi_dcmpeq>
 8018244:	b9d8      	cbnz	r0, 801827e <_printf_float+0x432>
 8018246:	f10a 33ff 	add.w	r3, sl, #4294967295
 801824a:	f108 0201 	add.w	r2, r8, #1
 801824e:	4631      	mov	r1, r6
 8018250:	4628      	mov	r0, r5
 8018252:	47b8      	blx	r7
 8018254:	3001      	adds	r0, #1
 8018256:	d10e      	bne.n	8018276 <_printf_float+0x42a>
 8018258:	e657      	b.n	8017f0a <_printf_float+0xbe>
 801825a:	2301      	movs	r3, #1
 801825c:	4652      	mov	r2, sl
 801825e:	4631      	mov	r1, r6
 8018260:	4628      	mov	r0, r5
 8018262:	47b8      	blx	r7
 8018264:	3001      	adds	r0, #1
 8018266:	f43f ae50 	beq.w	8017f0a <_printf_float+0xbe>
 801826a:	f108 0801 	add.w	r8, r8, #1
 801826e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018270:	3b01      	subs	r3, #1
 8018272:	4543      	cmp	r3, r8
 8018274:	dcf1      	bgt.n	801825a <_printf_float+0x40e>
 8018276:	464b      	mov	r3, r9
 8018278:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801827c:	e6da      	b.n	8018034 <_printf_float+0x1e8>
 801827e:	f04f 0800 	mov.w	r8, #0
 8018282:	f104 0a1a 	add.w	sl, r4, #26
 8018286:	e7f2      	b.n	801826e <_printf_float+0x422>
 8018288:	2301      	movs	r3, #1
 801828a:	4642      	mov	r2, r8
 801828c:	e7df      	b.n	801824e <_printf_float+0x402>
 801828e:	2301      	movs	r3, #1
 8018290:	464a      	mov	r2, r9
 8018292:	4631      	mov	r1, r6
 8018294:	4628      	mov	r0, r5
 8018296:	47b8      	blx	r7
 8018298:	3001      	adds	r0, #1
 801829a:	f43f ae36 	beq.w	8017f0a <_printf_float+0xbe>
 801829e:	f108 0801 	add.w	r8, r8, #1
 80182a2:	68e3      	ldr	r3, [r4, #12]
 80182a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80182a6:	1a5b      	subs	r3, r3, r1
 80182a8:	4543      	cmp	r3, r8
 80182aa:	dcf0      	bgt.n	801828e <_printf_float+0x442>
 80182ac:	e6f8      	b.n	80180a0 <_printf_float+0x254>
 80182ae:	f04f 0800 	mov.w	r8, #0
 80182b2:	f104 0919 	add.w	r9, r4, #25
 80182b6:	e7f4      	b.n	80182a2 <_printf_float+0x456>

080182b8 <_printf_common>:
 80182b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80182bc:	4616      	mov	r6, r2
 80182be:	4699      	mov	r9, r3
 80182c0:	688a      	ldr	r2, [r1, #8]
 80182c2:	690b      	ldr	r3, [r1, #16]
 80182c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80182c8:	4293      	cmp	r3, r2
 80182ca:	bfb8      	it	lt
 80182cc:	4613      	movlt	r3, r2
 80182ce:	6033      	str	r3, [r6, #0]
 80182d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80182d4:	4607      	mov	r7, r0
 80182d6:	460c      	mov	r4, r1
 80182d8:	b10a      	cbz	r2, 80182de <_printf_common+0x26>
 80182da:	3301      	adds	r3, #1
 80182dc:	6033      	str	r3, [r6, #0]
 80182de:	6823      	ldr	r3, [r4, #0]
 80182e0:	0699      	lsls	r1, r3, #26
 80182e2:	bf42      	ittt	mi
 80182e4:	6833      	ldrmi	r3, [r6, #0]
 80182e6:	3302      	addmi	r3, #2
 80182e8:	6033      	strmi	r3, [r6, #0]
 80182ea:	6825      	ldr	r5, [r4, #0]
 80182ec:	f015 0506 	ands.w	r5, r5, #6
 80182f0:	d106      	bne.n	8018300 <_printf_common+0x48>
 80182f2:	f104 0a19 	add.w	sl, r4, #25
 80182f6:	68e3      	ldr	r3, [r4, #12]
 80182f8:	6832      	ldr	r2, [r6, #0]
 80182fa:	1a9b      	subs	r3, r3, r2
 80182fc:	42ab      	cmp	r3, r5
 80182fe:	dc26      	bgt.n	801834e <_printf_common+0x96>
 8018300:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8018304:	1e13      	subs	r3, r2, #0
 8018306:	6822      	ldr	r2, [r4, #0]
 8018308:	bf18      	it	ne
 801830a:	2301      	movne	r3, #1
 801830c:	0692      	lsls	r2, r2, #26
 801830e:	d42b      	bmi.n	8018368 <_printf_common+0xb0>
 8018310:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8018314:	4649      	mov	r1, r9
 8018316:	4638      	mov	r0, r7
 8018318:	47c0      	blx	r8
 801831a:	3001      	adds	r0, #1
 801831c:	d01e      	beq.n	801835c <_printf_common+0xa4>
 801831e:	6823      	ldr	r3, [r4, #0]
 8018320:	6922      	ldr	r2, [r4, #16]
 8018322:	f003 0306 	and.w	r3, r3, #6
 8018326:	2b04      	cmp	r3, #4
 8018328:	bf02      	ittt	eq
 801832a:	68e5      	ldreq	r5, [r4, #12]
 801832c:	6833      	ldreq	r3, [r6, #0]
 801832e:	1aed      	subeq	r5, r5, r3
 8018330:	68a3      	ldr	r3, [r4, #8]
 8018332:	bf0c      	ite	eq
 8018334:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018338:	2500      	movne	r5, #0
 801833a:	4293      	cmp	r3, r2
 801833c:	bfc4      	itt	gt
 801833e:	1a9b      	subgt	r3, r3, r2
 8018340:	18ed      	addgt	r5, r5, r3
 8018342:	2600      	movs	r6, #0
 8018344:	341a      	adds	r4, #26
 8018346:	42b5      	cmp	r5, r6
 8018348:	d11a      	bne.n	8018380 <_printf_common+0xc8>
 801834a:	2000      	movs	r0, #0
 801834c:	e008      	b.n	8018360 <_printf_common+0xa8>
 801834e:	2301      	movs	r3, #1
 8018350:	4652      	mov	r2, sl
 8018352:	4649      	mov	r1, r9
 8018354:	4638      	mov	r0, r7
 8018356:	47c0      	blx	r8
 8018358:	3001      	adds	r0, #1
 801835a:	d103      	bne.n	8018364 <_printf_common+0xac>
 801835c:	f04f 30ff 	mov.w	r0, #4294967295
 8018360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018364:	3501      	adds	r5, #1
 8018366:	e7c6      	b.n	80182f6 <_printf_common+0x3e>
 8018368:	18e1      	adds	r1, r4, r3
 801836a:	1c5a      	adds	r2, r3, #1
 801836c:	2030      	movs	r0, #48	; 0x30
 801836e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8018372:	4422      	add	r2, r4
 8018374:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8018378:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801837c:	3302      	adds	r3, #2
 801837e:	e7c7      	b.n	8018310 <_printf_common+0x58>
 8018380:	2301      	movs	r3, #1
 8018382:	4622      	mov	r2, r4
 8018384:	4649      	mov	r1, r9
 8018386:	4638      	mov	r0, r7
 8018388:	47c0      	blx	r8
 801838a:	3001      	adds	r0, #1
 801838c:	d0e6      	beq.n	801835c <_printf_common+0xa4>
 801838e:	3601      	adds	r6, #1
 8018390:	e7d9      	b.n	8018346 <_printf_common+0x8e>
	...

08018394 <_printf_i>:
 8018394:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018398:	7e0f      	ldrb	r7, [r1, #24]
 801839a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801839c:	2f78      	cmp	r7, #120	; 0x78
 801839e:	4691      	mov	r9, r2
 80183a0:	4680      	mov	r8, r0
 80183a2:	460c      	mov	r4, r1
 80183a4:	469a      	mov	sl, r3
 80183a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80183aa:	d807      	bhi.n	80183bc <_printf_i+0x28>
 80183ac:	2f62      	cmp	r7, #98	; 0x62
 80183ae:	d80a      	bhi.n	80183c6 <_printf_i+0x32>
 80183b0:	2f00      	cmp	r7, #0
 80183b2:	f000 80d4 	beq.w	801855e <_printf_i+0x1ca>
 80183b6:	2f58      	cmp	r7, #88	; 0x58
 80183b8:	f000 80c0 	beq.w	801853c <_printf_i+0x1a8>
 80183bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80183c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80183c4:	e03a      	b.n	801843c <_printf_i+0xa8>
 80183c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80183ca:	2b15      	cmp	r3, #21
 80183cc:	d8f6      	bhi.n	80183bc <_printf_i+0x28>
 80183ce:	a101      	add	r1, pc, #4	; (adr r1, 80183d4 <_printf_i+0x40>)
 80183d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80183d4:	0801842d 	.word	0x0801842d
 80183d8:	08018441 	.word	0x08018441
 80183dc:	080183bd 	.word	0x080183bd
 80183e0:	080183bd 	.word	0x080183bd
 80183e4:	080183bd 	.word	0x080183bd
 80183e8:	080183bd 	.word	0x080183bd
 80183ec:	08018441 	.word	0x08018441
 80183f0:	080183bd 	.word	0x080183bd
 80183f4:	080183bd 	.word	0x080183bd
 80183f8:	080183bd 	.word	0x080183bd
 80183fc:	080183bd 	.word	0x080183bd
 8018400:	08018545 	.word	0x08018545
 8018404:	0801846d 	.word	0x0801846d
 8018408:	080184ff 	.word	0x080184ff
 801840c:	080183bd 	.word	0x080183bd
 8018410:	080183bd 	.word	0x080183bd
 8018414:	08018567 	.word	0x08018567
 8018418:	080183bd 	.word	0x080183bd
 801841c:	0801846d 	.word	0x0801846d
 8018420:	080183bd 	.word	0x080183bd
 8018424:	080183bd 	.word	0x080183bd
 8018428:	08018507 	.word	0x08018507
 801842c:	682b      	ldr	r3, [r5, #0]
 801842e:	1d1a      	adds	r2, r3, #4
 8018430:	681b      	ldr	r3, [r3, #0]
 8018432:	602a      	str	r2, [r5, #0]
 8018434:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8018438:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801843c:	2301      	movs	r3, #1
 801843e:	e09f      	b.n	8018580 <_printf_i+0x1ec>
 8018440:	6820      	ldr	r0, [r4, #0]
 8018442:	682b      	ldr	r3, [r5, #0]
 8018444:	0607      	lsls	r7, r0, #24
 8018446:	f103 0104 	add.w	r1, r3, #4
 801844a:	6029      	str	r1, [r5, #0]
 801844c:	d501      	bpl.n	8018452 <_printf_i+0xbe>
 801844e:	681e      	ldr	r6, [r3, #0]
 8018450:	e003      	b.n	801845a <_printf_i+0xc6>
 8018452:	0646      	lsls	r6, r0, #25
 8018454:	d5fb      	bpl.n	801844e <_printf_i+0xba>
 8018456:	f9b3 6000 	ldrsh.w	r6, [r3]
 801845a:	2e00      	cmp	r6, #0
 801845c:	da03      	bge.n	8018466 <_printf_i+0xd2>
 801845e:	232d      	movs	r3, #45	; 0x2d
 8018460:	4276      	negs	r6, r6
 8018462:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018466:	485a      	ldr	r0, [pc, #360]	; (80185d0 <_printf_i+0x23c>)
 8018468:	230a      	movs	r3, #10
 801846a:	e012      	b.n	8018492 <_printf_i+0xfe>
 801846c:	682b      	ldr	r3, [r5, #0]
 801846e:	6820      	ldr	r0, [r4, #0]
 8018470:	1d19      	adds	r1, r3, #4
 8018472:	6029      	str	r1, [r5, #0]
 8018474:	0605      	lsls	r5, r0, #24
 8018476:	d501      	bpl.n	801847c <_printf_i+0xe8>
 8018478:	681e      	ldr	r6, [r3, #0]
 801847a:	e002      	b.n	8018482 <_printf_i+0xee>
 801847c:	0641      	lsls	r1, r0, #25
 801847e:	d5fb      	bpl.n	8018478 <_printf_i+0xe4>
 8018480:	881e      	ldrh	r6, [r3, #0]
 8018482:	4853      	ldr	r0, [pc, #332]	; (80185d0 <_printf_i+0x23c>)
 8018484:	2f6f      	cmp	r7, #111	; 0x6f
 8018486:	bf0c      	ite	eq
 8018488:	2308      	moveq	r3, #8
 801848a:	230a      	movne	r3, #10
 801848c:	2100      	movs	r1, #0
 801848e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8018492:	6865      	ldr	r5, [r4, #4]
 8018494:	60a5      	str	r5, [r4, #8]
 8018496:	2d00      	cmp	r5, #0
 8018498:	bfa2      	ittt	ge
 801849a:	6821      	ldrge	r1, [r4, #0]
 801849c:	f021 0104 	bicge.w	r1, r1, #4
 80184a0:	6021      	strge	r1, [r4, #0]
 80184a2:	b90e      	cbnz	r6, 80184a8 <_printf_i+0x114>
 80184a4:	2d00      	cmp	r5, #0
 80184a6:	d04b      	beq.n	8018540 <_printf_i+0x1ac>
 80184a8:	4615      	mov	r5, r2
 80184aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80184ae:	fb03 6711 	mls	r7, r3, r1, r6
 80184b2:	5dc7      	ldrb	r7, [r0, r7]
 80184b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80184b8:	4637      	mov	r7, r6
 80184ba:	42bb      	cmp	r3, r7
 80184bc:	460e      	mov	r6, r1
 80184be:	d9f4      	bls.n	80184aa <_printf_i+0x116>
 80184c0:	2b08      	cmp	r3, #8
 80184c2:	d10b      	bne.n	80184dc <_printf_i+0x148>
 80184c4:	6823      	ldr	r3, [r4, #0]
 80184c6:	07de      	lsls	r6, r3, #31
 80184c8:	d508      	bpl.n	80184dc <_printf_i+0x148>
 80184ca:	6923      	ldr	r3, [r4, #16]
 80184cc:	6861      	ldr	r1, [r4, #4]
 80184ce:	4299      	cmp	r1, r3
 80184d0:	bfde      	ittt	le
 80184d2:	2330      	movle	r3, #48	; 0x30
 80184d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80184d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80184dc:	1b52      	subs	r2, r2, r5
 80184de:	6122      	str	r2, [r4, #16]
 80184e0:	f8cd a000 	str.w	sl, [sp]
 80184e4:	464b      	mov	r3, r9
 80184e6:	aa03      	add	r2, sp, #12
 80184e8:	4621      	mov	r1, r4
 80184ea:	4640      	mov	r0, r8
 80184ec:	f7ff fee4 	bl	80182b8 <_printf_common>
 80184f0:	3001      	adds	r0, #1
 80184f2:	d14a      	bne.n	801858a <_printf_i+0x1f6>
 80184f4:	f04f 30ff 	mov.w	r0, #4294967295
 80184f8:	b004      	add	sp, #16
 80184fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80184fe:	6823      	ldr	r3, [r4, #0]
 8018500:	f043 0320 	orr.w	r3, r3, #32
 8018504:	6023      	str	r3, [r4, #0]
 8018506:	4833      	ldr	r0, [pc, #204]	; (80185d4 <_printf_i+0x240>)
 8018508:	2778      	movs	r7, #120	; 0x78
 801850a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801850e:	6823      	ldr	r3, [r4, #0]
 8018510:	6829      	ldr	r1, [r5, #0]
 8018512:	061f      	lsls	r7, r3, #24
 8018514:	f851 6b04 	ldr.w	r6, [r1], #4
 8018518:	d402      	bmi.n	8018520 <_printf_i+0x18c>
 801851a:	065f      	lsls	r7, r3, #25
 801851c:	bf48      	it	mi
 801851e:	b2b6      	uxthmi	r6, r6
 8018520:	07df      	lsls	r7, r3, #31
 8018522:	bf48      	it	mi
 8018524:	f043 0320 	orrmi.w	r3, r3, #32
 8018528:	6029      	str	r1, [r5, #0]
 801852a:	bf48      	it	mi
 801852c:	6023      	strmi	r3, [r4, #0]
 801852e:	b91e      	cbnz	r6, 8018538 <_printf_i+0x1a4>
 8018530:	6823      	ldr	r3, [r4, #0]
 8018532:	f023 0320 	bic.w	r3, r3, #32
 8018536:	6023      	str	r3, [r4, #0]
 8018538:	2310      	movs	r3, #16
 801853a:	e7a7      	b.n	801848c <_printf_i+0xf8>
 801853c:	4824      	ldr	r0, [pc, #144]	; (80185d0 <_printf_i+0x23c>)
 801853e:	e7e4      	b.n	801850a <_printf_i+0x176>
 8018540:	4615      	mov	r5, r2
 8018542:	e7bd      	b.n	80184c0 <_printf_i+0x12c>
 8018544:	682b      	ldr	r3, [r5, #0]
 8018546:	6826      	ldr	r6, [r4, #0]
 8018548:	6961      	ldr	r1, [r4, #20]
 801854a:	1d18      	adds	r0, r3, #4
 801854c:	6028      	str	r0, [r5, #0]
 801854e:	0635      	lsls	r5, r6, #24
 8018550:	681b      	ldr	r3, [r3, #0]
 8018552:	d501      	bpl.n	8018558 <_printf_i+0x1c4>
 8018554:	6019      	str	r1, [r3, #0]
 8018556:	e002      	b.n	801855e <_printf_i+0x1ca>
 8018558:	0670      	lsls	r0, r6, #25
 801855a:	d5fb      	bpl.n	8018554 <_printf_i+0x1c0>
 801855c:	8019      	strh	r1, [r3, #0]
 801855e:	2300      	movs	r3, #0
 8018560:	6123      	str	r3, [r4, #16]
 8018562:	4615      	mov	r5, r2
 8018564:	e7bc      	b.n	80184e0 <_printf_i+0x14c>
 8018566:	682b      	ldr	r3, [r5, #0]
 8018568:	1d1a      	adds	r2, r3, #4
 801856a:	602a      	str	r2, [r5, #0]
 801856c:	681d      	ldr	r5, [r3, #0]
 801856e:	6862      	ldr	r2, [r4, #4]
 8018570:	2100      	movs	r1, #0
 8018572:	4628      	mov	r0, r5
 8018574:	f7e7 fe5c 	bl	8000230 <memchr>
 8018578:	b108      	cbz	r0, 801857e <_printf_i+0x1ea>
 801857a:	1b40      	subs	r0, r0, r5
 801857c:	6060      	str	r0, [r4, #4]
 801857e:	6863      	ldr	r3, [r4, #4]
 8018580:	6123      	str	r3, [r4, #16]
 8018582:	2300      	movs	r3, #0
 8018584:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018588:	e7aa      	b.n	80184e0 <_printf_i+0x14c>
 801858a:	6923      	ldr	r3, [r4, #16]
 801858c:	462a      	mov	r2, r5
 801858e:	4649      	mov	r1, r9
 8018590:	4640      	mov	r0, r8
 8018592:	47d0      	blx	sl
 8018594:	3001      	adds	r0, #1
 8018596:	d0ad      	beq.n	80184f4 <_printf_i+0x160>
 8018598:	6823      	ldr	r3, [r4, #0]
 801859a:	079b      	lsls	r3, r3, #30
 801859c:	d413      	bmi.n	80185c6 <_printf_i+0x232>
 801859e:	68e0      	ldr	r0, [r4, #12]
 80185a0:	9b03      	ldr	r3, [sp, #12]
 80185a2:	4298      	cmp	r0, r3
 80185a4:	bfb8      	it	lt
 80185a6:	4618      	movlt	r0, r3
 80185a8:	e7a6      	b.n	80184f8 <_printf_i+0x164>
 80185aa:	2301      	movs	r3, #1
 80185ac:	4632      	mov	r2, r6
 80185ae:	4649      	mov	r1, r9
 80185b0:	4640      	mov	r0, r8
 80185b2:	47d0      	blx	sl
 80185b4:	3001      	adds	r0, #1
 80185b6:	d09d      	beq.n	80184f4 <_printf_i+0x160>
 80185b8:	3501      	adds	r5, #1
 80185ba:	68e3      	ldr	r3, [r4, #12]
 80185bc:	9903      	ldr	r1, [sp, #12]
 80185be:	1a5b      	subs	r3, r3, r1
 80185c0:	42ab      	cmp	r3, r5
 80185c2:	dcf2      	bgt.n	80185aa <_printf_i+0x216>
 80185c4:	e7eb      	b.n	801859e <_printf_i+0x20a>
 80185c6:	2500      	movs	r5, #0
 80185c8:	f104 0619 	add.w	r6, r4, #25
 80185cc:	e7f5      	b.n	80185ba <_printf_i+0x226>
 80185ce:	bf00      	nop
 80185d0:	0801db68 	.word	0x0801db68
 80185d4:	0801db79 	.word	0x0801db79

080185d8 <_scanf_float>:
 80185d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185dc:	b087      	sub	sp, #28
 80185de:	4617      	mov	r7, r2
 80185e0:	9303      	str	r3, [sp, #12]
 80185e2:	688b      	ldr	r3, [r1, #8]
 80185e4:	1e5a      	subs	r2, r3, #1
 80185e6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80185ea:	bf83      	ittte	hi
 80185ec:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80185f0:	195b      	addhi	r3, r3, r5
 80185f2:	9302      	strhi	r3, [sp, #8]
 80185f4:	2300      	movls	r3, #0
 80185f6:	bf86      	itte	hi
 80185f8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80185fc:	608b      	strhi	r3, [r1, #8]
 80185fe:	9302      	strls	r3, [sp, #8]
 8018600:	680b      	ldr	r3, [r1, #0]
 8018602:	468b      	mov	fp, r1
 8018604:	2500      	movs	r5, #0
 8018606:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801860a:	f84b 3b1c 	str.w	r3, [fp], #28
 801860e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8018612:	4680      	mov	r8, r0
 8018614:	460c      	mov	r4, r1
 8018616:	465e      	mov	r6, fp
 8018618:	46aa      	mov	sl, r5
 801861a:	46a9      	mov	r9, r5
 801861c:	9501      	str	r5, [sp, #4]
 801861e:	68a2      	ldr	r2, [r4, #8]
 8018620:	b152      	cbz	r2, 8018638 <_scanf_float+0x60>
 8018622:	683b      	ldr	r3, [r7, #0]
 8018624:	781b      	ldrb	r3, [r3, #0]
 8018626:	2b4e      	cmp	r3, #78	; 0x4e
 8018628:	d864      	bhi.n	80186f4 <_scanf_float+0x11c>
 801862a:	2b40      	cmp	r3, #64	; 0x40
 801862c:	d83c      	bhi.n	80186a8 <_scanf_float+0xd0>
 801862e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8018632:	b2c8      	uxtb	r0, r1
 8018634:	280e      	cmp	r0, #14
 8018636:	d93a      	bls.n	80186ae <_scanf_float+0xd6>
 8018638:	f1b9 0f00 	cmp.w	r9, #0
 801863c:	d003      	beq.n	8018646 <_scanf_float+0x6e>
 801863e:	6823      	ldr	r3, [r4, #0]
 8018640:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8018644:	6023      	str	r3, [r4, #0]
 8018646:	f10a 3aff 	add.w	sl, sl, #4294967295
 801864a:	f1ba 0f01 	cmp.w	sl, #1
 801864e:	f200 8113 	bhi.w	8018878 <_scanf_float+0x2a0>
 8018652:	455e      	cmp	r6, fp
 8018654:	f200 8105 	bhi.w	8018862 <_scanf_float+0x28a>
 8018658:	2501      	movs	r5, #1
 801865a:	4628      	mov	r0, r5
 801865c:	b007      	add	sp, #28
 801865e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018662:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8018666:	2a0d      	cmp	r2, #13
 8018668:	d8e6      	bhi.n	8018638 <_scanf_float+0x60>
 801866a:	a101      	add	r1, pc, #4	; (adr r1, 8018670 <_scanf_float+0x98>)
 801866c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8018670:	080187af 	.word	0x080187af
 8018674:	08018639 	.word	0x08018639
 8018678:	08018639 	.word	0x08018639
 801867c:	08018639 	.word	0x08018639
 8018680:	0801880f 	.word	0x0801880f
 8018684:	080187e7 	.word	0x080187e7
 8018688:	08018639 	.word	0x08018639
 801868c:	08018639 	.word	0x08018639
 8018690:	080187bd 	.word	0x080187bd
 8018694:	08018639 	.word	0x08018639
 8018698:	08018639 	.word	0x08018639
 801869c:	08018639 	.word	0x08018639
 80186a0:	08018639 	.word	0x08018639
 80186a4:	08018775 	.word	0x08018775
 80186a8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80186ac:	e7db      	b.n	8018666 <_scanf_float+0x8e>
 80186ae:	290e      	cmp	r1, #14
 80186b0:	d8c2      	bhi.n	8018638 <_scanf_float+0x60>
 80186b2:	a001      	add	r0, pc, #4	; (adr r0, 80186b8 <_scanf_float+0xe0>)
 80186b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80186b8:	08018767 	.word	0x08018767
 80186bc:	08018639 	.word	0x08018639
 80186c0:	08018767 	.word	0x08018767
 80186c4:	080187fb 	.word	0x080187fb
 80186c8:	08018639 	.word	0x08018639
 80186cc:	08018715 	.word	0x08018715
 80186d0:	08018751 	.word	0x08018751
 80186d4:	08018751 	.word	0x08018751
 80186d8:	08018751 	.word	0x08018751
 80186dc:	08018751 	.word	0x08018751
 80186e0:	08018751 	.word	0x08018751
 80186e4:	08018751 	.word	0x08018751
 80186e8:	08018751 	.word	0x08018751
 80186ec:	08018751 	.word	0x08018751
 80186f0:	08018751 	.word	0x08018751
 80186f4:	2b6e      	cmp	r3, #110	; 0x6e
 80186f6:	d809      	bhi.n	801870c <_scanf_float+0x134>
 80186f8:	2b60      	cmp	r3, #96	; 0x60
 80186fa:	d8b2      	bhi.n	8018662 <_scanf_float+0x8a>
 80186fc:	2b54      	cmp	r3, #84	; 0x54
 80186fe:	d077      	beq.n	80187f0 <_scanf_float+0x218>
 8018700:	2b59      	cmp	r3, #89	; 0x59
 8018702:	d199      	bne.n	8018638 <_scanf_float+0x60>
 8018704:	2d07      	cmp	r5, #7
 8018706:	d197      	bne.n	8018638 <_scanf_float+0x60>
 8018708:	2508      	movs	r5, #8
 801870a:	e029      	b.n	8018760 <_scanf_float+0x188>
 801870c:	2b74      	cmp	r3, #116	; 0x74
 801870e:	d06f      	beq.n	80187f0 <_scanf_float+0x218>
 8018710:	2b79      	cmp	r3, #121	; 0x79
 8018712:	e7f6      	b.n	8018702 <_scanf_float+0x12a>
 8018714:	6821      	ldr	r1, [r4, #0]
 8018716:	05c8      	lsls	r0, r1, #23
 8018718:	d51a      	bpl.n	8018750 <_scanf_float+0x178>
 801871a:	9b02      	ldr	r3, [sp, #8]
 801871c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8018720:	6021      	str	r1, [r4, #0]
 8018722:	f109 0901 	add.w	r9, r9, #1
 8018726:	b11b      	cbz	r3, 8018730 <_scanf_float+0x158>
 8018728:	3b01      	subs	r3, #1
 801872a:	3201      	adds	r2, #1
 801872c:	9302      	str	r3, [sp, #8]
 801872e:	60a2      	str	r2, [r4, #8]
 8018730:	68a3      	ldr	r3, [r4, #8]
 8018732:	3b01      	subs	r3, #1
 8018734:	60a3      	str	r3, [r4, #8]
 8018736:	6923      	ldr	r3, [r4, #16]
 8018738:	3301      	adds	r3, #1
 801873a:	6123      	str	r3, [r4, #16]
 801873c:	687b      	ldr	r3, [r7, #4]
 801873e:	3b01      	subs	r3, #1
 8018740:	2b00      	cmp	r3, #0
 8018742:	607b      	str	r3, [r7, #4]
 8018744:	f340 8084 	ble.w	8018850 <_scanf_float+0x278>
 8018748:	683b      	ldr	r3, [r7, #0]
 801874a:	3301      	adds	r3, #1
 801874c:	603b      	str	r3, [r7, #0]
 801874e:	e766      	b.n	801861e <_scanf_float+0x46>
 8018750:	eb1a 0f05 	cmn.w	sl, r5
 8018754:	f47f af70 	bne.w	8018638 <_scanf_float+0x60>
 8018758:	6822      	ldr	r2, [r4, #0]
 801875a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801875e:	6022      	str	r2, [r4, #0]
 8018760:	f806 3b01 	strb.w	r3, [r6], #1
 8018764:	e7e4      	b.n	8018730 <_scanf_float+0x158>
 8018766:	6822      	ldr	r2, [r4, #0]
 8018768:	0610      	lsls	r0, r2, #24
 801876a:	f57f af65 	bpl.w	8018638 <_scanf_float+0x60>
 801876e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8018772:	e7f4      	b.n	801875e <_scanf_float+0x186>
 8018774:	f1ba 0f00 	cmp.w	sl, #0
 8018778:	d10e      	bne.n	8018798 <_scanf_float+0x1c0>
 801877a:	f1b9 0f00 	cmp.w	r9, #0
 801877e:	d10e      	bne.n	801879e <_scanf_float+0x1c6>
 8018780:	6822      	ldr	r2, [r4, #0]
 8018782:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8018786:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801878a:	d108      	bne.n	801879e <_scanf_float+0x1c6>
 801878c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8018790:	6022      	str	r2, [r4, #0]
 8018792:	f04f 0a01 	mov.w	sl, #1
 8018796:	e7e3      	b.n	8018760 <_scanf_float+0x188>
 8018798:	f1ba 0f02 	cmp.w	sl, #2
 801879c:	d055      	beq.n	801884a <_scanf_float+0x272>
 801879e:	2d01      	cmp	r5, #1
 80187a0:	d002      	beq.n	80187a8 <_scanf_float+0x1d0>
 80187a2:	2d04      	cmp	r5, #4
 80187a4:	f47f af48 	bne.w	8018638 <_scanf_float+0x60>
 80187a8:	3501      	adds	r5, #1
 80187aa:	b2ed      	uxtb	r5, r5
 80187ac:	e7d8      	b.n	8018760 <_scanf_float+0x188>
 80187ae:	f1ba 0f01 	cmp.w	sl, #1
 80187b2:	f47f af41 	bne.w	8018638 <_scanf_float+0x60>
 80187b6:	f04f 0a02 	mov.w	sl, #2
 80187ba:	e7d1      	b.n	8018760 <_scanf_float+0x188>
 80187bc:	b97d      	cbnz	r5, 80187de <_scanf_float+0x206>
 80187be:	f1b9 0f00 	cmp.w	r9, #0
 80187c2:	f47f af3c 	bne.w	801863e <_scanf_float+0x66>
 80187c6:	6822      	ldr	r2, [r4, #0]
 80187c8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80187cc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80187d0:	f47f af39 	bne.w	8018646 <_scanf_float+0x6e>
 80187d4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80187d8:	6022      	str	r2, [r4, #0]
 80187da:	2501      	movs	r5, #1
 80187dc:	e7c0      	b.n	8018760 <_scanf_float+0x188>
 80187de:	2d03      	cmp	r5, #3
 80187e0:	d0e2      	beq.n	80187a8 <_scanf_float+0x1d0>
 80187e2:	2d05      	cmp	r5, #5
 80187e4:	e7de      	b.n	80187a4 <_scanf_float+0x1cc>
 80187e6:	2d02      	cmp	r5, #2
 80187e8:	f47f af26 	bne.w	8018638 <_scanf_float+0x60>
 80187ec:	2503      	movs	r5, #3
 80187ee:	e7b7      	b.n	8018760 <_scanf_float+0x188>
 80187f0:	2d06      	cmp	r5, #6
 80187f2:	f47f af21 	bne.w	8018638 <_scanf_float+0x60>
 80187f6:	2507      	movs	r5, #7
 80187f8:	e7b2      	b.n	8018760 <_scanf_float+0x188>
 80187fa:	6822      	ldr	r2, [r4, #0]
 80187fc:	0591      	lsls	r1, r2, #22
 80187fe:	f57f af1b 	bpl.w	8018638 <_scanf_float+0x60>
 8018802:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8018806:	6022      	str	r2, [r4, #0]
 8018808:	f8cd 9004 	str.w	r9, [sp, #4]
 801880c:	e7a8      	b.n	8018760 <_scanf_float+0x188>
 801880e:	6822      	ldr	r2, [r4, #0]
 8018810:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8018814:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8018818:	d006      	beq.n	8018828 <_scanf_float+0x250>
 801881a:	0550      	lsls	r0, r2, #21
 801881c:	f57f af0c 	bpl.w	8018638 <_scanf_float+0x60>
 8018820:	f1b9 0f00 	cmp.w	r9, #0
 8018824:	f43f af0f 	beq.w	8018646 <_scanf_float+0x6e>
 8018828:	0591      	lsls	r1, r2, #22
 801882a:	bf58      	it	pl
 801882c:	9901      	ldrpl	r1, [sp, #4]
 801882e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8018832:	bf58      	it	pl
 8018834:	eba9 0101 	subpl.w	r1, r9, r1
 8018838:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801883c:	bf58      	it	pl
 801883e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8018842:	6022      	str	r2, [r4, #0]
 8018844:	f04f 0900 	mov.w	r9, #0
 8018848:	e78a      	b.n	8018760 <_scanf_float+0x188>
 801884a:	f04f 0a03 	mov.w	sl, #3
 801884e:	e787      	b.n	8018760 <_scanf_float+0x188>
 8018850:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8018854:	4639      	mov	r1, r7
 8018856:	4640      	mov	r0, r8
 8018858:	4798      	blx	r3
 801885a:	2800      	cmp	r0, #0
 801885c:	f43f aedf 	beq.w	801861e <_scanf_float+0x46>
 8018860:	e6ea      	b.n	8018638 <_scanf_float+0x60>
 8018862:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8018866:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801886a:	463a      	mov	r2, r7
 801886c:	4640      	mov	r0, r8
 801886e:	4798      	blx	r3
 8018870:	6923      	ldr	r3, [r4, #16]
 8018872:	3b01      	subs	r3, #1
 8018874:	6123      	str	r3, [r4, #16]
 8018876:	e6ec      	b.n	8018652 <_scanf_float+0x7a>
 8018878:	1e6b      	subs	r3, r5, #1
 801887a:	2b06      	cmp	r3, #6
 801887c:	d825      	bhi.n	80188ca <_scanf_float+0x2f2>
 801887e:	2d02      	cmp	r5, #2
 8018880:	d836      	bhi.n	80188f0 <_scanf_float+0x318>
 8018882:	455e      	cmp	r6, fp
 8018884:	f67f aee8 	bls.w	8018658 <_scanf_float+0x80>
 8018888:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801888c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018890:	463a      	mov	r2, r7
 8018892:	4640      	mov	r0, r8
 8018894:	4798      	blx	r3
 8018896:	6923      	ldr	r3, [r4, #16]
 8018898:	3b01      	subs	r3, #1
 801889a:	6123      	str	r3, [r4, #16]
 801889c:	e7f1      	b.n	8018882 <_scanf_float+0x2aa>
 801889e:	9802      	ldr	r0, [sp, #8]
 80188a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80188a4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80188a8:	9002      	str	r0, [sp, #8]
 80188aa:	463a      	mov	r2, r7
 80188ac:	4640      	mov	r0, r8
 80188ae:	4798      	blx	r3
 80188b0:	6923      	ldr	r3, [r4, #16]
 80188b2:	3b01      	subs	r3, #1
 80188b4:	6123      	str	r3, [r4, #16]
 80188b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80188ba:	fa5f fa8a 	uxtb.w	sl, sl
 80188be:	f1ba 0f02 	cmp.w	sl, #2
 80188c2:	d1ec      	bne.n	801889e <_scanf_float+0x2c6>
 80188c4:	3d03      	subs	r5, #3
 80188c6:	b2ed      	uxtb	r5, r5
 80188c8:	1b76      	subs	r6, r6, r5
 80188ca:	6823      	ldr	r3, [r4, #0]
 80188cc:	05da      	lsls	r2, r3, #23
 80188ce:	d52f      	bpl.n	8018930 <_scanf_float+0x358>
 80188d0:	055b      	lsls	r3, r3, #21
 80188d2:	d510      	bpl.n	80188f6 <_scanf_float+0x31e>
 80188d4:	455e      	cmp	r6, fp
 80188d6:	f67f aebf 	bls.w	8018658 <_scanf_float+0x80>
 80188da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80188de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80188e2:	463a      	mov	r2, r7
 80188e4:	4640      	mov	r0, r8
 80188e6:	4798      	blx	r3
 80188e8:	6923      	ldr	r3, [r4, #16]
 80188ea:	3b01      	subs	r3, #1
 80188ec:	6123      	str	r3, [r4, #16]
 80188ee:	e7f1      	b.n	80188d4 <_scanf_float+0x2fc>
 80188f0:	46aa      	mov	sl, r5
 80188f2:	9602      	str	r6, [sp, #8]
 80188f4:	e7df      	b.n	80188b6 <_scanf_float+0x2de>
 80188f6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80188fa:	6923      	ldr	r3, [r4, #16]
 80188fc:	2965      	cmp	r1, #101	; 0x65
 80188fe:	f103 33ff 	add.w	r3, r3, #4294967295
 8018902:	f106 35ff 	add.w	r5, r6, #4294967295
 8018906:	6123      	str	r3, [r4, #16]
 8018908:	d00c      	beq.n	8018924 <_scanf_float+0x34c>
 801890a:	2945      	cmp	r1, #69	; 0x45
 801890c:	d00a      	beq.n	8018924 <_scanf_float+0x34c>
 801890e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8018912:	463a      	mov	r2, r7
 8018914:	4640      	mov	r0, r8
 8018916:	4798      	blx	r3
 8018918:	6923      	ldr	r3, [r4, #16]
 801891a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801891e:	3b01      	subs	r3, #1
 8018920:	1eb5      	subs	r5, r6, #2
 8018922:	6123      	str	r3, [r4, #16]
 8018924:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8018928:	463a      	mov	r2, r7
 801892a:	4640      	mov	r0, r8
 801892c:	4798      	blx	r3
 801892e:	462e      	mov	r6, r5
 8018930:	6825      	ldr	r5, [r4, #0]
 8018932:	f015 0510 	ands.w	r5, r5, #16
 8018936:	d158      	bne.n	80189ea <_scanf_float+0x412>
 8018938:	7035      	strb	r5, [r6, #0]
 801893a:	6823      	ldr	r3, [r4, #0]
 801893c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8018940:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8018944:	d11c      	bne.n	8018980 <_scanf_float+0x3a8>
 8018946:	9b01      	ldr	r3, [sp, #4]
 8018948:	454b      	cmp	r3, r9
 801894a:	eba3 0209 	sub.w	r2, r3, r9
 801894e:	d124      	bne.n	801899a <_scanf_float+0x3c2>
 8018950:	2200      	movs	r2, #0
 8018952:	4659      	mov	r1, fp
 8018954:	4640      	mov	r0, r8
 8018956:	f002 fd1b 	bl	801b390 <_strtod_r>
 801895a:	9b03      	ldr	r3, [sp, #12]
 801895c:	6821      	ldr	r1, [r4, #0]
 801895e:	681b      	ldr	r3, [r3, #0]
 8018960:	f011 0f02 	tst.w	r1, #2
 8018964:	ec57 6b10 	vmov	r6, r7, d0
 8018968:	f103 0204 	add.w	r2, r3, #4
 801896c:	d020      	beq.n	80189b0 <_scanf_float+0x3d8>
 801896e:	9903      	ldr	r1, [sp, #12]
 8018970:	600a      	str	r2, [r1, #0]
 8018972:	681b      	ldr	r3, [r3, #0]
 8018974:	e9c3 6700 	strd	r6, r7, [r3]
 8018978:	68e3      	ldr	r3, [r4, #12]
 801897a:	3301      	adds	r3, #1
 801897c:	60e3      	str	r3, [r4, #12]
 801897e:	e66c      	b.n	801865a <_scanf_float+0x82>
 8018980:	9b04      	ldr	r3, [sp, #16]
 8018982:	2b00      	cmp	r3, #0
 8018984:	d0e4      	beq.n	8018950 <_scanf_float+0x378>
 8018986:	9905      	ldr	r1, [sp, #20]
 8018988:	230a      	movs	r3, #10
 801898a:	462a      	mov	r2, r5
 801898c:	3101      	adds	r1, #1
 801898e:	4640      	mov	r0, r8
 8018990:	f002 fd86 	bl	801b4a0 <_strtol_r>
 8018994:	9b04      	ldr	r3, [sp, #16]
 8018996:	9e05      	ldr	r6, [sp, #20]
 8018998:	1ac2      	subs	r2, r0, r3
 801899a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801899e:	429e      	cmp	r6, r3
 80189a0:	bf28      	it	cs
 80189a2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80189a6:	4912      	ldr	r1, [pc, #72]	; (80189f0 <_scanf_float+0x418>)
 80189a8:	4630      	mov	r0, r6
 80189aa:	f000 f943 	bl	8018c34 <siprintf>
 80189ae:	e7cf      	b.n	8018950 <_scanf_float+0x378>
 80189b0:	f011 0f04 	tst.w	r1, #4
 80189b4:	9903      	ldr	r1, [sp, #12]
 80189b6:	600a      	str	r2, [r1, #0]
 80189b8:	d1db      	bne.n	8018972 <_scanf_float+0x39a>
 80189ba:	f8d3 8000 	ldr.w	r8, [r3]
 80189be:	ee10 2a10 	vmov	r2, s0
 80189c2:	ee10 0a10 	vmov	r0, s0
 80189c6:	463b      	mov	r3, r7
 80189c8:	4639      	mov	r1, r7
 80189ca:	f7e8 f8df 	bl	8000b8c <__aeabi_dcmpun>
 80189ce:	b128      	cbz	r0, 80189dc <_scanf_float+0x404>
 80189d0:	4808      	ldr	r0, [pc, #32]	; (80189f4 <_scanf_float+0x41c>)
 80189d2:	f000 fb57 	bl	8019084 <nanf>
 80189d6:	ed88 0a00 	vstr	s0, [r8]
 80189da:	e7cd      	b.n	8018978 <_scanf_float+0x3a0>
 80189dc:	4630      	mov	r0, r6
 80189de:	4639      	mov	r1, r7
 80189e0:	f7e8 f932 	bl	8000c48 <__aeabi_d2f>
 80189e4:	f8c8 0000 	str.w	r0, [r8]
 80189e8:	e7c6      	b.n	8018978 <_scanf_float+0x3a0>
 80189ea:	2500      	movs	r5, #0
 80189ec:	e635      	b.n	801865a <_scanf_float+0x82>
 80189ee:	bf00      	nop
 80189f0:	0801db8a 	.word	0x0801db8a
 80189f4:	0801df38 	.word	0x0801df38

080189f8 <std>:
 80189f8:	2300      	movs	r3, #0
 80189fa:	b510      	push	{r4, lr}
 80189fc:	4604      	mov	r4, r0
 80189fe:	e9c0 3300 	strd	r3, r3, [r0]
 8018a02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018a06:	6083      	str	r3, [r0, #8]
 8018a08:	8181      	strh	r1, [r0, #12]
 8018a0a:	6643      	str	r3, [r0, #100]	; 0x64
 8018a0c:	81c2      	strh	r2, [r0, #14]
 8018a0e:	6183      	str	r3, [r0, #24]
 8018a10:	4619      	mov	r1, r3
 8018a12:	2208      	movs	r2, #8
 8018a14:	305c      	adds	r0, #92	; 0x5c
 8018a16:	f000 fa33 	bl	8018e80 <memset>
 8018a1a:	4b05      	ldr	r3, [pc, #20]	; (8018a30 <std+0x38>)
 8018a1c:	6263      	str	r3, [r4, #36]	; 0x24
 8018a1e:	4b05      	ldr	r3, [pc, #20]	; (8018a34 <std+0x3c>)
 8018a20:	62a3      	str	r3, [r4, #40]	; 0x28
 8018a22:	4b05      	ldr	r3, [pc, #20]	; (8018a38 <std+0x40>)
 8018a24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8018a26:	4b05      	ldr	r3, [pc, #20]	; (8018a3c <std+0x44>)
 8018a28:	6224      	str	r4, [r4, #32]
 8018a2a:	6323      	str	r3, [r4, #48]	; 0x30
 8018a2c:	bd10      	pop	{r4, pc}
 8018a2e:	bf00      	nop
 8018a30:	08018ccd 	.word	0x08018ccd
 8018a34:	08018cf3 	.word	0x08018cf3
 8018a38:	08018d2b 	.word	0x08018d2b
 8018a3c:	08018d4f 	.word	0x08018d4f

08018a40 <stdio_exit_handler>:
 8018a40:	4a02      	ldr	r2, [pc, #8]	; (8018a4c <stdio_exit_handler+0xc>)
 8018a42:	4903      	ldr	r1, [pc, #12]	; (8018a50 <stdio_exit_handler+0x10>)
 8018a44:	4803      	ldr	r0, [pc, #12]	; (8018a54 <stdio_exit_handler+0x14>)
 8018a46:	f000 b869 	b.w	8018b1c <_fwalk_sglue>
 8018a4a:	bf00      	nop
 8018a4c:	20000140 	.word	0x20000140
 8018a50:	0801c129 	.word	0x0801c129
 8018a54:	2000014c 	.word	0x2000014c

08018a58 <cleanup_stdio>:
 8018a58:	6841      	ldr	r1, [r0, #4]
 8018a5a:	4b0c      	ldr	r3, [pc, #48]	; (8018a8c <cleanup_stdio+0x34>)
 8018a5c:	4299      	cmp	r1, r3
 8018a5e:	b510      	push	{r4, lr}
 8018a60:	4604      	mov	r4, r0
 8018a62:	d001      	beq.n	8018a68 <cleanup_stdio+0x10>
 8018a64:	f003 fb60 	bl	801c128 <_fflush_r>
 8018a68:	68a1      	ldr	r1, [r4, #8]
 8018a6a:	4b09      	ldr	r3, [pc, #36]	; (8018a90 <cleanup_stdio+0x38>)
 8018a6c:	4299      	cmp	r1, r3
 8018a6e:	d002      	beq.n	8018a76 <cleanup_stdio+0x1e>
 8018a70:	4620      	mov	r0, r4
 8018a72:	f003 fb59 	bl	801c128 <_fflush_r>
 8018a76:	68e1      	ldr	r1, [r4, #12]
 8018a78:	4b06      	ldr	r3, [pc, #24]	; (8018a94 <cleanup_stdio+0x3c>)
 8018a7a:	4299      	cmp	r1, r3
 8018a7c:	d004      	beq.n	8018a88 <cleanup_stdio+0x30>
 8018a7e:	4620      	mov	r0, r4
 8018a80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018a84:	f003 bb50 	b.w	801c128 <_fflush_r>
 8018a88:	bd10      	pop	{r4, pc}
 8018a8a:	bf00      	nop
 8018a8c:	20008348 	.word	0x20008348
 8018a90:	200083b0 	.word	0x200083b0
 8018a94:	20008418 	.word	0x20008418

08018a98 <global_stdio_init.part.0>:
 8018a98:	b510      	push	{r4, lr}
 8018a9a:	4b0b      	ldr	r3, [pc, #44]	; (8018ac8 <global_stdio_init.part.0+0x30>)
 8018a9c:	4c0b      	ldr	r4, [pc, #44]	; (8018acc <global_stdio_init.part.0+0x34>)
 8018a9e:	4a0c      	ldr	r2, [pc, #48]	; (8018ad0 <global_stdio_init.part.0+0x38>)
 8018aa0:	601a      	str	r2, [r3, #0]
 8018aa2:	4620      	mov	r0, r4
 8018aa4:	2200      	movs	r2, #0
 8018aa6:	2104      	movs	r1, #4
 8018aa8:	f7ff ffa6 	bl	80189f8 <std>
 8018aac:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8018ab0:	2201      	movs	r2, #1
 8018ab2:	2109      	movs	r1, #9
 8018ab4:	f7ff ffa0 	bl	80189f8 <std>
 8018ab8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8018abc:	2202      	movs	r2, #2
 8018abe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018ac2:	2112      	movs	r1, #18
 8018ac4:	f7ff bf98 	b.w	80189f8 <std>
 8018ac8:	20008480 	.word	0x20008480
 8018acc:	20008348 	.word	0x20008348
 8018ad0:	08018a41 	.word	0x08018a41

08018ad4 <__sfp_lock_acquire>:
 8018ad4:	4801      	ldr	r0, [pc, #4]	; (8018adc <__sfp_lock_acquire+0x8>)
 8018ad6:	f000 bac5 	b.w	8019064 <__retarget_lock_acquire_recursive>
 8018ada:	bf00      	nop
 8018adc:	20008489 	.word	0x20008489

08018ae0 <__sfp_lock_release>:
 8018ae0:	4801      	ldr	r0, [pc, #4]	; (8018ae8 <__sfp_lock_release+0x8>)
 8018ae2:	f000 bac0 	b.w	8019066 <__retarget_lock_release_recursive>
 8018ae6:	bf00      	nop
 8018ae8:	20008489 	.word	0x20008489

08018aec <__sinit>:
 8018aec:	b510      	push	{r4, lr}
 8018aee:	4604      	mov	r4, r0
 8018af0:	f7ff fff0 	bl	8018ad4 <__sfp_lock_acquire>
 8018af4:	6a23      	ldr	r3, [r4, #32]
 8018af6:	b11b      	cbz	r3, 8018b00 <__sinit+0x14>
 8018af8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018afc:	f7ff bff0 	b.w	8018ae0 <__sfp_lock_release>
 8018b00:	4b04      	ldr	r3, [pc, #16]	; (8018b14 <__sinit+0x28>)
 8018b02:	6223      	str	r3, [r4, #32]
 8018b04:	4b04      	ldr	r3, [pc, #16]	; (8018b18 <__sinit+0x2c>)
 8018b06:	681b      	ldr	r3, [r3, #0]
 8018b08:	2b00      	cmp	r3, #0
 8018b0a:	d1f5      	bne.n	8018af8 <__sinit+0xc>
 8018b0c:	f7ff ffc4 	bl	8018a98 <global_stdio_init.part.0>
 8018b10:	e7f2      	b.n	8018af8 <__sinit+0xc>
 8018b12:	bf00      	nop
 8018b14:	08018a59 	.word	0x08018a59
 8018b18:	20008480 	.word	0x20008480

08018b1c <_fwalk_sglue>:
 8018b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018b20:	4607      	mov	r7, r0
 8018b22:	4688      	mov	r8, r1
 8018b24:	4614      	mov	r4, r2
 8018b26:	2600      	movs	r6, #0
 8018b28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018b2c:	f1b9 0901 	subs.w	r9, r9, #1
 8018b30:	d505      	bpl.n	8018b3e <_fwalk_sglue+0x22>
 8018b32:	6824      	ldr	r4, [r4, #0]
 8018b34:	2c00      	cmp	r4, #0
 8018b36:	d1f7      	bne.n	8018b28 <_fwalk_sglue+0xc>
 8018b38:	4630      	mov	r0, r6
 8018b3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018b3e:	89ab      	ldrh	r3, [r5, #12]
 8018b40:	2b01      	cmp	r3, #1
 8018b42:	d907      	bls.n	8018b54 <_fwalk_sglue+0x38>
 8018b44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018b48:	3301      	adds	r3, #1
 8018b4a:	d003      	beq.n	8018b54 <_fwalk_sglue+0x38>
 8018b4c:	4629      	mov	r1, r5
 8018b4e:	4638      	mov	r0, r7
 8018b50:	47c0      	blx	r8
 8018b52:	4306      	orrs	r6, r0
 8018b54:	3568      	adds	r5, #104	; 0x68
 8018b56:	e7e9      	b.n	8018b2c <_fwalk_sglue+0x10>

08018b58 <iprintf>:
 8018b58:	b40f      	push	{r0, r1, r2, r3}
 8018b5a:	b507      	push	{r0, r1, r2, lr}
 8018b5c:	4906      	ldr	r1, [pc, #24]	; (8018b78 <iprintf+0x20>)
 8018b5e:	ab04      	add	r3, sp, #16
 8018b60:	6808      	ldr	r0, [r1, #0]
 8018b62:	f853 2b04 	ldr.w	r2, [r3], #4
 8018b66:	6881      	ldr	r1, [r0, #8]
 8018b68:	9301      	str	r3, [sp, #4]
 8018b6a:	f002 ffef 	bl	801bb4c <_vfiprintf_r>
 8018b6e:	b003      	add	sp, #12
 8018b70:	f85d eb04 	ldr.w	lr, [sp], #4
 8018b74:	b004      	add	sp, #16
 8018b76:	4770      	bx	lr
 8018b78:	20000198 	.word	0x20000198

08018b7c <_puts_r>:
 8018b7c:	6a03      	ldr	r3, [r0, #32]
 8018b7e:	b570      	push	{r4, r5, r6, lr}
 8018b80:	6884      	ldr	r4, [r0, #8]
 8018b82:	4605      	mov	r5, r0
 8018b84:	460e      	mov	r6, r1
 8018b86:	b90b      	cbnz	r3, 8018b8c <_puts_r+0x10>
 8018b88:	f7ff ffb0 	bl	8018aec <__sinit>
 8018b8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018b8e:	07db      	lsls	r3, r3, #31
 8018b90:	d405      	bmi.n	8018b9e <_puts_r+0x22>
 8018b92:	89a3      	ldrh	r3, [r4, #12]
 8018b94:	0598      	lsls	r0, r3, #22
 8018b96:	d402      	bmi.n	8018b9e <_puts_r+0x22>
 8018b98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018b9a:	f000 fa63 	bl	8019064 <__retarget_lock_acquire_recursive>
 8018b9e:	89a3      	ldrh	r3, [r4, #12]
 8018ba0:	0719      	lsls	r1, r3, #28
 8018ba2:	d513      	bpl.n	8018bcc <_puts_r+0x50>
 8018ba4:	6923      	ldr	r3, [r4, #16]
 8018ba6:	b18b      	cbz	r3, 8018bcc <_puts_r+0x50>
 8018ba8:	3e01      	subs	r6, #1
 8018baa:	68a3      	ldr	r3, [r4, #8]
 8018bac:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8018bb0:	3b01      	subs	r3, #1
 8018bb2:	60a3      	str	r3, [r4, #8]
 8018bb4:	b9e9      	cbnz	r1, 8018bf2 <_puts_r+0x76>
 8018bb6:	2b00      	cmp	r3, #0
 8018bb8:	da2e      	bge.n	8018c18 <_puts_r+0x9c>
 8018bba:	4622      	mov	r2, r4
 8018bbc:	210a      	movs	r1, #10
 8018bbe:	4628      	mov	r0, r5
 8018bc0:	f000 f8c9 	bl	8018d56 <__swbuf_r>
 8018bc4:	3001      	adds	r0, #1
 8018bc6:	d007      	beq.n	8018bd8 <_puts_r+0x5c>
 8018bc8:	250a      	movs	r5, #10
 8018bca:	e007      	b.n	8018bdc <_puts_r+0x60>
 8018bcc:	4621      	mov	r1, r4
 8018bce:	4628      	mov	r0, r5
 8018bd0:	f000 f8fe 	bl	8018dd0 <__swsetup_r>
 8018bd4:	2800      	cmp	r0, #0
 8018bd6:	d0e7      	beq.n	8018ba8 <_puts_r+0x2c>
 8018bd8:	f04f 35ff 	mov.w	r5, #4294967295
 8018bdc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018bde:	07da      	lsls	r2, r3, #31
 8018be0:	d405      	bmi.n	8018bee <_puts_r+0x72>
 8018be2:	89a3      	ldrh	r3, [r4, #12]
 8018be4:	059b      	lsls	r3, r3, #22
 8018be6:	d402      	bmi.n	8018bee <_puts_r+0x72>
 8018be8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018bea:	f000 fa3c 	bl	8019066 <__retarget_lock_release_recursive>
 8018bee:	4628      	mov	r0, r5
 8018bf0:	bd70      	pop	{r4, r5, r6, pc}
 8018bf2:	2b00      	cmp	r3, #0
 8018bf4:	da04      	bge.n	8018c00 <_puts_r+0x84>
 8018bf6:	69a2      	ldr	r2, [r4, #24]
 8018bf8:	429a      	cmp	r2, r3
 8018bfa:	dc06      	bgt.n	8018c0a <_puts_r+0x8e>
 8018bfc:	290a      	cmp	r1, #10
 8018bfe:	d004      	beq.n	8018c0a <_puts_r+0x8e>
 8018c00:	6823      	ldr	r3, [r4, #0]
 8018c02:	1c5a      	adds	r2, r3, #1
 8018c04:	6022      	str	r2, [r4, #0]
 8018c06:	7019      	strb	r1, [r3, #0]
 8018c08:	e7cf      	b.n	8018baa <_puts_r+0x2e>
 8018c0a:	4622      	mov	r2, r4
 8018c0c:	4628      	mov	r0, r5
 8018c0e:	f000 f8a2 	bl	8018d56 <__swbuf_r>
 8018c12:	3001      	adds	r0, #1
 8018c14:	d1c9      	bne.n	8018baa <_puts_r+0x2e>
 8018c16:	e7df      	b.n	8018bd8 <_puts_r+0x5c>
 8018c18:	6823      	ldr	r3, [r4, #0]
 8018c1a:	250a      	movs	r5, #10
 8018c1c:	1c5a      	adds	r2, r3, #1
 8018c1e:	6022      	str	r2, [r4, #0]
 8018c20:	701d      	strb	r5, [r3, #0]
 8018c22:	e7db      	b.n	8018bdc <_puts_r+0x60>

08018c24 <puts>:
 8018c24:	4b02      	ldr	r3, [pc, #8]	; (8018c30 <puts+0xc>)
 8018c26:	4601      	mov	r1, r0
 8018c28:	6818      	ldr	r0, [r3, #0]
 8018c2a:	f7ff bfa7 	b.w	8018b7c <_puts_r>
 8018c2e:	bf00      	nop
 8018c30:	20000198 	.word	0x20000198

08018c34 <siprintf>:
 8018c34:	b40e      	push	{r1, r2, r3}
 8018c36:	b500      	push	{lr}
 8018c38:	b09c      	sub	sp, #112	; 0x70
 8018c3a:	ab1d      	add	r3, sp, #116	; 0x74
 8018c3c:	9002      	str	r0, [sp, #8]
 8018c3e:	9006      	str	r0, [sp, #24]
 8018c40:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8018c44:	4809      	ldr	r0, [pc, #36]	; (8018c6c <siprintf+0x38>)
 8018c46:	9107      	str	r1, [sp, #28]
 8018c48:	9104      	str	r1, [sp, #16]
 8018c4a:	4909      	ldr	r1, [pc, #36]	; (8018c70 <siprintf+0x3c>)
 8018c4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8018c50:	9105      	str	r1, [sp, #20]
 8018c52:	6800      	ldr	r0, [r0, #0]
 8018c54:	9301      	str	r3, [sp, #4]
 8018c56:	a902      	add	r1, sp, #8
 8018c58:	f002 fc7e 	bl	801b558 <_svfiprintf_r>
 8018c5c:	9b02      	ldr	r3, [sp, #8]
 8018c5e:	2200      	movs	r2, #0
 8018c60:	701a      	strb	r2, [r3, #0]
 8018c62:	b01c      	add	sp, #112	; 0x70
 8018c64:	f85d eb04 	ldr.w	lr, [sp], #4
 8018c68:	b003      	add	sp, #12
 8018c6a:	4770      	bx	lr
 8018c6c:	20000198 	.word	0x20000198
 8018c70:	ffff0208 	.word	0xffff0208

08018c74 <siscanf>:
 8018c74:	b40e      	push	{r1, r2, r3}
 8018c76:	b510      	push	{r4, lr}
 8018c78:	b09f      	sub	sp, #124	; 0x7c
 8018c7a:	ac21      	add	r4, sp, #132	; 0x84
 8018c7c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8018c80:	f854 2b04 	ldr.w	r2, [r4], #4
 8018c84:	9201      	str	r2, [sp, #4]
 8018c86:	f8ad 101c 	strh.w	r1, [sp, #28]
 8018c8a:	9004      	str	r0, [sp, #16]
 8018c8c:	9008      	str	r0, [sp, #32]
 8018c8e:	f7e7 fb1f 	bl	80002d0 <strlen>
 8018c92:	4b0c      	ldr	r3, [pc, #48]	; (8018cc4 <siscanf+0x50>)
 8018c94:	9005      	str	r0, [sp, #20]
 8018c96:	9009      	str	r0, [sp, #36]	; 0x24
 8018c98:	930d      	str	r3, [sp, #52]	; 0x34
 8018c9a:	480b      	ldr	r0, [pc, #44]	; (8018cc8 <siscanf+0x54>)
 8018c9c:	9a01      	ldr	r2, [sp, #4]
 8018c9e:	6800      	ldr	r0, [r0, #0]
 8018ca0:	9403      	str	r4, [sp, #12]
 8018ca2:	2300      	movs	r3, #0
 8018ca4:	9311      	str	r3, [sp, #68]	; 0x44
 8018ca6:	9316      	str	r3, [sp, #88]	; 0x58
 8018ca8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018cac:	f8ad 301e 	strh.w	r3, [sp, #30]
 8018cb0:	a904      	add	r1, sp, #16
 8018cb2:	4623      	mov	r3, r4
 8018cb4:	f002 fda8 	bl	801b808 <__ssvfiscanf_r>
 8018cb8:	b01f      	add	sp, #124	; 0x7c
 8018cba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018cbe:	b003      	add	sp, #12
 8018cc0:	4770      	bx	lr
 8018cc2:	bf00      	nop
 8018cc4:	08018cef 	.word	0x08018cef
 8018cc8:	20000198 	.word	0x20000198

08018ccc <__sread>:
 8018ccc:	b510      	push	{r4, lr}
 8018cce:	460c      	mov	r4, r1
 8018cd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018cd4:	f000 f968 	bl	8018fa8 <_read_r>
 8018cd8:	2800      	cmp	r0, #0
 8018cda:	bfab      	itete	ge
 8018cdc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8018cde:	89a3      	ldrhlt	r3, [r4, #12]
 8018ce0:	181b      	addge	r3, r3, r0
 8018ce2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8018ce6:	bfac      	ite	ge
 8018ce8:	6563      	strge	r3, [r4, #84]	; 0x54
 8018cea:	81a3      	strhlt	r3, [r4, #12]
 8018cec:	bd10      	pop	{r4, pc}

08018cee <__seofread>:
 8018cee:	2000      	movs	r0, #0
 8018cf0:	4770      	bx	lr

08018cf2 <__swrite>:
 8018cf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018cf6:	461f      	mov	r7, r3
 8018cf8:	898b      	ldrh	r3, [r1, #12]
 8018cfa:	05db      	lsls	r3, r3, #23
 8018cfc:	4605      	mov	r5, r0
 8018cfe:	460c      	mov	r4, r1
 8018d00:	4616      	mov	r6, r2
 8018d02:	d505      	bpl.n	8018d10 <__swrite+0x1e>
 8018d04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018d08:	2302      	movs	r3, #2
 8018d0a:	2200      	movs	r2, #0
 8018d0c:	f000 f93a 	bl	8018f84 <_lseek_r>
 8018d10:	89a3      	ldrh	r3, [r4, #12]
 8018d12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018d16:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8018d1a:	81a3      	strh	r3, [r4, #12]
 8018d1c:	4632      	mov	r2, r6
 8018d1e:	463b      	mov	r3, r7
 8018d20:	4628      	mov	r0, r5
 8018d22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018d26:	f000 b961 	b.w	8018fec <_write_r>

08018d2a <__sseek>:
 8018d2a:	b510      	push	{r4, lr}
 8018d2c:	460c      	mov	r4, r1
 8018d2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018d32:	f000 f927 	bl	8018f84 <_lseek_r>
 8018d36:	1c43      	adds	r3, r0, #1
 8018d38:	89a3      	ldrh	r3, [r4, #12]
 8018d3a:	bf15      	itete	ne
 8018d3c:	6560      	strne	r0, [r4, #84]	; 0x54
 8018d3e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8018d42:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8018d46:	81a3      	strheq	r3, [r4, #12]
 8018d48:	bf18      	it	ne
 8018d4a:	81a3      	strhne	r3, [r4, #12]
 8018d4c:	bd10      	pop	{r4, pc}

08018d4e <__sclose>:
 8018d4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018d52:	f000 b8b1 	b.w	8018eb8 <_close_r>

08018d56 <__swbuf_r>:
 8018d56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018d58:	460e      	mov	r6, r1
 8018d5a:	4614      	mov	r4, r2
 8018d5c:	4605      	mov	r5, r0
 8018d5e:	b118      	cbz	r0, 8018d68 <__swbuf_r+0x12>
 8018d60:	6a03      	ldr	r3, [r0, #32]
 8018d62:	b90b      	cbnz	r3, 8018d68 <__swbuf_r+0x12>
 8018d64:	f7ff fec2 	bl	8018aec <__sinit>
 8018d68:	69a3      	ldr	r3, [r4, #24]
 8018d6a:	60a3      	str	r3, [r4, #8]
 8018d6c:	89a3      	ldrh	r3, [r4, #12]
 8018d6e:	071a      	lsls	r2, r3, #28
 8018d70:	d525      	bpl.n	8018dbe <__swbuf_r+0x68>
 8018d72:	6923      	ldr	r3, [r4, #16]
 8018d74:	b31b      	cbz	r3, 8018dbe <__swbuf_r+0x68>
 8018d76:	6823      	ldr	r3, [r4, #0]
 8018d78:	6922      	ldr	r2, [r4, #16]
 8018d7a:	1a98      	subs	r0, r3, r2
 8018d7c:	6963      	ldr	r3, [r4, #20]
 8018d7e:	b2f6      	uxtb	r6, r6
 8018d80:	4283      	cmp	r3, r0
 8018d82:	4637      	mov	r7, r6
 8018d84:	dc04      	bgt.n	8018d90 <__swbuf_r+0x3a>
 8018d86:	4621      	mov	r1, r4
 8018d88:	4628      	mov	r0, r5
 8018d8a:	f003 f9cd 	bl	801c128 <_fflush_r>
 8018d8e:	b9e0      	cbnz	r0, 8018dca <__swbuf_r+0x74>
 8018d90:	68a3      	ldr	r3, [r4, #8]
 8018d92:	3b01      	subs	r3, #1
 8018d94:	60a3      	str	r3, [r4, #8]
 8018d96:	6823      	ldr	r3, [r4, #0]
 8018d98:	1c5a      	adds	r2, r3, #1
 8018d9a:	6022      	str	r2, [r4, #0]
 8018d9c:	701e      	strb	r6, [r3, #0]
 8018d9e:	6962      	ldr	r2, [r4, #20]
 8018da0:	1c43      	adds	r3, r0, #1
 8018da2:	429a      	cmp	r2, r3
 8018da4:	d004      	beq.n	8018db0 <__swbuf_r+0x5a>
 8018da6:	89a3      	ldrh	r3, [r4, #12]
 8018da8:	07db      	lsls	r3, r3, #31
 8018daa:	d506      	bpl.n	8018dba <__swbuf_r+0x64>
 8018dac:	2e0a      	cmp	r6, #10
 8018dae:	d104      	bne.n	8018dba <__swbuf_r+0x64>
 8018db0:	4621      	mov	r1, r4
 8018db2:	4628      	mov	r0, r5
 8018db4:	f003 f9b8 	bl	801c128 <_fflush_r>
 8018db8:	b938      	cbnz	r0, 8018dca <__swbuf_r+0x74>
 8018dba:	4638      	mov	r0, r7
 8018dbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018dbe:	4621      	mov	r1, r4
 8018dc0:	4628      	mov	r0, r5
 8018dc2:	f000 f805 	bl	8018dd0 <__swsetup_r>
 8018dc6:	2800      	cmp	r0, #0
 8018dc8:	d0d5      	beq.n	8018d76 <__swbuf_r+0x20>
 8018dca:	f04f 37ff 	mov.w	r7, #4294967295
 8018dce:	e7f4      	b.n	8018dba <__swbuf_r+0x64>

08018dd0 <__swsetup_r>:
 8018dd0:	b538      	push	{r3, r4, r5, lr}
 8018dd2:	4b2a      	ldr	r3, [pc, #168]	; (8018e7c <__swsetup_r+0xac>)
 8018dd4:	4605      	mov	r5, r0
 8018dd6:	6818      	ldr	r0, [r3, #0]
 8018dd8:	460c      	mov	r4, r1
 8018dda:	b118      	cbz	r0, 8018de4 <__swsetup_r+0x14>
 8018ddc:	6a03      	ldr	r3, [r0, #32]
 8018dde:	b90b      	cbnz	r3, 8018de4 <__swsetup_r+0x14>
 8018de0:	f7ff fe84 	bl	8018aec <__sinit>
 8018de4:	89a3      	ldrh	r3, [r4, #12]
 8018de6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018dea:	0718      	lsls	r0, r3, #28
 8018dec:	d422      	bmi.n	8018e34 <__swsetup_r+0x64>
 8018dee:	06d9      	lsls	r1, r3, #27
 8018df0:	d407      	bmi.n	8018e02 <__swsetup_r+0x32>
 8018df2:	2309      	movs	r3, #9
 8018df4:	602b      	str	r3, [r5, #0]
 8018df6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8018dfa:	81a3      	strh	r3, [r4, #12]
 8018dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8018e00:	e034      	b.n	8018e6c <__swsetup_r+0x9c>
 8018e02:	0758      	lsls	r0, r3, #29
 8018e04:	d512      	bpl.n	8018e2c <__swsetup_r+0x5c>
 8018e06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018e08:	b141      	cbz	r1, 8018e1c <__swsetup_r+0x4c>
 8018e0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018e0e:	4299      	cmp	r1, r3
 8018e10:	d002      	beq.n	8018e18 <__swsetup_r+0x48>
 8018e12:	4628      	mov	r0, r5
 8018e14:	f000 ffb6 	bl	8019d84 <_free_r>
 8018e18:	2300      	movs	r3, #0
 8018e1a:	6363      	str	r3, [r4, #52]	; 0x34
 8018e1c:	89a3      	ldrh	r3, [r4, #12]
 8018e1e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8018e22:	81a3      	strh	r3, [r4, #12]
 8018e24:	2300      	movs	r3, #0
 8018e26:	6063      	str	r3, [r4, #4]
 8018e28:	6923      	ldr	r3, [r4, #16]
 8018e2a:	6023      	str	r3, [r4, #0]
 8018e2c:	89a3      	ldrh	r3, [r4, #12]
 8018e2e:	f043 0308 	orr.w	r3, r3, #8
 8018e32:	81a3      	strh	r3, [r4, #12]
 8018e34:	6923      	ldr	r3, [r4, #16]
 8018e36:	b94b      	cbnz	r3, 8018e4c <__swsetup_r+0x7c>
 8018e38:	89a3      	ldrh	r3, [r4, #12]
 8018e3a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8018e3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018e42:	d003      	beq.n	8018e4c <__swsetup_r+0x7c>
 8018e44:	4621      	mov	r1, r4
 8018e46:	4628      	mov	r0, r5
 8018e48:	f003 f9bc 	bl	801c1c4 <__smakebuf_r>
 8018e4c:	89a0      	ldrh	r0, [r4, #12]
 8018e4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018e52:	f010 0301 	ands.w	r3, r0, #1
 8018e56:	d00a      	beq.n	8018e6e <__swsetup_r+0x9e>
 8018e58:	2300      	movs	r3, #0
 8018e5a:	60a3      	str	r3, [r4, #8]
 8018e5c:	6963      	ldr	r3, [r4, #20]
 8018e5e:	425b      	negs	r3, r3
 8018e60:	61a3      	str	r3, [r4, #24]
 8018e62:	6923      	ldr	r3, [r4, #16]
 8018e64:	b943      	cbnz	r3, 8018e78 <__swsetup_r+0xa8>
 8018e66:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8018e6a:	d1c4      	bne.n	8018df6 <__swsetup_r+0x26>
 8018e6c:	bd38      	pop	{r3, r4, r5, pc}
 8018e6e:	0781      	lsls	r1, r0, #30
 8018e70:	bf58      	it	pl
 8018e72:	6963      	ldrpl	r3, [r4, #20]
 8018e74:	60a3      	str	r3, [r4, #8]
 8018e76:	e7f4      	b.n	8018e62 <__swsetup_r+0x92>
 8018e78:	2000      	movs	r0, #0
 8018e7a:	e7f7      	b.n	8018e6c <__swsetup_r+0x9c>
 8018e7c:	20000198 	.word	0x20000198

08018e80 <memset>:
 8018e80:	4402      	add	r2, r0
 8018e82:	4603      	mov	r3, r0
 8018e84:	4293      	cmp	r3, r2
 8018e86:	d100      	bne.n	8018e8a <memset+0xa>
 8018e88:	4770      	bx	lr
 8018e8a:	f803 1b01 	strb.w	r1, [r3], #1
 8018e8e:	e7f9      	b.n	8018e84 <memset+0x4>

08018e90 <strcat>:
 8018e90:	b510      	push	{r4, lr}
 8018e92:	4602      	mov	r2, r0
 8018e94:	7814      	ldrb	r4, [r2, #0]
 8018e96:	4613      	mov	r3, r2
 8018e98:	3201      	adds	r2, #1
 8018e9a:	2c00      	cmp	r4, #0
 8018e9c:	d1fa      	bne.n	8018e94 <strcat+0x4>
 8018e9e:	3b01      	subs	r3, #1
 8018ea0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018ea4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018ea8:	2a00      	cmp	r2, #0
 8018eaa:	d1f9      	bne.n	8018ea0 <strcat+0x10>
 8018eac:	bd10      	pop	{r4, pc}
	...

08018eb0 <_localeconv_r>:
 8018eb0:	4800      	ldr	r0, [pc, #0]	; (8018eb4 <_localeconv_r+0x4>)
 8018eb2:	4770      	bx	lr
 8018eb4:	2000028c 	.word	0x2000028c

08018eb8 <_close_r>:
 8018eb8:	b538      	push	{r3, r4, r5, lr}
 8018eba:	4d06      	ldr	r5, [pc, #24]	; (8018ed4 <_close_r+0x1c>)
 8018ebc:	2300      	movs	r3, #0
 8018ebe:	4604      	mov	r4, r0
 8018ec0:	4608      	mov	r0, r1
 8018ec2:	602b      	str	r3, [r5, #0]
 8018ec4:	f7ea f94d 	bl	8003162 <_close>
 8018ec8:	1c43      	adds	r3, r0, #1
 8018eca:	d102      	bne.n	8018ed2 <_close_r+0x1a>
 8018ecc:	682b      	ldr	r3, [r5, #0]
 8018ece:	b103      	cbz	r3, 8018ed2 <_close_r+0x1a>
 8018ed0:	6023      	str	r3, [r4, #0]
 8018ed2:	bd38      	pop	{r3, r4, r5, pc}
 8018ed4:	20008484 	.word	0x20008484

08018ed8 <_reclaim_reent>:
 8018ed8:	4b29      	ldr	r3, [pc, #164]	; (8018f80 <_reclaim_reent+0xa8>)
 8018eda:	681b      	ldr	r3, [r3, #0]
 8018edc:	4283      	cmp	r3, r0
 8018ede:	b570      	push	{r4, r5, r6, lr}
 8018ee0:	4604      	mov	r4, r0
 8018ee2:	d04b      	beq.n	8018f7c <_reclaim_reent+0xa4>
 8018ee4:	69c3      	ldr	r3, [r0, #28]
 8018ee6:	b143      	cbz	r3, 8018efa <_reclaim_reent+0x22>
 8018ee8:	68db      	ldr	r3, [r3, #12]
 8018eea:	2b00      	cmp	r3, #0
 8018eec:	d144      	bne.n	8018f78 <_reclaim_reent+0xa0>
 8018eee:	69e3      	ldr	r3, [r4, #28]
 8018ef0:	6819      	ldr	r1, [r3, #0]
 8018ef2:	b111      	cbz	r1, 8018efa <_reclaim_reent+0x22>
 8018ef4:	4620      	mov	r0, r4
 8018ef6:	f000 ff45 	bl	8019d84 <_free_r>
 8018efa:	6961      	ldr	r1, [r4, #20]
 8018efc:	b111      	cbz	r1, 8018f04 <_reclaim_reent+0x2c>
 8018efe:	4620      	mov	r0, r4
 8018f00:	f000 ff40 	bl	8019d84 <_free_r>
 8018f04:	69e1      	ldr	r1, [r4, #28]
 8018f06:	b111      	cbz	r1, 8018f0e <_reclaim_reent+0x36>
 8018f08:	4620      	mov	r0, r4
 8018f0a:	f000 ff3b 	bl	8019d84 <_free_r>
 8018f0e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8018f10:	b111      	cbz	r1, 8018f18 <_reclaim_reent+0x40>
 8018f12:	4620      	mov	r0, r4
 8018f14:	f000 ff36 	bl	8019d84 <_free_r>
 8018f18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018f1a:	b111      	cbz	r1, 8018f22 <_reclaim_reent+0x4a>
 8018f1c:	4620      	mov	r0, r4
 8018f1e:	f000 ff31 	bl	8019d84 <_free_r>
 8018f22:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8018f24:	b111      	cbz	r1, 8018f2c <_reclaim_reent+0x54>
 8018f26:	4620      	mov	r0, r4
 8018f28:	f000 ff2c 	bl	8019d84 <_free_r>
 8018f2c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8018f2e:	b111      	cbz	r1, 8018f36 <_reclaim_reent+0x5e>
 8018f30:	4620      	mov	r0, r4
 8018f32:	f000 ff27 	bl	8019d84 <_free_r>
 8018f36:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8018f38:	b111      	cbz	r1, 8018f40 <_reclaim_reent+0x68>
 8018f3a:	4620      	mov	r0, r4
 8018f3c:	f000 ff22 	bl	8019d84 <_free_r>
 8018f40:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8018f42:	b111      	cbz	r1, 8018f4a <_reclaim_reent+0x72>
 8018f44:	4620      	mov	r0, r4
 8018f46:	f000 ff1d 	bl	8019d84 <_free_r>
 8018f4a:	6a23      	ldr	r3, [r4, #32]
 8018f4c:	b1b3      	cbz	r3, 8018f7c <_reclaim_reent+0xa4>
 8018f4e:	4620      	mov	r0, r4
 8018f50:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018f54:	4718      	bx	r3
 8018f56:	5949      	ldr	r1, [r1, r5]
 8018f58:	b941      	cbnz	r1, 8018f6c <_reclaim_reent+0x94>
 8018f5a:	3504      	adds	r5, #4
 8018f5c:	69e3      	ldr	r3, [r4, #28]
 8018f5e:	2d80      	cmp	r5, #128	; 0x80
 8018f60:	68d9      	ldr	r1, [r3, #12]
 8018f62:	d1f8      	bne.n	8018f56 <_reclaim_reent+0x7e>
 8018f64:	4620      	mov	r0, r4
 8018f66:	f000 ff0d 	bl	8019d84 <_free_r>
 8018f6a:	e7c0      	b.n	8018eee <_reclaim_reent+0x16>
 8018f6c:	680e      	ldr	r6, [r1, #0]
 8018f6e:	4620      	mov	r0, r4
 8018f70:	f000 ff08 	bl	8019d84 <_free_r>
 8018f74:	4631      	mov	r1, r6
 8018f76:	e7ef      	b.n	8018f58 <_reclaim_reent+0x80>
 8018f78:	2500      	movs	r5, #0
 8018f7a:	e7ef      	b.n	8018f5c <_reclaim_reent+0x84>
 8018f7c:	bd70      	pop	{r4, r5, r6, pc}
 8018f7e:	bf00      	nop
 8018f80:	20000198 	.word	0x20000198

08018f84 <_lseek_r>:
 8018f84:	b538      	push	{r3, r4, r5, lr}
 8018f86:	4d07      	ldr	r5, [pc, #28]	; (8018fa4 <_lseek_r+0x20>)
 8018f88:	4604      	mov	r4, r0
 8018f8a:	4608      	mov	r0, r1
 8018f8c:	4611      	mov	r1, r2
 8018f8e:	2200      	movs	r2, #0
 8018f90:	602a      	str	r2, [r5, #0]
 8018f92:	461a      	mov	r2, r3
 8018f94:	f7ea f90c 	bl	80031b0 <_lseek>
 8018f98:	1c43      	adds	r3, r0, #1
 8018f9a:	d102      	bne.n	8018fa2 <_lseek_r+0x1e>
 8018f9c:	682b      	ldr	r3, [r5, #0]
 8018f9e:	b103      	cbz	r3, 8018fa2 <_lseek_r+0x1e>
 8018fa0:	6023      	str	r3, [r4, #0]
 8018fa2:	bd38      	pop	{r3, r4, r5, pc}
 8018fa4:	20008484 	.word	0x20008484

08018fa8 <_read_r>:
 8018fa8:	b538      	push	{r3, r4, r5, lr}
 8018faa:	4d07      	ldr	r5, [pc, #28]	; (8018fc8 <_read_r+0x20>)
 8018fac:	4604      	mov	r4, r0
 8018fae:	4608      	mov	r0, r1
 8018fb0:	4611      	mov	r1, r2
 8018fb2:	2200      	movs	r2, #0
 8018fb4:	602a      	str	r2, [r5, #0]
 8018fb6:	461a      	mov	r2, r3
 8018fb8:	f7ea f89a 	bl	80030f0 <_read>
 8018fbc:	1c43      	adds	r3, r0, #1
 8018fbe:	d102      	bne.n	8018fc6 <_read_r+0x1e>
 8018fc0:	682b      	ldr	r3, [r5, #0]
 8018fc2:	b103      	cbz	r3, 8018fc6 <_read_r+0x1e>
 8018fc4:	6023      	str	r3, [r4, #0]
 8018fc6:	bd38      	pop	{r3, r4, r5, pc}
 8018fc8:	20008484 	.word	0x20008484

08018fcc <_sbrk_r>:
 8018fcc:	b538      	push	{r3, r4, r5, lr}
 8018fce:	4d06      	ldr	r5, [pc, #24]	; (8018fe8 <_sbrk_r+0x1c>)
 8018fd0:	2300      	movs	r3, #0
 8018fd2:	4604      	mov	r4, r0
 8018fd4:	4608      	mov	r0, r1
 8018fd6:	602b      	str	r3, [r5, #0]
 8018fd8:	f7ea f8f8 	bl	80031cc <_sbrk>
 8018fdc:	1c43      	adds	r3, r0, #1
 8018fde:	d102      	bne.n	8018fe6 <_sbrk_r+0x1a>
 8018fe0:	682b      	ldr	r3, [r5, #0]
 8018fe2:	b103      	cbz	r3, 8018fe6 <_sbrk_r+0x1a>
 8018fe4:	6023      	str	r3, [r4, #0]
 8018fe6:	bd38      	pop	{r3, r4, r5, pc}
 8018fe8:	20008484 	.word	0x20008484

08018fec <_write_r>:
 8018fec:	b538      	push	{r3, r4, r5, lr}
 8018fee:	4d07      	ldr	r5, [pc, #28]	; (801900c <_write_r+0x20>)
 8018ff0:	4604      	mov	r4, r0
 8018ff2:	4608      	mov	r0, r1
 8018ff4:	4611      	mov	r1, r2
 8018ff6:	2200      	movs	r2, #0
 8018ff8:	602a      	str	r2, [r5, #0]
 8018ffa:	461a      	mov	r2, r3
 8018ffc:	f7ea f895 	bl	800312a <_write>
 8019000:	1c43      	adds	r3, r0, #1
 8019002:	d102      	bne.n	801900a <_write_r+0x1e>
 8019004:	682b      	ldr	r3, [r5, #0]
 8019006:	b103      	cbz	r3, 801900a <_write_r+0x1e>
 8019008:	6023      	str	r3, [r4, #0]
 801900a:	bd38      	pop	{r3, r4, r5, pc}
 801900c:	20008484 	.word	0x20008484

08019010 <__errno>:
 8019010:	4b01      	ldr	r3, [pc, #4]	; (8019018 <__errno+0x8>)
 8019012:	6818      	ldr	r0, [r3, #0]
 8019014:	4770      	bx	lr
 8019016:	bf00      	nop
 8019018:	20000198 	.word	0x20000198

0801901c <__libc_init_array>:
 801901c:	b570      	push	{r4, r5, r6, lr}
 801901e:	4d0d      	ldr	r5, [pc, #52]	; (8019054 <__libc_init_array+0x38>)
 8019020:	4c0d      	ldr	r4, [pc, #52]	; (8019058 <__libc_init_array+0x3c>)
 8019022:	1b64      	subs	r4, r4, r5
 8019024:	10a4      	asrs	r4, r4, #2
 8019026:	2600      	movs	r6, #0
 8019028:	42a6      	cmp	r6, r4
 801902a:	d109      	bne.n	8019040 <__libc_init_array+0x24>
 801902c:	4d0b      	ldr	r5, [pc, #44]	; (801905c <__libc_init_array+0x40>)
 801902e:	4c0c      	ldr	r4, [pc, #48]	; (8019060 <__libc_init_array+0x44>)
 8019030:	f003 fe6c 	bl	801cd0c <_init>
 8019034:	1b64      	subs	r4, r4, r5
 8019036:	10a4      	asrs	r4, r4, #2
 8019038:	2600      	movs	r6, #0
 801903a:	42a6      	cmp	r6, r4
 801903c:	d105      	bne.n	801904a <__libc_init_array+0x2e>
 801903e:	bd70      	pop	{r4, r5, r6, pc}
 8019040:	f855 3b04 	ldr.w	r3, [r5], #4
 8019044:	4798      	blx	r3
 8019046:	3601      	adds	r6, #1
 8019048:	e7ee      	b.n	8019028 <__libc_init_array+0xc>
 801904a:	f855 3b04 	ldr.w	r3, [r5], #4
 801904e:	4798      	blx	r3
 8019050:	3601      	adds	r6, #1
 8019052:	e7f2      	b.n	801903a <__libc_init_array+0x1e>
 8019054:	0801dfa4 	.word	0x0801dfa4
 8019058:	0801dfa4 	.word	0x0801dfa4
 801905c:	0801dfa4 	.word	0x0801dfa4
 8019060:	0801dfa8 	.word	0x0801dfa8

08019064 <__retarget_lock_acquire_recursive>:
 8019064:	4770      	bx	lr

08019066 <__retarget_lock_release_recursive>:
 8019066:	4770      	bx	lr

08019068 <memcpy>:
 8019068:	440a      	add	r2, r1
 801906a:	4291      	cmp	r1, r2
 801906c:	f100 33ff 	add.w	r3, r0, #4294967295
 8019070:	d100      	bne.n	8019074 <memcpy+0xc>
 8019072:	4770      	bx	lr
 8019074:	b510      	push	{r4, lr}
 8019076:	f811 4b01 	ldrb.w	r4, [r1], #1
 801907a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801907e:	4291      	cmp	r1, r2
 8019080:	d1f9      	bne.n	8019076 <memcpy+0xe>
 8019082:	bd10      	pop	{r4, pc}

08019084 <nanf>:
 8019084:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801908c <nanf+0x8>
 8019088:	4770      	bx	lr
 801908a:	bf00      	nop
 801908c:	7fc00000 	.word	0x7fc00000

08019090 <quorem>:
 8019090:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019094:	6903      	ldr	r3, [r0, #16]
 8019096:	690c      	ldr	r4, [r1, #16]
 8019098:	42a3      	cmp	r3, r4
 801909a:	4607      	mov	r7, r0
 801909c:	db7e      	blt.n	801919c <quorem+0x10c>
 801909e:	3c01      	subs	r4, #1
 80190a0:	f101 0814 	add.w	r8, r1, #20
 80190a4:	f100 0514 	add.w	r5, r0, #20
 80190a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80190ac:	9301      	str	r3, [sp, #4]
 80190ae:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80190b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80190b6:	3301      	adds	r3, #1
 80190b8:	429a      	cmp	r2, r3
 80190ba:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80190be:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80190c2:	fbb2 f6f3 	udiv	r6, r2, r3
 80190c6:	d331      	bcc.n	801912c <quorem+0x9c>
 80190c8:	f04f 0e00 	mov.w	lr, #0
 80190cc:	4640      	mov	r0, r8
 80190ce:	46ac      	mov	ip, r5
 80190d0:	46f2      	mov	sl, lr
 80190d2:	f850 2b04 	ldr.w	r2, [r0], #4
 80190d6:	b293      	uxth	r3, r2
 80190d8:	fb06 e303 	mla	r3, r6, r3, lr
 80190dc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80190e0:	0c1a      	lsrs	r2, r3, #16
 80190e2:	b29b      	uxth	r3, r3
 80190e4:	ebaa 0303 	sub.w	r3, sl, r3
 80190e8:	f8dc a000 	ldr.w	sl, [ip]
 80190ec:	fa13 f38a 	uxtah	r3, r3, sl
 80190f0:	fb06 220e 	mla	r2, r6, lr, r2
 80190f4:	9300      	str	r3, [sp, #0]
 80190f6:	9b00      	ldr	r3, [sp, #0]
 80190f8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80190fc:	b292      	uxth	r2, r2
 80190fe:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8019102:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019106:	f8bd 3000 	ldrh.w	r3, [sp]
 801910a:	4581      	cmp	r9, r0
 801910c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019110:	f84c 3b04 	str.w	r3, [ip], #4
 8019114:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8019118:	d2db      	bcs.n	80190d2 <quorem+0x42>
 801911a:	f855 300b 	ldr.w	r3, [r5, fp]
 801911e:	b92b      	cbnz	r3, 801912c <quorem+0x9c>
 8019120:	9b01      	ldr	r3, [sp, #4]
 8019122:	3b04      	subs	r3, #4
 8019124:	429d      	cmp	r5, r3
 8019126:	461a      	mov	r2, r3
 8019128:	d32c      	bcc.n	8019184 <quorem+0xf4>
 801912a:	613c      	str	r4, [r7, #16]
 801912c:	4638      	mov	r0, r7
 801912e:	f001 f93b 	bl	801a3a8 <__mcmp>
 8019132:	2800      	cmp	r0, #0
 8019134:	db22      	blt.n	801917c <quorem+0xec>
 8019136:	3601      	adds	r6, #1
 8019138:	4629      	mov	r1, r5
 801913a:	2000      	movs	r0, #0
 801913c:	f858 2b04 	ldr.w	r2, [r8], #4
 8019140:	f8d1 c000 	ldr.w	ip, [r1]
 8019144:	b293      	uxth	r3, r2
 8019146:	1ac3      	subs	r3, r0, r3
 8019148:	0c12      	lsrs	r2, r2, #16
 801914a:	fa13 f38c 	uxtah	r3, r3, ip
 801914e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8019152:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019156:	b29b      	uxth	r3, r3
 8019158:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801915c:	45c1      	cmp	r9, r8
 801915e:	f841 3b04 	str.w	r3, [r1], #4
 8019162:	ea4f 4022 	mov.w	r0, r2, asr #16
 8019166:	d2e9      	bcs.n	801913c <quorem+0xac>
 8019168:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801916c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019170:	b922      	cbnz	r2, 801917c <quorem+0xec>
 8019172:	3b04      	subs	r3, #4
 8019174:	429d      	cmp	r5, r3
 8019176:	461a      	mov	r2, r3
 8019178:	d30a      	bcc.n	8019190 <quorem+0x100>
 801917a:	613c      	str	r4, [r7, #16]
 801917c:	4630      	mov	r0, r6
 801917e:	b003      	add	sp, #12
 8019180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019184:	6812      	ldr	r2, [r2, #0]
 8019186:	3b04      	subs	r3, #4
 8019188:	2a00      	cmp	r2, #0
 801918a:	d1ce      	bne.n	801912a <quorem+0x9a>
 801918c:	3c01      	subs	r4, #1
 801918e:	e7c9      	b.n	8019124 <quorem+0x94>
 8019190:	6812      	ldr	r2, [r2, #0]
 8019192:	3b04      	subs	r3, #4
 8019194:	2a00      	cmp	r2, #0
 8019196:	d1f0      	bne.n	801917a <quorem+0xea>
 8019198:	3c01      	subs	r4, #1
 801919a:	e7eb      	b.n	8019174 <quorem+0xe4>
 801919c:	2000      	movs	r0, #0
 801919e:	e7ee      	b.n	801917e <quorem+0xee>

080191a0 <_dtoa_r>:
 80191a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80191a4:	ed2d 8b04 	vpush	{d8-d9}
 80191a8:	69c5      	ldr	r5, [r0, #28]
 80191aa:	b093      	sub	sp, #76	; 0x4c
 80191ac:	ed8d 0b02 	vstr	d0, [sp, #8]
 80191b0:	ec57 6b10 	vmov	r6, r7, d0
 80191b4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80191b8:	9107      	str	r1, [sp, #28]
 80191ba:	4604      	mov	r4, r0
 80191bc:	920a      	str	r2, [sp, #40]	; 0x28
 80191be:	930d      	str	r3, [sp, #52]	; 0x34
 80191c0:	b975      	cbnz	r5, 80191e0 <_dtoa_r+0x40>
 80191c2:	2010      	movs	r0, #16
 80191c4:	f7fe fce6 	bl	8017b94 <malloc>
 80191c8:	4602      	mov	r2, r0
 80191ca:	61e0      	str	r0, [r4, #28]
 80191cc:	b920      	cbnz	r0, 80191d8 <_dtoa_r+0x38>
 80191ce:	4bae      	ldr	r3, [pc, #696]	; (8019488 <_dtoa_r+0x2e8>)
 80191d0:	21ef      	movs	r1, #239	; 0xef
 80191d2:	48ae      	ldr	r0, [pc, #696]	; (801948c <_dtoa_r+0x2ec>)
 80191d4:	f003 f8fc 	bl	801c3d0 <__assert_func>
 80191d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80191dc:	6005      	str	r5, [r0, #0]
 80191de:	60c5      	str	r5, [r0, #12]
 80191e0:	69e3      	ldr	r3, [r4, #28]
 80191e2:	6819      	ldr	r1, [r3, #0]
 80191e4:	b151      	cbz	r1, 80191fc <_dtoa_r+0x5c>
 80191e6:	685a      	ldr	r2, [r3, #4]
 80191e8:	604a      	str	r2, [r1, #4]
 80191ea:	2301      	movs	r3, #1
 80191ec:	4093      	lsls	r3, r2
 80191ee:	608b      	str	r3, [r1, #8]
 80191f0:	4620      	mov	r0, r4
 80191f2:	f000 fe53 	bl	8019e9c <_Bfree>
 80191f6:	69e3      	ldr	r3, [r4, #28]
 80191f8:	2200      	movs	r2, #0
 80191fa:	601a      	str	r2, [r3, #0]
 80191fc:	1e3b      	subs	r3, r7, #0
 80191fe:	bfbb      	ittet	lt
 8019200:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8019204:	9303      	strlt	r3, [sp, #12]
 8019206:	2300      	movge	r3, #0
 8019208:	2201      	movlt	r2, #1
 801920a:	bfac      	ite	ge
 801920c:	f8c8 3000 	strge.w	r3, [r8]
 8019210:	f8c8 2000 	strlt.w	r2, [r8]
 8019214:	4b9e      	ldr	r3, [pc, #632]	; (8019490 <_dtoa_r+0x2f0>)
 8019216:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801921a:	ea33 0308 	bics.w	r3, r3, r8
 801921e:	d11b      	bne.n	8019258 <_dtoa_r+0xb8>
 8019220:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8019222:	f242 730f 	movw	r3, #9999	; 0x270f
 8019226:	6013      	str	r3, [r2, #0]
 8019228:	f3c8 0313 	ubfx	r3, r8, #0, #20
 801922c:	4333      	orrs	r3, r6
 801922e:	f000 8593 	beq.w	8019d58 <_dtoa_r+0xbb8>
 8019232:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019234:	b963      	cbnz	r3, 8019250 <_dtoa_r+0xb0>
 8019236:	4b97      	ldr	r3, [pc, #604]	; (8019494 <_dtoa_r+0x2f4>)
 8019238:	e027      	b.n	801928a <_dtoa_r+0xea>
 801923a:	4b97      	ldr	r3, [pc, #604]	; (8019498 <_dtoa_r+0x2f8>)
 801923c:	9300      	str	r3, [sp, #0]
 801923e:	3308      	adds	r3, #8
 8019240:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8019242:	6013      	str	r3, [r2, #0]
 8019244:	9800      	ldr	r0, [sp, #0]
 8019246:	b013      	add	sp, #76	; 0x4c
 8019248:	ecbd 8b04 	vpop	{d8-d9}
 801924c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019250:	4b90      	ldr	r3, [pc, #576]	; (8019494 <_dtoa_r+0x2f4>)
 8019252:	9300      	str	r3, [sp, #0]
 8019254:	3303      	adds	r3, #3
 8019256:	e7f3      	b.n	8019240 <_dtoa_r+0xa0>
 8019258:	ed9d 7b02 	vldr	d7, [sp, #8]
 801925c:	2200      	movs	r2, #0
 801925e:	ec51 0b17 	vmov	r0, r1, d7
 8019262:	eeb0 8a47 	vmov.f32	s16, s14
 8019266:	eef0 8a67 	vmov.f32	s17, s15
 801926a:	2300      	movs	r3, #0
 801926c:	f7e7 fc5c 	bl	8000b28 <__aeabi_dcmpeq>
 8019270:	4681      	mov	r9, r0
 8019272:	b160      	cbz	r0, 801928e <_dtoa_r+0xee>
 8019274:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8019276:	2301      	movs	r3, #1
 8019278:	6013      	str	r3, [r2, #0]
 801927a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801927c:	2b00      	cmp	r3, #0
 801927e:	f000 8568 	beq.w	8019d52 <_dtoa_r+0xbb2>
 8019282:	4b86      	ldr	r3, [pc, #536]	; (801949c <_dtoa_r+0x2fc>)
 8019284:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8019286:	6013      	str	r3, [r2, #0]
 8019288:	3b01      	subs	r3, #1
 801928a:	9300      	str	r3, [sp, #0]
 801928c:	e7da      	b.n	8019244 <_dtoa_r+0xa4>
 801928e:	aa10      	add	r2, sp, #64	; 0x40
 8019290:	a911      	add	r1, sp, #68	; 0x44
 8019292:	4620      	mov	r0, r4
 8019294:	eeb0 0a48 	vmov.f32	s0, s16
 8019298:	eef0 0a68 	vmov.f32	s1, s17
 801929c:	f001 f99a 	bl	801a5d4 <__d2b>
 80192a0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80192a4:	4682      	mov	sl, r0
 80192a6:	2d00      	cmp	r5, #0
 80192a8:	d07f      	beq.n	80193aa <_dtoa_r+0x20a>
 80192aa:	ee18 3a90 	vmov	r3, s17
 80192ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80192b2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80192b6:	ec51 0b18 	vmov	r0, r1, d8
 80192ba:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80192be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80192c2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80192c6:	4619      	mov	r1, r3
 80192c8:	2200      	movs	r2, #0
 80192ca:	4b75      	ldr	r3, [pc, #468]	; (80194a0 <_dtoa_r+0x300>)
 80192cc:	f7e7 f80c 	bl	80002e8 <__aeabi_dsub>
 80192d0:	a367      	add	r3, pc, #412	; (adr r3, 8019470 <_dtoa_r+0x2d0>)
 80192d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192d6:	f7e7 f9bf 	bl	8000658 <__aeabi_dmul>
 80192da:	a367      	add	r3, pc, #412	; (adr r3, 8019478 <_dtoa_r+0x2d8>)
 80192dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192e0:	f7e7 f804 	bl	80002ec <__adddf3>
 80192e4:	4606      	mov	r6, r0
 80192e6:	4628      	mov	r0, r5
 80192e8:	460f      	mov	r7, r1
 80192ea:	f7e7 f94b 	bl	8000584 <__aeabi_i2d>
 80192ee:	a364      	add	r3, pc, #400	; (adr r3, 8019480 <_dtoa_r+0x2e0>)
 80192f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192f4:	f7e7 f9b0 	bl	8000658 <__aeabi_dmul>
 80192f8:	4602      	mov	r2, r0
 80192fa:	460b      	mov	r3, r1
 80192fc:	4630      	mov	r0, r6
 80192fe:	4639      	mov	r1, r7
 8019300:	f7e6 fff4 	bl	80002ec <__adddf3>
 8019304:	4606      	mov	r6, r0
 8019306:	460f      	mov	r7, r1
 8019308:	f7e7 fc56 	bl	8000bb8 <__aeabi_d2iz>
 801930c:	2200      	movs	r2, #0
 801930e:	4683      	mov	fp, r0
 8019310:	2300      	movs	r3, #0
 8019312:	4630      	mov	r0, r6
 8019314:	4639      	mov	r1, r7
 8019316:	f7e7 fc11 	bl	8000b3c <__aeabi_dcmplt>
 801931a:	b148      	cbz	r0, 8019330 <_dtoa_r+0x190>
 801931c:	4658      	mov	r0, fp
 801931e:	f7e7 f931 	bl	8000584 <__aeabi_i2d>
 8019322:	4632      	mov	r2, r6
 8019324:	463b      	mov	r3, r7
 8019326:	f7e7 fbff 	bl	8000b28 <__aeabi_dcmpeq>
 801932a:	b908      	cbnz	r0, 8019330 <_dtoa_r+0x190>
 801932c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8019330:	f1bb 0f16 	cmp.w	fp, #22
 8019334:	d857      	bhi.n	80193e6 <_dtoa_r+0x246>
 8019336:	4b5b      	ldr	r3, [pc, #364]	; (80194a4 <_dtoa_r+0x304>)
 8019338:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801933c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019340:	ec51 0b18 	vmov	r0, r1, d8
 8019344:	f7e7 fbfa 	bl	8000b3c <__aeabi_dcmplt>
 8019348:	2800      	cmp	r0, #0
 801934a:	d04e      	beq.n	80193ea <_dtoa_r+0x24a>
 801934c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8019350:	2300      	movs	r3, #0
 8019352:	930c      	str	r3, [sp, #48]	; 0x30
 8019354:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8019356:	1b5b      	subs	r3, r3, r5
 8019358:	1e5a      	subs	r2, r3, #1
 801935a:	bf45      	ittet	mi
 801935c:	f1c3 0301 	rsbmi	r3, r3, #1
 8019360:	9305      	strmi	r3, [sp, #20]
 8019362:	2300      	movpl	r3, #0
 8019364:	2300      	movmi	r3, #0
 8019366:	9206      	str	r2, [sp, #24]
 8019368:	bf54      	ite	pl
 801936a:	9305      	strpl	r3, [sp, #20]
 801936c:	9306      	strmi	r3, [sp, #24]
 801936e:	f1bb 0f00 	cmp.w	fp, #0
 8019372:	db3c      	blt.n	80193ee <_dtoa_r+0x24e>
 8019374:	9b06      	ldr	r3, [sp, #24]
 8019376:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801937a:	445b      	add	r3, fp
 801937c:	9306      	str	r3, [sp, #24]
 801937e:	2300      	movs	r3, #0
 8019380:	9308      	str	r3, [sp, #32]
 8019382:	9b07      	ldr	r3, [sp, #28]
 8019384:	2b09      	cmp	r3, #9
 8019386:	d868      	bhi.n	801945a <_dtoa_r+0x2ba>
 8019388:	2b05      	cmp	r3, #5
 801938a:	bfc4      	itt	gt
 801938c:	3b04      	subgt	r3, #4
 801938e:	9307      	strgt	r3, [sp, #28]
 8019390:	9b07      	ldr	r3, [sp, #28]
 8019392:	f1a3 0302 	sub.w	r3, r3, #2
 8019396:	bfcc      	ite	gt
 8019398:	2500      	movgt	r5, #0
 801939a:	2501      	movle	r5, #1
 801939c:	2b03      	cmp	r3, #3
 801939e:	f200 8085 	bhi.w	80194ac <_dtoa_r+0x30c>
 80193a2:	e8df f003 	tbb	[pc, r3]
 80193a6:	3b2e      	.short	0x3b2e
 80193a8:	5839      	.short	0x5839
 80193aa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80193ae:	441d      	add	r5, r3
 80193b0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80193b4:	2b20      	cmp	r3, #32
 80193b6:	bfc1      	itttt	gt
 80193b8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80193bc:	fa08 f803 	lslgt.w	r8, r8, r3
 80193c0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80193c4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80193c8:	bfd6      	itet	le
 80193ca:	f1c3 0320 	rsble	r3, r3, #32
 80193ce:	ea48 0003 	orrgt.w	r0, r8, r3
 80193d2:	fa06 f003 	lslle.w	r0, r6, r3
 80193d6:	f7e7 f8c5 	bl	8000564 <__aeabi_ui2d>
 80193da:	2201      	movs	r2, #1
 80193dc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80193e0:	3d01      	subs	r5, #1
 80193e2:	920e      	str	r2, [sp, #56]	; 0x38
 80193e4:	e76f      	b.n	80192c6 <_dtoa_r+0x126>
 80193e6:	2301      	movs	r3, #1
 80193e8:	e7b3      	b.n	8019352 <_dtoa_r+0x1b2>
 80193ea:	900c      	str	r0, [sp, #48]	; 0x30
 80193ec:	e7b2      	b.n	8019354 <_dtoa_r+0x1b4>
 80193ee:	9b05      	ldr	r3, [sp, #20]
 80193f0:	eba3 030b 	sub.w	r3, r3, fp
 80193f4:	9305      	str	r3, [sp, #20]
 80193f6:	f1cb 0300 	rsb	r3, fp, #0
 80193fa:	9308      	str	r3, [sp, #32]
 80193fc:	2300      	movs	r3, #0
 80193fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8019400:	e7bf      	b.n	8019382 <_dtoa_r+0x1e2>
 8019402:	2300      	movs	r3, #0
 8019404:	9309      	str	r3, [sp, #36]	; 0x24
 8019406:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019408:	2b00      	cmp	r3, #0
 801940a:	dc52      	bgt.n	80194b2 <_dtoa_r+0x312>
 801940c:	2301      	movs	r3, #1
 801940e:	9301      	str	r3, [sp, #4]
 8019410:	9304      	str	r3, [sp, #16]
 8019412:	461a      	mov	r2, r3
 8019414:	920a      	str	r2, [sp, #40]	; 0x28
 8019416:	e00b      	b.n	8019430 <_dtoa_r+0x290>
 8019418:	2301      	movs	r3, #1
 801941a:	e7f3      	b.n	8019404 <_dtoa_r+0x264>
 801941c:	2300      	movs	r3, #0
 801941e:	9309      	str	r3, [sp, #36]	; 0x24
 8019420:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019422:	445b      	add	r3, fp
 8019424:	9301      	str	r3, [sp, #4]
 8019426:	3301      	adds	r3, #1
 8019428:	2b01      	cmp	r3, #1
 801942a:	9304      	str	r3, [sp, #16]
 801942c:	bfb8      	it	lt
 801942e:	2301      	movlt	r3, #1
 8019430:	69e0      	ldr	r0, [r4, #28]
 8019432:	2100      	movs	r1, #0
 8019434:	2204      	movs	r2, #4
 8019436:	f102 0614 	add.w	r6, r2, #20
 801943a:	429e      	cmp	r6, r3
 801943c:	d93d      	bls.n	80194ba <_dtoa_r+0x31a>
 801943e:	6041      	str	r1, [r0, #4]
 8019440:	4620      	mov	r0, r4
 8019442:	f000 fceb 	bl	8019e1c <_Balloc>
 8019446:	9000      	str	r0, [sp, #0]
 8019448:	2800      	cmp	r0, #0
 801944a:	d139      	bne.n	80194c0 <_dtoa_r+0x320>
 801944c:	4b16      	ldr	r3, [pc, #88]	; (80194a8 <_dtoa_r+0x308>)
 801944e:	4602      	mov	r2, r0
 8019450:	f240 11af 	movw	r1, #431	; 0x1af
 8019454:	e6bd      	b.n	80191d2 <_dtoa_r+0x32>
 8019456:	2301      	movs	r3, #1
 8019458:	e7e1      	b.n	801941e <_dtoa_r+0x27e>
 801945a:	2501      	movs	r5, #1
 801945c:	2300      	movs	r3, #0
 801945e:	9307      	str	r3, [sp, #28]
 8019460:	9509      	str	r5, [sp, #36]	; 0x24
 8019462:	f04f 33ff 	mov.w	r3, #4294967295
 8019466:	9301      	str	r3, [sp, #4]
 8019468:	9304      	str	r3, [sp, #16]
 801946a:	2200      	movs	r2, #0
 801946c:	2312      	movs	r3, #18
 801946e:	e7d1      	b.n	8019414 <_dtoa_r+0x274>
 8019470:	636f4361 	.word	0x636f4361
 8019474:	3fd287a7 	.word	0x3fd287a7
 8019478:	8b60c8b3 	.word	0x8b60c8b3
 801947c:	3fc68a28 	.word	0x3fc68a28
 8019480:	509f79fb 	.word	0x509f79fb
 8019484:	3fd34413 	.word	0x3fd34413
 8019488:	0801db9c 	.word	0x0801db9c
 801948c:	0801dbb3 	.word	0x0801dbb3
 8019490:	7ff00000 	.word	0x7ff00000
 8019494:	0801db98 	.word	0x0801db98
 8019498:	0801db8f 	.word	0x0801db8f
 801949c:	0801def1 	.word	0x0801def1
 80194a0:	3ff80000 	.word	0x3ff80000
 80194a4:	0801dca0 	.word	0x0801dca0
 80194a8:	0801dc0b 	.word	0x0801dc0b
 80194ac:	2301      	movs	r3, #1
 80194ae:	9309      	str	r3, [sp, #36]	; 0x24
 80194b0:	e7d7      	b.n	8019462 <_dtoa_r+0x2c2>
 80194b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80194b4:	9301      	str	r3, [sp, #4]
 80194b6:	9304      	str	r3, [sp, #16]
 80194b8:	e7ba      	b.n	8019430 <_dtoa_r+0x290>
 80194ba:	3101      	adds	r1, #1
 80194bc:	0052      	lsls	r2, r2, #1
 80194be:	e7ba      	b.n	8019436 <_dtoa_r+0x296>
 80194c0:	69e3      	ldr	r3, [r4, #28]
 80194c2:	9a00      	ldr	r2, [sp, #0]
 80194c4:	601a      	str	r2, [r3, #0]
 80194c6:	9b04      	ldr	r3, [sp, #16]
 80194c8:	2b0e      	cmp	r3, #14
 80194ca:	f200 80a8 	bhi.w	801961e <_dtoa_r+0x47e>
 80194ce:	2d00      	cmp	r5, #0
 80194d0:	f000 80a5 	beq.w	801961e <_dtoa_r+0x47e>
 80194d4:	f1bb 0f00 	cmp.w	fp, #0
 80194d8:	dd38      	ble.n	801954c <_dtoa_r+0x3ac>
 80194da:	4bc0      	ldr	r3, [pc, #768]	; (80197dc <_dtoa_r+0x63c>)
 80194dc:	f00b 020f 	and.w	r2, fp, #15
 80194e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80194e4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80194e8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80194ec:	ea4f 182b 	mov.w	r8, fp, asr #4
 80194f0:	d019      	beq.n	8019526 <_dtoa_r+0x386>
 80194f2:	4bbb      	ldr	r3, [pc, #748]	; (80197e0 <_dtoa_r+0x640>)
 80194f4:	ec51 0b18 	vmov	r0, r1, d8
 80194f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80194fc:	f7e7 f9d6 	bl	80008ac <__aeabi_ddiv>
 8019500:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019504:	f008 080f 	and.w	r8, r8, #15
 8019508:	2503      	movs	r5, #3
 801950a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80197e0 <_dtoa_r+0x640>
 801950e:	f1b8 0f00 	cmp.w	r8, #0
 8019512:	d10a      	bne.n	801952a <_dtoa_r+0x38a>
 8019514:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019518:	4632      	mov	r2, r6
 801951a:	463b      	mov	r3, r7
 801951c:	f7e7 f9c6 	bl	80008ac <__aeabi_ddiv>
 8019520:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019524:	e02b      	b.n	801957e <_dtoa_r+0x3de>
 8019526:	2502      	movs	r5, #2
 8019528:	e7ef      	b.n	801950a <_dtoa_r+0x36a>
 801952a:	f018 0f01 	tst.w	r8, #1
 801952e:	d008      	beq.n	8019542 <_dtoa_r+0x3a2>
 8019530:	4630      	mov	r0, r6
 8019532:	4639      	mov	r1, r7
 8019534:	e9d9 2300 	ldrd	r2, r3, [r9]
 8019538:	f7e7 f88e 	bl	8000658 <__aeabi_dmul>
 801953c:	3501      	adds	r5, #1
 801953e:	4606      	mov	r6, r0
 8019540:	460f      	mov	r7, r1
 8019542:	ea4f 0868 	mov.w	r8, r8, asr #1
 8019546:	f109 0908 	add.w	r9, r9, #8
 801954a:	e7e0      	b.n	801950e <_dtoa_r+0x36e>
 801954c:	f000 809f 	beq.w	801968e <_dtoa_r+0x4ee>
 8019550:	f1cb 0600 	rsb	r6, fp, #0
 8019554:	4ba1      	ldr	r3, [pc, #644]	; (80197dc <_dtoa_r+0x63c>)
 8019556:	4fa2      	ldr	r7, [pc, #648]	; (80197e0 <_dtoa_r+0x640>)
 8019558:	f006 020f 	and.w	r2, r6, #15
 801955c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019564:	ec51 0b18 	vmov	r0, r1, d8
 8019568:	f7e7 f876 	bl	8000658 <__aeabi_dmul>
 801956c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019570:	1136      	asrs	r6, r6, #4
 8019572:	2300      	movs	r3, #0
 8019574:	2502      	movs	r5, #2
 8019576:	2e00      	cmp	r6, #0
 8019578:	d17e      	bne.n	8019678 <_dtoa_r+0x4d8>
 801957a:	2b00      	cmp	r3, #0
 801957c:	d1d0      	bne.n	8019520 <_dtoa_r+0x380>
 801957e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019580:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8019584:	2b00      	cmp	r3, #0
 8019586:	f000 8084 	beq.w	8019692 <_dtoa_r+0x4f2>
 801958a:	4b96      	ldr	r3, [pc, #600]	; (80197e4 <_dtoa_r+0x644>)
 801958c:	2200      	movs	r2, #0
 801958e:	4640      	mov	r0, r8
 8019590:	4649      	mov	r1, r9
 8019592:	f7e7 fad3 	bl	8000b3c <__aeabi_dcmplt>
 8019596:	2800      	cmp	r0, #0
 8019598:	d07b      	beq.n	8019692 <_dtoa_r+0x4f2>
 801959a:	9b04      	ldr	r3, [sp, #16]
 801959c:	2b00      	cmp	r3, #0
 801959e:	d078      	beq.n	8019692 <_dtoa_r+0x4f2>
 80195a0:	9b01      	ldr	r3, [sp, #4]
 80195a2:	2b00      	cmp	r3, #0
 80195a4:	dd39      	ble.n	801961a <_dtoa_r+0x47a>
 80195a6:	4b90      	ldr	r3, [pc, #576]	; (80197e8 <_dtoa_r+0x648>)
 80195a8:	2200      	movs	r2, #0
 80195aa:	4640      	mov	r0, r8
 80195ac:	4649      	mov	r1, r9
 80195ae:	f7e7 f853 	bl	8000658 <__aeabi_dmul>
 80195b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80195b6:	9e01      	ldr	r6, [sp, #4]
 80195b8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80195bc:	3501      	adds	r5, #1
 80195be:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80195c2:	4628      	mov	r0, r5
 80195c4:	f7e6 ffde 	bl	8000584 <__aeabi_i2d>
 80195c8:	4642      	mov	r2, r8
 80195ca:	464b      	mov	r3, r9
 80195cc:	f7e7 f844 	bl	8000658 <__aeabi_dmul>
 80195d0:	4b86      	ldr	r3, [pc, #536]	; (80197ec <_dtoa_r+0x64c>)
 80195d2:	2200      	movs	r2, #0
 80195d4:	f7e6 fe8a 	bl	80002ec <__adddf3>
 80195d8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80195dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80195e0:	9303      	str	r3, [sp, #12]
 80195e2:	2e00      	cmp	r6, #0
 80195e4:	d158      	bne.n	8019698 <_dtoa_r+0x4f8>
 80195e6:	4b82      	ldr	r3, [pc, #520]	; (80197f0 <_dtoa_r+0x650>)
 80195e8:	2200      	movs	r2, #0
 80195ea:	4640      	mov	r0, r8
 80195ec:	4649      	mov	r1, r9
 80195ee:	f7e6 fe7b 	bl	80002e8 <__aeabi_dsub>
 80195f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80195f6:	4680      	mov	r8, r0
 80195f8:	4689      	mov	r9, r1
 80195fa:	f7e7 fabd 	bl	8000b78 <__aeabi_dcmpgt>
 80195fe:	2800      	cmp	r0, #0
 8019600:	f040 8296 	bne.w	8019b30 <_dtoa_r+0x990>
 8019604:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8019608:	4640      	mov	r0, r8
 801960a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801960e:	4649      	mov	r1, r9
 8019610:	f7e7 fa94 	bl	8000b3c <__aeabi_dcmplt>
 8019614:	2800      	cmp	r0, #0
 8019616:	f040 8289 	bne.w	8019b2c <_dtoa_r+0x98c>
 801961a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801961e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8019620:	2b00      	cmp	r3, #0
 8019622:	f2c0 814e 	blt.w	80198c2 <_dtoa_r+0x722>
 8019626:	f1bb 0f0e 	cmp.w	fp, #14
 801962a:	f300 814a 	bgt.w	80198c2 <_dtoa_r+0x722>
 801962e:	4b6b      	ldr	r3, [pc, #428]	; (80197dc <_dtoa_r+0x63c>)
 8019630:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8019634:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019638:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801963a:	2b00      	cmp	r3, #0
 801963c:	f280 80dc 	bge.w	80197f8 <_dtoa_r+0x658>
 8019640:	9b04      	ldr	r3, [sp, #16]
 8019642:	2b00      	cmp	r3, #0
 8019644:	f300 80d8 	bgt.w	80197f8 <_dtoa_r+0x658>
 8019648:	f040 826f 	bne.w	8019b2a <_dtoa_r+0x98a>
 801964c:	4b68      	ldr	r3, [pc, #416]	; (80197f0 <_dtoa_r+0x650>)
 801964e:	2200      	movs	r2, #0
 8019650:	4640      	mov	r0, r8
 8019652:	4649      	mov	r1, r9
 8019654:	f7e7 f800 	bl	8000658 <__aeabi_dmul>
 8019658:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801965c:	f7e7 fa82 	bl	8000b64 <__aeabi_dcmpge>
 8019660:	9e04      	ldr	r6, [sp, #16]
 8019662:	4637      	mov	r7, r6
 8019664:	2800      	cmp	r0, #0
 8019666:	f040 8245 	bne.w	8019af4 <_dtoa_r+0x954>
 801966a:	9d00      	ldr	r5, [sp, #0]
 801966c:	2331      	movs	r3, #49	; 0x31
 801966e:	f805 3b01 	strb.w	r3, [r5], #1
 8019672:	f10b 0b01 	add.w	fp, fp, #1
 8019676:	e241      	b.n	8019afc <_dtoa_r+0x95c>
 8019678:	07f2      	lsls	r2, r6, #31
 801967a:	d505      	bpl.n	8019688 <_dtoa_r+0x4e8>
 801967c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8019680:	f7e6 ffea 	bl	8000658 <__aeabi_dmul>
 8019684:	3501      	adds	r5, #1
 8019686:	2301      	movs	r3, #1
 8019688:	1076      	asrs	r6, r6, #1
 801968a:	3708      	adds	r7, #8
 801968c:	e773      	b.n	8019576 <_dtoa_r+0x3d6>
 801968e:	2502      	movs	r5, #2
 8019690:	e775      	b.n	801957e <_dtoa_r+0x3de>
 8019692:	9e04      	ldr	r6, [sp, #16]
 8019694:	465f      	mov	r7, fp
 8019696:	e792      	b.n	80195be <_dtoa_r+0x41e>
 8019698:	9900      	ldr	r1, [sp, #0]
 801969a:	4b50      	ldr	r3, [pc, #320]	; (80197dc <_dtoa_r+0x63c>)
 801969c:	ed9d 7b02 	vldr	d7, [sp, #8]
 80196a0:	4431      	add	r1, r6
 80196a2:	9102      	str	r1, [sp, #8]
 80196a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80196a6:	eeb0 9a47 	vmov.f32	s18, s14
 80196aa:	eef0 9a67 	vmov.f32	s19, s15
 80196ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80196b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80196b6:	2900      	cmp	r1, #0
 80196b8:	d044      	beq.n	8019744 <_dtoa_r+0x5a4>
 80196ba:	494e      	ldr	r1, [pc, #312]	; (80197f4 <_dtoa_r+0x654>)
 80196bc:	2000      	movs	r0, #0
 80196be:	f7e7 f8f5 	bl	80008ac <__aeabi_ddiv>
 80196c2:	ec53 2b19 	vmov	r2, r3, d9
 80196c6:	f7e6 fe0f 	bl	80002e8 <__aeabi_dsub>
 80196ca:	9d00      	ldr	r5, [sp, #0]
 80196cc:	ec41 0b19 	vmov	d9, r0, r1
 80196d0:	4649      	mov	r1, r9
 80196d2:	4640      	mov	r0, r8
 80196d4:	f7e7 fa70 	bl	8000bb8 <__aeabi_d2iz>
 80196d8:	4606      	mov	r6, r0
 80196da:	f7e6 ff53 	bl	8000584 <__aeabi_i2d>
 80196de:	4602      	mov	r2, r0
 80196e0:	460b      	mov	r3, r1
 80196e2:	4640      	mov	r0, r8
 80196e4:	4649      	mov	r1, r9
 80196e6:	f7e6 fdff 	bl	80002e8 <__aeabi_dsub>
 80196ea:	3630      	adds	r6, #48	; 0x30
 80196ec:	f805 6b01 	strb.w	r6, [r5], #1
 80196f0:	ec53 2b19 	vmov	r2, r3, d9
 80196f4:	4680      	mov	r8, r0
 80196f6:	4689      	mov	r9, r1
 80196f8:	f7e7 fa20 	bl	8000b3c <__aeabi_dcmplt>
 80196fc:	2800      	cmp	r0, #0
 80196fe:	d164      	bne.n	80197ca <_dtoa_r+0x62a>
 8019700:	4642      	mov	r2, r8
 8019702:	464b      	mov	r3, r9
 8019704:	4937      	ldr	r1, [pc, #220]	; (80197e4 <_dtoa_r+0x644>)
 8019706:	2000      	movs	r0, #0
 8019708:	f7e6 fdee 	bl	80002e8 <__aeabi_dsub>
 801970c:	ec53 2b19 	vmov	r2, r3, d9
 8019710:	f7e7 fa14 	bl	8000b3c <__aeabi_dcmplt>
 8019714:	2800      	cmp	r0, #0
 8019716:	f040 80b6 	bne.w	8019886 <_dtoa_r+0x6e6>
 801971a:	9b02      	ldr	r3, [sp, #8]
 801971c:	429d      	cmp	r5, r3
 801971e:	f43f af7c 	beq.w	801961a <_dtoa_r+0x47a>
 8019722:	4b31      	ldr	r3, [pc, #196]	; (80197e8 <_dtoa_r+0x648>)
 8019724:	ec51 0b19 	vmov	r0, r1, d9
 8019728:	2200      	movs	r2, #0
 801972a:	f7e6 ff95 	bl	8000658 <__aeabi_dmul>
 801972e:	4b2e      	ldr	r3, [pc, #184]	; (80197e8 <_dtoa_r+0x648>)
 8019730:	ec41 0b19 	vmov	d9, r0, r1
 8019734:	2200      	movs	r2, #0
 8019736:	4640      	mov	r0, r8
 8019738:	4649      	mov	r1, r9
 801973a:	f7e6 ff8d 	bl	8000658 <__aeabi_dmul>
 801973e:	4680      	mov	r8, r0
 8019740:	4689      	mov	r9, r1
 8019742:	e7c5      	b.n	80196d0 <_dtoa_r+0x530>
 8019744:	ec51 0b17 	vmov	r0, r1, d7
 8019748:	f7e6 ff86 	bl	8000658 <__aeabi_dmul>
 801974c:	9b02      	ldr	r3, [sp, #8]
 801974e:	9d00      	ldr	r5, [sp, #0]
 8019750:	930f      	str	r3, [sp, #60]	; 0x3c
 8019752:	ec41 0b19 	vmov	d9, r0, r1
 8019756:	4649      	mov	r1, r9
 8019758:	4640      	mov	r0, r8
 801975a:	f7e7 fa2d 	bl	8000bb8 <__aeabi_d2iz>
 801975e:	4606      	mov	r6, r0
 8019760:	f7e6 ff10 	bl	8000584 <__aeabi_i2d>
 8019764:	3630      	adds	r6, #48	; 0x30
 8019766:	4602      	mov	r2, r0
 8019768:	460b      	mov	r3, r1
 801976a:	4640      	mov	r0, r8
 801976c:	4649      	mov	r1, r9
 801976e:	f7e6 fdbb 	bl	80002e8 <__aeabi_dsub>
 8019772:	f805 6b01 	strb.w	r6, [r5], #1
 8019776:	9b02      	ldr	r3, [sp, #8]
 8019778:	429d      	cmp	r5, r3
 801977a:	4680      	mov	r8, r0
 801977c:	4689      	mov	r9, r1
 801977e:	f04f 0200 	mov.w	r2, #0
 8019782:	d124      	bne.n	80197ce <_dtoa_r+0x62e>
 8019784:	4b1b      	ldr	r3, [pc, #108]	; (80197f4 <_dtoa_r+0x654>)
 8019786:	ec51 0b19 	vmov	r0, r1, d9
 801978a:	f7e6 fdaf 	bl	80002ec <__adddf3>
 801978e:	4602      	mov	r2, r0
 8019790:	460b      	mov	r3, r1
 8019792:	4640      	mov	r0, r8
 8019794:	4649      	mov	r1, r9
 8019796:	f7e7 f9ef 	bl	8000b78 <__aeabi_dcmpgt>
 801979a:	2800      	cmp	r0, #0
 801979c:	d173      	bne.n	8019886 <_dtoa_r+0x6e6>
 801979e:	ec53 2b19 	vmov	r2, r3, d9
 80197a2:	4914      	ldr	r1, [pc, #80]	; (80197f4 <_dtoa_r+0x654>)
 80197a4:	2000      	movs	r0, #0
 80197a6:	f7e6 fd9f 	bl	80002e8 <__aeabi_dsub>
 80197aa:	4602      	mov	r2, r0
 80197ac:	460b      	mov	r3, r1
 80197ae:	4640      	mov	r0, r8
 80197b0:	4649      	mov	r1, r9
 80197b2:	f7e7 f9c3 	bl	8000b3c <__aeabi_dcmplt>
 80197b6:	2800      	cmp	r0, #0
 80197b8:	f43f af2f 	beq.w	801961a <_dtoa_r+0x47a>
 80197bc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80197be:	1e6b      	subs	r3, r5, #1
 80197c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80197c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80197c6:	2b30      	cmp	r3, #48	; 0x30
 80197c8:	d0f8      	beq.n	80197bc <_dtoa_r+0x61c>
 80197ca:	46bb      	mov	fp, r7
 80197cc:	e04a      	b.n	8019864 <_dtoa_r+0x6c4>
 80197ce:	4b06      	ldr	r3, [pc, #24]	; (80197e8 <_dtoa_r+0x648>)
 80197d0:	f7e6 ff42 	bl	8000658 <__aeabi_dmul>
 80197d4:	4680      	mov	r8, r0
 80197d6:	4689      	mov	r9, r1
 80197d8:	e7bd      	b.n	8019756 <_dtoa_r+0x5b6>
 80197da:	bf00      	nop
 80197dc:	0801dca0 	.word	0x0801dca0
 80197e0:	0801dc78 	.word	0x0801dc78
 80197e4:	3ff00000 	.word	0x3ff00000
 80197e8:	40240000 	.word	0x40240000
 80197ec:	401c0000 	.word	0x401c0000
 80197f0:	40140000 	.word	0x40140000
 80197f4:	3fe00000 	.word	0x3fe00000
 80197f8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80197fc:	9d00      	ldr	r5, [sp, #0]
 80197fe:	4642      	mov	r2, r8
 8019800:	464b      	mov	r3, r9
 8019802:	4630      	mov	r0, r6
 8019804:	4639      	mov	r1, r7
 8019806:	f7e7 f851 	bl	80008ac <__aeabi_ddiv>
 801980a:	f7e7 f9d5 	bl	8000bb8 <__aeabi_d2iz>
 801980e:	9001      	str	r0, [sp, #4]
 8019810:	f7e6 feb8 	bl	8000584 <__aeabi_i2d>
 8019814:	4642      	mov	r2, r8
 8019816:	464b      	mov	r3, r9
 8019818:	f7e6 ff1e 	bl	8000658 <__aeabi_dmul>
 801981c:	4602      	mov	r2, r0
 801981e:	460b      	mov	r3, r1
 8019820:	4630      	mov	r0, r6
 8019822:	4639      	mov	r1, r7
 8019824:	f7e6 fd60 	bl	80002e8 <__aeabi_dsub>
 8019828:	9e01      	ldr	r6, [sp, #4]
 801982a:	9f04      	ldr	r7, [sp, #16]
 801982c:	3630      	adds	r6, #48	; 0x30
 801982e:	f805 6b01 	strb.w	r6, [r5], #1
 8019832:	9e00      	ldr	r6, [sp, #0]
 8019834:	1bae      	subs	r6, r5, r6
 8019836:	42b7      	cmp	r7, r6
 8019838:	4602      	mov	r2, r0
 801983a:	460b      	mov	r3, r1
 801983c:	d134      	bne.n	80198a8 <_dtoa_r+0x708>
 801983e:	f7e6 fd55 	bl	80002ec <__adddf3>
 8019842:	4642      	mov	r2, r8
 8019844:	464b      	mov	r3, r9
 8019846:	4606      	mov	r6, r0
 8019848:	460f      	mov	r7, r1
 801984a:	f7e7 f995 	bl	8000b78 <__aeabi_dcmpgt>
 801984e:	b9c8      	cbnz	r0, 8019884 <_dtoa_r+0x6e4>
 8019850:	4642      	mov	r2, r8
 8019852:	464b      	mov	r3, r9
 8019854:	4630      	mov	r0, r6
 8019856:	4639      	mov	r1, r7
 8019858:	f7e7 f966 	bl	8000b28 <__aeabi_dcmpeq>
 801985c:	b110      	cbz	r0, 8019864 <_dtoa_r+0x6c4>
 801985e:	9b01      	ldr	r3, [sp, #4]
 8019860:	07db      	lsls	r3, r3, #31
 8019862:	d40f      	bmi.n	8019884 <_dtoa_r+0x6e4>
 8019864:	4651      	mov	r1, sl
 8019866:	4620      	mov	r0, r4
 8019868:	f000 fb18 	bl	8019e9c <_Bfree>
 801986c:	2300      	movs	r3, #0
 801986e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8019870:	702b      	strb	r3, [r5, #0]
 8019872:	f10b 0301 	add.w	r3, fp, #1
 8019876:	6013      	str	r3, [r2, #0]
 8019878:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801987a:	2b00      	cmp	r3, #0
 801987c:	f43f ace2 	beq.w	8019244 <_dtoa_r+0xa4>
 8019880:	601d      	str	r5, [r3, #0]
 8019882:	e4df      	b.n	8019244 <_dtoa_r+0xa4>
 8019884:	465f      	mov	r7, fp
 8019886:	462b      	mov	r3, r5
 8019888:	461d      	mov	r5, r3
 801988a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801988e:	2a39      	cmp	r2, #57	; 0x39
 8019890:	d106      	bne.n	80198a0 <_dtoa_r+0x700>
 8019892:	9a00      	ldr	r2, [sp, #0]
 8019894:	429a      	cmp	r2, r3
 8019896:	d1f7      	bne.n	8019888 <_dtoa_r+0x6e8>
 8019898:	9900      	ldr	r1, [sp, #0]
 801989a:	2230      	movs	r2, #48	; 0x30
 801989c:	3701      	adds	r7, #1
 801989e:	700a      	strb	r2, [r1, #0]
 80198a0:	781a      	ldrb	r2, [r3, #0]
 80198a2:	3201      	adds	r2, #1
 80198a4:	701a      	strb	r2, [r3, #0]
 80198a6:	e790      	b.n	80197ca <_dtoa_r+0x62a>
 80198a8:	4ba3      	ldr	r3, [pc, #652]	; (8019b38 <_dtoa_r+0x998>)
 80198aa:	2200      	movs	r2, #0
 80198ac:	f7e6 fed4 	bl	8000658 <__aeabi_dmul>
 80198b0:	2200      	movs	r2, #0
 80198b2:	2300      	movs	r3, #0
 80198b4:	4606      	mov	r6, r0
 80198b6:	460f      	mov	r7, r1
 80198b8:	f7e7 f936 	bl	8000b28 <__aeabi_dcmpeq>
 80198bc:	2800      	cmp	r0, #0
 80198be:	d09e      	beq.n	80197fe <_dtoa_r+0x65e>
 80198c0:	e7d0      	b.n	8019864 <_dtoa_r+0x6c4>
 80198c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80198c4:	2a00      	cmp	r2, #0
 80198c6:	f000 80ca 	beq.w	8019a5e <_dtoa_r+0x8be>
 80198ca:	9a07      	ldr	r2, [sp, #28]
 80198cc:	2a01      	cmp	r2, #1
 80198ce:	f300 80ad 	bgt.w	8019a2c <_dtoa_r+0x88c>
 80198d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80198d4:	2a00      	cmp	r2, #0
 80198d6:	f000 80a5 	beq.w	8019a24 <_dtoa_r+0x884>
 80198da:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80198de:	9e08      	ldr	r6, [sp, #32]
 80198e0:	9d05      	ldr	r5, [sp, #20]
 80198e2:	9a05      	ldr	r2, [sp, #20]
 80198e4:	441a      	add	r2, r3
 80198e6:	9205      	str	r2, [sp, #20]
 80198e8:	9a06      	ldr	r2, [sp, #24]
 80198ea:	2101      	movs	r1, #1
 80198ec:	441a      	add	r2, r3
 80198ee:	4620      	mov	r0, r4
 80198f0:	9206      	str	r2, [sp, #24]
 80198f2:	f000 fbd3 	bl	801a09c <__i2b>
 80198f6:	4607      	mov	r7, r0
 80198f8:	b165      	cbz	r5, 8019914 <_dtoa_r+0x774>
 80198fa:	9b06      	ldr	r3, [sp, #24]
 80198fc:	2b00      	cmp	r3, #0
 80198fe:	dd09      	ble.n	8019914 <_dtoa_r+0x774>
 8019900:	42ab      	cmp	r3, r5
 8019902:	9a05      	ldr	r2, [sp, #20]
 8019904:	bfa8      	it	ge
 8019906:	462b      	movge	r3, r5
 8019908:	1ad2      	subs	r2, r2, r3
 801990a:	9205      	str	r2, [sp, #20]
 801990c:	9a06      	ldr	r2, [sp, #24]
 801990e:	1aed      	subs	r5, r5, r3
 8019910:	1ad3      	subs	r3, r2, r3
 8019912:	9306      	str	r3, [sp, #24]
 8019914:	9b08      	ldr	r3, [sp, #32]
 8019916:	b1f3      	cbz	r3, 8019956 <_dtoa_r+0x7b6>
 8019918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801991a:	2b00      	cmp	r3, #0
 801991c:	f000 80a3 	beq.w	8019a66 <_dtoa_r+0x8c6>
 8019920:	2e00      	cmp	r6, #0
 8019922:	dd10      	ble.n	8019946 <_dtoa_r+0x7a6>
 8019924:	4639      	mov	r1, r7
 8019926:	4632      	mov	r2, r6
 8019928:	4620      	mov	r0, r4
 801992a:	f000 fc77 	bl	801a21c <__pow5mult>
 801992e:	4652      	mov	r2, sl
 8019930:	4601      	mov	r1, r0
 8019932:	4607      	mov	r7, r0
 8019934:	4620      	mov	r0, r4
 8019936:	f000 fbc7 	bl	801a0c8 <__multiply>
 801993a:	4651      	mov	r1, sl
 801993c:	4680      	mov	r8, r0
 801993e:	4620      	mov	r0, r4
 8019940:	f000 faac 	bl	8019e9c <_Bfree>
 8019944:	46c2      	mov	sl, r8
 8019946:	9b08      	ldr	r3, [sp, #32]
 8019948:	1b9a      	subs	r2, r3, r6
 801994a:	d004      	beq.n	8019956 <_dtoa_r+0x7b6>
 801994c:	4651      	mov	r1, sl
 801994e:	4620      	mov	r0, r4
 8019950:	f000 fc64 	bl	801a21c <__pow5mult>
 8019954:	4682      	mov	sl, r0
 8019956:	2101      	movs	r1, #1
 8019958:	4620      	mov	r0, r4
 801995a:	f000 fb9f 	bl	801a09c <__i2b>
 801995e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019960:	2b00      	cmp	r3, #0
 8019962:	4606      	mov	r6, r0
 8019964:	f340 8081 	ble.w	8019a6a <_dtoa_r+0x8ca>
 8019968:	461a      	mov	r2, r3
 801996a:	4601      	mov	r1, r0
 801996c:	4620      	mov	r0, r4
 801996e:	f000 fc55 	bl	801a21c <__pow5mult>
 8019972:	9b07      	ldr	r3, [sp, #28]
 8019974:	2b01      	cmp	r3, #1
 8019976:	4606      	mov	r6, r0
 8019978:	dd7a      	ble.n	8019a70 <_dtoa_r+0x8d0>
 801997a:	f04f 0800 	mov.w	r8, #0
 801997e:	6933      	ldr	r3, [r6, #16]
 8019980:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8019984:	6918      	ldr	r0, [r3, #16]
 8019986:	f000 fb3b 	bl	801a000 <__hi0bits>
 801998a:	f1c0 0020 	rsb	r0, r0, #32
 801998e:	9b06      	ldr	r3, [sp, #24]
 8019990:	4418      	add	r0, r3
 8019992:	f010 001f 	ands.w	r0, r0, #31
 8019996:	f000 8094 	beq.w	8019ac2 <_dtoa_r+0x922>
 801999a:	f1c0 0320 	rsb	r3, r0, #32
 801999e:	2b04      	cmp	r3, #4
 80199a0:	f340 8085 	ble.w	8019aae <_dtoa_r+0x90e>
 80199a4:	9b05      	ldr	r3, [sp, #20]
 80199a6:	f1c0 001c 	rsb	r0, r0, #28
 80199aa:	4403      	add	r3, r0
 80199ac:	9305      	str	r3, [sp, #20]
 80199ae:	9b06      	ldr	r3, [sp, #24]
 80199b0:	4403      	add	r3, r0
 80199b2:	4405      	add	r5, r0
 80199b4:	9306      	str	r3, [sp, #24]
 80199b6:	9b05      	ldr	r3, [sp, #20]
 80199b8:	2b00      	cmp	r3, #0
 80199ba:	dd05      	ble.n	80199c8 <_dtoa_r+0x828>
 80199bc:	4651      	mov	r1, sl
 80199be:	461a      	mov	r2, r3
 80199c0:	4620      	mov	r0, r4
 80199c2:	f000 fc85 	bl	801a2d0 <__lshift>
 80199c6:	4682      	mov	sl, r0
 80199c8:	9b06      	ldr	r3, [sp, #24]
 80199ca:	2b00      	cmp	r3, #0
 80199cc:	dd05      	ble.n	80199da <_dtoa_r+0x83a>
 80199ce:	4631      	mov	r1, r6
 80199d0:	461a      	mov	r2, r3
 80199d2:	4620      	mov	r0, r4
 80199d4:	f000 fc7c 	bl	801a2d0 <__lshift>
 80199d8:	4606      	mov	r6, r0
 80199da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80199dc:	2b00      	cmp	r3, #0
 80199de:	d072      	beq.n	8019ac6 <_dtoa_r+0x926>
 80199e0:	4631      	mov	r1, r6
 80199e2:	4650      	mov	r0, sl
 80199e4:	f000 fce0 	bl	801a3a8 <__mcmp>
 80199e8:	2800      	cmp	r0, #0
 80199ea:	da6c      	bge.n	8019ac6 <_dtoa_r+0x926>
 80199ec:	2300      	movs	r3, #0
 80199ee:	4651      	mov	r1, sl
 80199f0:	220a      	movs	r2, #10
 80199f2:	4620      	mov	r0, r4
 80199f4:	f000 fa74 	bl	8019ee0 <__multadd>
 80199f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80199fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80199fe:	4682      	mov	sl, r0
 8019a00:	2b00      	cmp	r3, #0
 8019a02:	f000 81b0 	beq.w	8019d66 <_dtoa_r+0xbc6>
 8019a06:	2300      	movs	r3, #0
 8019a08:	4639      	mov	r1, r7
 8019a0a:	220a      	movs	r2, #10
 8019a0c:	4620      	mov	r0, r4
 8019a0e:	f000 fa67 	bl	8019ee0 <__multadd>
 8019a12:	9b01      	ldr	r3, [sp, #4]
 8019a14:	2b00      	cmp	r3, #0
 8019a16:	4607      	mov	r7, r0
 8019a18:	f300 8096 	bgt.w	8019b48 <_dtoa_r+0x9a8>
 8019a1c:	9b07      	ldr	r3, [sp, #28]
 8019a1e:	2b02      	cmp	r3, #2
 8019a20:	dc59      	bgt.n	8019ad6 <_dtoa_r+0x936>
 8019a22:	e091      	b.n	8019b48 <_dtoa_r+0x9a8>
 8019a24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8019a26:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8019a2a:	e758      	b.n	80198de <_dtoa_r+0x73e>
 8019a2c:	9b04      	ldr	r3, [sp, #16]
 8019a2e:	1e5e      	subs	r6, r3, #1
 8019a30:	9b08      	ldr	r3, [sp, #32]
 8019a32:	42b3      	cmp	r3, r6
 8019a34:	bfbf      	itttt	lt
 8019a36:	9b08      	ldrlt	r3, [sp, #32]
 8019a38:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8019a3a:	9608      	strlt	r6, [sp, #32]
 8019a3c:	1af3      	sublt	r3, r6, r3
 8019a3e:	bfb4      	ite	lt
 8019a40:	18d2      	addlt	r2, r2, r3
 8019a42:	1b9e      	subge	r6, r3, r6
 8019a44:	9b04      	ldr	r3, [sp, #16]
 8019a46:	bfbc      	itt	lt
 8019a48:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8019a4a:	2600      	movlt	r6, #0
 8019a4c:	2b00      	cmp	r3, #0
 8019a4e:	bfb7      	itett	lt
 8019a50:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8019a54:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8019a58:	1a9d      	sublt	r5, r3, r2
 8019a5a:	2300      	movlt	r3, #0
 8019a5c:	e741      	b.n	80198e2 <_dtoa_r+0x742>
 8019a5e:	9e08      	ldr	r6, [sp, #32]
 8019a60:	9d05      	ldr	r5, [sp, #20]
 8019a62:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8019a64:	e748      	b.n	80198f8 <_dtoa_r+0x758>
 8019a66:	9a08      	ldr	r2, [sp, #32]
 8019a68:	e770      	b.n	801994c <_dtoa_r+0x7ac>
 8019a6a:	9b07      	ldr	r3, [sp, #28]
 8019a6c:	2b01      	cmp	r3, #1
 8019a6e:	dc19      	bgt.n	8019aa4 <_dtoa_r+0x904>
 8019a70:	9b02      	ldr	r3, [sp, #8]
 8019a72:	b9bb      	cbnz	r3, 8019aa4 <_dtoa_r+0x904>
 8019a74:	9b03      	ldr	r3, [sp, #12]
 8019a76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019a7a:	b99b      	cbnz	r3, 8019aa4 <_dtoa_r+0x904>
 8019a7c:	9b03      	ldr	r3, [sp, #12]
 8019a7e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8019a82:	0d1b      	lsrs	r3, r3, #20
 8019a84:	051b      	lsls	r3, r3, #20
 8019a86:	b183      	cbz	r3, 8019aaa <_dtoa_r+0x90a>
 8019a88:	9b05      	ldr	r3, [sp, #20]
 8019a8a:	3301      	adds	r3, #1
 8019a8c:	9305      	str	r3, [sp, #20]
 8019a8e:	9b06      	ldr	r3, [sp, #24]
 8019a90:	3301      	adds	r3, #1
 8019a92:	9306      	str	r3, [sp, #24]
 8019a94:	f04f 0801 	mov.w	r8, #1
 8019a98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019a9a:	2b00      	cmp	r3, #0
 8019a9c:	f47f af6f 	bne.w	801997e <_dtoa_r+0x7de>
 8019aa0:	2001      	movs	r0, #1
 8019aa2:	e774      	b.n	801998e <_dtoa_r+0x7ee>
 8019aa4:	f04f 0800 	mov.w	r8, #0
 8019aa8:	e7f6      	b.n	8019a98 <_dtoa_r+0x8f8>
 8019aaa:	4698      	mov	r8, r3
 8019aac:	e7f4      	b.n	8019a98 <_dtoa_r+0x8f8>
 8019aae:	d082      	beq.n	80199b6 <_dtoa_r+0x816>
 8019ab0:	9a05      	ldr	r2, [sp, #20]
 8019ab2:	331c      	adds	r3, #28
 8019ab4:	441a      	add	r2, r3
 8019ab6:	9205      	str	r2, [sp, #20]
 8019ab8:	9a06      	ldr	r2, [sp, #24]
 8019aba:	441a      	add	r2, r3
 8019abc:	441d      	add	r5, r3
 8019abe:	9206      	str	r2, [sp, #24]
 8019ac0:	e779      	b.n	80199b6 <_dtoa_r+0x816>
 8019ac2:	4603      	mov	r3, r0
 8019ac4:	e7f4      	b.n	8019ab0 <_dtoa_r+0x910>
 8019ac6:	9b04      	ldr	r3, [sp, #16]
 8019ac8:	2b00      	cmp	r3, #0
 8019aca:	dc37      	bgt.n	8019b3c <_dtoa_r+0x99c>
 8019acc:	9b07      	ldr	r3, [sp, #28]
 8019ace:	2b02      	cmp	r3, #2
 8019ad0:	dd34      	ble.n	8019b3c <_dtoa_r+0x99c>
 8019ad2:	9b04      	ldr	r3, [sp, #16]
 8019ad4:	9301      	str	r3, [sp, #4]
 8019ad6:	9b01      	ldr	r3, [sp, #4]
 8019ad8:	b963      	cbnz	r3, 8019af4 <_dtoa_r+0x954>
 8019ada:	4631      	mov	r1, r6
 8019adc:	2205      	movs	r2, #5
 8019ade:	4620      	mov	r0, r4
 8019ae0:	f000 f9fe 	bl	8019ee0 <__multadd>
 8019ae4:	4601      	mov	r1, r0
 8019ae6:	4606      	mov	r6, r0
 8019ae8:	4650      	mov	r0, sl
 8019aea:	f000 fc5d 	bl	801a3a8 <__mcmp>
 8019aee:	2800      	cmp	r0, #0
 8019af0:	f73f adbb 	bgt.w	801966a <_dtoa_r+0x4ca>
 8019af4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019af6:	9d00      	ldr	r5, [sp, #0]
 8019af8:	ea6f 0b03 	mvn.w	fp, r3
 8019afc:	f04f 0800 	mov.w	r8, #0
 8019b00:	4631      	mov	r1, r6
 8019b02:	4620      	mov	r0, r4
 8019b04:	f000 f9ca 	bl	8019e9c <_Bfree>
 8019b08:	2f00      	cmp	r7, #0
 8019b0a:	f43f aeab 	beq.w	8019864 <_dtoa_r+0x6c4>
 8019b0e:	f1b8 0f00 	cmp.w	r8, #0
 8019b12:	d005      	beq.n	8019b20 <_dtoa_r+0x980>
 8019b14:	45b8      	cmp	r8, r7
 8019b16:	d003      	beq.n	8019b20 <_dtoa_r+0x980>
 8019b18:	4641      	mov	r1, r8
 8019b1a:	4620      	mov	r0, r4
 8019b1c:	f000 f9be 	bl	8019e9c <_Bfree>
 8019b20:	4639      	mov	r1, r7
 8019b22:	4620      	mov	r0, r4
 8019b24:	f000 f9ba 	bl	8019e9c <_Bfree>
 8019b28:	e69c      	b.n	8019864 <_dtoa_r+0x6c4>
 8019b2a:	2600      	movs	r6, #0
 8019b2c:	4637      	mov	r7, r6
 8019b2e:	e7e1      	b.n	8019af4 <_dtoa_r+0x954>
 8019b30:	46bb      	mov	fp, r7
 8019b32:	4637      	mov	r7, r6
 8019b34:	e599      	b.n	801966a <_dtoa_r+0x4ca>
 8019b36:	bf00      	nop
 8019b38:	40240000 	.word	0x40240000
 8019b3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019b3e:	2b00      	cmp	r3, #0
 8019b40:	f000 80c8 	beq.w	8019cd4 <_dtoa_r+0xb34>
 8019b44:	9b04      	ldr	r3, [sp, #16]
 8019b46:	9301      	str	r3, [sp, #4]
 8019b48:	2d00      	cmp	r5, #0
 8019b4a:	dd05      	ble.n	8019b58 <_dtoa_r+0x9b8>
 8019b4c:	4639      	mov	r1, r7
 8019b4e:	462a      	mov	r2, r5
 8019b50:	4620      	mov	r0, r4
 8019b52:	f000 fbbd 	bl	801a2d0 <__lshift>
 8019b56:	4607      	mov	r7, r0
 8019b58:	f1b8 0f00 	cmp.w	r8, #0
 8019b5c:	d05b      	beq.n	8019c16 <_dtoa_r+0xa76>
 8019b5e:	6879      	ldr	r1, [r7, #4]
 8019b60:	4620      	mov	r0, r4
 8019b62:	f000 f95b 	bl	8019e1c <_Balloc>
 8019b66:	4605      	mov	r5, r0
 8019b68:	b928      	cbnz	r0, 8019b76 <_dtoa_r+0x9d6>
 8019b6a:	4b83      	ldr	r3, [pc, #524]	; (8019d78 <_dtoa_r+0xbd8>)
 8019b6c:	4602      	mov	r2, r0
 8019b6e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8019b72:	f7ff bb2e 	b.w	80191d2 <_dtoa_r+0x32>
 8019b76:	693a      	ldr	r2, [r7, #16]
 8019b78:	3202      	adds	r2, #2
 8019b7a:	0092      	lsls	r2, r2, #2
 8019b7c:	f107 010c 	add.w	r1, r7, #12
 8019b80:	300c      	adds	r0, #12
 8019b82:	f7ff fa71 	bl	8019068 <memcpy>
 8019b86:	2201      	movs	r2, #1
 8019b88:	4629      	mov	r1, r5
 8019b8a:	4620      	mov	r0, r4
 8019b8c:	f000 fba0 	bl	801a2d0 <__lshift>
 8019b90:	9b00      	ldr	r3, [sp, #0]
 8019b92:	3301      	adds	r3, #1
 8019b94:	9304      	str	r3, [sp, #16]
 8019b96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019b9a:	4413      	add	r3, r2
 8019b9c:	9308      	str	r3, [sp, #32]
 8019b9e:	9b02      	ldr	r3, [sp, #8]
 8019ba0:	f003 0301 	and.w	r3, r3, #1
 8019ba4:	46b8      	mov	r8, r7
 8019ba6:	9306      	str	r3, [sp, #24]
 8019ba8:	4607      	mov	r7, r0
 8019baa:	9b04      	ldr	r3, [sp, #16]
 8019bac:	4631      	mov	r1, r6
 8019bae:	3b01      	subs	r3, #1
 8019bb0:	4650      	mov	r0, sl
 8019bb2:	9301      	str	r3, [sp, #4]
 8019bb4:	f7ff fa6c 	bl	8019090 <quorem>
 8019bb8:	4641      	mov	r1, r8
 8019bba:	9002      	str	r0, [sp, #8]
 8019bbc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8019bc0:	4650      	mov	r0, sl
 8019bc2:	f000 fbf1 	bl	801a3a8 <__mcmp>
 8019bc6:	463a      	mov	r2, r7
 8019bc8:	9005      	str	r0, [sp, #20]
 8019bca:	4631      	mov	r1, r6
 8019bcc:	4620      	mov	r0, r4
 8019bce:	f000 fc07 	bl	801a3e0 <__mdiff>
 8019bd2:	68c2      	ldr	r2, [r0, #12]
 8019bd4:	4605      	mov	r5, r0
 8019bd6:	bb02      	cbnz	r2, 8019c1a <_dtoa_r+0xa7a>
 8019bd8:	4601      	mov	r1, r0
 8019bda:	4650      	mov	r0, sl
 8019bdc:	f000 fbe4 	bl	801a3a8 <__mcmp>
 8019be0:	4602      	mov	r2, r0
 8019be2:	4629      	mov	r1, r5
 8019be4:	4620      	mov	r0, r4
 8019be6:	9209      	str	r2, [sp, #36]	; 0x24
 8019be8:	f000 f958 	bl	8019e9c <_Bfree>
 8019bec:	9b07      	ldr	r3, [sp, #28]
 8019bee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019bf0:	9d04      	ldr	r5, [sp, #16]
 8019bf2:	ea43 0102 	orr.w	r1, r3, r2
 8019bf6:	9b06      	ldr	r3, [sp, #24]
 8019bf8:	4319      	orrs	r1, r3
 8019bfa:	d110      	bne.n	8019c1e <_dtoa_r+0xa7e>
 8019bfc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8019c00:	d029      	beq.n	8019c56 <_dtoa_r+0xab6>
 8019c02:	9b05      	ldr	r3, [sp, #20]
 8019c04:	2b00      	cmp	r3, #0
 8019c06:	dd02      	ble.n	8019c0e <_dtoa_r+0xa6e>
 8019c08:	9b02      	ldr	r3, [sp, #8]
 8019c0a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8019c0e:	9b01      	ldr	r3, [sp, #4]
 8019c10:	f883 9000 	strb.w	r9, [r3]
 8019c14:	e774      	b.n	8019b00 <_dtoa_r+0x960>
 8019c16:	4638      	mov	r0, r7
 8019c18:	e7ba      	b.n	8019b90 <_dtoa_r+0x9f0>
 8019c1a:	2201      	movs	r2, #1
 8019c1c:	e7e1      	b.n	8019be2 <_dtoa_r+0xa42>
 8019c1e:	9b05      	ldr	r3, [sp, #20]
 8019c20:	2b00      	cmp	r3, #0
 8019c22:	db04      	blt.n	8019c2e <_dtoa_r+0xa8e>
 8019c24:	9907      	ldr	r1, [sp, #28]
 8019c26:	430b      	orrs	r3, r1
 8019c28:	9906      	ldr	r1, [sp, #24]
 8019c2a:	430b      	orrs	r3, r1
 8019c2c:	d120      	bne.n	8019c70 <_dtoa_r+0xad0>
 8019c2e:	2a00      	cmp	r2, #0
 8019c30:	dded      	ble.n	8019c0e <_dtoa_r+0xa6e>
 8019c32:	4651      	mov	r1, sl
 8019c34:	2201      	movs	r2, #1
 8019c36:	4620      	mov	r0, r4
 8019c38:	f000 fb4a 	bl	801a2d0 <__lshift>
 8019c3c:	4631      	mov	r1, r6
 8019c3e:	4682      	mov	sl, r0
 8019c40:	f000 fbb2 	bl	801a3a8 <__mcmp>
 8019c44:	2800      	cmp	r0, #0
 8019c46:	dc03      	bgt.n	8019c50 <_dtoa_r+0xab0>
 8019c48:	d1e1      	bne.n	8019c0e <_dtoa_r+0xa6e>
 8019c4a:	f019 0f01 	tst.w	r9, #1
 8019c4e:	d0de      	beq.n	8019c0e <_dtoa_r+0xa6e>
 8019c50:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8019c54:	d1d8      	bne.n	8019c08 <_dtoa_r+0xa68>
 8019c56:	9a01      	ldr	r2, [sp, #4]
 8019c58:	2339      	movs	r3, #57	; 0x39
 8019c5a:	7013      	strb	r3, [r2, #0]
 8019c5c:	462b      	mov	r3, r5
 8019c5e:	461d      	mov	r5, r3
 8019c60:	3b01      	subs	r3, #1
 8019c62:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8019c66:	2a39      	cmp	r2, #57	; 0x39
 8019c68:	d06c      	beq.n	8019d44 <_dtoa_r+0xba4>
 8019c6a:	3201      	adds	r2, #1
 8019c6c:	701a      	strb	r2, [r3, #0]
 8019c6e:	e747      	b.n	8019b00 <_dtoa_r+0x960>
 8019c70:	2a00      	cmp	r2, #0
 8019c72:	dd07      	ble.n	8019c84 <_dtoa_r+0xae4>
 8019c74:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8019c78:	d0ed      	beq.n	8019c56 <_dtoa_r+0xab6>
 8019c7a:	9a01      	ldr	r2, [sp, #4]
 8019c7c:	f109 0301 	add.w	r3, r9, #1
 8019c80:	7013      	strb	r3, [r2, #0]
 8019c82:	e73d      	b.n	8019b00 <_dtoa_r+0x960>
 8019c84:	9b04      	ldr	r3, [sp, #16]
 8019c86:	9a08      	ldr	r2, [sp, #32]
 8019c88:	f803 9c01 	strb.w	r9, [r3, #-1]
 8019c8c:	4293      	cmp	r3, r2
 8019c8e:	d043      	beq.n	8019d18 <_dtoa_r+0xb78>
 8019c90:	4651      	mov	r1, sl
 8019c92:	2300      	movs	r3, #0
 8019c94:	220a      	movs	r2, #10
 8019c96:	4620      	mov	r0, r4
 8019c98:	f000 f922 	bl	8019ee0 <__multadd>
 8019c9c:	45b8      	cmp	r8, r7
 8019c9e:	4682      	mov	sl, r0
 8019ca0:	f04f 0300 	mov.w	r3, #0
 8019ca4:	f04f 020a 	mov.w	r2, #10
 8019ca8:	4641      	mov	r1, r8
 8019caa:	4620      	mov	r0, r4
 8019cac:	d107      	bne.n	8019cbe <_dtoa_r+0xb1e>
 8019cae:	f000 f917 	bl	8019ee0 <__multadd>
 8019cb2:	4680      	mov	r8, r0
 8019cb4:	4607      	mov	r7, r0
 8019cb6:	9b04      	ldr	r3, [sp, #16]
 8019cb8:	3301      	adds	r3, #1
 8019cba:	9304      	str	r3, [sp, #16]
 8019cbc:	e775      	b.n	8019baa <_dtoa_r+0xa0a>
 8019cbe:	f000 f90f 	bl	8019ee0 <__multadd>
 8019cc2:	4639      	mov	r1, r7
 8019cc4:	4680      	mov	r8, r0
 8019cc6:	2300      	movs	r3, #0
 8019cc8:	220a      	movs	r2, #10
 8019cca:	4620      	mov	r0, r4
 8019ccc:	f000 f908 	bl	8019ee0 <__multadd>
 8019cd0:	4607      	mov	r7, r0
 8019cd2:	e7f0      	b.n	8019cb6 <_dtoa_r+0xb16>
 8019cd4:	9b04      	ldr	r3, [sp, #16]
 8019cd6:	9301      	str	r3, [sp, #4]
 8019cd8:	9d00      	ldr	r5, [sp, #0]
 8019cda:	4631      	mov	r1, r6
 8019cdc:	4650      	mov	r0, sl
 8019cde:	f7ff f9d7 	bl	8019090 <quorem>
 8019ce2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8019ce6:	9b00      	ldr	r3, [sp, #0]
 8019ce8:	f805 9b01 	strb.w	r9, [r5], #1
 8019cec:	1aea      	subs	r2, r5, r3
 8019cee:	9b01      	ldr	r3, [sp, #4]
 8019cf0:	4293      	cmp	r3, r2
 8019cf2:	dd07      	ble.n	8019d04 <_dtoa_r+0xb64>
 8019cf4:	4651      	mov	r1, sl
 8019cf6:	2300      	movs	r3, #0
 8019cf8:	220a      	movs	r2, #10
 8019cfa:	4620      	mov	r0, r4
 8019cfc:	f000 f8f0 	bl	8019ee0 <__multadd>
 8019d00:	4682      	mov	sl, r0
 8019d02:	e7ea      	b.n	8019cda <_dtoa_r+0xb3a>
 8019d04:	9b01      	ldr	r3, [sp, #4]
 8019d06:	2b00      	cmp	r3, #0
 8019d08:	bfc8      	it	gt
 8019d0a:	461d      	movgt	r5, r3
 8019d0c:	9b00      	ldr	r3, [sp, #0]
 8019d0e:	bfd8      	it	le
 8019d10:	2501      	movle	r5, #1
 8019d12:	441d      	add	r5, r3
 8019d14:	f04f 0800 	mov.w	r8, #0
 8019d18:	4651      	mov	r1, sl
 8019d1a:	2201      	movs	r2, #1
 8019d1c:	4620      	mov	r0, r4
 8019d1e:	f000 fad7 	bl	801a2d0 <__lshift>
 8019d22:	4631      	mov	r1, r6
 8019d24:	4682      	mov	sl, r0
 8019d26:	f000 fb3f 	bl	801a3a8 <__mcmp>
 8019d2a:	2800      	cmp	r0, #0
 8019d2c:	dc96      	bgt.n	8019c5c <_dtoa_r+0xabc>
 8019d2e:	d102      	bne.n	8019d36 <_dtoa_r+0xb96>
 8019d30:	f019 0f01 	tst.w	r9, #1
 8019d34:	d192      	bne.n	8019c5c <_dtoa_r+0xabc>
 8019d36:	462b      	mov	r3, r5
 8019d38:	461d      	mov	r5, r3
 8019d3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019d3e:	2a30      	cmp	r2, #48	; 0x30
 8019d40:	d0fa      	beq.n	8019d38 <_dtoa_r+0xb98>
 8019d42:	e6dd      	b.n	8019b00 <_dtoa_r+0x960>
 8019d44:	9a00      	ldr	r2, [sp, #0]
 8019d46:	429a      	cmp	r2, r3
 8019d48:	d189      	bne.n	8019c5e <_dtoa_r+0xabe>
 8019d4a:	f10b 0b01 	add.w	fp, fp, #1
 8019d4e:	2331      	movs	r3, #49	; 0x31
 8019d50:	e796      	b.n	8019c80 <_dtoa_r+0xae0>
 8019d52:	4b0a      	ldr	r3, [pc, #40]	; (8019d7c <_dtoa_r+0xbdc>)
 8019d54:	f7ff ba99 	b.w	801928a <_dtoa_r+0xea>
 8019d58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019d5a:	2b00      	cmp	r3, #0
 8019d5c:	f47f aa6d 	bne.w	801923a <_dtoa_r+0x9a>
 8019d60:	4b07      	ldr	r3, [pc, #28]	; (8019d80 <_dtoa_r+0xbe0>)
 8019d62:	f7ff ba92 	b.w	801928a <_dtoa_r+0xea>
 8019d66:	9b01      	ldr	r3, [sp, #4]
 8019d68:	2b00      	cmp	r3, #0
 8019d6a:	dcb5      	bgt.n	8019cd8 <_dtoa_r+0xb38>
 8019d6c:	9b07      	ldr	r3, [sp, #28]
 8019d6e:	2b02      	cmp	r3, #2
 8019d70:	f73f aeb1 	bgt.w	8019ad6 <_dtoa_r+0x936>
 8019d74:	e7b0      	b.n	8019cd8 <_dtoa_r+0xb38>
 8019d76:	bf00      	nop
 8019d78:	0801dc0b 	.word	0x0801dc0b
 8019d7c:	0801def0 	.word	0x0801def0
 8019d80:	0801db8f 	.word	0x0801db8f

08019d84 <_free_r>:
 8019d84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8019d86:	2900      	cmp	r1, #0
 8019d88:	d044      	beq.n	8019e14 <_free_r+0x90>
 8019d8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019d8e:	9001      	str	r0, [sp, #4]
 8019d90:	2b00      	cmp	r3, #0
 8019d92:	f1a1 0404 	sub.w	r4, r1, #4
 8019d96:	bfb8      	it	lt
 8019d98:	18e4      	addlt	r4, r4, r3
 8019d9a:	f7fd ffab 	bl	8017cf4 <__malloc_lock>
 8019d9e:	4a1e      	ldr	r2, [pc, #120]	; (8019e18 <_free_r+0x94>)
 8019da0:	9801      	ldr	r0, [sp, #4]
 8019da2:	6813      	ldr	r3, [r2, #0]
 8019da4:	b933      	cbnz	r3, 8019db4 <_free_r+0x30>
 8019da6:	6063      	str	r3, [r4, #4]
 8019da8:	6014      	str	r4, [r2, #0]
 8019daa:	b003      	add	sp, #12
 8019dac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019db0:	f7fd bfa6 	b.w	8017d00 <__malloc_unlock>
 8019db4:	42a3      	cmp	r3, r4
 8019db6:	d908      	bls.n	8019dca <_free_r+0x46>
 8019db8:	6825      	ldr	r5, [r4, #0]
 8019dba:	1961      	adds	r1, r4, r5
 8019dbc:	428b      	cmp	r3, r1
 8019dbe:	bf01      	itttt	eq
 8019dc0:	6819      	ldreq	r1, [r3, #0]
 8019dc2:	685b      	ldreq	r3, [r3, #4]
 8019dc4:	1949      	addeq	r1, r1, r5
 8019dc6:	6021      	streq	r1, [r4, #0]
 8019dc8:	e7ed      	b.n	8019da6 <_free_r+0x22>
 8019dca:	461a      	mov	r2, r3
 8019dcc:	685b      	ldr	r3, [r3, #4]
 8019dce:	b10b      	cbz	r3, 8019dd4 <_free_r+0x50>
 8019dd0:	42a3      	cmp	r3, r4
 8019dd2:	d9fa      	bls.n	8019dca <_free_r+0x46>
 8019dd4:	6811      	ldr	r1, [r2, #0]
 8019dd6:	1855      	adds	r5, r2, r1
 8019dd8:	42a5      	cmp	r5, r4
 8019dda:	d10b      	bne.n	8019df4 <_free_r+0x70>
 8019ddc:	6824      	ldr	r4, [r4, #0]
 8019dde:	4421      	add	r1, r4
 8019de0:	1854      	adds	r4, r2, r1
 8019de2:	42a3      	cmp	r3, r4
 8019de4:	6011      	str	r1, [r2, #0]
 8019de6:	d1e0      	bne.n	8019daa <_free_r+0x26>
 8019de8:	681c      	ldr	r4, [r3, #0]
 8019dea:	685b      	ldr	r3, [r3, #4]
 8019dec:	6053      	str	r3, [r2, #4]
 8019dee:	440c      	add	r4, r1
 8019df0:	6014      	str	r4, [r2, #0]
 8019df2:	e7da      	b.n	8019daa <_free_r+0x26>
 8019df4:	d902      	bls.n	8019dfc <_free_r+0x78>
 8019df6:	230c      	movs	r3, #12
 8019df8:	6003      	str	r3, [r0, #0]
 8019dfa:	e7d6      	b.n	8019daa <_free_r+0x26>
 8019dfc:	6825      	ldr	r5, [r4, #0]
 8019dfe:	1961      	adds	r1, r4, r5
 8019e00:	428b      	cmp	r3, r1
 8019e02:	bf04      	itt	eq
 8019e04:	6819      	ldreq	r1, [r3, #0]
 8019e06:	685b      	ldreq	r3, [r3, #4]
 8019e08:	6063      	str	r3, [r4, #4]
 8019e0a:	bf04      	itt	eq
 8019e0c:	1949      	addeq	r1, r1, r5
 8019e0e:	6021      	streq	r1, [r4, #0]
 8019e10:	6054      	str	r4, [r2, #4]
 8019e12:	e7ca      	b.n	8019daa <_free_r+0x26>
 8019e14:	b003      	add	sp, #12
 8019e16:	bd30      	pop	{r4, r5, pc}
 8019e18:	20008340 	.word	0x20008340

08019e1c <_Balloc>:
 8019e1c:	b570      	push	{r4, r5, r6, lr}
 8019e1e:	69c6      	ldr	r6, [r0, #28]
 8019e20:	4604      	mov	r4, r0
 8019e22:	460d      	mov	r5, r1
 8019e24:	b976      	cbnz	r6, 8019e44 <_Balloc+0x28>
 8019e26:	2010      	movs	r0, #16
 8019e28:	f7fd feb4 	bl	8017b94 <malloc>
 8019e2c:	4602      	mov	r2, r0
 8019e2e:	61e0      	str	r0, [r4, #28]
 8019e30:	b920      	cbnz	r0, 8019e3c <_Balloc+0x20>
 8019e32:	4b18      	ldr	r3, [pc, #96]	; (8019e94 <_Balloc+0x78>)
 8019e34:	4818      	ldr	r0, [pc, #96]	; (8019e98 <_Balloc+0x7c>)
 8019e36:	216b      	movs	r1, #107	; 0x6b
 8019e38:	f002 faca 	bl	801c3d0 <__assert_func>
 8019e3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019e40:	6006      	str	r6, [r0, #0]
 8019e42:	60c6      	str	r6, [r0, #12]
 8019e44:	69e6      	ldr	r6, [r4, #28]
 8019e46:	68f3      	ldr	r3, [r6, #12]
 8019e48:	b183      	cbz	r3, 8019e6c <_Balloc+0x50>
 8019e4a:	69e3      	ldr	r3, [r4, #28]
 8019e4c:	68db      	ldr	r3, [r3, #12]
 8019e4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8019e52:	b9b8      	cbnz	r0, 8019e84 <_Balloc+0x68>
 8019e54:	2101      	movs	r1, #1
 8019e56:	fa01 f605 	lsl.w	r6, r1, r5
 8019e5a:	1d72      	adds	r2, r6, #5
 8019e5c:	0092      	lsls	r2, r2, #2
 8019e5e:	4620      	mov	r0, r4
 8019e60:	f7fd fe82 	bl	8017b68 <_calloc_r>
 8019e64:	b160      	cbz	r0, 8019e80 <_Balloc+0x64>
 8019e66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8019e6a:	e00e      	b.n	8019e8a <_Balloc+0x6e>
 8019e6c:	2221      	movs	r2, #33	; 0x21
 8019e6e:	2104      	movs	r1, #4
 8019e70:	4620      	mov	r0, r4
 8019e72:	f7fd fe79 	bl	8017b68 <_calloc_r>
 8019e76:	69e3      	ldr	r3, [r4, #28]
 8019e78:	60f0      	str	r0, [r6, #12]
 8019e7a:	68db      	ldr	r3, [r3, #12]
 8019e7c:	2b00      	cmp	r3, #0
 8019e7e:	d1e4      	bne.n	8019e4a <_Balloc+0x2e>
 8019e80:	2000      	movs	r0, #0
 8019e82:	bd70      	pop	{r4, r5, r6, pc}
 8019e84:	6802      	ldr	r2, [r0, #0]
 8019e86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8019e8a:	2300      	movs	r3, #0
 8019e8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8019e90:	e7f7      	b.n	8019e82 <_Balloc+0x66>
 8019e92:	bf00      	nop
 8019e94:	0801db9c 	.word	0x0801db9c
 8019e98:	0801dc1c 	.word	0x0801dc1c

08019e9c <_Bfree>:
 8019e9c:	b570      	push	{r4, r5, r6, lr}
 8019e9e:	69c6      	ldr	r6, [r0, #28]
 8019ea0:	4605      	mov	r5, r0
 8019ea2:	460c      	mov	r4, r1
 8019ea4:	b976      	cbnz	r6, 8019ec4 <_Bfree+0x28>
 8019ea6:	2010      	movs	r0, #16
 8019ea8:	f7fd fe74 	bl	8017b94 <malloc>
 8019eac:	4602      	mov	r2, r0
 8019eae:	61e8      	str	r0, [r5, #28]
 8019eb0:	b920      	cbnz	r0, 8019ebc <_Bfree+0x20>
 8019eb2:	4b09      	ldr	r3, [pc, #36]	; (8019ed8 <_Bfree+0x3c>)
 8019eb4:	4809      	ldr	r0, [pc, #36]	; (8019edc <_Bfree+0x40>)
 8019eb6:	218f      	movs	r1, #143	; 0x8f
 8019eb8:	f002 fa8a 	bl	801c3d0 <__assert_func>
 8019ebc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019ec0:	6006      	str	r6, [r0, #0]
 8019ec2:	60c6      	str	r6, [r0, #12]
 8019ec4:	b13c      	cbz	r4, 8019ed6 <_Bfree+0x3a>
 8019ec6:	69eb      	ldr	r3, [r5, #28]
 8019ec8:	6862      	ldr	r2, [r4, #4]
 8019eca:	68db      	ldr	r3, [r3, #12]
 8019ecc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8019ed0:	6021      	str	r1, [r4, #0]
 8019ed2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8019ed6:	bd70      	pop	{r4, r5, r6, pc}
 8019ed8:	0801db9c 	.word	0x0801db9c
 8019edc:	0801dc1c 	.word	0x0801dc1c

08019ee0 <__multadd>:
 8019ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019ee4:	690d      	ldr	r5, [r1, #16]
 8019ee6:	4607      	mov	r7, r0
 8019ee8:	460c      	mov	r4, r1
 8019eea:	461e      	mov	r6, r3
 8019eec:	f101 0c14 	add.w	ip, r1, #20
 8019ef0:	2000      	movs	r0, #0
 8019ef2:	f8dc 3000 	ldr.w	r3, [ip]
 8019ef6:	b299      	uxth	r1, r3
 8019ef8:	fb02 6101 	mla	r1, r2, r1, r6
 8019efc:	0c1e      	lsrs	r6, r3, #16
 8019efe:	0c0b      	lsrs	r3, r1, #16
 8019f00:	fb02 3306 	mla	r3, r2, r6, r3
 8019f04:	b289      	uxth	r1, r1
 8019f06:	3001      	adds	r0, #1
 8019f08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8019f0c:	4285      	cmp	r5, r0
 8019f0e:	f84c 1b04 	str.w	r1, [ip], #4
 8019f12:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8019f16:	dcec      	bgt.n	8019ef2 <__multadd+0x12>
 8019f18:	b30e      	cbz	r6, 8019f5e <__multadd+0x7e>
 8019f1a:	68a3      	ldr	r3, [r4, #8]
 8019f1c:	42ab      	cmp	r3, r5
 8019f1e:	dc19      	bgt.n	8019f54 <__multadd+0x74>
 8019f20:	6861      	ldr	r1, [r4, #4]
 8019f22:	4638      	mov	r0, r7
 8019f24:	3101      	adds	r1, #1
 8019f26:	f7ff ff79 	bl	8019e1c <_Balloc>
 8019f2a:	4680      	mov	r8, r0
 8019f2c:	b928      	cbnz	r0, 8019f3a <__multadd+0x5a>
 8019f2e:	4602      	mov	r2, r0
 8019f30:	4b0c      	ldr	r3, [pc, #48]	; (8019f64 <__multadd+0x84>)
 8019f32:	480d      	ldr	r0, [pc, #52]	; (8019f68 <__multadd+0x88>)
 8019f34:	21ba      	movs	r1, #186	; 0xba
 8019f36:	f002 fa4b 	bl	801c3d0 <__assert_func>
 8019f3a:	6922      	ldr	r2, [r4, #16]
 8019f3c:	3202      	adds	r2, #2
 8019f3e:	f104 010c 	add.w	r1, r4, #12
 8019f42:	0092      	lsls	r2, r2, #2
 8019f44:	300c      	adds	r0, #12
 8019f46:	f7ff f88f 	bl	8019068 <memcpy>
 8019f4a:	4621      	mov	r1, r4
 8019f4c:	4638      	mov	r0, r7
 8019f4e:	f7ff ffa5 	bl	8019e9c <_Bfree>
 8019f52:	4644      	mov	r4, r8
 8019f54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8019f58:	3501      	adds	r5, #1
 8019f5a:	615e      	str	r6, [r3, #20]
 8019f5c:	6125      	str	r5, [r4, #16]
 8019f5e:	4620      	mov	r0, r4
 8019f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019f64:	0801dc0b 	.word	0x0801dc0b
 8019f68:	0801dc1c 	.word	0x0801dc1c

08019f6c <__s2b>:
 8019f6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019f70:	460c      	mov	r4, r1
 8019f72:	4615      	mov	r5, r2
 8019f74:	461f      	mov	r7, r3
 8019f76:	2209      	movs	r2, #9
 8019f78:	3308      	adds	r3, #8
 8019f7a:	4606      	mov	r6, r0
 8019f7c:	fb93 f3f2 	sdiv	r3, r3, r2
 8019f80:	2100      	movs	r1, #0
 8019f82:	2201      	movs	r2, #1
 8019f84:	429a      	cmp	r2, r3
 8019f86:	db09      	blt.n	8019f9c <__s2b+0x30>
 8019f88:	4630      	mov	r0, r6
 8019f8a:	f7ff ff47 	bl	8019e1c <_Balloc>
 8019f8e:	b940      	cbnz	r0, 8019fa2 <__s2b+0x36>
 8019f90:	4602      	mov	r2, r0
 8019f92:	4b19      	ldr	r3, [pc, #100]	; (8019ff8 <__s2b+0x8c>)
 8019f94:	4819      	ldr	r0, [pc, #100]	; (8019ffc <__s2b+0x90>)
 8019f96:	21d3      	movs	r1, #211	; 0xd3
 8019f98:	f002 fa1a 	bl	801c3d0 <__assert_func>
 8019f9c:	0052      	lsls	r2, r2, #1
 8019f9e:	3101      	adds	r1, #1
 8019fa0:	e7f0      	b.n	8019f84 <__s2b+0x18>
 8019fa2:	9b08      	ldr	r3, [sp, #32]
 8019fa4:	6143      	str	r3, [r0, #20]
 8019fa6:	2d09      	cmp	r5, #9
 8019fa8:	f04f 0301 	mov.w	r3, #1
 8019fac:	6103      	str	r3, [r0, #16]
 8019fae:	dd16      	ble.n	8019fde <__s2b+0x72>
 8019fb0:	f104 0909 	add.w	r9, r4, #9
 8019fb4:	46c8      	mov	r8, r9
 8019fb6:	442c      	add	r4, r5
 8019fb8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8019fbc:	4601      	mov	r1, r0
 8019fbe:	3b30      	subs	r3, #48	; 0x30
 8019fc0:	220a      	movs	r2, #10
 8019fc2:	4630      	mov	r0, r6
 8019fc4:	f7ff ff8c 	bl	8019ee0 <__multadd>
 8019fc8:	45a0      	cmp	r8, r4
 8019fca:	d1f5      	bne.n	8019fb8 <__s2b+0x4c>
 8019fcc:	f1a5 0408 	sub.w	r4, r5, #8
 8019fd0:	444c      	add	r4, r9
 8019fd2:	1b2d      	subs	r5, r5, r4
 8019fd4:	1963      	adds	r3, r4, r5
 8019fd6:	42bb      	cmp	r3, r7
 8019fd8:	db04      	blt.n	8019fe4 <__s2b+0x78>
 8019fda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019fde:	340a      	adds	r4, #10
 8019fe0:	2509      	movs	r5, #9
 8019fe2:	e7f6      	b.n	8019fd2 <__s2b+0x66>
 8019fe4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8019fe8:	4601      	mov	r1, r0
 8019fea:	3b30      	subs	r3, #48	; 0x30
 8019fec:	220a      	movs	r2, #10
 8019fee:	4630      	mov	r0, r6
 8019ff0:	f7ff ff76 	bl	8019ee0 <__multadd>
 8019ff4:	e7ee      	b.n	8019fd4 <__s2b+0x68>
 8019ff6:	bf00      	nop
 8019ff8:	0801dc0b 	.word	0x0801dc0b
 8019ffc:	0801dc1c 	.word	0x0801dc1c

0801a000 <__hi0bits>:
 801a000:	0c03      	lsrs	r3, r0, #16
 801a002:	041b      	lsls	r3, r3, #16
 801a004:	b9d3      	cbnz	r3, 801a03c <__hi0bits+0x3c>
 801a006:	0400      	lsls	r0, r0, #16
 801a008:	2310      	movs	r3, #16
 801a00a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801a00e:	bf04      	itt	eq
 801a010:	0200      	lsleq	r0, r0, #8
 801a012:	3308      	addeq	r3, #8
 801a014:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801a018:	bf04      	itt	eq
 801a01a:	0100      	lsleq	r0, r0, #4
 801a01c:	3304      	addeq	r3, #4
 801a01e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801a022:	bf04      	itt	eq
 801a024:	0080      	lsleq	r0, r0, #2
 801a026:	3302      	addeq	r3, #2
 801a028:	2800      	cmp	r0, #0
 801a02a:	db05      	blt.n	801a038 <__hi0bits+0x38>
 801a02c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801a030:	f103 0301 	add.w	r3, r3, #1
 801a034:	bf08      	it	eq
 801a036:	2320      	moveq	r3, #32
 801a038:	4618      	mov	r0, r3
 801a03a:	4770      	bx	lr
 801a03c:	2300      	movs	r3, #0
 801a03e:	e7e4      	b.n	801a00a <__hi0bits+0xa>

0801a040 <__lo0bits>:
 801a040:	6803      	ldr	r3, [r0, #0]
 801a042:	f013 0207 	ands.w	r2, r3, #7
 801a046:	d00c      	beq.n	801a062 <__lo0bits+0x22>
 801a048:	07d9      	lsls	r1, r3, #31
 801a04a:	d422      	bmi.n	801a092 <__lo0bits+0x52>
 801a04c:	079a      	lsls	r2, r3, #30
 801a04e:	bf49      	itett	mi
 801a050:	085b      	lsrmi	r3, r3, #1
 801a052:	089b      	lsrpl	r3, r3, #2
 801a054:	6003      	strmi	r3, [r0, #0]
 801a056:	2201      	movmi	r2, #1
 801a058:	bf5c      	itt	pl
 801a05a:	6003      	strpl	r3, [r0, #0]
 801a05c:	2202      	movpl	r2, #2
 801a05e:	4610      	mov	r0, r2
 801a060:	4770      	bx	lr
 801a062:	b299      	uxth	r1, r3
 801a064:	b909      	cbnz	r1, 801a06a <__lo0bits+0x2a>
 801a066:	0c1b      	lsrs	r3, r3, #16
 801a068:	2210      	movs	r2, #16
 801a06a:	b2d9      	uxtb	r1, r3
 801a06c:	b909      	cbnz	r1, 801a072 <__lo0bits+0x32>
 801a06e:	3208      	adds	r2, #8
 801a070:	0a1b      	lsrs	r3, r3, #8
 801a072:	0719      	lsls	r1, r3, #28
 801a074:	bf04      	itt	eq
 801a076:	091b      	lsreq	r3, r3, #4
 801a078:	3204      	addeq	r2, #4
 801a07a:	0799      	lsls	r1, r3, #30
 801a07c:	bf04      	itt	eq
 801a07e:	089b      	lsreq	r3, r3, #2
 801a080:	3202      	addeq	r2, #2
 801a082:	07d9      	lsls	r1, r3, #31
 801a084:	d403      	bmi.n	801a08e <__lo0bits+0x4e>
 801a086:	085b      	lsrs	r3, r3, #1
 801a088:	f102 0201 	add.w	r2, r2, #1
 801a08c:	d003      	beq.n	801a096 <__lo0bits+0x56>
 801a08e:	6003      	str	r3, [r0, #0]
 801a090:	e7e5      	b.n	801a05e <__lo0bits+0x1e>
 801a092:	2200      	movs	r2, #0
 801a094:	e7e3      	b.n	801a05e <__lo0bits+0x1e>
 801a096:	2220      	movs	r2, #32
 801a098:	e7e1      	b.n	801a05e <__lo0bits+0x1e>
	...

0801a09c <__i2b>:
 801a09c:	b510      	push	{r4, lr}
 801a09e:	460c      	mov	r4, r1
 801a0a0:	2101      	movs	r1, #1
 801a0a2:	f7ff febb 	bl	8019e1c <_Balloc>
 801a0a6:	4602      	mov	r2, r0
 801a0a8:	b928      	cbnz	r0, 801a0b6 <__i2b+0x1a>
 801a0aa:	4b05      	ldr	r3, [pc, #20]	; (801a0c0 <__i2b+0x24>)
 801a0ac:	4805      	ldr	r0, [pc, #20]	; (801a0c4 <__i2b+0x28>)
 801a0ae:	f240 1145 	movw	r1, #325	; 0x145
 801a0b2:	f002 f98d 	bl	801c3d0 <__assert_func>
 801a0b6:	2301      	movs	r3, #1
 801a0b8:	6144      	str	r4, [r0, #20]
 801a0ba:	6103      	str	r3, [r0, #16]
 801a0bc:	bd10      	pop	{r4, pc}
 801a0be:	bf00      	nop
 801a0c0:	0801dc0b 	.word	0x0801dc0b
 801a0c4:	0801dc1c 	.word	0x0801dc1c

0801a0c8 <__multiply>:
 801a0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a0cc:	4691      	mov	r9, r2
 801a0ce:	690a      	ldr	r2, [r1, #16]
 801a0d0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801a0d4:	429a      	cmp	r2, r3
 801a0d6:	bfb8      	it	lt
 801a0d8:	460b      	movlt	r3, r1
 801a0da:	460c      	mov	r4, r1
 801a0dc:	bfbc      	itt	lt
 801a0de:	464c      	movlt	r4, r9
 801a0e0:	4699      	movlt	r9, r3
 801a0e2:	6927      	ldr	r7, [r4, #16]
 801a0e4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801a0e8:	68a3      	ldr	r3, [r4, #8]
 801a0ea:	6861      	ldr	r1, [r4, #4]
 801a0ec:	eb07 060a 	add.w	r6, r7, sl
 801a0f0:	42b3      	cmp	r3, r6
 801a0f2:	b085      	sub	sp, #20
 801a0f4:	bfb8      	it	lt
 801a0f6:	3101      	addlt	r1, #1
 801a0f8:	f7ff fe90 	bl	8019e1c <_Balloc>
 801a0fc:	b930      	cbnz	r0, 801a10c <__multiply+0x44>
 801a0fe:	4602      	mov	r2, r0
 801a100:	4b44      	ldr	r3, [pc, #272]	; (801a214 <__multiply+0x14c>)
 801a102:	4845      	ldr	r0, [pc, #276]	; (801a218 <__multiply+0x150>)
 801a104:	f44f 71b1 	mov.w	r1, #354	; 0x162
 801a108:	f002 f962 	bl	801c3d0 <__assert_func>
 801a10c:	f100 0514 	add.w	r5, r0, #20
 801a110:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801a114:	462b      	mov	r3, r5
 801a116:	2200      	movs	r2, #0
 801a118:	4543      	cmp	r3, r8
 801a11a:	d321      	bcc.n	801a160 <__multiply+0x98>
 801a11c:	f104 0314 	add.w	r3, r4, #20
 801a120:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801a124:	f109 0314 	add.w	r3, r9, #20
 801a128:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801a12c:	9202      	str	r2, [sp, #8]
 801a12e:	1b3a      	subs	r2, r7, r4
 801a130:	3a15      	subs	r2, #21
 801a132:	f022 0203 	bic.w	r2, r2, #3
 801a136:	3204      	adds	r2, #4
 801a138:	f104 0115 	add.w	r1, r4, #21
 801a13c:	428f      	cmp	r7, r1
 801a13e:	bf38      	it	cc
 801a140:	2204      	movcc	r2, #4
 801a142:	9201      	str	r2, [sp, #4]
 801a144:	9a02      	ldr	r2, [sp, #8]
 801a146:	9303      	str	r3, [sp, #12]
 801a148:	429a      	cmp	r2, r3
 801a14a:	d80c      	bhi.n	801a166 <__multiply+0x9e>
 801a14c:	2e00      	cmp	r6, #0
 801a14e:	dd03      	ble.n	801a158 <__multiply+0x90>
 801a150:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801a154:	2b00      	cmp	r3, #0
 801a156:	d05b      	beq.n	801a210 <__multiply+0x148>
 801a158:	6106      	str	r6, [r0, #16]
 801a15a:	b005      	add	sp, #20
 801a15c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a160:	f843 2b04 	str.w	r2, [r3], #4
 801a164:	e7d8      	b.n	801a118 <__multiply+0x50>
 801a166:	f8b3 a000 	ldrh.w	sl, [r3]
 801a16a:	f1ba 0f00 	cmp.w	sl, #0
 801a16e:	d024      	beq.n	801a1ba <__multiply+0xf2>
 801a170:	f104 0e14 	add.w	lr, r4, #20
 801a174:	46a9      	mov	r9, r5
 801a176:	f04f 0c00 	mov.w	ip, #0
 801a17a:	f85e 2b04 	ldr.w	r2, [lr], #4
 801a17e:	f8d9 1000 	ldr.w	r1, [r9]
 801a182:	fa1f fb82 	uxth.w	fp, r2
 801a186:	b289      	uxth	r1, r1
 801a188:	fb0a 110b 	mla	r1, sl, fp, r1
 801a18c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801a190:	f8d9 2000 	ldr.w	r2, [r9]
 801a194:	4461      	add	r1, ip
 801a196:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801a19a:	fb0a c20b 	mla	r2, sl, fp, ip
 801a19e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801a1a2:	b289      	uxth	r1, r1
 801a1a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801a1a8:	4577      	cmp	r7, lr
 801a1aa:	f849 1b04 	str.w	r1, [r9], #4
 801a1ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801a1b2:	d8e2      	bhi.n	801a17a <__multiply+0xb2>
 801a1b4:	9a01      	ldr	r2, [sp, #4]
 801a1b6:	f845 c002 	str.w	ip, [r5, r2]
 801a1ba:	9a03      	ldr	r2, [sp, #12]
 801a1bc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801a1c0:	3304      	adds	r3, #4
 801a1c2:	f1b9 0f00 	cmp.w	r9, #0
 801a1c6:	d021      	beq.n	801a20c <__multiply+0x144>
 801a1c8:	6829      	ldr	r1, [r5, #0]
 801a1ca:	f104 0c14 	add.w	ip, r4, #20
 801a1ce:	46ae      	mov	lr, r5
 801a1d0:	f04f 0a00 	mov.w	sl, #0
 801a1d4:	f8bc b000 	ldrh.w	fp, [ip]
 801a1d8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801a1dc:	fb09 220b 	mla	r2, r9, fp, r2
 801a1e0:	4452      	add	r2, sl
 801a1e2:	b289      	uxth	r1, r1
 801a1e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801a1e8:	f84e 1b04 	str.w	r1, [lr], #4
 801a1ec:	f85c 1b04 	ldr.w	r1, [ip], #4
 801a1f0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801a1f4:	f8be 1000 	ldrh.w	r1, [lr]
 801a1f8:	fb09 110a 	mla	r1, r9, sl, r1
 801a1fc:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801a200:	4567      	cmp	r7, ip
 801a202:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801a206:	d8e5      	bhi.n	801a1d4 <__multiply+0x10c>
 801a208:	9a01      	ldr	r2, [sp, #4]
 801a20a:	50a9      	str	r1, [r5, r2]
 801a20c:	3504      	adds	r5, #4
 801a20e:	e799      	b.n	801a144 <__multiply+0x7c>
 801a210:	3e01      	subs	r6, #1
 801a212:	e79b      	b.n	801a14c <__multiply+0x84>
 801a214:	0801dc0b 	.word	0x0801dc0b
 801a218:	0801dc1c 	.word	0x0801dc1c

0801a21c <__pow5mult>:
 801a21c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a220:	4615      	mov	r5, r2
 801a222:	f012 0203 	ands.w	r2, r2, #3
 801a226:	4606      	mov	r6, r0
 801a228:	460f      	mov	r7, r1
 801a22a:	d007      	beq.n	801a23c <__pow5mult+0x20>
 801a22c:	4c25      	ldr	r4, [pc, #148]	; (801a2c4 <__pow5mult+0xa8>)
 801a22e:	3a01      	subs	r2, #1
 801a230:	2300      	movs	r3, #0
 801a232:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801a236:	f7ff fe53 	bl	8019ee0 <__multadd>
 801a23a:	4607      	mov	r7, r0
 801a23c:	10ad      	asrs	r5, r5, #2
 801a23e:	d03d      	beq.n	801a2bc <__pow5mult+0xa0>
 801a240:	69f4      	ldr	r4, [r6, #28]
 801a242:	b97c      	cbnz	r4, 801a264 <__pow5mult+0x48>
 801a244:	2010      	movs	r0, #16
 801a246:	f7fd fca5 	bl	8017b94 <malloc>
 801a24a:	4602      	mov	r2, r0
 801a24c:	61f0      	str	r0, [r6, #28]
 801a24e:	b928      	cbnz	r0, 801a25c <__pow5mult+0x40>
 801a250:	4b1d      	ldr	r3, [pc, #116]	; (801a2c8 <__pow5mult+0xac>)
 801a252:	481e      	ldr	r0, [pc, #120]	; (801a2cc <__pow5mult+0xb0>)
 801a254:	f240 11b3 	movw	r1, #435	; 0x1b3
 801a258:	f002 f8ba 	bl	801c3d0 <__assert_func>
 801a25c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801a260:	6004      	str	r4, [r0, #0]
 801a262:	60c4      	str	r4, [r0, #12]
 801a264:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801a268:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801a26c:	b94c      	cbnz	r4, 801a282 <__pow5mult+0x66>
 801a26e:	f240 2171 	movw	r1, #625	; 0x271
 801a272:	4630      	mov	r0, r6
 801a274:	f7ff ff12 	bl	801a09c <__i2b>
 801a278:	2300      	movs	r3, #0
 801a27a:	f8c8 0008 	str.w	r0, [r8, #8]
 801a27e:	4604      	mov	r4, r0
 801a280:	6003      	str	r3, [r0, #0]
 801a282:	f04f 0900 	mov.w	r9, #0
 801a286:	07eb      	lsls	r3, r5, #31
 801a288:	d50a      	bpl.n	801a2a0 <__pow5mult+0x84>
 801a28a:	4639      	mov	r1, r7
 801a28c:	4622      	mov	r2, r4
 801a28e:	4630      	mov	r0, r6
 801a290:	f7ff ff1a 	bl	801a0c8 <__multiply>
 801a294:	4639      	mov	r1, r7
 801a296:	4680      	mov	r8, r0
 801a298:	4630      	mov	r0, r6
 801a29a:	f7ff fdff 	bl	8019e9c <_Bfree>
 801a29e:	4647      	mov	r7, r8
 801a2a0:	106d      	asrs	r5, r5, #1
 801a2a2:	d00b      	beq.n	801a2bc <__pow5mult+0xa0>
 801a2a4:	6820      	ldr	r0, [r4, #0]
 801a2a6:	b938      	cbnz	r0, 801a2b8 <__pow5mult+0x9c>
 801a2a8:	4622      	mov	r2, r4
 801a2aa:	4621      	mov	r1, r4
 801a2ac:	4630      	mov	r0, r6
 801a2ae:	f7ff ff0b 	bl	801a0c8 <__multiply>
 801a2b2:	6020      	str	r0, [r4, #0]
 801a2b4:	f8c0 9000 	str.w	r9, [r0]
 801a2b8:	4604      	mov	r4, r0
 801a2ba:	e7e4      	b.n	801a286 <__pow5mult+0x6a>
 801a2bc:	4638      	mov	r0, r7
 801a2be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a2c2:	bf00      	nop
 801a2c4:	0801dd68 	.word	0x0801dd68
 801a2c8:	0801db9c 	.word	0x0801db9c
 801a2cc:	0801dc1c 	.word	0x0801dc1c

0801a2d0 <__lshift>:
 801a2d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a2d4:	460c      	mov	r4, r1
 801a2d6:	6849      	ldr	r1, [r1, #4]
 801a2d8:	6923      	ldr	r3, [r4, #16]
 801a2da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801a2de:	68a3      	ldr	r3, [r4, #8]
 801a2e0:	4607      	mov	r7, r0
 801a2e2:	4691      	mov	r9, r2
 801a2e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801a2e8:	f108 0601 	add.w	r6, r8, #1
 801a2ec:	42b3      	cmp	r3, r6
 801a2ee:	db0b      	blt.n	801a308 <__lshift+0x38>
 801a2f0:	4638      	mov	r0, r7
 801a2f2:	f7ff fd93 	bl	8019e1c <_Balloc>
 801a2f6:	4605      	mov	r5, r0
 801a2f8:	b948      	cbnz	r0, 801a30e <__lshift+0x3e>
 801a2fa:	4602      	mov	r2, r0
 801a2fc:	4b28      	ldr	r3, [pc, #160]	; (801a3a0 <__lshift+0xd0>)
 801a2fe:	4829      	ldr	r0, [pc, #164]	; (801a3a4 <__lshift+0xd4>)
 801a300:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801a304:	f002 f864 	bl	801c3d0 <__assert_func>
 801a308:	3101      	adds	r1, #1
 801a30a:	005b      	lsls	r3, r3, #1
 801a30c:	e7ee      	b.n	801a2ec <__lshift+0x1c>
 801a30e:	2300      	movs	r3, #0
 801a310:	f100 0114 	add.w	r1, r0, #20
 801a314:	f100 0210 	add.w	r2, r0, #16
 801a318:	4618      	mov	r0, r3
 801a31a:	4553      	cmp	r3, sl
 801a31c:	db33      	blt.n	801a386 <__lshift+0xb6>
 801a31e:	6920      	ldr	r0, [r4, #16]
 801a320:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a324:	f104 0314 	add.w	r3, r4, #20
 801a328:	f019 091f 	ands.w	r9, r9, #31
 801a32c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801a330:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801a334:	d02b      	beq.n	801a38e <__lshift+0xbe>
 801a336:	f1c9 0e20 	rsb	lr, r9, #32
 801a33a:	468a      	mov	sl, r1
 801a33c:	2200      	movs	r2, #0
 801a33e:	6818      	ldr	r0, [r3, #0]
 801a340:	fa00 f009 	lsl.w	r0, r0, r9
 801a344:	4310      	orrs	r0, r2
 801a346:	f84a 0b04 	str.w	r0, [sl], #4
 801a34a:	f853 2b04 	ldr.w	r2, [r3], #4
 801a34e:	459c      	cmp	ip, r3
 801a350:	fa22 f20e 	lsr.w	r2, r2, lr
 801a354:	d8f3      	bhi.n	801a33e <__lshift+0x6e>
 801a356:	ebac 0304 	sub.w	r3, ip, r4
 801a35a:	3b15      	subs	r3, #21
 801a35c:	f023 0303 	bic.w	r3, r3, #3
 801a360:	3304      	adds	r3, #4
 801a362:	f104 0015 	add.w	r0, r4, #21
 801a366:	4584      	cmp	ip, r0
 801a368:	bf38      	it	cc
 801a36a:	2304      	movcc	r3, #4
 801a36c:	50ca      	str	r2, [r1, r3]
 801a36e:	b10a      	cbz	r2, 801a374 <__lshift+0xa4>
 801a370:	f108 0602 	add.w	r6, r8, #2
 801a374:	3e01      	subs	r6, #1
 801a376:	4638      	mov	r0, r7
 801a378:	612e      	str	r6, [r5, #16]
 801a37a:	4621      	mov	r1, r4
 801a37c:	f7ff fd8e 	bl	8019e9c <_Bfree>
 801a380:	4628      	mov	r0, r5
 801a382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a386:	f842 0f04 	str.w	r0, [r2, #4]!
 801a38a:	3301      	adds	r3, #1
 801a38c:	e7c5      	b.n	801a31a <__lshift+0x4a>
 801a38e:	3904      	subs	r1, #4
 801a390:	f853 2b04 	ldr.w	r2, [r3], #4
 801a394:	f841 2f04 	str.w	r2, [r1, #4]!
 801a398:	459c      	cmp	ip, r3
 801a39a:	d8f9      	bhi.n	801a390 <__lshift+0xc0>
 801a39c:	e7ea      	b.n	801a374 <__lshift+0xa4>
 801a39e:	bf00      	nop
 801a3a0:	0801dc0b 	.word	0x0801dc0b
 801a3a4:	0801dc1c 	.word	0x0801dc1c

0801a3a8 <__mcmp>:
 801a3a8:	b530      	push	{r4, r5, lr}
 801a3aa:	6902      	ldr	r2, [r0, #16]
 801a3ac:	690c      	ldr	r4, [r1, #16]
 801a3ae:	1b12      	subs	r2, r2, r4
 801a3b0:	d10e      	bne.n	801a3d0 <__mcmp+0x28>
 801a3b2:	f100 0314 	add.w	r3, r0, #20
 801a3b6:	3114      	adds	r1, #20
 801a3b8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801a3bc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801a3c0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801a3c4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801a3c8:	42a5      	cmp	r5, r4
 801a3ca:	d003      	beq.n	801a3d4 <__mcmp+0x2c>
 801a3cc:	d305      	bcc.n	801a3da <__mcmp+0x32>
 801a3ce:	2201      	movs	r2, #1
 801a3d0:	4610      	mov	r0, r2
 801a3d2:	bd30      	pop	{r4, r5, pc}
 801a3d4:	4283      	cmp	r3, r0
 801a3d6:	d3f3      	bcc.n	801a3c0 <__mcmp+0x18>
 801a3d8:	e7fa      	b.n	801a3d0 <__mcmp+0x28>
 801a3da:	f04f 32ff 	mov.w	r2, #4294967295
 801a3de:	e7f7      	b.n	801a3d0 <__mcmp+0x28>

0801a3e0 <__mdiff>:
 801a3e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a3e4:	460c      	mov	r4, r1
 801a3e6:	4606      	mov	r6, r0
 801a3e8:	4611      	mov	r1, r2
 801a3ea:	4620      	mov	r0, r4
 801a3ec:	4690      	mov	r8, r2
 801a3ee:	f7ff ffdb 	bl	801a3a8 <__mcmp>
 801a3f2:	1e05      	subs	r5, r0, #0
 801a3f4:	d110      	bne.n	801a418 <__mdiff+0x38>
 801a3f6:	4629      	mov	r1, r5
 801a3f8:	4630      	mov	r0, r6
 801a3fa:	f7ff fd0f 	bl	8019e1c <_Balloc>
 801a3fe:	b930      	cbnz	r0, 801a40e <__mdiff+0x2e>
 801a400:	4b3a      	ldr	r3, [pc, #232]	; (801a4ec <__mdiff+0x10c>)
 801a402:	4602      	mov	r2, r0
 801a404:	f240 2137 	movw	r1, #567	; 0x237
 801a408:	4839      	ldr	r0, [pc, #228]	; (801a4f0 <__mdiff+0x110>)
 801a40a:	f001 ffe1 	bl	801c3d0 <__assert_func>
 801a40e:	2301      	movs	r3, #1
 801a410:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801a414:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a418:	bfa4      	itt	ge
 801a41a:	4643      	movge	r3, r8
 801a41c:	46a0      	movge	r8, r4
 801a41e:	4630      	mov	r0, r6
 801a420:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801a424:	bfa6      	itte	ge
 801a426:	461c      	movge	r4, r3
 801a428:	2500      	movge	r5, #0
 801a42a:	2501      	movlt	r5, #1
 801a42c:	f7ff fcf6 	bl	8019e1c <_Balloc>
 801a430:	b920      	cbnz	r0, 801a43c <__mdiff+0x5c>
 801a432:	4b2e      	ldr	r3, [pc, #184]	; (801a4ec <__mdiff+0x10c>)
 801a434:	4602      	mov	r2, r0
 801a436:	f240 2145 	movw	r1, #581	; 0x245
 801a43a:	e7e5      	b.n	801a408 <__mdiff+0x28>
 801a43c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801a440:	6926      	ldr	r6, [r4, #16]
 801a442:	60c5      	str	r5, [r0, #12]
 801a444:	f104 0914 	add.w	r9, r4, #20
 801a448:	f108 0514 	add.w	r5, r8, #20
 801a44c:	f100 0e14 	add.w	lr, r0, #20
 801a450:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801a454:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801a458:	f108 0210 	add.w	r2, r8, #16
 801a45c:	46f2      	mov	sl, lr
 801a45e:	2100      	movs	r1, #0
 801a460:	f859 3b04 	ldr.w	r3, [r9], #4
 801a464:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801a468:	fa11 f88b 	uxtah	r8, r1, fp
 801a46c:	b299      	uxth	r1, r3
 801a46e:	0c1b      	lsrs	r3, r3, #16
 801a470:	eba8 0801 	sub.w	r8, r8, r1
 801a474:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801a478:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801a47c:	fa1f f888 	uxth.w	r8, r8
 801a480:	1419      	asrs	r1, r3, #16
 801a482:	454e      	cmp	r6, r9
 801a484:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801a488:	f84a 3b04 	str.w	r3, [sl], #4
 801a48c:	d8e8      	bhi.n	801a460 <__mdiff+0x80>
 801a48e:	1b33      	subs	r3, r6, r4
 801a490:	3b15      	subs	r3, #21
 801a492:	f023 0303 	bic.w	r3, r3, #3
 801a496:	3304      	adds	r3, #4
 801a498:	3415      	adds	r4, #21
 801a49a:	42a6      	cmp	r6, r4
 801a49c:	bf38      	it	cc
 801a49e:	2304      	movcc	r3, #4
 801a4a0:	441d      	add	r5, r3
 801a4a2:	4473      	add	r3, lr
 801a4a4:	469e      	mov	lr, r3
 801a4a6:	462e      	mov	r6, r5
 801a4a8:	4566      	cmp	r6, ip
 801a4aa:	d30e      	bcc.n	801a4ca <__mdiff+0xea>
 801a4ac:	f10c 0203 	add.w	r2, ip, #3
 801a4b0:	1b52      	subs	r2, r2, r5
 801a4b2:	f022 0203 	bic.w	r2, r2, #3
 801a4b6:	3d03      	subs	r5, #3
 801a4b8:	45ac      	cmp	ip, r5
 801a4ba:	bf38      	it	cc
 801a4bc:	2200      	movcc	r2, #0
 801a4be:	4413      	add	r3, r2
 801a4c0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801a4c4:	b17a      	cbz	r2, 801a4e6 <__mdiff+0x106>
 801a4c6:	6107      	str	r7, [r0, #16]
 801a4c8:	e7a4      	b.n	801a414 <__mdiff+0x34>
 801a4ca:	f856 8b04 	ldr.w	r8, [r6], #4
 801a4ce:	fa11 f288 	uxtah	r2, r1, r8
 801a4d2:	1414      	asrs	r4, r2, #16
 801a4d4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801a4d8:	b292      	uxth	r2, r2
 801a4da:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801a4de:	f84e 2b04 	str.w	r2, [lr], #4
 801a4e2:	1421      	asrs	r1, r4, #16
 801a4e4:	e7e0      	b.n	801a4a8 <__mdiff+0xc8>
 801a4e6:	3f01      	subs	r7, #1
 801a4e8:	e7ea      	b.n	801a4c0 <__mdiff+0xe0>
 801a4ea:	bf00      	nop
 801a4ec:	0801dc0b 	.word	0x0801dc0b
 801a4f0:	0801dc1c 	.word	0x0801dc1c

0801a4f4 <__ulp>:
 801a4f4:	b082      	sub	sp, #8
 801a4f6:	ed8d 0b00 	vstr	d0, [sp]
 801a4fa:	9a01      	ldr	r2, [sp, #4]
 801a4fc:	4b0f      	ldr	r3, [pc, #60]	; (801a53c <__ulp+0x48>)
 801a4fe:	4013      	ands	r3, r2
 801a500:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 801a504:	2b00      	cmp	r3, #0
 801a506:	dc08      	bgt.n	801a51a <__ulp+0x26>
 801a508:	425b      	negs	r3, r3
 801a50a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 801a50e:	ea4f 5223 	mov.w	r2, r3, asr #20
 801a512:	da04      	bge.n	801a51e <__ulp+0x2a>
 801a514:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801a518:	4113      	asrs	r3, r2
 801a51a:	2200      	movs	r2, #0
 801a51c:	e008      	b.n	801a530 <__ulp+0x3c>
 801a51e:	f1a2 0314 	sub.w	r3, r2, #20
 801a522:	2b1e      	cmp	r3, #30
 801a524:	bfda      	itte	le
 801a526:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 801a52a:	40da      	lsrle	r2, r3
 801a52c:	2201      	movgt	r2, #1
 801a52e:	2300      	movs	r3, #0
 801a530:	4619      	mov	r1, r3
 801a532:	4610      	mov	r0, r2
 801a534:	ec41 0b10 	vmov	d0, r0, r1
 801a538:	b002      	add	sp, #8
 801a53a:	4770      	bx	lr
 801a53c:	7ff00000 	.word	0x7ff00000

0801a540 <__b2d>:
 801a540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a544:	6906      	ldr	r6, [r0, #16]
 801a546:	f100 0814 	add.w	r8, r0, #20
 801a54a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801a54e:	1f37      	subs	r7, r6, #4
 801a550:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801a554:	4610      	mov	r0, r2
 801a556:	f7ff fd53 	bl	801a000 <__hi0bits>
 801a55a:	f1c0 0320 	rsb	r3, r0, #32
 801a55e:	280a      	cmp	r0, #10
 801a560:	600b      	str	r3, [r1, #0]
 801a562:	491b      	ldr	r1, [pc, #108]	; (801a5d0 <__b2d+0x90>)
 801a564:	dc15      	bgt.n	801a592 <__b2d+0x52>
 801a566:	f1c0 0c0b 	rsb	ip, r0, #11
 801a56a:	fa22 f30c 	lsr.w	r3, r2, ip
 801a56e:	45b8      	cmp	r8, r7
 801a570:	ea43 0501 	orr.w	r5, r3, r1
 801a574:	bf34      	ite	cc
 801a576:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801a57a:	2300      	movcs	r3, #0
 801a57c:	3015      	adds	r0, #21
 801a57e:	fa02 f000 	lsl.w	r0, r2, r0
 801a582:	fa23 f30c 	lsr.w	r3, r3, ip
 801a586:	4303      	orrs	r3, r0
 801a588:	461c      	mov	r4, r3
 801a58a:	ec45 4b10 	vmov	d0, r4, r5
 801a58e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a592:	45b8      	cmp	r8, r7
 801a594:	bf3a      	itte	cc
 801a596:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801a59a:	f1a6 0708 	subcc.w	r7, r6, #8
 801a59e:	2300      	movcs	r3, #0
 801a5a0:	380b      	subs	r0, #11
 801a5a2:	d012      	beq.n	801a5ca <__b2d+0x8a>
 801a5a4:	f1c0 0120 	rsb	r1, r0, #32
 801a5a8:	fa23 f401 	lsr.w	r4, r3, r1
 801a5ac:	4082      	lsls	r2, r0
 801a5ae:	4322      	orrs	r2, r4
 801a5b0:	4547      	cmp	r7, r8
 801a5b2:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 801a5b6:	bf8c      	ite	hi
 801a5b8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801a5bc:	2200      	movls	r2, #0
 801a5be:	4083      	lsls	r3, r0
 801a5c0:	40ca      	lsrs	r2, r1
 801a5c2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801a5c6:	4313      	orrs	r3, r2
 801a5c8:	e7de      	b.n	801a588 <__b2d+0x48>
 801a5ca:	ea42 0501 	orr.w	r5, r2, r1
 801a5ce:	e7db      	b.n	801a588 <__b2d+0x48>
 801a5d0:	3ff00000 	.word	0x3ff00000

0801a5d4 <__d2b>:
 801a5d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a5d8:	460f      	mov	r7, r1
 801a5da:	2101      	movs	r1, #1
 801a5dc:	ec59 8b10 	vmov	r8, r9, d0
 801a5e0:	4616      	mov	r6, r2
 801a5e2:	f7ff fc1b 	bl	8019e1c <_Balloc>
 801a5e6:	4604      	mov	r4, r0
 801a5e8:	b930      	cbnz	r0, 801a5f8 <__d2b+0x24>
 801a5ea:	4602      	mov	r2, r0
 801a5ec:	4b24      	ldr	r3, [pc, #144]	; (801a680 <__d2b+0xac>)
 801a5ee:	4825      	ldr	r0, [pc, #148]	; (801a684 <__d2b+0xb0>)
 801a5f0:	f240 310f 	movw	r1, #783	; 0x30f
 801a5f4:	f001 feec 	bl	801c3d0 <__assert_func>
 801a5f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801a5fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801a600:	bb2d      	cbnz	r5, 801a64e <__d2b+0x7a>
 801a602:	9301      	str	r3, [sp, #4]
 801a604:	f1b8 0300 	subs.w	r3, r8, #0
 801a608:	d026      	beq.n	801a658 <__d2b+0x84>
 801a60a:	4668      	mov	r0, sp
 801a60c:	9300      	str	r3, [sp, #0]
 801a60e:	f7ff fd17 	bl	801a040 <__lo0bits>
 801a612:	e9dd 1200 	ldrd	r1, r2, [sp]
 801a616:	b1e8      	cbz	r0, 801a654 <__d2b+0x80>
 801a618:	f1c0 0320 	rsb	r3, r0, #32
 801a61c:	fa02 f303 	lsl.w	r3, r2, r3
 801a620:	430b      	orrs	r3, r1
 801a622:	40c2      	lsrs	r2, r0
 801a624:	6163      	str	r3, [r4, #20]
 801a626:	9201      	str	r2, [sp, #4]
 801a628:	9b01      	ldr	r3, [sp, #4]
 801a62a:	61a3      	str	r3, [r4, #24]
 801a62c:	2b00      	cmp	r3, #0
 801a62e:	bf14      	ite	ne
 801a630:	2202      	movne	r2, #2
 801a632:	2201      	moveq	r2, #1
 801a634:	6122      	str	r2, [r4, #16]
 801a636:	b1bd      	cbz	r5, 801a668 <__d2b+0x94>
 801a638:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801a63c:	4405      	add	r5, r0
 801a63e:	603d      	str	r5, [r7, #0]
 801a640:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801a644:	6030      	str	r0, [r6, #0]
 801a646:	4620      	mov	r0, r4
 801a648:	b003      	add	sp, #12
 801a64a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a64e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801a652:	e7d6      	b.n	801a602 <__d2b+0x2e>
 801a654:	6161      	str	r1, [r4, #20]
 801a656:	e7e7      	b.n	801a628 <__d2b+0x54>
 801a658:	a801      	add	r0, sp, #4
 801a65a:	f7ff fcf1 	bl	801a040 <__lo0bits>
 801a65e:	9b01      	ldr	r3, [sp, #4]
 801a660:	6163      	str	r3, [r4, #20]
 801a662:	3020      	adds	r0, #32
 801a664:	2201      	movs	r2, #1
 801a666:	e7e5      	b.n	801a634 <__d2b+0x60>
 801a668:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801a66c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801a670:	6038      	str	r0, [r7, #0]
 801a672:	6918      	ldr	r0, [r3, #16]
 801a674:	f7ff fcc4 	bl	801a000 <__hi0bits>
 801a678:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801a67c:	e7e2      	b.n	801a644 <__d2b+0x70>
 801a67e:	bf00      	nop
 801a680:	0801dc0b 	.word	0x0801dc0b
 801a684:	0801dc1c 	.word	0x0801dc1c

0801a688 <__ratio>:
 801a688:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a68c:	4688      	mov	r8, r1
 801a68e:	4669      	mov	r1, sp
 801a690:	4681      	mov	r9, r0
 801a692:	f7ff ff55 	bl	801a540 <__b2d>
 801a696:	a901      	add	r1, sp, #4
 801a698:	4640      	mov	r0, r8
 801a69a:	ec55 4b10 	vmov	r4, r5, d0
 801a69e:	f7ff ff4f 	bl	801a540 <__b2d>
 801a6a2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801a6a6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801a6aa:	eba3 0c02 	sub.w	ip, r3, r2
 801a6ae:	e9dd 3200 	ldrd	r3, r2, [sp]
 801a6b2:	1a9b      	subs	r3, r3, r2
 801a6b4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801a6b8:	ec51 0b10 	vmov	r0, r1, d0
 801a6bc:	2b00      	cmp	r3, #0
 801a6be:	bfd6      	itet	le
 801a6c0:	460a      	movle	r2, r1
 801a6c2:	462a      	movgt	r2, r5
 801a6c4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801a6c8:	468b      	mov	fp, r1
 801a6ca:	462f      	mov	r7, r5
 801a6cc:	bfd4      	ite	le
 801a6ce:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801a6d2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801a6d6:	4620      	mov	r0, r4
 801a6d8:	ee10 2a10 	vmov	r2, s0
 801a6dc:	465b      	mov	r3, fp
 801a6de:	4639      	mov	r1, r7
 801a6e0:	f7e6 f8e4 	bl	80008ac <__aeabi_ddiv>
 801a6e4:	ec41 0b10 	vmov	d0, r0, r1
 801a6e8:	b003      	add	sp, #12
 801a6ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801a6ee <__copybits>:
 801a6ee:	3901      	subs	r1, #1
 801a6f0:	b570      	push	{r4, r5, r6, lr}
 801a6f2:	1149      	asrs	r1, r1, #5
 801a6f4:	6914      	ldr	r4, [r2, #16]
 801a6f6:	3101      	adds	r1, #1
 801a6f8:	f102 0314 	add.w	r3, r2, #20
 801a6fc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801a700:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801a704:	1f05      	subs	r5, r0, #4
 801a706:	42a3      	cmp	r3, r4
 801a708:	d30c      	bcc.n	801a724 <__copybits+0x36>
 801a70a:	1aa3      	subs	r3, r4, r2
 801a70c:	3b11      	subs	r3, #17
 801a70e:	f023 0303 	bic.w	r3, r3, #3
 801a712:	3211      	adds	r2, #17
 801a714:	42a2      	cmp	r2, r4
 801a716:	bf88      	it	hi
 801a718:	2300      	movhi	r3, #0
 801a71a:	4418      	add	r0, r3
 801a71c:	2300      	movs	r3, #0
 801a71e:	4288      	cmp	r0, r1
 801a720:	d305      	bcc.n	801a72e <__copybits+0x40>
 801a722:	bd70      	pop	{r4, r5, r6, pc}
 801a724:	f853 6b04 	ldr.w	r6, [r3], #4
 801a728:	f845 6f04 	str.w	r6, [r5, #4]!
 801a72c:	e7eb      	b.n	801a706 <__copybits+0x18>
 801a72e:	f840 3b04 	str.w	r3, [r0], #4
 801a732:	e7f4      	b.n	801a71e <__copybits+0x30>

0801a734 <__any_on>:
 801a734:	f100 0214 	add.w	r2, r0, #20
 801a738:	6900      	ldr	r0, [r0, #16]
 801a73a:	114b      	asrs	r3, r1, #5
 801a73c:	4298      	cmp	r0, r3
 801a73e:	b510      	push	{r4, lr}
 801a740:	db11      	blt.n	801a766 <__any_on+0x32>
 801a742:	dd0a      	ble.n	801a75a <__any_on+0x26>
 801a744:	f011 011f 	ands.w	r1, r1, #31
 801a748:	d007      	beq.n	801a75a <__any_on+0x26>
 801a74a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801a74e:	fa24 f001 	lsr.w	r0, r4, r1
 801a752:	fa00 f101 	lsl.w	r1, r0, r1
 801a756:	428c      	cmp	r4, r1
 801a758:	d10b      	bne.n	801a772 <__any_on+0x3e>
 801a75a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801a75e:	4293      	cmp	r3, r2
 801a760:	d803      	bhi.n	801a76a <__any_on+0x36>
 801a762:	2000      	movs	r0, #0
 801a764:	bd10      	pop	{r4, pc}
 801a766:	4603      	mov	r3, r0
 801a768:	e7f7      	b.n	801a75a <__any_on+0x26>
 801a76a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801a76e:	2900      	cmp	r1, #0
 801a770:	d0f5      	beq.n	801a75e <__any_on+0x2a>
 801a772:	2001      	movs	r0, #1
 801a774:	e7f6      	b.n	801a764 <__any_on+0x30>

0801a776 <sulp>:
 801a776:	b570      	push	{r4, r5, r6, lr}
 801a778:	4604      	mov	r4, r0
 801a77a:	460d      	mov	r5, r1
 801a77c:	ec45 4b10 	vmov	d0, r4, r5
 801a780:	4616      	mov	r6, r2
 801a782:	f7ff feb7 	bl	801a4f4 <__ulp>
 801a786:	ec51 0b10 	vmov	r0, r1, d0
 801a78a:	b17e      	cbz	r6, 801a7ac <sulp+0x36>
 801a78c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801a790:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801a794:	2b00      	cmp	r3, #0
 801a796:	dd09      	ble.n	801a7ac <sulp+0x36>
 801a798:	051b      	lsls	r3, r3, #20
 801a79a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801a79e:	2400      	movs	r4, #0
 801a7a0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801a7a4:	4622      	mov	r2, r4
 801a7a6:	462b      	mov	r3, r5
 801a7a8:	f7e5 ff56 	bl	8000658 <__aeabi_dmul>
 801a7ac:	bd70      	pop	{r4, r5, r6, pc}
	...

0801a7b0 <_strtod_l>:
 801a7b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a7b4:	ed2d 8b02 	vpush	{d8}
 801a7b8:	b09b      	sub	sp, #108	; 0x6c
 801a7ba:	4604      	mov	r4, r0
 801a7bc:	9213      	str	r2, [sp, #76]	; 0x4c
 801a7be:	2200      	movs	r2, #0
 801a7c0:	9216      	str	r2, [sp, #88]	; 0x58
 801a7c2:	460d      	mov	r5, r1
 801a7c4:	f04f 0800 	mov.w	r8, #0
 801a7c8:	f04f 0900 	mov.w	r9, #0
 801a7cc:	460a      	mov	r2, r1
 801a7ce:	9215      	str	r2, [sp, #84]	; 0x54
 801a7d0:	7811      	ldrb	r1, [r2, #0]
 801a7d2:	292b      	cmp	r1, #43	; 0x2b
 801a7d4:	d04c      	beq.n	801a870 <_strtod_l+0xc0>
 801a7d6:	d83a      	bhi.n	801a84e <_strtod_l+0x9e>
 801a7d8:	290d      	cmp	r1, #13
 801a7da:	d834      	bhi.n	801a846 <_strtod_l+0x96>
 801a7dc:	2908      	cmp	r1, #8
 801a7de:	d834      	bhi.n	801a84a <_strtod_l+0x9a>
 801a7e0:	2900      	cmp	r1, #0
 801a7e2:	d03d      	beq.n	801a860 <_strtod_l+0xb0>
 801a7e4:	2200      	movs	r2, #0
 801a7e6:	920a      	str	r2, [sp, #40]	; 0x28
 801a7e8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 801a7ea:	7832      	ldrb	r2, [r6, #0]
 801a7ec:	2a30      	cmp	r2, #48	; 0x30
 801a7ee:	f040 80b4 	bne.w	801a95a <_strtod_l+0x1aa>
 801a7f2:	7872      	ldrb	r2, [r6, #1]
 801a7f4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 801a7f8:	2a58      	cmp	r2, #88	; 0x58
 801a7fa:	d170      	bne.n	801a8de <_strtod_l+0x12e>
 801a7fc:	9302      	str	r3, [sp, #8]
 801a7fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a800:	9301      	str	r3, [sp, #4]
 801a802:	ab16      	add	r3, sp, #88	; 0x58
 801a804:	9300      	str	r3, [sp, #0]
 801a806:	4a8e      	ldr	r2, [pc, #568]	; (801aa40 <_strtod_l+0x290>)
 801a808:	ab17      	add	r3, sp, #92	; 0x5c
 801a80a:	a915      	add	r1, sp, #84	; 0x54
 801a80c:	4620      	mov	r0, r4
 801a80e:	f001 fe65 	bl	801c4dc <__gethex>
 801a812:	f010 070f 	ands.w	r7, r0, #15
 801a816:	4605      	mov	r5, r0
 801a818:	d005      	beq.n	801a826 <_strtod_l+0x76>
 801a81a:	2f06      	cmp	r7, #6
 801a81c:	d12a      	bne.n	801a874 <_strtod_l+0xc4>
 801a81e:	3601      	adds	r6, #1
 801a820:	2300      	movs	r3, #0
 801a822:	9615      	str	r6, [sp, #84]	; 0x54
 801a824:	930a      	str	r3, [sp, #40]	; 0x28
 801a826:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801a828:	2b00      	cmp	r3, #0
 801a82a:	f040 857f 	bne.w	801b32c <_strtod_l+0xb7c>
 801a82e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a830:	b1db      	cbz	r3, 801a86a <_strtod_l+0xba>
 801a832:	4642      	mov	r2, r8
 801a834:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801a838:	ec43 2b10 	vmov	d0, r2, r3
 801a83c:	b01b      	add	sp, #108	; 0x6c
 801a83e:	ecbd 8b02 	vpop	{d8}
 801a842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a846:	2920      	cmp	r1, #32
 801a848:	d1cc      	bne.n	801a7e4 <_strtod_l+0x34>
 801a84a:	3201      	adds	r2, #1
 801a84c:	e7bf      	b.n	801a7ce <_strtod_l+0x1e>
 801a84e:	292d      	cmp	r1, #45	; 0x2d
 801a850:	d1c8      	bne.n	801a7e4 <_strtod_l+0x34>
 801a852:	2101      	movs	r1, #1
 801a854:	910a      	str	r1, [sp, #40]	; 0x28
 801a856:	1c51      	adds	r1, r2, #1
 801a858:	9115      	str	r1, [sp, #84]	; 0x54
 801a85a:	7852      	ldrb	r2, [r2, #1]
 801a85c:	2a00      	cmp	r2, #0
 801a85e:	d1c3      	bne.n	801a7e8 <_strtod_l+0x38>
 801a860:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801a862:	9515      	str	r5, [sp, #84]	; 0x54
 801a864:	2b00      	cmp	r3, #0
 801a866:	f040 855f 	bne.w	801b328 <_strtod_l+0xb78>
 801a86a:	4642      	mov	r2, r8
 801a86c:	464b      	mov	r3, r9
 801a86e:	e7e3      	b.n	801a838 <_strtod_l+0x88>
 801a870:	2100      	movs	r1, #0
 801a872:	e7ef      	b.n	801a854 <_strtod_l+0xa4>
 801a874:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801a876:	b13a      	cbz	r2, 801a888 <_strtod_l+0xd8>
 801a878:	2135      	movs	r1, #53	; 0x35
 801a87a:	a818      	add	r0, sp, #96	; 0x60
 801a87c:	f7ff ff37 	bl	801a6ee <__copybits>
 801a880:	9916      	ldr	r1, [sp, #88]	; 0x58
 801a882:	4620      	mov	r0, r4
 801a884:	f7ff fb0a 	bl	8019e9c <_Bfree>
 801a888:	3f01      	subs	r7, #1
 801a88a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801a88c:	2f04      	cmp	r7, #4
 801a88e:	d806      	bhi.n	801a89e <_strtod_l+0xee>
 801a890:	e8df f007 	tbb	[pc, r7]
 801a894:	201d0314 	.word	0x201d0314
 801a898:	14          	.byte	0x14
 801a899:	00          	.byte	0x00
 801a89a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 801a89e:	05e9      	lsls	r1, r5, #23
 801a8a0:	bf48      	it	mi
 801a8a2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 801a8a6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801a8aa:	0d1b      	lsrs	r3, r3, #20
 801a8ac:	051b      	lsls	r3, r3, #20
 801a8ae:	2b00      	cmp	r3, #0
 801a8b0:	d1b9      	bne.n	801a826 <_strtod_l+0x76>
 801a8b2:	f7fe fbad 	bl	8019010 <__errno>
 801a8b6:	2322      	movs	r3, #34	; 0x22
 801a8b8:	6003      	str	r3, [r0, #0]
 801a8ba:	e7b4      	b.n	801a826 <_strtod_l+0x76>
 801a8bc:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 801a8c0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801a8c4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801a8c8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 801a8cc:	e7e7      	b.n	801a89e <_strtod_l+0xee>
 801a8ce:	f8df 9178 	ldr.w	r9, [pc, #376]	; 801aa48 <_strtod_l+0x298>
 801a8d2:	e7e4      	b.n	801a89e <_strtod_l+0xee>
 801a8d4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 801a8d8:	f04f 38ff 	mov.w	r8, #4294967295
 801a8dc:	e7df      	b.n	801a89e <_strtod_l+0xee>
 801a8de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a8e0:	1c5a      	adds	r2, r3, #1
 801a8e2:	9215      	str	r2, [sp, #84]	; 0x54
 801a8e4:	785b      	ldrb	r3, [r3, #1]
 801a8e6:	2b30      	cmp	r3, #48	; 0x30
 801a8e8:	d0f9      	beq.n	801a8de <_strtod_l+0x12e>
 801a8ea:	2b00      	cmp	r3, #0
 801a8ec:	d09b      	beq.n	801a826 <_strtod_l+0x76>
 801a8ee:	2301      	movs	r3, #1
 801a8f0:	f04f 0a00 	mov.w	sl, #0
 801a8f4:	9304      	str	r3, [sp, #16]
 801a8f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a8f8:	930b      	str	r3, [sp, #44]	; 0x2c
 801a8fa:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 801a8fe:	46d3      	mov	fp, sl
 801a900:	220a      	movs	r2, #10
 801a902:	9815      	ldr	r0, [sp, #84]	; 0x54
 801a904:	7806      	ldrb	r6, [r0, #0]
 801a906:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801a90a:	b2d9      	uxtb	r1, r3
 801a90c:	2909      	cmp	r1, #9
 801a90e:	d926      	bls.n	801a95e <_strtod_l+0x1ae>
 801a910:	494c      	ldr	r1, [pc, #304]	; (801aa44 <_strtod_l+0x294>)
 801a912:	2201      	movs	r2, #1
 801a914:	f001 fd1f 	bl	801c356 <strncmp>
 801a918:	2800      	cmp	r0, #0
 801a91a:	d030      	beq.n	801a97e <_strtod_l+0x1ce>
 801a91c:	2000      	movs	r0, #0
 801a91e:	4632      	mov	r2, r6
 801a920:	9005      	str	r0, [sp, #20]
 801a922:	465e      	mov	r6, fp
 801a924:	4603      	mov	r3, r0
 801a926:	2a65      	cmp	r2, #101	; 0x65
 801a928:	d001      	beq.n	801a92e <_strtod_l+0x17e>
 801a92a:	2a45      	cmp	r2, #69	; 0x45
 801a92c:	d113      	bne.n	801a956 <_strtod_l+0x1a6>
 801a92e:	b91e      	cbnz	r6, 801a938 <_strtod_l+0x188>
 801a930:	9a04      	ldr	r2, [sp, #16]
 801a932:	4302      	orrs	r2, r0
 801a934:	d094      	beq.n	801a860 <_strtod_l+0xb0>
 801a936:	2600      	movs	r6, #0
 801a938:	9d15      	ldr	r5, [sp, #84]	; 0x54
 801a93a:	1c6a      	adds	r2, r5, #1
 801a93c:	9215      	str	r2, [sp, #84]	; 0x54
 801a93e:	786a      	ldrb	r2, [r5, #1]
 801a940:	2a2b      	cmp	r2, #43	; 0x2b
 801a942:	d074      	beq.n	801aa2e <_strtod_l+0x27e>
 801a944:	2a2d      	cmp	r2, #45	; 0x2d
 801a946:	d078      	beq.n	801aa3a <_strtod_l+0x28a>
 801a948:	f04f 0c00 	mov.w	ip, #0
 801a94c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 801a950:	2909      	cmp	r1, #9
 801a952:	d97f      	bls.n	801aa54 <_strtod_l+0x2a4>
 801a954:	9515      	str	r5, [sp, #84]	; 0x54
 801a956:	2700      	movs	r7, #0
 801a958:	e09e      	b.n	801aa98 <_strtod_l+0x2e8>
 801a95a:	2300      	movs	r3, #0
 801a95c:	e7c8      	b.n	801a8f0 <_strtod_l+0x140>
 801a95e:	f1bb 0f08 	cmp.w	fp, #8
 801a962:	bfd8      	it	le
 801a964:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801a966:	f100 0001 	add.w	r0, r0, #1
 801a96a:	bfda      	itte	le
 801a96c:	fb02 3301 	mlale	r3, r2, r1, r3
 801a970:	9309      	strle	r3, [sp, #36]	; 0x24
 801a972:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 801a976:	f10b 0b01 	add.w	fp, fp, #1
 801a97a:	9015      	str	r0, [sp, #84]	; 0x54
 801a97c:	e7c1      	b.n	801a902 <_strtod_l+0x152>
 801a97e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a980:	1c5a      	adds	r2, r3, #1
 801a982:	9215      	str	r2, [sp, #84]	; 0x54
 801a984:	785a      	ldrb	r2, [r3, #1]
 801a986:	f1bb 0f00 	cmp.w	fp, #0
 801a98a:	d037      	beq.n	801a9fc <_strtod_l+0x24c>
 801a98c:	9005      	str	r0, [sp, #20]
 801a98e:	465e      	mov	r6, fp
 801a990:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 801a994:	2b09      	cmp	r3, #9
 801a996:	d912      	bls.n	801a9be <_strtod_l+0x20e>
 801a998:	2301      	movs	r3, #1
 801a99a:	e7c4      	b.n	801a926 <_strtod_l+0x176>
 801a99c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a99e:	1c5a      	adds	r2, r3, #1
 801a9a0:	9215      	str	r2, [sp, #84]	; 0x54
 801a9a2:	785a      	ldrb	r2, [r3, #1]
 801a9a4:	3001      	adds	r0, #1
 801a9a6:	2a30      	cmp	r2, #48	; 0x30
 801a9a8:	d0f8      	beq.n	801a99c <_strtod_l+0x1ec>
 801a9aa:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801a9ae:	2b08      	cmp	r3, #8
 801a9b0:	f200 84c1 	bhi.w	801b336 <_strtod_l+0xb86>
 801a9b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a9b6:	9005      	str	r0, [sp, #20]
 801a9b8:	2000      	movs	r0, #0
 801a9ba:	930b      	str	r3, [sp, #44]	; 0x2c
 801a9bc:	4606      	mov	r6, r0
 801a9be:	3a30      	subs	r2, #48	; 0x30
 801a9c0:	f100 0301 	add.w	r3, r0, #1
 801a9c4:	d014      	beq.n	801a9f0 <_strtod_l+0x240>
 801a9c6:	9905      	ldr	r1, [sp, #20]
 801a9c8:	4419      	add	r1, r3
 801a9ca:	9105      	str	r1, [sp, #20]
 801a9cc:	4633      	mov	r3, r6
 801a9ce:	eb00 0c06 	add.w	ip, r0, r6
 801a9d2:	210a      	movs	r1, #10
 801a9d4:	4563      	cmp	r3, ip
 801a9d6:	d113      	bne.n	801aa00 <_strtod_l+0x250>
 801a9d8:	1833      	adds	r3, r6, r0
 801a9da:	2b08      	cmp	r3, #8
 801a9dc:	f106 0601 	add.w	r6, r6, #1
 801a9e0:	4406      	add	r6, r0
 801a9e2:	dc1a      	bgt.n	801aa1a <_strtod_l+0x26a>
 801a9e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a9e6:	230a      	movs	r3, #10
 801a9e8:	fb03 2301 	mla	r3, r3, r1, r2
 801a9ec:	9309      	str	r3, [sp, #36]	; 0x24
 801a9ee:	2300      	movs	r3, #0
 801a9f0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801a9f2:	1c51      	adds	r1, r2, #1
 801a9f4:	9115      	str	r1, [sp, #84]	; 0x54
 801a9f6:	7852      	ldrb	r2, [r2, #1]
 801a9f8:	4618      	mov	r0, r3
 801a9fa:	e7c9      	b.n	801a990 <_strtod_l+0x1e0>
 801a9fc:	4658      	mov	r0, fp
 801a9fe:	e7d2      	b.n	801a9a6 <_strtod_l+0x1f6>
 801aa00:	2b08      	cmp	r3, #8
 801aa02:	f103 0301 	add.w	r3, r3, #1
 801aa06:	dc03      	bgt.n	801aa10 <_strtod_l+0x260>
 801aa08:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801aa0a:	434f      	muls	r7, r1
 801aa0c:	9709      	str	r7, [sp, #36]	; 0x24
 801aa0e:	e7e1      	b.n	801a9d4 <_strtod_l+0x224>
 801aa10:	2b10      	cmp	r3, #16
 801aa12:	bfd8      	it	le
 801aa14:	fb01 fa0a 	mulle.w	sl, r1, sl
 801aa18:	e7dc      	b.n	801a9d4 <_strtod_l+0x224>
 801aa1a:	2e10      	cmp	r6, #16
 801aa1c:	bfdc      	itt	le
 801aa1e:	230a      	movle	r3, #10
 801aa20:	fb03 2a0a 	mlale	sl, r3, sl, r2
 801aa24:	e7e3      	b.n	801a9ee <_strtod_l+0x23e>
 801aa26:	2300      	movs	r3, #0
 801aa28:	9305      	str	r3, [sp, #20]
 801aa2a:	2301      	movs	r3, #1
 801aa2c:	e780      	b.n	801a930 <_strtod_l+0x180>
 801aa2e:	f04f 0c00 	mov.w	ip, #0
 801aa32:	1caa      	adds	r2, r5, #2
 801aa34:	9215      	str	r2, [sp, #84]	; 0x54
 801aa36:	78aa      	ldrb	r2, [r5, #2]
 801aa38:	e788      	b.n	801a94c <_strtod_l+0x19c>
 801aa3a:	f04f 0c01 	mov.w	ip, #1
 801aa3e:	e7f8      	b.n	801aa32 <_strtod_l+0x282>
 801aa40:	0801dd78 	.word	0x0801dd78
 801aa44:	0801dd74 	.word	0x0801dd74
 801aa48:	7ff00000 	.word	0x7ff00000
 801aa4c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801aa4e:	1c51      	adds	r1, r2, #1
 801aa50:	9115      	str	r1, [sp, #84]	; 0x54
 801aa52:	7852      	ldrb	r2, [r2, #1]
 801aa54:	2a30      	cmp	r2, #48	; 0x30
 801aa56:	d0f9      	beq.n	801aa4c <_strtod_l+0x29c>
 801aa58:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 801aa5c:	2908      	cmp	r1, #8
 801aa5e:	f63f af7a 	bhi.w	801a956 <_strtod_l+0x1a6>
 801aa62:	3a30      	subs	r2, #48	; 0x30
 801aa64:	9208      	str	r2, [sp, #32]
 801aa66:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801aa68:	920c      	str	r2, [sp, #48]	; 0x30
 801aa6a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801aa6c:	1c57      	adds	r7, r2, #1
 801aa6e:	9715      	str	r7, [sp, #84]	; 0x54
 801aa70:	7852      	ldrb	r2, [r2, #1]
 801aa72:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 801aa76:	f1be 0f09 	cmp.w	lr, #9
 801aa7a:	d938      	bls.n	801aaee <_strtod_l+0x33e>
 801aa7c:	990c      	ldr	r1, [sp, #48]	; 0x30
 801aa7e:	1a7f      	subs	r7, r7, r1
 801aa80:	2f08      	cmp	r7, #8
 801aa82:	f644 671f 	movw	r7, #19999	; 0x4e1f
 801aa86:	dc03      	bgt.n	801aa90 <_strtod_l+0x2e0>
 801aa88:	9908      	ldr	r1, [sp, #32]
 801aa8a:	428f      	cmp	r7, r1
 801aa8c:	bfa8      	it	ge
 801aa8e:	460f      	movge	r7, r1
 801aa90:	f1bc 0f00 	cmp.w	ip, #0
 801aa94:	d000      	beq.n	801aa98 <_strtod_l+0x2e8>
 801aa96:	427f      	negs	r7, r7
 801aa98:	2e00      	cmp	r6, #0
 801aa9a:	d14f      	bne.n	801ab3c <_strtod_l+0x38c>
 801aa9c:	9904      	ldr	r1, [sp, #16]
 801aa9e:	4301      	orrs	r1, r0
 801aaa0:	f47f aec1 	bne.w	801a826 <_strtod_l+0x76>
 801aaa4:	2b00      	cmp	r3, #0
 801aaa6:	f47f aedb 	bne.w	801a860 <_strtod_l+0xb0>
 801aaaa:	2a69      	cmp	r2, #105	; 0x69
 801aaac:	d029      	beq.n	801ab02 <_strtod_l+0x352>
 801aaae:	dc26      	bgt.n	801aafe <_strtod_l+0x34e>
 801aab0:	2a49      	cmp	r2, #73	; 0x49
 801aab2:	d026      	beq.n	801ab02 <_strtod_l+0x352>
 801aab4:	2a4e      	cmp	r2, #78	; 0x4e
 801aab6:	f47f aed3 	bne.w	801a860 <_strtod_l+0xb0>
 801aaba:	499b      	ldr	r1, [pc, #620]	; (801ad28 <_strtod_l+0x578>)
 801aabc:	a815      	add	r0, sp, #84	; 0x54
 801aabe:	f001 ff4d 	bl	801c95c <__match>
 801aac2:	2800      	cmp	r0, #0
 801aac4:	f43f aecc 	beq.w	801a860 <_strtod_l+0xb0>
 801aac8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801aaca:	781b      	ldrb	r3, [r3, #0]
 801aacc:	2b28      	cmp	r3, #40	; 0x28
 801aace:	d12f      	bne.n	801ab30 <_strtod_l+0x380>
 801aad0:	4996      	ldr	r1, [pc, #600]	; (801ad2c <_strtod_l+0x57c>)
 801aad2:	aa18      	add	r2, sp, #96	; 0x60
 801aad4:	a815      	add	r0, sp, #84	; 0x54
 801aad6:	f001 ff55 	bl	801c984 <__hexnan>
 801aada:	2805      	cmp	r0, #5
 801aadc:	d128      	bne.n	801ab30 <_strtod_l+0x380>
 801aade:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801aae0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801aae4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 801aae8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 801aaec:	e69b      	b.n	801a826 <_strtod_l+0x76>
 801aaee:	9f08      	ldr	r7, [sp, #32]
 801aaf0:	210a      	movs	r1, #10
 801aaf2:	fb01 2107 	mla	r1, r1, r7, r2
 801aaf6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801aafa:	9208      	str	r2, [sp, #32]
 801aafc:	e7b5      	b.n	801aa6a <_strtod_l+0x2ba>
 801aafe:	2a6e      	cmp	r2, #110	; 0x6e
 801ab00:	e7d9      	b.n	801aab6 <_strtod_l+0x306>
 801ab02:	498b      	ldr	r1, [pc, #556]	; (801ad30 <_strtod_l+0x580>)
 801ab04:	a815      	add	r0, sp, #84	; 0x54
 801ab06:	f001 ff29 	bl	801c95c <__match>
 801ab0a:	2800      	cmp	r0, #0
 801ab0c:	f43f aea8 	beq.w	801a860 <_strtod_l+0xb0>
 801ab10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801ab12:	4988      	ldr	r1, [pc, #544]	; (801ad34 <_strtod_l+0x584>)
 801ab14:	3b01      	subs	r3, #1
 801ab16:	a815      	add	r0, sp, #84	; 0x54
 801ab18:	9315      	str	r3, [sp, #84]	; 0x54
 801ab1a:	f001 ff1f 	bl	801c95c <__match>
 801ab1e:	b910      	cbnz	r0, 801ab26 <_strtod_l+0x376>
 801ab20:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801ab22:	3301      	adds	r3, #1
 801ab24:	9315      	str	r3, [sp, #84]	; 0x54
 801ab26:	f8df 921c 	ldr.w	r9, [pc, #540]	; 801ad44 <_strtod_l+0x594>
 801ab2a:	f04f 0800 	mov.w	r8, #0
 801ab2e:	e67a      	b.n	801a826 <_strtod_l+0x76>
 801ab30:	4881      	ldr	r0, [pc, #516]	; (801ad38 <_strtod_l+0x588>)
 801ab32:	f001 fc45 	bl	801c3c0 <nan>
 801ab36:	ec59 8b10 	vmov	r8, r9, d0
 801ab3a:	e674      	b.n	801a826 <_strtod_l+0x76>
 801ab3c:	9b05      	ldr	r3, [sp, #20]
 801ab3e:	9809      	ldr	r0, [sp, #36]	; 0x24
 801ab40:	1afb      	subs	r3, r7, r3
 801ab42:	f1bb 0f00 	cmp.w	fp, #0
 801ab46:	bf08      	it	eq
 801ab48:	46b3      	moveq	fp, r6
 801ab4a:	2e10      	cmp	r6, #16
 801ab4c:	9308      	str	r3, [sp, #32]
 801ab4e:	4635      	mov	r5, r6
 801ab50:	bfa8      	it	ge
 801ab52:	2510      	movge	r5, #16
 801ab54:	f7e5 fd06 	bl	8000564 <__aeabi_ui2d>
 801ab58:	2e09      	cmp	r6, #9
 801ab5a:	4680      	mov	r8, r0
 801ab5c:	4689      	mov	r9, r1
 801ab5e:	dd13      	ble.n	801ab88 <_strtod_l+0x3d8>
 801ab60:	4b76      	ldr	r3, [pc, #472]	; (801ad3c <_strtod_l+0x58c>)
 801ab62:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801ab66:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801ab6a:	f7e5 fd75 	bl	8000658 <__aeabi_dmul>
 801ab6e:	4680      	mov	r8, r0
 801ab70:	4650      	mov	r0, sl
 801ab72:	4689      	mov	r9, r1
 801ab74:	f7e5 fcf6 	bl	8000564 <__aeabi_ui2d>
 801ab78:	4602      	mov	r2, r0
 801ab7a:	460b      	mov	r3, r1
 801ab7c:	4640      	mov	r0, r8
 801ab7e:	4649      	mov	r1, r9
 801ab80:	f7e5 fbb4 	bl	80002ec <__adddf3>
 801ab84:	4680      	mov	r8, r0
 801ab86:	4689      	mov	r9, r1
 801ab88:	2e0f      	cmp	r6, #15
 801ab8a:	dc38      	bgt.n	801abfe <_strtod_l+0x44e>
 801ab8c:	9b08      	ldr	r3, [sp, #32]
 801ab8e:	2b00      	cmp	r3, #0
 801ab90:	f43f ae49 	beq.w	801a826 <_strtod_l+0x76>
 801ab94:	dd24      	ble.n	801abe0 <_strtod_l+0x430>
 801ab96:	2b16      	cmp	r3, #22
 801ab98:	dc0b      	bgt.n	801abb2 <_strtod_l+0x402>
 801ab9a:	4968      	ldr	r1, [pc, #416]	; (801ad3c <_strtod_l+0x58c>)
 801ab9c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801aba0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aba4:	4642      	mov	r2, r8
 801aba6:	464b      	mov	r3, r9
 801aba8:	f7e5 fd56 	bl	8000658 <__aeabi_dmul>
 801abac:	4680      	mov	r8, r0
 801abae:	4689      	mov	r9, r1
 801abb0:	e639      	b.n	801a826 <_strtod_l+0x76>
 801abb2:	9a08      	ldr	r2, [sp, #32]
 801abb4:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 801abb8:	4293      	cmp	r3, r2
 801abba:	db20      	blt.n	801abfe <_strtod_l+0x44e>
 801abbc:	4c5f      	ldr	r4, [pc, #380]	; (801ad3c <_strtod_l+0x58c>)
 801abbe:	f1c6 060f 	rsb	r6, r6, #15
 801abc2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 801abc6:	4642      	mov	r2, r8
 801abc8:	464b      	mov	r3, r9
 801abca:	e9d1 0100 	ldrd	r0, r1, [r1]
 801abce:	f7e5 fd43 	bl	8000658 <__aeabi_dmul>
 801abd2:	9b08      	ldr	r3, [sp, #32]
 801abd4:	1b9e      	subs	r6, r3, r6
 801abd6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 801abda:	e9d4 2300 	ldrd	r2, r3, [r4]
 801abde:	e7e3      	b.n	801aba8 <_strtod_l+0x3f8>
 801abe0:	9b08      	ldr	r3, [sp, #32]
 801abe2:	3316      	adds	r3, #22
 801abe4:	db0b      	blt.n	801abfe <_strtod_l+0x44e>
 801abe6:	9b05      	ldr	r3, [sp, #20]
 801abe8:	1bdf      	subs	r7, r3, r7
 801abea:	4b54      	ldr	r3, [pc, #336]	; (801ad3c <_strtod_l+0x58c>)
 801abec:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 801abf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 801abf4:	4640      	mov	r0, r8
 801abf6:	4649      	mov	r1, r9
 801abf8:	f7e5 fe58 	bl	80008ac <__aeabi_ddiv>
 801abfc:	e7d6      	b.n	801abac <_strtod_l+0x3fc>
 801abfe:	9b08      	ldr	r3, [sp, #32]
 801ac00:	1b75      	subs	r5, r6, r5
 801ac02:	441d      	add	r5, r3
 801ac04:	2d00      	cmp	r5, #0
 801ac06:	dd70      	ble.n	801acea <_strtod_l+0x53a>
 801ac08:	f015 030f 	ands.w	r3, r5, #15
 801ac0c:	d00a      	beq.n	801ac24 <_strtod_l+0x474>
 801ac0e:	494b      	ldr	r1, [pc, #300]	; (801ad3c <_strtod_l+0x58c>)
 801ac10:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801ac14:	4642      	mov	r2, r8
 801ac16:	464b      	mov	r3, r9
 801ac18:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ac1c:	f7e5 fd1c 	bl	8000658 <__aeabi_dmul>
 801ac20:	4680      	mov	r8, r0
 801ac22:	4689      	mov	r9, r1
 801ac24:	f035 050f 	bics.w	r5, r5, #15
 801ac28:	d04d      	beq.n	801acc6 <_strtod_l+0x516>
 801ac2a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 801ac2e:	dd22      	ble.n	801ac76 <_strtod_l+0x4c6>
 801ac30:	2500      	movs	r5, #0
 801ac32:	46ab      	mov	fp, r5
 801ac34:	9509      	str	r5, [sp, #36]	; 0x24
 801ac36:	9505      	str	r5, [sp, #20]
 801ac38:	2322      	movs	r3, #34	; 0x22
 801ac3a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 801ad44 <_strtod_l+0x594>
 801ac3e:	6023      	str	r3, [r4, #0]
 801ac40:	f04f 0800 	mov.w	r8, #0
 801ac44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ac46:	2b00      	cmp	r3, #0
 801ac48:	f43f aded 	beq.w	801a826 <_strtod_l+0x76>
 801ac4c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801ac4e:	4620      	mov	r0, r4
 801ac50:	f7ff f924 	bl	8019e9c <_Bfree>
 801ac54:	9905      	ldr	r1, [sp, #20]
 801ac56:	4620      	mov	r0, r4
 801ac58:	f7ff f920 	bl	8019e9c <_Bfree>
 801ac5c:	4659      	mov	r1, fp
 801ac5e:	4620      	mov	r0, r4
 801ac60:	f7ff f91c 	bl	8019e9c <_Bfree>
 801ac64:	9909      	ldr	r1, [sp, #36]	; 0x24
 801ac66:	4620      	mov	r0, r4
 801ac68:	f7ff f918 	bl	8019e9c <_Bfree>
 801ac6c:	4629      	mov	r1, r5
 801ac6e:	4620      	mov	r0, r4
 801ac70:	f7ff f914 	bl	8019e9c <_Bfree>
 801ac74:	e5d7      	b.n	801a826 <_strtod_l+0x76>
 801ac76:	4b32      	ldr	r3, [pc, #200]	; (801ad40 <_strtod_l+0x590>)
 801ac78:	9304      	str	r3, [sp, #16]
 801ac7a:	2300      	movs	r3, #0
 801ac7c:	112d      	asrs	r5, r5, #4
 801ac7e:	4640      	mov	r0, r8
 801ac80:	4649      	mov	r1, r9
 801ac82:	469a      	mov	sl, r3
 801ac84:	2d01      	cmp	r5, #1
 801ac86:	dc21      	bgt.n	801accc <_strtod_l+0x51c>
 801ac88:	b10b      	cbz	r3, 801ac8e <_strtod_l+0x4de>
 801ac8a:	4680      	mov	r8, r0
 801ac8c:	4689      	mov	r9, r1
 801ac8e:	492c      	ldr	r1, [pc, #176]	; (801ad40 <_strtod_l+0x590>)
 801ac90:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 801ac94:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 801ac98:	4642      	mov	r2, r8
 801ac9a:	464b      	mov	r3, r9
 801ac9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aca0:	f7e5 fcda 	bl	8000658 <__aeabi_dmul>
 801aca4:	4b27      	ldr	r3, [pc, #156]	; (801ad44 <_strtod_l+0x594>)
 801aca6:	460a      	mov	r2, r1
 801aca8:	400b      	ands	r3, r1
 801acaa:	4927      	ldr	r1, [pc, #156]	; (801ad48 <_strtod_l+0x598>)
 801acac:	428b      	cmp	r3, r1
 801acae:	4680      	mov	r8, r0
 801acb0:	d8be      	bhi.n	801ac30 <_strtod_l+0x480>
 801acb2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801acb6:	428b      	cmp	r3, r1
 801acb8:	bf86      	itte	hi
 801acba:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 801ad4c <_strtod_l+0x59c>
 801acbe:	f04f 38ff 	movhi.w	r8, #4294967295
 801acc2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 801acc6:	2300      	movs	r3, #0
 801acc8:	9304      	str	r3, [sp, #16]
 801acca:	e07b      	b.n	801adc4 <_strtod_l+0x614>
 801accc:	07ea      	lsls	r2, r5, #31
 801acce:	d505      	bpl.n	801acdc <_strtod_l+0x52c>
 801acd0:	9b04      	ldr	r3, [sp, #16]
 801acd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acd6:	f7e5 fcbf 	bl	8000658 <__aeabi_dmul>
 801acda:	2301      	movs	r3, #1
 801acdc:	9a04      	ldr	r2, [sp, #16]
 801acde:	3208      	adds	r2, #8
 801ace0:	f10a 0a01 	add.w	sl, sl, #1
 801ace4:	106d      	asrs	r5, r5, #1
 801ace6:	9204      	str	r2, [sp, #16]
 801ace8:	e7cc      	b.n	801ac84 <_strtod_l+0x4d4>
 801acea:	d0ec      	beq.n	801acc6 <_strtod_l+0x516>
 801acec:	426d      	negs	r5, r5
 801acee:	f015 020f 	ands.w	r2, r5, #15
 801acf2:	d00a      	beq.n	801ad0a <_strtod_l+0x55a>
 801acf4:	4b11      	ldr	r3, [pc, #68]	; (801ad3c <_strtod_l+0x58c>)
 801acf6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801acfa:	4640      	mov	r0, r8
 801acfc:	4649      	mov	r1, r9
 801acfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad02:	f7e5 fdd3 	bl	80008ac <__aeabi_ddiv>
 801ad06:	4680      	mov	r8, r0
 801ad08:	4689      	mov	r9, r1
 801ad0a:	112d      	asrs	r5, r5, #4
 801ad0c:	d0db      	beq.n	801acc6 <_strtod_l+0x516>
 801ad0e:	2d1f      	cmp	r5, #31
 801ad10:	dd1e      	ble.n	801ad50 <_strtod_l+0x5a0>
 801ad12:	2500      	movs	r5, #0
 801ad14:	46ab      	mov	fp, r5
 801ad16:	9509      	str	r5, [sp, #36]	; 0x24
 801ad18:	9505      	str	r5, [sp, #20]
 801ad1a:	2322      	movs	r3, #34	; 0x22
 801ad1c:	f04f 0800 	mov.w	r8, #0
 801ad20:	f04f 0900 	mov.w	r9, #0
 801ad24:	6023      	str	r3, [r4, #0]
 801ad26:	e78d      	b.n	801ac44 <_strtod_l+0x494>
 801ad28:	0801db65 	.word	0x0801db65
 801ad2c:	0801dd8c 	.word	0x0801dd8c
 801ad30:	0801db5d 	.word	0x0801db5d
 801ad34:	0801db92 	.word	0x0801db92
 801ad38:	0801df38 	.word	0x0801df38
 801ad3c:	0801dca0 	.word	0x0801dca0
 801ad40:	0801dc78 	.word	0x0801dc78
 801ad44:	7ff00000 	.word	0x7ff00000
 801ad48:	7ca00000 	.word	0x7ca00000
 801ad4c:	7fefffff 	.word	0x7fefffff
 801ad50:	f015 0310 	ands.w	r3, r5, #16
 801ad54:	bf18      	it	ne
 801ad56:	236a      	movne	r3, #106	; 0x6a
 801ad58:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 801b0fc <_strtod_l+0x94c>
 801ad5c:	9304      	str	r3, [sp, #16]
 801ad5e:	4640      	mov	r0, r8
 801ad60:	4649      	mov	r1, r9
 801ad62:	2300      	movs	r3, #0
 801ad64:	07ea      	lsls	r2, r5, #31
 801ad66:	d504      	bpl.n	801ad72 <_strtod_l+0x5c2>
 801ad68:	e9da 2300 	ldrd	r2, r3, [sl]
 801ad6c:	f7e5 fc74 	bl	8000658 <__aeabi_dmul>
 801ad70:	2301      	movs	r3, #1
 801ad72:	106d      	asrs	r5, r5, #1
 801ad74:	f10a 0a08 	add.w	sl, sl, #8
 801ad78:	d1f4      	bne.n	801ad64 <_strtod_l+0x5b4>
 801ad7a:	b10b      	cbz	r3, 801ad80 <_strtod_l+0x5d0>
 801ad7c:	4680      	mov	r8, r0
 801ad7e:	4689      	mov	r9, r1
 801ad80:	9b04      	ldr	r3, [sp, #16]
 801ad82:	b1bb      	cbz	r3, 801adb4 <_strtod_l+0x604>
 801ad84:	f3c9 520a 	ubfx	r2, r9, #20, #11
 801ad88:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801ad8c:	2b00      	cmp	r3, #0
 801ad8e:	4649      	mov	r1, r9
 801ad90:	dd10      	ble.n	801adb4 <_strtod_l+0x604>
 801ad92:	2b1f      	cmp	r3, #31
 801ad94:	f340 811e 	ble.w	801afd4 <_strtod_l+0x824>
 801ad98:	2b34      	cmp	r3, #52	; 0x34
 801ad9a:	bfde      	ittt	le
 801ad9c:	f04f 33ff 	movle.w	r3, #4294967295
 801ada0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 801ada4:	4093      	lslle	r3, r2
 801ada6:	f04f 0800 	mov.w	r8, #0
 801adaa:	bfcc      	ite	gt
 801adac:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 801adb0:	ea03 0901 	andle.w	r9, r3, r1
 801adb4:	2200      	movs	r2, #0
 801adb6:	2300      	movs	r3, #0
 801adb8:	4640      	mov	r0, r8
 801adba:	4649      	mov	r1, r9
 801adbc:	f7e5 feb4 	bl	8000b28 <__aeabi_dcmpeq>
 801adc0:	2800      	cmp	r0, #0
 801adc2:	d1a6      	bne.n	801ad12 <_strtod_l+0x562>
 801adc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801adc6:	9300      	str	r3, [sp, #0]
 801adc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801adca:	4633      	mov	r3, r6
 801adcc:	465a      	mov	r2, fp
 801adce:	4620      	mov	r0, r4
 801add0:	f7ff f8cc 	bl	8019f6c <__s2b>
 801add4:	9009      	str	r0, [sp, #36]	; 0x24
 801add6:	2800      	cmp	r0, #0
 801add8:	f43f af2a 	beq.w	801ac30 <_strtod_l+0x480>
 801addc:	9a08      	ldr	r2, [sp, #32]
 801adde:	9b05      	ldr	r3, [sp, #20]
 801ade0:	2a00      	cmp	r2, #0
 801ade2:	eba3 0307 	sub.w	r3, r3, r7
 801ade6:	bfa8      	it	ge
 801ade8:	2300      	movge	r3, #0
 801adea:	930c      	str	r3, [sp, #48]	; 0x30
 801adec:	2500      	movs	r5, #0
 801adee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801adf2:	9312      	str	r3, [sp, #72]	; 0x48
 801adf4:	46ab      	mov	fp, r5
 801adf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801adf8:	4620      	mov	r0, r4
 801adfa:	6859      	ldr	r1, [r3, #4]
 801adfc:	f7ff f80e 	bl	8019e1c <_Balloc>
 801ae00:	9005      	str	r0, [sp, #20]
 801ae02:	2800      	cmp	r0, #0
 801ae04:	f43f af18 	beq.w	801ac38 <_strtod_l+0x488>
 801ae08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ae0a:	691a      	ldr	r2, [r3, #16]
 801ae0c:	3202      	adds	r2, #2
 801ae0e:	f103 010c 	add.w	r1, r3, #12
 801ae12:	0092      	lsls	r2, r2, #2
 801ae14:	300c      	adds	r0, #12
 801ae16:	f7fe f927 	bl	8019068 <memcpy>
 801ae1a:	ec49 8b10 	vmov	d0, r8, r9
 801ae1e:	aa18      	add	r2, sp, #96	; 0x60
 801ae20:	a917      	add	r1, sp, #92	; 0x5c
 801ae22:	4620      	mov	r0, r4
 801ae24:	f7ff fbd6 	bl	801a5d4 <__d2b>
 801ae28:	ec49 8b18 	vmov	d8, r8, r9
 801ae2c:	9016      	str	r0, [sp, #88]	; 0x58
 801ae2e:	2800      	cmp	r0, #0
 801ae30:	f43f af02 	beq.w	801ac38 <_strtod_l+0x488>
 801ae34:	2101      	movs	r1, #1
 801ae36:	4620      	mov	r0, r4
 801ae38:	f7ff f930 	bl	801a09c <__i2b>
 801ae3c:	4683      	mov	fp, r0
 801ae3e:	2800      	cmp	r0, #0
 801ae40:	f43f aefa 	beq.w	801ac38 <_strtod_l+0x488>
 801ae44:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801ae46:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801ae48:	2e00      	cmp	r6, #0
 801ae4a:	bfab      	itete	ge
 801ae4c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 801ae4e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 801ae50:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 801ae52:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 801ae56:	bfac      	ite	ge
 801ae58:	eb06 0a03 	addge.w	sl, r6, r3
 801ae5c:	1b9f      	sublt	r7, r3, r6
 801ae5e:	9b04      	ldr	r3, [sp, #16]
 801ae60:	1af6      	subs	r6, r6, r3
 801ae62:	4416      	add	r6, r2
 801ae64:	4ba0      	ldr	r3, [pc, #640]	; (801b0e8 <_strtod_l+0x938>)
 801ae66:	3e01      	subs	r6, #1
 801ae68:	429e      	cmp	r6, r3
 801ae6a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801ae6e:	f280 80c4 	bge.w	801affa <_strtod_l+0x84a>
 801ae72:	1b9b      	subs	r3, r3, r6
 801ae74:	2b1f      	cmp	r3, #31
 801ae76:	eba2 0203 	sub.w	r2, r2, r3
 801ae7a:	f04f 0101 	mov.w	r1, #1
 801ae7e:	f300 80b0 	bgt.w	801afe2 <_strtod_l+0x832>
 801ae82:	fa01 f303 	lsl.w	r3, r1, r3
 801ae86:	930e      	str	r3, [sp, #56]	; 0x38
 801ae88:	2300      	movs	r3, #0
 801ae8a:	930d      	str	r3, [sp, #52]	; 0x34
 801ae8c:	eb0a 0602 	add.w	r6, sl, r2
 801ae90:	9b04      	ldr	r3, [sp, #16]
 801ae92:	45b2      	cmp	sl, r6
 801ae94:	4417      	add	r7, r2
 801ae96:	441f      	add	r7, r3
 801ae98:	4653      	mov	r3, sl
 801ae9a:	bfa8      	it	ge
 801ae9c:	4633      	movge	r3, r6
 801ae9e:	42bb      	cmp	r3, r7
 801aea0:	bfa8      	it	ge
 801aea2:	463b      	movge	r3, r7
 801aea4:	2b00      	cmp	r3, #0
 801aea6:	bfc2      	ittt	gt
 801aea8:	1af6      	subgt	r6, r6, r3
 801aeaa:	1aff      	subgt	r7, r7, r3
 801aeac:	ebaa 0a03 	subgt.w	sl, sl, r3
 801aeb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801aeb2:	2b00      	cmp	r3, #0
 801aeb4:	dd17      	ble.n	801aee6 <_strtod_l+0x736>
 801aeb6:	4659      	mov	r1, fp
 801aeb8:	461a      	mov	r2, r3
 801aeba:	4620      	mov	r0, r4
 801aebc:	f7ff f9ae 	bl	801a21c <__pow5mult>
 801aec0:	4683      	mov	fp, r0
 801aec2:	2800      	cmp	r0, #0
 801aec4:	f43f aeb8 	beq.w	801ac38 <_strtod_l+0x488>
 801aec8:	4601      	mov	r1, r0
 801aeca:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801aecc:	4620      	mov	r0, r4
 801aece:	f7ff f8fb 	bl	801a0c8 <__multiply>
 801aed2:	900b      	str	r0, [sp, #44]	; 0x2c
 801aed4:	2800      	cmp	r0, #0
 801aed6:	f43f aeaf 	beq.w	801ac38 <_strtod_l+0x488>
 801aeda:	9916      	ldr	r1, [sp, #88]	; 0x58
 801aedc:	4620      	mov	r0, r4
 801aede:	f7fe ffdd 	bl	8019e9c <_Bfree>
 801aee2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801aee4:	9316      	str	r3, [sp, #88]	; 0x58
 801aee6:	2e00      	cmp	r6, #0
 801aee8:	f300 808c 	bgt.w	801b004 <_strtod_l+0x854>
 801aeec:	9b08      	ldr	r3, [sp, #32]
 801aeee:	2b00      	cmp	r3, #0
 801aef0:	dd08      	ble.n	801af04 <_strtod_l+0x754>
 801aef2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801aef4:	9905      	ldr	r1, [sp, #20]
 801aef6:	4620      	mov	r0, r4
 801aef8:	f7ff f990 	bl	801a21c <__pow5mult>
 801aefc:	9005      	str	r0, [sp, #20]
 801aefe:	2800      	cmp	r0, #0
 801af00:	f43f ae9a 	beq.w	801ac38 <_strtod_l+0x488>
 801af04:	2f00      	cmp	r7, #0
 801af06:	dd08      	ble.n	801af1a <_strtod_l+0x76a>
 801af08:	9905      	ldr	r1, [sp, #20]
 801af0a:	463a      	mov	r2, r7
 801af0c:	4620      	mov	r0, r4
 801af0e:	f7ff f9df 	bl	801a2d0 <__lshift>
 801af12:	9005      	str	r0, [sp, #20]
 801af14:	2800      	cmp	r0, #0
 801af16:	f43f ae8f 	beq.w	801ac38 <_strtod_l+0x488>
 801af1a:	f1ba 0f00 	cmp.w	sl, #0
 801af1e:	dd08      	ble.n	801af32 <_strtod_l+0x782>
 801af20:	4659      	mov	r1, fp
 801af22:	4652      	mov	r2, sl
 801af24:	4620      	mov	r0, r4
 801af26:	f7ff f9d3 	bl	801a2d0 <__lshift>
 801af2a:	4683      	mov	fp, r0
 801af2c:	2800      	cmp	r0, #0
 801af2e:	f43f ae83 	beq.w	801ac38 <_strtod_l+0x488>
 801af32:	9a05      	ldr	r2, [sp, #20]
 801af34:	9916      	ldr	r1, [sp, #88]	; 0x58
 801af36:	4620      	mov	r0, r4
 801af38:	f7ff fa52 	bl	801a3e0 <__mdiff>
 801af3c:	4605      	mov	r5, r0
 801af3e:	2800      	cmp	r0, #0
 801af40:	f43f ae7a 	beq.w	801ac38 <_strtod_l+0x488>
 801af44:	68c3      	ldr	r3, [r0, #12]
 801af46:	930b      	str	r3, [sp, #44]	; 0x2c
 801af48:	2300      	movs	r3, #0
 801af4a:	60c3      	str	r3, [r0, #12]
 801af4c:	4659      	mov	r1, fp
 801af4e:	f7ff fa2b 	bl	801a3a8 <__mcmp>
 801af52:	2800      	cmp	r0, #0
 801af54:	da60      	bge.n	801b018 <_strtod_l+0x868>
 801af56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801af58:	ea53 0308 	orrs.w	r3, r3, r8
 801af5c:	f040 8084 	bne.w	801b068 <_strtod_l+0x8b8>
 801af60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801af64:	2b00      	cmp	r3, #0
 801af66:	d17f      	bne.n	801b068 <_strtod_l+0x8b8>
 801af68:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801af6c:	0d1b      	lsrs	r3, r3, #20
 801af6e:	051b      	lsls	r3, r3, #20
 801af70:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801af74:	d978      	bls.n	801b068 <_strtod_l+0x8b8>
 801af76:	696b      	ldr	r3, [r5, #20]
 801af78:	b913      	cbnz	r3, 801af80 <_strtod_l+0x7d0>
 801af7a:	692b      	ldr	r3, [r5, #16]
 801af7c:	2b01      	cmp	r3, #1
 801af7e:	dd73      	ble.n	801b068 <_strtod_l+0x8b8>
 801af80:	4629      	mov	r1, r5
 801af82:	2201      	movs	r2, #1
 801af84:	4620      	mov	r0, r4
 801af86:	f7ff f9a3 	bl	801a2d0 <__lshift>
 801af8a:	4659      	mov	r1, fp
 801af8c:	4605      	mov	r5, r0
 801af8e:	f7ff fa0b 	bl	801a3a8 <__mcmp>
 801af92:	2800      	cmp	r0, #0
 801af94:	dd68      	ble.n	801b068 <_strtod_l+0x8b8>
 801af96:	9904      	ldr	r1, [sp, #16]
 801af98:	4a54      	ldr	r2, [pc, #336]	; (801b0ec <_strtod_l+0x93c>)
 801af9a:	464b      	mov	r3, r9
 801af9c:	2900      	cmp	r1, #0
 801af9e:	f000 8084 	beq.w	801b0aa <_strtod_l+0x8fa>
 801afa2:	ea02 0109 	and.w	r1, r2, r9
 801afa6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801afaa:	dc7e      	bgt.n	801b0aa <_strtod_l+0x8fa>
 801afac:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801afb0:	f77f aeb3 	ble.w	801ad1a <_strtod_l+0x56a>
 801afb4:	4b4e      	ldr	r3, [pc, #312]	; (801b0f0 <_strtod_l+0x940>)
 801afb6:	4640      	mov	r0, r8
 801afb8:	4649      	mov	r1, r9
 801afba:	2200      	movs	r2, #0
 801afbc:	f7e5 fb4c 	bl	8000658 <__aeabi_dmul>
 801afc0:	4b4a      	ldr	r3, [pc, #296]	; (801b0ec <_strtod_l+0x93c>)
 801afc2:	400b      	ands	r3, r1
 801afc4:	4680      	mov	r8, r0
 801afc6:	4689      	mov	r9, r1
 801afc8:	2b00      	cmp	r3, #0
 801afca:	f47f ae3f 	bne.w	801ac4c <_strtod_l+0x49c>
 801afce:	2322      	movs	r3, #34	; 0x22
 801afd0:	6023      	str	r3, [r4, #0]
 801afd2:	e63b      	b.n	801ac4c <_strtod_l+0x49c>
 801afd4:	f04f 32ff 	mov.w	r2, #4294967295
 801afd8:	fa02 f303 	lsl.w	r3, r2, r3
 801afdc:	ea03 0808 	and.w	r8, r3, r8
 801afe0:	e6e8      	b.n	801adb4 <_strtod_l+0x604>
 801afe2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 801afe6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801afea:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 801afee:	36e2      	adds	r6, #226	; 0xe2
 801aff0:	fa01 f306 	lsl.w	r3, r1, r6
 801aff4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 801aff8:	e748      	b.n	801ae8c <_strtod_l+0x6dc>
 801affa:	2100      	movs	r1, #0
 801affc:	2301      	movs	r3, #1
 801affe:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 801b002:	e743      	b.n	801ae8c <_strtod_l+0x6dc>
 801b004:	9916      	ldr	r1, [sp, #88]	; 0x58
 801b006:	4632      	mov	r2, r6
 801b008:	4620      	mov	r0, r4
 801b00a:	f7ff f961 	bl	801a2d0 <__lshift>
 801b00e:	9016      	str	r0, [sp, #88]	; 0x58
 801b010:	2800      	cmp	r0, #0
 801b012:	f47f af6b 	bne.w	801aeec <_strtod_l+0x73c>
 801b016:	e60f      	b.n	801ac38 <_strtod_l+0x488>
 801b018:	46ca      	mov	sl, r9
 801b01a:	d171      	bne.n	801b100 <_strtod_l+0x950>
 801b01c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801b01e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b022:	b352      	cbz	r2, 801b07a <_strtod_l+0x8ca>
 801b024:	4a33      	ldr	r2, [pc, #204]	; (801b0f4 <_strtod_l+0x944>)
 801b026:	4293      	cmp	r3, r2
 801b028:	d12a      	bne.n	801b080 <_strtod_l+0x8d0>
 801b02a:	9b04      	ldr	r3, [sp, #16]
 801b02c:	4641      	mov	r1, r8
 801b02e:	b1fb      	cbz	r3, 801b070 <_strtod_l+0x8c0>
 801b030:	4b2e      	ldr	r3, [pc, #184]	; (801b0ec <_strtod_l+0x93c>)
 801b032:	ea09 0303 	and.w	r3, r9, r3
 801b036:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801b03a:	f04f 32ff 	mov.w	r2, #4294967295
 801b03e:	d81a      	bhi.n	801b076 <_strtod_l+0x8c6>
 801b040:	0d1b      	lsrs	r3, r3, #20
 801b042:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801b046:	fa02 f303 	lsl.w	r3, r2, r3
 801b04a:	4299      	cmp	r1, r3
 801b04c:	d118      	bne.n	801b080 <_strtod_l+0x8d0>
 801b04e:	4b2a      	ldr	r3, [pc, #168]	; (801b0f8 <_strtod_l+0x948>)
 801b050:	459a      	cmp	sl, r3
 801b052:	d102      	bne.n	801b05a <_strtod_l+0x8aa>
 801b054:	3101      	adds	r1, #1
 801b056:	f43f adef 	beq.w	801ac38 <_strtod_l+0x488>
 801b05a:	4b24      	ldr	r3, [pc, #144]	; (801b0ec <_strtod_l+0x93c>)
 801b05c:	ea0a 0303 	and.w	r3, sl, r3
 801b060:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 801b064:	f04f 0800 	mov.w	r8, #0
 801b068:	9b04      	ldr	r3, [sp, #16]
 801b06a:	2b00      	cmp	r3, #0
 801b06c:	d1a2      	bne.n	801afb4 <_strtod_l+0x804>
 801b06e:	e5ed      	b.n	801ac4c <_strtod_l+0x49c>
 801b070:	f04f 33ff 	mov.w	r3, #4294967295
 801b074:	e7e9      	b.n	801b04a <_strtod_l+0x89a>
 801b076:	4613      	mov	r3, r2
 801b078:	e7e7      	b.n	801b04a <_strtod_l+0x89a>
 801b07a:	ea53 0308 	orrs.w	r3, r3, r8
 801b07e:	d08a      	beq.n	801af96 <_strtod_l+0x7e6>
 801b080:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b082:	b1e3      	cbz	r3, 801b0be <_strtod_l+0x90e>
 801b084:	ea13 0f0a 	tst.w	r3, sl
 801b088:	d0ee      	beq.n	801b068 <_strtod_l+0x8b8>
 801b08a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b08c:	9a04      	ldr	r2, [sp, #16]
 801b08e:	4640      	mov	r0, r8
 801b090:	4649      	mov	r1, r9
 801b092:	b1c3      	cbz	r3, 801b0c6 <_strtod_l+0x916>
 801b094:	f7ff fb6f 	bl	801a776 <sulp>
 801b098:	4602      	mov	r2, r0
 801b09a:	460b      	mov	r3, r1
 801b09c:	ec51 0b18 	vmov	r0, r1, d8
 801b0a0:	f7e5 f924 	bl	80002ec <__adddf3>
 801b0a4:	4680      	mov	r8, r0
 801b0a6:	4689      	mov	r9, r1
 801b0a8:	e7de      	b.n	801b068 <_strtod_l+0x8b8>
 801b0aa:	4013      	ands	r3, r2
 801b0ac:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801b0b0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 801b0b4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 801b0b8:	f04f 38ff 	mov.w	r8, #4294967295
 801b0bc:	e7d4      	b.n	801b068 <_strtod_l+0x8b8>
 801b0be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801b0c0:	ea13 0f08 	tst.w	r3, r8
 801b0c4:	e7e0      	b.n	801b088 <_strtod_l+0x8d8>
 801b0c6:	f7ff fb56 	bl	801a776 <sulp>
 801b0ca:	4602      	mov	r2, r0
 801b0cc:	460b      	mov	r3, r1
 801b0ce:	ec51 0b18 	vmov	r0, r1, d8
 801b0d2:	f7e5 f909 	bl	80002e8 <__aeabi_dsub>
 801b0d6:	2200      	movs	r2, #0
 801b0d8:	2300      	movs	r3, #0
 801b0da:	4680      	mov	r8, r0
 801b0dc:	4689      	mov	r9, r1
 801b0de:	f7e5 fd23 	bl	8000b28 <__aeabi_dcmpeq>
 801b0e2:	2800      	cmp	r0, #0
 801b0e4:	d0c0      	beq.n	801b068 <_strtod_l+0x8b8>
 801b0e6:	e618      	b.n	801ad1a <_strtod_l+0x56a>
 801b0e8:	fffffc02 	.word	0xfffffc02
 801b0ec:	7ff00000 	.word	0x7ff00000
 801b0f0:	39500000 	.word	0x39500000
 801b0f4:	000fffff 	.word	0x000fffff
 801b0f8:	7fefffff 	.word	0x7fefffff
 801b0fc:	0801dda0 	.word	0x0801dda0
 801b100:	4659      	mov	r1, fp
 801b102:	4628      	mov	r0, r5
 801b104:	f7ff fac0 	bl	801a688 <__ratio>
 801b108:	ec57 6b10 	vmov	r6, r7, d0
 801b10c:	ee10 0a10 	vmov	r0, s0
 801b110:	2200      	movs	r2, #0
 801b112:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801b116:	4639      	mov	r1, r7
 801b118:	f7e5 fd1a 	bl	8000b50 <__aeabi_dcmple>
 801b11c:	2800      	cmp	r0, #0
 801b11e:	d071      	beq.n	801b204 <_strtod_l+0xa54>
 801b120:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b122:	2b00      	cmp	r3, #0
 801b124:	d17c      	bne.n	801b220 <_strtod_l+0xa70>
 801b126:	f1b8 0f00 	cmp.w	r8, #0
 801b12a:	d15a      	bne.n	801b1e2 <_strtod_l+0xa32>
 801b12c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b130:	2b00      	cmp	r3, #0
 801b132:	d15d      	bne.n	801b1f0 <_strtod_l+0xa40>
 801b134:	4b90      	ldr	r3, [pc, #576]	; (801b378 <_strtod_l+0xbc8>)
 801b136:	2200      	movs	r2, #0
 801b138:	4630      	mov	r0, r6
 801b13a:	4639      	mov	r1, r7
 801b13c:	f7e5 fcfe 	bl	8000b3c <__aeabi_dcmplt>
 801b140:	2800      	cmp	r0, #0
 801b142:	d15c      	bne.n	801b1fe <_strtod_l+0xa4e>
 801b144:	4630      	mov	r0, r6
 801b146:	4639      	mov	r1, r7
 801b148:	4b8c      	ldr	r3, [pc, #560]	; (801b37c <_strtod_l+0xbcc>)
 801b14a:	2200      	movs	r2, #0
 801b14c:	f7e5 fa84 	bl	8000658 <__aeabi_dmul>
 801b150:	4606      	mov	r6, r0
 801b152:	460f      	mov	r7, r1
 801b154:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 801b158:	9606      	str	r6, [sp, #24]
 801b15a:	9307      	str	r3, [sp, #28]
 801b15c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801b160:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801b164:	4b86      	ldr	r3, [pc, #536]	; (801b380 <_strtod_l+0xbd0>)
 801b166:	ea0a 0303 	and.w	r3, sl, r3
 801b16a:	930d      	str	r3, [sp, #52]	; 0x34
 801b16c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801b16e:	4b85      	ldr	r3, [pc, #532]	; (801b384 <_strtod_l+0xbd4>)
 801b170:	429a      	cmp	r2, r3
 801b172:	f040 8090 	bne.w	801b296 <_strtod_l+0xae6>
 801b176:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 801b17a:	ec49 8b10 	vmov	d0, r8, r9
 801b17e:	f7ff f9b9 	bl	801a4f4 <__ulp>
 801b182:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801b186:	ec51 0b10 	vmov	r0, r1, d0
 801b18a:	f7e5 fa65 	bl	8000658 <__aeabi_dmul>
 801b18e:	4642      	mov	r2, r8
 801b190:	464b      	mov	r3, r9
 801b192:	f7e5 f8ab 	bl	80002ec <__adddf3>
 801b196:	460b      	mov	r3, r1
 801b198:	4979      	ldr	r1, [pc, #484]	; (801b380 <_strtod_l+0xbd0>)
 801b19a:	4a7b      	ldr	r2, [pc, #492]	; (801b388 <_strtod_l+0xbd8>)
 801b19c:	4019      	ands	r1, r3
 801b19e:	4291      	cmp	r1, r2
 801b1a0:	4680      	mov	r8, r0
 801b1a2:	d944      	bls.n	801b22e <_strtod_l+0xa7e>
 801b1a4:	ee18 2a90 	vmov	r2, s17
 801b1a8:	4b78      	ldr	r3, [pc, #480]	; (801b38c <_strtod_l+0xbdc>)
 801b1aa:	429a      	cmp	r2, r3
 801b1ac:	d104      	bne.n	801b1b8 <_strtod_l+0xa08>
 801b1ae:	ee18 3a10 	vmov	r3, s16
 801b1b2:	3301      	adds	r3, #1
 801b1b4:	f43f ad40 	beq.w	801ac38 <_strtod_l+0x488>
 801b1b8:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 801b38c <_strtod_l+0xbdc>
 801b1bc:	f04f 38ff 	mov.w	r8, #4294967295
 801b1c0:	9916      	ldr	r1, [sp, #88]	; 0x58
 801b1c2:	4620      	mov	r0, r4
 801b1c4:	f7fe fe6a 	bl	8019e9c <_Bfree>
 801b1c8:	9905      	ldr	r1, [sp, #20]
 801b1ca:	4620      	mov	r0, r4
 801b1cc:	f7fe fe66 	bl	8019e9c <_Bfree>
 801b1d0:	4659      	mov	r1, fp
 801b1d2:	4620      	mov	r0, r4
 801b1d4:	f7fe fe62 	bl	8019e9c <_Bfree>
 801b1d8:	4629      	mov	r1, r5
 801b1da:	4620      	mov	r0, r4
 801b1dc:	f7fe fe5e 	bl	8019e9c <_Bfree>
 801b1e0:	e609      	b.n	801adf6 <_strtod_l+0x646>
 801b1e2:	f1b8 0f01 	cmp.w	r8, #1
 801b1e6:	d103      	bne.n	801b1f0 <_strtod_l+0xa40>
 801b1e8:	f1b9 0f00 	cmp.w	r9, #0
 801b1ec:	f43f ad95 	beq.w	801ad1a <_strtod_l+0x56a>
 801b1f0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 801b348 <_strtod_l+0xb98>
 801b1f4:	4f60      	ldr	r7, [pc, #384]	; (801b378 <_strtod_l+0xbc8>)
 801b1f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b1fa:	2600      	movs	r6, #0
 801b1fc:	e7ae      	b.n	801b15c <_strtod_l+0x9ac>
 801b1fe:	4f5f      	ldr	r7, [pc, #380]	; (801b37c <_strtod_l+0xbcc>)
 801b200:	2600      	movs	r6, #0
 801b202:	e7a7      	b.n	801b154 <_strtod_l+0x9a4>
 801b204:	4b5d      	ldr	r3, [pc, #372]	; (801b37c <_strtod_l+0xbcc>)
 801b206:	4630      	mov	r0, r6
 801b208:	4639      	mov	r1, r7
 801b20a:	2200      	movs	r2, #0
 801b20c:	f7e5 fa24 	bl	8000658 <__aeabi_dmul>
 801b210:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b212:	4606      	mov	r6, r0
 801b214:	460f      	mov	r7, r1
 801b216:	2b00      	cmp	r3, #0
 801b218:	d09c      	beq.n	801b154 <_strtod_l+0x9a4>
 801b21a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801b21e:	e79d      	b.n	801b15c <_strtod_l+0x9ac>
 801b220:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 801b350 <_strtod_l+0xba0>
 801b224:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b228:	ec57 6b17 	vmov	r6, r7, d7
 801b22c:	e796      	b.n	801b15c <_strtod_l+0x9ac>
 801b22e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 801b232:	9b04      	ldr	r3, [sp, #16]
 801b234:	46ca      	mov	sl, r9
 801b236:	2b00      	cmp	r3, #0
 801b238:	d1c2      	bne.n	801b1c0 <_strtod_l+0xa10>
 801b23a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801b23e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801b240:	0d1b      	lsrs	r3, r3, #20
 801b242:	051b      	lsls	r3, r3, #20
 801b244:	429a      	cmp	r2, r3
 801b246:	d1bb      	bne.n	801b1c0 <_strtod_l+0xa10>
 801b248:	4630      	mov	r0, r6
 801b24a:	4639      	mov	r1, r7
 801b24c:	f7e5 fd64 	bl	8000d18 <__aeabi_d2lz>
 801b250:	f7e5 f9d4 	bl	80005fc <__aeabi_l2d>
 801b254:	4602      	mov	r2, r0
 801b256:	460b      	mov	r3, r1
 801b258:	4630      	mov	r0, r6
 801b25a:	4639      	mov	r1, r7
 801b25c:	f7e5 f844 	bl	80002e8 <__aeabi_dsub>
 801b260:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801b262:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b266:	ea43 0308 	orr.w	r3, r3, r8
 801b26a:	4313      	orrs	r3, r2
 801b26c:	4606      	mov	r6, r0
 801b26e:	460f      	mov	r7, r1
 801b270:	d054      	beq.n	801b31c <_strtod_l+0xb6c>
 801b272:	a339      	add	r3, pc, #228	; (adr r3, 801b358 <_strtod_l+0xba8>)
 801b274:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b278:	f7e5 fc60 	bl	8000b3c <__aeabi_dcmplt>
 801b27c:	2800      	cmp	r0, #0
 801b27e:	f47f ace5 	bne.w	801ac4c <_strtod_l+0x49c>
 801b282:	a337      	add	r3, pc, #220	; (adr r3, 801b360 <_strtod_l+0xbb0>)
 801b284:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b288:	4630      	mov	r0, r6
 801b28a:	4639      	mov	r1, r7
 801b28c:	f7e5 fc74 	bl	8000b78 <__aeabi_dcmpgt>
 801b290:	2800      	cmp	r0, #0
 801b292:	d095      	beq.n	801b1c0 <_strtod_l+0xa10>
 801b294:	e4da      	b.n	801ac4c <_strtod_l+0x49c>
 801b296:	9b04      	ldr	r3, [sp, #16]
 801b298:	b333      	cbz	r3, 801b2e8 <_strtod_l+0xb38>
 801b29a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b29c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801b2a0:	d822      	bhi.n	801b2e8 <_strtod_l+0xb38>
 801b2a2:	a331      	add	r3, pc, #196	; (adr r3, 801b368 <_strtod_l+0xbb8>)
 801b2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b2a8:	4630      	mov	r0, r6
 801b2aa:	4639      	mov	r1, r7
 801b2ac:	f7e5 fc50 	bl	8000b50 <__aeabi_dcmple>
 801b2b0:	b1a0      	cbz	r0, 801b2dc <_strtod_l+0xb2c>
 801b2b2:	4639      	mov	r1, r7
 801b2b4:	4630      	mov	r0, r6
 801b2b6:	f7e5 fca7 	bl	8000c08 <__aeabi_d2uiz>
 801b2ba:	2801      	cmp	r0, #1
 801b2bc:	bf38      	it	cc
 801b2be:	2001      	movcc	r0, #1
 801b2c0:	f7e5 f950 	bl	8000564 <__aeabi_ui2d>
 801b2c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b2c6:	4606      	mov	r6, r0
 801b2c8:	460f      	mov	r7, r1
 801b2ca:	bb23      	cbnz	r3, 801b316 <_strtod_l+0xb66>
 801b2cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b2d0:	9010      	str	r0, [sp, #64]	; 0x40
 801b2d2:	9311      	str	r3, [sp, #68]	; 0x44
 801b2d4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801b2d8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801b2dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801b2de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801b2e0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801b2e4:	1a9b      	subs	r3, r3, r2
 801b2e6:	930f      	str	r3, [sp, #60]	; 0x3c
 801b2e8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801b2ec:	eeb0 0a48 	vmov.f32	s0, s16
 801b2f0:	eef0 0a68 	vmov.f32	s1, s17
 801b2f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 801b2f8:	f7ff f8fc 	bl	801a4f4 <__ulp>
 801b2fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801b300:	ec53 2b10 	vmov	r2, r3, d0
 801b304:	f7e5 f9a8 	bl	8000658 <__aeabi_dmul>
 801b308:	ec53 2b18 	vmov	r2, r3, d8
 801b30c:	f7e4 ffee 	bl	80002ec <__adddf3>
 801b310:	4680      	mov	r8, r0
 801b312:	4689      	mov	r9, r1
 801b314:	e78d      	b.n	801b232 <_strtod_l+0xa82>
 801b316:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801b31a:	e7db      	b.n	801b2d4 <_strtod_l+0xb24>
 801b31c:	a314      	add	r3, pc, #80	; (adr r3, 801b370 <_strtod_l+0xbc0>)
 801b31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b322:	f7e5 fc0b 	bl	8000b3c <__aeabi_dcmplt>
 801b326:	e7b3      	b.n	801b290 <_strtod_l+0xae0>
 801b328:	2300      	movs	r3, #0
 801b32a:	930a      	str	r3, [sp, #40]	; 0x28
 801b32c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801b32e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b330:	6013      	str	r3, [r2, #0]
 801b332:	f7ff ba7c 	b.w	801a82e <_strtod_l+0x7e>
 801b336:	2a65      	cmp	r2, #101	; 0x65
 801b338:	f43f ab75 	beq.w	801aa26 <_strtod_l+0x276>
 801b33c:	2a45      	cmp	r2, #69	; 0x45
 801b33e:	f43f ab72 	beq.w	801aa26 <_strtod_l+0x276>
 801b342:	2301      	movs	r3, #1
 801b344:	f7ff bbaa 	b.w	801aa9c <_strtod_l+0x2ec>
 801b348:	00000000 	.word	0x00000000
 801b34c:	bff00000 	.word	0xbff00000
 801b350:	00000000 	.word	0x00000000
 801b354:	3ff00000 	.word	0x3ff00000
 801b358:	94a03595 	.word	0x94a03595
 801b35c:	3fdfffff 	.word	0x3fdfffff
 801b360:	35afe535 	.word	0x35afe535
 801b364:	3fe00000 	.word	0x3fe00000
 801b368:	ffc00000 	.word	0xffc00000
 801b36c:	41dfffff 	.word	0x41dfffff
 801b370:	94a03595 	.word	0x94a03595
 801b374:	3fcfffff 	.word	0x3fcfffff
 801b378:	3ff00000 	.word	0x3ff00000
 801b37c:	3fe00000 	.word	0x3fe00000
 801b380:	7ff00000 	.word	0x7ff00000
 801b384:	7fe00000 	.word	0x7fe00000
 801b388:	7c9fffff 	.word	0x7c9fffff
 801b38c:	7fefffff 	.word	0x7fefffff

0801b390 <_strtod_r>:
 801b390:	4b01      	ldr	r3, [pc, #4]	; (801b398 <_strtod_r+0x8>)
 801b392:	f7ff ba0d 	b.w	801a7b0 <_strtod_l>
 801b396:	bf00      	nop
 801b398:	2000019c 	.word	0x2000019c

0801b39c <_strtol_l.constprop.0>:
 801b39c:	2b01      	cmp	r3, #1
 801b39e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b3a2:	d001      	beq.n	801b3a8 <_strtol_l.constprop.0+0xc>
 801b3a4:	2b24      	cmp	r3, #36	; 0x24
 801b3a6:	d906      	bls.n	801b3b6 <_strtol_l.constprop.0+0x1a>
 801b3a8:	f7fd fe32 	bl	8019010 <__errno>
 801b3ac:	2316      	movs	r3, #22
 801b3ae:	6003      	str	r3, [r0, #0]
 801b3b0:	2000      	movs	r0, #0
 801b3b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b3b6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801b49c <_strtol_l.constprop.0+0x100>
 801b3ba:	460d      	mov	r5, r1
 801b3bc:	462e      	mov	r6, r5
 801b3be:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b3c2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 801b3c6:	f017 0708 	ands.w	r7, r7, #8
 801b3ca:	d1f7      	bne.n	801b3bc <_strtol_l.constprop.0+0x20>
 801b3cc:	2c2d      	cmp	r4, #45	; 0x2d
 801b3ce:	d132      	bne.n	801b436 <_strtol_l.constprop.0+0x9a>
 801b3d0:	782c      	ldrb	r4, [r5, #0]
 801b3d2:	2701      	movs	r7, #1
 801b3d4:	1cb5      	adds	r5, r6, #2
 801b3d6:	2b00      	cmp	r3, #0
 801b3d8:	d05b      	beq.n	801b492 <_strtol_l.constprop.0+0xf6>
 801b3da:	2b10      	cmp	r3, #16
 801b3dc:	d109      	bne.n	801b3f2 <_strtol_l.constprop.0+0x56>
 801b3de:	2c30      	cmp	r4, #48	; 0x30
 801b3e0:	d107      	bne.n	801b3f2 <_strtol_l.constprop.0+0x56>
 801b3e2:	782c      	ldrb	r4, [r5, #0]
 801b3e4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801b3e8:	2c58      	cmp	r4, #88	; 0x58
 801b3ea:	d14d      	bne.n	801b488 <_strtol_l.constprop.0+0xec>
 801b3ec:	786c      	ldrb	r4, [r5, #1]
 801b3ee:	2310      	movs	r3, #16
 801b3f0:	3502      	adds	r5, #2
 801b3f2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801b3f6:	f108 38ff 	add.w	r8, r8, #4294967295
 801b3fa:	f04f 0e00 	mov.w	lr, #0
 801b3fe:	fbb8 f9f3 	udiv	r9, r8, r3
 801b402:	4676      	mov	r6, lr
 801b404:	fb03 8a19 	mls	sl, r3, r9, r8
 801b408:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801b40c:	f1bc 0f09 	cmp.w	ip, #9
 801b410:	d816      	bhi.n	801b440 <_strtol_l.constprop.0+0xa4>
 801b412:	4664      	mov	r4, ip
 801b414:	42a3      	cmp	r3, r4
 801b416:	dd24      	ble.n	801b462 <_strtol_l.constprop.0+0xc6>
 801b418:	f1be 3fff 	cmp.w	lr, #4294967295
 801b41c:	d008      	beq.n	801b430 <_strtol_l.constprop.0+0x94>
 801b41e:	45b1      	cmp	r9, r6
 801b420:	d31c      	bcc.n	801b45c <_strtol_l.constprop.0+0xc0>
 801b422:	d101      	bne.n	801b428 <_strtol_l.constprop.0+0x8c>
 801b424:	45a2      	cmp	sl, r4
 801b426:	db19      	blt.n	801b45c <_strtol_l.constprop.0+0xc0>
 801b428:	fb06 4603 	mla	r6, r6, r3, r4
 801b42c:	f04f 0e01 	mov.w	lr, #1
 801b430:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b434:	e7e8      	b.n	801b408 <_strtol_l.constprop.0+0x6c>
 801b436:	2c2b      	cmp	r4, #43	; 0x2b
 801b438:	bf04      	itt	eq
 801b43a:	782c      	ldrbeq	r4, [r5, #0]
 801b43c:	1cb5      	addeq	r5, r6, #2
 801b43e:	e7ca      	b.n	801b3d6 <_strtol_l.constprop.0+0x3a>
 801b440:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801b444:	f1bc 0f19 	cmp.w	ip, #25
 801b448:	d801      	bhi.n	801b44e <_strtol_l.constprop.0+0xb2>
 801b44a:	3c37      	subs	r4, #55	; 0x37
 801b44c:	e7e2      	b.n	801b414 <_strtol_l.constprop.0+0x78>
 801b44e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801b452:	f1bc 0f19 	cmp.w	ip, #25
 801b456:	d804      	bhi.n	801b462 <_strtol_l.constprop.0+0xc6>
 801b458:	3c57      	subs	r4, #87	; 0x57
 801b45a:	e7db      	b.n	801b414 <_strtol_l.constprop.0+0x78>
 801b45c:	f04f 3eff 	mov.w	lr, #4294967295
 801b460:	e7e6      	b.n	801b430 <_strtol_l.constprop.0+0x94>
 801b462:	f1be 3fff 	cmp.w	lr, #4294967295
 801b466:	d105      	bne.n	801b474 <_strtol_l.constprop.0+0xd8>
 801b468:	2322      	movs	r3, #34	; 0x22
 801b46a:	6003      	str	r3, [r0, #0]
 801b46c:	4646      	mov	r6, r8
 801b46e:	b942      	cbnz	r2, 801b482 <_strtol_l.constprop.0+0xe6>
 801b470:	4630      	mov	r0, r6
 801b472:	e79e      	b.n	801b3b2 <_strtol_l.constprop.0+0x16>
 801b474:	b107      	cbz	r7, 801b478 <_strtol_l.constprop.0+0xdc>
 801b476:	4276      	negs	r6, r6
 801b478:	2a00      	cmp	r2, #0
 801b47a:	d0f9      	beq.n	801b470 <_strtol_l.constprop.0+0xd4>
 801b47c:	f1be 0f00 	cmp.w	lr, #0
 801b480:	d000      	beq.n	801b484 <_strtol_l.constprop.0+0xe8>
 801b482:	1e69      	subs	r1, r5, #1
 801b484:	6011      	str	r1, [r2, #0]
 801b486:	e7f3      	b.n	801b470 <_strtol_l.constprop.0+0xd4>
 801b488:	2430      	movs	r4, #48	; 0x30
 801b48a:	2b00      	cmp	r3, #0
 801b48c:	d1b1      	bne.n	801b3f2 <_strtol_l.constprop.0+0x56>
 801b48e:	2308      	movs	r3, #8
 801b490:	e7af      	b.n	801b3f2 <_strtol_l.constprop.0+0x56>
 801b492:	2c30      	cmp	r4, #48	; 0x30
 801b494:	d0a5      	beq.n	801b3e2 <_strtol_l.constprop.0+0x46>
 801b496:	230a      	movs	r3, #10
 801b498:	e7ab      	b.n	801b3f2 <_strtol_l.constprop.0+0x56>
 801b49a:	bf00      	nop
 801b49c:	0801ddc9 	.word	0x0801ddc9

0801b4a0 <_strtol_r>:
 801b4a0:	f7ff bf7c 	b.w	801b39c <_strtol_l.constprop.0>

0801b4a4 <__ssputs_r>:
 801b4a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b4a8:	688e      	ldr	r6, [r1, #8]
 801b4aa:	461f      	mov	r7, r3
 801b4ac:	42be      	cmp	r6, r7
 801b4ae:	680b      	ldr	r3, [r1, #0]
 801b4b0:	4682      	mov	sl, r0
 801b4b2:	460c      	mov	r4, r1
 801b4b4:	4690      	mov	r8, r2
 801b4b6:	d82c      	bhi.n	801b512 <__ssputs_r+0x6e>
 801b4b8:	898a      	ldrh	r2, [r1, #12]
 801b4ba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801b4be:	d026      	beq.n	801b50e <__ssputs_r+0x6a>
 801b4c0:	6965      	ldr	r5, [r4, #20]
 801b4c2:	6909      	ldr	r1, [r1, #16]
 801b4c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b4c8:	eba3 0901 	sub.w	r9, r3, r1
 801b4cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b4d0:	1c7b      	adds	r3, r7, #1
 801b4d2:	444b      	add	r3, r9
 801b4d4:	106d      	asrs	r5, r5, #1
 801b4d6:	429d      	cmp	r5, r3
 801b4d8:	bf38      	it	cc
 801b4da:	461d      	movcc	r5, r3
 801b4dc:	0553      	lsls	r3, r2, #21
 801b4de:	d527      	bpl.n	801b530 <__ssputs_r+0x8c>
 801b4e0:	4629      	mov	r1, r5
 801b4e2:	f7fc fb87 	bl	8017bf4 <_malloc_r>
 801b4e6:	4606      	mov	r6, r0
 801b4e8:	b360      	cbz	r0, 801b544 <__ssputs_r+0xa0>
 801b4ea:	6921      	ldr	r1, [r4, #16]
 801b4ec:	464a      	mov	r2, r9
 801b4ee:	f7fd fdbb 	bl	8019068 <memcpy>
 801b4f2:	89a3      	ldrh	r3, [r4, #12]
 801b4f4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801b4f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b4fc:	81a3      	strh	r3, [r4, #12]
 801b4fe:	6126      	str	r6, [r4, #16]
 801b500:	6165      	str	r5, [r4, #20]
 801b502:	444e      	add	r6, r9
 801b504:	eba5 0509 	sub.w	r5, r5, r9
 801b508:	6026      	str	r6, [r4, #0]
 801b50a:	60a5      	str	r5, [r4, #8]
 801b50c:	463e      	mov	r6, r7
 801b50e:	42be      	cmp	r6, r7
 801b510:	d900      	bls.n	801b514 <__ssputs_r+0x70>
 801b512:	463e      	mov	r6, r7
 801b514:	6820      	ldr	r0, [r4, #0]
 801b516:	4632      	mov	r2, r6
 801b518:	4641      	mov	r1, r8
 801b51a:	f000 ff02 	bl	801c322 <memmove>
 801b51e:	68a3      	ldr	r3, [r4, #8]
 801b520:	1b9b      	subs	r3, r3, r6
 801b522:	60a3      	str	r3, [r4, #8]
 801b524:	6823      	ldr	r3, [r4, #0]
 801b526:	4433      	add	r3, r6
 801b528:	6023      	str	r3, [r4, #0]
 801b52a:	2000      	movs	r0, #0
 801b52c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b530:	462a      	mov	r2, r5
 801b532:	f001 fad4 	bl	801cade <_realloc_r>
 801b536:	4606      	mov	r6, r0
 801b538:	2800      	cmp	r0, #0
 801b53a:	d1e0      	bne.n	801b4fe <__ssputs_r+0x5a>
 801b53c:	6921      	ldr	r1, [r4, #16]
 801b53e:	4650      	mov	r0, sl
 801b540:	f7fe fc20 	bl	8019d84 <_free_r>
 801b544:	230c      	movs	r3, #12
 801b546:	f8ca 3000 	str.w	r3, [sl]
 801b54a:	89a3      	ldrh	r3, [r4, #12]
 801b54c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b550:	81a3      	strh	r3, [r4, #12]
 801b552:	f04f 30ff 	mov.w	r0, #4294967295
 801b556:	e7e9      	b.n	801b52c <__ssputs_r+0x88>

0801b558 <_svfiprintf_r>:
 801b558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b55c:	4698      	mov	r8, r3
 801b55e:	898b      	ldrh	r3, [r1, #12]
 801b560:	061b      	lsls	r3, r3, #24
 801b562:	b09d      	sub	sp, #116	; 0x74
 801b564:	4607      	mov	r7, r0
 801b566:	460d      	mov	r5, r1
 801b568:	4614      	mov	r4, r2
 801b56a:	d50e      	bpl.n	801b58a <_svfiprintf_r+0x32>
 801b56c:	690b      	ldr	r3, [r1, #16]
 801b56e:	b963      	cbnz	r3, 801b58a <_svfiprintf_r+0x32>
 801b570:	2140      	movs	r1, #64	; 0x40
 801b572:	f7fc fb3f 	bl	8017bf4 <_malloc_r>
 801b576:	6028      	str	r0, [r5, #0]
 801b578:	6128      	str	r0, [r5, #16]
 801b57a:	b920      	cbnz	r0, 801b586 <_svfiprintf_r+0x2e>
 801b57c:	230c      	movs	r3, #12
 801b57e:	603b      	str	r3, [r7, #0]
 801b580:	f04f 30ff 	mov.w	r0, #4294967295
 801b584:	e0d0      	b.n	801b728 <_svfiprintf_r+0x1d0>
 801b586:	2340      	movs	r3, #64	; 0x40
 801b588:	616b      	str	r3, [r5, #20]
 801b58a:	2300      	movs	r3, #0
 801b58c:	9309      	str	r3, [sp, #36]	; 0x24
 801b58e:	2320      	movs	r3, #32
 801b590:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b594:	f8cd 800c 	str.w	r8, [sp, #12]
 801b598:	2330      	movs	r3, #48	; 0x30
 801b59a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801b740 <_svfiprintf_r+0x1e8>
 801b59e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b5a2:	f04f 0901 	mov.w	r9, #1
 801b5a6:	4623      	mov	r3, r4
 801b5a8:	469a      	mov	sl, r3
 801b5aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b5ae:	b10a      	cbz	r2, 801b5b4 <_svfiprintf_r+0x5c>
 801b5b0:	2a25      	cmp	r2, #37	; 0x25
 801b5b2:	d1f9      	bne.n	801b5a8 <_svfiprintf_r+0x50>
 801b5b4:	ebba 0b04 	subs.w	fp, sl, r4
 801b5b8:	d00b      	beq.n	801b5d2 <_svfiprintf_r+0x7a>
 801b5ba:	465b      	mov	r3, fp
 801b5bc:	4622      	mov	r2, r4
 801b5be:	4629      	mov	r1, r5
 801b5c0:	4638      	mov	r0, r7
 801b5c2:	f7ff ff6f 	bl	801b4a4 <__ssputs_r>
 801b5c6:	3001      	adds	r0, #1
 801b5c8:	f000 80a9 	beq.w	801b71e <_svfiprintf_r+0x1c6>
 801b5cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b5ce:	445a      	add	r2, fp
 801b5d0:	9209      	str	r2, [sp, #36]	; 0x24
 801b5d2:	f89a 3000 	ldrb.w	r3, [sl]
 801b5d6:	2b00      	cmp	r3, #0
 801b5d8:	f000 80a1 	beq.w	801b71e <_svfiprintf_r+0x1c6>
 801b5dc:	2300      	movs	r3, #0
 801b5de:	f04f 32ff 	mov.w	r2, #4294967295
 801b5e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b5e6:	f10a 0a01 	add.w	sl, sl, #1
 801b5ea:	9304      	str	r3, [sp, #16]
 801b5ec:	9307      	str	r3, [sp, #28]
 801b5ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b5f2:	931a      	str	r3, [sp, #104]	; 0x68
 801b5f4:	4654      	mov	r4, sl
 801b5f6:	2205      	movs	r2, #5
 801b5f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b5fc:	4850      	ldr	r0, [pc, #320]	; (801b740 <_svfiprintf_r+0x1e8>)
 801b5fe:	f7e4 fe17 	bl	8000230 <memchr>
 801b602:	9a04      	ldr	r2, [sp, #16]
 801b604:	b9d8      	cbnz	r0, 801b63e <_svfiprintf_r+0xe6>
 801b606:	06d0      	lsls	r0, r2, #27
 801b608:	bf44      	itt	mi
 801b60a:	2320      	movmi	r3, #32
 801b60c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b610:	0711      	lsls	r1, r2, #28
 801b612:	bf44      	itt	mi
 801b614:	232b      	movmi	r3, #43	; 0x2b
 801b616:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b61a:	f89a 3000 	ldrb.w	r3, [sl]
 801b61e:	2b2a      	cmp	r3, #42	; 0x2a
 801b620:	d015      	beq.n	801b64e <_svfiprintf_r+0xf6>
 801b622:	9a07      	ldr	r2, [sp, #28]
 801b624:	4654      	mov	r4, sl
 801b626:	2000      	movs	r0, #0
 801b628:	f04f 0c0a 	mov.w	ip, #10
 801b62c:	4621      	mov	r1, r4
 801b62e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b632:	3b30      	subs	r3, #48	; 0x30
 801b634:	2b09      	cmp	r3, #9
 801b636:	d94d      	bls.n	801b6d4 <_svfiprintf_r+0x17c>
 801b638:	b1b0      	cbz	r0, 801b668 <_svfiprintf_r+0x110>
 801b63a:	9207      	str	r2, [sp, #28]
 801b63c:	e014      	b.n	801b668 <_svfiprintf_r+0x110>
 801b63e:	eba0 0308 	sub.w	r3, r0, r8
 801b642:	fa09 f303 	lsl.w	r3, r9, r3
 801b646:	4313      	orrs	r3, r2
 801b648:	9304      	str	r3, [sp, #16]
 801b64a:	46a2      	mov	sl, r4
 801b64c:	e7d2      	b.n	801b5f4 <_svfiprintf_r+0x9c>
 801b64e:	9b03      	ldr	r3, [sp, #12]
 801b650:	1d19      	adds	r1, r3, #4
 801b652:	681b      	ldr	r3, [r3, #0]
 801b654:	9103      	str	r1, [sp, #12]
 801b656:	2b00      	cmp	r3, #0
 801b658:	bfbb      	ittet	lt
 801b65a:	425b      	neglt	r3, r3
 801b65c:	f042 0202 	orrlt.w	r2, r2, #2
 801b660:	9307      	strge	r3, [sp, #28]
 801b662:	9307      	strlt	r3, [sp, #28]
 801b664:	bfb8      	it	lt
 801b666:	9204      	strlt	r2, [sp, #16]
 801b668:	7823      	ldrb	r3, [r4, #0]
 801b66a:	2b2e      	cmp	r3, #46	; 0x2e
 801b66c:	d10c      	bne.n	801b688 <_svfiprintf_r+0x130>
 801b66e:	7863      	ldrb	r3, [r4, #1]
 801b670:	2b2a      	cmp	r3, #42	; 0x2a
 801b672:	d134      	bne.n	801b6de <_svfiprintf_r+0x186>
 801b674:	9b03      	ldr	r3, [sp, #12]
 801b676:	1d1a      	adds	r2, r3, #4
 801b678:	681b      	ldr	r3, [r3, #0]
 801b67a:	9203      	str	r2, [sp, #12]
 801b67c:	2b00      	cmp	r3, #0
 801b67e:	bfb8      	it	lt
 801b680:	f04f 33ff 	movlt.w	r3, #4294967295
 801b684:	3402      	adds	r4, #2
 801b686:	9305      	str	r3, [sp, #20]
 801b688:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801b750 <_svfiprintf_r+0x1f8>
 801b68c:	7821      	ldrb	r1, [r4, #0]
 801b68e:	2203      	movs	r2, #3
 801b690:	4650      	mov	r0, sl
 801b692:	f7e4 fdcd 	bl	8000230 <memchr>
 801b696:	b138      	cbz	r0, 801b6a8 <_svfiprintf_r+0x150>
 801b698:	9b04      	ldr	r3, [sp, #16]
 801b69a:	eba0 000a 	sub.w	r0, r0, sl
 801b69e:	2240      	movs	r2, #64	; 0x40
 801b6a0:	4082      	lsls	r2, r0
 801b6a2:	4313      	orrs	r3, r2
 801b6a4:	3401      	adds	r4, #1
 801b6a6:	9304      	str	r3, [sp, #16]
 801b6a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b6ac:	4825      	ldr	r0, [pc, #148]	; (801b744 <_svfiprintf_r+0x1ec>)
 801b6ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b6b2:	2206      	movs	r2, #6
 801b6b4:	f7e4 fdbc 	bl	8000230 <memchr>
 801b6b8:	2800      	cmp	r0, #0
 801b6ba:	d038      	beq.n	801b72e <_svfiprintf_r+0x1d6>
 801b6bc:	4b22      	ldr	r3, [pc, #136]	; (801b748 <_svfiprintf_r+0x1f0>)
 801b6be:	bb1b      	cbnz	r3, 801b708 <_svfiprintf_r+0x1b0>
 801b6c0:	9b03      	ldr	r3, [sp, #12]
 801b6c2:	3307      	adds	r3, #7
 801b6c4:	f023 0307 	bic.w	r3, r3, #7
 801b6c8:	3308      	adds	r3, #8
 801b6ca:	9303      	str	r3, [sp, #12]
 801b6cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b6ce:	4433      	add	r3, r6
 801b6d0:	9309      	str	r3, [sp, #36]	; 0x24
 801b6d2:	e768      	b.n	801b5a6 <_svfiprintf_r+0x4e>
 801b6d4:	fb0c 3202 	mla	r2, ip, r2, r3
 801b6d8:	460c      	mov	r4, r1
 801b6da:	2001      	movs	r0, #1
 801b6dc:	e7a6      	b.n	801b62c <_svfiprintf_r+0xd4>
 801b6de:	2300      	movs	r3, #0
 801b6e0:	3401      	adds	r4, #1
 801b6e2:	9305      	str	r3, [sp, #20]
 801b6e4:	4619      	mov	r1, r3
 801b6e6:	f04f 0c0a 	mov.w	ip, #10
 801b6ea:	4620      	mov	r0, r4
 801b6ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b6f0:	3a30      	subs	r2, #48	; 0x30
 801b6f2:	2a09      	cmp	r2, #9
 801b6f4:	d903      	bls.n	801b6fe <_svfiprintf_r+0x1a6>
 801b6f6:	2b00      	cmp	r3, #0
 801b6f8:	d0c6      	beq.n	801b688 <_svfiprintf_r+0x130>
 801b6fa:	9105      	str	r1, [sp, #20]
 801b6fc:	e7c4      	b.n	801b688 <_svfiprintf_r+0x130>
 801b6fe:	fb0c 2101 	mla	r1, ip, r1, r2
 801b702:	4604      	mov	r4, r0
 801b704:	2301      	movs	r3, #1
 801b706:	e7f0      	b.n	801b6ea <_svfiprintf_r+0x192>
 801b708:	ab03      	add	r3, sp, #12
 801b70a:	9300      	str	r3, [sp, #0]
 801b70c:	462a      	mov	r2, r5
 801b70e:	4b0f      	ldr	r3, [pc, #60]	; (801b74c <_svfiprintf_r+0x1f4>)
 801b710:	a904      	add	r1, sp, #16
 801b712:	4638      	mov	r0, r7
 801b714:	f7fc fb9a 	bl	8017e4c <_printf_float>
 801b718:	1c42      	adds	r2, r0, #1
 801b71a:	4606      	mov	r6, r0
 801b71c:	d1d6      	bne.n	801b6cc <_svfiprintf_r+0x174>
 801b71e:	89ab      	ldrh	r3, [r5, #12]
 801b720:	065b      	lsls	r3, r3, #25
 801b722:	f53f af2d 	bmi.w	801b580 <_svfiprintf_r+0x28>
 801b726:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b728:	b01d      	add	sp, #116	; 0x74
 801b72a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b72e:	ab03      	add	r3, sp, #12
 801b730:	9300      	str	r3, [sp, #0]
 801b732:	462a      	mov	r2, r5
 801b734:	4b05      	ldr	r3, [pc, #20]	; (801b74c <_svfiprintf_r+0x1f4>)
 801b736:	a904      	add	r1, sp, #16
 801b738:	4638      	mov	r0, r7
 801b73a:	f7fc fe2b 	bl	8018394 <_printf_i>
 801b73e:	e7eb      	b.n	801b718 <_svfiprintf_r+0x1c0>
 801b740:	0801dec9 	.word	0x0801dec9
 801b744:	0801ded3 	.word	0x0801ded3
 801b748:	08017e4d 	.word	0x08017e4d
 801b74c:	0801b4a5 	.word	0x0801b4a5
 801b750:	0801decf 	.word	0x0801decf

0801b754 <_sungetc_r>:
 801b754:	b538      	push	{r3, r4, r5, lr}
 801b756:	1c4b      	adds	r3, r1, #1
 801b758:	4614      	mov	r4, r2
 801b75a:	d103      	bne.n	801b764 <_sungetc_r+0x10>
 801b75c:	f04f 35ff 	mov.w	r5, #4294967295
 801b760:	4628      	mov	r0, r5
 801b762:	bd38      	pop	{r3, r4, r5, pc}
 801b764:	8993      	ldrh	r3, [r2, #12]
 801b766:	f023 0320 	bic.w	r3, r3, #32
 801b76a:	8193      	strh	r3, [r2, #12]
 801b76c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b76e:	6852      	ldr	r2, [r2, #4]
 801b770:	b2cd      	uxtb	r5, r1
 801b772:	b18b      	cbz	r3, 801b798 <_sungetc_r+0x44>
 801b774:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801b776:	4293      	cmp	r3, r2
 801b778:	dd08      	ble.n	801b78c <_sungetc_r+0x38>
 801b77a:	6823      	ldr	r3, [r4, #0]
 801b77c:	1e5a      	subs	r2, r3, #1
 801b77e:	6022      	str	r2, [r4, #0]
 801b780:	f803 5c01 	strb.w	r5, [r3, #-1]
 801b784:	6863      	ldr	r3, [r4, #4]
 801b786:	3301      	adds	r3, #1
 801b788:	6063      	str	r3, [r4, #4]
 801b78a:	e7e9      	b.n	801b760 <_sungetc_r+0xc>
 801b78c:	4621      	mov	r1, r4
 801b78e:	f000 fd8e 	bl	801c2ae <__submore>
 801b792:	2800      	cmp	r0, #0
 801b794:	d0f1      	beq.n	801b77a <_sungetc_r+0x26>
 801b796:	e7e1      	b.n	801b75c <_sungetc_r+0x8>
 801b798:	6921      	ldr	r1, [r4, #16]
 801b79a:	6823      	ldr	r3, [r4, #0]
 801b79c:	b151      	cbz	r1, 801b7b4 <_sungetc_r+0x60>
 801b79e:	4299      	cmp	r1, r3
 801b7a0:	d208      	bcs.n	801b7b4 <_sungetc_r+0x60>
 801b7a2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801b7a6:	42a9      	cmp	r1, r5
 801b7a8:	d104      	bne.n	801b7b4 <_sungetc_r+0x60>
 801b7aa:	3b01      	subs	r3, #1
 801b7ac:	3201      	adds	r2, #1
 801b7ae:	6023      	str	r3, [r4, #0]
 801b7b0:	6062      	str	r2, [r4, #4]
 801b7b2:	e7d5      	b.n	801b760 <_sungetc_r+0xc>
 801b7b4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801b7b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b7bc:	6363      	str	r3, [r4, #52]	; 0x34
 801b7be:	2303      	movs	r3, #3
 801b7c0:	63a3      	str	r3, [r4, #56]	; 0x38
 801b7c2:	4623      	mov	r3, r4
 801b7c4:	f803 5f46 	strb.w	r5, [r3, #70]!
 801b7c8:	6023      	str	r3, [r4, #0]
 801b7ca:	2301      	movs	r3, #1
 801b7cc:	e7dc      	b.n	801b788 <_sungetc_r+0x34>

0801b7ce <__ssrefill_r>:
 801b7ce:	b510      	push	{r4, lr}
 801b7d0:	460c      	mov	r4, r1
 801b7d2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801b7d4:	b169      	cbz	r1, 801b7f2 <__ssrefill_r+0x24>
 801b7d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b7da:	4299      	cmp	r1, r3
 801b7dc:	d001      	beq.n	801b7e2 <__ssrefill_r+0x14>
 801b7de:	f7fe fad1 	bl	8019d84 <_free_r>
 801b7e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b7e4:	6063      	str	r3, [r4, #4]
 801b7e6:	2000      	movs	r0, #0
 801b7e8:	6360      	str	r0, [r4, #52]	; 0x34
 801b7ea:	b113      	cbz	r3, 801b7f2 <__ssrefill_r+0x24>
 801b7ec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801b7ee:	6023      	str	r3, [r4, #0]
 801b7f0:	bd10      	pop	{r4, pc}
 801b7f2:	6923      	ldr	r3, [r4, #16]
 801b7f4:	6023      	str	r3, [r4, #0]
 801b7f6:	2300      	movs	r3, #0
 801b7f8:	6063      	str	r3, [r4, #4]
 801b7fa:	89a3      	ldrh	r3, [r4, #12]
 801b7fc:	f043 0320 	orr.w	r3, r3, #32
 801b800:	81a3      	strh	r3, [r4, #12]
 801b802:	f04f 30ff 	mov.w	r0, #4294967295
 801b806:	e7f3      	b.n	801b7f0 <__ssrefill_r+0x22>

0801b808 <__ssvfiscanf_r>:
 801b808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b80c:	460c      	mov	r4, r1
 801b80e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 801b812:	2100      	movs	r1, #0
 801b814:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 801b818:	49a6      	ldr	r1, [pc, #664]	; (801bab4 <__ssvfiscanf_r+0x2ac>)
 801b81a:	91a0      	str	r1, [sp, #640]	; 0x280
 801b81c:	f10d 0804 	add.w	r8, sp, #4
 801b820:	49a5      	ldr	r1, [pc, #660]	; (801bab8 <__ssvfiscanf_r+0x2b0>)
 801b822:	4fa6      	ldr	r7, [pc, #664]	; (801babc <__ssvfiscanf_r+0x2b4>)
 801b824:	f8df 9298 	ldr.w	r9, [pc, #664]	; 801bac0 <__ssvfiscanf_r+0x2b8>
 801b828:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801b82c:	4606      	mov	r6, r0
 801b82e:	91a1      	str	r1, [sp, #644]	; 0x284
 801b830:	9300      	str	r3, [sp, #0]
 801b832:	7813      	ldrb	r3, [r2, #0]
 801b834:	2b00      	cmp	r3, #0
 801b836:	f000 815a 	beq.w	801baee <__ssvfiscanf_r+0x2e6>
 801b83a:	5cf9      	ldrb	r1, [r7, r3]
 801b83c:	f011 0108 	ands.w	r1, r1, #8
 801b840:	f102 0501 	add.w	r5, r2, #1
 801b844:	d019      	beq.n	801b87a <__ssvfiscanf_r+0x72>
 801b846:	6863      	ldr	r3, [r4, #4]
 801b848:	2b00      	cmp	r3, #0
 801b84a:	dd0f      	ble.n	801b86c <__ssvfiscanf_r+0x64>
 801b84c:	6823      	ldr	r3, [r4, #0]
 801b84e:	781a      	ldrb	r2, [r3, #0]
 801b850:	5cba      	ldrb	r2, [r7, r2]
 801b852:	0712      	lsls	r2, r2, #28
 801b854:	d401      	bmi.n	801b85a <__ssvfiscanf_r+0x52>
 801b856:	462a      	mov	r2, r5
 801b858:	e7eb      	b.n	801b832 <__ssvfiscanf_r+0x2a>
 801b85a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801b85c:	3201      	adds	r2, #1
 801b85e:	9245      	str	r2, [sp, #276]	; 0x114
 801b860:	6862      	ldr	r2, [r4, #4]
 801b862:	3301      	adds	r3, #1
 801b864:	3a01      	subs	r2, #1
 801b866:	6062      	str	r2, [r4, #4]
 801b868:	6023      	str	r3, [r4, #0]
 801b86a:	e7ec      	b.n	801b846 <__ssvfiscanf_r+0x3e>
 801b86c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801b86e:	4621      	mov	r1, r4
 801b870:	4630      	mov	r0, r6
 801b872:	4798      	blx	r3
 801b874:	2800      	cmp	r0, #0
 801b876:	d0e9      	beq.n	801b84c <__ssvfiscanf_r+0x44>
 801b878:	e7ed      	b.n	801b856 <__ssvfiscanf_r+0x4e>
 801b87a:	2b25      	cmp	r3, #37	; 0x25
 801b87c:	d012      	beq.n	801b8a4 <__ssvfiscanf_r+0x9c>
 801b87e:	469a      	mov	sl, r3
 801b880:	6863      	ldr	r3, [r4, #4]
 801b882:	2b00      	cmp	r3, #0
 801b884:	f340 8091 	ble.w	801b9aa <__ssvfiscanf_r+0x1a2>
 801b888:	6822      	ldr	r2, [r4, #0]
 801b88a:	7813      	ldrb	r3, [r2, #0]
 801b88c:	4553      	cmp	r3, sl
 801b88e:	f040 812e 	bne.w	801baee <__ssvfiscanf_r+0x2e6>
 801b892:	6863      	ldr	r3, [r4, #4]
 801b894:	3b01      	subs	r3, #1
 801b896:	6063      	str	r3, [r4, #4]
 801b898:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801b89a:	3201      	adds	r2, #1
 801b89c:	3301      	adds	r3, #1
 801b89e:	6022      	str	r2, [r4, #0]
 801b8a0:	9345      	str	r3, [sp, #276]	; 0x114
 801b8a2:	e7d8      	b.n	801b856 <__ssvfiscanf_r+0x4e>
 801b8a4:	9141      	str	r1, [sp, #260]	; 0x104
 801b8a6:	9143      	str	r1, [sp, #268]	; 0x10c
 801b8a8:	7853      	ldrb	r3, [r2, #1]
 801b8aa:	2b2a      	cmp	r3, #42	; 0x2a
 801b8ac:	bf02      	ittt	eq
 801b8ae:	2310      	moveq	r3, #16
 801b8b0:	1c95      	addeq	r5, r2, #2
 801b8b2:	9341      	streq	r3, [sp, #260]	; 0x104
 801b8b4:	220a      	movs	r2, #10
 801b8b6:	46aa      	mov	sl, r5
 801b8b8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801b8bc:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801b8c0:	2b09      	cmp	r3, #9
 801b8c2:	d91c      	bls.n	801b8fe <__ssvfiscanf_r+0xf6>
 801b8c4:	487e      	ldr	r0, [pc, #504]	; (801bac0 <__ssvfiscanf_r+0x2b8>)
 801b8c6:	2203      	movs	r2, #3
 801b8c8:	f7e4 fcb2 	bl	8000230 <memchr>
 801b8cc:	b138      	cbz	r0, 801b8de <__ssvfiscanf_r+0xd6>
 801b8ce:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801b8d0:	eba0 0009 	sub.w	r0, r0, r9
 801b8d4:	2301      	movs	r3, #1
 801b8d6:	4083      	lsls	r3, r0
 801b8d8:	4313      	orrs	r3, r2
 801b8da:	9341      	str	r3, [sp, #260]	; 0x104
 801b8dc:	4655      	mov	r5, sl
 801b8de:	f815 3b01 	ldrb.w	r3, [r5], #1
 801b8e2:	2b78      	cmp	r3, #120	; 0x78
 801b8e4:	d806      	bhi.n	801b8f4 <__ssvfiscanf_r+0xec>
 801b8e6:	2b57      	cmp	r3, #87	; 0x57
 801b8e8:	d810      	bhi.n	801b90c <__ssvfiscanf_r+0x104>
 801b8ea:	2b25      	cmp	r3, #37	; 0x25
 801b8ec:	d0c7      	beq.n	801b87e <__ssvfiscanf_r+0x76>
 801b8ee:	d857      	bhi.n	801b9a0 <__ssvfiscanf_r+0x198>
 801b8f0:	2b00      	cmp	r3, #0
 801b8f2:	d065      	beq.n	801b9c0 <__ssvfiscanf_r+0x1b8>
 801b8f4:	2303      	movs	r3, #3
 801b8f6:	9347      	str	r3, [sp, #284]	; 0x11c
 801b8f8:	230a      	movs	r3, #10
 801b8fa:	9342      	str	r3, [sp, #264]	; 0x108
 801b8fc:	e076      	b.n	801b9ec <__ssvfiscanf_r+0x1e4>
 801b8fe:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801b900:	fb02 1103 	mla	r1, r2, r3, r1
 801b904:	3930      	subs	r1, #48	; 0x30
 801b906:	9143      	str	r1, [sp, #268]	; 0x10c
 801b908:	4655      	mov	r5, sl
 801b90a:	e7d4      	b.n	801b8b6 <__ssvfiscanf_r+0xae>
 801b90c:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 801b910:	2a20      	cmp	r2, #32
 801b912:	d8ef      	bhi.n	801b8f4 <__ssvfiscanf_r+0xec>
 801b914:	a101      	add	r1, pc, #4	; (adr r1, 801b91c <__ssvfiscanf_r+0x114>)
 801b916:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801b91a:	bf00      	nop
 801b91c:	0801b9cf 	.word	0x0801b9cf
 801b920:	0801b8f5 	.word	0x0801b8f5
 801b924:	0801b8f5 	.word	0x0801b8f5
 801b928:	0801ba2d 	.word	0x0801ba2d
 801b92c:	0801b8f5 	.word	0x0801b8f5
 801b930:	0801b8f5 	.word	0x0801b8f5
 801b934:	0801b8f5 	.word	0x0801b8f5
 801b938:	0801b8f5 	.word	0x0801b8f5
 801b93c:	0801b8f5 	.word	0x0801b8f5
 801b940:	0801b8f5 	.word	0x0801b8f5
 801b944:	0801b8f5 	.word	0x0801b8f5
 801b948:	0801ba43 	.word	0x0801ba43
 801b94c:	0801ba29 	.word	0x0801ba29
 801b950:	0801b9a7 	.word	0x0801b9a7
 801b954:	0801b9a7 	.word	0x0801b9a7
 801b958:	0801b9a7 	.word	0x0801b9a7
 801b95c:	0801b8f5 	.word	0x0801b8f5
 801b960:	0801b9e5 	.word	0x0801b9e5
 801b964:	0801b8f5 	.word	0x0801b8f5
 801b968:	0801b8f5 	.word	0x0801b8f5
 801b96c:	0801b8f5 	.word	0x0801b8f5
 801b970:	0801b8f5 	.word	0x0801b8f5
 801b974:	0801ba53 	.word	0x0801ba53
 801b978:	0801ba21 	.word	0x0801ba21
 801b97c:	0801b9c7 	.word	0x0801b9c7
 801b980:	0801b8f5 	.word	0x0801b8f5
 801b984:	0801b8f5 	.word	0x0801b8f5
 801b988:	0801ba4f 	.word	0x0801ba4f
 801b98c:	0801b8f5 	.word	0x0801b8f5
 801b990:	0801ba29 	.word	0x0801ba29
 801b994:	0801b8f5 	.word	0x0801b8f5
 801b998:	0801b8f5 	.word	0x0801b8f5
 801b99c:	0801b9cf 	.word	0x0801b9cf
 801b9a0:	3b45      	subs	r3, #69	; 0x45
 801b9a2:	2b02      	cmp	r3, #2
 801b9a4:	d8a6      	bhi.n	801b8f4 <__ssvfiscanf_r+0xec>
 801b9a6:	2305      	movs	r3, #5
 801b9a8:	e01f      	b.n	801b9ea <__ssvfiscanf_r+0x1e2>
 801b9aa:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801b9ac:	4621      	mov	r1, r4
 801b9ae:	4630      	mov	r0, r6
 801b9b0:	4798      	blx	r3
 801b9b2:	2800      	cmp	r0, #0
 801b9b4:	f43f af68 	beq.w	801b888 <__ssvfiscanf_r+0x80>
 801b9b8:	9844      	ldr	r0, [sp, #272]	; 0x110
 801b9ba:	2800      	cmp	r0, #0
 801b9bc:	f040 808d 	bne.w	801bada <__ssvfiscanf_r+0x2d2>
 801b9c0:	f04f 30ff 	mov.w	r0, #4294967295
 801b9c4:	e08f      	b.n	801bae6 <__ssvfiscanf_r+0x2de>
 801b9c6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801b9c8:	f042 0220 	orr.w	r2, r2, #32
 801b9cc:	9241      	str	r2, [sp, #260]	; 0x104
 801b9ce:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801b9d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801b9d4:	9241      	str	r2, [sp, #260]	; 0x104
 801b9d6:	2210      	movs	r2, #16
 801b9d8:	2b6f      	cmp	r3, #111	; 0x6f
 801b9da:	9242      	str	r2, [sp, #264]	; 0x108
 801b9dc:	bf34      	ite	cc
 801b9de:	2303      	movcc	r3, #3
 801b9e0:	2304      	movcs	r3, #4
 801b9e2:	e002      	b.n	801b9ea <__ssvfiscanf_r+0x1e2>
 801b9e4:	2300      	movs	r3, #0
 801b9e6:	9342      	str	r3, [sp, #264]	; 0x108
 801b9e8:	2303      	movs	r3, #3
 801b9ea:	9347      	str	r3, [sp, #284]	; 0x11c
 801b9ec:	6863      	ldr	r3, [r4, #4]
 801b9ee:	2b00      	cmp	r3, #0
 801b9f0:	dd3d      	ble.n	801ba6e <__ssvfiscanf_r+0x266>
 801b9f2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801b9f4:	0659      	lsls	r1, r3, #25
 801b9f6:	d404      	bmi.n	801ba02 <__ssvfiscanf_r+0x1fa>
 801b9f8:	6823      	ldr	r3, [r4, #0]
 801b9fa:	781a      	ldrb	r2, [r3, #0]
 801b9fc:	5cba      	ldrb	r2, [r7, r2]
 801b9fe:	0712      	lsls	r2, r2, #28
 801ba00:	d43c      	bmi.n	801ba7c <__ssvfiscanf_r+0x274>
 801ba02:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801ba04:	2b02      	cmp	r3, #2
 801ba06:	dc4b      	bgt.n	801baa0 <__ssvfiscanf_r+0x298>
 801ba08:	466b      	mov	r3, sp
 801ba0a:	4622      	mov	r2, r4
 801ba0c:	a941      	add	r1, sp, #260	; 0x104
 801ba0e:	4630      	mov	r0, r6
 801ba10:	f000 f9b6 	bl	801bd80 <_scanf_chars>
 801ba14:	2801      	cmp	r0, #1
 801ba16:	d06a      	beq.n	801baee <__ssvfiscanf_r+0x2e6>
 801ba18:	2802      	cmp	r0, #2
 801ba1a:	f47f af1c 	bne.w	801b856 <__ssvfiscanf_r+0x4e>
 801ba1e:	e7cb      	b.n	801b9b8 <__ssvfiscanf_r+0x1b0>
 801ba20:	2308      	movs	r3, #8
 801ba22:	9342      	str	r3, [sp, #264]	; 0x108
 801ba24:	2304      	movs	r3, #4
 801ba26:	e7e0      	b.n	801b9ea <__ssvfiscanf_r+0x1e2>
 801ba28:	220a      	movs	r2, #10
 801ba2a:	e7d5      	b.n	801b9d8 <__ssvfiscanf_r+0x1d0>
 801ba2c:	4629      	mov	r1, r5
 801ba2e:	4640      	mov	r0, r8
 801ba30:	f000 fc04 	bl	801c23c <__sccl>
 801ba34:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801ba36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ba3a:	9341      	str	r3, [sp, #260]	; 0x104
 801ba3c:	4605      	mov	r5, r0
 801ba3e:	2301      	movs	r3, #1
 801ba40:	e7d3      	b.n	801b9ea <__ssvfiscanf_r+0x1e2>
 801ba42:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801ba44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ba48:	9341      	str	r3, [sp, #260]	; 0x104
 801ba4a:	2300      	movs	r3, #0
 801ba4c:	e7cd      	b.n	801b9ea <__ssvfiscanf_r+0x1e2>
 801ba4e:	2302      	movs	r3, #2
 801ba50:	e7cb      	b.n	801b9ea <__ssvfiscanf_r+0x1e2>
 801ba52:	9841      	ldr	r0, [sp, #260]	; 0x104
 801ba54:	06c3      	lsls	r3, r0, #27
 801ba56:	f53f aefe 	bmi.w	801b856 <__ssvfiscanf_r+0x4e>
 801ba5a:	9b00      	ldr	r3, [sp, #0]
 801ba5c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801ba5e:	1d19      	adds	r1, r3, #4
 801ba60:	9100      	str	r1, [sp, #0]
 801ba62:	681b      	ldr	r3, [r3, #0]
 801ba64:	07c0      	lsls	r0, r0, #31
 801ba66:	bf4c      	ite	mi
 801ba68:	801a      	strhmi	r2, [r3, #0]
 801ba6a:	601a      	strpl	r2, [r3, #0]
 801ba6c:	e6f3      	b.n	801b856 <__ssvfiscanf_r+0x4e>
 801ba6e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801ba70:	4621      	mov	r1, r4
 801ba72:	4630      	mov	r0, r6
 801ba74:	4798      	blx	r3
 801ba76:	2800      	cmp	r0, #0
 801ba78:	d0bb      	beq.n	801b9f2 <__ssvfiscanf_r+0x1ea>
 801ba7a:	e79d      	b.n	801b9b8 <__ssvfiscanf_r+0x1b0>
 801ba7c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801ba7e:	3201      	adds	r2, #1
 801ba80:	9245      	str	r2, [sp, #276]	; 0x114
 801ba82:	6862      	ldr	r2, [r4, #4]
 801ba84:	3a01      	subs	r2, #1
 801ba86:	2a00      	cmp	r2, #0
 801ba88:	6062      	str	r2, [r4, #4]
 801ba8a:	dd02      	ble.n	801ba92 <__ssvfiscanf_r+0x28a>
 801ba8c:	3301      	adds	r3, #1
 801ba8e:	6023      	str	r3, [r4, #0]
 801ba90:	e7b2      	b.n	801b9f8 <__ssvfiscanf_r+0x1f0>
 801ba92:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801ba94:	4621      	mov	r1, r4
 801ba96:	4630      	mov	r0, r6
 801ba98:	4798      	blx	r3
 801ba9a:	2800      	cmp	r0, #0
 801ba9c:	d0ac      	beq.n	801b9f8 <__ssvfiscanf_r+0x1f0>
 801ba9e:	e78b      	b.n	801b9b8 <__ssvfiscanf_r+0x1b0>
 801baa0:	2b04      	cmp	r3, #4
 801baa2:	dc0f      	bgt.n	801bac4 <__ssvfiscanf_r+0x2bc>
 801baa4:	466b      	mov	r3, sp
 801baa6:	4622      	mov	r2, r4
 801baa8:	a941      	add	r1, sp, #260	; 0x104
 801baaa:	4630      	mov	r0, r6
 801baac:	f000 f9c2 	bl	801be34 <_scanf_i>
 801bab0:	e7b0      	b.n	801ba14 <__ssvfiscanf_r+0x20c>
 801bab2:	bf00      	nop
 801bab4:	0801b755 	.word	0x0801b755
 801bab8:	0801b7cf 	.word	0x0801b7cf
 801babc:	0801ddc9 	.word	0x0801ddc9
 801bac0:	0801decf 	.word	0x0801decf
 801bac4:	4b0b      	ldr	r3, [pc, #44]	; (801baf4 <__ssvfiscanf_r+0x2ec>)
 801bac6:	2b00      	cmp	r3, #0
 801bac8:	f43f aec5 	beq.w	801b856 <__ssvfiscanf_r+0x4e>
 801bacc:	466b      	mov	r3, sp
 801bace:	4622      	mov	r2, r4
 801bad0:	a941      	add	r1, sp, #260	; 0x104
 801bad2:	4630      	mov	r0, r6
 801bad4:	f7fc fd80 	bl	80185d8 <_scanf_float>
 801bad8:	e79c      	b.n	801ba14 <__ssvfiscanf_r+0x20c>
 801bada:	89a3      	ldrh	r3, [r4, #12]
 801badc:	f013 0f40 	tst.w	r3, #64	; 0x40
 801bae0:	bf18      	it	ne
 801bae2:	f04f 30ff 	movne.w	r0, #4294967295
 801bae6:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 801baea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801baee:	9844      	ldr	r0, [sp, #272]	; 0x110
 801baf0:	e7f9      	b.n	801bae6 <__ssvfiscanf_r+0x2de>
 801baf2:	bf00      	nop
 801baf4:	080185d9 	.word	0x080185d9

0801baf8 <__sfputc_r>:
 801baf8:	6893      	ldr	r3, [r2, #8]
 801bafa:	3b01      	subs	r3, #1
 801bafc:	2b00      	cmp	r3, #0
 801bafe:	b410      	push	{r4}
 801bb00:	6093      	str	r3, [r2, #8]
 801bb02:	da08      	bge.n	801bb16 <__sfputc_r+0x1e>
 801bb04:	6994      	ldr	r4, [r2, #24]
 801bb06:	42a3      	cmp	r3, r4
 801bb08:	db01      	blt.n	801bb0e <__sfputc_r+0x16>
 801bb0a:	290a      	cmp	r1, #10
 801bb0c:	d103      	bne.n	801bb16 <__sfputc_r+0x1e>
 801bb0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bb12:	f7fd b920 	b.w	8018d56 <__swbuf_r>
 801bb16:	6813      	ldr	r3, [r2, #0]
 801bb18:	1c58      	adds	r0, r3, #1
 801bb1a:	6010      	str	r0, [r2, #0]
 801bb1c:	7019      	strb	r1, [r3, #0]
 801bb1e:	4608      	mov	r0, r1
 801bb20:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bb24:	4770      	bx	lr

0801bb26 <__sfputs_r>:
 801bb26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bb28:	4606      	mov	r6, r0
 801bb2a:	460f      	mov	r7, r1
 801bb2c:	4614      	mov	r4, r2
 801bb2e:	18d5      	adds	r5, r2, r3
 801bb30:	42ac      	cmp	r4, r5
 801bb32:	d101      	bne.n	801bb38 <__sfputs_r+0x12>
 801bb34:	2000      	movs	r0, #0
 801bb36:	e007      	b.n	801bb48 <__sfputs_r+0x22>
 801bb38:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bb3c:	463a      	mov	r2, r7
 801bb3e:	4630      	mov	r0, r6
 801bb40:	f7ff ffda 	bl	801baf8 <__sfputc_r>
 801bb44:	1c43      	adds	r3, r0, #1
 801bb46:	d1f3      	bne.n	801bb30 <__sfputs_r+0xa>
 801bb48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801bb4c <_vfiprintf_r>:
 801bb4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb50:	460d      	mov	r5, r1
 801bb52:	b09d      	sub	sp, #116	; 0x74
 801bb54:	4614      	mov	r4, r2
 801bb56:	4698      	mov	r8, r3
 801bb58:	4606      	mov	r6, r0
 801bb5a:	b118      	cbz	r0, 801bb64 <_vfiprintf_r+0x18>
 801bb5c:	6a03      	ldr	r3, [r0, #32]
 801bb5e:	b90b      	cbnz	r3, 801bb64 <_vfiprintf_r+0x18>
 801bb60:	f7fc ffc4 	bl	8018aec <__sinit>
 801bb64:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bb66:	07d9      	lsls	r1, r3, #31
 801bb68:	d405      	bmi.n	801bb76 <_vfiprintf_r+0x2a>
 801bb6a:	89ab      	ldrh	r3, [r5, #12]
 801bb6c:	059a      	lsls	r2, r3, #22
 801bb6e:	d402      	bmi.n	801bb76 <_vfiprintf_r+0x2a>
 801bb70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bb72:	f7fd fa77 	bl	8019064 <__retarget_lock_acquire_recursive>
 801bb76:	89ab      	ldrh	r3, [r5, #12]
 801bb78:	071b      	lsls	r3, r3, #28
 801bb7a:	d501      	bpl.n	801bb80 <_vfiprintf_r+0x34>
 801bb7c:	692b      	ldr	r3, [r5, #16]
 801bb7e:	b99b      	cbnz	r3, 801bba8 <_vfiprintf_r+0x5c>
 801bb80:	4629      	mov	r1, r5
 801bb82:	4630      	mov	r0, r6
 801bb84:	f7fd f924 	bl	8018dd0 <__swsetup_r>
 801bb88:	b170      	cbz	r0, 801bba8 <_vfiprintf_r+0x5c>
 801bb8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bb8c:	07dc      	lsls	r4, r3, #31
 801bb8e:	d504      	bpl.n	801bb9a <_vfiprintf_r+0x4e>
 801bb90:	f04f 30ff 	mov.w	r0, #4294967295
 801bb94:	b01d      	add	sp, #116	; 0x74
 801bb96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bb9a:	89ab      	ldrh	r3, [r5, #12]
 801bb9c:	0598      	lsls	r0, r3, #22
 801bb9e:	d4f7      	bmi.n	801bb90 <_vfiprintf_r+0x44>
 801bba0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bba2:	f7fd fa60 	bl	8019066 <__retarget_lock_release_recursive>
 801bba6:	e7f3      	b.n	801bb90 <_vfiprintf_r+0x44>
 801bba8:	2300      	movs	r3, #0
 801bbaa:	9309      	str	r3, [sp, #36]	; 0x24
 801bbac:	2320      	movs	r3, #32
 801bbae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801bbb2:	f8cd 800c 	str.w	r8, [sp, #12]
 801bbb6:	2330      	movs	r3, #48	; 0x30
 801bbb8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801bd6c <_vfiprintf_r+0x220>
 801bbbc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801bbc0:	f04f 0901 	mov.w	r9, #1
 801bbc4:	4623      	mov	r3, r4
 801bbc6:	469a      	mov	sl, r3
 801bbc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bbcc:	b10a      	cbz	r2, 801bbd2 <_vfiprintf_r+0x86>
 801bbce:	2a25      	cmp	r2, #37	; 0x25
 801bbd0:	d1f9      	bne.n	801bbc6 <_vfiprintf_r+0x7a>
 801bbd2:	ebba 0b04 	subs.w	fp, sl, r4
 801bbd6:	d00b      	beq.n	801bbf0 <_vfiprintf_r+0xa4>
 801bbd8:	465b      	mov	r3, fp
 801bbda:	4622      	mov	r2, r4
 801bbdc:	4629      	mov	r1, r5
 801bbde:	4630      	mov	r0, r6
 801bbe0:	f7ff ffa1 	bl	801bb26 <__sfputs_r>
 801bbe4:	3001      	adds	r0, #1
 801bbe6:	f000 80a9 	beq.w	801bd3c <_vfiprintf_r+0x1f0>
 801bbea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801bbec:	445a      	add	r2, fp
 801bbee:	9209      	str	r2, [sp, #36]	; 0x24
 801bbf0:	f89a 3000 	ldrb.w	r3, [sl]
 801bbf4:	2b00      	cmp	r3, #0
 801bbf6:	f000 80a1 	beq.w	801bd3c <_vfiprintf_r+0x1f0>
 801bbfa:	2300      	movs	r3, #0
 801bbfc:	f04f 32ff 	mov.w	r2, #4294967295
 801bc00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801bc04:	f10a 0a01 	add.w	sl, sl, #1
 801bc08:	9304      	str	r3, [sp, #16]
 801bc0a:	9307      	str	r3, [sp, #28]
 801bc0c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801bc10:	931a      	str	r3, [sp, #104]	; 0x68
 801bc12:	4654      	mov	r4, sl
 801bc14:	2205      	movs	r2, #5
 801bc16:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bc1a:	4854      	ldr	r0, [pc, #336]	; (801bd6c <_vfiprintf_r+0x220>)
 801bc1c:	f7e4 fb08 	bl	8000230 <memchr>
 801bc20:	9a04      	ldr	r2, [sp, #16]
 801bc22:	b9d8      	cbnz	r0, 801bc5c <_vfiprintf_r+0x110>
 801bc24:	06d1      	lsls	r1, r2, #27
 801bc26:	bf44      	itt	mi
 801bc28:	2320      	movmi	r3, #32
 801bc2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801bc2e:	0713      	lsls	r3, r2, #28
 801bc30:	bf44      	itt	mi
 801bc32:	232b      	movmi	r3, #43	; 0x2b
 801bc34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801bc38:	f89a 3000 	ldrb.w	r3, [sl]
 801bc3c:	2b2a      	cmp	r3, #42	; 0x2a
 801bc3e:	d015      	beq.n	801bc6c <_vfiprintf_r+0x120>
 801bc40:	9a07      	ldr	r2, [sp, #28]
 801bc42:	4654      	mov	r4, sl
 801bc44:	2000      	movs	r0, #0
 801bc46:	f04f 0c0a 	mov.w	ip, #10
 801bc4a:	4621      	mov	r1, r4
 801bc4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801bc50:	3b30      	subs	r3, #48	; 0x30
 801bc52:	2b09      	cmp	r3, #9
 801bc54:	d94d      	bls.n	801bcf2 <_vfiprintf_r+0x1a6>
 801bc56:	b1b0      	cbz	r0, 801bc86 <_vfiprintf_r+0x13a>
 801bc58:	9207      	str	r2, [sp, #28]
 801bc5a:	e014      	b.n	801bc86 <_vfiprintf_r+0x13a>
 801bc5c:	eba0 0308 	sub.w	r3, r0, r8
 801bc60:	fa09 f303 	lsl.w	r3, r9, r3
 801bc64:	4313      	orrs	r3, r2
 801bc66:	9304      	str	r3, [sp, #16]
 801bc68:	46a2      	mov	sl, r4
 801bc6a:	e7d2      	b.n	801bc12 <_vfiprintf_r+0xc6>
 801bc6c:	9b03      	ldr	r3, [sp, #12]
 801bc6e:	1d19      	adds	r1, r3, #4
 801bc70:	681b      	ldr	r3, [r3, #0]
 801bc72:	9103      	str	r1, [sp, #12]
 801bc74:	2b00      	cmp	r3, #0
 801bc76:	bfbb      	ittet	lt
 801bc78:	425b      	neglt	r3, r3
 801bc7a:	f042 0202 	orrlt.w	r2, r2, #2
 801bc7e:	9307      	strge	r3, [sp, #28]
 801bc80:	9307      	strlt	r3, [sp, #28]
 801bc82:	bfb8      	it	lt
 801bc84:	9204      	strlt	r2, [sp, #16]
 801bc86:	7823      	ldrb	r3, [r4, #0]
 801bc88:	2b2e      	cmp	r3, #46	; 0x2e
 801bc8a:	d10c      	bne.n	801bca6 <_vfiprintf_r+0x15a>
 801bc8c:	7863      	ldrb	r3, [r4, #1]
 801bc8e:	2b2a      	cmp	r3, #42	; 0x2a
 801bc90:	d134      	bne.n	801bcfc <_vfiprintf_r+0x1b0>
 801bc92:	9b03      	ldr	r3, [sp, #12]
 801bc94:	1d1a      	adds	r2, r3, #4
 801bc96:	681b      	ldr	r3, [r3, #0]
 801bc98:	9203      	str	r2, [sp, #12]
 801bc9a:	2b00      	cmp	r3, #0
 801bc9c:	bfb8      	it	lt
 801bc9e:	f04f 33ff 	movlt.w	r3, #4294967295
 801bca2:	3402      	adds	r4, #2
 801bca4:	9305      	str	r3, [sp, #20]
 801bca6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801bd7c <_vfiprintf_r+0x230>
 801bcaa:	7821      	ldrb	r1, [r4, #0]
 801bcac:	2203      	movs	r2, #3
 801bcae:	4650      	mov	r0, sl
 801bcb0:	f7e4 fabe 	bl	8000230 <memchr>
 801bcb4:	b138      	cbz	r0, 801bcc6 <_vfiprintf_r+0x17a>
 801bcb6:	9b04      	ldr	r3, [sp, #16]
 801bcb8:	eba0 000a 	sub.w	r0, r0, sl
 801bcbc:	2240      	movs	r2, #64	; 0x40
 801bcbe:	4082      	lsls	r2, r0
 801bcc0:	4313      	orrs	r3, r2
 801bcc2:	3401      	adds	r4, #1
 801bcc4:	9304      	str	r3, [sp, #16]
 801bcc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bcca:	4829      	ldr	r0, [pc, #164]	; (801bd70 <_vfiprintf_r+0x224>)
 801bccc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801bcd0:	2206      	movs	r2, #6
 801bcd2:	f7e4 faad 	bl	8000230 <memchr>
 801bcd6:	2800      	cmp	r0, #0
 801bcd8:	d03f      	beq.n	801bd5a <_vfiprintf_r+0x20e>
 801bcda:	4b26      	ldr	r3, [pc, #152]	; (801bd74 <_vfiprintf_r+0x228>)
 801bcdc:	bb1b      	cbnz	r3, 801bd26 <_vfiprintf_r+0x1da>
 801bcde:	9b03      	ldr	r3, [sp, #12]
 801bce0:	3307      	adds	r3, #7
 801bce2:	f023 0307 	bic.w	r3, r3, #7
 801bce6:	3308      	adds	r3, #8
 801bce8:	9303      	str	r3, [sp, #12]
 801bcea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bcec:	443b      	add	r3, r7
 801bcee:	9309      	str	r3, [sp, #36]	; 0x24
 801bcf0:	e768      	b.n	801bbc4 <_vfiprintf_r+0x78>
 801bcf2:	fb0c 3202 	mla	r2, ip, r2, r3
 801bcf6:	460c      	mov	r4, r1
 801bcf8:	2001      	movs	r0, #1
 801bcfa:	e7a6      	b.n	801bc4a <_vfiprintf_r+0xfe>
 801bcfc:	2300      	movs	r3, #0
 801bcfe:	3401      	adds	r4, #1
 801bd00:	9305      	str	r3, [sp, #20]
 801bd02:	4619      	mov	r1, r3
 801bd04:	f04f 0c0a 	mov.w	ip, #10
 801bd08:	4620      	mov	r0, r4
 801bd0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801bd0e:	3a30      	subs	r2, #48	; 0x30
 801bd10:	2a09      	cmp	r2, #9
 801bd12:	d903      	bls.n	801bd1c <_vfiprintf_r+0x1d0>
 801bd14:	2b00      	cmp	r3, #0
 801bd16:	d0c6      	beq.n	801bca6 <_vfiprintf_r+0x15a>
 801bd18:	9105      	str	r1, [sp, #20]
 801bd1a:	e7c4      	b.n	801bca6 <_vfiprintf_r+0x15a>
 801bd1c:	fb0c 2101 	mla	r1, ip, r1, r2
 801bd20:	4604      	mov	r4, r0
 801bd22:	2301      	movs	r3, #1
 801bd24:	e7f0      	b.n	801bd08 <_vfiprintf_r+0x1bc>
 801bd26:	ab03      	add	r3, sp, #12
 801bd28:	9300      	str	r3, [sp, #0]
 801bd2a:	462a      	mov	r2, r5
 801bd2c:	4b12      	ldr	r3, [pc, #72]	; (801bd78 <_vfiprintf_r+0x22c>)
 801bd2e:	a904      	add	r1, sp, #16
 801bd30:	4630      	mov	r0, r6
 801bd32:	f7fc f88b 	bl	8017e4c <_printf_float>
 801bd36:	4607      	mov	r7, r0
 801bd38:	1c78      	adds	r0, r7, #1
 801bd3a:	d1d6      	bne.n	801bcea <_vfiprintf_r+0x19e>
 801bd3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bd3e:	07d9      	lsls	r1, r3, #31
 801bd40:	d405      	bmi.n	801bd4e <_vfiprintf_r+0x202>
 801bd42:	89ab      	ldrh	r3, [r5, #12]
 801bd44:	059a      	lsls	r2, r3, #22
 801bd46:	d402      	bmi.n	801bd4e <_vfiprintf_r+0x202>
 801bd48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bd4a:	f7fd f98c 	bl	8019066 <__retarget_lock_release_recursive>
 801bd4e:	89ab      	ldrh	r3, [r5, #12]
 801bd50:	065b      	lsls	r3, r3, #25
 801bd52:	f53f af1d 	bmi.w	801bb90 <_vfiprintf_r+0x44>
 801bd56:	9809      	ldr	r0, [sp, #36]	; 0x24
 801bd58:	e71c      	b.n	801bb94 <_vfiprintf_r+0x48>
 801bd5a:	ab03      	add	r3, sp, #12
 801bd5c:	9300      	str	r3, [sp, #0]
 801bd5e:	462a      	mov	r2, r5
 801bd60:	4b05      	ldr	r3, [pc, #20]	; (801bd78 <_vfiprintf_r+0x22c>)
 801bd62:	a904      	add	r1, sp, #16
 801bd64:	4630      	mov	r0, r6
 801bd66:	f7fc fb15 	bl	8018394 <_printf_i>
 801bd6a:	e7e4      	b.n	801bd36 <_vfiprintf_r+0x1ea>
 801bd6c:	0801dec9 	.word	0x0801dec9
 801bd70:	0801ded3 	.word	0x0801ded3
 801bd74:	08017e4d 	.word	0x08017e4d
 801bd78:	0801bb27 	.word	0x0801bb27
 801bd7c:	0801decf 	.word	0x0801decf

0801bd80 <_scanf_chars>:
 801bd80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bd84:	4615      	mov	r5, r2
 801bd86:	688a      	ldr	r2, [r1, #8]
 801bd88:	4680      	mov	r8, r0
 801bd8a:	460c      	mov	r4, r1
 801bd8c:	b932      	cbnz	r2, 801bd9c <_scanf_chars+0x1c>
 801bd8e:	698a      	ldr	r2, [r1, #24]
 801bd90:	2a00      	cmp	r2, #0
 801bd92:	bf0c      	ite	eq
 801bd94:	2201      	moveq	r2, #1
 801bd96:	f04f 32ff 	movne.w	r2, #4294967295
 801bd9a:	608a      	str	r2, [r1, #8]
 801bd9c:	6822      	ldr	r2, [r4, #0]
 801bd9e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 801be30 <_scanf_chars+0xb0>
 801bda2:	06d1      	lsls	r1, r2, #27
 801bda4:	bf5f      	itttt	pl
 801bda6:	681a      	ldrpl	r2, [r3, #0]
 801bda8:	1d11      	addpl	r1, r2, #4
 801bdaa:	6019      	strpl	r1, [r3, #0]
 801bdac:	6816      	ldrpl	r6, [r2, #0]
 801bdae:	2700      	movs	r7, #0
 801bdb0:	69a0      	ldr	r0, [r4, #24]
 801bdb2:	b188      	cbz	r0, 801bdd8 <_scanf_chars+0x58>
 801bdb4:	2801      	cmp	r0, #1
 801bdb6:	d107      	bne.n	801bdc8 <_scanf_chars+0x48>
 801bdb8:	682a      	ldr	r2, [r5, #0]
 801bdba:	7811      	ldrb	r1, [r2, #0]
 801bdbc:	6962      	ldr	r2, [r4, #20]
 801bdbe:	5c52      	ldrb	r2, [r2, r1]
 801bdc0:	b952      	cbnz	r2, 801bdd8 <_scanf_chars+0x58>
 801bdc2:	2f00      	cmp	r7, #0
 801bdc4:	d031      	beq.n	801be2a <_scanf_chars+0xaa>
 801bdc6:	e022      	b.n	801be0e <_scanf_chars+0x8e>
 801bdc8:	2802      	cmp	r0, #2
 801bdca:	d120      	bne.n	801be0e <_scanf_chars+0x8e>
 801bdcc:	682b      	ldr	r3, [r5, #0]
 801bdce:	781b      	ldrb	r3, [r3, #0]
 801bdd0:	f819 3003 	ldrb.w	r3, [r9, r3]
 801bdd4:	071b      	lsls	r3, r3, #28
 801bdd6:	d41a      	bmi.n	801be0e <_scanf_chars+0x8e>
 801bdd8:	6823      	ldr	r3, [r4, #0]
 801bdda:	06da      	lsls	r2, r3, #27
 801bddc:	bf5e      	ittt	pl
 801bdde:	682b      	ldrpl	r3, [r5, #0]
 801bde0:	781b      	ldrbpl	r3, [r3, #0]
 801bde2:	f806 3b01 	strbpl.w	r3, [r6], #1
 801bde6:	682a      	ldr	r2, [r5, #0]
 801bde8:	686b      	ldr	r3, [r5, #4]
 801bdea:	3201      	adds	r2, #1
 801bdec:	602a      	str	r2, [r5, #0]
 801bdee:	68a2      	ldr	r2, [r4, #8]
 801bdf0:	3b01      	subs	r3, #1
 801bdf2:	3a01      	subs	r2, #1
 801bdf4:	606b      	str	r3, [r5, #4]
 801bdf6:	3701      	adds	r7, #1
 801bdf8:	60a2      	str	r2, [r4, #8]
 801bdfa:	b142      	cbz	r2, 801be0e <_scanf_chars+0x8e>
 801bdfc:	2b00      	cmp	r3, #0
 801bdfe:	dcd7      	bgt.n	801bdb0 <_scanf_chars+0x30>
 801be00:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801be04:	4629      	mov	r1, r5
 801be06:	4640      	mov	r0, r8
 801be08:	4798      	blx	r3
 801be0a:	2800      	cmp	r0, #0
 801be0c:	d0d0      	beq.n	801bdb0 <_scanf_chars+0x30>
 801be0e:	6823      	ldr	r3, [r4, #0]
 801be10:	f013 0310 	ands.w	r3, r3, #16
 801be14:	d105      	bne.n	801be22 <_scanf_chars+0xa2>
 801be16:	68e2      	ldr	r2, [r4, #12]
 801be18:	3201      	adds	r2, #1
 801be1a:	60e2      	str	r2, [r4, #12]
 801be1c:	69a2      	ldr	r2, [r4, #24]
 801be1e:	b102      	cbz	r2, 801be22 <_scanf_chars+0xa2>
 801be20:	7033      	strb	r3, [r6, #0]
 801be22:	6923      	ldr	r3, [r4, #16]
 801be24:	443b      	add	r3, r7
 801be26:	6123      	str	r3, [r4, #16]
 801be28:	2000      	movs	r0, #0
 801be2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801be2e:	bf00      	nop
 801be30:	0801ddc9 	.word	0x0801ddc9

0801be34 <_scanf_i>:
 801be34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801be38:	4698      	mov	r8, r3
 801be3a:	4b74      	ldr	r3, [pc, #464]	; (801c00c <_scanf_i+0x1d8>)
 801be3c:	460c      	mov	r4, r1
 801be3e:	4682      	mov	sl, r0
 801be40:	4616      	mov	r6, r2
 801be42:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801be46:	b087      	sub	sp, #28
 801be48:	ab03      	add	r3, sp, #12
 801be4a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801be4e:	4b70      	ldr	r3, [pc, #448]	; (801c010 <_scanf_i+0x1dc>)
 801be50:	69a1      	ldr	r1, [r4, #24]
 801be52:	4a70      	ldr	r2, [pc, #448]	; (801c014 <_scanf_i+0x1e0>)
 801be54:	2903      	cmp	r1, #3
 801be56:	bf18      	it	ne
 801be58:	461a      	movne	r2, r3
 801be5a:	68a3      	ldr	r3, [r4, #8]
 801be5c:	9201      	str	r2, [sp, #4]
 801be5e:	1e5a      	subs	r2, r3, #1
 801be60:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801be64:	bf88      	it	hi
 801be66:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801be6a:	4627      	mov	r7, r4
 801be6c:	bf82      	ittt	hi
 801be6e:	eb03 0905 	addhi.w	r9, r3, r5
 801be72:	f240 135d 	movwhi	r3, #349	; 0x15d
 801be76:	60a3      	strhi	r3, [r4, #8]
 801be78:	f857 3b1c 	ldr.w	r3, [r7], #28
 801be7c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801be80:	bf98      	it	ls
 801be82:	f04f 0900 	movls.w	r9, #0
 801be86:	6023      	str	r3, [r4, #0]
 801be88:	463d      	mov	r5, r7
 801be8a:	f04f 0b00 	mov.w	fp, #0
 801be8e:	6831      	ldr	r1, [r6, #0]
 801be90:	ab03      	add	r3, sp, #12
 801be92:	7809      	ldrb	r1, [r1, #0]
 801be94:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801be98:	2202      	movs	r2, #2
 801be9a:	f7e4 f9c9 	bl	8000230 <memchr>
 801be9e:	b328      	cbz	r0, 801beec <_scanf_i+0xb8>
 801bea0:	f1bb 0f01 	cmp.w	fp, #1
 801bea4:	d159      	bne.n	801bf5a <_scanf_i+0x126>
 801bea6:	6862      	ldr	r2, [r4, #4]
 801bea8:	b92a      	cbnz	r2, 801beb6 <_scanf_i+0x82>
 801beaa:	6822      	ldr	r2, [r4, #0]
 801beac:	2308      	movs	r3, #8
 801beae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801beb2:	6063      	str	r3, [r4, #4]
 801beb4:	6022      	str	r2, [r4, #0]
 801beb6:	6822      	ldr	r2, [r4, #0]
 801beb8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801bebc:	6022      	str	r2, [r4, #0]
 801bebe:	68a2      	ldr	r2, [r4, #8]
 801bec0:	1e51      	subs	r1, r2, #1
 801bec2:	60a1      	str	r1, [r4, #8]
 801bec4:	b192      	cbz	r2, 801beec <_scanf_i+0xb8>
 801bec6:	6832      	ldr	r2, [r6, #0]
 801bec8:	1c51      	adds	r1, r2, #1
 801beca:	6031      	str	r1, [r6, #0]
 801becc:	7812      	ldrb	r2, [r2, #0]
 801bece:	f805 2b01 	strb.w	r2, [r5], #1
 801bed2:	6872      	ldr	r2, [r6, #4]
 801bed4:	3a01      	subs	r2, #1
 801bed6:	2a00      	cmp	r2, #0
 801bed8:	6072      	str	r2, [r6, #4]
 801beda:	dc07      	bgt.n	801beec <_scanf_i+0xb8>
 801bedc:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 801bee0:	4631      	mov	r1, r6
 801bee2:	4650      	mov	r0, sl
 801bee4:	4790      	blx	r2
 801bee6:	2800      	cmp	r0, #0
 801bee8:	f040 8085 	bne.w	801bff6 <_scanf_i+0x1c2>
 801beec:	f10b 0b01 	add.w	fp, fp, #1
 801bef0:	f1bb 0f03 	cmp.w	fp, #3
 801bef4:	d1cb      	bne.n	801be8e <_scanf_i+0x5a>
 801bef6:	6863      	ldr	r3, [r4, #4]
 801bef8:	b90b      	cbnz	r3, 801befe <_scanf_i+0xca>
 801befa:	230a      	movs	r3, #10
 801befc:	6063      	str	r3, [r4, #4]
 801befe:	6863      	ldr	r3, [r4, #4]
 801bf00:	4945      	ldr	r1, [pc, #276]	; (801c018 <_scanf_i+0x1e4>)
 801bf02:	6960      	ldr	r0, [r4, #20]
 801bf04:	1ac9      	subs	r1, r1, r3
 801bf06:	f000 f999 	bl	801c23c <__sccl>
 801bf0a:	f04f 0b00 	mov.w	fp, #0
 801bf0e:	68a3      	ldr	r3, [r4, #8]
 801bf10:	6822      	ldr	r2, [r4, #0]
 801bf12:	2b00      	cmp	r3, #0
 801bf14:	d03d      	beq.n	801bf92 <_scanf_i+0x15e>
 801bf16:	6831      	ldr	r1, [r6, #0]
 801bf18:	6960      	ldr	r0, [r4, #20]
 801bf1a:	f891 c000 	ldrb.w	ip, [r1]
 801bf1e:	f810 000c 	ldrb.w	r0, [r0, ip]
 801bf22:	2800      	cmp	r0, #0
 801bf24:	d035      	beq.n	801bf92 <_scanf_i+0x15e>
 801bf26:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801bf2a:	d124      	bne.n	801bf76 <_scanf_i+0x142>
 801bf2c:	0510      	lsls	r0, r2, #20
 801bf2e:	d522      	bpl.n	801bf76 <_scanf_i+0x142>
 801bf30:	f10b 0b01 	add.w	fp, fp, #1
 801bf34:	f1b9 0f00 	cmp.w	r9, #0
 801bf38:	d003      	beq.n	801bf42 <_scanf_i+0x10e>
 801bf3a:	3301      	adds	r3, #1
 801bf3c:	f109 39ff 	add.w	r9, r9, #4294967295
 801bf40:	60a3      	str	r3, [r4, #8]
 801bf42:	6873      	ldr	r3, [r6, #4]
 801bf44:	3b01      	subs	r3, #1
 801bf46:	2b00      	cmp	r3, #0
 801bf48:	6073      	str	r3, [r6, #4]
 801bf4a:	dd1b      	ble.n	801bf84 <_scanf_i+0x150>
 801bf4c:	6833      	ldr	r3, [r6, #0]
 801bf4e:	3301      	adds	r3, #1
 801bf50:	6033      	str	r3, [r6, #0]
 801bf52:	68a3      	ldr	r3, [r4, #8]
 801bf54:	3b01      	subs	r3, #1
 801bf56:	60a3      	str	r3, [r4, #8]
 801bf58:	e7d9      	b.n	801bf0e <_scanf_i+0xda>
 801bf5a:	f1bb 0f02 	cmp.w	fp, #2
 801bf5e:	d1ae      	bne.n	801bebe <_scanf_i+0x8a>
 801bf60:	6822      	ldr	r2, [r4, #0]
 801bf62:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801bf66:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801bf6a:	d1bf      	bne.n	801beec <_scanf_i+0xb8>
 801bf6c:	2310      	movs	r3, #16
 801bf6e:	6063      	str	r3, [r4, #4]
 801bf70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801bf74:	e7a2      	b.n	801bebc <_scanf_i+0x88>
 801bf76:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801bf7a:	6022      	str	r2, [r4, #0]
 801bf7c:	780b      	ldrb	r3, [r1, #0]
 801bf7e:	f805 3b01 	strb.w	r3, [r5], #1
 801bf82:	e7de      	b.n	801bf42 <_scanf_i+0x10e>
 801bf84:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801bf88:	4631      	mov	r1, r6
 801bf8a:	4650      	mov	r0, sl
 801bf8c:	4798      	blx	r3
 801bf8e:	2800      	cmp	r0, #0
 801bf90:	d0df      	beq.n	801bf52 <_scanf_i+0x11e>
 801bf92:	6823      	ldr	r3, [r4, #0]
 801bf94:	05d9      	lsls	r1, r3, #23
 801bf96:	d50d      	bpl.n	801bfb4 <_scanf_i+0x180>
 801bf98:	42bd      	cmp	r5, r7
 801bf9a:	d909      	bls.n	801bfb0 <_scanf_i+0x17c>
 801bf9c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801bfa0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801bfa4:	4632      	mov	r2, r6
 801bfa6:	4650      	mov	r0, sl
 801bfa8:	4798      	blx	r3
 801bfaa:	f105 39ff 	add.w	r9, r5, #4294967295
 801bfae:	464d      	mov	r5, r9
 801bfb0:	42bd      	cmp	r5, r7
 801bfb2:	d028      	beq.n	801c006 <_scanf_i+0x1d2>
 801bfb4:	6822      	ldr	r2, [r4, #0]
 801bfb6:	f012 0210 	ands.w	r2, r2, #16
 801bfba:	d113      	bne.n	801bfe4 <_scanf_i+0x1b0>
 801bfbc:	702a      	strb	r2, [r5, #0]
 801bfbe:	6863      	ldr	r3, [r4, #4]
 801bfc0:	9e01      	ldr	r6, [sp, #4]
 801bfc2:	4639      	mov	r1, r7
 801bfc4:	4650      	mov	r0, sl
 801bfc6:	47b0      	blx	r6
 801bfc8:	f8d8 3000 	ldr.w	r3, [r8]
 801bfcc:	6821      	ldr	r1, [r4, #0]
 801bfce:	1d1a      	adds	r2, r3, #4
 801bfd0:	f8c8 2000 	str.w	r2, [r8]
 801bfd4:	f011 0f20 	tst.w	r1, #32
 801bfd8:	681b      	ldr	r3, [r3, #0]
 801bfda:	d00f      	beq.n	801bffc <_scanf_i+0x1c8>
 801bfdc:	6018      	str	r0, [r3, #0]
 801bfde:	68e3      	ldr	r3, [r4, #12]
 801bfe0:	3301      	adds	r3, #1
 801bfe2:	60e3      	str	r3, [r4, #12]
 801bfe4:	6923      	ldr	r3, [r4, #16]
 801bfe6:	1bed      	subs	r5, r5, r7
 801bfe8:	445d      	add	r5, fp
 801bfea:	442b      	add	r3, r5
 801bfec:	6123      	str	r3, [r4, #16]
 801bfee:	2000      	movs	r0, #0
 801bff0:	b007      	add	sp, #28
 801bff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bff6:	f04f 0b00 	mov.w	fp, #0
 801bffa:	e7ca      	b.n	801bf92 <_scanf_i+0x15e>
 801bffc:	07ca      	lsls	r2, r1, #31
 801bffe:	bf4c      	ite	mi
 801c000:	8018      	strhmi	r0, [r3, #0]
 801c002:	6018      	strpl	r0, [r3, #0]
 801c004:	e7eb      	b.n	801bfde <_scanf_i+0x1aa>
 801c006:	2001      	movs	r0, #1
 801c008:	e7f2      	b.n	801bff0 <_scanf_i+0x1bc>
 801c00a:	bf00      	nop
 801c00c:	0801d308 	.word	0x0801d308
 801c010:	0801cc21 	.word	0x0801cc21
 801c014:	0801b4a1 	.word	0x0801b4a1
 801c018:	0801deea 	.word	0x0801deea

0801c01c <__sflush_r>:
 801c01c:	898a      	ldrh	r2, [r1, #12]
 801c01e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c022:	4605      	mov	r5, r0
 801c024:	0710      	lsls	r0, r2, #28
 801c026:	460c      	mov	r4, r1
 801c028:	d458      	bmi.n	801c0dc <__sflush_r+0xc0>
 801c02a:	684b      	ldr	r3, [r1, #4]
 801c02c:	2b00      	cmp	r3, #0
 801c02e:	dc05      	bgt.n	801c03c <__sflush_r+0x20>
 801c030:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801c032:	2b00      	cmp	r3, #0
 801c034:	dc02      	bgt.n	801c03c <__sflush_r+0x20>
 801c036:	2000      	movs	r0, #0
 801c038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c03c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801c03e:	2e00      	cmp	r6, #0
 801c040:	d0f9      	beq.n	801c036 <__sflush_r+0x1a>
 801c042:	2300      	movs	r3, #0
 801c044:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801c048:	682f      	ldr	r7, [r5, #0]
 801c04a:	6a21      	ldr	r1, [r4, #32]
 801c04c:	602b      	str	r3, [r5, #0]
 801c04e:	d032      	beq.n	801c0b6 <__sflush_r+0x9a>
 801c050:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801c052:	89a3      	ldrh	r3, [r4, #12]
 801c054:	075a      	lsls	r2, r3, #29
 801c056:	d505      	bpl.n	801c064 <__sflush_r+0x48>
 801c058:	6863      	ldr	r3, [r4, #4]
 801c05a:	1ac0      	subs	r0, r0, r3
 801c05c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801c05e:	b10b      	cbz	r3, 801c064 <__sflush_r+0x48>
 801c060:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801c062:	1ac0      	subs	r0, r0, r3
 801c064:	2300      	movs	r3, #0
 801c066:	4602      	mov	r2, r0
 801c068:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801c06a:	6a21      	ldr	r1, [r4, #32]
 801c06c:	4628      	mov	r0, r5
 801c06e:	47b0      	blx	r6
 801c070:	1c43      	adds	r3, r0, #1
 801c072:	89a3      	ldrh	r3, [r4, #12]
 801c074:	d106      	bne.n	801c084 <__sflush_r+0x68>
 801c076:	6829      	ldr	r1, [r5, #0]
 801c078:	291d      	cmp	r1, #29
 801c07a:	d82b      	bhi.n	801c0d4 <__sflush_r+0xb8>
 801c07c:	4a29      	ldr	r2, [pc, #164]	; (801c124 <__sflush_r+0x108>)
 801c07e:	410a      	asrs	r2, r1
 801c080:	07d6      	lsls	r6, r2, #31
 801c082:	d427      	bmi.n	801c0d4 <__sflush_r+0xb8>
 801c084:	2200      	movs	r2, #0
 801c086:	6062      	str	r2, [r4, #4]
 801c088:	04d9      	lsls	r1, r3, #19
 801c08a:	6922      	ldr	r2, [r4, #16]
 801c08c:	6022      	str	r2, [r4, #0]
 801c08e:	d504      	bpl.n	801c09a <__sflush_r+0x7e>
 801c090:	1c42      	adds	r2, r0, #1
 801c092:	d101      	bne.n	801c098 <__sflush_r+0x7c>
 801c094:	682b      	ldr	r3, [r5, #0]
 801c096:	b903      	cbnz	r3, 801c09a <__sflush_r+0x7e>
 801c098:	6560      	str	r0, [r4, #84]	; 0x54
 801c09a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801c09c:	602f      	str	r7, [r5, #0]
 801c09e:	2900      	cmp	r1, #0
 801c0a0:	d0c9      	beq.n	801c036 <__sflush_r+0x1a>
 801c0a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c0a6:	4299      	cmp	r1, r3
 801c0a8:	d002      	beq.n	801c0b0 <__sflush_r+0x94>
 801c0aa:	4628      	mov	r0, r5
 801c0ac:	f7fd fe6a 	bl	8019d84 <_free_r>
 801c0b0:	2000      	movs	r0, #0
 801c0b2:	6360      	str	r0, [r4, #52]	; 0x34
 801c0b4:	e7c0      	b.n	801c038 <__sflush_r+0x1c>
 801c0b6:	2301      	movs	r3, #1
 801c0b8:	4628      	mov	r0, r5
 801c0ba:	47b0      	blx	r6
 801c0bc:	1c41      	adds	r1, r0, #1
 801c0be:	d1c8      	bne.n	801c052 <__sflush_r+0x36>
 801c0c0:	682b      	ldr	r3, [r5, #0]
 801c0c2:	2b00      	cmp	r3, #0
 801c0c4:	d0c5      	beq.n	801c052 <__sflush_r+0x36>
 801c0c6:	2b1d      	cmp	r3, #29
 801c0c8:	d001      	beq.n	801c0ce <__sflush_r+0xb2>
 801c0ca:	2b16      	cmp	r3, #22
 801c0cc:	d101      	bne.n	801c0d2 <__sflush_r+0xb6>
 801c0ce:	602f      	str	r7, [r5, #0]
 801c0d0:	e7b1      	b.n	801c036 <__sflush_r+0x1a>
 801c0d2:	89a3      	ldrh	r3, [r4, #12]
 801c0d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c0d8:	81a3      	strh	r3, [r4, #12]
 801c0da:	e7ad      	b.n	801c038 <__sflush_r+0x1c>
 801c0dc:	690f      	ldr	r7, [r1, #16]
 801c0de:	2f00      	cmp	r7, #0
 801c0e0:	d0a9      	beq.n	801c036 <__sflush_r+0x1a>
 801c0e2:	0793      	lsls	r3, r2, #30
 801c0e4:	680e      	ldr	r6, [r1, #0]
 801c0e6:	bf08      	it	eq
 801c0e8:	694b      	ldreq	r3, [r1, #20]
 801c0ea:	600f      	str	r7, [r1, #0]
 801c0ec:	bf18      	it	ne
 801c0ee:	2300      	movne	r3, #0
 801c0f0:	eba6 0807 	sub.w	r8, r6, r7
 801c0f4:	608b      	str	r3, [r1, #8]
 801c0f6:	f1b8 0f00 	cmp.w	r8, #0
 801c0fa:	dd9c      	ble.n	801c036 <__sflush_r+0x1a>
 801c0fc:	6a21      	ldr	r1, [r4, #32]
 801c0fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801c100:	4643      	mov	r3, r8
 801c102:	463a      	mov	r2, r7
 801c104:	4628      	mov	r0, r5
 801c106:	47b0      	blx	r6
 801c108:	2800      	cmp	r0, #0
 801c10a:	dc06      	bgt.n	801c11a <__sflush_r+0xfe>
 801c10c:	89a3      	ldrh	r3, [r4, #12]
 801c10e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c112:	81a3      	strh	r3, [r4, #12]
 801c114:	f04f 30ff 	mov.w	r0, #4294967295
 801c118:	e78e      	b.n	801c038 <__sflush_r+0x1c>
 801c11a:	4407      	add	r7, r0
 801c11c:	eba8 0800 	sub.w	r8, r8, r0
 801c120:	e7e9      	b.n	801c0f6 <__sflush_r+0xda>
 801c122:	bf00      	nop
 801c124:	dfbffffe 	.word	0xdfbffffe

0801c128 <_fflush_r>:
 801c128:	b538      	push	{r3, r4, r5, lr}
 801c12a:	690b      	ldr	r3, [r1, #16]
 801c12c:	4605      	mov	r5, r0
 801c12e:	460c      	mov	r4, r1
 801c130:	b913      	cbnz	r3, 801c138 <_fflush_r+0x10>
 801c132:	2500      	movs	r5, #0
 801c134:	4628      	mov	r0, r5
 801c136:	bd38      	pop	{r3, r4, r5, pc}
 801c138:	b118      	cbz	r0, 801c142 <_fflush_r+0x1a>
 801c13a:	6a03      	ldr	r3, [r0, #32]
 801c13c:	b90b      	cbnz	r3, 801c142 <_fflush_r+0x1a>
 801c13e:	f7fc fcd5 	bl	8018aec <__sinit>
 801c142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c146:	2b00      	cmp	r3, #0
 801c148:	d0f3      	beq.n	801c132 <_fflush_r+0xa>
 801c14a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801c14c:	07d0      	lsls	r0, r2, #31
 801c14e:	d404      	bmi.n	801c15a <_fflush_r+0x32>
 801c150:	0599      	lsls	r1, r3, #22
 801c152:	d402      	bmi.n	801c15a <_fflush_r+0x32>
 801c154:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c156:	f7fc ff85 	bl	8019064 <__retarget_lock_acquire_recursive>
 801c15a:	4628      	mov	r0, r5
 801c15c:	4621      	mov	r1, r4
 801c15e:	f7ff ff5d 	bl	801c01c <__sflush_r>
 801c162:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801c164:	07da      	lsls	r2, r3, #31
 801c166:	4605      	mov	r5, r0
 801c168:	d4e4      	bmi.n	801c134 <_fflush_r+0xc>
 801c16a:	89a3      	ldrh	r3, [r4, #12]
 801c16c:	059b      	lsls	r3, r3, #22
 801c16e:	d4e1      	bmi.n	801c134 <_fflush_r+0xc>
 801c170:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c172:	f7fc ff78 	bl	8019066 <__retarget_lock_release_recursive>
 801c176:	e7dd      	b.n	801c134 <_fflush_r+0xc>

0801c178 <__swhatbuf_r>:
 801c178:	b570      	push	{r4, r5, r6, lr}
 801c17a:	460c      	mov	r4, r1
 801c17c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c180:	2900      	cmp	r1, #0
 801c182:	b096      	sub	sp, #88	; 0x58
 801c184:	4615      	mov	r5, r2
 801c186:	461e      	mov	r6, r3
 801c188:	da0d      	bge.n	801c1a6 <__swhatbuf_r+0x2e>
 801c18a:	89a3      	ldrh	r3, [r4, #12]
 801c18c:	f013 0f80 	tst.w	r3, #128	; 0x80
 801c190:	f04f 0100 	mov.w	r1, #0
 801c194:	bf0c      	ite	eq
 801c196:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801c19a:	2340      	movne	r3, #64	; 0x40
 801c19c:	2000      	movs	r0, #0
 801c19e:	6031      	str	r1, [r6, #0]
 801c1a0:	602b      	str	r3, [r5, #0]
 801c1a2:	b016      	add	sp, #88	; 0x58
 801c1a4:	bd70      	pop	{r4, r5, r6, pc}
 801c1a6:	466a      	mov	r2, sp
 801c1a8:	f000 f8e8 	bl	801c37c <_fstat_r>
 801c1ac:	2800      	cmp	r0, #0
 801c1ae:	dbec      	blt.n	801c18a <__swhatbuf_r+0x12>
 801c1b0:	9901      	ldr	r1, [sp, #4]
 801c1b2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801c1b6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801c1ba:	4259      	negs	r1, r3
 801c1bc:	4159      	adcs	r1, r3
 801c1be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c1c2:	e7eb      	b.n	801c19c <__swhatbuf_r+0x24>

0801c1c4 <__smakebuf_r>:
 801c1c4:	898b      	ldrh	r3, [r1, #12]
 801c1c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801c1c8:	079d      	lsls	r5, r3, #30
 801c1ca:	4606      	mov	r6, r0
 801c1cc:	460c      	mov	r4, r1
 801c1ce:	d507      	bpl.n	801c1e0 <__smakebuf_r+0x1c>
 801c1d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801c1d4:	6023      	str	r3, [r4, #0]
 801c1d6:	6123      	str	r3, [r4, #16]
 801c1d8:	2301      	movs	r3, #1
 801c1da:	6163      	str	r3, [r4, #20]
 801c1dc:	b002      	add	sp, #8
 801c1de:	bd70      	pop	{r4, r5, r6, pc}
 801c1e0:	ab01      	add	r3, sp, #4
 801c1e2:	466a      	mov	r2, sp
 801c1e4:	f7ff ffc8 	bl	801c178 <__swhatbuf_r>
 801c1e8:	9900      	ldr	r1, [sp, #0]
 801c1ea:	4605      	mov	r5, r0
 801c1ec:	4630      	mov	r0, r6
 801c1ee:	f7fb fd01 	bl	8017bf4 <_malloc_r>
 801c1f2:	b948      	cbnz	r0, 801c208 <__smakebuf_r+0x44>
 801c1f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c1f8:	059a      	lsls	r2, r3, #22
 801c1fa:	d4ef      	bmi.n	801c1dc <__smakebuf_r+0x18>
 801c1fc:	f023 0303 	bic.w	r3, r3, #3
 801c200:	f043 0302 	orr.w	r3, r3, #2
 801c204:	81a3      	strh	r3, [r4, #12]
 801c206:	e7e3      	b.n	801c1d0 <__smakebuf_r+0xc>
 801c208:	89a3      	ldrh	r3, [r4, #12]
 801c20a:	6020      	str	r0, [r4, #0]
 801c20c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c210:	81a3      	strh	r3, [r4, #12]
 801c212:	9b00      	ldr	r3, [sp, #0]
 801c214:	6163      	str	r3, [r4, #20]
 801c216:	9b01      	ldr	r3, [sp, #4]
 801c218:	6120      	str	r0, [r4, #16]
 801c21a:	b15b      	cbz	r3, 801c234 <__smakebuf_r+0x70>
 801c21c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c220:	4630      	mov	r0, r6
 801c222:	f000 f8bd 	bl	801c3a0 <_isatty_r>
 801c226:	b128      	cbz	r0, 801c234 <__smakebuf_r+0x70>
 801c228:	89a3      	ldrh	r3, [r4, #12]
 801c22a:	f023 0303 	bic.w	r3, r3, #3
 801c22e:	f043 0301 	orr.w	r3, r3, #1
 801c232:	81a3      	strh	r3, [r4, #12]
 801c234:	89a3      	ldrh	r3, [r4, #12]
 801c236:	431d      	orrs	r5, r3
 801c238:	81a5      	strh	r5, [r4, #12]
 801c23a:	e7cf      	b.n	801c1dc <__smakebuf_r+0x18>

0801c23c <__sccl>:
 801c23c:	b570      	push	{r4, r5, r6, lr}
 801c23e:	780b      	ldrb	r3, [r1, #0]
 801c240:	4604      	mov	r4, r0
 801c242:	2b5e      	cmp	r3, #94	; 0x5e
 801c244:	bf0b      	itete	eq
 801c246:	784b      	ldrbeq	r3, [r1, #1]
 801c248:	1c4a      	addne	r2, r1, #1
 801c24a:	1c8a      	addeq	r2, r1, #2
 801c24c:	2100      	movne	r1, #0
 801c24e:	bf08      	it	eq
 801c250:	2101      	moveq	r1, #1
 801c252:	3801      	subs	r0, #1
 801c254:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801c258:	f800 1f01 	strb.w	r1, [r0, #1]!
 801c25c:	42a8      	cmp	r0, r5
 801c25e:	d1fb      	bne.n	801c258 <__sccl+0x1c>
 801c260:	b90b      	cbnz	r3, 801c266 <__sccl+0x2a>
 801c262:	1e50      	subs	r0, r2, #1
 801c264:	bd70      	pop	{r4, r5, r6, pc}
 801c266:	f081 0101 	eor.w	r1, r1, #1
 801c26a:	54e1      	strb	r1, [r4, r3]
 801c26c:	4610      	mov	r0, r2
 801c26e:	4602      	mov	r2, r0
 801c270:	f812 5b01 	ldrb.w	r5, [r2], #1
 801c274:	2d2d      	cmp	r5, #45	; 0x2d
 801c276:	d005      	beq.n	801c284 <__sccl+0x48>
 801c278:	2d5d      	cmp	r5, #93	; 0x5d
 801c27a:	d016      	beq.n	801c2aa <__sccl+0x6e>
 801c27c:	2d00      	cmp	r5, #0
 801c27e:	d0f1      	beq.n	801c264 <__sccl+0x28>
 801c280:	462b      	mov	r3, r5
 801c282:	e7f2      	b.n	801c26a <__sccl+0x2e>
 801c284:	7846      	ldrb	r6, [r0, #1]
 801c286:	2e5d      	cmp	r6, #93	; 0x5d
 801c288:	d0fa      	beq.n	801c280 <__sccl+0x44>
 801c28a:	42b3      	cmp	r3, r6
 801c28c:	dcf8      	bgt.n	801c280 <__sccl+0x44>
 801c28e:	3002      	adds	r0, #2
 801c290:	461a      	mov	r2, r3
 801c292:	3201      	adds	r2, #1
 801c294:	4296      	cmp	r6, r2
 801c296:	54a1      	strb	r1, [r4, r2]
 801c298:	dcfb      	bgt.n	801c292 <__sccl+0x56>
 801c29a:	1af2      	subs	r2, r6, r3
 801c29c:	3a01      	subs	r2, #1
 801c29e:	1c5d      	adds	r5, r3, #1
 801c2a0:	42b3      	cmp	r3, r6
 801c2a2:	bfa8      	it	ge
 801c2a4:	2200      	movge	r2, #0
 801c2a6:	18ab      	adds	r3, r5, r2
 801c2a8:	e7e1      	b.n	801c26e <__sccl+0x32>
 801c2aa:	4610      	mov	r0, r2
 801c2ac:	e7da      	b.n	801c264 <__sccl+0x28>

0801c2ae <__submore>:
 801c2ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c2b2:	460c      	mov	r4, r1
 801c2b4:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801c2b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c2ba:	4299      	cmp	r1, r3
 801c2bc:	d11d      	bne.n	801c2fa <__submore+0x4c>
 801c2be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801c2c2:	f7fb fc97 	bl	8017bf4 <_malloc_r>
 801c2c6:	b918      	cbnz	r0, 801c2d0 <__submore+0x22>
 801c2c8:	f04f 30ff 	mov.w	r0, #4294967295
 801c2cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c2d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c2d4:	63a3      	str	r3, [r4, #56]	; 0x38
 801c2d6:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801c2da:	6360      	str	r0, [r4, #52]	; 0x34
 801c2dc:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801c2e0:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801c2e4:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801c2e8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801c2ec:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801c2f0:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801c2f4:	6020      	str	r0, [r4, #0]
 801c2f6:	2000      	movs	r0, #0
 801c2f8:	e7e8      	b.n	801c2cc <__submore+0x1e>
 801c2fa:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801c2fc:	0077      	lsls	r7, r6, #1
 801c2fe:	463a      	mov	r2, r7
 801c300:	f000 fbed 	bl	801cade <_realloc_r>
 801c304:	4605      	mov	r5, r0
 801c306:	2800      	cmp	r0, #0
 801c308:	d0de      	beq.n	801c2c8 <__submore+0x1a>
 801c30a:	eb00 0806 	add.w	r8, r0, r6
 801c30e:	4601      	mov	r1, r0
 801c310:	4632      	mov	r2, r6
 801c312:	4640      	mov	r0, r8
 801c314:	f7fc fea8 	bl	8019068 <memcpy>
 801c318:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801c31c:	f8c4 8000 	str.w	r8, [r4]
 801c320:	e7e9      	b.n	801c2f6 <__submore+0x48>

0801c322 <memmove>:
 801c322:	4288      	cmp	r0, r1
 801c324:	b510      	push	{r4, lr}
 801c326:	eb01 0402 	add.w	r4, r1, r2
 801c32a:	d902      	bls.n	801c332 <memmove+0x10>
 801c32c:	4284      	cmp	r4, r0
 801c32e:	4623      	mov	r3, r4
 801c330:	d807      	bhi.n	801c342 <memmove+0x20>
 801c332:	1e43      	subs	r3, r0, #1
 801c334:	42a1      	cmp	r1, r4
 801c336:	d008      	beq.n	801c34a <memmove+0x28>
 801c338:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c33c:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c340:	e7f8      	b.n	801c334 <memmove+0x12>
 801c342:	4402      	add	r2, r0
 801c344:	4601      	mov	r1, r0
 801c346:	428a      	cmp	r2, r1
 801c348:	d100      	bne.n	801c34c <memmove+0x2a>
 801c34a:	bd10      	pop	{r4, pc}
 801c34c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c350:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c354:	e7f7      	b.n	801c346 <memmove+0x24>

0801c356 <strncmp>:
 801c356:	b510      	push	{r4, lr}
 801c358:	b16a      	cbz	r2, 801c376 <strncmp+0x20>
 801c35a:	3901      	subs	r1, #1
 801c35c:	1884      	adds	r4, r0, r2
 801c35e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c362:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801c366:	429a      	cmp	r2, r3
 801c368:	d103      	bne.n	801c372 <strncmp+0x1c>
 801c36a:	42a0      	cmp	r0, r4
 801c36c:	d001      	beq.n	801c372 <strncmp+0x1c>
 801c36e:	2a00      	cmp	r2, #0
 801c370:	d1f5      	bne.n	801c35e <strncmp+0x8>
 801c372:	1ad0      	subs	r0, r2, r3
 801c374:	bd10      	pop	{r4, pc}
 801c376:	4610      	mov	r0, r2
 801c378:	e7fc      	b.n	801c374 <strncmp+0x1e>
	...

0801c37c <_fstat_r>:
 801c37c:	b538      	push	{r3, r4, r5, lr}
 801c37e:	4d07      	ldr	r5, [pc, #28]	; (801c39c <_fstat_r+0x20>)
 801c380:	2300      	movs	r3, #0
 801c382:	4604      	mov	r4, r0
 801c384:	4608      	mov	r0, r1
 801c386:	4611      	mov	r1, r2
 801c388:	602b      	str	r3, [r5, #0]
 801c38a:	f7e6 fef6 	bl	800317a <_fstat>
 801c38e:	1c43      	adds	r3, r0, #1
 801c390:	d102      	bne.n	801c398 <_fstat_r+0x1c>
 801c392:	682b      	ldr	r3, [r5, #0]
 801c394:	b103      	cbz	r3, 801c398 <_fstat_r+0x1c>
 801c396:	6023      	str	r3, [r4, #0]
 801c398:	bd38      	pop	{r3, r4, r5, pc}
 801c39a:	bf00      	nop
 801c39c:	20008484 	.word	0x20008484

0801c3a0 <_isatty_r>:
 801c3a0:	b538      	push	{r3, r4, r5, lr}
 801c3a2:	4d06      	ldr	r5, [pc, #24]	; (801c3bc <_isatty_r+0x1c>)
 801c3a4:	2300      	movs	r3, #0
 801c3a6:	4604      	mov	r4, r0
 801c3a8:	4608      	mov	r0, r1
 801c3aa:	602b      	str	r3, [r5, #0]
 801c3ac:	f7e6 fef5 	bl	800319a <_isatty>
 801c3b0:	1c43      	adds	r3, r0, #1
 801c3b2:	d102      	bne.n	801c3ba <_isatty_r+0x1a>
 801c3b4:	682b      	ldr	r3, [r5, #0]
 801c3b6:	b103      	cbz	r3, 801c3ba <_isatty_r+0x1a>
 801c3b8:	6023      	str	r3, [r4, #0]
 801c3ba:	bd38      	pop	{r3, r4, r5, pc}
 801c3bc:	20008484 	.word	0x20008484

0801c3c0 <nan>:
 801c3c0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801c3c8 <nan+0x8>
 801c3c4:	4770      	bx	lr
 801c3c6:	bf00      	nop
 801c3c8:	00000000 	.word	0x00000000
 801c3cc:	7ff80000 	.word	0x7ff80000

0801c3d0 <__assert_func>:
 801c3d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c3d2:	4614      	mov	r4, r2
 801c3d4:	461a      	mov	r2, r3
 801c3d6:	4b09      	ldr	r3, [pc, #36]	; (801c3fc <__assert_func+0x2c>)
 801c3d8:	681b      	ldr	r3, [r3, #0]
 801c3da:	4605      	mov	r5, r0
 801c3dc:	68d8      	ldr	r0, [r3, #12]
 801c3de:	b14c      	cbz	r4, 801c3f4 <__assert_func+0x24>
 801c3e0:	4b07      	ldr	r3, [pc, #28]	; (801c400 <__assert_func+0x30>)
 801c3e2:	9100      	str	r1, [sp, #0]
 801c3e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c3e8:	4906      	ldr	r1, [pc, #24]	; (801c404 <__assert_func+0x34>)
 801c3ea:	462b      	mov	r3, r5
 801c3ec:	f000 fc28 	bl	801cc40 <fiprintf>
 801c3f0:	f000 fc38 	bl	801cc64 <abort>
 801c3f4:	4b04      	ldr	r3, [pc, #16]	; (801c408 <__assert_func+0x38>)
 801c3f6:	461c      	mov	r4, r3
 801c3f8:	e7f3      	b.n	801c3e2 <__assert_func+0x12>
 801c3fa:	bf00      	nop
 801c3fc:	20000198 	.word	0x20000198
 801c400:	0801defd 	.word	0x0801defd
 801c404:	0801df0a 	.word	0x0801df0a
 801c408:	0801df38 	.word	0x0801df38

0801c40c <rshift>:
 801c40c:	6903      	ldr	r3, [r0, #16]
 801c40e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801c412:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801c416:	ea4f 1261 	mov.w	r2, r1, asr #5
 801c41a:	f100 0414 	add.w	r4, r0, #20
 801c41e:	dd45      	ble.n	801c4ac <rshift+0xa0>
 801c420:	f011 011f 	ands.w	r1, r1, #31
 801c424:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801c428:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801c42c:	d10c      	bne.n	801c448 <rshift+0x3c>
 801c42e:	f100 0710 	add.w	r7, r0, #16
 801c432:	4629      	mov	r1, r5
 801c434:	42b1      	cmp	r1, r6
 801c436:	d334      	bcc.n	801c4a2 <rshift+0x96>
 801c438:	1a9b      	subs	r3, r3, r2
 801c43a:	009b      	lsls	r3, r3, #2
 801c43c:	1eea      	subs	r2, r5, #3
 801c43e:	4296      	cmp	r6, r2
 801c440:	bf38      	it	cc
 801c442:	2300      	movcc	r3, #0
 801c444:	4423      	add	r3, r4
 801c446:	e015      	b.n	801c474 <rshift+0x68>
 801c448:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801c44c:	f1c1 0820 	rsb	r8, r1, #32
 801c450:	40cf      	lsrs	r7, r1
 801c452:	f105 0e04 	add.w	lr, r5, #4
 801c456:	46a1      	mov	r9, r4
 801c458:	4576      	cmp	r6, lr
 801c45a:	46f4      	mov	ip, lr
 801c45c:	d815      	bhi.n	801c48a <rshift+0x7e>
 801c45e:	1a9a      	subs	r2, r3, r2
 801c460:	0092      	lsls	r2, r2, #2
 801c462:	3a04      	subs	r2, #4
 801c464:	3501      	adds	r5, #1
 801c466:	42ae      	cmp	r6, r5
 801c468:	bf38      	it	cc
 801c46a:	2200      	movcc	r2, #0
 801c46c:	18a3      	adds	r3, r4, r2
 801c46e:	50a7      	str	r7, [r4, r2]
 801c470:	b107      	cbz	r7, 801c474 <rshift+0x68>
 801c472:	3304      	adds	r3, #4
 801c474:	1b1a      	subs	r2, r3, r4
 801c476:	42a3      	cmp	r3, r4
 801c478:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801c47c:	bf08      	it	eq
 801c47e:	2300      	moveq	r3, #0
 801c480:	6102      	str	r2, [r0, #16]
 801c482:	bf08      	it	eq
 801c484:	6143      	streq	r3, [r0, #20]
 801c486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c48a:	f8dc c000 	ldr.w	ip, [ip]
 801c48e:	fa0c fc08 	lsl.w	ip, ip, r8
 801c492:	ea4c 0707 	orr.w	r7, ip, r7
 801c496:	f849 7b04 	str.w	r7, [r9], #4
 801c49a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801c49e:	40cf      	lsrs	r7, r1
 801c4a0:	e7da      	b.n	801c458 <rshift+0x4c>
 801c4a2:	f851 cb04 	ldr.w	ip, [r1], #4
 801c4a6:	f847 cf04 	str.w	ip, [r7, #4]!
 801c4aa:	e7c3      	b.n	801c434 <rshift+0x28>
 801c4ac:	4623      	mov	r3, r4
 801c4ae:	e7e1      	b.n	801c474 <rshift+0x68>

0801c4b0 <__hexdig_fun>:
 801c4b0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801c4b4:	2b09      	cmp	r3, #9
 801c4b6:	d802      	bhi.n	801c4be <__hexdig_fun+0xe>
 801c4b8:	3820      	subs	r0, #32
 801c4ba:	b2c0      	uxtb	r0, r0
 801c4bc:	4770      	bx	lr
 801c4be:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801c4c2:	2b05      	cmp	r3, #5
 801c4c4:	d801      	bhi.n	801c4ca <__hexdig_fun+0x1a>
 801c4c6:	3847      	subs	r0, #71	; 0x47
 801c4c8:	e7f7      	b.n	801c4ba <__hexdig_fun+0xa>
 801c4ca:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801c4ce:	2b05      	cmp	r3, #5
 801c4d0:	d801      	bhi.n	801c4d6 <__hexdig_fun+0x26>
 801c4d2:	3827      	subs	r0, #39	; 0x27
 801c4d4:	e7f1      	b.n	801c4ba <__hexdig_fun+0xa>
 801c4d6:	2000      	movs	r0, #0
 801c4d8:	4770      	bx	lr
	...

0801c4dc <__gethex>:
 801c4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c4e0:	4617      	mov	r7, r2
 801c4e2:	680a      	ldr	r2, [r1, #0]
 801c4e4:	b085      	sub	sp, #20
 801c4e6:	f102 0b02 	add.w	fp, r2, #2
 801c4ea:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801c4ee:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801c4f2:	4681      	mov	r9, r0
 801c4f4:	468a      	mov	sl, r1
 801c4f6:	9302      	str	r3, [sp, #8]
 801c4f8:	32fe      	adds	r2, #254	; 0xfe
 801c4fa:	eb02 030b 	add.w	r3, r2, fp
 801c4fe:	46d8      	mov	r8, fp
 801c500:	f81b 0b01 	ldrb.w	r0, [fp], #1
 801c504:	9301      	str	r3, [sp, #4]
 801c506:	2830      	cmp	r0, #48	; 0x30
 801c508:	d0f7      	beq.n	801c4fa <__gethex+0x1e>
 801c50a:	f7ff ffd1 	bl	801c4b0 <__hexdig_fun>
 801c50e:	4604      	mov	r4, r0
 801c510:	2800      	cmp	r0, #0
 801c512:	d138      	bne.n	801c586 <__gethex+0xaa>
 801c514:	49a7      	ldr	r1, [pc, #668]	; (801c7b4 <__gethex+0x2d8>)
 801c516:	2201      	movs	r2, #1
 801c518:	4640      	mov	r0, r8
 801c51a:	f7ff ff1c 	bl	801c356 <strncmp>
 801c51e:	4606      	mov	r6, r0
 801c520:	2800      	cmp	r0, #0
 801c522:	d169      	bne.n	801c5f8 <__gethex+0x11c>
 801c524:	f898 0001 	ldrb.w	r0, [r8, #1]
 801c528:	465d      	mov	r5, fp
 801c52a:	f7ff ffc1 	bl	801c4b0 <__hexdig_fun>
 801c52e:	2800      	cmp	r0, #0
 801c530:	d064      	beq.n	801c5fc <__gethex+0x120>
 801c532:	465a      	mov	r2, fp
 801c534:	7810      	ldrb	r0, [r2, #0]
 801c536:	2830      	cmp	r0, #48	; 0x30
 801c538:	4690      	mov	r8, r2
 801c53a:	f102 0201 	add.w	r2, r2, #1
 801c53e:	d0f9      	beq.n	801c534 <__gethex+0x58>
 801c540:	f7ff ffb6 	bl	801c4b0 <__hexdig_fun>
 801c544:	2301      	movs	r3, #1
 801c546:	fab0 f480 	clz	r4, r0
 801c54a:	0964      	lsrs	r4, r4, #5
 801c54c:	465e      	mov	r6, fp
 801c54e:	9301      	str	r3, [sp, #4]
 801c550:	4642      	mov	r2, r8
 801c552:	4615      	mov	r5, r2
 801c554:	3201      	adds	r2, #1
 801c556:	7828      	ldrb	r0, [r5, #0]
 801c558:	f7ff ffaa 	bl	801c4b0 <__hexdig_fun>
 801c55c:	2800      	cmp	r0, #0
 801c55e:	d1f8      	bne.n	801c552 <__gethex+0x76>
 801c560:	4994      	ldr	r1, [pc, #592]	; (801c7b4 <__gethex+0x2d8>)
 801c562:	2201      	movs	r2, #1
 801c564:	4628      	mov	r0, r5
 801c566:	f7ff fef6 	bl	801c356 <strncmp>
 801c56a:	b978      	cbnz	r0, 801c58c <__gethex+0xb0>
 801c56c:	b946      	cbnz	r6, 801c580 <__gethex+0xa4>
 801c56e:	1c6e      	adds	r6, r5, #1
 801c570:	4632      	mov	r2, r6
 801c572:	4615      	mov	r5, r2
 801c574:	3201      	adds	r2, #1
 801c576:	7828      	ldrb	r0, [r5, #0]
 801c578:	f7ff ff9a 	bl	801c4b0 <__hexdig_fun>
 801c57c:	2800      	cmp	r0, #0
 801c57e:	d1f8      	bne.n	801c572 <__gethex+0x96>
 801c580:	1b73      	subs	r3, r6, r5
 801c582:	009e      	lsls	r6, r3, #2
 801c584:	e004      	b.n	801c590 <__gethex+0xb4>
 801c586:	2400      	movs	r4, #0
 801c588:	4626      	mov	r6, r4
 801c58a:	e7e1      	b.n	801c550 <__gethex+0x74>
 801c58c:	2e00      	cmp	r6, #0
 801c58e:	d1f7      	bne.n	801c580 <__gethex+0xa4>
 801c590:	782b      	ldrb	r3, [r5, #0]
 801c592:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801c596:	2b50      	cmp	r3, #80	; 0x50
 801c598:	d13d      	bne.n	801c616 <__gethex+0x13a>
 801c59a:	786b      	ldrb	r3, [r5, #1]
 801c59c:	2b2b      	cmp	r3, #43	; 0x2b
 801c59e:	d02f      	beq.n	801c600 <__gethex+0x124>
 801c5a0:	2b2d      	cmp	r3, #45	; 0x2d
 801c5a2:	d031      	beq.n	801c608 <__gethex+0x12c>
 801c5a4:	1c69      	adds	r1, r5, #1
 801c5a6:	f04f 0b00 	mov.w	fp, #0
 801c5aa:	7808      	ldrb	r0, [r1, #0]
 801c5ac:	f7ff ff80 	bl	801c4b0 <__hexdig_fun>
 801c5b0:	1e42      	subs	r2, r0, #1
 801c5b2:	b2d2      	uxtb	r2, r2
 801c5b4:	2a18      	cmp	r2, #24
 801c5b6:	d82e      	bhi.n	801c616 <__gethex+0x13a>
 801c5b8:	f1a0 0210 	sub.w	r2, r0, #16
 801c5bc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801c5c0:	f7ff ff76 	bl	801c4b0 <__hexdig_fun>
 801c5c4:	f100 3cff 	add.w	ip, r0, #4294967295
 801c5c8:	fa5f fc8c 	uxtb.w	ip, ip
 801c5cc:	f1bc 0f18 	cmp.w	ip, #24
 801c5d0:	d91d      	bls.n	801c60e <__gethex+0x132>
 801c5d2:	f1bb 0f00 	cmp.w	fp, #0
 801c5d6:	d000      	beq.n	801c5da <__gethex+0xfe>
 801c5d8:	4252      	negs	r2, r2
 801c5da:	4416      	add	r6, r2
 801c5dc:	f8ca 1000 	str.w	r1, [sl]
 801c5e0:	b1dc      	cbz	r4, 801c61a <__gethex+0x13e>
 801c5e2:	9b01      	ldr	r3, [sp, #4]
 801c5e4:	2b00      	cmp	r3, #0
 801c5e6:	bf14      	ite	ne
 801c5e8:	f04f 0800 	movne.w	r8, #0
 801c5ec:	f04f 0806 	moveq.w	r8, #6
 801c5f0:	4640      	mov	r0, r8
 801c5f2:	b005      	add	sp, #20
 801c5f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c5f8:	4645      	mov	r5, r8
 801c5fa:	4626      	mov	r6, r4
 801c5fc:	2401      	movs	r4, #1
 801c5fe:	e7c7      	b.n	801c590 <__gethex+0xb4>
 801c600:	f04f 0b00 	mov.w	fp, #0
 801c604:	1ca9      	adds	r1, r5, #2
 801c606:	e7d0      	b.n	801c5aa <__gethex+0xce>
 801c608:	f04f 0b01 	mov.w	fp, #1
 801c60c:	e7fa      	b.n	801c604 <__gethex+0x128>
 801c60e:	230a      	movs	r3, #10
 801c610:	fb03 0002 	mla	r0, r3, r2, r0
 801c614:	e7d0      	b.n	801c5b8 <__gethex+0xdc>
 801c616:	4629      	mov	r1, r5
 801c618:	e7e0      	b.n	801c5dc <__gethex+0x100>
 801c61a:	eba5 0308 	sub.w	r3, r5, r8
 801c61e:	3b01      	subs	r3, #1
 801c620:	4621      	mov	r1, r4
 801c622:	2b07      	cmp	r3, #7
 801c624:	dc0a      	bgt.n	801c63c <__gethex+0x160>
 801c626:	4648      	mov	r0, r9
 801c628:	f7fd fbf8 	bl	8019e1c <_Balloc>
 801c62c:	4604      	mov	r4, r0
 801c62e:	b940      	cbnz	r0, 801c642 <__gethex+0x166>
 801c630:	4b61      	ldr	r3, [pc, #388]	; (801c7b8 <__gethex+0x2dc>)
 801c632:	4602      	mov	r2, r0
 801c634:	21e4      	movs	r1, #228	; 0xe4
 801c636:	4861      	ldr	r0, [pc, #388]	; (801c7bc <__gethex+0x2e0>)
 801c638:	f7ff feca 	bl	801c3d0 <__assert_func>
 801c63c:	3101      	adds	r1, #1
 801c63e:	105b      	asrs	r3, r3, #1
 801c640:	e7ef      	b.n	801c622 <__gethex+0x146>
 801c642:	f100 0a14 	add.w	sl, r0, #20
 801c646:	2300      	movs	r3, #0
 801c648:	495a      	ldr	r1, [pc, #360]	; (801c7b4 <__gethex+0x2d8>)
 801c64a:	f8cd a004 	str.w	sl, [sp, #4]
 801c64e:	469b      	mov	fp, r3
 801c650:	45a8      	cmp	r8, r5
 801c652:	d342      	bcc.n	801c6da <__gethex+0x1fe>
 801c654:	9801      	ldr	r0, [sp, #4]
 801c656:	f840 bb04 	str.w	fp, [r0], #4
 801c65a:	eba0 000a 	sub.w	r0, r0, sl
 801c65e:	1080      	asrs	r0, r0, #2
 801c660:	6120      	str	r0, [r4, #16]
 801c662:	ea4f 1840 	mov.w	r8, r0, lsl #5
 801c666:	4658      	mov	r0, fp
 801c668:	f7fd fcca 	bl	801a000 <__hi0bits>
 801c66c:	683d      	ldr	r5, [r7, #0]
 801c66e:	eba8 0000 	sub.w	r0, r8, r0
 801c672:	42a8      	cmp	r0, r5
 801c674:	dd59      	ble.n	801c72a <__gethex+0x24e>
 801c676:	eba0 0805 	sub.w	r8, r0, r5
 801c67a:	4641      	mov	r1, r8
 801c67c:	4620      	mov	r0, r4
 801c67e:	f7fe f859 	bl	801a734 <__any_on>
 801c682:	4683      	mov	fp, r0
 801c684:	b1b8      	cbz	r0, 801c6b6 <__gethex+0x1da>
 801c686:	f108 33ff 	add.w	r3, r8, #4294967295
 801c68a:	1159      	asrs	r1, r3, #5
 801c68c:	f003 021f 	and.w	r2, r3, #31
 801c690:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801c694:	f04f 0b01 	mov.w	fp, #1
 801c698:	fa0b f202 	lsl.w	r2, fp, r2
 801c69c:	420a      	tst	r2, r1
 801c69e:	d00a      	beq.n	801c6b6 <__gethex+0x1da>
 801c6a0:	455b      	cmp	r3, fp
 801c6a2:	dd06      	ble.n	801c6b2 <__gethex+0x1d6>
 801c6a4:	f1a8 0102 	sub.w	r1, r8, #2
 801c6a8:	4620      	mov	r0, r4
 801c6aa:	f7fe f843 	bl	801a734 <__any_on>
 801c6ae:	2800      	cmp	r0, #0
 801c6b0:	d138      	bne.n	801c724 <__gethex+0x248>
 801c6b2:	f04f 0b02 	mov.w	fp, #2
 801c6b6:	4641      	mov	r1, r8
 801c6b8:	4620      	mov	r0, r4
 801c6ba:	f7ff fea7 	bl	801c40c <rshift>
 801c6be:	4446      	add	r6, r8
 801c6c0:	68bb      	ldr	r3, [r7, #8]
 801c6c2:	42b3      	cmp	r3, r6
 801c6c4:	da41      	bge.n	801c74a <__gethex+0x26e>
 801c6c6:	4621      	mov	r1, r4
 801c6c8:	4648      	mov	r0, r9
 801c6ca:	f7fd fbe7 	bl	8019e9c <_Bfree>
 801c6ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801c6d0:	2300      	movs	r3, #0
 801c6d2:	6013      	str	r3, [r2, #0]
 801c6d4:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 801c6d8:	e78a      	b.n	801c5f0 <__gethex+0x114>
 801c6da:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 801c6de:	2a2e      	cmp	r2, #46	; 0x2e
 801c6e0:	d014      	beq.n	801c70c <__gethex+0x230>
 801c6e2:	2b20      	cmp	r3, #32
 801c6e4:	d106      	bne.n	801c6f4 <__gethex+0x218>
 801c6e6:	9b01      	ldr	r3, [sp, #4]
 801c6e8:	f843 bb04 	str.w	fp, [r3], #4
 801c6ec:	f04f 0b00 	mov.w	fp, #0
 801c6f0:	9301      	str	r3, [sp, #4]
 801c6f2:	465b      	mov	r3, fp
 801c6f4:	7828      	ldrb	r0, [r5, #0]
 801c6f6:	9303      	str	r3, [sp, #12]
 801c6f8:	f7ff feda 	bl	801c4b0 <__hexdig_fun>
 801c6fc:	9b03      	ldr	r3, [sp, #12]
 801c6fe:	f000 000f 	and.w	r0, r0, #15
 801c702:	4098      	lsls	r0, r3
 801c704:	ea4b 0b00 	orr.w	fp, fp, r0
 801c708:	3304      	adds	r3, #4
 801c70a:	e7a1      	b.n	801c650 <__gethex+0x174>
 801c70c:	45a8      	cmp	r8, r5
 801c70e:	d8e8      	bhi.n	801c6e2 <__gethex+0x206>
 801c710:	2201      	movs	r2, #1
 801c712:	4628      	mov	r0, r5
 801c714:	9303      	str	r3, [sp, #12]
 801c716:	f7ff fe1e 	bl	801c356 <strncmp>
 801c71a:	4926      	ldr	r1, [pc, #152]	; (801c7b4 <__gethex+0x2d8>)
 801c71c:	9b03      	ldr	r3, [sp, #12]
 801c71e:	2800      	cmp	r0, #0
 801c720:	d1df      	bne.n	801c6e2 <__gethex+0x206>
 801c722:	e795      	b.n	801c650 <__gethex+0x174>
 801c724:	f04f 0b03 	mov.w	fp, #3
 801c728:	e7c5      	b.n	801c6b6 <__gethex+0x1da>
 801c72a:	da0b      	bge.n	801c744 <__gethex+0x268>
 801c72c:	eba5 0800 	sub.w	r8, r5, r0
 801c730:	4621      	mov	r1, r4
 801c732:	4642      	mov	r2, r8
 801c734:	4648      	mov	r0, r9
 801c736:	f7fd fdcb 	bl	801a2d0 <__lshift>
 801c73a:	eba6 0608 	sub.w	r6, r6, r8
 801c73e:	4604      	mov	r4, r0
 801c740:	f100 0a14 	add.w	sl, r0, #20
 801c744:	f04f 0b00 	mov.w	fp, #0
 801c748:	e7ba      	b.n	801c6c0 <__gethex+0x1e4>
 801c74a:	687b      	ldr	r3, [r7, #4]
 801c74c:	42b3      	cmp	r3, r6
 801c74e:	dd73      	ble.n	801c838 <__gethex+0x35c>
 801c750:	1b9e      	subs	r6, r3, r6
 801c752:	42b5      	cmp	r5, r6
 801c754:	dc34      	bgt.n	801c7c0 <__gethex+0x2e4>
 801c756:	68fb      	ldr	r3, [r7, #12]
 801c758:	2b02      	cmp	r3, #2
 801c75a:	d023      	beq.n	801c7a4 <__gethex+0x2c8>
 801c75c:	2b03      	cmp	r3, #3
 801c75e:	d025      	beq.n	801c7ac <__gethex+0x2d0>
 801c760:	2b01      	cmp	r3, #1
 801c762:	d115      	bne.n	801c790 <__gethex+0x2b4>
 801c764:	42b5      	cmp	r5, r6
 801c766:	d113      	bne.n	801c790 <__gethex+0x2b4>
 801c768:	2d01      	cmp	r5, #1
 801c76a:	d10b      	bne.n	801c784 <__gethex+0x2a8>
 801c76c:	9a02      	ldr	r2, [sp, #8]
 801c76e:	687b      	ldr	r3, [r7, #4]
 801c770:	6013      	str	r3, [r2, #0]
 801c772:	2301      	movs	r3, #1
 801c774:	6123      	str	r3, [r4, #16]
 801c776:	f8ca 3000 	str.w	r3, [sl]
 801c77a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c77c:	f04f 0862 	mov.w	r8, #98	; 0x62
 801c780:	601c      	str	r4, [r3, #0]
 801c782:	e735      	b.n	801c5f0 <__gethex+0x114>
 801c784:	1e69      	subs	r1, r5, #1
 801c786:	4620      	mov	r0, r4
 801c788:	f7fd ffd4 	bl	801a734 <__any_on>
 801c78c:	2800      	cmp	r0, #0
 801c78e:	d1ed      	bne.n	801c76c <__gethex+0x290>
 801c790:	4621      	mov	r1, r4
 801c792:	4648      	mov	r0, r9
 801c794:	f7fd fb82 	bl	8019e9c <_Bfree>
 801c798:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801c79a:	2300      	movs	r3, #0
 801c79c:	6013      	str	r3, [r2, #0]
 801c79e:	f04f 0850 	mov.w	r8, #80	; 0x50
 801c7a2:	e725      	b.n	801c5f0 <__gethex+0x114>
 801c7a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c7a6:	2b00      	cmp	r3, #0
 801c7a8:	d1f2      	bne.n	801c790 <__gethex+0x2b4>
 801c7aa:	e7df      	b.n	801c76c <__gethex+0x290>
 801c7ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c7ae:	2b00      	cmp	r3, #0
 801c7b0:	d1dc      	bne.n	801c76c <__gethex+0x290>
 801c7b2:	e7ed      	b.n	801c790 <__gethex+0x2b4>
 801c7b4:	0801dd74 	.word	0x0801dd74
 801c7b8:	0801dc0b 	.word	0x0801dc0b
 801c7bc:	0801df39 	.word	0x0801df39
 801c7c0:	f106 38ff 	add.w	r8, r6, #4294967295
 801c7c4:	f1bb 0f00 	cmp.w	fp, #0
 801c7c8:	d133      	bne.n	801c832 <__gethex+0x356>
 801c7ca:	f1b8 0f00 	cmp.w	r8, #0
 801c7ce:	d004      	beq.n	801c7da <__gethex+0x2fe>
 801c7d0:	4641      	mov	r1, r8
 801c7d2:	4620      	mov	r0, r4
 801c7d4:	f7fd ffae 	bl	801a734 <__any_on>
 801c7d8:	4683      	mov	fp, r0
 801c7da:	ea4f 1268 	mov.w	r2, r8, asr #5
 801c7de:	2301      	movs	r3, #1
 801c7e0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801c7e4:	f008 081f 	and.w	r8, r8, #31
 801c7e8:	fa03 f308 	lsl.w	r3, r3, r8
 801c7ec:	4213      	tst	r3, r2
 801c7ee:	4631      	mov	r1, r6
 801c7f0:	4620      	mov	r0, r4
 801c7f2:	bf18      	it	ne
 801c7f4:	f04b 0b02 	orrne.w	fp, fp, #2
 801c7f8:	1bad      	subs	r5, r5, r6
 801c7fa:	f7ff fe07 	bl	801c40c <rshift>
 801c7fe:	687e      	ldr	r6, [r7, #4]
 801c800:	f04f 0802 	mov.w	r8, #2
 801c804:	f1bb 0f00 	cmp.w	fp, #0
 801c808:	d04a      	beq.n	801c8a0 <__gethex+0x3c4>
 801c80a:	68fb      	ldr	r3, [r7, #12]
 801c80c:	2b02      	cmp	r3, #2
 801c80e:	d016      	beq.n	801c83e <__gethex+0x362>
 801c810:	2b03      	cmp	r3, #3
 801c812:	d018      	beq.n	801c846 <__gethex+0x36a>
 801c814:	2b01      	cmp	r3, #1
 801c816:	d109      	bne.n	801c82c <__gethex+0x350>
 801c818:	f01b 0f02 	tst.w	fp, #2
 801c81c:	d006      	beq.n	801c82c <__gethex+0x350>
 801c81e:	f8da 3000 	ldr.w	r3, [sl]
 801c822:	ea4b 0b03 	orr.w	fp, fp, r3
 801c826:	f01b 0f01 	tst.w	fp, #1
 801c82a:	d10f      	bne.n	801c84c <__gethex+0x370>
 801c82c:	f048 0810 	orr.w	r8, r8, #16
 801c830:	e036      	b.n	801c8a0 <__gethex+0x3c4>
 801c832:	f04f 0b01 	mov.w	fp, #1
 801c836:	e7d0      	b.n	801c7da <__gethex+0x2fe>
 801c838:	f04f 0801 	mov.w	r8, #1
 801c83c:	e7e2      	b.n	801c804 <__gethex+0x328>
 801c83e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c840:	f1c3 0301 	rsb	r3, r3, #1
 801c844:	930f      	str	r3, [sp, #60]	; 0x3c
 801c846:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c848:	2b00      	cmp	r3, #0
 801c84a:	d0ef      	beq.n	801c82c <__gethex+0x350>
 801c84c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801c850:	f104 0214 	add.w	r2, r4, #20
 801c854:	ea4f 038b 	mov.w	r3, fp, lsl #2
 801c858:	9301      	str	r3, [sp, #4]
 801c85a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 801c85e:	2300      	movs	r3, #0
 801c860:	4694      	mov	ip, r2
 801c862:	f852 1b04 	ldr.w	r1, [r2], #4
 801c866:	f1b1 3fff 	cmp.w	r1, #4294967295
 801c86a:	d01e      	beq.n	801c8aa <__gethex+0x3ce>
 801c86c:	3101      	adds	r1, #1
 801c86e:	f8cc 1000 	str.w	r1, [ip]
 801c872:	f1b8 0f02 	cmp.w	r8, #2
 801c876:	f104 0214 	add.w	r2, r4, #20
 801c87a:	d13d      	bne.n	801c8f8 <__gethex+0x41c>
 801c87c:	683b      	ldr	r3, [r7, #0]
 801c87e:	3b01      	subs	r3, #1
 801c880:	42ab      	cmp	r3, r5
 801c882:	d10b      	bne.n	801c89c <__gethex+0x3c0>
 801c884:	1169      	asrs	r1, r5, #5
 801c886:	2301      	movs	r3, #1
 801c888:	f005 051f 	and.w	r5, r5, #31
 801c88c:	fa03 f505 	lsl.w	r5, r3, r5
 801c890:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c894:	421d      	tst	r5, r3
 801c896:	bf18      	it	ne
 801c898:	f04f 0801 	movne.w	r8, #1
 801c89c:	f048 0820 	orr.w	r8, r8, #32
 801c8a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c8a2:	601c      	str	r4, [r3, #0]
 801c8a4:	9b02      	ldr	r3, [sp, #8]
 801c8a6:	601e      	str	r6, [r3, #0]
 801c8a8:	e6a2      	b.n	801c5f0 <__gethex+0x114>
 801c8aa:	4290      	cmp	r0, r2
 801c8ac:	f842 3c04 	str.w	r3, [r2, #-4]
 801c8b0:	d8d6      	bhi.n	801c860 <__gethex+0x384>
 801c8b2:	68a2      	ldr	r2, [r4, #8]
 801c8b4:	4593      	cmp	fp, r2
 801c8b6:	db17      	blt.n	801c8e8 <__gethex+0x40c>
 801c8b8:	6861      	ldr	r1, [r4, #4]
 801c8ba:	4648      	mov	r0, r9
 801c8bc:	3101      	adds	r1, #1
 801c8be:	f7fd faad 	bl	8019e1c <_Balloc>
 801c8c2:	4682      	mov	sl, r0
 801c8c4:	b918      	cbnz	r0, 801c8ce <__gethex+0x3f2>
 801c8c6:	4b1b      	ldr	r3, [pc, #108]	; (801c934 <__gethex+0x458>)
 801c8c8:	4602      	mov	r2, r0
 801c8ca:	2184      	movs	r1, #132	; 0x84
 801c8cc:	e6b3      	b.n	801c636 <__gethex+0x15a>
 801c8ce:	6922      	ldr	r2, [r4, #16]
 801c8d0:	3202      	adds	r2, #2
 801c8d2:	f104 010c 	add.w	r1, r4, #12
 801c8d6:	0092      	lsls	r2, r2, #2
 801c8d8:	300c      	adds	r0, #12
 801c8da:	f7fc fbc5 	bl	8019068 <memcpy>
 801c8de:	4621      	mov	r1, r4
 801c8e0:	4648      	mov	r0, r9
 801c8e2:	f7fd fadb 	bl	8019e9c <_Bfree>
 801c8e6:	4654      	mov	r4, sl
 801c8e8:	6922      	ldr	r2, [r4, #16]
 801c8ea:	1c51      	adds	r1, r2, #1
 801c8ec:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801c8f0:	6121      	str	r1, [r4, #16]
 801c8f2:	2101      	movs	r1, #1
 801c8f4:	6151      	str	r1, [r2, #20]
 801c8f6:	e7bc      	b.n	801c872 <__gethex+0x396>
 801c8f8:	6921      	ldr	r1, [r4, #16]
 801c8fa:	4559      	cmp	r1, fp
 801c8fc:	dd0b      	ble.n	801c916 <__gethex+0x43a>
 801c8fe:	2101      	movs	r1, #1
 801c900:	4620      	mov	r0, r4
 801c902:	f7ff fd83 	bl	801c40c <rshift>
 801c906:	68bb      	ldr	r3, [r7, #8]
 801c908:	3601      	adds	r6, #1
 801c90a:	42b3      	cmp	r3, r6
 801c90c:	f6ff aedb 	blt.w	801c6c6 <__gethex+0x1ea>
 801c910:	f04f 0801 	mov.w	r8, #1
 801c914:	e7c2      	b.n	801c89c <__gethex+0x3c0>
 801c916:	f015 051f 	ands.w	r5, r5, #31
 801c91a:	d0f9      	beq.n	801c910 <__gethex+0x434>
 801c91c:	9b01      	ldr	r3, [sp, #4]
 801c91e:	441a      	add	r2, r3
 801c920:	f1c5 0520 	rsb	r5, r5, #32
 801c924:	f852 0c04 	ldr.w	r0, [r2, #-4]
 801c928:	f7fd fb6a 	bl	801a000 <__hi0bits>
 801c92c:	42a8      	cmp	r0, r5
 801c92e:	dbe6      	blt.n	801c8fe <__gethex+0x422>
 801c930:	e7ee      	b.n	801c910 <__gethex+0x434>
 801c932:	bf00      	nop
 801c934:	0801dc0b 	.word	0x0801dc0b

0801c938 <L_shift>:
 801c938:	f1c2 0208 	rsb	r2, r2, #8
 801c93c:	0092      	lsls	r2, r2, #2
 801c93e:	b570      	push	{r4, r5, r6, lr}
 801c940:	f1c2 0620 	rsb	r6, r2, #32
 801c944:	6843      	ldr	r3, [r0, #4]
 801c946:	6804      	ldr	r4, [r0, #0]
 801c948:	fa03 f506 	lsl.w	r5, r3, r6
 801c94c:	432c      	orrs	r4, r5
 801c94e:	40d3      	lsrs	r3, r2
 801c950:	6004      	str	r4, [r0, #0]
 801c952:	f840 3f04 	str.w	r3, [r0, #4]!
 801c956:	4288      	cmp	r0, r1
 801c958:	d3f4      	bcc.n	801c944 <L_shift+0xc>
 801c95a:	bd70      	pop	{r4, r5, r6, pc}

0801c95c <__match>:
 801c95c:	b530      	push	{r4, r5, lr}
 801c95e:	6803      	ldr	r3, [r0, #0]
 801c960:	3301      	adds	r3, #1
 801c962:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c966:	b914      	cbnz	r4, 801c96e <__match+0x12>
 801c968:	6003      	str	r3, [r0, #0]
 801c96a:	2001      	movs	r0, #1
 801c96c:	bd30      	pop	{r4, r5, pc}
 801c96e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c972:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801c976:	2d19      	cmp	r5, #25
 801c978:	bf98      	it	ls
 801c97a:	3220      	addls	r2, #32
 801c97c:	42a2      	cmp	r2, r4
 801c97e:	d0f0      	beq.n	801c962 <__match+0x6>
 801c980:	2000      	movs	r0, #0
 801c982:	e7f3      	b.n	801c96c <__match+0x10>

0801c984 <__hexnan>:
 801c984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c988:	680b      	ldr	r3, [r1, #0]
 801c98a:	6801      	ldr	r1, [r0, #0]
 801c98c:	115e      	asrs	r6, r3, #5
 801c98e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801c992:	f013 031f 	ands.w	r3, r3, #31
 801c996:	b087      	sub	sp, #28
 801c998:	bf18      	it	ne
 801c99a:	3604      	addne	r6, #4
 801c99c:	2500      	movs	r5, #0
 801c99e:	1f37      	subs	r7, r6, #4
 801c9a0:	4682      	mov	sl, r0
 801c9a2:	4690      	mov	r8, r2
 801c9a4:	9301      	str	r3, [sp, #4]
 801c9a6:	f846 5c04 	str.w	r5, [r6, #-4]
 801c9aa:	46b9      	mov	r9, r7
 801c9ac:	463c      	mov	r4, r7
 801c9ae:	9502      	str	r5, [sp, #8]
 801c9b0:	46ab      	mov	fp, r5
 801c9b2:	784a      	ldrb	r2, [r1, #1]
 801c9b4:	1c4b      	adds	r3, r1, #1
 801c9b6:	9303      	str	r3, [sp, #12]
 801c9b8:	b342      	cbz	r2, 801ca0c <__hexnan+0x88>
 801c9ba:	4610      	mov	r0, r2
 801c9bc:	9105      	str	r1, [sp, #20]
 801c9be:	9204      	str	r2, [sp, #16]
 801c9c0:	f7ff fd76 	bl	801c4b0 <__hexdig_fun>
 801c9c4:	2800      	cmp	r0, #0
 801c9c6:	d14f      	bne.n	801ca68 <__hexnan+0xe4>
 801c9c8:	9a04      	ldr	r2, [sp, #16]
 801c9ca:	9905      	ldr	r1, [sp, #20]
 801c9cc:	2a20      	cmp	r2, #32
 801c9ce:	d818      	bhi.n	801ca02 <__hexnan+0x7e>
 801c9d0:	9b02      	ldr	r3, [sp, #8]
 801c9d2:	459b      	cmp	fp, r3
 801c9d4:	dd13      	ble.n	801c9fe <__hexnan+0x7a>
 801c9d6:	454c      	cmp	r4, r9
 801c9d8:	d206      	bcs.n	801c9e8 <__hexnan+0x64>
 801c9da:	2d07      	cmp	r5, #7
 801c9dc:	dc04      	bgt.n	801c9e8 <__hexnan+0x64>
 801c9de:	462a      	mov	r2, r5
 801c9e0:	4649      	mov	r1, r9
 801c9e2:	4620      	mov	r0, r4
 801c9e4:	f7ff ffa8 	bl	801c938 <L_shift>
 801c9e8:	4544      	cmp	r4, r8
 801c9ea:	d950      	bls.n	801ca8e <__hexnan+0x10a>
 801c9ec:	2300      	movs	r3, #0
 801c9ee:	f1a4 0904 	sub.w	r9, r4, #4
 801c9f2:	f844 3c04 	str.w	r3, [r4, #-4]
 801c9f6:	f8cd b008 	str.w	fp, [sp, #8]
 801c9fa:	464c      	mov	r4, r9
 801c9fc:	461d      	mov	r5, r3
 801c9fe:	9903      	ldr	r1, [sp, #12]
 801ca00:	e7d7      	b.n	801c9b2 <__hexnan+0x2e>
 801ca02:	2a29      	cmp	r2, #41	; 0x29
 801ca04:	d155      	bne.n	801cab2 <__hexnan+0x12e>
 801ca06:	3102      	adds	r1, #2
 801ca08:	f8ca 1000 	str.w	r1, [sl]
 801ca0c:	f1bb 0f00 	cmp.w	fp, #0
 801ca10:	d04f      	beq.n	801cab2 <__hexnan+0x12e>
 801ca12:	454c      	cmp	r4, r9
 801ca14:	d206      	bcs.n	801ca24 <__hexnan+0xa0>
 801ca16:	2d07      	cmp	r5, #7
 801ca18:	dc04      	bgt.n	801ca24 <__hexnan+0xa0>
 801ca1a:	462a      	mov	r2, r5
 801ca1c:	4649      	mov	r1, r9
 801ca1e:	4620      	mov	r0, r4
 801ca20:	f7ff ff8a 	bl	801c938 <L_shift>
 801ca24:	4544      	cmp	r4, r8
 801ca26:	d934      	bls.n	801ca92 <__hexnan+0x10e>
 801ca28:	f1a8 0204 	sub.w	r2, r8, #4
 801ca2c:	4623      	mov	r3, r4
 801ca2e:	f853 1b04 	ldr.w	r1, [r3], #4
 801ca32:	f842 1f04 	str.w	r1, [r2, #4]!
 801ca36:	429f      	cmp	r7, r3
 801ca38:	d2f9      	bcs.n	801ca2e <__hexnan+0xaa>
 801ca3a:	1b3b      	subs	r3, r7, r4
 801ca3c:	f023 0303 	bic.w	r3, r3, #3
 801ca40:	3304      	adds	r3, #4
 801ca42:	3e03      	subs	r6, #3
 801ca44:	3401      	adds	r4, #1
 801ca46:	42a6      	cmp	r6, r4
 801ca48:	bf38      	it	cc
 801ca4a:	2304      	movcc	r3, #4
 801ca4c:	4443      	add	r3, r8
 801ca4e:	2200      	movs	r2, #0
 801ca50:	f843 2b04 	str.w	r2, [r3], #4
 801ca54:	429f      	cmp	r7, r3
 801ca56:	d2fb      	bcs.n	801ca50 <__hexnan+0xcc>
 801ca58:	683b      	ldr	r3, [r7, #0]
 801ca5a:	b91b      	cbnz	r3, 801ca64 <__hexnan+0xe0>
 801ca5c:	4547      	cmp	r7, r8
 801ca5e:	d126      	bne.n	801caae <__hexnan+0x12a>
 801ca60:	2301      	movs	r3, #1
 801ca62:	603b      	str	r3, [r7, #0]
 801ca64:	2005      	movs	r0, #5
 801ca66:	e025      	b.n	801cab4 <__hexnan+0x130>
 801ca68:	3501      	adds	r5, #1
 801ca6a:	2d08      	cmp	r5, #8
 801ca6c:	f10b 0b01 	add.w	fp, fp, #1
 801ca70:	dd06      	ble.n	801ca80 <__hexnan+0xfc>
 801ca72:	4544      	cmp	r4, r8
 801ca74:	d9c3      	bls.n	801c9fe <__hexnan+0x7a>
 801ca76:	2300      	movs	r3, #0
 801ca78:	f844 3c04 	str.w	r3, [r4, #-4]
 801ca7c:	2501      	movs	r5, #1
 801ca7e:	3c04      	subs	r4, #4
 801ca80:	6822      	ldr	r2, [r4, #0]
 801ca82:	f000 000f 	and.w	r0, r0, #15
 801ca86:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801ca8a:	6020      	str	r0, [r4, #0]
 801ca8c:	e7b7      	b.n	801c9fe <__hexnan+0x7a>
 801ca8e:	2508      	movs	r5, #8
 801ca90:	e7b5      	b.n	801c9fe <__hexnan+0x7a>
 801ca92:	9b01      	ldr	r3, [sp, #4]
 801ca94:	2b00      	cmp	r3, #0
 801ca96:	d0df      	beq.n	801ca58 <__hexnan+0xd4>
 801ca98:	f1c3 0320 	rsb	r3, r3, #32
 801ca9c:	f04f 32ff 	mov.w	r2, #4294967295
 801caa0:	40da      	lsrs	r2, r3
 801caa2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801caa6:	4013      	ands	r3, r2
 801caa8:	f846 3c04 	str.w	r3, [r6, #-4]
 801caac:	e7d4      	b.n	801ca58 <__hexnan+0xd4>
 801caae:	3f04      	subs	r7, #4
 801cab0:	e7d2      	b.n	801ca58 <__hexnan+0xd4>
 801cab2:	2004      	movs	r0, #4
 801cab4:	b007      	add	sp, #28
 801cab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801caba <__ascii_mbtowc>:
 801caba:	b082      	sub	sp, #8
 801cabc:	b901      	cbnz	r1, 801cac0 <__ascii_mbtowc+0x6>
 801cabe:	a901      	add	r1, sp, #4
 801cac0:	b142      	cbz	r2, 801cad4 <__ascii_mbtowc+0x1a>
 801cac2:	b14b      	cbz	r3, 801cad8 <__ascii_mbtowc+0x1e>
 801cac4:	7813      	ldrb	r3, [r2, #0]
 801cac6:	600b      	str	r3, [r1, #0]
 801cac8:	7812      	ldrb	r2, [r2, #0]
 801caca:	1e10      	subs	r0, r2, #0
 801cacc:	bf18      	it	ne
 801cace:	2001      	movne	r0, #1
 801cad0:	b002      	add	sp, #8
 801cad2:	4770      	bx	lr
 801cad4:	4610      	mov	r0, r2
 801cad6:	e7fb      	b.n	801cad0 <__ascii_mbtowc+0x16>
 801cad8:	f06f 0001 	mvn.w	r0, #1
 801cadc:	e7f8      	b.n	801cad0 <__ascii_mbtowc+0x16>

0801cade <_realloc_r>:
 801cade:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cae2:	4680      	mov	r8, r0
 801cae4:	4614      	mov	r4, r2
 801cae6:	460e      	mov	r6, r1
 801cae8:	b921      	cbnz	r1, 801caf4 <_realloc_r+0x16>
 801caea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801caee:	4611      	mov	r1, r2
 801caf0:	f7fb b880 	b.w	8017bf4 <_malloc_r>
 801caf4:	b92a      	cbnz	r2, 801cb02 <_realloc_r+0x24>
 801caf6:	f7fd f945 	bl	8019d84 <_free_r>
 801cafa:	4625      	mov	r5, r4
 801cafc:	4628      	mov	r0, r5
 801cafe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cb02:	f000 f8b6 	bl	801cc72 <_malloc_usable_size_r>
 801cb06:	4284      	cmp	r4, r0
 801cb08:	4607      	mov	r7, r0
 801cb0a:	d802      	bhi.n	801cb12 <_realloc_r+0x34>
 801cb0c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801cb10:	d812      	bhi.n	801cb38 <_realloc_r+0x5a>
 801cb12:	4621      	mov	r1, r4
 801cb14:	4640      	mov	r0, r8
 801cb16:	f7fb f86d 	bl	8017bf4 <_malloc_r>
 801cb1a:	4605      	mov	r5, r0
 801cb1c:	2800      	cmp	r0, #0
 801cb1e:	d0ed      	beq.n	801cafc <_realloc_r+0x1e>
 801cb20:	42bc      	cmp	r4, r7
 801cb22:	4622      	mov	r2, r4
 801cb24:	4631      	mov	r1, r6
 801cb26:	bf28      	it	cs
 801cb28:	463a      	movcs	r2, r7
 801cb2a:	f7fc fa9d 	bl	8019068 <memcpy>
 801cb2e:	4631      	mov	r1, r6
 801cb30:	4640      	mov	r0, r8
 801cb32:	f7fd f927 	bl	8019d84 <_free_r>
 801cb36:	e7e1      	b.n	801cafc <_realloc_r+0x1e>
 801cb38:	4635      	mov	r5, r6
 801cb3a:	e7df      	b.n	801cafc <_realloc_r+0x1e>

0801cb3c <_strtoul_l.constprop.0>:
 801cb3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801cb40:	4f36      	ldr	r7, [pc, #216]	; (801cc1c <_strtoul_l.constprop.0+0xe0>)
 801cb42:	4686      	mov	lr, r0
 801cb44:	460d      	mov	r5, r1
 801cb46:	4628      	mov	r0, r5
 801cb48:	f815 4b01 	ldrb.w	r4, [r5], #1
 801cb4c:	5d3e      	ldrb	r6, [r7, r4]
 801cb4e:	f016 0608 	ands.w	r6, r6, #8
 801cb52:	d1f8      	bne.n	801cb46 <_strtoul_l.constprop.0+0xa>
 801cb54:	2c2d      	cmp	r4, #45	; 0x2d
 801cb56:	d130      	bne.n	801cbba <_strtoul_l.constprop.0+0x7e>
 801cb58:	782c      	ldrb	r4, [r5, #0]
 801cb5a:	2601      	movs	r6, #1
 801cb5c:	1c85      	adds	r5, r0, #2
 801cb5e:	2b00      	cmp	r3, #0
 801cb60:	d057      	beq.n	801cc12 <_strtoul_l.constprop.0+0xd6>
 801cb62:	2b10      	cmp	r3, #16
 801cb64:	d109      	bne.n	801cb7a <_strtoul_l.constprop.0+0x3e>
 801cb66:	2c30      	cmp	r4, #48	; 0x30
 801cb68:	d107      	bne.n	801cb7a <_strtoul_l.constprop.0+0x3e>
 801cb6a:	7828      	ldrb	r0, [r5, #0]
 801cb6c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801cb70:	2858      	cmp	r0, #88	; 0x58
 801cb72:	d149      	bne.n	801cc08 <_strtoul_l.constprop.0+0xcc>
 801cb74:	786c      	ldrb	r4, [r5, #1]
 801cb76:	2310      	movs	r3, #16
 801cb78:	3502      	adds	r5, #2
 801cb7a:	f04f 38ff 	mov.w	r8, #4294967295
 801cb7e:	2700      	movs	r7, #0
 801cb80:	fbb8 f8f3 	udiv	r8, r8, r3
 801cb84:	fb03 f908 	mul.w	r9, r3, r8
 801cb88:	ea6f 0909 	mvn.w	r9, r9
 801cb8c:	4638      	mov	r0, r7
 801cb8e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801cb92:	f1bc 0f09 	cmp.w	ip, #9
 801cb96:	d815      	bhi.n	801cbc4 <_strtoul_l.constprop.0+0x88>
 801cb98:	4664      	mov	r4, ip
 801cb9a:	42a3      	cmp	r3, r4
 801cb9c:	dd23      	ble.n	801cbe6 <_strtoul_l.constprop.0+0xaa>
 801cb9e:	f1b7 3fff 	cmp.w	r7, #4294967295
 801cba2:	d007      	beq.n	801cbb4 <_strtoul_l.constprop.0+0x78>
 801cba4:	4580      	cmp	r8, r0
 801cba6:	d31b      	bcc.n	801cbe0 <_strtoul_l.constprop.0+0xa4>
 801cba8:	d101      	bne.n	801cbae <_strtoul_l.constprop.0+0x72>
 801cbaa:	45a1      	cmp	r9, r4
 801cbac:	db18      	blt.n	801cbe0 <_strtoul_l.constprop.0+0xa4>
 801cbae:	fb00 4003 	mla	r0, r0, r3, r4
 801cbb2:	2701      	movs	r7, #1
 801cbb4:	f815 4b01 	ldrb.w	r4, [r5], #1
 801cbb8:	e7e9      	b.n	801cb8e <_strtoul_l.constprop.0+0x52>
 801cbba:	2c2b      	cmp	r4, #43	; 0x2b
 801cbbc:	bf04      	itt	eq
 801cbbe:	782c      	ldrbeq	r4, [r5, #0]
 801cbc0:	1c85      	addeq	r5, r0, #2
 801cbc2:	e7cc      	b.n	801cb5e <_strtoul_l.constprop.0+0x22>
 801cbc4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801cbc8:	f1bc 0f19 	cmp.w	ip, #25
 801cbcc:	d801      	bhi.n	801cbd2 <_strtoul_l.constprop.0+0x96>
 801cbce:	3c37      	subs	r4, #55	; 0x37
 801cbd0:	e7e3      	b.n	801cb9a <_strtoul_l.constprop.0+0x5e>
 801cbd2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801cbd6:	f1bc 0f19 	cmp.w	ip, #25
 801cbda:	d804      	bhi.n	801cbe6 <_strtoul_l.constprop.0+0xaa>
 801cbdc:	3c57      	subs	r4, #87	; 0x57
 801cbde:	e7dc      	b.n	801cb9a <_strtoul_l.constprop.0+0x5e>
 801cbe0:	f04f 37ff 	mov.w	r7, #4294967295
 801cbe4:	e7e6      	b.n	801cbb4 <_strtoul_l.constprop.0+0x78>
 801cbe6:	1c7b      	adds	r3, r7, #1
 801cbe8:	d106      	bne.n	801cbf8 <_strtoul_l.constprop.0+0xbc>
 801cbea:	2322      	movs	r3, #34	; 0x22
 801cbec:	f8ce 3000 	str.w	r3, [lr]
 801cbf0:	4638      	mov	r0, r7
 801cbf2:	b932      	cbnz	r2, 801cc02 <_strtoul_l.constprop.0+0xc6>
 801cbf4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801cbf8:	b106      	cbz	r6, 801cbfc <_strtoul_l.constprop.0+0xc0>
 801cbfa:	4240      	negs	r0, r0
 801cbfc:	2a00      	cmp	r2, #0
 801cbfe:	d0f9      	beq.n	801cbf4 <_strtoul_l.constprop.0+0xb8>
 801cc00:	b107      	cbz	r7, 801cc04 <_strtoul_l.constprop.0+0xc8>
 801cc02:	1e69      	subs	r1, r5, #1
 801cc04:	6011      	str	r1, [r2, #0]
 801cc06:	e7f5      	b.n	801cbf4 <_strtoul_l.constprop.0+0xb8>
 801cc08:	2430      	movs	r4, #48	; 0x30
 801cc0a:	2b00      	cmp	r3, #0
 801cc0c:	d1b5      	bne.n	801cb7a <_strtoul_l.constprop.0+0x3e>
 801cc0e:	2308      	movs	r3, #8
 801cc10:	e7b3      	b.n	801cb7a <_strtoul_l.constprop.0+0x3e>
 801cc12:	2c30      	cmp	r4, #48	; 0x30
 801cc14:	d0a9      	beq.n	801cb6a <_strtoul_l.constprop.0+0x2e>
 801cc16:	230a      	movs	r3, #10
 801cc18:	e7af      	b.n	801cb7a <_strtoul_l.constprop.0+0x3e>
 801cc1a:	bf00      	nop
 801cc1c:	0801ddc9 	.word	0x0801ddc9

0801cc20 <_strtoul_r>:
 801cc20:	f7ff bf8c 	b.w	801cb3c <_strtoul_l.constprop.0>

0801cc24 <__ascii_wctomb>:
 801cc24:	b149      	cbz	r1, 801cc3a <__ascii_wctomb+0x16>
 801cc26:	2aff      	cmp	r2, #255	; 0xff
 801cc28:	bf85      	ittet	hi
 801cc2a:	238a      	movhi	r3, #138	; 0x8a
 801cc2c:	6003      	strhi	r3, [r0, #0]
 801cc2e:	700a      	strbls	r2, [r1, #0]
 801cc30:	f04f 30ff 	movhi.w	r0, #4294967295
 801cc34:	bf98      	it	ls
 801cc36:	2001      	movls	r0, #1
 801cc38:	4770      	bx	lr
 801cc3a:	4608      	mov	r0, r1
 801cc3c:	4770      	bx	lr
	...

0801cc40 <fiprintf>:
 801cc40:	b40e      	push	{r1, r2, r3}
 801cc42:	b503      	push	{r0, r1, lr}
 801cc44:	4601      	mov	r1, r0
 801cc46:	ab03      	add	r3, sp, #12
 801cc48:	4805      	ldr	r0, [pc, #20]	; (801cc60 <fiprintf+0x20>)
 801cc4a:	f853 2b04 	ldr.w	r2, [r3], #4
 801cc4e:	6800      	ldr	r0, [r0, #0]
 801cc50:	9301      	str	r3, [sp, #4]
 801cc52:	f7fe ff7b 	bl	801bb4c <_vfiprintf_r>
 801cc56:	b002      	add	sp, #8
 801cc58:	f85d eb04 	ldr.w	lr, [sp], #4
 801cc5c:	b003      	add	sp, #12
 801cc5e:	4770      	bx	lr
 801cc60:	20000198 	.word	0x20000198

0801cc64 <abort>:
 801cc64:	b508      	push	{r3, lr}
 801cc66:	2006      	movs	r0, #6
 801cc68:	f000 f834 	bl	801ccd4 <raise>
 801cc6c:	2001      	movs	r0, #1
 801cc6e:	f7e6 fa35 	bl	80030dc <_exit>

0801cc72 <_malloc_usable_size_r>:
 801cc72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801cc76:	1f18      	subs	r0, r3, #4
 801cc78:	2b00      	cmp	r3, #0
 801cc7a:	bfbc      	itt	lt
 801cc7c:	580b      	ldrlt	r3, [r1, r0]
 801cc7e:	18c0      	addlt	r0, r0, r3
 801cc80:	4770      	bx	lr

0801cc82 <_raise_r>:
 801cc82:	291f      	cmp	r1, #31
 801cc84:	b538      	push	{r3, r4, r5, lr}
 801cc86:	4604      	mov	r4, r0
 801cc88:	460d      	mov	r5, r1
 801cc8a:	d904      	bls.n	801cc96 <_raise_r+0x14>
 801cc8c:	2316      	movs	r3, #22
 801cc8e:	6003      	str	r3, [r0, #0]
 801cc90:	f04f 30ff 	mov.w	r0, #4294967295
 801cc94:	bd38      	pop	{r3, r4, r5, pc}
 801cc96:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801cc98:	b112      	cbz	r2, 801cca0 <_raise_r+0x1e>
 801cc9a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801cc9e:	b94b      	cbnz	r3, 801ccb4 <_raise_r+0x32>
 801cca0:	4620      	mov	r0, r4
 801cca2:	f000 f831 	bl	801cd08 <_getpid_r>
 801cca6:	462a      	mov	r2, r5
 801cca8:	4601      	mov	r1, r0
 801ccaa:	4620      	mov	r0, r4
 801ccac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ccb0:	f000 b818 	b.w	801cce4 <_kill_r>
 801ccb4:	2b01      	cmp	r3, #1
 801ccb6:	d00a      	beq.n	801ccce <_raise_r+0x4c>
 801ccb8:	1c59      	adds	r1, r3, #1
 801ccba:	d103      	bne.n	801ccc4 <_raise_r+0x42>
 801ccbc:	2316      	movs	r3, #22
 801ccbe:	6003      	str	r3, [r0, #0]
 801ccc0:	2001      	movs	r0, #1
 801ccc2:	e7e7      	b.n	801cc94 <_raise_r+0x12>
 801ccc4:	2400      	movs	r4, #0
 801ccc6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801ccca:	4628      	mov	r0, r5
 801cccc:	4798      	blx	r3
 801ccce:	2000      	movs	r0, #0
 801ccd0:	e7e0      	b.n	801cc94 <_raise_r+0x12>
	...

0801ccd4 <raise>:
 801ccd4:	4b02      	ldr	r3, [pc, #8]	; (801cce0 <raise+0xc>)
 801ccd6:	4601      	mov	r1, r0
 801ccd8:	6818      	ldr	r0, [r3, #0]
 801ccda:	f7ff bfd2 	b.w	801cc82 <_raise_r>
 801ccde:	bf00      	nop
 801cce0:	20000198 	.word	0x20000198

0801cce4 <_kill_r>:
 801cce4:	b538      	push	{r3, r4, r5, lr}
 801cce6:	4d07      	ldr	r5, [pc, #28]	; (801cd04 <_kill_r+0x20>)
 801cce8:	2300      	movs	r3, #0
 801ccea:	4604      	mov	r4, r0
 801ccec:	4608      	mov	r0, r1
 801ccee:	4611      	mov	r1, r2
 801ccf0:	602b      	str	r3, [r5, #0]
 801ccf2:	f7e6 f9e3 	bl	80030bc <_kill>
 801ccf6:	1c43      	adds	r3, r0, #1
 801ccf8:	d102      	bne.n	801cd00 <_kill_r+0x1c>
 801ccfa:	682b      	ldr	r3, [r5, #0]
 801ccfc:	b103      	cbz	r3, 801cd00 <_kill_r+0x1c>
 801ccfe:	6023      	str	r3, [r4, #0]
 801cd00:	bd38      	pop	{r3, r4, r5, pc}
 801cd02:	bf00      	nop
 801cd04:	20008484 	.word	0x20008484

0801cd08 <_getpid_r>:
 801cd08:	f7e6 b9d0 	b.w	80030ac <_getpid>

0801cd0c <_init>:
 801cd0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cd0e:	bf00      	nop
 801cd10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cd12:	bc08      	pop	{r3}
 801cd14:	469e      	mov	lr, r3
 801cd16:	4770      	bx	lr

0801cd18 <_fini>:
 801cd18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cd1a:	bf00      	nop
 801cd1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cd1e:	bc08      	pop	{r3}
 801cd20:	469e      	mov	lr, r3
 801cd22:	4770      	bx	lr
