$date
	Sat Oct 22 22:05:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#551248
b10100 !
1"
#551250
b10100 &
b10100 %
1$
#551251
0"
#551254
b1010 &
b1010 %
#551258
b101 &
b101 %
#551262
b10000 &
b10000 %
#551266
b1000 &
b1000 %
#551270
b100 &
b100 %
#551274
b10 &
b10 %
#551278
b1 &
1#
b1 %
#551282
b0 &
b0 %
0#
0$
#1610937
b1001 !
1"
#1610938
b1001 &
b1001 %
1$
#1610939
0"
#1610942
b11100 &
b11100 %
#1610946
b1110 &
b1110 %
#1610950
b111 &
b111 %
#1610954
b10110 &
b10110 %
#1610958
b1011 &
b1011 %
#1610962
b100010 &
b100010 %
#1610966
b10001 &
b10001 %
#1610970
b110100 &
b110100 %
#1610974
b11010 &
b11010 %
#1610978
b1101 &
b1101 %
#1610982
b101000 &
b101000 %
#1610986
b10100 &
b10100 %
#1610990
b1010 &
b1010 %
#1610994
b101 &
b101 %
#1610998
b10000 &
b10000 %
#1611002
b1000 &
b1000 %
#1611006
b100 &
b100 %
#1611010
b10 &
b10 %
#1611014
b1 &
1#
b1 %
#1611018
b0 &
b0 %
0#
0$
#2558200
b10100 !
1"
#2558202
b10100 &
b10100 %
1$
#2558203
0"
#2558206
b1010 &
b1010 %
#2558210
b101 &
b101 %
#2558214
b10000 &
b10000 %
#2558218
b1000 &
b1000 %
#2558222
b100 &
b100 %
#2558226
b10 &
b10 %
#2558230
b1 &
1#
b1 %
#2558234
b0 &
b0 %
0#
0$
#4500012
