// Seed: 790893197
module module_0 ();
  tri id_1;
  id_3(
      .id_0(1), .id_1(id_1), .id_2(id_2 % id_1)
  );
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    output supply0 id_5,
    input wor id_6,
    input wor id_7,
    input tri1 id_8,
    output supply1 id_9,
    input uwire id_10,
    input tri1 id_11
    , id_18,
    input supply1 id_12,
    input tri1 id_13,
    input wor id_14
    , id_19,
    output tri id_15,
    output tri1 id_16
);
  tri0 id_20, id_21, id_22, id_23, id_24 = 1'h0, id_25, id_26, id_27, id_28;
  module_0();
  wire id_29;
  wire  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ;
endmodule
