|core_rv32i
clock => datapath:datapath_0.clock
clock => controller:controller_0.clock
reset => datapath:datapath_0.reset
reset => controller:controller_0.reset
debug_instruction[0] <= datapath:datapath_0.fetched_instruction[0]
debug_instruction[1] <= datapath:datapath_0.fetched_instruction[1]
debug_instruction[2] <= datapath:datapath_0.fetched_instruction[2]
debug_instruction[3] <= datapath:datapath_0.fetched_instruction[3]
debug_instruction[4] <= datapath:datapath_0.fetched_instruction[4]
debug_instruction[5] <= datapath:datapath_0.fetched_instruction[5]
debug_instruction[6] <= datapath:datapath_0.fetched_instruction[6]
debug_instruction[7] <= datapath:datapath_0.fetched_instruction[7]
debug_instruction[8] <= datapath:datapath_0.fetched_instruction[8]
debug_instruction[9] <= datapath:datapath_0.fetched_instruction[9]
debug_instruction[10] <= datapath:datapath_0.fetched_instruction[10]
debug_instruction[11] <= datapath:datapath_0.fetched_instruction[11]
debug_instruction[12] <= datapath:datapath_0.fetched_instruction[12]
debug_instruction[13] <= datapath:datapath_0.fetched_instruction[13]
debug_instruction[14] <= datapath:datapath_0.fetched_instruction[14]
debug_instruction[15] <= datapath:datapath_0.fetched_instruction[15]
debug_instruction[16] <= datapath:datapath_0.fetched_instruction[16]
debug_instruction[17] <= datapath:datapath_0.fetched_instruction[17]
debug_instruction[18] <= datapath:datapath_0.fetched_instruction[18]
debug_instruction[19] <= datapath:datapath_0.fetched_instruction[19]
debug_instruction[20] <= datapath:datapath_0.fetched_instruction[20]
debug_instruction[21] <= datapath:datapath_0.fetched_instruction[21]
debug_instruction[22] <= datapath:datapath_0.fetched_instruction[22]
debug_instruction[23] <= datapath:datapath_0.fetched_instruction[23]
debug_instruction[24] <= datapath:datapath_0.fetched_instruction[24]
debug_instruction[25] <= datapath:datapath_0.fetched_instruction[25]
debug_instruction[26] <= datapath:datapath_0.fetched_instruction[26]
debug_instruction[27] <= datapath:datapath_0.fetched_instruction[27]
debug_instruction[28] <= datapath:datapath_0.fetched_instruction[28]
debug_instruction[29] <= datapath:datapath_0.fetched_instruction[29]
debug_instruction[30] <= datapath:datapath_0.fetched_instruction[30]
debug_instruction[31] <= datapath:datapath_0.fetched_instruction[31]


|core_rv32i|datapath:datapath_0
clock => program_counter:pc.clock
clock => instruction_memory:prog_mem.clock
clock => if_id_reg:if_id.clock
clock => instruction_decode_unit:inst_decode.clock
clock => register_file:reg_file.clock
clock => immediate_generator:imm_gen.clock
clock => delay_driver:PC_Src_delay_reg.clock
clock => id_ex_reg:id_ex.clock
clock => ex_mem_reg:ex_mem.clock
clock => datamem_interface:datamem.clock
clock => mem_wb_reg:mem_wb.clock
reset => if_id_reset.IN0
reset => program_counter:pc.clear
reset => instruction_decode_unit:inst_decode.reset
reset => register_file:reg_file.clear
reset => immediate_generator:imm_gen.reset
reset => delay_driver:PC_Src_delay_reg.clear
reset => id_ex_reg:id_ex.clear
reset => ex_mem_reg:ex_mem.clear
reset => datamem_interface:datamem.clear
reset => mem_wb_reg:mem_wb.clear
forwardA[0] => mux_4_1:mux_A.selection[0]
forwardA[1] => mux_4_1:mux_A.selection[1]
forwardB[0] => mux_4_1:mux_B.selection[0]
forwardB[1] => mux_4_1:mux_B.selection[1]
mem_to_reg[0] => id_ex_reg:id_ex.mem_to_reg_in[0]
mem_to_reg[1] => id_ex_reg:id_ex.mem_to_reg_in[1]
reg_write => id_ex_reg:id_ex.reg_write_in
mem_write => id_ex_reg:id_ex.mem_write_in
mem_read => id_ex_reg:id_ex.mem_read_in
data_format => id_ex_reg:id_ex.data_format_in
ALU_Src => id_ex_reg:id_ex.ALU_Src_in
ALU_Op[0] => id_ex_reg:id_ex.ALU_Op_in[0]
ALU_Op[1] => id_ex_reg:id_ex.ALU_Op_in[1]
ALU_Op[2] => id_ex_reg:id_ex.ALU_Op_in[2]
ALU_Op[3] => id_ex_reg:id_ex.ALU_Op_in[3]
branch_control[0] => branch_logic:compare_unit.branch_control[0]
branch_control[1] => branch_logic:compare_unit.branch_control[1]
branch_control[2] => branch_logic:compare_unit.branch_control[2]
branch_control[3] => branch_logic:compare_unit.branch
jump_signal => PC_Src.IN1
flush_signal => if_id_reset.IN1
register_destination_address_ID_EX_out[0] <= id_ex_reg:id_ex.register_destination_address_out[0]
register_destination_address_ID_EX_out[1] <= id_ex_reg:id_ex.register_destination_address_out[1]
register_destination_address_ID_EX_out[2] <= id_ex_reg:id_ex.register_destination_address_out[2]
register_destination_address_ID_EX_out[3] <= id_ex_reg:id_ex.register_destination_address_out[3]
register_destination_address_ID_EX_out[4] <= id_ex_reg:id_ex.register_destination_address_out[4]
register_destination_address_EX_MEM_out[0] <= ex_mem_reg:ex_mem.register_destination_address_out[0]
register_destination_address_EX_MEM_out[1] <= ex_mem_reg:ex_mem.register_destination_address_out[1]
register_destination_address_EX_MEM_out[2] <= ex_mem_reg:ex_mem.register_destination_address_out[2]
register_destination_address_EX_MEM_out[3] <= ex_mem_reg:ex_mem.register_destination_address_out[3]
register_destination_address_EX_MEM_out[4] <= ex_mem_reg:ex_mem.register_destination_address_out[4]
register_destination_address_MEM_WB_out[0] <= mem_wb_reg:mem_wb.register_destination_address_out[0]
register_destination_address_MEM_WB_out[1] <= mem_wb_reg:mem_wb.register_destination_address_out[1]
register_destination_address_MEM_WB_out[2] <= mem_wb_reg:mem_wb.register_destination_address_out[2]
register_destination_address_MEM_WB_out[3] <= mem_wb_reg:mem_wb.register_destination_address_out[3]
register_destination_address_MEM_WB_out[4] <= mem_wb_reg:mem_wb.register_destination_address_out[4]
mem_read_ID_EX_out <= id_ex_reg:id_ex.mem_read_out
mem_to_reg_EX_MEM_out[0] <= ex_mem_reg:ex_mem.mem_to_reg_out[0]
mem_to_reg_EX_MEM_out[1] <= ex_mem_reg:ex_mem.mem_to_reg_out[1]
mem_to_reg_MEM_WB_out[0] <= mem_wb_reg:mem_wb.mem_to_reg_out[0]
mem_to_reg_MEM_WB_out[1] <= mem_wb_reg:mem_wb.mem_to_reg_out[1]
register_source_address_1_out[0] <= instruction_decode_unit:inst_decode.register_source_address_1[0]
register_source_address_1_out[1] <= instruction_decode_unit:inst_decode.register_source_address_1[1]
register_source_address_1_out[2] <= instruction_decode_unit:inst_decode.register_source_address_1[2]
register_source_address_1_out[3] <= instruction_decode_unit:inst_decode.register_source_address_1[3]
register_source_address_1_out[4] <= instruction_decode_unit:inst_decode.register_source_address_1[4]
register_source_address_2_out[0] <= instruction_decode_unit:inst_decode.register_source_address_2[0]
register_source_address_2_out[1] <= instruction_decode_unit:inst_decode.register_source_address_2[1]
register_source_address_2_out[2] <= instruction_decode_unit:inst_decode.register_source_address_2[2]
register_source_address_2_out[3] <= instruction_decode_unit:inst_decode.register_source_address_2[3]
register_source_address_2_out[4] <= instruction_decode_unit:inst_decode.register_source_address_2[4]
register_source_address_1_ID_EX_out[0] <= id_ex_reg:id_ex.register_source_address_1_out[0]
register_source_address_1_ID_EX_out[1] <= id_ex_reg:id_ex.register_source_address_1_out[1]
register_source_address_1_ID_EX_out[2] <= id_ex_reg:id_ex.register_source_address_1_out[2]
register_source_address_1_ID_EX_out[3] <= id_ex_reg:id_ex.register_source_address_1_out[3]
register_source_address_1_ID_EX_out[4] <= id_ex_reg:id_ex.register_source_address_1_out[4]
register_source_address_2_ID_EX_out[0] <= id_ex_reg:id_ex.register_source_address_2_out[0]
register_source_address_2_ID_EX_out[1] <= id_ex_reg:id_ex.register_source_address_2_out[1]
register_source_address_2_ID_EX_out[2] <= id_ex_reg:id_ex.register_source_address_2_out[2]
register_source_address_2_ID_EX_out[3] <= id_ex_reg:id_ex.register_source_address_2_out[3]
register_source_address_2_ID_EX_out[4] <= id_ex_reg:id_ex.register_source_address_2_out[4]
fetched_instruction[0] <= if_id_reg:if_id.instruction_data_out[0]
fetched_instruction[1] <= if_id_reg:if_id.instruction_data_out[1]
fetched_instruction[2] <= if_id_reg:if_id.instruction_data_out[2]
fetched_instruction[3] <= if_id_reg:if_id.instruction_data_out[3]
fetched_instruction[4] <= if_id_reg:if_id.instruction_data_out[4]
fetched_instruction[5] <= if_id_reg:if_id.instruction_data_out[5]
fetched_instruction[6] <= if_id_reg:if_id.instruction_data_out[6]
fetched_instruction[7] <= if_id_reg:if_id.instruction_data_out[7]
fetched_instruction[8] <= if_id_reg:if_id.instruction_data_out[8]
fetched_instruction[9] <= if_id_reg:if_id.instruction_data_out[9]
fetched_instruction[10] <= if_id_reg:if_id.instruction_data_out[10]
fetched_instruction[11] <= if_id_reg:if_id.instruction_data_out[11]
fetched_instruction[12] <= if_id_reg:if_id.instruction_data_out[12]
fetched_instruction[13] <= if_id_reg:if_id.instruction_data_out[13]
fetched_instruction[14] <= if_id_reg:if_id.instruction_data_out[14]
fetched_instruction[15] <= if_id_reg:if_id.instruction_data_out[15]
fetched_instruction[16] <= if_id_reg:if_id.instruction_data_out[16]
fetched_instruction[17] <= if_id_reg:if_id.instruction_data_out[17]
fetched_instruction[18] <= if_id_reg:if_id.instruction_data_out[18]
fetched_instruction[19] <= if_id_reg:if_id.instruction_data_out[19]
fetched_instruction[20] <= if_id_reg:if_id.instruction_data_out[20]
fetched_instruction[21] <= if_id_reg:if_id.instruction_data_out[21]
fetched_instruction[22] <= if_id_reg:if_id.instruction_data_out[22]
fetched_instruction[23] <= if_id_reg:if_id.instruction_data_out[23]
fetched_instruction[24] <= if_id_reg:if_id.instruction_data_out[24]
fetched_instruction[25] <= if_id_reg:if_id.instruction_data_out[25]
fetched_instruction[26] <= if_id_reg:if_id.instruction_data_out[26]
fetched_instruction[27] <= if_id_reg:if_id.instruction_data_out[27]
fetched_instruction[28] <= if_id_reg:if_id.instruction_data_out[28]
fetched_instruction[29] <= if_id_reg:if_id.instruction_data_out[29]
fetched_instruction[30] <= if_id_reg:if_id.instruction_data_out[30]
fetched_instruction[31] <= if_id_reg:if_id.instruction_data_out[31]
if_id_reset_out <= if_id_reset.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|adder:pc_adder
input_0[0] => Add0.IN33
input_0[1] => Add0.IN32
input_0[2] => Add0.IN31
input_0[3] => Add0.IN30
input_0[4] => Add0.IN29
input_0[5] => Add0.IN28
input_0[6] => Add0.IN27
input_0[7] => Add0.IN26
input_0[8] => Add0.IN25
input_0[9] => Add0.IN24
input_0[10] => Add0.IN23
input_0[11] => Add0.IN22
input_0[12] => Add0.IN21
input_0[13] => Add0.IN20
input_0[14] => Add0.IN19
input_0[15] => Add0.IN18
input_0[16] => Add0.IN17
input_0[17] => Add0.IN16
input_0[18] => Add0.IN15
input_0[19] => Add0.IN14
input_0[20] => Add0.IN13
input_0[21] => Add0.IN12
input_0[22] => Add0.IN11
input_0[23] => Add0.IN10
input_0[24] => Add0.IN9
input_0[25] => Add0.IN8
input_0[26] => Add0.IN7
input_0[27] => Add0.IN6
input_0[28] => Add0.IN5
input_0[29] => Add0.IN4
input_0[30] => Add0.IN3
input_0[31] => Add0.IN1
input_0[31] => Add0.IN2
input_1[0] => Add0.IN66
input_1[1] => Add0.IN65
input_1[2] => Add0.IN64
input_1[3] => Add0.IN63
input_1[4] => Add0.IN62
input_1[5] => Add0.IN61
input_1[6] => Add0.IN60
input_1[7] => Add0.IN59
input_1[8] => Add0.IN58
input_1[9] => Add0.IN57
input_1[10] => Add0.IN56
input_1[11] => Add0.IN55
input_1[12] => Add0.IN54
input_1[13] => Add0.IN53
input_1[14] => Add0.IN52
input_1[15] => Add0.IN51
input_1[16] => Add0.IN50
input_1[17] => Add0.IN49
input_1[18] => Add0.IN48
input_1[19] => Add0.IN47
input_1[20] => Add0.IN46
input_1[21] => Add0.IN45
input_1[22] => Add0.IN44
input_1[23] => Add0.IN43
input_1[24] => Add0.IN42
input_1[25] => Add0.IN41
input_1[26] => Add0.IN40
input_1[27] => Add0.IN39
input_1[28] => Add0.IN38
input_1[29] => Add0.IN37
input_1[30] => Add0.IN36
input_1[31] => Add0.IN34
input_1[31] => Add0.IN35
output_0[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|mux_2_1:pc_mux
selection => Selector0.IN3
selection => Selector1.IN3
selection => Selector2.IN3
selection => Selector3.IN3
selection => Selector4.IN3
selection => Selector5.IN3
selection => Selector6.IN3
selection => Selector7.IN3
selection => Selector8.IN3
selection => Selector9.IN3
selection => Selector10.IN3
selection => Selector11.IN3
selection => Selector12.IN3
selection => Selector13.IN3
selection => Selector14.IN3
selection => Selector15.IN3
selection => Selector16.IN3
selection => Selector17.IN3
selection => Selector18.IN3
selection => Selector19.IN3
selection => Selector20.IN3
selection => Selector21.IN3
selection => Selector22.IN3
selection => Selector23.IN3
selection => Selector24.IN3
selection => Selector25.IN3
selection => Selector26.IN3
selection => Selector27.IN3
selection => Selector28.IN3
selection => Selector29.IN3
selection => Selector30.IN3
selection => Selector31.IN3
selection => Selector0.IN1
selection => Selector1.IN1
selection => Selector2.IN1
selection => Selector3.IN1
selection => Selector4.IN1
selection => Selector5.IN1
selection => Selector6.IN1
selection => Selector7.IN1
selection => Selector8.IN1
selection => Selector9.IN1
selection => Selector10.IN1
selection => Selector11.IN1
selection => Selector12.IN1
selection => Selector13.IN1
selection => Selector14.IN1
selection => Selector15.IN1
selection => Selector16.IN1
selection => Selector17.IN1
selection => Selector18.IN1
selection => Selector19.IN1
selection => Selector20.IN1
selection => Selector21.IN1
selection => Selector22.IN1
selection => Selector23.IN1
selection => Selector24.IN1
selection => Selector25.IN1
selection => Selector26.IN1
selection => Selector27.IN1
selection => Selector28.IN1
selection => Selector29.IN1
selection => Selector30.IN1
selection => Selector31.IN1
input_0[0] => Selector31.IN4
input_0[1] => Selector30.IN4
input_0[2] => Selector29.IN4
input_0[3] => Selector28.IN4
input_0[4] => Selector27.IN4
input_0[5] => Selector26.IN4
input_0[6] => Selector25.IN4
input_0[7] => Selector24.IN4
input_0[8] => Selector23.IN4
input_0[9] => Selector22.IN4
input_0[10] => Selector21.IN4
input_0[11] => Selector20.IN4
input_0[12] => Selector19.IN4
input_0[13] => Selector18.IN4
input_0[14] => Selector17.IN4
input_0[15] => Selector16.IN4
input_0[16] => Selector15.IN4
input_0[17] => Selector14.IN4
input_0[18] => Selector13.IN4
input_0[19] => Selector12.IN4
input_0[20] => Selector11.IN4
input_0[21] => Selector10.IN4
input_0[22] => Selector9.IN4
input_0[23] => Selector8.IN4
input_0[24] => Selector7.IN4
input_0[25] => Selector6.IN4
input_0[26] => Selector5.IN4
input_0[27] => Selector4.IN4
input_0[28] => Selector3.IN4
input_0[29] => Selector2.IN4
input_0[30] => Selector1.IN4
input_0[31] => Selector0.IN4
input_1[0] => Selector31.IN5
input_1[1] => Selector30.IN5
input_1[2] => Selector29.IN5
input_1[3] => Selector28.IN5
input_1[4] => Selector27.IN5
input_1[5] => Selector26.IN5
input_1[6] => Selector25.IN5
input_1[7] => Selector24.IN5
input_1[8] => Selector23.IN5
input_1[9] => Selector22.IN5
input_1[10] => Selector21.IN5
input_1[11] => Selector20.IN5
input_1[12] => Selector19.IN5
input_1[13] => Selector18.IN5
input_1[14] => Selector17.IN5
input_1[15] => Selector16.IN5
input_1[16] => Selector15.IN5
input_1[17] => Selector14.IN5
input_1[18] => Selector13.IN5
input_1[19] => Selector12.IN5
input_1[20] => Selector11.IN5
input_1[21] => Selector10.IN5
input_1[22] => Selector9.IN5
input_1[23] => Selector8.IN5
input_1[24] => Selector7.IN5
input_1[25] => Selector6.IN5
input_1[26] => Selector5.IN5
input_1[27] => Selector4.IN5
input_1[28] => Selector3.IN5
input_1[29] => Selector2.IN5
input_1[30] => Selector1.IN5
input_1[31] => Selector0.IN5
output_0[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|program_counter:pc
clear => reg32b:internal_register.clear
clock => reg32b:internal_register.clock
address_in[0] => reg32b:internal_register.reg_in[0]
address_in[0] => next_address[0].DATAIN
address_in[1] => reg32b:internal_register.reg_in[1]
address_in[1] => next_address[1].DATAIN
address_in[2] => reg32b:internal_register.reg_in[2]
address_in[2] => next_address[2].DATAIN
address_in[3] => reg32b:internal_register.reg_in[3]
address_in[3] => next_address[3].DATAIN
address_in[4] => reg32b:internal_register.reg_in[4]
address_in[4] => next_address[4].DATAIN
address_in[5] => reg32b:internal_register.reg_in[5]
address_in[5] => next_address[5].DATAIN
address_in[6] => reg32b:internal_register.reg_in[6]
address_in[6] => next_address[6].DATAIN
address_in[7] => reg32b:internal_register.reg_in[7]
address_in[7] => next_address[7].DATAIN
address_in[8] => reg32b:internal_register.reg_in[8]
address_in[8] => next_address[8].DATAIN
address_in[9] => reg32b:internal_register.reg_in[9]
address_in[9] => next_address[9].DATAIN
address_in[10] => reg32b:internal_register.reg_in[10]
address_in[10] => next_address[10].DATAIN
address_in[11] => reg32b:internal_register.reg_in[11]
address_in[11] => next_address[11].DATAIN
address_in[12] => reg32b:internal_register.reg_in[12]
address_in[12] => next_address[12].DATAIN
address_in[13] => reg32b:internal_register.reg_in[13]
address_in[13] => next_address[13].DATAIN
address_in[14] => reg32b:internal_register.reg_in[14]
address_in[14] => next_address[14].DATAIN
address_in[15] => reg32b:internal_register.reg_in[15]
address_in[15] => next_address[15].DATAIN
address_in[16] => reg32b:internal_register.reg_in[16]
address_in[16] => next_address[16].DATAIN
address_in[17] => reg32b:internal_register.reg_in[17]
address_in[17] => next_address[17].DATAIN
address_in[18] => reg32b:internal_register.reg_in[18]
address_in[18] => next_address[18].DATAIN
address_in[19] => reg32b:internal_register.reg_in[19]
address_in[19] => next_address[19].DATAIN
address_in[20] => reg32b:internal_register.reg_in[20]
address_in[20] => next_address[20].DATAIN
address_in[21] => reg32b:internal_register.reg_in[21]
address_in[21] => next_address[21].DATAIN
address_in[22] => reg32b:internal_register.reg_in[22]
address_in[22] => next_address[22].DATAIN
address_in[23] => reg32b:internal_register.reg_in[23]
address_in[23] => next_address[23].DATAIN
address_in[24] => reg32b:internal_register.reg_in[24]
address_in[24] => next_address[24].DATAIN
address_in[25] => reg32b:internal_register.reg_in[25]
address_in[25] => next_address[25].DATAIN
address_in[26] => reg32b:internal_register.reg_in[26]
address_in[26] => next_address[26].DATAIN
address_in[27] => reg32b:internal_register.reg_in[27]
address_in[27] => next_address[27].DATAIN
address_in[28] => reg32b:internal_register.reg_in[28]
address_in[28] => next_address[28].DATAIN
address_in[29] => reg32b:internal_register.reg_in[29]
address_in[29] => next_address[29].DATAIN
address_in[30] => reg32b:internal_register.reg_in[30]
address_in[30] => next_address[30].DATAIN
address_in[31] => reg32b:internal_register.reg_in[31]
address_in[31] => next_address[31].DATAIN
next_address[0] <= address_in[0].DB_MAX_OUTPUT_PORT_TYPE
next_address[1] <= address_in[1].DB_MAX_OUTPUT_PORT_TYPE
next_address[2] <= address_in[2].DB_MAX_OUTPUT_PORT_TYPE
next_address[3] <= address_in[3].DB_MAX_OUTPUT_PORT_TYPE
next_address[4] <= address_in[4].DB_MAX_OUTPUT_PORT_TYPE
next_address[5] <= address_in[5].DB_MAX_OUTPUT_PORT_TYPE
next_address[6] <= address_in[6].DB_MAX_OUTPUT_PORT_TYPE
next_address[7] <= address_in[7].DB_MAX_OUTPUT_PORT_TYPE
next_address[8] <= address_in[8].DB_MAX_OUTPUT_PORT_TYPE
next_address[9] <= address_in[9].DB_MAX_OUTPUT_PORT_TYPE
next_address[10] <= address_in[10].DB_MAX_OUTPUT_PORT_TYPE
next_address[11] <= address_in[11].DB_MAX_OUTPUT_PORT_TYPE
next_address[12] <= address_in[12].DB_MAX_OUTPUT_PORT_TYPE
next_address[13] <= address_in[13].DB_MAX_OUTPUT_PORT_TYPE
next_address[14] <= address_in[14].DB_MAX_OUTPUT_PORT_TYPE
next_address[15] <= address_in[15].DB_MAX_OUTPUT_PORT_TYPE
next_address[16] <= address_in[16].DB_MAX_OUTPUT_PORT_TYPE
next_address[17] <= address_in[17].DB_MAX_OUTPUT_PORT_TYPE
next_address[18] <= address_in[18].DB_MAX_OUTPUT_PORT_TYPE
next_address[19] <= address_in[19].DB_MAX_OUTPUT_PORT_TYPE
next_address[20] <= address_in[20].DB_MAX_OUTPUT_PORT_TYPE
next_address[21] <= address_in[21].DB_MAX_OUTPUT_PORT_TYPE
next_address[22] <= address_in[22].DB_MAX_OUTPUT_PORT_TYPE
next_address[23] <= address_in[23].DB_MAX_OUTPUT_PORT_TYPE
next_address[24] <= address_in[24].DB_MAX_OUTPUT_PORT_TYPE
next_address[25] <= address_in[25].DB_MAX_OUTPUT_PORT_TYPE
next_address[26] <= address_in[26].DB_MAX_OUTPUT_PORT_TYPE
next_address[27] <= address_in[27].DB_MAX_OUTPUT_PORT_TYPE
next_address[28] <= address_in[28].DB_MAX_OUTPUT_PORT_TYPE
next_address[29] <= address_in[29].DB_MAX_OUTPUT_PORT_TYPE
next_address[30] <= address_in[30].DB_MAX_OUTPUT_PORT_TYPE
next_address[31] <= address_in[31].DB_MAX_OUTPUT_PORT_TYPE
address_out[0] <= reg32b:internal_register.reg_out[0]
address_out[1] <= reg32b:internal_register.reg_out[1]
address_out[2] <= reg32b:internal_register.reg_out[2]
address_out[3] <= reg32b:internal_register.reg_out[3]
address_out[4] <= reg32b:internal_register.reg_out[4]
address_out[5] <= reg32b:internal_register.reg_out[5]
address_out[6] <= reg32b:internal_register.reg_out[6]
address_out[7] <= reg32b:internal_register.reg_out[7]
address_out[8] <= reg32b:internal_register.reg_out[8]
address_out[9] <= reg32b:internal_register.reg_out[9]
address_out[10] <= reg32b:internal_register.reg_out[10]
address_out[11] <= reg32b:internal_register.reg_out[11]
address_out[12] <= reg32b:internal_register.reg_out[12]
address_out[13] <= reg32b:internal_register.reg_out[13]
address_out[14] <= reg32b:internal_register.reg_out[14]
address_out[15] <= reg32b:internal_register.reg_out[15]
address_out[16] <= reg32b:internal_register.reg_out[16]
address_out[17] <= reg32b:internal_register.reg_out[17]
address_out[18] <= reg32b:internal_register.reg_out[18]
address_out[19] <= reg32b:internal_register.reg_out[19]
address_out[20] <= reg32b:internal_register.reg_out[20]
address_out[21] <= reg32b:internal_register.reg_out[21]
address_out[22] <= reg32b:internal_register.reg_out[22]
address_out[23] <= reg32b:internal_register.reg_out[23]
address_out[24] <= reg32b:internal_register.reg_out[24]
address_out[25] <= reg32b:internal_register.reg_out[25]
address_out[26] <= reg32b:internal_register.reg_out[26]
address_out[27] <= reg32b:internal_register.reg_out[27]
address_out[28] <= reg32b:internal_register.reg_out[28]
address_out[29] <= reg32b:internal_register.reg_out[29]
address_out[30] <= reg32b:internal_register.reg_out[30]
address_out[31] <= reg32b:internal_register.reg_out[31]


|core_rv32i|datapath:datapath_0|program_counter:pc|reg32b:internal_register
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem
clock => progmem:progmem_0.clock
byte_address[0] => ~NO_FANOUT~
byte_address[1] => ~NO_FANOUT~
byte_address[2] => progmem:progmem_0.address[0]
byte_address[3] => progmem:progmem_0.address[1]
byte_address[4] => progmem:progmem_0.address[2]
byte_address[5] => progmem:progmem_0.address[3]
byte_address[6] => progmem:progmem_0.address[4]
byte_address[7] => progmem:progmem_0.address[5]
byte_address[8] => progmem:progmem_0.address[6]
byte_address[9] => progmem:progmem_0.address[7]
byte_address[10] => progmem:progmem_0.address[8]
byte_address[11] => progmem:progmem_0.address[9]
byte_address[12] => progmem:progmem_0.address[10]
byte_address[13] => progmem:progmem_0.address[11]
byte_address[14] => progmem:progmem_0.address[12]
byte_address[15] => progmem:progmem_0.address[13]
byte_address[16] => progmem:progmem_0.address[14]
byte_address[17] => progmem:progmem_0.address[15]
byte_address[18] => ~NO_FANOUT~
byte_address[19] => ~NO_FANOUT~
byte_address[20] => ~NO_FANOUT~
byte_address[21] => ~NO_FANOUT~
byte_address[22] => ~NO_FANOUT~
byte_address[23] => ~NO_FANOUT~
byte_address[24] => ~NO_FANOUT~
byte_address[25] => ~NO_FANOUT~
byte_address[26] => ~NO_FANOUT~
byte_address[27] => ~NO_FANOUT~
byte_address[28] => ~NO_FANOUT~
byte_address[29] => ~NO_FANOUT~
byte_address[30] => ~NO_FANOUT~
byte_address[31] => ~NO_FANOUT~
output_data[0] <= progmem:progmem_0.q[0]
output_data[1] <= progmem:progmem_0.q[1]
output_data[2] <= progmem:progmem_0.q[2]
output_data[3] <= progmem:progmem_0.q[3]
output_data[4] <= progmem:progmem_0.q[4]
output_data[5] <= progmem:progmem_0.q[5]
output_data[6] <= progmem:progmem_0.q[6]
output_data[7] <= progmem:progmem_0.q[7]
output_data[8] <= progmem:progmem_0.q[8]
output_data[9] <= progmem:progmem_0.q[9]
output_data[10] <= progmem:progmem_0.q[10]
output_data[11] <= progmem:progmem_0.q[11]
output_data[12] <= progmem:progmem_0.q[12]
output_data[13] <= progmem:progmem_0.q[13]
output_data[14] <= progmem:progmem_0.q[14]
output_data[15] <= progmem:progmem_0.q[15]
output_data[16] <= progmem:progmem_0.q[16]
output_data[17] <= progmem:progmem_0.q[17]
output_data[18] <= progmem:progmem_0.q[18]
output_data[19] <= progmem:progmem_0.q[19]
output_data[20] <= progmem:progmem_0.q[20]
output_data[21] <= progmem:progmem_0.q[21]
output_data[22] <= progmem:progmem_0.q[22]
output_data[23] <= progmem:progmem_0.q[23]
output_data[24] <= progmem:progmem_0.q[24]
output_data[25] <= progmem:progmem_0.q[25]
output_data[26] <= progmem:progmem_0.q[26]
output_data[27] <= progmem:progmem_0.q[27]
output_data[28] <= progmem:progmem_0.q[28]
output_data[29] <= progmem:progmem_0.q[29]
output_data[30] <= progmem:progmem_0.q[30]
output_data[31] <= progmem:progmem_0.q[31]


|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
address[15] => altsyncram:altsyncram_component.address_a[15]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5gs3:auto_generated.address_a[0]
address_a[1] => altsyncram_5gs3:auto_generated.address_a[1]
address_a[2] => altsyncram_5gs3:auto_generated.address_a[2]
address_a[3] => altsyncram_5gs3:auto_generated.address_a[3]
address_a[4] => altsyncram_5gs3:auto_generated.address_a[4]
address_a[5] => altsyncram_5gs3:auto_generated.address_a[5]
address_a[6] => altsyncram_5gs3:auto_generated.address_a[6]
address_a[7] => altsyncram_5gs3:auto_generated.address_a[7]
address_a[8] => altsyncram_5gs3:auto_generated.address_a[8]
address_a[9] => altsyncram_5gs3:auto_generated.address_a[9]
address_a[10] => altsyncram_5gs3:auto_generated.address_a[10]
address_a[11] => altsyncram_5gs3:auto_generated.address_a[11]
address_a[12] => altsyncram_5gs3:auto_generated.address_a[12]
address_a[13] => altsyncram_5gs3:auto_generated.address_a[13]
address_a[14] => altsyncram_5gs3:auto_generated.address_a[14]
address_a[15] => altsyncram_5gs3:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5gs3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5gs3:auto_generated.q_a[0]
q_a[1] <= altsyncram_5gs3:auto_generated.q_a[1]
q_a[2] <= altsyncram_5gs3:auto_generated.q_a[2]
q_a[3] <= altsyncram_5gs3:auto_generated.q_a[3]
q_a[4] <= altsyncram_5gs3:auto_generated.q_a[4]
q_a[5] <= altsyncram_5gs3:auto_generated.q_a[5]
q_a[6] <= altsyncram_5gs3:auto_generated.q_a[6]
q_a[7] <= altsyncram_5gs3:auto_generated.q_a[7]
q_a[8] <= altsyncram_5gs3:auto_generated.q_a[8]
q_a[9] <= altsyncram_5gs3:auto_generated.q_a[9]
q_a[10] <= altsyncram_5gs3:auto_generated.q_a[10]
q_a[11] <= altsyncram_5gs3:auto_generated.q_a[11]
q_a[12] <= altsyncram_5gs3:auto_generated.q_a[12]
q_a[13] <= altsyncram_5gs3:auto_generated.q_a[13]
q_a[14] <= altsyncram_5gs3:auto_generated.q_a[14]
q_a[15] <= altsyncram_5gs3:auto_generated.q_a[15]
q_a[16] <= altsyncram_5gs3:auto_generated.q_a[16]
q_a[17] <= altsyncram_5gs3:auto_generated.q_a[17]
q_a[18] <= altsyncram_5gs3:auto_generated.q_a[18]
q_a[19] <= altsyncram_5gs3:auto_generated.q_a[19]
q_a[20] <= altsyncram_5gs3:auto_generated.q_a[20]
q_a[21] <= altsyncram_5gs3:auto_generated.q_a[21]
q_a[22] <= altsyncram_5gs3:auto_generated.q_a[22]
q_a[23] <= altsyncram_5gs3:auto_generated.q_a[23]
q_a[24] <= altsyncram_5gs3:auto_generated.q_a[24]
q_a[25] <= altsyncram_5gs3:auto_generated.q_a[25]
q_a[26] <= altsyncram_5gs3:auto_generated.q_a[26]
q_a[27] <= altsyncram_5gs3:auto_generated.q_a[27]
q_a[28] <= altsyncram_5gs3:auto_generated.q_a[28]
q_a[29] <= altsyncram_5gs3:auto_generated.q_a[29]
q_a[30] <= altsyncram_5gs3:auto_generated.q_a[30]
q_a[31] <= altsyncram_5gs3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[0] => ram_block1a192.PORTAADDR
address_a[0] => ram_block1a193.PORTAADDR
address_a[0] => ram_block1a194.PORTAADDR
address_a[0] => ram_block1a195.PORTAADDR
address_a[0] => ram_block1a196.PORTAADDR
address_a[0] => ram_block1a197.PORTAADDR
address_a[0] => ram_block1a198.PORTAADDR
address_a[0] => ram_block1a199.PORTAADDR
address_a[0] => ram_block1a200.PORTAADDR
address_a[0] => ram_block1a201.PORTAADDR
address_a[0] => ram_block1a202.PORTAADDR
address_a[0] => ram_block1a203.PORTAADDR
address_a[0] => ram_block1a204.PORTAADDR
address_a[0] => ram_block1a205.PORTAADDR
address_a[0] => ram_block1a206.PORTAADDR
address_a[0] => ram_block1a207.PORTAADDR
address_a[0] => ram_block1a208.PORTAADDR
address_a[0] => ram_block1a209.PORTAADDR
address_a[0] => ram_block1a210.PORTAADDR
address_a[0] => ram_block1a211.PORTAADDR
address_a[0] => ram_block1a212.PORTAADDR
address_a[0] => ram_block1a213.PORTAADDR
address_a[0] => ram_block1a214.PORTAADDR
address_a[0] => ram_block1a215.PORTAADDR
address_a[0] => ram_block1a216.PORTAADDR
address_a[0] => ram_block1a217.PORTAADDR
address_a[0] => ram_block1a218.PORTAADDR
address_a[0] => ram_block1a219.PORTAADDR
address_a[0] => ram_block1a220.PORTAADDR
address_a[0] => ram_block1a221.PORTAADDR
address_a[0] => ram_block1a222.PORTAADDR
address_a[0] => ram_block1a223.PORTAADDR
address_a[0] => ram_block1a224.PORTAADDR
address_a[0] => ram_block1a225.PORTAADDR
address_a[0] => ram_block1a226.PORTAADDR
address_a[0] => ram_block1a227.PORTAADDR
address_a[0] => ram_block1a228.PORTAADDR
address_a[0] => ram_block1a229.PORTAADDR
address_a[0] => ram_block1a230.PORTAADDR
address_a[0] => ram_block1a231.PORTAADDR
address_a[0] => ram_block1a232.PORTAADDR
address_a[0] => ram_block1a233.PORTAADDR
address_a[0] => ram_block1a234.PORTAADDR
address_a[0] => ram_block1a235.PORTAADDR
address_a[0] => ram_block1a236.PORTAADDR
address_a[0] => ram_block1a237.PORTAADDR
address_a[0] => ram_block1a238.PORTAADDR
address_a[0] => ram_block1a239.PORTAADDR
address_a[0] => ram_block1a240.PORTAADDR
address_a[0] => ram_block1a241.PORTAADDR
address_a[0] => ram_block1a242.PORTAADDR
address_a[0] => ram_block1a243.PORTAADDR
address_a[0] => ram_block1a244.PORTAADDR
address_a[0] => ram_block1a245.PORTAADDR
address_a[0] => ram_block1a246.PORTAADDR
address_a[0] => ram_block1a247.PORTAADDR
address_a[0] => ram_block1a248.PORTAADDR
address_a[0] => ram_block1a249.PORTAADDR
address_a[0] => ram_block1a250.PORTAADDR
address_a[0] => ram_block1a251.PORTAADDR
address_a[0] => ram_block1a252.PORTAADDR
address_a[0] => ram_block1a253.PORTAADDR
address_a[0] => ram_block1a254.PORTAADDR
address_a[0] => ram_block1a255.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[1] => ram_block1a192.PORTAADDR1
address_a[1] => ram_block1a193.PORTAADDR1
address_a[1] => ram_block1a194.PORTAADDR1
address_a[1] => ram_block1a195.PORTAADDR1
address_a[1] => ram_block1a196.PORTAADDR1
address_a[1] => ram_block1a197.PORTAADDR1
address_a[1] => ram_block1a198.PORTAADDR1
address_a[1] => ram_block1a199.PORTAADDR1
address_a[1] => ram_block1a200.PORTAADDR1
address_a[1] => ram_block1a201.PORTAADDR1
address_a[1] => ram_block1a202.PORTAADDR1
address_a[1] => ram_block1a203.PORTAADDR1
address_a[1] => ram_block1a204.PORTAADDR1
address_a[1] => ram_block1a205.PORTAADDR1
address_a[1] => ram_block1a206.PORTAADDR1
address_a[1] => ram_block1a207.PORTAADDR1
address_a[1] => ram_block1a208.PORTAADDR1
address_a[1] => ram_block1a209.PORTAADDR1
address_a[1] => ram_block1a210.PORTAADDR1
address_a[1] => ram_block1a211.PORTAADDR1
address_a[1] => ram_block1a212.PORTAADDR1
address_a[1] => ram_block1a213.PORTAADDR1
address_a[1] => ram_block1a214.PORTAADDR1
address_a[1] => ram_block1a215.PORTAADDR1
address_a[1] => ram_block1a216.PORTAADDR1
address_a[1] => ram_block1a217.PORTAADDR1
address_a[1] => ram_block1a218.PORTAADDR1
address_a[1] => ram_block1a219.PORTAADDR1
address_a[1] => ram_block1a220.PORTAADDR1
address_a[1] => ram_block1a221.PORTAADDR1
address_a[1] => ram_block1a222.PORTAADDR1
address_a[1] => ram_block1a223.PORTAADDR1
address_a[1] => ram_block1a224.PORTAADDR1
address_a[1] => ram_block1a225.PORTAADDR1
address_a[1] => ram_block1a226.PORTAADDR1
address_a[1] => ram_block1a227.PORTAADDR1
address_a[1] => ram_block1a228.PORTAADDR1
address_a[1] => ram_block1a229.PORTAADDR1
address_a[1] => ram_block1a230.PORTAADDR1
address_a[1] => ram_block1a231.PORTAADDR1
address_a[1] => ram_block1a232.PORTAADDR1
address_a[1] => ram_block1a233.PORTAADDR1
address_a[1] => ram_block1a234.PORTAADDR1
address_a[1] => ram_block1a235.PORTAADDR1
address_a[1] => ram_block1a236.PORTAADDR1
address_a[1] => ram_block1a237.PORTAADDR1
address_a[1] => ram_block1a238.PORTAADDR1
address_a[1] => ram_block1a239.PORTAADDR1
address_a[1] => ram_block1a240.PORTAADDR1
address_a[1] => ram_block1a241.PORTAADDR1
address_a[1] => ram_block1a242.PORTAADDR1
address_a[1] => ram_block1a243.PORTAADDR1
address_a[1] => ram_block1a244.PORTAADDR1
address_a[1] => ram_block1a245.PORTAADDR1
address_a[1] => ram_block1a246.PORTAADDR1
address_a[1] => ram_block1a247.PORTAADDR1
address_a[1] => ram_block1a248.PORTAADDR1
address_a[1] => ram_block1a249.PORTAADDR1
address_a[1] => ram_block1a250.PORTAADDR1
address_a[1] => ram_block1a251.PORTAADDR1
address_a[1] => ram_block1a252.PORTAADDR1
address_a[1] => ram_block1a253.PORTAADDR1
address_a[1] => ram_block1a254.PORTAADDR1
address_a[1] => ram_block1a255.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[2] => ram_block1a192.PORTAADDR2
address_a[2] => ram_block1a193.PORTAADDR2
address_a[2] => ram_block1a194.PORTAADDR2
address_a[2] => ram_block1a195.PORTAADDR2
address_a[2] => ram_block1a196.PORTAADDR2
address_a[2] => ram_block1a197.PORTAADDR2
address_a[2] => ram_block1a198.PORTAADDR2
address_a[2] => ram_block1a199.PORTAADDR2
address_a[2] => ram_block1a200.PORTAADDR2
address_a[2] => ram_block1a201.PORTAADDR2
address_a[2] => ram_block1a202.PORTAADDR2
address_a[2] => ram_block1a203.PORTAADDR2
address_a[2] => ram_block1a204.PORTAADDR2
address_a[2] => ram_block1a205.PORTAADDR2
address_a[2] => ram_block1a206.PORTAADDR2
address_a[2] => ram_block1a207.PORTAADDR2
address_a[2] => ram_block1a208.PORTAADDR2
address_a[2] => ram_block1a209.PORTAADDR2
address_a[2] => ram_block1a210.PORTAADDR2
address_a[2] => ram_block1a211.PORTAADDR2
address_a[2] => ram_block1a212.PORTAADDR2
address_a[2] => ram_block1a213.PORTAADDR2
address_a[2] => ram_block1a214.PORTAADDR2
address_a[2] => ram_block1a215.PORTAADDR2
address_a[2] => ram_block1a216.PORTAADDR2
address_a[2] => ram_block1a217.PORTAADDR2
address_a[2] => ram_block1a218.PORTAADDR2
address_a[2] => ram_block1a219.PORTAADDR2
address_a[2] => ram_block1a220.PORTAADDR2
address_a[2] => ram_block1a221.PORTAADDR2
address_a[2] => ram_block1a222.PORTAADDR2
address_a[2] => ram_block1a223.PORTAADDR2
address_a[2] => ram_block1a224.PORTAADDR2
address_a[2] => ram_block1a225.PORTAADDR2
address_a[2] => ram_block1a226.PORTAADDR2
address_a[2] => ram_block1a227.PORTAADDR2
address_a[2] => ram_block1a228.PORTAADDR2
address_a[2] => ram_block1a229.PORTAADDR2
address_a[2] => ram_block1a230.PORTAADDR2
address_a[2] => ram_block1a231.PORTAADDR2
address_a[2] => ram_block1a232.PORTAADDR2
address_a[2] => ram_block1a233.PORTAADDR2
address_a[2] => ram_block1a234.PORTAADDR2
address_a[2] => ram_block1a235.PORTAADDR2
address_a[2] => ram_block1a236.PORTAADDR2
address_a[2] => ram_block1a237.PORTAADDR2
address_a[2] => ram_block1a238.PORTAADDR2
address_a[2] => ram_block1a239.PORTAADDR2
address_a[2] => ram_block1a240.PORTAADDR2
address_a[2] => ram_block1a241.PORTAADDR2
address_a[2] => ram_block1a242.PORTAADDR2
address_a[2] => ram_block1a243.PORTAADDR2
address_a[2] => ram_block1a244.PORTAADDR2
address_a[2] => ram_block1a245.PORTAADDR2
address_a[2] => ram_block1a246.PORTAADDR2
address_a[2] => ram_block1a247.PORTAADDR2
address_a[2] => ram_block1a248.PORTAADDR2
address_a[2] => ram_block1a249.PORTAADDR2
address_a[2] => ram_block1a250.PORTAADDR2
address_a[2] => ram_block1a251.PORTAADDR2
address_a[2] => ram_block1a252.PORTAADDR2
address_a[2] => ram_block1a253.PORTAADDR2
address_a[2] => ram_block1a254.PORTAADDR2
address_a[2] => ram_block1a255.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[3] => ram_block1a192.PORTAADDR3
address_a[3] => ram_block1a193.PORTAADDR3
address_a[3] => ram_block1a194.PORTAADDR3
address_a[3] => ram_block1a195.PORTAADDR3
address_a[3] => ram_block1a196.PORTAADDR3
address_a[3] => ram_block1a197.PORTAADDR3
address_a[3] => ram_block1a198.PORTAADDR3
address_a[3] => ram_block1a199.PORTAADDR3
address_a[3] => ram_block1a200.PORTAADDR3
address_a[3] => ram_block1a201.PORTAADDR3
address_a[3] => ram_block1a202.PORTAADDR3
address_a[3] => ram_block1a203.PORTAADDR3
address_a[3] => ram_block1a204.PORTAADDR3
address_a[3] => ram_block1a205.PORTAADDR3
address_a[3] => ram_block1a206.PORTAADDR3
address_a[3] => ram_block1a207.PORTAADDR3
address_a[3] => ram_block1a208.PORTAADDR3
address_a[3] => ram_block1a209.PORTAADDR3
address_a[3] => ram_block1a210.PORTAADDR3
address_a[3] => ram_block1a211.PORTAADDR3
address_a[3] => ram_block1a212.PORTAADDR3
address_a[3] => ram_block1a213.PORTAADDR3
address_a[3] => ram_block1a214.PORTAADDR3
address_a[3] => ram_block1a215.PORTAADDR3
address_a[3] => ram_block1a216.PORTAADDR3
address_a[3] => ram_block1a217.PORTAADDR3
address_a[3] => ram_block1a218.PORTAADDR3
address_a[3] => ram_block1a219.PORTAADDR3
address_a[3] => ram_block1a220.PORTAADDR3
address_a[3] => ram_block1a221.PORTAADDR3
address_a[3] => ram_block1a222.PORTAADDR3
address_a[3] => ram_block1a223.PORTAADDR3
address_a[3] => ram_block1a224.PORTAADDR3
address_a[3] => ram_block1a225.PORTAADDR3
address_a[3] => ram_block1a226.PORTAADDR3
address_a[3] => ram_block1a227.PORTAADDR3
address_a[3] => ram_block1a228.PORTAADDR3
address_a[3] => ram_block1a229.PORTAADDR3
address_a[3] => ram_block1a230.PORTAADDR3
address_a[3] => ram_block1a231.PORTAADDR3
address_a[3] => ram_block1a232.PORTAADDR3
address_a[3] => ram_block1a233.PORTAADDR3
address_a[3] => ram_block1a234.PORTAADDR3
address_a[3] => ram_block1a235.PORTAADDR3
address_a[3] => ram_block1a236.PORTAADDR3
address_a[3] => ram_block1a237.PORTAADDR3
address_a[3] => ram_block1a238.PORTAADDR3
address_a[3] => ram_block1a239.PORTAADDR3
address_a[3] => ram_block1a240.PORTAADDR3
address_a[3] => ram_block1a241.PORTAADDR3
address_a[3] => ram_block1a242.PORTAADDR3
address_a[3] => ram_block1a243.PORTAADDR3
address_a[3] => ram_block1a244.PORTAADDR3
address_a[3] => ram_block1a245.PORTAADDR3
address_a[3] => ram_block1a246.PORTAADDR3
address_a[3] => ram_block1a247.PORTAADDR3
address_a[3] => ram_block1a248.PORTAADDR3
address_a[3] => ram_block1a249.PORTAADDR3
address_a[3] => ram_block1a250.PORTAADDR3
address_a[3] => ram_block1a251.PORTAADDR3
address_a[3] => ram_block1a252.PORTAADDR3
address_a[3] => ram_block1a253.PORTAADDR3
address_a[3] => ram_block1a254.PORTAADDR3
address_a[3] => ram_block1a255.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[4] => ram_block1a192.PORTAADDR4
address_a[4] => ram_block1a193.PORTAADDR4
address_a[4] => ram_block1a194.PORTAADDR4
address_a[4] => ram_block1a195.PORTAADDR4
address_a[4] => ram_block1a196.PORTAADDR4
address_a[4] => ram_block1a197.PORTAADDR4
address_a[4] => ram_block1a198.PORTAADDR4
address_a[4] => ram_block1a199.PORTAADDR4
address_a[4] => ram_block1a200.PORTAADDR4
address_a[4] => ram_block1a201.PORTAADDR4
address_a[4] => ram_block1a202.PORTAADDR4
address_a[4] => ram_block1a203.PORTAADDR4
address_a[4] => ram_block1a204.PORTAADDR4
address_a[4] => ram_block1a205.PORTAADDR4
address_a[4] => ram_block1a206.PORTAADDR4
address_a[4] => ram_block1a207.PORTAADDR4
address_a[4] => ram_block1a208.PORTAADDR4
address_a[4] => ram_block1a209.PORTAADDR4
address_a[4] => ram_block1a210.PORTAADDR4
address_a[4] => ram_block1a211.PORTAADDR4
address_a[4] => ram_block1a212.PORTAADDR4
address_a[4] => ram_block1a213.PORTAADDR4
address_a[4] => ram_block1a214.PORTAADDR4
address_a[4] => ram_block1a215.PORTAADDR4
address_a[4] => ram_block1a216.PORTAADDR4
address_a[4] => ram_block1a217.PORTAADDR4
address_a[4] => ram_block1a218.PORTAADDR4
address_a[4] => ram_block1a219.PORTAADDR4
address_a[4] => ram_block1a220.PORTAADDR4
address_a[4] => ram_block1a221.PORTAADDR4
address_a[4] => ram_block1a222.PORTAADDR4
address_a[4] => ram_block1a223.PORTAADDR4
address_a[4] => ram_block1a224.PORTAADDR4
address_a[4] => ram_block1a225.PORTAADDR4
address_a[4] => ram_block1a226.PORTAADDR4
address_a[4] => ram_block1a227.PORTAADDR4
address_a[4] => ram_block1a228.PORTAADDR4
address_a[4] => ram_block1a229.PORTAADDR4
address_a[4] => ram_block1a230.PORTAADDR4
address_a[4] => ram_block1a231.PORTAADDR4
address_a[4] => ram_block1a232.PORTAADDR4
address_a[4] => ram_block1a233.PORTAADDR4
address_a[4] => ram_block1a234.PORTAADDR4
address_a[4] => ram_block1a235.PORTAADDR4
address_a[4] => ram_block1a236.PORTAADDR4
address_a[4] => ram_block1a237.PORTAADDR4
address_a[4] => ram_block1a238.PORTAADDR4
address_a[4] => ram_block1a239.PORTAADDR4
address_a[4] => ram_block1a240.PORTAADDR4
address_a[4] => ram_block1a241.PORTAADDR4
address_a[4] => ram_block1a242.PORTAADDR4
address_a[4] => ram_block1a243.PORTAADDR4
address_a[4] => ram_block1a244.PORTAADDR4
address_a[4] => ram_block1a245.PORTAADDR4
address_a[4] => ram_block1a246.PORTAADDR4
address_a[4] => ram_block1a247.PORTAADDR4
address_a[4] => ram_block1a248.PORTAADDR4
address_a[4] => ram_block1a249.PORTAADDR4
address_a[4] => ram_block1a250.PORTAADDR4
address_a[4] => ram_block1a251.PORTAADDR4
address_a[4] => ram_block1a252.PORTAADDR4
address_a[4] => ram_block1a253.PORTAADDR4
address_a[4] => ram_block1a254.PORTAADDR4
address_a[4] => ram_block1a255.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[5] => ram_block1a192.PORTAADDR5
address_a[5] => ram_block1a193.PORTAADDR5
address_a[5] => ram_block1a194.PORTAADDR5
address_a[5] => ram_block1a195.PORTAADDR5
address_a[5] => ram_block1a196.PORTAADDR5
address_a[5] => ram_block1a197.PORTAADDR5
address_a[5] => ram_block1a198.PORTAADDR5
address_a[5] => ram_block1a199.PORTAADDR5
address_a[5] => ram_block1a200.PORTAADDR5
address_a[5] => ram_block1a201.PORTAADDR5
address_a[5] => ram_block1a202.PORTAADDR5
address_a[5] => ram_block1a203.PORTAADDR5
address_a[5] => ram_block1a204.PORTAADDR5
address_a[5] => ram_block1a205.PORTAADDR5
address_a[5] => ram_block1a206.PORTAADDR5
address_a[5] => ram_block1a207.PORTAADDR5
address_a[5] => ram_block1a208.PORTAADDR5
address_a[5] => ram_block1a209.PORTAADDR5
address_a[5] => ram_block1a210.PORTAADDR5
address_a[5] => ram_block1a211.PORTAADDR5
address_a[5] => ram_block1a212.PORTAADDR5
address_a[5] => ram_block1a213.PORTAADDR5
address_a[5] => ram_block1a214.PORTAADDR5
address_a[5] => ram_block1a215.PORTAADDR5
address_a[5] => ram_block1a216.PORTAADDR5
address_a[5] => ram_block1a217.PORTAADDR5
address_a[5] => ram_block1a218.PORTAADDR5
address_a[5] => ram_block1a219.PORTAADDR5
address_a[5] => ram_block1a220.PORTAADDR5
address_a[5] => ram_block1a221.PORTAADDR5
address_a[5] => ram_block1a222.PORTAADDR5
address_a[5] => ram_block1a223.PORTAADDR5
address_a[5] => ram_block1a224.PORTAADDR5
address_a[5] => ram_block1a225.PORTAADDR5
address_a[5] => ram_block1a226.PORTAADDR5
address_a[5] => ram_block1a227.PORTAADDR5
address_a[5] => ram_block1a228.PORTAADDR5
address_a[5] => ram_block1a229.PORTAADDR5
address_a[5] => ram_block1a230.PORTAADDR5
address_a[5] => ram_block1a231.PORTAADDR5
address_a[5] => ram_block1a232.PORTAADDR5
address_a[5] => ram_block1a233.PORTAADDR5
address_a[5] => ram_block1a234.PORTAADDR5
address_a[5] => ram_block1a235.PORTAADDR5
address_a[5] => ram_block1a236.PORTAADDR5
address_a[5] => ram_block1a237.PORTAADDR5
address_a[5] => ram_block1a238.PORTAADDR5
address_a[5] => ram_block1a239.PORTAADDR5
address_a[5] => ram_block1a240.PORTAADDR5
address_a[5] => ram_block1a241.PORTAADDR5
address_a[5] => ram_block1a242.PORTAADDR5
address_a[5] => ram_block1a243.PORTAADDR5
address_a[5] => ram_block1a244.PORTAADDR5
address_a[5] => ram_block1a245.PORTAADDR5
address_a[5] => ram_block1a246.PORTAADDR5
address_a[5] => ram_block1a247.PORTAADDR5
address_a[5] => ram_block1a248.PORTAADDR5
address_a[5] => ram_block1a249.PORTAADDR5
address_a[5] => ram_block1a250.PORTAADDR5
address_a[5] => ram_block1a251.PORTAADDR5
address_a[5] => ram_block1a252.PORTAADDR5
address_a[5] => ram_block1a253.PORTAADDR5
address_a[5] => ram_block1a254.PORTAADDR5
address_a[5] => ram_block1a255.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[6] => ram_block1a192.PORTAADDR6
address_a[6] => ram_block1a193.PORTAADDR6
address_a[6] => ram_block1a194.PORTAADDR6
address_a[6] => ram_block1a195.PORTAADDR6
address_a[6] => ram_block1a196.PORTAADDR6
address_a[6] => ram_block1a197.PORTAADDR6
address_a[6] => ram_block1a198.PORTAADDR6
address_a[6] => ram_block1a199.PORTAADDR6
address_a[6] => ram_block1a200.PORTAADDR6
address_a[6] => ram_block1a201.PORTAADDR6
address_a[6] => ram_block1a202.PORTAADDR6
address_a[6] => ram_block1a203.PORTAADDR6
address_a[6] => ram_block1a204.PORTAADDR6
address_a[6] => ram_block1a205.PORTAADDR6
address_a[6] => ram_block1a206.PORTAADDR6
address_a[6] => ram_block1a207.PORTAADDR6
address_a[6] => ram_block1a208.PORTAADDR6
address_a[6] => ram_block1a209.PORTAADDR6
address_a[6] => ram_block1a210.PORTAADDR6
address_a[6] => ram_block1a211.PORTAADDR6
address_a[6] => ram_block1a212.PORTAADDR6
address_a[6] => ram_block1a213.PORTAADDR6
address_a[6] => ram_block1a214.PORTAADDR6
address_a[6] => ram_block1a215.PORTAADDR6
address_a[6] => ram_block1a216.PORTAADDR6
address_a[6] => ram_block1a217.PORTAADDR6
address_a[6] => ram_block1a218.PORTAADDR6
address_a[6] => ram_block1a219.PORTAADDR6
address_a[6] => ram_block1a220.PORTAADDR6
address_a[6] => ram_block1a221.PORTAADDR6
address_a[6] => ram_block1a222.PORTAADDR6
address_a[6] => ram_block1a223.PORTAADDR6
address_a[6] => ram_block1a224.PORTAADDR6
address_a[6] => ram_block1a225.PORTAADDR6
address_a[6] => ram_block1a226.PORTAADDR6
address_a[6] => ram_block1a227.PORTAADDR6
address_a[6] => ram_block1a228.PORTAADDR6
address_a[6] => ram_block1a229.PORTAADDR6
address_a[6] => ram_block1a230.PORTAADDR6
address_a[6] => ram_block1a231.PORTAADDR6
address_a[6] => ram_block1a232.PORTAADDR6
address_a[6] => ram_block1a233.PORTAADDR6
address_a[6] => ram_block1a234.PORTAADDR6
address_a[6] => ram_block1a235.PORTAADDR6
address_a[6] => ram_block1a236.PORTAADDR6
address_a[6] => ram_block1a237.PORTAADDR6
address_a[6] => ram_block1a238.PORTAADDR6
address_a[6] => ram_block1a239.PORTAADDR6
address_a[6] => ram_block1a240.PORTAADDR6
address_a[6] => ram_block1a241.PORTAADDR6
address_a[6] => ram_block1a242.PORTAADDR6
address_a[6] => ram_block1a243.PORTAADDR6
address_a[6] => ram_block1a244.PORTAADDR6
address_a[6] => ram_block1a245.PORTAADDR6
address_a[6] => ram_block1a246.PORTAADDR6
address_a[6] => ram_block1a247.PORTAADDR6
address_a[6] => ram_block1a248.PORTAADDR6
address_a[6] => ram_block1a249.PORTAADDR6
address_a[6] => ram_block1a250.PORTAADDR6
address_a[6] => ram_block1a251.PORTAADDR6
address_a[6] => ram_block1a252.PORTAADDR6
address_a[6] => ram_block1a253.PORTAADDR6
address_a[6] => ram_block1a254.PORTAADDR6
address_a[6] => ram_block1a255.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[7] => ram_block1a160.PORTAADDR7
address_a[7] => ram_block1a161.PORTAADDR7
address_a[7] => ram_block1a162.PORTAADDR7
address_a[7] => ram_block1a163.PORTAADDR7
address_a[7] => ram_block1a164.PORTAADDR7
address_a[7] => ram_block1a165.PORTAADDR7
address_a[7] => ram_block1a166.PORTAADDR7
address_a[7] => ram_block1a167.PORTAADDR7
address_a[7] => ram_block1a168.PORTAADDR7
address_a[7] => ram_block1a169.PORTAADDR7
address_a[7] => ram_block1a170.PORTAADDR7
address_a[7] => ram_block1a171.PORTAADDR7
address_a[7] => ram_block1a172.PORTAADDR7
address_a[7] => ram_block1a173.PORTAADDR7
address_a[7] => ram_block1a174.PORTAADDR7
address_a[7] => ram_block1a175.PORTAADDR7
address_a[7] => ram_block1a176.PORTAADDR7
address_a[7] => ram_block1a177.PORTAADDR7
address_a[7] => ram_block1a178.PORTAADDR7
address_a[7] => ram_block1a179.PORTAADDR7
address_a[7] => ram_block1a180.PORTAADDR7
address_a[7] => ram_block1a181.PORTAADDR7
address_a[7] => ram_block1a182.PORTAADDR7
address_a[7] => ram_block1a183.PORTAADDR7
address_a[7] => ram_block1a184.PORTAADDR7
address_a[7] => ram_block1a185.PORTAADDR7
address_a[7] => ram_block1a186.PORTAADDR7
address_a[7] => ram_block1a187.PORTAADDR7
address_a[7] => ram_block1a188.PORTAADDR7
address_a[7] => ram_block1a189.PORTAADDR7
address_a[7] => ram_block1a190.PORTAADDR7
address_a[7] => ram_block1a191.PORTAADDR7
address_a[7] => ram_block1a192.PORTAADDR7
address_a[7] => ram_block1a193.PORTAADDR7
address_a[7] => ram_block1a194.PORTAADDR7
address_a[7] => ram_block1a195.PORTAADDR7
address_a[7] => ram_block1a196.PORTAADDR7
address_a[7] => ram_block1a197.PORTAADDR7
address_a[7] => ram_block1a198.PORTAADDR7
address_a[7] => ram_block1a199.PORTAADDR7
address_a[7] => ram_block1a200.PORTAADDR7
address_a[7] => ram_block1a201.PORTAADDR7
address_a[7] => ram_block1a202.PORTAADDR7
address_a[7] => ram_block1a203.PORTAADDR7
address_a[7] => ram_block1a204.PORTAADDR7
address_a[7] => ram_block1a205.PORTAADDR7
address_a[7] => ram_block1a206.PORTAADDR7
address_a[7] => ram_block1a207.PORTAADDR7
address_a[7] => ram_block1a208.PORTAADDR7
address_a[7] => ram_block1a209.PORTAADDR7
address_a[7] => ram_block1a210.PORTAADDR7
address_a[7] => ram_block1a211.PORTAADDR7
address_a[7] => ram_block1a212.PORTAADDR7
address_a[7] => ram_block1a213.PORTAADDR7
address_a[7] => ram_block1a214.PORTAADDR7
address_a[7] => ram_block1a215.PORTAADDR7
address_a[7] => ram_block1a216.PORTAADDR7
address_a[7] => ram_block1a217.PORTAADDR7
address_a[7] => ram_block1a218.PORTAADDR7
address_a[7] => ram_block1a219.PORTAADDR7
address_a[7] => ram_block1a220.PORTAADDR7
address_a[7] => ram_block1a221.PORTAADDR7
address_a[7] => ram_block1a222.PORTAADDR7
address_a[7] => ram_block1a223.PORTAADDR7
address_a[7] => ram_block1a224.PORTAADDR7
address_a[7] => ram_block1a225.PORTAADDR7
address_a[7] => ram_block1a226.PORTAADDR7
address_a[7] => ram_block1a227.PORTAADDR7
address_a[7] => ram_block1a228.PORTAADDR7
address_a[7] => ram_block1a229.PORTAADDR7
address_a[7] => ram_block1a230.PORTAADDR7
address_a[7] => ram_block1a231.PORTAADDR7
address_a[7] => ram_block1a232.PORTAADDR7
address_a[7] => ram_block1a233.PORTAADDR7
address_a[7] => ram_block1a234.PORTAADDR7
address_a[7] => ram_block1a235.PORTAADDR7
address_a[7] => ram_block1a236.PORTAADDR7
address_a[7] => ram_block1a237.PORTAADDR7
address_a[7] => ram_block1a238.PORTAADDR7
address_a[7] => ram_block1a239.PORTAADDR7
address_a[7] => ram_block1a240.PORTAADDR7
address_a[7] => ram_block1a241.PORTAADDR7
address_a[7] => ram_block1a242.PORTAADDR7
address_a[7] => ram_block1a243.PORTAADDR7
address_a[7] => ram_block1a244.PORTAADDR7
address_a[7] => ram_block1a245.PORTAADDR7
address_a[7] => ram_block1a246.PORTAADDR7
address_a[7] => ram_block1a247.PORTAADDR7
address_a[7] => ram_block1a248.PORTAADDR7
address_a[7] => ram_block1a249.PORTAADDR7
address_a[7] => ram_block1a250.PORTAADDR7
address_a[7] => ram_block1a251.PORTAADDR7
address_a[7] => ram_block1a252.PORTAADDR7
address_a[7] => ram_block1a253.PORTAADDR7
address_a[7] => ram_block1a254.PORTAADDR7
address_a[7] => ram_block1a255.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[8] => ram_block1a128.PORTAADDR8
address_a[8] => ram_block1a129.PORTAADDR8
address_a[8] => ram_block1a130.PORTAADDR8
address_a[8] => ram_block1a131.PORTAADDR8
address_a[8] => ram_block1a132.PORTAADDR8
address_a[8] => ram_block1a133.PORTAADDR8
address_a[8] => ram_block1a134.PORTAADDR8
address_a[8] => ram_block1a135.PORTAADDR8
address_a[8] => ram_block1a136.PORTAADDR8
address_a[8] => ram_block1a137.PORTAADDR8
address_a[8] => ram_block1a138.PORTAADDR8
address_a[8] => ram_block1a139.PORTAADDR8
address_a[8] => ram_block1a140.PORTAADDR8
address_a[8] => ram_block1a141.PORTAADDR8
address_a[8] => ram_block1a142.PORTAADDR8
address_a[8] => ram_block1a143.PORTAADDR8
address_a[8] => ram_block1a144.PORTAADDR8
address_a[8] => ram_block1a145.PORTAADDR8
address_a[8] => ram_block1a146.PORTAADDR8
address_a[8] => ram_block1a147.PORTAADDR8
address_a[8] => ram_block1a148.PORTAADDR8
address_a[8] => ram_block1a149.PORTAADDR8
address_a[8] => ram_block1a150.PORTAADDR8
address_a[8] => ram_block1a151.PORTAADDR8
address_a[8] => ram_block1a152.PORTAADDR8
address_a[8] => ram_block1a153.PORTAADDR8
address_a[8] => ram_block1a154.PORTAADDR8
address_a[8] => ram_block1a155.PORTAADDR8
address_a[8] => ram_block1a156.PORTAADDR8
address_a[8] => ram_block1a157.PORTAADDR8
address_a[8] => ram_block1a158.PORTAADDR8
address_a[8] => ram_block1a159.PORTAADDR8
address_a[8] => ram_block1a160.PORTAADDR8
address_a[8] => ram_block1a161.PORTAADDR8
address_a[8] => ram_block1a162.PORTAADDR8
address_a[8] => ram_block1a163.PORTAADDR8
address_a[8] => ram_block1a164.PORTAADDR8
address_a[8] => ram_block1a165.PORTAADDR8
address_a[8] => ram_block1a166.PORTAADDR8
address_a[8] => ram_block1a167.PORTAADDR8
address_a[8] => ram_block1a168.PORTAADDR8
address_a[8] => ram_block1a169.PORTAADDR8
address_a[8] => ram_block1a170.PORTAADDR8
address_a[8] => ram_block1a171.PORTAADDR8
address_a[8] => ram_block1a172.PORTAADDR8
address_a[8] => ram_block1a173.PORTAADDR8
address_a[8] => ram_block1a174.PORTAADDR8
address_a[8] => ram_block1a175.PORTAADDR8
address_a[8] => ram_block1a176.PORTAADDR8
address_a[8] => ram_block1a177.PORTAADDR8
address_a[8] => ram_block1a178.PORTAADDR8
address_a[8] => ram_block1a179.PORTAADDR8
address_a[8] => ram_block1a180.PORTAADDR8
address_a[8] => ram_block1a181.PORTAADDR8
address_a[8] => ram_block1a182.PORTAADDR8
address_a[8] => ram_block1a183.PORTAADDR8
address_a[8] => ram_block1a184.PORTAADDR8
address_a[8] => ram_block1a185.PORTAADDR8
address_a[8] => ram_block1a186.PORTAADDR8
address_a[8] => ram_block1a187.PORTAADDR8
address_a[8] => ram_block1a188.PORTAADDR8
address_a[8] => ram_block1a189.PORTAADDR8
address_a[8] => ram_block1a190.PORTAADDR8
address_a[8] => ram_block1a191.PORTAADDR8
address_a[8] => ram_block1a192.PORTAADDR8
address_a[8] => ram_block1a193.PORTAADDR8
address_a[8] => ram_block1a194.PORTAADDR8
address_a[8] => ram_block1a195.PORTAADDR8
address_a[8] => ram_block1a196.PORTAADDR8
address_a[8] => ram_block1a197.PORTAADDR8
address_a[8] => ram_block1a198.PORTAADDR8
address_a[8] => ram_block1a199.PORTAADDR8
address_a[8] => ram_block1a200.PORTAADDR8
address_a[8] => ram_block1a201.PORTAADDR8
address_a[8] => ram_block1a202.PORTAADDR8
address_a[8] => ram_block1a203.PORTAADDR8
address_a[8] => ram_block1a204.PORTAADDR8
address_a[8] => ram_block1a205.PORTAADDR8
address_a[8] => ram_block1a206.PORTAADDR8
address_a[8] => ram_block1a207.PORTAADDR8
address_a[8] => ram_block1a208.PORTAADDR8
address_a[8] => ram_block1a209.PORTAADDR8
address_a[8] => ram_block1a210.PORTAADDR8
address_a[8] => ram_block1a211.PORTAADDR8
address_a[8] => ram_block1a212.PORTAADDR8
address_a[8] => ram_block1a213.PORTAADDR8
address_a[8] => ram_block1a214.PORTAADDR8
address_a[8] => ram_block1a215.PORTAADDR8
address_a[8] => ram_block1a216.PORTAADDR8
address_a[8] => ram_block1a217.PORTAADDR8
address_a[8] => ram_block1a218.PORTAADDR8
address_a[8] => ram_block1a219.PORTAADDR8
address_a[8] => ram_block1a220.PORTAADDR8
address_a[8] => ram_block1a221.PORTAADDR8
address_a[8] => ram_block1a222.PORTAADDR8
address_a[8] => ram_block1a223.PORTAADDR8
address_a[8] => ram_block1a224.PORTAADDR8
address_a[8] => ram_block1a225.PORTAADDR8
address_a[8] => ram_block1a226.PORTAADDR8
address_a[8] => ram_block1a227.PORTAADDR8
address_a[8] => ram_block1a228.PORTAADDR8
address_a[8] => ram_block1a229.PORTAADDR8
address_a[8] => ram_block1a230.PORTAADDR8
address_a[8] => ram_block1a231.PORTAADDR8
address_a[8] => ram_block1a232.PORTAADDR8
address_a[8] => ram_block1a233.PORTAADDR8
address_a[8] => ram_block1a234.PORTAADDR8
address_a[8] => ram_block1a235.PORTAADDR8
address_a[8] => ram_block1a236.PORTAADDR8
address_a[8] => ram_block1a237.PORTAADDR8
address_a[8] => ram_block1a238.PORTAADDR8
address_a[8] => ram_block1a239.PORTAADDR8
address_a[8] => ram_block1a240.PORTAADDR8
address_a[8] => ram_block1a241.PORTAADDR8
address_a[8] => ram_block1a242.PORTAADDR8
address_a[8] => ram_block1a243.PORTAADDR8
address_a[8] => ram_block1a244.PORTAADDR8
address_a[8] => ram_block1a245.PORTAADDR8
address_a[8] => ram_block1a246.PORTAADDR8
address_a[8] => ram_block1a247.PORTAADDR8
address_a[8] => ram_block1a248.PORTAADDR8
address_a[8] => ram_block1a249.PORTAADDR8
address_a[8] => ram_block1a250.PORTAADDR8
address_a[8] => ram_block1a251.PORTAADDR8
address_a[8] => ram_block1a252.PORTAADDR8
address_a[8] => ram_block1a253.PORTAADDR8
address_a[8] => ram_block1a254.PORTAADDR8
address_a[8] => ram_block1a255.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[9] => ram_block1a128.PORTAADDR9
address_a[9] => ram_block1a129.PORTAADDR9
address_a[9] => ram_block1a130.PORTAADDR9
address_a[9] => ram_block1a131.PORTAADDR9
address_a[9] => ram_block1a132.PORTAADDR9
address_a[9] => ram_block1a133.PORTAADDR9
address_a[9] => ram_block1a134.PORTAADDR9
address_a[9] => ram_block1a135.PORTAADDR9
address_a[9] => ram_block1a136.PORTAADDR9
address_a[9] => ram_block1a137.PORTAADDR9
address_a[9] => ram_block1a138.PORTAADDR9
address_a[9] => ram_block1a139.PORTAADDR9
address_a[9] => ram_block1a140.PORTAADDR9
address_a[9] => ram_block1a141.PORTAADDR9
address_a[9] => ram_block1a142.PORTAADDR9
address_a[9] => ram_block1a143.PORTAADDR9
address_a[9] => ram_block1a144.PORTAADDR9
address_a[9] => ram_block1a145.PORTAADDR9
address_a[9] => ram_block1a146.PORTAADDR9
address_a[9] => ram_block1a147.PORTAADDR9
address_a[9] => ram_block1a148.PORTAADDR9
address_a[9] => ram_block1a149.PORTAADDR9
address_a[9] => ram_block1a150.PORTAADDR9
address_a[9] => ram_block1a151.PORTAADDR9
address_a[9] => ram_block1a152.PORTAADDR9
address_a[9] => ram_block1a153.PORTAADDR9
address_a[9] => ram_block1a154.PORTAADDR9
address_a[9] => ram_block1a155.PORTAADDR9
address_a[9] => ram_block1a156.PORTAADDR9
address_a[9] => ram_block1a157.PORTAADDR9
address_a[9] => ram_block1a158.PORTAADDR9
address_a[9] => ram_block1a159.PORTAADDR9
address_a[9] => ram_block1a160.PORTAADDR9
address_a[9] => ram_block1a161.PORTAADDR9
address_a[9] => ram_block1a162.PORTAADDR9
address_a[9] => ram_block1a163.PORTAADDR9
address_a[9] => ram_block1a164.PORTAADDR9
address_a[9] => ram_block1a165.PORTAADDR9
address_a[9] => ram_block1a166.PORTAADDR9
address_a[9] => ram_block1a167.PORTAADDR9
address_a[9] => ram_block1a168.PORTAADDR9
address_a[9] => ram_block1a169.PORTAADDR9
address_a[9] => ram_block1a170.PORTAADDR9
address_a[9] => ram_block1a171.PORTAADDR9
address_a[9] => ram_block1a172.PORTAADDR9
address_a[9] => ram_block1a173.PORTAADDR9
address_a[9] => ram_block1a174.PORTAADDR9
address_a[9] => ram_block1a175.PORTAADDR9
address_a[9] => ram_block1a176.PORTAADDR9
address_a[9] => ram_block1a177.PORTAADDR9
address_a[9] => ram_block1a178.PORTAADDR9
address_a[9] => ram_block1a179.PORTAADDR9
address_a[9] => ram_block1a180.PORTAADDR9
address_a[9] => ram_block1a181.PORTAADDR9
address_a[9] => ram_block1a182.PORTAADDR9
address_a[9] => ram_block1a183.PORTAADDR9
address_a[9] => ram_block1a184.PORTAADDR9
address_a[9] => ram_block1a185.PORTAADDR9
address_a[9] => ram_block1a186.PORTAADDR9
address_a[9] => ram_block1a187.PORTAADDR9
address_a[9] => ram_block1a188.PORTAADDR9
address_a[9] => ram_block1a189.PORTAADDR9
address_a[9] => ram_block1a190.PORTAADDR9
address_a[9] => ram_block1a191.PORTAADDR9
address_a[9] => ram_block1a192.PORTAADDR9
address_a[9] => ram_block1a193.PORTAADDR9
address_a[9] => ram_block1a194.PORTAADDR9
address_a[9] => ram_block1a195.PORTAADDR9
address_a[9] => ram_block1a196.PORTAADDR9
address_a[9] => ram_block1a197.PORTAADDR9
address_a[9] => ram_block1a198.PORTAADDR9
address_a[9] => ram_block1a199.PORTAADDR9
address_a[9] => ram_block1a200.PORTAADDR9
address_a[9] => ram_block1a201.PORTAADDR9
address_a[9] => ram_block1a202.PORTAADDR9
address_a[9] => ram_block1a203.PORTAADDR9
address_a[9] => ram_block1a204.PORTAADDR9
address_a[9] => ram_block1a205.PORTAADDR9
address_a[9] => ram_block1a206.PORTAADDR9
address_a[9] => ram_block1a207.PORTAADDR9
address_a[9] => ram_block1a208.PORTAADDR9
address_a[9] => ram_block1a209.PORTAADDR9
address_a[9] => ram_block1a210.PORTAADDR9
address_a[9] => ram_block1a211.PORTAADDR9
address_a[9] => ram_block1a212.PORTAADDR9
address_a[9] => ram_block1a213.PORTAADDR9
address_a[9] => ram_block1a214.PORTAADDR9
address_a[9] => ram_block1a215.PORTAADDR9
address_a[9] => ram_block1a216.PORTAADDR9
address_a[9] => ram_block1a217.PORTAADDR9
address_a[9] => ram_block1a218.PORTAADDR9
address_a[9] => ram_block1a219.PORTAADDR9
address_a[9] => ram_block1a220.PORTAADDR9
address_a[9] => ram_block1a221.PORTAADDR9
address_a[9] => ram_block1a222.PORTAADDR9
address_a[9] => ram_block1a223.PORTAADDR9
address_a[9] => ram_block1a224.PORTAADDR9
address_a[9] => ram_block1a225.PORTAADDR9
address_a[9] => ram_block1a226.PORTAADDR9
address_a[9] => ram_block1a227.PORTAADDR9
address_a[9] => ram_block1a228.PORTAADDR9
address_a[9] => ram_block1a229.PORTAADDR9
address_a[9] => ram_block1a230.PORTAADDR9
address_a[9] => ram_block1a231.PORTAADDR9
address_a[9] => ram_block1a232.PORTAADDR9
address_a[9] => ram_block1a233.PORTAADDR9
address_a[9] => ram_block1a234.PORTAADDR9
address_a[9] => ram_block1a235.PORTAADDR9
address_a[9] => ram_block1a236.PORTAADDR9
address_a[9] => ram_block1a237.PORTAADDR9
address_a[9] => ram_block1a238.PORTAADDR9
address_a[9] => ram_block1a239.PORTAADDR9
address_a[9] => ram_block1a240.PORTAADDR9
address_a[9] => ram_block1a241.PORTAADDR9
address_a[9] => ram_block1a242.PORTAADDR9
address_a[9] => ram_block1a243.PORTAADDR9
address_a[9] => ram_block1a244.PORTAADDR9
address_a[9] => ram_block1a245.PORTAADDR9
address_a[9] => ram_block1a246.PORTAADDR9
address_a[9] => ram_block1a247.PORTAADDR9
address_a[9] => ram_block1a248.PORTAADDR9
address_a[9] => ram_block1a249.PORTAADDR9
address_a[9] => ram_block1a250.PORTAADDR9
address_a[9] => ram_block1a251.PORTAADDR9
address_a[9] => ram_block1a252.PORTAADDR9
address_a[9] => ram_block1a253.PORTAADDR9
address_a[9] => ram_block1a254.PORTAADDR9
address_a[9] => ram_block1a255.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[10] => ram_block1a128.PORTAADDR10
address_a[10] => ram_block1a129.PORTAADDR10
address_a[10] => ram_block1a130.PORTAADDR10
address_a[10] => ram_block1a131.PORTAADDR10
address_a[10] => ram_block1a132.PORTAADDR10
address_a[10] => ram_block1a133.PORTAADDR10
address_a[10] => ram_block1a134.PORTAADDR10
address_a[10] => ram_block1a135.PORTAADDR10
address_a[10] => ram_block1a136.PORTAADDR10
address_a[10] => ram_block1a137.PORTAADDR10
address_a[10] => ram_block1a138.PORTAADDR10
address_a[10] => ram_block1a139.PORTAADDR10
address_a[10] => ram_block1a140.PORTAADDR10
address_a[10] => ram_block1a141.PORTAADDR10
address_a[10] => ram_block1a142.PORTAADDR10
address_a[10] => ram_block1a143.PORTAADDR10
address_a[10] => ram_block1a144.PORTAADDR10
address_a[10] => ram_block1a145.PORTAADDR10
address_a[10] => ram_block1a146.PORTAADDR10
address_a[10] => ram_block1a147.PORTAADDR10
address_a[10] => ram_block1a148.PORTAADDR10
address_a[10] => ram_block1a149.PORTAADDR10
address_a[10] => ram_block1a150.PORTAADDR10
address_a[10] => ram_block1a151.PORTAADDR10
address_a[10] => ram_block1a152.PORTAADDR10
address_a[10] => ram_block1a153.PORTAADDR10
address_a[10] => ram_block1a154.PORTAADDR10
address_a[10] => ram_block1a155.PORTAADDR10
address_a[10] => ram_block1a156.PORTAADDR10
address_a[10] => ram_block1a157.PORTAADDR10
address_a[10] => ram_block1a158.PORTAADDR10
address_a[10] => ram_block1a159.PORTAADDR10
address_a[10] => ram_block1a160.PORTAADDR10
address_a[10] => ram_block1a161.PORTAADDR10
address_a[10] => ram_block1a162.PORTAADDR10
address_a[10] => ram_block1a163.PORTAADDR10
address_a[10] => ram_block1a164.PORTAADDR10
address_a[10] => ram_block1a165.PORTAADDR10
address_a[10] => ram_block1a166.PORTAADDR10
address_a[10] => ram_block1a167.PORTAADDR10
address_a[10] => ram_block1a168.PORTAADDR10
address_a[10] => ram_block1a169.PORTAADDR10
address_a[10] => ram_block1a170.PORTAADDR10
address_a[10] => ram_block1a171.PORTAADDR10
address_a[10] => ram_block1a172.PORTAADDR10
address_a[10] => ram_block1a173.PORTAADDR10
address_a[10] => ram_block1a174.PORTAADDR10
address_a[10] => ram_block1a175.PORTAADDR10
address_a[10] => ram_block1a176.PORTAADDR10
address_a[10] => ram_block1a177.PORTAADDR10
address_a[10] => ram_block1a178.PORTAADDR10
address_a[10] => ram_block1a179.PORTAADDR10
address_a[10] => ram_block1a180.PORTAADDR10
address_a[10] => ram_block1a181.PORTAADDR10
address_a[10] => ram_block1a182.PORTAADDR10
address_a[10] => ram_block1a183.PORTAADDR10
address_a[10] => ram_block1a184.PORTAADDR10
address_a[10] => ram_block1a185.PORTAADDR10
address_a[10] => ram_block1a186.PORTAADDR10
address_a[10] => ram_block1a187.PORTAADDR10
address_a[10] => ram_block1a188.PORTAADDR10
address_a[10] => ram_block1a189.PORTAADDR10
address_a[10] => ram_block1a190.PORTAADDR10
address_a[10] => ram_block1a191.PORTAADDR10
address_a[10] => ram_block1a192.PORTAADDR10
address_a[10] => ram_block1a193.PORTAADDR10
address_a[10] => ram_block1a194.PORTAADDR10
address_a[10] => ram_block1a195.PORTAADDR10
address_a[10] => ram_block1a196.PORTAADDR10
address_a[10] => ram_block1a197.PORTAADDR10
address_a[10] => ram_block1a198.PORTAADDR10
address_a[10] => ram_block1a199.PORTAADDR10
address_a[10] => ram_block1a200.PORTAADDR10
address_a[10] => ram_block1a201.PORTAADDR10
address_a[10] => ram_block1a202.PORTAADDR10
address_a[10] => ram_block1a203.PORTAADDR10
address_a[10] => ram_block1a204.PORTAADDR10
address_a[10] => ram_block1a205.PORTAADDR10
address_a[10] => ram_block1a206.PORTAADDR10
address_a[10] => ram_block1a207.PORTAADDR10
address_a[10] => ram_block1a208.PORTAADDR10
address_a[10] => ram_block1a209.PORTAADDR10
address_a[10] => ram_block1a210.PORTAADDR10
address_a[10] => ram_block1a211.PORTAADDR10
address_a[10] => ram_block1a212.PORTAADDR10
address_a[10] => ram_block1a213.PORTAADDR10
address_a[10] => ram_block1a214.PORTAADDR10
address_a[10] => ram_block1a215.PORTAADDR10
address_a[10] => ram_block1a216.PORTAADDR10
address_a[10] => ram_block1a217.PORTAADDR10
address_a[10] => ram_block1a218.PORTAADDR10
address_a[10] => ram_block1a219.PORTAADDR10
address_a[10] => ram_block1a220.PORTAADDR10
address_a[10] => ram_block1a221.PORTAADDR10
address_a[10] => ram_block1a222.PORTAADDR10
address_a[10] => ram_block1a223.PORTAADDR10
address_a[10] => ram_block1a224.PORTAADDR10
address_a[10] => ram_block1a225.PORTAADDR10
address_a[10] => ram_block1a226.PORTAADDR10
address_a[10] => ram_block1a227.PORTAADDR10
address_a[10] => ram_block1a228.PORTAADDR10
address_a[10] => ram_block1a229.PORTAADDR10
address_a[10] => ram_block1a230.PORTAADDR10
address_a[10] => ram_block1a231.PORTAADDR10
address_a[10] => ram_block1a232.PORTAADDR10
address_a[10] => ram_block1a233.PORTAADDR10
address_a[10] => ram_block1a234.PORTAADDR10
address_a[10] => ram_block1a235.PORTAADDR10
address_a[10] => ram_block1a236.PORTAADDR10
address_a[10] => ram_block1a237.PORTAADDR10
address_a[10] => ram_block1a238.PORTAADDR10
address_a[10] => ram_block1a239.PORTAADDR10
address_a[10] => ram_block1a240.PORTAADDR10
address_a[10] => ram_block1a241.PORTAADDR10
address_a[10] => ram_block1a242.PORTAADDR10
address_a[10] => ram_block1a243.PORTAADDR10
address_a[10] => ram_block1a244.PORTAADDR10
address_a[10] => ram_block1a245.PORTAADDR10
address_a[10] => ram_block1a246.PORTAADDR10
address_a[10] => ram_block1a247.PORTAADDR10
address_a[10] => ram_block1a248.PORTAADDR10
address_a[10] => ram_block1a249.PORTAADDR10
address_a[10] => ram_block1a250.PORTAADDR10
address_a[10] => ram_block1a251.PORTAADDR10
address_a[10] => ram_block1a252.PORTAADDR10
address_a[10] => ram_block1a253.PORTAADDR10
address_a[10] => ram_block1a254.PORTAADDR10
address_a[10] => ram_block1a255.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[11] => ram_block1a128.PORTAADDR11
address_a[11] => ram_block1a129.PORTAADDR11
address_a[11] => ram_block1a130.PORTAADDR11
address_a[11] => ram_block1a131.PORTAADDR11
address_a[11] => ram_block1a132.PORTAADDR11
address_a[11] => ram_block1a133.PORTAADDR11
address_a[11] => ram_block1a134.PORTAADDR11
address_a[11] => ram_block1a135.PORTAADDR11
address_a[11] => ram_block1a136.PORTAADDR11
address_a[11] => ram_block1a137.PORTAADDR11
address_a[11] => ram_block1a138.PORTAADDR11
address_a[11] => ram_block1a139.PORTAADDR11
address_a[11] => ram_block1a140.PORTAADDR11
address_a[11] => ram_block1a141.PORTAADDR11
address_a[11] => ram_block1a142.PORTAADDR11
address_a[11] => ram_block1a143.PORTAADDR11
address_a[11] => ram_block1a144.PORTAADDR11
address_a[11] => ram_block1a145.PORTAADDR11
address_a[11] => ram_block1a146.PORTAADDR11
address_a[11] => ram_block1a147.PORTAADDR11
address_a[11] => ram_block1a148.PORTAADDR11
address_a[11] => ram_block1a149.PORTAADDR11
address_a[11] => ram_block1a150.PORTAADDR11
address_a[11] => ram_block1a151.PORTAADDR11
address_a[11] => ram_block1a152.PORTAADDR11
address_a[11] => ram_block1a153.PORTAADDR11
address_a[11] => ram_block1a154.PORTAADDR11
address_a[11] => ram_block1a155.PORTAADDR11
address_a[11] => ram_block1a156.PORTAADDR11
address_a[11] => ram_block1a157.PORTAADDR11
address_a[11] => ram_block1a158.PORTAADDR11
address_a[11] => ram_block1a159.PORTAADDR11
address_a[11] => ram_block1a160.PORTAADDR11
address_a[11] => ram_block1a161.PORTAADDR11
address_a[11] => ram_block1a162.PORTAADDR11
address_a[11] => ram_block1a163.PORTAADDR11
address_a[11] => ram_block1a164.PORTAADDR11
address_a[11] => ram_block1a165.PORTAADDR11
address_a[11] => ram_block1a166.PORTAADDR11
address_a[11] => ram_block1a167.PORTAADDR11
address_a[11] => ram_block1a168.PORTAADDR11
address_a[11] => ram_block1a169.PORTAADDR11
address_a[11] => ram_block1a170.PORTAADDR11
address_a[11] => ram_block1a171.PORTAADDR11
address_a[11] => ram_block1a172.PORTAADDR11
address_a[11] => ram_block1a173.PORTAADDR11
address_a[11] => ram_block1a174.PORTAADDR11
address_a[11] => ram_block1a175.PORTAADDR11
address_a[11] => ram_block1a176.PORTAADDR11
address_a[11] => ram_block1a177.PORTAADDR11
address_a[11] => ram_block1a178.PORTAADDR11
address_a[11] => ram_block1a179.PORTAADDR11
address_a[11] => ram_block1a180.PORTAADDR11
address_a[11] => ram_block1a181.PORTAADDR11
address_a[11] => ram_block1a182.PORTAADDR11
address_a[11] => ram_block1a183.PORTAADDR11
address_a[11] => ram_block1a184.PORTAADDR11
address_a[11] => ram_block1a185.PORTAADDR11
address_a[11] => ram_block1a186.PORTAADDR11
address_a[11] => ram_block1a187.PORTAADDR11
address_a[11] => ram_block1a188.PORTAADDR11
address_a[11] => ram_block1a189.PORTAADDR11
address_a[11] => ram_block1a190.PORTAADDR11
address_a[11] => ram_block1a191.PORTAADDR11
address_a[11] => ram_block1a192.PORTAADDR11
address_a[11] => ram_block1a193.PORTAADDR11
address_a[11] => ram_block1a194.PORTAADDR11
address_a[11] => ram_block1a195.PORTAADDR11
address_a[11] => ram_block1a196.PORTAADDR11
address_a[11] => ram_block1a197.PORTAADDR11
address_a[11] => ram_block1a198.PORTAADDR11
address_a[11] => ram_block1a199.PORTAADDR11
address_a[11] => ram_block1a200.PORTAADDR11
address_a[11] => ram_block1a201.PORTAADDR11
address_a[11] => ram_block1a202.PORTAADDR11
address_a[11] => ram_block1a203.PORTAADDR11
address_a[11] => ram_block1a204.PORTAADDR11
address_a[11] => ram_block1a205.PORTAADDR11
address_a[11] => ram_block1a206.PORTAADDR11
address_a[11] => ram_block1a207.PORTAADDR11
address_a[11] => ram_block1a208.PORTAADDR11
address_a[11] => ram_block1a209.PORTAADDR11
address_a[11] => ram_block1a210.PORTAADDR11
address_a[11] => ram_block1a211.PORTAADDR11
address_a[11] => ram_block1a212.PORTAADDR11
address_a[11] => ram_block1a213.PORTAADDR11
address_a[11] => ram_block1a214.PORTAADDR11
address_a[11] => ram_block1a215.PORTAADDR11
address_a[11] => ram_block1a216.PORTAADDR11
address_a[11] => ram_block1a217.PORTAADDR11
address_a[11] => ram_block1a218.PORTAADDR11
address_a[11] => ram_block1a219.PORTAADDR11
address_a[11] => ram_block1a220.PORTAADDR11
address_a[11] => ram_block1a221.PORTAADDR11
address_a[11] => ram_block1a222.PORTAADDR11
address_a[11] => ram_block1a223.PORTAADDR11
address_a[11] => ram_block1a224.PORTAADDR11
address_a[11] => ram_block1a225.PORTAADDR11
address_a[11] => ram_block1a226.PORTAADDR11
address_a[11] => ram_block1a227.PORTAADDR11
address_a[11] => ram_block1a228.PORTAADDR11
address_a[11] => ram_block1a229.PORTAADDR11
address_a[11] => ram_block1a230.PORTAADDR11
address_a[11] => ram_block1a231.PORTAADDR11
address_a[11] => ram_block1a232.PORTAADDR11
address_a[11] => ram_block1a233.PORTAADDR11
address_a[11] => ram_block1a234.PORTAADDR11
address_a[11] => ram_block1a235.PORTAADDR11
address_a[11] => ram_block1a236.PORTAADDR11
address_a[11] => ram_block1a237.PORTAADDR11
address_a[11] => ram_block1a238.PORTAADDR11
address_a[11] => ram_block1a239.PORTAADDR11
address_a[11] => ram_block1a240.PORTAADDR11
address_a[11] => ram_block1a241.PORTAADDR11
address_a[11] => ram_block1a242.PORTAADDR11
address_a[11] => ram_block1a243.PORTAADDR11
address_a[11] => ram_block1a244.PORTAADDR11
address_a[11] => ram_block1a245.PORTAADDR11
address_a[11] => ram_block1a246.PORTAADDR11
address_a[11] => ram_block1a247.PORTAADDR11
address_a[11] => ram_block1a248.PORTAADDR11
address_a[11] => ram_block1a249.PORTAADDR11
address_a[11] => ram_block1a250.PORTAADDR11
address_a[11] => ram_block1a251.PORTAADDR11
address_a[11] => ram_block1a252.PORTAADDR11
address_a[11] => ram_block1a253.PORTAADDR11
address_a[11] => ram_block1a254.PORTAADDR11
address_a[11] => ram_block1a255.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[12] => ram_block1a128.PORTAADDR12
address_a[12] => ram_block1a129.PORTAADDR12
address_a[12] => ram_block1a130.PORTAADDR12
address_a[12] => ram_block1a131.PORTAADDR12
address_a[12] => ram_block1a132.PORTAADDR12
address_a[12] => ram_block1a133.PORTAADDR12
address_a[12] => ram_block1a134.PORTAADDR12
address_a[12] => ram_block1a135.PORTAADDR12
address_a[12] => ram_block1a136.PORTAADDR12
address_a[12] => ram_block1a137.PORTAADDR12
address_a[12] => ram_block1a138.PORTAADDR12
address_a[12] => ram_block1a139.PORTAADDR12
address_a[12] => ram_block1a140.PORTAADDR12
address_a[12] => ram_block1a141.PORTAADDR12
address_a[12] => ram_block1a142.PORTAADDR12
address_a[12] => ram_block1a143.PORTAADDR12
address_a[12] => ram_block1a144.PORTAADDR12
address_a[12] => ram_block1a145.PORTAADDR12
address_a[12] => ram_block1a146.PORTAADDR12
address_a[12] => ram_block1a147.PORTAADDR12
address_a[12] => ram_block1a148.PORTAADDR12
address_a[12] => ram_block1a149.PORTAADDR12
address_a[12] => ram_block1a150.PORTAADDR12
address_a[12] => ram_block1a151.PORTAADDR12
address_a[12] => ram_block1a152.PORTAADDR12
address_a[12] => ram_block1a153.PORTAADDR12
address_a[12] => ram_block1a154.PORTAADDR12
address_a[12] => ram_block1a155.PORTAADDR12
address_a[12] => ram_block1a156.PORTAADDR12
address_a[12] => ram_block1a157.PORTAADDR12
address_a[12] => ram_block1a158.PORTAADDR12
address_a[12] => ram_block1a159.PORTAADDR12
address_a[12] => ram_block1a160.PORTAADDR12
address_a[12] => ram_block1a161.PORTAADDR12
address_a[12] => ram_block1a162.PORTAADDR12
address_a[12] => ram_block1a163.PORTAADDR12
address_a[12] => ram_block1a164.PORTAADDR12
address_a[12] => ram_block1a165.PORTAADDR12
address_a[12] => ram_block1a166.PORTAADDR12
address_a[12] => ram_block1a167.PORTAADDR12
address_a[12] => ram_block1a168.PORTAADDR12
address_a[12] => ram_block1a169.PORTAADDR12
address_a[12] => ram_block1a170.PORTAADDR12
address_a[12] => ram_block1a171.PORTAADDR12
address_a[12] => ram_block1a172.PORTAADDR12
address_a[12] => ram_block1a173.PORTAADDR12
address_a[12] => ram_block1a174.PORTAADDR12
address_a[12] => ram_block1a175.PORTAADDR12
address_a[12] => ram_block1a176.PORTAADDR12
address_a[12] => ram_block1a177.PORTAADDR12
address_a[12] => ram_block1a178.PORTAADDR12
address_a[12] => ram_block1a179.PORTAADDR12
address_a[12] => ram_block1a180.PORTAADDR12
address_a[12] => ram_block1a181.PORTAADDR12
address_a[12] => ram_block1a182.PORTAADDR12
address_a[12] => ram_block1a183.PORTAADDR12
address_a[12] => ram_block1a184.PORTAADDR12
address_a[12] => ram_block1a185.PORTAADDR12
address_a[12] => ram_block1a186.PORTAADDR12
address_a[12] => ram_block1a187.PORTAADDR12
address_a[12] => ram_block1a188.PORTAADDR12
address_a[12] => ram_block1a189.PORTAADDR12
address_a[12] => ram_block1a190.PORTAADDR12
address_a[12] => ram_block1a191.PORTAADDR12
address_a[12] => ram_block1a192.PORTAADDR12
address_a[12] => ram_block1a193.PORTAADDR12
address_a[12] => ram_block1a194.PORTAADDR12
address_a[12] => ram_block1a195.PORTAADDR12
address_a[12] => ram_block1a196.PORTAADDR12
address_a[12] => ram_block1a197.PORTAADDR12
address_a[12] => ram_block1a198.PORTAADDR12
address_a[12] => ram_block1a199.PORTAADDR12
address_a[12] => ram_block1a200.PORTAADDR12
address_a[12] => ram_block1a201.PORTAADDR12
address_a[12] => ram_block1a202.PORTAADDR12
address_a[12] => ram_block1a203.PORTAADDR12
address_a[12] => ram_block1a204.PORTAADDR12
address_a[12] => ram_block1a205.PORTAADDR12
address_a[12] => ram_block1a206.PORTAADDR12
address_a[12] => ram_block1a207.PORTAADDR12
address_a[12] => ram_block1a208.PORTAADDR12
address_a[12] => ram_block1a209.PORTAADDR12
address_a[12] => ram_block1a210.PORTAADDR12
address_a[12] => ram_block1a211.PORTAADDR12
address_a[12] => ram_block1a212.PORTAADDR12
address_a[12] => ram_block1a213.PORTAADDR12
address_a[12] => ram_block1a214.PORTAADDR12
address_a[12] => ram_block1a215.PORTAADDR12
address_a[12] => ram_block1a216.PORTAADDR12
address_a[12] => ram_block1a217.PORTAADDR12
address_a[12] => ram_block1a218.PORTAADDR12
address_a[12] => ram_block1a219.PORTAADDR12
address_a[12] => ram_block1a220.PORTAADDR12
address_a[12] => ram_block1a221.PORTAADDR12
address_a[12] => ram_block1a222.PORTAADDR12
address_a[12] => ram_block1a223.PORTAADDR12
address_a[12] => ram_block1a224.PORTAADDR12
address_a[12] => ram_block1a225.PORTAADDR12
address_a[12] => ram_block1a226.PORTAADDR12
address_a[12] => ram_block1a227.PORTAADDR12
address_a[12] => ram_block1a228.PORTAADDR12
address_a[12] => ram_block1a229.PORTAADDR12
address_a[12] => ram_block1a230.PORTAADDR12
address_a[12] => ram_block1a231.PORTAADDR12
address_a[12] => ram_block1a232.PORTAADDR12
address_a[12] => ram_block1a233.PORTAADDR12
address_a[12] => ram_block1a234.PORTAADDR12
address_a[12] => ram_block1a235.PORTAADDR12
address_a[12] => ram_block1a236.PORTAADDR12
address_a[12] => ram_block1a237.PORTAADDR12
address_a[12] => ram_block1a238.PORTAADDR12
address_a[12] => ram_block1a239.PORTAADDR12
address_a[12] => ram_block1a240.PORTAADDR12
address_a[12] => ram_block1a241.PORTAADDR12
address_a[12] => ram_block1a242.PORTAADDR12
address_a[12] => ram_block1a243.PORTAADDR12
address_a[12] => ram_block1a244.PORTAADDR12
address_a[12] => ram_block1a245.PORTAADDR12
address_a[12] => ram_block1a246.PORTAADDR12
address_a[12] => ram_block1a247.PORTAADDR12
address_a[12] => ram_block1a248.PORTAADDR12
address_a[12] => ram_block1a249.PORTAADDR12
address_a[12] => ram_block1a250.PORTAADDR12
address_a[12] => ram_block1a251.PORTAADDR12
address_a[12] => ram_block1a252.PORTAADDR12
address_a[12] => ram_block1a253.PORTAADDR12
address_a[12] => ram_block1a254.PORTAADDR12
address_a[12] => ram_block1a255.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_eca:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_eca:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_eca:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => ram_block1a192.CLK0
clock0 => ram_block1a193.CLK0
clock0 => ram_block1a194.CLK0
clock0 => ram_block1a195.CLK0
clock0 => ram_block1a196.CLK0
clock0 => ram_block1a197.CLK0
clock0 => ram_block1a198.CLK0
clock0 => ram_block1a199.CLK0
clock0 => ram_block1a200.CLK0
clock0 => ram_block1a201.CLK0
clock0 => ram_block1a202.CLK0
clock0 => ram_block1a203.CLK0
clock0 => ram_block1a204.CLK0
clock0 => ram_block1a205.CLK0
clock0 => ram_block1a206.CLK0
clock0 => ram_block1a207.CLK0
clock0 => ram_block1a208.CLK0
clock0 => ram_block1a209.CLK0
clock0 => ram_block1a210.CLK0
clock0 => ram_block1a211.CLK0
clock0 => ram_block1a212.CLK0
clock0 => ram_block1a213.CLK0
clock0 => ram_block1a214.CLK0
clock0 => ram_block1a215.CLK0
clock0 => ram_block1a216.CLK0
clock0 => ram_block1a217.CLK0
clock0 => ram_block1a218.CLK0
clock0 => ram_block1a219.CLK0
clock0 => ram_block1a220.CLK0
clock0 => ram_block1a221.CLK0
clock0 => ram_block1a222.CLK0
clock0 => ram_block1a223.CLK0
clock0 => ram_block1a224.CLK0
clock0 => ram_block1a225.CLK0
clock0 => ram_block1a226.CLK0
clock0 => ram_block1a227.CLK0
clock0 => ram_block1a228.CLK0
clock0 => ram_block1a229.CLK0
clock0 => ram_block1a230.CLK0
clock0 => ram_block1a231.CLK0
clock0 => ram_block1a232.CLK0
clock0 => ram_block1a233.CLK0
clock0 => ram_block1a234.CLK0
clock0 => ram_block1a235.CLK0
clock0 => ram_block1a236.CLK0
clock0 => ram_block1a237.CLK0
clock0 => ram_block1a238.CLK0
clock0 => ram_block1a239.CLK0
clock0 => ram_block1a240.CLK0
clock0 => ram_block1a241.CLK0
clock0 => ram_block1a242.CLK0
clock0 => ram_block1a243.CLK0
clock0 => ram_block1a244.CLK0
clock0 => ram_block1a245.CLK0
clock0 => ram_block1a246.CLK0
clock0 => ram_block1a247.CLK0
clock0 => ram_block1a248.CLK0
clock0 => ram_block1a249.CLK0
clock0 => ram_block1a250.CLK0
clock0 => ram_block1a251.CLK0
clock0 => ram_block1a252.CLK0
clock0 => ram_block1a253.CLK0
clock0 => ram_block1a254.CLK0
clock0 => ram_block1a255.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_isb:mux2.result[0]
q_a[1] <= mux_isb:mux2.result[1]
q_a[2] <= mux_isb:mux2.result[2]
q_a[3] <= mux_isb:mux2.result[3]
q_a[4] <= mux_isb:mux2.result[4]
q_a[5] <= mux_isb:mux2.result[5]
q_a[6] <= mux_isb:mux2.result[6]
q_a[7] <= mux_isb:mux2.result[7]
q_a[8] <= mux_isb:mux2.result[8]
q_a[9] <= mux_isb:mux2.result[9]
q_a[10] <= mux_isb:mux2.result[10]
q_a[11] <= mux_isb:mux2.result[11]
q_a[12] <= mux_isb:mux2.result[12]
q_a[13] <= mux_isb:mux2.result[13]
q_a[14] <= mux_isb:mux2.result[14]
q_a[15] <= mux_isb:mux2.result[15]
q_a[16] <= mux_isb:mux2.result[16]
q_a[17] <= mux_isb:mux2.result[17]
q_a[18] <= mux_isb:mux2.result[18]
q_a[19] <= mux_isb:mux2.result[19]
q_a[20] <= mux_isb:mux2.result[20]
q_a[21] <= mux_isb:mux2.result[21]
q_a[22] <= mux_isb:mux2.result[22]
q_a[23] <= mux_isb:mux2.result[23]
q_a[24] <= mux_isb:mux2.result[24]
q_a[25] <= mux_isb:mux2.result[25]
q_a[26] <= mux_isb:mux2.result[26]
q_a[27] <= mux_isb:mux2.result[27]
q_a[28] <= mux_isb:mux2.result[28]
q_a[29] <= mux_isb:mux2.result[29]
q_a[30] <= mux_isb:mux2.result[30]
q_a[31] <= mux_isb:mux2.result[31]


|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|decode_eca:rden_decode
data[0] => w_anode1046w[1].IN0
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1075w[1].IN0
data[0] => w_anode1086w[1].IN1
data[0] => w_anode1097w[1].IN0
data[0] => w_anode1108w[1].IN1
data[0] => w_anode1119w[1].IN0
data[0] => w_anode1130w[1].IN1
data[1] => w_anode1046w[2].IN0
data[1] => w_anode1064w[2].IN0
data[1] => w_anode1075w[2].IN1
data[1] => w_anode1086w[2].IN1
data[1] => w_anode1097w[2].IN0
data[1] => w_anode1108w[2].IN0
data[1] => w_anode1119w[2].IN1
data[1] => w_anode1130w[2].IN1
data[2] => w_anode1046w[3].IN0
data[2] => w_anode1064w[3].IN0
data[2] => w_anode1075w[3].IN0
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1097w[3].IN1
data[2] => w_anode1108w[3].IN1
data[2] => w_anode1119w[3].IN1
data[2] => w_anode1130w[3].IN1
eq[0] <= w_anode1046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1064w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1075w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1097w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1130w[3].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|mux_isb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[95] => _.IN1
data[96] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN0
data[161] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN0
data[177] => _.IN0
data[178] => _.IN0
data[179] => _.IN0
data[180] => _.IN0
data[181] => _.IN0
data[182] => _.IN0
data[183] => _.IN0
data[184] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN1
data[192] => _.IN1
data[193] => _.IN1
data[193] => _.IN1
data[194] => _.IN1
data[194] => _.IN1
data[195] => _.IN1
data[195] => _.IN1
data[196] => _.IN1
data[196] => _.IN1
data[197] => _.IN1
data[197] => _.IN1
data[198] => _.IN1
data[198] => _.IN1
data[199] => _.IN1
data[199] => _.IN1
data[200] => _.IN1
data[200] => _.IN1
data[201] => _.IN1
data[201] => _.IN1
data[202] => _.IN1
data[202] => _.IN1
data[203] => _.IN1
data[203] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[216] => _.IN1
data[216] => _.IN1
data[217] => _.IN1
data[217] => _.IN1
data[218] => _.IN1
data[218] => _.IN1
data[219] => _.IN1
data[219] => _.IN1
data[220] => _.IN1
data[220] => _.IN1
data[221] => _.IN1
data[221] => _.IN1
data[222] => _.IN1
data[222] => _.IN1
data[223] => _.IN1
data[223] => _.IN1
data[224] => _.IN0
data[225] => _.IN0
data[226] => _.IN0
data[227] => _.IN0
data[228] => _.IN0
data[229] => _.IN0
data[230] => _.IN0
data[231] => _.IN0
data[232] => _.IN0
data[233] => _.IN0
data[234] => _.IN0
data[235] => _.IN0
data[236] => _.IN0
data[237] => _.IN0
data[238] => _.IN0
data[239] => _.IN0
data[240] => _.IN0
data[241] => _.IN0
data[242] => _.IN0
data[243] => _.IN0
data[244] => _.IN0
data[245] => _.IN0
data[246] => _.IN0
data[247] => _.IN0
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[31].IN0
sel[2] => _.IN0
sel[2] => result_node[30].IN0
sel[2] => _.IN0
sel[2] => result_node[29].IN0
sel[2] => _.IN0
sel[2] => result_node[28].IN0
sel[2] => _.IN0
sel[2] => result_node[27].IN0
sel[2] => _.IN0
sel[2] => result_node[26].IN0
sel[2] => _.IN0
sel[2] => result_node[25].IN0
sel[2] => _.IN0
sel[2] => result_node[24].IN0
sel[2] => _.IN0
sel[2] => result_node[23].IN0
sel[2] => _.IN0
sel[2] => result_node[22].IN0
sel[2] => _.IN0
sel[2] => result_node[21].IN0
sel[2] => _.IN0
sel[2] => result_node[20].IN0
sel[2] => _.IN0
sel[2] => result_node[19].IN0
sel[2] => _.IN0
sel[2] => result_node[18].IN0
sel[2] => _.IN0
sel[2] => result_node[17].IN0
sel[2] => _.IN0
sel[2] => result_node[16].IN0
sel[2] => _.IN0
sel[2] => result_node[15].IN0
sel[2] => _.IN0
sel[2] => result_node[14].IN0
sel[2] => _.IN0
sel[2] => result_node[13].IN0
sel[2] => _.IN0
sel[2] => result_node[12].IN0
sel[2] => _.IN0
sel[2] => result_node[11].IN0
sel[2] => _.IN0
sel[2] => result_node[10].IN0
sel[2] => _.IN0
sel[2] => result_node[9].IN0
sel[2] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|core_rv32i|datapath:datapath_0|if_id_reg:if_id
clock => reg32b:instruction_address_reg.clock
clock => reg32b:instruction_data_reg.clock
clear => reg32b:instruction_address_reg.clear
clear => reg32b:instruction_data_reg.clear
instruction_address_in[0] => reg32b:instruction_address_reg.reg_in[0]
instruction_address_in[1] => reg32b:instruction_address_reg.reg_in[1]
instruction_address_in[2] => reg32b:instruction_address_reg.reg_in[2]
instruction_address_in[3] => reg32b:instruction_address_reg.reg_in[3]
instruction_address_in[4] => reg32b:instruction_address_reg.reg_in[4]
instruction_address_in[5] => reg32b:instruction_address_reg.reg_in[5]
instruction_address_in[6] => reg32b:instruction_address_reg.reg_in[6]
instruction_address_in[7] => reg32b:instruction_address_reg.reg_in[7]
instruction_address_in[8] => reg32b:instruction_address_reg.reg_in[8]
instruction_address_in[9] => reg32b:instruction_address_reg.reg_in[9]
instruction_address_in[10] => reg32b:instruction_address_reg.reg_in[10]
instruction_address_in[11] => reg32b:instruction_address_reg.reg_in[11]
instruction_address_in[12] => reg32b:instruction_address_reg.reg_in[12]
instruction_address_in[13] => reg32b:instruction_address_reg.reg_in[13]
instruction_address_in[14] => reg32b:instruction_address_reg.reg_in[14]
instruction_address_in[15] => reg32b:instruction_address_reg.reg_in[15]
instruction_address_in[16] => reg32b:instruction_address_reg.reg_in[16]
instruction_address_in[17] => reg32b:instruction_address_reg.reg_in[17]
instruction_address_in[18] => reg32b:instruction_address_reg.reg_in[18]
instruction_address_in[19] => reg32b:instruction_address_reg.reg_in[19]
instruction_address_in[20] => reg32b:instruction_address_reg.reg_in[20]
instruction_address_in[21] => reg32b:instruction_address_reg.reg_in[21]
instruction_address_in[22] => reg32b:instruction_address_reg.reg_in[22]
instruction_address_in[23] => reg32b:instruction_address_reg.reg_in[23]
instruction_address_in[24] => reg32b:instruction_address_reg.reg_in[24]
instruction_address_in[25] => reg32b:instruction_address_reg.reg_in[25]
instruction_address_in[26] => reg32b:instruction_address_reg.reg_in[26]
instruction_address_in[27] => reg32b:instruction_address_reg.reg_in[27]
instruction_address_in[28] => reg32b:instruction_address_reg.reg_in[28]
instruction_address_in[29] => reg32b:instruction_address_reg.reg_in[29]
instruction_address_in[30] => reg32b:instruction_address_reg.reg_in[30]
instruction_address_in[31] => reg32b:instruction_address_reg.reg_in[31]
instruction_data_in[0] => reg32b:instruction_data_reg.reg_in[0]
instruction_data_in[1] => reg32b:instruction_data_reg.reg_in[1]
instruction_data_in[2] => reg32b:instruction_data_reg.reg_in[2]
instruction_data_in[3] => reg32b:instruction_data_reg.reg_in[3]
instruction_data_in[4] => reg32b:instruction_data_reg.reg_in[4]
instruction_data_in[5] => reg32b:instruction_data_reg.reg_in[5]
instruction_data_in[6] => reg32b:instruction_data_reg.reg_in[6]
instruction_data_in[7] => reg32b:instruction_data_reg.reg_in[7]
instruction_data_in[8] => reg32b:instruction_data_reg.reg_in[8]
instruction_data_in[9] => reg32b:instruction_data_reg.reg_in[9]
instruction_data_in[10] => reg32b:instruction_data_reg.reg_in[10]
instruction_data_in[11] => reg32b:instruction_data_reg.reg_in[11]
instruction_data_in[12] => reg32b:instruction_data_reg.reg_in[12]
instruction_data_in[13] => reg32b:instruction_data_reg.reg_in[13]
instruction_data_in[14] => reg32b:instruction_data_reg.reg_in[14]
instruction_data_in[15] => reg32b:instruction_data_reg.reg_in[15]
instruction_data_in[16] => reg32b:instruction_data_reg.reg_in[16]
instruction_data_in[17] => reg32b:instruction_data_reg.reg_in[17]
instruction_data_in[18] => reg32b:instruction_data_reg.reg_in[18]
instruction_data_in[19] => reg32b:instruction_data_reg.reg_in[19]
instruction_data_in[20] => reg32b:instruction_data_reg.reg_in[20]
instruction_data_in[21] => reg32b:instruction_data_reg.reg_in[21]
instruction_data_in[22] => reg32b:instruction_data_reg.reg_in[22]
instruction_data_in[23] => reg32b:instruction_data_reg.reg_in[23]
instruction_data_in[24] => reg32b:instruction_data_reg.reg_in[24]
instruction_data_in[25] => reg32b:instruction_data_reg.reg_in[25]
instruction_data_in[26] => reg32b:instruction_data_reg.reg_in[26]
instruction_data_in[27] => reg32b:instruction_data_reg.reg_in[27]
instruction_data_in[28] => reg32b:instruction_data_reg.reg_in[28]
instruction_data_in[29] => reg32b:instruction_data_reg.reg_in[29]
instruction_data_in[30] => reg32b:instruction_data_reg.reg_in[30]
instruction_data_in[31] => reg32b:instruction_data_reg.reg_in[31]
instruction_address_out[0] <= reg32b:instruction_address_reg.reg_out[0]
instruction_address_out[1] <= reg32b:instruction_address_reg.reg_out[1]
instruction_address_out[2] <= reg32b:instruction_address_reg.reg_out[2]
instruction_address_out[3] <= reg32b:instruction_address_reg.reg_out[3]
instruction_address_out[4] <= reg32b:instruction_address_reg.reg_out[4]
instruction_address_out[5] <= reg32b:instruction_address_reg.reg_out[5]
instruction_address_out[6] <= reg32b:instruction_address_reg.reg_out[6]
instruction_address_out[7] <= reg32b:instruction_address_reg.reg_out[7]
instruction_address_out[8] <= reg32b:instruction_address_reg.reg_out[8]
instruction_address_out[9] <= reg32b:instruction_address_reg.reg_out[9]
instruction_address_out[10] <= reg32b:instruction_address_reg.reg_out[10]
instruction_address_out[11] <= reg32b:instruction_address_reg.reg_out[11]
instruction_address_out[12] <= reg32b:instruction_address_reg.reg_out[12]
instruction_address_out[13] <= reg32b:instruction_address_reg.reg_out[13]
instruction_address_out[14] <= reg32b:instruction_address_reg.reg_out[14]
instruction_address_out[15] <= reg32b:instruction_address_reg.reg_out[15]
instruction_address_out[16] <= reg32b:instruction_address_reg.reg_out[16]
instruction_address_out[17] <= reg32b:instruction_address_reg.reg_out[17]
instruction_address_out[18] <= reg32b:instruction_address_reg.reg_out[18]
instruction_address_out[19] <= reg32b:instruction_address_reg.reg_out[19]
instruction_address_out[20] <= reg32b:instruction_address_reg.reg_out[20]
instruction_address_out[21] <= reg32b:instruction_address_reg.reg_out[21]
instruction_address_out[22] <= reg32b:instruction_address_reg.reg_out[22]
instruction_address_out[23] <= reg32b:instruction_address_reg.reg_out[23]
instruction_address_out[24] <= reg32b:instruction_address_reg.reg_out[24]
instruction_address_out[25] <= reg32b:instruction_address_reg.reg_out[25]
instruction_address_out[26] <= reg32b:instruction_address_reg.reg_out[26]
instruction_address_out[27] <= reg32b:instruction_address_reg.reg_out[27]
instruction_address_out[28] <= reg32b:instruction_address_reg.reg_out[28]
instruction_address_out[29] <= reg32b:instruction_address_reg.reg_out[29]
instruction_address_out[30] <= reg32b:instruction_address_reg.reg_out[30]
instruction_address_out[31] <= reg32b:instruction_address_reg.reg_out[31]
instruction_data_out[0] <= reg32b:instruction_data_reg.reg_out[0]
instruction_data_out[1] <= reg32b:instruction_data_reg.reg_out[1]
instruction_data_out[2] <= reg32b:instruction_data_reg.reg_out[2]
instruction_data_out[3] <= reg32b:instruction_data_reg.reg_out[3]
instruction_data_out[4] <= reg32b:instruction_data_reg.reg_out[4]
instruction_data_out[5] <= reg32b:instruction_data_reg.reg_out[5]
instruction_data_out[6] <= reg32b:instruction_data_reg.reg_out[6]
instruction_data_out[7] <= reg32b:instruction_data_reg.reg_out[7]
instruction_data_out[8] <= reg32b:instruction_data_reg.reg_out[8]
instruction_data_out[9] <= reg32b:instruction_data_reg.reg_out[9]
instruction_data_out[10] <= reg32b:instruction_data_reg.reg_out[10]
instruction_data_out[11] <= reg32b:instruction_data_reg.reg_out[11]
instruction_data_out[12] <= reg32b:instruction_data_reg.reg_out[12]
instruction_data_out[13] <= reg32b:instruction_data_reg.reg_out[13]
instruction_data_out[14] <= reg32b:instruction_data_reg.reg_out[14]
instruction_data_out[15] <= reg32b:instruction_data_reg.reg_out[15]
instruction_data_out[16] <= reg32b:instruction_data_reg.reg_out[16]
instruction_data_out[17] <= reg32b:instruction_data_reg.reg_out[17]
instruction_data_out[18] <= reg32b:instruction_data_reg.reg_out[18]
instruction_data_out[19] <= reg32b:instruction_data_reg.reg_out[19]
instruction_data_out[20] <= reg32b:instruction_data_reg.reg_out[20]
instruction_data_out[21] <= reg32b:instruction_data_reg.reg_out[21]
instruction_data_out[22] <= reg32b:instruction_data_reg.reg_out[22]
instruction_data_out[23] <= reg32b:instruction_data_reg.reg_out[23]
instruction_data_out[24] <= reg32b:instruction_data_reg.reg_out[24]
instruction_data_out[25] <= reg32b:instruction_data_reg.reg_out[25]
instruction_data_out[26] <= reg32b:instruction_data_reg.reg_out[26]
instruction_data_out[27] <= reg32b:instruction_data_reg.reg_out[27]
instruction_data_out[28] <= reg32b:instruction_data_reg.reg_out[28]
instruction_data_out[29] <= reg32b:instruction_data_reg.reg_out[29]
instruction_data_out[30] <= reg32b:instruction_data_reg.reg_out[30]
instruction_data_out[31] <= reg32b:instruction_data_reg.reg_out[31]


|core_rv32i|datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_address_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|instruction_decode_unit:inst_decode
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~
instruction[0] => Mux31.IN134
instruction[0] => Mux32.IN134
instruction[0] => Mux33.IN134
instruction[0] => Mux34.IN134
instruction[0] => Mux35.IN134
instruction[0] => Mux36.IN134
instruction[0] => Mux37.IN134
instruction[0] => Mux41.IN134
instruction[0] => internal_opcode.DATAA
instruction[0] => Equal0.IN1
instruction[0] => Equal1.IN31
instruction[1] => Mux31.IN133
instruction[1] => Mux32.IN133
instruction[1] => Mux33.IN133
instruction[1] => Mux34.IN133
instruction[1] => Mux35.IN133
instruction[1] => Mux36.IN133
instruction[1] => Mux37.IN133
instruction[1] => Mux41.IN133
instruction[1] => internal_opcode.DATAA
instruction[1] => Equal0.IN0
instruction[1] => Equal1.IN30
instruction[2] => Mux31.IN132
instruction[2] => Mux32.IN132
instruction[2] => Mux33.IN132
instruction[2] => Mux34.IN132
instruction[2] => Mux35.IN132
instruction[2] => Mux36.IN132
instruction[2] => Mux37.IN132
instruction[2] => Mux41.IN132
instruction[2] => internal_opcode.DATAA
instruction[2] => Equal1.IN28
instruction[3] => Mux31.IN131
instruction[3] => Mux32.IN131
instruction[3] => Mux33.IN131
instruction[3] => Mux34.IN131
instruction[3] => Mux35.IN131
instruction[3] => Mux36.IN131
instruction[3] => Mux37.IN131
instruction[3] => Mux41.IN131
instruction[3] => internal_opcode.DATAA
instruction[3] => Equal1.IN27
instruction[4] => Mux31.IN130
instruction[4] => Mux32.IN130
instruction[4] => Mux33.IN130
instruction[4] => Mux34.IN130
instruction[4] => Mux35.IN130
instruction[4] => Mux36.IN130
instruction[4] => Mux37.IN130
instruction[4] => Mux41.IN130
instruction[4] => internal_opcode.DATAA
instruction[4] => Equal1.IN29
instruction[5] => Mux31.IN129
instruction[5] => Mux32.IN129
instruction[5] => Mux33.IN129
instruction[5] => Mux34.IN129
instruction[5] => Mux35.IN129
instruction[5] => Mux36.IN129
instruction[5] => Mux37.IN129
instruction[5] => Mux41.IN129
instruction[5] => internal_opcode.DATAA
instruction[5] => Equal1.IN26
instruction[6] => Mux31.IN128
instruction[6] => Mux32.IN128
instruction[6] => Mux33.IN128
instruction[6] => Mux34.IN128
instruction[6] => Mux35.IN128
instruction[6] => Mux36.IN128
instruction[6] => Mux37.IN128
instruction[6] => Mux41.IN128
instruction[6] => internal_opcode.DATAA
instruction[6] => Equal1.IN25
instruction[7] => internal_register_destination_address.DATAA
instruction[7] => Equal1.IN24
instruction[8] => internal_register_destination_address.DATAA
instruction[8] => Equal1.IN23
instruction[9] => internal_register_destination_address.DATAA
instruction[9] => Equal1.IN22
instruction[10] => internal_register_destination_address.DATAA
instruction[10] => Equal1.IN21
instruction[11] => internal_register_destination_address.DATAA
instruction[11] => Equal1.IN20
instruction[12] => Mux23.IN10
instruction[12] => internal_funct3.DATAA
instruction[12] => Equal1.IN19
instruction[13] => Mux23.IN9
instruction[13] => internal_funct3.DATAA
instruction[13] => Equal1.IN18
instruction[14] => Mux23.IN8
instruction[14] => internal_funct3.DATAA
instruction[14] => Equal1.IN17
instruction[15] => internal_register_source_address_1.DATAA
instruction[15] => Equal1.IN16
instruction[16] => internal_register_source_address_1.DATAA
instruction[16] => Equal1.IN15
instruction[17] => internal_register_source_address_1.DATAA
instruction[17] => Equal1.IN14
instruction[18] => internal_register_source_address_1.DATAA
instruction[18] => Equal1.IN13
instruction[19] => internal_register_source_address_1.DATAA
instruction[19] => Equal1.IN12
instruction[20] => internal_register_source_address_2.DATAB
instruction[20] => Equal1.IN11
instruction[21] => internal_register_source_address_2.DATAB
instruction[21] => Equal1.IN10
instruction[22] => internal_register_source_address_2.DATAB
instruction[22] => Equal1.IN9
instruction[23] => internal_register_source_address_2.DATAB
instruction[23] => Equal1.IN8
instruction[24] => internal_register_source_address_2.DATAB
instruction[24] => Equal1.IN7
instruction[25] => internal_funct7.DATAB
instruction[25] => Equal1.IN6
instruction[26] => internal_funct7.DATAB
instruction[26] => Equal1.IN5
instruction[27] => internal_funct7.DATAB
instruction[27] => Equal1.IN4
instruction[28] => internal_funct7.DATAB
instruction[28] => Equal1.IN3
instruction[29] => internal_funct7.DATAB
instruction[29] => Equal1.IN2
instruction[30] => internal_funct7.DATAB
instruction[30] => Equal1.IN1
instruction[31] => internal_funct7.DATAB
instruction[31] => Equal1.IN0
opcode[0] <= internal_opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= internal_opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= internal_opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= internal_opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= internal_opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= internal_opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[6] <= internal_opcode.DB_MAX_OUTPUT_PORT_TYPE
funct7[0] <= internal_funct7.DB_MAX_OUTPUT_PORT_TYPE
funct7[1] <= internal_funct7.DB_MAX_OUTPUT_PORT_TYPE
funct7[2] <= internal_funct7.DB_MAX_OUTPUT_PORT_TYPE
funct7[3] <= internal_funct7.DB_MAX_OUTPUT_PORT_TYPE
funct7[4] <= internal_funct7.DB_MAX_OUTPUT_PORT_TYPE
funct7[5] <= internal_funct7.DB_MAX_OUTPUT_PORT_TYPE
funct7[6] <= internal_funct7.DB_MAX_OUTPUT_PORT_TYPE
funct3[0] <= internal_funct3.DB_MAX_OUTPUT_PORT_TYPE
funct3[1] <= internal_funct3.DB_MAX_OUTPUT_PORT_TYPE
funct3[2] <= internal_funct3.DB_MAX_OUTPUT_PORT_TYPE
register_source_address_1[0] <= internal_register_source_address_1.DB_MAX_OUTPUT_PORT_TYPE
register_source_address_1[1] <= internal_register_source_address_1.DB_MAX_OUTPUT_PORT_TYPE
register_source_address_1[2] <= internal_register_source_address_1.DB_MAX_OUTPUT_PORT_TYPE
register_source_address_1[3] <= internal_register_source_address_1.DB_MAX_OUTPUT_PORT_TYPE
register_source_address_1[4] <= internal_register_source_address_1.DB_MAX_OUTPUT_PORT_TYPE
register_source_address_2[0] <= internal_register_source_address_2.DB_MAX_OUTPUT_PORT_TYPE
register_source_address_2[1] <= internal_register_source_address_2.DB_MAX_OUTPUT_PORT_TYPE
register_source_address_2[2] <= internal_register_source_address_2.DB_MAX_OUTPUT_PORT_TYPE
register_source_address_2[3] <= internal_register_source_address_2.DB_MAX_OUTPUT_PORT_TYPE
register_source_address_2[4] <= internal_register_source_address_2.DB_MAX_OUTPUT_PORT_TYPE
register_destination_address[0] <= internal_register_destination_address.DB_MAX_OUTPUT_PORT_TYPE
register_destination_address[1] <= internal_register_destination_address.DB_MAX_OUTPUT_PORT_TYPE
register_destination_address[2] <= internal_register_destination_address.DB_MAX_OUTPUT_PORT_TYPE
register_destination_address[3] <= internal_register_destination_address.DB_MAX_OUTPUT_PORT_TYPE
register_destination_address[4] <= internal_register_destination_address.DB_MAX_OUTPUT_PORT_TYPE
jump_target_sel <= internal_jump_target_sel.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file
clock => reg32b_falling_edge:reg_x0.clock
clock => reg32b_falling_edge:reg_x1.clock
clock => reg32b_falling_edge:reg_x2.clock
clock => reg32b_falling_edge:reg_x3.clock
clock => reg32b_falling_edge:reg_x4.clock
clock => reg32b_falling_edge:reg_x5.clock
clock => reg32b_falling_edge:reg_x6.clock
clock => reg32b_falling_edge:reg_x7.clock
clock => reg32b_falling_edge:reg_x8.clock
clock => reg32b_falling_edge:reg_x9.clock
clock => reg32b_falling_edge:reg_x10.clock
clock => reg32b_falling_edge:reg_x11.clock
clock => reg32b_falling_edge:reg_x12.clock
clock => reg32b_falling_edge:reg_x13.clock
clock => reg32b_falling_edge:reg_x14.clock
clock => reg32b_falling_edge:reg_x15.clock
clock => reg32b_falling_edge:reg_x16.clock
clock => reg32b_falling_edge:reg_x17.clock
clock => reg32b_falling_edge:reg_x18.clock
clock => reg32b_falling_edge:reg_x19.clock
clock => reg32b_falling_edge:reg_x20.clock
clock => reg32b_falling_edge:reg_x21.clock
clock => reg32b_falling_edge:reg_x22.clock
clock => reg32b_falling_edge:reg_x23.clock
clock => reg32b_falling_edge:reg_x24.clock
clock => reg32b_falling_edge:reg_x25.clock
clock => reg32b_falling_edge:reg_x26.clock
clock => reg32b_falling_edge:reg_x27.clock
clock => reg32b_falling_edge:reg_x28.clock
clock => reg32b_falling_edge:reg_x29.clock
clock => reg32b_falling_edge:reg_x30.clock
clock => reg32b_falling_edge:reg_x31.clock
clear => reg32b_falling_edge:reg_x0.clear
clear => reg32b_falling_edge:reg_x1.clear
clear => reg32b_falling_edge:reg_x2.clear
clear => reg32b_falling_edge:reg_x3.clear
clear => reg32b_falling_edge:reg_x4.clear
clear => reg32b_falling_edge:reg_x5.clear
clear => reg32b_falling_edge:reg_x6.clear
clear => reg32b_falling_edge:reg_x7.clear
clear => reg32b_falling_edge:reg_x8.clear
clear => reg32b_falling_edge:reg_x9.clear
clear => reg32b_falling_edge:reg_x10.clear
clear => reg32b_falling_edge:reg_x11.clear
clear => reg32b_falling_edge:reg_x12.clear
clear => reg32b_falling_edge:reg_x13.clear
clear => reg32b_falling_edge:reg_x14.clear
clear => reg32b_falling_edge:reg_x15.clear
clear => reg32b_falling_edge:reg_x16.clear
clear => reg32b_falling_edge:reg_x17.clear
clear => reg32b_falling_edge:reg_x18.clear
clear => reg32b_falling_edge:reg_x19.clear
clear => reg32b_falling_edge:reg_x20.clear
clear => reg32b_falling_edge:reg_x21.clear
clear => reg32b_falling_edge:reg_x22.clear
clear => reg32b_falling_edge:reg_x23.clear
clear => reg32b_falling_edge:reg_x24.clear
clear => reg32b_falling_edge:reg_x25.clear
clear => reg32b_falling_edge:reg_x26.clear
clear => reg32b_falling_edge:reg_x27.clear
clear => reg32b_falling_edge:reg_x28.clear
clear => reg32b_falling_edge:reg_x29.clear
clear => reg32b_falling_edge:reg_x30.clear
clear => reg32b_falling_edge:reg_x31.clear
reg_write => internal_reg_load[31].OUTPUTSELECT
reg_write => internal_reg_load[30].OUTPUTSELECT
reg_write => internal_reg_load[29].OUTPUTSELECT
reg_write => internal_reg_load[28].OUTPUTSELECT
reg_write => internal_reg_load[27].OUTPUTSELECT
reg_write => internal_reg_load[26].OUTPUTSELECT
reg_write => internal_reg_load[25].OUTPUTSELECT
reg_write => internal_reg_load[24].OUTPUTSELECT
reg_write => internal_reg_load[23].OUTPUTSELECT
reg_write => internal_reg_load[22].OUTPUTSELECT
reg_write => internal_reg_load[21].OUTPUTSELECT
reg_write => internal_reg_load[20].OUTPUTSELECT
reg_write => internal_reg_load[19].OUTPUTSELECT
reg_write => internal_reg_load[18].OUTPUTSELECT
reg_write => internal_reg_load[17].OUTPUTSELECT
reg_write => internal_reg_load[16].OUTPUTSELECT
reg_write => internal_reg_load[15].OUTPUTSELECT
reg_write => internal_reg_load[14].OUTPUTSELECT
reg_write => internal_reg_load[13].OUTPUTSELECT
reg_write => internal_reg_load[12].OUTPUTSELECT
reg_write => internal_reg_load[11].OUTPUTSELECT
reg_write => internal_reg_load[10].OUTPUTSELECT
reg_write => internal_reg_load[9].OUTPUTSELECT
reg_write => internal_reg_load[8].OUTPUTSELECT
reg_write => internal_reg_load[7].OUTPUTSELECT
reg_write => internal_reg_load[6].OUTPUTSELECT
reg_write => internal_reg_load[5].OUTPUTSELECT
reg_write => internal_reg_load[4].OUTPUTSELECT
reg_write => internal_reg_load[3].OUTPUTSELECT
reg_write => internal_reg_load[2].OUTPUTSELECT
reg_write => internal_reg_load[1].OUTPUTSELECT
write_address[0] => Ram0.RADDR
write_address[1] => Ram0.RADDR1
write_address[2] => Ram0.RADDR2
write_address[3] => Ram0.RADDR3
write_address[4] => Ram0.RADDR4
write_data[0] => reg32b_falling_edge:reg_x1.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x2.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x3.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x4.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x5.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x6.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x7.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x8.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x9.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x10.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x11.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x12.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x13.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x14.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x15.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x16.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x17.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x18.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x19.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x20.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x21.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x22.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x23.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x24.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x25.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x26.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x27.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x28.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x29.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x30.reg_in[0]
write_data[0] => reg32b_falling_edge:reg_x31.reg_in[0]
write_data[1] => reg32b_falling_edge:reg_x1.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x2.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x3.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x4.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x5.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x6.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x7.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x8.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x9.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x10.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x11.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x12.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x13.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x14.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x15.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x16.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x17.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x18.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x19.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x20.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x21.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x22.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x23.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x24.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x25.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x26.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x27.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x28.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x29.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x30.reg_in[1]
write_data[1] => reg32b_falling_edge:reg_x31.reg_in[1]
write_data[2] => reg32b_falling_edge:reg_x1.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x2.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x3.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x4.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x5.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x6.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x7.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x8.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x9.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x10.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x11.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x12.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x13.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x14.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x15.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x16.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x17.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x18.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x19.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x20.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x21.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x22.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x23.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x24.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x25.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x26.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x27.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x28.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x29.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x30.reg_in[2]
write_data[2] => reg32b_falling_edge:reg_x31.reg_in[2]
write_data[3] => reg32b_falling_edge:reg_x1.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x2.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x3.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x4.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x5.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x6.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x7.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x8.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x9.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x10.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x11.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x12.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x13.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x14.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x15.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x16.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x17.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x18.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x19.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x20.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x21.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x22.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x23.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x24.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x25.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x26.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x27.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x28.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x29.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x30.reg_in[3]
write_data[3] => reg32b_falling_edge:reg_x31.reg_in[3]
write_data[4] => reg32b_falling_edge:reg_x1.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x2.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x3.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x4.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x5.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x6.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x7.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x8.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x9.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x10.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x11.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x12.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x13.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x14.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x15.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x16.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x17.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x18.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x19.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x20.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x21.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x22.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x23.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x24.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x25.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x26.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x27.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x28.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x29.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x30.reg_in[4]
write_data[4] => reg32b_falling_edge:reg_x31.reg_in[4]
write_data[5] => reg32b_falling_edge:reg_x1.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x2.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x3.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x4.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x5.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x6.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x7.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x8.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x9.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x10.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x11.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x12.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x13.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x14.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x15.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x16.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x17.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x18.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x19.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x20.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x21.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x22.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x23.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x24.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x25.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x26.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x27.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x28.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x29.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x30.reg_in[5]
write_data[5] => reg32b_falling_edge:reg_x31.reg_in[5]
write_data[6] => reg32b_falling_edge:reg_x1.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x2.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x3.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x4.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x5.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x6.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x7.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x8.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x9.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x10.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x11.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x12.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x13.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x14.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x15.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x16.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x17.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x18.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x19.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x20.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x21.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x22.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x23.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x24.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x25.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x26.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x27.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x28.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x29.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x30.reg_in[6]
write_data[6] => reg32b_falling_edge:reg_x31.reg_in[6]
write_data[7] => reg32b_falling_edge:reg_x1.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x2.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x3.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x4.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x5.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x6.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x7.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x8.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x9.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x10.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x11.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x12.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x13.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x14.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x15.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x16.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x17.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x18.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x19.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x20.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x21.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x22.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x23.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x24.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x25.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x26.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x27.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x28.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x29.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x30.reg_in[7]
write_data[7] => reg32b_falling_edge:reg_x31.reg_in[7]
write_data[8] => reg32b_falling_edge:reg_x1.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x2.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x3.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x4.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x5.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x6.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x7.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x8.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x9.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x10.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x11.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x12.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x13.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x14.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x15.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x16.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x17.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x18.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x19.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x20.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x21.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x22.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x23.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x24.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x25.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x26.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x27.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x28.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x29.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x30.reg_in[8]
write_data[8] => reg32b_falling_edge:reg_x31.reg_in[8]
write_data[9] => reg32b_falling_edge:reg_x1.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x2.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x3.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x4.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x5.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x6.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x7.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x8.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x9.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x10.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x11.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x12.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x13.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x14.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x15.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x16.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x17.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x18.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x19.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x20.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x21.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x22.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x23.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x24.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x25.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x26.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x27.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x28.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x29.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x30.reg_in[9]
write_data[9] => reg32b_falling_edge:reg_x31.reg_in[9]
write_data[10] => reg32b_falling_edge:reg_x1.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x2.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x3.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x4.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x5.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x6.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x7.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x8.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x9.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x10.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x11.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x12.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x13.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x14.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x15.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x16.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x17.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x18.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x19.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x20.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x21.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x22.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x23.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x24.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x25.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x26.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x27.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x28.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x29.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x30.reg_in[10]
write_data[10] => reg32b_falling_edge:reg_x31.reg_in[10]
write_data[11] => reg32b_falling_edge:reg_x1.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x2.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x3.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x4.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x5.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x6.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x7.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x8.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x9.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x10.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x11.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x12.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x13.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x14.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x15.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x16.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x17.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x18.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x19.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x20.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x21.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x22.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x23.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x24.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x25.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x26.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x27.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x28.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x29.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x30.reg_in[11]
write_data[11] => reg32b_falling_edge:reg_x31.reg_in[11]
write_data[12] => reg32b_falling_edge:reg_x1.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x2.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x3.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x4.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x5.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x6.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x7.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x8.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x9.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x10.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x11.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x12.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x13.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x14.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x15.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x16.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x17.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x18.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x19.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x20.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x21.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x22.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x23.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x24.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x25.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x26.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x27.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x28.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x29.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x30.reg_in[12]
write_data[12] => reg32b_falling_edge:reg_x31.reg_in[12]
write_data[13] => reg32b_falling_edge:reg_x1.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x2.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x3.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x4.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x5.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x6.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x7.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x8.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x9.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x10.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x11.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x12.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x13.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x14.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x15.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x16.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x17.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x18.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x19.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x20.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x21.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x22.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x23.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x24.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x25.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x26.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x27.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x28.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x29.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x30.reg_in[13]
write_data[13] => reg32b_falling_edge:reg_x31.reg_in[13]
write_data[14] => reg32b_falling_edge:reg_x1.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x2.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x3.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x4.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x5.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x6.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x7.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x8.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x9.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x10.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x11.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x12.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x13.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x14.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x15.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x16.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x17.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x18.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x19.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x20.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x21.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x22.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x23.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x24.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x25.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x26.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x27.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x28.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x29.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x30.reg_in[14]
write_data[14] => reg32b_falling_edge:reg_x31.reg_in[14]
write_data[15] => reg32b_falling_edge:reg_x1.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x2.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x3.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x4.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x5.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x6.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x7.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x8.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x9.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x10.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x11.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x12.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x13.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x14.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x15.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x16.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x17.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x18.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x19.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x20.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x21.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x22.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x23.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x24.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x25.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x26.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x27.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x28.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x29.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x30.reg_in[15]
write_data[15] => reg32b_falling_edge:reg_x31.reg_in[15]
write_data[16] => reg32b_falling_edge:reg_x1.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x2.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x3.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x4.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x5.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x6.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x7.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x8.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x9.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x10.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x11.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x12.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x13.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x14.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x15.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x16.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x17.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x18.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x19.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x20.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x21.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x22.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x23.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x24.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x25.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x26.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x27.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x28.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x29.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x30.reg_in[16]
write_data[16] => reg32b_falling_edge:reg_x31.reg_in[16]
write_data[17] => reg32b_falling_edge:reg_x1.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x2.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x3.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x4.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x5.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x6.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x7.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x8.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x9.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x10.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x11.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x12.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x13.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x14.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x15.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x16.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x17.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x18.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x19.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x20.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x21.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x22.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x23.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x24.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x25.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x26.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x27.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x28.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x29.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x30.reg_in[17]
write_data[17] => reg32b_falling_edge:reg_x31.reg_in[17]
write_data[18] => reg32b_falling_edge:reg_x1.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x2.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x3.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x4.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x5.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x6.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x7.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x8.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x9.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x10.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x11.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x12.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x13.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x14.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x15.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x16.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x17.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x18.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x19.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x20.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x21.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x22.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x23.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x24.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x25.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x26.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x27.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x28.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x29.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x30.reg_in[18]
write_data[18] => reg32b_falling_edge:reg_x31.reg_in[18]
write_data[19] => reg32b_falling_edge:reg_x1.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x2.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x3.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x4.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x5.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x6.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x7.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x8.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x9.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x10.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x11.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x12.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x13.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x14.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x15.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x16.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x17.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x18.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x19.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x20.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x21.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x22.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x23.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x24.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x25.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x26.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x27.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x28.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x29.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x30.reg_in[19]
write_data[19] => reg32b_falling_edge:reg_x31.reg_in[19]
write_data[20] => reg32b_falling_edge:reg_x1.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x2.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x3.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x4.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x5.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x6.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x7.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x8.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x9.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x10.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x11.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x12.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x13.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x14.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x15.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x16.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x17.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x18.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x19.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x20.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x21.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x22.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x23.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x24.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x25.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x26.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x27.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x28.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x29.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x30.reg_in[20]
write_data[20] => reg32b_falling_edge:reg_x31.reg_in[20]
write_data[21] => reg32b_falling_edge:reg_x1.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x2.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x3.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x4.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x5.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x6.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x7.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x8.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x9.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x10.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x11.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x12.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x13.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x14.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x15.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x16.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x17.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x18.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x19.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x20.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x21.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x22.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x23.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x24.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x25.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x26.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x27.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x28.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x29.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x30.reg_in[21]
write_data[21] => reg32b_falling_edge:reg_x31.reg_in[21]
write_data[22] => reg32b_falling_edge:reg_x1.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x2.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x3.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x4.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x5.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x6.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x7.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x8.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x9.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x10.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x11.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x12.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x13.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x14.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x15.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x16.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x17.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x18.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x19.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x20.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x21.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x22.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x23.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x24.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x25.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x26.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x27.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x28.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x29.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x30.reg_in[22]
write_data[22] => reg32b_falling_edge:reg_x31.reg_in[22]
write_data[23] => reg32b_falling_edge:reg_x1.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x2.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x3.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x4.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x5.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x6.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x7.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x8.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x9.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x10.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x11.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x12.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x13.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x14.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x15.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x16.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x17.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x18.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x19.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x20.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x21.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x22.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x23.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x24.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x25.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x26.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x27.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x28.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x29.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x30.reg_in[23]
write_data[23] => reg32b_falling_edge:reg_x31.reg_in[23]
write_data[24] => reg32b_falling_edge:reg_x1.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x2.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x3.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x4.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x5.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x6.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x7.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x8.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x9.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x10.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x11.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x12.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x13.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x14.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x15.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x16.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x17.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x18.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x19.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x20.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x21.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x22.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x23.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x24.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x25.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x26.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x27.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x28.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x29.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x30.reg_in[24]
write_data[24] => reg32b_falling_edge:reg_x31.reg_in[24]
write_data[25] => reg32b_falling_edge:reg_x1.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x2.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x3.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x4.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x5.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x6.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x7.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x8.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x9.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x10.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x11.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x12.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x13.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x14.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x15.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x16.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x17.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x18.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x19.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x20.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x21.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x22.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x23.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x24.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x25.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x26.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x27.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x28.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x29.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x30.reg_in[25]
write_data[25] => reg32b_falling_edge:reg_x31.reg_in[25]
write_data[26] => reg32b_falling_edge:reg_x1.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x2.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x3.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x4.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x5.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x6.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x7.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x8.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x9.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x10.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x11.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x12.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x13.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x14.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x15.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x16.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x17.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x18.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x19.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x20.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x21.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x22.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x23.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x24.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x25.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x26.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x27.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x28.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x29.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x30.reg_in[26]
write_data[26] => reg32b_falling_edge:reg_x31.reg_in[26]
write_data[27] => reg32b_falling_edge:reg_x1.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x2.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x3.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x4.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x5.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x6.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x7.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x8.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x9.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x10.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x11.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x12.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x13.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x14.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x15.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x16.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x17.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x18.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x19.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x20.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x21.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x22.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x23.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x24.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x25.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x26.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x27.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x28.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x29.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x30.reg_in[27]
write_data[27] => reg32b_falling_edge:reg_x31.reg_in[27]
write_data[28] => reg32b_falling_edge:reg_x1.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x2.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x3.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x4.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x5.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x6.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x7.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x8.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x9.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x10.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x11.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x12.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x13.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x14.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x15.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x16.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x17.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x18.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x19.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x20.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x21.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x22.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x23.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x24.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x25.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x26.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x27.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x28.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x29.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x30.reg_in[28]
write_data[28] => reg32b_falling_edge:reg_x31.reg_in[28]
write_data[29] => reg32b_falling_edge:reg_x1.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x2.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x3.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x4.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x5.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x6.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x7.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x8.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x9.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x10.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x11.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x12.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x13.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x14.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x15.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x16.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x17.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x18.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x19.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x20.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x21.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x22.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x23.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x24.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x25.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x26.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x27.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x28.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x29.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x30.reg_in[29]
write_data[29] => reg32b_falling_edge:reg_x31.reg_in[29]
write_data[30] => reg32b_falling_edge:reg_x1.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x2.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x3.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x4.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x5.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x6.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x7.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x8.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x9.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x10.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x11.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x12.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x13.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x14.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x15.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x16.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x17.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x18.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x19.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x20.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x21.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x22.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x23.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x24.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x25.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x26.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x27.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x28.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x29.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x30.reg_in[30]
write_data[30] => reg32b_falling_edge:reg_x31.reg_in[30]
write_data[31] => reg32b_falling_edge:reg_x1.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x2.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x3.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x4.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x5.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x6.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x7.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x8.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x9.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x10.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x11.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x12.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x13.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x14.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x15.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x16.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x17.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x18.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x19.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x20.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x21.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x22.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x23.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x24.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x25.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x26.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x27.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x28.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x29.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x30.reg_in[31]
write_data[31] => reg32b_falling_edge:reg_x31.reg_in[31]
read_address_0[0] => mux_32_1:output_1_mux.selection[0]
read_address_0[1] => mux_32_1:output_1_mux.selection[1]
read_address_0[2] => mux_32_1:output_1_mux.selection[2]
read_address_0[3] => mux_32_1:output_1_mux.selection[3]
read_address_0[4] => mux_32_1:output_1_mux.selection[4]
read_address_1[0] => mux_32_1:output_2_mux.selection[0]
read_address_1[1] => mux_32_1:output_2_mux.selection[1]
read_address_1[2] => mux_32_1:output_2_mux.selection[2]
read_address_1[3] => mux_32_1:output_2_mux.selection[3]
read_address_1[4] => mux_32_1:output_2_mux.selection[4]
output_data_0[0] <= mux_32_1:output_1_mux.output_0[0]
output_data_0[1] <= mux_32_1:output_1_mux.output_0[1]
output_data_0[2] <= mux_32_1:output_1_mux.output_0[2]
output_data_0[3] <= mux_32_1:output_1_mux.output_0[3]
output_data_0[4] <= mux_32_1:output_1_mux.output_0[4]
output_data_0[5] <= mux_32_1:output_1_mux.output_0[5]
output_data_0[6] <= mux_32_1:output_1_mux.output_0[6]
output_data_0[7] <= mux_32_1:output_1_mux.output_0[7]
output_data_0[8] <= mux_32_1:output_1_mux.output_0[8]
output_data_0[9] <= mux_32_1:output_1_mux.output_0[9]
output_data_0[10] <= mux_32_1:output_1_mux.output_0[10]
output_data_0[11] <= mux_32_1:output_1_mux.output_0[11]
output_data_0[12] <= mux_32_1:output_1_mux.output_0[12]
output_data_0[13] <= mux_32_1:output_1_mux.output_0[13]
output_data_0[14] <= mux_32_1:output_1_mux.output_0[14]
output_data_0[15] <= mux_32_1:output_1_mux.output_0[15]
output_data_0[16] <= mux_32_1:output_1_mux.output_0[16]
output_data_0[17] <= mux_32_1:output_1_mux.output_0[17]
output_data_0[18] <= mux_32_1:output_1_mux.output_0[18]
output_data_0[19] <= mux_32_1:output_1_mux.output_0[19]
output_data_0[20] <= mux_32_1:output_1_mux.output_0[20]
output_data_0[21] <= mux_32_1:output_1_mux.output_0[21]
output_data_0[22] <= mux_32_1:output_1_mux.output_0[22]
output_data_0[23] <= mux_32_1:output_1_mux.output_0[23]
output_data_0[24] <= mux_32_1:output_1_mux.output_0[24]
output_data_0[25] <= mux_32_1:output_1_mux.output_0[25]
output_data_0[26] <= mux_32_1:output_1_mux.output_0[26]
output_data_0[27] <= mux_32_1:output_1_mux.output_0[27]
output_data_0[28] <= mux_32_1:output_1_mux.output_0[28]
output_data_0[29] <= mux_32_1:output_1_mux.output_0[29]
output_data_0[30] <= mux_32_1:output_1_mux.output_0[30]
output_data_0[31] <= mux_32_1:output_1_mux.output_0[31]
output_data_1[0] <= mux_32_1:output_2_mux.output_0[0]
output_data_1[1] <= mux_32_1:output_2_mux.output_0[1]
output_data_1[2] <= mux_32_1:output_2_mux.output_0[2]
output_data_1[3] <= mux_32_1:output_2_mux.output_0[3]
output_data_1[4] <= mux_32_1:output_2_mux.output_0[4]
output_data_1[5] <= mux_32_1:output_2_mux.output_0[5]
output_data_1[6] <= mux_32_1:output_2_mux.output_0[6]
output_data_1[7] <= mux_32_1:output_2_mux.output_0[7]
output_data_1[8] <= mux_32_1:output_2_mux.output_0[8]
output_data_1[9] <= mux_32_1:output_2_mux.output_0[9]
output_data_1[10] <= mux_32_1:output_2_mux.output_0[10]
output_data_1[11] <= mux_32_1:output_2_mux.output_0[11]
output_data_1[12] <= mux_32_1:output_2_mux.output_0[12]
output_data_1[13] <= mux_32_1:output_2_mux.output_0[13]
output_data_1[14] <= mux_32_1:output_2_mux.output_0[14]
output_data_1[15] <= mux_32_1:output_2_mux.output_0[15]
output_data_1[16] <= mux_32_1:output_2_mux.output_0[16]
output_data_1[17] <= mux_32_1:output_2_mux.output_0[17]
output_data_1[18] <= mux_32_1:output_2_mux.output_0[18]
output_data_1[19] <= mux_32_1:output_2_mux.output_0[19]
output_data_1[20] <= mux_32_1:output_2_mux.output_0[20]
output_data_1[21] <= mux_32_1:output_2_mux.output_0[21]
output_data_1[22] <= mux_32_1:output_2_mux.output_0[22]
output_data_1[23] <= mux_32_1:output_2_mux.output_0[23]
output_data_1[24] <= mux_32_1:output_2_mux.output_0[24]
output_data_1[25] <= mux_32_1:output_2_mux.output_0[25]
output_data_1[26] <= mux_32_1:output_2_mux.output_0[26]
output_data_1[27] <= mux_32_1:output_2_mux.output_0[27]
output_data_1[28] <= mux_32_1:output_2_mux.output_0[28]
output_data_1[29] <= mux_32_1:output_2_mux.output_0[29]
output_data_1[30] <= mux_32_1:output_2_mux.output_0[30]
output_data_1[31] <= mux_32_1:output_2_mux.output_0[31]


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x0
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x1
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x2
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x3
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x4
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x5
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x6
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x7
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x8
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x9
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x10
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x11
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x12
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x13
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x14
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x15
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x16
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x17
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x18
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x19
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x20
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x21
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x22
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x23
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x24
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x25
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x26
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x27
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x28
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x29
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x30
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x31
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|mux_32_1:output_1_mux
selection[0] => Mux0.IN4
selection[0] => Mux1.IN4
selection[0] => Mux2.IN4
selection[0] => Mux3.IN4
selection[0] => Mux4.IN4
selection[0] => Mux5.IN4
selection[0] => Mux6.IN4
selection[0] => Mux7.IN4
selection[0] => Mux8.IN4
selection[0] => Mux9.IN4
selection[0] => Mux10.IN4
selection[0] => Mux11.IN4
selection[0] => Mux12.IN4
selection[0] => Mux13.IN4
selection[0] => Mux14.IN4
selection[0] => Mux15.IN4
selection[0] => Mux16.IN4
selection[0] => Mux17.IN4
selection[0] => Mux18.IN4
selection[0] => Mux19.IN4
selection[0] => Mux20.IN4
selection[0] => Mux21.IN4
selection[0] => Mux22.IN4
selection[0] => Mux23.IN4
selection[0] => Mux24.IN4
selection[0] => Mux25.IN4
selection[0] => Mux26.IN4
selection[0] => Mux27.IN4
selection[0] => Mux28.IN4
selection[0] => Mux29.IN4
selection[0] => Mux30.IN4
selection[0] => Mux31.IN4
selection[1] => Mux0.IN3
selection[1] => Mux1.IN3
selection[1] => Mux2.IN3
selection[1] => Mux3.IN3
selection[1] => Mux4.IN3
selection[1] => Mux5.IN3
selection[1] => Mux6.IN3
selection[1] => Mux7.IN3
selection[1] => Mux8.IN3
selection[1] => Mux9.IN3
selection[1] => Mux10.IN3
selection[1] => Mux11.IN3
selection[1] => Mux12.IN3
selection[1] => Mux13.IN3
selection[1] => Mux14.IN3
selection[1] => Mux15.IN3
selection[1] => Mux16.IN3
selection[1] => Mux17.IN3
selection[1] => Mux18.IN3
selection[1] => Mux19.IN3
selection[1] => Mux20.IN3
selection[1] => Mux21.IN3
selection[1] => Mux22.IN3
selection[1] => Mux23.IN3
selection[1] => Mux24.IN3
selection[1] => Mux25.IN3
selection[1] => Mux26.IN3
selection[1] => Mux27.IN3
selection[1] => Mux28.IN3
selection[1] => Mux29.IN3
selection[1] => Mux30.IN3
selection[1] => Mux31.IN3
selection[2] => Mux0.IN2
selection[2] => Mux1.IN2
selection[2] => Mux2.IN2
selection[2] => Mux3.IN2
selection[2] => Mux4.IN2
selection[2] => Mux5.IN2
selection[2] => Mux6.IN2
selection[2] => Mux7.IN2
selection[2] => Mux8.IN2
selection[2] => Mux9.IN2
selection[2] => Mux10.IN2
selection[2] => Mux11.IN2
selection[2] => Mux12.IN2
selection[2] => Mux13.IN2
selection[2] => Mux14.IN2
selection[2] => Mux15.IN2
selection[2] => Mux16.IN2
selection[2] => Mux17.IN2
selection[2] => Mux18.IN2
selection[2] => Mux19.IN2
selection[2] => Mux20.IN2
selection[2] => Mux21.IN2
selection[2] => Mux22.IN2
selection[2] => Mux23.IN2
selection[2] => Mux24.IN2
selection[2] => Mux25.IN2
selection[2] => Mux26.IN2
selection[2] => Mux27.IN2
selection[2] => Mux28.IN2
selection[2] => Mux29.IN2
selection[2] => Mux30.IN2
selection[2] => Mux31.IN2
selection[3] => Mux0.IN1
selection[3] => Mux1.IN1
selection[3] => Mux2.IN1
selection[3] => Mux3.IN1
selection[3] => Mux4.IN1
selection[3] => Mux5.IN1
selection[3] => Mux6.IN1
selection[3] => Mux7.IN1
selection[3] => Mux8.IN1
selection[3] => Mux9.IN1
selection[3] => Mux10.IN1
selection[3] => Mux11.IN1
selection[3] => Mux12.IN1
selection[3] => Mux13.IN1
selection[3] => Mux14.IN1
selection[3] => Mux15.IN1
selection[3] => Mux16.IN1
selection[3] => Mux17.IN1
selection[3] => Mux18.IN1
selection[3] => Mux19.IN1
selection[3] => Mux20.IN1
selection[3] => Mux21.IN1
selection[3] => Mux22.IN1
selection[3] => Mux23.IN1
selection[3] => Mux24.IN1
selection[3] => Mux25.IN1
selection[3] => Mux26.IN1
selection[3] => Mux27.IN1
selection[3] => Mux28.IN1
selection[3] => Mux29.IN1
selection[3] => Mux30.IN1
selection[3] => Mux31.IN1
selection[4] => Mux0.IN0
selection[4] => Mux1.IN0
selection[4] => Mux2.IN0
selection[4] => Mux3.IN0
selection[4] => Mux4.IN0
selection[4] => Mux5.IN0
selection[4] => Mux6.IN0
selection[4] => Mux7.IN0
selection[4] => Mux8.IN0
selection[4] => Mux9.IN0
selection[4] => Mux10.IN0
selection[4] => Mux11.IN0
selection[4] => Mux12.IN0
selection[4] => Mux13.IN0
selection[4] => Mux14.IN0
selection[4] => Mux15.IN0
selection[4] => Mux16.IN0
selection[4] => Mux17.IN0
selection[4] => Mux18.IN0
selection[4] => Mux19.IN0
selection[4] => Mux20.IN0
selection[4] => Mux21.IN0
selection[4] => Mux22.IN0
selection[4] => Mux23.IN0
selection[4] => Mux24.IN0
selection[4] => Mux25.IN0
selection[4] => Mux26.IN0
selection[4] => Mux27.IN0
selection[4] => Mux28.IN0
selection[4] => Mux29.IN0
selection[4] => Mux30.IN0
selection[4] => Mux31.IN0
input_0[0] => Mux31.IN5
input_0[1] => Mux30.IN5
input_0[2] => Mux29.IN5
input_0[3] => Mux28.IN5
input_0[4] => Mux27.IN5
input_0[5] => Mux26.IN5
input_0[6] => Mux25.IN5
input_0[7] => Mux24.IN5
input_0[8] => Mux23.IN5
input_0[9] => Mux22.IN5
input_0[10] => Mux21.IN5
input_0[11] => Mux20.IN5
input_0[12] => Mux19.IN5
input_0[13] => Mux18.IN5
input_0[14] => Mux17.IN5
input_0[15] => Mux16.IN5
input_0[16] => Mux15.IN5
input_0[17] => Mux14.IN5
input_0[18] => Mux13.IN5
input_0[19] => Mux12.IN5
input_0[20] => Mux11.IN5
input_0[21] => Mux10.IN5
input_0[22] => Mux9.IN5
input_0[23] => Mux8.IN5
input_0[24] => Mux7.IN5
input_0[25] => Mux6.IN5
input_0[26] => Mux5.IN5
input_0[27] => Mux4.IN5
input_0[28] => Mux3.IN5
input_0[29] => Mux2.IN5
input_0[30] => Mux1.IN5
input_0[31] => Mux0.IN5
input_1[0] => Mux31.IN6
input_1[1] => Mux30.IN6
input_1[2] => Mux29.IN6
input_1[3] => Mux28.IN6
input_1[4] => Mux27.IN6
input_1[5] => Mux26.IN6
input_1[6] => Mux25.IN6
input_1[7] => Mux24.IN6
input_1[8] => Mux23.IN6
input_1[9] => Mux22.IN6
input_1[10] => Mux21.IN6
input_1[11] => Mux20.IN6
input_1[12] => Mux19.IN6
input_1[13] => Mux18.IN6
input_1[14] => Mux17.IN6
input_1[15] => Mux16.IN6
input_1[16] => Mux15.IN6
input_1[17] => Mux14.IN6
input_1[18] => Mux13.IN6
input_1[19] => Mux12.IN6
input_1[20] => Mux11.IN6
input_1[21] => Mux10.IN6
input_1[22] => Mux9.IN6
input_1[23] => Mux8.IN6
input_1[24] => Mux7.IN6
input_1[25] => Mux6.IN6
input_1[26] => Mux5.IN6
input_1[27] => Mux4.IN6
input_1[28] => Mux3.IN6
input_1[29] => Mux2.IN6
input_1[30] => Mux1.IN6
input_1[31] => Mux0.IN6
input_2[0] => Mux31.IN7
input_2[1] => Mux30.IN7
input_2[2] => Mux29.IN7
input_2[3] => Mux28.IN7
input_2[4] => Mux27.IN7
input_2[5] => Mux26.IN7
input_2[6] => Mux25.IN7
input_2[7] => Mux24.IN7
input_2[8] => Mux23.IN7
input_2[9] => Mux22.IN7
input_2[10] => Mux21.IN7
input_2[11] => Mux20.IN7
input_2[12] => Mux19.IN7
input_2[13] => Mux18.IN7
input_2[14] => Mux17.IN7
input_2[15] => Mux16.IN7
input_2[16] => Mux15.IN7
input_2[17] => Mux14.IN7
input_2[18] => Mux13.IN7
input_2[19] => Mux12.IN7
input_2[20] => Mux11.IN7
input_2[21] => Mux10.IN7
input_2[22] => Mux9.IN7
input_2[23] => Mux8.IN7
input_2[24] => Mux7.IN7
input_2[25] => Mux6.IN7
input_2[26] => Mux5.IN7
input_2[27] => Mux4.IN7
input_2[28] => Mux3.IN7
input_2[29] => Mux2.IN7
input_2[30] => Mux1.IN7
input_2[31] => Mux0.IN7
input_3[0] => Mux31.IN8
input_3[1] => Mux30.IN8
input_3[2] => Mux29.IN8
input_3[3] => Mux28.IN8
input_3[4] => Mux27.IN8
input_3[5] => Mux26.IN8
input_3[6] => Mux25.IN8
input_3[7] => Mux24.IN8
input_3[8] => Mux23.IN8
input_3[9] => Mux22.IN8
input_3[10] => Mux21.IN8
input_3[11] => Mux20.IN8
input_3[12] => Mux19.IN8
input_3[13] => Mux18.IN8
input_3[14] => Mux17.IN8
input_3[15] => Mux16.IN8
input_3[16] => Mux15.IN8
input_3[17] => Mux14.IN8
input_3[18] => Mux13.IN8
input_3[19] => Mux12.IN8
input_3[20] => Mux11.IN8
input_3[21] => Mux10.IN8
input_3[22] => Mux9.IN8
input_3[23] => Mux8.IN8
input_3[24] => Mux7.IN8
input_3[25] => Mux6.IN8
input_3[26] => Mux5.IN8
input_3[27] => Mux4.IN8
input_3[28] => Mux3.IN8
input_3[29] => Mux2.IN8
input_3[30] => Mux1.IN8
input_3[31] => Mux0.IN8
input_4[0] => Mux31.IN9
input_4[1] => Mux30.IN9
input_4[2] => Mux29.IN9
input_4[3] => Mux28.IN9
input_4[4] => Mux27.IN9
input_4[5] => Mux26.IN9
input_4[6] => Mux25.IN9
input_4[7] => Mux24.IN9
input_4[8] => Mux23.IN9
input_4[9] => Mux22.IN9
input_4[10] => Mux21.IN9
input_4[11] => Mux20.IN9
input_4[12] => Mux19.IN9
input_4[13] => Mux18.IN9
input_4[14] => Mux17.IN9
input_4[15] => Mux16.IN9
input_4[16] => Mux15.IN9
input_4[17] => Mux14.IN9
input_4[18] => Mux13.IN9
input_4[19] => Mux12.IN9
input_4[20] => Mux11.IN9
input_4[21] => Mux10.IN9
input_4[22] => Mux9.IN9
input_4[23] => Mux8.IN9
input_4[24] => Mux7.IN9
input_4[25] => Mux6.IN9
input_4[26] => Mux5.IN9
input_4[27] => Mux4.IN9
input_4[28] => Mux3.IN9
input_4[29] => Mux2.IN9
input_4[30] => Mux1.IN9
input_4[31] => Mux0.IN9
input_5[0] => Mux31.IN10
input_5[1] => Mux30.IN10
input_5[2] => Mux29.IN10
input_5[3] => Mux28.IN10
input_5[4] => Mux27.IN10
input_5[5] => Mux26.IN10
input_5[6] => Mux25.IN10
input_5[7] => Mux24.IN10
input_5[8] => Mux23.IN10
input_5[9] => Mux22.IN10
input_5[10] => Mux21.IN10
input_5[11] => Mux20.IN10
input_5[12] => Mux19.IN10
input_5[13] => Mux18.IN10
input_5[14] => Mux17.IN10
input_5[15] => Mux16.IN10
input_5[16] => Mux15.IN10
input_5[17] => Mux14.IN10
input_5[18] => Mux13.IN10
input_5[19] => Mux12.IN10
input_5[20] => Mux11.IN10
input_5[21] => Mux10.IN10
input_5[22] => Mux9.IN10
input_5[23] => Mux8.IN10
input_5[24] => Mux7.IN10
input_5[25] => Mux6.IN10
input_5[26] => Mux5.IN10
input_5[27] => Mux4.IN10
input_5[28] => Mux3.IN10
input_5[29] => Mux2.IN10
input_5[30] => Mux1.IN10
input_5[31] => Mux0.IN10
input_6[0] => Mux31.IN11
input_6[1] => Mux30.IN11
input_6[2] => Mux29.IN11
input_6[3] => Mux28.IN11
input_6[4] => Mux27.IN11
input_6[5] => Mux26.IN11
input_6[6] => Mux25.IN11
input_6[7] => Mux24.IN11
input_6[8] => Mux23.IN11
input_6[9] => Mux22.IN11
input_6[10] => Mux21.IN11
input_6[11] => Mux20.IN11
input_6[12] => Mux19.IN11
input_6[13] => Mux18.IN11
input_6[14] => Mux17.IN11
input_6[15] => Mux16.IN11
input_6[16] => Mux15.IN11
input_6[17] => Mux14.IN11
input_6[18] => Mux13.IN11
input_6[19] => Mux12.IN11
input_6[20] => Mux11.IN11
input_6[21] => Mux10.IN11
input_6[22] => Mux9.IN11
input_6[23] => Mux8.IN11
input_6[24] => Mux7.IN11
input_6[25] => Mux6.IN11
input_6[26] => Mux5.IN11
input_6[27] => Mux4.IN11
input_6[28] => Mux3.IN11
input_6[29] => Mux2.IN11
input_6[30] => Mux1.IN11
input_6[31] => Mux0.IN11
input_7[0] => Mux31.IN12
input_7[1] => Mux30.IN12
input_7[2] => Mux29.IN12
input_7[3] => Mux28.IN12
input_7[4] => Mux27.IN12
input_7[5] => Mux26.IN12
input_7[6] => Mux25.IN12
input_7[7] => Mux24.IN12
input_7[8] => Mux23.IN12
input_7[9] => Mux22.IN12
input_7[10] => Mux21.IN12
input_7[11] => Mux20.IN12
input_7[12] => Mux19.IN12
input_7[13] => Mux18.IN12
input_7[14] => Mux17.IN12
input_7[15] => Mux16.IN12
input_7[16] => Mux15.IN12
input_7[17] => Mux14.IN12
input_7[18] => Mux13.IN12
input_7[19] => Mux12.IN12
input_7[20] => Mux11.IN12
input_7[21] => Mux10.IN12
input_7[22] => Mux9.IN12
input_7[23] => Mux8.IN12
input_7[24] => Mux7.IN12
input_7[25] => Mux6.IN12
input_7[26] => Mux5.IN12
input_7[27] => Mux4.IN12
input_7[28] => Mux3.IN12
input_7[29] => Mux2.IN12
input_7[30] => Mux1.IN12
input_7[31] => Mux0.IN12
input_8[0] => Mux31.IN13
input_8[1] => Mux30.IN13
input_8[2] => Mux29.IN13
input_8[3] => Mux28.IN13
input_8[4] => Mux27.IN13
input_8[5] => Mux26.IN13
input_8[6] => Mux25.IN13
input_8[7] => Mux24.IN13
input_8[8] => Mux23.IN13
input_8[9] => Mux22.IN13
input_8[10] => Mux21.IN13
input_8[11] => Mux20.IN13
input_8[12] => Mux19.IN13
input_8[13] => Mux18.IN13
input_8[14] => Mux17.IN13
input_8[15] => Mux16.IN13
input_8[16] => Mux15.IN13
input_8[17] => Mux14.IN13
input_8[18] => Mux13.IN13
input_8[19] => Mux12.IN13
input_8[20] => Mux11.IN13
input_8[21] => Mux10.IN13
input_8[22] => Mux9.IN13
input_8[23] => Mux8.IN13
input_8[24] => Mux7.IN13
input_8[25] => Mux6.IN13
input_8[26] => Mux5.IN13
input_8[27] => Mux4.IN13
input_8[28] => Mux3.IN13
input_8[29] => Mux2.IN13
input_8[30] => Mux1.IN13
input_8[31] => Mux0.IN13
input_9[0] => Mux31.IN14
input_9[1] => Mux30.IN14
input_9[2] => Mux29.IN14
input_9[3] => Mux28.IN14
input_9[4] => Mux27.IN14
input_9[5] => Mux26.IN14
input_9[6] => Mux25.IN14
input_9[7] => Mux24.IN14
input_9[8] => Mux23.IN14
input_9[9] => Mux22.IN14
input_9[10] => Mux21.IN14
input_9[11] => Mux20.IN14
input_9[12] => Mux19.IN14
input_9[13] => Mux18.IN14
input_9[14] => Mux17.IN14
input_9[15] => Mux16.IN14
input_9[16] => Mux15.IN14
input_9[17] => Mux14.IN14
input_9[18] => Mux13.IN14
input_9[19] => Mux12.IN14
input_9[20] => Mux11.IN14
input_9[21] => Mux10.IN14
input_9[22] => Mux9.IN14
input_9[23] => Mux8.IN14
input_9[24] => Mux7.IN14
input_9[25] => Mux6.IN14
input_9[26] => Mux5.IN14
input_9[27] => Mux4.IN14
input_9[28] => Mux3.IN14
input_9[29] => Mux2.IN14
input_9[30] => Mux1.IN14
input_9[31] => Mux0.IN14
input_10[0] => Mux31.IN15
input_10[1] => Mux30.IN15
input_10[2] => Mux29.IN15
input_10[3] => Mux28.IN15
input_10[4] => Mux27.IN15
input_10[5] => Mux26.IN15
input_10[6] => Mux25.IN15
input_10[7] => Mux24.IN15
input_10[8] => Mux23.IN15
input_10[9] => Mux22.IN15
input_10[10] => Mux21.IN15
input_10[11] => Mux20.IN15
input_10[12] => Mux19.IN15
input_10[13] => Mux18.IN15
input_10[14] => Mux17.IN15
input_10[15] => Mux16.IN15
input_10[16] => Mux15.IN15
input_10[17] => Mux14.IN15
input_10[18] => Mux13.IN15
input_10[19] => Mux12.IN15
input_10[20] => Mux11.IN15
input_10[21] => Mux10.IN15
input_10[22] => Mux9.IN15
input_10[23] => Mux8.IN15
input_10[24] => Mux7.IN15
input_10[25] => Mux6.IN15
input_10[26] => Mux5.IN15
input_10[27] => Mux4.IN15
input_10[28] => Mux3.IN15
input_10[29] => Mux2.IN15
input_10[30] => Mux1.IN15
input_10[31] => Mux0.IN15
input_11[0] => Mux31.IN16
input_11[1] => Mux30.IN16
input_11[2] => Mux29.IN16
input_11[3] => Mux28.IN16
input_11[4] => Mux27.IN16
input_11[5] => Mux26.IN16
input_11[6] => Mux25.IN16
input_11[7] => Mux24.IN16
input_11[8] => Mux23.IN16
input_11[9] => Mux22.IN16
input_11[10] => Mux21.IN16
input_11[11] => Mux20.IN16
input_11[12] => Mux19.IN16
input_11[13] => Mux18.IN16
input_11[14] => Mux17.IN16
input_11[15] => Mux16.IN16
input_11[16] => Mux15.IN16
input_11[17] => Mux14.IN16
input_11[18] => Mux13.IN16
input_11[19] => Mux12.IN16
input_11[20] => Mux11.IN16
input_11[21] => Mux10.IN16
input_11[22] => Mux9.IN16
input_11[23] => Mux8.IN16
input_11[24] => Mux7.IN16
input_11[25] => Mux6.IN16
input_11[26] => Mux5.IN16
input_11[27] => Mux4.IN16
input_11[28] => Mux3.IN16
input_11[29] => Mux2.IN16
input_11[30] => Mux1.IN16
input_11[31] => Mux0.IN16
input_12[0] => Mux31.IN17
input_12[1] => Mux30.IN17
input_12[2] => Mux29.IN17
input_12[3] => Mux28.IN17
input_12[4] => Mux27.IN17
input_12[5] => Mux26.IN17
input_12[6] => Mux25.IN17
input_12[7] => Mux24.IN17
input_12[8] => Mux23.IN17
input_12[9] => Mux22.IN17
input_12[10] => Mux21.IN17
input_12[11] => Mux20.IN17
input_12[12] => Mux19.IN17
input_12[13] => Mux18.IN17
input_12[14] => Mux17.IN17
input_12[15] => Mux16.IN17
input_12[16] => Mux15.IN17
input_12[17] => Mux14.IN17
input_12[18] => Mux13.IN17
input_12[19] => Mux12.IN17
input_12[20] => Mux11.IN17
input_12[21] => Mux10.IN17
input_12[22] => Mux9.IN17
input_12[23] => Mux8.IN17
input_12[24] => Mux7.IN17
input_12[25] => Mux6.IN17
input_12[26] => Mux5.IN17
input_12[27] => Mux4.IN17
input_12[28] => Mux3.IN17
input_12[29] => Mux2.IN17
input_12[30] => Mux1.IN17
input_12[31] => Mux0.IN17
input_13[0] => Mux31.IN18
input_13[1] => Mux30.IN18
input_13[2] => Mux29.IN18
input_13[3] => Mux28.IN18
input_13[4] => Mux27.IN18
input_13[5] => Mux26.IN18
input_13[6] => Mux25.IN18
input_13[7] => Mux24.IN18
input_13[8] => Mux23.IN18
input_13[9] => Mux22.IN18
input_13[10] => Mux21.IN18
input_13[11] => Mux20.IN18
input_13[12] => Mux19.IN18
input_13[13] => Mux18.IN18
input_13[14] => Mux17.IN18
input_13[15] => Mux16.IN18
input_13[16] => Mux15.IN18
input_13[17] => Mux14.IN18
input_13[18] => Mux13.IN18
input_13[19] => Mux12.IN18
input_13[20] => Mux11.IN18
input_13[21] => Mux10.IN18
input_13[22] => Mux9.IN18
input_13[23] => Mux8.IN18
input_13[24] => Mux7.IN18
input_13[25] => Mux6.IN18
input_13[26] => Mux5.IN18
input_13[27] => Mux4.IN18
input_13[28] => Mux3.IN18
input_13[29] => Mux2.IN18
input_13[30] => Mux1.IN18
input_13[31] => Mux0.IN18
input_14[0] => Mux31.IN19
input_14[1] => Mux30.IN19
input_14[2] => Mux29.IN19
input_14[3] => Mux28.IN19
input_14[4] => Mux27.IN19
input_14[5] => Mux26.IN19
input_14[6] => Mux25.IN19
input_14[7] => Mux24.IN19
input_14[8] => Mux23.IN19
input_14[9] => Mux22.IN19
input_14[10] => Mux21.IN19
input_14[11] => Mux20.IN19
input_14[12] => Mux19.IN19
input_14[13] => Mux18.IN19
input_14[14] => Mux17.IN19
input_14[15] => Mux16.IN19
input_14[16] => Mux15.IN19
input_14[17] => Mux14.IN19
input_14[18] => Mux13.IN19
input_14[19] => Mux12.IN19
input_14[20] => Mux11.IN19
input_14[21] => Mux10.IN19
input_14[22] => Mux9.IN19
input_14[23] => Mux8.IN19
input_14[24] => Mux7.IN19
input_14[25] => Mux6.IN19
input_14[26] => Mux5.IN19
input_14[27] => Mux4.IN19
input_14[28] => Mux3.IN19
input_14[29] => Mux2.IN19
input_14[30] => Mux1.IN19
input_14[31] => Mux0.IN19
input_15[0] => Mux31.IN20
input_15[1] => Mux30.IN20
input_15[2] => Mux29.IN20
input_15[3] => Mux28.IN20
input_15[4] => Mux27.IN20
input_15[5] => Mux26.IN20
input_15[6] => Mux25.IN20
input_15[7] => Mux24.IN20
input_15[8] => Mux23.IN20
input_15[9] => Mux22.IN20
input_15[10] => Mux21.IN20
input_15[11] => Mux20.IN20
input_15[12] => Mux19.IN20
input_15[13] => Mux18.IN20
input_15[14] => Mux17.IN20
input_15[15] => Mux16.IN20
input_15[16] => Mux15.IN20
input_15[17] => Mux14.IN20
input_15[18] => Mux13.IN20
input_15[19] => Mux12.IN20
input_15[20] => Mux11.IN20
input_15[21] => Mux10.IN20
input_15[22] => Mux9.IN20
input_15[23] => Mux8.IN20
input_15[24] => Mux7.IN20
input_15[25] => Mux6.IN20
input_15[26] => Mux5.IN20
input_15[27] => Mux4.IN20
input_15[28] => Mux3.IN20
input_15[29] => Mux2.IN20
input_15[30] => Mux1.IN20
input_15[31] => Mux0.IN20
input_16[0] => Mux31.IN21
input_16[1] => Mux30.IN21
input_16[2] => Mux29.IN21
input_16[3] => Mux28.IN21
input_16[4] => Mux27.IN21
input_16[5] => Mux26.IN21
input_16[6] => Mux25.IN21
input_16[7] => Mux24.IN21
input_16[8] => Mux23.IN21
input_16[9] => Mux22.IN21
input_16[10] => Mux21.IN21
input_16[11] => Mux20.IN21
input_16[12] => Mux19.IN21
input_16[13] => Mux18.IN21
input_16[14] => Mux17.IN21
input_16[15] => Mux16.IN21
input_16[16] => Mux15.IN21
input_16[17] => Mux14.IN21
input_16[18] => Mux13.IN21
input_16[19] => Mux12.IN21
input_16[20] => Mux11.IN21
input_16[21] => Mux10.IN21
input_16[22] => Mux9.IN21
input_16[23] => Mux8.IN21
input_16[24] => Mux7.IN21
input_16[25] => Mux6.IN21
input_16[26] => Mux5.IN21
input_16[27] => Mux4.IN21
input_16[28] => Mux3.IN21
input_16[29] => Mux2.IN21
input_16[30] => Mux1.IN21
input_16[31] => Mux0.IN21
input_17[0] => Mux31.IN22
input_17[1] => Mux30.IN22
input_17[2] => Mux29.IN22
input_17[3] => Mux28.IN22
input_17[4] => Mux27.IN22
input_17[5] => Mux26.IN22
input_17[6] => Mux25.IN22
input_17[7] => Mux24.IN22
input_17[8] => Mux23.IN22
input_17[9] => Mux22.IN22
input_17[10] => Mux21.IN22
input_17[11] => Mux20.IN22
input_17[12] => Mux19.IN22
input_17[13] => Mux18.IN22
input_17[14] => Mux17.IN22
input_17[15] => Mux16.IN22
input_17[16] => Mux15.IN22
input_17[17] => Mux14.IN22
input_17[18] => Mux13.IN22
input_17[19] => Mux12.IN22
input_17[20] => Mux11.IN22
input_17[21] => Mux10.IN22
input_17[22] => Mux9.IN22
input_17[23] => Mux8.IN22
input_17[24] => Mux7.IN22
input_17[25] => Mux6.IN22
input_17[26] => Mux5.IN22
input_17[27] => Mux4.IN22
input_17[28] => Mux3.IN22
input_17[29] => Mux2.IN22
input_17[30] => Mux1.IN22
input_17[31] => Mux0.IN22
input_18[0] => Mux31.IN23
input_18[1] => Mux30.IN23
input_18[2] => Mux29.IN23
input_18[3] => Mux28.IN23
input_18[4] => Mux27.IN23
input_18[5] => Mux26.IN23
input_18[6] => Mux25.IN23
input_18[7] => Mux24.IN23
input_18[8] => Mux23.IN23
input_18[9] => Mux22.IN23
input_18[10] => Mux21.IN23
input_18[11] => Mux20.IN23
input_18[12] => Mux19.IN23
input_18[13] => Mux18.IN23
input_18[14] => Mux17.IN23
input_18[15] => Mux16.IN23
input_18[16] => Mux15.IN23
input_18[17] => Mux14.IN23
input_18[18] => Mux13.IN23
input_18[19] => Mux12.IN23
input_18[20] => Mux11.IN23
input_18[21] => Mux10.IN23
input_18[22] => Mux9.IN23
input_18[23] => Mux8.IN23
input_18[24] => Mux7.IN23
input_18[25] => Mux6.IN23
input_18[26] => Mux5.IN23
input_18[27] => Mux4.IN23
input_18[28] => Mux3.IN23
input_18[29] => Mux2.IN23
input_18[30] => Mux1.IN23
input_18[31] => Mux0.IN23
input_19[0] => Mux31.IN24
input_19[1] => Mux30.IN24
input_19[2] => Mux29.IN24
input_19[3] => Mux28.IN24
input_19[4] => Mux27.IN24
input_19[5] => Mux26.IN24
input_19[6] => Mux25.IN24
input_19[7] => Mux24.IN24
input_19[8] => Mux23.IN24
input_19[9] => Mux22.IN24
input_19[10] => Mux21.IN24
input_19[11] => Mux20.IN24
input_19[12] => Mux19.IN24
input_19[13] => Mux18.IN24
input_19[14] => Mux17.IN24
input_19[15] => Mux16.IN24
input_19[16] => Mux15.IN24
input_19[17] => Mux14.IN24
input_19[18] => Mux13.IN24
input_19[19] => Mux12.IN24
input_19[20] => Mux11.IN24
input_19[21] => Mux10.IN24
input_19[22] => Mux9.IN24
input_19[23] => Mux8.IN24
input_19[24] => Mux7.IN24
input_19[25] => Mux6.IN24
input_19[26] => Mux5.IN24
input_19[27] => Mux4.IN24
input_19[28] => Mux3.IN24
input_19[29] => Mux2.IN24
input_19[30] => Mux1.IN24
input_19[31] => Mux0.IN24
input_20[0] => Mux31.IN25
input_20[1] => Mux30.IN25
input_20[2] => Mux29.IN25
input_20[3] => Mux28.IN25
input_20[4] => Mux27.IN25
input_20[5] => Mux26.IN25
input_20[6] => Mux25.IN25
input_20[7] => Mux24.IN25
input_20[8] => Mux23.IN25
input_20[9] => Mux22.IN25
input_20[10] => Mux21.IN25
input_20[11] => Mux20.IN25
input_20[12] => Mux19.IN25
input_20[13] => Mux18.IN25
input_20[14] => Mux17.IN25
input_20[15] => Mux16.IN25
input_20[16] => Mux15.IN25
input_20[17] => Mux14.IN25
input_20[18] => Mux13.IN25
input_20[19] => Mux12.IN25
input_20[20] => Mux11.IN25
input_20[21] => Mux10.IN25
input_20[22] => Mux9.IN25
input_20[23] => Mux8.IN25
input_20[24] => Mux7.IN25
input_20[25] => Mux6.IN25
input_20[26] => Mux5.IN25
input_20[27] => Mux4.IN25
input_20[28] => Mux3.IN25
input_20[29] => Mux2.IN25
input_20[30] => Mux1.IN25
input_20[31] => Mux0.IN25
input_21[0] => Mux31.IN26
input_21[1] => Mux30.IN26
input_21[2] => Mux29.IN26
input_21[3] => Mux28.IN26
input_21[4] => Mux27.IN26
input_21[5] => Mux26.IN26
input_21[6] => Mux25.IN26
input_21[7] => Mux24.IN26
input_21[8] => Mux23.IN26
input_21[9] => Mux22.IN26
input_21[10] => Mux21.IN26
input_21[11] => Mux20.IN26
input_21[12] => Mux19.IN26
input_21[13] => Mux18.IN26
input_21[14] => Mux17.IN26
input_21[15] => Mux16.IN26
input_21[16] => Mux15.IN26
input_21[17] => Mux14.IN26
input_21[18] => Mux13.IN26
input_21[19] => Mux12.IN26
input_21[20] => Mux11.IN26
input_21[21] => Mux10.IN26
input_21[22] => Mux9.IN26
input_21[23] => Mux8.IN26
input_21[24] => Mux7.IN26
input_21[25] => Mux6.IN26
input_21[26] => Mux5.IN26
input_21[27] => Mux4.IN26
input_21[28] => Mux3.IN26
input_21[29] => Mux2.IN26
input_21[30] => Mux1.IN26
input_21[31] => Mux0.IN26
input_22[0] => Mux31.IN27
input_22[1] => Mux30.IN27
input_22[2] => Mux29.IN27
input_22[3] => Mux28.IN27
input_22[4] => Mux27.IN27
input_22[5] => Mux26.IN27
input_22[6] => Mux25.IN27
input_22[7] => Mux24.IN27
input_22[8] => Mux23.IN27
input_22[9] => Mux22.IN27
input_22[10] => Mux21.IN27
input_22[11] => Mux20.IN27
input_22[12] => Mux19.IN27
input_22[13] => Mux18.IN27
input_22[14] => Mux17.IN27
input_22[15] => Mux16.IN27
input_22[16] => Mux15.IN27
input_22[17] => Mux14.IN27
input_22[18] => Mux13.IN27
input_22[19] => Mux12.IN27
input_22[20] => Mux11.IN27
input_22[21] => Mux10.IN27
input_22[22] => Mux9.IN27
input_22[23] => Mux8.IN27
input_22[24] => Mux7.IN27
input_22[25] => Mux6.IN27
input_22[26] => Mux5.IN27
input_22[27] => Mux4.IN27
input_22[28] => Mux3.IN27
input_22[29] => Mux2.IN27
input_22[30] => Mux1.IN27
input_22[31] => Mux0.IN27
input_23[0] => Mux31.IN28
input_23[1] => Mux30.IN28
input_23[2] => Mux29.IN28
input_23[3] => Mux28.IN28
input_23[4] => Mux27.IN28
input_23[5] => Mux26.IN28
input_23[6] => Mux25.IN28
input_23[7] => Mux24.IN28
input_23[8] => Mux23.IN28
input_23[9] => Mux22.IN28
input_23[10] => Mux21.IN28
input_23[11] => Mux20.IN28
input_23[12] => Mux19.IN28
input_23[13] => Mux18.IN28
input_23[14] => Mux17.IN28
input_23[15] => Mux16.IN28
input_23[16] => Mux15.IN28
input_23[17] => Mux14.IN28
input_23[18] => Mux13.IN28
input_23[19] => Mux12.IN28
input_23[20] => Mux11.IN28
input_23[21] => Mux10.IN28
input_23[22] => Mux9.IN28
input_23[23] => Mux8.IN28
input_23[24] => Mux7.IN28
input_23[25] => Mux6.IN28
input_23[26] => Mux5.IN28
input_23[27] => Mux4.IN28
input_23[28] => Mux3.IN28
input_23[29] => Mux2.IN28
input_23[30] => Mux1.IN28
input_23[31] => Mux0.IN28
input_24[0] => Mux31.IN29
input_24[1] => Mux30.IN29
input_24[2] => Mux29.IN29
input_24[3] => Mux28.IN29
input_24[4] => Mux27.IN29
input_24[5] => Mux26.IN29
input_24[6] => Mux25.IN29
input_24[7] => Mux24.IN29
input_24[8] => Mux23.IN29
input_24[9] => Mux22.IN29
input_24[10] => Mux21.IN29
input_24[11] => Mux20.IN29
input_24[12] => Mux19.IN29
input_24[13] => Mux18.IN29
input_24[14] => Mux17.IN29
input_24[15] => Mux16.IN29
input_24[16] => Mux15.IN29
input_24[17] => Mux14.IN29
input_24[18] => Mux13.IN29
input_24[19] => Mux12.IN29
input_24[20] => Mux11.IN29
input_24[21] => Mux10.IN29
input_24[22] => Mux9.IN29
input_24[23] => Mux8.IN29
input_24[24] => Mux7.IN29
input_24[25] => Mux6.IN29
input_24[26] => Mux5.IN29
input_24[27] => Mux4.IN29
input_24[28] => Mux3.IN29
input_24[29] => Mux2.IN29
input_24[30] => Mux1.IN29
input_24[31] => Mux0.IN29
input_25[0] => Mux31.IN30
input_25[1] => Mux30.IN30
input_25[2] => Mux29.IN30
input_25[3] => Mux28.IN30
input_25[4] => Mux27.IN30
input_25[5] => Mux26.IN30
input_25[6] => Mux25.IN30
input_25[7] => Mux24.IN30
input_25[8] => Mux23.IN30
input_25[9] => Mux22.IN30
input_25[10] => Mux21.IN30
input_25[11] => Mux20.IN30
input_25[12] => Mux19.IN30
input_25[13] => Mux18.IN30
input_25[14] => Mux17.IN30
input_25[15] => Mux16.IN30
input_25[16] => Mux15.IN30
input_25[17] => Mux14.IN30
input_25[18] => Mux13.IN30
input_25[19] => Mux12.IN30
input_25[20] => Mux11.IN30
input_25[21] => Mux10.IN30
input_25[22] => Mux9.IN30
input_25[23] => Mux8.IN30
input_25[24] => Mux7.IN30
input_25[25] => Mux6.IN30
input_25[26] => Mux5.IN30
input_25[27] => Mux4.IN30
input_25[28] => Mux3.IN30
input_25[29] => Mux2.IN30
input_25[30] => Mux1.IN30
input_25[31] => Mux0.IN30
input_26[0] => Mux31.IN31
input_26[1] => Mux30.IN31
input_26[2] => Mux29.IN31
input_26[3] => Mux28.IN31
input_26[4] => Mux27.IN31
input_26[5] => Mux26.IN31
input_26[6] => Mux25.IN31
input_26[7] => Mux24.IN31
input_26[8] => Mux23.IN31
input_26[9] => Mux22.IN31
input_26[10] => Mux21.IN31
input_26[11] => Mux20.IN31
input_26[12] => Mux19.IN31
input_26[13] => Mux18.IN31
input_26[14] => Mux17.IN31
input_26[15] => Mux16.IN31
input_26[16] => Mux15.IN31
input_26[17] => Mux14.IN31
input_26[18] => Mux13.IN31
input_26[19] => Mux12.IN31
input_26[20] => Mux11.IN31
input_26[21] => Mux10.IN31
input_26[22] => Mux9.IN31
input_26[23] => Mux8.IN31
input_26[24] => Mux7.IN31
input_26[25] => Mux6.IN31
input_26[26] => Mux5.IN31
input_26[27] => Mux4.IN31
input_26[28] => Mux3.IN31
input_26[29] => Mux2.IN31
input_26[30] => Mux1.IN31
input_26[31] => Mux0.IN31
input_27[0] => Mux31.IN32
input_27[1] => Mux30.IN32
input_27[2] => Mux29.IN32
input_27[3] => Mux28.IN32
input_27[4] => Mux27.IN32
input_27[5] => Mux26.IN32
input_27[6] => Mux25.IN32
input_27[7] => Mux24.IN32
input_27[8] => Mux23.IN32
input_27[9] => Mux22.IN32
input_27[10] => Mux21.IN32
input_27[11] => Mux20.IN32
input_27[12] => Mux19.IN32
input_27[13] => Mux18.IN32
input_27[14] => Mux17.IN32
input_27[15] => Mux16.IN32
input_27[16] => Mux15.IN32
input_27[17] => Mux14.IN32
input_27[18] => Mux13.IN32
input_27[19] => Mux12.IN32
input_27[20] => Mux11.IN32
input_27[21] => Mux10.IN32
input_27[22] => Mux9.IN32
input_27[23] => Mux8.IN32
input_27[24] => Mux7.IN32
input_27[25] => Mux6.IN32
input_27[26] => Mux5.IN32
input_27[27] => Mux4.IN32
input_27[28] => Mux3.IN32
input_27[29] => Mux2.IN32
input_27[30] => Mux1.IN32
input_27[31] => Mux0.IN32
input_28[0] => Mux31.IN33
input_28[1] => Mux30.IN33
input_28[2] => Mux29.IN33
input_28[3] => Mux28.IN33
input_28[4] => Mux27.IN33
input_28[5] => Mux26.IN33
input_28[6] => Mux25.IN33
input_28[7] => Mux24.IN33
input_28[8] => Mux23.IN33
input_28[9] => Mux22.IN33
input_28[10] => Mux21.IN33
input_28[11] => Mux20.IN33
input_28[12] => Mux19.IN33
input_28[13] => Mux18.IN33
input_28[14] => Mux17.IN33
input_28[15] => Mux16.IN33
input_28[16] => Mux15.IN33
input_28[17] => Mux14.IN33
input_28[18] => Mux13.IN33
input_28[19] => Mux12.IN33
input_28[20] => Mux11.IN33
input_28[21] => Mux10.IN33
input_28[22] => Mux9.IN33
input_28[23] => Mux8.IN33
input_28[24] => Mux7.IN33
input_28[25] => Mux6.IN33
input_28[26] => Mux5.IN33
input_28[27] => Mux4.IN33
input_28[28] => Mux3.IN33
input_28[29] => Mux2.IN33
input_28[30] => Mux1.IN33
input_28[31] => Mux0.IN33
input_29[0] => Mux31.IN34
input_29[1] => Mux30.IN34
input_29[2] => Mux29.IN34
input_29[3] => Mux28.IN34
input_29[4] => Mux27.IN34
input_29[5] => Mux26.IN34
input_29[6] => Mux25.IN34
input_29[7] => Mux24.IN34
input_29[8] => Mux23.IN34
input_29[9] => Mux22.IN34
input_29[10] => Mux21.IN34
input_29[11] => Mux20.IN34
input_29[12] => Mux19.IN34
input_29[13] => Mux18.IN34
input_29[14] => Mux17.IN34
input_29[15] => Mux16.IN34
input_29[16] => Mux15.IN34
input_29[17] => Mux14.IN34
input_29[18] => Mux13.IN34
input_29[19] => Mux12.IN34
input_29[20] => Mux11.IN34
input_29[21] => Mux10.IN34
input_29[22] => Mux9.IN34
input_29[23] => Mux8.IN34
input_29[24] => Mux7.IN34
input_29[25] => Mux6.IN34
input_29[26] => Mux5.IN34
input_29[27] => Mux4.IN34
input_29[28] => Mux3.IN34
input_29[29] => Mux2.IN34
input_29[30] => Mux1.IN34
input_29[31] => Mux0.IN34
input_30[0] => Mux31.IN35
input_30[1] => Mux30.IN35
input_30[2] => Mux29.IN35
input_30[3] => Mux28.IN35
input_30[4] => Mux27.IN35
input_30[5] => Mux26.IN35
input_30[6] => Mux25.IN35
input_30[7] => Mux24.IN35
input_30[8] => Mux23.IN35
input_30[9] => Mux22.IN35
input_30[10] => Mux21.IN35
input_30[11] => Mux20.IN35
input_30[12] => Mux19.IN35
input_30[13] => Mux18.IN35
input_30[14] => Mux17.IN35
input_30[15] => Mux16.IN35
input_30[16] => Mux15.IN35
input_30[17] => Mux14.IN35
input_30[18] => Mux13.IN35
input_30[19] => Mux12.IN35
input_30[20] => Mux11.IN35
input_30[21] => Mux10.IN35
input_30[22] => Mux9.IN35
input_30[23] => Mux8.IN35
input_30[24] => Mux7.IN35
input_30[25] => Mux6.IN35
input_30[26] => Mux5.IN35
input_30[27] => Mux4.IN35
input_30[28] => Mux3.IN35
input_30[29] => Mux2.IN35
input_30[30] => Mux1.IN35
input_30[31] => Mux0.IN35
input_31[0] => Mux31.IN36
input_31[1] => Mux30.IN36
input_31[2] => Mux29.IN36
input_31[3] => Mux28.IN36
input_31[4] => Mux27.IN36
input_31[5] => Mux26.IN36
input_31[6] => Mux25.IN36
input_31[7] => Mux24.IN36
input_31[8] => Mux23.IN36
input_31[9] => Mux22.IN36
input_31[10] => Mux21.IN36
input_31[11] => Mux20.IN36
input_31[12] => Mux19.IN36
input_31[13] => Mux18.IN36
input_31[14] => Mux17.IN36
input_31[15] => Mux16.IN36
input_31[16] => Mux15.IN36
input_31[17] => Mux14.IN36
input_31[18] => Mux13.IN36
input_31[19] => Mux12.IN36
input_31[20] => Mux11.IN36
input_31[21] => Mux10.IN36
input_31[22] => Mux9.IN36
input_31[23] => Mux8.IN36
input_31[24] => Mux7.IN36
input_31[25] => Mux6.IN36
input_31[26] => Mux5.IN36
input_31[27] => Mux4.IN36
input_31[28] => Mux3.IN36
input_31[29] => Mux2.IN36
input_31[30] => Mux1.IN36
input_31[31] => Mux0.IN36
output_0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|register_file:reg_file|mux_32_1:output_2_mux
selection[0] => Mux0.IN4
selection[0] => Mux1.IN4
selection[0] => Mux2.IN4
selection[0] => Mux3.IN4
selection[0] => Mux4.IN4
selection[0] => Mux5.IN4
selection[0] => Mux6.IN4
selection[0] => Mux7.IN4
selection[0] => Mux8.IN4
selection[0] => Mux9.IN4
selection[0] => Mux10.IN4
selection[0] => Mux11.IN4
selection[0] => Mux12.IN4
selection[0] => Mux13.IN4
selection[0] => Mux14.IN4
selection[0] => Mux15.IN4
selection[0] => Mux16.IN4
selection[0] => Mux17.IN4
selection[0] => Mux18.IN4
selection[0] => Mux19.IN4
selection[0] => Mux20.IN4
selection[0] => Mux21.IN4
selection[0] => Mux22.IN4
selection[0] => Mux23.IN4
selection[0] => Mux24.IN4
selection[0] => Mux25.IN4
selection[0] => Mux26.IN4
selection[0] => Mux27.IN4
selection[0] => Mux28.IN4
selection[0] => Mux29.IN4
selection[0] => Mux30.IN4
selection[0] => Mux31.IN4
selection[1] => Mux0.IN3
selection[1] => Mux1.IN3
selection[1] => Mux2.IN3
selection[1] => Mux3.IN3
selection[1] => Mux4.IN3
selection[1] => Mux5.IN3
selection[1] => Mux6.IN3
selection[1] => Mux7.IN3
selection[1] => Mux8.IN3
selection[1] => Mux9.IN3
selection[1] => Mux10.IN3
selection[1] => Mux11.IN3
selection[1] => Mux12.IN3
selection[1] => Mux13.IN3
selection[1] => Mux14.IN3
selection[1] => Mux15.IN3
selection[1] => Mux16.IN3
selection[1] => Mux17.IN3
selection[1] => Mux18.IN3
selection[1] => Mux19.IN3
selection[1] => Mux20.IN3
selection[1] => Mux21.IN3
selection[1] => Mux22.IN3
selection[1] => Mux23.IN3
selection[1] => Mux24.IN3
selection[1] => Mux25.IN3
selection[1] => Mux26.IN3
selection[1] => Mux27.IN3
selection[1] => Mux28.IN3
selection[1] => Mux29.IN3
selection[1] => Mux30.IN3
selection[1] => Mux31.IN3
selection[2] => Mux0.IN2
selection[2] => Mux1.IN2
selection[2] => Mux2.IN2
selection[2] => Mux3.IN2
selection[2] => Mux4.IN2
selection[2] => Mux5.IN2
selection[2] => Mux6.IN2
selection[2] => Mux7.IN2
selection[2] => Mux8.IN2
selection[2] => Mux9.IN2
selection[2] => Mux10.IN2
selection[2] => Mux11.IN2
selection[2] => Mux12.IN2
selection[2] => Mux13.IN2
selection[2] => Mux14.IN2
selection[2] => Mux15.IN2
selection[2] => Mux16.IN2
selection[2] => Mux17.IN2
selection[2] => Mux18.IN2
selection[2] => Mux19.IN2
selection[2] => Mux20.IN2
selection[2] => Mux21.IN2
selection[2] => Mux22.IN2
selection[2] => Mux23.IN2
selection[2] => Mux24.IN2
selection[2] => Mux25.IN2
selection[2] => Mux26.IN2
selection[2] => Mux27.IN2
selection[2] => Mux28.IN2
selection[2] => Mux29.IN2
selection[2] => Mux30.IN2
selection[2] => Mux31.IN2
selection[3] => Mux0.IN1
selection[3] => Mux1.IN1
selection[3] => Mux2.IN1
selection[3] => Mux3.IN1
selection[3] => Mux4.IN1
selection[3] => Mux5.IN1
selection[3] => Mux6.IN1
selection[3] => Mux7.IN1
selection[3] => Mux8.IN1
selection[3] => Mux9.IN1
selection[3] => Mux10.IN1
selection[3] => Mux11.IN1
selection[3] => Mux12.IN1
selection[3] => Mux13.IN1
selection[3] => Mux14.IN1
selection[3] => Mux15.IN1
selection[3] => Mux16.IN1
selection[3] => Mux17.IN1
selection[3] => Mux18.IN1
selection[3] => Mux19.IN1
selection[3] => Mux20.IN1
selection[3] => Mux21.IN1
selection[3] => Mux22.IN1
selection[3] => Mux23.IN1
selection[3] => Mux24.IN1
selection[3] => Mux25.IN1
selection[3] => Mux26.IN1
selection[3] => Mux27.IN1
selection[3] => Mux28.IN1
selection[3] => Mux29.IN1
selection[3] => Mux30.IN1
selection[3] => Mux31.IN1
selection[4] => Mux0.IN0
selection[4] => Mux1.IN0
selection[4] => Mux2.IN0
selection[4] => Mux3.IN0
selection[4] => Mux4.IN0
selection[4] => Mux5.IN0
selection[4] => Mux6.IN0
selection[4] => Mux7.IN0
selection[4] => Mux8.IN0
selection[4] => Mux9.IN0
selection[4] => Mux10.IN0
selection[4] => Mux11.IN0
selection[4] => Mux12.IN0
selection[4] => Mux13.IN0
selection[4] => Mux14.IN0
selection[4] => Mux15.IN0
selection[4] => Mux16.IN0
selection[4] => Mux17.IN0
selection[4] => Mux18.IN0
selection[4] => Mux19.IN0
selection[4] => Mux20.IN0
selection[4] => Mux21.IN0
selection[4] => Mux22.IN0
selection[4] => Mux23.IN0
selection[4] => Mux24.IN0
selection[4] => Mux25.IN0
selection[4] => Mux26.IN0
selection[4] => Mux27.IN0
selection[4] => Mux28.IN0
selection[4] => Mux29.IN0
selection[4] => Mux30.IN0
selection[4] => Mux31.IN0
input_0[0] => Mux31.IN5
input_0[1] => Mux30.IN5
input_0[2] => Mux29.IN5
input_0[3] => Mux28.IN5
input_0[4] => Mux27.IN5
input_0[5] => Mux26.IN5
input_0[6] => Mux25.IN5
input_0[7] => Mux24.IN5
input_0[8] => Mux23.IN5
input_0[9] => Mux22.IN5
input_0[10] => Mux21.IN5
input_0[11] => Mux20.IN5
input_0[12] => Mux19.IN5
input_0[13] => Mux18.IN5
input_0[14] => Mux17.IN5
input_0[15] => Mux16.IN5
input_0[16] => Mux15.IN5
input_0[17] => Mux14.IN5
input_0[18] => Mux13.IN5
input_0[19] => Mux12.IN5
input_0[20] => Mux11.IN5
input_0[21] => Mux10.IN5
input_0[22] => Mux9.IN5
input_0[23] => Mux8.IN5
input_0[24] => Mux7.IN5
input_0[25] => Mux6.IN5
input_0[26] => Mux5.IN5
input_0[27] => Mux4.IN5
input_0[28] => Mux3.IN5
input_0[29] => Mux2.IN5
input_0[30] => Mux1.IN5
input_0[31] => Mux0.IN5
input_1[0] => Mux31.IN6
input_1[1] => Mux30.IN6
input_1[2] => Mux29.IN6
input_1[3] => Mux28.IN6
input_1[4] => Mux27.IN6
input_1[5] => Mux26.IN6
input_1[6] => Mux25.IN6
input_1[7] => Mux24.IN6
input_1[8] => Mux23.IN6
input_1[9] => Mux22.IN6
input_1[10] => Mux21.IN6
input_1[11] => Mux20.IN6
input_1[12] => Mux19.IN6
input_1[13] => Mux18.IN6
input_1[14] => Mux17.IN6
input_1[15] => Mux16.IN6
input_1[16] => Mux15.IN6
input_1[17] => Mux14.IN6
input_1[18] => Mux13.IN6
input_1[19] => Mux12.IN6
input_1[20] => Mux11.IN6
input_1[21] => Mux10.IN6
input_1[22] => Mux9.IN6
input_1[23] => Mux8.IN6
input_1[24] => Mux7.IN6
input_1[25] => Mux6.IN6
input_1[26] => Mux5.IN6
input_1[27] => Mux4.IN6
input_1[28] => Mux3.IN6
input_1[29] => Mux2.IN6
input_1[30] => Mux1.IN6
input_1[31] => Mux0.IN6
input_2[0] => Mux31.IN7
input_2[1] => Mux30.IN7
input_2[2] => Mux29.IN7
input_2[3] => Mux28.IN7
input_2[4] => Mux27.IN7
input_2[5] => Mux26.IN7
input_2[6] => Mux25.IN7
input_2[7] => Mux24.IN7
input_2[8] => Mux23.IN7
input_2[9] => Mux22.IN7
input_2[10] => Mux21.IN7
input_2[11] => Mux20.IN7
input_2[12] => Mux19.IN7
input_2[13] => Mux18.IN7
input_2[14] => Mux17.IN7
input_2[15] => Mux16.IN7
input_2[16] => Mux15.IN7
input_2[17] => Mux14.IN7
input_2[18] => Mux13.IN7
input_2[19] => Mux12.IN7
input_2[20] => Mux11.IN7
input_2[21] => Mux10.IN7
input_2[22] => Mux9.IN7
input_2[23] => Mux8.IN7
input_2[24] => Mux7.IN7
input_2[25] => Mux6.IN7
input_2[26] => Mux5.IN7
input_2[27] => Mux4.IN7
input_2[28] => Mux3.IN7
input_2[29] => Mux2.IN7
input_2[30] => Mux1.IN7
input_2[31] => Mux0.IN7
input_3[0] => Mux31.IN8
input_3[1] => Mux30.IN8
input_3[2] => Mux29.IN8
input_3[3] => Mux28.IN8
input_3[4] => Mux27.IN8
input_3[5] => Mux26.IN8
input_3[6] => Mux25.IN8
input_3[7] => Mux24.IN8
input_3[8] => Mux23.IN8
input_3[9] => Mux22.IN8
input_3[10] => Mux21.IN8
input_3[11] => Mux20.IN8
input_3[12] => Mux19.IN8
input_3[13] => Mux18.IN8
input_3[14] => Mux17.IN8
input_3[15] => Mux16.IN8
input_3[16] => Mux15.IN8
input_3[17] => Mux14.IN8
input_3[18] => Mux13.IN8
input_3[19] => Mux12.IN8
input_3[20] => Mux11.IN8
input_3[21] => Mux10.IN8
input_3[22] => Mux9.IN8
input_3[23] => Mux8.IN8
input_3[24] => Mux7.IN8
input_3[25] => Mux6.IN8
input_3[26] => Mux5.IN8
input_3[27] => Mux4.IN8
input_3[28] => Mux3.IN8
input_3[29] => Mux2.IN8
input_3[30] => Mux1.IN8
input_3[31] => Mux0.IN8
input_4[0] => Mux31.IN9
input_4[1] => Mux30.IN9
input_4[2] => Mux29.IN9
input_4[3] => Mux28.IN9
input_4[4] => Mux27.IN9
input_4[5] => Mux26.IN9
input_4[6] => Mux25.IN9
input_4[7] => Mux24.IN9
input_4[8] => Mux23.IN9
input_4[9] => Mux22.IN9
input_4[10] => Mux21.IN9
input_4[11] => Mux20.IN9
input_4[12] => Mux19.IN9
input_4[13] => Mux18.IN9
input_4[14] => Mux17.IN9
input_4[15] => Mux16.IN9
input_4[16] => Mux15.IN9
input_4[17] => Mux14.IN9
input_4[18] => Mux13.IN9
input_4[19] => Mux12.IN9
input_4[20] => Mux11.IN9
input_4[21] => Mux10.IN9
input_4[22] => Mux9.IN9
input_4[23] => Mux8.IN9
input_4[24] => Mux7.IN9
input_4[25] => Mux6.IN9
input_4[26] => Mux5.IN9
input_4[27] => Mux4.IN9
input_4[28] => Mux3.IN9
input_4[29] => Mux2.IN9
input_4[30] => Mux1.IN9
input_4[31] => Mux0.IN9
input_5[0] => Mux31.IN10
input_5[1] => Mux30.IN10
input_5[2] => Mux29.IN10
input_5[3] => Mux28.IN10
input_5[4] => Mux27.IN10
input_5[5] => Mux26.IN10
input_5[6] => Mux25.IN10
input_5[7] => Mux24.IN10
input_5[8] => Mux23.IN10
input_5[9] => Mux22.IN10
input_5[10] => Mux21.IN10
input_5[11] => Mux20.IN10
input_5[12] => Mux19.IN10
input_5[13] => Mux18.IN10
input_5[14] => Mux17.IN10
input_5[15] => Mux16.IN10
input_5[16] => Mux15.IN10
input_5[17] => Mux14.IN10
input_5[18] => Mux13.IN10
input_5[19] => Mux12.IN10
input_5[20] => Mux11.IN10
input_5[21] => Mux10.IN10
input_5[22] => Mux9.IN10
input_5[23] => Mux8.IN10
input_5[24] => Mux7.IN10
input_5[25] => Mux6.IN10
input_5[26] => Mux5.IN10
input_5[27] => Mux4.IN10
input_5[28] => Mux3.IN10
input_5[29] => Mux2.IN10
input_5[30] => Mux1.IN10
input_5[31] => Mux0.IN10
input_6[0] => Mux31.IN11
input_6[1] => Mux30.IN11
input_6[2] => Mux29.IN11
input_6[3] => Mux28.IN11
input_6[4] => Mux27.IN11
input_6[5] => Mux26.IN11
input_6[6] => Mux25.IN11
input_6[7] => Mux24.IN11
input_6[8] => Mux23.IN11
input_6[9] => Mux22.IN11
input_6[10] => Mux21.IN11
input_6[11] => Mux20.IN11
input_6[12] => Mux19.IN11
input_6[13] => Mux18.IN11
input_6[14] => Mux17.IN11
input_6[15] => Mux16.IN11
input_6[16] => Mux15.IN11
input_6[17] => Mux14.IN11
input_6[18] => Mux13.IN11
input_6[19] => Mux12.IN11
input_6[20] => Mux11.IN11
input_6[21] => Mux10.IN11
input_6[22] => Mux9.IN11
input_6[23] => Mux8.IN11
input_6[24] => Mux7.IN11
input_6[25] => Mux6.IN11
input_6[26] => Mux5.IN11
input_6[27] => Mux4.IN11
input_6[28] => Mux3.IN11
input_6[29] => Mux2.IN11
input_6[30] => Mux1.IN11
input_6[31] => Mux0.IN11
input_7[0] => Mux31.IN12
input_7[1] => Mux30.IN12
input_7[2] => Mux29.IN12
input_7[3] => Mux28.IN12
input_7[4] => Mux27.IN12
input_7[5] => Mux26.IN12
input_7[6] => Mux25.IN12
input_7[7] => Mux24.IN12
input_7[8] => Mux23.IN12
input_7[9] => Mux22.IN12
input_7[10] => Mux21.IN12
input_7[11] => Mux20.IN12
input_7[12] => Mux19.IN12
input_7[13] => Mux18.IN12
input_7[14] => Mux17.IN12
input_7[15] => Mux16.IN12
input_7[16] => Mux15.IN12
input_7[17] => Mux14.IN12
input_7[18] => Mux13.IN12
input_7[19] => Mux12.IN12
input_7[20] => Mux11.IN12
input_7[21] => Mux10.IN12
input_7[22] => Mux9.IN12
input_7[23] => Mux8.IN12
input_7[24] => Mux7.IN12
input_7[25] => Mux6.IN12
input_7[26] => Mux5.IN12
input_7[27] => Mux4.IN12
input_7[28] => Mux3.IN12
input_7[29] => Mux2.IN12
input_7[30] => Mux1.IN12
input_7[31] => Mux0.IN12
input_8[0] => Mux31.IN13
input_8[1] => Mux30.IN13
input_8[2] => Mux29.IN13
input_8[3] => Mux28.IN13
input_8[4] => Mux27.IN13
input_8[5] => Mux26.IN13
input_8[6] => Mux25.IN13
input_8[7] => Mux24.IN13
input_8[8] => Mux23.IN13
input_8[9] => Mux22.IN13
input_8[10] => Mux21.IN13
input_8[11] => Mux20.IN13
input_8[12] => Mux19.IN13
input_8[13] => Mux18.IN13
input_8[14] => Mux17.IN13
input_8[15] => Mux16.IN13
input_8[16] => Mux15.IN13
input_8[17] => Mux14.IN13
input_8[18] => Mux13.IN13
input_8[19] => Mux12.IN13
input_8[20] => Mux11.IN13
input_8[21] => Mux10.IN13
input_8[22] => Mux9.IN13
input_8[23] => Mux8.IN13
input_8[24] => Mux7.IN13
input_8[25] => Mux6.IN13
input_8[26] => Mux5.IN13
input_8[27] => Mux4.IN13
input_8[28] => Mux3.IN13
input_8[29] => Mux2.IN13
input_8[30] => Mux1.IN13
input_8[31] => Mux0.IN13
input_9[0] => Mux31.IN14
input_9[1] => Mux30.IN14
input_9[2] => Mux29.IN14
input_9[3] => Mux28.IN14
input_9[4] => Mux27.IN14
input_9[5] => Mux26.IN14
input_9[6] => Mux25.IN14
input_9[7] => Mux24.IN14
input_9[8] => Mux23.IN14
input_9[9] => Mux22.IN14
input_9[10] => Mux21.IN14
input_9[11] => Mux20.IN14
input_9[12] => Mux19.IN14
input_9[13] => Mux18.IN14
input_9[14] => Mux17.IN14
input_9[15] => Mux16.IN14
input_9[16] => Mux15.IN14
input_9[17] => Mux14.IN14
input_9[18] => Mux13.IN14
input_9[19] => Mux12.IN14
input_9[20] => Mux11.IN14
input_9[21] => Mux10.IN14
input_9[22] => Mux9.IN14
input_9[23] => Mux8.IN14
input_9[24] => Mux7.IN14
input_9[25] => Mux6.IN14
input_9[26] => Mux5.IN14
input_9[27] => Mux4.IN14
input_9[28] => Mux3.IN14
input_9[29] => Mux2.IN14
input_9[30] => Mux1.IN14
input_9[31] => Mux0.IN14
input_10[0] => Mux31.IN15
input_10[1] => Mux30.IN15
input_10[2] => Mux29.IN15
input_10[3] => Mux28.IN15
input_10[4] => Mux27.IN15
input_10[5] => Mux26.IN15
input_10[6] => Mux25.IN15
input_10[7] => Mux24.IN15
input_10[8] => Mux23.IN15
input_10[9] => Mux22.IN15
input_10[10] => Mux21.IN15
input_10[11] => Mux20.IN15
input_10[12] => Mux19.IN15
input_10[13] => Mux18.IN15
input_10[14] => Mux17.IN15
input_10[15] => Mux16.IN15
input_10[16] => Mux15.IN15
input_10[17] => Mux14.IN15
input_10[18] => Mux13.IN15
input_10[19] => Mux12.IN15
input_10[20] => Mux11.IN15
input_10[21] => Mux10.IN15
input_10[22] => Mux9.IN15
input_10[23] => Mux8.IN15
input_10[24] => Mux7.IN15
input_10[25] => Mux6.IN15
input_10[26] => Mux5.IN15
input_10[27] => Mux4.IN15
input_10[28] => Mux3.IN15
input_10[29] => Mux2.IN15
input_10[30] => Mux1.IN15
input_10[31] => Mux0.IN15
input_11[0] => Mux31.IN16
input_11[1] => Mux30.IN16
input_11[2] => Mux29.IN16
input_11[3] => Mux28.IN16
input_11[4] => Mux27.IN16
input_11[5] => Mux26.IN16
input_11[6] => Mux25.IN16
input_11[7] => Mux24.IN16
input_11[8] => Mux23.IN16
input_11[9] => Mux22.IN16
input_11[10] => Mux21.IN16
input_11[11] => Mux20.IN16
input_11[12] => Mux19.IN16
input_11[13] => Mux18.IN16
input_11[14] => Mux17.IN16
input_11[15] => Mux16.IN16
input_11[16] => Mux15.IN16
input_11[17] => Mux14.IN16
input_11[18] => Mux13.IN16
input_11[19] => Mux12.IN16
input_11[20] => Mux11.IN16
input_11[21] => Mux10.IN16
input_11[22] => Mux9.IN16
input_11[23] => Mux8.IN16
input_11[24] => Mux7.IN16
input_11[25] => Mux6.IN16
input_11[26] => Mux5.IN16
input_11[27] => Mux4.IN16
input_11[28] => Mux3.IN16
input_11[29] => Mux2.IN16
input_11[30] => Mux1.IN16
input_11[31] => Mux0.IN16
input_12[0] => Mux31.IN17
input_12[1] => Mux30.IN17
input_12[2] => Mux29.IN17
input_12[3] => Mux28.IN17
input_12[4] => Mux27.IN17
input_12[5] => Mux26.IN17
input_12[6] => Mux25.IN17
input_12[7] => Mux24.IN17
input_12[8] => Mux23.IN17
input_12[9] => Mux22.IN17
input_12[10] => Mux21.IN17
input_12[11] => Mux20.IN17
input_12[12] => Mux19.IN17
input_12[13] => Mux18.IN17
input_12[14] => Mux17.IN17
input_12[15] => Mux16.IN17
input_12[16] => Mux15.IN17
input_12[17] => Mux14.IN17
input_12[18] => Mux13.IN17
input_12[19] => Mux12.IN17
input_12[20] => Mux11.IN17
input_12[21] => Mux10.IN17
input_12[22] => Mux9.IN17
input_12[23] => Mux8.IN17
input_12[24] => Mux7.IN17
input_12[25] => Mux6.IN17
input_12[26] => Mux5.IN17
input_12[27] => Mux4.IN17
input_12[28] => Mux3.IN17
input_12[29] => Mux2.IN17
input_12[30] => Mux1.IN17
input_12[31] => Mux0.IN17
input_13[0] => Mux31.IN18
input_13[1] => Mux30.IN18
input_13[2] => Mux29.IN18
input_13[3] => Mux28.IN18
input_13[4] => Mux27.IN18
input_13[5] => Mux26.IN18
input_13[6] => Mux25.IN18
input_13[7] => Mux24.IN18
input_13[8] => Mux23.IN18
input_13[9] => Mux22.IN18
input_13[10] => Mux21.IN18
input_13[11] => Mux20.IN18
input_13[12] => Mux19.IN18
input_13[13] => Mux18.IN18
input_13[14] => Mux17.IN18
input_13[15] => Mux16.IN18
input_13[16] => Mux15.IN18
input_13[17] => Mux14.IN18
input_13[18] => Mux13.IN18
input_13[19] => Mux12.IN18
input_13[20] => Mux11.IN18
input_13[21] => Mux10.IN18
input_13[22] => Mux9.IN18
input_13[23] => Mux8.IN18
input_13[24] => Mux7.IN18
input_13[25] => Mux6.IN18
input_13[26] => Mux5.IN18
input_13[27] => Mux4.IN18
input_13[28] => Mux3.IN18
input_13[29] => Mux2.IN18
input_13[30] => Mux1.IN18
input_13[31] => Mux0.IN18
input_14[0] => Mux31.IN19
input_14[1] => Mux30.IN19
input_14[2] => Mux29.IN19
input_14[3] => Mux28.IN19
input_14[4] => Mux27.IN19
input_14[5] => Mux26.IN19
input_14[6] => Mux25.IN19
input_14[7] => Mux24.IN19
input_14[8] => Mux23.IN19
input_14[9] => Mux22.IN19
input_14[10] => Mux21.IN19
input_14[11] => Mux20.IN19
input_14[12] => Mux19.IN19
input_14[13] => Mux18.IN19
input_14[14] => Mux17.IN19
input_14[15] => Mux16.IN19
input_14[16] => Mux15.IN19
input_14[17] => Mux14.IN19
input_14[18] => Mux13.IN19
input_14[19] => Mux12.IN19
input_14[20] => Mux11.IN19
input_14[21] => Mux10.IN19
input_14[22] => Mux9.IN19
input_14[23] => Mux8.IN19
input_14[24] => Mux7.IN19
input_14[25] => Mux6.IN19
input_14[26] => Mux5.IN19
input_14[27] => Mux4.IN19
input_14[28] => Mux3.IN19
input_14[29] => Mux2.IN19
input_14[30] => Mux1.IN19
input_14[31] => Mux0.IN19
input_15[0] => Mux31.IN20
input_15[1] => Mux30.IN20
input_15[2] => Mux29.IN20
input_15[3] => Mux28.IN20
input_15[4] => Mux27.IN20
input_15[5] => Mux26.IN20
input_15[6] => Mux25.IN20
input_15[7] => Mux24.IN20
input_15[8] => Mux23.IN20
input_15[9] => Mux22.IN20
input_15[10] => Mux21.IN20
input_15[11] => Mux20.IN20
input_15[12] => Mux19.IN20
input_15[13] => Mux18.IN20
input_15[14] => Mux17.IN20
input_15[15] => Mux16.IN20
input_15[16] => Mux15.IN20
input_15[17] => Mux14.IN20
input_15[18] => Mux13.IN20
input_15[19] => Mux12.IN20
input_15[20] => Mux11.IN20
input_15[21] => Mux10.IN20
input_15[22] => Mux9.IN20
input_15[23] => Mux8.IN20
input_15[24] => Mux7.IN20
input_15[25] => Mux6.IN20
input_15[26] => Mux5.IN20
input_15[27] => Mux4.IN20
input_15[28] => Mux3.IN20
input_15[29] => Mux2.IN20
input_15[30] => Mux1.IN20
input_15[31] => Mux0.IN20
input_16[0] => Mux31.IN21
input_16[1] => Mux30.IN21
input_16[2] => Mux29.IN21
input_16[3] => Mux28.IN21
input_16[4] => Mux27.IN21
input_16[5] => Mux26.IN21
input_16[6] => Mux25.IN21
input_16[7] => Mux24.IN21
input_16[8] => Mux23.IN21
input_16[9] => Mux22.IN21
input_16[10] => Mux21.IN21
input_16[11] => Mux20.IN21
input_16[12] => Mux19.IN21
input_16[13] => Mux18.IN21
input_16[14] => Mux17.IN21
input_16[15] => Mux16.IN21
input_16[16] => Mux15.IN21
input_16[17] => Mux14.IN21
input_16[18] => Mux13.IN21
input_16[19] => Mux12.IN21
input_16[20] => Mux11.IN21
input_16[21] => Mux10.IN21
input_16[22] => Mux9.IN21
input_16[23] => Mux8.IN21
input_16[24] => Mux7.IN21
input_16[25] => Mux6.IN21
input_16[26] => Mux5.IN21
input_16[27] => Mux4.IN21
input_16[28] => Mux3.IN21
input_16[29] => Mux2.IN21
input_16[30] => Mux1.IN21
input_16[31] => Mux0.IN21
input_17[0] => Mux31.IN22
input_17[1] => Mux30.IN22
input_17[2] => Mux29.IN22
input_17[3] => Mux28.IN22
input_17[4] => Mux27.IN22
input_17[5] => Mux26.IN22
input_17[6] => Mux25.IN22
input_17[7] => Mux24.IN22
input_17[8] => Mux23.IN22
input_17[9] => Mux22.IN22
input_17[10] => Mux21.IN22
input_17[11] => Mux20.IN22
input_17[12] => Mux19.IN22
input_17[13] => Mux18.IN22
input_17[14] => Mux17.IN22
input_17[15] => Mux16.IN22
input_17[16] => Mux15.IN22
input_17[17] => Mux14.IN22
input_17[18] => Mux13.IN22
input_17[19] => Mux12.IN22
input_17[20] => Mux11.IN22
input_17[21] => Mux10.IN22
input_17[22] => Mux9.IN22
input_17[23] => Mux8.IN22
input_17[24] => Mux7.IN22
input_17[25] => Mux6.IN22
input_17[26] => Mux5.IN22
input_17[27] => Mux4.IN22
input_17[28] => Mux3.IN22
input_17[29] => Mux2.IN22
input_17[30] => Mux1.IN22
input_17[31] => Mux0.IN22
input_18[0] => Mux31.IN23
input_18[1] => Mux30.IN23
input_18[2] => Mux29.IN23
input_18[3] => Mux28.IN23
input_18[4] => Mux27.IN23
input_18[5] => Mux26.IN23
input_18[6] => Mux25.IN23
input_18[7] => Mux24.IN23
input_18[8] => Mux23.IN23
input_18[9] => Mux22.IN23
input_18[10] => Mux21.IN23
input_18[11] => Mux20.IN23
input_18[12] => Mux19.IN23
input_18[13] => Mux18.IN23
input_18[14] => Mux17.IN23
input_18[15] => Mux16.IN23
input_18[16] => Mux15.IN23
input_18[17] => Mux14.IN23
input_18[18] => Mux13.IN23
input_18[19] => Mux12.IN23
input_18[20] => Mux11.IN23
input_18[21] => Mux10.IN23
input_18[22] => Mux9.IN23
input_18[23] => Mux8.IN23
input_18[24] => Mux7.IN23
input_18[25] => Mux6.IN23
input_18[26] => Mux5.IN23
input_18[27] => Mux4.IN23
input_18[28] => Mux3.IN23
input_18[29] => Mux2.IN23
input_18[30] => Mux1.IN23
input_18[31] => Mux0.IN23
input_19[0] => Mux31.IN24
input_19[1] => Mux30.IN24
input_19[2] => Mux29.IN24
input_19[3] => Mux28.IN24
input_19[4] => Mux27.IN24
input_19[5] => Mux26.IN24
input_19[6] => Mux25.IN24
input_19[7] => Mux24.IN24
input_19[8] => Mux23.IN24
input_19[9] => Mux22.IN24
input_19[10] => Mux21.IN24
input_19[11] => Mux20.IN24
input_19[12] => Mux19.IN24
input_19[13] => Mux18.IN24
input_19[14] => Mux17.IN24
input_19[15] => Mux16.IN24
input_19[16] => Mux15.IN24
input_19[17] => Mux14.IN24
input_19[18] => Mux13.IN24
input_19[19] => Mux12.IN24
input_19[20] => Mux11.IN24
input_19[21] => Mux10.IN24
input_19[22] => Mux9.IN24
input_19[23] => Mux8.IN24
input_19[24] => Mux7.IN24
input_19[25] => Mux6.IN24
input_19[26] => Mux5.IN24
input_19[27] => Mux4.IN24
input_19[28] => Mux3.IN24
input_19[29] => Mux2.IN24
input_19[30] => Mux1.IN24
input_19[31] => Mux0.IN24
input_20[0] => Mux31.IN25
input_20[1] => Mux30.IN25
input_20[2] => Mux29.IN25
input_20[3] => Mux28.IN25
input_20[4] => Mux27.IN25
input_20[5] => Mux26.IN25
input_20[6] => Mux25.IN25
input_20[7] => Mux24.IN25
input_20[8] => Mux23.IN25
input_20[9] => Mux22.IN25
input_20[10] => Mux21.IN25
input_20[11] => Mux20.IN25
input_20[12] => Mux19.IN25
input_20[13] => Mux18.IN25
input_20[14] => Mux17.IN25
input_20[15] => Mux16.IN25
input_20[16] => Mux15.IN25
input_20[17] => Mux14.IN25
input_20[18] => Mux13.IN25
input_20[19] => Mux12.IN25
input_20[20] => Mux11.IN25
input_20[21] => Mux10.IN25
input_20[22] => Mux9.IN25
input_20[23] => Mux8.IN25
input_20[24] => Mux7.IN25
input_20[25] => Mux6.IN25
input_20[26] => Mux5.IN25
input_20[27] => Mux4.IN25
input_20[28] => Mux3.IN25
input_20[29] => Mux2.IN25
input_20[30] => Mux1.IN25
input_20[31] => Mux0.IN25
input_21[0] => Mux31.IN26
input_21[1] => Mux30.IN26
input_21[2] => Mux29.IN26
input_21[3] => Mux28.IN26
input_21[4] => Mux27.IN26
input_21[5] => Mux26.IN26
input_21[6] => Mux25.IN26
input_21[7] => Mux24.IN26
input_21[8] => Mux23.IN26
input_21[9] => Mux22.IN26
input_21[10] => Mux21.IN26
input_21[11] => Mux20.IN26
input_21[12] => Mux19.IN26
input_21[13] => Mux18.IN26
input_21[14] => Mux17.IN26
input_21[15] => Mux16.IN26
input_21[16] => Mux15.IN26
input_21[17] => Mux14.IN26
input_21[18] => Mux13.IN26
input_21[19] => Mux12.IN26
input_21[20] => Mux11.IN26
input_21[21] => Mux10.IN26
input_21[22] => Mux9.IN26
input_21[23] => Mux8.IN26
input_21[24] => Mux7.IN26
input_21[25] => Mux6.IN26
input_21[26] => Mux5.IN26
input_21[27] => Mux4.IN26
input_21[28] => Mux3.IN26
input_21[29] => Mux2.IN26
input_21[30] => Mux1.IN26
input_21[31] => Mux0.IN26
input_22[0] => Mux31.IN27
input_22[1] => Mux30.IN27
input_22[2] => Mux29.IN27
input_22[3] => Mux28.IN27
input_22[4] => Mux27.IN27
input_22[5] => Mux26.IN27
input_22[6] => Mux25.IN27
input_22[7] => Mux24.IN27
input_22[8] => Mux23.IN27
input_22[9] => Mux22.IN27
input_22[10] => Mux21.IN27
input_22[11] => Mux20.IN27
input_22[12] => Mux19.IN27
input_22[13] => Mux18.IN27
input_22[14] => Mux17.IN27
input_22[15] => Mux16.IN27
input_22[16] => Mux15.IN27
input_22[17] => Mux14.IN27
input_22[18] => Mux13.IN27
input_22[19] => Mux12.IN27
input_22[20] => Mux11.IN27
input_22[21] => Mux10.IN27
input_22[22] => Mux9.IN27
input_22[23] => Mux8.IN27
input_22[24] => Mux7.IN27
input_22[25] => Mux6.IN27
input_22[26] => Mux5.IN27
input_22[27] => Mux4.IN27
input_22[28] => Mux3.IN27
input_22[29] => Mux2.IN27
input_22[30] => Mux1.IN27
input_22[31] => Mux0.IN27
input_23[0] => Mux31.IN28
input_23[1] => Mux30.IN28
input_23[2] => Mux29.IN28
input_23[3] => Mux28.IN28
input_23[4] => Mux27.IN28
input_23[5] => Mux26.IN28
input_23[6] => Mux25.IN28
input_23[7] => Mux24.IN28
input_23[8] => Mux23.IN28
input_23[9] => Mux22.IN28
input_23[10] => Mux21.IN28
input_23[11] => Mux20.IN28
input_23[12] => Mux19.IN28
input_23[13] => Mux18.IN28
input_23[14] => Mux17.IN28
input_23[15] => Mux16.IN28
input_23[16] => Mux15.IN28
input_23[17] => Mux14.IN28
input_23[18] => Mux13.IN28
input_23[19] => Mux12.IN28
input_23[20] => Mux11.IN28
input_23[21] => Mux10.IN28
input_23[22] => Mux9.IN28
input_23[23] => Mux8.IN28
input_23[24] => Mux7.IN28
input_23[25] => Mux6.IN28
input_23[26] => Mux5.IN28
input_23[27] => Mux4.IN28
input_23[28] => Mux3.IN28
input_23[29] => Mux2.IN28
input_23[30] => Mux1.IN28
input_23[31] => Mux0.IN28
input_24[0] => Mux31.IN29
input_24[1] => Mux30.IN29
input_24[2] => Mux29.IN29
input_24[3] => Mux28.IN29
input_24[4] => Mux27.IN29
input_24[5] => Mux26.IN29
input_24[6] => Mux25.IN29
input_24[7] => Mux24.IN29
input_24[8] => Mux23.IN29
input_24[9] => Mux22.IN29
input_24[10] => Mux21.IN29
input_24[11] => Mux20.IN29
input_24[12] => Mux19.IN29
input_24[13] => Mux18.IN29
input_24[14] => Mux17.IN29
input_24[15] => Mux16.IN29
input_24[16] => Mux15.IN29
input_24[17] => Mux14.IN29
input_24[18] => Mux13.IN29
input_24[19] => Mux12.IN29
input_24[20] => Mux11.IN29
input_24[21] => Mux10.IN29
input_24[22] => Mux9.IN29
input_24[23] => Mux8.IN29
input_24[24] => Mux7.IN29
input_24[25] => Mux6.IN29
input_24[26] => Mux5.IN29
input_24[27] => Mux4.IN29
input_24[28] => Mux3.IN29
input_24[29] => Mux2.IN29
input_24[30] => Mux1.IN29
input_24[31] => Mux0.IN29
input_25[0] => Mux31.IN30
input_25[1] => Mux30.IN30
input_25[2] => Mux29.IN30
input_25[3] => Mux28.IN30
input_25[4] => Mux27.IN30
input_25[5] => Mux26.IN30
input_25[6] => Mux25.IN30
input_25[7] => Mux24.IN30
input_25[8] => Mux23.IN30
input_25[9] => Mux22.IN30
input_25[10] => Mux21.IN30
input_25[11] => Mux20.IN30
input_25[12] => Mux19.IN30
input_25[13] => Mux18.IN30
input_25[14] => Mux17.IN30
input_25[15] => Mux16.IN30
input_25[16] => Mux15.IN30
input_25[17] => Mux14.IN30
input_25[18] => Mux13.IN30
input_25[19] => Mux12.IN30
input_25[20] => Mux11.IN30
input_25[21] => Mux10.IN30
input_25[22] => Mux9.IN30
input_25[23] => Mux8.IN30
input_25[24] => Mux7.IN30
input_25[25] => Mux6.IN30
input_25[26] => Mux5.IN30
input_25[27] => Mux4.IN30
input_25[28] => Mux3.IN30
input_25[29] => Mux2.IN30
input_25[30] => Mux1.IN30
input_25[31] => Mux0.IN30
input_26[0] => Mux31.IN31
input_26[1] => Mux30.IN31
input_26[2] => Mux29.IN31
input_26[3] => Mux28.IN31
input_26[4] => Mux27.IN31
input_26[5] => Mux26.IN31
input_26[6] => Mux25.IN31
input_26[7] => Mux24.IN31
input_26[8] => Mux23.IN31
input_26[9] => Mux22.IN31
input_26[10] => Mux21.IN31
input_26[11] => Mux20.IN31
input_26[12] => Mux19.IN31
input_26[13] => Mux18.IN31
input_26[14] => Mux17.IN31
input_26[15] => Mux16.IN31
input_26[16] => Mux15.IN31
input_26[17] => Mux14.IN31
input_26[18] => Mux13.IN31
input_26[19] => Mux12.IN31
input_26[20] => Mux11.IN31
input_26[21] => Mux10.IN31
input_26[22] => Mux9.IN31
input_26[23] => Mux8.IN31
input_26[24] => Mux7.IN31
input_26[25] => Mux6.IN31
input_26[26] => Mux5.IN31
input_26[27] => Mux4.IN31
input_26[28] => Mux3.IN31
input_26[29] => Mux2.IN31
input_26[30] => Mux1.IN31
input_26[31] => Mux0.IN31
input_27[0] => Mux31.IN32
input_27[1] => Mux30.IN32
input_27[2] => Mux29.IN32
input_27[3] => Mux28.IN32
input_27[4] => Mux27.IN32
input_27[5] => Mux26.IN32
input_27[6] => Mux25.IN32
input_27[7] => Mux24.IN32
input_27[8] => Mux23.IN32
input_27[9] => Mux22.IN32
input_27[10] => Mux21.IN32
input_27[11] => Mux20.IN32
input_27[12] => Mux19.IN32
input_27[13] => Mux18.IN32
input_27[14] => Mux17.IN32
input_27[15] => Mux16.IN32
input_27[16] => Mux15.IN32
input_27[17] => Mux14.IN32
input_27[18] => Mux13.IN32
input_27[19] => Mux12.IN32
input_27[20] => Mux11.IN32
input_27[21] => Mux10.IN32
input_27[22] => Mux9.IN32
input_27[23] => Mux8.IN32
input_27[24] => Mux7.IN32
input_27[25] => Mux6.IN32
input_27[26] => Mux5.IN32
input_27[27] => Mux4.IN32
input_27[28] => Mux3.IN32
input_27[29] => Mux2.IN32
input_27[30] => Mux1.IN32
input_27[31] => Mux0.IN32
input_28[0] => Mux31.IN33
input_28[1] => Mux30.IN33
input_28[2] => Mux29.IN33
input_28[3] => Mux28.IN33
input_28[4] => Mux27.IN33
input_28[5] => Mux26.IN33
input_28[6] => Mux25.IN33
input_28[7] => Mux24.IN33
input_28[8] => Mux23.IN33
input_28[9] => Mux22.IN33
input_28[10] => Mux21.IN33
input_28[11] => Mux20.IN33
input_28[12] => Mux19.IN33
input_28[13] => Mux18.IN33
input_28[14] => Mux17.IN33
input_28[15] => Mux16.IN33
input_28[16] => Mux15.IN33
input_28[17] => Mux14.IN33
input_28[18] => Mux13.IN33
input_28[19] => Mux12.IN33
input_28[20] => Mux11.IN33
input_28[21] => Mux10.IN33
input_28[22] => Mux9.IN33
input_28[23] => Mux8.IN33
input_28[24] => Mux7.IN33
input_28[25] => Mux6.IN33
input_28[26] => Mux5.IN33
input_28[27] => Mux4.IN33
input_28[28] => Mux3.IN33
input_28[29] => Mux2.IN33
input_28[30] => Mux1.IN33
input_28[31] => Mux0.IN33
input_29[0] => Mux31.IN34
input_29[1] => Mux30.IN34
input_29[2] => Mux29.IN34
input_29[3] => Mux28.IN34
input_29[4] => Mux27.IN34
input_29[5] => Mux26.IN34
input_29[6] => Mux25.IN34
input_29[7] => Mux24.IN34
input_29[8] => Mux23.IN34
input_29[9] => Mux22.IN34
input_29[10] => Mux21.IN34
input_29[11] => Mux20.IN34
input_29[12] => Mux19.IN34
input_29[13] => Mux18.IN34
input_29[14] => Mux17.IN34
input_29[15] => Mux16.IN34
input_29[16] => Mux15.IN34
input_29[17] => Mux14.IN34
input_29[18] => Mux13.IN34
input_29[19] => Mux12.IN34
input_29[20] => Mux11.IN34
input_29[21] => Mux10.IN34
input_29[22] => Mux9.IN34
input_29[23] => Mux8.IN34
input_29[24] => Mux7.IN34
input_29[25] => Mux6.IN34
input_29[26] => Mux5.IN34
input_29[27] => Mux4.IN34
input_29[28] => Mux3.IN34
input_29[29] => Mux2.IN34
input_29[30] => Mux1.IN34
input_29[31] => Mux0.IN34
input_30[0] => Mux31.IN35
input_30[1] => Mux30.IN35
input_30[2] => Mux29.IN35
input_30[3] => Mux28.IN35
input_30[4] => Mux27.IN35
input_30[5] => Mux26.IN35
input_30[6] => Mux25.IN35
input_30[7] => Mux24.IN35
input_30[8] => Mux23.IN35
input_30[9] => Mux22.IN35
input_30[10] => Mux21.IN35
input_30[11] => Mux20.IN35
input_30[12] => Mux19.IN35
input_30[13] => Mux18.IN35
input_30[14] => Mux17.IN35
input_30[15] => Mux16.IN35
input_30[16] => Mux15.IN35
input_30[17] => Mux14.IN35
input_30[18] => Mux13.IN35
input_30[19] => Mux12.IN35
input_30[20] => Mux11.IN35
input_30[21] => Mux10.IN35
input_30[22] => Mux9.IN35
input_30[23] => Mux8.IN35
input_30[24] => Mux7.IN35
input_30[25] => Mux6.IN35
input_30[26] => Mux5.IN35
input_30[27] => Mux4.IN35
input_30[28] => Mux3.IN35
input_30[29] => Mux2.IN35
input_30[30] => Mux1.IN35
input_30[31] => Mux0.IN35
input_31[0] => Mux31.IN36
input_31[1] => Mux30.IN36
input_31[2] => Mux29.IN36
input_31[3] => Mux28.IN36
input_31[4] => Mux27.IN36
input_31[5] => Mux26.IN36
input_31[6] => Mux25.IN36
input_31[7] => Mux24.IN36
input_31[8] => Mux23.IN36
input_31[9] => Mux22.IN36
input_31[10] => Mux21.IN36
input_31[11] => Mux20.IN36
input_31[12] => Mux19.IN36
input_31[13] => Mux18.IN36
input_31[14] => Mux17.IN36
input_31[15] => Mux16.IN36
input_31[16] => Mux15.IN36
input_31[17] => Mux14.IN36
input_31[18] => Mux13.IN36
input_31[19] => Mux12.IN36
input_31[20] => Mux11.IN36
input_31[21] => Mux10.IN36
input_31[22] => Mux9.IN36
input_31[23] => Mux8.IN36
input_31[24] => Mux7.IN36
input_31[25] => Mux6.IN36
input_31[26] => Mux5.IN36
input_31[27] => Mux4.IN36
input_31[28] => Mux3.IN36
input_31[29] => Mux2.IN36
input_31[30] => Mux1.IN36
input_31[31] => Mux0.IN36
output_0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|immediate_generator:imm_gen
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~
instruction[0] => Mux0.IN134
instruction[0] => Mux1.IN134
instruction[0] => Mux2.IN134
instruction[0] => Mux3.IN134
instruction[0] => Mux4.IN134
instruction[0] => Mux5.IN134
instruction[0] => Mux6.IN134
instruction[0] => Equal0.IN31
instruction[1] => Mux0.IN133
instruction[1] => Mux1.IN133
instruction[1] => Mux2.IN133
instruction[1] => Mux3.IN133
instruction[1] => Mux4.IN133
instruction[1] => Mux5.IN133
instruction[1] => Mux6.IN133
instruction[1] => Equal0.IN30
instruction[2] => Mux0.IN132
instruction[2] => Mux1.IN132
instruction[2] => Mux2.IN132
instruction[2] => Mux3.IN132
instruction[2] => Mux4.IN132
instruction[2] => Mux5.IN132
instruction[2] => Mux6.IN132
instruction[2] => Equal0.IN28
instruction[3] => Mux0.IN131
instruction[3] => Mux1.IN131
instruction[3] => Mux2.IN131
instruction[3] => Mux3.IN131
instruction[3] => Mux4.IN131
instruction[3] => Mux5.IN131
instruction[3] => Mux6.IN131
instruction[3] => Equal0.IN27
instruction[4] => Mux0.IN130
instruction[4] => Mux1.IN130
instruction[4] => Mux2.IN130
instruction[4] => Mux3.IN130
instruction[4] => Mux4.IN130
instruction[4] => Mux5.IN130
instruction[4] => Mux6.IN130
instruction[4] => Equal0.IN29
instruction[5] => Mux0.IN129
instruction[5] => Mux1.IN129
instruction[5] => Mux2.IN129
instruction[5] => Mux3.IN129
instruction[5] => Mux4.IN129
instruction[5] => Mux5.IN129
instruction[5] => Mux6.IN129
instruction[5] => Equal0.IN26
instruction[6] => Mux0.IN128
instruction[6] => Mux1.IN128
instruction[6] => Mux2.IN128
instruction[6] => Mux3.IN128
instruction[6] => Mux4.IN128
instruction[6] => Mux5.IN128
instruction[6] => Mux6.IN128
instruction[6] => Equal0.IN25
instruction[7] => Selector19.IN7
instruction[7] => Selector24.IN5
instruction[7] => Equal0.IN24
instruction[8] => Selector23.IN5
instruction[8] => Equal0.IN23
instruction[9] => Selector22.IN5
instruction[9] => Equal0.IN22
instruction[10] => Selector21.IN5
instruction[10] => Equal0.IN21
instruction[11] => Selector20.IN5
instruction[11] => Equal0.IN20
instruction[12] => Selector18.IN5
instruction[12] => Equal0.IN19
instruction[13] => Selector17.IN5
instruction[13] => Equal0.IN18
instruction[14] => Selector16.IN5
instruction[14] => Equal0.IN17
instruction[15] => Selector15.IN5
instruction[15] => Equal0.IN16
instruction[16] => Selector14.IN5
instruction[16] => Equal0.IN15
instruction[17] => Selector13.IN5
instruction[17] => Equal0.IN14
instruction[18] => Selector12.IN5
instruction[18] => Equal0.IN13
instruction[19] => Selector11.IN5
instruction[19] => Equal0.IN12
instruction[20] => Selector10.IN5
instruction[20] => Selector19.IN6
instruction[20] => Selector24.IN4
instruction[20] => Equal0.IN11
instruction[21] => Selector9.IN5
instruction[21] => Selector23.IN4
instruction[21] => Equal0.IN10
instruction[22] => Selector8.IN5
instruction[22] => Selector22.IN4
instruction[22] => Equal0.IN9
instruction[23] => Selector7.IN5
instruction[23] => Selector21.IN4
instruction[23] => Equal0.IN8
instruction[24] => Selector6.IN5
instruction[24] => Selector20.IN4
instruction[24] => Equal0.IN7
instruction[25] => Selector5.IN5
instruction[25] => internal_immediate.DATAA
instruction[25] => Equal0.IN6
instruction[26] => Selector4.IN5
instruction[26] => internal_immediate.DATAA
instruction[26] => Equal0.IN5
instruction[27] => Selector3.IN5
instruction[27] => internal_immediate.DATAA
instruction[27] => Equal0.IN4
instruction[28] => Selector2.IN5
instruction[28] => internal_immediate.DATAA
instruction[28] => Equal0.IN3
instruction[29] => Selector1.IN5
instruction[29] => internal_immediate.DATAA
instruction[29] => Equal0.IN2
instruction[30] => Selector0.IN5
instruction[30] => internal_immediate.DATAA
instruction[30] => Equal0.IN1
instruction[31] => internal_immediate.DATAA
instruction[31] => Selector0.IN4
instruction[31] => Selector1.IN4
instruction[31] => Selector2.IN4
instruction[31] => Selector3.IN4
instruction[31] => Selector4.IN4
instruction[31] => Selector5.IN4
instruction[31] => Selector6.IN4
instruction[31] => Selector7.IN4
instruction[31] => Selector8.IN4
instruction[31] => Selector9.IN4
instruction[31] => Selector10.IN4
instruction[31] => Selector11.IN4
instruction[31] => Selector12.IN4
instruction[31] => Selector13.IN4
instruction[31] => Selector14.IN4
instruction[31] => Selector15.IN4
instruction[31] => Selector16.IN4
instruction[31] => Selector17.IN4
instruction[31] => Selector18.IN4
instruction[31] => Selector19.IN5
instruction[31] => Equal0.IN0
immediate[0] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
immediate[1] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
immediate[2] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
immediate[3] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
immediate[4] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
immediate[5] <= internal_immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[6] <= internal_immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[7] <= internal_immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[8] <= internal_immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[9] <= internal_immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[10] <= internal_immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[11] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
immediate[12] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
immediate[13] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
immediate[14] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
immediate[15] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
immediate[16] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
immediate[17] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
immediate[18] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
immediate[19] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
immediate[20] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
immediate[21] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
immediate[22] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
immediate[23] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
immediate[24] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
immediate[25] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
immediate[26] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
immediate[27] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
immediate[28] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
immediate[29] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
immediate[30] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
immediate[31] <= internal_immediate.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|jump_target_unit:JTU
current_instruction_address[0] => mux_2_1:internal_mux_2_1.input_0[0]
current_instruction_address[1] => mux_2_1:internal_mux_2_1.input_0[1]
current_instruction_address[2] => mux_2_1:internal_mux_2_1.input_0[2]
current_instruction_address[3] => mux_2_1:internal_mux_2_1.input_0[3]
current_instruction_address[4] => mux_2_1:internal_mux_2_1.input_0[4]
current_instruction_address[5] => mux_2_1:internal_mux_2_1.input_0[5]
current_instruction_address[6] => mux_2_1:internal_mux_2_1.input_0[6]
current_instruction_address[7] => mux_2_1:internal_mux_2_1.input_0[7]
current_instruction_address[8] => mux_2_1:internal_mux_2_1.input_0[8]
current_instruction_address[9] => mux_2_1:internal_mux_2_1.input_0[9]
current_instruction_address[10] => mux_2_1:internal_mux_2_1.input_0[10]
current_instruction_address[11] => mux_2_1:internal_mux_2_1.input_0[11]
current_instruction_address[12] => mux_2_1:internal_mux_2_1.input_0[12]
current_instruction_address[13] => mux_2_1:internal_mux_2_1.input_0[13]
current_instruction_address[14] => mux_2_1:internal_mux_2_1.input_0[14]
current_instruction_address[15] => mux_2_1:internal_mux_2_1.input_0[15]
current_instruction_address[16] => mux_2_1:internal_mux_2_1.input_0[16]
current_instruction_address[17] => mux_2_1:internal_mux_2_1.input_0[17]
current_instruction_address[18] => mux_2_1:internal_mux_2_1.input_0[18]
current_instruction_address[19] => mux_2_1:internal_mux_2_1.input_0[19]
current_instruction_address[20] => mux_2_1:internal_mux_2_1.input_0[20]
current_instruction_address[21] => mux_2_1:internal_mux_2_1.input_0[21]
current_instruction_address[22] => mux_2_1:internal_mux_2_1.input_0[22]
current_instruction_address[23] => mux_2_1:internal_mux_2_1.input_0[23]
current_instruction_address[24] => mux_2_1:internal_mux_2_1.input_0[24]
current_instruction_address[25] => mux_2_1:internal_mux_2_1.input_0[25]
current_instruction_address[26] => mux_2_1:internal_mux_2_1.input_0[26]
current_instruction_address[27] => mux_2_1:internal_mux_2_1.input_0[27]
current_instruction_address[28] => mux_2_1:internal_mux_2_1.input_0[28]
current_instruction_address[29] => mux_2_1:internal_mux_2_1.input_0[29]
current_instruction_address[30] => mux_2_1:internal_mux_2_1.input_0[30]
current_instruction_address[31] => mux_2_1:internal_mux_2_1.input_0[31]
register_source_data_1[0] => mux_2_1:internal_mux_2_1.input_1[0]
register_source_data_1[1] => mux_2_1:internal_mux_2_1.input_1[1]
register_source_data_1[2] => mux_2_1:internal_mux_2_1.input_1[2]
register_source_data_1[3] => mux_2_1:internal_mux_2_1.input_1[3]
register_source_data_1[4] => mux_2_1:internal_mux_2_1.input_1[4]
register_source_data_1[5] => mux_2_1:internal_mux_2_1.input_1[5]
register_source_data_1[6] => mux_2_1:internal_mux_2_1.input_1[6]
register_source_data_1[7] => mux_2_1:internal_mux_2_1.input_1[7]
register_source_data_1[8] => mux_2_1:internal_mux_2_1.input_1[8]
register_source_data_1[9] => mux_2_1:internal_mux_2_1.input_1[9]
register_source_data_1[10] => mux_2_1:internal_mux_2_1.input_1[10]
register_source_data_1[11] => mux_2_1:internal_mux_2_1.input_1[11]
register_source_data_1[12] => mux_2_1:internal_mux_2_1.input_1[12]
register_source_data_1[13] => mux_2_1:internal_mux_2_1.input_1[13]
register_source_data_1[14] => mux_2_1:internal_mux_2_1.input_1[14]
register_source_data_1[15] => mux_2_1:internal_mux_2_1.input_1[15]
register_source_data_1[16] => mux_2_1:internal_mux_2_1.input_1[16]
register_source_data_1[17] => mux_2_1:internal_mux_2_1.input_1[17]
register_source_data_1[18] => mux_2_1:internal_mux_2_1.input_1[18]
register_source_data_1[19] => mux_2_1:internal_mux_2_1.input_1[19]
register_source_data_1[20] => mux_2_1:internal_mux_2_1.input_1[20]
register_source_data_1[21] => mux_2_1:internal_mux_2_1.input_1[21]
register_source_data_1[22] => mux_2_1:internal_mux_2_1.input_1[22]
register_source_data_1[23] => mux_2_1:internal_mux_2_1.input_1[23]
register_source_data_1[24] => mux_2_1:internal_mux_2_1.input_1[24]
register_source_data_1[25] => mux_2_1:internal_mux_2_1.input_1[25]
register_source_data_1[26] => mux_2_1:internal_mux_2_1.input_1[26]
register_source_data_1[27] => mux_2_1:internal_mux_2_1.input_1[27]
register_source_data_1[28] => mux_2_1:internal_mux_2_1.input_1[28]
register_source_data_1[29] => mux_2_1:internal_mux_2_1.input_1[29]
register_source_data_1[30] => mux_2_1:internal_mux_2_1.input_1[30]
register_source_data_1[31] => mux_2_1:internal_mux_2_1.input_1[31]
immediate[0] => adder:internal_adder.input_1[0]
immediate[1] => adder:internal_adder.input_1[1]
immediate[2] => adder:internal_adder.input_1[2]
immediate[3] => adder:internal_adder.input_1[3]
immediate[4] => adder:internal_adder.input_1[4]
immediate[5] => adder:internal_adder.input_1[5]
immediate[6] => adder:internal_adder.input_1[6]
immediate[7] => adder:internal_adder.input_1[7]
immediate[8] => adder:internal_adder.input_1[8]
immediate[9] => adder:internal_adder.input_1[9]
immediate[10] => adder:internal_adder.input_1[10]
immediate[11] => adder:internal_adder.input_1[11]
immediate[12] => adder:internal_adder.input_1[12]
immediate[13] => adder:internal_adder.input_1[13]
immediate[14] => adder:internal_adder.input_1[14]
immediate[15] => adder:internal_adder.input_1[15]
immediate[16] => adder:internal_adder.input_1[16]
immediate[17] => adder:internal_adder.input_1[17]
immediate[18] => adder:internal_adder.input_1[18]
immediate[19] => adder:internal_adder.input_1[19]
immediate[20] => adder:internal_adder.input_1[20]
immediate[21] => adder:internal_adder.input_1[21]
immediate[22] => adder:internal_adder.input_1[22]
immediate[23] => adder:internal_adder.input_1[23]
immediate[24] => adder:internal_adder.input_1[24]
immediate[25] => adder:internal_adder.input_1[25]
immediate[26] => adder:internal_adder.input_1[26]
immediate[27] => adder:internal_adder.input_1[27]
immediate[28] => adder:internal_adder.input_1[28]
immediate[29] => adder:internal_adder.input_1[29]
immediate[30] => adder:internal_adder.input_1[30]
immediate[31] => adder:internal_adder.input_1[31]
jump_target_sel => mux_2_1:internal_mux_2_1.selection
target_address[0] <= adder:internal_adder.output_0[0]
target_address[1] <= adder:internal_adder.output_0[1]
target_address[2] <= adder:internal_adder.output_0[2]
target_address[3] <= adder:internal_adder.output_0[3]
target_address[4] <= adder:internal_adder.output_0[4]
target_address[5] <= adder:internal_adder.output_0[5]
target_address[6] <= adder:internal_adder.output_0[6]
target_address[7] <= adder:internal_adder.output_0[7]
target_address[8] <= adder:internal_adder.output_0[8]
target_address[9] <= adder:internal_adder.output_0[9]
target_address[10] <= adder:internal_adder.output_0[10]
target_address[11] <= adder:internal_adder.output_0[11]
target_address[12] <= adder:internal_adder.output_0[12]
target_address[13] <= adder:internal_adder.output_0[13]
target_address[14] <= adder:internal_adder.output_0[14]
target_address[15] <= adder:internal_adder.output_0[15]
target_address[16] <= adder:internal_adder.output_0[16]
target_address[17] <= adder:internal_adder.output_0[17]
target_address[18] <= adder:internal_adder.output_0[18]
target_address[19] <= adder:internal_adder.output_0[19]
target_address[20] <= adder:internal_adder.output_0[20]
target_address[21] <= adder:internal_adder.output_0[21]
target_address[22] <= adder:internal_adder.output_0[22]
target_address[23] <= adder:internal_adder.output_0[23]
target_address[24] <= adder:internal_adder.output_0[24]
target_address[25] <= adder:internal_adder.output_0[25]
target_address[26] <= adder:internal_adder.output_0[26]
target_address[27] <= adder:internal_adder.output_0[27]
target_address[28] <= adder:internal_adder.output_0[28]
target_address[29] <= adder:internal_adder.output_0[29]
target_address[30] <= adder:internal_adder.output_0[30]
target_address[31] <= adder:internal_adder.output_0[31]


|core_rv32i|datapath:datapath_0|jump_target_unit:JTU|mux_2_1:internal_mux_2_1
selection => Selector0.IN3
selection => Selector1.IN3
selection => Selector2.IN3
selection => Selector3.IN3
selection => Selector4.IN3
selection => Selector5.IN3
selection => Selector6.IN3
selection => Selector7.IN3
selection => Selector8.IN3
selection => Selector9.IN3
selection => Selector10.IN3
selection => Selector11.IN3
selection => Selector12.IN3
selection => Selector13.IN3
selection => Selector14.IN3
selection => Selector15.IN3
selection => Selector16.IN3
selection => Selector17.IN3
selection => Selector18.IN3
selection => Selector19.IN3
selection => Selector20.IN3
selection => Selector21.IN3
selection => Selector22.IN3
selection => Selector23.IN3
selection => Selector24.IN3
selection => Selector25.IN3
selection => Selector26.IN3
selection => Selector27.IN3
selection => Selector28.IN3
selection => Selector29.IN3
selection => Selector30.IN3
selection => Selector31.IN3
selection => Selector0.IN1
selection => Selector1.IN1
selection => Selector2.IN1
selection => Selector3.IN1
selection => Selector4.IN1
selection => Selector5.IN1
selection => Selector6.IN1
selection => Selector7.IN1
selection => Selector8.IN1
selection => Selector9.IN1
selection => Selector10.IN1
selection => Selector11.IN1
selection => Selector12.IN1
selection => Selector13.IN1
selection => Selector14.IN1
selection => Selector15.IN1
selection => Selector16.IN1
selection => Selector17.IN1
selection => Selector18.IN1
selection => Selector19.IN1
selection => Selector20.IN1
selection => Selector21.IN1
selection => Selector22.IN1
selection => Selector23.IN1
selection => Selector24.IN1
selection => Selector25.IN1
selection => Selector26.IN1
selection => Selector27.IN1
selection => Selector28.IN1
selection => Selector29.IN1
selection => Selector30.IN1
selection => Selector31.IN1
input_0[0] => Selector31.IN4
input_0[1] => Selector30.IN4
input_0[2] => Selector29.IN4
input_0[3] => Selector28.IN4
input_0[4] => Selector27.IN4
input_0[5] => Selector26.IN4
input_0[6] => Selector25.IN4
input_0[7] => Selector24.IN4
input_0[8] => Selector23.IN4
input_0[9] => Selector22.IN4
input_0[10] => Selector21.IN4
input_0[11] => Selector20.IN4
input_0[12] => Selector19.IN4
input_0[13] => Selector18.IN4
input_0[14] => Selector17.IN4
input_0[15] => Selector16.IN4
input_0[16] => Selector15.IN4
input_0[17] => Selector14.IN4
input_0[18] => Selector13.IN4
input_0[19] => Selector12.IN4
input_0[20] => Selector11.IN4
input_0[21] => Selector10.IN4
input_0[22] => Selector9.IN4
input_0[23] => Selector8.IN4
input_0[24] => Selector7.IN4
input_0[25] => Selector6.IN4
input_0[26] => Selector5.IN4
input_0[27] => Selector4.IN4
input_0[28] => Selector3.IN4
input_0[29] => Selector2.IN4
input_0[30] => Selector1.IN4
input_0[31] => Selector0.IN4
input_1[0] => Selector31.IN5
input_1[1] => Selector30.IN5
input_1[2] => Selector29.IN5
input_1[3] => Selector28.IN5
input_1[4] => Selector27.IN5
input_1[5] => Selector26.IN5
input_1[6] => Selector25.IN5
input_1[7] => Selector24.IN5
input_1[8] => Selector23.IN5
input_1[9] => Selector22.IN5
input_1[10] => Selector21.IN5
input_1[11] => Selector20.IN5
input_1[12] => Selector19.IN5
input_1[13] => Selector18.IN5
input_1[14] => Selector17.IN5
input_1[15] => Selector16.IN5
input_1[16] => Selector15.IN5
input_1[17] => Selector14.IN5
input_1[18] => Selector13.IN5
input_1[19] => Selector12.IN5
input_1[20] => Selector11.IN5
input_1[21] => Selector10.IN5
input_1[22] => Selector9.IN5
input_1[23] => Selector8.IN5
input_1[24] => Selector7.IN5
input_1[25] => Selector6.IN5
input_1[26] => Selector5.IN5
input_1[27] => Selector4.IN5
input_1[28] => Selector3.IN5
input_1[29] => Selector2.IN5
input_1[30] => Selector1.IN5
input_1[31] => Selector0.IN5
output_0[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|jump_target_unit:JTU|adder:internal_adder
input_0[0] => Add0.IN33
input_0[1] => Add0.IN32
input_0[2] => Add0.IN31
input_0[3] => Add0.IN30
input_0[4] => Add0.IN29
input_0[5] => Add0.IN28
input_0[6] => Add0.IN27
input_0[7] => Add0.IN26
input_0[8] => Add0.IN25
input_0[9] => Add0.IN24
input_0[10] => Add0.IN23
input_0[11] => Add0.IN22
input_0[12] => Add0.IN21
input_0[13] => Add0.IN20
input_0[14] => Add0.IN19
input_0[15] => Add0.IN18
input_0[16] => Add0.IN17
input_0[17] => Add0.IN16
input_0[18] => Add0.IN15
input_0[19] => Add0.IN14
input_0[20] => Add0.IN13
input_0[21] => Add0.IN12
input_0[22] => Add0.IN11
input_0[23] => Add0.IN10
input_0[24] => Add0.IN9
input_0[25] => Add0.IN8
input_0[26] => Add0.IN7
input_0[27] => Add0.IN6
input_0[28] => Add0.IN5
input_0[29] => Add0.IN4
input_0[30] => Add0.IN3
input_0[31] => Add0.IN1
input_0[31] => Add0.IN2
input_1[0] => Add0.IN66
input_1[1] => Add0.IN65
input_1[2] => Add0.IN64
input_1[3] => Add0.IN63
input_1[4] => Add0.IN62
input_1[5] => Add0.IN61
input_1[6] => Add0.IN60
input_1[7] => Add0.IN59
input_1[8] => Add0.IN58
input_1[9] => Add0.IN57
input_1[10] => Add0.IN56
input_1[11] => Add0.IN55
input_1[12] => Add0.IN54
input_1[13] => Add0.IN53
input_1[14] => Add0.IN52
input_1[15] => Add0.IN51
input_1[16] => Add0.IN50
input_1[17] => Add0.IN49
input_1[18] => Add0.IN48
input_1[19] => Add0.IN47
input_1[20] => Add0.IN46
input_1[21] => Add0.IN45
input_1[22] => Add0.IN44
input_1[23] => Add0.IN43
input_1[24] => Add0.IN42
input_1[25] => Add0.IN41
input_1[26] => Add0.IN40
input_1[27] => Add0.IN39
input_1[28] => Add0.IN38
input_1[29] => Add0.IN37
input_1[30] => Add0.IN36
input_1[31] => Add0.IN34
input_1[31] => Add0.IN35
output_0[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|branch_logic:compare_unit
input_0[0] => Add0.IN66
input_0[1] => Add0.IN65
input_0[2] => Add0.IN64
input_0[3] => Add0.IN63
input_0[4] => Add0.IN62
input_0[5] => Add0.IN61
input_0[6] => Add0.IN60
input_0[7] => Add0.IN59
input_0[8] => Add0.IN58
input_0[9] => Add0.IN57
input_0[10] => Add0.IN56
input_0[11] => Add0.IN55
input_0[12] => Add0.IN54
input_0[13] => Add0.IN53
input_0[14] => Add0.IN52
input_0[15] => Add0.IN51
input_0[16] => Add0.IN50
input_0[17] => Add0.IN49
input_0[18] => Add0.IN48
input_0[19] => Add0.IN47
input_0[20] => Add0.IN46
input_0[21] => Add0.IN45
input_0[22] => Add0.IN44
input_0[23] => Add0.IN43
input_0[24] => Add0.IN42
input_0[25] => Add0.IN41
input_0[26] => Add0.IN40
input_0[27] => Add0.IN39
input_0[28] => Add0.IN38
input_0[29] => Add0.IN37
input_0[30] => Add0.IN36
input_0[31] => Add0.IN34
input_0[31] => Add0.IN35
input_1[0] => Add0.IN33
input_1[1] => Add0.IN32
input_1[2] => Add0.IN31
input_1[3] => Add0.IN30
input_1[4] => Add0.IN29
input_1[5] => Add0.IN28
input_1[6] => Add0.IN27
input_1[7] => Add0.IN26
input_1[8] => Add0.IN25
input_1[9] => Add0.IN24
input_1[10] => Add0.IN23
input_1[11] => Add0.IN22
input_1[12] => Add0.IN21
input_1[13] => Add0.IN20
input_1[14] => Add0.IN19
input_1[15] => Add0.IN18
input_1[16] => Add0.IN17
input_1[17] => Add0.IN16
input_1[18] => Add0.IN15
input_1[19] => Add0.IN14
input_1[20] => Add0.IN13
input_1[21] => Add0.IN12
input_1[22] => Add0.IN11
input_1[23] => Add0.IN10
input_1[24] => Add0.IN9
input_1[25] => Add0.IN8
input_1[26] => Add0.IN7
input_1[27] => Add0.IN6
input_1[28] => Add0.IN5
input_1[29] => Add0.IN4
input_1[30] => Add0.IN3
input_1[31] => Add0.IN1
input_1[31] => Add0.IN2
branch => result_temp[32].OUTPUTSELECT
branch => result_temp[31].OUTPUTSELECT
branch => result_temp[30].OUTPUTSELECT
branch => result_temp[29].OUTPUTSELECT
branch => result_temp[28].OUTPUTSELECT
branch => result_temp[27].OUTPUTSELECT
branch => result_temp[26].OUTPUTSELECT
branch => result_temp[25].OUTPUTSELECT
branch => result_temp[24].OUTPUTSELECT
branch => result_temp[23].OUTPUTSELECT
branch => result_temp[22].OUTPUTSELECT
branch => result_temp[21].OUTPUTSELECT
branch => result_temp[20].OUTPUTSELECT
branch => result_temp[19].OUTPUTSELECT
branch => result_temp[18].OUTPUTSELECT
branch => result_temp[17].OUTPUTSELECT
branch => result_temp[16].OUTPUTSELECT
branch => result_temp[15].OUTPUTSELECT
branch => result_temp[14].OUTPUTSELECT
branch => result_temp[13].OUTPUTSELECT
branch => result_temp[12].OUTPUTSELECT
branch => result_temp[11].OUTPUTSELECT
branch => result_temp[10].OUTPUTSELECT
branch => result_temp[9].OUTPUTSELECT
branch => result_temp[8].OUTPUTSELECT
branch => result_temp[7].OUTPUTSELECT
branch => result_temp[6].OUTPUTSELECT
branch => result_temp[5].OUTPUTSELECT
branch => result_temp[4].OUTPUTSELECT
branch => result_temp[3].OUTPUTSELECT
branch => result_temp[2].OUTPUTSELECT
branch => result_temp[1].OUTPUTSELECT
branch => result_temp[0].OUTPUTSELECT
branch => branch_response.OUTPUTSELECT
branch_control[0] => Mux0.IN10
branch_control[0] => Mux1.IN10
branch_control[0] => Mux2.IN10
branch_control[0] => Mux3.IN10
branch_control[0] => Mux4.IN10
branch_control[0] => Mux5.IN10
branch_control[0] => Mux6.IN10
branch_control[0] => Mux7.IN10
branch_control[0] => Mux8.IN10
branch_control[0] => Mux9.IN10
branch_control[0] => Mux10.IN10
branch_control[0] => Mux11.IN10
branch_control[0] => Mux12.IN10
branch_control[0] => Mux13.IN10
branch_control[0] => Mux14.IN10
branch_control[0] => Mux15.IN10
branch_control[0] => Mux16.IN10
branch_control[0] => Mux17.IN10
branch_control[0] => Mux18.IN10
branch_control[0] => Mux19.IN10
branch_control[0] => Mux20.IN10
branch_control[0] => Mux21.IN10
branch_control[0] => Mux22.IN10
branch_control[0] => Mux23.IN10
branch_control[0] => Mux24.IN10
branch_control[0] => Mux25.IN10
branch_control[0] => Mux26.IN10
branch_control[0] => Mux27.IN10
branch_control[0] => Mux28.IN10
branch_control[0] => Mux29.IN10
branch_control[0] => Mux30.IN10
branch_control[0] => Mux31.IN10
branch_control[0] => Mux32.IN10
branch_control[0] => Mux33.IN9
branch_control[1] => Mux0.IN9
branch_control[1] => Mux1.IN9
branch_control[1] => Mux2.IN9
branch_control[1] => Mux3.IN9
branch_control[1] => Mux4.IN9
branch_control[1] => Mux5.IN9
branch_control[1] => Mux6.IN9
branch_control[1] => Mux7.IN9
branch_control[1] => Mux8.IN9
branch_control[1] => Mux9.IN9
branch_control[1] => Mux10.IN9
branch_control[1] => Mux11.IN9
branch_control[1] => Mux12.IN9
branch_control[1] => Mux13.IN9
branch_control[1] => Mux14.IN9
branch_control[1] => Mux15.IN9
branch_control[1] => Mux16.IN9
branch_control[1] => Mux17.IN9
branch_control[1] => Mux18.IN9
branch_control[1] => Mux19.IN9
branch_control[1] => Mux20.IN9
branch_control[1] => Mux21.IN9
branch_control[1] => Mux22.IN9
branch_control[1] => Mux23.IN9
branch_control[1] => Mux24.IN9
branch_control[1] => Mux25.IN9
branch_control[1] => Mux26.IN9
branch_control[1] => Mux27.IN9
branch_control[1] => Mux28.IN9
branch_control[1] => Mux29.IN9
branch_control[1] => Mux30.IN9
branch_control[1] => Mux31.IN9
branch_control[1] => Mux32.IN9
branch_control[1] => Mux33.IN8
branch_control[2] => Mux0.IN8
branch_control[2] => Mux1.IN8
branch_control[2] => Mux2.IN8
branch_control[2] => Mux3.IN8
branch_control[2] => Mux4.IN8
branch_control[2] => Mux5.IN8
branch_control[2] => Mux6.IN8
branch_control[2] => Mux7.IN8
branch_control[2] => Mux8.IN8
branch_control[2] => Mux9.IN8
branch_control[2] => Mux10.IN8
branch_control[2] => Mux11.IN8
branch_control[2] => Mux12.IN8
branch_control[2] => Mux13.IN8
branch_control[2] => Mux14.IN8
branch_control[2] => Mux15.IN8
branch_control[2] => Mux16.IN8
branch_control[2] => Mux17.IN8
branch_control[2] => Mux18.IN8
branch_control[2] => Mux19.IN8
branch_control[2] => Mux20.IN8
branch_control[2] => Mux21.IN8
branch_control[2] => Mux22.IN8
branch_control[2] => Mux23.IN8
branch_control[2] => Mux24.IN8
branch_control[2] => Mux25.IN8
branch_control[2] => Mux26.IN8
branch_control[2] => Mux27.IN8
branch_control[2] => Mux28.IN8
branch_control[2] => Mux29.IN8
branch_control[2] => Mux30.IN8
branch_control[2] => Mux31.IN8
branch_control[2] => Mux32.IN8
branch_control[2] => Mux33.IN7
branch_response <= branch_response.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|delay_driver:PC_Src_delay_reg
reg_in => internal_value.DATAIN
load => internal_value.LATCH_ENABLE
clock => internal_value.IN0
clear => internal_value.IN1
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|id_ex_reg:id_ex
clock => reg4b:ALU_Op_reg.clock
clock => reg1b:ALU_Src_reg.clock
clock => reg1b:mem_write_reg.clock
clock => reg1b:mem_read_reg.clock
clock => reg1b:data_format_reg.clock
clock => reg2b:mem_to_reg_reg.clock
clock => reg1b:reg_write_reg.clock
clock => reg5b:register_destination_address_reg.clock
clock => reg5b:register_source_address_1_reg.clock
clock => reg5b:register_source_address_2_reg.clock
clock => reg32b:register_source_data_1_reg.clock
clock => reg32b:register_source_data_2_reg.clock
clock => reg32b:immediate_reg.clock
clock => reg32b:instruction_address_reg.clock
clear => reg4b:ALU_Op_reg.clear
clear => reg1b:ALU_Src_reg.clear
clear => reg1b:mem_write_reg.clear
clear => reg1b:mem_read_reg.clear
clear => reg1b:data_format_reg.clear
clear => reg2b:mem_to_reg_reg.clear
clear => reg1b:reg_write_reg.clear
clear => reg5b:register_destination_address_reg.clear
clear => reg5b:register_source_address_1_reg.clear
clear => reg5b:register_source_address_2_reg.clear
clear => reg32b:register_source_data_1_reg.clear
clear => reg32b:register_source_data_2_reg.clear
clear => reg32b:immediate_reg.clear
clear => reg32b:instruction_address_reg.clear
ALU_Op_in[0] => reg4b:ALU_Op_reg.reg_in[0]
ALU_Op_in[1] => reg4b:ALU_Op_reg.reg_in[1]
ALU_Op_in[2] => reg4b:ALU_Op_reg.reg_in[2]
ALU_Op_in[3] => reg4b:ALU_Op_reg.reg_in[3]
ALU_Src_in => reg1b:ALU_Src_reg.reg_in
mem_write_in => reg1b:mem_write_reg.reg_in
mem_read_in => reg1b:mem_read_reg.reg_in
data_format_in => reg1b:data_format_reg.reg_in
mem_to_reg_in[0] => reg2b:mem_to_reg_reg.reg_in[0]
mem_to_reg_in[1] => reg2b:mem_to_reg_reg.reg_in[1]
reg_write_in => reg1b:reg_write_reg.reg_in
register_destination_address_in[0] => reg5b:register_destination_address_reg.reg_in[0]
register_destination_address_in[1] => reg5b:register_destination_address_reg.reg_in[1]
register_destination_address_in[2] => reg5b:register_destination_address_reg.reg_in[2]
register_destination_address_in[3] => reg5b:register_destination_address_reg.reg_in[3]
register_destination_address_in[4] => reg5b:register_destination_address_reg.reg_in[4]
register_source_address_1_in[0] => reg5b:register_source_address_1_reg.reg_in[0]
register_source_address_1_in[1] => reg5b:register_source_address_1_reg.reg_in[1]
register_source_address_1_in[2] => reg5b:register_source_address_1_reg.reg_in[2]
register_source_address_1_in[3] => reg5b:register_source_address_1_reg.reg_in[3]
register_source_address_1_in[4] => reg5b:register_source_address_1_reg.reg_in[4]
register_source_address_2_in[0] => reg5b:register_source_address_2_reg.reg_in[0]
register_source_address_2_in[1] => reg5b:register_source_address_2_reg.reg_in[1]
register_source_address_2_in[2] => reg5b:register_source_address_2_reg.reg_in[2]
register_source_address_2_in[3] => reg5b:register_source_address_2_reg.reg_in[3]
register_source_address_2_in[4] => reg5b:register_source_address_2_reg.reg_in[4]
register_source_data_1_in[0] => reg32b:register_source_data_1_reg.reg_in[0]
register_source_data_1_in[1] => reg32b:register_source_data_1_reg.reg_in[1]
register_source_data_1_in[2] => reg32b:register_source_data_1_reg.reg_in[2]
register_source_data_1_in[3] => reg32b:register_source_data_1_reg.reg_in[3]
register_source_data_1_in[4] => reg32b:register_source_data_1_reg.reg_in[4]
register_source_data_1_in[5] => reg32b:register_source_data_1_reg.reg_in[5]
register_source_data_1_in[6] => reg32b:register_source_data_1_reg.reg_in[6]
register_source_data_1_in[7] => reg32b:register_source_data_1_reg.reg_in[7]
register_source_data_1_in[8] => reg32b:register_source_data_1_reg.reg_in[8]
register_source_data_1_in[9] => reg32b:register_source_data_1_reg.reg_in[9]
register_source_data_1_in[10] => reg32b:register_source_data_1_reg.reg_in[10]
register_source_data_1_in[11] => reg32b:register_source_data_1_reg.reg_in[11]
register_source_data_1_in[12] => reg32b:register_source_data_1_reg.reg_in[12]
register_source_data_1_in[13] => reg32b:register_source_data_1_reg.reg_in[13]
register_source_data_1_in[14] => reg32b:register_source_data_1_reg.reg_in[14]
register_source_data_1_in[15] => reg32b:register_source_data_1_reg.reg_in[15]
register_source_data_1_in[16] => reg32b:register_source_data_1_reg.reg_in[16]
register_source_data_1_in[17] => reg32b:register_source_data_1_reg.reg_in[17]
register_source_data_1_in[18] => reg32b:register_source_data_1_reg.reg_in[18]
register_source_data_1_in[19] => reg32b:register_source_data_1_reg.reg_in[19]
register_source_data_1_in[20] => reg32b:register_source_data_1_reg.reg_in[20]
register_source_data_1_in[21] => reg32b:register_source_data_1_reg.reg_in[21]
register_source_data_1_in[22] => reg32b:register_source_data_1_reg.reg_in[22]
register_source_data_1_in[23] => reg32b:register_source_data_1_reg.reg_in[23]
register_source_data_1_in[24] => reg32b:register_source_data_1_reg.reg_in[24]
register_source_data_1_in[25] => reg32b:register_source_data_1_reg.reg_in[25]
register_source_data_1_in[26] => reg32b:register_source_data_1_reg.reg_in[26]
register_source_data_1_in[27] => reg32b:register_source_data_1_reg.reg_in[27]
register_source_data_1_in[28] => reg32b:register_source_data_1_reg.reg_in[28]
register_source_data_1_in[29] => reg32b:register_source_data_1_reg.reg_in[29]
register_source_data_1_in[30] => reg32b:register_source_data_1_reg.reg_in[30]
register_source_data_1_in[31] => reg32b:register_source_data_1_reg.reg_in[31]
register_source_data_2_in[0] => reg32b:register_source_data_2_reg.reg_in[0]
register_source_data_2_in[1] => reg32b:register_source_data_2_reg.reg_in[1]
register_source_data_2_in[2] => reg32b:register_source_data_2_reg.reg_in[2]
register_source_data_2_in[3] => reg32b:register_source_data_2_reg.reg_in[3]
register_source_data_2_in[4] => reg32b:register_source_data_2_reg.reg_in[4]
register_source_data_2_in[5] => reg32b:register_source_data_2_reg.reg_in[5]
register_source_data_2_in[6] => reg32b:register_source_data_2_reg.reg_in[6]
register_source_data_2_in[7] => reg32b:register_source_data_2_reg.reg_in[7]
register_source_data_2_in[8] => reg32b:register_source_data_2_reg.reg_in[8]
register_source_data_2_in[9] => reg32b:register_source_data_2_reg.reg_in[9]
register_source_data_2_in[10] => reg32b:register_source_data_2_reg.reg_in[10]
register_source_data_2_in[11] => reg32b:register_source_data_2_reg.reg_in[11]
register_source_data_2_in[12] => reg32b:register_source_data_2_reg.reg_in[12]
register_source_data_2_in[13] => reg32b:register_source_data_2_reg.reg_in[13]
register_source_data_2_in[14] => reg32b:register_source_data_2_reg.reg_in[14]
register_source_data_2_in[15] => reg32b:register_source_data_2_reg.reg_in[15]
register_source_data_2_in[16] => reg32b:register_source_data_2_reg.reg_in[16]
register_source_data_2_in[17] => reg32b:register_source_data_2_reg.reg_in[17]
register_source_data_2_in[18] => reg32b:register_source_data_2_reg.reg_in[18]
register_source_data_2_in[19] => reg32b:register_source_data_2_reg.reg_in[19]
register_source_data_2_in[20] => reg32b:register_source_data_2_reg.reg_in[20]
register_source_data_2_in[21] => reg32b:register_source_data_2_reg.reg_in[21]
register_source_data_2_in[22] => reg32b:register_source_data_2_reg.reg_in[22]
register_source_data_2_in[23] => reg32b:register_source_data_2_reg.reg_in[23]
register_source_data_2_in[24] => reg32b:register_source_data_2_reg.reg_in[24]
register_source_data_2_in[25] => reg32b:register_source_data_2_reg.reg_in[25]
register_source_data_2_in[26] => reg32b:register_source_data_2_reg.reg_in[26]
register_source_data_2_in[27] => reg32b:register_source_data_2_reg.reg_in[27]
register_source_data_2_in[28] => reg32b:register_source_data_2_reg.reg_in[28]
register_source_data_2_in[29] => reg32b:register_source_data_2_reg.reg_in[29]
register_source_data_2_in[30] => reg32b:register_source_data_2_reg.reg_in[30]
register_source_data_2_in[31] => reg32b:register_source_data_2_reg.reg_in[31]
immediate_in[0] => reg32b:immediate_reg.reg_in[0]
immediate_in[1] => reg32b:immediate_reg.reg_in[1]
immediate_in[2] => reg32b:immediate_reg.reg_in[2]
immediate_in[3] => reg32b:immediate_reg.reg_in[3]
immediate_in[4] => reg32b:immediate_reg.reg_in[4]
immediate_in[5] => reg32b:immediate_reg.reg_in[5]
immediate_in[6] => reg32b:immediate_reg.reg_in[6]
immediate_in[7] => reg32b:immediate_reg.reg_in[7]
immediate_in[8] => reg32b:immediate_reg.reg_in[8]
immediate_in[9] => reg32b:immediate_reg.reg_in[9]
immediate_in[10] => reg32b:immediate_reg.reg_in[10]
immediate_in[11] => reg32b:immediate_reg.reg_in[11]
immediate_in[12] => reg32b:immediate_reg.reg_in[12]
immediate_in[13] => reg32b:immediate_reg.reg_in[13]
immediate_in[14] => reg32b:immediate_reg.reg_in[14]
immediate_in[15] => reg32b:immediate_reg.reg_in[15]
immediate_in[16] => reg32b:immediate_reg.reg_in[16]
immediate_in[17] => reg32b:immediate_reg.reg_in[17]
immediate_in[18] => reg32b:immediate_reg.reg_in[18]
immediate_in[19] => reg32b:immediate_reg.reg_in[19]
immediate_in[20] => reg32b:immediate_reg.reg_in[20]
immediate_in[21] => reg32b:immediate_reg.reg_in[21]
immediate_in[22] => reg32b:immediate_reg.reg_in[22]
immediate_in[23] => reg32b:immediate_reg.reg_in[23]
immediate_in[24] => reg32b:immediate_reg.reg_in[24]
immediate_in[25] => reg32b:immediate_reg.reg_in[25]
immediate_in[26] => reg32b:immediate_reg.reg_in[26]
immediate_in[27] => reg32b:immediate_reg.reg_in[27]
immediate_in[28] => reg32b:immediate_reg.reg_in[28]
immediate_in[29] => reg32b:immediate_reg.reg_in[29]
immediate_in[30] => reg32b:immediate_reg.reg_in[30]
immediate_in[31] => reg32b:immediate_reg.reg_in[31]
instruction_address_in[0] => reg32b:instruction_address_reg.reg_in[0]
instruction_address_in[1] => reg32b:instruction_address_reg.reg_in[1]
instruction_address_in[2] => reg32b:instruction_address_reg.reg_in[2]
instruction_address_in[3] => reg32b:instruction_address_reg.reg_in[3]
instruction_address_in[4] => reg32b:instruction_address_reg.reg_in[4]
instruction_address_in[5] => reg32b:instruction_address_reg.reg_in[5]
instruction_address_in[6] => reg32b:instruction_address_reg.reg_in[6]
instruction_address_in[7] => reg32b:instruction_address_reg.reg_in[7]
instruction_address_in[8] => reg32b:instruction_address_reg.reg_in[8]
instruction_address_in[9] => reg32b:instruction_address_reg.reg_in[9]
instruction_address_in[10] => reg32b:instruction_address_reg.reg_in[10]
instruction_address_in[11] => reg32b:instruction_address_reg.reg_in[11]
instruction_address_in[12] => reg32b:instruction_address_reg.reg_in[12]
instruction_address_in[13] => reg32b:instruction_address_reg.reg_in[13]
instruction_address_in[14] => reg32b:instruction_address_reg.reg_in[14]
instruction_address_in[15] => reg32b:instruction_address_reg.reg_in[15]
instruction_address_in[16] => reg32b:instruction_address_reg.reg_in[16]
instruction_address_in[17] => reg32b:instruction_address_reg.reg_in[17]
instruction_address_in[18] => reg32b:instruction_address_reg.reg_in[18]
instruction_address_in[19] => reg32b:instruction_address_reg.reg_in[19]
instruction_address_in[20] => reg32b:instruction_address_reg.reg_in[20]
instruction_address_in[21] => reg32b:instruction_address_reg.reg_in[21]
instruction_address_in[22] => reg32b:instruction_address_reg.reg_in[22]
instruction_address_in[23] => reg32b:instruction_address_reg.reg_in[23]
instruction_address_in[24] => reg32b:instruction_address_reg.reg_in[24]
instruction_address_in[25] => reg32b:instruction_address_reg.reg_in[25]
instruction_address_in[26] => reg32b:instruction_address_reg.reg_in[26]
instruction_address_in[27] => reg32b:instruction_address_reg.reg_in[27]
instruction_address_in[28] => reg32b:instruction_address_reg.reg_in[28]
instruction_address_in[29] => reg32b:instruction_address_reg.reg_in[29]
instruction_address_in[30] => reg32b:instruction_address_reg.reg_in[30]
instruction_address_in[31] => reg32b:instruction_address_reg.reg_in[31]
ALU_Op_out[0] <= reg4b:ALU_Op_reg.reg_out[0]
ALU_Op_out[1] <= reg4b:ALU_Op_reg.reg_out[1]
ALU_Op_out[2] <= reg4b:ALU_Op_reg.reg_out[2]
ALU_Op_out[3] <= reg4b:ALU_Op_reg.reg_out[3]
ALU_Src_out <= reg1b:ALU_Src_reg.reg_out
mem_write_out <= reg1b:mem_write_reg.reg_out
mem_read_out <= reg1b:mem_read_reg.reg_out
data_format_out <= reg1b:data_format_reg.reg_out
mem_to_reg_out[0] <= reg2b:mem_to_reg_reg.reg_out[0]
mem_to_reg_out[1] <= reg2b:mem_to_reg_reg.reg_out[1]
reg_write_out <= reg1b:reg_write_reg.reg_out
register_destination_address_out[0] <= reg5b:register_destination_address_reg.reg_out[0]
register_destination_address_out[1] <= reg5b:register_destination_address_reg.reg_out[1]
register_destination_address_out[2] <= reg5b:register_destination_address_reg.reg_out[2]
register_destination_address_out[3] <= reg5b:register_destination_address_reg.reg_out[3]
register_destination_address_out[4] <= reg5b:register_destination_address_reg.reg_out[4]
register_source_address_1_out[0] <= reg5b:register_source_address_1_reg.reg_out[0]
register_source_address_1_out[1] <= reg5b:register_source_address_1_reg.reg_out[1]
register_source_address_1_out[2] <= reg5b:register_source_address_1_reg.reg_out[2]
register_source_address_1_out[3] <= reg5b:register_source_address_1_reg.reg_out[3]
register_source_address_1_out[4] <= reg5b:register_source_address_1_reg.reg_out[4]
register_source_address_2_out[0] <= reg5b:register_source_address_2_reg.reg_out[0]
register_source_address_2_out[1] <= reg5b:register_source_address_2_reg.reg_out[1]
register_source_address_2_out[2] <= reg5b:register_source_address_2_reg.reg_out[2]
register_source_address_2_out[3] <= reg5b:register_source_address_2_reg.reg_out[3]
register_source_address_2_out[4] <= reg5b:register_source_address_2_reg.reg_out[4]
register_source_data_1_out[0] <= reg32b:register_source_data_1_reg.reg_out[0]
register_source_data_1_out[1] <= reg32b:register_source_data_1_reg.reg_out[1]
register_source_data_1_out[2] <= reg32b:register_source_data_1_reg.reg_out[2]
register_source_data_1_out[3] <= reg32b:register_source_data_1_reg.reg_out[3]
register_source_data_1_out[4] <= reg32b:register_source_data_1_reg.reg_out[4]
register_source_data_1_out[5] <= reg32b:register_source_data_1_reg.reg_out[5]
register_source_data_1_out[6] <= reg32b:register_source_data_1_reg.reg_out[6]
register_source_data_1_out[7] <= reg32b:register_source_data_1_reg.reg_out[7]
register_source_data_1_out[8] <= reg32b:register_source_data_1_reg.reg_out[8]
register_source_data_1_out[9] <= reg32b:register_source_data_1_reg.reg_out[9]
register_source_data_1_out[10] <= reg32b:register_source_data_1_reg.reg_out[10]
register_source_data_1_out[11] <= reg32b:register_source_data_1_reg.reg_out[11]
register_source_data_1_out[12] <= reg32b:register_source_data_1_reg.reg_out[12]
register_source_data_1_out[13] <= reg32b:register_source_data_1_reg.reg_out[13]
register_source_data_1_out[14] <= reg32b:register_source_data_1_reg.reg_out[14]
register_source_data_1_out[15] <= reg32b:register_source_data_1_reg.reg_out[15]
register_source_data_1_out[16] <= reg32b:register_source_data_1_reg.reg_out[16]
register_source_data_1_out[17] <= reg32b:register_source_data_1_reg.reg_out[17]
register_source_data_1_out[18] <= reg32b:register_source_data_1_reg.reg_out[18]
register_source_data_1_out[19] <= reg32b:register_source_data_1_reg.reg_out[19]
register_source_data_1_out[20] <= reg32b:register_source_data_1_reg.reg_out[20]
register_source_data_1_out[21] <= reg32b:register_source_data_1_reg.reg_out[21]
register_source_data_1_out[22] <= reg32b:register_source_data_1_reg.reg_out[22]
register_source_data_1_out[23] <= reg32b:register_source_data_1_reg.reg_out[23]
register_source_data_1_out[24] <= reg32b:register_source_data_1_reg.reg_out[24]
register_source_data_1_out[25] <= reg32b:register_source_data_1_reg.reg_out[25]
register_source_data_1_out[26] <= reg32b:register_source_data_1_reg.reg_out[26]
register_source_data_1_out[27] <= reg32b:register_source_data_1_reg.reg_out[27]
register_source_data_1_out[28] <= reg32b:register_source_data_1_reg.reg_out[28]
register_source_data_1_out[29] <= reg32b:register_source_data_1_reg.reg_out[29]
register_source_data_1_out[30] <= reg32b:register_source_data_1_reg.reg_out[30]
register_source_data_1_out[31] <= reg32b:register_source_data_1_reg.reg_out[31]
register_source_data_2_out[0] <= reg32b:register_source_data_2_reg.reg_out[0]
register_source_data_2_out[1] <= reg32b:register_source_data_2_reg.reg_out[1]
register_source_data_2_out[2] <= reg32b:register_source_data_2_reg.reg_out[2]
register_source_data_2_out[3] <= reg32b:register_source_data_2_reg.reg_out[3]
register_source_data_2_out[4] <= reg32b:register_source_data_2_reg.reg_out[4]
register_source_data_2_out[5] <= reg32b:register_source_data_2_reg.reg_out[5]
register_source_data_2_out[6] <= reg32b:register_source_data_2_reg.reg_out[6]
register_source_data_2_out[7] <= reg32b:register_source_data_2_reg.reg_out[7]
register_source_data_2_out[8] <= reg32b:register_source_data_2_reg.reg_out[8]
register_source_data_2_out[9] <= reg32b:register_source_data_2_reg.reg_out[9]
register_source_data_2_out[10] <= reg32b:register_source_data_2_reg.reg_out[10]
register_source_data_2_out[11] <= reg32b:register_source_data_2_reg.reg_out[11]
register_source_data_2_out[12] <= reg32b:register_source_data_2_reg.reg_out[12]
register_source_data_2_out[13] <= reg32b:register_source_data_2_reg.reg_out[13]
register_source_data_2_out[14] <= reg32b:register_source_data_2_reg.reg_out[14]
register_source_data_2_out[15] <= reg32b:register_source_data_2_reg.reg_out[15]
register_source_data_2_out[16] <= reg32b:register_source_data_2_reg.reg_out[16]
register_source_data_2_out[17] <= reg32b:register_source_data_2_reg.reg_out[17]
register_source_data_2_out[18] <= reg32b:register_source_data_2_reg.reg_out[18]
register_source_data_2_out[19] <= reg32b:register_source_data_2_reg.reg_out[19]
register_source_data_2_out[20] <= reg32b:register_source_data_2_reg.reg_out[20]
register_source_data_2_out[21] <= reg32b:register_source_data_2_reg.reg_out[21]
register_source_data_2_out[22] <= reg32b:register_source_data_2_reg.reg_out[22]
register_source_data_2_out[23] <= reg32b:register_source_data_2_reg.reg_out[23]
register_source_data_2_out[24] <= reg32b:register_source_data_2_reg.reg_out[24]
register_source_data_2_out[25] <= reg32b:register_source_data_2_reg.reg_out[25]
register_source_data_2_out[26] <= reg32b:register_source_data_2_reg.reg_out[26]
register_source_data_2_out[27] <= reg32b:register_source_data_2_reg.reg_out[27]
register_source_data_2_out[28] <= reg32b:register_source_data_2_reg.reg_out[28]
register_source_data_2_out[29] <= reg32b:register_source_data_2_reg.reg_out[29]
register_source_data_2_out[30] <= reg32b:register_source_data_2_reg.reg_out[30]
register_source_data_2_out[31] <= reg32b:register_source_data_2_reg.reg_out[31]
immediate_out[0] <= reg32b:immediate_reg.reg_out[0]
immediate_out[1] <= reg32b:immediate_reg.reg_out[1]
immediate_out[2] <= reg32b:immediate_reg.reg_out[2]
immediate_out[3] <= reg32b:immediate_reg.reg_out[3]
immediate_out[4] <= reg32b:immediate_reg.reg_out[4]
immediate_out[5] <= reg32b:immediate_reg.reg_out[5]
immediate_out[6] <= reg32b:immediate_reg.reg_out[6]
immediate_out[7] <= reg32b:immediate_reg.reg_out[7]
immediate_out[8] <= reg32b:immediate_reg.reg_out[8]
immediate_out[9] <= reg32b:immediate_reg.reg_out[9]
immediate_out[10] <= reg32b:immediate_reg.reg_out[10]
immediate_out[11] <= reg32b:immediate_reg.reg_out[11]
immediate_out[12] <= reg32b:immediate_reg.reg_out[12]
immediate_out[13] <= reg32b:immediate_reg.reg_out[13]
immediate_out[14] <= reg32b:immediate_reg.reg_out[14]
immediate_out[15] <= reg32b:immediate_reg.reg_out[15]
immediate_out[16] <= reg32b:immediate_reg.reg_out[16]
immediate_out[17] <= reg32b:immediate_reg.reg_out[17]
immediate_out[18] <= reg32b:immediate_reg.reg_out[18]
immediate_out[19] <= reg32b:immediate_reg.reg_out[19]
immediate_out[20] <= reg32b:immediate_reg.reg_out[20]
immediate_out[21] <= reg32b:immediate_reg.reg_out[21]
immediate_out[22] <= reg32b:immediate_reg.reg_out[22]
immediate_out[23] <= reg32b:immediate_reg.reg_out[23]
immediate_out[24] <= reg32b:immediate_reg.reg_out[24]
immediate_out[25] <= reg32b:immediate_reg.reg_out[25]
immediate_out[26] <= reg32b:immediate_reg.reg_out[26]
immediate_out[27] <= reg32b:immediate_reg.reg_out[27]
immediate_out[28] <= reg32b:immediate_reg.reg_out[28]
immediate_out[29] <= reg32b:immediate_reg.reg_out[29]
immediate_out[30] <= reg32b:immediate_reg.reg_out[30]
immediate_out[31] <= reg32b:immediate_reg.reg_out[31]
instruction_address_out[0] <= reg32b:instruction_address_reg.reg_out[0]
instruction_address_out[1] <= reg32b:instruction_address_reg.reg_out[1]
instruction_address_out[2] <= reg32b:instruction_address_reg.reg_out[2]
instruction_address_out[3] <= reg32b:instruction_address_reg.reg_out[3]
instruction_address_out[4] <= reg32b:instruction_address_reg.reg_out[4]
instruction_address_out[5] <= reg32b:instruction_address_reg.reg_out[5]
instruction_address_out[6] <= reg32b:instruction_address_reg.reg_out[6]
instruction_address_out[7] <= reg32b:instruction_address_reg.reg_out[7]
instruction_address_out[8] <= reg32b:instruction_address_reg.reg_out[8]
instruction_address_out[9] <= reg32b:instruction_address_reg.reg_out[9]
instruction_address_out[10] <= reg32b:instruction_address_reg.reg_out[10]
instruction_address_out[11] <= reg32b:instruction_address_reg.reg_out[11]
instruction_address_out[12] <= reg32b:instruction_address_reg.reg_out[12]
instruction_address_out[13] <= reg32b:instruction_address_reg.reg_out[13]
instruction_address_out[14] <= reg32b:instruction_address_reg.reg_out[14]
instruction_address_out[15] <= reg32b:instruction_address_reg.reg_out[15]
instruction_address_out[16] <= reg32b:instruction_address_reg.reg_out[16]
instruction_address_out[17] <= reg32b:instruction_address_reg.reg_out[17]
instruction_address_out[18] <= reg32b:instruction_address_reg.reg_out[18]
instruction_address_out[19] <= reg32b:instruction_address_reg.reg_out[19]
instruction_address_out[20] <= reg32b:instruction_address_reg.reg_out[20]
instruction_address_out[21] <= reg32b:instruction_address_reg.reg_out[21]
instruction_address_out[22] <= reg32b:instruction_address_reg.reg_out[22]
instruction_address_out[23] <= reg32b:instruction_address_reg.reg_out[23]
instruction_address_out[24] <= reg32b:instruction_address_reg.reg_out[24]
instruction_address_out[25] <= reg32b:instruction_address_reg.reg_out[25]
instruction_address_out[26] <= reg32b:instruction_address_reg.reg_out[26]
instruction_address_out[27] <= reg32b:instruction_address_reg.reg_out[27]
instruction_address_out[28] <= reg32b:instruction_address_reg.reg_out[28]
instruction_address_out[29] <= reg32b:instruction_address_reg.reg_out[29]
instruction_address_out[30] <= reg32b:instruction_address_reg.reg_out[30]
instruction_address_out[31] <= reg32b:instruction_address_reg.reg_out[31]


|core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg4b:ALU_Op_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg1b:ALU_Src_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg1b:mem_write_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg1b:mem_read_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg1b:data_format_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg2b:mem_to_reg_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg1b:reg_write_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg5b:register_destination_address_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg5b:register_source_address_1_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg5b:register_source_address_2_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg32b:register_source_data_1_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg32b:register_source_data_2_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg32b:immediate_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|mux_4_1:mux_A
selection[0] => Mux0.IN1
selection[0] => Mux1.IN1
selection[0] => Mux2.IN1
selection[0] => Mux3.IN1
selection[0] => Mux4.IN1
selection[0] => Mux5.IN1
selection[0] => Mux6.IN1
selection[0] => Mux7.IN1
selection[0] => Mux8.IN1
selection[0] => Mux9.IN1
selection[0] => Mux10.IN1
selection[0] => Mux11.IN1
selection[0] => Mux12.IN1
selection[0] => Mux13.IN1
selection[0] => Mux14.IN1
selection[0] => Mux15.IN1
selection[0] => Mux16.IN1
selection[0] => Mux17.IN1
selection[0] => Mux18.IN1
selection[0] => Mux19.IN1
selection[0] => Mux20.IN1
selection[0] => Mux21.IN1
selection[0] => Mux22.IN1
selection[0] => Mux23.IN1
selection[0] => Mux24.IN1
selection[0] => Mux25.IN1
selection[0] => Mux26.IN1
selection[0] => Mux27.IN1
selection[0] => Mux28.IN1
selection[0] => Mux29.IN1
selection[0] => Mux30.IN1
selection[0] => Mux31.IN1
selection[1] => Mux0.IN0
selection[1] => Mux1.IN0
selection[1] => Mux2.IN0
selection[1] => Mux3.IN0
selection[1] => Mux4.IN0
selection[1] => Mux5.IN0
selection[1] => Mux6.IN0
selection[1] => Mux7.IN0
selection[1] => Mux8.IN0
selection[1] => Mux9.IN0
selection[1] => Mux10.IN0
selection[1] => Mux11.IN0
selection[1] => Mux12.IN0
selection[1] => Mux13.IN0
selection[1] => Mux14.IN0
selection[1] => Mux15.IN0
selection[1] => Mux16.IN0
selection[1] => Mux17.IN0
selection[1] => Mux18.IN0
selection[1] => Mux19.IN0
selection[1] => Mux20.IN0
selection[1] => Mux21.IN0
selection[1] => Mux22.IN0
selection[1] => Mux23.IN0
selection[1] => Mux24.IN0
selection[1] => Mux25.IN0
selection[1] => Mux26.IN0
selection[1] => Mux27.IN0
selection[1] => Mux28.IN0
selection[1] => Mux29.IN0
selection[1] => Mux30.IN0
selection[1] => Mux31.IN0
input_0[0] => Mux31.IN2
input_0[1] => Mux30.IN2
input_0[2] => Mux29.IN2
input_0[3] => Mux28.IN2
input_0[4] => Mux27.IN2
input_0[5] => Mux26.IN2
input_0[6] => Mux25.IN2
input_0[7] => Mux24.IN2
input_0[8] => Mux23.IN2
input_0[9] => Mux22.IN2
input_0[10] => Mux21.IN2
input_0[11] => Mux20.IN2
input_0[12] => Mux19.IN2
input_0[13] => Mux18.IN2
input_0[14] => Mux17.IN2
input_0[15] => Mux16.IN2
input_0[16] => Mux15.IN2
input_0[17] => Mux14.IN2
input_0[18] => Mux13.IN2
input_0[19] => Mux12.IN2
input_0[20] => Mux11.IN2
input_0[21] => Mux10.IN2
input_0[22] => Mux9.IN2
input_0[23] => Mux8.IN2
input_0[24] => Mux7.IN2
input_0[25] => Mux6.IN2
input_0[26] => Mux5.IN2
input_0[27] => Mux4.IN2
input_0[28] => Mux3.IN2
input_0[29] => Mux2.IN2
input_0[30] => Mux1.IN2
input_0[31] => Mux0.IN2
input_1[0] => Mux31.IN3
input_1[1] => Mux30.IN3
input_1[2] => Mux29.IN3
input_1[3] => Mux28.IN3
input_1[4] => Mux27.IN3
input_1[5] => Mux26.IN3
input_1[6] => Mux25.IN3
input_1[7] => Mux24.IN3
input_1[8] => Mux23.IN3
input_1[9] => Mux22.IN3
input_1[10] => Mux21.IN3
input_1[11] => Mux20.IN3
input_1[12] => Mux19.IN3
input_1[13] => Mux18.IN3
input_1[14] => Mux17.IN3
input_1[15] => Mux16.IN3
input_1[16] => Mux15.IN3
input_1[17] => Mux14.IN3
input_1[18] => Mux13.IN3
input_1[19] => Mux12.IN3
input_1[20] => Mux11.IN3
input_1[21] => Mux10.IN3
input_1[22] => Mux9.IN3
input_1[23] => Mux8.IN3
input_1[24] => Mux7.IN3
input_1[25] => Mux6.IN3
input_1[26] => Mux5.IN3
input_1[27] => Mux4.IN3
input_1[28] => Mux3.IN3
input_1[29] => Mux2.IN3
input_1[30] => Mux1.IN3
input_1[31] => Mux0.IN3
input_2[0] => Mux31.IN4
input_2[1] => Mux30.IN4
input_2[2] => Mux29.IN4
input_2[3] => Mux28.IN4
input_2[4] => Mux27.IN4
input_2[5] => Mux26.IN4
input_2[6] => Mux25.IN4
input_2[7] => Mux24.IN4
input_2[8] => Mux23.IN4
input_2[9] => Mux22.IN4
input_2[10] => Mux21.IN4
input_2[11] => Mux20.IN4
input_2[12] => Mux19.IN4
input_2[13] => Mux18.IN4
input_2[14] => Mux17.IN4
input_2[15] => Mux16.IN4
input_2[16] => Mux15.IN4
input_2[17] => Mux14.IN4
input_2[18] => Mux13.IN4
input_2[19] => Mux12.IN4
input_2[20] => Mux11.IN4
input_2[21] => Mux10.IN4
input_2[22] => Mux9.IN4
input_2[23] => Mux8.IN4
input_2[24] => Mux7.IN4
input_2[25] => Mux6.IN4
input_2[26] => Mux5.IN4
input_2[27] => Mux4.IN4
input_2[28] => Mux3.IN4
input_2[29] => Mux2.IN4
input_2[30] => Mux1.IN4
input_2[31] => Mux0.IN4
input_3[0] => Mux31.IN5
input_3[1] => Mux30.IN5
input_3[2] => Mux29.IN5
input_3[3] => Mux28.IN5
input_3[4] => Mux27.IN5
input_3[5] => Mux26.IN5
input_3[6] => Mux25.IN5
input_3[7] => Mux24.IN5
input_3[8] => Mux23.IN5
input_3[9] => Mux22.IN5
input_3[10] => Mux21.IN5
input_3[11] => Mux20.IN5
input_3[12] => Mux19.IN5
input_3[13] => Mux18.IN5
input_3[14] => Mux17.IN5
input_3[15] => Mux16.IN5
input_3[16] => Mux15.IN5
input_3[17] => Mux14.IN5
input_3[18] => Mux13.IN5
input_3[19] => Mux12.IN5
input_3[20] => Mux11.IN5
input_3[21] => Mux10.IN5
input_3[22] => Mux9.IN5
input_3[23] => Mux8.IN5
input_3[24] => Mux7.IN5
input_3[25] => Mux6.IN5
input_3[26] => Mux5.IN5
input_3[27] => Mux4.IN5
input_3[28] => Mux3.IN5
input_3[29] => Mux2.IN5
input_3[30] => Mux1.IN5
input_3[31] => Mux0.IN5
output_0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|mux_4_1:mux_B
selection[0] => Mux0.IN1
selection[0] => Mux1.IN1
selection[0] => Mux2.IN1
selection[0] => Mux3.IN1
selection[0] => Mux4.IN1
selection[0] => Mux5.IN1
selection[0] => Mux6.IN1
selection[0] => Mux7.IN1
selection[0] => Mux8.IN1
selection[0] => Mux9.IN1
selection[0] => Mux10.IN1
selection[0] => Mux11.IN1
selection[0] => Mux12.IN1
selection[0] => Mux13.IN1
selection[0] => Mux14.IN1
selection[0] => Mux15.IN1
selection[0] => Mux16.IN1
selection[0] => Mux17.IN1
selection[0] => Mux18.IN1
selection[0] => Mux19.IN1
selection[0] => Mux20.IN1
selection[0] => Mux21.IN1
selection[0] => Mux22.IN1
selection[0] => Mux23.IN1
selection[0] => Mux24.IN1
selection[0] => Mux25.IN1
selection[0] => Mux26.IN1
selection[0] => Mux27.IN1
selection[0] => Mux28.IN1
selection[0] => Mux29.IN1
selection[0] => Mux30.IN1
selection[0] => Mux31.IN1
selection[1] => Mux0.IN0
selection[1] => Mux1.IN0
selection[1] => Mux2.IN0
selection[1] => Mux3.IN0
selection[1] => Mux4.IN0
selection[1] => Mux5.IN0
selection[1] => Mux6.IN0
selection[1] => Mux7.IN0
selection[1] => Mux8.IN0
selection[1] => Mux9.IN0
selection[1] => Mux10.IN0
selection[1] => Mux11.IN0
selection[1] => Mux12.IN0
selection[1] => Mux13.IN0
selection[1] => Mux14.IN0
selection[1] => Mux15.IN0
selection[1] => Mux16.IN0
selection[1] => Mux17.IN0
selection[1] => Mux18.IN0
selection[1] => Mux19.IN0
selection[1] => Mux20.IN0
selection[1] => Mux21.IN0
selection[1] => Mux22.IN0
selection[1] => Mux23.IN0
selection[1] => Mux24.IN0
selection[1] => Mux25.IN0
selection[1] => Mux26.IN0
selection[1] => Mux27.IN0
selection[1] => Mux28.IN0
selection[1] => Mux29.IN0
selection[1] => Mux30.IN0
selection[1] => Mux31.IN0
input_0[0] => Mux31.IN2
input_0[1] => Mux30.IN2
input_0[2] => Mux29.IN2
input_0[3] => Mux28.IN2
input_0[4] => Mux27.IN2
input_0[5] => Mux26.IN2
input_0[6] => Mux25.IN2
input_0[7] => Mux24.IN2
input_0[8] => Mux23.IN2
input_0[9] => Mux22.IN2
input_0[10] => Mux21.IN2
input_0[11] => Mux20.IN2
input_0[12] => Mux19.IN2
input_0[13] => Mux18.IN2
input_0[14] => Mux17.IN2
input_0[15] => Mux16.IN2
input_0[16] => Mux15.IN2
input_0[17] => Mux14.IN2
input_0[18] => Mux13.IN2
input_0[19] => Mux12.IN2
input_0[20] => Mux11.IN2
input_0[21] => Mux10.IN2
input_0[22] => Mux9.IN2
input_0[23] => Mux8.IN2
input_0[24] => Mux7.IN2
input_0[25] => Mux6.IN2
input_0[26] => Mux5.IN2
input_0[27] => Mux4.IN2
input_0[28] => Mux3.IN2
input_0[29] => Mux2.IN2
input_0[30] => Mux1.IN2
input_0[31] => Mux0.IN2
input_1[0] => Mux31.IN3
input_1[1] => Mux30.IN3
input_1[2] => Mux29.IN3
input_1[3] => Mux28.IN3
input_1[4] => Mux27.IN3
input_1[5] => Mux26.IN3
input_1[6] => Mux25.IN3
input_1[7] => Mux24.IN3
input_1[8] => Mux23.IN3
input_1[9] => Mux22.IN3
input_1[10] => Mux21.IN3
input_1[11] => Mux20.IN3
input_1[12] => Mux19.IN3
input_1[13] => Mux18.IN3
input_1[14] => Mux17.IN3
input_1[15] => Mux16.IN3
input_1[16] => Mux15.IN3
input_1[17] => Mux14.IN3
input_1[18] => Mux13.IN3
input_1[19] => Mux12.IN3
input_1[20] => Mux11.IN3
input_1[21] => Mux10.IN3
input_1[22] => Mux9.IN3
input_1[23] => Mux8.IN3
input_1[24] => Mux7.IN3
input_1[25] => Mux6.IN3
input_1[26] => Mux5.IN3
input_1[27] => Mux4.IN3
input_1[28] => Mux3.IN3
input_1[29] => Mux2.IN3
input_1[30] => Mux1.IN3
input_1[31] => Mux0.IN3
input_2[0] => Mux31.IN4
input_2[1] => Mux30.IN4
input_2[2] => Mux29.IN4
input_2[3] => Mux28.IN4
input_2[4] => Mux27.IN4
input_2[5] => Mux26.IN4
input_2[6] => Mux25.IN4
input_2[7] => Mux24.IN4
input_2[8] => Mux23.IN4
input_2[9] => Mux22.IN4
input_2[10] => Mux21.IN4
input_2[11] => Mux20.IN4
input_2[12] => Mux19.IN4
input_2[13] => Mux18.IN4
input_2[14] => Mux17.IN4
input_2[15] => Mux16.IN4
input_2[16] => Mux15.IN4
input_2[17] => Mux14.IN4
input_2[18] => Mux13.IN4
input_2[19] => Mux12.IN4
input_2[20] => Mux11.IN4
input_2[21] => Mux10.IN4
input_2[22] => Mux9.IN4
input_2[23] => Mux8.IN4
input_2[24] => Mux7.IN4
input_2[25] => Mux6.IN4
input_2[26] => Mux5.IN4
input_2[27] => Mux4.IN4
input_2[28] => Mux3.IN4
input_2[29] => Mux2.IN4
input_2[30] => Mux1.IN4
input_2[31] => Mux0.IN4
input_3[0] => Mux31.IN5
input_3[1] => Mux30.IN5
input_3[2] => Mux29.IN5
input_3[3] => Mux28.IN5
input_3[4] => Mux27.IN5
input_3[5] => Mux26.IN5
input_3[6] => Mux25.IN5
input_3[7] => Mux24.IN5
input_3[8] => Mux23.IN5
input_3[9] => Mux22.IN5
input_3[10] => Mux21.IN5
input_3[11] => Mux20.IN5
input_3[12] => Mux19.IN5
input_3[13] => Mux18.IN5
input_3[14] => Mux17.IN5
input_3[15] => Mux16.IN5
input_3[16] => Mux15.IN5
input_3[17] => Mux14.IN5
input_3[18] => Mux13.IN5
input_3[19] => Mux12.IN5
input_3[20] => Mux11.IN5
input_3[21] => Mux10.IN5
input_3[22] => Mux9.IN5
input_3[23] => Mux8.IN5
input_3[24] => Mux7.IN5
input_3[25] => Mux6.IN5
input_3[26] => Mux5.IN5
input_3[27] => Mux4.IN5
input_3[28] => Mux3.IN5
input_3[29] => Mux2.IN5
input_3[30] => Mux1.IN5
input_3[31] => Mux0.IN5
output_0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|mux_2_1:mux_C
selection => Selector0.IN3
selection => Selector1.IN3
selection => Selector2.IN3
selection => Selector3.IN3
selection => Selector4.IN3
selection => Selector5.IN3
selection => Selector6.IN3
selection => Selector7.IN3
selection => Selector8.IN3
selection => Selector9.IN3
selection => Selector10.IN3
selection => Selector11.IN3
selection => Selector12.IN3
selection => Selector13.IN3
selection => Selector14.IN3
selection => Selector15.IN3
selection => Selector16.IN3
selection => Selector17.IN3
selection => Selector18.IN3
selection => Selector19.IN3
selection => Selector20.IN3
selection => Selector21.IN3
selection => Selector22.IN3
selection => Selector23.IN3
selection => Selector24.IN3
selection => Selector25.IN3
selection => Selector26.IN3
selection => Selector27.IN3
selection => Selector28.IN3
selection => Selector29.IN3
selection => Selector30.IN3
selection => Selector31.IN3
selection => Selector0.IN1
selection => Selector1.IN1
selection => Selector2.IN1
selection => Selector3.IN1
selection => Selector4.IN1
selection => Selector5.IN1
selection => Selector6.IN1
selection => Selector7.IN1
selection => Selector8.IN1
selection => Selector9.IN1
selection => Selector10.IN1
selection => Selector11.IN1
selection => Selector12.IN1
selection => Selector13.IN1
selection => Selector14.IN1
selection => Selector15.IN1
selection => Selector16.IN1
selection => Selector17.IN1
selection => Selector18.IN1
selection => Selector19.IN1
selection => Selector20.IN1
selection => Selector21.IN1
selection => Selector22.IN1
selection => Selector23.IN1
selection => Selector24.IN1
selection => Selector25.IN1
selection => Selector26.IN1
selection => Selector27.IN1
selection => Selector28.IN1
selection => Selector29.IN1
selection => Selector30.IN1
selection => Selector31.IN1
input_0[0] => Selector31.IN4
input_0[1] => Selector30.IN4
input_0[2] => Selector29.IN4
input_0[3] => Selector28.IN4
input_0[4] => Selector27.IN4
input_0[5] => Selector26.IN4
input_0[6] => Selector25.IN4
input_0[7] => Selector24.IN4
input_0[8] => Selector23.IN4
input_0[9] => Selector22.IN4
input_0[10] => Selector21.IN4
input_0[11] => Selector20.IN4
input_0[12] => Selector19.IN4
input_0[13] => Selector18.IN4
input_0[14] => Selector17.IN4
input_0[15] => Selector16.IN4
input_0[16] => Selector15.IN4
input_0[17] => Selector14.IN4
input_0[18] => Selector13.IN4
input_0[19] => Selector12.IN4
input_0[20] => Selector11.IN4
input_0[21] => Selector10.IN4
input_0[22] => Selector9.IN4
input_0[23] => Selector8.IN4
input_0[24] => Selector7.IN4
input_0[25] => Selector6.IN4
input_0[26] => Selector5.IN4
input_0[27] => Selector4.IN4
input_0[28] => Selector3.IN4
input_0[29] => Selector2.IN4
input_0[30] => Selector1.IN4
input_0[31] => Selector0.IN4
input_1[0] => Selector31.IN5
input_1[1] => Selector30.IN5
input_1[2] => Selector29.IN5
input_1[3] => Selector28.IN5
input_1[4] => Selector27.IN5
input_1[5] => Selector26.IN5
input_1[6] => Selector25.IN5
input_1[7] => Selector24.IN5
input_1[8] => Selector23.IN5
input_1[9] => Selector22.IN5
input_1[10] => Selector21.IN5
input_1[11] => Selector20.IN5
input_1[12] => Selector19.IN5
input_1[13] => Selector18.IN5
input_1[14] => Selector17.IN5
input_1[15] => Selector16.IN5
input_1[16] => Selector15.IN5
input_1[17] => Selector14.IN5
input_1[18] => Selector13.IN5
input_1[19] => Selector12.IN5
input_1[20] => Selector11.IN5
input_1[21] => Selector10.IN5
input_1[22] => Selector9.IN5
input_1[23] => Selector8.IN5
input_1[24] => Selector7.IN5
input_1[25] => Selector6.IN5
input_1[26] => Selector5.IN5
input_1[27] => Selector4.IN5
input_1[28] => Selector3.IN5
input_1[29] => Selector2.IN5
input_1[30] => Selector1.IN5
input_1[31] => Selector0.IN5
output_0[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|ALU:ALU_0
operation[0] => Mux0.IN19
operation[0] => Mux1.IN19
operation[0] => Mux2.IN19
operation[0] => Mux3.IN19
operation[0] => Mux4.IN19
operation[0] => Mux5.IN19
operation[0] => Mux6.IN19
operation[0] => Mux7.IN19
operation[0] => Mux8.IN19
operation[0] => Mux9.IN19
operation[0] => Mux10.IN19
operation[0] => Mux11.IN19
operation[0] => Mux12.IN19
operation[0] => Mux13.IN19
operation[0] => Mux14.IN19
operation[0] => Mux15.IN19
operation[0] => Mux16.IN19
operation[0] => Mux17.IN19
operation[0] => Mux18.IN19
operation[0] => Mux19.IN19
operation[0] => Mux20.IN19
operation[0] => Mux21.IN19
operation[0] => Mux22.IN19
operation[0] => Mux23.IN19
operation[0] => Mux24.IN19
operation[0] => Mux25.IN19
operation[0] => Mux26.IN19
operation[0] => Mux27.IN19
operation[0] => Mux28.IN19
operation[0] => Mux29.IN19
operation[0] => Mux30.IN19
operation[0] => Mux31.IN19
operation[0] => Mux32.IN19
operation[0] => Mux33.IN11
operation[0] => Mux34.IN11
operation[0] => Mux35.IN11
operation[0] => Mux36.IN11
operation[0] => Mux37.IN11
operation[0] => Mux38.IN11
operation[0] => Mux39.IN11
operation[0] => Mux40.IN11
operation[0] => Mux41.IN11
operation[0] => Mux42.IN11
operation[0] => Mux43.IN11
operation[0] => Mux44.IN11
operation[0] => Mux45.IN11
operation[0] => Mux46.IN11
operation[0] => Mux47.IN11
operation[0] => Mux48.IN11
operation[0] => Mux49.IN11
operation[0] => Mux50.IN11
operation[0] => Mux51.IN11
operation[0] => Mux52.IN11
operation[0] => Mux53.IN11
operation[0] => Mux54.IN11
operation[0] => Mux55.IN11
operation[0] => Mux56.IN11
operation[0] => Mux57.IN11
operation[0] => Mux58.IN11
operation[0] => Mux59.IN11
operation[0] => Mux60.IN11
operation[0] => Mux61.IN11
operation[0] => Mux62.IN11
operation[0] => Mux63.IN11
operation[0] => Mux64.IN9
operation[1] => Mux0.IN18
operation[1] => Mux1.IN18
operation[1] => Mux2.IN18
operation[1] => Mux3.IN18
operation[1] => Mux4.IN18
operation[1] => Mux5.IN18
operation[1] => Mux6.IN18
operation[1] => Mux7.IN18
operation[1] => Mux8.IN18
operation[1] => Mux9.IN18
operation[1] => Mux10.IN18
operation[1] => Mux11.IN18
operation[1] => Mux12.IN18
operation[1] => Mux13.IN18
operation[1] => Mux14.IN18
operation[1] => Mux15.IN18
operation[1] => Mux16.IN18
operation[1] => Mux17.IN18
operation[1] => Mux18.IN18
operation[1] => Mux19.IN18
operation[1] => Mux20.IN18
operation[1] => Mux21.IN18
operation[1] => Mux22.IN18
operation[1] => Mux23.IN18
operation[1] => Mux24.IN18
operation[1] => Mux25.IN18
operation[1] => Mux26.IN18
operation[1] => Mux27.IN18
operation[1] => Mux28.IN18
operation[1] => Mux29.IN18
operation[1] => Mux30.IN18
operation[1] => Mux31.IN18
operation[1] => Mux32.IN18
operation[1] => Mux33.IN10
operation[1] => Mux34.IN10
operation[1] => Mux35.IN10
operation[1] => Mux36.IN10
operation[1] => Mux37.IN10
operation[1] => Mux38.IN10
operation[1] => Mux39.IN10
operation[1] => Mux40.IN10
operation[1] => Mux41.IN10
operation[1] => Mux42.IN10
operation[1] => Mux43.IN10
operation[1] => Mux44.IN10
operation[1] => Mux45.IN10
operation[1] => Mux46.IN10
operation[1] => Mux47.IN10
operation[1] => Mux48.IN10
operation[1] => Mux49.IN10
operation[1] => Mux50.IN10
operation[1] => Mux51.IN10
operation[1] => Mux52.IN10
operation[1] => Mux53.IN10
operation[1] => Mux54.IN10
operation[1] => Mux55.IN10
operation[1] => Mux56.IN10
operation[1] => Mux57.IN10
operation[1] => Mux58.IN10
operation[1] => Mux59.IN10
operation[1] => Mux60.IN10
operation[1] => Mux61.IN10
operation[1] => Mux62.IN10
operation[1] => Mux63.IN10
operation[1] => Mux64.IN8
operation[2] => Mux0.IN17
operation[2] => Mux1.IN17
operation[2] => Mux2.IN17
operation[2] => Mux3.IN17
operation[2] => Mux4.IN17
operation[2] => Mux5.IN17
operation[2] => Mux6.IN17
operation[2] => Mux7.IN17
operation[2] => Mux8.IN17
operation[2] => Mux9.IN17
operation[2] => Mux10.IN17
operation[2] => Mux11.IN17
operation[2] => Mux12.IN17
operation[2] => Mux13.IN17
operation[2] => Mux14.IN17
operation[2] => Mux15.IN17
operation[2] => Mux16.IN17
operation[2] => Mux17.IN17
operation[2] => Mux18.IN17
operation[2] => Mux19.IN17
operation[2] => Mux20.IN17
operation[2] => Mux21.IN17
operation[2] => Mux22.IN17
operation[2] => Mux23.IN17
operation[2] => Mux24.IN17
operation[2] => Mux25.IN17
operation[2] => Mux26.IN17
operation[2] => Mux27.IN17
operation[2] => Mux28.IN17
operation[2] => Mux29.IN17
operation[2] => Mux30.IN17
operation[2] => Mux31.IN17
operation[2] => Mux32.IN17
operation[2] => Mux33.IN9
operation[2] => Mux34.IN9
operation[2] => Mux35.IN9
operation[2] => Mux36.IN9
operation[2] => Mux37.IN9
operation[2] => Mux38.IN9
operation[2] => Mux39.IN9
operation[2] => Mux40.IN9
operation[2] => Mux41.IN9
operation[2] => Mux42.IN9
operation[2] => Mux43.IN9
operation[2] => Mux44.IN9
operation[2] => Mux45.IN9
operation[2] => Mux46.IN9
operation[2] => Mux47.IN9
operation[2] => Mux48.IN9
operation[2] => Mux49.IN9
operation[2] => Mux50.IN9
operation[2] => Mux51.IN9
operation[2] => Mux52.IN9
operation[2] => Mux53.IN9
operation[2] => Mux54.IN9
operation[2] => Mux55.IN9
operation[2] => Mux56.IN9
operation[2] => Mux57.IN9
operation[2] => Mux58.IN9
operation[2] => Mux59.IN9
operation[2] => Mux60.IN9
operation[2] => Mux61.IN9
operation[2] => Mux62.IN9
operation[2] => Mux63.IN9
operation[2] => Mux64.IN7
operation[3] => Mux0.IN16
operation[3] => Mux1.IN16
operation[3] => Mux2.IN16
operation[3] => Mux3.IN16
operation[3] => Mux4.IN16
operation[3] => Mux5.IN16
operation[3] => Mux6.IN16
operation[3] => Mux7.IN16
operation[3] => Mux8.IN16
operation[3] => Mux9.IN16
operation[3] => Mux10.IN16
operation[3] => Mux11.IN16
operation[3] => Mux12.IN16
operation[3] => Mux13.IN16
operation[3] => Mux14.IN16
operation[3] => Mux15.IN16
operation[3] => Mux16.IN16
operation[3] => Mux17.IN16
operation[3] => Mux18.IN16
operation[3] => Mux19.IN16
operation[3] => Mux20.IN16
operation[3] => Mux21.IN16
operation[3] => Mux22.IN16
operation[3] => Mux23.IN16
operation[3] => Mux24.IN16
operation[3] => Mux25.IN16
operation[3] => Mux26.IN16
operation[3] => Mux27.IN16
operation[3] => Mux28.IN16
operation[3] => Mux29.IN16
operation[3] => Mux30.IN16
operation[3] => Mux31.IN16
operation[3] => Mux32.IN16
operation[3] => Mux33.IN8
operation[3] => Mux34.IN8
operation[3] => Mux35.IN8
operation[3] => Mux36.IN8
operation[3] => Mux37.IN8
operation[3] => Mux38.IN8
operation[3] => Mux39.IN8
operation[3] => Mux40.IN8
operation[3] => Mux41.IN8
operation[3] => Mux42.IN8
operation[3] => Mux43.IN8
operation[3] => Mux44.IN8
operation[3] => Mux45.IN8
operation[3] => Mux46.IN8
operation[3] => Mux47.IN8
operation[3] => Mux48.IN8
operation[3] => Mux49.IN8
operation[3] => Mux50.IN8
operation[3] => Mux51.IN8
operation[3] => Mux52.IN8
operation[3] => Mux53.IN8
operation[3] => Mux54.IN8
operation[3] => Mux55.IN8
operation[3] => Mux56.IN8
operation[3] => Mux57.IN8
operation[3] => Mux58.IN8
operation[3] => Mux59.IN8
operation[3] => Mux60.IN8
operation[3] => Mux61.IN8
operation[3] => Mux62.IN8
operation[3] => Mux63.IN8
operation[3] => Mux64.IN6
input_0[0] => Add0.IN33
input_0[0] => Add1.IN66
input_0[0] => ShiftLeft0.IN32
input_0[0] => Add2.IN64
input_0[0] => ALU_output.IN0
input_0[0] => ShiftRight0.IN32
input_0[0] => ShiftRight1.IN32
input_0[0] => ALU_output.IN0
input_0[0] => ALU_output.IN0
input_0[1] => Add0.IN32
input_0[1] => Add1.IN65
input_0[1] => ShiftLeft0.IN31
input_0[1] => Add2.IN63
input_0[1] => ALU_output.IN0
input_0[1] => ShiftRight0.IN31
input_0[1] => ShiftRight1.IN31
input_0[1] => ALU_output.IN0
input_0[1] => ALU_output.IN0
input_0[2] => Add0.IN31
input_0[2] => Add1.IN64
input_0[2] => ShiftLeft0.IN30
input_0[2] => Add2.IN62
input_0[2] => ALU_output.IN0
input_0[2] => ShiftRight0.IN30
input_0[2] => ShiftRight1.IN30
input_0[2] => ALU_output.IN0
input_0[2] => ALU_output.IN0
input_0[3] => Add0.IN30
input_0[3] => Add1.IN63
input_0[3] => ShiftLeft0.IN29
input_0[3] => Add2.IN61
input_0[3] => ALU_output.IN0
input_0[3] => ShiftRight0.IN29
input_0[3] => ShiftRight1.IN29
input_0[3] => ALU_output.IN0
input_0[3] => ALU_output.IN0
input_0[4] => Add0.IN29
input_0[4] => Add1.IN62
input_0[4] => ShiftLeft0.IN28
input_0[4] => Add2.IN60
input_0[4] => ALU_output.IN0
input_0[4] => ShiftRight0.IN28
input_0[4] => ShiftRight1.IN28
input_0[4] => ALU_output.IN0
input_0[4] => ALU_output.IN0
input_0[5] => Add0.IN28
input_0[5] => Add1.IN61
input_0[5] => ShiftLeft0.IN27
input_0[5] => Add2.IN59
input_0[5] => ALU_output.IN0
input_0[5] => ShiftRight0.IN27
input_0[5] => ShiftRight1.IN27
input_0[5] => ALU_output.IN0
input_0[5] => ALU_output.IN0
input_0[6] => Add0.IN27
input_0[6] => Add1.IN60
input_0[6] => ShiftLeft0.IN26
input_0[6] => Add2.IN58
input_0[6] => ALU_output.IN0
input_0[6] => ShiftRight0.IN26
input_0[6] => ShiftRight1.IN26
input_0[6] => ALU_output.IN0
input_0[6] => ALU_output.IN0
input_0[7] => Add0.IN26
input_0[7] => Add1.IN59
input_0[7] => ShiftLeft0.IN25
input_0[7] => Add2.IN57
input_0[7] => ALU_output.IN0
input_0[7] => ShiftRight0.IN25
input_0[7] => ShiftRight1.IN25
input_0[7] => ALU_output.IN0
input_0[7] => ALU_output.IN0
input_0[8] => Add0.IN25
input_0[8] => Add1.IN58
input_0[8] => ShiftLeft0.IN24
input_0[8] => Add2.IN56
input_0[8] => ALU_output.IN0
input_0[8] => ShiftRight0.IN24
input_0[8] => ShiftRight1.IN24
input_0[8] => ALU_output.IN0
input_0[8] => ALU_output.IN0
input_0[9] => Add0.IN24
input_0[9] => Add1.IN57
input_0[9] => ShiftLeft0.IN23
input_0[9] => Add2.IN55
input_0[9] => ALU_output.IN0
input_0[9] => ShiftRight0.IN23
input_0[9] => ShiftRight1.IN23
input_0[9] => ALU_output.IN0
input_0[9] => ALU_output.IN0
input_0[10] => Add0.IN23
input_0[10] => Add1.IN56
input_0[10] => ShiftLeft0.IN22
input_0[10] => Add2.IN54
input_0[10] => ALU_output.IN0
input_0[10] => ShiftRight0.IN22
input_0[10] => ShiftRight1.IN22
input_0[10] => ALU_output.IN0
input_0[10] => ALU_output.IN0
input_0[11] => Add0.IN22
input_0[11] => Add1.IN55
input_0[11] => ShiftLeft0.IN21
input_0[11] => Add2.IN53
input_0[11] => ALU_output.IN0
input_0[11] => ShiftRight0.IN21
input_0[11] => ShiftRight1.IN21
input_0[11] => ALU_output.IN0
input_0[11] => ALU_output.IN0
input_0[12] => Add0.IN21
input_0[12] => Add1.IN54
input_0[12] => ShiftLeft0.IN20
input_0[12] => Add2.IN52
input_0[12] => ALU_output.IN0
input_0[12] => ShiftRight0.IN20
input_0[12] => ShiftRight1.IN20
input_0[12] => ALU_output.IN0
input_0[12] => ALU_output.IN0
input_0[13] => Add0.IN20
input_0[13] => Add1.IN53
input_0[13] => ShiftLeft0.IN19
input_0[13] => Add2.IN51
input_0[13] => ALU_output.IN0
input_0[13] => ShiftRight0.IN19
input_0[13] => ShiftRight1.IN19
input_0[13] => ALU_output.IN0
input_0[13] => ALU_output.IN0
input_0[14] => Add0.IN19
input_0[14] => Add1.IN52
input_0[14] => ShiftLeft0.IN18
input_0[14] => Add2.IN50
input_0[14] => ALU_output.IN0
input_0[14] => ShiftRight0.IN18
input_0[14] => ShiftRight1.IN18
input_0[14] => ALU_output.IN0
input_0[14] => ALU_output.IN0
input_0[15] => Add0.IN18
input_0[15] => Add1.IN51
input_0[15] => ShiftLeft0.IN17
input_0[15] => Add2.IN49
input_0[15] => ALU_output.IN0
input_0[15] => ShiftRight0.IN17
input_0[15] => ShiftRight1.IN17
input_0[15] => ALU_output.IN0
input_0[15] => ALU_output.IN0
input_0[16] => Add0.IN17
input_0[16] => Add1.IN50
input_0[16] => ShiftLeft0.IN16
input_0[16] => Add2.IN48
input_0[16] => ALU_output.IN0
input_0[16] => ShiftRight0.IN16
input_0[16] => ShiftRight1.IN16
input_0[16] => ALU_output.IN0
input_0[16] => ALU_output.IN0
input_0[17] => Add0.IN16
input_0[17] => Add1.IN49
input_0[17] => ShiftLeft0.IN15
input_0[17] => Add2.IN47
input_0[17] => ALU_output.IN0
input_0[17] => ShiftRight0.IN15
input_0[17] => ShiftRight1.IN15
input_0[17] => ALU_output.IN0
input_0[17] => ALU_output.IN0
input_0[18] => Add0.IN15
input_0[18] => Add1.IN48
input_0[18] => ShiftLeft0.IN14
input_0[18] => Add2.IN46
input_0[18] => ALU_output.IN0
input_0[18] => ShiftRight0.IN14
input_0[18] => ShiftRight1.IN14
input_0[18] => ALU_output.IN0
input_0[18] => ALU_output.IN0
input_0[19] => Add0.IN14
input_0[19] => Add1.IN47
input_0[19] => ShiftLeft0.IN13
input_0[19] => Add2.IN45
input_0[19] => ALU_output.IN0
input_0[19] => ShiftRight0.IN13
input_0[19] => ShiftRight1.IN13
input_0[19] => ALU_output.IN0
input_0[19] => ALU_output.IN0
input_0[20] => Add0.IN13
input_0[20] => Add1.IN46
input_0[20] => ShiftLeft0.IN12
input_0[20] => Add2.IN44
input_0[20] => ALU_output.IN0
input_0[20] => ShiftRight0.IN12
input_0[20] => ShiftRight1.IN12
input_0[20] => ALU_output.IN0
input_0[20] => ALU_output.IN0
input_0[21] => Add0.IN12
input_0[21] => Add1.IN45
input_0[21] => ShiftLeft0.IN11
input_0[21] => Add2.IN43
input_0[21] => ALU_output.IN0
input_0[21] => ShiftRight0.IN11
input_0[21] => ShiftRight1.IN11
input_0[21] => ALU_output.IN0
input_0[21] => ALU_output.IN0
input_0[22] => Add0.IN11
input_0[22] => Add1.IN44
input_0[22] => ShiftLeft0.IN10
input_0[22] => Add2.IN42
input_0[22] => ALU_output.IN0
input_0[22] => ShiftRight0.IN10
input_0[22] => ShiftRight1.IN10
input_0[22] => ALU_output.IN0
input_0[22] => ALU_output.IN0
input_0[23] => Add0.IN10
input_0[23] => Add1.IN43
input_0[23] => ShiftLeft0.IN9
input_0[23] => Add2.IN41
input_0[23] => ALU_output.IN0
input_0[23] => ShiftRight0.IN9
input_0[23] => ShiftRight1.IN9
input_0[23] => ALU_output.IN0
input_0[23] => ALU_output.IN0
input_0[24] => Add0.IN9
input_0[24] => Add1.IN42
input_0[24] => ShiftLeft0.IN8
input_0[24] => Add2.IN40
input_0[24] => ALU_output.IN0
input_0[24] => ShiftRight0.IN8
input_0[24] => ShiftRight1.IN8
input_0[24] => ALU_output.IN0
input_0[24] => ALU_output.IN0
input_0[25] => Add0.IN8
input_0[25] => Add1.IN41
input_0[25] => ShiftLeft0.IN7
input_0[25] => Add2.IN39
input_0[25] => ALU_output.IN0
input_0[25] => ShiftRight0.IN7
input_0[25] => ShiftRight1.IN7
input_0[25] => ALU_output.IN0
input_0[25] => ALU_output.IN0
input_0[26] => Add0.IN7
input_0[26] => Add1.IN40
input_0[26] => ShiftLeft0.IN6
input_0[26] => Add2.IN38
input_0[26] => ALU_output.IN0
input_0[26] => ShiftRight0.IN6
input_0[26] => ShiftRight1.IN6
input_0[26] => ALU_output.IN0
input_0[26] => ALU_output.IN0
input_0[27] => Add0.IN6
input_0[27] => Add1.IN39
input_0[27] => ShiftLeft0.IN5
input_0[27] => Add2.IN37
input_0[27] => ALU_output.IN0
input_0[27] => ShiftRight0.IN5
input_0[27] => ShiftRight1.IN5
input_0[27] => ALU_output.IN0
input_0[27] => ALU_output.IN0
input_0[28] => Add0.IN5
input_0[28] => Add1.IN38
input_0[28] => ShiftLeft0.IN4
input_0[28] => Add2.IN36
input_0[28] => ALU_output.IN0
input_0[28] => ShiftRight0.IN4
input_0[28] => ShiftRight1.IN4
input_0[28] => ALU_output.IN0
input_0[28] => ALU_output.IN0
input_0[29] => Add0.IN4
input_0[29] => Add1.IN37
input_0[29] => ShiftLeft0.IN3
input_0[29] => Add2.IN35
input_0[29] => ALU_output.IN0
input_0[29] => ShiftRight0.IN3
input_0[29] => ShiftRight1.IN3
input_0[29] => ALU_output.IN0
input_0[29] => ALU_output.IN0
input_0[30] => Add0.IN3
input_0[30] => Add1.IN36
input_0[30] => ShiftLeft0.IN2
input_0[30] => Add2.IN34
input_0[30] => ALU_output.IN0
input_0[30] => ShiftRight0.IN2
input_0[30] => ShiftRight1.IN2
input_0[30] => ALU_output.IN0
input_0[30] => ALU_output.IN0
input_0[31] => Add0.IN1
input_0[31] => Add0.IN2
input_0[31] => Add1.IN34
input_0[31] => Add1.IN35
input_0[31] => ShiftLeft0.IN1
input_0[31] => Add2.IN33
input_0[31] => ALU_output.IN0
input_0[31] => ShiftRight0.IN1
input_0[31] => ShiftRight1.IN0
input_0[31] => ShiftRight1.IN1
input_0[31] => ALU_output.IN0
input_0[31] => ALU_output.IN0
input_1[0] => Add0.IN66
input_1[0] => ShiftLeft0.IN63
input_1[0] => ALU_output.IN1
input_1[0] => ShiftRight0.IN63
input_1[0] => ShiftRight1.IN63
input_1[0] => ALU_output.IN1
input_1[0] => ALU_output.IN1
input_1[0] => Add1.IN33
input_1[0] => Add2.IN32
input_1[1] => Add0.IN65
input_1[1] => ShiftLeft0.IN62
input_1[1] => ALU_output.IN1
input_1[1] => ShiftRight0.IN62
input_1[1] => ShiftRight1.IN62
input_1[1] => ALU_output.IN1
input_1[1] => ALU_output.IN1
input_1[1] => Add1.IN32
input_1[1] => Add2.IN31
input_1[2] => Add0.IN64
input_1[2] => ShiftLeft0.IN61
input_1[2] => ALU_output.IN1
input_1[2] => ShiftRight0.IN61
input_1[2] => ShiftRight1.IN61
input_1[2] => ALU_output.IN1
input_1[2] => ALU_output.IN1
input_1[2] => Add1.IN31
input_1[2] => Add2.IN30
input_1[3] => Add0.IN63
input_1[3] => ShiftLeft0.IN60
input_1[3] => ALU_output.IN1
input_1[3] => ShiftRight0.IN60
input_1[3] => ShiftRight1.IN60
input_1[3] => ALU_output.IN1
input_1[3] => ALU_output.IN1
input_1[3] => Add1.IN30
input_1[3] => Add2.IN29
input_1[4] => Add0.IN62
input_1[4] => ShiftLeft0.IN59
input_1[4] => ALU_output.IN1
input_1[4] => ShiftRight0.IN59
input_1[4] => ShiftRight1.IN59
input_1[4] => ALU_output.IN1
input_1[4] => ALU_output.IN1
input_1[4] => Add1.IN29
input_1[4] => Add2.IN28
input_1[5] => Add0.IN61
input_1[5] => ShiftLeft0.IN58
input_1[5] => ALU_output.IN1
input_1[5] => ShiftRight0.IN58
input_1[5] => ShiftRight1.IN58
input_1[5] => ALU_output.IN1
input_1[5] => ALU_output.IN1
input_1[5] => Add1.IN28
input_1[5] => Add2.IN27
input_1[6] => Add0.IN60
input_1[6] => ShiftLeft0.IN57
input_1[6] => ALU_output.IN1
input_1[6] => ShiftRight0.IN57
input_1[6] => ShiftRight1.IN57
input_1[6] => ALU_output.IN1
input_1[6] => ALU_output.IN1
input_1[6] => Add1.IN27
input_1[6] => Add2.IN26
input_1[7] => Add0.IN59
input_1[7] => ShiftLeft0.IN56
input_1[7] => ALU_output.IN1
input_1[7] => ShiftRight0.IN56
input_1[7] => ShiftRight1.IN56
input_1[7] => ALU_output.IN1
input_1[7] => ALU_output.IN1
input_1[7] => Add1.IN26
input_1[7] => Add2.IN25
input_1[8] => Add0.IN58
input_1[8] => ShiftLeft0.IN55
input_1[8] => ALU_output.IN1
input_1[8] => ShiftRight0.IN55
input_1[8] => ShiftRight1.IN55
input_1[8] => ALU_output.IN1
input_1[8] => ALU_output.IN1
input_1[8] => Add1.IN25
input_1[8] => Add2.IN24
input_1[9] => Add0.IN57
input_1[9] => ShiftLeft0.IN54
input_1[9] => ALU_output.IN1
input_1[9] => ShiftRight0.IN54
input_1[9] => ShiftRight1.IN54
input_1[9] => ALU_output.IN1
input_1[9] => ALU_output.IN1
input_1[9] => Add1.IN24
input_1[9] => Add2.IN23
input_1[10] => Add0.IN56
input_1[10] => ShiftLeft0.IN53
input_1[10] => ALU_output.IN1
input_1[10] => ShiftRight0.IN53
input_1[10] => ShiftRight1.IN53
input_1[10] => ALU_output.IN1
input_1[10] => ALU_output.IN1
input_1[10] => Add1.IN23
input_1[10] => Add2.IN22
input_1[11] => Add0.IN55
input_1[11] => ShiftLeft0.IN52
input_1[11] => ALU_output.IN1
input_1[11] => ShiftRight0.IN52
input_1[11] => ShiftRight1.IN52
input_1[11] => ALU_output.IN1
input_1[11] => ALU_output.IN1
input_1[11] => Add1.IN22
input_1[11] => Add2.IN21
input_1[12] => Add0.IN54
input_1[12] => ShiftLeft0.IN51
input_1[12] => ALU_output.IN1
input_1[12] => ShiftRight0.IN51
input_1[12] => ShiftRight1.IN51
input_1[12] => ALU_output.IN1
input_1[12] => ALU_output.IN1
input_1[12] => Add1.IN21
input_1[12] => Add2.IN20
input_1[13] => Add0.IN53
input_1[13] => ShiftLeft0.IN50
input_1[13] => ALU_output.IN1
input_1[13] => ShiftRight0.IN50
input_1[13] => ShiftRight1.IN50
input_1[13] => ALU_output.IN1
input_1[13] => ALU_output.IN1
input_1[13] => Add1.IN20
input_1[13] => Add2.IN19
input_1[14] => Add0.IN52
input_1[14] => ShiftLeft0.IN49
input_1[14] => ALU_output.IN1
input_1[14] => ShiftRight0.IN49
input_1[14] => ShiftRight1.IN49
input_1[14] => ALU_output.IN1
input_1[14] => ALU_output.IN1
input_1[14] => Add1.IN19
input_1[14] => Add2.IN18
input_1[15] => Add0.IN51
input_1[15] => ShiftLeft0.IN48
input_1[15] => ALU_output.IN1
input_1[15] => ShiftRight0.IN48
input_1[15] => ShiftRight1.IN48
input_1[15] => ALU_output.IN1
input_1[15] => ALU_output.IN1
input_1[15] => Add1.IN18
input_1[15] => Add2.IN17
input_1[16] => Add0.IN50
input_1[16] => ShiftLeft0.IN47
input_1[16] => ALU_output.IN1
input_1[16] => ShiftRight0.IN47
input_1[16] => ShiftRight1.IN47
input_1[16] => ALU_output.IN1
input_1[16] => ALU_output.IN1
input_1[16] => Add1.IN17
input_1[16] => Add2.IN16
input_1[17] => Add0.IN49
input_1[17] => ShiftLeft0.IN46
input_1[17] => ALU_output.IN1
input_1[17] => ShiftRight0.IN46
input_1[17] => ShiftRight1.IN46
input_1[17] => ALU_output.IN1
input_1[17] => ALU_output.IN1
input_1[17] => Add1.IN16
input_1[17] => Add2.IN15
input_1[18] => Add0.IN48
input_1[18] => ShiftLeft0.IN45
input_1[18] => ALU_output.IN1
input_1[18] => ShiftRight0.IN45
input_1[18] => ShiftRight1.IN45
input_1[18] => ALU_output.IN1
input_1[18] => ALU_output.IN1
input_1[18] => Add1.IN15
input_1[18] => Add2.IN14
input_1[19] => Add0.IN47
input_1[19] => ShiftLeft0.IN44
input_1[19] => ALU_output.IN1
input_1[19] => ShiftRight0.IN44
input_1[19] => ShiftRight1.IN44
input_1[19] => ALU_output.IN1
input_1[19] => ALU_output.IN1
input_1[19] => Add1.IN14
input_1[19] => Add2.IN13
input_1[20] => Add0.IN46
input_1[20] => ShiftLeft0.IN43
input_1[20] => ALU_output.IN1
input_1[20] => ShiftRight0.IN43
input_1[20] => ShiftRight1.IN43
input_1[20] => ALU_output.IN1
input_1[20] => ALU_output.IN1
input_1[20] => Add1.IN13
input_1[20] => Add2.IN12
input_1[21] => Add0.IN45
input_1[21] => ShiftLeft0.IN42
input_1[21] => ALU_output.IN1
input_1[21] => ShiftRight0.IN42
input_1[21] => ShiftRight1.IN42
input_1[21] => ALU_output.IN1
input_1[21] => ALU_output.IN1
input_1[21] => Add1.IN12
input_1[21] => Add2.IN11
input_1[22] => Add0.IN44
input_1[22] => ShiftLeft0.IN41
input_1[22] => ALU_output.IN1
input_1[22] => ShiftRight0.IN41
input_1[22] => ShiftRight1.IN41
input_1[22] => ALU_output.IN1
input_1[22] => ALU_output.IN1
input_1[22] => Add1.IN11
input_1[22] => Add2.IN10
input_1[23] => Add0.IN43
input_1[23] => ShiftLeft0.IN40
input_1[23] => ALU_output.IN1
input_1[23] => ShiftRight0.IN40
input_1[23] => ShiftRight1.IN40
input_1[23] => ALU_output.IN1
input_1[23] => ALU_output.IN1
input_1[23] => Add1.IN10
input_1[23] => Add2.IN9
input_1[24] => Add0.IN42
input_1[24] => ShiftLeft0.IN39
input_1[24] => ALU_output.IN1
input_1[24] => ShiftRight0.IN39
input_1[24] => ShiftRight1.IN39
input_1[24] => ALU_output.IN1
input_1[24] => ALU_output.IN1
input_1[24] => Add1.IN9
input_1[24] => Add2.IN8
input_1[25] => Add0.IN41
input_1[25] => ShiftLeft0.IN38
input_1[25] => ALU_output.IN1
input_1[25] => ShiftRight0.IN38
input_1[25] => ShiftRight1.IN38
input_1[25] => ALU_output.IN1
input_1[25] => ALU_output.IN1
input_1[25] => Add1.IN8
input_1[25] => Add2.IN7
input_1[26] => Add0.IN40
input_1[26] => ShiftLeft0.IN37
input_1[26] => ALU_output.IN1
input_1[26] => ShiftRight0.IN37
input_1[26] => ShiftRight1.IN37
input_1[26] => ALU_output.IN1
input_1[26] => ALU_output.IN1
input_1[26] => Add1.IN7
input_1[26] => Add2.IN6
input_1[27] => Add0.IN39
input_1[27] => ShiftLeft0.IN36
input_1[27] => ALU_output.IN1
input_1[27] => ShiftRight0.IN36
input_1[27] => ShiftRight1.IN36
input_1[27] => ALU_output.IN1
input_1[27] => ALU_output.IN1
input_1[27] => Add1.IN6
input_1[27] => Add2.IN5
input_1[28] => Add0.IN38
input_1[28] => ShiftLeft0.IN35
input_1[28] => ALU_output.IN1
input_1[28] => ShiftRight0.IN35
input_1[28] => ShiftRight1.IN35
input_1[28] => ALU_output.IN1
input_1[28] => ALU_output.IN1
input_1[28] => Add1.IN5
input_1[28] => Add2.IN4
input_1[29] => Add0.IN37
input_1[29] => ShiftLeft0.IN34
input_1[29] => ALU_output.IN1
input_1[29] => ShiftRight0.IN34
input_1[29] => ShiftRight1.IN34
input_1[29] => ALU_output.IN1
input_1[29] => ALU_output.IN1
input_1[29] => Add1.IN4
input_1[29] => Add2.IN3
input_1[30] => Add0.IN36
input_1[30] => ShiftLeft0.IN33
input_1[30] => ALU_output.IN1
input_1[30] => ShiftRight0.IN33
input_1[30] => ShiftRight1.IN33
input_1[30] => ALU_output.IN1
input_1[30] => ALU_output.IN1
input_1[30] => Add1.IN3
input_1[30] => Add2.IN2
input_1[31] => Add0.IN34
input_1[31] => Add0.IN35
input_1[31] => ALU_output.IN1
input_1[31] => ALU_output.IN1
input_1[31] => ALU_output.IN1
input_1[31] => Add1.IN1
input_1[31] => Add1.IN2
input_1[31] => Add2.IN1
ALU_output[0] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[1] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[2] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[3] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[4] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[5] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[6] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[7] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[8] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[9] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[10] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[11] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[12] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[13] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[14] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[15] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[16] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[17] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[18] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[19] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[20] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[21] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[22] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[23] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[24] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[25] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[26] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[27] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[28] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[29] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[30] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[31] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem
clock => reg1b:mem_write_reg.clock
clock => reg1b:mem_read_reg.clock
clock => reg2b:mem_to_reg_reg.clock
clock => reg1b:reg_write_reg.clock
clock => reg1b:data_format_reg.clock
clock => reg32b:ALU_result_reg.clock
clock => reg32b:mem_write_data_reg.clock
clock => reg5b:register_destination_address_reg.clock
clock => reg32b:instruction_address_reg.clock
clear => reg1b:mem_write_reg.clear
clear => reg1b:mem_read_reg.clear
clear => reg2b:mem_to_reg_reg.clear
clear => reg1b:reg_write_reg.clear
clear => reg1b:data_format_reg.clear
clear => reg32b:ALU_result_reg.clear
clear => reg32b:mem_write_data_reg.clear
clear => reg5b:register_destination_address_reg.clear
clear => reg32b:instruction_address_reg.clear
mem_write_in => reg1b:mem_write_reg.reg_in
mem_read_in => reg1b:mem_read_reg.reg_in
data_format_in => reg1b:data_format_reg.reg_in
mem_to_reg_in[0] => reg2b:mem_to_reg_reg.reg_in[0]
mem_to_reg_in[1] => reg2b:mem_to_reg_reg.reg_in[1]
reg_write_in => reg1b:reg_write_reg.reg_in
ALU_result_in[0] => reg32b:ALU_result_reg.reg_in[0]
ALU_result_in[1] => reg32b:ALU_result_reg.reg_in[1]
ALU_result_in[2] => reg32b:ALU_result_reg.reg_in[2]
ALU_result_in[3] => reg32b:ALU_result_reg.reg_in[3]
ALU_result_in[4] => reg32b:ALU_result_reg.reg_in[4]
ALU_result_in[5] => reg32b:ALU_result_reg.reg_in[5]
ALU_result_in[6] => reg32b:ALU_result_reg.reg_in[6]
ALU_result_in[7] => reg32b:ALU_result_reg.reg_in[7]
ALU_result_in[8] => reg32b:ALU_result_reg.reg_in[8]
ALU_result_in[9] => reg32b:ALU_result_reg.reg_in[9]
ALU_result_in[10] => reg32b:ALU_result_reg.reg_in[10]
ALU_result_in[11] => reg32b:ALU_result_reg.reg_in[11]
ALU_result_in[12] => reg32b:ALU_result_reg.reg_in[12]
ALU_result_in[13] => reg32b:ALU_result_reg.reg_in[13]
ALU_result_in[14] => reg32b:ALU_result_reg.reg_in[14]
ALU_result_in[15] => reg32b:ALU_result_reg.reg_in[15]
ALU_result_in[16] => reg32b:ALU_result_reg.reg_in[16]
ALU_result_in[17] => reg32b:ALU_result_reg.reg_in[17]
ALU_result_in[18] => reg32b:ALU_result_reg.reg_in[18]
ALU_result_in[19] => reg32b:ALU_result_reg.reg_in[19]
ALU_result_in[20] => reg32b:ALU_result_reg.reg_in[20]
ALU_result_in[21] => reg32b:ALU_result_reg.reg_in[21]
ALU_result_in[22] => reg32b:ALU_result_reg.reg_in[22]
ALU_result_in[23] => reg32b:ALU_result_reg.reg_in[23]
ALU_result_in[24] => reg32b:ALU_result_reg.reg_in[24]
ALU_result_in[25] => reg32b:ALU_result_reg.reg_in[25]
ALU_result_in[26] => reg32b:ALU_result_reg.reg_in[26]
ALU_result_in[27] => reg32b:ALU_result_reg.reg_in[27]
ALU_result_in[28] => reg32b:ALU_result_reg.reg_in[28]
ALU_result_in[29] => reg32b:ALU_result_reg.reg_in[29]
ALU_result_in[30] => reg32b:ALU_result_reg.reg_in[30]
ALU_result_in[31] => reg32b:ALU_result_reg.reg_in[31]
mem_write_data_in[0] => reg32b:mem_write_data_reg.reg_in[0]
mem_write_data_in[1] => reg32b:mem_write_data_reg.reg_in[1]
mem_write_data_in[2] => reg32b:mem_write_data_reg.reg_in[2]
mem_write_data_in[3] => reg32b:mem_write_data_reg.reg_in[3]
mem_write_data_in[4] => reg32b:mem_write_data_reg.reg_in[4]
mem_write_data_in[5] => reg32b:mem_write_data_reg.reg_in[5]
mem_write_data_in[6] => reg32b:mem_write_data_reg.reg_in[6]
mem_write_data_in[7] => reg32b:mem_write_data_reg.reg_in[7]
mem_write_data_in[8] => reg32b:mem_write_data_reg.reg_in[8]
mem_write_data_in[9] => reg32b:mem_write_data_reg.reg_in[9]
mem_write_data_in[10] => reg32b:mem_write_data_reg.reg_in[10]
mem_write_data_in[11] => reg32b:mem_write_data_reg.reg_in[11]
mem_write_data_in[12] => reg32b:mem_write_data_reg.reg_in[12]
mem_write_data_in[13] => reg32b:mem_write_data_reg.reg_in[13]
mem_write_data_in[14] => reg32b:mem_write_data_reg.reg_in[14]
mem_write_data_in[15] => reg32b:mem_write_data_reg.reg_in[15]
mem_write_data_in[16] => reg32b:mem_write_data_reg.reg_in[16]
mem_write_data_in[17] => reg32b:mem_write_data_reg.reg_in[17]
mem_write_data_in[18] => reg32b:mem_write_data_reg.reg_in[18]
mem_write_data_in[19] => reg32b:mem_write_data_reg.reg_in[19]
mem_write_data_in[20] => reg32b:mem_write_data_reg.reg_in[20]
mem_write_data_in[21] => reg32b:mem_write_data_reg.reg_in[21]
mem_write_data_in[22] => reg32b:mem_write_data_reg.reg_in[22]
mem_write_data_in[23] => reg32b:mem_write_data_reg.reg_in[23]
mem_write_data_in[24] => reg32b:mem_write_data_reg.reg_in[24]
mem_write_data_in[25] => reg32b:mem_write_data_reg.reg_in[25]
mem_write_data_in[26] => reg32b:mem_write_data_reg.reg_in[26]
mem_write_data_in[27] => reg32b:mem_write_data_reg.reg_in[27]
mem_write_data_in[28] => reg32b:mem_write_data_reg.reg_in[28]
mem_write_data_in[29] => reg32b:mem_write_data_reg.reg_in[29]
mem_write_data_in[30] => reg32b:mem_write_data_reg.reg_in[30]
mem_write_data_in[31] => reg32b:mem_write_data_reg.reg_in[31]
register_destination_address_in[0] => reg5b:register_destination_address_reg.reg_in[0]
register_destination_address_in[1] => reg5b:register_destination_address_reg.reg_in[1]
register_destination_address_in[2] => reg5b:register_destination_address_reg.reg_in[2]
register_destination_address_in[3] => reg5b:register_destination_address_reg.reg_in[3]
register_destination_address_in[4] => reg5b:register_destination_address_reg.reg_in[4]
instruction_address_in[0] => reg32b:instruction_address_reg.reg_in[0]
instruction_address_in[1] => reg32b:instruction_address_reg.reg_in[1]
instruction_address_in[2] => reg32b:instruction_address_reg.reg_in[2]
instruction_address_in[3] => reg32b:instruction_address_reg.reg_in[3]
instruction_address_in[4] => reg32b:instruction_address_reg.reg_in[4]
instruction_address_in[5] => reg32b:instruction_address_reg.reg_in[5]
instruction_address_in[6] => reg32b:instruction_address_reg.reg_in[6]
instruction_address_in[7] => reg32b:instruction_address_reg.reg_in[7]
instruction_address_in[8] => reg32b:instruction_address_reg.reg_in[8]
instruction_address_in[9] => reg32b:instruction_address_reg.reg_in[9]
instruction_address_in[10] => reg32b:instruction_address_reg.reg_in[10]
instruction_address_in[11] => reg32b:instruction_address_reg.reg_in[11]
instruction_address_in[12] => reg32b:instruction_address_reg.reg_in[12]
instruction_address_in[13] => reg32b:instruction_address_reg.reg_in[13]
instruction_address_in[14] => reg32b:instruction_address_reg.reg_in[14]
instruction_address_in[15] => reg32b:instruction_address_reg.reg_in[15]
instruction_address_in[16] => reg32b:instruction_address_reg.reg_in[16]
instruction_address_in[17] => reg32b:instruction_address_reg.reg_in[17]
instruction_address_in[18] => reg32b:instruction_address_reg.reg_in[18]
instruction_address_in[19] => reg32b:instruction_address_reg.reg_in[19]
instruction_address_in[20] => reg32b:instruction_address_reg.reg_in[20]
instruction_address_in[21] => reg32b:instruction_address_reg.reg_in[21]
instruction_address_in[22] => reg32b:instruction_address_reg.reg_in[22]
instruction_address_in[23] => reg32b:instruction_address_reg.reg_in[23]
instruction_address_in[24] => reg32b:instruction_address_reg.reg_in[24]
instruction_address_in[25] => reg32b:instruction_address_reg.reg_in[25]
instruction_address_in[26] => reg32b:instruction_address_reg.reg_in[26]
instruction_address_in[27] => reg32b:instruction_address_reg.reg_in[27]
instruction_address_in[28] => reg32b:instruction_address_reg.reg_in[28]
instruction_address_in[29] => reg32b:instruction_address_reg.reg_in[29]
instruction_address_in[30] => reg32b:instruction_address_reg.reg_in[30]
instruction_address_in[31] => reg32b:instruction_address_reg.reg_in[31]
mem_write_out <= reg1b:mem_write_reg.reg_out
mem_read_out <= reg1b:mem_read_reg.reg_out
data_format_out <= reg1b:data_format_reg.reg_out
mem_to_reg_out[0] <= reg2b:mem_to_reg_reg.reg_out[0]
mem_to_reg_out[1] <= reg2b:mem_to_reg_reg.reg_out[1]
reg_write_out <= reg1b:reg_write_reg.reg_out
ALU_result_out[0] <= reg32b:ALU_result_reg.reg_out[0]
ALU_result_out[1] <= reg32b:ALU_result_reg.reg_out[1]
ALU_result_out[2] <= reg32b:ALU_result_reg.reg_out[2]
ALU_result_out[3] <= reg32b:ALU_result_reg.reg_out[3]
ALU_result_out[4] <= reg32b:ALU_result_reg.reg_out[4]
ALU_result_out[5] <= reg32b:ALU_result_reg.reg_out[5]
ALU_result_out[6] <= reg32b:ALU_result_reg.reg_out[6]
ALU_result_out[7] <= reg32b:ALU_result_reg.reg_out[7]
ALU_result_out[8] <= reg32b:ALU_result_reg.reg_out[8]
ALU_result_out[9] <= reg32b:ALU_result_reg.reg_out[9]
ALU_result_out[10] <= reg32b:ALU_result_reg.reg_out[10]
ALU_result_out[11] <= reg32b:ALU_result_reg.reg_out[11]
ALU_result_out[12] <= reg32b:ALU_result_reg.reg_out[12]
ALU_result_out[13] <= reg32b:ALU_result_reg.reg_out[13]
ALU_result_out[14] <= reg32b:ALU_result_reg.reg_out[14]
ALU_result_out[15] <= reg32b:ALU_result_reg.reg_out[15]
ALU_result_out[16] <= reg32b:ALU_result_reg.reg_out[16]
ALU_result_out[17] <= reg32b:ALU_result_reg.reg_out[17]
ALU_result_out[18] <= reg32b:ALU_result_reg.reg_out[18]
ALU_result_out[19] <= reg32b:ALU_result_reg.reg_out[19]
ALU_result_out[20] <= reg32b:ALU_result_reg.reg_out[20]
ALU_result_out[21] <= reg32b:ALU_result_reg.reg_out[21]
ALU_result_out[22] <= reg32b:ALU_result_reg.reg_out[22]
ALU_result_out[23] <= reg32b:ALU_result_reg.reg_out[23]
ALU_result_out[24] <= reg32b:ALU_result_reg.reg_out[24]
ALU_result_out[25] <= reg32b:ALU_result_reg.reg_out[25]
ALU_result_out[26] <= reg32b:ALU_result_reg.reg_out[26]
ALU_result_out[27] <= reg32b:ALU_result_reg.reg_out[27]
ALU_result_out[28] <= reg32b:ALU_result_reg.reg_out[28]
ALU_result_out[29] <= reg32b:ALU_result_reg.reg_out[29]
ALU_result_out[30] <= reg32b:ALU_result_reg.reg_out[30]
ALU_result_out[31] <= reg32b:ALU_result_reg.reg_out[31]
mem_write_data_out[0] <= reg32b:mem_write_data_reg.reg_out[0]
mem_write_data_out[1] <= reg32b:mem_write_data_reg.reg_out[1]
mem_write_data_out[2] <= reg32b:mem_write_data_reg.reg_out[2]
mem_write_data_out[3] <= reg32b:mem_write_data_reg.reg_out[3]
mem_write_data_out[4] <= reg32b:mem_write_data_reg.reg_out[4]
mem_write_data_out[5] <= reg32b:mem_write_data_reg.reg_out[5]
mem_write_data_out[6] <= reg32b:mem_write_data_reg.reg_out[6]
mem_write_data_out[7] <= reg32b:mem_write_data_reg.reg_out[7]
mem_write_data_out[8] <= reg32b:mem_write_data_reg.reg_out[8]
mem_write_data_out[9] <= reg32b:mem_write_data_reg.reg_out[9]
mem_write_data_out[10] <= reg32b:mem_write_data_reg.reg_out[10]
mem_write_data_out[11] <= reg32b:mem_write_data_reg.reg_out[11]
mem_write_data_out[12] <= reg32b:mem_write_data_reg.reg_out[12]
mem_write_data_out[13] <= reg32b:mem_write_data_reg.reg_out[13]
mem_write_data_out[14] <= reg32b:mem_write_data_reg.reg_out[14]
mem_write_data_out[15] <= reg32b:mem_write_data_reg.reg_out[15]
mem_write_data_out[16] <= reg32b:mem_write_data_reg.reg_out[16]
mem_write_data_out[17] <= reg32b:mem_write_data_reg.reg_out[17]
mem_write_data_out[18] <= reg32b:mem_write_data_reg.reg_out[18]
mem_write_data_out[19] <= reg32b:mem_write_data_reg.reg_out[19]
mem_write_data_out[20] <= reg32b:mem_write_data_reg.reg_out[20]
mem_write_data_out[21] <= reg32b:mem_write_data_reg.reg_out[21]
mem_write_data_out[22] <= reg32b:mem_write_data_reg.reg_out[22]
mem_write_data_out[23] <= reg32b:mem_write_data_reg.reg_out[23]
mem_write_data_out[24] <= reg32b:mem_write_data_reg.reg_out[24]
mem_write_data_out[25] <= reg32b:mem_write_data_reg.reg_out[25]
mem_write_data_out[26] <= reg32b:mem_write_data_reg.reg_out[26]
mem_write_data_out[27] <= reg32b:mem_write_data_reg.reg_out[27]
mem_write_data_out[28] <= reg32b:mem_write_data_reg.reg_out[28]
mem_write_data_out[29] <= reg32b:mem_write_data_reg.reg_out[29]
mem_write_data_out[30] <= reg32b:mem_write_data_reg.reg_out[30]
mem_write_data_out[31] <= reg32b:mem_write_data_reg.reg_out[31]
register_destination_address_out[0] <= reg5b:register_destination_address_reg.reg_out[0]
register_destination_address_out[1] <= reg5b:register_destination_address_reg.reg_out[1]
register_destination_address_out[2] <= reg5b:register_destination_address_reg.reg_out[2]
register_destination_address_out[3] <= reg5b:register_destination_address_reg.reg_out[3]
register_destination_address_out[4] <= reg5b:register_destination_address_reg.reg_out[4]
instruction_address_out[0] <= reg32b:instruction_address_reg.reg_out[0]
instruction_address_out[1] <= reg32b:instruction_address_reg.reg_out[1]
instruction_address_out[2] <= reg32b:instruction_address_reg.reg_out[2]
instruction_address_out[3] <= reg32b:instruction_address_reg.reg_out[3]
instruction_address_out[4] <= reg32b:instruction_address_reg.reg_out[4]
instruction_address_out[5] <= reg32b:instruction_address_reg.reg_out[5]
instruction_address_out[6] <= reg32b:instruction_address_reg.reg_out[6]
instruction_address_out[7] <= reg32b:instruction_address_reg.reg_out[7]
instruction_address_out[8] <= reg32b:instruction_address_reg.reg_out[8]
instruction_address_out[9] <= reg32b:instruction_address_reg.reg_out[9]
instruction_address_out[10] <= reg32b:instruction_address_reg.reg_out[10]
instruction_address_out[11] <= reg32b:instruction_address_reg.reg_out[11]
instruction_address_out[12] <= reg32b:instruction_address_reg.reg_out[12]
instruction_address_out[13] <= reg32b:instruction_address_reg.reg_out[13]
instruction_address_out[14] <= reg32b:instruction_address_reg.reg_out[14]
instruction_address_out[15] <= reg32b:instruction_address_reg.reg_out[15]
instruction_address_out[16] <= reg32b:instruction_address_reg.reg_out[16]
instruction_address_out[17] <= reg32b:instruction_address_reg.reg_out[17]
instruction_address_out[18] <= reg32b:instruction_address_reg.reg_out[18]
instruction_address_out[19] <= reg32b:instruction_address_reg.reg_out[19]
instruction_address_out[20] <= reg32b:instruction_address_reg.reg_out[20]
instruction_address_out[21] <= reg32b:instruction_address_reg.reg_out[21]
instruction_address_out[22] <= reg32b:instruction_address_reg.reg_out[22]
instruction_address_out[23] <= reg32b:instruction_address_reg.reg_out[23]
instruction_address_out[24] <= reg32b:instruction_address_reg.reg_out[24]
instruction_address_out[25] <= reg32b:instruction_address_reg.reg_out[25]
instruction_address_out[26] <= reg32b:instruction_address_reg.reg_out[26]
instruction_address_out[27] <= reg32b:instruction_address_reg.reg_out[27]
instruction_address_out[28] <= reg32b:instruction_address_reg.reg_out[28]
instruction_address_out[29] <= reg32b:instruction_address_reg.reg_out[29]
instruction_address_out[30] <= reg32b:instruction_address_reg.reg_out[30]
instruction_address_out[31] <= reg32b:instruction_address_reg.reg_out[31]


|core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg1b:mem_write_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg1b:mem_read_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg2b:mem_to_reg_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg1b:reg_write_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg1b:data_format_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg32b:ALU_result_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg32b:mem_write_data_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg5b:register_destination_address_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg32b:instruction_address_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|datamem_interface:datamem
clock => membank_address_acquirement.IN0
clock => data_memory:datamem_3.clock
clock => data_memory:datamem_2.clock
clock => data_memory:datamem_1.clock
clock => data_memory:datamem_0.clock
clear => ~NO_FANOUT~
byte_address[0] => Equal0.IN1
byte_address[0] => Equal1.IN1
byte_address[0] => Equal2.IN0
byte_address[0] => Equal3.IN1
byte_address[1] => Equal0.IN0
byte_address[1] => Equal1.IN0
byte_address[1] => Equal2.IN1
byte_address[1] => Equal3.IN0
byte_address[2] => data_memory:datamem_3.address[0]
byte_address[2] => data_memory:datamem_2.address[0]
byte_address[2] => data_memory:datamem_1.address[0]
byte_address[2] => data_memory:datamem_0.address[0]
byte_address[3] => data_memory:datamem_3.address[1]
byte_address[3] => data_memory:datamem_2.address[1]
byte_address[3] => data_memory:datamem_1.address[1]
byte_address[3] => data_memory:datamem_0.address[1]
byte_address[4] => data_memory:datamem_3.address[2]
byte_address[4] => data_memory:datamem_2.address[2]
byte_address[4] => data_memory:datamem_1.address[2]
byte_address[4] => data_memory:datamem_0.address[2]
byte_address[5] => data_memory:datamem_3.address[3]
byte_address[5] => data_memory:datamem_2.address[3]
byte_address[5] => data_memory:datamem_1.address[3]
byte_address[5] => data_memory:datamem_0.address[3]
byte_address[6] => data_memory:datamem_3.address[4]
byte_address[6] => data_memory:datamem_2.address[4]
byte_address[6] => data_memory:datamem_1.address[4]
byte_address[6] => data_memory:datamem_0.address[4]
byte_address[7] => data_memory:datamem_3.address[5]
byte_address[7] => data_memory:datamem_2.address[5]
byte_address[7] => data_memory:datamem_1.address[5]
byte_address[7] => data_memory:datamem_0.address[5]
byte_address[8] => data_memory:datamem_3.address[6]
byte_address[8] => data_memory:datamem_2.address[6]
byte_address[8] => data_memory:datamem_1.address[6]
byte_address[8] => data_memory:datamem_0.address[6]
byte_address[9] => data_memory:datamem_3.address[7]
byte_address[9] => data_memory:datamem_2.address[7]
byte_address[9] => data_memory:datamem_1.address[7]
byte_address[9] => data_memory:datamem_0.address[7]
byte_address[10] => data_memory:datamem_3.address[8]
byte_address[10] => data_memory:datamem_2.address[8]
byte_address[10] => data_memory:datamem_1.address[8]
byte_address[10] => data_memory:datamem_0.address[8]
byte_address[11] => data_memory:datamem_3.address[9]
byte_address[11] => data_memory:datamem_2.address[9]
byte_address[11] => data_memory:datamem_1.address[9]
byte_address[11] => data_memory:datamem_0.address[9]
byte_address[12] => data_memory:datamem_3.address[10]
byte_address[12] => data_memory:datamem_2.address[10]
byte_address[12] => data_memory:datamem_1.address[10]
byte_address[12] => data_memory:datamem_0.address[10]
byte_address[13] => data_memory:datamem_3.address[11]
byte_address[13] => data_memory:datamem_2.address[11]
byte_address[13] => data_memory:datamem_1.address[11]
byte_address[13] => data_memory:datamem_0.address[11]
byte_address[14] => data_memory:datamem_3.address[12]
byte_address[14] => data_memory:datamem_2.address[12]
byte_address[14] => data_memory:datamem_1.address[12]
byte_address[14] => data_memory:datamem_0.address[12]
byte_address[15] => data_memory:datamem_3.address[13]
byte_address[15] => data_memory:datamem_2.address[13]
byte_address[15] => data_memory:datamem_1.address[13]
byte_address[15] => data_memory:datamem_0.address[13]
byte_address[16] => data_memory:datamem_3.address[14]
byte_address[16] => data_memory:datamem_2.address[14]
byte_address[16] => data_memory:datamem_1.address[14]
byte_address[16] => data_memory:datamem_0.address[14]
byte_address[17] => data_memory:datamem_3.address[15]
byte_address[17] => data_memory:datamem_2.address[15]
byte_address[17] => data_memory:datamem_1.address[15]
byte_address[17] => data_memory:datamem_0.address[15]
byte_address[18] => ~NO_FANOUT~
byte_address[19] => ~NO_FANOUT~
byte_address[20] => ~NO_FANOUT~
byte_address[21] => ~NO_FANOUT~
byte_address[22] => ~NO_FANOUT~
byte_address[23] => ~NO_FANOUT~
byte_address[24] => ~NO_FANOUT~
byte_address[25] => ~NO_FANOUT~
byte_address[26] => ~NO_FANOUT~
byte_address[27] => ~NO_FANOUT~
byte_address[28] => ~NO_FANOUT~
byte_address[29] => ~NO_FANOUT~
byte_address[30] => ~NO_FANOUT~
byte_address[31] => ~NO_FANOUT~
input_data[0] => memory_input_0[0].DATAB
input_data[0] => memory_input_1[0].DATAB
input_data[0] => memory_input_2[0].DATAB
input_data[0] => memory_input_3[0].DATAA
input_data[1] => memory_input_0[1].DATAB
input_data[1] => memory_input_1[1].DATAB
input_data[1] => memory_input_2[1].DATAB
input_data[1] => memory_input_3[1].DATAA
input_data[2] => memory_input_0[2].DATAB
input_data[2] => memory_input_1[2].DATAB
input_data[2] => memory_input_2[2].DATAB
input_data[2] => memory_input_3[2].DATAA
input_data[3] => memory_input_0[3].DATAB
input_data[3] => memory_input_1[3].DATAB
input_data[3] => memory_input_2[3].DATAB
input_data[3] => memory_input_3[3].DATAA
input_data[4] => memory_input_0[4].DATAB
input_data[4] => memory_input_1[4].DATAB
input_data[4] => memory_input_2[4].DATAB
input_data[4] => memory_input_3[4].DATAA
input_data[5] => memory_input_0[5].DATAB
input_data[5] => memory_input_1[5].DATAB
input_data[5] => memory_input_2[5].DATAB
input_data[5] => memory_input_3[5].DATAA
input_data[6] => memory_input_0[6].DATAB
input_data[6] => memory_input_1[6].DATAB
input_data[6] => memory_input_2[6].DATAB
input_data[6] => memory_input_3[6].DATAA
input_data[7] => memory_input_0[7].DATAB
input_data[7] => memory_input_1[7].DATAB
input_data[7] => memory_input_2[7].DATAB
input_data[7] => memory_input_3[7].DATAA
input_data[8] => memory_input_1.DATAB
input_data[9] => memory_input_1.DATAB
input_data[10] => memory_input_1.DATAB
input_data[11] => memory_input_1.DATAB
input_data[12] => memory_input_1.DATAB
input_data[13] => memory_input_1.DATAB
input_data[14] => memory_input_1.DATAB
input_data[15] => memory_input_1.DATAB
input_data[16] => memory_input_2.DATAB
input_data[17] => memory_input_2.DATAB
input_data[18] => memory_input_2.DATAB
input_data[19] => memory_input_2.DATAB
input_data[20] => memory_input_2.DATAB
input_data[21] => memory_input_2.DATAB
input_data[22] => memory_input_2.DATAB
input_data[23] => memory_input_2.DATAB
input_data[24] => memory_input_3.DATAB
input_data[25] => memory_input_3.DATAB
input_data[26] => memory_input_3.DATAB
input_data[27] => memory_input_3.DATAB
input_data[28] => memory_input_3.DATAB
input_data[29] => memory_input_3.DATAB
input_data[30] => memory_input_3.DATAB
input_data[31] => memory_input_3.DATAB
load => membank_address_acquirement.IN1
data_format => output_data[0].OUTPUTSELECT
data_format => output_data[1].OUTPUTSELECT
data_format => output_data[2].OUTPUTSELECT
data_format => output_data[3].OUTPUTSELECT
data_format => output_data[4].OUTPUTSELECT
data_format => output_data[5].OUTPUTSELECT
data_format => output_data[6].OUTPUTSELECT
data_format => output_data[7].OUTPUTSELECT
data_format => output_data[8].OUTPUTSELECT
data_format => output_data[9].OUTPUTSELECT
data_format => output_data[10].OUTPUTSELECT
data_format => output_data[11].OUTPUTSELECT
data_format => output_data[12].OUTPUTSELECT
data_format => output_data[13].OUTPUTSELECT
data_format => output_data[14].OUTPUTSELECT
data_format => output_data[15].OUTPUTSELECT
data_format => output_data[16].OUTPUTSELECT
data_format => output_data[17].OUTPUTSELECT
data_format => output_data[18].OUTPUTSELECT
data_format => output_data[19].OUTPUTSELECT
data_format => output_data[20].OUTPUTSELECT
data_format => output_data[21].OUTPUTSELECT
data_format => output_data[22].OUTPUTSELECT
data_format => output_data[23].OUTPUTSELECT
data_format => output_data[24].OUTPUTSELECT
data_format => output_data[25].OUTPUTSELECT
data_format => output_data[26].OUTPUTSELECT
data_format => output_data[27].OUTPUTSELECT
data_format => output_data[28].OUTPUTSELECT
data_format => output_data[29].OUTPUTSELECT
data_format => output_data[30].OUTPUTSELECT
data_format => output_data[31].OUTPUTSELECT
data_format => output_data[31].IN1
data_format => memory_input_0[0].IN1
data_format => memory_input_1[0].OUTPUTSELECT
data_format => memory_input_1[1].OUTPUTSELECT
data_format => memory_input_1[2].OUTPUTSELECT
data_format => memory_input_1[3].OUTPUTSELECT
data_format => memory_input_1[4].OUTPUTSELECT
data_format => memory_input_1[5].OUTPUTSELECT
data_format => memory_input_1[6].OUTPUTSELECT
data_format => memory_input_1[7].OUTPUTSELECT
data_format => memory_input_2[0].OUTPUTSELECT
data_format => memory_input_2[1].OUTPUTSELECT
data_format => memory_input_2[2].OUTPUTSELECT
data_format => memory_input_2[3].OUTPUTSELECT
data_format => memory_input_2[4].OUTPUTSELECT
data_format => memory_input_2[5].OUTPUTSELECT
data_format => memory_input_2[6].OUTPUTSELECT
data_format => memory_input_2[7].OUTPUTSELECT
data_format => memory_input_3[0].OUTPUTSELECT
data_format => memory_input_3[1].OUTPUTSELECT
data_format => memory_input_3[2].OUTPUTSELECT
data_format => memory_input_3[3].OUTPUTSELECT
data_format => memory_input_3[4].OUTPUTSELECT
data_format => memory_input_3[5].OUTPUTSELECT
data_format => memory_input_3[6].OUTPUTSELECT
data_format => memory_input_3[7].OUTPUTSELECT
data_format => internal_load[1].OUTPUTSELECT
data_format => internal_load[2].OUTPUTSELECT
data_format => internal_load[3].OUTPUTSELECT
output_data[0] <= output_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= output_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= output_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= output_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= output_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= output_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= output_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= output_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= output_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= output_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= output_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= output_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= output_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= output_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= output_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= output_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= output_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_3
clock => RAM~25.CLK
clock => RAM~0.CLK
clock => RAM~1.CLK
clock => RAM~2.CLK
clock => RAM~3.CLK
clock => RAM~4.CLK
clock => RAM~5.CLK
clock => RAM~6.CLK
clock => RAM~7.CLK
clock => RAM~8.CLK
clock => RAM~9.CLK
clock => RAM~10.CLK
clock => RAM~11.CLK
clock => RAM~12.CLK
clock => RAM~13.CLK
clock => RAM~14.CLK
clock => RAM~15.CLK
clock => RAM~16.CLK
clock => RAM~17.CLK
clock => RAM~18.CLK
clock => RAM~19.CLK
clock => RAM~20.CLK
clock => RAM~21.CLK
clock => RAM~22.CLK
clock => RAM~23.CLK
clock => RAM~24.CLK
clock => RAM.CLK0
write_enable => RAM~25.DATAIN
write_enable => RAM.WE
address[0] => RAM~16.DATAIN
address[0] => RAM.WADDR
address[0] => RAM.RADDR
address[1] => RAM~15.DATAIN
address[1] => RAM.WADDR1
address[1] => RAM.RADDR1
address[2] => RAM~14.DATAIN
address[2] => RAM.WADDR2
address[2] => RAM.RADDR2
address[3] => RAM~13.DATAIN
address[3] => RAM.WADDR3
address[3] => RAM.RADDR3
address[4] => RAM~12.DATAIN
address[4] => RAM.WADDR4
address[4] => RAM.RADDR4
address[5] => RAM~11.DATAIN
address[5] => RAM.WADDR5
address[5] => RAM.RADDR5
address[6] => RAM~10.DATAIN
address[6] => RAM.WADDR6
address[6] => RAM.RADDR6
address[7] => RAM~9.DATAIN
address[7] => RAM.WADDR7
address[7] => RAM.RADDR7
address[8] => RAM~8.DATAIN
address[8] => RAM.WADDR8
address[8] => RAM.RADDR8
address[9] => RAM~7.DATAIN
address[9] => RAM.WADDR9
address[9] => RAM.RADDR9
address[10] => RAM~6.DATAIN
address[10] => RAM.WADDR10
address[10] => RAM.RADDR10
address[11] => RAM~5.DATAIN
address[11] => RAM.WADDR11
address[11] => RAM.RADDR11
address[12] => RAM~4.DATAIN
address[12] => RAM.WADDR12
address[12] => RAM.RADDR12
address[13] => RAM~3.DATAIN
address[13] => RAM.WADDR13
address[13] => RAM.RADDR13
address[14] => RAM~2.DATAIN
address[14] => RAM.WADDR14
address[14] => RAM.RADDR14
address[15] => RAM~1.DATAIN
address[15] => RAM.WADDR15
address[15] => RAM.RADDR15
input_data[0] => RAM~24.DATAIN
input_data[0] => RAM.DATAIN
input_data[1] => RAM~23.DATAIN
input_data[1] => RAM.DATAIN1
input_data[2] => RAM~22.DATAIN
input_data[2] => RAM.DATAIN2
input_data[3] => RAM~21.DATAIN
input_data[3] => RAM.DATAIN3
input_data[4] => RAM~20.DATAIN
input_data[4] => RAM.DATAIN4
input_data[5] => RAM~19.DATAIN
input_data[5] => RAM.DATAIN5
input_data[6] => RAM~18.DATAIN
input_data[6] => RAM.DATAIN6
input_data[7] => RAM~17.DATAIN
input_data[7] => RAM.DATAIN7
output_data[0] <= RAM.DATAOUT
output_data[1] <= RAM.DATAOUT1
output_data[2] <= RAM.DATAOUT2
output_data[3] <= RAM.DATAOUT3
output_data[4] <= RAM.DATAOUT4
output_data[5] <= RAM.DATAOUT5
output_data[6] <= RAM.DATAOUT6
output_data[7] <= RAM.DATAOUT7


|core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_2
clock => RAM~25.CLK
clock => RAM~0.CLK
clock => RAM~1.CLK
clock => RAM~2.CLK
clock => RAM~3.CLK
clock => RAM~4.CLK
clock => RAM~5.CLK
clock => RAM~6.CLK
clock => RAM~7.CLK
clock => RAM~8.CLK
clock => RAM~9.CLK
clock => RAM~10.CLK
clock => RAM~11.CLK
clock => RAM~12.CLK
clock => RAM~13.CLK
clock => RAM~14.CLK
clock => RAM~15.CLK
clock => RAM~16.CLK
clock => RAM~17.CLK
clock => RAM~18.CLK
clock => RAM~19.CLK
clock => RAM~20.CLK
clock => RAM~21.CLK
clock => RAM~22.CLK
clock => RAM~23.CLK
clock => RAM~24.CLK
clock => RAM.CLK0
write_enable => RAM~25.DATAIN
write_enable => RAM.WE
address[0] => RAM~16.DATAIN
address[0] => RAM.WADDR
address[0] => RAM.RADDR
address[1] => RAM~15.DATAIN
address[1] => RAM.WADDR1
address[1] => RAM.RADDR1
address[2] => RAM~14.DATAIN
address[2] => RAM.WADDR2
address[2] => RAM.RADDR2
address[3] => RAM~13.DATAIN
address[3] => RAM.WADDR3
address[3] => RAM.RADDR3
address[4] => RAM~12.DATAIN
address[4] => RAM.WADDR4
address[4] => RAM.RADDR4
address[5] => RAM~11.DATAIN
address[5] => RAM.WADDR5
address[5] => RAM.RADDR5
address[6] => RAM~10.DATAIN
address[6] => RAM.WADDR6
address[6] => RAM.RADDR6
address[7] => RAM~9.DATAIN
address[7] => RAM.WADDR7
address[7] => RAM.RADDR7
address[8] => RAM~8.DATAIN
address[8] => RAM.WADDR8
address[8] => RAM.RADDR8
address[9] => RAM~7.DATAIN
address[9] => RAM.WADDR9
address[9] => RAM.RADDR9
address[10] => RAM~6.DATAIN
address[10] => RAM.WADDR10
address[10] => RAM.RADDR10
address[11] => RAM~5.DATAIN
address[11] => RAM.WADDR11
address[11] => RAM.RADDR11
address[12] => RAM~4.DATAIN
address[12] => RAM.WADDR12
address[12] => RAM.RADDR12
address[13] => RAM~3.DATAIN
address[13] => RAM.WADDR13
address[13] => RAM.RADDR13
address[14] => RAM~2.DATAIN
address[14] => RAM.WADDR14
address[14] => RAM.RADDR14
address[15] => RAM~1.DATAIN
address[15] => RAM.WADDR15
address[15] => RAM.RADDR15
input_data[0] => RAM~24.DATAIN
input_data[0] => RAM.DATAIN
input_data[1] => RAM~23.DATAIN
input_data[1] => RAM.DATAIN1
input_data[2] => RAM~22.DATAIN
input_data[2] => RAM.DATAIN2
input_data[3] => RAM~21.DATAIN
input_data[3] => RAM.DATAIN3
input_data[4] => RAM~20.DATAIN
input_data[4] => RAM.DATAIN4
input_data[5] => RAM~19.DATAIN
input_data[5] => RAM.DATAIN5
input_data[6] => RAM~18.DATAIN
input_data[6] => RAM.DATAIN6
input_data[7] => RAM~17.DATAIN
input_data[7] => RAM.DATAIN7
output_data[0] <= RAM.DATAOUT
output_data[1] <= RAM.DATAOUT1
output_data[2] <= RAM.DATAOUT2
output_data[3] <= RAM.DATAOUT3
output_data[4] <= RAM.DATAOUT4
output_data[5] <= RAM.DATAOUT5
output_data[6] <= RAM.DATAOUT6
output_data[7] <= RAM.DATAOUT7


|core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1
clock => RAM~25.CLK
clock => RAM~0.CLK
clock => RAM~1.CLK
clock => RAM~2.CLK
clock => RAM~3.CLK
clock => RAM~4.CLK
clock => RAM~5.CLK
clock => RAM~6.CLK
clock => RAM~7.CLK
clock => RAM~8.CLK
clock => RAM~9.CLK
clock => RAM~10.CLK
clock => RAM~11.CLK
clock => RAM~12.CLK
clock => RAM~13.CLK
clock => RAM~14.CLK
clock => RAM~15.CLK
clock => RAM~16.CLK
clock => RAM~17.CLK
clock => RAM~18.CLK
clock => RAM~19.CLK
clock => RAM~20.CLK
clock => RAM~21.CLK
clock => RAM~22.CLK
clock => RAM~23.CLK
clock => RAM~24.CLK
clock => RAM.CLK0
write_enable => RAM~25.DATAIN
write_enable => RAM.WE
address[0] => RAM~16.DATAIN
address[0] => RAM.WADDR
address[0] => RAM.RADDR
address[1] => RAM~15.DATAIN
address[1] => RAM.WADDR1
address[1] => RAM.RADDR1
address[2] => RAM~14.DATAIN
address[2] => RAM.WADDR2
address[2] => RAM.RADDR2
address[3] => RAM~13.DATAIN
address[3] => RAM.WADDR3
address[3] => RAM.RADDR3
address[4] => RAM~12.DATAIN
address[4] => RAM.WADDR4
address[4] => RAM.RADDR4
address[5] => RAM~11.DATAIN
address[5] => RAM.WADDR5
address[5] => RAM.RADDR5
address[6] => RAM~10.DATAIN
address[6] => RAM.WADDR6
address[6] => RAM.RADDR6
address[7] => RAM~9.DATAIN
address[7] => RAM.WADDR7
address[7] => RAM.RADDR7
address[8] => RAM~8.DATAIN
address[8] => RAM.WADDR8
address[8] => RAM.RADDR8
address[9] => RAM~7.DATAIN
address[9] => RAM.WADDR9
address[9] => RAM.RADDR9
address[10] => RAM~6.DATAIN
address[10] => RAM.WADDR10
address[10] => RAM.RADDR10
address[11] => RAM~5.DATAIN
address[11] => RAM.WADDR11
address[11] => RAM.RADDR11
address[12] => RAM~4.DATAIN
address[12] => RAM.WADDR12
address[12] => RAM.RADDR12
address[13] => RAM~3.DATAIN
address[13] => RAM.WADDR13
address[13] => RAM.RADDR13
address[14] => RAM~2.DATAIN
address[14] => RAM.WADDR14
address[14] => RAM.RADDR14
address[15] => RAM~1.DATAIN
address[15] => RAM.WADDR15
address[15] => RAM.RADDR15
input_data[0] => RAM~24.DATAIN
input_data[0] => RAM.DATAIN
input_data[1] => RAM~23.DATAIN
input_data[1] => RAM.DATAIN1
input_data[2] => RAM~22.DATAIN
input_data[2] => RAM.DATAIN2
input_data[3] => RAM~21.DATAIN
input_data[3] => RAM.DATAIN3
input_data[4] => RAM~20.DATAIN
input_data[4] => RAM.DATAIN4
input_data[5] => RAM~19.DATAIN
input_data[5] => RAM.DATAIN5
input_data[6] => RAM~18.DATAIN
input_data[6] => RAM.DATAIN6
input_data[7] => RAM~17.DATAIN
input_data[7] => RAM.DATAIN7
output_data[0] <= RAM.DATAOUT
output_data[1] <= RAM.DATAOUT1
output_data[2] <= RAM.DATAOUT2
output_data[3] <= RAM.DATAOUT3
output_data[4] <= RAM.DATAOUT4
output_data[5] <= RAM.DATAOUT5
output_data[6] <= RAM.DATAOUT6
output_data[7] <= RAM.DATAOUT7


|core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_0
clock => RAM~25.CLK
clock => RAM~0.CLK
clock => RAM~1.CLK
clock => RAM~2.CLK
clock => RAM~3.CLK
clock => RAM~4.CLK
clock => RAM~5.CLK
clock => RAM~6.CLK
clock => RAM~7.CLK
clock => RAM~8.CLK
clock => RAM~9.CLK
clock => RAM~10.CLK
clock => RAM~11.CLK
clock => RAM~12.CLK
clock => RAM~13.CLK
clock => RAM~14.CLK
clock => RAM~15.CLK
clock => RAM~16.CLK
clock => RAM~17.CLK
clock => RAM~18.CLK
clock => RAM~19.CLK
clock => RAM~20.CLK
clock => RAM~21.CLK
clock => RAM~22.CLK
clock => RAM~23.CLK
clock => RAM~24.CLK
clock => RAM.CLK0
write_enable => RAM~25.DATAIN
write_enable => RAM.WE
address[0] => RAM~16.DATAIN
address[0] => RAM.WADDR
address[0] => RAM.RADDR
address[1] => RAM~15.DATAIN
address[1] => RAM.WADDR1
address[1] => RAM.RADDR1
address[2] => RAM~14.DATAIN
address[2] => RAM.WADDR2
address[2] => RAM.RADDR2
address[3] => RAM~13.DATAIN
address[3] => RAM.WADDR3
address[3] => RAM.RADDR3
address[4] => RAM~12.DATAIN
address[4] => RAM.WADDR4
address[4] => RAM.RADDR4
address[5] => RAM~11.DATAIN
address[5] => RAM.WADDR5
address[5] => RAM.RADDR5
address[6] => RAM~10.DATAIN
address[6] => RAM.WADDR6
address[6] => RAM.RADDR6
address[7] => RAM~9.DATAIN
address[7] => RAM.WADDR7
address[7] => RAM.RADDR7
address[8] => RAM~8.DATAIN
address[8] => RAM.WADDR8
address[8] => RAM.RADDR8
address[9] => RAM~7.DATAIN
address[9] => RAM.WADDR9
address[9] => RAM.RADDR9
address[10] => RAM~6.DATAIN
address[10] => RAM.WADDR10
address[10] => RAM.RADDR10
address[11] => RAM~5.DATAIN
address[11] => RAM.WADDR11
address[11] => RAM.RADDR11
address[12] => RAM~4.DATAIN
address[12] => RAM.WADDR12
address[12] => RAM.RADDR12
address[13] => RAM~3.DATAIN
address[13] => RAM.WADDR13
address[13] => RAM.RADDR13
address[14] => RAM~2.DATAIN
address[14] => RAM.WADDR14
address[14] => RAM.RADDR14
address[15] => RAM~1.DATAIN
address[15] => RAM.WADDR15
address[15] => RAM.RADDR15
input_data[0] => RAM~24.DATAIN
input_data[0] => RAM.DATAIN
input_data[1] => RAM~23.DATAIN
input_data[1] => RAM.DATAIN1
input_data[2] => RAM~22.DATAIN
input_data[2] => RAM.DATAIN2
input_data[3] => RAM~21.DATAIN
input_data[3] => RAM.DATAIN3
input_data[4] => RAM~20.DATAIN
input_data[4] => RAM.DATAIN4
input_data[5] => RAM~19.DATAIN
input_data[5] => RAM.DATAIN5
input_data[6] => RAM~18.DATAIN
input_data[6] => RAM.DATAIN6
input_data[7] => RAM~17.DATAIN
input_data[7] => RAM.DATAIN7
output_data[0] <= RAM.DATAOUT
output_data[1] <= RAM.DATAOUT1
output_data[2] <= RAM.DATAOUT2
output_data[3] <= RAM.DATAOUT3
output_data[4] <= RAM.DATAOUT4
output_data[5] <= RAM.DATAOUT5
output_data[6] <= RAM.DATAOUT6
output_data[7] <= RAM.DATAOUT7


|core_rv32i|datapath:datapath_0|mem_wb_reg:mem_wb
clock => reg2b:mem_to_reg_reg.clock
clock => reg1b:reg_write_reg.clock
clock => reg32b:ALU_result_reg.clock
clock => reg32b:mem_read_data_reg.clock
clock => reg5b:register_destination_address_reg.clock
clock => reg32b:instruction_address_reg.clock
clear => reg2b:mem_to_reg_reg.clear
clear => reg1b:reg_write_reg.clear
clear => reg32b:ALU_result_reg.clear
clear => reg32b:mem_read_data_reg.clear
clear => reg5b:register_destination_address_reg.clear
clear => reg32b:instruction_address_reg.clear
mem_to_reg_in[0] => reg2b:mem_to_reg_reg.reg_in[0]
mem_to_reg_in[1] => reg2b:mem_to_reg_reg.reg_in[1]
reg_write_in => reg1b:reg_write_reg.reg_in
ALU_result_in[0] => reg32b:ALU_result_reg.reg_in[0]
ALU_result_in[1] => reg32b:ALU_result_reg.reg_in[1]
ALU_result_in[2] => reg32b:ALU_result_reg.reg_in[2]
ALU_result_in[3] => reg32b:ALU_result_reg.reg_in[3]
ALU_result_in[4] => reg32b:ALU_result_reg.reg_in[4]
ALU_result_in[5] => reg32b:ALU_result_reg.reg_in[5]
ALU_result_in[6] => reg32b:ALU_result_reg.reg_in[6]
ALU_result_in[7] => reg32b:ALU_result_reg.reg_in[7]
ALU_result_in[8] => reg32b:ALU_result_reg.reg_in[8]
ALU_result_in[9] => reg32b:ALU_result_reg.reg_in[9]
ALU_result_in[10] => reg32b:ALU_result_reg.reg_in[10]
ALU_result_in[11] => reg32b:ALU_result_reg.reg_in[11]
ALU_result_in[12] => reg32b:ALU_result_reg.reg_in[12]
ALU_result_in[13] => reg32b:ALU_result_reg.reg_in[13]
ALU_result_in[14] => reg32b:ALU_result_reg.reg_in[14]
ALU_result_in[15] => reg32b:ALU_result_reg.reg_in[15]
ALU_result_in[16] => reg32b:ALU_result_reg.reg_in[16]
ALU_result_in[17] => reg32b:ALU_result_reg.reg_in[17]
ALU_result_in[18] => reg32b:ALU_result_reg.reg_in[18]
ALU_result_in[19] => reg32b:ALU_result_reg.reg_in[19]
ALU_result_in[20] => reg32b:ALU_result_reg.reg_in[20]
ALU_result_in[21] => reg32b:ALU_result_reg.reg_in[21]
ALU_result_in[22] => reg32b:ALU_result_reg.reg_in[22]
ALU_result_in[23] => reg32b:ALU_result_reg.reg_in[23]
ALU_result_in[24] => reg32b:ALU_result_reg.reg_in[24]
ALU_result_in[25] => reg32b:ALU_result_reg.reg_in[25]
ALU_result_in[26] => reg32b:ALU_result_reg.reg_in[26]
ALU_result_in[27] => reg32b:ALU_result_reg.reg_in[27]
ALU_result_in[28] => reg32b:ALU_result_reg.reg_in[28]
ALU_result_in[29] => reg32b:ALU_result_reg.reg_in[29]
ALU_result_in[30] => reg32b:ALU_result_reg.reg_in[30]
ALU_result_in[31] => reg32b:ALU_result_reg.reg_in[31]
mem_read_data_in[0] => reg32b:mem_read_data_reg.reg_in[0]
mem_read_data_in[1] => reg32b:mem_read_data_reg.reg_in[1]
mem_read_data_in[2] => reg32b:mem_read_data_reg.reg_in[2]
mem_read_data_in[3] => reg32b:mem_read_data_reg.reg_in[3]
mem_read_data_in[4] => reg32b:mem_read_data_reg.reg_in[4]
mem_read_data_in[5] => reg32b:mem_read_data_reg.reg_in[5]
mem_read_data_in[6] => reg32b:mem_read_data_reg.reg_in[6]
mem_read_data_in[7] => reg32b:mem_read_data_reg.reg_in[7]
mem_read_data_in[8] => reg32b:mem_read_data_reg.reg_in[8]
mem_read_data_in[9] => reg32b:mem_read_data_reg.reg_in[9]
mem_read_data_in[10] => reg32b:mem_read_data_reg.reg_in[10]
mem_read_data_in[11] => reg32b:mem_read_data_reg.reg_in[11]
mem_read_data_in[12] => reg32b:mem_read_data_reg.reg_in[12]
mem_read_data_in[13] => reg32b:mem_read_data_reg.reg_in[13]
mem_read_data_in[14] => reg32b:mem_read_data_reg.reg_in[14]
mem_read_data_in[15] => reg32b:mem_read_data_reg.reg_in[15]
mem_read_data_in[16] => reg32b:mem_read_data_reg.reg_in[16]
mem_read_data_in[17] => reg32b:mem_read_data_reg.reg_in[17]
mem_read_data_in[18] => reg32b:mem_read_data_reg.reg_in[18]
mem_read_data_in[19] => reg32b:mem_read_data_reg.reg_in[19]
mem_read_data_in[20] => reg32b:mem_read_data_reg.reg_in[20]
mem_read_data_in[21] => reg32b:mem_read_data_reg.reg_in[21]
mem_read_data_in[22] => reg32b:mem_read_data_reg.reg_in[22]
mem_read_data_in[23] => reg32b:mem_read_data_reg.reg_in[23]
mem_read_data_in[24] => reg32b:mem_read_data_reg.reg_in[24]
mem_read_data_in[25] => reg32b:mem_read_data_reg.reg_in[25]
mem_read_data_in[26] => reg32b:mem_read_data_reg.reg_in[26]
mem_read_data_in[27] => reg32b:mem_read_data_reg.reg_in[27]
mem_read_data_in[28] => reg32b:mem_read_data_reg.reg_in[28]
mem_read_data_in[29] => reg32b:mem_read_data_reg.reg_in[29]
mem_read_data_in[30] => reg32b:mem_read_data_reg.reg_in[30]
mem_read_data_in[31] => reg32b:mem_read_data_reg.reg_in[31]
register_destination_address_in[0] => reg5b:register_destination_address_reg.reg_in[0]
register_destination_address_in[1] => reg5b:register_destination_address_reg.reg_in[1]
register_destination_address_in[2] => reg5b:register_destination_address_reg.reg_in[2]
register_destination_address_in[3] => reg5b:register_destination_address_reg.reg_in[3]
register_destination_address_in[4] => reg5b:register_destination_address_reg.reg_in[4]
instruction_address_in[0] => reg32b:instruction_address_reg.reg_in[0]
instruction_address_in[1] => reg32b:instruction_address_reg.reg_in[1]
instruction_address_in[2] => reg32b:instruction_address_reg.reg_in[2]
instruction_address_in[3] => reg32b:instruction_address_reg.reg_in[3]
instruction_address_in[4] => reg32b:instruction_address_reg.reg_in[4]
instruction_address_in[5] => reg32b:instruction_address_reg.reg_in[5]
instruction_address_in[6] => reg32b:instruction_address_reg.reg_in[6]
instruction_address_in[7] => reg32b:instruction_address_reg.reg_in[7]
instruction_address_in[8] => reg32b:instruction_address_reg.reg_in[8]
instruction_address_in[9] => reg32b:instruction_address_reg.reg_in[9]
instruction_address_in[10] => reg32b:instruction_address_reg.reg_in[10]
instruction_address_in[11] => reg32b:instruction_address_reg.reg_in[11]
instruction_address_in[12] => reg32b:instruction_address_reg.reg_in[12]
instruction_address_in[13] => reg32b:instruction_address_reg.reg_in[13]
instruction_address_in[14] => reg32b:instruction_address_reg.reg_in[14]
instruction_address_in[15] => reg32b:instruction_address_reg.reg_in[15]
instruction_address_in[16] => reg32b:instruction_address_reg.reg_in[16]
instruction_address_in[17] => reg32b:instruction_address_reg.reg_in[17]
instruction_address_in[18] => reg32b:instruction_address_reg.reg_in[18]
instruction_address_in[19] => reg32b:instruction_address_reg.reg_in[19]
instruction_address_in[20] => reg32b:instruction_address_reg.reg_in[20]
instruction_address_in[21] => reg32b:instruction_address_reg.reg_in[21]
instruction_address_in[22] => reg32b:instruction_address_reg.reg_in[22]
instruction_address_in[23] => reg32b:instruction_address_reg.reg_in[23]
instruction_address_in[24] => reg32b:instruction_address_reg.reg_in[24]
instruction_address_in[25] => reg32b:instruction_address_reg.reg_in[25]
instruction_address_in[26] => reg32b:instruction_address_reg.reg_in[26]
instruction_address_in[27] => reg32b:instruction_address_reg.reg_in[27]
instruction_address_in[28] => reg32b:instruction_address_reg.reg_in[28]
instruction_address_in[29] => reg32b:instruction_address_reg.reg_in[29]
instruction_address_in[30] => reg32b:instruction_address_reg.reg_in[30]
instruction_address_in[31] => reg32b:instruction_address_reg.reg_in[31]
mem_to_reg_out[0] <= reg2b:mem_to_reg_reg.reg_out[0]
mem_to_reg_out[1] <= reg2b:mem_to_reg_reg.reg_out[1]
reg_write_out <= reg1b:reg_write_reg.reg_out
ALU_result_out[0] <= reg32b:ALU_result_reg.reg_out[0]
ALU_result_out[1] <= reg32b:ALU_result_reg.reg_out[1]
ALU_result_out[2] <= reg32b:ALU_result_reg.reg_out[2]
ALU_result_out[3] <= reg32b:ALU_result_reg.reg_out[3]
ALU_result_out[4] <= reg32b:ALU_result_reg.reg_out[4]
ALU_result_out[5] <= reg32b:ALU_result_reg.reg_out[5]
ALU_result_out[6] <= reg32b:ALU_result_reg.reg_out[6]
ALU_result_out[7] <= reg32b:ALU_result_reg.reg_out[7]
ALU_result_out[8] <= reg32b:ALU_result_reg.reg_out[8]
ALU_result_out[9] <= reg32b:ALU_result_reg.reg_out[9]
ALU_result_out[10] <= reg32b:ALU_result_reg.reg_out[10]
ALU_result_out[11] <= reg32b:ALU_result_reg.reg_out[11]
ALU_result_out[12] <= reg32b:ALU_result_reg.reg_out[12]
ALU_result_out[13] <= reg32b:ALU_result_reg.reg_out[13]
ALU_result_out[14] <= reg32b:ALU_result_reg.reg_out[14]
ALU_result_out[15] <= reg32b:ALU_result_reg.reg_out[15]
ALU_result_out[16] <= reg32b:ALU_result_reg.reg_out[16]
ALU_result_out[17] <= reg32b:ALU_result_reg.reg_out[17]
ALU_result_out[18] <= reg32b:ALU_result_reg.reg_out[18]
ALU_result_out[19] <= reg32b:ALU_result_reg.reg_out[19]
ALU_result_out[20] <= reg32b:ALU_result_reg.reg_out[20]
ALU_result_out[21] <= reg32b:ALU_result_reg.reg_out[21]
ALU_result_out[22] <= reg32b:ALU_result_reg.reg_out[22]
ALU_result_out[23] <= reg32b:ALU_result_reg.reg_out[23]
ALU_result_out[24] <= reg32b:ALU_result_reg.reg_out[24]
ALU_result_out[25] <= reg32b:ALU_result_reg.reg_out[25]
ALU_result_out[26] <= reg32b:ALU_result_reg.reg_out[26]
ALU_result_out[27] <= reg32b:ALU_result_reg.reg_out[27]
ALU_result_out[28] <= reg32b:ALU_result_reg.reg_out[28]
ALU_result_out[29] <= reg32b:ALU_result_reg.reg_out[29]
ALU_result_out[30] <= reg32b:ALU_result_reg.reg_out[30]
ALU_result_out[31] <= reg32b:ALU_result_reg.reg_out[31]
mem_read_data_out[0] <= reg32b:mem_read_data_reg.reg_out[0]
mem_read_data_out[1] <= reg32b:mem_read_data_reg.reg_out[1]
mem_read_data_out[2] <= reg32b:mem_read_data_reg.reg_out[2]
mem_read_data_out[3] <= reg32b:mem_read_data_reg.reg_out[3]
mem_read_data_out[4] <= reg32b:mem_read_data_reg.reg_out[4]
mem_read_data_out[5] <= reg32b:mem_read_data_reg.reg_out[5]
mem_read_data_out[6] <= reg32b:mem_read_data_reg.reg_out[6]
mem_read_data_out[7] <= reg32b:mem_read_data_reg.reg_out[7]
mem_read_data_out[8] <= reg32b:mem_read_data_reg.reg_out[8]
mem_read_data_out[9] <= reg32b:mem_read_data_reg.reg_out[9]
mem_read_data_out[10] <= reg32b:mem_read_data_reg.reg_out[10]
mem_read_data_out[11] <= reg32b:mem_read_data_reg.reg_out[11]
mem_read_data_out[12] <= reg32b:mem_read_data_reg.reg_out[12]
mem_read_data_out[13] <= reg32b:mem_read_data_reg.reg_out[13]
mem_read_data_out[14] <= reg32b:mem_read_data_reg.reg_out[14]
mem_read_data_out[15] <= reg32b:mem_read_data_reg.reg_out[15]
mem_read_data_out[16] <= reg32b:mem_read_data_reg.reg_out[16]
mem_read_data_out[17] <= reg32b:mem_read_data_reg.reg_out[17]
mem_read_data_out[18] <= reg32b:mem_read_data_reg.reg_out[18]
mem_read_data_out[19] <= reg32b:mem_read_data_reg.reg_out[19]
mem_read_data_out[20] <= reg32b:mem_read_data_reg.reg_out[20]
mem_read_data_out[21] <= reg32b:mem_read_data_reg.reg_out[21]
mem_read_data_out[22] <= reg32b:mem_read_data_reg.reg_out[22]
mem_read_data_out[23] <= reg32b:mem_read_data_reg.reg_out[23]
mem_read_data_out[24] <= reg32b:mem_read_data_reg.reg_out[24]
mem_read_data_out[25] <= reg32b:mem_read_data_reg.reg_out[25]
mem_read_data_out[26] <= reg32b:mem_read_data_reg.reg_out[26]
mem_read_data_out[27] <= reg32b:mem_read_data_reg.reg_out[27]
mem_read_data_out[28] <= reg32b:mem_read_data_reg.reg_out[28]
mem_read_data_out[29] <= reg32b:mem_read_data_reg.reg_out[29]
mem_read_data_out[30] <= reg32b:mem_read_data_reg.reg_out[30]
mem_read_data_out[31] <= reg32b:mem_read_data_reg.reg_out[31]
register_destination_address_out[0] <= reg5b:register_destination_address_reg.reg_out[0]
register_destination_address_out[1] <= reg5b:register_destination_address_reg.reg_out[1]
register_destination_address_out[2] <= reg5b:register_destination_address_reg.reg_out[2]
register_destination_address_out[3] <= reg5b:register_destination_address_reg.reg_out[3]
register_destination_address_out[4] <= reg5b:register_destination_address_reg.reg_out[4]
instruction_address_out[0] <= reg32b:instruction_address_reg.reg_out[0]
instruction_address_out[1] <= reg32b:instruction_address_reg.reg_out[1]
instruction_address_out[2] <= reg32b:instruction_address_reg.reg_out[2]
instruction_address_out[3] <= reg32b:instruction_address_reg.reg_out[3]
instruction_address_out[4] <= reg32b:instruction_address_reg.reg_out[4]
instruction_address_out[5] <= reg32b:instruction_address_reg.reg_out[5]
instruction_address_out[6] <= reg32b:instruction_address_reg.reg_out[6]
instruction_address_out[7] <= reg32b:instruction_address_reg.reg_out[7]
instruction_address_out[8] <= reg32b:instruction_address_reg.reg_out[8]
instruction_address_out[9] <= reg32b:instruction_address_reg.reg_out[9]
instruction_address_out[10] <= reg32b:instruction_address_reg.reg_out[10]
instruction_address_out[11] <= reg32b:instruction_address_reg.reg_out[11]
instruction_address_out[12] <= reg32b:instruction_address_reg.reg_out[12]
instruction_address_out[13] <= reg32b:instruction_address_reg.reg_out[13]
instruction_address_out[14] <= reg32b:instruction_address_reg.reg_out[14]
instruction_address_out[15] <= reg32b:instruction_address_reg.reg_out[15]
instruction_address_out[16] <= reg32b:instruction_address_reg.reg_out[16]
instruction_address_out[17] <= reg32b:instruction_address_reg.reg_out[17]
instruction_address_out[18] <= reg32b:instruction_address_reg.reg_out[18]
instruction_address_out[19] <= reg32b:instruction_address_reg.reg_out[19]
instruction_address_out[20] <= reg32b:instruction_address_reg.reg_out[20]
instruction_address_out[21] <= reg32b:instruction_address_reg.reg_out[21]
instruction_address_out[22] <= reg32b:instruction_address_reg.reg_out[22]
instruction_address_out[23] <= reg32b:instruction_address_reg.reg_out[23]
instruction_address_out[24] <= reg32b:instruction_address_reg.reg_out[24]
instruction_address_out[25] <= reg32b:instruction_address_reg.reg_out[25]
instruction_address_out[26] <= reg32b:instruction_address_reg.reg_out[26]
instruction_address_out[27] <= reg32b:instruction_address_reg.reg_out[27]
instruction_address_out[28] <= reg32b:instruction_address_reg.reg_out[28]
instruction_address_out[29] <= reg32b:instruction_address_reg.reg_out[29]
instruction_address_out[30] <= reg32b:instruction_address_reg.reg_out[30]
instruction_address_out[31] <= reg32b:instruction_address_reg.reg_out[31]


|core_rv32i|datapath:datapath_0|mem_wb_reg:mem_wb|reg2b:mem_to_reg_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|mem_wb_reg:mem_wb|reg1b:reg_write_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|mem_wb_reg:mem_wb|reg32b:ALU_result_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|mem_wb_reg:mem_wb|reg32b:mem_read_data_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|mem_wb_reg:mem_wb|reg5b:register_destination_address_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|mem_wb_reg:mem_wb|reg32b:instruction_address_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|adder:return_address_adder
input_0[0] => Add0.IN33
input_0[1] => Add0.IN32
input_0[2] => Add0.IN31
input_0[3] => Add0.IN30
input_0[4] => Add0.IN29
input_0[5] => Add0.IN28
input_0[6] => Add0.IN27
input_0[7] => Add0.IN26
input_0[8] => Add0.IN25
input_0[9] => Add0.IN24
input_0[10] => Add0.IN23
input_0[11] => Add0.IN22
input_0[12] => Add0.IN21
input_0[13] => Add0.IN20
input_0[14] => Add0.IN19
input_0[15] => Add0.IN18
input_0[16] => Add0.IN17
input_0[17] => Add0.IN16
input_0[18] => Add0.IN15
input_0[19] => Add0.IN14
input_0[20] => Add0.IN13
input_0[21] => Add0.IN12
input_0[22] => Add0.IN11
input_0[23] => Add0.IN10
input_0[24] => Add0.IN9
input_0[25] => Add0.IN8
input_0[26] => Add0.IN7
input_0[27] => Add0.IN6
input_0[28] => Add0.IN5
input_0[29] => Add0.IN4
input_0[30] => Add0.IN3
input_0[31] => Add0.IN1
input_0[31] => Add0.IN2
input_1[0] => Add0.IN66
input_1[1] => Add0.IN65
input_1[2] => Add0.IN64
input_1[3] => Add0.IN63
input_1[4] => Add0.IN62
input_1[5] => Add0.IN61
input_1[6] => Add0.IN60
input_1[7] => Add0.IN59
input_1[8] => Add0.IN58
input_1[9] => Add0.IN57
input_1[10] => Add0.IN56
input_1[11] => Add0.IN55
input_1[12] => Add0.IN54
input_1[13] => Add0.IN53
input_1[14] => Add0.IN52
input_1[15] => Add0.IN51
input_1[16] => Add0.IN50
input_1[17] => Add0.IN49
input_1[18] => Add0.IN48
input_1[19] => Add0.IN47
input_1[20] => Add0.IN46
input_1[21] => Add0.IN45
input_1[22] => Add0.IN44
input_1[23] => Add0.IN43
input_1[24] => Add0.IN42
input_1[25] => Add0.IN41
input_1[26] => Add0.IN40
input_1[27] => Add0.IN39
input_1[28] => Add0.IN38
input_1[29] => Add0.IN37
input_1[30] => Add0.IN36
input_1[31] => Add0.IN34
input_1[31] => Add0.IN35
output_0[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|datapath:datapath_0|mux_3_1:wb_mux
selection[0] => Mux0.IN2
selection[0] => Mux1.IN2
selection[0] => Mux2.IN2
selection[0] => Mux3.IN2
selection[0] => Mux4.IN2
selection[0] => Mux5.IN2
selection[0] => Mux6.IN2
selection[0] => Mux7.IN2
selection[0] => Mux8.IN2
selection[0] => Mux9.IN2
selection[0] => Mux10.IN2
selection[0] => Mux11.IN2
selection[0] => Mux12.IN2
selection[0] => Mux13.IN2
selection[0] => Mux14.IN2
selection[0] => Mux15.IN2
selection[0] => Mux16.IN2
selection[0] => Mux17.IN2
selection[0] => Mux18.IN2
selection[0] => Mux19.IN2
selection[0] => Mux20.IN2
selection[0] => Mux21.IN2
selection[0] => Mux22.IN2
selection[0] => Mux23.IN2
selection[0] => Mux24.IN2
selection[0] => Mux25.IN2
selection[0] => Mux26.IN2
selection[0] => Mux27.IN2
selection[0] => Mux28.IN2
selection[0] => Mux29.IN2
selection[0] => Mux30.IN2
selection[0] => Mux31.IN2
selection[1] => Mux0.IN1
selection[1] => Mux1.IN1
selection[1] => Mux2.IN1
selection[1] => Mux3.IN1
selection[1] => Mux4.IN1
selection[1] => Mux5.IN1
selection[1] => Mux6.IN1
selection[1] => Mux7.IN1
selection[1] => Mux8.IN1
selection[1] => Mux9.IN1
selection[1] => Mux10.IN1
selection[1] => Mux11.IN1
selection[1] => Mux12.IN1
selection[1] => Mux13.IN1
selection[1] => Mux14.IN1
selection[1] => Mux15.IN1
selection[1] => Mux16.IN1
selection[1] => Mux17.IN1
selection[1] => Mux18.IN1
selection[1] => Mux19.IN1
selection[1] => Mux20.IN1
selection[1] => Mux21.IN1
selection[1] => Mux22.IN1
selection[1] => Mux23.IN1
selection[1] => Mux24.IN1
selection[1] => Mux25.IN1
selection[1] => Mux26.IN1
selection[1] => Mux27.IN1
selection[1] => Mux28.IN1
selection[1] => Mux29.IN1
selection[1] => Mux30.IN1
selection[1] => Mux31.IN1
input_0[0] => Mux31.IN3
input_0[1] => Mux30.IN3
input_0[2] => Mux29.IN3
input_0[3] => Mux28.IN3
input_0[4] => Mux27.IN3
input_0[5] => Mux26.IN3
input_0[6] => Mux25.IN3
input_0[7] => Mux24.IN3
input_0[8] => Mux23.IN3
input_0[9] => Mux22.IN3
input_0[10] => Mux21.IN3
input_0[11] => Mux20.IN3
input_0[12] => Mux19.IN3
input_0[13] => Mux18.IN3
input_0[14] => Mux17.IN3
input_0[15] => Mux16.IN3
input_0[16] => Mux15.IN3
input_0[17] => Mux14.IN3
input_0[18] => Mux13.IN3
input_0[19] => Mux12.IN3
input_0[20] => Mux11.IN3
input_0[21] => Mux10.IN3
input_0[22] => Mux9.IN3
input_0[23] => Mux8.IN3
input_0[24] => Mux7.IN3
input_0[25] => Mux6.IN3
input_0[26] => Mux5.IN3
input_0[27] => Mux4.IN3
input_0[28] => Mux3.IN3
input_0[29] => Mux2.IN3
input_0[30] => Mux1.IN3
input_0[31] => Mux0.IN3
input_1[0] => Mux31.IN4
input_1[1] => Mux30.IN4
input_1[2] => Mux29.IN4
input_1[3] => Mux28.IN4
input_1[4] => Mux27.IN4
input_1[5] => Mux26.IN4
input_1[6] => Mux25.IN4
input_1[7] => Mux24.IN4
input_1[8] => Mux23.IN4
input_1[9] => Mux22.IN4
input_1[10] => Mux21.IN4
input_1[11] => Mux20.IN4
input_1[12] => Mux19.IN4
input_1[13] => Mux18.IN4
input_1[14] => Mux17.IN4
input_1[15] => Mux16.IN4
input_1[16] => Mux15.IN4
input_1[17] => Mux14.IN4
input_1[18] => Mux13.IN4
input_1[19] => Mux12.IN4
input_1[20] => Mux11.IN4
input_1[21] => Mux10.IN4
input_1[22] => Mux9.IN4
input_1[23] => Mux8.IN4
input_1[24] => Mux7.IN4
input_1[25] => Mux6.IN4
input_1[26] => Mux5.IN4
input_1[27] => Mux4.IN4
input_1[28] => Mux3.IN4
input_1[29] => Mux2.IN4
input_1[30] => Mux1.IN4
input_1[31] => Mux0.IN4
input_2[0] => Mux31.IN5
input_2[1] => Mux30.IN5
input_2[2] => Mux29.IN5
input_2[3] => Mux28.IN5
input_2[4] => Mux27.IN5
input_2[5] => Mux26.IN5
input_2[6] => Mux25.IN5
input_2[7] => Mux24.IN5
input_2[8] => Mux23.IN5
input_2[9] => Mux22.IN5
input_2[10] => Mux21.IN5
input_2[11] => Mux20.IN5
input_2[12] => Mux19.IN5
input_2[13] => Mux18.IN5
input_2[14] => Mux17.IN5
input_2[15] => Mux16.IN5
input_2[16] => Mux15.IN5
input_2[17] => Mux14.IN5
input_2[18] => Mux13.IN5
input_2[19] => Mux12.IN5
input_2[20] => Mux11.IN5
input_2[21] => Mux10.IN5
input_2[22] => Mux9.IN5
input_2[23] => Mux8.IN5
input_2[24] => Mux7.IN5
input_2[25] => Mux6.IN5
input_2[26] => Mux5.IN5
input_2[27] => Mux4.IN5
input_2[28] => Mux3.IN5
input_2[29] => Mux2.IN5
input_2[30] => Mux1.IN5
input_2[31] => Mux0.IN5
output_0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|controller:controller_0
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~
instruction[0] => Mux29.IN134
instruction[0] => Mux30.IN134
instruction[0] => Mux31.IN134
instruction[0] => Mux32.IN134
instruction[0] => Mux33.IN134
instruction[0] => Mux34.IN134
instruction[0] => Mux35.IN134
instruction[0] => Mux39.IN134
instruction[0] => Mux44.IN134
instruction[0] => Mux45.IN134
instruction[0] => Mux48.IN134
instruction[0] => Mux49.IN134
instruction[0] => Mux50.IN134
instruction[0] => Mux51.IN134
instruction[0] => Equal0.IN1
instruction[0] => Equal1.IN31
instruction[1] => Mux29.IN133
instruction[1] => Mux30.IN133
instruction[1] => Mux31.IN133
instruction[1] => Mux32.IN133
instruction[1] => Mux33.IN133
instruction[1] => Mux34.IN133
instruction[1] => Mux35.IN133
instruction[1] => Mux39.IN133
instruction[1] => Mux44.IN133
instruction[1] => Mux45.IN133
instruction[1] => Mux48.IN133
instruction[1] => Mux49.IN133
instruction[1] => Mux50.IN133
instruction[1] => Mux51.IN133
instruction[1] => Equal0.IN0
instruction[1] => Equal1.IN30
instruction[2] => Mux29.IN132
instruction[2] => Mux30.IN132
instruction[2] => Mux31.IN132
instruction[2] => Mux32.IN132
instruction[2] => Mux33.IN132
instruction[2] => Mux34.IN132
instruction[2] => Mux35.IN132
instruction[2] => Mux39.IN132
instruction[2] => Mux44.IN132
instruction[2] => Mux45.IN132
instruction[2] => Mux48.IN132
instruction[2] => Mux49.IN132
instruction[2] => Mux50.IN132
instruction[2] => Mux51.IN132
instruction[2] => Equal1.IN28
instruction[3] => Mux29.IN131
instruction[3] => Mux30.IN131
instruction[3] => Mux31.IN131
instruction[3] => Mux32.IN131
instruction[3] => Mux33.IN131
instruction[3] => Mux34.IN131
instruction[3] => Mux35.IN131
instruction[3] => Mux39.IN131
instruction[3] => Mux44.IN131
instruction[3] => Mux45.IN131
instruction[3] => Mux48.IN131
instruction[3] => Mux49.IN131
instruction[3] => Mux50.IN131
instruction[3] => Mux51.IN131
instruction[3] => Equal1.IN27
instruction[4] => Mux29.IN130
instruction[4] => Mux30.IN130
instruction[4] => Mux31.IN130
instruction[4] => Mux32.IN130
instruction[4] => Mux33.IN130
instruction[4] => Mux34.IN130
instruction[4] => Mux35.IN130
instruction[4] => Mux39.IN130
instruction[4] => Mux44.IN130
instruction[4] => Mux45.IN130
instruction[4] => Mux48.IN130
instruction[4] => Mux49.IN130
instruction[4] => Mux50.IN130
instruction[4] => Mux51.IN130
instruction[4] => Equal1.IN29
instruction[5] => Mux29.IN129
instruction[5] => Mux30.IN129
instruction[5] => Mux31.IN129
instruction[5] => Mux32.IN129
instruction[5] => Mux33.IN129
instruction[5] => Mux34.IN129
instruction[5] => Mux35.IN129
instruction[5] => Mux39.IN129
instruction[5] => Mux44.IN129
instruction[5] => Mux45.IN129
instruction[5] => Mux48.IN129
instruction[5] => Mux49.IN129
instruction[5] => Mux50.IN129
instruction[5] => Mux51.IN129
instruction[5] => Equal1.IN26
instruction[6] => Mux29.IN128
instruction[6] => Mux30.IN128
instruction[6] => Mux31.IN128
instruction[6] => Mux32.IN128
instruction[6] => Mux33.IN128
instruction[6] => Mux34.IN128
instruction[6] => Mux35.IN128
instruction[6] => Mux39.IN128
instruction[6] => Mux44.IN128
instruction[6] => Mux45.IN128
instruction[6] => Mux48.IN128
instruction[6] => Mux49.IN128
instruction[6] => Mux50.IN128
instruction[6] => Mux51.IN128
instruction[6] => Equal1.IN25
instruction[7] => Equal1.IN24
instruction[8] => Equal1.IN23
instruction[9] => Equal1.IN22
instruction[10] => Equal1.IN21
instruction[11] => Equal1.IN20
instruction[12] => Mux15.IN10
instruction[12] => Mux16.IN10
instruction[12] => Mux18.IN10
instruction[12] => Mux19.IN10
instruction[12] => Mux20.IN10
instruction[12] => Selector4.IN3
instruction[12] => Selector5.IN3
instruction[12] => Selector6.IN5
instruction[12] => Equal1.IN19
instruction[13] => Mux15.IN9
instruction[13] => Mux16.IN9
instruction[13] => Mux18.IN9
instruction[13] => Mux19.IN9
instruction[13] => Mux20.IN9
instruction[13] => Selector3.IN3
instruction[13] => Selector7.IN3
instruction[13] => Selector8.IN5
instruction[13] => Selector19.IN5
instruction[13] => Equal1.IN18
instruction[13] => Selector18.IN3
instruction[14] => Mux15.IN8
instruction[14] => Mux16.IN8
instruction[14] => Mux18.IN8
instruction[14] => Mux19.IN8
instruction[14] => Mux20.IN8
instruction[14] => Selector2.IN3
instruction[14] => Selector9.IN3
instruction[14] => Selector11.IN5
instruction[14] => Equal1.IN17
instruction[15] => Equal1.IN16
instruction[16] => Equal1.IN15
instruction[17] => Equal1.IN14
instruction[18] => Equal1.IN13
instruction[19] => Equal1.IN12
instruction[20] => Equal1.IN11
instruction[21] => Equal1.IN10
instruction[22] => Equal1.IN9
instruction[23] => Equal1.IN8
instruction[24] => Equal1.IN7
instruction[25] => Equal1.IN6
instruction[26] => Equal1.IN5
instruction[27] => Equal1.IN4
instruction[28] => Equal1.IN3
instruction[29] => Equal1.IN2
instruction[30] => Selector13.IN3
instruction[30] => Equal1.IN1
instruction[31] => Equal1.IN0
mem_to_reg_out[0] <= internal_mem_to_reg_out[0].DB_MAX_OUTPUT_PORT_TYPE
mem_to_reg_out[1] <= internal_mem_to_reg_out[1].DB_MAX_OUTPUT_PORT_TYPE
reg_write_out <= internal_reg_write_out.DB_MAX_OUTPUT_PORT_TYPE
mem_write_out <= internal_mem_write_out.DB_MAX_OUTPUT_PORT_TYPE
mem_read_out <= internal_mem_read_out.DB_MAX_OUTPUT_PORT_TYPE
data_format_out <= internal_data_format_out.DB_MAX_OUTPUT_PORT_TYPE
ALU_Src_out <= internal_ALU_Src_out.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op_out[0] <= internal_ALU_Op_out[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_Op_out[1] <= internal_ALU_Op_out[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_Op_out[2] <= internal_ALU_Op_out[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_Op_out[3] <= internal_ALU_Op_out[3].DB_MAX_OUTPUT_PORT_TYPE
branch_control_out[0] <= internal_branch_control_out[0].DB_MAX_OUTPUT_PORT_TYPE
branch_control_out[1] <= internal_branch_control_out[1].DB_MAX_OUTPUT_PORT_TYPE
branch_control_out[2] <= internal_branch_control_out[2].DB_MAX_OUTPUT_PORT_TYPE
branch_control_out[3] <= internal_branch_control_out[3].DB_MAX_OUTPUT_PORT_TYPE
jump_signal_out <= internal_jump_signal_out.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|forwarding_unit:forwarding_unit_0
register_source_address_1_ID_EX[0] => Equal0.IN4
register_source_address_1_ID_EX[0] => Equal4.IN4
register_source_address_1_ID_EX[1] => Equal0.IN3
register_source_address_1_ID_EX[1] => Equal4.IN3
register_source_address_1_ID_EX[2] => Equal0.IN2
register_source_address_1_ID_EX[2] => Equal4.IN2
register_source_address_1_ID_EX[3] => Equal0.IN1
register_source_address_1_ID_EX[3] => Equal4.IN1
register_source_address_1_ID_EX[4] => Equal0.IN0
register_source_address_1_ID_EX[4] => Equal4.IN0
register_source_address_2_ID_EX[0] => Equal6.IN4
register_source_address_2_ID_EX[0] => Equal7.IN4
register_source_address_2_ID_EX[1] => Equal6.IN3
register_source_address_2_ID_EX[1] => Equal7.IN3
register_source_address_2_ID_EX[2] => Equal6.IN2
register_source_address_2_ID_EX[2] => Equal7.IN2
register_source_address_2_ID_EX[3] => Equal6.IN1
register_source_address_2_ID_EX[3] => Equal7.IN1
register_source_address_2_ID_EX[4] => Equal6.IN0
register_source_address_2_ID_EX[4] => Equal7.IN0
register_destination_address_EX_MEM[0] => Equal4.IN9
register_destination_address_EX_MEM[0] => Equal7.IN9
register_destination_address_EX_MEM[0] => Equal5.IN4
register_destination_address_EX_MEM[1] => Equal4.IN8
register_destination_address_EX_MEM[1] => Equal7.IN8
register_destination_address_EX_MEM[1] => Equal5.IN3
register_destination_address_EX_MEM[2] => Equal4.IN7
register_destination_address_EX_MEM[2] => Equal7.IN7
register_destination_address_EX_MEM[2] => Equal5.IN2
register_destination_address_EX_MEM[3] => Equal4.IN6
register_destination_address_EX_MEM[3] => Equal7.IN6
register_destination_address_EX_MEM[3] => Equal5.IN1
register_destination_address_EX_MEM[4] => Equal4.IN5
register_destination_address_EX_MEM[4] => Equal7.IN5
register_destination_address_EX_MEM[4] => Equal5.IN0
register_destination_address_MEM_WB[0] => Equal0.IN9
register_destination_address_MEM_WB[0] => Equal6.IN9
register_destination_address_MEM_WB[0] => Equal1.IN4
register_destination_address_MEM_WB[1] => Equal0.IN8
register_destination_address_MEM_WB[1] => Equal6.IN8
register_destination_address_MEM_WB[1] => Equal1.IN3
register_destination_address_MEM_WB[2] => Equal0.IN7
register_destination_address_MEM_WB[2] => Equal6.IN7
register_destination_address_MEM_WB[2] => Equal1.IN2
register_destination_address_MEM_WB[3] => Equal0.IN6
register_destination_address_MEM_WB[3] => Equal6.IN6
register_destination_address_MEM_WB[3] => Equal1.IN1
register_destination_address_MEM_WB[4] => Equal0.IN5
register_destination_address_MEM_WB[4] => Equal6.IN5
register_destination_address_MEM_WB[4] => Equal1.IN0
mem_to_reg_EX_MEM[0] => Equal2.IN1
mem_to_reg_EX_MEM[0] => Equal3.IN1
mem_to_reg_EX_MEM[1] => Equal2.IN0
mem_to_reg_EX_MEM[1] => Equal3.IN0
mem_to_reg_MEM_WB[0] => ~NO_FANOUT~
mem_to_reg_MEM_WB[1] => ~NO_FANOUT~
forwardA_out[0] <= internal_forwardA_out.DB_MAX_OUTPUT_PORT_TYPE
forwardA_out[1] <= internal_forwardA_out.DB_MAX_OUTPUT_PORT_TYPE
forwardB_out[0] <= internal_forwardB_out.DB_MAX_OUTPUT_PORT_TYPE
forwardB_out[1] <= internal_forwardB_out.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|hazard_unit:hazard_unit_0
register_source_address_1[0] => Equal0.IN4
register_source_address_1[1] => Equal0.IN3
register_source_address_1[2] => Equal0.IN2
register_source_address_1[3] => Equal0.IN1
register_source_address_1[4] => Equal0.IN0
register_source_address_2[0] => Equal1.IN4
register_source_address_2[1] => Equal1.IN3
register_source_address_2[2] => Equal1.IN2
register_source_address_2[3] => Equal1.IN1
register_source_address_2[4] => Equal1.IN0
mem_read_ID_EX => process_0.IN1
register_destination_address_ID_EX[0] => Equal0.IN9
register_destination_address_ID_EX[0] => Equal1.IN9
register_destination_address_ID_EX[0] => Equal2.IN4
register_destination_address_ID_EX[1] => Equal0.IN8
register_destination_address_ID_EX[1] => Equal1.IN8
register_destination_address_ID_EX[1] => Equal2.IN3
register_destination_address_ID_EX[2] => Equal0.IN7
register_destination_address_ID_EX[2] => Equal1.IN7
register_destination_address_ID_EX[2] => Equal2.IN2
register_destination_address_ID_EX[3] => Equal0.IN6
register_destination_address_ID_EX[3] => Equal1.IN6
register_destination_address_ID_EX[3] => Equal2.IN1
register_destination_address_ID_EX[4] => Equal0.IN5
register_destination_address_ID_EX[4] => Equal1.IN5
register_destination_address_ID_EX[4] => Equal2.IN0
flush_signal <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|core_rv32i|mux16_2_1:control_mux
selection => Selector0.IN3
selection => Selector1.IN3
selection => Selector2.IN3
selection => Selector3.IN3
selection => Selector4.IN3
selection => Selector5.IN3
selection => Selector6.IN3
selection => Selector7.IN3
selection => Selector8.IN3
selection => Selector9.IN3
selection => Selector10.IN3
selection => Selector11.IN3
selection => Selector12.IN3
selection => Selector13.IN3
selection => Selector14.IN3
selection => Selector15.IN3
selection => Selector0.IN1
selection => Selector1.IN1
selection => Selector2.IN1
selection => Selector3.IN1
selection => Selector4.IN1
selection => Selector5.IN1
selection => Selector6.IN1
selection => Selector7.IN1
selection => Selector8.IN1
selection => Selector9.IN1
selection => Selector10.IN1
selection => Selector11.IN1
selection => Selector12.IN1
selection => Selector13.IN1
selection => Selector14.IN1
selection => Selector15.IN1
input_0[0] => Selector15.IN4
input_0[1] => Selector14.IN4
input_0[2] => Selector13.IN4
input_0[3] => Selector12.IN4
input_0[4] => Selector11.IN4
input_0[5] => Selector10.IN4
input_0[6] => Selector9.IN4
input_0[7] => Selector8.IN4
input_0[8] => Selector7.IN4
input_0[9] => Selector6.IN4
input_0[10] => Selector5.IN4
input_0[11] => Selector4.IN4
input_0[12] => Selector3.IN4
input_0[13] => Selector2.IN4
input_0[14] => Selector1.IN4
input_0[15] => Selector0.IN4
input_1[0] => Selector15.IN5
input_1[1] => Selector14.IN5
input_1[2] => Selector13.IN5
input_1[3] => Selector12.IN5
input_1[4] => Selector11.IN5
input_1[5] => Selector10.IN5
input_1[6] => Selector9.IN5
input_1[7] => Selector8.IN5
input_1[8] => Selector7.IN5
input_1[9] => Selector6.IN5
input_1[10] => Selector5.IN5
input_1[11] => Selector4.IN5
input_1[12] => Selector3.IN5
input_1[13] => Selector2.IN5
input_1[14] => Selector1.IN5
input_1[15] => Selector0.IN5
output_0[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


