// Seed: 1876333288
module module_0 (
    input id_0,
    output id_1,
    input reg id_2,
    input id_3
);
  always @(!id_3) begin
    id_1 <= 1'b0;
  end
  assign id_1 = id_2;
  assign id_1 = id_2;
  logic id_4 = id_4;
endmodule
