$date
	Tue Mar 21 17:47:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 2 ! ss [1:0] $end
$upscope $end
$scope module testbench $end
$var reg 2 " xx [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 "
b10 !
$end
#20
b1 "
#40
b10 "
#60
b1 !
b11 "
#80
