{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "23", "@year": "2021", "@timestamp": "2021-07-23T07:23:32.000032-04:00", "@month": "07"}, "ait:date-sort": {"@day": "01", "@year": "2015", "@month": "03"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60024825", "@country": "prt", "city": "Aveiro", "organization": {"$": "Telecommunications Institute, University of Aveiro"}, "affiliation-id": [{"@afid": "60024825"}, {"@afid": "60017375"}]}, "author": [{"ce:given-name": "Jo\u00e3o", "preferred-name": {"ce:given-name": "Jo\u00e3o", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "1", "ce:initials": "J.", "@_fa": "true", "@type": "auth", "ce:surname": "Silva", "@auid": "57212234933", "ce:indexed-name": "Silva J."}]}, {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": {"$": "Department of Electronics Telecommunications and Informatics (DETI), IEETA, University of Aveiro"}, "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}], "citation-title": "Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip", "abstracts": "\u00a9 2009-2012 IEEE.This letter analyses and compares on-chip interfaces for hardware/software communications in the Zynq-7000 all programmable systems-on-chip. Many experiments were carried out to evaluate the exchange of data between the processing system and the programmable logic through general-purpose and high-performance ports; the experiments were conducted for both standalone and Linux applications. The results enable the most effective interfaces for specific types of data to be identified and the effectiveness of Zynq-based hardware accelerators to be assessed.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "All programmable systems-on-chip", "@xml:lang": "eng"}, {"$": "communication overheads", "@xml:lang": "eng"}, {"$": "high-performance ports", "@xml:lang": "eng"}, {"$": "processing system", "@xml:lang": "eng"}, {"$": "programmable logic", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"website": {"ce:e-address": {"$": "http://www.ieee.org", "@type": "email"}}, "translated-sourcetitle": {"$": "IEEE Embedded Systems Letters", "@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "7", "@issue": "1"}, "pagerange": {"@first": "31", "@last": "34"}}, "@type": "j", "sourcetitle": "IEEE Embedded Systems Letters", "publicationdate": {"month": "03", "year": "2015", "date-text": {"@xfab-added": "true", "$": "1 March 2015"}, "day": "01"}, "sourcetitle-abbrev": "IEEE Emded. Syst. Lett.", "@country": "usa", "issn": {"$": "19430663", "@type": "print"}, "publicationyear": {"@first": "2015"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "article-number": "7029633", "@srcid": "19700177026"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "721", "classification-description": "Computer Circuits and Logic Elements"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "723.2", "classification-description": "Data Processing"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "2207"}, {"$": "1700"}]}, {"@type": "SUBJABBR", "classification": [{"$": "ENGI"}, {"$": "COMP"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2015 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "13", "@year": "2015", "@month": "03"}}, "itemidlist": {"itemid": [{"$": "602679521", "@idtype": "PUI"}, {"$": "633339367", "@idtype": "CAR-ID"}, {"$": "20151100626494", "@idtype": "CPX"}, {"$": "84924331822", "@idtype": "SCP"}, {"$": "84924331822", "@idtype": "SGR"}], "ce:doi": "10.1109/LES.2015.2399656"}}, "tail": {"bibliography": {"@refcount": "12", "reference": [{"ref-fulltext": "Xilinx, Inc., \"Zynq-7000 All Programmable SoC Technical Reference Manual,\" 2014 [Online]. Available: http://www.xilinx.com/support/documentation/user-guides/ug585-Zynq-7000-TRM.pdf", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc.", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84906684989", "@idtype": "SGR"}}, "ref-text": "[Online]. Available", "ref-sourcetitle": "Zynq-7000 All Programmable SoC Technical Reference Manual"}}, {"ref-fulltext": "M. Sadri, C. Weis, N. When, and L. Benini, \"Energy and performance exploration of accelerator coherency port using xilinx ZYNQ,\" presented at the 10thFPGAWorld Conf., Copenhagen, Denmark, Sep. 2013.", "@id": "2", "ref-info": {"ref-title": {"ref-titletext": "Energy and performance exploration of accelerator coherency port using xilinx ZYNQ"}, "refd-itemidlist": {"itemid": {"$": "84885922370", "@idtype": "SGR"}}, "ref-text": "presented at the", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sadri", "ce:indexed-name": "Sadri M."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Weis", "ce:indexed-name": "Weis C."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "When", "ce:indexed-name": "When N."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Benini", "ce:indexed-name": "Benini L."}]}, "ref-sourcetitle": "10th FPGAWorld Conf., Copenhagen, Denmark, Sep. 2013"}}, {"ref-fulltext": "L. Hao and G. Stitt, \"Bandwidth-sensitivity-aware arbitration for FPGAs,\" IEEE Embed. Syst. Lett., vol. 4, no. 3, pp. 73-76, Sep. 2012.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Bandwidth-sensitivity-aware arbitration for FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84866631052", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "4", "@issue": "3"}, "pagerange": {"@first": "73", "@last": "76"}}, "ref-text": "Sep.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Hao", "ce:indexed-name": "Hao L."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Stitt", "ce:indexed-name": "Stitt G."}]}, "ref-sourcetitle": "IEEE Embed. Syst. Lett."}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"High-performance implementation of regular and easily scalable sorting networks on an FPGA,\" Microprocess. Microsyst., vol. 38, no. 5, pp. 470-484, 2014.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocess. Microsyst."}}, {"ref-fulltext": "A. Cristo, K. Fisher, A. J. Gualtieri, R. M. P\u00e9rez, and P. Mart\u00ednez, \"Optimization of processor-to-hardware module communications on spaceborne hybrid FPGA-based architectures,\" IEEE Embed. Syst. Lett., vol. 5, no. 4, pp. 77-80, Dec. 2013.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Optimization of processor-to-hardware module communications on spaceborne hybrid FPGA-based architectures"}, "refd-itemidlist": {"itemid": {"$": "84889241834", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5", "@issue": "4"}, "pagerange": {"@first": "77", "@last": "80"}}, "ref-text": "Dec.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Cristo", "ce:indexed-name": "Cristo A."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Fisher", "ce:indexed-name": "Fisher K."}, {"@seq": "3", "ce:initials": "A.J.", "@_fa": "true", "ce:surname": "Gualtieri", "ce:indexed-name": "Gualtieri A.J."}, {"@seq": "4", "ce:initials": "R.M.", "@_fa": "true", "ce:surname": "P\u00e9rez", "ce:indexed-name": "Perez R.M."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Mart\u00ednez", "ce:indexed-name": "Martinez P."}]}, "ref-sourcetitle": "IEEE Embed. Syst. Lett."}}, {"ref-fulltext": "A. Canedo, H. Ludwig, and M. A. Al Faruque, \"High communication throughput and low scan cycle time with multi/many-core programmable logic controllers,\" IEEE Embed. Syst. Lett., vol. 6, no. 2, pp. 21-24, Jun. 2014.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High communication throughput and low scan cycle time with multi/many-core programmable logic controllers"}, "refd-itemidlist": {"itemid": {"$": "84902190442", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "6", "@issue": "2"}, "pagerange": {"@first": "21", "@last": "24"}}, "ref-text": "Jun.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Canedo", "ce:indexed-name": "Canedo A."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Ludwig", "ce:indexed-name": "Ludwig H."}, {"@seq": "3", "ce:initials": "M.A.", "@_fa": "true", "ce:surname": "Al Faruque", "ce:indexed-name": "Al Faruque M.A."}]}, "ref-sourcetitle": "IEEE Embed. Syst. Lett."}}, {"ref-fulltext": "M. Santarini, \"All eyes on Zynq SoC for smart vision,\" XCell J., no. 83, pp. 8-15, 2013, second quarter.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "All eyes on Zynq SoC for smart vision"}, "refd-itemidlist": {"itemid": {"$": "84924288236", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "83"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-text": "second quarter", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "XCell J."}}, {"ref-fulltext": "A. K. Jain, K. D. Pham, J. Cui, S. A. Fahmy, and D. L. Maskell, \"Virtualized execution and management of hardware tasks on a hybrid ARM-FPGA platform,\" J. Signal Process. Syst., doi: 10.1007/s11265-014-0884-1.", "@id": "8", "ref-info": {"ref-title": {"ref-titletext": "Virtualized execution and management of hardware tasks on a hybrid ARM-FPGA platform"}, "refd-itemidlist": {"itemid": {"$": "84920260637", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.K.", "@_fa": "true", "ce:surname": "Jain", "ce:indexed-name": "Jain A.K."}, {"@seq": "2", "ce:initials": "K.D.", "@_fa": "true", "ce:surname": "Pham", "ce:indexed-name": "Pham K.D."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Cui", "ce:indexed-name": "Cui J."}, {"@seq": "4", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Fahmy", "ce:indexed-name": "Fahmy S.A."}, {"@seq": "5", "ce:initials": "D.L.", "@_fa": "true", "ce:surname": "Maskell", "ce:indexed-name": "Maskell D.L."}]}, "ref-sourcetitle": "J. Signal Process. Syst."}}, {"ref-fulltext": "Xilinx, Inc., \"LogiCORE IP AXI Central Direct Memory Access (v4.1) Product Guide for Vivado Design Suite,\" 2013 [Online]. Available: http://www.xilinx.com/support/documentation/ip-documentation/axi-cdma/v4-1/pg034-axi-cdma.pdf", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"websitename": "Xilinx, Inc.", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/ip_documentation/axi_cdma/v4_1/pg034-axi-cdma.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84924292329", "@idtype": "SGR"}}, "ref-text": "[Online]. Available", "ref-sourcetitle": "LogiCORE IP AXI Central Direct Memory Access (v4.1) Product Guide for Vivado Design Suite"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, A. Rjabov, A. Sudnitson, and C. Cardoso, Hardware/Software Co-design for Programmable Systems-on-Chip. Tallinn, Estonia: TUT Press, 2014.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "Tallinn, Estonia: TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-design for Programmable Systems-on-Chip"}}, {"ref-fulltext": "Avnet, Inc., \"ZedBoard (ZynqTM Evaluation and Development) Hardware User's Guide, Version 2.2,\" 2014 [Online]. Available: http://www.zedboard.org/sites/default/files/documentations/Zed-Board-HW-UG-v2-2.pdf", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/documentations/Zed-Board_HW_UG_v2_2.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936941768", "@idtype": "SGR"}}, "ref-text": "[Online]. Available", "ref-authors": {"author": [{"@seq": "1", "@_fa": "true", "ce:surname": "Avnet, Inc.", "ce:indexed-name": "Avnet, Inc."}]}, "ref-sourcetitle": "ZedBoard (ZynqTM Evaluation and Development) Hardware User's Guide, Version 2.2"}}, {"ref-fulltext": "Xilinx, Inc., \"Standalone (v.4.1). UG647,\" 2014 [Online]. Available: http://www.xilinx.com/support/documentation/sw-manuals/xilinx2014-2/oslib-rm.pdf", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc.", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_2/oslib_rm.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84924328423", "@idtype": "SGR"}}, "ref-text": "[Online]. Available", "ref-sourcetitle": "Standalone (v.4.1). UG647"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}], "coredata": {"srctype": "j", "eid": "2-s2.0-84924331822", "dc:description": "\u00a9 2009-2012 IEEE.This letter analyses and compares on-chip interfaces for hardware/software communications in the Zynq-7000 all programmable systems-on-chip. Many experiments were carried out to evaluate the exchange of data between the processing system and the programmable logic through general-purpose and high-performance ports; the experiments were conducted for both standalone and Linux applications. The results enable the most effective interfaces for specific types of data to be identified and the effectiveness of Zynq-based hardware accelerators to be assessed.", "prism:coverDate": "2015-03-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84924331822", "dc:creator": {"author": [{"ce:given-name": "Jo\u00e3o", "preferred-name": {"ce:given-name": "Jo\u00e3o", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "1", "ce:initials": "J.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Silva", "@auid": "57212234933", "author-url": "https://api.elsevier.com/content/author/author_id/57212234933", "ce:indexed-name": "Silva J."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84924331822"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84924331822&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84924331822&origin=inward"}], "source-id": "19700177026", "citedby-count": "41", "prism:volume": "7", "subtype": "ar", "dc:title": "Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip", "openaccess": "0", "prism:issn": "19430663", "article-number": "7029633", "prism:issueIdentifier": "1", "subtypeDescription": "Article", "prism:publicationName": "IEEE Embedded Systems Letters", "prism:pageRange": "31-34", "prism:endingPage": "34", "openaccessFlag": "false", "prism:doi": "10.1109/LES.2015.2399656", "prism:startingPage": "31", "dc:identifier": "SCOPUS_ID:84924331822", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Communication overheads", "@weight": "b", "@candidate": "n"}, {"$": "high-performance ports", "@weight": "b", "@candidate": "n"}, {"$": "Processing systems", "@weight": "b", "@candidate": "n"}, {"$": "Programmable logic", "@weight": "b", "@candidate": "n"}, {"$": "Programmable systems", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "All programmable systems-on-chip"}, {"@_fa": "true", "$": "communication overheads"}, {"@_fa": "true", "$": "high-performance ports"}, {"@_fa": "true", "$": "processing system"}, {"@_fa": "true", "$": "programmable logic"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Control and Systems Engineering", "@code": "2207", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Computer Science (all)", "@code": "1700", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Jo\u00e3o", "preferred-name": {"ce:given-name": "Jo\u00e3o", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "1", "ce:initials": "J.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Silva", "@auid": "57212234933", "author-url": "https://api.elsevier.com/content/author/author_id/57212234933", "ce:indexed-name": "Silva J."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}