# Specify Global Variables
divider.clockPeriod: &CLK_PERIOD "2.1ns"
divider.verilogSrc: &VERILOG_SRC
  - "src/divider.v"
  - "src/EECS151.v"

# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clk", period: *CLK_PERIOD, uncertainty: "0.1ns"}
]

# Synthesis Constraints
synthesis.inputs:
  top_module: "divider"
  input_files: *VERILOG_SRC

# Placement Constraints
vlsi.inputs.placement_constraints:
  - path: "divider"
    type: "toplevel"
    x: 0
    y: 0
    width: 300
    height: 300
    margins:
      left: 10
      right: 10
      top: 10
      bottom: 10

# Pin placement constraints
vlsi.inputs.pin_mode: generated
vlsi.inputs.pin.generate_mode: semi_auto
vlsi.inputs.pin.assignments: [
  {pins: "*", layers: ["met2", "met4"], side: "bottom"}
]
