{'divide_count': {'CDeps': [[[], [], ['rst_i']],
                            [[],
                             [],
                             ['rst_i'],
                             ['clk_en_i'],
                             [],
                             ['divide_i']],
                            [[],
                             [],
                             ['rst_i'],
                             ['clk_en_i'],
                             [],
                             ['divide_i'],
                             ['divide_count', 'M_PP', 'R_PP', 'S_PP']]],
                  'CLines': [[None, None, '232:C'],
                             [None, None, '232:C', '240:C', None, '243:C'],
                             [None,
                              None,
                              '232:C',
                              '240:C',
                              None,
                              '243:C',
                              '254:C']],
                  'Clocked': True,
                  'DDeps': [[], [], ['divide_count']],
                  'DLines': ['236:D', '246:D', '270:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf5fcd0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be338690>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32f110>]},
 'divisor_node': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['grand_divisor', 'M_PP', 'N_PP', 'R_PP']],
                  'DLines': ['278:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f79be32fc50>]},
 'done_o': {'CDeps': [[[], [], ['rst_i']],
                      [[], [], ['rst_i'], ['clk_en_i']],
                      [[], [], ['rst_i'], ['clk_en_i']],
                      [[], [], ['rst_i'], ['clk_en_i']],
                      [[],
                       [],
                       ['rst_i'],
                       ['clk_en_i'],
                       [],
                       ['divide_i'],
                       ['divide_count', 'M_PP', 'R_PP', 'S_PP']],
                      [[], [], ['rst_i'], ['clk_en_i']],
                      [[],
                       [],
                       ['rst_i'],
                       ['clk_en_i'],
                       [],
                       ['divide_i'],
                       ['divide_count', 'M_PP', 'R_PP', 'S_PP']]],
            'CLines': [[None, None, '232:C'],
                       [None, None, '232:C', '240:C'],
                       [None, None, '232:C', '240:C'],
                       [None, None, '232:C', '240:C'],
                       [None,
                        None,
                        '232:C',
                        '240:C',
                        None,
                        '243:C',
                        '254:C'],
                       [None, None, '232:C', '240:C'],
                       [None,
                        None,
                        '232:C',
                        '240:C',
                        None,
                        '243:C',
                        '254:C']],
            'Clocked': True,
            'DDeps': [[], [], [], [], [], [], []],
            'DLines': ['238:D',
                       '242:D',
                       '242:D',
                       '242:D',
                       '258:D',
                       '242:D',
                       '258:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf5ff50>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be338250>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be338250>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be338250>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32a610>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be338250>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32a610>]},
 'grand_dividend': {'CDeps': [[[], [], ['rst_i']],
                              [[],
                               [],
                               ['rst_i'],
                               ['clk_en_i'],
                               [],
                               ['divide_i']],
                              [[],
                               [],
                               ['rst_i'],
                               ['clk_en_i'],
                               [],
                               ['divide_i'],
                               ['divide_count', 'M_PP', 'R_PP', 'S_PP'],
                               [],
                               ['subtract_node', 'M_PP', 'N_PP', 'R_PP']]],
                    'CLines': [[None, None, '232:C'],
                               [None, None, '232:C', '240:C', None, '243:C'],
                               [None,
                                None,
                                '232:C',
                                '240:C',
                                None,
                                '243:C',
                                '254:C',
                                None,
                                '263:C']],
                    'Clocked': True,
                    'DDeps': [[], ['dividend_i'], ['subtract_node']],
                    'DLines': ['234:D', '248:D', '263:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf5f9d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be338890>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32abd0>]},
 'grand_divisor': {'CDeps': [[[], [], ['rst_i']],
                             [[],
                              [],
                              ['rst_i'],
                              ['clk_en_i'],
                              [],
                              ['divide_i']],
                             [[],
                              [],
                              ['rst_i'],
                              ['clk_en_i'],
                              [],
                              ['divide_i'],
                              ['divide_count', 'M_PP', 'R_PP', 'S_PP']]],
                   'CLines': [[None, None, '232:C'],
                              [None, None, '232:C', '240:C', None, '243:C'],
                              [None,
                               None,
                               '232:C',
                               '240:C',
                               None,
                               '243:C',
                               '254:C']],
                   'Clocked': True,
                   'DDeps': [[], ['divisor_i', 'R_PP'], ['divisor_node']],
                   'DLines': ['235:D', '252:D', '268:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf5fb50>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be338c50>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32ae90>]},
 'quotient': {'CDeps': [[[], [], ['rst_i']],
                        [[], [], ['rst_i'], ['clk_en_i'], [], ['divide_i']],
                        [[],
                         [],
                         ['rst_i'],
                         ['clk_en_i'],
                         [],
                         ['divide_i'],
                         ['divide_count', 'M_PP', 'R_PP', 'S_PP']],
                        [[],
                         [],
                         ['rst_i'],
                         ['clk_en_i'],
                         [],
                         ['divide_i'],
                         ['divide_count', 'M_PP', 'R_PP', 'S_PP'],
                         [],
                         ['done_o']]],
              'CLines': [[None, None, '232:C'],
                         [None, None, '232:C', '240:C', None, '243:C'],
                         [None,
                          None,
                          '232:C',
                          '240:C',
                          None,
                          '243:C',
                          '254:C'],
                         [None,
                          None,
                          '232:C',
                          '240:C',
                          None,
                          '243:C',
                          '254:C',
                          None,
                          '256:C']],
              'Clocked': True,
              'DDeps': [[], [], ['quotient_node'], ['quotient_node']],
              'DLines': ['237:D', '245:D', '266:D', '256:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf5fe10>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be3384d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32acd0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32a2d0>]},
 'quotient_node': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['quotient',
                              'M_PP',
                              'R_PP',
                              'S_PP',
                              'subtract_node',
                              'M_PP',
                              'N_PP',
                              'R_PP']],
                   'DLines': ['276:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f79be32f950>]},
 'quotient_o': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['HELD_OUTPUT_PP', 'quotient', 'quotient_reg']],
                'DLines': ['280:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f79be335050>]},
 'quotient_reg': {'CDeps': [[[],
                             [],
                             ['rst_i'],
                             ['clk_en_i'],
                             [],
                             ['divide_i'],
                             ['divide_count', 'M_PP', 'R_PP', 'S_PP'],
                             [],
                             ['done_o']]],
                  'CLines': [[None,
                              None,
                              '232:C',
                              '240:C',
                              None,
                              '243:C',
                              '254:C',
                              None,
                              '257:C']],
                  'Clocked': True,
                  'DDeps': [['quotient_node']],
                  'DLines': ['257:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32a550>]},
 'subtract_node': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['grand_dividend', 'grand_divisor']],
                   'DLines': ['275:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f79be32f210>]}}
