read_verilog <<EOF
module test(input [1:0] a, input b, output o);
  assign o = a & b;
endmodule
EOF

# Write output to stdout
write_lakeroad
# Write output to file.egg
write_lakeroad file.egg
!rm file.egg
