TimeQuest Timing Analyzer report for mic1
Mon Dec 02 18:18:12 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK'
 12. Slow Model Hold: 'CLOCK'
 13. Slow Model Minimum Pulse Width: 'CLOCK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLOCK'
 26. Fast Model Hold: 'CLOCK'
 27. Fast Model Minimum Pulse Width: 'CLOCK'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; mic1                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLOCK      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 174.52 MHz ; 174.52 MHz      ; CLOCK      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -4.730 ; -160.987      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 1.851 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.423 ; -105.836              ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.730 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.701      ;
; -4.730 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.701      ;
; -4.730 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.701      ;
; -4.730 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.701      ;
; -4.730 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.701      ;
; -4.730 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.701      ;
; -4.730 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.701      ;
; -4.730 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.701      ;
; -4.730 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.701      ;
; -4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.672      ;
; -4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.672      ;
; -4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.672      ;
; -4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.672      ;
; -4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.672      ;
; -4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.672      ;
; -4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.672      ;
; -4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.672      ;
; -4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.672      ;
; -4.716 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.693      ;
; -4.716 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.693      ;
; -4.716 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.693      ;
; -4.716 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.693      ;
; -4.716 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.693      ;
; -4.716 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.693      ;
; -4.716 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.693      ;
; -4.716 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.693      ;
; -4.716 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.693      ;
; -4.665 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.636      ;
; -4.665 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.636      ;
; -4.665 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.636      ;
; -4.665 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.636      ;
; -4.665 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.636      ;
; -4.665 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.636      ;
; -4.665 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.636      ;
; -4.665 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.636      ;
; -4.665 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 5.636      ;
; -4.652 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.603      ;
; -4.652 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.603      ;
; -4.652 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.603      ;
; -4.652 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.603      ;
; -4.652 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.603      ;
; -4.652 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.603      ;
; -4.652 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.603      ;
; -4.652 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.603      ;
; -4.652 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.603      ;
; -4.649 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.600      ;
; -4.649 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.600      ;
; -4.649 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.600      ;
; -4.649 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.600      ;
; -4.649 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.600      ;
; -4.649 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.600      ;
; -4.649 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.600      ;
; -4.649 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.600      ;
; -4.649 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.600      ;
; -4.644 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.595      ;
; -4.644 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.595      ;
; -4.644 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.595      ;
; -4.644 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.595      ;
; -4.644 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.595      ;
; -4.644 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.595      ;
; -4.644 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.595      ;
; -4.644 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.595      ;
; -4.644 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.595      ;
; -4.631 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.582      ;
; -4.631 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.582      ;
; -4.631 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.582      ;
; -4.631 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.582      ;
; -4.631 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.582      ;
; -4.631 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.582      ;
; -4.631 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.582      ;
; -4.631 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.582      ;
; -4.631 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 5.582      ;
; -4.618 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.583      ;
; -4.618 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.583      ;
; -4.618 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.583      ;
; -4.618 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.583      ;
; -4.618 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.583      ;
; -4.618 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.583      ;
; -4.618 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.583      ;
; -4.618 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.583      ;
; -4.618 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.583      ;
; -4.612 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.589      ;
; -4.612 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.589      ;
; -4.612 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.589      ;
; -4.612 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.589      ;
; -4.612 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.589      ;
; -4.612 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.589      ;
; -4.612 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.589      ;
; -4.612 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.589      ;
; -4.612 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 5.589      ;
; -4.610 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.575      ;
; -4.610 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.575      ;
; -4.610 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.575      ;
; -4.610 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.575      ;
; -4.610 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.575      ;
; -4.610 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.575      ;
; -4.610 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.575      ;
; -4.610 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.575      ;
; -4.610 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.575      ;
; -4.610 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.575      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.851 ; MPC_GENERATOR:inst21|inst1                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.062      ; 1.647      ;
; 2.099 ; MPC_GENERATOR:inst21|inst1                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.068      ; 1.901      ;
; 2.150 ; MPC_GENERATOR:inst21|inst1                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.074      ; 1.958      ;
; 2.155 ; MPC_GENERATOR:inst21|inst1                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.048      ; 1.937      ;
; 2.284 ; MPC_GENERATOR:inst21|inst8                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.062      ; 2.080      ;
; 2.532 ; MPC_GENERATOR:inst21|inst8                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.068      ; 2.334      ;
; 2.583 ; MPC_GENERATOR:inst21|inst8                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.074      ; 2.391      ;
; 2.588 ; MPC_GENERATOR:inst21|inst8                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.048      ; 2.370      ;
; 4.212 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.446      ;
; 4.212 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.446      ;
; 4.212 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.446      ;
; 4.212 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.446      ;
; 4.212 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.446      ;
; 4.212 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.446      ;
; 4.212 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.446      ;
; 4.212 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.446      ;
; 4.212 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.446      ;
; 4.492 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.006      ; 4.732      ;
; 4.492 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.006      ; 4.732      ;
; 4.492 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.006      ; 4.732      ;
; 4.492 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.006      ; 4.732      ;
; 4.492 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.006      ; 4.732      ;
; 4.492 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.006      ; 4.732      ;
; 4.492 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.006      ; 4.732      ;
; 4.492 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.006      ; 4.732      ;
; 4.492 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.006      ; 4.732      ;
; 4.526 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.754      ;
; 4.526 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.754      ;
; 4.526 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.754      ;
; 4.526 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.754      ;
; 4.526 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.754      ;
; 4.526 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.754      ;
; 4.526 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.754      ;
; 4.526 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.754      ;
; 4.526 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.754      ;
; 4.554 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 4.768      ;
; 4.554 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 4.768      ;
; 4.554 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 4.768      ;
; 4.554 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 4.768      ;
; 4.554 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 4.768      ;
; 4.554 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 4.768      ;
; 4.554 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 4.768      ;
; 4.554 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 4.768      ;
; 4.554 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 4.768      ;
; 4.569 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.803      ;
; 4.569 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.803      ;
; 4.569 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.803      ;
; 4.569 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.803      ;
; 4.569 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.803      ;
; 4.569 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.803      ;
; 4.569 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.803      ;
; 4.569 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.803      ;
; 4.569 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.803      ;
; 4.602 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.830      ;
; 4.602 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.830      ;
; 4.602 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.830      ;
; 4.602 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.830      ;
; 4.602 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.830      ;
; 4.602 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.830      ;
; 4.602 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.830      ;
; 4.602 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.830      ;
; 4.602 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.830      ;
; 4.604 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.838      ;
; 4.604 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.838      ;
; 4.604 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.838      ;
; 4.604 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.838      ;
; 4.604 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.838      ;
; 4.604 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.838      ;
; 4.604 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.838      ;
; 4.604 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.838      ;
; 4.604 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.838      ;
; 4.615 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.849      ;
; 4.615 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.849      ;
; 4.615 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.849      ;
; 4.615 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.849      ;
; 4.615 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.849      ;
; 4.615 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.849      ;
; 4.615 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.849      ;
; 4.615 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.849      ;
; 4.615 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.849      ;
; 4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.949      ;
; 4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.949      ;
; 4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.949      ;
; 4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.949      ;
; 4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.949      ;
; 4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.949      ;
; 4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.949      ;
; 4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.949      ;
; 4.721 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.949      ;
; 4.764 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.998      ;
; 4.764 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.998      ;
; 4.764 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.998      ;
; 4.764 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.998      ;
; 4.764 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.998      ;
; 4.764 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.998      ;
; 4.764 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.998      ;
; 4.764 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.998      ;
; 4.764 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.998      ;
; 4.765 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.993      ;
; 4.765 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.993      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst21|inst1                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst21|inst1                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst21|inst8                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst21|inst8                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst21|inst1|clk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst21|inst1|clk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst21|inst8|clk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst21|inst8|clk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 4.062 ; 4.062 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 4.449 ; 4.449 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 5.716 ; 5.716 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 5.034 ; 5.034 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 5.446 ; 5.446 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 5.716 ; 5.716 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 5.191 ; 5.191 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 1.264 ; 1.264 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 1.290 ; 1.290 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 1.413 ; 1.413 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 5.547 ; 5.547 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -3.832 ; -3.832 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -4.219 ; -4.219 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; -0.688 ; -0.688 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -4.451 ; -4.451 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -4.835 ; -4.835 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -5.145 ; -5.145 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -4.607 ; -4.607 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -0.688 ; -0.688 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -0.755 ; -0.755 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -1.002 ; -1.002 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -4.940 ; -4.940 ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MPC[*]    ; CLOCK      ; 7.533  ; 7.533  ; Rise       ; CLOCK           ;
;  MPC[8]   ; CLOCK      ; 7.533  ; 7.533  ; Rise       ; CLOCK           ;
; MIR[*]    ; CLOCK      ; 10.468 ; 10.468 ; Fall       ; CLOCK           ;
;  MIR[0]   ; CLOCK      ; 10.101 ; 10.101 ; Fall       ; CLOCK           ;
;  MIR[1]   ; CLOCK      ; 10.156 ; 10.156 ; Fall       ; CLOCK           ;
;  MIR[2]   ; CLOCK      ; 9.801  ; 9.801  ; Fall       ; CLOCK           ;
;  MIR[3]   ; CLOCK      ; 9.982  ; 9.982  ; Fall       ; CLOCK           ;
;  MIR[4]   ; CLOCK      ; 10.130 ; 10.130 ; Fall       ; CLOCK           ;
;  MIR[5]   ; CLOCK      ; 10.380 ; 10.380 ; Fall       ; CLOCK           ;
;  MIR[6]   ; CLOCK      ; 10.468 ; 10.468 ; Fall       ; CLOCK           ;
;  MIR[7]   ; CLOCK      ; 10.174 ; 10.174 ; Fall       ; CLOCK           ;
;  MIR[8]   ; CLOCK      ; 10.038 ; 10.038 ; Fall       ; CLOCK           ;
;  MIR[9]   ; CLOCK      ; 10.147 ; 10.147 ; Fall       ; CLOCK           ;
;  MIR[10]  ; CLOCK      ; 9.780  ; 9.780  ; Fall       ; CLOCK           ;
;  MIR[11]  ; CLOCK      ; 10.036 ; 10.036 ; Fall       ; CLOCK           ;
;  MIR[12]  ; CLOCK      ; 10.049 ; 10.049 ; Fall       ; CLOCK           ;
;  MIR[13]  ; CLOCK      ; 9.769  ; 9.769  ; Fall       ; CLOCK           ;
;  MIR[14]  ; CLOCK      ; 9.784  ; 9.784  ; Fall       ; CLOCK           ;
;  MIR[15]  ; CLOCK      ; 9.820  ; 9.820  ; Fall       ; CLOCK           ;
;  MIR[16]  ; CLOCK      ; 9.544  ; 9.544  ; Fall       ; CLOCK           ;
;  MIR[17]  ; CLOCK      ; 10.041 ; 10.041 ; Fall       ; CLOCK           ;
;  MIR[18]  ; CLOCK      ; 9.841  ; 9.841  ; Fall       ; CLOCK           ;
;  MIR[19]  ; CLOCK      ; 10.074 ; 10.074 ; Fall       ; CLOCK           ;
;  MIR[20]  ; CLOCK      ; 10.077 ; 10.077 ; Fall       ; CLOCK           ;
;  MIR[21]  ; CLOCK      ; 9.797  ; 9.797  ; Fall       ; CLOCK           ;
;  MIR[22]  ; CLOCK      ; 10.132 ; 10.132 ; Fall       ; CLOCK           ;
;  MIR[23]  ; CLOCK      ; 10.069 ; 10.069 ; Fall       ; CLOCK           ;
;  MIR[24]  ; CLOCK      ; 9.928  ; 9.928  ; Fall       ; CLOCK           ;
;  MIR[25]  ; CLOCK      ; 9.844  ; 9.844  ; Fall       ; CLOCK           ;
;  MIR[26]  ; CLOCK      ; 10.013 ; 10.013 ; Fall       ; CLOCK           ;
;  MIR[27]  ; CLOCK      ; 10.108 ; 10.108 ; Fall       ; CLOCK           ;
;  MIR[28]  ; CLOCK      ; 10.115 ; 10.115 ; Fall       ; CLOCK           ;
;  MIR[29]  ; CLOCK      ; 9.722  ; 9.722  ; Fall       ; CLOCK           ;
;  MIR[30]  ; CLOCK      ; 9.857  ; 9.857  ; Fall       ; CLOCK           ;
;  MIR[31]  ; CLOCK      ; 9.579  ; 9.579  ; Fall       ; CLOCK           ;
;  MIR[32]  ; CLOCK      ; 9.650  ; 9.650  ; Fall       ; CLOCK           ;
;  MIR[33]  ; CLOCK      ; 9.897  ; 9.897  ; Fall       ; CLOCK           ;
;  MIR[34]  ; CLOCK      ; 9.677  ; 9.677  ; Fall       ; CLOCK           ;
;  MIR[35]  ; CLOCK      ; 9.563  ; 9.563  ; Fall       ; CLOCK           ;
; MPC[*]    ; CLOCK      ; 11.063 ; 11.063 ; Fall       ; CLOCK           ;
;  MPC[0]   ; CLOCK      ; 10.767 ; 10.767 ; Fall       ; CLOCK           ;
;  MPC[1]   ; CLOCK      ; 11.063 ; 11.063 ; Fall       ; CLOCK           ;
;  MPC[2]   ; CLOCK      ; 10.683 ; 10.683 ; Fall       ; CLOCK           ;
;  MPC[3]   ; CLOCK      ; 11.012 ; 11.012 ; Fall       ; CLOCK           ;
;  MPC[4]   ; CLOCK      ; 10.510 ; 10.510 ; Fall       ; CLOCK           ;
;  MPC[5]   ; CLOCK      ; 10.864 ; 10.864 ; Fall       ; CLOCK           ;
;  MPC[6]   ; CLOCK      ; 10.838 ; 10.838 ; Fall       ; CLOCK           ;
;  MPC[7]   ; CLOCK      ; 11.042 ; 11.042 ; Fall       ; CLOCK           ;
;  MPC[8]   ; CLOCK      ; 10.897 ; 10.897 ; Fall       ; CLOCK           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MPC[*]    ; CLOCK      ; 7.100  ; 7.100  ; Rise       ; CLOCK           ;
;  MPC[8]   ; CLOCK      ; 7.100  ; 7.100  ; Rise       ; CLOCK           ;
; MIR[*]    ; CLOCK      ; 9.544  ; 9.544  ; Fall       ; CLOCK           ;
;  MIR[0]   ; CLOCK      ; 10.101 ; 10.101 ; Fall       ; CLOCK           ;
;  MIR[1]   ; CLOCK      ; 10.156 ; 10.156 ; Fall       ; CLOCK           ;
;  MIR[2]   ; CLOCK      ; 9.801  ; 9.801  ; Fall       ; CLOCK           ;
;  MIR[3]   ; CLOCK      ; 9.982  ; 9.982  ; Fall       ; CLOCK           ;
;  MIR[4]   ; CLOCK      ; 10.130 ; 10.130 ; Fall       ; CLOCK           ;
;  MIR[5]   ; CLOCK      ; 10.380 ; 10.380 ; Fall       ; CLOCK           ;
;  MIR[6]   ; CLOCK      ; 10.468 ; 10.468 ; Fall       ; CLOCK           ;
;  MIR[7]   ; CLOCK      ; 10.174 ; 10.174 ; Fall       ; CLOCK           ;
;  MIR[8]   ; CLOCK      ; 10.038 ; 10.038 ; Fall       ; CLOCK           ;
;  MIR[9]   ; CLOCK      ; 10.147 ; 10.147 ; Fall       ; CLOCK           ;
;  MIR[10]  ; CLOCK      ; 9.780  ; 9.780  ; Fall       ; CLOCK           ;
;  MIR[11]  ; CLOCK      ; 10.036 ; 10.036 ; Fall       ; CLOCK           ;
;  MIR[12]  ; CLOCK      ; 10.049 ; 10.049 ; Fall       ; CLOCK           ;
;  MIR[13]  ; CLOCK      ; 9.769  ; 9.769  ; Fall       ; CLOCK           ;
;  MIR[14]  ; CLOCK      ; 9.784  ; 9.784  ; Fall       ; CLOCK           ;
;  MIR[15]  ; CLOCK      ; 9.820  ; 9.820  ; Fall       ; CLOCK           ;
;  MIR[16]  ; CLOCK      ; 9.544  ; 9.544  ; Fall       ; CLOCK           ;
;  MIR[17]  ; CLOCK      ; 10.041 ; 10.041 ; Fall       ; CLOCK           ;
;  MIR[18]  ; CLOCK      ; 9.841  ; 9.841  ; Fall       ; CLOCK           ;
;  MIR[19]  ; CLOCK      ; 10.074 ; 10.074 ; Fall       ; CLOCK           ;
;  MIR[20]  ; CLOCK      ; 10.077 ; 10.077 ; Fall       ; CLOCK           ;
;  MIR[21]  ; CLOCK      ; 9.797  ; 9.797  ; Fall       ; CLOCK           ;
;  MIR[22]  ; CLOCK      ; 10.132 ; 10.132 ; Fall       ; CLOCK           ;
;  MIR[23]  ; CLOCK      ; 10.069 ; 10.069 ; Fall       ; CLOCK           ;
;  MIR[24]  ; CLOCK      ; 9.928  ; 9.928  ; Fall       ; CLOCK           ;
;  MIR[25]  ; CLOCK      ; 9.844  ; 9.844  ; Fall       ; CLOCK           ;
;  MIR[26]  ; CLOCK      ; 10.013 ; 10.013 ; Fall       ; CLOCK           ;
;  MIR[27]  ; CLOCK      ; 10.108 ; 10.108 ; Fall       ; CLOCK           ;
;  MIR[28]  ; CLOCK      ; 10.115 ; 10.115 ; Fall       ; CLOCK           ;
;  MIR[29]  ; CLOCK      ; 9.722  ; 9.722  ; Fall       ; CLOCK           ;
;  MIR[30]  ; CLOCK      ; 9.857  ; 9.857  ; Fall       ; CLOCK           ;
;  MIR[31]  ; CLOCK      ; 9.579  ; 9.579  ; Fall       ; CLOCK           ;
;  MIR[32]  ; CLOCK      ; 9.650  ; 9.650  ; Fall       ; CLOCK           ;
;  MIR[33]  ; CLOCK      ; 9.897  ; 9.897  ; Fall       ; CLOCK           ;
;  MIR[34]  ; CLOCK      ; 9.677  ; 9.677  ; Fall       ; CLOCK           ;
;  MIR[35]  ; CLOCK      ; 9.563  ; 9.563  ; Fall       ; CLOCK           ;
; MPC[*]    ; CLOCK      ; 10.217 ; 10.217 ; Fall       ; CLOCK           ;
;  MPC[0]   ; CLOCK      ; 10.650 ; 10.650 ; Fall       ; CLOCK           ;
;  MPC[1]   ; CLOCK      ; 10.406 ; 10.406 ; Fall       ; CLOCK           ;
;  MPC[2]   ; CLOCK      ; 10.217 ; 10.217 ; Fall       ; CLOCK           ;
;  MPC[3]   ; CLOCK      ; 10.716 ; 10.716 ; Fall       ; CLOCK           ;
;  MPC[4]   ; CLOCK      ; 10.399 ; 10.399 ; Fall       ; CLOCK           ;
;  MPC[5]   ; CLOCK      ; 10.686 ; 10.686 ; Fall       ; CLOCK           ;
;  MPC[6]   ; CLOCK      ; 10.331 ; 10.331 ; Fall       ; CLOCK           ;
;  MPC[7]   ; CLOCK      ; 10.569 ; 10.569 ; Fall       ; CLOCK           ;
;  MPC[8]   ; CLOCK      ; 10.351 ; 10.351 ; Fall       ; CLOCK           ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 10.497 ;    ;    ; 10.497 ;
; MBR_IN[1]  ; MPC[1]      ; 11.029 ;    ;    ; 11.029 ;
; MBR_IN[2]  ; MPC[2]      ; 10.747 ;    ;    ; 10.747 ;
; MBR_IN[3]  ; MPC[3]      ; 10.559 ;    ;    ; 10.559 ;
; MBR_IN[4]  ; MPC[4]      ; 6.313  ;    ;    ; 6.313  ;
; MBR_IN[5]  ; MPC[5]      ; 6.555  ;    ;    ; 6.555  ;
; MBR_IN[6]  ; MPC[6]      ; 6.521  ;    ;    ; 6.521  ;
; MBR_IN[7]  ; MPC[7]      ; 10.940 ;    ;    ; 10.940 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 10.497 ;    ;    ; 10.497 ;
; MBR_IN[1]  ; MPC[1]      ; 11.029 ;    ;    ; 11.029 ;
; MBR_IN[2]  ; MPC[2]      ; 10.747 ;    ;    ; 10.747 ;
; MBR_IN[3]  ; MPC[3]      ; 10.559 ;    ;    ; 10.559 ;
; MBR_IN[4]  ; MPC[4]      ; 6.313  ;    ;    ; 6.313  ;
; MBR_IN[5]  ; MPC[5]      ; 6.555  ;    ;    ; 6.555  ;
; MBR_IN[6]  ; MPC[6]      ; 6.521  ;    ;    ; 6.521  ;
; MBR_IN[7]  ; MPC[7]      ; 10.940 ;    ;    ; 10.940 ;
+------------+-------------+--------+----+----+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -2.165 ; -73.932       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 1.099 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.423 ; -105.836              ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.170      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.150      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.170      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.170      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.170      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.170      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.170      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.170      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.170      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.170      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.150      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.150      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.150      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.150      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.150      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.150      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.150      ;
; -2.165 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.150      ;
; -2.158 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.010      ; 3.167      ;
; -2.158 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.010      ; 3.167      ;
; -2.158 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.010      ; 3.167      ;
; -2.158 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.010      ; 3.167      ;
; -2.158 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.010      ; 3.167      ;
; -2.158 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.010      ; 3.167      ;
; -2.158 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.010      ; 3.167      ;
; -2.158 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.010      ; 3.167      ;
; -2.158 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.010      ; 3.167      ;
; -2.156 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.141      ;
; -2.156 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.141      ;
; -2.156 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.141      ;
; -2.156 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.141      ;
; -2.156 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.141      ;
; -2.156 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.141      ;
; -2.156 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.141      ;
; -2.156 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.141      ;
; -2.156 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.141      ;
; -2.152 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.137      ;
; -2.152 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.137      ;
; -2.152 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.137      ;
; -2.152 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.137      ;
; -2.152 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.137      ;
; -2.152 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.137      ;
; -2.152 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.137      ;
; -2.152 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.137      ;
; -2.152 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.137      ;
; -2.150 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.135      ;
; -2.150 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.135      ;
; -2.150 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.135      ;
; -2.150 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.135      ;
; -2.150 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.135      ;
; -2.150 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.135      ;
; -2.150 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.135      ;
; -2.150 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.135      ;
; -2.150 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.135      ;
; -2.143 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.128      ;
; -2.143 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.128      ;
; -2.143 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.128      ;
; -2.143 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.128      ;
; -2.143 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.128      ;
; -2.143 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.128      ;
; -2.143 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.128      ;
; -2.143 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.128      ;
; -2.143 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.014     ; 3.128      ;
; -2.136 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.141      ;
; -2.136 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.141      ;
; -2.136 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.141      ;
; -2.136 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.141      ;
; -2.136 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.141      ;
; -2.136 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.141      ;
; -2.136 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.141      ;
; -2.136 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.141      ;
; -2.136 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.006      ; 3.141      ;
; -2.127 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.126      ;
; -2.127 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.126      ;
; -2.127 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.126      ;
; -2.127 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.126      ;
; -2.127 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.126      ;
; -2.127 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.126      ;
; -2.127 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.126      ;
; -2.127 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.126      ;
; -2.127 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.126      ;
; -2.120 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.119      ;
; -2.120 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.119      ;
; -2.120 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.119      ;
; -2.120 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.119      ;
; -2.120 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.119      ;
; -2.120 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.119      ;
; -2.120 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.119      ;
; -2.120 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.119      ;
; -2.120 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.119      ;
; -2.119 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.118      ;
; -2.119 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; 0.010      ; 3.128      ;
; -2.119 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.118      ;
; -2.119 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.118      ;
; -2.119 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.118      ;
; -2.119 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.118      ;
; -2.119 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.118      ;
; -2.119 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.118      ;
; -2.119 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.118      ;
; -2.119 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.118      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.099 ; MPC_GENERATOR:inst21|inst1                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.058      ; 0.795      ;
; 1.215 ; MPC_GENERATOR:inst21|inst1                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.064      ; 0.917      ;
; 1.237 ; MPC_GENERATOR:inst21|inst1                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.068      ; 0.943      ;
; 1.244 ; MPC_GENERATOR:inst21|inst1                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.044      ; 0.926      ;
; 1.251 ; MPC_GENERATOR:inst21|inst8                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.058      ; 0.947      ;
; 1.367 ; MPC_GENERATOR:inst21|inst8                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.064      ; 1.069      ;
; 1.389 ; MPC_GENERATOR:inst21|inst8                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.068      ; 1.095      ;
; 1.396 ; MPC_GENERATOR:inst21|inst8                                                                                          ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.044      ; 1.078      ;
; 2.458 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.596      ;
; 2.458 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.596      ;
; 2.458 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.596      ;
; 2.458 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.596      ;
; 2.458 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.596      ;
; 2.458 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.596      ;
; 2.458 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.596      ;
; 2.458 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.596      ;
; 2.458 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.596      ;
; 2.584 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.726      ;
; 2.584 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.726      ;
; 2.584 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.726      ;
; 2.584 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.726      ;
; 2.584 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.726      ;
; 2.584 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.726      ;
; 2.584 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.726      ;
; 2.584 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.726      ;
; 2.584 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.726      ;
; 2.605 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.737      ;
; 2.605 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.737      ;
; 2.605 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.737      ;
; 2.605 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.737      ;
; 2.605 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.737      ;
; 2.605 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.737      ;
; 2.605 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.737      ;
; 2.605 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.737      ;
; 2.605 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.737      ;
; 2.626 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.764      ;
; 2.626 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.764      ;
; 2.626 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.764      ;
; 2.626 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.764      ;
; 2.626 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.764      ;
; 2.626 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.764      ;
; 2.626 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.764      ;
; 2.626 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.764      ;
; 2.626 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.764      ;
; 2.630 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 2.748      ;
; 2.630 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 2.748      ;
; 2.630 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 2.748      ;
; 2.630 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 2.748      ;
; 2.630 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 2.748      ;
; 2.630 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 2.748      ;
; 2.630 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 2.748      ;
; 2.630 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 2.748      ;
; 2.630 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.020     ; 2.748      ;
; 2.633 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.771      ;
; 2.633 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.771      ;
; 2.633 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.771      ;
; 2.633 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.771      ;
; 2.633 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.771      ;
; 2.633 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.771      ;
; 2.633 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.771      ;
; 2.633 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.771      ;
; 2.633 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.771      ;
; 2.641 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.773      ;
; 2.641 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.773      ;
; 2.641 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.773      ;
; 2.641 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.773      ;
; 2.641 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.773      ;
; 2.641 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.773      ;
; 2.641 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.773      ;
; 2.641 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.773      ;
; 2.641 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.773      ;
; 2.656 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.794      ;
; 2.656 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.794      ;
; 2.656 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.794      ;
; 2.656 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.794      ;
; 2.656 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.794      ;
; 2.656 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.794      ;
; 2.656 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.794      ;
; 2.656 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.794      ;
; 2.656 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.794      ;
; 2.683 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.815      ;
; 2.683 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.815      ;
; 2.683 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.815      ;
; 2.683 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.815      ;
; 2.683 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.815      ;
; 2.683 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.815      ;
; 2.683 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.815      ;
; 2.683 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.815      ;
; 2.683 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.815      ;
; 2.707 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.845      ;
; 2.707 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.845      ;
; 2.707 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.845      ;
; 2.707 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.845      ;
; 2.707 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.845      ;
; 2.707 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.845      ;
; 2.707 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.845      ;
; 2.707 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.845      ;
; 2.707 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.845      ;
; 2.711 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.843      ;
; 2.711 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.843      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst21|inst1                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst21|inst1                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst21|inst8                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst21|inst8                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst21|inst1|clk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst21|inst1|clk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst21|inst8|clk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst21|inst8|clk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 2.225 ; 2.225 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 2.459 ; 2.459 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 2.973 ; 2.973 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 2.671 ; 2.671 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 2.805 ; 2.805 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 2.973 ; 2.973 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 2.745 ; 2.745 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 0.288 ; 0.288 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 0.306 ; 0.306 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 0.347 ; 0.347 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 2.887 ; 2.887 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -2.105 ; -2.105 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -2.339 ; -2.339 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; -0.004 ; -0.004 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -2.383 ; -2.383 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -2.494 ; -2.494 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -2.685 ; -2.685 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -2.448 ; -2.448 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -0.004 ; -0.004 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -0.052 ; -0.052 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -0.148 ; -0.148 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -2.578 ; -2.578 ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MPC[*]    ; CLOCK      ; 4.072 ; 4.072 ; Rise       ; CLOCK           ;
;  MPC[8]   ; CLOCK      ; 4.072 ; 4.072 ; Rise       ; CLOCK           ;
; MIR[*]    ; CLOCK      ; 6.064 ; 6.064 ; Fall       ; CLOCK           ;
;  MIR[0]   ; CLOCK      ; 5.878 ; 5.878 ; Fall       ; CLOCK           ;
;  MIR[1]   ; CLOCK      ; 5.894 ; 5.894 ; Fall       ; CLOCK           ;
;  MIR[2]   ; CLOCK      ; 5.732 ; 5.732 ; Fall       ; CLOCK           ;
;  MIR[3]   ; CLOCK      ; 5.763 ; 5.763 ; Fall       ; CLOCK           ;
;  MIR[4]   ; CLOCK      ; 5.891 ; 5.891 ; Fall       ; CLOCK           ;
;  MIR[5]   ; CLOCK      ; 6.012 ; 6.012 ; Fall       ; CLOCK           ;
;  MIR[6]   ; CLOCK      ; 6.064 ; 6.064 ; Fall       ; CLOCK           ;
;  MIR[7]   ; CLOCK      ; 5.918 ; 5.918 ; Fall       ; CLOCK           ;
;  MIR[8]   ; CLOCK      ; 5.803 ; 5.803 ; Fall       ; CLOCK           ;
;  MIR[9]   ; CLOCK      ; 5.821 ; 5.821 ; Fall       ; CLOCK           ;
;  MIR[10]  ; CLOCK      ; 5.708 ; 5.708 ; Fall       ; CLOCK           ;
;  MIR[11]  ; CLOCK      ; 5.796 ; 5.796 ; Fall       ; CLOCK           ;
;  MIR[12]  ; CLOCK      ; 5.840 ; 5.840 ; Fall       ; CLOCK           ;
;  MIR[13]  ; CLOCK      ; 5.697 ; 5.697 ; Fall       ; CLOCK           ;
;  MIR[14]  ; CLOCK      ; 5.707 ; 5.707 ; Fall       ; CLOCK           ;
;  MIR[15]  ; CLOCK      ; 5.729 ; 5.729 ; Fall       ; CLOCK           ;
;  MIR[16]  ; CLOCK      ; 5.600 ; 5.600 ; Fall       ; CLOCK           ;
;  MIR[17]  ; CLOCK      ; 5.832 ; 5.832 ; Fall       ; CLOCK           ;
;  MIR[18]  ; CLOCK      ; 5.753 ; 5.753 ; Fall       ; CLOCK           ;
;  MIR[19]  ; CLOCK      ; 5.857 ; 5.857 ; Fall       ; CLOCK           ;
;  MIR[20]  ; CLOCK      ; 5.796 ; 5.796 ; Fall       ; CLOCK           ;
;  MIR[21]  ; CLOCK      ; 5.723 ; 5.723 ; Fall       ; CLOCK           ;
;  MIR[22]  ; CLOCK      ; 5.813 ; 5.813 ; Fall       ; CLOCK           ;
;  MIR[23]  ; CLOCK      ; 5.851 ; 5.851 ; Fall       ; CLOCK           ;
;  MIR[24]  ; CLOCK      ; 5.727 ; 5.727 ; Fall       ; CLOCK           ;
;  MIR[25]  ; CLOCK      ; 5.687 ; 5.687 ; Fall       ; CLOCK           ;
;  MIR[26]  ; CLOCK      ; 5.824 ; 5.824 ; Fall       ; CLOCK           ;
;  MIR[27]  ; CLOCK      ; 5.873 ; 5.873 ; Fall       ; CLOCK           ;
;  MIR[28]  ; CLOCK      ; 5.884 ; 5.884 ; Fall       ; CLOCK           ;
;  MIR[29]  ; CLOCK      ; 5.646 ; 5.646 ; Fall       ; CLOCK           ;
;  MIR[30]  ; CLOCK      ; 5.755 ; 5.755 ; Fall       ; CLOCK           ;
;  MIR[31]  ; CLOCK      ; 5.619 ; 5.619 ; Fall       ; CLOCK           ;
;  MIR[32]  ; CLOCK      ; 5.595 ; 5.595 ; Fall       ; CLOCK           ;
;  MIR[33]  ; CLOCK      ; 5.783 ; 5.783 ; Fall       ; CLOCK           ;
;  MIR[34]  ; CLOCK      ; 5.614 ; 5.614 ; Fall       ; CLOCK           ;
;  MIR[35]  ; CLOCK      ; 5.606 ; 5.606 ; Fall       ; CLOCK           ;
; MPC[*]    ; CLOCK      ; 6.286 ; 6.286 ; Fall       ; CLOCK           ;
;  MPC[0]   ; CLOCK      ; 6.084 ; 6.084 ; Fall       ; CLOCK           ;
;  MPC[1]   ; CLOCK      ; 6.266 ; 6.266 ; Fall       ; CLOCK           ;
;  MPC[2]   ; CLOCK      ; 6.100 ; 6.100 ; Fall       ; CLOCK           ;
;  MPC[3]   ; CLOCK      ; 6.267 ; 6.267 ; Fall       ; CLOCK           ;
;  MPC[4]   ; CLOCK      ; 6.019 ; 6.019 ; Fall       ; CLOCK           ;
;  MPC[5]   ; CLOCK      ; 6.143 ; 6.143 ; Fall       ; CLOCK           ;
;  MPC[6]   ; CLOCK      ; 6.184 ; 6.184 ; Fall       ; CLOCK           ;
;  MPC[7]   ; CLOCK      ; 6.286 ; 6.286 ; Fall       ; CLOCK           ;
;  MPC[8]   ; CLOCK      ; 6.202 ; 6.202 ; Fall       ; CLOCK           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MPC[*]    ; CLOCK      ; 3.920 ; 3.920 ; Rise       ; CLOCK           ;
;  MPC[8]   ; CLOCK      ; 3.920 ; 3.920 ; Rise       ; CLOCK           ;
; MIR[*]    ; CLOCK      ; 5.595 ; 5.595 ; Fall       ; CLOCK           ;
;  MIR[0]   ; CLOCK      ; 5.878 ; 5.878 ; Fall       ; CLOCK           ;
;  MIR[1]   ; CLOCK      ; 5.894 ; 5.894 ; Fall       ; CLOCK           ;
;  MIR[2]   ; CLOCK      ; 5.732 ; 5.732 ; Fall       ; CLOCK           ;
;  MIR[3]   ; CLOCK      ; 5.763 ; 5.763 ; Fall       ; CLOCK           ;
;  MIR[4]   ; CLOCK      ; 5.891 ; 5.891 ; Fall       ; CLOCK           ;
;  MIR[5]   ; CLOCK      ; 6.012 ; 6.012 ; Fall       ; CLOCK           ;
;  MIR[6]   ; CLOCK      ; 6.064 ; 6.064 ; Fall       ; CLOCK           ;
;  MIR[7]   ; CLOCK      ; 5.918 ; 5.918 ; Fall       ; CLOCK           ;
;  MIR[8]   ; CLOCK      ; 5.803 ; 5.803 ; Fall       ; CLOCK           ;
;  MIR[9]   ; CLOCK      ; 5.821 ; 5.821 ; Fall       ; CLOCK           ;
;  MIR[10]  ; CLOCK      ; 5.708 ; 5.708 ; Fall       ; CLOCK           ;
;  MIR[11]  ; CLOCK      ; 5.796 ; 5.796 ; Fall       ; CLOCK           ;
;  MIR[12]  ; CLOCK      ; 5.840 ; 5.840 ; Fall       ; CLOCK           ;
;  MIR[13]  ; CLOCK      ; 5.697 ; 5.697 ; Fall       ; CLOCK           ;
;  MIR[14]  ; CLOCK      ; 5.707 ; 5.707 ; Fall       ; CLOCK           ;
;  MIR[15]  ; CLOCK      ; 5.729 ; 5.729 ; Fall       ; CLOCK           ;
;  MIR[16]  ; CLOCK      ; 5.600 ; 5.600 ; Fall       ; CLOCK           ;
;  MIR[17]  ; CLOCK      ; 5.832 ; 5.832 ; Fall       ; CLOCK           ;
;  MIR[18]  ; CLOCK      ; 5.753 ; 5.753 ; Fall       ; CLOCK           ;
;  MIR[19]  ; CLOCK      ; 5.857 ; 5.857 ; Fall       ; CLOCK           ;
;  MIR[20]  ; CLOCK      ; 5.796 ; 5.796 ; Fall       ; CLOCK           ;
;  MIR[21]  ; CLOCK      ; 5.723 ; 5.723 ; Fall       ; CLOCK           ;
;  MIR[22]  ; CLOCK      ; 5.813 ; 5.813 ; Fall       ; CLOCK           ;
;  MIR[23]  ; CLOCK      ; 5.851 ; 5.851 ; Fall       ; CLOCK           ;
;  MIR[24]  ; CLOCK      ; 5.727 ; 5.727 ; Fall       ; CLOCK           ;
;  MIR[25]  ; CLOCK      ; 5.687 ; 5.687 ; Fall       ; CLOCK           ;
;  MIR[26]  ; CLOCK      ; 5.824 ; 5.824 ; Fall       ; CLOCK           ;
;  MIR[27]  ; CLOCK      ; 5.873 ; 5.873 ; Fall       ; CLOCK           ;
;  MIR[28]  ; CLOCK      ; 5.884 ; 5.884 ; Fall       ; CLOCK           ;
;  MIR[29]  ; CLOCK      ; 5.646 ; 5.646 ; Fall       ; CLOCK           ;
;  MIR[30]  ; CLOCK      ; 5.755 ; 5.755 ; Fall       ; CLOCK           ;
;  MIR[31]  ; CLOCK      ; 5.619 ; 5.619 ; Fall       ; CLOCK           ;
;  MIR[32]  ; CLOCK      ; 5.595 ; 5.595 ; Fall       ; CLOCK           ;
;  MIR[33]  ; CLOCK      ; 5.783 ; 5.783 ; Fall       ; CLOCK           ;
;  MIR[34]  ; CLOCK      ; 5.614 ; 5.614 ; Fall       ; CLOCK           ;
;  MIR[35]  ; CLOCK      ; 5.606 ; 5.606 ; Fall       ; CLOCK           ;
; MPC[*]    ; CLOCK      ; 5.888 ; 5.888 ; Fall       ; CLOCK           ;
;  MPC[0]   ; CLOCK      ; 6.034 ; 6.034 ; Fall       ; CLOCK           ;
;  MPC[1]   ; CLOCK      ; 5.976 ; 5.976 ; Fall       ; CLOCK           ;
;  MPC[2]   ; CLOCK      ; 5.888 ; 5.888 ; Fall       ; CLOCK           ;
;  MPC[3]   ; CLOCK      ; 6.121 ; 6.121 ; Fall       ; CLOCK           ;
;  MPC[4]   ; CLOCK      ; 5.966 ; 5.966 ; Fall       ; CLOCK           ;
;  MPC[5]   ; CLOCK      ; 6.059 ; 6.059 ; Fall       ; CLOCK           ;
;  MPC[6]   ; CLOCK      ; 5.960 ; 5.960 ; Fall       ; CLOCK           ;
;  MPC[7]   ; CLOCK      ; 6.069 ; 6.069 ; Fall       ; CLOCK           ;
;  MPC[8]   ; CLOCK      ; 5.962 ; 5.962 ; Fall       ; CLOCK           ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.784 ;    ;    ; 5.784 ;
; MBR_IN[1]  ; MPC[1]      ; 6.012 ;    ;    ; 6.012 ;
; MBR_IN[2]  ; MPC[2]      ; 5.917 ;    ;    ; 5.917 ;
; MBR_IN[3]  ; MPC[3]      ; 5.862 ;    ;    ; 5.862 ;
; MBR_IN[4]  ; MPC[4]      ; 3.250 ;    ;    ; 3.250 ;
; MBR_IN[5]  ; MPC[5]      ; 3.340 ;    ;    ; 3.340 ;
; MBR_IN[6]  ; MPC[6]      ; 3.366 ;    ;    ; 3.366 ;
; MBR_IN[7]  ; MPC[7]      ; 6.021 ;    ;    ; 6.021 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.784 ;    ;    ; 5.784 ;
; MBR_IN[1]  ; MPC[1]      ; 6.012 ;    ;    ; 6.012 ;
; MBR_IN[2]  ; MPC[2]      ; 5.917 ;    ;    ; 5.917 ;
; MBR_IN[3]  ; MPC[3]      ; 5.862 ;    ;    ; 5.862 ;
; MBR_IN[4]  ; MPC[4]      ; 3.250 ;    ;    ; 3.250 ;
; MBR_IN[5]  ; MPC[5]      ; 3.340 ;    ;    ; 3.340 ;
; MBR_IN[6]  ; MPC[6]      ; 3.366 ;    ;    ; 3.366 ;
; MBR_IN[7]  ; MPC[7]      ; 6.021 ;    ;    ; 6.021 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.730   ; 1.099 ; N/A      ; N/A     ; -1.423              ;
;  CLOCK           ; -4.730   ; 1.099 ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS  ; -160.987 ; 0.0   ; 0.0      ; 0.0     ; -105.836            ;
;  CLOCK           ; -160.987 ; 0.000 ; N/A      ; N/A     ; -105.836            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 4.062 ; 4.062 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 4.449 ; 4.449 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 5.716 ; 5.716 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 5.034 ; 5.034 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 5.446 ; 5.446 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 5.716 ; 5.716 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 5.191 ; 5.191 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 1.264 ; 1.264 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 1.290 ; 1.290 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 1.413 ; 1.413 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 5.547 ; 5.547 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -2.105 ; -2.105 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -2.339 ; -2.339 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; -0.004 ; -0.004 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -2.383 ; -2.383 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -2.494 ; -2.494 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -2.685 ; -2.685 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -2.448 ; -2.448 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -0.004 ; -0.004 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -0.052 ; -0.052 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -0.148 ; -0.148 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -2.578 ; -2.578 ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MPC[*]    ; CLOCK      ; 7.533  ; 7.533  ; Rise       ; CLOCK           ;
;  MPC[8]   ; CLOCK      ; 7.533  ; 7.533  ; Rise       ; CLOCK           ;
; MIR[*]    ; CLOCK      ; 10.468 ; 10.468 ; Fall       ; CLOCK           ;
;  MIR[0]   ; CLOCK      ; 10.101 ; 10.101 ; Fall       ; CLOCK           ;
;  MIR[1]   ; CLOCK      ; 10.156 ; 10.156 ; Fall       ; CLOCK           ;
;  MIR[2]   ; CLOCK      ; 9.801  ; 9.801  ; Fall       ; CLOCK           ;
;  MIR[3]   ; CLOCK      ; 9.982  ; 9.982  ; Fall       ; CLOCK           ;
;  MIR[4]   ; CLOCK      ; 10.130 ; 10.130 ; Fall       ; CLOCK           ;
;  MIR[5]   ; CLOCK      ; 10.380 ; 10.380 ; Fall       ; CLOCK           ;
;  MIR[6]   ; CLOCK      ; 10.468 ; 10.468 ; Fall       ; CLOCK           ;
;  MIR[7]   ; CLOCK      ; 10.174 ; 10.174 ; Fall       ; CLOCK           ;
;  MIR[8]   ; CLOCK      ; 10.038 ; 10.038 ; Fall       ; CLOCK           ;
;  MIR[9]   ; CLOCK      ; 10.147 ; 10.147 ; Fall       ; CLOCK           ;
;  MIR[10]  ; CLOCK      ; 9.780  ; 9.780  ; Fall       ; CLOCK           ;
;  MIR[11]  ; CLOCK      ; 10.036 ; 10.036 ; Fall       ; CLOCK           ;
;  MIR[12]  ; CLOCK      ; 10.049 ; 10.049 ; Fall       ; CLOCK           ;
;  MIR[13]  ; CLOCK      ; 9.769  ; 9.769  ; Fall       ; CLOCK           ;
;  MIR[14]  ; CLOCK      ; 9.784  ; 9.784  ; Fall       ; CLOCK           ;
;  MIR[15]  ; CLOCK      ; 9.820  ; 9.820  ; Fall       ; CLOCK           ;
;  MIR[16]  ; CLOCK      ; 9.544  ; 9.544  ; Fall       ; CLOCK           ;
;  MIR[17]  ; CLOCK      ; 10.041 ; 10.041 ; Fall       ; CLOCK           ;
;  MIR[18]  ; CLOCK      ; 9.841  ; 9.841  ; Fall       ; CLOCK           ;
;  MIR[19]  ; CLOCK      ; 10.074 ; 10.074 ; Fall       ; CLOCK           ;
;  MIR[20]  ; CLOCK      ; 10.077 ; 10.077 ; Fall       ; CLOCK           ;
;  MIR[21]  ; CLOCK      ; 9.797  ; 9.797  ; Fall       ; CLOCK           ;
;  MIR[22]  ; CLOCK      ; 10.132 ; 10.132 ; Fall       ; CLOCK           ;
;  MIR[23]  ; CLOCK      ; 10.069 ; 10.069 ; Fall       ; CLOCK           ;
;  MIR[24]  ; CLOCK      ; 9.928  ; 9.928  ; Fall       ; CLOCK           ;
;  MIR[25]  ; CLOCK      ; 9.844  ; 9.844  ; Fall       ; CLOCK           ;
;  MIR[26]  ; CLOCK      ; 10.013 ; 10.013 ; Fall       ; CLOCK           ;
;  MIR[27]  ; CLOCK      ; 10.108 ; 10.108 ; Fall       ; CLOCK           ;
;  MIR[28]  ; CLOCK      ; 10.115 ; 10.115 ; Fall       ; CLOCK           ;
;  MIR[29]  ; CLOCK      ; 9.722  ; 9.722  ; Fall       ; CLOCK           ;
;  MIR[30]  ; CLOCK      ; 9.857  ; 9.857  ; Fall       ; CLOCK           ;
;  MIR[31]  ; CLOCK      ; 9.579  ; 9.579  ; Fall       ; CLOCK           ;
;  MIR[32]  ; CLOCK      ; 9.650  ; 9.650  ; Fall       ; CLOCK           ;
;  MIR[33]  ; CLOCK      ; 9.897  ; 9.897  ; Fall       ; CLOCK           ;
;  MIR[34]  ; CLOCK      ; 9.677  ; 9.677  ; Fall       ; CLOCK           ;
;  MIR[35]  ; CLOCK      ; 9.563  ; 9.563  ; Fall       ; CLOCK           ;
; MPC[*]    ; CLOCK      ; 11.063 ; 11.063 ; Fall       ; CLOCK           ;
;  MPC[0]   ; CLOCK      ; 10.767 ; 10.767 ; Fall       ; CLOCK           ;
;  MPC[1]   ; CLOCK      ; 11.063 ; 11.063 ; Fall       ; CLOCK           ;
;  MPC[2]   ; CLOCK      ; 10.683 ; 10.683 ; Fall       ; CLOCK           ;
;  MPC[3]   ; CLOCK      ; 11.012 ; 11.012 ; Fall       ; CLOCK           ;
;  MPC[4]   ; CLOCK      ; 10.510 ; 10.510 ; Fall       ; CLOCK           ;
;  MPC[5]   ; CLOCK      ; 10.864 ; 10.864 ; Fall       ; CLOCK           ;
;  MPC[6]   ; CLOCK      ; 10.838 ; 10.838 ; Fall       ; CLOCK           ;
;  MPC[7]   ; CLOCK      ; 11.042 ; 11.042 ; Fall       ; CLOCK           ;
;  MPC[8]   ; CLOCK      ; 10.897 ; 10.897 ; Fall       ; CLOCK           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MPC[*]    ; CLOCK      ; 3.920 ; 3.920 ; Rise       ; CLOCK           ;
;  MPC[8]   ; CLOCK      ; 3.920 ; 3.920 ; Rise       ; CLOCK           ;
; MIR[*]    ; CLOCK      ; 5.595 ; 5.595 ; Fall       ; CLOCK           ;
;  MIR[0]   ; CLOCK      ; 5.878 ; 5.878 ; Fall       ; CLOCK           ;
;  MIR[1]   ; CLOCK      ; 5.894 ; 5.894 ; Fall       ; CLOCK           ;
;  MIR[2]   ; CLOCK      ; 5.732 ; 5.732 ; Fall       ; CLOCK           ;
;  MIR[3]   ; CLOCK      ; 5.763 ; 5.763 ; Fall       ; CLOCK           ;
;  MIR[4]   ; CLOCK      ; 5.891 ; 5.891 ; Fall       ; CLOCK           ;
;  MIR[5]   ; CLOCK      ; 6.012 ; 6.012 ; Fall       ; CLOCK           ;
;  MIR[6]   ; CLOCK      ; 6.064 ; 6.064 ; Fall       ; CLOCK           ;
;  MIR[7]   ; CLOCK      ; 5.918 ; 5.918 ; Fall       ; CLOCK           ;
;  MIR[8]   ; CLOCK      ; 5.803 ; 5.803 ; Fall       ; CLOCK           ;
;  MIR[9]   ; CLOCK      ; 5.821 ; 5.821 ; Fall       ; CLOCK           ;
;  MIR[10]  ; CLOCK      ; 5.708 ; 5.708 ; Fall       ; CLOCK           ;
;  MIR[11]  ; CLOCK      ; 5.796 ; 5.796 ; Fall       ; CLOCK           ;
;  MIR[12]  ; CLOCK      ; 5.840 ; 5.840 ; Fall       ; CLOCK           ;
;  MIR[13]  ; CLOCK      ; 5.697 ; 5.697 ; Fall       ; CLOCK           ;
;  MIR[14]  ; CLOCK      ; 5.707 ; 5.707 ; Fall       ; CLOCK           ;
;  MIR[15]  ; CLOCK      ; 5.729 ; 5.729 ; Fall       ; CLOCK           ;
;  MIR[16]  ; CLOCK      ; 5.600 ; 5.600 ; Fall       ; CLOCK           ;
;  MIR[17]  ; CLOCK      ; 5.832 ; 5.832 ; Fall       ; CLOCK           ;
;  MIR[18]  ; CLOCK      ; 5.753 ; 5.753 ; Fall       ; CLOCK           ;
;  MIR[19]  ; CLOCK      ; 5.857 ; 5.857 ; Fall       ; CLOCK           ;
;  MIR[20]  ; CLOCK      ; 5.796 ; 5.796 ; Fall       ; CLOCK           ;
;  MIR[21]  ; CLOCK      ; 5.723 ; 5.723 ; Fall       ; CLOCK           ;
;  MIR[22]  ; CLOCK      ; 5.813 ; 5.813 ; Fall       ; CLOCK           ;
;  MIR[23]  ; CLOCK      ; 5.851 ; 5.851 ; Fall       ; CLOCK           ;
;  MIR[24]  ; CLOCK      ; 5.727 ; 5.727 ; Fall       ; CLOCK           ;
;  MIR[25]  ; CLOCK      ; 5.687 ; 5.687 ; Fall       ; CLOCK           ;
;  MIR[26]  ; CLOCK      ; 5.824 ; 5.824 ; Fall       ; CLOCK           ;
;  MIR[27]  ; CLOCK      ; 5.873 ; 5.873 ; Fall       ; CLOCK           ;
;  MIR[28]  ; CLOCK      ; 5.884 ; 5.884 ; Fall       ; CLOCK           ;
;  MIR[29]  ; CLOCK      ; 5.646 ; 5.646 ; Fall       ; CLOCK           ;
;  MIR[30]  ; CLOCK      ; 5.755 ; 5.755 ; Fall       ; CLOCK           ;
;  MIR[31]  ; CLOCK      ; 5.619 ; 5.619 ; Fall       ; CLOCK           ;
;  MIR[32]  ; CLOCK      ; 5.595 ; 5.595 ; Fall       ; CLOCK           ;
;  MIR[33]  ; CLOCK      ; 5.783 ; 5.783 ; Fall       ; CLOCK           ;
;  MIR[34]  ; CLOCK      ; 5.614 ; 5.614 ; Fall       ; CLOCK           ;
;  MIR[35]  ; CLOCK      ; 5.606 ; 5.606 ; Fall       ; CLOCK           ;
; MPC[*]    ; CLOCK      ; 5.888 ; 5.888 ; Fall       ; CLOCK           ;
;  MPC[0]   ; CLOCK      ; 6.034 ; 6.034 ; Fall       ; CLOCK           ;
;  MPC[1]   ; CLOCK      ; 5.976 ; 5.976 ; Fall       ; CLOCK           ;
;  MPC[2]   ; CLOCK      ; 5.888 ; 5.888 ; Fall       ; CLOCK           ;
;  MPC[3]   ; CLOCK      ; 6.121 ; 6.121 ; Fall       ; CLOCK           ;
;  MPC[4]   ; CLOCK      ; 5.966 ; 5.966 ; Fall       ; CLOCK           ;
;  MPC[5]   ; CLOCK      ; 6.059 ; 6.059 ; Fall       ; CLOCK           ;
;  MPC[6]   ; CLOCK      ; 5.960 ; 5.960 ; Fall       ; CLOCK           ;
;  MPC[7]   ; CLOCK      ; 6.069 ; 6.069 ; Fall       ; CLOCK           ;
;  MPC[8]   ; CLOCK      ; 5.962 ; 5.962 ; Fall       ; CLOCK           ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 10.497 ;    ;    ; 10.497 ;
; MBR_IN[1]  ; MPC[1]      ; 11.029 ;    ;    ; 11.029 ;
; MBR_IN[2]  ; MPC[2]      ; 10.747 ;    ;    ; 10.747 ;
; MBR_IN[3]  ; MPC[3]      ; 10.559 ;    ;    ; 10.559 ;
; MBR_IN[4]  ; MPC[4]      ; 6.313  ;    ;    ; 6.313  ;
; MBR_IN[5]  ; MPC[5]      ; 6.555  ;    ;    ; 6.555  ;
; MBR_IN[6]  ; MPC[6]      ; 6.521  ;    ;    ; 6.521  ;
; MBR_IN[7]  ; MPC[7]      ; 10.940 ;    ;    ; 10.940 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.784 ;    ;    ; 5.784 ;
; MBR_IN[1]  ; MPC[1]      ; 6.012 ;    ;    ; 6.012 ;
; MBR_IN[2]  ; MPC[2]      ; 5.917 ;    ;    ; 5.917 ;
; MBR_IN[3]  ; MPC[3]      ; 5.862 ;    ;    ; 5.862 ;
; MBR_IN[4]  ; MPC[4]      ; 3.250 ;    ;    ; 3.250 ;
; MBR_IN[5]  ; MPC[5]      ; 3.340 ;    ;    ; 3.340 ;
; MBR_IN[6]  ; MPC[6]      ; 3.366 ;    ;    ; 3.366 ;
; MBR_IN[7]  ; MPC[7]      ; 6.021 ;    ;    ; 6.021 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 0        ; 8        ; 684      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 0        ; 8        ; 684      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 45    ; 45   ;
; Unconstrained Output Port Paths ; 496   ; 496  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 02 18:18:11 2024
Info: Command: quartus_sta mic1 -c mic1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mic1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK CLOCK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.730
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.730      -160.987 CLOCK 
Info (332146): Worst-case hold slack is 1.851
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.851         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -105.836 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.165
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.165       -73.932 CLOCK 
Info (332146): Worst-case hold slack is 1.099
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.099         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -105.836 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4534 megabytes
    Info: Processing ended: Mon Dec 02 18:18:12 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


