
*** Running vivado
    with args -log Top_Level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top_Level.tcl -notrace
Command: synth_design -top Top_Level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6044
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level' [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/Top_Level.v:8]
INFO: [Synth 8-6157] synthesizing module 'ir_sensor' [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/ir_sensor.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ir_sensor' (1#1) [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/ir_sensor.v:25]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/clk_divider.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (2#1) [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/clk_divider.v:2]
INFO: [Synth 8-6157] synthesizing module 'h_counter' [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/h_counter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'h_counter' (3#1) [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/h_counter.v:2]
INFO: [Synth 8-6157] synthesizing module 'v_counter' [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/v_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'v_counter' (4#1) [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/v_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_sync' [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/VGA_sync.v:2]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_sync' (5#1) [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/VGA_sync.v:2]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/FSM.v:1]
	Parameter Idle bound to: 3'b000 
	Parameter Run bound to: 3'b001 
	Parameter MoveUp bound to: 3'b010 
	Parameter MoveDown bound to: 3'b011 
	Parameter Dead bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (6#1) [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/FSM.v:1]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen' [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/pixel_gen.v:1]
	Parameter px bound to: 1 - type: integer 
	Parameter defaultWidth bound to: 88 - type: integer 
	Parameter defaultHeight bound to: 94 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'display_lose' [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/display_start.v:2]
INFO: [Synth 8-6155] done synthesizing module 'display_lose' (7#1) [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/display_start.v:2]
INFO: [Synth 8-6157] synthesizing module 'start' [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/start.v:3]
INFO: [Synth 8-6155] done synthesizing module 'start' (8#1) [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/start.v:3]
WARNING: [Synth 8-7071] port 'v17_pin' of module 'start' is unconnected for instance 'p1' [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/pixel_gen.v:14]
WARNING: [Synth 8-7023] instance 'p1' of module 'start' has 4 connections declared, but only 3 given [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/pixel_gen.v:14]
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen' (9#1) [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/pixel_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/seven_segment.v:2]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (10#1) [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/seven_segment.v:2]
WARNING: [Synth 8-7071] port 'v17_pin' of module 'start' is unconnected for instance 'p2' [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/Top_Level.v:50]
WARNING: [Synth 8-7023] instance 'p2' of module 'start' has 4 connections declared, but only 3 given [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/Top_Level.v:50]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level' (11#1) [C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.srcs/sources_1/new/Top_Level.v:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.832 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1017.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Saira Talha/Downloads/DLD_project_team3/DLD_project_team3.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'ps2c'. [C:/Users/Saira Talha/Downloads/DLD_project_team3/DLD_project_team3.srcs/constrs_1/new/constraints.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Saira Talha/Downloads/DLD_project_team3/DLD_project_team3.srcs/constrs_1/new/constraints.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2c'. [C:/Users/Saira Talha/Downloads/DLD_project_team3/DLD_project_team3.srcs/constrs_1/new/constraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Saira Talha/Downloads/DLD_project_team3/DLD_project_team3.srcs/constrs_1/new/constraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2d'. [C:/Users/Saira Talha/Downloads/DLD_project_team3/DLD_project_team3.srcs/constrs_1/new/constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Saira Talha/Downloads/DLD_project_team3/DLD_project_team3.srcs/constrs_1/new/constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2d'. [C:/Users/Saira Talha/Downloads/DLD_project_team3/DLD_project_team3.srcs/constrs_1/new/constraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Saira Talha/Downloads/DLD_project_team3/DLD_project_team3.srcs/constrs_1/new/constraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Saira Talha/Downloads/DLD_project_team3/DLD_project_team3.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Saira Talha/Downloads/DLD_project_team3/DLD_project_team3.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1032.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1032.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.961 ; gain = 15.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.961 ; gain = 15.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.961 ; gain = 15.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1032.961 ; gain = 15.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 86    
	   2 Input   17 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 7     
	   2 Input   11 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	  31 Input   30 Bit        Muxes := 3     
	   6 Input   10 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 4     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1032.961 ; gain = 15.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1032.961 ; gain = 15.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1032.961 ; gain = 15.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1067.066 ; gain = 49.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1071.812 ; gain = 53.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1071.812 ; gain = 53.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1071.812 ; gain = 53.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1071.812 ; gain = 53.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1071.812 ; gain = 53.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1071.812 ; gain = 53.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   351|
|3     |LUT1   |    14|
|4     |LUT2   |   227|
|5     |LUT3   |    85|
|6     |LUT4   |   232|
|7     |LUT5   |   359|
|8     |LUT6   |  1053|
|9     |MUXF7  |     5|
|10    |MUXF8  |     1|
|11    |FDCE   |    63|
|12    |FDRE   |   112|
|13    |IBUF   |     4|
|14    |OBUF   |    27|
|15    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1071.812 ; gain = 53.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1071.812 ; gain = 38.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1071.812 ; gain = 53.980
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1083.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1083.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1083.715 ; gain = 65.883
INFO: [Common 17-1381] The checkpoint 'C:/Users/Saira Talha/Desktop/MotionRex/MotionRex.runs/synth_1/Top_Level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Level_utilization_synth.rpt -pb Top_Level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 15 20:37:07 2024...
