

================================================================
== Vitis HLS Report for 'ack_delay'
================================================================
* Date:           Sat Mar 18 14:38:29 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.027 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoReadCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoReadCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoReadCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoWriteCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoWriteCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoWriteCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %eventEng2ackDelay_event, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %eventEng2ackDelay_event, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %eventEng2ackDelay_event, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %eventEng2txEng_event, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %eventEng2txEng_event, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %eventEng2txEng_event, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %eventEng2txEng_event, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoWriteCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoReadCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %eventEng2ackDelay_event, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:36]   --->   Operation 22 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln41 = specmemcore void @_ssdm_op_SpecMemCore, i12 %ack_table_V, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:41]   --->   Operation 23 'specmemcore' 'specmemcore_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i181P0A, i181 %eventEng2ackDelay_event, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 24 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 181> <Depth = 64> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %tmp_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:48]   --->   Operation 25 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.16ns)   --->   "%eventEng2ackDelay_event_read = read i181 @_ssdm_op_Read.ap_fifo.volatile.i181P0A, i181 %eventEng2ackDelay_event" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'read' 'eventEng2ackDelay_event_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 181> <Depth = 64> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ev_type = trunc i181 %eventEng2ackDelay_event_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'trunc' 'ev_type' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ev_sessionID_V_1 = partselect i10 @_ssdm_op_PartSelect.i10.i181.i32.i32, i181 %eventEng2ackDelay_event_read, i32 32, i32 41" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'partselect' 'ev_sessionID_V_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.85ns)   --->   "%icmp_ln53 = icmp_eq  i32 %ev_type, i32 2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:53]   --->   Operation 29 'icmp' 'icmp_ln53' <Predicate = (tmp_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:53]   --->   Operation 30 'br' 'br_ln53' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln64 = br void %ack_delay.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:64]   --->   Operation 31 'br' 'br_ln64' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.70>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ad_pointer_V_load = load i16 %ad_pointer_V"   --->   Operation 32 'load' 'ad_pointer_V_load' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln587_19 = zext i16 %ad_pointer_V_load"   --->   Operation 33 'zext' 'zext_ln587_19' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ack_table_V_addr_1 = getelementptr i12 %ack_table_V, i64 0, i64 %zext_ln587_19"   --->   Operation 34 'getelementptr' 'ack_table_V_addr_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (1.17ns)   --->   "%ack_table_V_load = load i10 %ack_table_V_addr_1"   --->   Operation 35 'load' 'ack_table_V_load' <Predicate = (!tmp_i)> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1000> <RAM>
ST_2 : Operation 36 [1/1] (0.78ns)   --->   "%add_ln885 = add i16 %ad_pointer_V_load, i16 1"   --->   Operation 36 'add' 'add_ln885' <Predicate = (!tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.67ns)   --->   "%icmp_ln1064_81 = icmp_eq  i16 %add_ln885, i16 1000"   --->   Operation 37 'icmp' 'icmp_ln1064_81' <Predicate = (!tmp_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.24ns)   --->   "%select_ln78 = select i1 %icmp_ln1064_81, i16 0, i16 %add_ln885" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:78]   --->   Operation 38 'select' 'select_ln78' <Predicate = (!tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %select_ln78, i16 %ad_pointer_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:78]   --->   Operation 39 'store' 'store_ln78' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ack_delay.exit"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %ackDelayFifoReadCount, i1 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 41 'write' 'write_ln173' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 64> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i10 %ev_sessionID_V_1"   --->   Operation 42 'zext' 'zext_ln587' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ack_table_V_addr = getelementptr i12 %ack_table_V, i64 0, i64 %zext_ln587"   --->   Operation 43 'getelementptr' 'ack_table_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.17ns)   --->   "%ack_table_V_load_1 = load i10 %ack_table_V_addr"   --->   Operation 44 'load' 'ack_table_V_load_1' <Predicate = (tmp_i & icmp_ln53)> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 1.80>
ST_3 : Operation 45 [1/2] (1.17ns)   --->   "%ack_table_V_load = load i10 %ack_table_V_addr_1"   --->   Operation 45 'load' 'ack_table_V_load' <Predicate = (!tmp_i)> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1000> <RAM>
ST_3 : Operation 46 [1/1] (0.62ns)   --->   "%icmp_ln1080 = icmp_eq  i12 %ack_table_V_load, i12 0"   --->   Operation 46 'icmp' 'icmp_ln1080' <Predicate = (!tmp_i)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln1080, void, void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:67]   --->   Operation 47 'br' 'br_ln67' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (1.17ns)   --->   "%ack_table_V_load_1 = load i10 %ack_table_V_addr"   --->   Operation 48 'load' 'ack_table_V_load_1' <Predicate = (tmp_i & icmp_ln53)> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1000> <RAM>
ST_3 : Operation 49 [1/1] (0.62ns)   --->   "%icmp_ln1064 = icmp_eq  i12 %ack_table_V_load_1, i12 0"   --->   Operation 49 'icmp' 'icmp_ln1064' <Predicate = (tmp_i & icmp_ln53)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln1064, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:53]   --->   Operation 50 'br' 'br_ln53' <Predicate = (tmp_i & icmp_ln53)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.92>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_i_344 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i181P0A, i181 %eventEng2txEng_event, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:139]   --->   Operation 51 'nbwritereq' 'tmp_i_344' <Predicate = (!tmp_i & !icmp_ln1080)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 181> <Depth = 64> <FIFO>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %tmp_i_344, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:67]   --->   Operation 52 'br' 'br_ln67' <Predicate = (!tmp_i & !icmp_ln1080)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.62ns)   --->   "%icmp_ln1064_80 = icmp_eq  i12 %ack_table_V_load, i12 1"   --->   Operation 53 'icmp' 'icmp_ln1064_80' <Predicate = (!tmp_i & !icmp_ln1080 & tmp_i_344)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln1064_80, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:69]   --->   Operation 54 'br' 'br_ln69' <Predicate = (!tmp_i & !icmp_ln1080 & tmp_i_344)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %ad_pointer_V_load, i32 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = (!tmp_i & !icmp_ln1080 & tmp_i_344 & icmp_ln1064_80)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln173 = or i48 %shl_ln, i48 2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 56 'or' 'or_ln173' <Predicate = (!tmp_i & !icmp_ln1080 & tmp_i_344 & icmp_ln1064_80)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i48 %or_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 57 'zext' 'zext_ln173' <Predicate = (!tmp_i & !icmp_ln1080 & tmp_i_344 & icmp_ln1064_80)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i181P0A, i181 %eventEng2txEng_event, i181 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 58 'write' 'write_ln173' <Predicate = (!tmp_i & !icmp_ln1080 & tmp_i_344 & icmp_ln1064_80)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 181> <Depth = 64> <FIFO>
ST_4 : Operation 59 [1/1] (0.74ns)   --->   "%add_ln886 = add i12 %ack_table_V_load, i12 4095"   --->   Operation 59 'add' 'add_ln886' <Predicate = (!tmp_i & !icmp_ln1080 & tmp_i_344)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.17ns)   --->   "%store_ln886 = store i12 %add_ln886, i10 %ack_table_V_addr_1"   --->   Operation 60 'store' 'store_ln886' <Predicate = (!tmp_i & !icmp_ln1080 & tmp_i_344)> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1000> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln76 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:76]   --->   Operation 61 'br' 'br_ln76' <Predicate = (!tmp_i & !icmp_ln1080 & tmp_i_344)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.17ns)   --->   "%store_ln60 = store i12 0, i10 %ack_table_V_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:60]   --->   Operation 62 'store' 'store_ln60' <Predicate = (tmp_i & !icmp_ln1064) | (tmp_i & !icmp_ln53)> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1000> <RAM>
ST_4 : Operation 63 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i181P0A, i181 %eventEng2txEng_event, i181 %eventEng2ackDelay_event_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 63 'write' 'write_ln173' <Predicate = (tmp_i & !icmp_ln1064) | (tmp_i & !icmp_ln53)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 181> <Depth = 64> <FIFO>
ST_4 : Operation 64 [1/1] (1.17ns)   --->   "%store_ln55 = store i12 11, i10 %ack_table_V_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:55]   --->   Operation 64 'store' 'store_ln55' <Predicate = (tmp_i & icmp_ln53 & icmp_ln1064)> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1000> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln56 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:56]   --->   Operation 65 'br' 'br_ln56' <Predicate = (tmp_i & icmp_ln53 & icmp_ln1064)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.16>
ST_5 : Operation 66 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %ackDelayFifoWriteCount, i1 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 66 'write' 'write_ln173' <Predicate = (!tmp_i & !icmp_ln1080 & tmp_i_344 & icmp_ln1064_80)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 64> <FIFO>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln73 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:73]   --->   Operation 67 'br' 'br_ln73' <Predicate = (!tmp_i & !icmp_ln1080 & tmp_i_344 & icmp_ln1064_80)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %ackDelayFifoWriteCount, i1 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 68 'write' 'write_ln173' <Predicate = (tmp_i & !icmp_ln1064) | (tmp_i & !icmp_ln53)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 64> <FIFO>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = (tmp_i & !icmp_ln1064) | (tmp_i & !icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 2.03ns
The critical path consists of the following:
	fifo read operation ('eventEng2ackDelay_event_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'eventEng2ackDelay_event' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [58]  (1.17 ns)
	'icmp' operation ('icmp_ln53', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:53) [62]  (0.859 ns)

 <State 2>: 1.7ns
The critical path consists of the following:
	'load' operation ('ad_pointer_V_load') on static variable 'ad_pointer_V' [28]  (0 ns)
	'add' operation ('add_ln885') [52]  (0.785 ns)
	'icmp' operation ('icmp_ln1064_81') [53]  (0.676 ns)
	'select' operation ('select_ln78', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/ack_delay/ack_delay.cpp:78) [54]  (0.243 ns)

 <State 3>: 1.81ns
The critical path consists of the following:
	'load' operation ('ack_table_V_load_1') on array 'ack_table_V' [67]  (1.18 ns)
	'icmp' operation ('icmp_ln1064') [68]  (0.629 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln886') [48]  (0.745 ns)
	'store' operation ('store_ln886') of variable 'add_ln886' on array 'ack_table_V' [49]  (1.18 ns)

 <State 5>: 1.17ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'ackDelayFifoWriteCount' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [73]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
