// Seed: 4028782964
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_17 = 1'b0;
  wire  id_18;
  id_19(
      .id_0(id_6)
  );
  wire id_20;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_13 = id_17;
  always @(!id_5 or 1'b0 or $realtime or 1'b0 or posedge 1 or posedge $realtime) id_1 <= $realtime;
  module_0 modCall_1 (
      id_7,
      id_17,
      id_6,
      id_3,
      id_2,
      id_14,
      id_3,
      id_7,
      id_17,
      id_5,
      id_5,
      id_4,
      id_17,
      id_13,
      id_7,
      id_8
  );
  assign modCall_1.id_17 = 0;
endmodule
