// Seed: 2376230788
module module_0 ();
  wire  id_2;
  wire  id_3;
  tri0  id_4;
  uwire id_5;
  if (1'h0) begin
    wire id_6;
  end
  uwire id_7 = 1 + id_5 - id_1;
  wire  id_8;
  always_comb @(posedge id_2 or posedge id_2)
    if (1'b0) id_4 = 1'd0;
    else @(posedge 1 or posedge 1);
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  xor (id_1, id_2, id_4, id_5);
  module_0();
endmodule
