
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chmod_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014e8 <.init>:
  4014e8:	stp	x29, x30, [sp, #-16]!
  4014ec:	mov	x29, sp
  4014f0:	bl	401930 <__fxstatat@plt+0x60>
  4014f4:	ldp	x29, x30, [sp], #16
  4014f8:	ret

Disassembly of section .plt:

0000000000401500 <mbrtowc@plt-0x20>:
  401500:	stp	x16, x30, [sp, #-16]!
  401504:	adrp	x16, 41c000 <__fxstatat@plt+0x1a730>
  401508:	ldr	x17, [x16, #4088]
  40150c:	add	x16, x16, #0xff8
  401510:	br	x17
  401514:	nop
  401518:	nop
  40151c:	nop

0000000000401520 <mbrtowc@plt>:
  401520:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401524:	ldr	x17, [x16]
  401528:	add	x16, x16, #0x0
  40152c:	br	x17

0000000000401530 <memcpy@plt>:
  401530:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401534:	ldr	x17, [x16, #8]
  401538:	add	x16, x16, #0x8
  40153c:	br	x17

0000000000401540 <memmove@plt>:
  401540:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401544:	ldr	x17, [x16, #16]
  401548:	add	x16, x16, #0x10
  40154c:	br	x17

0000000000401550 <_exit@plt>:
  401550:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401554:	ldr	x17, [x16, #24]
  401558:	add	x16, x16, #0x18
  40155c:	br	x17

0000000000401560 <strlen@plt>:
  401560:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401564:	ldr	x17, [x16, #32]
  401568:	add	x16, x16, #0x20
  40156c:	br	x17

0000000000401570 <exit@plt>:
  401570:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401574:	ldr	x17, [x16, #40]
  401578:	add	x16, x16, #0x28
  40157c:	br	x17

0000000000401580 <error@plt>:
  401580:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401584:	ldr	x17, [x16, #48]
  401588:	add	x16, x16, #0x30
  40158c:	br	x17

0000000000401590 <fchdir@plt>:
  401590:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401594:	ldr	x17, [x16, #56]
  401598:	add	x16, x16, #0x38
  40159c:	br	x17

00000000004015a0 <__cxa_atexit@plt>:
  4015a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4015a4:	ldr	x17, [x16, #64]
  4015a8:	add	x16, x16, #0x40
  4015ac:	br	x17

00000000004015b0 <qsort@plt>:
  4015b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4015b4:	ldr	x17, [x16, #72]
  4015b8:	add	x16, x16, #0x48
  4015bc:	br	x17

00000000004015c0 <lseek@plt>:
  4015c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4015c4:	ldr	x17, [x16, #80]
  4015c8:	add	x16, x16, #0x50
  4015cc:	br	x17

00000000004015d0 <__fpending@plt>:
  4015d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4015d4:	ldr	x17, [x16, #88]
  4015d8:	add	x16, x16, #0x58
  4015dc:	br	x17

00000000004015e0 <fileno@plt>:
  4015e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4015e4:	ldr	x17, [x16, #96]
  4015e8:	add	x16, x16, #0x60
  4015ec:	br	x17

00000000004015f0 <fclose@plt>:
  4015f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4015f4:	ldr	x17, [x16, #104]
  4015f8:	add	x16, x16, #0x68
  4015fc:	br	x17

0000000000401600 <nl_langinfo@plt>:
  401600:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401604:	ldr	x17, [x16, #112]
  401608:	add	x16, x16, #0x70
  40160c:	br	x17

0000000000401610 <malloc@plt>:
  401610:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401614:	ldr	x17, [x16, #120]
  401618:	add	x16, x16, #0x78
  40161c:	br	x17

0000000000401620 <open@plt>:
  401620:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401624:	ldr	x17, [x16, #128]
  401628:	add	x16, x16, #0x80
  40162c:	br	x17

0000000000401630 <strncmp@plt>:
  401630:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401634:	ldr	x17, [x16, #136]
  401638:	add	x16, x16, #0x88
  40163c:	br	x17

0000000000401640 <bindtextdomain@plt>:
  401640:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401644:	ldr	x17, [x16, #144]
  401648:	add	x16, x16, #0x90
  40164c:	br	x17

0000000000401650 <__libc_start_main@plt>:
  401650:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401654:	ldr	x17, [x16, #152]
  401658:	add	x16, x16, #0x98
  40165c:	br	x17

0000000000401660 <__printf_chk@plt>:
  401660:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401664:	ldr	x17, [x16, #160]
  401668:	add	x16, x16, #0xa0
  40166c:	br	x17

0000000000401670 <fstatfs@plt>:
  401670:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401674:	ldr	x17, [x16, #168]
  401678:	add	x16, x16, #0xa8
  40167c:	br	x17

0000000000401680 <memset@plt>:
  401680:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401684:	ldr	x17, [x16, #176]
  401688:	add	x16, x16, #0xb0
  40168c:	br	x17

0000000000401690 <calloc@plt>:
  401690:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401694:	ldr	x17, [x16, #184]
  401698:	add	x16, x16, #0xb8
  40169c:	br	x17

00000000004016a0 <readdir@plt>:
  4016a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4016a4:	ldr	x17, [x16, #192]
  4016a8:	add	x16, x16, #0xc0
  4016ac:	br	x17

00000000004016b0 <realloc@plt>:
  4016b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4016b4:	ldr	x17, [x16, #200]
  4016b8:	add	x16, x16, #0xc8
  4016bc:	br	x17

00000000004016c0 <closedir@plt>:
  4016c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4016c4:	ldr	x17, [x16, #208]
  4016c8:	add	x16, x16, #0xd0
  4016cc:	br	x17

00000000004016d0 <close@plt>:
  4016d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4016d4:	ldr	x17, [x16, #216]
  4016d8:	add	x16, x16, #0xd8
  4016dc:	br	x17

00000000004016e0 <strrchr@plt>:
  4016e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4016e4:	ldr	x17, [x16, #224]
  4016e8:	add	x16, x16, #0xe0
  4016ec:	br	x17

00000000004016f0 <__gmon_start__@plt>:
  4016f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4016f4:	ldr	x17, [x16, #232]
  4016f8:	add	x16, x16, #0xe8
  4016fc:	br	x17

0000000000401700 <fdopendir@plt>:
  401700:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401704:	ldr	x17, [x16, #240]
  401708:	add	x16, x16, #0xf0
  40170c:	br	x17

0000000000401710 <abort@plt>:
  401710:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401714:	ldr	x17, [x16, #248]
  401718:	add	x16, x16, #0xf8
  40171c:	br	x17

0000000000401720 <mbsinit@plt>:
  401720:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401724:	ldr	x17, [x16, #256]
  401728:	add	x16, x16, #0x100
  40172c:	br	x17

0000000000401730 <memcmp@plt>:
  401730:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401734:	ldr	x17, [x16, #264]
  401738:	add	x16, x16, #0x108
  40173c:	br	x17

0000000000401740 <textdomain@plt>:
  401740:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401744:	ldr	x17, [x16, #272]
  401748:	add	x16, x16, #0x110
  40174c:	br	x17

0000000000401750 <getopt_long@plt>:
  401750:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401754:	ldr	x17, [x16, #280]
  401758:	add	x16, x16, #0x118
  40175c:	br	x17

0000000000401760 <__fprintf_chk@plt>:
  401760:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401764:	ldr	x17, [x16, #288]
  401768:	add	x16, x16, #0x120
  40176c:	br	x17

0000000000401770 <strcmp@plt>:
  401770:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401774:	ldr	x17, [x16, #296]
  401778:	add	x16, x16, #0x128
  40177c:	br	x17

0000000000401780 <__ctype_b_loc@plt>:
  401780:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401784:	ldr	x17, [x16, #304]
  401788:	add	x16, x16, #0x130
  40178c:	br	x17

0000000000401790 <fseeko@plt>:
  401790:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401794:	ldr	x17, [x16, #312]
  401798:	add	x16, x16, #0x138
  40179c:	br	x17

00000000004017a0 <free@plt>:
  4017a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4017a4:	ldr	x17, [x16, #320]
  4017a8:	add	x16, x16, #0x140
  4017ac:	br	x17

00000000004017b0 <__ctype_get_mb_cur_max@plt>:
  4017b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4017b4:	ldr	x17, [x16, #328]
  4017b8:	add	x16, x16, #0x148
  4017bc:	br	x17

00000000004017c0 <fwrite@plt>:
  4017c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4017c4:	ldr	x17, [x16, #336]
  4017c8:	add	x16, x16, #0x150
  4017cc:	br	x17

00000000004017d0 <fcntl@plt>:
  4017d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4017d4:	ldr	x17, [x16, #344]
  4017d8:	add	x16, x16, #0x158
  4017dc:	br	x17

00000000004017e0 <fflush@plt>:
  4017e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4017e4:	ldr	x17, [x16, #352]
  4017e8:	add	x16, x16, #0x160
  4017ec:	br	x17

00000000004017f0 <dirfd@plt>:
  4017f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4017f4:	ldr	x17, [x16, #360]
  4017f8:	add	x16, x16, #0x168
  4017fc:	br	x17

0000000000401800 <__lxstat@plt>:
  401800:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401804:	ldr	x17, [x16, #368]
  401808:	add	x16, x16, #0x170
  40180c:	br	x17

0000000000401810 <__fxstat@plt>:
  401810:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401814:	ldr	x17, [x16, #376]
  401818:	add	x16, x16, #0x178
  40181c:	br	x17

0000000000401820 <dcgettext@plt>:
  401820:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401824:	ldr	x17, [x16, #384]
  401828:	add	x16, x16, #0x180
  40182c:	br	x17

0000000000401830 <fputs_unlocked@plt>:
  401830:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401834:	ldr	x17, [x16, #392]
  401838:	add	x16, x16, #0x188
  40183c:	br	x17

0000000000401840 <__freading@plt>:
  401840:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401844:	ldr	x17, [x16, #400]
  401848:	add	x16, x16, #0x190
  40184c:	br	x17

0000000000401850 <iswprint@plt>:
  401850:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401854:	ldr	x17, [x16, #408]
  401858:	add	x16, x16, #0x198
  40185c:	br	x17

0000000000401860 <umask@plt>:
  401860:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401864:	ldr	x17, [x16, #416]
  401868:	add	x16, x16, #0x1a0
  40186c:	br	x17

0000000000401870 <openat@plt>:
  401870:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401874:	ldr	x17, [x16, #424]
  401878:	add	x16, x16, #0x1a8
  40187c:	br	x17

0000000000401880 <__assert_fail@plt>:
  401880:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401884:	ldr	x17, [x16, #432]
  401888:	add	x16, x16, #0x1b0
  40188c:	br	x17

0000000000401890 <__errno_location@plt>:
  401890:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  401894:	ldr	x17, [x16, #440]
  401898:	add	x16, x16, #0x1b8
  40189c:	br	x17

00000000004018a0 <__xstat@plt>:
  4018a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4018a4:	ldr	x17, [x16, #448]
  4018a8:	add	x16, x16, #0x1c0
  4018ac:	br	x17

00000000004018b0 <fchmodat@plt>:
  4018b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4018b4:	ldr	x17, [x16, #456]
  4018b8:	add	x16, x16, #0x1c8
  4018bc:	br	x17

00000000004018c0 <setlocale@plt>:
  4018c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4018c4:	ldr	x17, [x16, #464]
  4018c8:	add	x16, x16, #0x1d0
  4018cc:	br	x17

00000000004018d0 <__fxstatat@plt>:
  4018d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b730>
  4018d4:	ldr	x17, [x16, #472]
  4018d8:	add	x16, x16, #0x1d8
  4018dc:	br	x17

Disassembly of section .text:

00000000004018e0 <.text>:
  4018e0:	mov	x29, #0x0                   	// #0
  4018e4:	mov	x30, #0x0                   	// #0
  4018e8:	mov	x5, x0
  4018ec:	ldr	x1, [sp]
  4018f0:	add	x2, sp, #0x8
  4018f4:	mov	x6, sp
  4018f8:	movz	x0, #0x0, lsl #48
  4018fc:	movk	x0, #0x0, lsl #32
  401900:	movk	x0, #0x40, lsl #16
  401904:	movk	x0, #0x1e08
  401908:	movz	x3, #0x0, lsl #48
  40190c:	movk	x3, #0x0, lsl #32
  401910:	movk	x3, #0x40, lsl #16
  401914:	movk	x3, #0x9068
  401918:	movz	x4, #0x0, lsl #48
  40191c:	movk	x4, #0x0, lsl #32
  401920:	movk	x4, #0x40, lsl #16
  401924:	movk	x4, #0x90e8
  401928:	bl	401650 <__libc_start_main@plt>
  40192c:	bl	401710 <abort@plt>
  401930:	adrp	x0, 41c000 <__fxstatat@plt+0x1a730>
  401934:	ldr	x0, [x0, #4064]
  401938:	cbz	x0, 401940 <__fxstatat@plt+0x70>
  40193c:	b	4016f0 <__gmon_start__@plt>
  401940:	ret
  401944:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401948:	add	x0, x0, #0x260
  40194c:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  401950:	add	x1, x1, #0x260
  401954:	cmp	x0, x1
  401958:	b.eq	40198c <__fxstatat@plt+0xbc>  // b.none
  40195c:	stp	x29, x30, [sp, #-32]!
  401960:	mov	x29, sp
  401964:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  401968:	ldr	x0, [x0, #280]
  40196c:	str	x0, [sp, #24]
  401970:	mov	x1, x0
  401974:	cbz	x1, 401984 <__fxstatat@plt+0xb4>
  401978:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  40197c:	add	x0, x0, #0x260
  401980:	blr	x1
  401984:	ldp	x29, x30, [sp], #32
  401988:	ret
  40198c:	ret
  401990:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401994:	add	x0, x0, #0x260
  401998:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  40199c:	add	x1, x1, #0x260
  4019a0:	sub	x0, x0, x1
  4019a4:	lsr	x1, x0, #63
  4019a8:	add	x0, x1, x0, asr #3
  4019ac:	cmp	xzr, x0, asr #1
  4019b0:	b.eq	4019e8 <__fxstatat@plt+0x118>  // b.none
  4019b4:	stp	x29, x30, [sp, #-32]!
  4019b8:	mov	x29, sp
  4019bc:	asr	x1, x0, #1
  4019c0:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  4019c4:	ldr	x0, [x0, #288]
  4019c8:	str	x0, [sp, #24]
  4019cc:	mov	x2, x0
  4019d0:	cbz	x2, 4019e0 <__fxstatat@plt+0x110>
  4019d4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4019d8:	add	x0, x0, #0x260
  4019dc:	blr	x2
  4019e0:	ldp	x29, x30, [sp], #32
  4019e4:	ret
  4019e8:	ret
  4019ec:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4019f0:	ldrb	w0, [x0, #656]
  4019f4:	cbnz	w0, 401a18 <__fxstatat@plt+0x148>
  4019f8:	stp	x29, x30, [sp, #-16]!
  4019fc:	mov	x29, sp
  401a00:	bl	401944 <__fxstatat@plt+0x74>
  401a04:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401a08:	mov	w1, #0x1                   	// #1
  401a0c:	strb	w1, [x0, #656]
  401a10:	ldp	x29, x30, [sp], #16
  401a14:	ret
  401a18:	ret
  401a1c:	stp	x29, x30, [sp, #-16]!
  401a20:	mov	x29, sp
  401a24:	bl	401990 <__fxstatat@plt+0xc0>
  401a28:	ldp	x29, x30, [sp], #16
  401a2c:	ret
  401a30:	stp	x29, x30, [sp, #-160]!
  401a34:	mov	x29, sp
  401a38:	stp	x19, x20, [sp, #16]
  401a3c:	str	x21, [sp, #32]
  401a40:	mov	w19, w0
  401a44:	cbz	w0, 401a84 <__fxstatat@plt+0x1b4>
  401a48:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401a4c:	ldr	x20, [x0, #616]
  401a50:	mov	w2, #0x5                   	// #5
  401a54:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401a58:	add	x1, x1, #0x1d0
  401a5c:	mov	x0, #0x0                   	// #0
  401a60:	bl	401820 <dcgettext@plt>
  401a64:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  401a68:	ldr	x3, [x1, #728]
  401a6c:	mov	x2, x0
  401a70:	mov	w1, #0x1                   	// #1
  401a74:	mov	x0, x20
  401a78:	bl	401760 <__fprintf_chk@plt>
  401a7c:	mov	w0, w19
  401a80:	bl	401570 <exit@plt>
  401a84:	mov	w2, #0x5                   	// #5
  401a88:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401a8c:	add	x1, x1, #0x1f8
  401a90:	mov	x0, #0x0                   	// #0
  401a94:	bl	401820 <dcgettext@plt>
  401a98:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  401a9c:	ldr	x2, [x1, #728]
  401aa0:	mov	x4, x2
  401aa4:	mov	x3, x2
  401aa8:	mov	x1, x0
  401aac:	mov	w0, #0x1                   	// #1
  401ab0:	bl	401660 <__printf_chk@plt>
  401ab4:	mov	w2, #0x5                   	// #5
  401ab8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401abc:	add	x1, x1, #0x280
  401ac0:	mov	x0, #0x0                   	// #0
  401ac4:	bl	401820 <dcgettext@plt>
  401ac8:	adrp	x20, 41d000 <__fxstatat@plt+0x1b730>
  401acc:	ldr	x1, [x20, #640]
  401ad0:	bl	401830 <fputs_unlocked@plt>
  401ad4:	mov	w2, #0x5                   	// #5
  401ad8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401adc:	add	x1, x1, #0x2f0
  401ae0:	mov	x0, #0x0                   	// #0
  401ae4:	bl	401820 <dcgettext@plt>
  401ae8:	ldr	x1, [x20, #640]
  401aec:	bl	401830 <fputs_unlocked@plt>
  401af0:	mov	w2, #0x5                   	// #5
  401af4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401af8:	add	x1, x1, #0x3c0
  401afc:	mov	x0, #0x0                   	// #0
  401b00:	bl	401820 <dcgettext@plt>
  401b04:	ldr	x1, [x20, #640]
  401b08:	bl	401830 <fputs_unlocked@plt>
  401b0c:	mov	w2, #0x5                   	// #5
  401b10:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401b14:	add	x1, x1, #0x440
  401b18:	mov	x0, #0x0                   	// #0
  401b1c:	bl	401820 <dcgettext@plt>
  401b20:	ldr	x1, [x20, #640]
  401b24:	bl	401830 <fputs_unlocked@plt>
  401b28:	mov	w2, #0x5                   	// #5
  401b2c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401b30:	add	x1, x1, #0x488
  401b34:	mov	x0, #0x0                   	// #0
  401b38:	bl	401820 <dcgettext@plt>
  401b3c:	ldr	x1, [x20, #640]
  401b40:	bl	401830 <fputs_unlocked@plt>
  401b44:	mov	w2, #0x5                   	// #5
  401b48:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401b4c:	add	x1, x1, #0x4d0
  401b50:	mov	x0, #0x0                   	// #0
  401b54:	bl	401820 <dcgettext@plt>
  401b58:	ldr	x1, [x20, #640]
  401b5c:	bl	401830 <fputs_unlocked@plt>
  401b60:	mov	w2, #0x5                   	// #5
  401b64:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401b68:	add	x1, x1, #0x500
  401b6c:	mov	x0, #0x0                   	// #0
  401b70:	bl	401820 <dcgettext@plt>
  401b74:	ldr	x1, [x20, #640]
  401b78:	bl	401830 <fputs_unlocked@plt>
  401b7c:	mov	w2, #0x5                   	// #5
  401b80:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401b84:	add	x1, x1, #0x538
  401b88:	mov	x0, #0x0                   	// #0
  401b8c:	bl	401820 <dcgettext@plt>
  401b90:	ldr	x1, [x20, #640]
  401b94:	bl	401830 <fputs_unlocked@plt>
  401b98:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401b9c:	add	x2, x2, #0xb48
  401ba0:	ldr	x1, [x2]
  401ba4:	ldr	x0, [x2, #8]
  401ba8:	str	x1, [sp, #48]
  401bac:	str	x0, [sp, #56]
  401bb0:	ldp	x4, x5, [x2, #16]
  401bb4:	stp	x4, x5, [sp, #64]
  401bb8:	ldp	x4, x5, [x2, #32]
  401bbc:	stp	x4, x5, [sp, #80]
  401bc0:	ldp	x4, x5, [x2, #48]
  401bc4:	stp	x4, x5, [sp, #96]
  401bc8:	ldp	x4, x5, [x2, #64]
  401bcc:	stp	x4, x5, [sp, #112]
  401bd0:	ldp	x4, x5, [x2, #80]
  401bd4:	stp	x4, x5, [sp, #128]
  401bd8:	ldp	x2, x3, [x2, #96]
  401bdc:	stp	x2, x3, [sp, #144]
  401be0:	add	x20, sp, #0x30
  401be4:	cbz	x1, 401c08 <__fxstatat@plt+0x338>
  401be8:	add	x20, sp, #0x30
  401bec:	adrp	x21, 409000 <__fxstatat@plt+0x7730>
  401bf0:	add	x21, x21, #0x1b8
  401bf4:	mov	x0, x21
  401bf8:	bl	401770 <strcmp@plt>
  401bfc:	cbz	w0, 401c08 <__fxstatat@plt+0x338>
  401c00:	ldr	x1, [x20, #16]!
  401c04:	cbnz	x1, 401bf4 <__fxstatat@plt+0x324>
  401c08:	ldr	x20, [x20, #8]
  401c0c:	cbz	x20, 401d5c <__fxstatat@plt+0x48c>
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401c18:	add	x1, x1, #0x588
  401c1c:	mov	x0, #0x0                   	// #0
  401c20:	bl	401820 <dcgettext@plt>
  401c24:	adrp	x3, 409000 <__fxstatat@plt+0x7730>
  401c28:	add	x3, x3, #0x5a0
  401c2c:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401c30:	add	x2, x2, #0x5c8
  401c34:	mov	x1, x0
  401c38:	mov	w0, #0x1                   	// #1
  401c3c:	bl	401660 <__printf_chk@plt>
  401c40:	mov	x1, #0x0                   	// #0
  401c44:	mov	w0, #0x5                   	// #5
  401c48:	bl	4018c0 <setlocale@plt>
  401c4c:	cbz	x0, 401c64 <__fxstatat@plt+0x394>
  401c50:	mov	x2, #0x3                   	// #3
  401c54:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401c58:	add	x1, x1, #0x5d8
  401c5c:	bl	401630 <strncmp@plt>
  401c60:	cbnz	w0, 401ce0 <__fxstatat@plt+0x410>
  401c64:	mov	w2, #0x5                   	// #5
  401c68:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401c6c:	add	x1, x1, #0x628
  401c70:	mov	x0, #0x0                   	// #0
  401c74:	bl	401820 <dcgettext@plt>
  401c78:	adrp	x21, 409000 <__fxstatat@plt+0x7730>
  401c7c:	add	x21, x21, #0x1b8
  401c80:	mov	x3, x21
  401c84:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401c88:	add	x2, x2, #0x5a0
  401c8c:	mov	x1, x0
  401c90:	mov	w0, #0x1                   	// #1
  401c94:	bl	401660 <__printf_chk@plt>
  401c98:	mov	w2, #0x5                   	// #5
  401c9c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401ca0:	add	x1, x1, #0x648
  401ca4:	mov	x0, #0x0                   	// #0
  401ca8:	bl	401820 <dcgettext@plt>
  401cac:	mov	x1, x0
  401cb0:	adrp	x3, 409000 <__fxstatat@plt+0x7730>
  401cb4:	add	x0, x3, #0x2e8
  401cb8:	adrp	x3, 409000 <__fxstatat@plt+0x7730>
  401cbc:	add	x3, x3, #0x1c0
  401cc0:	cmp	x20, x21
  401cc4:	csel	x3, x3, x0, eq  // eq = none
  401cc8:	mov	x2, x20
  401ccc:	mov	w0, #0x1                   	// #1
  401cd0:	bl	401660 <__printf_chk@plt>
  401cd4:	b	401a7c <__fxstatat@plt+0x1ac>
  401cd8:	adrp	x20, 409000 <__fxstatat@plt+0x7730>
  401cdc:	add	x20, x20, #0x1b8
  401ce0:	mov	w2, #0x5                   	// #5
  401ce4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401ce8:	add	x1, x1, #0x5e0
  401cec:	mov	x0, #0x0                   	// #0
  401cf0:	bl	401820 <dcgettext@plt>
  401cf4:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  401cf8:	ldr	x1, [x1, #640]
  401cfc:	bl	401830 <fputs_unlocked@plt>
  401d00:	b	401c64 <__fxstatat@plt+0x394>
  401d04:	mov	w2, #0x5                   	// #5
  401d08:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401d0c:	add	x1, x1, #0x628
  401d10:	mov	x0, #0x0                   	// #0
  401d14:	bl	401820 <dcgettext@plt>
  401d18:	adrp	x20, 409000 <__fxstatat@plt+0x7730>
  401d1c:	add	x20, x20, #0x1b8
  401d20:	mov	x3, x20
  401d24:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401d28:	add	x2, x2, #0x5a0
  401d2c:	mov	x1, x0
  401d30:	mov	w0, #0x1                   	// #1
  401d34:	bl	401660 <__printf_chk@plt>
  401d38:	mov	w2, #0x5                   	// #5
  401d3c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401d40:	add	x1, x1, #0x648
  401d44:	mov	x0, #0x0                   	// #0
  401d48:	bl	401820 <dcgettext@plt>
  401d4c:	mov	x1, x0
  401d50:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401d54:	add	x3, x2, #0x1c0
  401d58:	b	401cc8 <__fxstatat@plt+0x3f8>
  401d5c:	mov	w2, #0x5                   	// #5
  401d60:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401d64:	add	x1, x1, #0x588
  401d68:	mov	x0, #0x0                   	// #0
  401d6c:	bl	401820 <dcgettext@plt>
  401d70:	adrp	x3, 409000 <__fxstatat@plt+0x7730>
  401d74:	add	x3, x3, #0x5a0
  401d78:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401d7c:	add	x2, x2, #0x5c8
  401d80:	mov	x1, x0
  401d84:	mov	w0, #0x1                   	// #1
  401d88:	bl	401660 <__printf_chk@plt>
  401d8c:	mov	x1, #0x0                   	// #0
  401d90:	mov	w0, #0x5                   	// #5
  401d94:	bl	4018c0 <setlocale@plt>
  401d98:	cbz	x0, 401d04 <__fxstatat@plt+0x434>
  401d9c:	mov	x2, #0x3                   	// #3
  401da0:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401da4:	add	x1, x1, #0x5d8
  401da8:	bl	401630 <strncmp@plt>
  401dac:	cbnz	w0, 401cd8 <__fxstatat@plt+0x408>
  401db0:	mov	w2, #0x5                   	// #5
  401db4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401db8:	add	x1, x1, #0x628
  401dbc:	mov	x0, #0x0                   	// #0
  401dc0:	bl	401820 <dcgettext@plt>
  401dc4:	adrp	x20, 409000 <__fxstatat@plt+0x7730>
  401dc8:	add	x20, x20, #0x1b8
  401dcc:	mov	x3, x20
  401dd0:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401dd4:	add	x2, x2, #0x5a0
  401dd8:	mov	x1, x0
  401ddc:	mov	w0, #0x1                   	// #1
  401de0:	bl	401660 <__printf_chk@plt>
  401de4:	mov	w2, #0x5                   	// #5
  401de8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401dec:	add	x1, x1, #0x648
  401df0:	mov	x0, #0x0                   	// #0
  401df4:	bl	401820 <dcgettext@plt>
  401df8:	mov	x1, x0
  401dfc:	adrp	x3, 409000 <__fxstatat@plt+0x7730>
  401e00:	add	x3, x3, #0x1c0
  401e04:	b	401cc8 <__fxstatat@plt+0x3f8>
  401e08:	stp	x29, x30, [sp, #-304]!
  401e0c:	mov	x29, sp
  401e10:	stp	x19, x20, [sp, #16]
  401e14:	stp	x21, x22, [sp, #32]
  401e18:	stp	x23, x24, [sp, #48]
  401e1c:	stp	x25, x26, [sp, #64]
  401e20:	stp	x27, x28, [sp, #80]
  401e24:	mov	w22, w0
  401e28:	mov	x19, x1
  401e2c:	str	xzr, [sp, #296]
  401e30:	ldr	x0, [x1]
  401e34:	bl	40320c <__fxstatat@plt+0x193c>
  401e38:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401e3c:	add	x1, x1, #0x2e8
  401e40:	mov	w0, #0x6                   	// #6
  401e44:	bl	4018c0 <setlocale@plt>
  401e48:	adrp	x20, 409000 <__fxstatat@plt+0x7730>
  401e4c:	add	x20, x20, #0x140
  401e50:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401e54:	add	x1, x1, #0x680
  401e58:	mov	x0, x20
  401e5c:	bl	401640 <bindtextdomain@plt>
  401e60:	mov	x0, x20
  401e64:	bl	401740 <textdomain@plt>
  401e68:	adrp	x0, 402000 <__fxstatat@plt+0x730>
  401e6c:	add	x0, x0, #0xa74
  401e70:	bl	4090f0 <__fxstatat@plt+0x7820>
  401e74:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  401e78:	add	x0, x1, #0x298
  401e7c:	strb	wzr, [x1, #664]
  401e80:	strb	wzr, [x0, #1]
  401e84:	strb	wzr, [x0, #2]
  401e88:	str	xzr, [sp, #104]
  401e8c:	mov	w21, #0x0                   	// #0
  401e90:	mov	x25, #0x0                   	// #0
  401e94:	mov	x26, #0x0                   	// #0
  401e98:	adrp	x20, 409000 <__fxstatat@plt+0x7730>
  401e9c:	add	x20, x20, #0xb48
  401ea0:	add	x20, x20, #0x70
  401ea4:	adrp	x23, 409000 <__fxstatat@plt+0x7730>
  401ea8:	add	x23, x23, #0x6b8
  401eac:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401eb0:	add	x0, x0, #0x278
  401eb4:	str	x0, [sp, #120]
  401eb8:	mov	x24, #0x1fe3                	// #8163
  401ebc:	movk	x24, #0x4, lsl #16
  401ec0:	movk	x24, #0x2000, lsl #32
  401ec4:	movk	x24, #0x40, lsl #48
  401ec8:	b	401f88 <__fxstatat@plt+0x6b8>
  401ecc:	cmn	w0, #0x3
  401ed0:	b.ne	401f14 <__fxstatat@plt+0x644>  // b.any
  401ed4:	mov	x6, #0x0                   	// #0
  401ed8:	adrp	x5, 409000 <__fxstatat@plt+0x7730>
  401edc:	add	x5, x5, #0x698
  401ee0:	adrp	x4, 409000 <__fxstatat@plt+0x7730>
  401ee4:	add	x4, x4, #0x6a8
  401ee8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401eec:	ldr	x3, [x0, #504]
  401ef0:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401ef4:	add	x2, x2, #0x5c8
  401ef8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401efc:	add	x1, x1, #0x1b8
  401f00:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401f04:	ldr	x0, [x0, #640]
  401f08:	bl	405194 <__fxstatat@plt+0x38c4>
  401f0c:	mov	w0, #0x0                   	// #0
  401f10:	bl	401570 <exit@plt>
  401f14:	cmn	w0, #0x2
  401f18:	b.ne	402098 <__fxstatat@plt+0x7c8>  // b.any
  401f1c:	mov	w0, #0x0                   	// #0
  401f20:	bl	401a30 <__fxstatat@plt+0x160>
  401f24:	sub	w2, w0, #0x66
  401f28:	mov	x1, #0x1                   	// #1
  401f2c:	lsl	x1, x1, x2
  401f30:	mov	x2, #0xf202                	// #61954
  401f34:	movk	x2, #0x6, lsl #16
  401f38:	tst	x1, x2
  401f3c:	b.ne	401ff4 <__fxstatat@plt+0x724>  // b.any
  401f40:	tbnz	w1, #16, 40208c <__fxstatat@plt+0x7bc>
  401f44:	cmp	w0, #0x66
  401f48:	b.ne	402098 <__fxstatat@plt+0x7c8>  // b.any
  401f4c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401f50:	mov	w1, #0x1                   	// #1
  401f54:	strb	w1, [x0, #665]
  401f58:	b	401f88 <__fxstatat@plt+0x6b8>
  401f5c:	cmp	w0, #0x101
  401f60:	b.eq	4020a0 <__fxstatat@plt+0x7d0>  // b.none
  401f64:	cmp	w0, #0x102
  401f68:	b.ne	401f7c <__fxstatat@plt+0x6ac>  // b.any
  401f6c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401f70:	ldr	x0, [x0, #624]
  401f74:	str	x0, [sp, #104]
  401f78:	b	401f88 <__fxstatat@plt+0x6b8>
  401f7c:	cmp	w0, #0x100
  401f80:	b.ne	402098 <__fxstatat@plt+0x7c8>  // b.any
  401f84:	mov	w21, #0x0                   	// #0
  401f88:	mov	x4, #0x0                   	// #0
  401f8c:	mov	x3, x20
  401f90:	mov	x2, x23
  401f94:	mov	x1, x19
  401f98:	mov	w0, w22
  401f9c:	bl	401750 <getopt_long@plt>
  401fa0:	cmn	w0, #0x1
  401fa4:	b.eq	4020a8 <__fxstatat@plt+0x7d8>  // b.none
  401fa8:	cmp	w0, #0x78
  401fac:	b.gt	401f5c <__fxstatat@plt+0x68c>
  401fb0:	cmp	w0, #0x65
  401fb4:	b.gt	401f24 <__fxstatat@plt+0x654>
  401fb8:	cmp	w0, #0x63
  401fbc:	b.gt	402098 <__fxstatat@plt+0x7c8>
  401fc0:	cmp	w0, #0x2a
  401fc4:	b.le	401ecc <__fxstatat@plt+0x5fc>
  401fc8:	sub	w0, w0, #0x2b
  401fcc:	mov	x1, #0x1                   	// #1
  401fd0:	lsl	x0, x1, x0
  401fd4:	tst	x0, x24
  401fd8:	b.ne	401ff4 <__fxstatat@plt+0x724>  // b.any
  401fdc:	tbnz	x0, #56, 40207c <__fxstatat@plt+0x7ac>
  401fe0:	tbz	x0, #39, 402098 <__fxstatat@plt+0x7c8>
  401fe4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  401fe8:	mov	w1, #0x1                   	// #1
  401fec:	strb	w1, [x0, #666]
  401ff0:	b	401f88 <__fxstatat@plt+0x6b8>
  401ff4:	ldr	x0, [sp, #120]
  401ff8:	ldrsw	x0, [x0]
  401ffc:	add	x0, x19, x0, lsl #3
  402000:	ldur	x0, [x0, #-8]
  402004:	str	x0, [sp, #128]
  402008:	bl	401560 <strlen@plt>
  40200c:	str	x0, [sp, #136]
  402010:	cmp	x25, #0x0
  402014:	cinc	x28, x25, ne  // ne = any
  402018:	add	x0, x0, x28
  40201c:	mov	x1, x0
  402020:	str	x0, [sp, #112]
  402024:	ldr	x0, [sp, #296]
  402028:	cmp	x0, x1
  40202c:	b.ls	402060 <__fxstatat@plt+0x790>  // b.plast
  402030:	mov	w0, #0x2c                  	// #44
  402034:	strb	w0, [x26, x25]
  402038:	ldr	x0, [sp, #136]
  40203c:	add	x2, x0, #0x1
  402040:	ldr	x1, [sp, #128]
  402044:	add	x0, x26, x28
  402048:	bl	401530 <memcpy@plt>
  40204c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402050:	mov	w1, #0x1                   	// #1
  402054:	strb	w1, [x0, #664]
  402058:	ldr	x25, [sp, #112]
  40205c:	b	401f88 <__fxstatat@plt+0x6b8>
  402060:	add	x0, x1, #0x1
  402064:	str	x0, [sp, #296]
  402068:	add	x1, sp, #0x128
  40206c:	mov	x0, x26
  402070:	bl	40540c <__fxstatat@plt+0x3b3c>
  402074:	mov	x26, x0
  402078:	b	402030 <__fxstatat@plt+0x760>
  40207c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402080:	mov	w1, #0x1                   	// #1
  402084:	str	w1, [x0, #496]
  402088:	b	401f88 <__fxstatat@plt+0x6b8>
  40208c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402090:	str	wzr, [x0, #496]
  402094:	b	401f88 <__fxstatat@plt+0x6b8>
  402098:	mov	w0, #0x1                   	// #1
  40209c:	bl	401a30 <__fxstatat@plt+0x160>
  4020a0:	mov	w21, #0x1                   	// #1
  4020a4:	b	401f88 <__fxstatat@plt+0x6b8>
  4020a8:	ldr	x0, [sp, #104]
  4020ac:	cbz	x0, 40214c <__fxstatat@plt+0x87c>
  4020b0:	cbnz	x26, 402120 <__fxstatat@plt+0x850>
  4020b4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4020b8:	ldr	w0, [x0, #632]
  4020bc:	cmp	w22, w0
  4020c0:	b.le	4021b8 <__fxstatat@plt+0x8e8>
  4020c4:	ldr	x0, [sp, #104]
  4020c8:	bl	40308c <__fxstatat@plt+0x17bc>
  4020cc:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  4020d0:	str	x0, [x1, #672]
  4020d4:	cbz	x0, 402220 <__fxstatat@plt+0x950>
  4020d8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4020dc:	ldrb	w0, [x0, #666]
  4020e0:	tst	w21, w0
  4020e4:	b.ne	402298 <__fxstatat@plt+0x9c8>  // b.any
  4020e8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4020ec:	str	xzr, [x0, #704]
  4020f0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4020f4:	ldrsw	x0, [x0, #632]
  4020f8:	mov	x2, #0x0                   	// #0
  4020fc:	mov	w1, #0x411                 	// #1041
  402100:	add	x0, x19, x0, lsl #3
  402104:	bl	405568 <__fxstatat@plt+0x3c98>
  402108:	mov	x22, x0
  40210c:	mov	w21, #0x1                   	// #1
  402110:	adrp	x25, 41d000 <__fxstatat@plt+0x1b730>
  402114:	add	x28, sp, #0xa9
  402118:	add	x26, sp, #0x99
  40211c:	b	402380 <__fxstatat@plt+0xab0>
  402120:	mov	w2, #0x5                   	// #5
  402124:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402128:	add	x1, x1, #0x700
  40212c:	mov	x0, #0x0                   	// #0
  402130:	bl	401820 <dcgettext@plt>
  402134:	mov	x2, x0
  402138:	mov	w1, #0x0                   	// #0
  40213c:	mov	w0, #0x0                   	// #0
  402140:	bl	401580 <error@plt>
  402144:	mov	w0, #0x1                   	// #1
  402148:	bl	401a30 <__fxstatat@plt+0x160>
  40214c:	cbz	x26, 402188 <__fxstatat@plt+0x8b8>
  402150:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402154:	ldr	w0, [x0, #632]
  402158:	cmp	w22, w0
  40215c:	b.le	4021a8 <__fxstatat@plt+0x8d8>
  402160:	mov	x0, x26
  402164:	bl	402cd0 <__fxstatat@plt+0x1400>
  402168:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  40216c:	str	x0, [x1, #672]
  402170:	cbz	x0, 402260 <__fxstatat@plt+0x990>
  402174:	mov	w0, #0x0                   	// #0
  402178:	bl	401860 <umask@plt>
  40217c:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  402180:	str	w0, [x1, #680]
  402184:	b	4020d8 <__fxstatat@plt+0x808>
  402188:	adrp	x2, 41d000 <__fxstatat@plt+0x1b730>
  40218c:	ldr	w1, [x2, #632]
  402190:	add	w0, w1, #0x1
  402194:	str	w0, [x2, #632]
  402198:	ldr	x26, [x19, w1, sxtw #3]
  40219c:	cmp	w0, w22
  4021a0:	b.lt	402160 <__fxstatat@plt+0x890>  // b.tstop
  4021a4:	cbz	x26, 4021b8 <__fxstatat@plt+0x8e8>
  4021a8:	add	x0, x19, w0, sxtw #3
  4021ac:	ldur	x0, [x0, #-8]
  4021b0:	cmp	x0, x26
  4021b4:	b.eq	4021e4 <__fxstatat@plt+0x914>  // b.none
  4021b8:	mov	w2, #0x5                   	// #5
  4021bc:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4021c0:	add	x1, x1, #0x730
  4021c4:	mov	x0, #0x0                   	// #0
  4021c8:	bl	401820 <dcgettext@plt>
  4021cc:	mov	x2, x0
  4021d0:	mov	w1, #0x0                   	// #0
  4021d4:	mov	w0, #0x0                   	// #0
  4021d8:	bl	401580 <error@plt>
  4021dc:	mov	w0, #0x1                   	// #1
  4021e0:	bl	401a30 <__fxstatat@plt+0x160>
  4021e4:	mov	w2, #0x5                   	// #5
  4021e8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4021ec:	add	x1, x1, #0x740
  4021f0:	mov	x0, #0x0                   	// #0
  4021f4:	bl	401820 <dcgettext@plt>
  4021f8:	mov	x20, x0
  4021fc:	add	x19, x19, w22, sxtw #3
  402200:	ldur	x0, [x19, #-8]
  402204:	bl	404cc4 <__fxstatat@plt+0x33f4>
  402208:	mov	x3, x0
  40220c:	mov	x2, x20
  402210:	mov	w1, #0x0                   	// #0
  402214:	mov	w0, #0x0                   	// #0
  402218:	bl	401580 <error@plt>
  40221c:	b	4021dc <__fxstatat@plt+0x90c>
  402220:	bl	401890 <__errno_location@plt>
  402224:	ldr	w20, [x0]
  402228:	mov	w2, #0x5                   	// #5
  40222c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402230:	add	x1, x1, #0x760
  402234:	mov	x0, #0x0                   	// #0
  402238:	bl	401820 <dcgettext@plt>
  40223c:	mov	x19, x0
  402240:	ldr	x1, [sp, #104]
  402244:	mov	w0, #0x4                   	// #4
  402248:	bl	404a24 <__fxstatat@plt+0x3154>
  40224c:	mov	x3, x0
  402250:	mov	x2, x19
  402254:	mov	w1, w20
  402258:	mov	w0, #0x1                   	// #1
  40225c:	bl	401580 <error@plt>
  402260:	mov	w2, #0x5                   	// #5
  402264:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402268:	add	x1, x1, #0x780
  40226c:	bl	401820 <dcgettext@plt>
  402270:	mov	x19, x0
  402274:	mov	x0, x26
  402278:	bl	404cc4 <__fxstatat@plt+0x33f4>
  40227c:	mov	x3, x0
  402280:	mov	x2, x19
  402284:	mov	w1, #0x0                   	// #0
  402288:	mov	w0, #0x0                   	// #0
  40228c:	bl	401580 <error@plt>
  402290:	mov	w0, #0x1                   	// #1
  402294:	bl	401a30 <__fxstatat@plt+0x160>
  402298:	adrp	x20, 41d000 <__fxstatat@plt+0x1b730>
  40229c:	add	x20, x20, #0x298
  4022a0:	add	x0, x20, #0x18
  4022a4:	bl	404ce0 <__fxstatat@plt+0x3410>
  4022a8:	str	x0, [x20, #40]
  4022ac:	cbnz	x0, 4020f0 <__fxstatat@plt+0x820>
  4022b0:	bl	401890 <__errno_location@plt>
  4022b4:	ldr	w20, [x0]
  4022b8:	mov	w2, #0x5                   	// #5
  4022bc:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4022c0:	add	x1, x1, #0x760
  4022c4:	mov	x0, #0x0                   	// #0
  4022c8:	bl	401820 <dcgettext@plt>
  4022cc:	mov	x19, x0
  4022d0:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4022d4:	add	x1, x1, #0x798
  4022d8:	mov	w0, #0x4                   	// #4
  4022dc:	bl	404a24 <__fxstatat@plt+0x3154>
  4022e0:	mov	x3, x0
  4022e4:	mov	x2, x19
  4022e8:	mov	w1, w20
  4022ec:	mov	w0, #0x1                   	// #1
  4022f0:	bl	401580 <error@plt>
  4022f4:	bl	401890 <__errno_location@plt>
  4022f8:	mov	x19, x0
  4022fc:	ldr	w20, [x0]
  402300:	cbz	w20, 402314 <__fxstatat@plt+0xa44>
  402304:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402308:	ldrb	w21, [x0, #665]
  40230c:	cbz	w21, 402340 <__fxstatat@plt+0xa70>
  402310:	mov	w21, #0x0                   	// #0
  402314:	mov	x0, x22
  402318:	bl	406e20 <__fxstatat@plt+0x5550>
  40231c:	cbnz	w0, 402954 <__fxstatat@plt+0x1084>
  402320:	eor	w0, w21, #0x1
  402324:	ldp	x19, x20, [sp, #16]
  402328:	ldp	x21, x22, [sp, #32]
  40232c:	ldp	x23, x24, [sp, #48]
  402330:	ldp	x25, x26, [sp, #64]
  402334:	ldp	x27, x28, [sp, #80]
  402338:	ldp	x29, x30, [sp], #304
  40233c:	ret
  402340:	mov	w2, #0x5                   	// #5
  402344:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402348:	add	x1, x1, #0x7a0
  40234c:	mov	x0, #0x0                   	// #0
  402350:	bl	401820 <dcgettext@plt>
  402354:	mov	x2, x0
  402358:	mov	w1, w20
  40235c:	mov	w0, #0x0                   	// #0
  402360:	bl	401580 <error@plt>
  402364:	b	402314 <__fxstatat@plt+0xa44>
  402368:	cmp	w0, #0x4
  40236c:	b.eq	4025f0 <__fxstatat@plt+0xd20>  // b.none
  402370:	mov	w20, #0x1                   	// #1
  402374:	cmp	w0, #0x6
  402378:	b.ne	402400 <__fxstatat@plt+0xb30>  // b.any
  40237c:	and	w21, w21, w20
  402380:	mov	x0, x22
  402384:	bl	406f60 <__fxstatat@plt+0x5690>
  402388:	mov	x19, x0
  40238c:	cbz	x0, 4022f4 <__fxstatat@plt+0xa24>
  402390:	ldr	x23, [x0, #56]
  402394:	ldrh	w0, [x0, #108]
  402398:	cmp	w0, #0x7
  40239c:	b.eq	402500 <__fxstatat@plt+0xc30>  // b.none
  4023a0:	cmp	w0, #0x7
  4023a4:	b.ls	402368 <__fxstatat@plt+0xa98>  // b.plast
  4023a8:	cmp	w0, #0xa
  4023ac:	b.eq	402488 <__fxstatat@plt+0xbb8>  // b.none
  4023b0:	cmp	w0, #0xd
  4023b4:	b.ne	40241c <__fxstatat@plt+0xb4c>  // b.any
  4023b8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4023bc:	ldrb	w0, [x0, #665]
  4023c0:	cbnz	w0, 40250c <__fxstatat@plt+0xc3c>
  4023c4:	mov	w2, #0x5                   	// #5
  4023c8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4023cc:	add	x1, x1, #0x7e8
  4023d0:	mov	x0, #0x0                   	// #0
  4023d4:	bl	401820 <dcgettext@plt>
  4023d8:	mov	x20, x0
  4023dc:	mov	x1, x23
  4023e0:	mov	w0, #0x4                   	// #4
  4023e4:	bl	404a24 <__fxstatat@plt+0x3154>
  4023e8:	mov	x3, x0
  4023ec:	mov	x2, x20
  4023f0:	mov	w1, #0x0                   	// #0
  4023f4:	mov	w0, #0x0                   	// #0
  4023f8:	bl	401580 <error@plt>
  4023fc:	b	40250c <__fxstatat@plt+0xc3c>
  402400:	cmp	w0, #0x2
  402404:	b.ne	40241c <__fxstatat@plt+0xb4c>  // b.any
  402408:	mov	x1, x19
  40240c:	mov	x0, x22
  402410:	bl	4055b8 <__fxstatat@plt+0x3ce8>
  402414:	and	w0, w0, #0xff
  402418:	cbnz	w0, 40263c <__fxstatat@plt+0xd6c>
  40241c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402420:	ldr	x0, [x0, #704]
  402424:	cbz	x0, 402438 <__fxstatat@plt+0xb68>
  402428:	ldr	x2, [x19, #128]
  40242c:	ldr	x1, [x0]
  402430:	cmp	x2, x1
  402434:	b.eq	402680 <__fxstatat@plt+0xdb0>  // b.none
  402438:	ldr	x24, [x19, #48]
  40243c:	ldr	w27, [x19, #136]
  402440:	and	w20, w27, #0xf000
  402444:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402448:	add	x0, x0, #0x298
  40244c:	cmp	w20, #0x4, lsl #12
  402450:	mov	x4, #0x0                   	// #0
  402454:	ldr	x3, [x0, #8]
  402458:	ldr	w2, [x0, #16]
  40245c:	cset	w1, eq  // eq = none
  402460:	mov	w0, w27
  402464:	bl	4030f0 <__fxstatat@plt+0x1820>
  402468:	str	w0, [sp, #96]
  40246c:	cmp	w20, #0xa, lsl #12
  402470:	b.ne	40277c <__fxstatat@plt+0xeac>  // b.any
  402474:	mov	w20, #0x1                   	// #1
  402478:	ldr	w0, [x25, #496]
  40247c:	cmp	w0, #0x2
  402480:	b.ne	40251c <__fxstatat@plt+0xc4c>  // b.any
  402484:	b	4025a4 <__fxstatat@plt+0xcd4>
  402488:	ldr	x0, [x19, #88]
  40248c:	cbnz	x0, 402498 <__fxstatat@plt+0xbc8>
  402490:	ldr	x0, [x19, #32]
  402494:	cbz	x0, 4024e4 <__fxstatat@plt+0xc14>
  402498:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  40249c:	ldrb	w0, [x0, #665]
  4024a0:	cbnz	w0, 40250c <__fxstatat@plt+0xc3c>
  4024a4:	ldr	w20, [x19, #64]
  4024a8:	mov	w2, #0x5                   	// #5
  4024ac:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4024b0:	add	x1, x1, #0x7b0
  4024b4:	mov	x0, #0x0                   	// #0
  4024b8:	bl	401820 <dcgettext@plt>
  4024bc:	mov	x24, x0
  4024c0:	mov	x1, x23
  4024c4:	mov	w0, #0x4                   	// #4
  4024c8:	bl	404a24 <__fxstatat@plt+0x3154>
  4024cc:	mov	x3, x0
  4024d0:	mov	x2, x24
  4024d4:	mov	w1, w20
  4024d8:	mov	w0, #0x0                   	// #0
  4024dc:	bl	401580 <error@plt>
  4024e0:	b	40250c <__fxstatat@plt+0xc3c>
  4024e4:	mov	x20, #0x1                   	// #1
  4024e8:	str	x20, [x19, #32]
  4024ec:	mov	w2, w20
  4024f0:	mov	x1, x19
  4024f4:	mov	x0, x22
  4024f8:	bl	40761c <__fxstatat@plt+0x5d4c>
  4024fc:	b	40237c <__fxstatat@plt+0xaac>
  402500:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402504:	ldrb	w0, [x0, #665]
  402508:	cbz	w0, 4025c4 <__fxstatat@plt+0xcf4>
  40250c:	ldr	w0, [x25, #496]
  402510:	mov	w20, #0x0                   	// #0
  402514:	cmp	w0, #0x2
  402518:	b.eq	4025a4 <__fxstatat@plt+0xcd4>  // b.none
  40251c:	mov	w24, #0x0                   	// #0
  402520:	ldr	w0, [x25, #496]
  402524:	cbnz	w0, 402594 <__fxstatat@plt+0xcc4>
  402528:	cbnz	w20, 402878 <__fxstatat@plt+0xfa8>
  40252c:	add	x1, sp, #0x98
  402530:	ldr	w0, [sp, #96]
  402534:	bl	402b58 <__fxstatat@plt+0x1288>
  402538:	strb	wzr, [sp, #162]
  40253c:	add	x1, sp, #0xa8
  402540:	mov	w0, w27
  402544:	bl	402b58 <__fxstatat@plt+0x1288>
  402548:	strb	wzr, [sp, #178]
  40254c:	mov	w2, #0x5                   	// #5
  402550:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402554:	add	x1, x1, #0xa30
  402558:	mov	x0, #0x0                   	// #0
  40255c:	bl	401820 <dcgettext@plt>
  402560:	str	x0, [sp, #104]
  402564:	mov	x1, x23
  402568:	mov	w0, #0x4                   	// #4
  40256c:	bl	404a24 <__fxstatat@plt+0x3154>
  402570:	mov	x6, x26
  402574:	ldr	x1, [sp, #96]
  402578:	and	x5, x1, #0xfff
  40257c:	mov	x4, x28
  402580:	and	x3, x27, #0xfff
  402584:	mov	x2, x0
  402588:	ldr	x1, [sp, #104]
  40258c:	mov	w0, #0x1                   	// #1
  402590:	bl	401660 <__printf_chk@plt>
  402594:	cbz	w24, 4025a4 <__fxstatat@plt+0xcd4>
  402598:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  40259c:	ldrb	w0, [x0, #664]
  4025a0:	cbnz	w0, 4028b4 <__fxstatat@plt+0xfe4>
  4025a4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4025a8:	ldrb	w0, [x0, #666]
  4025ac:	cbnz	w0, 40237c <__fxstatat@plt+0xaac>
  4025b0:	mov	w2, #0x4                   	// #4
  4025b4:	mov	x1, x19
  4025b8:	mov	x0, x22
  4025bc:	bl	40761c <__fxstatat@plt+0x5d4c>
  4025c0:	b	40237c <__fxstatat@plt+0xaac>
  4025c4:	ldr	w20, [x19, #64]
  4025c8:	mov	x2, x23
  4025cc:	mov	w1, #0x3                   	// #3
  4025d0:	bl	404b24 <__fxstatat@plt+0x3254>
  4025d4:	mov	x3, x0
  4025d8:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  4025dc:	add	x2, x2, #0x990
  4025e0:	mov	w1, w20
  4025e4:	mov	w0, #0x0                   	// #0
  4025e8:	bl	401580 <error@plt>
  4025ec:	b	40250c <__fxstatat@plt+0xc3c>
  4025f0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4025f4:	ldrb	w0, [x0, #665]
  4025f8:	cbnz	w0, 40250c <__fxstatat@plt+0xc3c>
  4025fc:	ldr	w20, [x19, #64]
  402600:	mov	w2, #0x5                   	// #5
  402604:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402608:	add	x1, x1, #0x7c8
  40260c:	mov	x0, #0x0                   	// #0
  402610:	bl	401820 <dcgettext@plt>
  402614:	mov	x24, x0
  402618:	mov	x1, x23
  40261c:	mov	w0, #0x4                   	// #4
  402620:	bl	404a24 <__fxstatat@plt+0x3154>
  402624:	mov	x3, x0
  402628:	mov	x2, x24
  40262c:	mov	w1, w20
  402630:	mov	w0, #0x0                   	// #0
  402634:	bl	401580 <error@plt>
  402638:	b	40250c <__fxstatat@plt+0xc3c>
  40263c:	mov	w2, #0x5                   	// #5
  402640:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402644:	add	x1, x1, #0x810
  402648:	mov	x0, #0x0                   	// #0
  40264c:	bl	401820 <dcgettext@plt>
  402650:	mov	x19, x0
  402654:	mov	x2, x23
  402658:	mov	w1, #0x3                   	// #3
  40265c:	mov	w0, #0x0                   	// #0
  402660:	bl	404b24 <__fxstatat@plt+0x3254>
  402664:	mov	x3, x0
  402668:	mov	x2, x19
  40266c:	mov	w1, #0x0                   	// #0
  402670:	mov	w0, #0x0                   	// #0
  402674:	bl	401580 <error@plt>
  402678:	mov	w20, #0x0                   	// #0
  40267c:	b	40237c <__fxstatat@plt+0xaac>
  402680:	ldr	x1, [x19, #120]
  402684:	ldr	x0, [x0, #8]
  402688:	cmp	x1, x0
  40268c:	b.ne	402438 <__fxstatat@plt+0xb68>  // b.any
  402690:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402694:	add	x1, x1, #0x798
  402698:	mov	x0, x23
  40269c:	bl	401770 <strcmp@plt>
  4026a0:	cbnz	w0, 402720 <__fxstatat@plt+0xe50>
  4026a4:	mov	w2, #0x5                   	// #5
  4026a8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4026ac:	add	x1, x1, #0x8d0
  4026b0:	mov	x0, #0x0                   	// #0
  4026b4:	bl	401820 <dcgettext@plt>
  4026b8:	mov	x20, x0
  4026bc:	mov	x1, x23
  4026c0:	mov	w0, #0x4                   	// #4
  4026c4:	bl	404a24 <__fxstatat@plt+0x3154>
  4026c8:	mov	x3, x0
  4026cc:	mov	x2, x20
  4026d0:	mov	w1, #0x0                   	// #0
  4026d4:	mov	w0, #0x0                   	// #0
  4026d8:	bl	401580 <error@plt>
  4026dc:	mov	w2, #0x5                   	// #5
  4026e0:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4026e4:	add	x1, x1, #0x940
  4026e8:	mov	x0, #0x0                   	// #0
  4026ec:	bl	401820 <dcgettext@plt>
  4026f0:	mov	x2, x0
  4026f4:	mov	w1, #0x0                   	// #0
  4026f8:	mov	w0, #0x0                   	// #0
  4026fc:	bl	401580 <error@plt>
  402700:	mov	w2, #0x4                   	// #4
  402704:	mov	x1, x19
  402708:	mov	x0, x22
  40270c:	bl	40761c <__fxstatat@plt+0x5d4c>
  402710:	mov	x0, x22
  402714:	bl	406f60 <__fxstatat@plt+0x5690>
  402718:	mov	w20, #0x0                   	// #0
  40271c:	b	40237c <__fxstatat@plt+0xaac>
  402720:	mov	w2, #0x5                   	// #5
  402724:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402728:	add	x1, x1, #0x900
  40272c:	mov	x0, #0x0                   	// #0
  402730:	bl	401820 <dcgettext@plt>
  402734:	mov	x20, x0
  402738:	mov	x2, x23
  40273c:	mov	w1, #0x4                   	// #4
  402740:	mov	w0, #0x0                   	// #0
  402744:	bl	404998 <__fxstatat@plt+0x30c8>
  402748:	mov	x23, x0
  40274c:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  402750:	add	x2, x2, #0x798
  402754:	mov	w1, #0x4                   	// #4
  402758:	mov	w0, #0x1                   	// #1
  40275c:	bl	404998 <__fxstatat@plt+0x30c8>
  402760:	mov	x4, x0
  402764:	mov	x3, x23
  402768:	mov	x2, x20
  40276c:	mov	w1, #0x0                   	// #0
  402770:	mov	w0, #0x0                   	// #0
  402774:	bl	401580 <error@plt>
  402778:	b	4026dc <__fxstatat@plt+0xe0c>
  40277c:	mov	w3, #0x0                   	// #0
  402780:	ldr	w2, [sp, #96]
  402784:	mov	x1, x24
  402788:	ldr	w0, [x22, #44]
  40278c:	bl	4018b0 <fchmodat@plt>
  402790:	cbz	w0, 402984 <__fxstatat@plt+0x10b4>
  402794:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402798:	ldrb	w20, [x0, #665]
  40279c:	cbz	w20, 4027a8 <__fxstatat@plt+0xed8>
  4027a0:	mov	w20, #0x0                   	// #0
  4027a4:	b	402478 <__fxstatat@plt+0xba8>
  4027a8:	bl	401890 <__errno_location@plt>
  4027ac:	ldr	w24, [x0]
  4027b0:	mov	w2, #0x5                   	// #5
  4027b4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4027b8:	add	x1, x1, #0x978
  4027bc:	mov	x0, #0x0                   	// #0
  4027c0:	bl	401820 <dcgettext@plt>
  4027c4:	str	x0, [sp, #104]
  4027c8:	mov	x1, x23
  4027cc:	mov	w0, #0x4                   	// #4
  4027d0:	bl	404a24 <__fxstatat@plt+0x3154>
  4027d4:	mov	x3, x0
  4027d8:	ldr	x2, [sp, #104]
  4027dc:	mov	w1, w24
  4027e0:	mov	w0, #0x0                   	// #0
  4027e4:	bl	401580 <error@plt>
  4027e8:	b	402478 <__fxstatat@plt+0xba8>
  4027ec:	mov	w4, #0x0                   	// #0
  4027f0:	add	x3, sp, #0xa8
  4027f4:	mov	x2, x24
  4027f8:	ldr	w1, [x22, #44]
  4027fc:	mov	w0, #0x0                   	// #0
  402800:	bl	4018d0 <__fxstatat@plt>
  402804:	cbnz	w0, 402810 <__fxstatat@plt+0xf40>
  402808:	ldr	w0, [sp, #184]
  40280c:	b	4029a0 <__fxstatat@plt+0x10d0>
  402810:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402814:	ldrb	w0, [x0, #665]
  402818:	cbz	w0, 402828 <__fxstatat@plt+0xf58>
  40281c:	mov	w20, #0x1                   	// #1
  402820:	mov	w24, w20
  402824:	b	402520 <__fxstatat@plt+0xc50>
  402828:	bl	401890 <__errno_location@plt>
  40282c:	ldr	w20, [x0]
  402830:	mov	w2, #0x5                   	// #5
  402834:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402838:	add	x1, x1, #0x998
  40283c:	mov	x0, #0x0                   	// #0
  402840:	bl	401820 <dcgettext@plt>
  402844:	mov	x24, x0
  402848:	mov	x1, x23
  40284c:	mov	w0, #0x4                   	// #4
  402850:	bl	404a24 <__fxstatat@plt+0x3154>
  402854:	mov	x3, x0
  402858:	mov	x2, x24
  40285c:	mov	w1, w20
  402860:	mov	w0, #0x0                   	// #0
  402864:	bl	401580 <error@plt>
  402868:	b	40281c <__fxstatat@plt+0xf4c>
  40286c:	mov	w20, #0x1                   	// #1
  402870:	mov	w24, w20
  402874:	b	402520 <__fxstatat@plt+0xc50>
  402878:	cbnz	w24, 4029f8 <__fxstatat@plt+0x1128>
  40287c:	mov	w2, #0x5                   	// #5
  402880:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402884:	add	x1, x1, #0x9f8
  402888:	mov	x0, #0x0                   	// #0
  40288c:	bl	401820 <dcgettext@plt>
  402890:	str	x0, [sp, #104]
  402894:	mov	x1, x23
  402898:	mov	w0, #0x4                   	// #4
  40289c:	bl	404a24 <__fxstatat@plt+0x3154>
  4028a0:	mov	x2, x0
  4028a4:	ldr	x1, [sp, #104]
  4028a8:	mov	w0, #0x1                   	// #1
  4028ac:	bl	401660 <__printf_chk@plt>
  4028b0:	b	402594 <__fxstatat@plt+0xcc4>
  4028b4:	and	w0, w27, #0xf000
  4028b8:	cmp	w0, #0x4, lsl #12
  4028bc:	mov	x4, #0x0                   	// #0
  4028c0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4028c4:	ldr	x3, [x0, #672]
  4028c8:	mov	w2, #0x0                   	// #0
  4028cc:	cset	w1, eq  // eq = none
  4028d0:	mov	w0, w27
  4028d4:	bl	4030f0 <__fxstatat@plt+0x1820>
  4028d8:	mov	w24, w0
  4028dc:	ldr	w0, [sp, #96]
  4028e0:	bics	wzr, w0, w24
  4028e4:	b.eq	4025a4 <__fxstatat@plt+0xcd4>  // b.none
  4028e8:	add	x1, sp, #0x98
  4028ec:	ldr	w0, [sp, #96]
  4028f0:	bl	402b58 <__fxstatat@plt+0x1288>
  4028f4:	add	x1, sp, #0xa8
  4028f8:	mov	w0, w24
  4028fc:	bl	402b58 <__fxstatat@plt+0x1288>
  402900:	strb	wzr, [sp, #178]
  402904:	strb	wzr, [sp, #162]
  402908:	mov	w2, #0x5                   	// #5
  40290c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402910:	add	x1, x1, #0x9b8
  402914:	mov	x0, #0x0                   	// #0
  402918:	bl	401820 <dcgettext@plt>
  40291c:	mov	x20, x0
  402920:	mov	x2, x23
  402924:	mov	w1, #0x3                   	// #3
  402928:	mov	w0, #0x0                   	// #0
  40292c:	bl	404b24 <__fxstatat@plt+0x3254>
  402930:	mov	x5, x28
  402934:	mov	x4, x26
  402938:	mov	x3, x0
  40293c:	mov	x2, x20
  402940:	mov	w1, #0x0                   	// #0
  402944:	mov	w0, #0x0                   	// #0
  402948:	bl	401580 <error@plt>
  40294c:	mov	w20, #0x0                   	// #0
  402950:	b	4025a4 <__fxstatat@plt+0xcd4>
  402954:	ldr	w19, [x19]
  402958:	mov	w2, #0x5                   	// #5
  40295c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402960:	add	x1, x1, #0x9e0
  402964:	mov	x0, #0x0                   	// #0
  402968:	bl	401820 <dcgettext@plt>
  40296c:	mov	x2, x0
  402970:	mov	w1, w19
  402974:	mov	w0, #0x0                   	// #0
  402978:	bl	401580 <error@plt>
  40297c:	mov	w21, #0x0                   	// #0
  402980:	b	402320 <__fxstatat@plt+0xa50>
  402984:	ldr	w0, [x25, #496]
  402988:	cmp	w0, #0x2
  40298c:	b.eq	4029f0 <__fxstatat@plt+0x1120>  // b.none
  402990:	ldr	w0, [sp, #96]
  402994:	tst	w0, #0xe00
  402998:	b.ne	4027ec <__fxstatat@plt+0xf1c>  // b.any
  40299c:	ldr	w0, [sp, #96]
  4029a0:	eor	w0, w27, w0
  4029a4:	tst	x0, #0xfff
  4029a8:	b.eq	40286c <__fxstatat@plt+0xf9c>  // b.none
  4029ac:	add	x1, sp, #0x98
  4029b0:	ldr	w0, [sp, #96]
  4029b4:	bl	402b58 <__fxstatat@plt+0x1288>
  4029b8:	strb	wzr, [sp, #162]
  4029bc:	add	x1, sp, #0xa8
  4029c0:	mov	w0, w27
  4029c4:	bl	402b58 <__fxstatat@plt+0x1288>
  4029c8:	strb	wzr, [sp, #178]
  4029cc:	mov	w2, #0x5                   	// #5
  4029d0:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4029d4:	add	x1, x1, #0xa98
  4029d8:	mov	x0, #0x0                   	// #0
  4029dc:	bl	401820 <dcgettext@plt>
  4029e0:	str	x0, [sp, #104]
  4029e4:	mov	w20, #0x1                   	// #1
  4029e8:	mov	w24, w20
  4029ec:	b	402564 <__fxstatat@plt+0xc94>
  4029f0:	mov	w20, #0x1                   	// #1
  4029f4:	b	402598 <__fxstatat@plt+0xcc8>
  4029f8:	add	x1, sp, #0x98
  4029fc:	ldr	w0, [sp, #96]
  402a00:	bl	402b58 <__fxstatat@plt+0x1288>
  402a04:	strb	wzr, [sp, #162]
  402a08:	add	x1, sp, #0xa8
  402a0c:	mov	w0, w27
  402a10:	bl	402b58 <__fxstatat@plt+0x1288>
  402a14:	strb	wzr, [sp, #178]
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402a20:	add	x1, x1, #0xa70
  402a24:	mov	x0, #0x0                   	// #0
  402a28:	bl	401820 <dcgettext@plt>
  402a2c:	str	x0, [sp, #104]
  402a30:	mov	x1, x23
  402a34:	mov	w0, #0x4                   	// #4
  402a38:	bl	404a24 <__fxstatat@plt+0x3154>
  402a3c:	mov	x4, x26
  402a40:	ldr	x2, [sp, #96]
  402a44:	and	x3, x2, #0xfff
  402a48:	mov	x2, x0
  402a4c:	ldr	x1, [sp, #104]
  402a50:	mov	w0, #0x1                   	// #1
  402a54:	bl	401660 <__printf_chk@plt>
  402a58:	b	402594 <__fxstatat@plt+0xcc4>
  402a5c:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  402a60:	str	x0, [x1, #712]
  402a64:	ret
  402a68:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  402a6c:	strb	w0, [x1, #720]
  402a70:	ret
  402a74:	stp	x29, x30, [sp, #-48]!
  402a78:	mov	x29, sp
  402a7c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402a80:	ldr	x0, [x0, #640]
  402a84:	bl	407870 <__fxstatat@plt+0x5fa0>
  402a88:	cbz	w0, 402aa8 <__fxstatat@plt+0x11d8>
  402a8c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402a90:	ldrb	w0, [x0, #720]
  402a94:	cbz	w0, 402ac0 <__fxstatat@plt+0x11f0>
  402a98:	bl	401890 <__errno_location@plt>
  402a9c:	ldr	w0, [x0]
  402aa0:	cmp	w0, #0x20
  402aa4:	b.ne	402ac0 <__fxstatat@plt+0x11f0>  // b.any
  402aa8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402aac:	ldr	x0, [x0, #616]
  402ab0:	bl	407870 <__fxstatat@plt+0x5fa0>
  402ab4:	cbnz	w0, 402b44 <__fxstatat@plt+0x1274>
  402ab8:	ldp	x29, x30, [sp], #48
  402abc:	ret
  402ac0:	stp	x19, x20, [sp, #16]
  402ac4:	str	x21, [sp, #32]
  402ac8:	mov	w2, #0x5                   	// #5
  402acc:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402ad0:	add	x1, x1, #0xd20
  402ad4:	mov	x0, #0x0                   	// #0
  402ad8:	bl	401820 <dcgettext@plt>
  402adc:	mov	x19, x0
  402ae0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402ae4:	ldr	x20, [x0, #712]
  402ae8:	cbz	x20, 402b24 <__fxstatat@plt+0x1254>
  402aec:	bl	401890 <__errno_location@plt>
  402af0:	ldr	w21, [x0]
  402af4:	mov	x0, x20
  402af8:	bl	404af4 <__fxstatat@plt+0x3224>
  402afc:	mov	x4, x19
  402b00:	mov	x3, x0
  402b04:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  402b08:	add	x2, x2, #0xd30
  402b0c:	mov	w1, w21
  402b10:	mov	w0, #0x0                   	// #0
  402b14:	bl	401580 <error@plt>
  402b18:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402b1c:	ldr	w0, [x0, #512]
  402b20:	bl	401550 <_exit@plt>
  402b24:	bl	401890 <__errno_location@plt>
  402b28:	mov	x3, x19
  402b2c:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  402b30:	add	x2, x2, #0x990
  402b34:	ldr	w1, [x0]
  402b38:	mov	w0, #0x0                   	// #0
  402b3c:	bl	401580 <error@plt>
  402b40:	b	402b18 <__fxstatat@plt+0x1248>
  402b44:	stp	x19, x20, [sp, #16]
  402b48:	str	x21, [sp, #32]
  402b4c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  402b50:	ldr	w0, [x0, #512]
  402b54:	bl	401550 <_exit@plt>
  402b58:	and	w3, w0, #0xf000
  402b5c:	mov	w2, #0x2d                  	// #45
  402b60:	cmp	w3, #0x8, lsl #12
  402b64:	b.eq	402bb4 <__fxstatat@plt+0x12e4>  // b.none
  402b68:	mov	w2, #0x64                  	// #100
  402b6c:	cmp	w3, #0x4, lsl #12
  402b70:	b.eq	402bb4 <__fxstatat@plt+0x12e4>  // b.none
  402b74:	mov	w2, #0x62                  	// #98
  402b78:	cmp	w3, #0x6, lsl #12
  402b7c:	b.eq	402bb4 <__fxstatat@plt+0x12e4>  // b.none
  402b80:	mov	w2, #0x63                  	// #99
  402b84:	cmp	w3, #0x2, lsl #12
  402b88:	b.eq	402bb4 <__fxstatat@plt+0x12e4>  // b.none
  402b8c:	mov	w2, #0x6c                  	// #108
  402b90:	cmp	w3, #0xa, lsl #12
  402b94:	b.eq	402bb4 <__fxstatat@plt+0x12e4>  // b.none
  402b98:	mov	w2, #0x70                  	// #112
  402b9c:	cmp	w3, #0x1, lsl #12
  402ba0:	b.eq	402bb4 <__fxstatat@plt+0x12e4>  // b.none
  402ba4:	cmp	w3, #0xc, lsl #12
  402ba8:	mov	w2, #0x3f                  	// #63
  402bac:	mov	w3, #0x73                  	// #115
  402bb0:	csel	w2, w2, w3, ne  // ne = any
  402bb4:	strb	w2, [x1]
  402bb8:	tst	x0, #0x100
  402bbc:	mov	w2, #0x72                  	// #114
  402bc0:	mov	w3, #0x2d                  	// #45
  402bc4:	csel	w2, w2, w3, ne  // ne = any
  402bc8:	strb	w2, [x1, #1]
  402bcc:	tst	x0, #0x80
  402bd0:	mov	w2, #0x77                  	// #119
  402bd4:	csel	w2, w2, w3, ne  // ne = any
  402bd8:	strb	w2, [x1, #2]
  402bdc:	tbz	w0, #11, 402c7c <__fxstatat@plt+0x13ac>
  402be0:	tst	x0, #0x40
  402be4:	mov	w2, #0x73                  	// #115
  402be8:	mov	w3, #0x53                  	// #83
  402bec:	csel	w2, w2, w3, ne  // ne = any
  402bf0:	strb	w2, [x1, #3]
  402bf4:	tst	x0, #0x20
  402bf8:	mov	w2, #0x72                  	// #114
  402bfc:	mov	w3, #0x2d                  	// #45
  402c00:	csel	w2, w2, w3, ne  // ne = any
  402c04:	strb	w2, [x1, #4]
  402c08:	tst	x0, #0x10
  402c0c:	mov	w2, #0x77                  	// #119
  402c10:	csel	w2, w2, w3, ne  // ne = any
  402c14:	strb	w2, [x1, #5]
  402c18:	tbz	w0, #10, 402c90 <__fxstatat@plt+0x13c0>
  402c1c:	tst	x0, #0x8
  402c20:	mov	w2, #0x73                  	// #115
  402c24:	mov	w3, #0x53                  	// #83
  402c28:	csel	w2, w2, w3, ne  // ne = any
  402c2c:	strb	w2, [x1, #6]
  402c30:	tst	x0, #0x4
  402c34:	mov	w2, #0x72                  	// #114
  402c38:	mov	w3, #0x2d                  	// #45
  402c3c:	csel	w2, w2, w3, ne  // ne = any
  402c40:	strb	w2, [x1, #7]
  402c44:	tst	x0, #0x2
  402c48:	mov	w2, #0x77                  	// #119
  402c4c:	csel	w2, w2, w3, ne  // ne = any
  402c50:	strb	w2, [x1, #8]
  402c54:	tbz	w0, #9, 402ca4 <__fxstatat@plt+0x13d4>
  402c58:	tst	x0, #0x1
  402c5c:	mov	w0, #0x74                  	// #116
  402c60:	mov	w2, #0x54                  	// #84
  402c64:	csel	w0, w0, w2, ne  // ne = any
  402c68:	strb	w0, [x1, #9]
  402c6c:	mov	w0, #0x20                  	// #32
  402c70:	strb	w0, [x1, #10]
  402c74:	strb	wzr, [x1, #11]
  402c78:	ret
  402c7c:	tst	x0, #0x40
  402c80:	mov	w2, #0x78                  	// #120
  402c84:	mov	w3, #0x2d                  	// #45
  402c88:	csel	w2, w2, w3, ne  // ne = any
  402c8c:	b	402bf0 <__fxstatat@plt+0x1320>
  402c90:	tst	x0, #0x8
  402c94:	mov	w2, #0x78                  	// #120
  402c98:	mov	w3, #0x2d                  	// #45
  402c9c:	csel	w2, w2, w3, ne  // ne = any
  402ca0:	b	402c2c <__fxstatat@plt+0x135c>
  402ca4:	tst	x0, #0x1
  402ca8:	mov	w0, #0x78                  	// #120
  402cac:	mov	w2, #0x2d                  	// #45
  402cb0:	csel	w0, w0, w2, ne  // ne = any
  402cb4:	b	402c68 <__fxstatat@plt+0x1398>
  402cb8:	stp	x29, x30, [sp, #-16]!
  402cbc:	mov	x29, sp
  402cc0:	ldr	w0, [x0, #16]
  402cc4:	bl	402b58 <__fxstatat@plt+0x1288>
  402cc8:	ldp	x29, x30, [sp], #16
  402ccc:	ret
  402cd0:	stp	x29, x30, [sp, #-48]!
  402cd4:	mov	x29, sp
  402cd8:	stp	x19, x20, [sp, #16]
  402cdc:	mov	x20, x0
  402ce0:	ldrb	w1, [x0]
  402ce4:	sub	w0, w1, #0x30
  402ce8:	and	w0, w0, #0xff
  402cec:	cmp	w0, #0x7
  402cf0:	b.ls	402d74 <__fxstatat@plt+0x14a4>  // b.plast
  402cf4:	mov	x3, x20
  402cf8:	mov	x0, #0x1                   	// #1
  402cfc:	mov	w4, #0x2b                  	// #43
  402d00:	cbz	w1, 402d34 <__fxstatat@plt+0x1464>
  402d04:	and	w2, w1, #0xffffffef
  402d08:	and	w2, w2, #0xff
  402d0c:	cmp	w2, #0x2d
  402d10:	ccmp	w1, w4, #0x4, ne  // ne = any
  402d14:	cinc	x0, x0, eq  // eq = none
  402d18:	ldrb	w1, [x3, #1]!
  402d1c:	cbnz	w1, 402d04 <__fxstatat@plt+0x1434>
  402d20:	cmp	xzr, x0, lsr #60
  402d24:	cset	x1, ne  // ne = any
  402d28:	tst	x0, #0x800000000000000
  402d2c:	csinc	w1, w1, wzr, eq  // eq = none
  402d30:	cbnz	w1, 402df8 <__fxstatat@plt+0x1528>
  402d34:	lsl	x0, x0, #4
  402d38:	bl	405298 <__fxstatat@plt+0x39c8>
  402d3c:	mov	x4, #0x0                   	// #0
  402d40:	mov	w17, #0x438                 	// #1080
  402d44:	mov	w16, #0x207                 	// #519
  402d48:	mov	w15, #0x9c0                 	// #2496
  402d4c:	mov	w10, #0x3                   	// #3
  402d50:	mov	w14, #0x92                  	// #146
  402d54:	mov	w13, #0x49                  	// #73
  402d58:	mov	w12, #0x124                 	// #292
  402d5c:	mov	w18, #0x1                   	// #1
  402d60:	mov	w9, #0x2                   	// #2
  402d64:	mov	w8, #0x1                   	// #1
  402d68:	mov	w11, #0x0                   	// #0
  402d6c:	mov	w6, #0x0                   	// #0
  402d70:	b	402e68 <__fxstatat@plt+0x1598>
  402d74:	mov	x1, x20
  402d78:	mov	w19, #0x0                   	// #0
  402d7c:	lsl	w19, w19, #3
  402d80:	sub	w19, w19, #0x30
  402d84:	ldrb	w0, [x1], #1
  402d88:	add	w19, w0, w19
  402d8c:	cmp	w19, #0xfff
  402d90:	b.hi	403084 <__fxstatat@plt+0x17b4>  // b.pmore
  402d94:	ldrb	w2, [x1]
  402d98:	sub	w0, w2, #0x30
  402d9c:	and	w0, w0, #0xff
  402da0:	cmp	w0, #0x7
  402da4:	b.ls	402d7c <__fxstatat@plt+0x14ac>  // b.plast
  402da8:	mov	x0, #0x0                   	// #0
  402dac:	cbnz	w2, 402e14 <__fxstatat@plt+0x1544>
  402db0:	sub	x20, x1, x20
  402db4:	and	w0, w19, #0xc00
  402db8:	orr	w0, w0, #0x3ff
  402dbc:	cmp	x20, #0x5
  402dc0:	mov	w20, #0xfff                 	// #4095
  402dc4:	csel	w20, w0, w20, lt  // lt = tstop
  402dc8:	mov	x0, #0x20                  	// #32
  402dcc:	bl	405298 <__fxstatat@plt+0x39c8>
  402dd0:	mov	w1, #0x3d                  	// #61
  402dd4:	strb	w1, [x0]
  402dd8:	mov	w1, #0x1                   	// #1
  402ddc:	strb	w1, [x0, #1]
  402de0:	mov	w1, #0xfff                 	// #4095
  402de4:	str	w1, [x0, #4]
  402de8:	str	w19, [x0, #8]
  402dec:	str	w20, [x0, #12]
  402df0:	strb	wzr, [x0, #17]
  402df4:	b	402e14 <__fxstatat@plt+0x1544>
  402df8:	stp	x21, x22, [sp, #32]
  402dfc:	bl	405524 <__fxstatat@plt+0x3c54>
  402e00:	cmp	w1, #0x61
  402e04:	b.eq	402e60 <__fxstatat@plt+0x1590>  // b.none
  402e08:	b.ls	402e20 <__fxstatat@plt+0x1550>  // b.plast
  402e0c:	bl	4017a0 <free@plt>
  402e10:	mov	x0, #0x0                   	// #0
  402e14:	ldp	x19, x20, [sp, #16]
  402e18:	ldp	x29, x30, [sp], #48
  402e1c:	ret
  402e20:	and	w2, w1, #0xffffffef
  402e24:	and	w2, w2, #0xff
  402e28:	cmp	w2, #0x2d
  402e2c:	b.eq	402e38 <__fxstatat@plt+0x1568>  // b.none
  402e30:	cmp	w1, #0x2b
  402e34:	b.ne	402e0c <__fxstatat@plt+0x153c>  // b.any
  402e38:	stp	x21, x22, [sp, #32]
  402e3c:	add	x7, x4, #0x1
  402e40:	add	x4, x0, x4, lsl #4
  402e44:	mov	w30, #0xfff                 	// #4095
  402e48:	mov	w19, #0x2b                  	// #43
  402e4c:	b	402ff8 <__fxstatat@plt+0x1728>
  402e50:	orr	w6, w6, w17
  402e54:	b	402e64 <__fxstatat@plt+0x1594>
  402e58:	orr	w6, w6, w16
  402e5c:	b	402e64 <__fxstatat@plt+0x1594>
  402e60:	mov	w6, #0xfff                 	// #4095
  402e64:	add	x20, x20, #0x1
  402e68:	ldrb	w1, [x20]
  402e6c:	cmp	w1, #0x67
  402e70:	b.eq	402e50 <__fxstatat@plt+0x1580>  // b.none
  402e74:	b.ls	402e00 <__fxstatat@plt+0x1530>  // b.plast
  402e78:	cmp	w1, #0x6f
  402e7c:	b.eq	402e58 <__fxstatat@plt+0x1588>  // b.none
  402e80:	cmp	w1, #0x75
  402e84:	b.ne	402e0c <__fxstatat@plt+0x153c>  // b.any
  402e88:	orr	w6, w6, w15
  402e8c:	b	402e64 <__fxstatat@plt+0x1594>
  402e90:	cmp	w1, #0x2f
  402e94:	b.hi	402ecc <__fxstatat@plt+0x15fc>  // b.pmore
  402e98:	mov	w5, w8
  402e9c:	mov	w3, #0x0                   	// #0
  402ea0:	b	402f54 <__fxstatat@plt+0x1684>
  402ea4:	mov	w5, w8
  402ea8:	mov	w3, #0x0                   	// #0
  402eac:	b	402f54 <__fxstatat@plt+0x1684>
  402eb0:	add	x20, x20, #0x2
  402eb4:	mov	w3, #0x1c0                 	// #448
  402eb8:	cmp	w1, #0x75
  402ebc:	b.eq	403028 <__fxstatat@plt+0x1758>  // b.none
  402ec0:	mov	w5, w8
  402ec4:	mov	w3, #0x0                   	// #0
  402ec8:	b	402f54 <__fxstatat@plt+0x1684>
  402ecc:	mov	w1, w11
  402ed0:	lsl	w1, w1, #3
  402ed4:	sub	w1, w1, #0x30
  402ed8:	ldrb	w3, [x2], #1
  402edc:	add	w1, w3, w1
  402ee0:	cmp	w1, #0xfff
  402ee4:	b.hi	40306c <__fxstatat@plt+0x179c>  // b.pmore
  402ee8:	ldrb	w5, [x2]
  402eec:	sub	w3, w5, #0x30
  402ef0:	and	w3, w3, #0xff
  402ef4:	cmp	w3, #0x7
  402ef8:	b.ls	402ed0 <__fxstatat@plt+0x1600>  // b.plast
  402efc:	cbnz	w6, 403074 <__fxstatat@plt+0x17a4>
  402f00:	cmp	w5, #0x2c
  402f04:	ccmp	w5, #0x0, #0x4, ne  // ne = any
  402f08:	b.ne	402f30 <__fxstatat@plt+0x1660>  // b.any
  402f0c:	mov	x22, x4
  402f10:	strb	w21, [x4]
  402f14:	strb	w18, [x4, #1]
  402f18:	str	w30, [x4, #4]
  402f1c:	str	w1, [x4, #8]
  402f20:	mov	x20, x2
  402f24:	mov	w6, w30
  402f28:	mov	w3, w30
  402f2c:	b	402fd0 <__fxstatat@plt+0x1700>
  402f30:	ldp	x21, x22, [sp, #32]
  402f34:	b	402e0c <__fxstatat@plt+0x153c>
  402f38:	add	x20, x20, #0x2
  402f3c:	mov	w3, #0x7                   	// #7
  402f40:	b	403028 <__fxstatat@plt+0x1758>
  402f44:	cmp	w1, #0x58
  402f48:	b.ne	402fac <__fxstatat@plt+0x16dc>  // b.any
  402f4c:	mov	w5, w9
  402f50:	add	x2, x2, #0x1
  402f54:	ldrb	w1, [x2]
  402f58:	cmp	w1, #0x74
  402f5c:	b.eq	402fa4 <__fxstatat@plt+0x16d4>  // b.none
  402f60:	b.hi	402f7c <__fxstatat@plt+0x16ac>  // b.pmore
  402f64:	cmp	w1, #0x72
  402f68:	b.eq	402f94 <__fxstatat@plt+0x16c4>  // b.none
  402f6c:	cmp	w1, #0x73
  402f70:	b.ne	402f44 <__fxstatat@plt+0x1674>  // b.any
  402f74:	orr	w3, w3, #0xc00
  402f78:	b	402f50 <__fxstatat@plt+0x1680>
  402f7c:	cmp	w1, #0x77
  402f80:	b.eq	402f9c <__fxstatat@plt+0x16cc>  // b.none
  402f84:	cmp	w1, #0x78
  402f88:	b.ne	402fac <__fxstatat@plt+0x16dc>  // b.any
  402f8c:	orr	w3, w3, w13
  402f90:	b	402f50 <__fxstatat@plt+0x1680>
  402f94:	orr	w3, w3, w12
  402f98:	b	402f50 <__fxstatat@plt+0x1680>
  402f9c:	orr	w3, w3, w14
  402fa0:	b	402f50 <__fxstatat@plt+0x1680>
  402fa4:	orr	w3, w3, #0x200
  402fa8:	b	402f50 <__fxstatat@plt+0x1680>
  402fac:	mov	x22, x4
  402fb0:	strb	w21, [x4]
  402fb4:	strb	w5, [x4, #1]
  402fb8:	str	w6, [x4, #4]
  402fbc:	str	w3, [x4, #8]
  402fc0:	mov	x20, x2
  402fc4:	and	w1, w3, w6
  402fc8:	cmp	w6, #0x0
  402fcc:	csel	w3, w1, w3, ne  // ne = any
  402fd0:	str	w3, [x22, #12]
  402fd4:	ldrb	w2, [x20]
  402fd8:	add	x3, x7, #0x1
  402fdc:	add	x4, x4, #0x10
  402fe0:	and	w1, w2, #0xffffffef
  402fe4:	and	w1, w1, #0xff
  402fe8:	cmp	w1, #0x2d
  402fec:	ccmp	w2, w19, #0x4, ne  // ne = any
  402ff0:	b.ne	403040 <__fxstatat@plt+0x1770>  // b.any
  402ff4:	mov	x7, x3
  402ff8:	mov	x2, x20
  402ffc:	ldrb	w21, [x2], #1
  403000:	ldrb	w1, [x20, #1]
  403004:	cmp	w1, #0x6f
  403008:	b.eq	402f38 <__fxstatat@plt+0x1668>  // b.none
  40300c:	b.hi	402eb0 <__fxstatat@plt+0x15e0>  // b.pmore
  403010:	cmp	w1, #0x37
  403014:	b.ls	402e90 <__fxstatat@plt+0x15c0>  // b.plast
  403018:	add	x20, x20, #0x2
  40301c:	mov	w3, #0x38                  	// #56
  403020:	cmp	w1, #0x67
  403024:	b.ne	402ea4 <__fxstatat@plt+0x15d4>  // b.any
  403028:	mov	x22, x4
  40302c:	strb	w21, [x4]
  403030:	strb	w10, [x4, #1]
  403034:	str	w6, [x4, #4]
  403038:	str	w3, [x4, #8]
  40303c:	b	402fc4 <__fxstatat@plt+0x16f4>
  403040:	cmp	w2, #0x2c
  403044:	b.ne	403058 <__fxstatat@plt+0x1788>  // b.any
  403048:	add	x20, x20, #0x1
  40304c:	mov	x4, x7
  403050:	ldp	x21, x22, [sp, #32]
  403054:	b	402d6c <__fxstatat@plt+0x149c>
  403058:	cbnz	w2, 40307c <__fxstatat@plt+0x17ac>
  40305c:	add	x7, x0, x7, lsl #4
  403060:	strb	wzr, [x7, #1]
  403064:	ldp	x21, x22, [sp, #32]
  403068:	b	402e14 <__fxstatat@plt+0x1544>
  40306c:	ldp	x21, x22, [sp, #32]
  403070:	b	402e0c <__fxstatat@plt+0x153c>
  403074:	ldp	x21, x22, [sp, #32]
  403078:	b	402e0c <__fxstatat@plt+0x153c>
  40307c:	ldp	x21, x22, [sp, #32]
  403080:	b	402e0c <__fxstatat@plt+0x153c>
  403084:	mov	x0, #0x0                   	// #0
  403088:	b	402e14 <__fxstatat@plt+0x1544>
  40308c:	stp	x29, x30, [sp, #-160]!
  403090:	mov	x29, sp
  403094:	add	x2, sp, #0x20
  403098:	mov	x1, x0
  40309c:	mov	w0, #0x0                   	// #0
  4030a0:	bl	4018a0 <__xstat@plt>
  4030a4:	cbnz	w0, 4030e8 <__fxstatat@plt+0x1818>
  4030a8:	str	x19, [sp, #16]
  4030ac:	ldr	w19, [sp, #48]
  4030b0:	mov	x0, #0x20                  	// #32
  4030b4:	bl	405298 <__fxstatat@plt+0x39c8>
  4030b8:	mov	w1, #0x3d                  	// #61
  4030bc:	strb	w1, [x0]
  4030c0:	mov	w1, #0x1                   	// #1
  4030c4:	strb	w1, [x0, #1]
  4030c8:	mov	w1, #0xfff                 	// #4095
  4030cc:	str	w1, [x0, #4]
  4030d0:	str	w19, [x0, #8]
  4030d4:	str	w1, [x0, #12]
  4030d8:	strb	wzr, [x0, #17]
  4030dc:	ldr	x19, [sp, #16]
  4030e0:	ldp	x29, x30, [sp], #160
  4030e4:	ret
  4030e8:	mov	x0, #0x0                   	// #0
  4030ec:	b	4030e0 <__fxstatat@plt+0x1810>
  4030f0:	and	w1, w1, #0xff
  4030f4:	and	w0, w0, #0xfff
  4030f8:	ldrb	w7, [x3, #1]
  4030fc:	cbz	w7, 4031fc <__fxstatat@plt+0x192c>
  403100:	cmp	w1, #0x0
  403104:	mov	w11, #0xc00                 	// #3072
  403108:	csel	w11, w11, wzr, ne  // ne = any
  40310c:	mov	w8, #0x0                   	// #0
  403110:	mov	w10, #0x49                  	// #73
  403114:	mov	w14, #0x124                 	// #292
  403118:	mov	w12, #0x0                   	// #0
  40311c:	mov	w13, #0x92                  	// #146
  403120:	mvn	w9, w2
  403124:	b	403174 <__fxstatat@plt+0x18a4>
  403128:	and	w7, w0, w10
  40312c:	orr	w7, w7, w1
  403130:	orr	w15, w2, w10
  403134:	cmp	w7, #0x0
  403138:	csel	w2, w15, w2, ne  // ne = any
  40313c:	cmp	w5, #0x0
  403140:	csel	w7, w9, w5, eq  // eq = none
  403144:	bic	w2, w2, w6
  403148:	and	w2, w2, w7
  40314c:	ldrb	w7, [x3]
  403150:	cmp	w7, #0x2d
  403154:	b.eq	4031f0 <__fxstatat@plt+0x1920>  // b.none
  403158:	cmp	w7, #0x3d
  40315c:	b.eq	4031c0 <__fxstatat@plt+0x18f0>  // b.none
  403160:	cmp	w7, #0x2b
  403164:	b.eq	4031e4 <__fxstatat@plt+0x1914>  // b.none
  403168:	add	x3, x3, #0x10
  40316c:	ldrb	w7, [x3, #1]
  403170:	cbz	w7, 403200 <__fxstatat@plt+0x1930>
  403174:	ldr	w5, [x3, #4]
  403178:	ldr	w6, [x3, #12]
  40317c:	bic	w6, w11, w6
  403180:	ldr	w2, [x3, #8]
  403184:	cmp	w7, #0x2
  403188:	b.eq	403128 <__fxstatat@plt+0x1858>  // b.none
  40318c:	cmp	w7, #0x3
  403190:	b.ne	40313c <__fxstatat@plt+0x186c>  // b.any
  403194:	and	w2, w2, w0
  403198:	tst	w2, w14
  40319c:	csel	w7, w14, w12, ne  // ne = any
  4031a0:	tst	w2, w13
  4031a4:	csel	w15, w13, w12, ne  // ne = any
  4031a8:	orr	w7, w7, w15
  4031ac:	tst	w2, w10
  4031b0:	csel	w15, w10, w12, ne  // ne = any
  4031b4:	orr	w7, w7, w15
  4031b8:	orr	w2, w7, w2
  4031bc:	b	40313c <__fxstatat@plt+0x186c>
  4031c0:	cmp	w5, #0x0
  4031c4:	cinv	w5, w5, ne  // ne = any
  4031c8:	orr	w5, w5, w6
  4031cc:	mvn	w6, w5
  4031d0:	and	w6, w6, #0xfff
  4031d4:	orr	w8, w8, w6
  4031d8:	and	w5, w5, w0
  4031dc:	orr	w0, w5, w2
  4031e0:	b	403168 <__fxstatat@plt+0x1898>
  4031e4:	orr	w8, w8, w2
  4031e8:	orr	w0, w0, w2
  4031ec:	b	403168 <__fxstatat@plt+0x1898>
  4031f0:	orr	w8, w8, w2
  4031f4:	bic	w0, w0, w2
  4031f8:	b	403168 <__fxstatat@plt+0x1898>
  4031fc:	mov	w8, #0x0                   	// #0
  403200:	cbz	x4, 403208 <__fxstatat@plt+0x1938>
  403204:	str	w8, [x4]
  403208:	ret
  40320c:	stp	x29, x30, [sp, #-48]!
  403210:	mov	x29, sp
  403214:	cbz	x0, 40328c <__fxstatat@plt+0x19bc>
  403218:	stp	x19, x20, [sp, #16]
  40321c:	mov	x19, x0
  403220:	mov	w1, #0x2f                  	// #47
  403224:	bl	4016e0 <strrchr@plt>
  403228:	mov	x20, x0
  40322c:	cbz	x0, 4032c0 <__fxstatat@plt+0x19f0>
  403230:	str	x21, [sp, #32]
  403234:	add	x21, x0, #0x1
  403238:	sub	x0, x21, x19
  40323c:	cmp	x0, #0x6
  403240:	b.le	4032b4 <__fxstatat@plt+0x19e4>
  403244:	mov	x2, #0x7                   	// #7
  403248:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  40324c:	add	x1, x1, #0xd70
  403250:	sub	x0, x20, #0x6
  403254:	bl	401630 <strncmp@plt>
  403258:	cbnz	w0, 4032bc <__fxstatat@plt+0x19ec>
  40325c:	mov	x2, #0x3                   	// #3
  403260:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  403264:	add	x1, x1, #0xd78
  403268:	mov	x0, x21
  40326c:	bl	401630 <strncmp@plt>
  403270:	mov	x19, x21
  403274:	cbnz	w0, 4032dc <__fxstatat@plt+0x1a0c>
  403278:	add	x19, x20, #0x4
  40327c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  403280:	str	x19, [x0, #648]
  403284:	ldr	x21, [sp, #32]
  403288:	b	4032c0 <__fxstatat@plt+0x19f0>
  40328c:	stp	x19, x20, [sp, #16]
  403290:	str	x21, [sp, #32]
  403294:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  403298:	ldr	x3, [x0, #616]
  40329c:	mov	x2, #0x37                  	// #55
  4032a0:	mov	x1, #0x1                   	// #1
  4032a4:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  4032a8:	add	x0, x0, #0xd38
  4032ac:	bl	4017c0 <fwrite@plt>
  4032b0:	bl	401710 <abort@plt>
  4032b4:	ldr	x21, [sp, #32]
  4032b8:	b	4032c0 <__fxstatat@plt+0x19f0>
  4032bc:	ldr	x21, [sp, #32]
  4032c0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4032c4:	str	x19, [x0, #728]
  4032c8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4032cc:	str	x19, [x0, #608]
  4032d0:	ldp	x19, x20, [sp, #16]
  4032d4:	ldp	x29, x30, [sp], #48
  4032d8:	ret
  4032dc:	ldr	x21, [sp, #32]
  4032e0:	b	4032c0 <__fxstatat@plt+0x19f0>
  4032e4:	stp	xzr, xzr, [x8]
  4032e8:	stp	xzr, xzr, [x8, #16]
  4032ec:	stp	xzr, xzr, [x8, #32]
  4032f0:	str	xzr, [x8, #48]
  4032f4:	cmp	w0, #0xa
  4032f8:	b.eq	403304 <__fxstatat@plt+0x1a34>  // b.none
  4032fc:	str	w0, [x8]
  403300:	ret
  403304:	stp	x29, x30, [sp, #-16]!
  403308:	mov	x29, sp
  40330c:	bl	401710 <abort@plt>
  403310:	stp	x29, x30, [sp, #-48]!
  403314:	mov	x29, sp
  403318:	stp	x19, x20, [sp, #16]
  40331c:	str	x21, [sp, #32]
  403320:	mov	x20, x0
  403324:	mov	w21, w1
  403328:	mov	w2, #0x5                   	// #5
  40332c:	mov	x1, x0
  403330:	mov	x0, #0x0                   	// #0
  403334:	bl	401820 <dcgettext@plt>
  403338:	mov	x19, x0
  40333c:	cmp	x20, x0
  403340:	b.eq	403358 <__fxstatat@plt+0x1a88>  // b.none
  403344:	mov	x0, x19
  403348:	ldp	x19, x20, [sp, #16]
  40334c:	ldr	x21, [sp, #32]
  403350:	ldp	x29, x30, [sp], #48
  403354:	ret
  403358:	bl	408a44 <__fxstatat@plt+0x7174>
  40335c:	ldrb	w1, [x0]
  403360:	and	w1, w1, #0xffffffdf
  403364:	cmp	w1, #0x55
  403368:	b.ne	4033e8 <__fxstatat@plt+0x1b18>  // b.any
  40336c:	ldrb	w1, [x0, #1]
  403370:	and	w1, w1, #0xffffffdf
  403374:	cmp	w1, #0x54
  403378:	b.ne	4033ac <__fxstatat@plt+0x1adc>  // b.any
  40337c:	ldrb	w1, [x0, #2]
  403380:	and	w1, w1, #0xffffffdf
  403384:	cmp	w1, #0x46
  403388:	b.ne	4033ac <__fxstatat@plt+0x1adc>  // b.any
  40338c:	ldrb	w1, [x0, #3]
  403390:	cmp	w1, #0x2d
  403394:	b.ne	4033ac <__fxstatat@plt+0x1adc>  // b.any
  403398:	ldrb	w1, [x0, #4]
  40339c:	cmp	w1, #0x38
  4033a0:	b.ne	4033ac <__fxstatat@plt+0x1adc>  // b.any
  4033a4:	ldrb	w0, [x0, #5]
  4033a8:	cbz	w0, 4033c8 <__fxstatat@plt+0x1af8>
  4033ac:	adrp	x19, 409000 <__fxstatat@plt+0x7730>
  4033b0:	add	x0, x19, #0xda8
  4033b4:	adrp	x19, 409000 <__fxstatat@plt+0x7730>
  4033b8:	add	x19, x19, #0xd80
  4033bc:	cmp	w21, #0x9
  4033c0:	csel	x19, x19, x0, eq  // eq = none
  4033c4:	b	403344 <__fxstatat@plt+0x1a74>
  4033c8:	ldrb	w1, [x19]
  4033cc:	adrp	x19, 409000 <__fxstatat@plt+0x7730>
  4033d0:	add	x0, x19, #0xd88
  4033d4:	adrp	x19, 409000 <__fxstatat@plt+0x7730>
  4033d8:	add	x19, x19, #0xda0
  4033dc:	cmp	w1, #0x60
  4033e0:	csel	x19, x19, x0, eq  // eq = none
  4033e4:	b	403344 <__fxstatat@plt+0x1a74>
  4033e8:	cmp	w1, #0x47
  4033ec:	b.ne	4033ac <__fxstatat@plt+0x1adc>  // b.any
  4033f0:	ldrb	w1, [x0, #1]
  4033f4:	and	w1, w1, #0xffffffdf
  4033f8:	cmp	w1, #0x42
  4033fc:	b.ne	4033ac <__fxstatat@plt+0x1adc>  // b.any
  403400:	ldrb	w1, [x0, #2]
  403404:	cmp	w1, #0x31
  403408:	b.ne	4033ac <__fxstatat@plt+0x1adc>  // b.any
  40340c:	ldrb	w1, [x0, #3]
  403410:	cmp	w1, #0x38
  403414:	b.ne	4033ac <__fxstatat@plt+0x1adc>  // b.any
  403418:	ldrb	w1, [x0, #4]
  40341c:	cmp	w1, #0x30
  403420:	b.ne	4033ac <__fxstatat@plt+0x1adc>  // b.any
  403424:	ldrb	w1, [x0, #5]
  403428:	cmp	w1, #0x33
  40342c:	b.ne	4033ac <__fxstatat@plt+0x1adc>  // b.any
  403430:	ldrb	w1, [x0, #6]
  403434:	cmp	w1, #0x30
  403438:	b.ne	4033ac <__fxstatat@plt+0x1adc>  // b.any
  40343c:	ldrb	w0, [x0, #7]
  403440:	cbnz	w0, 4033ac <__fxstatat@plt+0x1adc>
  403444:	ldrb	w1, [x19]
  403448:	adrp	x19, 409000 <__fxstatat@plt+0x7730>
  40344c:	add	x0, x19, #0xd90
  403450:	adrp	x19, 409000 <__fxstatat@plt+0x7730>
  403454:	add	x19, x19, #0xd98
  403458:	cmp	w1, #0x60
  40345c:	csel	x19, x19, x0, eq  // eq = none
  403460:	b	403344 <__fxstatat@plt+0x1a74>
  403464:	sub	sp, sp, #0xf0
  403468:	stp	x29, x30, [sp, #16]
  40346c:	add	x29, sp, #0x10
  403470:	stp	x19, x20, [sp, #32]
  403474:	stp	x21, x22, [sp, #48]
  403478:	stp	x23, x24, [sp, #64]
  40347c:	stp	x25, x26, [sp, #80]
  403480:	stp	x27, x28, [sp, #96]
  403484:	mov	x28, x0
  403488:	mov	x26, x1
  40348c:	str	x2, [sp, #136]
  403490:	mov	x24, x3
  403494:	mov	w25, w4
  403498:	mov	w19, w5
  40349c:	str	w5, [sp, #184]
  4034a0:	str	x6, [sp, #152]
  4034a4:	str	x7, [sp, #200]
  4034a8:	bl	4017b0 <__ctype_get_mb_cur_max@plt>
  4034ac:	str	x0, [sp, #168]
  4034b0:	mov	x0, x19
  4034b4:	ubfx	x0, x0, #1, #1
  4034b8:	str	x0, [sp, #112]
  4034bc:	mov	w0, #0x1                   	// #1
  4034c0:	str	w0, [sp, #128]
  4034c4:	str	wzr, [sp, #180]
  4034c8:	str	wzr, [sp, #124]
  4034cc:	str	wzr, [sp, #132]
  4034d0:	str	xzr, [sp, #144]
  4034d4:	str	xzr, [sp, #160]
  4034d8:	str	xzr, [sp, #192]
  4034dc:	mov	w23, w25
  4034e0:	mov	x25, x24
  4034e4:	cmp	w23, #0x4
  4034e8:	b.eq	403658 <__fxstatat@plt+0x1d88>  // b.none
  4034ec:	b.ls	40353c <__fxstatat@plt+0x1c6c>  // b.plast
  4034f0:	cmp	w23, #0x7
  4034f4:	b.eq	4036c8 <__fxstatat@plt+0x1df8>  // b.none
  4034f8:	b.ls	403588 <__fxstatat@plt+0x1cb8>  // b.plast
  4034fc:	sub	w0, w23, #0x8
  403500:	cmp	w0, #0x2
  403504:	b.hi	4036b8 <__fxstatat@plt+0x1de8>  // b.pmore
  403508:	cmp	w23, #0xa
  40350c:	b.ne	4035fc <__fxstatat@plt+0x1d2c>  // b.any
  403510:	mov	x27, #0x0                   	// #0
  403514:	ldr	w0, [sp, #112]
  403518:	cbz	w0, 403628 <__fxstatat@plt+0x1d58>
  40351c:	ldr	x0, [sp, #240]
  403520:	bl	401560 <strlen@plt>
  403524:	str	x0, [sp, #144]
  403528:	ldr	x0, [sp, #240]
  40352c:	str	x0, [sp, #160]
  403530:	mov	w0, #0x1                   	// #1
  403534:	str	w0, [sp, #132]
  403538:	b	4035c0 <__fxstatat@plt+0x1cf0>
  40353c:	cmp	w23, #0x2
  403540:	b.eq	403694 <__fxstatat@plt+0x1dc4>  // b.none
  403544:	b.ls	403554 <__fxstatat@plt+0x1c84>  // b.plast
  403548:	mov	w0, #0x1                   	// #1
  40354c:	str	w0, [sp, #132]
  403550:	b	403560 <__fxstatat@plt+0x1c90>
  403554:	cbz	w23, 4036bc <__fxstatat@plt+0x1dec>
  403558:	cmp	w23, #0x1
  40355c:	b.ne	4036b8 <__fxstatat@plt+0x1de8>  // b.any
  403560:	mov	w0, #0x1                   	// #1
  403564:	str	w0, [sp, #112]
  403568:	mov	x0, #0x1                   	// #1
  40356c:	str	x0, [sp, #144]
  403570:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  403574:	add	x0, x0, #0xda8
  403578:	str	x0, [sp, #160]
  40357c:	mov	x27, #0x0                   	// #0
  403580:	mov	w23, #0x2                   	// #2
  403584:	b	4035c0 <__fxstatat@plt+0x1cf0>
  403588:	cmp	w23, #0x5
  40358c:	b.eq	4035c8 <__fxstatat@plt+0x1cf8>  // b.none
  403590:	cmp	w23, #0x6
  403594:	b.ne	4036b8 <__fxstatat@plt+0x1de8>  // b.any
  403598:	mov	w0, #0x1                   	// #1
  40359c:	str	w0, [sp, #112]
  4035a0:	str	w0, [sp, #132]
  4035a4:	mov	x0, #0x1                   	// #1
  4035a8:	str	x0, [sp, #144]
  4035ac:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  4035b0:	add	x0, x0, #0xd80
  4035b4:	str	x0, [sp, #160]
  4035b8:	mov	x27, #0x0                   	// #0
  4035bc:	mov	w23, #0x5                   	// #5
  4035c0:	mov	x24, #0x0                   	// #0
  4035c4:	b	4040b4 <__fxstatat@plt+0x27e4>
  4035c8:	ldr	w0, [sp, #112]
  4035cc:	cbnz	w0, 4036dc <__fxstatat@plt+0x1e0c>
  4035d0:	cbz	x26, 403700 <__fxstatat@plt+0x1e30>
  4035d4:	mov	w0, #0x22                  	// #34
  4035d8:	strb	w0, [x28]
  4035dc:	mov	w0, #0x1                   	// #1
  4035e0:	str	w0, [sp, #132]
  4035e4:	mov	x27, #0x1                   	// #1
  4035e8:	str	x27, [sp, #144]
  4035ec:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  4035f0:	add	x0, x0, #0xd80
  4035f4:	str	x0, [sp, #160]
  4035f8:	b	4035c0 <__fxstatat@plt+0x1cf0>
  4035fc:	mov	w1, w23
  403600:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  403604:	add	x0, x0, #0xdb0
  403608:	bl	403310 <__fxstatat@plt+0x1a40>
  40360c:	str	x0, [sp, #200]
  403610:	mov	w1, w23
  403614:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  403618:	add	x0, x0, #0xda8
  40361c:	bl	403310 <__fxstatat@plt+0x1a40>
  403620:	str	x0, [sp, #240]
  403624:	b	403510 <__fxstatat@plt+0x1c40>
  403628:	ldr	x1, [sp, #200]
  40362c:	ldrb	w0, [x1]
  403630:	cbnz	w0, 403648 <__fxstatat@plt+0x1d78>
  403634:	mov	x27, #0x0                   	// #0
  403638:	b	40351c <__fxstatat@plt+0x1c4c>
  40363c:	add	x27, x27, #0x1
  403640:	ldrb	w0, [x1, x27]
  403644:	cbz	w0, 40351c <__fxstatat@plt+0x1c4c>
  403648:	cmp	x26, x27
  40364c:	b.ls	40363c <__fxstatat@plt+0x1d6c>  // b.plast
  403650:	strb	w0, [x28, x27]
  403654:	b	40363c <__fxstatat@plt+0x1d6c>
  403658:	ldr	w0, [sp, #112]
  40365c:	cbnz	w0, 403560 <__fxstatat@plt+0x1c90>
  403660:	mov	w0, #0x1                   	// #1
  403664:	str	w0, [sp, #132]
  403668:	cbz	x26, 403720 <__fxstatat@plt+0x1e50>
  40366c:	mov	w0, #0x27                  	// #39
  403670:	strb	w0, [x28]
  403674:	str	wzr, [sp, #112]
  403678:	mov	x27, #0x1                   	// #1
  40367c:	str	x27, [sp, #144]
  403680:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  403684:	add	x0, x0, #0xda8
  403688:	str	x0, [sp, #160]
  40368c:	mov	w23, #0x2                   	// #2
  403690:	b	4035c0 <__fxstatat@plt+0x1cf0>
  403694:	ldr	w0, [sp, #112]
  403698:	cbz	w0, 403668 <__fxstatat@plt+0x1d98>
  40369c:	mov	x0, #0x1                   	// #1
  4036a0:	str	x0, [sp, #144]
  4036a4:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  4036a8:	add	x0, x0, #0xda8
  4036ac:	str	x0, [sp, #160]
  4036b0:	mov	x27, #0x0                   	// #0
  4036b4:	b	4035c0 <__fxstatat@plt+0x1cf0>
  4036b8:	bl	401710 <abort@plt>
  4036bc:	str	wzr, [sp, #112]
  4036c0:	mov	x27, #0x0                   	// #0
  4036c4:	b	4035c0 <__fxstatat@plt+0x1cf0>
  4036c8:	str	wzr, [sp, #112]
  4036cc:	mov	w0, #0x1                   	// #1
  4036d0:	str	w0, [sp, #132]
  4036d4:	mov	x27, #0x0                   	// #0
  4036d8:	b	4035c0 <__fxstatat@plt+0x1cf0>
  4036dc:	ldr	w0, [sp, #112]
  4036e0:	str	w0, [sp, #132]
  4036e4:	mov	x0, #0x1                   	// #1
  4036e8:	str	x0, [sp, #144]
  4036ec:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  4036f0:	add	x0, x0, #0xd80
  4036f4:	str	x0, [sp, #160]
  4036f8:	mov	x27, #0x0                   	// #0
  4036fc:	b	4035c0 <__fxstatat@plt+0x1cf0>
  403700:	mov	w0, #0x1                   	// #1
  403704:	str	w0, [sp, #132]
  403708:	mov	x27, #0x1                   	// #1
  40370c:	str	x27, [sp, #144]
  403710:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  403714:	add	x0, x0, #0xd80
  403718:	str	x0, [sp, #160]
  40371c:	b	4035c0 <__fxstatat@plt+0x1cf0>
  403720:	str	wzr, [sp, #112]
  403724:	mov	x27, #0x1                   	// #1
  403728:	str	x27, [sp, #144]
  40372c:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  403730:	add	x0, x0, #0xda8
  403734:	str	x0, [sp, #160]
  403738:	mov	w23, #0x2                   	// #2
  40373c:	b	4035c0 <__fxstatat@plt+0x1cf0>
  403740:	ldr	x0, [sp, #144]
  403744:	add	x20, x24, x0
  403748:	cmp	x0, #0x1
  40374c:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  403750:	b.ne	403760 <__fxstatat@plt+0x1e90>  // b.any
  403754:	ldr	x0, [sp, #136]
  403758:	bl	401560 <strlen@plt>
  40375c:	mov	x25, x0
  403760:	cmp	x20, x25
  403764:	b.hi	404390 <__fxstatat@plt+0x2ac0>  // b.pmore
  403768:	ldr	x0, [sp, #136]
  40376c:	add	x20, x0, x24
  403770:	ldr	x2, [sp, #144]
  403774:	ldr	x1, [sp, #160]
  403778:	mov	x0, x20
  40377c:	bl	401730 <memcmp@plt>
  403780:	cbnz	w0, 404390 <__fxstatat@plt+0x2ac0>
  403784:	ldr	w0, [sp, #112]
  403788:	cbnz	w0, 4037b0 <__fxstatat@plt+0x1ee0>
  40378c:	ldrb	w20, [x20]
  403790:	cmp	w20, #0x7e
  403794:	b.hi	403c7c <__fxstatat@plt+0x23ac>  // b.pmore
  403798:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  40379c:	add	x0, x0, #0xe20
  4037a0:	ldrh	w0, [x0, w20, uxtw #1]
  4037a4:	adr	x1, 4037b0 <__fxstatat@plt+0x1ee0>
  4037a8:	add	x0, x1, w0, sxth #2
  4037ac:	br	x0
  4037b0:	mov	x24, x25
  4037b4:	mov	w25, w23
  4037b8:	b	404318 <__fxstatat@plt+0x2a48>
  4037bc:	ldr	w0, [sp, #132]
  4037c0:	cbnz	w0, 4037dc <__fxstatat@plt+0x1f0c>
  4037c4:	ldr	x0, [sp, #184]
  4037c8:	tbnz	w0, #0, 4040b0 <__fxstatat@plt+0x27e0>
  4037cc:	ldr	w0, [sp, #132]
  4037d0:	mov	w22, w0
  4037d4:	mov	w19, w0
  4037d8:	b	403ff0 <__fxstatat@plt+0x2720>
  4037dc:	ldr	w0, [sp, #112]
  4037e0:	cbnz	w0, 4042cc <__fxstatat@plt+0x29fc>
  4037e4:	mov	w22, w0
  4037e8:	cmp	w23, #0x2
  4037ec:	cset	w1, eq  // eq = none
  4037f0:	ldr	w0, [sp, #124]
  4037f4:	eor	w0, w0, #0x1
  4037f8:	ands	w0, w1, w0
  4037fc:	b.eq	403860 <__fxstatat@plt+0x1f90>  // b.none
  403800:	cmp	x26, x27
  403804:	b.ls	403810 <__fxstatat@plt+0x1f40>  // b.plast
  403808:	mov	w1, #0x27                  	// #39
  40380c:	strb	w1, [x28, x27]
  403810:	add	x1, x27, #0x1
  403814:	cmp	x26, x1
  403818:	b.ls	403824 <__fxstatat@plt+0x1f54>  // b.plast
  40381c:	mov	w2, #0x24                  	// #36
  403820:	strb	w2, [x28, x1]
  403824:	add	x1, x27, #0x2
  403828:	cmp	x26, x1
  40382c:	b.ls	403838 <__fxstatat@plt+0x1f68>  // b.plast
  403830:	mov	w2, #0x27                  	// #39
  403834:	strb	w2, [x28, x1]
  403838:	add	x1, x27, #0x3
  40383c:	cmp	x26, x1
  403840:	b.ls	40437c <__fxstatat@plt+0x2aac>  // b.plast
  403844:	mov	w2, #0x5c                  	// #92
  403848:	strb	w2, [x28, x1]
  40384c:	add	x27, x27, #0x4
  403850:	str	w0, [sp, #124]
  403854:	mov	w19, #0x0                   	// #0
  403858:	mov	w20, #0x30                  	// #48
  40385c:	b	404018 <__fxstatat@plt+0x2748>
  403860:	cmp	x26, x27
  403864:	b.hi	403884 <__fxstatat@plt+0x1fb4>  // b.pmore
  403868:	add	x2, x27, #0x1
  40386c:	cbnz	w21, 403894 <__fxstatat@plt+0x1fc4>
  403870:	mov	w0, w19
  403874:	mov	w19, w21
  403878:	mov	x27, x2
  40387c:	mov	w20, #0x30                  	// #48
  403880:	b	403ff0 <__fxstatat@plt+0x2720>
  403884:	mov	w1, #0x5c                  	// #92
  403888:	strb	w1, [x28, x27]
  40388c:	add	x2, x27, #0x1
  403890:	cbz	w21, 4038d0 <__fxstatat@plt+0x2000>
  403894:	add	x1, x24, #0x1
  403898:	cmp	x1, x25
  40389c:	b.cs	4038b8 <__fxstatat@plt+0x1fe8>  // b.hs, b.nlast
  4038a0:	ldr	x3, [sp, #136]
  4038a4:	ldrb	w1, [x3, x1]
  4038a8:	sub	w1, w1, #0x30
  4038ac:	and	w1, w1, #0xff
  4038b0:	cmp	w1, #0x9
  4038b4:	b.ls	4038e4 <__fxstatat@plt+0x2014>  // b.plast
  4038b8:	mov	w1, w0
  4038bc:	mov	w0, w19
  4038c0:	mov	w19, w1
  4038c4:	mov	x27, x2
  4038c8:	mov	w20, #0x30                  	// #48
  4038cc:	b	404000 <__fxstatat@plt+0x2730>
  4038d0:	mov	w0, w19
  4038d4:	mov	w19, w21
  4038d8:	mov	x27, x2
  4038dc:	mov	w20, #0x30                  	// #48
  4038e0:	b	404018 <__fxstatat@plt+0x2748>
  4038e4:	cmp	x26, x2
  4038e8:	b.ls	4038f4 <__fxstatat@plt+0x2024>  // b.plast
  4038ec:	mov	w1, #0x30                  	// #48
  4038f0:	strb	w1, [x28, x2]
  4038f4:	add	x1, x27, #0x2
  4038f8:	cmp	x26, x1
  4038fc:	b.ls	403908 <__fxstatat@plt+0x2038>  // b.plast
  403900:	mov	w2, #0x30                  	// #48
  403904:	strb	w2, [x28, x1]
  403908:	add	x2, x27, #0x3
  40390c:	b	4038b8 <__fxstatat@plt+0x1fe8>
  403910:	mov	w22, #0x0                   	// #0
  403914:	cmp	w23, #0x2
  403918:	b.eq	403934 <__fxstatat@plt+0x2064>  // b.none
  40391c:	cmp	w23, #0x5
  403920:	b.eq	403948 <__fxstatat@plt+0x2078>  // b.none
  403924:	mov	w19, #0x0                   	// #0
  403928:	mov	w0, #0x0                   	// #0
  40392c:	mov	w20, #0x3f                  	// #63
  403930:	b	403ff0 <__fxstatat@plt+0x2720>
  403934:	ldr	w0, [sp, #112]
  403938:	cbnz	w0, 4042d8 <__fxstatat@plt+0x2a08>
  40393c:	mov	w19, w0
  403940:	mov	w20, #0x3f                  	// #63
  403944:	b	403c64 <__fxstatat@plt+0x2394>
  403948:	ldr	x0, [sp, #184]
  40394c:	tbz	w0, #2, 404118 <__fxstatat@plt+0x2848>
  403950:	add	x4, x24, #0x2
  403954:	cmp	x4, x25
  403958:	b.cs	404128 <__fxstatat@plt+0x2858>  // b.hs, b.nlast
  40395c:	ldr	x0, [sp, #136]
  403960:	add	x0, x0, x24
  403964:	ldrb	w20, [x0, #1]
  403968:	cmp	w20, #0x3f
  40396c:	b.eq	403980 <__fxstatat@plt+0x20b0>  // b.none
  403970:	mov	w19, #0x0                   	// #0
  403974:	mov	w0, #0x0                   	// #0
  403978:	mov	w20, #0x3f                  	// #63
  40397c:	b	403ff0 <__fxstatat@plt+0x2720>
  403980:	ldr	x0, [sp, #136]
  403984:	ldrb	w3, [x0, x4]
  403988:	cmp	w3, #0x3e
  40398c:	b.hi	404138 <__fxstatat@plt+0x2868>  // b.pmore
  403990:	mov	x1, #0x1                   	// #1
  403994:	lsl	x1, x1, x3
  403998:	mov	w19, #0x0                   	// #0
  40399c:	mov	w0, #0x0                   	// #0
  4039a0:	mov	x2, #0xa38200000000        	// #179778741075968
  4039a4:	movk	x2, #0x7000, lsl #48
  4039a8:	tst	x1, x2
  4039ac:	b.eq	403ff0 <__fxstatat@plt+0x2720>  // b.none
  4039b0:	ldr	w0, [sp, #112]
  4039b4:	cbnz	w0, 404370 <__fxstatat@plt+0x2aa0>
  4039b8:	cmp	x26, x27
  4039bc:	b.ls	4039c8 <__fxstatat@plt+0x20f8>  // b.plast
  4039c0:	mov	w0, #0x3f                  	// #63
  4039c4:	strb	w0, [x28, x27]
  4039c8:	add	x0, x27, #0x1
  4039cc:	cmp	x26, x0
  4039d0:	b.ls	4039dc <__fxstatat@plt+0x210c>  // b.plast
  4039d4:	mov	w1, #0x22                  	// #34
  4039d8:	strb	w1, [x28, x0]
  4039dc:	add	x0, x27, #0x2
  4039e0:	cmp	x26, x0
  4039e4:	b.ls	4039f0 <__fxstatat@plt+0x2120>  // b.plast
  4039e8:	mov	w1, #0x22                  	// #34
  4039ec:	strb	w1, [x28, x0]
  4039f0:	add	x0, x27, #0x3
  4039f4:	cmp	x26, x0
  4039f8:	b.ls	403a04 <__fxstatat@plt+0x2134>  // b.plast
  4039fc:	mov	w1, #0x3f                  	// #63
  403a00:	strb	w1, [x28, x0]
  403a04:	add	x27, x27, #0x4
  403a08:	ldr	w0, [sp, #112]
  403a0c:	mov	w19, w0
  403a10:	mov	w20, w3
  403a14:	mov	x24, x4
  403a18:	b	403ff0 <__fxstatat@plt+0x2720>
  403a1c:	mov	w22, #0x0                   	// #0
  403a20:	mov	w20, #0x8                   	// #8
  403a24:	mov	w0, #0x62                  	// #98
  403a28:	b	403a58 <__fxstatat@plt+0x2188>
  403a2c:	mov	w22, #0x0                   	// #0
  403a30:	mov	w20, #0xc                   	// #12
  403a34:	mov	w0, #0x66                  	// #102
  403a38:	b	403a58 <__fxstatat@plt+0x2188>
  403a3c:	mov	w22, #0x0                   	// #0
  403a40:	mov	w20, #0xd                   	// #13
  403a44:	mov	w0, #0x72                  	// #114
  403a48:	ldr	w1, [sp, #112]
  403a4c:	cmp	w1, #0x0
  403a50:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  403a54:	b.eq	403b30 <__fxstatat@plt+0x2260>  // b.none
  403a58:	ldr	w1, [sp, #132]
  403a5c:	cbnz	w1, 40416c <__fxstatat@plt+0x289c>
  403a60:	mov	w19, w1
  403a64:	mov	w0, w1
  403a68:	b	403ff0 <__fxstatat@plt+0x2720>
  403a6c:	mov	w22, #0x0                   	// #0
  403a70:	mov	w20, #0x9                   	// #9
  403a74:	mov	w0, #0x74                  	// #116
  403a78:	b	403a48 <__fxstatat@plt+0x2178>
  403a7c:	mov	w22, #0x0                   	// #0
  403a80:	mov	w20, #0xb                   	// #11
  403a84:	mov	w0, #0x76                  	// #118
  403a88:	b	403a58 <__fxstatat@plt+0x2188>
  403a8c:	mov	w22, #0x0                   	// #0
  403a90:	cmp	w23, #0x2
  403a94:	b.eq	403ac0 <__fxstatat@plt+0x21f0>  // b.none
  403a98:	ldr	w0, [sp, #132]
  403a9c:	cmp	w0, #0x0
  403aa0:	ldr	w0, [sp, #112]
  403aa4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403aa8:	ldr	w0, [sp, #176]
  403aac:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403ab0:	b.ne	404184 <__fxstatat@plt+0x28b4>  // b.any
  403ab4:	mov	w20, #0x5c                  	// #92
  403ab8:	mov	w0, w20
  403abc:	b	403a58 <__fxstatat@plt+0x2188>
  403ac0:	ldr	w0, [sp, #112]
  403ac4:	cbnz	w0, 4042e4 <__fxstatat@plt+0x2a14>
  403ac8:	mov	w19, w0
  403acc:	mov	w20, #0x5c                  	// #92
  403ad0:	eor	w0, w0, #0x1
  403ad4:	ldr	w1, [sp, #124]
  403ad8:	and	w0, w1, w0
  403adc:	tst	w0, #0xff
  403ae0:	b.eq	404090 <__fxstatat@plt+0x27c0>  // b.none
  403ae4:	cmp	x26, x27
  403ae8:	b.ls	403af4 <__fxstatat@plt+0x2224>  // b.plast
  403aec:	mov	w0, #0x27                  	// #39
  403af0:	strb	w0, [x28, x27]
  403af4:	add	x0, x27, #0x1
  403af8:	cmp	x26, x0
  403afc:	b.ls	403b08 <__fxstatat@plt+0x2238>  // b.plast
  403b00:	mov	w1, #0x27                  	// #39
  403b04:	strb	w1, [x28, x0]
  403b08:	add	x27, x27, #0x2
  403b0c:	str	wzr, [sp, #124]
  403b10:	b	404090 <__fxstatat@plt+0x27c0>
  403b14:	mov	w0, #0x6e                  	// #110
  403b18:	b	403a48 <__fxstatat@plt+0x2178>
  403b1c:	mov	w0, #0x6e                  	// #110
  403b20:	b	403a48 <__fxstatat@plt+0x2178>
  403b24:	mov	w22, #0x0                   	// #0
  403b28:	mov	w0, #0x6e                  	// #110
  403b2c:	b	403a48 <__fxstatat@plt+0x2178>
  403b30:	mov	x24, x25
  403b34:	mov	w25, #0x2                   	// #2
  403b38:	b	404304 <__fxstatat@plt+0x2a34>
  403b3c:	mov	w0, #0x61                  	// #97
  403b40:	b	403a58 <__fxstatat@plt+0x2188>
  403b44:	mov	w0, #0x61                  	// #97
  403b48:	b	403a58 <__fxstatat@plt+0x2188>
  403b4c:	mov	w22, #0x0                   	// #0
  403b50:	cmp	x25, #0x1
  403b54:	cset	w0, ne  // ne = any
  403b58:	cmn	x25, #0x1
  403b5c:	b.eq	403b74 <__fxstatat@plt+0x22a4>  // b.none
  403b60:	cbnz	w0, 404144 <__fxstatat@plt+0x2874>
  403b64:	cbz	x24, 403b9c <__fxstatat@plt+0x22cc>
  403b68:	mov	w19, #0x0                   	// #0
  403b6c:	mov	w0, #0x0                   	// #0
  403b70:	b	403ff0 <__fxstatat@plt+0x2720>
  403b74:	ldr	x0, [sp, #136]
  403b78:	ldrb	w0, [x0, #1]
  403b7c:	cmp	w0, #0x0
  403b80:	cset	w0, ne  // ne = any
  403b84:	b	403b60 <__fxstatat@plt+0x2290>
  403b88:	mov	w22, #0x0                   	// #0
  403b8c:	b	403b64 <__fxstatat@plt+0x2294>
  403b90:	mov	w22, #0x0                   	// #0
  403b94:	b	403b9c <__fxstatat@plt+0x22cc>
  403b98:	mov	w19, w22
  403b9c:	cmp	w23, #0x2
  403ba0:	cset	w0, eq  // eq = none
  403ba4:	ldr	w1, [sp, #112]
  403ba8:	ands	w0, w1, w0
  403bac:	b.eq	403ff0 <__fxstatat@plt+0x2720>  // b.none
  403bb0:	mov	x24, x25
  403bb4:	mov	w25, #0x2                   	// #2
  403bb8:	b	404304 <__fxstatat@plt+0x2a34>
  403bbc:	ldr	w19, [sp, #112]
  403bc0:	b	403b9c <__fxstatat@plt+0x22cc>
  403bc4:	mov	w22, #0x0                   	// #0
  403bc8:	mov	w19, #0x0                   	// #0
  403bcc:	b	403b9c <__fxstatat@plt+0x22cc>
  403bd0:	mov	w22, #0x0                   	// #0
  403bd4:	cmp	w23, #0x2
  403bd8:	b.eq	403bec <__fxstatat@plt+0x231c>  // b.none
  403bdc:	str	w19, [sp, #180]
  403be0:	mov	w0, #0x0                   	// #0
  403be4:	mov	w20, #0x27                  	// #39
  403be8:	b	403ff0 <__fxstatat@plt+0x2720>
  403bec:	ldr	w0, [sp, #112]
  403bf0:	cbnz	w0, 4042f0 <__fxstatat@plt+0x2a20>
  403bf4:	cmp	x26, #0x0
  403bf8:	mov	x0, #0x0                   	// #0
  403bfc:	ldr	x1, [sp, #192]
  403c00:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403c04:	b.eq	403c34 <__fxstatat@plt+0x2364>  // b.none
  403c08:	cmp	x26, x27
  403c0c:	b.ls	403c18 <__fxstatat@plt+0x2348>  // b.plast
  403c10:	mov	w0, #0x27                  	// #39
  403c14:	strb	w0, [x28, x27]
  403c18:	add	x0, x27, #0x1
  403c1c:	cmp	x26, x0
  403c20:	b.ls	403c6c <__fxstatat@plt+0x239c>  // b.plast
  403c24:	mov	w1, #0x5c                  	// #92
  403c28:	strb	w1, [x28, x0]
  403c2c:	mov	x0, x26
  403c30:	ldr	x26, [sp, #192]
  403c34:	add	x1, x27, #0x2
  403c38:	cmp	x1, x0
  403c3c:	b.cs	403c48 <__fxstatat@plt+0x2378>  // b.hs, b.nlast
  403c40:	mov	w2, #0x27                  	// #39
  403c44:	strb	w2, [x28, x1]
  403c48:	add	x27, x27, #0x3
  403c4c:	str	w19, [sp, #180]
  403c50:	ldr	w1, [sp, #112]
  403c54:	str	w1, [sp, #124]
  403c58:	str	x26, [sp, #192]
  403c5c:	mov	x26, x0
  403c60:	mov	w20, #0x27                  	// #39
  403c64:	mov	w0, #0x0                   	// #0
  403c68:	b	404018 <__fxstatat@plt+0x2748>
  403c6c:	mov	x0, x26
  403c70:	ldr	x26, [sp, #192]
  403c74:	b	403c34 <__fxstatat@plt+0x2364>
  403c78:	mov	w22, #0x0                   	// #0
  403c7c:	ldr	x0, [sp, #168]
  403c80:	cmp	x0, #0x1
  403c84:	b.ne	403cc0 <__fxstatat@plt+0x23f0>  // b.any
  403c88:	bl	401780 <__ctype_b_loc@plt>
  403c8c:	and	x1, x20, #0xff
  403c90:	ldr	x0, [x0]
  403c94:	ldrh	w19, [x0, x1, lsl #1]
  403c98:	ubfx	x19, x19, #14, #1
  403c9c:	ldr	x0, [sp, #168]
  403ca0:	mov	x2, x0
  403ca4:	eor	w0, w19, #0x1
  403ca8:	ldr	w1, [sp, #132]
  403cac:	and	w0, w1, w0
  403cb0:	ands	w0, w0, #0xff
  403cb4:	b.eq	403ff0 <__fxstatat@plt+0x2720>  // b.none
  403cb8:	mov	w19, #0x0                   	// #0
  403cbc:	b	403e6c <__fxstatat@plt+0x259c>
  403cc0:	str	xzr, [sp, #232]
  403cc4:	cmn	x25, #0x1
  403cc8:	b.eq	403cec <__fxstatat@plt+0x241c>  // b.none
  403ccc:	mov	x0, #0x0                   	// #0
  403cd0:	str	w21, [sp, #176]
  403cd4:	str	w20, [sp, #208]
  403cd8:	str	w22, [sp, #212]
  403cdc:	mov	x22, x0
  403ce0:	str	x27, [sp, #216]
  403ce4:	ldr	w27, [sp, #112]
  403ce8:	b	403dbc <__fxstatat@plt+0x24ec>
  403cec:	ldr	x0, [sp, #136]
  403cf0:	bl	401560 <strlen@plt>
  403cf4:	mov	x25, x0
  403cf8:	b	403ccc <__fxstatat@plt+0x23fc>
  403cfc:	ldr	w20, [sp, #208]
  403d00:	mov	x2, x22
  403d04:	mov	x0, x21
  403d08:	ldr	w21, [sp, #176]
  403d0c:	ldr	w22, [sp, #212]
  403d10:	ldr	x27, [sp, #216]
  403d14:	mov	w19, #0x0                   	// #0
  403d18:	cmp	x0, x25
  403d1c:	b.cs	403e64 <__fxstatat@plt+0x2594>  // b.hs, b.nlast
  403d20:	mov	x1, x2
  403d24:	ldr	x2, [sp, #136]
  403d28:	ldrb	w0, [x2, x0]
  403d2c:	cbz	w0, 403d4c <__fxstatat@plt+0x247c>
  403d30:	add	x1, x1, #0x1
  403d34:	add	x0, x24, x1
  403d38:	cmp	x25, x0
  403d3c:	b.hi	403d28 <__fxstatat@plt+0x2458>  // b.pmore
  403d40:	mov	x2, x1
  403d44:	mov	w19, #0x0                   	// #0
  403d48:	b	403e64 <__fxstatat@plt+0x2594>
  403d4c:	mov	x2, x1
  403d50:	mov	w19, #0x0                   	// #0
  403d54:	b	403e64 <__fxstatat@plt+0x2594>
  403d58:	add	x1, x1, #0x1
  403d5c:	cmp	x1, x21
  403d60:	b.eq	403d9c <__fxstatat@plt+0x24cc>  // b.none
  403d64:	ldrb	w0, [x1]
  403d68:	sub	w0, w0, #0x5b
  403d6c:	and	w0, w0, #0xff
  403d70:	cmp	w0, #0x21
  403d74:	b.hi	403d58 <__fxstatat@plt+0x2488>  // b.pmore
  403d78:	mov	x2, #0x1                   	// #1
  403d7c:	lsl	x0, x2, x0
  403d80:	mov	x2, #0x2b                  	// #43
  403d84:	movk	x2, #0x2, lsl #32
  403d88:	tst	x0, x2
  403d8c:	b.eq	403d58 <__fxstatat@plt+0x2488>  // b.none
  403d90:	mov	x24, x25
  403d94:	mov	w25, #0x2                   	// #2
  403d98:	b	404304 <__fxstatat@plt+0x2a34>
  403d9c:	ldr	w0, [sp, #228]
  403da0:	bl	401850 <iswprint@plt>
  403da4:	cmp	w0, #0x0
  403da8:	csel	w19, w19, wzr, ne  // ne = any
  403dac:	add	x22, x22, x20
  403db0:	add	x0, sp, #0xe8
  403db4:	bl	401720 <mbsinit@plt>
  403db8:	cbnz	w0, 403e1c <__fxstatat@plt+0x254c>
  403dbc:	add	x21, x24, x22
  403dc0:	add	x3, sp, #0xe8
  403dc4:	sub	x2, x25, x21
  403dc8:	ldr	x0, [sp, #136]
  403dcc:	add	x1, x0, x21
  403dd0:	add	x0, sp, #0xe4
  403dd4:	bl	4077fc <__fxstatat@plt+0x5f2c>
  403dd8:	mov	x20, x0
  403ddc:	cbz	x0, 403e50 <__fxstatat@plt+0x2580>
  403de0:	cmn	x0, #0x1
  403de4:	b.eq	403e34 <__fxstatat@plt+0x2564>  // b.none
  403de8:	cmn	x0, #0x2
  403dec:	b.eq	403cfc <__fxstatat@plt+0x242c>  // b.none
  403df0:	cmp	w27, #0x0
  403df4:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  403df8:	b.ne	403d9c <__fxstatat@plt+0x24cc>  // b.any
  403dfc:	cmp	x0, #0x1
  403e00:	b.ls	403d9c <__fxstatat@plt+0x24cc>  // b.plast
  403e04:	add	x1, x21, #0x1
  403e08:	ldr	x0, [sp, #136]
  403e0c:	add	x1, x0, x1
  403e10:	add	x0, x0, x20
  403e14:	add	x21, x0, x21
  403e18:	b	403d64 <__fxstatat@plt+0x2494>
  403e1c:	ldr	w21, [sp, #176]
  403e20:	ldr	w20, [sp, #208]
  403e24:	mov	x2, x22
  403e28:	ldr	w22, [sp, #212]
  403e2c:	ldr	x27, [sp, #216]
  403e30:	b	403e64 <__fxstatat@plt+0x2594>
  403e34:	ldr	w21, [sp, #176]
  403e38:	ldr	w20, [sp, #208]
  403e3c:	mov	x2, x22
  403e40:	ldr	w22, [sp, #212]
  403e44:	ldr	x27, [sp, #216]
  403e48:	mov	w19, #0x0                   	// #0
  403e4c:	b	403e64 <__fxstatat@plt+0x2594>
  403e50:	ldr	w21, [sp, #176]
  403e54:	ldr	w20, [sp, #208]
  403e58:	mov	x2, x22
  403e5c:	ldr	w22, [sp, #212]
  403e60:	ldr	x27, [sp, #216]
  403e64:	cmp	x2, #0x1
  403e68:	b.ls	403ca4 <__fxstatat@plt+0x23d4>  // b.plast
  403e6c:	add	x5, x24, x2
  403e70:	mov	w0, #0x0                   	// #0
  403e74:	eor	w1, w19, #0x1
  403e78:	ldr	w2, [sp, #132]
  403e7c:	and	w1, w2, w1
  403e80:	and	w1, w1, #0xff
  403e84:	mov	w3, w1
  403e88:	mov	w6, #0x5c                  	// #92
  403e8c:	mov	w7, #0x24                  	// #36
  403e90:	ldr	w9, [sp, #112]
  403e94:	ldr	w4, [sp, #124]
  403e98:	ldr	x8, [sp, #136]
  403e9c:	b	403f18 <__fxstatat@plt+0x2648>
  403ea0:	cbz	w22, 403eb4 <__fxstatat@plt+0x25e4>
  403ea4:	cmp	x26, x27
  403ea8:	b.ls	403eb0 <__fxstatat@plt+0x25e0>  // b.plast
  403eac:	strb	w6, [x28, x27]
  403eb0:	add	x27, x27, #0x1
  403eb4:	add	x2, x24, #0x1
  403eb8:	cmp	x2, x5
  403ebc:	b.cs	403fd0 <__fxstatat@plt+0x2700>  // b.hs, b.nlast
  403ec0:	eor	w22, w0, #0x1
  403ec4:	and	w22, w4, w22
  403ec8:	ands	w22, w22, #0xff
  403ecc:	b.eq	403fe4 <__fxstatat@plt+0x2714>  // b.none
  403ed0:	cmp	x26, x27
  403ed4:	b.ls	403ee0 <__fxstatat@plt+0x2610>  // b.plast
  403ed8:	mov	w4, #0x27                  	// #39
  403edc:	strb	w4, [x28, x27]
  403ee0:	add	x4, x27, #0x1
  403ee4:	cmp	x26, x4
  403ee8:	b.ls	403ef4 <__fxstatat@plt+0x2624>  // b.plast
  403eec:	mov	w10, #0x27                  	// #39
  403ef0:	strb	w10, [x28, x4]
  403ef4:	add	x27, x27, #0x2
  403ef8:	mov	w22, w3
  403efc:	mov	x24, x2
  403f00:	mov	w4, w3
  403f04:	cmp	x26, x27
  403f08:	b.ls	403f10 <__fxstatat@plt+0x2640>  // b.plast
  403f0c:	strb	w20, [x28, x27]
  403f10:	add	x27, x27, #0x1
  403f14:	ldrb	w20, [x8, x24]
  403f18:	cbz	w1, 403ea0 <__fxstatat@plt+0x25d0>
  403f1c:	cbnz	w9, 4042ac <__fxstatat@plt+0x29dc>
  403f20:	cmp	w23, #0x2
  403f24:	cset	w0, eq  // eq = none
  403f28:	eor	w2, w4, #0x1
  403f2c:	ands	w0, w0, w2
  403f30:	b.eq	403f70 <__fxstatat@plt+0x26a0>  // b.none
  403f34:	cmp	x26, x27
  403f38:	b.ls	403f44 <__fxstatat@plt+0x2674>  // b.plast
  403f3c:	mov	w2, #0x27                  	// #39
  403f40:	strb	w2, [x28, x27]
  403f44:	add	x2, x27, #0x1
  403f48:	cmp	x26, x2
  403f4c:	b.ls	403f54 <__fxstatat@plt+0x2684>  // b.plast
  403f50:	strb	w7, [x28, x2]
  403f54:	add	x2, x27, #0x2
  403f58:	cmp	x26, x2
  403f5c:	b.ls	403f68 <__fxstatat@plt+0x2698>  // b.plast
  403f60:	mov	w4, #0x27                  	// #39
  403f64:	strb	w4, [x28, x2]
  403f68:	add	x27, x27, #0x3
  403f6c:	mov	w4, w0
  403f70:	cmp	x26, x27
  403f74:	b.ls	403f7c <__fxstatat@plt+0x26ac>  // b.plast
  403f78:	strb	w6, [x28, x27]
  403f7c:	add	x0, x27, #0x1
  403f80:	cmp	x26, x0
  403f84:	b.ls	403f94 <__fxstatat@plt+0x26c4>  // b.plast
  403f88:	lsr	w2, w20, #6
  403f8c:	add	w2, w2, #0x30
  403f90:	strb	w2, [x28, x0]
  403f94:	add	x0, x27, #0x2
  403f98:	cmp	x26, x0
  403f9c:	b.ls	403fac <__fxstatat@plt+0x26dc>  // b.plast
  403fa0:	ubfx	x2, x20, #3, #3
  403fa4:	add	w2, w2, #0x30
  403fa8:	strb	w2, [x28, x0]
  403fac:	add	x27, x27, #0x3
  403fb0:	and	w20, w20, #0x7
  403fb4:	add	w20, w20, #0x30
  403fb8:	add	x2, x24, #0x1
  403fbc:	cmp	x5, x2
  403fc0:	b.ls	403fd8 <__fxstatat@plt+0x2708>  // b.plast
  403fc4:	mov	w0, w3
  403fc8:	mov	x24, x2
  403fcc:	b	403f04 <__fxstatat@plt+0x2634>
  403fd0:	str	w4, [sp, #124]
  403fd4:	b	403ad0 <__fxstatat@plt+0x2200>
  403fd8:	str	w4, [sp, #124]
  403fdc:	mov	w0, w1
  403fe0:	b	403ad0 <__fxstatat@plt+0x2200>
  403fe4:	mov	x24, x2
  403fe8:	b	403f04 <__fxstatat@plt+0x2634>
  403fec:	mov	w0, w22
  403ff0:	cmp	w21, #0x0
  403ff4:	ldr	w1, [sp, #112]
  403ff8:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  403ffc:	b.eq	404018 <__fxstatat@plt+0x2748>  // b.none
  404000:	ldr	x2, [sp, #152]
  404004:	cbz	x2, 404018 <__fxstatat@plt+0x2748>
  404008:	ubfx	x1, x20, #5, #8
  40400c:	ldr	w1, [x2, x1, lsl #2]
  404010:	lsr	w1, w1, w20
  404014:	tbnz	w1, #0, 40401c <__fxstatat@plt+0x274c>
  404018:	cbz	w22, 403ad0 <__fxstatat@plt+0x2200>
  40401c:	ldr	w0, [sp, #112]
  404020:	cbnz	w0, 4042fc <__fxstatat@plt+0x2a2c>
  404024:	cmp	w23, #0x2
  404028:	cset	w0, eq  // eq = none
  40402c:	ldr	w1, [sp, #124]
  404030:	eor	w1, w1, #0x1
  404034:	ands	w0, w0, w1
  404038:	b.eq	40407c <__fxstatat@plt+0x27ac>  // b.none
  40403c:	cmp	x26, x27
  404040:	b.ls	40404c <__fxstatat@plt+0x277c>  // b.plast
  404044:	mov	w1, #0x27                  	// #39
  404048:	strb	w1, [x28, x27]
  40404c:	add	x1, x27, #0x1
  404050:	cmp	x26, x1
  404054:	b.ls	404060 <__fxstatat@plt+0x2790>  // b.plast
  404058:	mov	w2, #0x24                  	// #36
  40405c:	strb	w2, [x28, x1]
  404060:	add	x1, x27, #0x2
  404064:	cmp	x26, x1
  404068:	b.ls	404074 <__fxstatat@plt+0x27a4>  // b.plast
  40406c:	mov	w2, #0x27                  	// #39
  404070:	strb	w2, [x28, x1]
  404074:	add	x27, x27, #0x3
  404078:	str	w0, [sp, #124]
  40407c:	cmp	x26, x27
  404080:	b.ls	40408c <__fxstatat@plt+0x27bc>  // b.plast
  404084:	mov	w0, #0x5c                  	// #92
  404088:	strb	w0, [x28, x27]
  40408c:	add	x27, x27, #0x1
  404090:	cmp	x27, x26
  404094:	b.cs	40409c <__fxstatat@plt+0x27cc>  // b.hs, b.nlast
  404098:	strb	w20, [x28, x27]
  40409c:	add	x27, x27, #0x1
  4040a0:	cmp	w19, #0x0
  4040a4:	ldr	w0, [sp, #128]
  4040a8:	csel	w0, w0, w19, ne  // ne = any
  4040ac:	str	w0, [sp, #128]
  4040b0:	add	x24, x24, #0x1
  4040b4:	cmp	x25, x24
  4040b8:	cset	w19, ne  // ne = any
  4040bc:	cmn	x25, #0x1
  4040c0:	b.eq	404194 <__fxstatat@plt+0x28c4>  // b.none
  4040c4:	cbz	w19, 4041a8 <__fxstatat@plt+0x28d8>
  4040c8:	cmp	w23, #0x2
  4040cc:	cset	w21, ne  // ne = any
  4040d0:	ldr	w0, [sp, #132]
  4040d4:	and	w21, w0, w21
  4040d8:	ldr	x0, [sp, #144]
  4040dc:	cmp	x0, #0x0
  4040e0:	cset	w0, ne  // ne = any
  4040e4:	str	w0, [sp, #176]
  4040e8:	csel	w22, w21, wzr, ne  // ne = any
  4040ec:	cbnz	w22, 403740 <__fxstatat@plt+0x1e70>
  4040f0:	ldr	x0, [sp, #136]
  4040f4:	ldrb	w20, [x0, x24]
  4040f8:	cmp	w20, #0x7e
  4040fc:	b.hi	403c7c <__fxstatat@plt+0x23ac>  // b.pmore
  404100:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  404104:	add	x0, x0, #0xf20
  404108:	ldrh	w0, [x0, w20, uxtw #1]
  40410c:	adr	x1, 404118 <__fxstatat@plt+0x2848>
  404110:	add	x0, x1, w0, sxth #2
  404114:	br	x0
  404118:	mov	w19, #0x0                   	// #0
  40411c:	mov	w0, #0x0                   	// #0
  404120:	mov	w20, #0x3f                  	// #63
  404124:	b	403ff0 <__fxstatat@plt+0x2720>
  404128:	mov	w19, #0x0                   	// #0
  40412c:	mov	w0, #0x0                   	// #0
  404130:	mov	w20, #0x3f                  	// #63
  404134:	b	403ff0 <__fxstatat@plt+0x2720>
  404138:	mov	w19, #0x0                   	// #0
  40413c:	mov	w0, #0x0                   	// #0
  404140:	b	403ff0 <__fxstatat@plt+0x2720>
  404144:	mov	w19, #0x0                   	// #0
  404148:	mov	w0, #0x0                   	// #0
  40414c:	b	403ff0 <__fxstatat@plt+0x2720>
  404150:	mov	w19, w22
  404154:	ldr	w0, [sp, #112]
  404158:	b	403ff0 <__fxstatat@plt+0x2720>
  40415c:	mov	w19, w22
  404160:	mov	w22, #0x0                   	// #0
  404164:	mov	w0, #0x0                   	// #0
  404168:	b	403ff0 <__fxstatat@plt+0x2720>
  40416c:	mov	w20, w0
  404170:	mov	w19, #0x0                   	// #0
  404174:	b	40401c <__fxstatat@plt+0x274c>
  404178:	mov	w19, #0x0                   	// #0
  40417c:	mov	w20, #0x61                  	// #97
  404180:	b	40401c <__fxstatat@plt+0x274c>
  404184:	mov	w19, #0x0                   	// #0
  404188:	mov	w0, #0x0                   	// #0
  40418c:	mov	w20, #0x5c                  	// #92
  404190:	b	403ad0 <__fxstatat@plt+0x2200>
  404194:	ldr	x0, [sp, #136]
  404198:	ldrb	w0, [x0, x24]
  40419c:	cmp	w0, #0x0
  4041a0:	cset	w19, ne  // ne = any
  4041a4:	b	4040c4 <__fxstatat@plt+0x27f4>
  4041a8:	cmp	w23, #0x2
  4041ac:	cset	w1, eq  // eq = none
  4041b0:	cmp	w1, #0x0
  4041b4:	ldr	w0, [sp, #112]
  4041b8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4041bc:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  4041c0:	b.eq	4042c0 <__fxstatat@plt+0x29f0>  // b.none
  4041c4:	eor	w0, w0, #0x1
  4041c8:	and	w0, w0, #0xff
  4041cc:	cmp	w1, #0x0
  4041d0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4041d4:	cset	w1, ne  // ne = any
  4041d8:	ldr	w2, [sp, #180]
  4041dc:	ands	w1, w2, w1
  4041e0:	b.eq	404254 <__fxstatat@plt+0x2984>  // b.none
  4041e4:	ldr	w0, [sp, #128]
  4041e8:	cbnz	w0, 40421c <__fxstatat@plt+0x294c>
  4041ec:	cmp	x26, #0x0
  4041f0:	cset	w0, eq  // eq = none
  4041f4:	ldr	x2, [sp, #192]
  4041f8:	cmp	x2, #0x0
  4041fc:	csel	w0, w0, wzr, ne  // ne = any
  404200:	str	w0, [sp, #180]
  404204:	mov	w23, #0x2                   	// #2
  404208:	cbz	w0, 404250 <__fxstatat@plt+0x2980>
  40420c:	ldr	w0, [sp, #128]
  404210:	str	w0, [sp, #112]
  404214:	ldr	x26, [sp, #192]
  404218:	b	4034e4 <__fxstatat@plt+0x1c14>
  40421c:	ldr	x0, [sp, #240]
  404220:	str	x0, [sp]
  404224:	ldr	x7, [sp, #200]
  404228:	ldr	x6, [sp, #152]
  40422c:	ldr	w5, [sp, #184]
  404230:	mov	w4, #0x5                   	// #5
  404234:	mov	x3, x25
  404238:	ldr	x2, [sp, #136]
  40423c:	ldr	x1, [sp, #192]
  404240:	mov	x0, x28
  404244:	bl	403464 <__fxstatat@plt+0x1b94>
  404248:	mov	x27, x0
  40424c:	b	40434c <__fxstatat@plt+0x2a7c>
  404250:	mov	w0, w1
  404254:	ldr	x1, [sp, #160]
  404258:	cmp	x1, #0x0
  40425c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404260:	b.eq	40429c <__fxstatat@plt+0x29cc>  // b.none
  404264:	mov	x0, x1
  404268:	ldrb	w2, [x1]
  40426c:	cbz	w2, 40429c <__fxstatat@plt+0x29cc>
  404270:	mov	x1, x27
  404274:	sub	x0, x0, x27
  404278:	b	404288 <__fxstatat@plt+0x29b8>
  40427c:	add	x1, x1, #0x1
  404280:	ldrb	w2, [x0, x1]
  404284:	cbz	w2, 404298 <__fxstatat@plt+0x29c8>
  404288:	cmp	x26, x1
  40428c:	b.ls	40427c <__fxstatat@plt+0x29ac>  // b.plast
  404290:	strb	w2, [x28, x1]
  404294:	b	40427c <__fxstatat@plt+0x29ac>
  404298:	mov	x27, x1
  40429c:	cmp	x26, x27
  4042a0:	b.ls	40434c <__fxstatat@plt+0x2a7c>  // b.plast
  4042a4:	strb	wzr, [x28, x27]
  4042a8:	b	40434c <__fxstatat@plt+0x2a7c>
  4042ac:	mov	x24, x25
  4042b0:	mov	w25, w23
  4042b4:	ldr	w0, [sp, #112]
  4042b8:	str	w0, [sp, #132]
  4042bc:	b	404304 <__fxstatat@plt+0x2a34>
  4042c0:	mov	x24, x25
  4042c4:	mov	w25, #0x2                   	// #2
  4042c8:	b	404304 <__fxstatat@plt+0x2a34>
  4042cc:	mov	x24, x25
  4042d0:	mov	w25, w23
  4042d4:	b	404304 <__fxstatat@plt+0x2a34>
  4042d8:	mov	x24, x25
  4042dc:	mov	w25, w23
  4042e0:	b	404304 <__fxstatat@plt+0x2a34>
  4042e4:	mov	x24, x25
  4042e8:	mov	w25, w23
  4042ec:	b	404304 <__fxstatat@plt+0x2a34>
  4042f0:	mov	x24, x25
  4042f4:	mov	w25, w23
  4042f8:	b	404304 <__fxstatat@plt+0x2a34>
  4042fc:	mov	x24, x25
  404300:	mov	w25, w23
  404304:	ldr	w0, [sp, #132]
  404308:	cmp	w0, #0x0
  40430c:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  404310:	mov	w0, #0x4                   	// #4
  404314:	csel	w25, w25, w0, ne  // ne = any
  404318:	ldr	x0, [sp, #240]
  40431c:	str	x0, [sp]
  404320:	ldr	x7, [sp, #200]
  404324:	mov	x6, #0x0                   	// #0
  404328:	ldr	w0, [sp, #184]
  40432c:	and	w5, w0, #0xfffffffd
  404330:	mov	w4, w25
  404334:	mov	x3, x24
  404338:	ldr	x2, [sp, #136]
  40433c:	mov	x1, x26
  404340:	mov	x0, x28
  404344:	bl	403464 <__fxstatat@plt+0x1b94>
  404348:	mov	x27, x0
  40434c:	mov	x0, x27
  404350:	ldp	x19, x20, [sp, #32]
  404354:	ldp	x21, x22, [sp, #48]
  404358:	ldp	x23, x24, [sp, #64]
  40435c:	ldp	x25, x26, [sp, #80]
  404360:	ldp	x27, x28, [sp, #96]
  404364:	ldp	x29, x30, [sp, #16]
  404368:	add	sp, sp, #0xf0
  40436c:	ret
  404370:	mov	x24, x25
  404374:	mov	w25, w23
  404378:	b	404318 <__fxstatat@plt+0x2a48>
  40437c:	add	x27, x27, #0x4
  404380:	str	w0, [sp, #124]
  404384:	mov	w19, #0x0                   	// #0
  404388:	mov	w20, #0x30                  	// #48
  40438c:	b	403ff0 <__fxstatat@plt+0x2720>
  404390:	ldr	x0, [sp, #136]
  404394:	ldrb	w20, [x0, x24]
  404398:	cmp	w20, #0x7e
  40439c:	b.hi	403c78 <__fxstatat@plt+0x23a8>  // b.pmore
  4043a0:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  4043a4:	add	x0, x0, #0x20
  4043a8:	ldrh	w0, [x0, w20, uxtw #1]
  4043ac:	adr	x1, 4043b8 <__fxstatat@plt+0x2ae8>
  4043b0:	add	x0, x1, w0, sxth #2
  4043b4:	br	x0
  4043b8:	sub	sp, sp, #0x80
  4043bc:	stp	x29, x30, [sp, #16]
  4043c0:	add	x29, sp, #0x10
  4043c4:	stp	x19, x20, [sp, #32]
  4043c8:	stp	x21, x22, [sp, #48]
  4043cc:	stp	x23, x24, [sp, #64]
  4043d0:	stp	x25, x26, [sp, #80]
  4043d4:	stp	x27, x28, [sp, #96]
  4043d8:	mov	w19, w0
  4043dc:	str	x1, [sp, #112]
  4043e0:	str	x2, [sp, #120]
  4043e4:	mov	x20, x3
  4043e8:	bl	401890 <__errno_location@plt>
  4043ec:	mov	x23, x0
  4043f0:	ldr	w28, [x0]
  4043f4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4043f8:	ldr	x21, [x0, #520]
  4043fc:	tbnz	w19, #31, 404540 <__fxstatat@plt+0x2c70>
  404400:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  404404:	ldr	w0, [x0, #528]
  404408:	cmp	w0, w19
  40440c:	b.gt	404470 <__fxstatat@plt+0x2ba0>
  404410:	mov	w0, #0x7fffffff            	// #2147483647
  404414:	cmp	w19, w0
  404418:	b.eq	404544 <__fxstatat@plt+0x2c74>  // b.none
  40441c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  404420:	add	x0, x0, #0x208
  404424:	add	x0, x0, #0x10
  404428:	cmp	x21, x0
  40442c:	b.eq	404548 <__fxstatat@plt+0x2c78>  // b.none
  404430:	add	w24, w19, #0x1
  404434:	sbfiz	x1, x24, #4, #32
  404438:	mov	x0, x21
  40443c:	bl	405314 <__fxstatat@plt+0x3a44>
  404440:	mov	x21, x0
  404444:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  404448:	str	x21, [x0, #520]
  40444c:	adrp	x22, 41d000 <__fxstatat@plt+0x1b730>
  404450:	add	x22, x22, #0x208
  404454:	ldr	w0, [x22, #8]
  404458:	sub	w2, w24, w0
  40445c:	sbfiz	x2, x2, #4, #32
  404460:	mov	w1, #0x0                   	// #0
  404464:	add	x0, x21, w0, sxtw #4
  404468:	bl	401680 <memset@plt>
  40446c:	str	w24, [x22, #8]
  404470:	sbfiz	x19, x19, #4, #32
  404474:	add	x27, x21, x19
  404478:	ldr	x25, [x21, x19]
  40447c:	ldr	x22, [x27, #8]
  404480:	ldr	w24, [x20, #4]
  404484:	orr	w24, w24, #0x1
  404488:	add	x26, x20, #0x8
  40448c:	ldr	x0, [x20, #48]
  404490:	str	x0, [sp]
  404494:	ldr	x7, [x20, #40]
  404498:	mov	x6, x26
  40449c:	mov	w5, w24
  4044a0:	ldr	w4, [x20]
  4044a4:	ldr	x3, [sp, #120]
  4044a8:	ldr	x2, [sp, #112]
  4044ac:	mov	x1, x25
  4044b0:	mov	x0, x22
  4044b4:	bl	403464 <__fxstatat@plt+0x1b94>
  4044b8:	cmp	x25, x0
  4044bc:	b.hi	404518 <__fxstatat@plt+0x2c48>  // b.pmore
  4044c0:	add	x25, x0, #0x1
  4044c4:	str	x25, [x21, x19]
  4044c8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4044cc:	add	x0, x0, #0x2e0
  4044d0:	cmp	x22, x0
  4044d4:	b.eq	4044e0 <__fxstatat@plt+0x2c10>  // b.none
  4044d8:	mov	x0, x22
  4044dc:	bl	4017a0 <free@plt>
  4044e0:	mov	x0, x25
  4044e4:	bl	405298 <__fxstatat@plt+0x39c8>
  4044e8:	mov	x22, x0
  4044ec:	str	x0, [x27, #8]
  4044f0:	ldr	x1, [x20, #48]
  4044f4:	str	x1, [sp]
  4044f8:	ldr	x7, [x20, #40]
  4044fc:	mov	x6, x26
  404500:	mov	w5, w24
  404504:	ldr	w4, [x20]
  404508:	ldr	x3, [sp, #120]
  40450c:	ldr	x2, [sp, #112]
  404510:	mov	x1, x25
  404514:	bl	403464 <__fxstatat@plt+0x1b94>
  404518:	str	w28, [x23]
  40451c:	mov	x0, x22
  404520:	ldp	x19, x20, [sp, #32]
  404524:	ldp	x21, x22, [sp, #48]
  404528:	ldp	x23, x24, [sp, #64]
  40452c:	ldp	x25, x26, [sp, #80]
  404530:	ldp	x27, x28, [sp, #96]
  404534:	ldp	x29, x30, [sp, #16]
  404538:	add	sp, sp, #0x80
  40453c:	ret
  404540:	bl	401710 <abort@plt>
  404544:	bl	405524 <__fxstatat@plt+0x3c54>
  404548:	add	w24, w19, #0x1
  40454c:	sbfiz	x1, x24, #4, #32
  404550:	mov	x0, #0x0                   	// #0
  404554:	bl	405314 <__fxstatat@plt+0x3a44>
  404558:	mov	x21, x0
  40455c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  404560:	add	x1, x0, #0x208
  404564:	str	x21, [x0, #520]
  404568:	ldp	x0, x1, [x1, #16]
  40456c:	stp	x0, x1, [x21]
  404570:	b	40444c <__fxstatat@plt+0x2b7c>
  404574:	stp	x29, x30, [sp, #-48]!
  404578:	mov	x29, sp
  40457c:	stp	x19, x20, [sp, #16]
  404580:	str	x21, [sp, #32]
  404584:	mov	x20, x0
  404588:	bl	401890 <__errno_location@plt>
  40458c:	mov	x19, x0
  404590:	ldr	w21, [x0]
  404594:	adrp	x2, 41d000 <__fxstatat@plt+0x1b730>
  404598:	add	x2, x2, #0x2e0
  40459c:	add	x2, x2, #0x100
  4045a0:	cmp	x20, #0x0
  4045a4:	mov	x1, #0x38                  	// #56
  4045a8:	csel	x0, x2, x20, eq  // eq = none
  4045ac:	bl	4054c4 <__fxstatat@plt+0x3bf4>
  4045b0:	str	w21, [x19]
  4045b4:	ldp	x19, x20, [sp, #16]
  4045b8:	ldr	x21, [sp, #32]
  4045bc:	ldp	x29, x30, [sp], #48
  4045c0:	ret
  4045c4:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  4045c8:	add	x1, x1, #0x2e0
  4045cc:	add	x1, x1, #0x100
  4045d0:	cmp	x0, #0x0
  4045d4:	csel	x0, x1, x0, eq  // eq = none
  4045d8:	ldr	w0, [x0]
  4045dc:	ret
  4045e0:	adrp	x2, 41d000 <__fxstatat@plt+0x1b730>
  4045e4:	add	x2, x2, #0x2e0
  4045e8:	add	x2, x2, #0x100
  4045ec:	cmp	x0, #0x0
  4045f0:	csel	x0, x2, x0, eq  // eq = none
  4045f4:	str	w1, [x0]
  4045f8:	ret
  4045fc:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  404600:	add	x3, x3, #0x2e0
  404604:	add	x3, x3, #0x100
  404608:	cmp	x0, #0x0
  40460c:	csel	x0, x3, x0, eq  // eq = none
  404610:	add	x0, x0, #0x8
  404614:	ubfx	x4, x1, #5, #3
  404618:	and	w1, w1, #0x1f
  40461c:	ldr	w5, [x0, x4, lsl #2]
  404620:	lsr	w3, w5, w1
  404624:	eor	w2, w3, w2
  404628:	and	w2, w2, #0x1
  40462c:	lsl	w2, w2, w1
  404630:	eor	w2, w2, w5
  404634:	str	w2, [x0, x4, lsl #2]
  404638:	and	w0, w3, #0x1
  40463c:	ret
  404640:	mov	x2, x0
  404644:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  404648:	add	x0, x0, #0x2e0
  40464c:	add	x0, x0, #0x100
  404650:	cmp	x2, #0x0
  404654:	csel	x2, x0, x2, eq  // eq = none
  404658:	ldr	w0, [x2, #4]
  40465c:	str	w1, [x2, #4]
  404660:	ret
  404664:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  404668:	add	x3, x3, #0x2e0
  40466c:	add	x3, x3, #0x100
  404670:	cmp	x0, #0x0
  404674:	csel	x0, x3, x0, eq  // eq = none
  404678:	mov	w3, #0xa                   	// #10
  40467c:	str	w3, [x0]
  404680:	cmp	x1, #0x0
  404684:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404688:	b.eq	404698 <__fxstatat@plt+0x2dc8>  // b.none
  40468c:	str	x1, [x0, #40]
  404690:	str	x2, [x0, #48]
  404694:	ret
  404698:	stp	x29, x30, [sp, #-16]!
  40469c:	mov	x29, sp
  4046a0:	bl	401710 <abort@plt>
  4046a4:	sub	sp, sp, #0x60
  4046a8:	stp	x29, x30, [sp, #16]
  4046ac:	add	x29, sp, #0x10
  4046b0:	stp	x19, x20, [sp, #32]
  4046b4:	stp	x21, x22, [sp, #48]
  4046b8:	stp	x23, x24, [sp, #64]
  4046bc:	str	x25, [sp, #80]
  4046c0:	mov	x21, x0
  4046c4:	mov	x22, x1
  4046c8:	mov	x23, x2
  4046cc:	mov	x24, x3
  4046d0:	mov	x19, x4
  4046d4:	adrp	x4, 41d000 <__fxstatat@plt+0x1b730>
  4046d8:	add	x4, x4, #0x2e0
  4046dc:	add	x4, x4, #0x100
  4046e0:	cmp	x19, #0x0
  4046e4:	csel	x19, x4, x19, eq  // eq = none
  4046e8:	bl	401890 <__errno_location@plt>
  4046ec:	mov	x20, x0
  4046f0:	ldr	w25, [x0]
  4046f4:	ldr	x7, [x19, #40]
  4046f8:	ldr	w5, [x19, #4]
  4046fc:	ldr	w4, [x19]
  404700:	ldr	x0, [x19, #48]
  404704:	str	x0, [sp]
  404708:	add	x6, x19, #0x8
  40470c:	mov	x3, x24
  404710:	mov	x2, x23
  404714:	mov	x1, x22
  404718:	mov	x0, x21
  40471c:	bl	403464 <__fxstatat@plt+0x1b94>
  404720:	str	w25, [x20]
  404724:	ldp	x19, x20, [sp, #32]
  404728:	ldp	x21, x22, [sp, #48]
  40472c:	ldp	x23, x24, [sp, #64]
  404730:	ldr	x25, [sp, #80]
  404734:	ldp	x29, x30, [sp, #16]
  404738:	add	sp, sp, #0x60
  40473c:	ret
  404740:	sub	sp, sp, #0x80
  404744:	stp	x29, x30, [sp, #16]
  404748:	add	x29, sp, #0x10
  40474c:	stp	x19, x20, [sp, #32]
  404750:	stp	x21, x22, [sp, #48]
  404754:	stp	x23, x24, [sp, #64]
  404758:	stp	x25, x26, [sp, #80]
  40475c:	stp	x27, x28, [sp, #96]
  404760:	mov	x22, x0
  404764:	mov	x23, x1
  404768:	mov	x20, x2
  40476c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  404770:	add	x0, x0, #0x2e0
  404774:	add	x0, x0, #0x100
  404778:	cmp	x3, #0x0
  40477c:	csel	x19, x0, x3, eq  // eq = none
  404780:	bl	401890 <__errno_location@plt>
  404784:	mov	x21, x0
  404788:	ldr	w28, [x0]
  40478c:	cmp	x20, #0x0
  404790:	cset	w24, eq  // eq = none
  404794:	ldr	w0, [x19, #4]
  404798:	orr	w24, w24, w0
  40479c:	add	x27, x19, #0x8
  4047a0:	ldr	x7, [x19, #40]
  4047a4:	ldr	w4, [x19]
  4047a8:	ldr	x0, [x19, #48]
  4047ac:	str	x0, [sp]
  4047b0:	mov	x6, x27
  4047b4:	mov	w5, w24
  4047b8:	mov	x3, x23
  4047bc:	mov	x2, x22
  4047c0:	mov	x1, #0x0                   	// #0
  4047c4:	mov	x0, #0x0                   	// #0
  4047c8:	bl	403464 <__fxstatat@plt+0x1b94>
  4047cc:	mov	x25, x0
  4047d0:	add	x26, x0, #0x1
  4047d4:	mov	x0, x26
  4047d8:	bl	405298 <__fxstatat@plt+0x39c8>
  4047dc:	str	x0, [sp, #120]
  4047e0:	ldr	x7, [x19, #40]
  4047e4:	ldr	w4, [x19]
  4047e8:	ldr	x1, [x19, #48]
  4047ec:	str	x1, [sp]
  4047f0:	mov	x6, x27
  4047f4:	mov	w5, w24
  4047f8:	mov	x3, x23
  4047fc:	mov	x2, x22
  404800:	mov	x1, x26
  404804:	bl	403464 <__fxstatat@plt+0x1b94>
  404808:	str	w28, [x21]
  40480c:	cbz	x20, 404814 <__fxstatat@plt+0x2f44>
  404810:	str	x25, [x20]
  404814:	ldr	x0, [sp, #120]
  404818:	ldp	x19, x20, [sp, #32]
  40481c:	ldp	x21, x22, [sp, #48]
  404820:	ldp	x23, x24, [sp, #64]
  404824:	ldp	x25, x26, [sp, #80]
  404828:	ldp	x27, x28, [sp, #96]
  40482c:	ldp	x29, x30, [sp, #16]
  404830:	add	sp, sp, #0x80
  404834:	ret
  404838:	stp	x29, x30, [sp, #-16]!
  40483c:	mov	x29, sp
  404840:	mov	x3, x2
  404844:	mov	x2, #0x0                   	// #0
  404848:	bl	404740 <__fxstatat@plt+0x2e70>
  40484c:	ldp	x29, x30, [sp], #16
  404850:	ret
  404854:	stp	x29, x30, [sp, #-48]!
  404858:	mov	x29, sp
  40485c:	stp	x19, x20, [sp, #16]
  404860:	str	x21, [sp, #32]
  404864:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  404868:	add	x1, x0, #0x208
  40486c:	ldr	x21, [x0, #520]
  404870:	ldr	w20, [x1, #8]
  404874:	cmp	w20, #0x1
  404878:	b.le	40489c <__fxstatat@plt+0x2fcc>
  40487c:	add	x19, x21, #0x18
  404880:	sub	w20, w20, #0x2
  404884:	add	x0, x21, #0x28
  404888:	add	x20, x0, x20, lsl #4
  40488c:	ldr	x0, [x19], #16
  404890:	bl	4017a0 <free@plt>
  404894:	cmp	x19, x20
  404898:	b.ne	40488c <__fxstatat@plt+0x2fbc>  // b.any
  40489c:	ldr	x0, [x21, #8]
  4048a0:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  4048a4:	add	x1, x1, #0x2e0
  4048a8:	cmp	x0, x1
  4048ac:	b.eq	4048d0 <__fxstatat@plt+0x3000>  // b.none
  4048b0:	bl	4017a0 <free@plt>
  4048b4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4048b8:	add	x0, x0, #0x208
  4048bc:	mov	x1, #0x100                 	// #256
  4048c0:	str	x1, [x0, #16]
  4048c4:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  4048c8:	add	x1, x1, #0x2e0
  4048cc:	str	x1, [x0, #24]
  4048d0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  4048d4:	add	x0, x0, #0x208
  4048d8:	add	x0, x0, #0x10
  4048dc:	cmp	x21, x0
  4048e0:	b.eq	4048fc <__fxstatat@plt+0x302c>  // b.none
  4048e4:	mov	x0, x21
  4048e8:	bl	4017a0 <free@plt>
  4048ec:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  4048f0:	add	x0, x1, #0x208
  4048f4:	add	x0, x0, #0x10
  4048f8:	str	x0, [x1, #520]
  4048fc:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  404900:	mov	w1, #0x1                   	// #1
  404904:	str	w1, [x0, #528]
  404908:	ldp	x19, x20, [sp, #16]
  40490c:	ldr	x21, [sp, #32]
  404910:	ldp	x29, x30, [sp], #48
  404914:	ret
  404918:	stp	x29, x30, [sp, #-16]!
  40491c:	mov	x29, sp
  404920:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  404924:	add	x3, x3, #0x2e0
  404928:	add	x3, x3, #0x100
  40492c:	mov	x2, #0xffffffffffffffff    	// #-1
  404930:	bl	4043b8 <__fxstatat@plt+0x2ae8>
  404934:	ldp	x29, x30, [sp], #16
  404938:	ret
  40493c:	stp	x29, x30, [sp, #-16]!
  404940:	mov	x29, sp
  404944:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  404948:	add	x3, x3, #0x2e0
  40494c:	add	x3, x3, #0x100
  404950:	bl	4043b8 <__fxstatat@plt+0x2ae8>
  404954:	ldp	x29, x30, [sp], #16
  404958:	ret
  40495c:	stp	x29, x30, [sp, #-16]!
  404960:	mov	x29, sp
  404964:	mov	x1, x0
  404968:	mov	w0, #0x0                   	// #0
  40496c:	bl	404918 <__fxstatat@plt+0x3048>
  404970:	ldp	x29, x30, [sp], #16
  404974:	ret
  404978:	stp	x29, x30, [sp, #-16]!
  40497c:	mov	x29, sp
  404980:	mov	x2, x1
  404984:	mov	x1, x0
  404988:	mov	w0, #0x0                   	// #0
  40498c:	bl	40493c <__fxstatat@plt+0x306c>
  404990:	ldp	x29, x30, [sp], #16
  404994:	ret
  404998:	stp	x29, x30, [sp, #-96]!
  40499c:	mov	x29, sp
  4049a0:	stp	x19, x20, [sp, #16]
  4049a4:	mov	w19, w0
  4049a8:	mov	w0, w1
  4049ac:	mov	x20, x2
  4049b0:	add	x8, sp, #0x28
  4049b4:	bl	4032e4 <__fxstatat@plt+0x1a14>
  4049b8:	add	x3, sp, #0x28
  4049bc:	mov	x2, #0xffffffffffffffff    	// #-1
  4049c0:	mov	x1, x20
  4049c4:	mov	w0, w19
  4049c8:	bl	4043b8 <__fxstatat@plt+0x2ae8>
  4049cc:	ldp	x19, x20, [sp, #16]
  4049d0:	ldp	x29, x30, [sp], #96
  4049d4:	ret
  4049d8:	stp	x29, x30, [sp, #-112]!
  4049dc:	mov	x29, sp
  4049e0:	stp	x19, x20, [sp, #16]
  4049e4:	str	x21, [sp, #32]
  4049e8:	mov	w19, w0
  4049ec:	mov	w0, w1
  4049f0:	mov	x20, x2
  4049f4:	mov	x21, x3
  4049f8:	add	x8, sp, #0x38
  4049fc:	bl	4032e4 <__fxstatat@plt+0x1a14>
  404a00:	add	x3, sp, #0x38
  404a04:	mov	x2, x21
  404a08:	mov	x1, x20
  404a0c:	mov	w0, w19
  404a10:	bl	4043b8 <__fxstatat@plt+0x2ae8>
  404a14:	ldp	x19, x20, [sp, #16]
  404a18:	ldr	x21, [sp, #32]
  404a1c:	ldp	x29, x30, [sp], #112
  404a20:	ret
  404a24:	stp	x29, x30, [sp, #-16]!
  404a28:	mov	x29, sp
  404a2c:	mov	x2, x1
  404a30:	mov	w1, w0
  404a34:	mov	w0, #0x0                   	// #0
  404a38:	bl	404998 <__fxstatat@plt+0x30c8>
  404a3c:	ldp	x29, x30, [sp], #16
  404a40:	ret
  404a44:	stp	x29, x30, [sp, #-16]!
  404a48:	mov	x29, sp
  404a4c:	mov	x3, x2
  404a50:	mov	x2, x1
  404a54:	mov	w1, w0
  404a58:	mov	w0, #0x0                   	// #0
  404a5c:	bl	4049d8 <__fxstatat@plt+0x3108>
  404a60:	ldp	x29, x30, [sp], #16
  404a64:	ret
  404a68:	stp	x29, x30, [sp, #-96]!
  404a6c:	mov	x29, sp
  404a70:	stp	x19, x20, [sp, #16]
  404a74:	mov	x19, x0
  404a78:	mov	x20, x1
  404a7c:	and	w1, w2, #0xff
  404a80:	adrp	x2, 41d000 <__fxstatat@plt+0x1b730>
  404a84:	add	x2, x2, #0x2e0
  404a88:	add	x0, x2, #0x100
  404a8c:	ldp	x2, x3, [x2, #256]
  404a90:	stp	x2, x3, [sp, #40]
  404a94:	ldp	x2, x3, [x0, #16]
  404a98:	stp	x2, x3, [sp, #56]
  404a9c:	ldp	x2, x3, [x0, #32]
  404aa0:	stp	x2, x3, [sp, #72]
  404aa4:	ldr	x0, [x0, #48]
  404aa8:	str	x0, [sp, #88]
  404aac:	mov	w2, #0x1                   	// #1
  404ab0:	add	x0, sp, #0x28
  404ab4:	bl	4045fc <__fxstatat@plt+0x2d2c>
  404ab8:	add	x3, sp, #0x28
  404abc:	mov	x2, x20
  404ac0:	mov	x1, x19
  404ac4:	mov	w0, #0x0                   	// #0
  404ac8:	bl	4043b8 <__fxstatat@plt+0x2ae8>
  404acc:	ldp	x19, x20, [sp, #16]
  404ad0:	ldp	x29, x30, [sp], #96
  404ad4:	ret
  404ad8:	stp	x29, x30, [sp, #-16]!
  404adc:	mov	x29, sp
  404ae0:	mov	w2, w1
  404ae4:	mov	x1, #0xffffffffffffffff    	// #-1
  404ae8:	bl	404a68 <__fxstatat@plt+0x3198>
  404aec:	ldp	x29, x30, [sp], #16
  404af0:	ret
  404af4:	stp	x29, x30, [sp, #-16]!
  404af8:	mov	x29, sp
  404afc:	mov	w1, #0x3a                  	// #58
  404b00:	bl	404ad8 <__fxstatat@plt+0x3208>
  404b04:	ldp	x29, x30, [sp], #16
  404b08:	ret
  404b0c:	stp	x29, x30, [sp, #-16]!
  404b10:	mov	x29, sp
  404b14:	mov	w2, #0x3a                  	// #58
  404b18:	bl	404a68 <__fxstatat@plt+0x3198>
  404b1c:	ldp	x29, x30, [sp], #16
  404b20:	ret
  404b24:	stp	x29, x30, [sp, #-160]!
  404b28:	mov	x29, sp
  404b2c:	stp	x19, x20, [sp, #16]
  404b30:	mov	w19, w0
  404b34:	mov	w0, w1
  404b38:	mov	x20, x2
  404b3c:	add	x8, sp, #0x20
  404b40:	bl	4032e4 <__fxstatat@plt+0x1a14>
  404b44:	ldp	x0, x1, [sp, #32]
  404b48:	stp	x0, x1, [sp, #104]
  404b4c:	ldp	x0, x1, [sp, #48]
  404b50:	stp	x0, x1, [sp, #120]
  404b54:	ldp	x0, x1, [sp, #64]
  404b58:	stp	x0, x1, [sp, #136]
  404b5c:	ldr	x0, [sp, #80]
  404b60:	str	x0, [sp, #152]
  404b64:	mov	w2, #0x1                   	// #1
  404b68:	mov	w1, #0x3a                  	// #58
  404b6c:	add	x0, sp, #0x68
  404b70:	bl	4045fc <__fxstatat@plt+0x2d2c>
  404b74:	add	x3, sp, #0x68
  404b78:	mov	x2, #0xffffffffffffffff    	// #-1
  404b7c:	mov	x1, x20
  404b80:	mov	w0, w19
  404b84:	bl	4043b8 <__fxstatat@plt+0x2ae8>
  404b88:	ldp	x19, x20, [sp, #16]
  404b8c:	ldp	x29, x30, [sp], #160
  404b90:	ret
  404b94:	stp	x29, x30, [sp, #-112]!
  404b98:	mov	x29, sp
  404b9c:	stp	x19, x20, [sp, #16]
  404ba0:	str	x21, [sp, #32]
  404ba4:	mov	w19, w0
  404ba8:	mov	x20, x3
  404bac:	mov	x21, x4
  404bb0:	adrp	x5, 41d000 <__fxstatat@plt+0x1b730>
  404bb4:	add	x5, x5, #0x2e0
  404bb8:	add	x0, x5, #0x100
  404bbc:	ldp	x4, x5, [x5, #256]
  404bc0:	stp	x4, x5, [sp, #56]
  404bc4:	ldp	x4, x5, [x0, #16]
  404bc8:	stp	x4, x5, [sp, #72]
  404bcc:	ldp	x4, x5, [x0, #32]
  404bd0:	stp	x4, x5, [sp, #88]
  404bd4:	ldr	x0, [x0, #48]
  404bd8:	str	x0, [sp, #104]
  404bdc:	add	x0, sp, #0x38
  404be0:	bl	404664 <__fxstatat@plt+0x2d94>
  404be4:	add	x3, sp, #0x38
  404be8:	mov	x2, x21
  404bec:	mov	x1, x20
  404bf0:	mov	w0, w19
  404bf4:	bl	4043b8 <__fxstatat@plt+0x2ae8>
  404bf8:	ldp	x19, x20, [sp, #16]
  404bfc:	ldr	x21, [sp, #32]
  404c00:	ldp	x29, x30, [sp], #112
  404c04:	ret
  404c08:	stp	x29, x30, [sp, #-16]!
  404c0c:	mov	x29, sp
  404c10:	mov	x4, #0xffffffffffffffff    	// #-1
  404c14:	bl	404b94 <__fxstatat@plt+0x32c4>
  404c18:	ldp	x29, x30, [sp], #16
  404c1c:	ret
  404c20:	stp	x29, x30, [sp, #-16]!
  404c24:	mov	x29, sp
  404c28:	mov	x3, x2
  404c2c:	mov	x2, x1
  404c30:	mov	x1, x0
  404c34:	mov	w0, #0x0                   	// #0
  404c38:	bl	404c08 <__fxstatat@plt+0x3338>
  404c3c:	ldp	x29, x30, [sp], #16
  404c40:	ret
  404c44:	stp	x29, x30, [sp, #-16]!
  404c48:	mov	x29, sp
  404c4c:	mov	x4, x3
  404c50:	mov	x3, x2
  404c54:	mov	x2, x1
  404c58:	mov	x1, x0
  404c5c:	mov	w0, #0x0                   	// #0
  404c60:	bl	404b94 <__fxstatat@plt+0x32c4>
  404c64:	ldp	x29, x30, [sp], #16
  404c68:	ret
  404c6c:	stp	x29, x30, [sp, #-16]!
  404c70:	mov	x29, sp
  404c74:	adrp	x3, 41d000 <__fxstatat@plt+0x1b730>
  404c78:	add	x3, x3, #0x208
  404c7c:	add	x3, x3, #0x20
  404c80:	bl	4043b8 <__fxstatat@plt+0x2ae8>
  404c84:	ldp	x29, x30, [sp], #16
  404c88:	ret
  404c8c:	stp	x29, x30, [sp, #-16]!
  404c90:	mov	x29, sp
  404c94:	mov	x2, x1
  404c98:	mov	x1, x0
  404c9c:	mov	w0, #0x0                   	// #0
  404ca0:	bl	404c6c <__fxstatat@plt+0x339c>
  404ca4:	ldp	x29, x30, [sp], #16
  404ca8:	ret
  404cac:	stp	x29, x30, [sp, #-16]!
  404cb0:	mov	x29, sp
  404cb4:	mov	x2, #0xffffffffffffffff    	// #-1
  404cb8:	bl	404c6c <__fxstatat@plt+0x339c>
  404cbc:	ldp	x29, x30, [sp], #16
  404cc0:	ret
  404cc4:	stp	x29, x30, [sp, #-16]!
  404cc8:	mov	x29, sp
  404ccc:	mov	x1, x0
  404cd0:	mov	w0, #0x0                   	// #0
  404cd4:	bl	404cac <__fxstatat@plt+0x33dc>
  404cd8:	ldp	x29, x30, [sp], #16
  404cdc:	ret
  404ce0:	stp	x29, x30, [sp, #-160]!
  404ce4:	mov	x29, sp
  404ce8:	str	x19, [sp, #16]
  404cec:	mov	x19, x0
  404cf0:	add	x2, sp, #0x20
  404cf4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  404cf8:	add	x1, x1, #0x798
  404cfc:	mov	w0, #0x0                   	// #0
  404d00:	bl	401800 <__lxstat@plt>
  404d04:	cbnz	w0, 404d28 <__fxstatat@plt+0x3458>
  404d08:	ldr	x0, [sp, #40]
  404d0c:	str	x0, [x19]
  404d10:	ldr	x0, [sp, #32]
  404d14:	str	x0, [x19, #8]
  404d18:	mov	x0, x19
  404d1c:	ldr	x19, [sp, #16]
  404d20:	ldp	x29, x30, [sp], #160
  404d24:	ret
  404d28:	mov	x0, #0x0                   	// #0
  404d2c:	b	404d1c <__fxstatat@plt+0x344c>
  404d30:	sub	sp, sp, #0x50
  404d34:	stp	x29, x30, [sp, #32]
  404d38:	add	x29, sp, #0x20
  404d3c:	stp	x19, x20, [sp, #48]
  404d40:	str	x21, [sp, #64]
  404d44:	mov	x21, x0
  404d48:	mov	x20, x4
  404d4c:	mov	x19, x5
  404d50:	cbz	x1, 404e14 <__fxstatat@plt+0x3544>
  404d54:	mov	x5, x3
  404d58:	mov	x4, x2
  404d5c:	mov	x3, x1
  404d60:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  404d64:	add	x2, x2, #0x1a0
  404d68:	mov	w1, #0x1                   	// #1
  404d6c:	bl	401760 <__fprintf_chk@plt>
  404d70:	mov	w2, #0x5                   	// #5
  404d74:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404d78:	add	x1, x1, #0x1b8
  404d7c:	mov	x0, #0x0                   	// #0
  404d80:	bl	401820 <dcgettext@plt>
  404d84:	mov	w4, #0x7e3                 	// #2019
  404d88:	mov	x3, x0
  404d8c:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  404d90:	add	x2, x2, #0x4b0
  404d94:	mov	w1, #0x1                   	// #1
  404d98:	mov	x0, x21
  404d9c:	bl	401760 <__fprintf_chk@plt>
  404da0:	mov	w2, #0x5                   	// #5
  404da4:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404da8:	add	x1, x1, #0x1c0
  404dac:	mov	x0, #0x0                   	// #0
  404db0:	bl	401820 <dcgettext@plt>
  404db4:	mov	x1, x21
  404db8:	bl	401830 <fputs_unlocked@plt>
  404dbc:	cmp	x19, #0x5
  404dc0:	b.eq	404fa8 <__fxstatat@plt+0x36d8>  // b.none
  404dc4:	b.hi	404e78 <__fxstatat@plt+0x35a8>  // b.pmore
  404dc8:	cmp	x19, #0x2
  404dcc:	b.eq	404f44 <__fxstatat@plt+0x3674>  // b.none
  404dd0:	b.ls	404e30 <__fxstatat@plt+0x3560>  // b.plast
  404dd4:	cmp	x19, #0x3
  404dd8:	b.eq	404f74 <__fxstatat@plt+0x36a4>  // b.none
  404ddc:	mov	w2, #0x5                   	// #5
  404de0:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404de4:	add	x1, x1, #0x2d8
  404de8:	mov	x0, #0x0                   	// #0
  404dec:	bl	401820 <dcgettext@plt>
  404df0:	ldr	x6, [x20, #24]
  404df4:	ldr	x5, [x20, #16]
  404df8:	ldr	x4, [x20, #8]
  404dfc:	ldr	x3, [x20]
  404e00:	mov	x2, x0
  404e04:	mov	w1, #0x1                   	// #1
  404e08:	mov	x0, x21
  404e0c:	bl	401760 <__fprintf_chk@plt>
  404e10:	b	404e64 <__fxstatat@plt+0x3594>
  404e14:	mov	x4, x3
  404e18:	mov	x3, x2
  404e1c:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  404e20:	add	x2, x2, #0x1b0
  404e24:	mov	w1, #0x1                   	// #1
  404e28:	bl	401760 <__fprintf_chk@plt>
  404e2c:	b	404d70 <__fxstatat@plt+0x34a0>
  404e30:	cbz	x19, 404e64 <__fxstatat@plt+0x3594>
  404e34:	cmp	x19, #0x1
  404e38:	b.ne	40507c <__fxstatat@plt+0x37ac>  // b.any
  404e3c:	mov	w2, #0x5                   	// #5
  404e40:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404e44:	add	x1, x1, #0x290
  404e48:	mov	x0, #0x0                   	// #0
  404e4c:	bl	401820 <dcgettext@plt>
  404e50:	ldr	x3, [x20]
  404e54:	mov	x2, x0
  404e58:	mov	w1, #0x1                   	// #1
  404e5c:	mov	x0, x21
  404e60:	bl	401760 <__fprintf_chk@plt>
  404e64:	ldp	x19, x20, [sp, #48]
  404e68:	ldr	x21, [sp, #64]
  404e6c:	ldp	x29, x30, [sp, #32]
  404e70:	add	sp, sp, #0x50
  404e74:	ret
  404e78:	cmp	x19, #0x8
  404e7c:	b.eq	405028 <__fxstatat@plt+0x3758>  // b.none
  404e80:	b.ls	404ee8 <__fxstatat@plt+0x3618>  // b.plast
  404e84:	cmp	x19, #0x9
  404e88:	b.ne	40507c <__fxstatat@plt+0x37ac>  // b.any
  404e8c:	mov	w2, #0x5                   	// #5
  404e90:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404e94:	add	x1, x1, #0x3a8
  404e98:	mov	x0, #0x0                   	// #0
  404e9c:	bl	401820 <dcgettext@plt>
  404ea0:	ldr	x1, [x20, #64]
  404ea4:	str	x1, [sp, #24]
  404ea8:	ldr	x1, [x20, #56]
  404eac:	str	x1, [sp, #16]
  404eb0:	ldr	x1, [x20, #48]
  404eb4:	str	x1, [sp, #8]
  404eb8:	ldr	x1, [x20, #40]
  404ebc:	str	x1, [sp]
  404ec0:	ldr	x7, [x20, #32]
  404ec4:	ldr	x6, [x20, #24]
  404ec8:	ldr	x5, [x20, #16]
  404ecc:	ldr	x4, [x20, #8]
  404ed0:	ldr	x3, [x20]
  404ed4:	mov	x2, x0
  404ed8:	mov	w1, #0x1                   	// #1
  404edc:	mov	x0, x21
  404ee0:	bl	401760 <__fprintf_chk@plt>
  404ee4:	b	404e64 <__fxstatat@plt+0x3594>
  404ee8:	cmp	x19, #0x6
  404eec:	b.eq	404fe4 <__fxstatat@plt+0x3714>  // b.none
  404ef0:	cmp	x19, #0x7
  404ef4:	b.ne	40507c <__fxstatat@plt+0x37ac>  // b.any
  404ef8:	mov	w2, #0x5                   	// #5
  404efc:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404f00:	add	x1, x1, #0x348
  404f04:	mov	x0, #0x0                   	// #0
  404f08:	bl	401820 <dcgettext@plt>
  404f0c:	ldr	x1, [x20, #48]
  404f10:	str	x1, [sp, #8]
  404f14:	ldr	x1, [x20, #40]
  404f18:	str	x1, [sp]
  404f1c:	ldr	x7, [x20, #32]
  404f20:	ldr	x6, [x20, #24]
  404f24:	ldr	x5, [x20, #16]
  404f28:	ldr	x4, [x20, #8]
  404f2c:	ldr	x3, [x20]
  404f30:	mov	x2, x0
  404f34:	mov	w1, #0x1                   	// #1
  404f38:	mov	x0, x21
  404f3c:	bl	401760 <__fprintf_chk@plt>
  404f40:	b	404e64 <__fxstatat@plt+0x3594>
  404f44:	mov	w2, #0x5                   	// #5
  404f48:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404f4c:	add	x1, x1, #0x2a0
  404f50:	mov	x0, #0x0                   	// #0
  404f54:	bl	401820 <dcgettext@plt>
  404f58:	ldr	x4, [x20, #8]
  404f5c:	ldr	x3, [x20]
  404f60:	mov	x2, x0
  404f64:	mov	w1, #0x1                   	// #1
  404f68:	mov	x0, x21
  404f6c:	bl	401760 <__fprintf_chk@plt>
  404f70:	b	404e64 <__fxstatat@plt+0x3594>
  404f74:	mov	w2, #0x5                   	// #5
  404f78:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404f7c:	add	x1, x1, #0x2b8
  404f80:	mov	x0, #0x0                   	// #0
  404f84:	bl	401820 <dcgettext@plt>
  404f88:	ldr	x5, [x20, #16]
  404f8c:	ldr	x4, [x20, #8]
  404f90:	ldr	x3, [x20]
  404f94:	mov	x2, x0
  404f98:	mov	w1, #0x1                   	// #1
  404f9c:	mov	x0, x21
  404fa0:	bl	401760 <__fprintf_chk@plt>
  404fa4:	b	404e64 <__fxstatat@plt+0x3594>
  404fa8:	mov	w2, #0x5                   	// #5
  404fac:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404fb0:	add	x1, x1, #0x2f8
  404fb4:	mov	x0, #0x0                   	// #0
  404fb8:	bl	401820 <dcgettext@plt>
  404fbc:	ldr	x7, [x20, #32]
  404fc0:	ldr	x6, [x20, #24]
  404fc4:	ldr	x5, [x20, #16]
  404fc8:	ldr	x4, [x20, #8]
  404fcc:	ldr	x3, [x20]
  404fd0:	mov	x2, x0
  404fd4:	mov	w1, #0x1                   	// #1
  404fd8:	mov	x0, x21
  404fdc:	bl	401760 <__fprintf_chk@plt>
  404fe0:	b	404e64 <__fxstatat@plt+0x3594>
  404fe4:	mov	w2, #0x5                   	// #5
  404fe8:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404fec:	add	x1, x1, #0x320
  404ff0:	mov	x0, #0x0                   	// #0
  404ff4:	bl	401820 <dcgettext@plt>
  404ff8:	ldr	x1, [x20, #40]
  404ffc:	str	x1, [sp]
  405000:	ldr	x7, [x20, #32]
  405004:	ldr	x6, [x20, #24]
  405008:	ldr	x5, [x20, #16]
  40500c:	ldr	x4, [x20, #8]
  405010:	ldr	x3, [x20]
  405014:	mov	x2, x0
  405018:	mov	w1, #0x1                   	// #1
  40501c:	mov	x0, x21
  405020:	bl	401760 <__fprintf_chk@plt>
  405024:	b	404e64 <__fxstatat@plt+0x3594>
  405028:	mov	w2, #0x5                   	// #5
  40502c:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405030:	add	x1, x1, #0x378
  405034:	mov	x0, #0x0                   	// #0
  405038:	bl	401820 <dcgettext@plt>
  40503c:	ldr	x1, [x20, #56]
  405040:	str	x1, [sp, #16]
  405044:	ldr	x1, [x20, #48]
  405048:	str	x1, [sp, #8]
  40504c:	ldr	x1, [x20, #40]
  405050:	str	x1, [sp]
  405054:	ldr	x7, [x20, #32]
  405058:	ldr	x6, [x20, #24]
  40505c:	ldr	x5, [x20, #16]
  405060:	ldr	x4, [x20, #8]
  405064:	ldr	x3, [x20]
  405068:	mov	x2, x0
  40506c:	mov	w1, #0x1                   	// #1
  405070:	mov	x0, x21
  405074:	bl	401760 <__fprintf_chk@plt>
  405078:	b	404e64 <__fxstatat@plt+0x3594>
  40507c:	mov	w2, #0x5                   	// #5
  405080:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405084:	add	x1, x1, #0x3e0
  405088:	mov	x0, #0x0                   	// #0
  40508c:	bl	401820 <dcgettext@plt>
  405090:	ldr	x1, [x20, #64]
  405094:	str	x1, [sp, #24]
  405098:	ldr	x1, [x20, #56]
  40509c:	str	x1, [sp, #16]
  4050a0:	ldr	x1, [x20, #48]
  4050a4:	str	x1, [sp, #8]
  4050a8:	ldr	x1, [x20, #40]
  4050ac:	str	x1, [sp]
  4050b0:	ldr	x7, [x20, #32]
  4050b4:	ldr	x6, [x20, #24]
  4050b8:	ldr	x5, [x20, #16]
  4050bc:	ldr	x4, [x20, #8]
  4050c0:	ldr	x3, [x20]
  4050c4:	mov	x2, x0
  4050c8:	mov	w1, #0x1                   	// #1
  4050cc:	mov	x0, x21
  4050d0:	bl	401760 <__fprintf_chk@plt>
  4050d4:	b	404e64 <__fxstatat@plt+0x3594>
  4050d8:	stp	x29, x30, [sp, #-16]!
  4050dc:	mov	x29, sp
  4050e0:	ldr	x5, [x4]
  4050e4:	cbz	x5, 405104 <__fxstatat@plt+0x3834>
  4050e8:	mov	x5, #0x0                   	// #0
  4050ec:	add	x5, x5, #0x1
  4050f0:	ldr	x6, [x4, x5, lsl #3]
  4050f4:	cbnz	x6, 4050ec <__fxstatat@plt+0x381c>
  4050f8:	bl	404d30 <__fxstatat@plt+0x3460>
  4050fc:	ldp	x29, x30, [sp], #16
  405100:	ret
  405104:	mov	x5, #0x0                   	// #0
  405108:	b	4050f8 <__fxstatat@plt+0x3828>
  40510c:	stp	x29, x30, [sp, #-96]!
  405110:	mov	x29, sp
  405114:	ldr	x7, [x4]
  405118:	ldr	w8, [x4, #24]
  40511c:	ldr	x11, [x4, #8]
  405120:	add	x4, sp, #0x10
  405124:	mov	x5, #0x0                   	// #0
  405128:	b	405164 <__fxstatat@plt+0x3894>
  40512c:	add	w9, w8, #0x8
  405130:	cmp	w9, #0x0
  405134:	b.le	405178 <__fxstatat@plt+0x38a8>
  405138:	add	x10, x7, #0xf
  40513c:	mov	w8, w9
  405140:	mov	x6, x7
  405144:	and	x7, x10, #0xfffffffffffffff8
  405148:	ldr	x6, [x6]
  40514c:	str	x6, [x4]
  405150:	cbz	x6, 405184 <__fxstatat@plt+0x38b4>
  405154:	add	x5, x5, #0x1
  405158:	add	x4, x4, #0x8
  40515c:	cmp	x5, #0xa
  405160:	b.eq	405184 <__fxstatat@plt+0x38b4>  // b.none
  405164:	tbnz	w8, #31, 40512c <__fxstatat@plt+0x385c>
  405168:	add	x9, x7, #0xf
  40516c:	mov	x6, x7
  405170:	and	x7, x9, #0xfffffffffffffff8
  405174:	b	405148 <__fxstatat@plt+0x3878>
  405178:	add	x6, x11, w8, sxtw
  40517c:	mov	w8, w9
  405180:	b	405148 <__fxstatat@plt+0x3878>
  405184:	add	x4, sp, #0x10
  405188:	bl	404d30 <__fxstatat@plt+0x3460>
  40518c:	ldp	x29, x30, [sp], #96
  405190:	ret
  405194:	stp	x29, x30, [sp, #-240]!
  405198:	mov	x29, sp
  40519c:	str	x4, [sp, #208]
  4051a0:	str	x5, [sp, #216]
  4051a4:	str	x6, [sp, #224]
  4051a8:	str	x7, [sp, #232]
  4051ac:	str	q0, [sp, #80]
  4051b0:	str	q1, [sp, #96]
  4051b4:	str	q2, [sp, #112]
  4051b8:	str	q3, [sp, #128]
  4051bc:	str	q4, [sp, #144]
  4051c0:	str	q5, [sp, #160]
  4051c4:	str	q6, [sp, #176]
  4051c8:	str	q7, [sp, #192]
  4051cc:	add	x4, sp, #0xf0
  4051d0:	str	x4, [sp, #48]
  4051d4:	str	x4, [sp, #56]
  4051d8:	add	x4, sp, #0xd0
  4051dc:	str	x4, [sp, #64]
  4051e0:	mov	w4, #0xffffffe0            	// #-32
  4051e4:	str	w4, [sp, #72]
  4051e8:	mov	w4, #0xffffff80            	// #-128
  4051ec:	str	w4, [sp, #76]
  4051f0:	ldp	x4, x5, [sp, #48]
  4051f4:	stp	x4, x5, [sp, #16]
  4051f8:	ldp	x4, x5, [sp, #64]
  4051fc:	stp	x4, x5, [sp, #32]
  405200:	add	x4, sp, #0x10
  405204:	bl	40510c <__fxstatat@plt+0x383c>
  405208:	ldp	x29, x30, [sp], #240
  40520c:	ret
  405210:	stp	x29, x30, [sp, #-16]!
  405214:	mov	x29, sp
  405218:	mov	w2, #0x5                   	// #5
  40521c:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405220:	add	x1, x1, #0x420
  405224:	mov	x0, #0x0                   	// #0
  405228:	bl	401820 <dcgettext@plt>
  40522c:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  405230:	add	x2, x2, #0x438
  405234:	mov	x1, x0
  405238:	mov	w0, #0x1                   	// #1
  40523c:	bl	401660 <__printf_chk@plt>
  405240:	mov	w2, #0x5                   	// #5
  405244:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405248:	add	x1, x1, #0x450
  40524c:	mov	x0, #0x0                   	// #0
  405250:	bl	401820 <dcgettext@plt>
  405254:	adrp	x3, 409000 <__fxstatat@plt+0x7730>
  405258:	add	x3, x3, #0x5a0
  40525c:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  405260:	add	x2, x2, #0x5c8
  405264:	mov	x1, x0
  405268:	mov	w0, #0x1                   	// #1
  40526c:	bl	401660 <__printf_chk@plt>
  405270:	mov	w2, #0x5                   	// #5
  405274:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405278:	add	x1, x1, #0x468
  40527c:	mov	x0, #0x0                   	// #0
  405280:	bl	401820 <dcgettext@plt>
  405284:	adrp	x1, 41d000 <__fxstatat@plt+0x1b730>
  405288:	ldr	x1, [x1, #640]
  40528c:	bl	401830 <fputs_unlocked@plt>
  405290:	ldp	x29, x30, [sp], #16
  405294:	ret
  405298:	stp	x29, x30, [sp, #-32]!
  40529c:	mov	x29, sp
  4052a0:	str	x19, [sp, #16]
  4052a4:	mov	x19, x0
  4052a8:	bl	401610 <malloc@plt>
  4052ac:	cmp	x0, #0x0
  4052b0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4052b4:	b.ne	4052c4 <__fxstatat@plt+0x39f4>  // b.any
  4052b8:	ldr	x19, [sp, #16]
  4052bc:	ldp	x29, x30, [sp], #32
  4052c0:	ret
  4052c4:	bl	405524 <__fxstatat@plt+0x3c54>
  4052c8:	stp	x29, x30, [sp, #-16]!
  4052cc:	mov	x29, sp
  4052d0:	mul	x3, x0, x1
  4052d4:	umulh	x2, x0, x1
  4052d8:	cmp	x2, #0x0
  4052dc:	cset	x2, ne  // ne = any
  4052e0:	cmp	x3, #0x0
  4052e4:	csinc	x2, x2, xzr, ge  // ge = tcont
  4052e8:	cbnz	w2, 4052fc <__fxstatat@plt+0x3a2c>
  4052ec:	mul	x0, x0, x1
  4052f0:	bl	405298 <__fxstatat@plt+0x39c8>
  4052f4:	ldp	x29, x30, [sp], #16
  4052f8:	ret
  4052fc:	bl	405524 <__fxstatat@plt+0x3c54>
  405300:	stp	x29, x30, [sp, #-16]!
  405304:	mov	x29, sp
  405308:	bl	405298 <__fxstatat@plt+0x39c8>
  40530c:	ldp	x29, x30, [sp], #16
  405310:	ret
  405314:	stp	x29, x30, [sp, #-32]!
  405318:	mov	x29, sp
  40531c:	cmp	x1, #0x0
  405320:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  405324:	b.ne	40534c <__fxstatat@plt+0x3a7c>  // b.any
  405328:	str	x19, [sp, #16]
  40532c:	mov	x19, x1
  405330:	bl	4016b0 <realloc@plt>
  405334:	cmp	x0, #0x0
  405338:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40533c:	b.ne	405358 <__fxstatat@plt+0x3a88>  // b.any
  405340:	ldr	x19, [sp, #16]
  405344:	ldp	x29, x30, [sp], #32
  405348:	ret
  40534c:	bl	4017a0 <free@plt>
  405350:	mov	x0, #0x0                   	// #0
  405354:	b	405344 <__fxstatat@plt+0x3a74>
  405358:	bl	405524 <__fxstatat@plt+0x3c54>
  40535c:	stp	x29, x30, [sp, #-16]!
  405360:	mov	x29, sp
  405364:	mul	x4, x1, x2
  405368:	umulh	x3, x1, x2
  40536c:	cmp	x3, #0x0
  405370:	cset	x3, ne  // ne = any
  405374:	cmp	x4, #0x0
  405378:	csinc	x3, x3, xzr, ge  // ge = tcont
  40537c:	cbnz	w3, 405390 <__fxstatat@plt+0x3ac0>
  405380:	mul	x1, x1, x2
  405384:	bl	405314 <__fxstatat@plt+0x3a44>
  405388:	ldp	x29, x30, [sp], #16
  40538c:	ret
  405390:	bl	405524 <__fxstatat@plt+0x3c54>
  405394:	stp	x29, x30, [sp, #-16]!
  405398:	mov	x29, sp
  40539c:	ldr	x3, [x1]
  4053a0:	cbz	x0, 4053d4 <__fxstatat@plt+0x3b04>
  4053a4:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  4053a8:	movk	x4, #0x5554
  4053ac:	udiv	x4, x4, x2
  4053b0:	cmp	x4, x3
  4053b4:	b.ls	405408 <__fxstatat@plt+0x3b38>  // b.plast
  4053b8:	add	x4, x3, #0x1
  4053bc:	add	x3, x4, x3, lsr #1
  4053c0:	str	x3, [x1]
  4053c4:	mul	x1, x3, x2
  4053c8:	bl	405314 <__fxstatat@plt+0x3a44>
  4053cc:	ldp	x29, x30, [sp], #16
  4053d0:	ret
  4053d4:	cbnz	x3, 4053e8 <__fxstatat@plt+0x3b18>
  4053d8:	mov	x3, #0x80                  	// #128
  4053dc:	udiv	x3, x3, x2
  4053e0:	cmp	x2, #0x80
  4053e4:	cinc	x3, x3, hi  // hi = pmore
  4053e8:	mul	x5, x3, x2
  4053ec:	umulh	x4, x3, x2
  4053f0:	cmp	x4, #0x0
  4053f4:	cset	x4, ne  // ne = any
  4053f8:	cmp	x5, #0x0
  4053fc:	csinc	x4, x4, xzr, ge  // ge = tcont
  405400:	cbz	w4, 4053c0 <__fxstatat@plt+0x3af0>
  405404:	bl	405524 <__fxstatat@plt+0x3c54>
  405408:	bl	405524 <__fxstatat@plt+0x3c54>
  40540c:	stp	x29, x30, [sp, #-16]!
  405410:	mov	x29, sp
  405414:	mov	x2, x1
  405418:	ldr	x1, [x1]
  40541c:	cbz	x0, 405448 <__fxstatat@plt+0x3b78>
  405420:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  405424:	movk	x3, #0x5553
  405428:	cmp	x1, x3
  40542c:	b.hi	405454 <__fxstatat@plt+0x3b84>  // b.pmore
  405430:	add	x3, x1, #0x1
  405434:	add	x1, x3, x1, lsr #1
  405438:	str	x1, [x2]
  40543c:	bl	405314 <__fxstatat@plt+0x3a44>
  405440:	ldp	x29, x30, [sp], #16
  405444:	ret
  405448:	cbz	x1, 405458 <__fxstatat@plt+0x3b88>
  40544c:	tbz	x1, #63, 405438 <__fxstatat@plt+0x3b68>
  405450:	bl	405524 <__fxstatat@plt+0x3c54>
  405454:	bl	405524 <__fxstatat@plt+0x3c54>
  405458:	mov	x1, #0x80                  	// #128
  40545c:	b	405438 <__fxstatat@plt+0x3b68>
  405460:	stp	x29, x30, [sp, #-32]!
  405464:	mov	x29, sp
  405468:	str	x19, [sp, #16]
  40546c:	mov	x19, x0
  405470:	bl	405298 <__fxstatat@plt+0x39c8>
  405474:	mov	x2, x19
  405478:	mov	w1, #0x0                   	// #0
  40547c:	bl	401680 <memset@plt>
  405480:	ldr	x19, [sp, #16]
  405484:	ldp	x29, x30, [sp], #32
  405488:	ret
  40548c:	stp	x29, x30, [sp, #-16]!
  405490:	mov	x29, sp
  405494:	mul	x3, x0, x1
  405498:	umulh	x2, x0, x1
  40549c:	cmp	x2, #0x0
  4054a0:	cset	x2, ne  // ne = any
  4054a4:	cmp	x3, #0x0
  4054a8:	csinc	x2, x2, xzr, ge  // ge = tcont
  4054ac:	cbnz	w2, 4054c0 <__fxstatat@plt+0x3bf0>
  4054b0:	bl	401690 <calloc@plt>
  4054b4:	cbz	x0, 4054c0 <__fxstatat@plt+0x3bf0>
  4054b8:	ldp	x29, x30, [sp], #16
  4054bc:	ret
  4054c0:	bl	405524 <__fxstatat@plt+0x3c54>
  4054c4:	stp	x29, x30, [sp, #-32]!
  4054c8:	mov	x29, sp
  4054cc:	stp	x19, x20, [sp, #16]
  4054d0:	mov	x20, x0
  4054d4:	mov	x19, x1
  4054d8:	mov	x0, x1
  4054dc:	bl	405298 <__fxstatat@plt+0x39c8>
  4054e0:	mov	x2, x19
  4054e4:	mov	x1, x20
  4054e8:	bl	401530 <memcpy@plt>
  4054ec:	ldp	x19, x20, [sp, #16]
  4054f0:	ldp	x29, x30, [sp], #32
  4054f4:	ret
  4054f8:	stp	x29, x30, [sp, #-32]!
  4054fc:	mov	x29, sp
  405500:	str	x19, [sp, #16]
  405504:	mov	x19, x0
  405508:	bl	401560 <strlen@plt>
  40550c:	add	x1, x0, #0x1
  405510:	mov	x0, x19
  405514:	bl	4054c4 <__fxstatat@plt+0x3bf4>
  405518:	ldr	x19, [sp, #16]
  40551c:	ldp	x29, x30, [sp], #32
  405520:	ret
  405524:	stp	x29, x30, [sp, #-32]!
  405528:	mov	x29, sp
  40552c:	str	x19, [sp, #16]
  405530:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  405534:	ldr	w19, [x0, #512]
  405538:	mov	w2, #0x5                   	// #5
  40553c:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405540:	add	x1, x1, #0x4e0
  405544:	mov	x0, #0x0                   	// #0
  405548:	bl	401820 <dcgettext@plt>
  40554c:	mov	x3, x0
  405550:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  405554:	add	x2, x2, #0x990
  405558:	mov	w1, #0x0                   	// #0
  40555c:	mov	w0, w19
  405560:	bl	401580 <error@plt>
  405564:	bl	401710 <abort@plt>
  405568:	stp	x29, x30, [sp, #-16]!
  40556c:	mov	x29, sp
  405570:	orr	w1, w1, #0x200
  405574:	bl	406a78 <__fxstatat@plt+0x51a8>
  405578:	cbz	x0, 405584 <__fxstatat@plt+0x3cb4>
  40557c:	ldp	x29, x30, [sp], #16
  405580:	ret
  405584:	bl	401890 <__errno_location@plt>
  405588:	ldr	w0, [x0]
  40558c:	cmp	w0, #0x16
  405590:	b.eq	405598 <__fxstatat@plt+0x3cc8>  // b.none
  405594:	bl	405524 <__fxstatat@plt+0x3c54>
  405598:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  40559c:	add	x3, x3, #0x518
  4055a0:	mov	w2, #0x29                  	// #41
  4055a4:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  4055a8:	add	x1, x1, #0x4f8
  4055ac:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  4055b0:	add	x0, x0, #0x508
  4055b4:	bl	401880 <__assert_fail@plt>
  4055b8:	ldr	w2, [x0, #72]
  4055bc:	mov	w0, #0x11                  	// #17
  4055c0:	and	w2, w2, w0
  4055c4:	mov	w0, #0x1                   	// #1
  4055c8:	cmp	w2, #0x10
  4055cc:	b.eq	4055dc <__fxstatat@plt+0x3d0c>  // b.none
  4055d0:	mov	w0, #0x0                   	// #0
  4055d4:	cmp	w2, #0x11
  4055d8:	b.eq	4055e0 <__fxstatat@plt+0x3d10>  // b.none
  4055dc:	ret
  4055e0:	ldr	x0, [x1, #88]
  4055e4:	cmp	x0, #0x0
  4055e8:	cset	w0, ne  // ne = any
  4055ec:	b	4055dc <__fxstatat@plt+0x3d0c>
  4055f0:	ldr	x3, [x0, #8]
  4055f4:	ldr	x2, [x1, #8]
  4055f8:	cmp	x3, x2
  4055fc:	b.eq	405608 <__fxstatat@plt+0x3d38>  // b.none
  405600:	mov	w0, #0x0                   	// #0
  405604:	ret
  405608:	ldr	x2, [x0]
  40560c:	ldr	x0, [x1]
  405610:	cmp	x2, x0
  405614:	cset	w0, eq  // eq = none
  405618:	b	405604 <__fxstatat@plt+0x3d34>
  40561c:	ldr	x0, [x0, #8]
  405620:	udiv	x2, x0, x1
  405624:	msub	x0, x2, x1, x0
  405628:	ret
  40562c:	ldr	x0, [x0]
  405630:	udiv	x2, x0, x1
  405634:	msub	x0, x2, x1, x0
  405638:	ret
  40563c:	ldr	x2, [x0]
  405640:	ldr	x0, [x1]
  405644:	cmp	x2, x0
  405648:	cset	w0, eq  // eq = none
  40564c:	ret
  405650:	ldr	x0, [x0]
  405654:	ldr	x2, [x0, #128]
  405658:	ldr	x0, [x1]
  40565c:	ldr	x0, [x0, #128]
  405660:	cmp	x2, x0
  405664:	b.cc	405674 <__fxstatat@plt+0x3da4>  // b.lo, b.ul, b.last
  405668:	cmp	x2, x0
  40566c:	cset	w0, hi  // hi = pmore
  405670:	ret
  405674:	mov	w0, #0xffffffff            	// #-1
  405678:	b	405670 <__fxstatat@plt+0x3da0>
  40567c:	stp	x29, x30, [sp, #-32]!
  405680:	mov	x29, sp
  405684:	str	x19, [sp, #16]
  405688:	mov	x19, x0
  40568c:	ldr	x0, [x0, #48]
  405690:	add	x1, x1, #0x100
  405694:	adds	x1, x1, x0
  405698:	b.cs	4056c0 <__fxstatat@plt+0x3df0>  // b.hs, b.nlast
  40569c:	str	x1, [x19, #48]
  4056a0:	ldr	x0, [x19, #32]
  4056a4:	bl	4016b0 <realloc@plt>
  4056a8:	cbz	x0, 4056e0 <__fxstatat@plt+0x3e10>
  4056ac:	str	x0, [x19, #32]
  4056b0:	mov	w0, #0x1                   	// #1
  4056b4:	ldr	x19, [sp, #16]
  4056b8:	ldp	x29, x30, [sp], #32
  4056bc:	ret
  4056c0:	ldr	x0, [x19, #32]
  4056c4:	bl	4017a0 <free@plt>
  4056c8:	str	xzr, [x19, #32]
  4056cc:	bl	401890 <__errno_location@plt>
  4056d0:	mov	w1, #0x24                  	// #36
  4056d4:	str	w1, [x0]
  4056d8:	mov	w0, #0x0                   	// #0
  4056dc:	b	4056b4 <__fxstatat@plt+0x3de4>
  4056e0:	ldr	x0, [x19, #32]
  4056e4:	bl	4017a0 <free@plt>
  4056e8:	str	xzr, [x19, #32]
  4056ec:	mov	w0, #0x0                   	// #0
  4056f0:	b	4056b4 <__fxstatat@plt+0x3de4>
  4056f4:	stp	x29, x30, [sp, #-48]!
  4056f8:	mov	x29, sp
  4056fc:	stp	x19, x20, [sp, #16]
  405700:	str	x21, [sp, #32]
  405704:	mov	x20, x0
  405708:	mov	x19, x1
  40570c:	and	w2, w2, #0xff
  405710:	add	x21, x1, #0x78
  405714:	ldr	x0, [x1, #88]
  405718:	cbnz	x0, 405724 <__fxstatat@plt+0x3e54>
  40571c:	ldr	w0, [x20, #72]
  405720:	tbnz	w0, #0, 405734 <__fxstatat@plt+0x3e64>
  405724:	ldr	w0, [x20, #72]
  405728:	tst	x0, #0x2
  40572c:	ccmp	w2, #0x0, #0x0, eq  // eq = none
  405730:	b.eq	4057ac <__fxstatat@plt+0x3edc>  // b.none
  405734:	mov	x2, x21
  405738:	ldr	x1, [x19, #48]
  40573c:	mov	w0, #0x0                   	// #0
  405740:	bl	4018a0 <__xstat@plt>
  405744:	cbz	w0, 4057c8 <__fxstatat@plt+0x3ef8>
  405748:	bl	401890 <__errno_location@plt>
  40574c:	mov	x20, x0
  405750:	ldr	w0, [x0]
  405754:	cmp	w0, #0x2
  405758:	b.ne	40577c <__fxstatat@plt+0x3eac>  // b.any
  40575c:	mov	x2, x21
  405760:	ldr	x1, [x19, #48]
  405764:	mov	w0, #0x0                   	// #0
  405768:	bl	401800 <__lxstat@plt>
  40576c:	cbnz	w0, 40577c <__fxstatat@plt+0x3eac>
  405770:	str	wzr, [x20]
  405774:	mov	w0, #0xd                   	// #13
  405778:	b	4057f0 <__fxstatat@plt+0x3f20>
  40577c:	ldr	w0, [x20]
  405780:	str	w0, [x19, #64]
  405784:	stp	xzr, xzr, [x19, #120]
  405788:	stp	xzr, xzr, [x21, #16]
  40578c:	stp	xzr, xzr, [x21, #32]
  405790:	stp	xzr, xzr, [x21, #48]
  405794:	stp	xzr, xzr, [x21, #64]
  405798:	stp	xzr, xzr, [x21, #80]
  40579c:	stp	xzr, xzr, [x21, #96]
  4057a0:	stp	xzr, xzr, [x21, #112]
  4057a4:	mov	w0, #0xa                   	// #10
  4057a8:	b	4057f0 <__fxstatat@plt+0x3f20>
  4057ac:	mov	w4, #0x100                 	// #256
  4057b0:	mov	x3, x21
  4057b4:	ldr	x2, [x19, #48]
  4057b8:	ldr	w1, [x20, #44]
  4057bc:	mov	w0, #0x0                   	// #0
  4057c0:	bl	4018d0 <__fxstatat@plt>
  4057c4:	cbnz	w0, 405800 <__fxstatat@plt+0x3f30>
  4057c8:	ldr	w0, [x19, #136]
  4057cc:	and	w0, w0, #0xf000
  4057d0:	cmp	w0, #0x4, lsl #12
  4057d4:	b.eq	405810 <__fxstatat@plt+0x3f40>  // b.none
  4057d8:	cmp	w0, #0xa, lsl #12
  4057dc:	b.eq	405884 <__fxstatat@plt+0x3fb4>  // b.none
  4057e0:	cmp	w0, #0x8, lsl #12
  4057e4:	mov	w0, #0x3                   	// #3
  4057e8:	mov	w1, #0x8                   	// #8
  4057ec:	csel	w0, w0, w1, ne  // ne = any
  4057f0:	ldp	x19, x20, [sp, #16]
  4057f4:	ldr	x21, [sp, #32]
  4057f8:	ldp	x29, x30, [sp], #48
  4057fc:	ret
  405800:	bl	401890 <__errno_location@plt>
  405804:	ldr	w0, [x0]
  405808:	str	w0, [x19, #64]
  40580c:	b	405784 <__fxstatat@plt+0x3eb4>
  405810:	ldr	w1, [x19, #140]
  405814:	mov	w0, #0xffffffff            	// #-1
  405818:	cmp	w1, #0x1
  40581c:	b.ls	40583c <__fxstatat@plt+0x3f6c>  // b.plast
  405820:	ldr	x2, [x19, #88]
  405824:	cmp	x2, #0x0
  405828:	b.le	40583c <__fxstatat@plt+0x3f6c>
  40582c:	ldr	w0, [x20, #72]
  405830:	tst	x0, #0x20
  405834:	cset	w0, eq  // eq = none
  405838:	sub	w0, w1, w0, lsl #1
  40583c:	str	w0, [x19, #104]
  405840:	ldrb	w1, [x19, #248]
  405844:	mov	w0, #0x1                   	// #1
  405848:	cmp	w1, #0x2e
  40584c:	b.ne	4057f0 <__fxstatat@plt+0x3f20>  // b.any
  405850:	ldrb	w0, [x19, #249]
  405854:	cbz	w0, 405870 <__fxstatat@plt+0x3fa0>
  405858:	ldr	w1, [x19, #248]
  40585c:	and	w1, w1, #0xffff00
  405860:	mov	w0, #0x1                   	// #1
  405864:	mov	w2, #0x2e00                	// #11776
  405868:	cmp	w1, w2
  40586c:	b.ne	4057f0 <__fxstatat@plt+0x3f20>  // b.any
  405870:	ldr	x0, [x19, #88]
  405874:	cmp	x0, #0x0
  405878:	mov	w0, #0x5                   	// #5
  40587c:	csinc	w0, w0, wzr, ne  // ne = any
  405880:	b	4057f0 <__fxstatat@plt+0x3f20>
  405884:	mov	w0, #0xc                   	// #12
  405888:	b	4057f0 <__fxstatat@plt+0x3f20>
  40588c:	stp	x29, x30, [sp, #-48]!
  405890:	mov	x29, sp
  405894:	stp	x19, x20, [sp, #16]
  405898:	stp	x21, x22, [sp, #32]
  40589c:	mov	x21, x0
  4058a0:	mov	x19, x1
  4058a4:	mov	x20, x2
  4058a8:	ldr	x22, [x0, #64]
  4058ac:	ldr	x1, [x0, #56]
  4058b0:	cmp	x1, x2
  4058b4:	b.cs	4058e0 <__fxstatat@plt+0x4010>  // b.hs, b.nlast
  4058b8:	add	x1, x2, #0x28
  4058bc:	str	x1, [x0, #56]
  4058c0:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  4058c4:	cmp	x1, x0
  4058c8:	b.hi	405950 <__fxstatat@plt+0x4080>  // b.pmore
  4058cc:	lsl	x1, x1, #3
  4058d0:	ldr	x0, [x21, #16]
  4058d4:	bl	4016b0 <realloc@plt>
  4058d8:	cbz	x0, 405950 <__fxstatat@plt+0x4080>
  4058dc:	str	x0, [x21, #16]
  4058e0:	ldr	x1, [x21, #16]
  4058e4:	cbz	x19, 4058f4 <__fxstatat@plt+0x4024>
  4058e8:	str	x19, [x1], #8
  4058ec:	ldr	x19, [x19, #16]
  4058f0:	cbnz	x19, 4058e8 <__fxstatat@plt+0x4018>
  4058f4:	mov	x3, x22
  4058f8:	mov	x2, #0x8                   	// #8
  4058fc:	mov	x1, x20
  405900:	ldr	x0, [x21, #16]
  405904:	bl	4015b0 <qsort@plt>
  405908:	ldr	x6, [x21, #16]
  40590c:	ldr	x0, [x6]
  405910:	subs	x5, x20, #0x1
  405914:	b.eq	405938 <__fxstatat@plt+0x4068>  // b.none
  405918:	mov	x2, x5
  40591c:	mov	x1, x6
  405920:	ldr	x3, [x1]
  405924:	ldr	x4, [x1, #8]!
  405928:	str	x4, [x3, #16]
  40592c:	subs	x2, x2, #0x1
  405930:	b.ne	405920 <__fxstatat@plt+0x4050>  // b.any
  405934:	add	x6, x6, x5, lsl #3
  405938:	ldr	x1, [x6]
  40593c:	str	xzr, [x1, #16]
  405940:	ldp	x19, x20, [sp, #16]
  405944:	ldp	x21, x22, [sp, #32]
  405948:	ldp	x29, x30, [sp], #48
  40594c:	ret
  405950:	ldr	x0, [x21, #16]
  405954:	bl	4017a0 <free@plt>
  405958:	str	xzr, [x21, #16]
  40595c:	str	xzr, [x21, #56]
  405960:	mov	x0, x19
  405964:	b	405940 <__fxstatat@plt+0x4070>
  405968:	stp	x29, x30, [sp, #-48]!
  40596c:	mov	x29, sp
  405970:	stp	x19, x20, [sp, #16]
  405974:	stp	x21, x22, [sp, #32]
  405978:	mov	x21, x0
  40597c:	mov	x22, x1
  405980:	mov	x20, x2
  405984:	add	x0, x2, #0x100
  405988:	and	x0, x0, #0xfffffffffffffff8
  40598c:	bl	401610 <malloc@plt>
  405990:	mov	x19, x0
  405994:	cbz	x0, 4059dc <__fxstatat@plt+0x410c>
  405998:	mov	x2, x20
  40599c:	mov	x1, x22
  4059a0:	add	x0, x0, #0xf8
  4059a4:	bl	401530 <memcpy@plt>
  4059a8:	add	x0, x19, x20
  4059ac:	strb	wzr, [x0, #248]
  4059b0:	str	x20, [x19, #96]
  4059b4:	str	x21, [x19, #80]
  4059b8:	ldr	x0, [x21, #32]
  4059bc:	str	x0, [x19, #56]
  4059c0:	str	wzr, [x19, #64]
  4059c4:	str	xzr, [x19, #24]
  4059c8:	strh	wzr, [x19, #110]
  4059cc:	mov	w0, #0x3                   	// #3
  4059d0:	strh	w0, [x19, #112]
  4059d4:	str	xzr, [x19, #32]
  4059d8:	str	xzr, [x19, #40]
  4059dc:	mov	x0, x19
  4059e0:	ldp	x19, x20, [sp, #16]
  4059e4:	ldp	x21, x22, [sp, #32]
  4059e8:	ldp	x29, x30, [sp], #48
  4059ec:	ret
  4059f0:	stp	x29, x30, [sp, #-32]!
  4059f4:	mov	x29, sp
  4059f8:	str	x19, [sp, #16]
  4059fc:	mov	x19, x0
  405a00:	ldr	w1, [x0, #72]
  405a04:	mov	w0, #0x102                 	// #258
  405a08:	tst	w1, w0
  405a0c:	b.eq	405a4c <__fxstatat@plt+0x417c>  // b.none
  405a10:	adrp	x4, 401000 <mbrtowc@plt-0x520>
  405a14:	add	x4, x4, #0x7a0
  405a18:	adrp	x3, 405000 <__fxstatat@plt+0x3730>
  405a1c:	add	x3, x3, #0x5f0
  405a20:	adrp	x2, 405000 <__fxstatat@plt+0x3730>
  405a24:	add	x2, x2, #0x61c
  405a28:	mov	x1, #0x0                   	// #0
  405a2c:	mov	x0, #0x1f                  	// #31
  405a30:	bl	4082f4 <__fxstatat@plt+0x6a24>
  405a34:	str	x0, [x19, #88]
  405a38:	cmp	x0, #0x0
  405a3c:	cset	w0, ne  // ne = any
  405a40:	ldr	x19, [sp, #16]
  405a44:	ldp	x29, x30, [sp], #32
  405a48:	ret
  405a4c:	mov	x0, #0x20                  	// #32
  405a50:	bl	401610 <malloc@plt>
  405a54:	str	x0, [x19, #88]
  405a58:	cbz	x0, 405a68 <__fxstatat@plt+0x4198>
  405a5c:	bl	4078ec <__fxstatat@plt+0x601c>
  405a60:	mov	w0, #0x1                   	// #1
  405a64:	b	405a40 <__fxstatat@plt+0x4170>
  405a68:	mov	w0, #0x0                   	// #0
  405a6c:	b	405a40 <__fxstatat@plt+0x4170>
  405a70:	stp	x29, x30, [sp, #-16]!
  405a74:	mov	x29, sp
  405a78:	mov	x3, x0
  405a7c:	mov	x0, x1
  405a80:	ldr	w4, [x3, #72]
  405a84:	lsl	w2, w4, #11
  405a88:	and	w2, w2, #0x8000
  405a8c:	mov	w1, #0x4900                	// #18688
  405a90:	movk	w1, #0x8, lsl #16
  405a94:	orr	w2, w2, w1
  405a98:	tbz	w4, #9, 405ab0 <__fxstatat@plt+0x41e0>
  405a9c:	mov	x1, x0
  405aa0:	ldr	w0, [x3, #44]
  405aa4:	bl	408a80 <__fxstatat@plt+0x71b0>
  405aa8:	ldp	x29, x30, [sp], #16
  405aac:	ret
  405ab0:	mov	w1, w2
  405ab4:	bl	4079b4 <__fxstatat@plt+0x60e4>
  405ab8:	b	405aa8 <__fxstatat@plt+0x41d8>
  405abc:	stp	x29, x30, [sp, #-32]!
  405ac0:	mov	x29, sp
  405ac4:	stp	x19, x20, [sp, #16]
  405ac8:	mov	x19, x0
  405acc:	cbnz	x0, 405aec <__fxstatat@plt+0x421c>
  405ad0:	ldp	x19, x20, [sp, #16]
  405ad4:	ldp	x29, x30, [sp], #32
  405ad8:	ret
  405adc:	bl	4016c0 <closedir@plt>
  405ae0:	mov	x0, x20
  405ae4:	bl	4017a0 <free@plt>
  405ae8:	cbz	x19, 405ad0 <__fxstatat@plt+0x4200>
  405aec:	mov	x20, x19
  405af0:	ldr	x19, [x19, #16]
  405af4:	ldr	x0, [x20, #24]
  405af8:	cbnz	x0, 405adc <__fxstatat@plt+0x420c>
  405afc:	b	405ae0 <__fxstatat@plt+0x4210>
  405b00:	stp	x29, x30, [sp, #-16]!
  405b04:	mov	x29, sp
  405b08:	ldr	w2, [x0, #72]
  405b0c:	mov	w1, #0x102                 	// #258
  405b10:	tst	w2, w1
  405b14:	b.eq	405b2c <__fxstatat@plt+0x425c>  // b.none
  405b18:	ldr	x0, [x0, #88]
  405b1c:	cbz	x0, 405b24 <__fxstatat@plt+0x4254>
  405b20:	bl	408480 <__fxstatat@plt+0x6bb0>
  405b24:	ldp	x29, x30, [sp], #16
  405b28:	ret
  405b2c:	ldr	x0, [x0, #88]
  405b30:	bl	4017a0 <free@plt>
  405b34:	b	405b24 <__fxstatat@plt+0x4254>
  405b38:	stp	x29, x30, [sp, #-32]!
  405b3c:	mov	x29, sp
  405b40:	str	x19, [sp, #16]
  405b44:	mov	x19, x0
  405b48:	mov	x0, x19
  405b4c:	bl	40899c <__fxstatat@plt+0x70cc>
  405b50:	and	w0, w0, #0xff
  405b54:	cbnz	w0, 405b6c <__fxstatat@plt+0x429c>
  405b58:	mov	x0, x19
  405b5c:	bl	4089f0 <__fxstatat@plt+0x7120>
  405b60:	tbnz	w0, #31, 405b48 <__fxstatat@plt+0x4278>
  405b64:	bl	4016d0 <close@plt>
  405b68:	b	405b48 <__fxstatat@plt+0x4278>
  405b6c:	ldr	x19, [sp, #16]
  405b70:	ldp	x29, x30, [sp], #32
  405b74:	ret
  405b78:	stp	x29, x30, [sp, #-192]!
  405b7c:	mov	x29, sp
  405b80:	stp	x19, x20, [sp, #16]
  405b84:	stp	x21, x22, [sp, #32]
  405b88:	mov	x19, x0
  405b8c:	ldr	x21, [x0, #80]
  405b90:	ldr	w0, [x21, #72]
  405b94:	tbz	w0, #9, 405c5c <__fxstatat@plt+0x438c>
  405b98:	mov	w22, w1
  405b9c:	ldr	x20, [x21, #80]
  405ba0:	cbz	x20, 405bc4 <__fxstatat@plt+0x42f4>
  405ba4:	ldr	x0, [x19, #120]
  405ba8:	str	x0, [sp, #56]
  405bac:	add	x1, sp, #0x38
  405bb0:	mov	x0, x20
  405bb4:	bl	40806c <__fxstatat@plt+0x679c>
  405bb8:	cbz	x0, 405bf4 <__fxstatat@plt+0x4324>
  405bbc:	ldr	x0, [x0, #8]
  405bc0:	b	405c60 <__fxstatat@plt+0x4390>
  405bc4:	adrp	x4, 401000 <mbrtowc@plt-0x520>
  405bc8:	add	x4, x4, #0x7a0
  405bcc:	adrp	x3, 405000 <__fxstatat@plt+0x3730>
  405bd0:	add	x3, x3, #0x63c
  405bd4:	adrp	x2, 405000 <__fxstatat@plt+0x3730>
  405bd8:	add	x2, x2, #0x62c
  405bdc:	mov	x1, #0x0                   	// #0
  405be0:	mov	x0, #0xd                   	// #13
  405be4:	bl	4082f4 <__fxstatat@plt+0x6a24>
  405be8:	mov	x20, x0
  405bec:	str	x0, [x21, #80]
  405bf0:	cbnz	x0, 405ba4 <__fxstatat@plt+0x42d4>
  405bf4:	tbnz	w22, #31, 405c70 <__fxstatat@plt+0x43a0>
  405bf8:	add	x1, sp, #0x48
  405bfc:	mov	w0, w22
  405c00:	bl	401670 <fstatfs@plt>
  405c04:	cbnz	w0, 405c78 <__fxstatat@plt+0x43a8>
  405c08:	cbz	x20, 405c44 <__fxstatat@plt+0x4374>
  405c0c:	mov	x0, #0x10                  	// #16
  405c10:	bl	401610 <malloc@plt>
  405c14:	mov	x21, x0
  405c18:	cbz	x0, 405c44 <__fxstatat@plt+0x4374>
  405c1c:	ldr	x0, [x19, #120]
  405c20:	str	x0, [x21]
  405c24:	ldr	x0, [sp, #72]
  405c28:	str	x0, [x21, #8]
  405c2c:	mov	x1, x21
  405c30:	mov	x0, x20
  405c34:	bl	40882c <__fxstatat@plt+0x6f5c>
  405c38:	cbz	x0, 405c50 <__fxstatat@plt+0x4380>
  405c3c:	cmp	x21, x0
  405c40:	b.ne	405c4c <__fxstatat@plt+0x437c>  // b.any
  405c44:	ldr	x0, [sp, #72]
  405c48:	b	405c60 <__fxstatat@plt+0x4390>
  405c4c:	bl	401710 <abort@plt>
  405c50:	mov	x0, x21
  405c54:	bl	4017a0 <free@plt>
  405c58:	b	405c44 <__fxstatat@plt+0x4374>
  405c5c:	mov	x0, #0x0                   	// #0
  405c60:	ldp	x19, x20, [sp, #16]
  405c64:	ldp	x21, x22, [sp, #32]
  405c68:	ldp	x29, x30, [sp], #192
  405c6c:	ret
  405c70:	mov	x0, #0x0                   	// #0
  405c74:	b	405c60 <__fxstatat@plt+0x4390>
  405c78:	mov	x0, #0x0                   	// #0
  405c7c:	b	405c60 <__fxstatat@plt+0x4390>
  405c80:	stp	x29, x30, [sp, #-16]!
  405c84:	mov	x29, sp
  405c88:	bl	405b78 <__fxstatat@plt+0x42a8>
  405c8c:	mov	x1, x0
  405c90:	mov	x0, #0x4973                	// #18803
  405c94:	movk	x0, #0x5265, lsl #16
  405c98:	cmp	x1, x0
  405c9c:	b.eq	405d10 <__fxstatat@plt+0x4440>  // b.none
  405ca0:	cmp	x1, x0
  405ca4:	b.le	405ce4 <__fxstatat@plt+0x4414>
  405ca8:	mov	w0, #0x2                   	// #2
  405cac:	mov	x2, #0x5342                	// #21314
  405cb0:	movk	x2, #0x5846, lsl #16
  405cb4:	cmp	x1, x2
  405cb8:	b.eq	405d08 <__fxstatat@plt+0x4438>  // b.none
  405cbc:	mov	w0, #0x0                   	// #0
  405cc0:	mov	x2, #0x4d42                	// #19778
  405cc4:	movk	x2, #0xff53, lsl #16
  405cc8:	cmp	x1, x2
  405ccc:	b.eq	405d08 <__fxstatat@plt+0x4438>  // b.none
  405cd0:	mov	x0, #0x414f                	// #16719
  405cd4:	movk	x0, #0x5346, lsl #16
  405cd8:	cmp	x1, x0
  405cdc:	cset	w0, ne  // ne = any
  405ce0:	b	405d08 <__fxstatat@plt+0x4438>
  405ce4:	mov	x0, #0x6969                	// #26985
  405ce8:	cmp	x1, x0
  405cec:	b.eq	405d18 <__fxstatat@plt+0x4448>  // b.none
  405cf0:	mov	w0, #0x0                   	// #0
  405cf4:	mov	x2, #0x9fa0                	// #40864
  405cf8:	cmp	x1, x2
  405cfc:	b.eq	405d08 <__fxstatat@plt+0x4438>  // b.none
  405d00:	cmp	x1, #0x0
  405d04:	cset	w0, ne  // ne = any
  405d08:	ldp	x29, x30, [sp], #16
  405d0c:	ret
  405d10:	mov	w0, #0x2                   	// #2
  405d14:	b	405d08 <__fxstatat@plt+0x4438>
  405d18:	mov	w0, #0x0                   	// #0
  405d1c:	b	405d08 <__fxstatat@plt+0x4438>
  405d20:	stp	x29, x30, [sp, #-48]!
  405d24:	mov	x29, sp
  405d28:	stp	x19, x20, [sp, #16]
  405d2c:	mov	x20, x0
  405d30:	mov	x19, x1
  405d34:	ldr	w1, [x0, #72]
  405d38:	mov	w0, #0x102                 	// #258
  405d3c:	tst	w1, w0
  405d40:	b.eq	405db0 <__fxstatat@plt+0x44e0>  // b.none
  405d44:	str	x21, [sp, #32]
  405d48:	mov	x0, #0x18                  	// #24
  405d4c:	bl	401610 <malloc@plt>
  405d50:	mov	x21, x0
  405d54:	cbz	x0, 405dd4 <__fxstatat@plt+0x4504>
  405d58:	ldr	x0, [x19, #120]
  405d5c:	str	x0, [x21]
  405d60:	ldr	x0, [x19, #128]
  405d64:	str	x0, [x21, #8]
  405d68:	str	x19, [x21, #16]
  405d6c:	mov	x1, x21
  405d70:	ldr	x0, [x20, #88]
  405d74:	bl	40882c <__fxstatat@plt+0x6f5c>
  405d78:	mov	x20, x0
  405d7c:	mov	w0, #0x1                   	// #1
  405d80:	cmp	x21, x20
  405d84:	b.eq	405dfc <__fxstatat@plt+0x452c>  // b.none
  405d88:	mov	x0, x21
  405d8c:	bl	4017a0 <free@plt>
  405d90:	cbz	x20, 405de0 <__fxstatat@plt+0x4510>
  405d94:	ldr	x0, [x20, #16]
  405d98:	str	x0, [x19]
  405d9c:	mov	w0, #0x2                   	// #2
  405da0:	strh	w0, [x19, #108]
  405da4:	mov	w0, #0x1                   	// #1
  405da8:	ldr	x21, [sp, #32]
  405dac:	b	405df0 <__fxstatat@plt+0x4520>
  405db0:	add	x1, x19, #0x78
  405db4:	ldr	x0, [x20, #88]
  405db8:	bl	407900 <__fxstatat@plt+0x6030>
  405dbc:	ands	w0, w0, #0xff
  405dc0:	b.eq	405dec <__fxstatat@plt+0x451c>  // b.none
  405dc4:	str	x19, [x19]
  405dc8:	mov	w1, #0x2                   	// #2
  405dcc:	strh	w1, [x19, #108]
  405dd0:	b	405df0 <__fxstatat@plt+0x4520>
  405dd4:	mov	w0, #0x0                   	// #0
  405dd8:	ldr	x21, [sp, #32]
  405ddc:	b	405df0 <__fxstatat@plt+0x4520>
  405de0:	mov	w0, #0x0                   	// #0
  405de4:	ldr	x21, [sp, #32]
  405de8:	b	405df0 <__fxstatat@plt+0x4520>
  405dec:	mov	w0, #0x1                   	// #1
  405df0:	ldp	x19, x20, [sp, #16]
  405df4:	ldp	x29, x30, [sp], #48
  405df8:	ret
  405dfc:	ldr	x21, [sp, #32]
  405e00:	b	405df0 <__fxstatat@plt+0x4520>
  405e04:	stp	x29, x30, [sp, #-32]!
  405e08:	mov	x29, sp
  405e0c:	stp	x19, x20, [sp, #16]
  405e10:	mov	x19, x0
  405e14:	mov	w20, w1
  405e18:	ldr	w1, [x0, #44]
  405e1c:	cmp	w1, w20
  405e20:	mov	w0, #0xffffff9c            	// #-100
  405e24:	ccmp	w1, w0, #0x4, eq  // eq = none
  405e28:	b.ne	405e54 <__fxstatat@plt+0x4584>  // b.any
  405e2c:	and	w2, w2, #0xff
  405e30:	cbnz	w2, 405e58 <__fxstatat@plt+0x4588>
  405e34:	ldr	w0, [x19, #72]
  405e38:	tst	x0, #0x4
  405e3c:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  405e40:	b.ge	405e6c <__fxstatat@plt+0x459c>  // b.tcont
  405e44:	str	w20, [x19, #44]
  405e48:	ldp	x19, x20, [sp, #16]
  405e4c:	ldp	x29, x30, [sp], #32
  405e50:	ret
  405e54:	bl	401710 <abort@plt>
  405e58:	add	x0, x19, #0x60
  405e5c:	bl	4089a4 <__fxstatat@plt+0x70d4>
  405e60:	tbnz	w0, #31, 405e44 <__fxstatat@plt+0x4574>
  405e64:	bl	4016d0 <close@plt>
  405e68:	b	405e44 <__fxstatat@plt+0x4574>
  405e6c:	mov	w0, w1
  405e70:	bl	4016d0 <close@plt>
  405e74:	b	405e44 <__fxstatat@plt+0x4574>
  405e78:	stp	x29, x30, [sp, #-32]!
  405e7c:	mov	x29, sp
  405e80:	stp	x19, x20, [sp, #16]
  405e84:	mov	x19, x0
  405e88:	ldr	w0, [x0, #72]
  405e8c:	mov	w20, #0x0                   	// #0
  405e90:	tbnz	w0, #2, 405eac <__fxstatat@plt+0x45dc>
  405e94:	and	w20, w0, #0x4
  405e98:	tbz	w0, #9, 405ec4 <__fxstatat@plt+0x45f4>
  405e9c:	mov	w2, #0x1                   	// #1
  405ea0:	mov	w1, #0xffffff9c            	// #-100
  405ea4:	mov	x0, x19
  405ea8:	bl	405e04 <__fxstatat@plt+0x4534>
  405eac:	add	x0, x19, #0x60
  405eb0:	bl	405b38 <__fxstatat@plt+0x4268>
  405eb4:	mov	w0, w20
  405eb8:	ldp	x19, x20, [sp, #16]
  405ebc:	ldp	x29, x30, [sp], #32
  405ec0:	ret
  405ec4:	ldr	w0, [x19, #40]
  405ec8:	bl	401590 <fchdir@plt>
  405ecc:	cmp	w0, #0x0
  405ed0:	cset	w20, ne  // ne = any
  405ed4:	b	405eac <__fxstatat@plt+0x45dc>
  405ed8:	stp	x29, x30, [sp, #-192]!
  405edc:	mov	x29, sp
  405ee0:	stp	x19, x20, [sp, #16]
  405ee4:	stp	x21, x22, [sp, #32]
  405ee8:	stp	x23, x24, [sp, #48]
  405eec:	mov	x20, x0
  405ef0:	mov	x23, x1
  405ef4:	mov	w21, w2
  405ef8:	mov	x19, x3
  405efc:	cbz	x3, 406000 <__fxstatat@plt+0x4730>
  405f00:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405f04:	add	x1, x1, #0x528
  405f08:	mov	x0, x3
  405f0c:	bl	401770 <strcmp@plt>
  405f10:	cbnz	w0, 406000 <__fxstatat@plt+0x4730>
  405f14:	ldr	w3, [x20, #72]
  405f18:	tbnz	w3, #2, 405f58 <__fxstatat@plt+0x4688>
  405f1c:	tbz	w21, #31, 405fb4 <__fxstatat@plt+0x46e4>
  405f20:	tbz	w3, #9, 405f38 <__fxstatat@plt+0x4668>
  405f24:	add	x22, x20, #0x60
  405f28:	mov	x0, x22
  405f2c:	bl	40899c <__fxstatat@plt+0x70cc>
  405f30:	and	w0, w0, #0xff
  405f34:	cbz	w0, 405f74 <__fxstatat@plt+0x46a4>
  405f38:	mov	w24, #0x1                   	// #1
  405f3c:	mov	x1, x19
  405f40:	mov	x0, x20
  405f44:	bl	405a70 <__fxstatat@plt+0x41a0>
  405f48:	mov	w22, w0
  405f4c:	tbz	w0, #31, 406014 <__fxstatat@plt+0x4744>
  405f50:	mov	w19, #0xffffffff            	// #-1
  405f54:	b	40607c <__fxstatat@plt+0x47ac>
  405f58:	tst	x3, #0x200
  405f5c:	mov	w19, #0x0                   	// #0
  405f60:	ccmp	w21, #0x0, #0x1, ne  // ne = any
  405f64:	b.lt	40607c <__fxstatat@plt+0x47ac>  // b.tstop
  405f68:	mov	w0, w21
  405f6c:	bl	4016d0 <close@plt>
  405f70:	b	40607c <__fxstatat@plt+0x47ac>
  405f74:	mov	x0, x22
  405f78:	bl	4089f0 <__fxstatat@plt+0x7120>
  405f7c:	mov	w22, w0
  405f80:	tbnz	w0, #31, 405f38 <__fxstatat@plt+0x4668>
  405f84:	ldr	w0, [x20, #72]
  405f88:	tbnz	w0, #1, 405fc0 <__fxstatat@plt+0x46f0>
  405f8c:	mov	w21, w22
  405f90:	mov	w24, #0x1                   	// #1
  405f94:	ldr	w0, [x20, #72]
  405f98:	tbnz	w0, #9, 405fcc <__fxstatat@plt+0x46fc>
  405f9c:	mov	w0, w22
  405fa0:	bl	401590 <fchdir@plt>
  405fa4:	mov	w19, w0
  405fa8:	b	406078 <__fxstatat@plt+0x47a8>
  405fac:	mov	w24, #0x0                   	// #0
  405fb0:	b	405f3c <__fxstatat@plt+0x466c>
  405fb4:	mov	w22, w21
  405fb8:	mov	w24, #0x1                   	// #1
  405fbc:	b	406014 <__fxstatat@plt+0x4744>
  405fc0:	mov	w21, w22
  405fc4:	mov	w24, #0x1                   	// #1
  405fc8:	b	406034 <__fxstatat@plt+0x4764>
  405fcc:	eor	w2, w24, #0x1
  405fd0:	mov	w1, w22
  405fd4:	mov	x0, x20
  405fd8:	bl	405e04 <__fxstatat@plt+0x4534>
  405fdc:	mov	w19, #0x0                   	// #0
  405fe0:	b	40607c <__fxstatat@plt+0x47ac>
  405fe4:	bl	401890 <__errno_location@plt>
  405fe8:	mov	x20, x0
  405fec:	ldr	w21, [x0]
  405ff0:	mov	w0, w22
  405ff4:	bl	4016d0 <close@plt>
  405ff8:	str	w21, [x20]
  405ffc:	b	40607c <__fxstatat@plt+0x47ac>
  406000:	ldr	w3, [x20, #72]
  406004:	tbnz	w3, #2, 405f58 <__fxstatat@plt+0x4688>
  406008:	tbnz	w21, #31, 405fac <__fxstatat@plt+0x46dc>
  40600c:	mov	w22, w21
  406010:	mov	w24, #0x0                   	// #0
  406014:	ldr	w0, [x20, #72]
  406018:	tbnz	w0, #1, 406034 <__fxstatat@plt+0x4764>
  40601c:	cbz	x19, 405f94 <__fxstatat@plt+0x46c4>
  406020:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  406024:	add	x1, x1, #0x528
  406028:	mov	x0, x19
  40602c:	bl	401770 <strcmp@plt>
  406030:	cbnz	w0, 405f94 <__fxstatat@plt+0x46c4>
  406034:	add	x2, sp, #0x40
  406038:	mov	w1, w22
  40603c:	mov	w0, #0x0                   	// #0
  406040:	bl	401810 <__fxstat@plt>
  406044:	cbnz	w0, 406074 <__fxstatat@plt+0x47a4>
  406048:	ldr	x1, [x23, #120]
  40604c:	ldr	x0, [sp, #64]
  406050:	cmp	x1, x0
  406054:	b.ne	406068 <__fxstatat@plt+0x4798>  // b.any
  406058:	ldr	x1, [x23, #128]
  40605c:	ldr	x0, [sp, #72]
  406060:	cmp	x1, x0
  406064:	b.eq	405f94 <__fxstatat@plt+0x46c4>  // b.none
  406068:	bl	401890 <__errno_location@plt>
  40606c:	mov	w1, #0x2                   	// #2
  406070:	str	w1, [x0]
  406074:	mov	w19, #0xffffffff            	// #-1
  406078:	tbnz	w21, #31, 405fe4 <__fxstatat@plt+0x4714>
  40607c:	mov	w0, w19
  406080:	ldp	x19, x20, [sp, #16]
  406084:	ldp	x21, x22, [sp, #32]
  406088:	ldp	x23, x24, [sp, #48]
  40608c:	ldp	x29, x30, [sp], #192
  406090:	ret
  406094:	stp	x29, x30, [sp, #-48]!
  406098:	mov	x29, sp
  40609c:	ldr	w3, [x0, #72]
  4060a0:	mov	w2, #0x102                 	// #258
  4060a4:	tst	w3, w2
  4060a8:	b.ne	406100 <__fxstatat@plt+0x4830>  // b.any
  4060ac:	ldr	x2, [x1, #8]
  4060b0:	cbz	x2, 406124 <__fxstatat@plt+0x4854>
  4060b4:	ldr	x3, [x2, #88]
  4060b8:	tbnz	x3, #63, 406124 <__fxstatat@plt+0x4854>
  4060bc:	ldr	x3, [x0, #88]
  4060c0:	ldr	x4, [x3, #16]
  4060c4:	cbz	x4, 406130 <__fxstatat@plt+0x4860>
  4060c8:	ldr	x5, [x3]
  4060cc:	ldr	x4, [x1, #128]
  4060d0:	cmp	x5, x4
  4060d4:	b.ne	406124 <__fxstatat@plt+0x4854>  // b.any
  4060d8:	ldr	x4, [x3, #8]
  4060dc:	ldr	x1, [x1, #120]
  4060e0:	cmp	x4, x1
  4060e4:	b.ne	406124 <__fxstatat@plt+0x4854>  // b.any
  4060e8:	ldr	x1, [x2, #120]
  4060ec:	str	x1, [x3, #8]
  4060f0:	ldr	x0, [x0, #88]
  4060f4:	ldr	x1, [x2, #128]
  4060f8:	str	x1, [x0]
  4060fc:	b	406124 <__fxstatat@plt+0x4854>
  406100:	ldr	x2, [x1, #120]
  406104:	str	x2, [sp, #24]
  406108:	ldr	x1, [x1, #128]
  40610c:	str	x1, [sp, #32]
  406110:	add	x1, sp, #0x18
  406114:	ldr	x0, [x0, #88]
  406118:	bl	40886c <__fxstatat@plt+0x6f9c>
  40611c:	cbz	x0, 40612c <__fxstatat@plt+0x485c>
  406120:	bl	4017a0 <free@plt>
  406124:	ldp	x29, x30, [sp], #48
  406128:	ret
  40612c:	bl	401710 <abort@plt>
  406130:	bl	401710 <abort@plt>
  406134:	stp	x29, x30, [sp, #-176]!
  406138:	mov	x29, sp
  40613c:	stp	x19, x20, [sp, #16]
  406140:	stp	x21, x22, [sp, #32]
  406144:	stp	x23, x24, [sp, #48]
  406148:	stp	x27, x28, [sp, #80]
  40614c:	mov	x20, x0
  406150:	str	w1, [sp, #140]
  406154:	ldr	x24, [x0]
  406158:	ldr	x0, [x24, #24]
  40615c:	str	x0, [sp, #144]
  406160:	cbz	x0, 406254 <__fxstatat@plt+0x4984>
  406164:	bl	4017f0 <dirfd@plt>
  406168:	str	w0, [sp, #172]
  40616c:	tbnz	w0, #31, 406220 <__fxstatat@plt+0x4950>
  406170:	stp	x25, x26, [sp, #64]
  406174:	ldr	x0, [x20, #64]
  406178:	cmp	x0, #0x0
  40617c:	mov	x0, #0x86a0                	// #34464
  406180:	movk	x0, #0x1, lsl #16
  406184:	csinv	x0, x0, xzr, eq  // eq = none
  406188:	str	x0, [sp, #120]
  40618c:	mov	w0, #0x1                   	// #1
  406190:	str	w0, [sp, #156]
  406194:	ldr	x0, [x24, #72]
  406198:	sub	x1, x0, #0x1
  40619c:	mov	x2, x1
  4061a0:	ldr	x1, [x24, #56]
  4061a4:	ldrb	w2, [x1, x2]
  4061a8:	sub	x1, x0, #0x1
  4061ac:	cmp	w2, #0x2f
  4061b0:	csel	x2, x1, x0, eq  // eq = none
  4061b4:	str	x2, [sp, #128]
  4061b8:	ldr	w0, [x20, #72]
  4061bc:	str	xzr, [sp, #112]
  4061c0:	tbz	w0, #2, 4061dc <__fxstatat@plt+0x490c>
  4061c4:	ldr	x0, [x20, #32]
  4061c8:	add	x1, x0, x2
  4061cc:	add	x1, x1, #0x1
  4061d0:	str	x1, [sp, #112]
  4061d4:	mov	w1, #0x2f                  	// #47
  4061d8:	strb	w1, [x0, x2]
  4061dc:	ldr	x0, [sp, #128]
  4061e0:	add	x23, x0, #0x1
  4061e4:	ldr	x26, [x20, #48]
  4061e8:	sub	x26, x26, x23
  4061ec:	ldr	x0, [x24, #88]
  4061f0:	add	x0, x0, #0x1
  4061f4:	str	x0, [sp, #104]
  4061f8:	ldr	x27, [x24, #24]
  4061fc:	cbz	x27, 406910 <__fxstatat@plt+0x5040>
  406200:	bl	401890 <__errno_location@plt>
  406204:	mov	x28, x0
  406208:	str	wzr, [sp, #152]
  40620c:	str	wzr, [sp, #136]
  406210:	str	xzr, [sp, #96]
  406214:	mov	x25, #0x0                   	// #0
  406218:	mov	x27, #0x0                   	// #0
  40621c:	b	406714 <__fxstatat@plt+0x4e44>
  406220:	ldr	x0, [x24, #24]
  406224:	bl	4016c0 <closedir@plt>
  406228:	str	xzr, [x24, #24]
  40622c:	mov	x27, #0x0                   	// #0
  406230:	ldr	w0, [sp, #140]
  406234:	cmp	w0, #0x3
  406238:	b.ne	4065e4 <__fxstatat@plt+0x4d14>  // b.any
  40623c:	mov	w0, #0x4                   	// #4
  406240:	strh	w0, [x24, #108]
  406244:	bl	401890 <__errno_location@plt>
  406248:	ldr	w0, [x0]
  40624c:	str	w0, [x24, #64]
  406250:	b	4065e4 <__fxstatat@plt+0x4d14>
  406254:	ldr	w3, [x20, #72]
  406258:	mov	w1, #0x204                 	// #516
  40625c:	and	w1, w3, w1
  406260:	mov	w0, #0xffffff9c            	// #-100
  406264:	cmp	w1, #0x200
  406268:	b.eq	406360 <__fxstatat@plt+0x4a90>  // b.none
  40626c:	ldr	x1, [x24, #48]
  406270:	and	w2, w3, #0x10
  406274:	tbz	w3, #4, 406290 <__fxstatat@plt+0x49c0>
  406278:	mov	w2, #0x8000                	// #32768
  40627c:	tbz	w3, #0, 406290 <__fxstatat@plt+0x49c0>
  406280:	ldr	x2, [x24, #88]
  406284:	cmp	x2, #0x0
  406288:	cset	w2, ne  // ne = any
  40628c:	lsl	w2, w2, #15
  406290:	add	x3, sp, #0xac
  406294:	bl	408ad0 <__fxstatat@plt+0x7200>
  406298:	mov	x27, x0
  40629c:	str	x0, [x24, #24]
  4062a0:	cbz	x0, 406368 <__fxstatat@plt+0x4a98>
  4062a4:	ldrh	w0, [x24, #108]
  4062a8:	cmp	w0, #0xb
  4062ac:	b.eq	40638c <__fxstatat@plt+0x4abc>  // b.none
  4062b0:	ldr	w0, [x20, #72]
  4062b4:	tbnz	w0, #8, 4063a8 <__fxstatat@plt+0x4ad8>
  4062b8:	stp	x25, x26, [sp, #64]
  4062bc:	ldr	x0, [x20, #64]
  4062c0:	cmp	x0, #0x0
  4062c4:	mov	x0, #0x86a0                	// #34464
  4062c8:	movk	x0, #0x1, lsl #16
  4062cc:	csinv	x0, x0, xzr, eq  // eq = none
  4062d0:	str	x0, [sp, #120]
  4062d4:	str	wzr, [sp, #156]
  4062d8:	ldr	w0, [sp, #140]
  4062dc:	cmp	w0, #0x2
  4062e0:	b.eq	406194 <__fxstatat@plt+0x48c4>  // b.none
  4062e4:	ldr	w0, [x20, #72]
  4062e8:	and	w0, w0, #0x38
  4062ec:	cmp	w0, #0x18
  4062f0:	b.eq	4063f4 <__fxstatat@plt+0x4b24>  // b.none
  4062f4:	ldr	w0, [sp, #140]
  4062f8:	cmp	w0, #0x3
  4062fc:	cset	w21, eq  // eq = none
  406300:	mov	w19, #0x1                   	// #1
  406304:	ldr	w0, [x20, #72]
  406308:	tbnz	w0, #9, 406430 <__fxstatat@plt+0x4b60>
  40630c:	ldr	w2, [sp, #172]
  406310:	tbz	w2, #31, 406448 <__fxstatat@plt+0x4b78>
  406314:	cmp	w21, #0x0
  406318:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  40631c:	b.eq	40632c <__fxstatat@plt+0x4a5c>  // b.none
  406320:	bl	401890 <__errno_location@plt>
  406324:	ldr	w0, [x0]
  406328:	str	w0, [x24, #64]
  40632c:	ldrh	w0, [x24, #110]
  406330:	orr	w0, w0, #0x1
  406334:	strh	w0, [x24, #110]
  406338:	ldr	x0, [x24, #24]
  40633c:	bl	4016c0 <closedir@plt>
  406340:	str	xzr, [x24, #24]
  406344:	ldr	w0, [x20, #72]
  406348:	tbz	w0, #9, 406354 <__fxstatat@plt+0x4a84>
  40634c:	ldr	w0, [sp, #172]
  406350:	tbz	w0, #31, 406468 <__fxstatat@plt+0x4b98>
  406354:	str	xzr, [x24, #24]
  406358:	str	wzr, [sp, #156]
  40635c:	b	406194 <__fxstatat@plt+0x48c4>
  406360:	ldr	w0, [x20, #44]
  406364:	b	40626c <__fxstatat@plt+0x499c>
  406368:	ldr	w0, [sp, #140]
  40636c:	cmp	w0, #0x3
  406370:	b.ne	4065e4 <__fxstatat@plt+0x4d14>  // b.any
  406374:	mov	w0, #0x4                   	// #4
  406378:	strh	w0, [x24, #108]
  40637c:	bl	401890 <__errno_location@plt>
  406380:	ldr	w0, [x0]
  406384:	str	w0, [x24, #64]
  406388:	b	4065e4 <__fxstatat@plt+0x4d14>
  40638c:	stp	x25, x26, [sp, #64]
  406390:	mov	w2, #0x0                   	// #0
  406394:	mov	x1, x24
  406398:	mov	x0, x20
  40639c:	bl	4056f4 <__fxstatat@plt+0x3e24>
  4063a0:	strh	w0, [x24, #108]
  4063a4:	b	4062bc <__fxstatat@plt+0x49ec>
  4063a8:	mov	x1, x24
  4063ac:	mov	x0, x20
  4063b0:	bl	406094 <__fxstatat@plt+0x47c4>
  4063b4:	mov	w2, #0x0                   	// #0
  4063b8:	mov	x1, x24
  4063bc:	mov	x0, x20
  4063c0:	bl	4056f4 <__fxstatat@plt+0x3e24>
  4063c4:	mov	x1, x24
  4063c8:	mov	x0, x20
  4063cc:	bl	405d20 <__fxstatat@plt+0x4450>
  4063d0:	and	w0, w0, #0xff
  4063d4:	cbz	w0, 4063e0 <__fxstatat@plt+0x4b10>
  4063d8:	stp	x25, x26, [sp, #64]
  4063dc:	b	4062bc <__fxstatat@plt+0x49ec>
  4063e0:	bl	401890 <__errno_location@plt>
  4063e4:	mov	w1, #0xc                   	// #12
  4063e8:	str	w1, [x0]
  4063ec:	ldr	x27, [sp, #144]
  4063f0:	b	4065e4 <__fxstatat@plt+0x4d14>
  4063f4:	ldr	w0, [x24, #140]
  4063f8:	cmp	w0, #0x2
  4063fc:	b.ne	4062f4 <__fxstatat@plt+0x4a24>  // b.any
  406400:	ldr	w1, [sp, #172]
  406404:	mov	x0, x24
  406408:	bl	405c80 <__fxstatat@plt+0x43b0>
  40640c:	cmp	w0, #0x0
  406410:	cset	w19, eq  // eq = none
  406414:	ldr	w0, [sp, #140]
  406418:	cmp	w0, #0x3
  40641c:	cset	w21, eq  // eq = none
  406420:	orr	w0, w21, w19
  406424:	str	w0, [sp, #156]
  406428:	cbz	w0, 406194 <__fxstatat@plt+0x48c4>
  40642c:	b	406304 <__fxstatat@plt+0x4a34>
  406430:	mov	w2, #0x3                   	// #3
  406434:	mov	w1, #0x406                 	// #1030
  406438:	ldr	w0, [sp, #172]
  40643c:	bl	408c38 <__fxstatat@plt+0x7368>
  406440:	str	w0, [sp, #172]
  406444:	b	40630c <__fxstatat@plt+0x4a3c>
  406448:	mov	x3, #0x0                   	// #0
  40644c:	mov	x1, x24
  406450:	mov	x0, x20
  406454:	bl	405ed8 <__fxstatat@plt+0x4608>
  406458:	mov	w1, #0x1                   	// #1
  40645c:	str	w1, [sp, #156]
  406460:	cbz	w0, 406194 <__fxstatat@plt+0x48c4>
  406464:	b	406314 <__fxstatat@plt+0x4a44>
  406468:	bl	4016d0 <close@plt>
  40646c:	b	406354 <__fxstatat@plt+0x4a84>
  406470:	ldr	w0, [x28]
  406474:	cbz	w0, 406498 <__fxstatat@plt+0x4bc8>
  406478:	str	w0, [x24, #64]
  40647c:	ldr	x0, [sp, #144]
  406480:	orr	x0, x0, x25
  406484:	cmp	x0, #0x0
  406488:	mov	w0, #0x7                   	// #7
  40648c:	mov	w1, #0x4                   	// #4
  406490:	csel	w0, w0, w1, ne  // ne = any
  406494:	strh	w0, [x24, #108]
  406498:	ldr	x0, [x24, #24]
  40649c:	cbz	x0, 4064a8 <__fxstatat@plt+0x4bd8>
  4064a0:	bl	4016c0 <closedir@plt>
  4064a4:	str	xzr, [x24, #24]
  4064a8:	ldr	w0, [sp, #136]
  4064ac:	cbnz	w0, 406880 <__fxstatat@plt+0x4fb0>
  4064b0:	ldr	w0, [x20, #72]
  4064b4:	tbz	w0, #2, 4064d4 <__fxstatat@plt+0x4c04>
  4064b8:	ldr	x0, [x20, #48]
  4064bc:	cmp	x25, #0x0
  4064c0:	ccmp	x0, x23, #0x4, ne  // ne = any
  4064c4:	cset	x0, eq  // eq = none
  4064c8:	ldr	x1, [sp, #112]
  4064cc:	sub	x0, x1, x0
  4064d0:	strb	wzr, [x0]
  4064d4:	ldr	x0, [sp, #144]
  4064d8:	cmp	x0, #0x0
  4064dc:	ldr	w0, [sp, #156]
  4064e0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4064e4:	b.eq	406514 <__fxstatat@plt+0x4c44>  // b.none
  4064e8:	cmp	x25, #0x0
  4064ec:	ldr	w0, [sp, #140]
  4064f0:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  4064f4:	b.ne	406518 <__fxstatat@plt+0x4c48>  // b.any
  4064f8:	ldr	x0, [x24, #88]
  4064fc:	cbnz	x0, 40691c <__fxstatat@plt+0x504c>
  406500:	mov	x0, x20
  406504:	bl	405e78 <__fxstatat@plt+0x45a8>
  406508:	cmp	w0, #0x0
  40650c:	cset	w0, ne  // ne = any
  406510:	cbnz	w0, 406940 <__fxstatat@plt+0x5070>
  406514:	cbz	x25, 406968 <__fxstatat@plt+0x5098>
  406518:	ldr	w0, [sp, #152]
  40651c:	cbnz	w0, 4069a4 <__fxstatat@plt+0x50d4>
  406520:	ldr	x0, [x20, #64]
  406524:	cmp	x0, #0x0
  406528:	ccmp	x25, #0x1, #0x0, ne  // ne = any
  40652c:	b.hi	4069d0 <__fxstatat@plt+0x5100>  // b.pmore
  406530:	ldp	x25, x26, [sp, #64]
  406534:	b	4065e4 <__fxstatat@plt+0x4d14>
  406538:	ldrb	w0, [x22, #20]
  40653c:	cbz	w0, 40670c <__fxstatat@plt+0x4e3c>
  406540:	ldrh	w0, [x22, #20]
  406544:	cmp	w0, #0x2e
  406548:	b.ne	40673c <__fxstatat@plt+0x4e6c>  // b.any
  40654c:	b	40670c <__fxstatat@plt+0x4e3c>
  406550:	ldr	x26, [x20, #32]
  406554:	ldr	x0, [sp, #128]
  406558:	add	x1, x0, #0x2
  40655c:	add	x1, x1, x21
  406560:	mov	x0, x20
  406564:	bl	40567c <__fxstatat@plt+0x3dac>
  406568:	ands	w0, w0, #0xff
  40656c:	b.eq	4065a4 <__fxstatat@plt+0x4cd4>  // b.none
  406570:	ldr	x1, [x20, #32]
  406574:	cmp	x1, x26
  406578:	b.eq	406600 <__fxstatat@plt+0x4d30>  // b.none
  40657c:	ldr	w2, [x20, #72]
  406580:	add	x1, x1, x23
  406584:	tst	x2, #0x4
  406588:	ldr	x2, [sp, #112]
  40658c:	csel	x1, x1, x2, ne  // ne = any
  406590:	str	x1, [sp, #112]
  406594:	ldr	x26, [x20, #48]
  406598:	sub	x26, x26, x23
  40659c:	str	w0, [sp, #136]
  4065a0:	b	40676c <__fxstatat@plt+0x4e9c>
  4065a4:	ldr	w21, [x28]
  4065a8:	mov	x0, x19
  4065ac:	bl	4017a0 <free@plt>
  4065b0:	mov	x0, x27
  4065b4:	bl	405abc <__fxstatat@plt+0x41ec>
  4065b8:	ldr	x0, [x24, #24]
  4065bc:	bl	4016c0 <closedir@plt>
  4065c0:	str	xzr, [x24, #24]
  4065c4:	mov	w0, #0x7                   	// #7
  4065c8:	strh	w0, [x24, #108]
  4065cc:	ldr	w0, [x20, #72]
  4065d0:	orr	w0, w0, #0x2000
  4065d4:	str	w0, [x20, #72]
  4065d8:	str	w21, [x28]
  4065dc:	mov	x27, #0x0                   	// #0
  4065e0:	ldp	x25, x26, [sp, #64]
  4065e4:	mov	x0, x27
  4065e8:	ldp	x19, x20, [sp, #16]
  4065ec:	ldp	x21, x22, [sp, #32]
  4065f0:	ldp	x23, x24, [sp, #48]
  4065f4:	ldp	x27, x28, [sp, #80]
  4065f8:	ldp	x29, x30, [sp], #176
  4065fc:	ret
  406600:	ldr	w0, [sp, #136]
  406604:	b	406594 <__fxstatat@plt+0x4cc4>
  406608:	mov	x0, x19
  40660c:	bl	4017a0 <free@plt>
  406610:	mov	x0, x27
  406614:	bl	405abc <__fxstatat@plt+0x41ec>
  406618:	ldr	x0, [x24, #24]
  40661c:	bl	4016c0 <closedir@plt>
  406620:	str	xzr, [x24, #24]
  406624:	mov	w0, #0x7                   	// #7
  406628:	strh	w0, [x24, #108]
  40662c:	ldr	w0, [x20, #72]
  406630:	orr	w0, w0, #0x2000
  406634:	str	w0, [x20, #72]
  406638:	mov	w0, #0x24                  	// #36
  40663c:	str	w0, [x28]
  406640:	mov	x27, #0x0                   	// #0
  406644:	ldp	x25, x26, [sp, #64]
  406648:	b	4065e4 <__fxstatat@plt+0x4d14>
  40664c:	ldr	x0, [x19, #56]
  406650:	str	x0, [x19, #48]
  406654:	ldr	x2, [x19, #96]
  406658:	add	x2, x2, #0x1
  40665c:	add	x1, x19, #0xf8
  406660:	ldr	x0, [sp, #112]
  406664:	bl	401540 <memmove@plt>
  406668:	b	4067a0 <__fxstatat@plt+0x4ed0>
  40666c:	ldrb	w0, [x22, #18]
  406670:	and	w0, w0, #0xfffffffb
  406674:	tst	w0, #0xff
  406678:	b.eq	4067c0 <__fxstatat@plt+0x4ef0>  // b.none
  40667c:	mov	w0, #0xb                   	// #11
  406680:	strh	w0, [x19, #108]
  406684:	ldrb	w1, [x22, #18]
  406688:	cmp	w1, #0x6
  40668c:	b.eq	4069ec <__fxstatat@plt+0x511c>  // b.none
  406690:	b.hi	4069fc <__fxstatat@plt+0x512c>  // b.pmore
  406694:	cmp	w1, #0x2
  406698:	b.eq	4066b8 <__fxstatat@plt+0x4de8>  // b.none
  40669c:	mov	w0, #0x1                   	// #1
  4066a0:	cmp	w1, #0x4
  4066a4:	b.eq	4067ec <__fxstatat@plt+0x4f1c>  // b.none
  4066a8:	cmp	w1, w0
  4066ac:	b.eq	406a34 <__fxstatat@plt+0x5164>  // b.none
  4066b0:	mov	w1, #0x0                   	// #0
  4066b4:	b	4066c8 <__fxstatat@plt+0x4df8>
  4066b8:	mov	w0, #0x1                   	// #1
  4066bc:	b	4066c4 <__fxstatat@plt+0x4df4>
  4066c0:	mov	w0, #0x0                   	// #0
  4066c4:	mov	w1, #0x2000                	// #8192
  4066c8:	str	w1, [x19, #136]
  4066cc:	eor	w0, w0, #0x1
  4066d0:	mov	w0, w0
  4066d4:	add	x0, x0, #0x1
  4066d8:	str	x0, [x19, #168]
  4066dc:	str	xzr, [x19, #16]
  4066e0:	cbz	x27, 406820 <__fxstatat@plt+0x4f50>
  4066e4:	ldr	x0, [sp, #96]
  4066e8:	str	x19, [x0, #16]
  4066ec:	mov	x0, #0x2710                	// #10000
  4066f0:	cmp	x25, x0
  4066f4:	b.eq	406828 <__fxstatat@plt+0x4f58>  // b.none
  4066f8:	add	x25, x25, #0x1
  4066fc:	ldr	x0, [sp, #120]
  406700:	cmp	x25, x0
  406704:	b.cs	4064a8 <__fxstatat@plt+0x4bd8>  // b.hs, b.nlast
  406708:	str	x19, [sp, #96]
  40670c:	ldr	x0, [x24, #24]
  406710:	cbz	x0, 4064a8 <__fxstatat@plt+0x4bd8>
  406714:	str	wzr, [x28]
  406718:	ldr	x0, [x24, #24]
  40671c:	bl	4016a0 <readdir@plt>
  406720:	mov	x22, x0
  406724:	cbz	x0, 406470 <__fxstatat@plt+0x4ba0>
  406728:	ldr	w0, [x20, #72]
  40672c:	tbnz	w0, #5, 40673c <__fxstatat@plt+0x4e6c>
  406730:	ldrb	w0, [x22, #19]
  406734:	cmp	w0, #0x2e
  406738:	b.eq	406538 <__fxstatat@plt+0x4c68>  // b.none
  40673c:	add	x19, x22, #0x13
  406740:	mov	x0, x19
  406744:	bl	401560 <strlen@plt>
  406748:	mov	x21, x0
  40674c:	mov	x2, x0
  406750:	mov	x1, x19
  406754:	mov	x0, x20
  406758:	bl	405968 <__fxstatat@plt+0x4098>
  40675c:	mov	x19, x0
  406760:	cbz	x0, 4065a4 <__fxstatat@plt+0x4cd4>
  406764:	cmp	x21, x26
  406768:	b.cs	406550 <__fxstatat@plt+0x4c80>  // b.hs, b.nlast
  40676c:	adds	x21, x23, x21
  406770:	b.cs	406608 <__fxstatat@plt+0x4d38>  // b.hs, b.nlast
  406774:	ldr	x0, [sp, #104]
  406778:	str	x0, [x19, #88]
  40677c:	ldr	x0, [x20]
  406780:	str	x0, [x19, #8]
  406784:	str	x21, [x19, #72]
  406788:	ldr	x0, [x22]
  40678c:	str	x0, [x19, #128]
  406790:	ldr	w0, [x20, #72]
  406794:	tbnz	w0, #2, 40664c <__fxstatat@plt+0x4d7c>
  406798:	add	x0, x19, #0xf8
  40679c:	str	x0, [x19, #48]
  4067a0:	ldr	x0, [x20, #64]
  4067a4:	cbz	x0, 4067b0 <__fxstatat@plt+0x4ee0>
  4067a8:	ldr	w0, [x20, #72]
  4067ac:	tbz	w0, #10, 406808 <__fxstatat@plt+0x4f38>
  4067b0:	ldr	w0, [x20, #72]
  4067b4:	and	w0, w0, #0x18
  4067b8:	cmp	w0, #0x18
  4067bc:	b.eq	40666c <__fxstatat@plt+0x4d9c>  // b.none
  4067c0:	mov	w0, #0xb                   	// #11
  4067c4:	strh	w0, [x19, #108]
  4067c8:	ldrb	w1, [x22, #18]
  4067cc:	cmp	w1, #0x6
  4067d0:	b.eq	406a1c <__fxstatat@plt+0x514c>  // b.none
  4067d4:	b.hi	406a3c <__fxstatat@plt+0x516c>  // b.pmore
  4067d8:	cmp	w1, #0x2
  4067dc:	b.eq	4066c0 <__fxstatat@plt+0x4df0>  // b.none
  4067e0:	mov	w0, #0x0                   	// #0
  4067e4:	cmp	w1, #0x4
  4067e8:	b.ne	406a2c <__fxstatat@plt+0x515c>  // b.any
  4067ec:	mov	w1, #0x4000                	// #16384
  4067f0:	b	4066c8 <__fxstatat@plt+0x4df8>
  4067f4:	mov	w0, #0x1                   	// #1
  4067f8:	b	406800 <__fxstatat@plt+0x4f30>
  4067fc:	mov	w0, #0x0                   	// #0
  406800:	mov	w1, #0xa000                	// #40960
  406804:	b	4066c8 <__fxstatat@plt+0x4df8>
  406808:	mov	w2, #0x0                   	// #0
  40680c:	mov	x1, x19
  406810:	mov	x0, x20
  406814:	bl	4056f4 <__fxstatat@plt+0x3e24>
  406818:	strh	w0, [x19, #108]
  40681c:	b	4066dc <__fxstatat@plt+0x4e0c>
  406820:	mov	x27, x19
  406824:	b	4066ec <__fxstatat@plt+0x4e1c>
  406828:	ldr	x0, [x20, #64]
  40682c:	cbz	x0, 40683c <__fxstatat@plt+0x4f6c>
  406830:	str	x19, [sp, #96]
  406834:	mov	x25, #0x2711                	// #10001
  406838:	b	40670c <__fxstatat@plt+0x4e3c>
  40683c:	ldr	w1, [sp, #172]
  406840:	mov	x0, x24
  406844:	bl	405b78 <__fxstatat@plt+0x42a8>
  406848:	mov	x1, #0x1994                	// #6548
  40684c:	movk	x1, #0x102, lsl #16
  406850:	cmp	x0, x1
  406854:	b.eq	406a68 <__fxstatat@plt+0x5198>  // b.none
  406858:	mov	x1, #0x4d42                	// #19778
  40685c:	movk	x1, #0xff53, lsl #16
  406860:	cmp	x0, x1
  406864:	b.eq	406a68 <__fxstatat@plt+0x5198>  // b.none
  406868:	mov	x1, #0x6969                	// #26985
  40686c:	cmp	x0, x1
  406870:	b.eq	406a68 <__fxstatat@plt+0x5198>  // b.none
  406874:	mov	w0, #0x1                   	// #1
  406878:	str	w0, [sp, #152]
  40687c:	b	406830 <__fxstatat@plt+0x4f60>
  406880:	ldr	x2, [x20, #32]
  406884:	ldr	x0, [x20, #8]
  406888:	cbnz	x0, 4068a8 <__fxstatat@plt+0x4fd8>
  40688c:	ldr	x0, [x27, #88]
  406890:	tbnz	x0, #63, 4064b0 <__fxstatat@plt+0x4be0>
  406894:	mov	x0, x27
  406898:	b	4068e4 <__fxstatat@plt+0x5014>
  40689c:	str	x2, [x0, #56]
  4068a0:	ldr	x0, [x0, #16]
  4068a4:	cbz	x0, 40688c <__fxstatat@plt+0x4fbc>
  4068a8:	ldr	x1, [x0, #48]
  4068ac:	add	x3, x0, #0xf8
  4068b0:	cmp	x1, x3
  4068b4:	b.eq	40689c <__fxstatat@plt+0x4fcc>  // b.none
  4068b8:	ldr	x3, [x0, #56]
  4068bc:	sub	x1, x1, x3
  4068c0:	add	x1, x2, x1
  4068c4:	str	x1, [x0, #48]
  4068c8:	b	40689c <__fxstatat@plt+0x4fcc>
  4068cc:	str	x2, [x0, #56]
  4068d0:	ldr	x1, [x0, #16]
  4068d4:	cbz	x1, 406908 <__fxstatat@plt+0x5038>
  4068d8:	mov	x0, x1
  4068dc:	ldr	x1, [x0, #88]
  4068e0:	tbnz	x1, #63, 4064b0 <__fxstatat@plt+0x4be0>
  4068e4:	ldr	x1, [x0, #48]
  4068e8:	add	x3, x0, #0xf8
  4068ec:	cmp	x1, x3
  4068f0:	b.eq	4068cc <__fxstatat@plt+0x4ffc>  // b.none
  4068f4:	ldr	x3, [x0, #56]
  4068f8:	sub	x1, x1, x3
  4068fc:	add	x1, x2, x1
  406900:	str	x1, [x0, #48]
  406904:	b	4068cc <__fxstatat@plt+0x4ffc>
  406908:	ldr	x0, [x0, #8]
  40690c:	b	4068dc <__fxstatat@plt+0x500c>
  406910:	str	wzr, [sp, #152]
  406914:	mov	x25, #0x0                   	// #0
  406918:	b	4064b0 <__fxstatat@plt+0x4be0>
  40691c:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  406920:	add	x3, x3, #0x528
  406924:	mov	w2, #0xffffffff            	// #-1
  406928:	ldr	x1, [x24, #8]
  40692c:	mov	x0, x20
  406930:	bl	405ed8 <__fxstatat@plt+0x4608>
  406934:	cmp	w0, #0x0
  406938:	cset	w0, ne  // ne = any
  40693c:	b	406510 <__fxstatat@plt+0x4c40>
  406940:	mov	w0, #0x7                   	// #7
  406944:	strh	w0, [x24, #108]
  406948:	ldr	w0, [x20, #72]
  40694c:	orr	w0, w0, #0x2000
  406950:	str	w0, [x20, #72]
  406954:	mov	x0, x27
  406958:	bl	405abc <__fxstatat@plt+0x41ec>
  40695c:	mov	x27, #0x0                   	// #0
  406960:	ldp	x25, x26, [sp, #64]
  406964:	b	4065e4 <__fxstatat@plt+0x4d14>
  406968:	ldr	w0, [sp, #140]
  40696c:	cmp	w0, #0x3
  406970:	b.eq	406988 <__fxstatat@plt+0x50b8>  // b.none
  406974:	mov	x0, x27
  406978:	bl	405abc <__fxstatat@plt+0x41ec>
  40697c:	mov	x27, #0x0                   	// #0
  406980:	ldp	x25, x26, [sp, #64]
  406984:	b	4065e4 <__fxstatat@plt+0x4d14>
  406988:	ldrh	w0, [x24, #108]
  40698c:	cmp	w0, #0x7
  406990:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  406994:	b.eq	406974 <__fxstatat@plt+0x50a4>  // b.none
  406998:	mov	w0, #0x6                   	// #6
  40699c:	strh	w0, [x24, #108]
  4069a0:	b	406974 <__fxstatat@plt+0x50a4>
  4069a4:	adrp	x0, 405000 <__fxstatat@plt+0x3730>
  4069a8:	add	x0, x0, #0x650
  4069ac:	str	x0, [x20, #64]
  4069b0:	mov	x2, x25
  4069b4:	mov	x1, x27
  4069b8:	mov	x0, x20
  4069bc:	bl	40588c <__fxstatat@plt+0x3fbc>
  4069c0:	mov	x27, x0
  4069c4:	str	xzr, [x20, #64]
  4069c8:	ldp	x25, x26, [sp, #64]
  4069cc:	b	4065e4 <__fxstatat@plt+0x4d14>
  4069d0:	mov	x2, x25
  4069d4:	mov	x1, x27
  4069d8:	mov	x0, x20
  4069dc:	bl	40588c <__fxstatat@plt+0x3fbc>
  4069e0:	mov	x27, x0
  4069e4:	ldp	x25, x26, [sp, #64]
  4069e8:	b	4065e4 <__fxstatat@plt+0x4d14>
  4069ec:	mov	w0, #0x6000                	// #24576
  4069f0:	str	w0, [x19, #136]
  4069f4:	mov	x0, #0x1                   	// #1
  4069f8:	b	4066d8 <__fxstatat@plt+0x4e08>
  4069fc:	cmp	w1, #0xa
  406a00:	b.eq	4067f4 <__fxstatat@plt+0x4f24>  // b.none
  406a04:	mov	w0, #0x1                   	// #1
  406a08:	cmp	w1, #0xc
  406a0c:	b.eq	406a50 <__fxstatat@plt+0x5180>  // b.none
  406a10:	cmp	w1, #0x8
  406a14:	b.eq	406a60 <__fxstatat@plt+0x5190>  // b.none
  406a18:	b	4066b0 <__fxstatat@plt+0x4de0>
  406a1c:	mov	w0, #0x6000                	// #24576
  406a20:	str	w0, [x19, #136]
  406a24:	mov	x0, #0x2                   	// #2
  406a28:	b	4066d8 <__fxstatat@plt+0x4e08>
  406a2c:	cmp	w1, #0x1
  406a30:	b.ne	4066b0 <__fxstatat@plt+0x4de0>  // b.any
  406a34:	mov	w1, #0x1000                	// #4096
  406a38:	b	4066c8 <__fxstatat@plt+0x4df8>
  406a3c:	cmp	w1, #0xa
  406a40:	b.eq	4067fc <__fxstatat@plt+0x4f2c>  // b.none
  406a44:	mov	w0, #0x0                   	// #0
  406a48:	cmp	w1, #0xc
  406a4c:	b.ne	406a58 <__fxstatat@plt+0x5188>  // b.any
  406a50:	mov	w1, #0xc000                	// #49152
  406a54:	b	4066c8 <__fxstatat@plt+0x4df8>
  406a58:	cmp	w1, #0x8
  406a5c:	b.ne	4066b0 <__fxstatat@plt+0x4de0>  // b.any
  406a60:	mov	w1, #0x8000                	// #32768
  406a64:	b	4066c8 <__fxstatat@plt+0x4df8>
  406a68:	add	x25, x25, #0x1
  406a6c:	str	x19, [sp, #96]
  406a70:	str	wzr, [sp, #152]
  406a74:	b	40670c <__fxstatat@plt+0x4e3c>
  406a78:	stp	x29, x30, [sp, #-112]!
  406a7c:	mov	x29, sp
  406a80:	stp	x19, x20, [sp, #16]
  406a84:	tst	w1, #0xfffff000
  406a88:	b.ne	406b94 <__fxstatat@plt+0x52c4>  // b.any
  406a8c:	stp	x21, x22, [sp, #32]
  406a90:	stp	x23, x24, [sp, #48]
  406a94:	stp	x25, x26, [sp, #64]
  406a98:	mov	x24, x0
  406a9c:	mov	w21, w1
  406aa0:	mov	x25, x2
  406aa4:	mov	w0, #0x204                 	// #516
  406aa8:	and	w0, w1, w0
  406aac:	cmp	w0, #0x204
  406ab0:	b.eq	406ba8 <__fxstatat@plt+0x52d8>  // b.none
  406ab4:	mov	w0, #0x12                  	// #18
  406ab8:	tst	w1, w0
  406abc:	b.eq	406bc8 <__fxstatat@plt+0x52f8>  // b.none
  406ac0:	mov	x0, #0x80                  	// #128
  406ac4:	bl	401610 <malloc@plt>
  406ac8:	mov	x20, x0
  406acc:	cbz	x0, 406e10 <__fxstatat@plt+0x5540>
  406ad0:	stp	xzr, xzr, [x0]
  406ad4:	stp	xzr, xzr, [x0, #16]
  406ad8:	stp	xzr, xzr, [x0, #32]
  406adc:	stp	xzr, xzr, [x0, #48]
  406ae0:	stp	xzr, xzr, [x0, #64]
  406ae4:	stp	xzr, xzr, [x0, #80]
  406ae8:	stp	xzr, xzr, [x0, #96]
  406aec:	stp	xzr, xzr, [x0, #112]
  406af0:	str	x25, [x0, #64]
  406af4:	and	w0, w21, #0xfffffdff
  406af8:	orr	w0, w0, #0x4
  406afc:	tst	x21, #0x2
  406b00:	csel	w0, w21, w0, eq  // eq = none
  406b04:	str	w0, [x20, #72]
  406b08:	mov	w0, #0xffffff9c            	// #-100
  406b0c:	str	w0, [x20, #44]
  406b10:	ldr	x0, [x24]
  406b14:	cbz	x0, 406be8 <__fxstatat@plt+0x5318>
  406b18:	mov	x22, x24
  406b1c:	mov	x19, #0x0                   	// #0
  406b20:	bl	401560 <strlen@plt>
  406b24:	cmp	x19, x0
  406b28:	csel	x19, x19, x0, cs  // cs = hs, nlast
  406b2c:	ldr	x0, [x22, #8]!
  406b30:	cbnz	x0, 406b20 <__fxstatat@plt+0x5250>
  406b34:	add	x19, x19, #0x1
  406b38:	cmp	x19, #0x1, lsl #12
  406b3c:	mov	x1, #0x1000                	// #4096
  406b40:	csel	x1, x19, x1, cs  // cs = hs, nlast
  406b44:	mov	x0, x20
  406b48:	bl	40567c <__fxstatat@plt+0x3dac>
  406b4c:	and	w0, w0, #0xff
  406b50:	cbz	w0, 406dbc <__fxstatat@plt+0x54ec>
  406b54:	stp	x27, x28, [sp, #80]
  406b58:	ldr	x26, [x24]
  406b5c:	cbz	x26, 406de4 <__fxstatat@plt+0x5514>
  406b60:	mov	x2, #0x0                   	// #0
  406b64:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  406b68:	add	x1, x1, #0x2e8
  406b6c:	mov	x0, x20
  406b70:	bl	405968 <__fxstatat@plt+0x4098>
  406b74:	mov	x26, x0
  406b78:	cbz	x0, 406db0 <__fxstatat@plt+0x54e0>
  406b7c:	mov	x0, #0xffffffffffffffff    	// #-1
  406b80:	str	x0, [x26, #88]
  406b84:	str	w0, [x26, #104]
  406b88:	mov	w27, #0x1                   	// #1
  406b8c:	cbnz	x25, 406de8 <__fxstatat@plt+0x5518>
  406b90:	b	406df0 <__fxstatat@plt+0x5520>
  406b94:	bl	401890 <__errno_location@plt>
  406b98:	mov	w1, #0x16                  	// #22
  406b9c:	str	w1, [x0]
  406ba0:	mov	x20, #0x0                   	// #0
  406ba4:	b	406dd4 <__fxstatat@plt+0x5504>
  406ba8:	bl	401890 <__errno_location@plt>
  406bac:	mov	w1, #0x16                  	// #22
  406bb0:	str	w1, [x0]
  406bb4:	mov	x20, #0x0                   	// #0
  406bb8:	ldp	x21, x22, [sp, #32]
  406bbc:	ldp	x23, x24, [sp, #48]
  406bc0:	ldp	x25, x26, [sp, #64]
  406bc4:	b	406dd4 <__fxstatat@plt+0x5504>
  406bc8:	bl	401890 <__errno_location@plt>
  406bcc:	mov	w1, #0x16                  	// #22
  406bd0:	str	w1, [x0]
  406bd4:	mov	x20, #0x0                   	// #0
  406bd8:	ldp	x21, x22, [sp, #32]
  406bdc:	ldp	x23, x24, [sp, #48]
  406be0:	ldp	x25, x26, [sp, #64]
  406be4:	b	406dd4 <__fxstatat@plt+0x5504>
  406be8:	mov	x19, #0x0                   	// #0
  406bec:	b	406b34 <__fxstatat@plt+0x5264>
  406bf0:	add	x0, x19, x0
  406bf4:	ldurb	w0, [x0, #-1]
  406bf8:	sub	x1, x19, #0x2
  406bfc:	cmp	w0, #0x2f
  406c00:	b.ne	406c64 <__fxstatat@plt+0x5394>  // b.any
  406c04:	ldrb	w0, [x1, x2]
  406c08:	cmp	w0, #0x2f
  406c0c:	b.ne	406c64 <__fxstatat@plt+0x5394>  // b.any
  406c10:	sub	x2, x2, #0x1
  406c14:	cmp	x2, #0x1
  406c18:	b.hi	406c04 <__fxstatat@plt+0x5334>  // b.pmore
  406c1c:	b	406c64 <__fxstatat@plt+0x5394>
  406c20:	mov	w2, #0x0                   	// #0
  406c24:	mov	x1, x19
  406c28:	mov	x0, x20
  406c2c:	bl	4056f4 <__fxstatat@plt+0x3e24>
  406c30:	strh	w0, [x19, #108]
  406c34:	cbz	x25, 406cb8 <__fxstatat@plt+0x53e8>
  406c38:	str	x23, [x19, #16]
  406c3c:	mov	x23, x19
  406c40:	add	x22, x22, #0x1
  406c44:	ldr	x19, [x24, x22, lsl #3]
  406c48:	cbz	x19, 406ccc <__fxstatat@plt+0x53fc>
  406c4c:	mov	x0, x19
  406c50:	bl	401560 <strlen@plt>
  406c54:	mov	x2, x0
  406c58:	cmp	w21, #0x0
  406c5c:	ccmp	x0, #0x2, #0x0, eq  // eq = none
  406c60:	b.hi	406bf0 <__fxstatat@plt+0x5320>  // b.pmore
  406c64:	mov	x1, x19
  406c68:	mov	x0, x20
  406c6c:	bl	405968 <__fxstatat@plt+0x4098>
  406c70:	mov	x19, x0
  406c74:	cbz	x0, 406da0 <__fxstatat@plt+0x54d0>
  406c78:	str	xzr, [x0, #88]
  406c7c:	str	x26, [x0, #8]
  406c80:	add	x0, x0, #0xf8
  406c84:	str	x0, [x19, #48]
  406c88:	cmp	x23, #0x0
  406c8c:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  406c90:	b.eq	406c20 <__fxstatat@plt+0x5350>  // b.none
  406c94:	strh	w28, [x19, #108]
  406c98:	mov	x0, #0x2                   	// #2
  406c9c:	str	x0, [x19, #168]
  406ca0:	cbnz	x25, 406c38 <__fxstatat@plt+0x5368>
  406ca4:	str	xzr, [x19, #16]
  406ca8:	ldr	x0, [sp, #104]
  406cac:	str	x19, [x0, #16]
  406cb0:	str	x19, [sp, #104]
  406cb4:	b	406c40 <__fxstatat@plt+0x5370>
  406cb8:	str	xzr, [x19, #16]
  406cbc:	cbnz	x23, 406ca8 <__fxstatat@plt+0x53d8>
  406cc0:	str	x19, [sp, #104]
  406cc4:	mov	x23, x19
  406cc8:	b	406c40 <__fxstatat@plt+0x5370>
  406ccc:	cmp	x25, #0x0
  406cd0:	ccmp	x22, #0x1, #0x0, ne  // ne = any
  406cd4:	b.hi	406d50 <__fxstatat@plt+0x5480>  // b.pmore
  406cd8:	mov	x2, #0x0                   	// #0
  406cdc:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  406ce0:	add	x1, x1, #0x2e8
  406ce4:	mov	x0, x20
  406ce8:	bl	405968 <__fxstatat@plt+0x4098>
  406cec:	str	x0, [x20]
  406cf0:	cbz	x0, 406da0 <__fxstatat@plt+0x54d0>
  406cf4:	str	x23, [x0, #16]
  406cf8:	ldr	x0, [x20]
  406cfc:	mov	w1, #0x9                   	// #9
  406d00:	strh	w1, [x0, #108]
  406d04:	ldr	x0, [x20]
  406d08:	mov	x1, #0x1                   	// #1
  406d0c:	str	x1, [x0, #88]
  406d10:	mov	x0, x20
  406d14:	bl	4059f0 <__fxstatat@plt+0x4120>
  406d18:	and	w0, w0, #0xff
  406d1c:	cbz	w0, 406da0 <__fxstatat@plt+0x54d0>
  406d20:	ldr	w1, [x20, #72]
  406d24:	mov	w0, #0x204                 	// #516
  406d28:	tst	w1, w0
  406d2c:	b.eq	406d78 <__fxstatat@plt+0x54a8>  // b.none
  406d30:	mov	w1, #0xffffffff            	// #-1
  406d34:	add	x0, x20, #0x60
  406d38:	bl	408974 <__fxstatat@plt+0x70a4>
  406d3c:	ldp	x21, x22, [sp, #32]
  406d40:	ldp	x23, x24, [sp, #48]
  406d44:	ldp	x25, x26, [sp, #64]
  406d48:	ldp	x27, x28, [sp, #80]
  406d4c:	b	406dd4 <__fxstatat@plt+0x5504>
  406d50:	mov	x2, x22
  406d54:	mov	x1, x23
  406d58:	mov	x0, x20
  406d5c:	bl	40588c <__fxstatat@plt+0x3fbc>
  406d60:	mov	x23, x0
  406d64:	b	406cd8 <__fxstatat@plt+0x5408>
  406d68:	mov	x23, x19
  406d6c:	b	406cd8 <__fxstatat@plt+0x5408>
  406d70:	mov	x23, x26
  406d74:	b	406cd8 <__fxstatat@plt+0x5408>
  406d78:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  406d7c:	add	x1, x1, #0x530
  406d80:	mov	x0, x20
  406d84:	bl	405a70 <__fxstatat@plt+0x41a0>
  406d88:	str	w0, [x20, #40]
  406d8c:	tbz	w0, #31, 406d30 <__fxstatat@plt+0x5460>
  406d90:	ldr	w0, [x20, #72]
  406d94:	orr	w0, w0, #0x4
  406d98:	str	w0, [x20, #72]
  406d9c:	b	406d30 <__fxstatat@plt+0x5460>
  406da0:	mov	x0, x23
  406da4:	bl	405abc <__fxstatat@plt+0x41ec>
  406da8:	mov	x0, x26
  406dac:	bl	4017a0 <free@plt>
  406db0:	ldr	x0, [x20, #32]
  406db4:	bl	4017a0 <free@plt>
  406db8:	ldp	x27, x28, [sp, #80]
  406dbc:	mov	x0, x20
  406dc0:	bl	4017a0 <free@plt>
  406dc4:	mov	x20, #0x0                   	// #0
  406dc8:	ldp	x21, x22, [sp, #32]
  406dcc:	ldp	x23, x24, [sp, #48]
  406dd0:	ldp	x25, x26, [sp, #64]
  406dd4:	mov	x0, x20
  406dd8:	ldp	x19, x20, [sp, #16]
  406ddc:	ldp	x29, x30, [sp], #112
  406de0:	ret
  406de4:	cbz	x25, 406d70 <__fxstatat@plt+0x54a0>
  406de8:	ldr	w27, [x20, #72]
  406dec:	ubfx	x27, x27, #10, #1
  406df0:	ldr	x19, [x24]
  406df4:	cbz	x19, 406d68 <__fxstatat@plt+0x5498>
  406df8:	str	xzr, [sp, #104]
  406dfc:	mov	x22, #0x0                   	// #0
  406e00:	mov	x23, #0x0                   	// #0
  406e04:	and	w21, w21, #0x800
  406e08:	mov	w28, #0xb                   	// #11
  406e0c:	b	406c4c <__fxstatat@plt+0x537c>
  406e10:	ldp	x21, x22, [sp, #32]
  406e14:	ldp	x23, x24, [sp, #48]
  406e18:	ldp	x25, x26, [sp, #64]
  406e1c:	b	406dd4 <__fxstatat@plt+0x5504>
  406e20:	stp	x29, x30, [sp, #-32]!
  406e24:	mov	x29, sp
  406e28:	stp	x19, x20, [sp, #16]
  406e2c:	mov	x20, x0
  406e30:	ldr	x0, [x0]
  406e34:	cbz	x0, 406e4c <__fxstatat@plt+0x557c>
  406e38:	ldr	x1, [x0, #88]
  406e3c:	tbz	x1, #63, 406ea0 <__fxstatat@plt+0x55d0>
  406e40:	mov	x19, x0
  406e44:	mov	x0, x19
  406e48:	bl	4017a0 <free@plt>
  406e4c:	ldr	x0, [x20, #8]
  406e50:	cbz	x0, 406e58 <__fxstatat@plt+0x5588>
  406e54:	bl	405abc <__fxstatat@plt+0x41ec>
  406e58:	ldr	x0, [x20, #16]
  406e5c:	bl	4017a0 <free@plt>
  406e60:	ldr	x0, [x20, #32]
  406e64:	bl	4017a0 <free@plt>
  406e68:	ldr	w0, [x20, #72]
  406e6c:	tbz	w0, #9, 406eac <__fxstatat@plt+0x55dc>
  406e70:	ldr	w0, [x20, #44]
  406e74:	tbnz	w0, #31, 406eb0 <__fxstatat@plt+0x55e0>
  406e78:	bl	4016d0 <close@plt>
  406e7c:	cbz	w0, 406eb0 <__fxstatat@plt+0x55e0>
  406e80:	bl	401890 <__errno_location@plt>
  406e84:	ldr	w19, [x0]
  406e88:	b	406f18 <__fxstatat@plt+0x5648>
  406e8c:	ldr	x19, [x0, #8]
  406e90:	bl	4017a0 <free@plt>
  406e94:	ldr	x0, [x19, #88]
  406e98:	tbnz	x0, #63, 406e44 <__fxstatat@plt+0x5574>
  406e9c:	mov	x0, x19
  406ea0:	ldr	x19, [x0, #16]
  406ea4:	cbnz	x19, 406e90 <__fxstatat@plt+0x55c0>
  406ea8:	b	406e8c <__fxstatat@plt+0x55bc>
  406eac:	tbz	w0, #2, 406eec <__fxstatat@plt+0x561c>
  406eb0:	add	x0, x20, #0x60
  406eb4:	bl	405b38 <__fxstatat@plt+0x4268>
  406eb8:	ldr	x0, [x20, #80]
  406ebc:	mov	w19, #0x0                   	// #0
  406ec0:	cbz	x0, 406f48 <__fxstatat@plt+0x5678>
  406ec4:	bl	408480 <__fxstatat@plt+0x6bb0>
  406ec8:	mov	x0, x20
  406ecc:	bl	405b00 <__fxstatat@plt+0x4230>
  406ed0:	mov	x0, x20
  406ed4:	bl	4017a0 <free@plt>
  406ed8:	cbnz	w19, 406f38 <__fxstatat@plt+0x5668>
  406edc:	mov	w0, w19
  406ee0:	ldp	x19, x20, [sp, #16]
  406ee4:	ldp	x29, x30, [sp], #32
  406ee8:	ret
  406eec:	ldr	w0, [x20, #40]
  406ef0:	bl	401590 <fchdir@plt>
  406ef4:	mov	w19, w0
  406ef8:	cbz	w0, 406f04 <__fxstatat@plt+0x5634>
  406efc:	bl	401890 <__errno_location@plt>
  406f00:	ldr	w19, [x0]
  406f04:	ldr	w0, [x20, #40]
  406f08:	bl	4016d0 <close@plt>
  406f0c:	cmp	w19, #0x0
  406f10:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  406f14:	b.ne	406f2c <__fxstatat@plt+0x565c>  // b.any
  406f18:	add	x0, x20, #0x60
  406f1c:	bl	405b38 <__fxstatat@plt+0x4268>
  406f20:	ldr	x0, [x20, #80]
  406f24:	cbnz	x0, 406ec4 <__fxstatat@plt+0x55f4>
  406f28:	b	406ec8 <__fxstatat@plt+0x55f8>
  406f2c:	bl	401890 <__errno_location@plt>
  406f30:	ldr	w19, [x0]
  406f34:	b	406f18 <__fxstatat@plt+0x5648>
  406f38:	bl	401890 <__errno_location@plt>
  406f3c:	str	w19, [x0]
  406f40:	mov	w19, #0xffffffff            	// #-1
  406f44:	b	406edc <__fxstatat@plt+0x560c>
  406f48:	mov	x0, x20
  406f4c:	bl	405b00 <__fxstatat@plt+0x4230>
  406f50:	mov	x0, x20
  406f54:	bl	4017a0 <free@plt>
  406f58:	mov	w19, #0x0                   	// #0
  406f5c:	b	406edc <__fxstatat@plt+0x560c>
  406f60:	stp	x29, x30, [sp, #-64]!
  406f64:	mov	x29, sp
  406f68:	stp	x19, x20, [sp, #16]
  406f6c:	ldr	x19, [x0]
  406f70:	cbz	x19, 4075c8 <__fxstatat@plt+0x5cf8>
  406f74:	mov	x20, x0
  406f78:	ldr	w0, [x0, #72]
  406f7c:	tbnz	w0, #13, 4075c4 <__fxstatat@plt+0x5cf4>
  406f80:	ldrh	w0, [x19, #112]
  406f84:	mov	w1, #0x3                   	// #3
  406f88:	strh	w1, [x19, #112]
  406f8c:	cmp	w0, #0x1
  406f90:	b.eq	406fb0 <__fxstatat@plt+0x56e0>  // b.none
  406f94:	cmp	w0, #0x2
  406f98:	b.eq	406fc8 <__fxstatat@plt+0x56f8>  // b.none
  406f9c:	ldrh	w1, [x19, #108]
  406fa0:	cmp	w1, #0x1
  406fa4:	b.eq	407054 <__fxstatat@plt+0x5784>  // b.none
  406fa8:	stp	x21, x22, [sp, #32]
  406fac:	b	40726c <__fxstatat@plt+0x599c>
  406fb0:	mov	w2, #0x0                   	// #0
  406fb4:	mov	x1, x19
  406fb8:	mov	x0, x20
  406fbc:	bl	4056f4 <__fxstatat@plt+0x3e24>
  406fc0:	strh	w0, [x19, #108]
  406fc4:	b	4075c8 <__fxstatat@plt+0x5cf8>
  406fc8:	ldrh	w1, [x19, #108]
  406fcc:	sub	w0, w1, #0xc
  406fd0:	and	w0, w0, #0xffff
  406fd4:	cmp	w0, #0x1
  406fd8:	b.ls	406fec <__fxstatat@plt+0x571c>  // b.plast
  406fdc:	cmp	w1, #0x1
  406fe0:	b.eq	40705c <__fxstatat@plt+0x578c>  // b.none
  406fe4:	stp	x21, x22, [sp, #32]
  406fe8:	b	40726c <__fxstatat@plt+0x599c>
  406fec:	mov	w2, #0x1                   	// #1
  406ff0:	mov	x1, x19
  406ff4:	mov	x0, x20
  406ff8:	bl	4056f4 <__fxstatat@plt+0x3e24>
  406ffc:	and	w1, w0, #0xffff
  407000:	strh	w0, [x19, #108]
  407004:	cmp	w1, #0x1
  407008:	b.ne	40711c <__fxstatat@plt+0x584c>  // b.any
  40700c:	ldr	w0, [x20, #72]
  407010:	tbnz	w0, #2, 40711c <__fxstatat@plt+0x584c>
  407014:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  407018:	add	x1, x1, #0x530
  40701c:	mov	x0, x20
  407020:	bl	405a70 <__fxstatat@plt+0x41a0>
  407024:	str	w0, [x19, #68]
  407028:	tbnz	w0, #31, 40703c <__fxstatat@plt+0x576c>
  40702c:	ldrh	w0, [x19, #110]
  407030:	orr	w0, w0, #0x2
  407034:	strh	w0, [x19, #110]
  407038:	b	40711c <__fxstatat@plt+0x584c>
  40703c:	bl	401890 <__errno_location@plt>
  407040:	ldr	w0, [x0]
  407044:	str	w0, [x19, #64]
  407048:	mov	w0, #0x7                   	// #7
  40704c:	strh	w0, [x19, #108]
  407050:	b	40711c <__fxstatat@plt+0x584c>
  407054:	cmp	w0, #0x4
  407058:	b.eq	407074 <__fxstatat@plt+0x57a4>  // b.none
  40705c:	ldr	w1, [x20, #72]
  407060:	tbz	w1, #6, 4070b0 <__fxstatat@plt+0x57e0>
  407064:	ldr	x2, [x19, #120]
  407068:	ldr	x0, [x20, #24]
  40706c:	cmp	x2, x0
  407070:	b.eq	4070b0 <__fxstatat@plt+0x57e0>  // b.none
  407074:	ldrh	w0, [x19, #110]
  407078:	tbnz	w0, #1, 4070a4 <__fxstatat@plt+0x57d4>
  40707c:	ldr	x0, [x20, #8]
  407080:	cbz	x0, 40708c <__fxstatat@plt+0x57bc>
  407084:	bl	405abc <__fxstatat@plt+0x41ec>
  407088:	str	xzr, [x20, #8]
  40708c:	mov	w0, #0x6                   	// #6
  407090:	strh	w0, [x19, #108]
  407094:	mov	x1, x19
  407098:	mov	x0, x20
  40709c:	bl	406094 <__fxstatat@plt+0x47c4>
  4070a0:	b	4075c8 <__fxstatat@plt+0x5cf8>
  4070a4:	ldr	w0, [x19, #68]
  4070a8:	bl	4016d0 <close@plt>
  4070ac:	b	40707c <__fxstatat@plt+0x57ac>
  4070b0:	ldr	x0, [x20, #8]
  4070b4:	cbz	x0, 407180 <__fxstatat@plt+0x58b0>
  4070b8:	tbnz	w1, #12, 407170 <__fxstatat@plt+0x58a0>
  4070bc:	ldr	x3, [x19, #48]
  4070c0:	mov	w2, #0xffffffff            	// #-1
  4070c4:	mov	x1, x19
  4070c8:	mov	x0, x20
  4070cc:	bl	405ed8 <__fxstatat@plt+0x4608>
  4070d0:	cbnz	w0, 4071c8 <__fxstatat@plt+0x58f8>
  4070d4:	ldr	x19, [x20, #8]
  4070d8:	str	xzr, [x20, #8]
  4070dc:	ldr	x2, [x20, #32]
  4070e0:	ldr	x3, [x19, #8]
  4070e4:	ldr	x0, [x3, #72]
  4070e8:	sub	x1, x0, #0x1
  4070ec:	ldr	x3, [x3, #56]
  4070f0:	ldrb	w3, [x3, x1]
  4070f4:	cmp	w3, #0x2f
  4070f8:	csel	x1, x1, x0, eq  // eq = none
  4070fc:	add	x0, x2, x1
  407100:	mov	w3, #0x2f                  	// #47
  407104:	strb	w3, [x2, x1]
  407108:	ldr	x2, [x19, #96]
  40710c:	add	x2, x2, #0x1
  407110:	add	x1, x19, #0xf8
  407114:	add	x0, x0, #0x1
  407118:	bl	401540 <memmove@plt>
  40711c:	str	x19, [x20]
  407120:	ldrh	w0, [x19, #108]
  407124:	cmp	w0, #0xb
  407128:	b.eq	407454 <__fxstatat@plt+0x5b84>  // b.none
  40712c:	ldrh	w0, [x19, #108]
  407130:	cmp	w0, #0x1
  407134:	b.ne	4075c8 <__fxstatat@plt+0x5cf8>  // b.any
  407138:	ldr	x0, [x19, #88]
  40713c:	cbnz	x0, 407148 <__fxstatat@plt+0x5878>
  407140:	ldr	x0, [x19, #120]
  407144:	str	x0, [x20, #24]
  407148:	mov	x1, x19
  40714c:	mov	x0, x20
  407150:	bl	405d20 <__fxstatat@plt+0x4450>
  407154:	and	w0, w0, #0xff
  407158:	cbnz	w0, 4075c8 <__fxstatat@plt+0x5cf8>
  40715c:	bl	401890 <__errno_location@plt>
  407160:	mov	w1, #0xc                   	// #12
  407164:	str	w1, [x0]
  407168:	mov	x19, #0x0                   	// #0
  40716c:	b	4075c8 <__fxstatat@plt+0x5cf8>
  407170:	and	w1, w1, #0xffffefff
  407174:	str	w1, [x20, #72]
  407178:	bl	405abc <__fxstatat@plt+0x41ec>
  40717c:	str	xzr, [x20, #8]
  407180:	mov	w1, #0x3                   	// #3
  407184:	mov	x0, x20
  407188:	bl	406134 <__fxstatat@plt+0x4864>
  40718c:	str	x0, [x20, #8]
  407190:	cbnz	x0, 4070d4 <__fxstatat@plt+0x5804>
  407194:	ldr	w1, [x20, #72]
  407198:	tbnz	w1, #13, 4075d8 <__fxstatat@plt+0x5d08>
  40719c:	ldr	w0, [x19, #64]
  4071a0:	cbz	w0, 4071b8 <__fxstatat@plt+0x58e8>
  4071a4:	ldrh	w0, [x19, #108]
  4071a8:	cmp	w0, #0x4
  4071ac:	b.eq	4071b8 <__fxstatat@plt+0x58e8>  // b.none
  4071b0:	mov	w0, #0x7                   	// #7
  4071b4:	strh	w0, [x19, #108]
  4071b8:	mov	x1, x19
  4071bc:	mov	x0, x20
  4071c0:	bl	406094 <__fxstatat@plt+0x47c4>
  4071c4:	b	4075c8 <__fxstatat@plt+0x5cf8>
  4071c8:	bl	401890 <__errno_location@plt>
  4071cc:	ldr	w0, [x0]
  4071d0:	str	w0, [x19, #64]
  4071d4:	ldrh	w0, [x19, #110]
  4071d8:	orr	w0, w0, #0x1
  4071dc:	strh	w0, [x19, #110]
  4071e0:	ldr	x0, [x20, #8]
  4071e4:	cbz	x0, 4070d4 <__fxstatat@plt+0x5804>
  4071e8:	ldr	x1, [x0, #8]
  4071ec:	ldr	x1, [x1, #48]
  4071f0:	str	x1, [x0, #48]
  4071f4:	ldr	x0, [x0, #16]
  4071f8:	cbnz	x0, 4071e8 <__fxstatat@plt+0x5918>
  4071fc:	b	4070d4 <__fxstatat@plt+0x5804>
  407200:	str	x0, [x20]
  407204:	ldr	x1, [x20, #32]
  407208:	ldr	x0, [x0, #72]
  40720c:	strb	wzr, [x1, x0]
  407210:	mov	w1, #0x3                   	// #3
  407214:	mov	x0, x20
  407218:	bl	406134 <__fxstatat@plt+0x4864>
  40721c:	mov	x22, x0
  407220:	cbnz	x0, 407238 <__fxstatat@plt+0x5968>
  407224:	ldr	w0, [x20, #72]
  407228:	tbz	w0, #13, 407284 <__fxstatat@plt+0x59b4>
  40722c:	mov	x19, x22
  407230:	ldp	x21, x22, [sp, #32]
  407234:	b	4075c8 <__fxstatat@plt+0x5cf8>
  407238:	mov	x0, x21
  40723c:	bl	4017a0 <free@plt>
  407240:	mov	x19, x22
  407244:	ldp	x21, x22, [sp, #32]
  407248:	b	4070dc <__fxstatat@plt+0x580c>
  40724c:	str	x19, [x20]
  407250:	mov	x0, x21
  407254:	bl	4017a0 <free@plt>
  407258:	ldr	x0, [x19, #88]
  40725c:	cbz	x0, 407318 <__fxstatat@plt+0x5a48>
  407260:	ldrh	w0, [x19, #112]
  407264:	cmp	w0, #0x4
  407268:	b.ne	4073cc <__fxstatat@plt+0x5afc>  // b.any
  40726c:	mov	x21, x19
  407270:	ldr	x19, [x19, #16]
  407274:	cbnz	x19, 40724c <__fxstatat@plt+0x597c>
  407278:	ldr	x0, [x21, #8]
  40727c:	ldr	x1, [x0, #24]
  407280:	cbnz	x1, 407200 <__fxstatat@plt+0x5930>
  407284:	ldr	x22, [x21, #8]
  407288:	str	x22, [x20]
  40728c:	mov	x0, x21
  407290:	bl	4017a0 <free@plt>
  407294:	ldr	x0, [x22, #88]
  407298:	cmn	x0, #0x1
  40729c:	b.eq	407514 <__fxstatat@plt+0x5c44>  // b.none
  4072a0:	ldrh	w0, [x22, #108]
  4072a4:	cmp	w0, #0xb
  4072a8:	b.eq	407530 <__fxstatat@plt+0x5c60>  // b.none
  4072ac:	ldr	x1, [x20, #32]
  4072b0:	ldr	x0, [x22, #72]
  4072b4:	strb	wzr, [x1, x0]
  4072b8:	ldr	x0, [x22, #88]
  4072bc:	cbz	x0, 407538 <__fxstatat@plt+0x5c68>
  4072c0:	ldrh	w0, [x22, #110]
  4072c4:	tbz	w0, #1, 407588 <__fxstatat@plt+0x5cb8>
  4072c8:	ldr	w0, [x20, #72]
  4072cc:	tbnz	w0, #2, 4072e4 <__fxstatat@plt+0x5a14>
  4072d0:	tbz	w0, #9, 407560 <__fxstatat@plt+0x5c90>
  4072d4:	mov	w2, #0x1                   	// #1
  4072d8:	ldr	w1, [x22, #68]
  4072dc:	mov	x0, x20
  4072e0:	bl	405e04 <__fxstatat@plt+0x4534>
  4072e4:	ldr	w0, [x22, #68]
  4072e8:	bl	4016d0 <close@plt>
  4072ec:	ldrh	w0, [x22, #108]
  4072f0:	cmp	w0, #0x2
  4072f4:	b.eq	407608 <__fxstatat@plt+0x5d38>  // b.none
  4072f8:	ldr	w0, [x22, #64]
  4072fc:	cbnz	w0, 407600 <__fxstatat@plt+0x5d30>
  407300:	mov	w0, #0x6                   	// #6
  407304:	strh	w0, [x22, #108]
  407308:	mov	x1, x22
  40730c:	mov	x0, x20
  407310:	bl	406094 <__fxstatat@plt+0x47c4>
  407314:	b	407608 <__fxstatat@plt+0x5d38>
  407318:	mov	x0, x20
  40731c:	bl	405e78 <__fxstatat@plt+0x45a8>
  407320:	cbnz	w0, 4073a8 <__fxstatat@plt+0x5ad8>
  407324:	mov	x0, x20
  407328:	bl	405b00 <__fxstatat@plt+0x4230>
  40732c:	ldr	x2, [x19, #96]
  407330:	str	x2, [x19, #72]
  407334:	add	x22, x19, #0xf8
  407338:	add	x2, x2, #0x1
  40733c:	mov	x1, x22
  407340:	ldr	x0, [x20, #32]
  407344:	bl	401540 <memmove@plt>
  407348:	mov	w1, #0x2f                  	// #47
  40734c:	mov	x0, x22
  407350:	bl	4016e0 <strrchr@plt>
  407354:	cbz	x0, 40738c <__fxstatat@plt+0x5abc>
  407358:	cmp	x22, x0
  40735c:	b.eq	4073c0 <__fxstatat@plt+0x5af0>  // b.none
  407360:	str	x23, [sp, #48]
  407364:	add	x21, x0, #0x1
  407368:	mov	x0, x21
  40736c:	bl	401560 <strlen@plt>
  407370:	mov	x23, x0
  407374:	add	x2, x0, #0x1
  407378:	mov	x1, x21
  40737c:	mov	x0, x22
  407380:	bl	401540 <memmove@plt>
  407384:	str	x23, [x19, #96]
  407388:	ldr	x23, [sp, #48]
  40738c:	ldr	x0, [x20, #32]
  407390:	str	x0, [x19, #56]
  407394:	str	x0, [x19, #48]
  407398:	mov	x0, x20
  40739c:	bl	4059f0 <__fxstatat@plt+0x4120>
  4073a0:	ldp	x21, x22, [sp, #32]
  4073a4:	b	40711c <__fxstatat@plt+0x584c>
  4073a8:	ldr	w0, [x20, #72]
  4073ac:	orr	w0, w0, #0x2000
  4073b0:	str	w0, [x20, #72]
  4073b4:	mov	x19, #0x0                   	// #0
  4073b8:	ldp	x21, x22, [sp, #32]
  4073bc:	b	4075c8 <__fxstatat@plt+0x5cf8>
  4073c0:	ldrb	w1, [x0, #1]
  4073c4:	cbz	w1, 40738c <__fxstatat@plt+0x5abc>
  4073c8:	b	407360 <__fxstatat@plt+0x5a90>
  4073cc:	cmp	w0, #0x2
  4073d0:	b.eq	4073dc <__fxstatat@plt+0x5b0c>  // b.none
  4073d4:	ldp	x21, x22, [sp, #32]
  4073d8:	b	4070dc <__fxstatat@plt+0x580c>
  4073dc:	mov	w2, #0x1                   	// #1
  4073e0:	mov	x1, x19
  4073e4:	mov	x0, x20
  4073e8:	bl	4056f4 <__fxstatat@plt+0x3e24>
  4073ec:	and	w1, w0, #0xffff
  4073f0:	strh	w0, [x19, #108]
  4073f4:	cmp	w1, #0x1
  4073f8:	b.eq	40740c <__fxstatat@plt+0x5b3c>  // b.none
  4073fc:	mov	w0, #0x3                   	// #3
  407400:	strh	w0, [x19, #112]
  407404:	ldp	x21, x22, [sp, #32]
  407408:	b	4070dc <__fxstatat@plt+0x580c>
  40740c:	ldr	w0, [x20, #72]
  407410:	tbnz	w0, #2, 4073fc <__fxstatat@plt+0x5b2c>
  407414:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  407418:	add	x1, x1, #0x530
  40741c:	mov	x0, x20
  407420:	bl	405a70 <__fxstatat@plt+0x41a0>
  407424:	str	w0, [x19, #68]
  407428:	tbnz	w0, #31, 40743c <__fxstatat@plt+0x5b6c>
  40742c:	ldrh	w0, [x19, #110]
  407430:	orr	w0, w0, #0x2
  407434:	strh	w0, [x19, #110]
  407438:	b	4073fc <__fxstatat@plt+0x5b2c>
  40743c:	bl	401890 <__errno_location@plt>
  407440:	ldr	w0, [x0]
  407444:	str	w0, [x19, #64]
  407448:	mov	w0, #0x7                   	// #7
  40744c:	strh	w0, [x19, #108]
  407450:	b	4073fc <__fxstatat@plt+0x5b2c>
  407454:	ldr	x0, [x19, #168]
  407458:	cmp	x0, #0x2
  40745c:	b.eq	407474 <__fxstatat@plt+0x5ba4>  // b.none
  407460:	cmp	x0, #0x1
  407464:	b.eq	4075c8 <__fxstatat@plt+0x5cf8>  // b.none
  407468:	stp	x21, x22, [sp, #32]
  40746c:	str	x23, [sp, #48]
  407470:	bl	401710 <abort@plt>
  407474:	stp	x21, x22, [sp, #32]
  407478:	ldr	x21, [x19, #8]
  40747c:	ldr	w0, [x21, #104]
  407480:	cbnz	w0, 407494 <__fxstatat@plt+0x5bc4>
  407484:	ldr	w0, [x20, #72]
  407488:	and	w0, w0, #0x18
  40748c:	cmp	w0, #0x18
  407490:	b.eq	4074c4 <__fxstatat@plt+0x5bf4>  // b.none
  407494:	mov	w2, #0x0                   	// #0
  407498:	mov	x1, x19
  40749c:	mov	x0, x20
  4074a0:	bl	4056f4 <__fxstatat@plt+0x3e24>
  4074a4:	and	w1, w0, #0xffff
  4074a8:	strh	w0, [x19, #108]
  4074ac:	ldr	w0, [x19, #136]
  4074b0:	and	w0, w0, #0xf000
  4074b4:	cmp	w0, #0x4, lsl #12
  4074b8:	b.eq	4074e0 <__fxstatat@plt+0x5c10>  // b.none
  4074bc:	ldp	x21, x22, [sp, #32]
  4074c0:	b	40712c <__fxstatat@plt+0x585c>
  4074c4:	ldr	w1, [x20, #44]
  4074c8:	mov	x0, x21
  4074cc:	bl	405c80 <__fxstatat@plt+0x43b0>
  4074d0:	cmp	w0, #0x2
  4074d4:	b.ne	407494 <__fxstatat@plt+0x5bc4>  // b.any
  4074d8:	ldp	x21, x22, [sp, #32]
  4074dc:	b	40712c <__fxstatat@plt+0x585c>
  4074e0:	ldr	x0, [x19, #88]
  4074e4:	cbz	x0, 4075e0 <__fxstatat@plt+0x5d10>
  4074e8:	ldr	w0, [x21, #104]
  4074ec:	sub	w0, w0, #0x1
  4074f0:	cmn	w0, #0x3
  4074f4:	b.ls	407508 <__fxstatat@plt+0x5c38>  // b.plast
  4074f8:	cmp	w1, #0x1
  4074fc:	b.ne	4075f8 <__fxstatat@plt+0x5d28>  // b.any
  407500:	ldp	x21, x22, [sp, #32]
  407504:	b	407148 <__fxstatat@plt+0x5878>
  407508:	str	w0, [x21, #104]
  40750c:	ldp	x21, x22, [sp, #32]
  407510:	b	40712c <__fxstatat@plt+0x585c>
  407514:	mov	x0, x22
  407518:	bl	4017a0 <free@plt>
  40751c:	bl	401890 <__errno_location@plt>
  407520:	str	wzr, [x0]
  407524:	str	xzr, [x20]
  407528:	ldp	x21, x22, [sp, #32]
  40752c:	b	4075c8 <__fxstatat@plt+0x5cf8>
  407530:	str	x23, [sp, #48]
  407534:	bl	401710 <abort@plt>
  407538:	mov	x0, x20
  40753c:	bl	405e78 <__fxstatat@plt+0x45a8>
  407540:	cbz	w0, 4072ec <__fxstatat@plt+0x5a1c>
  407544:	bl	401890 <__errno_location@plt>
  407548:	ldr	w0, [x0]
  40754c:	str	w0, [x22, #64]
  407550:	ldr	w0, [x20, #72]
  407554:	orr	w0, w0, #0x2000
  407558:	str	w0, [x20, #72]
  40755c:	b	4072ec <__fxstatat@plt+0x5a1c>
  407560:	ldr	w0, [x22, #68]
  407564:	bl	401590 <fchdir@plt>
  407568:	cbz	w0, 4072e4 <__fxstatat@plt+0x5a14>
  40756c:	bl	401890 <__errno_location@plt>
  407570:	ldr	w0, [x0]
  407574:	str	w0, [x22, #64]
  407578:	ldr	w0, [x20, #72]
  40757c:	orr	w0, w0, #0x2000
  407580:	str	w0, [x20, #72]
  407584:	b	4072e4 <__fxstatat@plt+0x5a14>
  407588:	tbnz	w0, #0, 4072ec <__fxstatat@plt+0x5a1c>
  40758c:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  407590:	add	x3, x3, #0x528
  407594:	mov	w2, #0xffffffff            	// #-1
  407598:	ldr	x1, [x22, #8]
  40759c:	mov	x0, x20
  4075a0:	bl	405ed8 <__fxstatat@plt+0x4608>
  4075a4:	cbz	w0, 4072ec <__fxstatat@plt+0x5a1c>
  4075a8:	bl	401890 <__errno_location@plt>
  4075ac:	ldr	w0, [x0]
  4075b0:	str	w0, [x22, #64]
  4075b4:	ldr	w0, [x20, #72]
  4075b8:	orr	w0, w0, #0x2000
  4075bc:	str	w0, [x20, #72]
  4075c0:	b	4072ec <__fxstatat@plt+0x5a1c>
  4075c4:	mov	x19, #0x0                   	// #0
  4075c8:	mov	x0, x19
  4075cc:	ldp	x19, x20, [sp, #16]
  4075d0:	ldp	x29, x30, [sp], #64
  4075d4:	ret
  4075d8:	mov	x19, x0
  4075dc:	b	4075c8 <__fxstatat@plt+0x5cf8>
  4075e0:	cmp	w1, #0x1
  4075e4:	b.ne	4075f0 <__fxstatat@plt+0x5d20>  // b.any
  4075e8:	ldp	x21, x22, [sp, #32]
  4075ec:	b	407140 <__fxstatat@plt+0x5870>
  4075f0:	ldp	x21, x22, [sp, #32]
  4075f4:	b	4075c8 <__fxstatat@plt+0x5cf8>
  4075f8:	ldp	x21, x22, [sp, #32]
  4075fc:	b	4075c8 <__fxstatat@plt+0x5cf8>
  407600:	mov	w0, #0x7                   	// #7
  407604:	strh	w0, [x22, #108]
  407608:	ldr	w0, [x20, #72]
  40760c:	tst	x0, #0x2000
  407610:	csel	x19, x19, x22, ne  // ne = any
  407614:	ldp	x21, x22, [sp, #32]
  407618:	b	4075c8 <__fxstatat@plt+0x5cf8>
  40761c:	cmp	w2, #0x4
  407620:	b.hi	407630 <__fxstatat@plt+0x5d60>  // b.pmore
  407624:	strh	w2, [x1, #112]
  407628:	mov	w0, #0x0                   	// #0
  40762c:	ret
  407630:	stp	x29, x30, [sp, #-16]!
  407634:	mov	x29, sp
  407638:	bl	401890 <__errno_location@plt>
  40763c:	mov	w1, #0x16                  	// #22
  407640:	str	w1, [x0]
  407644:	mov	w0, #0x1                   	// #1
  407648:	ldp	x29, x30, [sp], #16
  40764c:	ret
  407650:	stp	x29, x30, [sp, #-64]!
  407654:	mov	x29, sp
  407658:	tst	w1, #0xffffefff
  40765c:	b.ne	407700 <__fxstatat@plt+0x5e30>  // b.any
  407660:	stp	x19, x20, [sp, #16]
  407664:	stp	x21, x22, [sp, #32]
  407668:	mov	x19, x0
  40766c:	mov	w20, w1
  407670:	ldr	x22, [x0]
  407674:	bl	401890 <__errno_location@plt>
  407678:	mov	x21, x0
  40767c:	str	wzr, [x0]
  407680:	ldr	w0, [x19, #72]
  407684:	tbnz	w0, #13, 4077e0 <__fxstatat@plt+0x5f10>
  407688:	ldrh	w1, [x22, #108]
  40768c:	cmp	w1, #0x9
  407690:	b.eq	407714 <__fxstatat@plt+0x5e44>  // b.none
  407694:	mov	x0, #0x0                   	// #0
  407698:	cmp	w1, #0x1
  40769c:	b.ne	4077f0 <__fxstatat@plt+0x5f20>  // b.any
  4076a0:	str	x23, [sp, #48]
  4076a4:	ldr	x0, [x19, #8]
  4076a8:	cbz	x0, 4076b0 <__fxstatat@plt+0x5de0>
  4076ac:	bl	405abc <__fxstatat@plt+0x41ec>
  4076b0:	mov	w23, #0x1                   	// #1
  4076b4:	cmp	w20, #0x1, lsl #12
  4076b8:	b.eq	407724 <__fxstatat@plt+0x5e54>  // b.none
  4076bc:	ldr	x0, [x22, #88]
  4076c0:	cbnz	x0, 4076dc <__fxstatat@plt+0x5e0c>
  4076c4:	ldr	x0, [x22, #48]
  4076c8:	ldrb	w0, [x0]
  4076cc:	cmp	w0, #0x2f
  4076d0:	b.eq	4076dc <__fxstatat@plt+0x5e0c>  // b.none
  4076d4:	ldr	w0, [x19, #72]
  4076d8:	tbz	w0, #2, 407738 <__fxstatat@plt+0x5e68>
  4076dc:	mov	w1, w23
  4076e0:	mov	x0, x19
  4076e4:	bl	406134 <__fxstatat@plt+0x4864>
  4076e8:	str	x0, [x19, #8]
  4076ec:	ldp	x19, x20, [sp, #16]
  4076f0:	ldp	x21, x22, [sp, #32]
  4076f4:	ldr	x23, [sp, #48]
  4076f8:	ldp	x29, x30, [sp], #64
  4076fc:	ret
  407700:	bl	401890 <__errno_location@plt>
  407704:	mov	w1, #0x16                  	// #22
  407708:	str	w1, [x0]
  40770c:	mov	x0, #0x0                   	// #0
  407710:	b	4076f8 <__fxstatat@plt+0x5e28>
  407714:	ldr	x0, [x22, #16]
  407718:	ldp	x19, x20, [sp, #16]
  40771c:	ldp	x21, x22, [sp, #32]
  407720:	b	4076f8 <__fxstatat@plt+0x5e28>
  407724:	ldr	w0, [x19, #72]
  407728:	orr	w0, w0, #0x1000
  40772c:	str	w0, [x19, #72]
  407730:	mov	w23, #0x2                   	// #2
  407734:	b	4076bc <__fxstatat@plt+0x5dec>
  407738:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  40773c:	add	x1, x1, #0x530
  407740:	mov	x0, x19
  407744:	bl	405a70 <__fxstatat@plt+0x41a0>
  407748:	mov	w20, w0
  40774c:	tbnz	w0, #31, 40778c <__fxstatat@plt+0x5ebc>
  407750:	mov	w1, w23
  407754:	mov	x0, x19
  407758:	bl	406134 <__fxstatat@plt+0x4864>
  40775c:	str	x0, [x19, #8]
  407760:	ldr	w0, [x19, #72]
  407764:	tbz	w0, #9, 4077a4 <__fxstatat@plt+0x5ed4>
  407768:	mov	w2, #0x1                   	// #1
  40776c:	mov	w1, w20
  407770:	mov	x0, x19
  407774:	bl	405e04 <__fxstatat@plt+0x4534>
  407778:	ldr	x0, [x19, #8]
  40777c:	ldp	x19, x20, [sp, #16]
  407780:	ldp	x21, x22, [sp, #32]
  407784:	ldr	x23, [sp, #48]
  407788:	b	4076f8 <__fxstatat@plt+0x5e28>
  40778c:	str	xzr, [x19, #8]
  407790:	mov	x0, #0x0                   	// #0
  407794:	ldp	x19, x20, [sp, #16]
  407798:	ldp	x21, x22, [sp, #32]
  40779c:	ldr	x23, [sp, #48]
  4077a0:	b	4076f8 <__fxstatat@plt+0x5e28>
  4077a4:	mov	w0, w20
  4077a8:	bl	401590 <fchdir@plt>
  4077ac:	cbnz	w0, 4077bc <__fxstatat@plt+0x5eec>
  4077b0:	mov	w0, w20
  4077b4:	bl	4016d0 <close@plt>
  4077b8:	b	407778 <__fxstatat@plt+0x5ea8>
  4077bc:	ldr	w19, [x21]
  4077c0:	mov	w0, w20
  4077c4:	bl	4016d0 <close@plt>
  4077c8:	str	w19, [x21]
  4077cc:	mov	x0, #0x0                   	// #0
  4077d0:	ldp	x19, x20, [sp, #16]
  4077d4:	ldp	x21, x22, [sp, #32]
  4077d8:	ldr	x23, [sp, #48]
  4077dc:	b	4076f8 <__fxstatat@plt+0x5e28>
  4077e0:	mov	x0, #0x0                   	// #0
  4077e4:	ldp	x19, x20, [sp, #16]
  4077e8:	ldp	x21, x22, [sp, #32]
  4077ec:	b	4076f8 <__fxstatat@plt+0x5e28>
  4077f0:	ldp	x19, x20, [sp, #16]
  4077f4:	ldp	x21, x22, [sp, #32]
  4077f8:	b	4076f8 <__fxstatat@plt+0x5e28>
  4077fc:	stp	x29, x30, [sp, #-64]!
  407800:	mov	x29, sp
  407804:	stp	x19, x20, [sp, #16]
  407808:	stp	x21, x22, [sp, #32]
  40780c:	mov	x19, x0
  407810:	mov	x22, x1
  407814:	mov	x21, x2
  407818:	cmp	x0, #0x0
  40781c:	add	x0, sp, #0x3c
  407820:	csel	x19, x0, x19, eq  // eq = none
  407824:	mov	x0, x19
  407828:	bl	401520 <mbrtowc@plt>
  40782c:	mov	x20, x0
  407830:	cmp	x21, #0x0
  407834:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  407838:	b.hi	407850 <__fxstatat@plt+0x5f80>  // b.pmore
  40783c:	mov	x0, x20
  407840:	ldp	x19, x20, [sp, #16]
  407844:	ldp	x21, x22, [sp, #32]
  407848:	ldp	x29, x30, [sp], #64
  40784c:	ret
  407850:	mov	w0, #0x0                   	// #0
  407854:	bl	407a04 <__fxstatat@plt+0x6134>
  407858:	and	w0, w0, #0xff
  40785c:	cbnz	w0, 40783c <__fxstatat@plt+0x5f6c>
  407860:	ldrb	w0, [x22]
  407864:	str	w0, [x19]
  407868:	mov	x20, #0x1                   	// #1
  40786c:	b	40783c <__fxstatat@plt+0x5f6c>
  407870:	stp	x29, x30, [sp, #-48]!
  407874:	mov	x29, sp
  407878:	stp	x19, x20, [sp, #16]
  40787c:	str	x21, [sp, #32]
  407880:	mov	x19, x0
  407884:	bl	4015d0 <__fpending@plt>
  407888:	mov	x21, x0
  40788c:	ldr	w20, [x19]
  407890:	and	w20, w20, #0x20
  407894:	mov	x0, x19
  407898:	bl	408b98 <__fxstatat@plt+0x72c8>
  40789c:	cbnz	w20, 4078c8 <__fxstatat@plt+0x5ff8>
  4078a0:	cbz	w0, 4078b8 <__fxstatat@plt+0x5fe8>
  4078a4:	cbnz	x21, 4078dc <__fxstatat@plt+0x600c>
  4078a8:	bl	401890 <__errno_location@plt>
  4078ac:	ldr	w0, [x0]
  4078b0:	cmp	w0, #0x9
  4078b4:	csetm	w0, ne  // ne = any
  4078b8:	ldp	x19, x20, [sp, #16]
  4078bc:	ldr	x21, [sp, #32]
  4078c0:	ldp	x29, x30, [sp], #48
  4078c4:	ret
  4078c8:	cbnz	w0, 4078e4 <__fxstatat@plt+0x6014>
  4078cc:	bl	401890 <__errno_location@plt>
  4078d0:	str	wzr, [x0]
  4078d4:	mov	w0, #0xffffffff            	// #-1
  4078d8:	b	4078b8 <__fxstatat@plt+0x5fe8>
  4078dc:	mov	w0, #0xffffffff            	// #-1
  4078e0:	b	4078b8 <__fxstatat@plt+0x5fe8>
  4078e4:	mov	w0, #0xffffffff            	// #-1
  4078e8:	b	4078b8 <__fxstatat@plt+0x5fe8>
  4078ec:	str	xzr, [x0, #16]
  4078f0:	mov	w1, #0xf616                	// #62998
  4078f4:	movk	w1, #0x95, lsl #16
  4078f8:	str	w1, [x0, #24]
  4078fc:	ret
  407900:	mov	x2, x0
  407904:	ldr	w3, [x0, #24]
  407908:	mov	w0, #0xf616                	// #62998
  40790c:	movk	w0, #0x95, lsl #16
  407910:	cmp	w3, w0
  407914:	b.ne	407948 <__fxstatat@plt+0x6078>  // b.any
  407918:	ldr	x3, [x2, #16]
  40791c:	cbz	x3, 407994 <__fxstatat@plt+0x60c4>
  407920:	ldr	x4, [x1, #8]
  407924:	ldr	x0, [x2]
  407928:	cmp	x4, x0
  40792c:	b.eq	407970 <__fxstatat@plt+0x60a0>  // b.none
  407930:	add	x4, x3, #0x1
  407934:	str	x4, [x2, #16]
  407938:	mov	w0, #0x0                   	// #0
  40793c:	tst	x3, x4
  407940:	b.eq	407988 <__fxstatat@plt+0x60b8>  // b.none
  407944:	ret
  407948:	stp	x29, x30, [sp, #-16]!
  40794c:	mov	x29, sp
  407950:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  407954:	add	x3, x3, #0x568
  407958:	mov	w2, #0x3c                  	// #60
  40795c:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  407960:	add	x1, x1, #0x538
  407964:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  407968:	add	x0, x0, #0x550
  40796c:	bl	401880 <__assert_fail@plt>
  407970:	ldr	x5, [x1]
  407974:	ldr	x4, [x2, #8]
  407978:	mov	w0, #0x1                   	// #1
  40797c:	cmp	x5, x4
  407980:	b.ne	407930 <__fxstatat@plt+0x6060>  // b.any
  407984:	b	407944 <__fxstatat@plt+0x6074>
  407988:	mov	w0, #0x1                   	// #1
  40798c:	cbz	x4, 407944 <__fxstatat@plt+0x6074>
  407990:	b	40799c <__fxstatat@plt+0x60cc>
  407994:	mov	x0, #0x1                   	// #1
  407998:	str	x0, [x2, #16]
  40799c:	ldr	x0, [x1]
  4079a0:	str	x0, [x2, #8]
  4079a4:	ldr	x0, [x1, #8]
  4079a8:	str	x0, [x2]
  4079ac:	mov	w0, #0x0                   	// #0
  4079b0:	ret
  4079b4:	stp	x29, x30, [sp, #-64]!
  4079b8:	mov	x29, sp
  4079bc:	str	x2, [sp, #56]
  4079c0:	mov	w2, #0x0                   	// #0
  4079c4:	tbnz	w1, #6, 4079d8 <__fxstatat@plt+0x6108>
  4079c8:	bl	401620 <open@plt>
  4079cc:	bl	408b40 <__fxstatat@plt+0x7270>
  4079d0:	ldp	x29, x30, [sp], #64
  4079d4:	ret
  4079d8:	add	x2, sp, #0x40
  4079dc:	str	x2, [sp, #16]
  4079e0:	str	x2, [sp, #24]
  4079e4:	add	x2, sp, #0x30
  4079e8:	str	x2, [sp, #32]
  4079ec:	str	wzr, [sp, #44]
  4079f0:	str	wzr, [sp, #40]
  4079f4:	ldr	x2, [sp, #24]
  4079f8:	sub	x2, x2, #0x8
  4079fc:	ldr	w2, [x2]
  407a00:	b	4079c8 <__fxstatat@plt+0x60f8>
  407a04:	stp	x29, x30, [sp, #-32]!
  407a08:	mov	x29, sp
  407a0c:	mov	x1, #0x0                   	// #0
  407a10:	bl	4018c0 <setlocale@plt>
  407a14:	mov	w1, #0x1                   	// #1
  407a18:	cbz	x0, 407a54 <__fxstatat@plt+0x6184>
  407a1c:	str	x19, [sp, #16]
  407a20:	mov	x19, x0
  407a24:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  407a28:	add	x1, x1, #0x578
  407a2c:	bl	401770 <strcmp@plt>
  407a30:	mov	w1, #0x0                   	// #0
  407a34:	cbz	w0, 407a60 <__fxstatat@plt+0x6190>
  407a38:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  407a3c:	add	x1, x1, #0x580
  407a40:	mov	x0, x19
  407a44:	bl	401770 <strcmp@plt>
  407a48:	cmp	w0, #0x0
  407a4c:	cset	w1, ne  // ne = any
  407a50:	ldr	x19, [sp, #16]
  407a54:	mov	w0, w1
  407a58:	ldp	x29, x30, [sp], #32
  407a5c:	ret
  407a60:	ldr	x19, [sp, #16]
  407a64:	b	407a54 <__fxstatat@plt+0x6184>
  407a68:	ror	x2, x0, #3
  407a6c:	udiv	x0, x2, x1
  407a70:	msub	x0, x0, x1, x2
  407a74:	ret
  407a78:	cmp	x1, x0
  407a7c:	cset	w0, eq  // eq = none
  407a80:	ret
  407a84:	mov	x1, x0
  407a88:	ldr	x2, [x0, #40]
  407a8c:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  407a90:	add	x0, x0, #0x5f8
  407a94:	cmp	x2, x0
  407a98:	b.eq	407b38 <__fxstatat@plt+0x6268>  // b.none
  407a9c:	ldr	s0, [x2, #8]
  407aa0:	mov	w0, #0xcccd                	// #52429
  407aa4:	movk	w0, #0x3dcc, lsl #16
  407aa8:	fmov	s1, w0
  407aac:	fcmpe	s0, s1
  407ab0:	b.le	407b14 <__fxstatat@plt+0x6244>
  407ab4:	mov	w0, #0x6666                	// #26214
  407ab8:	movk	w0, #0x3f66, lsl #16
  407abc:	fmov	s1, w0
  407ac0:	fcmpe	s0, s1
  407ac4:	b.pl	407b14 <__fxstatat@plt+0x6244>  // b.nfrst
  407ac8:	mov	w0, #0xcccd                	// #52429
  407acc:	movk	w0, #0x3f8c, lsl #16
  407ad0:	fmov	s1, w0
  407ad4:	ldr	s2, [x2, #12]
  407ad8:	fcmpe	s2, s1
  407adc:	b.le	407b14 <__fxstatat@plt+0x6244>
  407ae0:	ldr	s1, [x2]
  407ae4:	fcmpe	s1, #0.0
  407ae8:	b.lt	407b14 <__fxstatat@plt+0x6244>  // b.tstop
  407aec:	mov	w0, #0xcccd                	// #52429
  407af0:	movk	w0, #0x3dcc, lsl #16
  407af4:	fmov	s2, w0
  407af8:	fadd	s1, s1, s2
  407afc:	ldr	s2, [x2, #4]
  407b00:	fcmpe	s1, s2
  407b04:	b.pl	407b14 <__fxstatat@plt+0x6244>  // b.nfrst
  407b08:	fmov	s3, #1.000000000000000000e+00
  407b0c:	fcmpe	s2, s3
  407b10:	b.ls	407b28 <__fxstatat@plt+0x6258>  // b.plast
  407b14:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  407b18:	add	x0, x0, #0x5f8
  407b1c:	str	x0, [x1, #40]
  407b20:	mov	w0, #0x0                   	// #0
  407b24:	ret
  407b28:	mov	w0, #0x1                   	// #1
  407b2c:	fcmpe	s0, s1
  407b30:	b.le	407b14 <__fxstatat@plt+0x6244>
  407b34:	b	407b24 <__fxstatat@plt+0x6254>
  407b38:	mov	w0, #0x1                   	// #1
  407b3c:	b	407b24 <__fxstatat@plt+0x6254>
  407b40:	ldrb	w2, [x1, #16]
  407b44:	cbnz	w2, 407b6c <__fxstatat@plt+0x629c>
  407b48:	ucvtf	s0, x0
  407b4c:	ldr	s1, [x1, #8]
  407b50:	fdiv	s0, s0, s1
  407b54:	mov	w0, #0x5f800000            	// #1602224128
  407b58:	fmov	s1, w0
  407b5c:	mov	x0, #0x0                   	// #0
  407b60:	fcmpe	s0, s1
  407b64:	b.ge	407c14 <__fxstatat@plt+0x6344>  // b.tcont
  407b68:	fcvtzu	x0, s0
  407b6c:	cmp	x0, #0xa
  407b70:	mov	x1, #0xa                   	// #10
  407b74:	csel	x0, x0, x1, cs  // cs = hs, nlast
  407b78:	orr	x0, x0, #0x1
  407b7c:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  407b80:	movk	x5, #0xaaab
  407b84:	cmn	x0, #0x1
  407b88:	b.ne	407bb0 <__fxstatat@plt+0x62e0>  // b.any
  407b8c:	mov	x0, #0x0                   	// #0
  407b90:	b	407c14 <__fxstatat@plt+0x6344>
  407b94:	mov	x1, #0x3                   	// #3
  407b98:	udiv	x2, x0, x1
  407b9c:	msub	x1, x2, x1, x0
  407ba0:	cbnz	x1, 407bfc <__fxstatat@plt+0x632c>
  407ba4:	add	x0, x0, #0x2
  407ba8:	cmn	x0, #0x1
  407bac:	b.eq	407c18 <__fxstatat@plt+0x6348>  // b.none
  407bb0:	cmp	x0, #0x9
  407bb4:	b.ls	407b94 <__fxstatat@plt+0x62c4>  // b.plast
  407bb8:	umulh	x1, x0, x5
  407bbc:	and	x2, x1, #0xfffffffffffffffe
  407bc0:	add	x1, x2, x1, lsr #1
  407bc4:	cmp	x0, x1
  407bc8:	b.eq	407ba4 <__fxstatat@plt+0x62d4>  // b.none
  407bcc:	mov	x3, #0x10                  	// #16
  407bd0:	mov	x2, #0x9                   	// #9
  407bd4:	mov	x1, #0x3                   	// #3
  407bd8:	add	x2, x2, x3
  407bdc:	add	x1, x1, #0x2
  407be0:	cmp	x2, x0
  407be4:	b.cs	407b98 <__fxstatat@plt+0x62c8>  // b.hs, b.nlast
  407be8:	add	x3, x3, #0x8
  407bec:	udiv	x4, x0, x1
  407bf0:	msub	x4, x4, x1, x0
  407bf4:	cbnz	x4, 407bd8 <__fxstatat@plt+0x6308>
  407bf8:	b	407ba4 <__fxstatat@plt+0x62d4>
  407bfc:	cmp	xzr, x0, lsr #61
  407c00:	cset	x1, ne  // ne = any
  407c04:	tst	x0, #0x1000000000000000
  407c08:	csinc	w1, w1, wzr, eq  // eq = none
  407c0c:	cmp	w1, #0x0
  407c10:	csel	x0, x0, xzr, eq  // eq = none
  407c14:	ret
  407c18:	mov	x0, #0x0                   	// #0
  407c1c:	b	407c14 <__fxstatat@plt+0x6344>
  407c20:	stp	x29, x30, [sp, #-32]!
  407c24:	mov	x29, sp
  407c28:	str	x19, [sp, #16]
  407c2c:	mov	x19, x0
  407c30:	mov	x0, x1
  407c34:	ldr	x2, [x19, #48]
  407c38:	ldr	x1, [x19, #16]
  407c3c:	blr	x2
  407c40:	ldr	x1, [x19, #16]
  407c44:	cmp	x1, x0
  407c48:	b.ls	407c60 <__fxstatat@plt+0x6390>  // b.plast
  407c4c:	ldr	x1, [x19]
  407c50:	add	x0, x1, x0, lsl #4
  407c54:	ldr	x19, [sp, #16]
  407c58:	ldp	x29, x30, [sp], #32
  407c5c:	ret
  407c60:	bl	401710 <abort@plt>
  407c64:	stp	x29, x30, [sp, #-80]!
  407c68:	mov	x29, sp
  407c6c:	stp	x21, x22, [sp, #32]
  407c70:	stp	x23, x24, [sp, #48]
  407c74:	mov	x21, x0
  407c78:	ldr	x22, [x1]
  407c7c:	ldr	x0, [x1, #8]
  407c80:	cmp	x22, x0
  407c84:	b.cs	407db8 <__fxstatat@plt+0x64e8>  // b.hs, b.nlast
  407c88:	stp	x19, x20, [sp, #16]
  407c8c:	str	x25, [sp, #64]
  407c90:	mov	x23, x1
  407c94:	and	w24, w2, #0xff
  407c98:	mov	x25, #0x10                  	// #16
  407c9c:	b	407d58 <__fxstatat@plt+0x6488>
  407ca0:	str	x20, [x0]
  407ca4:	ldr	x0, [x21, #24]
  407ca8:	add	x0, x0, #0x1
  407cac:	str	x0, [x21, #24]
  407cb0:	str	xzr, [x2]
  407cb4:	ldr	x0, [x21, #72]
  407cb8:	str	x0, [x2, #8]
  407cbc:	str	x2, [x21, #72]
  407cc0:	cbz	x19, 407cf4 <__fxstatat@plt+0x6424>
  407cc4:	ldr	x20, [x19]
  407cc8:	mov	x1, x20
  407ccc:	mov	x0, x21
  407cd0:	bl	407c20 <__fxstatat@plt+0x6350>
  407cd4:	mov	x2, x19
  407cd8:	ldr	x19, [x19, #8]
  407cdc:	ldr	x1, [x0]
  407ce0:	cbz	x1, 407ca0 <__fxstatat@plt+0x63d0>
  407ce4:	ldr	x1, [x0, #8]
  407ce8:	str	x1, [x2, #8]
  407cec:	str	x2, [x0, #8]
  407cf0:	b	407cc0 <__fxstatat@plt+0x63f0>
  407cf4:	ldr	x20, [x22]
  407cf8:	str	xzr, [x22, #8]
  407cfc:	cbnz	w24, 407d48 <__fxstatat@plt+0x6478>
  407d00:	mov	x1, x20
  407d04:	mov	x0, x21
  407d08:	bl	407c20 <__fxstatat@plt+0x6350>
  407d0c:	mov	x19, x0
  407d10:	ldr	x0, [x0]
  407d14:	cbz	x0, 407d84 <__fxstatat@plt+0x64b4>
  407d18:	ldr	x0, [x21, #72]
  407d1c:	cbz	x0, 407d6c <__fxstatat@plt+0x649c>
  407d20:	ldr	x1, [x0, #8]
  407d24:	str	x1, [x21, #72]
  407d28:	str	x20, [x0]
  407d2c:	ldr	x1, [x19, #8]
  407d30:	str	x1, [x0, #8]
  407d34:	str	x0, [x19, #8]
  407d38:	str	xzr, [x22]
  407d3c:	ldr	x0, [x23, #24]
  407d40:	sub	x0, x0, #0x1
  407d44:	str	x0, [x23, #24]
  407d48:	add	x22, x22, #0x10
  407d4c:	ldr	x0, [x23, #8]
  407d50:	cmp	x0, x22
  407d54:	b.ls	407d98 <__fxstatat@plt+0x64c8>  // b.plast
  407d58:	ldr	x0, [x22]
  407d5c:	cbz	x0, 407d48 <__fxstatat@plt+0x6478>
  407d60:	ldr	x19, [x22, #8]
  407d64:	cbnz	x19, 407cc4 <__fxstatat@plt+0x63f4>
  407d68:	b	407cf4 <__fxstatat@plt+0x6424>
  407d6c:	mov	x0, x25
  407d70:	bl	401610 <malloc@plt>
  407d74:	cbnz	x0, 407d28 <__fxstatat@plt+0x6458>
  407d78:	ldp	x19, x20, [sp, #16]
  407d7c:	ldr	x25, [sp, #64]
  407d80:	b	407da4 <__fxstatat@plt+0x64d4>
  407d84:	str	x20, [x19]
  407d88:	ldr	x0, [x21, #24]
  407d8c:	add	x0, x0, #0x1
  407d90:	str	x0, [x21, #24]
  407d94:	b	407d38 <__fxstatat@plt+0x6468>
  407d98:	mov	w24, #0x1                   	// #1
  407d9c:	ldp	x19, x20, [sp, #16]
  407da0:	ldr	x25, [sp, #64]
  407da4:	mov	w0, w24
  407da8:	ldp	x21, x22, [sp, #32]
  407dac:	ldp	x23, x24, [sp, #48]
  407db0:	ldp	x29, x30, [sp], #80
  407db4:	ret
  407db8:	mov	w24, #0x1                   	// #1
  407dbc:	b	407da4 <__fxstatat@plt+0x64d4>
  407dc0:	stp	x29, x30, [sp, #-64]!
  407dc4:	mov	x29, sp
  407dc8:	stp	x19, x20, [sp, #16]
  407dcc:	stp	x21, x22, [sp, #32]
  407dd0:	str	x23, [sp, #48]
  407dd4:	mov	x21, x0
  407dd8:	mov	x20, x1
  407ddc:	mov	x22, x2
  407de0:	and	w23, w3, #0xff
  407de4:	bl	407c20 <__fxstatat@plt+0x6350>
  407de8:	mov	x19, x0
  407dec:	str	x0, [x22]
  407df0:	ldr	x0, [x0]
  407df4:	cbz	x0, 407e90 <__fxstatat@plt+0x65c0>
  407df8:	cmp	x0, x20
  407dfc:	b.eq	407e50 <__fxstatat@plt+0x6580>  // b.none
  407e00:	ldr	x2, [x21, #56]
  407e04:	mov	x1, x0
  407e08:	mov	x0, x20
  407e0c:	blr	x2
  407e10:	and	w0, w0, #0xff
  407e14:	cbnz	w0, 407e50 <__fxstatat@plt+0x6580>
  407e18:	ldr	x0, [x19, #8]
  407e1c:	cbz	x0, 407e90 <__fxstatat@plt+0x65c0>
  407e20:	ldr	x1, [x0]
  407e24:	cmp	x1, x20
  407e28:	b.eq	407e84 <__fxstatat@plt+0x65b4>  // b.none
  407e2c:	ldr	x2, [x21, #56]
  407e30:	mov	x0, x20
  407e34:	blr	x2
  407e38:	and	w0, w0, #0xff
  407e3c:	cbnz	w0, 407e84 <__fxstatat@plt+0x65b4>
  407e40:	ldr	x19, [x19, #8]
  407e44:	ldr	x0, [x19, #8]
  407e48:	cbnz	x0, 407e20 <__fxstatat@plt+0x6550>
  407e4c:	b	407e90 <__fxstatat@plt+0x65c0>
  407e50:	ldr	x0, [x19]
  407e54:	cbz	w23, 407e90 <__fxstatat@plt+0x65c0>
  407e58:	ldr	x1, [x19, #8]
  407e5c:	cbz	x1, 407e7c <__fxstatat@plt+0x65ac>
  407e60:	ldp	x2, x3, [x1]
  407e64:	stp	x2, x3, [x19]
  407e68:	str	xzr, [x1]
  407e6c:	ldr	x2, [x21, #72]
  407e70:	str	x2, [x1, #8]
  407e74:	str	x1, [x21, #72]
  407e78:	b	407e90 <__fxstatat@plt+0x65c0>
  407e7c:	str	xzr, [x19]
  407e80:	b	407e90 <__fxstatat@plt+0x65c0>
  407e84:	ldr	x1, [x19, #8]
  407e88:	ldr	x0, [x1]
  407e8c:	cbnz	w23, 407ea4 <__fxstatat@plt+0x65d4>
  407e90:	ldp	x19, x20, [sp, #16]
  407e94:	ldp	x21, x22, [sp, #32]
  407e98:	ldr	x23, [sp, #48]
  407e9c:	ldp	x29, x30, [sp], #64
  407ea0:	ret
  407ea4:	ldr	x2, [x1, #8]
  407ea8:	str	x2, [x19, #8]
  407eac:	str	xzr, [x1]
  407eb0:	ldr	x2, [x21, #72]
  407eb4:	str	x2, [x1, #8]
  407eb8:	str	x1, [x21, #72]
  407ebc:	b	407e90 <__fxstatat@plt+0x65c0>
  407ec0:	ldr	x0, [x0, #16]
  407ec4:	ret
  407ec8:	ldr	x0, [x0, #24]
  407ecc:	ret
  407ed0:	ldr	x0, [x0, #32]
  407ed4:	ret
  407ed8:	ldr	x3, [x0]
  407edc:	ldr	x4, [x0, #8]
  407ee0:	cmp	x3, x4
  407ee4:	b.cs	407f2c <__fxstatat@plt+0x665c>  // b.hs, b.nlast
  407ee8:	mov	x0, #0x0                   	// #0
  407eec:	b	407f08 <__fxstatat@plt+0x6638>
  407ef0:	mov	x2, #0x1                   	// #1
  407ef4:	cmp	x0, x2
  407ef8:	csel	x0, x0, x2, cs  // cs = hs, nlast
  407efc:	add	x3, x3, #0x10
  407f00:	cmp	x3, x4
  407f04:	b.cs	407f30 <__fxstatat@plt+0x6660>  // b.hs, b.nlast
  407f08:	ldr	x1, [x3]
  407f0c:	cbz	x1, 407efc <__fxstatat@plt+0x662c>
  407f10:	ldr	x1, [x3, #8]
  407f14:	cbz	x1, 407ef0 <__fxstatat@plt+0x6620>
  407f18:	mov	x2, #0x1                   	// #1
  407f1c:	add	x2, x2, #0x1
  407f20:	ldr	x1, [x1, #8]
  407f24:	cbnz	x1, 407f1c <__fxstatat@plt+0x664c>
  407f28:	b	407ef4 <__fxstatat@plt+0x6624>
  407f2c:	mov	x0, #0x0                   	// #0
  407f30:	ret
  407f34:	mov	x6, x0
  407f38:	ldr	x3, [x0]
  407f3c:	ldr	x4, [x0, #8]
  407f40:	cmp	x3, x4
  407f44:	b.cs	407f88 <__fxstatat@plt+0x66b8>  // b.hs, b.nlast
  407f48:	mov	x2, #0x0                   	// #0
  407f4c:	mov	x5, #0x0                   	// #0
  407f50:	b	407f60 <__fxstatat@plt+0x6690>
  407f54:	add	x3, x3, #0x10
  407f58:	cmp	x3, x4
  407f5c:	b.cs	407f90 <__fxstatat@plt+0x66c0>  // b.hs, b.nlast
  407f60:	ldr	x1, [x3]
  407f64:	cbz	x1, 407f54 <__fxstatat@plt+0x6684>
  407f68:	add	x5, x5, #0x1
  407f6c:	add	x2, x2, #0x1
  407f70:	ldr	x1, [x3, #8]
  407f74:	cbz	x1, 407f54 <__fxstatat@plt+0x6684>
  407f78:	add	x2, x2, #0x1
  407f7c:	ldr	x1, [x1, #8]
  407f80:	cbnz	x1, 407f78 <__fxstatat@plt+0x66a8>
  407f84:	b	407f54 <__fxstatat@plt+0x6684>
  407f88:	mov	x2, #0x0                   	// #0
  407f8c:	mov	x5, #0x0                   	// #0
  407f90:	ldr	x1, [x6, #24]
  407f94:	mov	w0, #0x0                   	// #0
  407f98:	cmp	x1, x5
  407f9c:	b.eq	407fa4 <__fxstatat@plt+0x66d4>  // b.none
  407fa0:	ret
  407fa4:	ldr	x0, [x6, #32]
  407fa8:	cmp	x0, x2
  407fac:	cset	w0, eq  // eq = none
  407fb0:	b	407fa0 <__fxstatat@plt+0x66d0>
  407fb4:	stp	x29, x30, [sp, #-64]!
  407fb8:	mov	x29, sp
  407fbc:	stp	x19, x20, [sp, #16]
  407fc0:	stp	x21, x22, [sp, #32]
  407fc4:	str	x23, [sp, #48]
  407fc8:	mov	x20, x0
  407fcc:	mov	x19, x1
  407fd0:	ldr	x21, [x0, #16]
  407fd4:	ldr	x23, [x0, #24]
  407fd8:	bl	407ed8 <__fxstatat@plt+0x6608>
  407fdc:	mov	x22, x0
  407fe0:	ldr	x3, [x20, #32]
  407fe4:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  407fe8:	add	x2, x2, #0x588
  407fec:	mov	w1, #0x1                   	// #1
  407ff0:	mov	x0, x19
  407ff4:	bl	401760 <__fprintf_chk@plt>
  407ff8:	mov	x3, x21
  407ffc:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  408000:	add	x2, x2, #0x5a0
  408004:	mov	w1, #0x1                   	// #1
  408008:	mov	x0, x19
  40800c:	bl	401760 <__fprintf_chk@plt>
  408010:	ucvtf	d1, x23
  408014:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  408018:	fmov	d0, x0
  40801c:	fmul	d1, d1, d0
  408020:	ucvtf	d0, x21
  408024:	fdiv	d0, d1, d0
  408028:	mov	x3, x23
  40802c:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  408030:	add	x2, x2, #0x5b8
  408034:	mov	w1, #0x1                   	// #1
  408038:	mov	x0, x19
  40803c:	bl	401760 <__fprintf_chk@plt>
  408040:	mov	x3, x22
  408044:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  408048:	add	x2, x2, #0x5e0
  40804c:	mov	w1, #0x1                   	// #1
  408050:	mov	x0, x19
  408054:	bl	401760 <__fprintf_chk@plt>
  408058:	ldp	x19, x20, [sp, #16]
  40805c:	ldp	x21, x22, [sp, #32]
  408060:	ldr	x23, [sp, #48]
  408064:	ldp	x29, x30, [sp], #64
  408068:	ret
  40806c:	stp	x29, x30, [sp, #-48]!
  408070:	mov	x29, sp
  408074:	stp	x19, x20, [sp, #16]
  408078:	str	x21, [sp, #32]
  40807c:	mov	x21, x0
  408080:	mov	x20, x1
  408084:	bl	407c20 <__fxstatat@plt+0x6350>
  408088:	mov	x19, x0
  40808c:	ldr	x0, [x0]
  408090:	cbz	x0, 4080d8 <__fxstatat@plt+0x6808>
  408094:	ldr	x1, [x19]
  408098:	cmp	x1, x20
  40809c:	b.eq	4080c0 <__fxstatat@plt+0x67f0>  // b.none
  4080a0:	ldr	x2, [x21, #56]
  4080a4:	mov	x0, x20
  4080a8:	blr	x2
  4080ac:	and	w0, w0, #0xff
  4080b0:	cbnz	w0, 4080c0 <__fxstatat@plt+0x67f0>
  4080b4:	ldr	x19, [x19, #8]
  4080b8:	cbnz	x19, 408094 <__fxstatat@plt+0x67c4>
  4080bc:	b	4080c4 <__fxstatat@plt+0x67f4>
  4080c0:	ldr	x19, [x19]
  4080c4:	mov	x0, x19
  4080c8:	ldp	x19, x20, [sp, #16]
  4080cc:	ldr	x21, [sp, #32]
  4080d0:	ldp	x29, x30, [sp], #48
  4080d4:	ret
  4080d8:	mov	x19, x0
  4080dc:	b	4080c4 <__fxstatat@plt+0x67f4>
  4080e0:	ldr	x1, [x0, #32]
  4080e4:	cbz	x1, 408118 <__fxstatat@plt+0x6848>
  4080e8:	ldr	x1, [x0]
  4080ec:	ldr	x2, [x0, #8]
  4080f0:	cmp	x1, x2
  4080f4:	b.cs	40810c <__fxstatat@plt+0x683c>  // b.hs, b.nlast
  4080f8:	ldr	x0, [x1]
  4080fc:	cbnz	x0, 40811c <__fxstatat@plt+0x684c>
  408100:	add	x1, x1, #0x10
  408104:	cmp	x1, x2
  408108:	b.cc	4080f8 <__fxstatat@plt+0x6828>  // b.lo, b.ul, b.last
  40810c:	stp	x29, x30, [sp, #-16]!
  408110:	mov	x29, sp
  408114:	bl	401710 <abort@plt>
  408118:	mov	x0, #0x0                   	// #0
  40811c:	ret
  408120:	stp	x29, x30, [sp, #-32]!
  408124:	mov	x29, sp
  408128:	stp	x19, x20, [sp, #16]
  40812c:	mov	x20, x0
  408130:	mov	x19, x1
  408134:	bl	407c20 <__fxstatat@plt+0x6350>
  408138:	mov	x3, x0
  40813c:	mov	x2, x0
  408140:	b	408154 <__fxstatat@plt+0x6884>
  408144:	ldr	x0, [x1]
  408148:	b	408188 <__fxstatat@plt+0x68b8>
  40814c:	ldr	x2, [x2, #8]
  408150:	cbz	x2, 408168 <__fxstatat@plt+0x6898>
  408154:	ldr	x4, [x2]
  408158:	cmp	x4, x19
  40815c:	b.ne	40814c <__fxstatat@plt+0x687c>  // b.any
  408160:	ldr	x1, [x2, #8]
  408164:	cbnz	x1, 408144 <__fxstatat@plt+0x6874>
  408168:	ldr	x1, [x20, #8]
  40816c:	add	x3, x3, #0x10
  408170:	cmp	x1, x3
  408174:	b.ls	408184 <__fxstatat@plt+0x68b4>  // b.plast
  408178:	ldr	x0, [x3]
  40817c:	cbz	x0, 40816c <__fxstatat@plt+0x689c>
  408180:	b	408188 <__fxstatat@plt+0x68b8>
  408184:	mov	x0, #0x0                   	// #0
  408188:	ldp	x19, x20, [sp, #16]
  40818c:	ldp	x29, x30, [sp], #32
  408190:	ret
  408194:	mov	x6, x0
  408198:	ldr	x5, [x0]
  40819c:	ldr	x0, [x0, #8]
  4081a0:	cmp	x5, x0
  4081a4:	b.cs	4081f8 <__fxstatat@plt+0x6928>  // b.hs, b.nlast
  4081a8:	mov	x0, #0x0                   	// #0
  4081ac:	sub	x4, x1, #0x8
  4081b0:	b	4081c4 <__fxstatat@plt+0x68f4>
  4081b4:	add	x5, x5, #0x10
  4081b8:	ldr	x1, [x6, #8]
  4081bc:	cmp	x1, x5
  4081c0:	b.ls	4081f4 <__fxstatat@plt+0x6924>  // b.plast
  4081c4:	ldr	x1, [x5]
  4081c8:	cbz	x1, 4081b4 <__fxstatat@plt+0x68e4>
  4081cc:	cmp	x2, x0
  4081d0:	b.ls	4081f4 <__fxstatat@plt+0x6924>  // b.plast
  4081d4:	mov	x1, x5
  4081d8:	add	x0, x0, #0x1
  4081dc:	ldr	x3, [x1]
  4081e0:	str	x3, [x4, x0, lsl #3]
  4081e4:	ldr	x1, [x1, #8]
  4081e8:	cbz	x1, 4081b4 <__fxstatat@plt+0x68e4>
  4081ec:	cmp	x2, x0
  4081f0:	b.ne	4081d8 <__fxstatat@plt+0x6908>  // b.any
  4081f4:	ret
  4081f8:	mov	x0, #0x0                   	// #0
  4081fc:	b	4081f4 <__fxstatat@plt+0x6924>
  408200:	stp	x29, x30, [sp, #-64]!
  408204:	mov	x29, sp
  408208:	stp	x19, x20, [sp, #16]
  40820c:	stp	x23, x24, [sp, #48]
  408210:	mov	x24, x0
  408214:	ldr	x23, [x0]
  408218:	ldr	x0, [x0, #8]
  40821c:	cmp	x23, x0
  408220:	b.cs	408280 <__fxstatat@plt+0x69b0>  // b.hs, b.nlast
  408224:	stp	x21, x22, [sp, #32]
  408228:	mov	x21, x1
  40822c:	mov	x22, x2
  408230:	mov	x20, #0x0                   	// #0
  408234:	b	408248 <__fxstatat@plt+0x6978>
  408238:	add	x23, x23, #0x10
  40823c:	ldr	x0, [x24, #8]
  408240:	cmp	x0, x23
  408244:	b.ls	408278 <__fxstatat@plt+0x69a8>  // b.plast
  408248:	ldr	x0, [x23]
  40824c:	cbz	x0, 408238 <__fxstatat@plt+0x6968>
  408250:	mov	x19, x23
  408254:	mov	x1, x22
  408258:	ldr	x0, [x19]
  40825c:	blr	x21
  408260:	and	w0, w0, #0xff
  408264:	cbz	w0, 408288 <__fxstatat@plt+0x69b8>
  408268:	add	x20, x20, #0x1
  40826c:	ldr	x19, [x19, #8]
  408270:	cbnz	x19, 408254 <__fxstatat@plt+0x6984>
  408274:	b	408238 <__fxstatat@plt+0x6968>
  408278:	ldp	x21, x22, [sp, #32]
  40827c:	b	40828c <__fxstatat@plt+0x69bc>
  408280:	mov	x20, #0x0                   	// #0
  408284:	b	40828c <__fxstatat@plt+0x69bc>
  408288:	ldp	x21, x22, [sp, #32]
  40828c:	mov	x0, x20
  408290:	ldp	x19, x20, [sp, #16]
  408294:	ldp	x23, x24, [sp, #48]
  408298:	ldp	x29, x30, [sp], #64
  40829c:	ret
  4082a0:	mov	x4, x0
  4082a4:	ldrb	w2, [x0]
  4082a8:	cbz	w2, 4082d0 <__fxstatat@plt+0x6a00>
  4082ac:	mov	x0, #0x0                   	// #0
  4082b0:	lsl	x3, x0, #5
  4082b4:	sub	x0, x3, x0
  4082b8:	add	x2, x0, w2, uxtb
  4082bc:	udiv	x0, x2, x1
  4082c0:	msub	x0, x0, x1, x2
  4082c4:	ldrb	w2, [x4, #1]!
  4082c8:	cbnz	w2, 4082b0 <__fxstatat@plt+0x69e0>
  4082cc:	ret
  4082d0:	mov	x0, #0x0                   	// #0
  4082d4:	b	4082cc <__fxstatat@plt+0x69fc>
  4082d8:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  4082dc:	add	x1, x1, #0x5f8
  4082e0:	ldp	x2, x3, [x1]
  4082e4:	stp	x2, x3, [x0]
  4082e8:	ldr	w1, [x1, #16]
  4082ec:	str	w1, [x0, #16]
  4082f0:	ret
  4082f4:	stp	x29, x30, [sp, #-64]!
  4082f8:	mov	x29, sp
  4082fc:	stp	x19, x20, [sp, #16]
  408300:	stp	x21, x22, [sp, #32]
  408304:	stp	x23, x24, [sp, #48]
  408308:	mov	x24, x0
  40830c:	mov	x20, x1
  408310:	mov	x23, x4
  408314:	adrp	x1, 407000 <__fxstatat@plt+0x5730>
  408318:	add	x1, x1, #0xa68
  40831c:	cmp	x2, #0x0
  408320:	csel	x22, x1, x2, eq  // eq = none
  408324:	adrp	x1, 407000 <__fxstatat@plt+0x5730>
  408328:	add	x1, x1, #0xa78
  40832c:	cmp	x3, #0x0
  408330:	csel	x21, x1, x3, eq  // eq = none
  408334:	mov	x0, #0x50                  	// #80
  408338:	bl	401610 <malloc@plt>
  40833c:	mov	x19, x0
  408340:	cbz	x0, 4083b0 <__fxstatat@plt+0x6ae0>
  408344:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  408348:	add	x0, x0, #0x5f8
  40834c:	cmp	x20, #0x0
  408350:	csel	x20, x0, x20, eq  // eq = none
  408354:	str	x20, [x19, #40]
  408358:	mov	x0, x19
  40835c:	bl	407a84 <__fxstatat@plt+0x61b4>
  408360:	and	w0, w0, #0xff
  408364:	cbz	w0, 4083c8 <__fxstatat@plt+0x6af8>
  408368:	mov	x1, x20
  40836c:	mov	x0, x24
  408370:	bl	407b40 <__fxstatat@plt+0x6270>
  408374:	mov	x20, x0
  408378:	str	x0, [x19, #16]
  40837c:	cbz	x0, 4083c8 <__fxstatat@plt+0x6af8>
  408380:	mov	x1, #0x10                  	// #16
  408384:	bl	401690 <calloc@plt>
  408388:	str	x0, [x19]
  40838c:	cbz	x0, 4083c8 <__fxstatat@plt+0x6af8>
  408390:	add	x20, x0, x20, lsl #4
  408394:	str	x20, [x19, #8]
  408398:	str	xzr, [x19, #24]
  40839c:	str	xzr, [x19, #32]
  4083a0:	str	x22, [x19, #48]
  4083a4:	str	x21, [x19, #56]
  4083a8:	str	x23, [x19, #64]
  4083ac:	str	xzr, [x19, #72]
  4083b0:	mov	x0, x19
  4083b4:	ldp	x19, x20, [sp, #16]
  4083b8:	ldp	x21, x22, [sp, #32]
  4083bc:	ldp	x23, x24, [sp, #48]
  4083c0:	ldp	x29, x30, [sp], #64
  4083c4:	ret
  4083c8:	mov	x0, x19
  4083cc:	bl	4017a0 <free@plt>
  4083d0:	mov	x19, #0x0                   	// #0
  4083d4:	b	4083b0 <__fxstatat@plt+0x6ae0>
  4083d8:	stp	x29, x30, [sp, #-48]!
  4083dc:	mov	x29, sp
  4083e0:	stp	x19, x20, [sp, #16]
  4083e4:	str	x21, [sp, #32]
  4083e8:	mov	x20, x0
  4083ec:	ldr	x21, [x0]
  4083f0:	ldr	x0, [x0, #8]
  4083f4:	cmp	x21, x0
  4083f8:	b.cc	40846c <__fxstatat@plt+0x6b9c>  // b.lo, b.ul, b.last
  4083fc:	str	xzr, [x20, #24]
  408400:	str	xzr, [x20, #32]
  408404:	ldp	x19, x20, [sp, #16]
  408408:	ldr	x21, [sp, #32]
  40840c:	ldp	x29, x30, [sp], #48
  408410:	ret
  408414:	str	xzr, [x19]
  408418:	ldr	x0, [x19, #8]
  40841c:	ldr	x1, [x20, #72]
  408420:	str	x1, [x19, #8]
  408424:	str	x19, [x20, #72]
  408428:	cbz	x0, 408444 <__fxstatat@plt+0x6b74>
  40842c:	mov	x19, x0
  408430:	ldr	x1, [x20, #64]
  408434:	cbz	x1, 408414 <__fxstatat@plt+0x6b44>
  408438:	ldr	x0, [x19]
  40843c:	blr	x1
  408440:	b	408414 <__fxstatat@plt+0x6b44>
  408444:	ldr	x1, [x20, #64]
  408448:	cbz	x1, 408454 <__fxstatat@plt+0x6b84>
  40844c:	ldr	x0, [x21]
  408450:	blr	x1
  408454:	str	xzr, [x21]
  408458:	str	xzr, [x21, #8]
  40845c:	add	x21, x21, #0x10
  408460:	ldr	x0, [x20, #8]
  408464:	cmp	x0, x21
  408468:	b.ls	4083fc <__fxstatat@plt+0x6b2c>  // b.plast
  40846c:	ldr	x0, [x21]
  408470:	cbz	x0, 40845c <__fxstatat@plt+0x6b8c>
  408474:	ldr	x19, [x21, #8]
  408478:	cbnz	x19, 408430 <__fxstatat@plt+0x6b60>
  40847c:	b	408444 <__fxstatat@plt+0x6b74>
  408480:	stp	x29, x30, [sp, #-48]!
  408484:	mov	x29, sp
  408488:	stp	x19, x20, [sp, #16]
  40848c:	str	x21, [sp, #32]
  408490:	mov	x21, x0
  408494:	ldr	x0, [x0, #64]
  408498:	cbz	x0, 4084ec <__fxstatat@plt+0x6c1c>
  40849c:	ldr	x0, [x21, #32]
  4084a0:	cbz	x0, 4084ec <__fxstatat@plt+0x6c1c>
  4084a4:	ldr	x20, [x21]
  4084a8:	ldr	x0, [x21, #8]
  4084ac:	cmp	x20, x0
  4084b0:	b.cc	4084c8 <__fxstatat@plt+0x6bf8>  // b.lo, b.ul, b.last
  4084b4:	b	4084fc <__fxstatat@plt+0x6c2c>
  4084b8:	add	x20, x20, #0x10
  4084bc:	ldr	x0, [x21, #8]
  4084c0:	cmp	x0, x20
  4084c4:	b.ls	4084ec <__fxstatat@plt+0x6c1c>  // b.plast
  4084c8:	ldr	x0, [x20]
  4084cc:	cbz	x0, 4084b8 <__fxstatat@plt+0x6be8>
  4084d0:	mov	x19, x20
  4084d4:	ldr	x1, [x21, #64]
  4084d8:	ldr	x0, [x19]
  4084dc:	blr	x1
  4084e0:	ldr	x19, [x19, #8]
  4084e4:	cbnz	x19, 4084d4 <__fxstatat@plt+0x6c04>
  4084e8:	b	4084b8 <__fxstatat@plt+0x6be8>
  4084ec:	ldr	x20, [x21]
  4084f0:	ldr	x0, [x21, #8]
  4084f4:	cmp	x20, x0
  4084f8:	b.cc	408544 <__fxstatat@plt+0x6c74>  // b.lo, b.ul, b.last
  4084fc:	ldr	x19, [x21, #72]
  408500:	cbz	x19, 408514 <__fxstatat@plt+0x6c44>
  408504:	mov	x0, x19
  408508:	ldr	x19, [x19, #8]
  40850c:	bl	4017a0 <free@plt>
  408510:	cbnz	x19, 408504 <__fxstatat@plt+0x6c34>
  408514:	ldr	x0, [x21]
  408518:	bl	4017a0 <free@plt>
  40851c:	mov	x0, x21
  408520:	bl	4017a0 <free@plt>
  408524:	ldp	x19, x20, [sp, #16]
  408528:	ldr	x21, [sp, #32]
  40852c:	ldp	x29, x30, [sp], #48
  408530:	ret
  408534:	add	x20, x20, #0x10
  408538:	ldr	x0, [x21, #8]
  40853c:	cmp	x0, x20
  408540:	b.ls	4084fc <__fxstatat@plt+0x6c2c>  // b.plast
  408544:	ldr	x19, [x20, #8]
  408548:	cbz	x19, 408534 <__fxstatat@plt+0x6c64>
  40854c:	mov	x0, x19
  408550:	ldr	x19, [x19, #8]
  408554:	bl	4017a0 <free@plt>
  408558:	cbnz	x19, 40854c <__fxstatat@plt+0x6c7c>
  40855c:	b	408534 <__fxstatat@plt+0x6c64>
  408560:	stp	x29, x30, [sp, #-128]!
  408564:	mov	x29, sp
  408568:	stp	x19, x20, [sp, #16]
  40856c:	str	x21, [sp, #32]
  408570:	mov	x19, x0
  408574:	mov	x0, x1
  408578:	ldr	x21, [x19, #40]
  40857c:	mov	x1, x21
  408580:	bl	407b40 <__fxstatat@plt+0x6270>
  408584:	cbz	x0, 408678 <__fxstatat@plt+0x6da8>
  408588:	mov	x20, x0
  40858c:	ldr	x0, [x19, #16]
  408590:	cmp	x0, x20
  408594:	b.eq	408690 <__fxstatat@plt+0x6dc0>  // b.none
  408598:	mov	x1, #0x10                  	// #16
  40859c:	mov	x0, x20
  4085a0:	bl	401690 <calloc@plt>
  4085a4:	str	x0, [sp, #48]
  4085a8:	cbz	x0, 408698 <__fxstatat@plt+0x6dc8>
  4085ac:	str	x20, [sp, #64]
  4085b0:	add	x20, x0, x20, lsl #4
  4085b4:	str	x20, [sp, #56]
  4085b8:	str	xzr, [sp, #72]
  4085bc:	str	xzr, [sp, #80]
  4085c0:	str	x21, [sp, #88]
  4085c4:	ldr	x0, [x19, #48]
  4085c8:	str	x0, [sp, #96]
  4085cc:	ldr	x0, [x19, #56]
  4085d0:	str	x0, [sp, #104]
  4085d4:	ldr	x0, [x19, #64]
  4085d8:	str	x0, [sp, #112]
  4085dc:	ldr	x0, [x19, #72]
  4085e0:	str	x0, [sp, #120]
  4085e4:	mov	w2, #0x0                   	// #0
  4085e8:	mov	x1, x19
  4085ec:	add	x0, sp, #0x30
  4085f0:	bl	407c64 <__fxstatat@plt+0x6394>
  4085f4:	ands	w20, w0, #0xff
  4085f8:	b.ne	408640 <__fxstatat@plt+0x6d70>  // b.any
  4085fc:	ldr	x0, [sp, #120]
  408600:	str	x0, [x19, #72]
  408604:	mov	w2, #0x1                   	// #1
  408608:	add	x1, sp, #0x30
  40860c:	mov	x0, x19
  408610:	bl	407c64 <__fxstatat@plt+0x6394>
  408614:	and	w0, w0, #0xff
  408618:	cbz	w0, 408674 <__fxstatat@plt+0x6da4>
  40861c:	mov	w2, #0x0                   	// #0
  408620:	add	x1, sp, #0x30
  408624:	mov	x0, x19
  408628:	bl	407c64 <__fxstatat@plt+0x6394>
  40862c:	and	w0, w0, #0xff
  408630:	cbz	w0, 408674 <__fxstatat@plt+0x6da4>
  408634:	ldr	x0, [sp, #48]
  408638:	bl	4017a0 <free@plt>
  40863c:	b	40867c <__fxstatat@plt+0x6dac>
  408640:	ldr	x0, [x19]
  408644:	bl	4017a0 <free@plt>
  408648:	ldr	x0, [sp, #48]
  40864c:	str	x0, [x19]
  408650:	ldr	x0, [sp, #56]
  408654:	str	x0, [x19, #8]
  408658:	ldr	x0, [sp, #64]
  40865c:	str	x0, [x19, #16]
  408660:	ldr	x0, [sp, #72]
  408664:	str	x0, [x19, #24]
  408668:	ldr	x0, [sp, #120]
  40866c:	str	x0, [x19, #72]
  408670:	b	40867c <__fxstatat@plt+0x6dac>
  408674:	bl	401710 <abort@plt>
  408678:	mov	w20, #0x0                   	// #0
  40867c:	mov	w0, w20
  408680:	ldp	x19, x20, [sp, #16]
  408684:	ldr	x21, [sp, #32]
  408688:	ldp	x29, x30, [sp], #128
  40868c:	ret
  408690:	mov	w20, #0x1                   	// #1
  408694:	b	40867c <__fxstatat@plt+0x6dac>
  408698:	mov	w20, #0x0                   	// #0
  40869c:	b	40867c <__fxstatat@plt+0x6dac>
  4086a0:	stp	x29, x30, [sp, #-64]!
  4086a4:	mov	x29, sp
  4086a8:	stp	x19, x20, [sp, #16]
  4086ac:	str	x21, [sp, #32]
  4086b0:	cbz	x1, 4086f0 <__fxstatat@plt+0x6e20>
  4086b4:	mov	x19, x0
  4086b8:	mov	x20, x1
  4086bc:	mov	x21, x2
  4086c0:	mov	w3, #0x0                   	// #0
  4086c4:	add	x2, sp, #0x38
  4086c8:	bl	407dc0 <__fxstatat@plt+0x64f0>
  4086cc:	mov	x1, x0
  4086d0:	cbz	x0, 4086f4 <__fxstatat@plt+0x6e24>
  4086d4:	mov	w0, #0x0                   	// #0
  4086d8:	cbz	x21, 4086e0 <__fxstatat@plt+0x6e10>
  4086dc:	str	x1, [x21]
  4086e0:	ldp	x19, x20, [sp, #16]
  4086e4:	ldr	x21, [sp, #32]
  4086e8:	ldp	x29, x30, [sp], #64
  4086ec:	ret
  4086f0:	bl	401710 <abort@plt>
  4086f4:	ldr	x0, [x19, #24]
  4086f8:	ucvtf	s1, x0
  4086fc:	ldr	x1, [x19, #40]
  408700:	ldr	x0, [x19, #16]
  408704:	ucvtf	s0, x0
  408708:	ldr	s2, [x1, #8]
  40870c:	fmul	s0, s0, s2
  408710:	fcmpe	s1, s0
  408714:	b.gt	40875c <__fxstatat@plt+0x6e8c>
  408718:	ldr	x0, [sp, #56]
  40871c:	ldr	x1, [x0]
  408720:	cbz	x1, 408808 <__fxstatat@plt+0x6f38>
  408724:	ldr	x1, [x19, #72]
  408728:	cbz	x1, 4087f0 <__fxstatat@plt+0x6f20>
  40872c:	ldr	x0, [x1, #8]
  408730:	str	x0, [x19, #72]
  408734:	str	x20, [x1]
  408738:	ldr	x0, [sp, #56]
  40873c:	ldr	x2, [x0, #8]
  408740:	str	x2, [x1, #8]
  408744:	str	x1, [x0, #8]
  408748:	ldr	x0, [x19, #32]
  40874c:	add	x0, x0, #0x1
  408750:	str	x0, [x19, #32]
  408754:	mov	w0, #0x1                   	// #1
  408758:	b	4086e0 <__fxstatat@plt+0x6e10>
  40875c:	mov	x0, x19
  408760:	bl	407a84 <__fxstatat@plt+0x61b4>
  408764:	ldr	x1, [x19, #40]
  408768:	ldr	s2, [x1, #8]
  40876c:	ldr	x0, [x19, #16]
  408770:	ucvtf	s0, x0
  408774:	ldr	x0, [x19, #24]
  408778:	ucvtf	s1, x0
  40877c:	fmul	s3, s2, s0
  408780:	fcmpe	s1, s3
  408784:	b.le	408718 <__fxstatat@plt+0x6e48>
  408788:	ldrb	w0, [x1, #16]
  40878c:	cbz	w0, 4087e0 <__fxstatat@plt+0x6f10>
  408790:	ldr	s1, [x1, #12]
  408794:	fmul	s0, s0, s1
  408798:	mov	w0, #0x5f800000            	// #1602224128
  40879c:	fmov	s1, w0
  4087a0:	mov	w0, #0xffffffff            	// #-1
  4087a4:	fcmpe	s0, s1
  4087a8:	b.ge	4086e0 <__fxstatat@plt+0x6e10>  // b.tcont
  4087ac:	fcvtzu	x1, s0
  4087b0:	mov	x0, x19
  4087b4:	bl	408560 <__fxstatat@plt+0x6c90>
  4087b8:	and	w1, w0, #0xff
  4087bc:	mov	w0, #0xffffffff            	// #-1
  4087c0:	cbz	w1, 4086e0 <__fxstatat@plt+0x6e10>
  4087c4:	mov	w3, #0x0                   	// #0
  4087c8:	add	x2, sp, #0x38
  4087cc:	mov	x1, x20
  4087d0:	mov	x0, x19
  4087d4:	bl	407dc0 <__fxstatat@plt+0x64f0>
  4087d8:	cbz	x0, 408718 <__fxstatat@plt+0x6e48>
  4087dc:	bl	401710 <abort@plt>
  4087e0:	ldr	s1, [x1, #12]
  4087e4:	fmul	s0, s0, s1
  4087e8:	fmul	s0, s0, s2
  4087ec:	b	408798 <__fxstatat@plt+0x6ec8>
  4087f0:	mov	x0, #0x10                  	// #16
  4087f4:	bl	401610 <malloc@plt>
  4087f8:	mov	x1, x0
  4087fc:	mov	w0, #0xffffffff            	// #-1
  408800:	cbz	x1, 4086e0 <__fxstatat@plt+0x6e10>
  408804:	b	408734 <__fxstatat@plt+0x6e64>
  408808:	str	x20, [x0]
  40880c:	ldr	x0, [x19, #32]
  408810:	add	x0, x0, #0x1
  408814:	str	x0, [x19, #32]
  408818:	ldr	x0, [x19, #24]
  40881c:	add	x0, x0, #0x1
  408820:	str	x0, [x19, #24]
  408824:	mov	w0, #0x1                   	// #1
  408828:	b	4086e0 <__fxstatat@plt+0x6e10>
  40882c:	stp	x29, x30, [sp, #-48]!
  408830:	mov	x29, sp
  408834:	str	x19, [sp, #16]
  408838:	mov	x19, x1
  40883c:	add	x2, sp, #0x28
  408840:	bl	4086a0 <__fxstatat@plt+0x6dd0>
  408844:	cmn	w0, #0x1
  408848:	b.eq	408864 <__fxstatat@plt+0x6f94>  // b.none
  40884c:	cmp	w0, #0x0
  408850:	ldr	x0, [sp, #40]
  408854:	csel	x0, x0, x19, eq  // eq = none
  408858:	ldr	x19, [sp, #16]
  40885c:	ldp	x29, x30, [sp], #48
  408860:	ret
  408864:	mov	x0, #0x0                   	// #0
  408868:	b	408858 <__fxstatat@plt+0x6f88>
  40886c:	stp	x29, x30, [sp, #-64]!
  408870:	mov	x29, sp
  408874:	stp	x19, x20, [sp, #16]
  408878:	mov	x19, x0
  40887c:	mov	w3, #0x1                   	// #1
  408880:	add	x2, sp, #0x38
  408884:	bl	407dc0 <__fxstatat@plt+0x64f0>
  408888:	mov	x20, x0
  40888c:	cbz	x0, 4088a8 <__fxstatat@plt+0x6fd8>
  408890:	ldr	x0, [x19, #32]
  408894:	sub	x0, x0, #0x1
  408898:	str	x0, [x19, #32]
  40889c:	ldr	x0, [sp, #56]
  4088a0:	ldr	x0, [x0]
  4088a4:	cbz	x0, 4088b8 <__fxstatat@plt+0x6fe8>
  4088a8:	mov	x0, x20
  4088ac:	ldp	x19, x20, [sp, #16]
  4088b0:	ldp	x29, x30, [sp], #64
  4088b4:	ret
  4088b8:	ldr	x0, [x19, #24]
  4088bc:	sub	x0, x0, #0x1
  4088c0:	str	x0, [x19, #24]
  4088c4:	ucvtf	s0, x0
  4088c8:	ldr	x1, [x19, #40]
  4088cc:	ldr	x0, [x19, #16]
  4088d0:	ucvtf	s1, x0
  4088d4:	ldr	s2, [x1]
  4088d8:	fmul	s1, s1, s2
  4088dc:	fcmpe	s0, s1
  4088e0:	b.pl	4088a8 <__fxstatat@plt+0x6fd8>  // b.nfrst
  4088e4:	mov	x0, x19
  4088e8:	bl	407a84 <__fxstatat@plt+0x61b4>
  4088ec:	ldr	x1, [x19, #40]
  4088f0:	ldr	x0, [x19, #16]
  4088f4:	ucvtf	s0, x0
  4088f8:	ldr	x0, [x19, #24]
  4088fc:	ucvtf	s2, x0
  408900:	ldr	s1, [x1]
  408904:	fmul	s1, s0, s1
  408908:	fcmpe	s2, s1
  40890c:	b.pl	4088a8 <__fxstatat@plt+0x6fd8>  // b.nfrst
  408910:	ldrb	w0, [x1, #16]
  408914:	cbz	w0, 40895c <__fxstatat@plt+0x708c>
  408918:	ldr	s1, [x1, #4]
  40891c:	fmul	s0, s0, s1
  408920:	fcvtzu	x1, s0
  408924:	mov	x0, x19
  408928:	bl	408560 <__fxstatat@plt+0x6c90>
  40892c:	and	w0, w0, #0xff
  408930:	cbnz	w0, 4088a8 <__fxstatat@plt+0x6fd8>
  408934:	str	x21, [sp, #32]
  408938:	ldr	x21, [x19, #72]
  40893c:	cbz	x21, 408950 <__fxstatat@plt+0x7080>
  408940:	mov	x0, x21
  408944:	ldr	x21, [x21, #8]
  408948:	bl	4017a0 <free@plt>
  40894c:	cbnz	x21, 408940 <__fxstatat@plt+0x7070>
  408950:	str	xzr, [x19, #72]
  408954:	ldr	x21, [sp, #32]
  408958:	b	4088a8 <__fxstatat@plt+0x6fd8>
  40895c:	ldr	s1, [x1, #4]
  408960:	fmul	s0, s0, s1
  408964:	ldr	s1, [x1, #8]
  408968:	fmul	s0, s0, s1
  40896c:	fcvtzu	x1, s0
  408970:	b	408924 <__fxstatat@plt+0x7054>
  408974:	mov	w2, #0x1                   	// #1
  408978:	strb	w2, [x0, #28]
  40897c:	str	wzr, [x0, #20]
  408980:	str	wzr, [x0, #24]
  408984:	str	w1, [x0]
  408988:	str	w1, [x0, #4]
  40898c:	str	w1, [x0, #8]
  408990:	str	w1, [x0, #12]
  408994:	str	w1, [x0, #16]
  408998:	ret
  40899c:	ldrb	w0, [x0, #28]
  4089a0:	ret
  4089a4:	mov	x2, x0
  4089a8:	ldrb	w4, [x0, #28]
  4089ac:	eor	w4, w4, #0x1
  4089b0:	ldr	w3, [x0, #20]
  4089b4:	add	w3, w4, w3
  4089b8:	and	w5, w3, #0x3
  4089bc:	and	x3, x3, #0x3
  4089c0:	ldr	w0, [x0, x3, lsl #2]
  4089c4:	str	w1, [x2, x3, lsl #2]
  4089c8:	str	w5, [x2, #20]
  4089cc:	ldr	w1, [x2, #24]
  4089d0:	cmp	w1, w5
  4089d4:	b.eq	4089e0 <__fxstatat@plt+0x7110>  // b.none
  4089d8:	strb	wzr, [x2, #28]
  4089dc:	ret
  4089e0:	add	w4, w4, w1
  4089e4:	and	w4, w4, #0x3
  4089e8:	str	w4, [x2, #24]
  4089ec:	b	4089d8 <__fxstatat@plt+0x7108>
  4089f0:	mov	x1, x0
  4089f4:	ldrb	w0, [x0, #28]
  4089f8:	cbnz	w0, 408a2c <__fxstatat@plt+0x715c>
  4089fc:	ldr	w2, [x1, #20]
  408a00:	mov	w3, w2
  408a04:	ldr	w0, [x1, x3, lsl #2]
  408a08:	ldr	w4, [x1, #16]
  408a0c:	str	w4, [x1, x3, lsl #2]
  408a10:	ldr	w3, [x1, #24]
  408a14:	cmp	w2, w3
  408a18:	b.eq	408a38 <__fxstatat@plt+0x7168>  // b.none
  408a1c:	add	w2, w2, #0x3
  408a20:	and	w2, w2, #0x3
  408a24:	str	w2, [x1, #20]
  408a28:	ret
  408a2c:	stp	x29, x30, [sp, #-16]!
  408a30:	mov	x29, sp
  408a34:	bl	401710 <abort@plt>
  408a38:	mov	w2, #0x1                   	// #1
  408a3c:	strb	w2, [x1, #28]
  408a40:	ret
  408a44:	stp	x29, x30, [sp, #-16]!
  408a48:	mov	x29, sp
  408a4c:	mov	w0, #0xe                   	// #14
  408a50:	bl	401600 <nl_langinfo@plt>
  408a54:	cbz	x0, 408a74 <__fxstatat@plt+0x71a4>
  408a58:	ldrb	w2, [x0]
  408a5c:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  408a60:	add	x1, x1, #0x610
  408a64:	cmp	w2, #0x0
  408a68:	csel	x0, x1, x0, eq  // eq = none
  408a6c:	ldp	x29, x30, [sp], #16
  408a70:	ret
  408a74:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  408a78:	add	x0, x0, #0x610
  408a7c:	b	408a6c <__fxstatat@plt+0x719c>
  408a80:	stp	x29, x30, [sp, #-64]!
  408a84:	mov	x29, sp
  408a88:	str	x3, [sp, #56]
  408a8c:	mov	w3, #0x0                   	// #0
  408a90:	tbnz	w2, #6, 408aa4 <__fxstatat@plt+0x71d4>
  408a94:	bl	401870 <openat@plt>
  408a98:	bl	408b40 <__fxstatat@plt+0x7270>
  408a9c:	ldp	x29, x30, [sp], #64
  408aa0:	ret
  408aa4:	add	x3, sp, #0x40
  408aa8:	str	x3, [sp, #16]
  408aac:	str	x3, [sp, #24]
  408ab0:	add	x3, sp, #0x30
  408ab4:	str	x3, [sp, #32]
  408ab8:	str	wzr, [sp, #44]
  408abc:	str	wzr, [sp, #40]
  408ac0:	ldr	x3, [sp, #24]
  408ac4:	sub	x3, x3, #0x8
  408ac8:	ldr	w3, [x3]
  408acc:	b	408a94 <__fxstatat@plt+0x71c4>
  408ad0:	stp	x29, x30, [sp, #-48]!
  408ad4:	mov	x29, sp
  408ad8:	stp	x19, x20, [sp, #16]
  408adc:	stp	x21, x22, [sp, #32]
  408ae0:	mov	x21, x3
  408ae4:	mov	w3, #0x4900                	// #18688
  408ae8:	movk	w3, #0x8, lsl #16
  408aec:	orr	w2, w2, w3
  408af0:	bl	408a80 <__fxstatat@plt+0x71b0>
  408af4:	mov	x20, #0x0                   	// #0
  408af8:	tbnz	w0, #31, 408b10 <__fxstatat@plt+0x7240>
  408afc:	mov	w19, w0
  408b00:	bl	401700 <fdopendir@plt>
  408b04:	mov	x20, x0
  408b08:	cbz	x0, 408b24 <__fxstatat@plt+0x7254>
  408b0c:	str	w19, [x21]
  408b10:	mov	x0, x20
  408b14:	ldp	x19, x20, [sp, #16]
  408b18:	ldp	x21, x22, [sp, #32]
  408b1c:	ldp	x29, x30, [sp], #48
  408b20:	ret
  408b24:	bl	401890 <__errno_location@plt>
  408b28:	mov	x21, x0
  408b2c:	ldr	w22, [x0]
  408b30:	mov	w0, w19
  408b34:	bl	4016d0 <close@plt>
  408b38:	str	w22, [x21]
  408b3c:	b	408b10 <__fxstatat@plt+0x7240>
  408b40:	stp	x29, x30, [sp, #-48]!
  408b44:	mov	x29, sp
  408b48:	stp	x19, x20, [sp, #16]
  408b4c:	mov	w19, w0
  408b50:	cmp	w0, #0x2
  408b54:	b.ls	408b68 <__fxstatat@plt+0x7298>  // b.plast
  408b58:	mov	w0, w19
  408b5c:	ldp	x19, x20, [sp, #16]
  408b60:	ldp	x29, x30, [sp], #48
  408b64:	ret
  408b68:	stp	x21, x22, [sp, #32]
  408b6c:	bl	40904c <__fxstatat@plt+0x777c>
  408b70:	mov	w21, w0
  408b74:	bl	401890 <__errno_location@plt>
  408b78:	mov	x20, x0
  408b7c:	ldr	w22, [x0]
  408b80:	mov	w0, w19
  408b84:	bl	4016d0 <close@plt>
  408b88:	str	w22, [x20]
  408b8c:	mov	w19, w21
  408b90:	ldp	x21, x22, [sp, #32]
  408b94:	b	408b58 <__fxstatat@plt+0x7288>
  408b98:	stp	x29, x30, [sp, #-48]!
  408b9c:	mov	x29, sp
  408ba0:	stp	x19, x20, [sp, #16]
  408ba4:	mov	x19, x0
  408ba8:	bl	4015e0 <fileno@plt>
  408bac:	tbnz	w0, #31, 408c08 <__fxstatat@plt+0x7338>
  408bb0:	mov	x0, x19
  408bb4:	bl	401840 <__freading@plt>
  408bb8:	cbz	w0, 408bd8 <__fxstatat@plt+0x7308>
  408bbc:	mov	x0, x19
  408bc0:	bl	4015e0 <fileno@plt>
  408bc4:	mov	w2, #0x1                   	// #1
  408bc8:	mov	x1, #0x0                   	// #0
  408bcc:	bl	4015c0 <lseek@plt>
  408bd0:	cmn	x0, #0x1
  408bd4:	b.eq	408c24 <__fxstatat@plt+0x7354>  // b.none
  408bd8:	mov	x0, x19
  408bdc:	bl	408f54 <__fxstatat@plt+0x7684>
  408be0:	cbz	w0, 408c24 <__fxstatat@plt+0x7354>
  408be4:	str	x21, [sp, #32]
  408be8:	bl	401890 <__errno_location@plt>
  408bec:	mov	x20, x0
  408bf0:	ldr	w21, [x0]
  408bf4:	mov	x0, x19
  408bf8:	bl	4015f0 <fclose@plt>
  408bfc:	cbnz	w21, 408c14 <__fxstatat@plt+0x7344>
  408c00:	ldr	x21, [sp, #32]
  408c04:	b	408c2c <__fxstatat@plt+0x735c>
  408c08:	mov	x0, x19
  408c0c:	bl	4015f0 <fclose@plt>
  408c10:	b	408c2c <__fxstatat@plt+0x735c>
  408c14:	str	w21, [x20]
  408c18:	mov	w0, #0xffffffff            	// #-1
  408c1c:	ldr	x21, [sp, #32]
  408c20:	b	408c2c <__fxstatat@plt+0x735c>
  408c24:	mov	x0, x19
  408c28:	bl	4015f0 <fclose@plt>
  408c2c:	ldp	x19, x20, [sp, #16]
  408c30:	ldp	x29, x30, [sp], #48
  408c34:	ret
  408c38:	stp	x29, x30, [sp, #-112]!
  408c3c:	mov	x29, sp
  408c40:	stp	x19, x20, [sp, #16]
  408c44:	mov	w19, w0
  408c48:	str	x2, [sp, #80]
  408c4c:	str	x3, [sp, #88]
  408c50:	str	x4, [sp, #96]
  408c54:	str	x5, [sp, #104]
  408c58:	add	x0, sp, #0x70
  408c5c:	str	x0, [sp, #48]
  408c60:	str	x0, [sp, #56]
  408c64:	add	x0, sp, #0x50
  408c68:	str	x0, [sp, #64]
  408c6c:	mov	w0, #0xffffffe0            	// #-32
  408c70:	str	w0, [sp, #72]
  408c74:	str	wzr, [sp, #76]
  408c78:	cbz	w1, 408cbc <__fxstatat@plt+0x73ec>
  408c7c:	cmp	w1, #0x406
  408c80:	b.eq	408d24 <__fxstatat@plt+0x7454>  // b.none
  408c84:	cmp	w1, #0xb
  408c88:	b.gt	408e84 <__fxstatat@plt+0x75b4>
  408c8c:	tbz	w1, #31, 408e60 <__fxstatat@plt+0x7590>
  408c90:	ldr	w2, [sp, #72]
  408c94:	ldr	x0, [sp, #48]
  408c98:	tbnz	w2, #31, 408f18 <__fxstatat@plt+0x7648>
  408c9c:	add	x2, x0, #0xf
  408ca0:	and	x2, x2, #0xfffffffffffffff8
  408ca4:	str	x2, [sp, #48]
  408ca8:	ldr	x2, [x0]
  408cac:	mov	w0, w19
  408cb0:	bl	4017d0 <fcntl@plt>
  408cb4:	mov	w20, w0
  408cb8:	b	408ce8 <__fxstatat@plt+0x7418>
  408cbc:	ldr	w1, [sp, #72]
  408cc0:	ldr	x0, [sp, #48]
  408cc4:	tbnz	w1, #31, 408cf8 <__fxstatat@plt+0x7428>
  408cc8:	add	x1, x0, #0xb
  408ccc:	and	x1, x1, #0xfffffffffffffff8
  408cd0:	str	x1, [sp, #48]
  408cd4:	ldr	w2, [x0]
  408cd8:	mov	w1, #0x0                   	// #0
  408cdc:	mov	w0, w19
  408ce0:	bl	4017d0 <fcntl@plt>
  408ce4:	mov	w20, w0
  408ce8:	mov	w0, w20
  408cec:	ldp	x19, x20, [sp, #16]
  408cf0:	ldp	x29, x30, [sp], #112
  408cf4:	ret
  408cf8:	add	w2, w1, #0x8
  408cfc:	str	w2, [sp, #72]
  408d00:	cmp	w2, #0x0
  408d04:	b.le	408d18 <__fxstatat@plt+0x7448>
  408d08:	add	x1, x0, #0xb
  408d0c:	and	x1, x1, #0xfffffffffffffff8
  408d10:	str	x1, [sp, #48]
  408d14:	b	408cd4 <__fxstatat@plt+0x7404>
  408d18:	ldr	x0, [sp, #56]
  408d1c:	add	x0, x0, w1, sxtw
  408d20:	b	408cd4 <__fxstatat@plt+0x7404>
  408d24:	str	x21, [sp, #32]
  408d28:	ldr	w1, [sp, #72]
  408d2c:	ldr	x0, [sp, #48]
  408d30:	tbnz	w1, #31, 408d7c <__fxstatat@plt+0x74ac>
  408d34:	add	x1, x0, #0xb
  408d38:	and	x1, x1, #0xfffffffffffffff8
  408d3c:	str	x1, [sp, #48]
  408d40:	ldr	w21, [x0]
  408d44:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  408d48:	ldr	w0, [x0, #1048]
  408d4c:	tbnz	w0, #31, 408e0c <__fxstatat@plt+0x753c>
  408d50:	mov	w2, w21
  408d54:	mov	w1, #0x406                 	// #1030
  408d58:	mov	w0, w19
  408d5c:	bl	4017d0 <fcntl@plt>
  408d60:	mov	w20, w0
  408d64:	tbnz	w0, #31, 408da8 <__fxstatat@plt+0x74d8>
  408d68:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  408d6c:	mov	w1, #0x1                   	// #1
  408d70:	str	w1, [x0, #1048]
  408d74:	ldr	x21, [sp, #32]
  408d78:	b	408ce8 <__fxstatat@plt+0x7418>
  408d7c:	add	w2, w1, #0x8
  408d80:	str	w2, [sp, #72]
  408d84:	cmp	w2, #0x0
  408d88:	b.le	408d9c <__fxstatat@plt+0x74cc>
  408d8c:	add	x1, x0, #0xb
  408d90:	and	x1, x1, #0xfffffffffffffff8
  408d94:	str	x1, [sp, #48]
  408d98:	b	408d40 <__fxstatat@plt+0x7470>
  408d9c:	ldr	x0, [sp, #56]
  408da0:	add	x0, x0, w1, sxtw
  408da4:	b	408d40 <__fxstatat@plt+0x7470>
  408da8:	bl	401890 <__errno_location@plt>
  408dac:	ldr	w0, [x0]
  408db0:	cmp	w0, #0x16
  408db4:	b.ne	408d68 <__fxstatat@plt+0x7498>  // b.any
  408db8:	mov	w2, w21
  408dbc:	mov	w1, #0x0                   	// #0
  408dc0:	mov	w0, w19
  408dc4:	bl	4017d0 <fcntl@plt>
  408dc8:	mov	w20, w0
  408dcc:	tbnz	w0, #31, 408f44 <__fxstatat@plt+0x7674>
  408dd0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  408dd4:	mov	w1, #0xffffffff            	// #-1
  408dd8:	str	w1, [x0, #1048]
  408ddc:	mov	w1, #0x1                   	// #1
  408de0:	mov	w0, w20
  408de4:	bl	4017d0 <fcntl@plt>
  408de8:	tbnz	w0, #31, 408e3c <__fxstatat@plt+0x756c>
  408dec:	orr	w2, w0, #0x1
  408df0:	mov	w1, #0x2                   	// #2
  408df4:	mov	w0, w20
  408df8:	bl	4017d0 <fcntl@plt>
  408dfc:	cmn	w0, #0x1
  408e00:	b.eq	408e3c <__fxstatat@plt+0x756c>  // b.none
  408e04:	ldr	x21, [sp, #32]
  408e08:	b	408ce8 <__fxstatat@plt+0x7418>
  408e0c:	mov	w2, w21
  408e10:	mov	w1, #0x0                   	// #0
  408e14:	mov	w0, w19
  408e18:	bl	4017d0 <fcntl@plt>
  408e1c:	mov	w20, w0
  408e20:	tbnz	w0, #31, 408f4c <__fxstatat@plt+0x767c>
  408e24:	adrp	x0, 41d000 <__fxstatat@plt+0x1b730>
  408e28:	ldr	w0, [x0, #1048]
  408e2c:	cmn	w0, #0x1
  408e30:	b.eq	408ddc <__fxstatat@plt+0x750c>  // b.none
  408e34:	ldr	x21, [sp, #32]
  408e38:	b	408ce8 <__fxstatat@plt+0x7418>
  408e3c:	bl	401890 <__errno_location@plt>
  408e40:	mov	x19, x0
  408e44:	ldr	w21, [x0]
  408e48:	mov	w0, w20
  408e4c:	bl	4016d0 <close@plt>
  408e50:	str	w21, [x19]
  408e54:	mov	w20, #0xffffffff            	// #-1
  408e58:	ldr	x21, [sp, #32]
  408e5c:	b	408ce8 <__fxstatat@plt+0x7418>
  408e60:	mov	x2, #0x1                   	// #1
  408e64:	lsl	x2, x2, x1
  408e68:	mov	x0, #0x515                 	// #1301
  408e6c:	tst	x2, x0
  408e70:	b.ne	408ec0 <__fxstatat@plt+0x75f0>  // b.any
  408e74:	mov	x0, #0xa0a                 	// #2570
  408e78:	tst	x2, x0
  408e7c:	b.ne	408eb0 <__fxstatat@plt+0x75e0>  // b.any
  408e80:	b	408c90 <__fxstatat@plt+0x73c0>
  408e84:	sub	w0, w1, #0x400
  408e88:	cmp	w0, #0xa
  408e8c:	b.hi	408c90 <__fxstatat@plt+0x73c0>  // b.pmore
  408e90:	mov	x2, #0x1                   	// #1
  408e94:	lsl	x2, x2, x0
  408e98:	mov	x0, #0x2c5                 	// #709
  408e9c:	tst	x2, x0
  408ea0:	b.ne	408ec0 <__fxstatat@plt+0x75f0>  // b.any
  408ea4:	mov	x0, #0x502                 	// #1282
  408ea8:	tst	x2, x0
  408eac:	b.eq	408c90 <__fxstatat@plt+0x73c0>  // b.none
  408eb0:	mov	w0, w19
  408eb4:	bl	4017d0 <fcntl@plt>
  408eb8:	mov	w20, w0
  408ebc:	b	408ce8 <__fxstatat@plt+0x7418>
  408ec0:	ldr	w2, [sp, #72]
  408ec4:	ldr	x0, [sp, #48]
  408ec8:	tbnz	w2, #31, 408eec <__fxstatat@plt+0x761c>
  408ecc:	add	x2, x0, #0xb
  408ed0:	and	x2, x2, #0xfffffffffffffff8
  408ed4:	str	x2, [sp, #48]
  408ed8:	ldr	w2, [x0]
  408edc:	mov	w0, w19
  408ee0:	bl	4017d0 <fcntl@plt>
  408ee4:	mov	w20, w0
  408ee8:	b	408ce8 <__fxstatat@plt+0x7418>
  408eec:	add	w3, w2, #0x8
  408ef0:	str	w3, [sp, #72]
  408ef4:	cmp	w3, #0x0
  408ef8:	b.le	408f0c <__fxstatat@plt+0x763c>
  408efc:	add	x2, x0, #0xb
  408f00:	and	x2, x2, #0xfffffffffffffff8
  408f04:	str	x2, [sp, #48]
  408f08:	b	408ed8 <__fxstatat@plt+0x7608>
  408f0c:	ldr	x0, [sp, #56]
  408f10:	add	x0, x0, w2, sxtw
  408f14:	b	408ed8 <__fxstatat@plt+0x7608>
  408f18:	add	w3, w2, #0x8
  408f1c:	str	w3, [sp, #72]
  408f20:	cmp	w3, #0x0
  408f24:	b.le	408f38 <__fxstatat@plt+0x7668>
  408f28:	add	x2, x0, #0xf
  408f2c:	and	x2, x2, #0xfffffffffffffff8
  408f30:	str	x2, [sp, #48]
  408f34:	b	408ca8 <__fxstatat@plt+0x73d8>
  408f38:	ldr	x0, [sp, #56]
  408f3c:	add	x0, x0, w2, sxtw
  408f40:	b	408ca8 <__fxstatat@plt+0x73d8>
  408f44:	ldr	x21, [sp, #32]
  408f48:	b	408ce8 <__fxstatat@plt+0x7418>
  408f4c:	ldr	x21, [sp, #32]
  408f50:	b	408ce8 <__fxstatat@plt+0x7418>
  408f54:	stp	x29, x30, [sp, #-32]!
  408f58:	mov	x29, sp
  408f5c:	str	x19, [sp, #16]
  408f60:	mov	x19, x0
  408f64:	cbz	x0, 408f70 <__fxstatat@plt+0x76a0>
  408f68:	bl	401840 <__freading@plt>
  408f6c:	cbnz	w0, 408f84 <__fxstatat@plt+0x76b4>
  408f70:	mov	x0, x19
  408f74:	bl	4017e0 <fflush@plt>
  408f78:	ldr	x19, [sp, #16]
  408f7c:	ldp	x29, x30, [sp], #32
  408f80:	ret
  408f84:	ldr	w0, [x19]
  408f88:	tbnz	w0, #8, 408f98 <__fxstatat@plt+0x76c8>
  408f8c:	mov	x0, x19
  408f90:	bl	4017e0 <fflush@plt>
  408f94:	b	408f78 <__fxstatat@plt+0x76a8>
  408f98:	mov	w2, #0x1                   	// #1
  408f9c:	mov	x1, #0x0                   	// #0
  408fa0:	mov	x0, x19
  408fa4:	bl	408fac <__fxstatat@plt+0x76dc>
  408fa8:	b	408f8c <__fxstatat@plt+0x76bc>
  408fac:	stp	x29, x30, [sp, #-48]!
  408fb0:	mov	x29, sp
  408fb4:	stp	x19, x20, [sp, #16]
  408fb8:	str	x21, [sp, #32]
  408fbc:	mov	x19, x0
  408fc0:	mov	x20, x1
  408fc4:	mov	w21, w2
  408fc8:	ldr	x1, [x0, #16]
  408fcc:	ldr	x0, [x0, #8]
  408fd0:	cmp	x1, x0
  408fd4:	b.eq	408ff8 <__fxstatat@plt+0x7728>  // b.none
  408fd8:	mov	w2, w21
  408fdc:	mov	x1, x20
  408fe0:	mov	x0, x19
  408fe4:	bl	401790 <fseeko@plt>
  408fe8:	ldp	x19, x20, [sp, #16]
  408fec:	ldr	x21, [sp, #32]
  408ff0:	ldp	x29, x30, [sp], #48
  408ff4:	ret
  408ff8:	ldr	x1, [x19, #40]
  408ffc:	ldr	x0, [x19, #32]
  409000:	cmp	x1, x0
  409004:	b.ne	408fd8 <__fxstatat@plt+0x7708>  // b.any
  409008:	ldr	x0, [x19, #72]
  40900c:	cbnz	x0, 408fd8 <__fxstatat@plt+0x7708>
  409010:	mov	x0, x19
  409014:	bl	4015e0 <fileno@plt>
  409018:	mov	w2, w21
  40901c:	mov	x1, x20
  409020:	bl	4015c0 <lseek@plt>
  409024:	cmn	x0, #0x1
  409028:	b.eq	409044 <__fxstatat@plt+0x7774>  // b.none
  40902c:	ldr	w1, [x19]
  409030:	and	w1, w1, #0xffffffef
  409034:	str	w1, [x19]
  409038:	str	x0, [x19, #144]
  40903c:	mov	w0, #0x0                   	// #0
  409040:	b	408fe8 <__fxstatat@plt+0x7718>
  409044:	mov	w0, #0xffffffff            	// #-1
  409048:	b	408fe8 <__fxstatat@plt+0x7718>
  40904c:	stp	x29, x30, [sp, #-16]!
  409050:	mov	x29, sp
  409054:	mov	w2, #0x3                   	// #3
  409058:	mov	w1, #0x0                   	// #0
  40905c:	bl	408c38 <__fxstatat@plt+0x7368>
  409060:	ldp	x29, x30, [sp], #16
  409064:	ret
  409068:	stp	x29, x30, [sp, #-64]!
  40906c:	mov	x29, sp
  409070:	stp	x19, x20, [sp, #16]
  409074:	adrp	x20, 41c000 <__fxstatat@plt+0x1a730>
  409078:	add	x20, x20, #0xdf0
  40907c:	stp	x21, x22, [sp, #32]
  409080:	adrp	x21, 41c000 <__fxstatat@plt+0x1a730>
  409084:	add	x21, x21, #0xde8
  409088:	sub	x20, x20, x21
  40908c:	mov	w22, w0
  409090:	stp	x23, x24, [sp, #48]
  409094:	mov	x23, x1
  409098:	mov	x24, x2
  40909c:	bl	4014e8 <mbrtowc@plt-0x38>
  4090a0:	cmp	xzr, x20, asr #3
  4090a4:	b.eq	4090d0 <__fxstatat@plt+0x7800>  // b.none
  4090a8:	asr	x20, x20, #3
  4090ac:	mov	x19, #0x0                   	// #0
  4090b0:	ldr	x3, [x21, x19, lsl #3]
  4090b4:	mov	x2, x24
  4090b8:	add	x19, x19, #0x1
  4090bc:	mov	x1, x23
  4090c0:	mov	w0, w22
  4090c4:	blr	x3
  4090c8:	cmp	x20, x19
  4090cc:	b.ne	4090b0 <__fxstatat@plt+0x77e0>  // b.any
  4090d0:	ldp	x19, x20, [sp, #16]
  4090d4:	ldp	x21, x22, [sp, #32]
  4090d8:	ldp	x23, x24, [sp, #48]
  4090dc:	ldp	x29, x30, [sp], #64
  4090e0:	ret
  4090e4:	nop
  4090e8:	ret
  4090ec:	nop
  4090f0:	adrp	x2, 41d000 <__fxstatat@plt+0x1b730>
  4090f4:	mov	x1, #0x0                   	// #0
  4090f8:	ldr	x2, [x2, #488]
  4090fc:	b	4015a0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409100 <.fini>:
  409100:	stp	x29, x30, [sp, #-16]!
  409104:	mov	x29, sp
  409108:	ldp	x29, x30, [sp], #16
  40910c:	ret
