#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 21 01:01:03 2022
# Process ID: 11288
# Current directory: C:/Users/Dadingdang/Xilinx Project/ES_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5240 C:\Users\Dadingdang\Xilinx Project\ES_design\ES_design.xpr
# Log file: C:/Users/Dadingdang/Xilinx Project/ES_design/vivado.log
# Journal file: C:/Users/Dadingdang/Xilinx Project/ES_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
source fp_sim.tcl
restart
run 10 s
close_sim
launch_simulation
launch_simulation
source fp_sim.tcl
restart
run 10 s
close_sim
launch_simulation
source fp_sim.tcl
close_sim
set_property -dict [list CONFIG.FlowControl {Blocking} CONFIG.latency {21}] [get_ips div_gen_0]
generate_target all [get_files  {{C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/div_gen_0/div_gen_0.xci}}]
catch { config_ip_cache -export [get_ips -all div_gen_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/div_gen_0/div_gen_0.xci}}] -no_script -sync -force -quiet
reset_run div_gen_0_synth_1
launch_runs -jobs 16 div_gen_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/div_gen_0/div_gen_0.xci}}] -directory {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files} -ipstatic_source_dir {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/modelsim} {questa=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/questa} {riviera=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/riviera} {activehdl=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source fp_sim.tcl
restart
run 10 ms
close_sim
launch_simulation
source fp_sim.tcl
close_sim
launch_simulation
source fp_sim.tcl
close_sim
