--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DEA.twx DEA.ncd -o DEA.twr DEA.pcf -ucf DEA.ucf

Design file:              DEA.ncd
Physical constraint file: DEA.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1361 paths analyzed, 399 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.394ns.
--------------------------------------------------------------------------------

Paths for end point Mram_userData1_RAMC (SLICE_X10Y98.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Data_2 (FF)
  Destination:          Mram_userData1_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.278ns (Levels of Logic = 0)
  Clock Path Skew:      -0.081ns (1.157 - 1.238)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Data_2 to Mram_userData1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y101.CQ     Tcko                  0.393   receiver/Data<3>
                                                       receiver/Data_2
    SLICE_X10Y98.CI      net (fanout=2)        4.639   receiver/Data<2>
    SLICE_X10Y98.CLK     Tds                   0.246   Mram_userData1_RAMD_O
                                                       Mram_userData1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      5.278ns (0.639ns logic, 4.639ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point receiver/Temp_0 (SLICE_X15Y101.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_7 (FF)
  Destination:          receiver/Temp_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.581 - 0.616)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_7 to receiver/Temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.DQ     Tcko                  0.341   receiver/Count<7>
                                                       receiver/Count_7
    SLICE_X39Y107.A1     net (fanout=3)        0.612   receiver/Count<7>
    SLICE_X39Y107.A      Tilo                  0.097   receiver/out
                                                       receiver/out1
    SLICE_X39Y105.D1     net (fanout=2)        0.609   receiver/out
    SLICE_X39Y105.D      Tilo                  0.097   receiver/Count<11>
                                                       receiver/out3
    SLICE_X32Y103.B1     net (fanout=17)       0.880   receiver/n0024
    SLICE_X32Y103.BMUX   Tilo                  0.251   receiver/Ready
                                                       receiver/_n0119_inv1
    SLICE_X15Y101.CE     net (fanout=2)        0.498   receiver/_n0119_inv
    SLICE_X15Y101.CLK    Tceck                 0.150   receiver/Temp<3>
                                                       receiver/Temp_0
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (0.936ns logic, 2.599ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_5 (FF)
  Destination:          receiver/Temp_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.529ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.581 - 0.616)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_5 to receiver/Temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.BQ     Tcko                  0.341   receiver/Count<7>
                                                       receiver/Count_5
    SLICE_X39Y107.A2     net (fanout=3)        0.606   receiver/Count<5>
    SLICE_X39Y107.A      Tilo                  0.097   receiver/out
                                                       receiver/out1
    SLICE_X39Y105.D1     net (fanout=2)        0.609   receiver/out
    SLICE_X39Y105.D      Tilo                  0.097   receiver/Count<11>
                                                       receiver/out3
    SLICE_X32Y103.B1     net (fanout=17)       0.880   receiver/n0024
    SLICE_X32Y103.BMUX   Tilo                  0.251   receiver/Ready
                                                       receiver/_n0119_inv1
    SLICE_X15Y101.CE     net (fanout=2)        0.498   receiver/_n0119_inv
    SLICE_X15Y101.CLK    Tceck                 0.150   receiver/Temp<3>
                                                       receiver/Temp_0
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (0.936ns logic, 2.593ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_8 (FF)
  Destination:          receiver/Temp_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.394ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.581 - 0.617)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_8 to receiver/Temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y105.AQ     Tcko                  0.341   receiver/Count<11>
                                                       receiver/Count_8
    SLICE_X39Y107.A3     net (fanout=3)        0.471   receiver/Count<8>
    SLICE_X39Y107.A      Tilo                  0.097   receiver/out
                                                       receiver/out1
    SLICE_X39Y105.D1     net (fanout=2)        0.609   receiver/out
    SLICE_X39Y105.D      Tilo                  0.097   receiver/Count<11>
                                                       receiver/out3
    SLICE_X32Y103.B1     net (fanout=17)       0.880   receiver/n0024
    SLICE_X32Y103.BMUX   Tilo                  0.251   receiver/Ready
                                                       receiver/_n0119_inv1
    SLICE_X15Y101.CE     net (fanout=2)        0.498   receiver/_n0119_inv
    SLICE_X15Y101.CLK    Tceck                 0.150   receiver/Temp<3>
                                                       receiver/Temp_0
    -------------------------------------------------  ---------------------------
    Total                                      3.394ns (0.936ns logic, 2.458ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point receiver/Temp_1 (SLICE_X15Y101.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_7 (FF)
  Destination:          receiver/Temp_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.581 - 0.616)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_7 to receiver/Temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.DQ     Tcko                  0.341   receiver/Count<7>
                                                       receiver/Count_7
    SLICE_X39Y107.A1     net (fanout=3)        0.612   receiver/Count<7>
    SLICE_X39Y107.A      Tilo                  0.097   receiver/out
                                                       receiver/out1
    SLICE_X39Y105.D1     net (fanout=2)        0.609   receiver/out
    SLICE_X39Y105.D      Tilo                  0.097   receiver/Count<11>
                                                       receiver/out3
    SLICE_X32Y103.B1     net (fanout=17)       0.880   receiver/n0024
    SLICE_X32Y103.BMUX   Tilo                  0.251   receiver/Ready
                                                       receiver/_n0119_inv1
    SLICE_X15Y101.CE     net (fanout=2)        0.498   receiver/_n0119_inv
    SLICE_X15Y101.CLK    Tceck                 0.150   receiver/Temp<3>
                                                       receiver/Temp_1
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (0.936ns logic, 2.599ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_5 (FF)
  Destination:          receiver/Temp_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.529ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.581 - 0.616)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_5 to receiver/Temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.BQ     Tcko                  0.341   receiver/Count<7>
                                                       receiver/Count_5
    SLICE_X39Y107.A2     net (fanout=3)        0.606   receiver/Count<5>
    SLICE_X39Y107.A      Tilo                  0.097   receiver/out
                                                       receiver/out1
    SLICE_X39Y105.D1     net (fanout=2)        0.609   receiver/out
    SLICE_X39Y105.D      Tilo                  0.097   receiver/Count<11>
                                                       receiver/out3
    SLICE_X32Y103.B1     net (fanout=17)       0.880   receiver/n0024
    SLICE_X32Y103.BMUX   Tilo                  0.251   receiver/Ready
                                                       receiver/_n0119_inv1
    SLICE_X15Y101.CE     net (fanout=2)        0.498   receiver/_n0119_inv
    SLICE_X15Y101.CLK    Tceck                 0.150   receiver/Temp<3>
                                                       receiver/Temp_1
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (0.936ns logic, 2.593ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_8 (FF)
  Destination:          receiver/Temp_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.394ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.581 - 0.617)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_8 to receiver/Temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y105.AQ     Tcko                  0.341   receiver/Count<11>
                                                       receiver/Count_8
    SLICE_X39Y107.A3     net (fanout=3)        0.471   receiver/Count<8>
    SLICE_X39Y107.A      Tilo                  0.097   receiver/out
                                                       receiver/out1
    SLICE_X39Y105.D1     net (fanout=2)        0.609   receiver/out
    SLICE_X39Y105.D      Tilo                  0.097   receiver/Count<11>
                                                       receiver/out3
    SLICE_X32Y103.B1     net (fanout=17)       0.880   receiver/n0024
    SLICE_X32Y103.BMUX   Tilo                  0.251   receiver/Ready
                                                       receiver/_n0119_inv1
    SLICE_X15Y101.CE     net (fanout=2)        0.498   receiver/_n0119_inv
    SLICE_X15Y101.CLK    Tceck                 0.150   receiver/Temp<3>
                                                       receiver/Temp_1
    -------------------------------------------------  ---------------------------
    Total                                      3.394ns (0.936ns logic, 2.458ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point Mram_userData4_RAMA (SLICE_X8Y98.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               receiver/Data_0 (FF)
  Destination:          Mram_userData4_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.277ns (0.846 - 0.569)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: receiver/Data_0 to Mram_userData4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y101.AQ     Tcko                  0.164   receiver/Data<3>
                                                       receiver/Data_0
    SLICE_X8Y98.AI       net (fanout=2)        0.279   receiver/Data<0>
    SLICE_X8Y98.CLK      Tdh         (-Th)     0.147   Mram_userData4_RAMD_O
                                                       Mram_userData4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.017ns logic, 0.279ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Paths for end point Mram_userData4_RAMB (SLICE_X8Y98.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               receiver/Data_1 (FF)
  Destination:          Mram_userData4_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.277ns (0.846 - 0.569)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: receiver/Data_1 to Mram_userData4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y101.BQ     Tcko                  0.164   receiver/Data<3>
                                                       receiver/Data_1
    SLICE_X8Y98.BI       net (fanout=2)        0.279   receiver/Data<1>
    SLICE_X8Y98.CLK      Tdh         (-Th)     0.146   Mram_userData4_RAMD_O
                                                       Mram_userData4_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.018ns logic, 0.279ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------

Paths for end point Mram_userData31/DP (SLICE_X8Y95.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               charCount_2 (FF)
  Destination:          Mram_userData31/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.276ns (0.845 - 0.569)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: charCount_2 to Mram_userData31/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y101.CQ     Tcko                  0.141   charCount<2>
                                                       charCount_2
    SLICE_X8Y95.D3       net (fanout=27)       0.410   charCount<2>
    SLICE_X8Y95.CLK      Tah         (-Th)     0.254   N19
                                                       Mram_userData31/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (-0.113ns logic, 0.410ns route)
                                                       (-38.0% logic, 138.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: N19/CLK
  Logical resource: Mram_userData31/DP/CLK
  Location pin: SLICE_X8Y95.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.050ns (Tmpw)
  Physical resource: N19/CLK
  Logical resource: Mram_userData31/DP/CLK
  Location pin: SLICE_X8Y95.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: N19/CLK
  Logical resource: Mram_userData32/DP/CLK
  Location pin: SLICE_X8Y95.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    5.394|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1361 paths, 0 nets, and 331 connections

Design statistics:
   Minimum period:   5.394ns{1}   (Maximum frequency: 185.391MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 17 13:07:59 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



