
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4164 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 284.121 ; gain = 74.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'Add' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Add.v:23]
INFO: [Synth 8-256] done synthesizing module 'Add' (1#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Add.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux2to1' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Mux2to1.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux2to1' (2#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Mux2to1.v:23]
INFO: [Synth 8-638] synthesizing module 'Register' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Register.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 32'sb11111111111111111111111111111100 
INFO: [Synth 8-256] done synthesizing module 'Register' (3#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-638] synthesizing module 'IFID_Stage' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/IFID_Stage.v:23]
INFO: [Synth 8-256] done synthesizing module 'IFID_Stage' (4#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/IFID_Stage.v:23]
INFO: [Synth 8-638] synthesizing module 'Control' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Control.v:24]
INFO: [Synth 8-256] done synthesizing module 'Control' (5#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Control.v:24]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-638] synthesizing module 'Register__parameterized0' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Register.v:23]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'Register__parameterized0' (6#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-638] synthesizing module 'IDEX_Stage' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/IDEX_Stage.v:23]
INFO: [Synth 8-256] done synthesizing module 'IDEX_Stage' (7#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/IDEX_Stage.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux4to1' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Mux4to1.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux4to1' (8#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Mux4to1.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux2to1__parameterized0' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Mux2to1.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux2to1__parameterized0' (8#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Mux2to1.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux2to1__parameterized1' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Mux2to1.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux2to1__parameterized1' (8#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Mux2to1.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/ALU.v:49]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-638] synthesizing module 'EXMEM_Stage' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/EXMEM_Stage.v:23]
INFO: [Synth 8-256] done synthesizing module 'EXMEM_Stage' (10#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/EXMEM_Stage.v:23]
INFO: [Synth 8-638] synthesizing module 'Mem_Control' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Mem_Control.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mem_Control' (11#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Mem_Control.v:23]
INFO: [Synth 8-638] synthesizing module 'MEMWB_Stage' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/MEMWB_Stage.v:23]
INFO: [Synth 8-256] done synthesizing module 'MEMWB_Stage' (12#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/MEMWB_Stage.v:23]
INFO: [Synth 8-638] synthesizing module 'Forwarding' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Forwarding.v:23]
INFO: [Synth 8-256] done synthesizing module 'Forwarding' (13#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Forwarding.v:23]
INFO: [Synth 8-638] synthesizing module 'Branch_Control' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Branch_Control.v:24]
INFO: [Synth 8-226] default block is never used [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Branch_Control.v:54]
INFO: [Synth 8-226] default block is never used [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Branch_Control.v:68]
INFO: [Synth 8-256] done synthesizing module 'Branch_Control' (14#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Branch_Control.v:24]
INFO: [Synth 8-638] synthesizing module 'Hazard' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Hazard.v:23]
INFO: [Synth 8-256] done synthesizing module 'Hazard' (15#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Hazard.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPU' (16#1) [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[31]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[30]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[29]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[28]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[27]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[26]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[25]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[24]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[23]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[22]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[21]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[20]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[19]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[18]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[17]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[16]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[15]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[14]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[13]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[12]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[11]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[10]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[9]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[8]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[7]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[6]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[5]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[4]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[3]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[2]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[1]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[0]
WARNING: [Synth 8-3331] design ALU has unconnected port clock
WARNING: [Synth 8-3331] design IFID_Stage has unconnected port IF_Flush
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 320.641 ; gain = 110.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 320.641 ; gain = 110.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 320.641 ; gain = 110.953
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5587] ROM size for "WriteReg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "WriteMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ReadMem" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Is_Jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AluSrcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ImmSigned" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "Byte" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "RF_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/ALU.v:49]
INFO: [Synth 8-5546] ROM "IsBranch0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'MemOrAlu_reg' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Control.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'AluSrcA_reg' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Control.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'AluSrcB_reg' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Control.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'RegDes_reg' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Control.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'ImmSigned_reg' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Control.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Byte_reg' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Control.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'Half_reg' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Control.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'Is_Overflow_reg' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/ALU.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_Result_reg' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/ALU.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_hi_reg' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/ALU.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_lo_reg' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/ALU.v:80]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 384.789 ; gain = 175.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 48    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 6     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	  24 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
	  20 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 37    
	  17 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Mux2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IFID_Stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  27 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 5     
	  24 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
	  20 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module Register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module IDEX_Stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 11    
Module Mux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Mux2to1__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Mux2to1__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 5     
Module EXMEM_Stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module Mem_Control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MEMWB_Stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module Forwarding 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
Module Branch_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module Hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'IDEX/EX_rt_reg[4:0]' into 'IDEX/EX_ReadAddr2_reg[4:0]' [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/IDEX_Stage.v:88]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[31]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[30]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[29]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[28]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[27]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[26]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[25]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[24]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[23]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[22]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[21]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[20]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[19]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[18]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[17]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[16]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[15]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[14]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[13]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[12]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[11]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[10]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[9]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[8]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[7]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[6]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[5]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[4]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[3]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[2]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[1]
WARNING: [Synth 8-3331] design Mem_Control has unconnected port Address[0]
WARNING: [Synth 8-3331] design ALU has unconnected port clock
INFO: [Synth 8-3886] merging instance 'EXMEM/M_weHI_reg' (FDR) to 'EXMEM/M_weLO_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/WB_weLO_reg' (FDR) to 'MEMWB/WB_weHI_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/M_weLO_reg )
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[6]' (FDR) to 'IDEX/EX_Shamt_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[7]' (FDR) to 'IDEX/EX_Shamt_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[8]' (FDR) to 'IDEX/EX_Shamt_reg[2]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[9]' (FDR) to 'IDEX/EX_Shamt_reg[3]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[10]' (FDR) to 'IDEX/EX_Shamt_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[11]' (FDR) to 'IDEX/EX_rd_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[12]' (FDR) to 'IDEX/EX_rd_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[13]' (FDR) to 'IDEX/EX_rd_reg[2]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[14]' (FDR) to 'IDEX/EX_rd_reg[3]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[15]' (FDR) to 'IDEX/EX_rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[16]' (FDR) to 'IDEX/EX_SignExtImm_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[17]' (FDR) to 'IDEX/EX_SignExtImm_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[18]' (FDR) to 'IDEX/EX_SignExtImm_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[19]' (FDR) to 'IDEX/EX_SignExtImm_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[20]' (FDR) to 'IDEX/EX_SignExtImm_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[21]' (FDR) to 'IDEX/EX_SignExtImm_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[22]' (FDR) to 'IDEX/EX_SignExtImm_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[23]' (FDR) to 'IDEX/EX_SignExtImm_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[24]' (FDR) to 'IDEX/EX_SignExtImm_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[25]' (FDR) to 'IDEX/EX_SignExtImm_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[26]' (FDR) to 'IDEX/EX_SignExtImm_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[27]' (FDR) to 'IDEX/EX_SignExtImm_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[28]' (FDR) to 'IDEX/EX_SignExtImm_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[29]' (FDR) to 'IDEX/EX_SignExtImm_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_SignExtImm_reg[30]' (FDR) to 'IDEX/EX_SignExtImm_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HI_LO/Q_reg[31] )
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[0]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[1]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[2]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[3]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[4]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[5]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[6]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[7]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[8]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[9]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[10]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[11]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[12]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[13]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[14]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[15]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[16]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[17]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[18]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[19]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[20]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[21]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[22]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[23]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[24]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[25]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[26]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[27]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[28]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[29]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[30]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_hi_reg[31]' (FDR) to 'IDEX/EX_lo_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[0]' (FDR) to 'IDEX/EX_lo_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[1]' (FDR) to 'IDEX/EX_lo_reg[2]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[2]' (FDR) to 'IDEX/EX_lo_reg[3]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[3]' (FDR) to 'IDEX/EX_lo_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[4]' (FDR) to 'IDEX/EX_lo_reg[5]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[5]' (FDR) to 'IDEX/EX_lo_reg[6]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[6]' (FDR) to 'IDEX/EX_lo_reg[7]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[7]' (FDR) to 'IDEX/EX_lo_reg[8]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[8]' (FDR) to 'IDEX/EX_lo_reg[9]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[9]' (FDR) to 'IDEX/EX_lo_reg[10]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[10]' (FDR) to 'IDEX/EX_lo_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[11]' (FDR) to 'IDEX/EX_lo_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[12]' (FDR) to 'IDEX/EX_lo_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[13]' (FDR) to 'IDEX/EX_lo_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[14]' (FDR) to 'IDEX/EX_lo_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[15]' (FDR) to 'IDEX/EX_lo_reg[16]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[16]' (FDR) to 'IDEX/EX_lo_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[17]' (FDR) to 'IDEX/EX_lo_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[18]' (FDR) to 'IDEX/EX_lo_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[19]' (FDR) to 'IDEX/EX_lo_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[20]' (FDR) to 'IDEX/EX_lo_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[21]' (FDR) to 'IDEX/EX_lo_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[22]' (FDR) to 'IDEX/EX_lo_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[23]' (FDR) to 'IDEX/EX_lo_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[24]' (FDR) to 'IDEX/EX_lo_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[25]' (FDR) to 'IDEX/EX_lo_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[26]' (FDR) to 'IDEX/EX_lo_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[27]' (FDR) to 'IDEX/EX_lo_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[28]' (FDR) to 'IDEX/EX_lo_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[29]' (FDR) to 'IDEX/EX_lo_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/EX_lo_reg[30]' (FDR) to 'IDEX/EX_lo_reg[31]'
WARNING: [Synth 8-3332] Sequential element (AluSrcA_reg) is unused and will be removed from module Control.
WARNING: [Synth 8-3332] Sequential element (Is_Overflow_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[63]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[62]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[61]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[60]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[59]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[58]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[57]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[56]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[55]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[54]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[53]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[52]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[51]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[50]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[49]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[48]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[47]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[46]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[45]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[44]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[43]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[42]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[41]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[40]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[39]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[38]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[37]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[36]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[35]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[34]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[33]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[32]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (HI_LO/Q_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXMEM/M_weLO_reg) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MEMWB/WB_weHI_reg) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IDEX/EX_lo_reg[31]) is unused and will be removed from module CPU.
INFO: [Synth 8-3886] merging instance 'ALU/ALU_hi_reg[0]' (LD) to 'ALU/ALU_hi_reg[31]'
INFO: [Synth 8-3886] merging instance 'ALU/ALU_lo_reg[0]' (LD) to 'ALU/ALU_lo_reg[31]'
INFO: [Synth 8-3886] merging instance 'ALU/ALU_hi_reg[1]' (LD) to 'ALU/ALU_hi_reg[31]'
INFO: [Synth 8-3886] merging instance 'ALU/ALU_lo_reg[1]' (LD) to 'ALU/ALU_lo_reg[31]'
INFO: [Synth 8-3886] merging instance 'ALU/ALU_hi_reg[2]' (LD) to 'ALU/ALU_hi_reg[31]'
INFO: [Synth 8-3886] merging instance 'ALU/ALU_lo_reg[2]' (LD) to 'ALU/ALU_lo_reg[31]'
INFO: [Synth 8-3886] merging instance 'ALU/ALU_hi_reg[3]' (LD) to 'ALU/ALU_hi_reg[31]'
INFO: [Synth 8-3886] merging instance 'ALU/ALU_lo_reg[3]' (LD) to 'ALU/ALU_lo_reg[31]'
INFO: [Synth 8-3886] merging instance 'ALU/ALU_hi_reg[4]' (LD) to 'ALU/ALU_hi_reg[31]'
INFO: [Synth 8-3886] merging instance 'ALU/ALU_lo_reg[4]' (LD) to 'ALU/ALU_lo_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ALU/\ALU_hi_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ALU/\ALU_lo_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/M_lo_reg[31] )
WARNING: [Synth 8-3332] Sequential element (ALU_hi_reg[31]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ALU_lo_reg[31]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (EXMEM/M_lo_reg[31]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 529.059 ; gain = 319.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Control     | ALUOp      | 64x5          | LUT            | 
|Control     | ALUOp      | 64x5          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 529.059 ; gain = 319.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 530.117 ; gain = 320.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 530.117 ; gain = 320.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 530.117 ; gain = 320.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 530.117 ; gain = 320.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 530.117 ; gain = 320.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 530.117 ; gain = 320.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 530.117 ; gain = 320.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    38|
|3     |LUT1   |    33|
|4     |LUT2   |    74|
|5     |LUT3   |   139|
|6     |LUT4   |    83|
|7     |LUT5   |   371|
|8     |LUT6   |  1394|
|9     |MUXF7  |   323|
|10    |MUXF8  |    32|
|11    |FDRE   |  1354|
|12    |FDSE   |    30|
|13    |LDC    |    38|
|14    |IBUF   |    66|
|15    |OBUF   |   103|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------------+------+
|      |Instance          |Module       |Cells |
+------+------------------+-------------+------+
|1     |top               |             |  4080|
|2     |  Controller      |Control      |     6|
|3     |  ALU             |ALU          |    32|
|4     |  ALUSrcB_Mux     |Mux2to1      |    43|
|5     |  DataOut_Mux     |Mux2to1_0    |    32|
|6     |  EXMEM           |EXMEM_Stage  |   388|
|7     |  FwdB_Mux        |Mux4to1      |    32|
|8     |  IDEX            |IDEX_Stage   |   577|
|9     |  IFID            |IFID_Stage   |   191|
|10    |  LS_Mux          |Mux2to1_1    |     9|
|11    |  MEMWB           |MEMWB_Stage  |   248|
|12    |  MemOrAlu_Mux    |Mux2to1_2    |    32|
|13    |  PCAdd4          |Add          |     9|
|14    |  PCSrcStd_Mux    |Mux2to1_3    |    32|
|15    |  Program_Counter |Register     |    69|
|16    |  RegisterFile    |RegisterFile |  2208|
+------+------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 530.117 ; gain = 320.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 150 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 530.117 ; gain = 320.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 530.117 ; gain = 320.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  LDC => LDCE: 38 instances

INFO: [Common 17-83] Releasing license: Synthesis
281 Infos, 150 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 580.879 ; gain = 371.191
INFO: [Common 17-1381] The checkpoint 'E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.runs/synth_1/CPU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 580.879 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 03 22:53:34 2017...
