This family contains instances encoding the MPEC problem of combinational circuits from the ISCAS '85 and EPFL benchmark suites.
For details, please refer to [Towards Formal Verification and Evaluation of Probabilistic Design](https://ieeexplore.ieee.org/document/8302961) by Lee and Jiang from 2018.
