<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p257" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_257{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_257{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_257{left:742px;bottom:1141px;letter-spacing:-0.14px;}
#t4_257{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t5_257{left:96px;bottom:1071px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t6_257{left:70px;bottom:1045px;}
#t7_257{left:96px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_257{left:96px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_257{left:96px;bottom:1007px;}
#ta_257{left:122px;bottom:1007px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tb_257{left:96px;bottom:982px;}
#tc_257{left:122px;bottom:982px;letter-spacing:-0.25px;word-spacing:-0.37px;}
#td_257{left:96px;bottom:958px;}
#te_257{left:122px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_257{left:122px;bottom:941px;letter-spacing:-0.15px;}
#tg_257{left:200px;bottom:939px;}
#th_257{left:215px;bottom:941px;letter-spacing:-0.16px;}
#ti_257{left:96px;bottom:918px;letter-spacing:-0.15px;word-spacing:0.45px;}
#tj_257{left:819px;bottom:925px;}
#tk_257{left:835px;bottom:918px;letter-spacing:-0.19px;}
#tl_257{left:96px;bottom:901px;letter-spacing:-0.16px;word-spacing:0.88px;}
#tm_257{left:96px;bottom:885px;letter-spacing:-0.16px;word-spacing:0.06px;}
#tn_257{left:70px;bottom:858px;}
#to_257{left:96px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tp_257{left:96px;bottom:845px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tq_257{left:96px;bottom:828px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tr_257{left:96px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_257{left:96px;bottom:788px;letter-spacing:-0.14px;}
#tt_257{left:164px;bottom:786px;}
#tu_257{left:179px;bottom:788px;letter-spacing:-0.15px;}
#tv_257{left:70px;bottom:762px;}
#tw_257{left:96px;bottom:765px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#tx_257{left:96px;bottom:749px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ty_257{left:96px;bottom:726px;letter-spacing:-0.16px;word-spacing:-0.87px;}
#tz_257{left:96px;bottom:709px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t10_257{left:96px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t11_257{left:96px;bottom:669px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_257{left:790px;bottom:667px;}
#t13_257{left:804px;bottom:669px;letter-spacing:-0.13px;}
#t14_257{left:96px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_257{left:70px;bottom:578px;letter-spacing:0.14px;}
#t16_257{left:151px;bottom:578px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t17_257{left:70px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_257{left:70px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t19_257{left:70px;bottom:521px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#t1a_257{left:70px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1b_257{left:70px;bottom:446px;letter-spacing:0.12px;}
#t1c_257{left:152px;bottom:446px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1d_257{left:70px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_257{left:411px;bottom:421px;}
#t1f_257{left:425px;bottom:423px;letter-spacing:-0.16px;}
#t1g_257{left:70px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#t1h_257{left:70px;bottom:383px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1i_257{left:70px;bottom:357px;}
#t1j_257{left:96px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1k_257{left:70px;bottom:334px;}
#t1l_257{left:96px;bottom:338px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1m_257{left:70px;bottom:311px;}
#t1n_257{left:96px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1o_257{left:70px;bottom:288px;}
#t1p_257{left:96px;bottom:292px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1q_257{left:70px;bottom:265px;}
#t1r_257{left:96px;bottom:269px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1s_257{left:70px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1t_257{left:70px;bottom:229px;letter-spacing:-0.13px;}
#t1u_257{left:110px;bottom:227px;}
#t1v_257{left:124px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1w_257{left:70px;bottom:206px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_257{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_257{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_257{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_257{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_257{font-size:18px;font-family:Symbol_3ef;color:#000;}
.s6_257{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_257{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_257{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts257" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Symbol_3ef;
	src: url("fonts/Symbol_3ef.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg257Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg257" style="-webkit-user-select: none;"><object width="935" height="1210" data="257/257.svg" type="image/svg+xml" id="pdf257" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_257" class="t s1_257">Vol. 3A </span><span id="t2_257" class="t s1_257">7-3 </span>
<span id="t3_257" class="t s2_257">USER INTERRUPTS </span>
<span id="t4_257" class="t s3_257">Bit 0 of this MSR corresponds to UISTACKADJUST[0], which controls how user-interrupt delivery updates the </span>
<span id="t5_257" class="t s3_257">stack pointer. WRMSR may set it to either 0 or 1. </span>
<span id="t6_257" class="t s4_257">• </span><span id="t7_257" class="t s3_257">IA32_UINTR_MISC MSR (MSR address 988H). This MSR is an interface to the UITTSZ and UINV values. The </span>
<span id="t8_257" class="t s3_257">MSR has the following format: </span>
<span id="t9_257" class="t s3_257">— </span><span id="ta_257" class="t s3_257">Bits 31:0 are UITTSZ. </span>
<span id="tb_257" class="t s3_257">— </span><span id="tc_257" class="t s3_257">Bits 39:32 are UINV. </span>
<span id="td_257" class="t s3_257">— </span><span id="te_257" class="t s3_257">Bits 63:40 are reserved. WRMSR causes a #GP if it would set any of those bits (if </span>
<span id="tf_257" class="t s3_257">EDX[31:8] </span><span id="tg_257" class="t s5_257">≠ </span><span id="th_257" class="t s3_257">000000H). </span>
<span id="ti_257" class="t s3_257">Because this MSR will share an 8-byte portion of the XSAVE area with UIF (see Section 13.5.11 of Intel </span>
<span id="tj_257" class="t s6_257">® </span>
<span id="tk_257" class="t s3_257">64 </span>
<span id="tl_257" class="t s3_257">and IA-32 Architectures Software Developer’s Manual, Volume 1), bit 63 of the MSR will never be used and </span>
<span id="tm_257" class="t s3_257">will always be reserved. </span>
<span id="tn_257" class="t s4_257">• </span><span id="to_257" class="t s3_257">IA32_UINTR_PD MSR (MSR address 989H). This MSR is an interface to the UPIDADDR address. This is a linear </span>
<span id="tp_257" class="t s3_257">address that must be canonical relative to the maximum linear-address width supported by the processor. </span>
<span id="tq_257" class="t s3_257">WRMSR to this MSR causes a #GP if its source operand does not meet this requirement. </span>
<span id="tr_257" class="t s3_257">Bits 5:0 of this MSR are reserved. WRMSR causes a #GP if it would set any of those bits (if </span>
<span id="ts_257" class="t s3_257">EAX[5:0] </span><span id="tt_257" class="t s5_257">≠ </span><span id="tu_257" class="t s3_257">000000b). </span>
<span id="tv_257" class="t s4_257">• </span><span id="tw_257" class="t s3_257">IA32_UINTR_TT MSR (MSR address 98AH). This MSR is an interface to the UITTADDR address (in addition, bit </span>
<span id="tx_257" class="t s3_257">0 enables SENDUIPI). </span>
<span id="ty_257" class="t s3_257">Bit 63:4 of this MSR holds the current value of UITTADDR. This a linear address that must be canonical relative </span>
<span id="tz_257" class="t s3_257">to the maximum linear-address width supported by the processor. WRMSR to this MSR causes a #GP if its </span>
<span id="t10_257" class="t s3_257">source operand does not meet this requirement. </span>
<span id="t11_257" class="t s3_257">Bits 3:1 of this MSR are reserved. WRMSR causes a #GP if it would set any of those bits (if EAX[3:1] </span><span id="t12_257" class="t s5_257">≠ </span><span id="t13_257" class="t s3_257">000b). </span>
<span id="t14_257" class="t s3_257">Bit 0 of this MSR determines whether the SENDUIPI instruction is enabled. WRMSR may set it to either 0 or 1. </span>
<span id="t15_257" class="t s7_257">7.4 </span><span id="t16_257" class="t s7_257">EVALUATION AND DELIVERY OF USER INTERRUPTS </span>
<span id="t17_257" class="t s3_257">A processor determines whether there is a user interrupt to deliver based on UIRR. Section 7.4.1 describes this </span>
<span id="t18_257" class="t s3_257">recognition of pending user interrupts. Once a logical processor has recognized a pending user interrupt, it will </span>
<span id="t19_257" class="t s3_257">deliver it on a subsequent instruction boundary by causing a control-flow change asynchronous to software execu- </span>
<span id="t1a_257" class="t s3_257">tion. Section 7.4.2 details this process of user-interrupt delivery. </span>
<span id="t1b_257" class="t s8_257">7.4.1 </span><span id="t1c_257" class="t s8_257">User-Interrupt Recognition </span>
<span id="t1d_257" class="t s3_257">There is a user interrupt pending whenever UIRR </span><span id="t1e_257" class="t s5_257">≠ </span><span id="t1f_257" class="t s3_257">0. </span>
<span id="t1g_257" class="t s3_257">Any instruction or operation that modifies UIRR updates the logical processor’s recognition of a pending user inter- </span>
<span id="t1h_257" class="t s3_257">rupt. The following instructions and operations may do this: </span>
<span id="t1i_257" class="t s4_257">• </span><span id="t1j_257" class="t s3_257">WRMSR to the IA32_UINTR_RR MSR (Section 7.3). </span>
<span id="t1k_257" class="t s4_257">• </span><span id="t1l_257" class="t s3_257">XRSTORS of the user-interrupt state component. </span>
<span id="t1m_257" class="t s4_257">• </span><span id="t1n_257" class="t s3_257">User-interrupt delivery (Section 7.4.2). </span>
<span id="t1o_257" class="t s4_257">• </span><span id="t1p_257" class="t s3_257">User-interrupt notification processing (Section 7.5.2). </span>
<span id="t1q_257" class="t s4_257">• </span><span id="t1r_257" class="t s3_257">VMX transitions that load the IA32_UINTR_RR MSR. </span>
<span id="t1s_257" class="t s3_257">Each of these instructions or operations results in recognition of a pending user interrupt if it completes with </span>
<span id="t1t_257" class="t s3_257">UIRR </span><span id="t1u_257" class="t s5_257">≠ </span><span id="t1v_257" class="t s3_257">0; if it completes with UIRR = 0, no pending user interrupt is recognized. </span>
<span id="t1w_257" class="t s3_257">Once recognized, a pending user interrupt may be delivered to software; see Section 7.4.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
