$date
	Thu Oct 24 17:43:39 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module div_tb $end
$var wire 8 ! r [7:0] $end
$var wire 8 " q [7:0] $end
$var wire 1 # done $end
$var reg 8 $ D [7:0] $end
$var reg 1 % clk $end
$var reg 8 & d [7:0] $end
$var reg 1 ' rst $end
$var reg 1 ( start $end
$scope module mult0 $end
$var wire 8 ) D [7:0] $end
$var wire 1 % clk $end
$var wire 8 * d [7:0] $end
$var wire 1 ' rst $end
$var wire 1 ( start $end
$var reg 16 + D_reg [15:0] $end
$var reg 4 , counter [3:0] $end
$var reg 8 - d_reg [7:0] $end
$var reg 1 # done $end
$var reg 8 . q [7:0] $end
$var reg 1 / q_in $end
$var reg 8 0 r [7:0] $end
$var reg 8 1 sub [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 1
bx 0
1/
bx .
b0 -
b0 ,
b0 +
b10 *
b101 )
0(
1'
b10 &
1%
b101 $
0#
bx "
bx !
$end
#10000
0%
#20000
1%
#21000
0'
#30000
0%
#40000
b1 ,
b1 +
1%
#41000
1(
#50000
0%
#60000
0/
b101 +
b10 -
b0 ,
1%
#61000
0(
#70000
0%
#80000
b1 ,
b1010 +
1%
#90000
0%
#100000
b10100 +
b10 ,
1%
#110000
0%
#120000
b11 ,
b101000 +
1%
#130000
0%
#140000
b1010000 +
b100 ,
1%
#150000
0%
#160000
b1 1
b101 ,
b10100000 +
1%
#170000
0%
#180000
b0 1
1/
b101000000 +
b110 ,
1%
#190000
0%
#200000
b1 1
0/
b111 ,
b10000001 +
1%
#210000
0%
#220000
b0 1
1/
b100000010 +
b1000 ,
1%
#230000
0%
#240000
b1 !
b1 0
b10 "
b10 .
1#
1%
#250000
0%
#260000
1%
