{"vcs1":{"timestamp_begin":1759222363.800624510, "rt":1.44, "ut":0.33, "st":0.15}}
{"vcselab":{"timestamp_begin":1759222365.300931272, "rt":0.53, "ut":0.17, "st":0.06}}
{"link":{"timestamp_begin":1759222365.878254052, "rt":0.19, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759222363.497795683}
{"VCS_COMP_START_TIME": 1759222363.497795683}
{"VCS_COMP_END_TIME": 1759222366.811355740}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 370836}}
{"vcselab": {"peak_mem": 229972}}
