Analysis & Synthesis report for VGA
Fri May 10 06:51:11 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: vgaController:vgaCont
 10. Port Connectivity Checks: "videoGen:videoGen|detector_pos_matrix:detector_pos_matrix_inst"
 11. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_punt"
 12. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_blanck"
 13. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_com"
 14. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_Z"
 15. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_Y"
 16. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_X"
 17. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_W"
 18. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_V"
 19. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_U"
 20. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_T"
 21. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_S"
 22. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_R"
 23. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_Q"
 24. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_P"
 25. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_O"
 26. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_N"
 27. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_M"
 28. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_L"
 29. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_K"
 30. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_J"
 31. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_I"
 32. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_H"
 33. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_G"
 34. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_F"
 35. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_E"
 36. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_D"
 37. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_C"
 38. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_B"
 39. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectZ5"
 40. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectZ4"
 41. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectZ3"
 42. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectZ2"
 43. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectZ1"
 44. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectY4"
 45. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectY3"
 46. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectY2"
 47. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectY1"
 48. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectX5"
 49. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectX4"
 50. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectX3"
 51. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectX2"
 52. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectX1"
 53. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectW4"
 54. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectW3"
 55. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectW2"
 56. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectW1"
 57. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectV3"
 58. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectV2"
 59. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectV1"
 60. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectU3"
 61. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectU2"
 62. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectU1"
 63. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectT2"
 64. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectT1"
 65. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectS5"
 66. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectS4"
 67. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectS3"
 68. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectS2"
 69. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectS1"
 70. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectR6"
 71. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectR5"
 72. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectR4"
 73. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectR3"
 74. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectR2"
 75. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectR1"
 76. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectQ4"
 77. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectQ3"
 78. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectQ2"
 79. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectQ1"
 80. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectP4"
 81. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectP3"
 82. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectP2"
 83. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectP1"
 84. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectO4"
 85. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectO3"
 86. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectO2"
 87. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectO1"
 88. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectN5"
 89. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectN4"
 90. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectN3"
 91. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectN2"
 92. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectN1"
 93. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectM5"
 94. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectM4"
 95. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectM3"
 96. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectM2"
 97. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectM1"
 98. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectL2"
 99. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectL1"
100. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectK6"
101. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectK5"
102. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectK4"
103. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectK3"
104. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectK2"
105. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectK1"
106. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectJ3"
107. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectJ2"
108. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectJ1"
109. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectI3"
110. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectI2"
111. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectI1"
112. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectH3"
113. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectH2"
114. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectH1"
115. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectG5"
116. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectG4"
117. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectG3"
118. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectG2"
119. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectG1"
120. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectF3"
121. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectF2"
122. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectF1"
123. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectE4"
124. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectE3"
125. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectE2"
126. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectE1"
127. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectD4"
128. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectD3"
129. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectD2"
130. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectD1"
131. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectC3"
132. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectC2"
133. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectC1"
134. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectB5"
135. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectB4"
136. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectB3"
137. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectB2"
138. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectB1"
139. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectA4"
140. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectA3"
141. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectA2"
142. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectA1"
143. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectpunt2"
144. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectpunt1"
145. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectcom"
146. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectblanck"
147. Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A"
148. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectBG2"
149. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectBG1"
150. Post-Synthesis Netlist Statistics for Top Partition
151. Elapsed Time Per Partition
152. Analysis & Synthesis Messages
153. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 10 06:51:11 2024          ;
; Quartus Prime Version           ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                   ; VGA                                            ;
; Top-level Entity Name           ; vga                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 21                                             ;
; Total pins                      ; 65                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga                ; VGA                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                       ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------+---------+
; vgaController.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/camf/Downloads/VGA/vgaController.sv       ;         ;
; vga.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/camf/Downloads/VGA/vga.sv                 ;         ;
; videoGen.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/camf/Downloads/VGA/videoGen.sv            ;         ;
; rectgen.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/camf/Downloads/VGA/rectgen.sv             ;         ;
; set_icon.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/camf/Downloads/VGA/set_icon.sv            ;         ;
; divisor_clk.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/camf/Downloads/VGA/divisor_clk.sv         ;         ;
; pll.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/camf/Downloads/VGA/pll.sv                 ;         ;
; detector_pos_matrix.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/camf/Downloads/VGA/detector_pos_matrix.sv ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimate of Logic utilization (ALMs needed) ; 144                        ;
;                                             ;                            ;
; Combinational ALUT usage for logic          ; 219                        ;
;     -- 7 input functions                    ; 0                          ;
;     -- 6 input functions                    ; 69                         ;
;     -- 5 input functions                    ; 63                         ;
;     -- 4 input functions                    ; 34                         ;
;     -- <=3 input functions                  ; 53                         ;
;                                             ;                            ;
; Dedicated logic registers                   ; 21                         ;
;                                             ;                            ;
; I/O pins                                    ; 65                         ;
;                                             ;                            ;
; Total DSP Blocks                            ; 0                          ;
;                                             ;                            ;
; Maximum fan-out node                        ; vgaController:vgaCont|x[5] ;
; Maximum fan-out                             ; 56                         ;
; Total fan-out                               ; 1140                       ;
; Average fan-out                             ; 3.08                       ;
+---------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                    ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------+---------------+--------------+
; Compilation Hierarchy Node    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                            ; Entity Name   ; Library Name ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------+---------------+--------------+
; |vga                          ; 219 (0)             ; 21 (0)                    ; 0                 ; 0          ; 65   ; 0            ; |vga                                                           ; vga           ; work         ;
;    |pll:vgapll|               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|pll:vgapll                                                ; pll           ; work         ;
;    |vgaController:vgaCont|    ; 30 (30)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |vga|vgaController:vgaCont                                     ; vgaController ; work         ;
;    |videoGen:videoGen|        ; 188 (49)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen                                         ; videoGen      ; work         ;
;       |set_icon:icon_A|       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_A                         ; set_icon      ; work         ;
;       |set_icon:icon_B|       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_B                         ; set_icon      ; work         ;
;       |set_icon:icon_C|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_C                         ; set_icon      ; work         ;
;       |set_icon:icon_E|       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_E                         ; set_icon      ; work         ;
;       |set_icon:icon_F|       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_F                         ; set_icon      ; work         ;
;       |set_icon:icon_G|       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_G                         ; set_icon      ; work         ;
;       |set_icon:icon_H|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_H                         ; set_icon      ; work         ;
;       |set_icon:icon_K|       ; 11 (9)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_K                         ; set_icon      ; work         ;
;          |rectgen:rectK1|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_K|rectgen:rectK1          ; rectgen       ; work         ;
;       |set_icon:icon_M|       ; 10 (8)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_M                         ; set_icon      ; work         ;
;          |rectgen:rectM1|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_M|rectgen:rectM1          ; rectgen       ; work         ;
;          |rectgen:rectM2|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_M|rectgen:rectM2          ; rectgen       ; work         ;
;       |set_icon:icon_N|       ; 8 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_N                         ; set_icon      ; work         ;
;          |rectgen:rectN4|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_N|rectgen:rectN4          ; rectgen       ; work         ;
;       |set_icon:icon_O|       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_O                         ; set_icon      ; work         ;
;       |set_icon:icon_P|       ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_P                         ; set_icon      ; work         ;
;       |set_icon:icon_Q|       ; 5 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_Q                         ; set_icon      ; work         ;
;          |rectgen:rectQ1|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_Q|rectgen:rectQ1          ; rectgen       ; work         ;
;          |rectgen:rectQ2|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_Q|rectgen:rectQ2          ; rectgen       ; work         ;
;       |set_icon:icon_R|       ; 6 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_R                         ; set_icon      ; work         ;
;          |rectgen:rectR1|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_R|rectgen:rectR1          ; rectgen       ; work         ;
;       |set_icon:icon_S|       ; 8 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_S                         ; set_icon      ; work         ;
;          |rectgen:rectS1|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_S|rectgen:rectS1          ; rectgen       ; work         ;
;          |rectgen:rectS2|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_S|rectgen:rectS2          ; rectgen       ; work         ;
;          |rectgen:rectS4|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_S|rectgen:rectS4          ; rectgen       ; work         ;
;       |set_icon:icon_T|       ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_T                         ; set_icon      ; work         ;
;          |rectgen:rectT1|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_T|rectgen:rectT1          ; rectgen       ; work         ;
;       |set_icon:icon_U|       ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_U                         ; set_icon      ; work         ;
;          |rectgen:rectU2|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_U|rectgen:rectU2          ; rectgen       ; work         ;
;       |set_icon:icon_V|       ; 5 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_V                         ; set_icon      ; work         ;
;          |rectgen:rectV1|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_V|rectgen:rectV1          ; rectgen       ; work         ;
;          |rectgen:rectV3|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_V|rectgen:rectV3          ; rectgen       ; work         ;
;       |set_icon:icon_W|       ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_W                         ; set_icon      ; work         ;
;          |rectgen:rectW1|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_W|rectgen:rectW1          ; rectgen       ; work         ;
;          |rectgen:rectW2|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_W|rectgen:rectW2          ; rectgen       ; work         ;
;       |set_icon:icon_X|       ; 9 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_X                         ; set_icon      ; work         ;
;          |rectgen:rectX1|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_X|rectgen:rectX1          ; rectgen       ; work         ;
;          |rectgen:rectX3|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_X|rectgen:rectX3          ; rectgen       ; work         ;
;       |set_icon:icon_Y|       ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_Y                         ; set_icon      ; work         ;
;          |rectgen:rectY1|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_Y|rectgen:rectY1          ; rectgen       ; work         ;
;          |rectgen:rectY2|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_Y|rectgen:rectY2          ; rectgen       ; work         ;
;          |rectgen:rectY3|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_Y|rectgen:rectY3          ; rectgen       ; work         ;
;          |rectgen:rectY4|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_Y|rectgen:rectY4          ; rectgen       ; work         ;
;       |set_icon:icon_Z|       ; 25 (1)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_Z                         ; set_icon      ; work         ;
;          |rectgen:rectZ1|     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_Z|rectgen:rectZ1          ; rectgen       ; work         ;
;          |rectgen:rectZ2|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_Z|rectgen:rectZ2          ; rectgen       ; work         ;
;          |rectgen:rectZ3|     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_Z|rectgen:rectZ3          ; rectgen       ; work         ;
;          |rectgen:rectZ4|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_Z|rectgen:rectZ4          ; rectgen       ; work         ;
;          |rectgen:rectZ5|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_Z|rectgen:rectZ5          ; rectgen       ; work         ;
;       |set_icon:icon_blanck|  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_blanck                    ; set_icon      ; work         ;
;          |rectgen:rectblanck| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|set_icon:icon_blanck|rectgen:rectblanck ; rectgen       ; work         ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 21    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vgaCont ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                      ;
; HFP            ; 0000010000 ; Unsigned Binary                      ;
; HSYN           ; 0001100000 ; Unsigned Binary                      ;
; HBP            ; 0000110000 ; Unsigned Binary                      ;
; HMAX           ; 1100100000 ; Unsigned Binary                      ;
; VBP            ; 0000100001 ; Unsigned Binary                      ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                      ;
; VFP            ; 0000001010 ; Unsigned Binary                      ;
; VSYN           ; 0000000010 ; Unsigned Binary                      ;
; VMAX           ; 1000001101 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|detector_pos_matrix:detector_pos_matrix_inst"                                                                         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; x_matrix_aux ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "x_matrix_aux[4..1]" have no fanouts ;
; x_matrix_aux ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; y_matrix_aux ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "y_matrix_aux[4..1]" have no fanouts ;
; y_matrix_aux ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_punt"                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[4..2]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[1..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[4..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_blanck"                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[4..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_com"                                                                                                                                                        ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[4..3]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[1..0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[2]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[4..3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_Z"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[4..3]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[2]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[1]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[0]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[4..3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_Y"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[4..3]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[2..1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[0]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[4..3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_X"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[4..3]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[2..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[4..3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_W"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[2..0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[4]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[3]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[2..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_V"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[2..1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[4]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[3]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[0]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[2..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_U"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[4]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[3]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[2]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[1]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[0]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_T"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[1..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[4]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[3]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[2]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_S"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[1..0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[3..2]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[4]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_R"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[3..2]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[4]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[1]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[0]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_Q"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[3..1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[4]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[0]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_P"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[3..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[4]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_O"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[3..0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[4]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[3..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_N"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[3..1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[4]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[0]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[3..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_M"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[3..2]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[4]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[1]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[0]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_L"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[3..2]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[1..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[4]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_K"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[1..0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[4]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[3]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[2]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_J"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[4]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[3]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[2]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[1]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[0]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_I"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[2..1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[4]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[3]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[0]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_H"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[2..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[4]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[3]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_G"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[2..0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[4..3]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[2..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_F"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[2..1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[4..3]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[0]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[2..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_E"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[4..3]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[2]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[1]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[0]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_D"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[4..3]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[1..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[2]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_C"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[1..0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[4..2]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[4..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_B"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[4..2]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[1]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sel[0]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[4..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectZ5"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectZ4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectZ3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectZ2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectZ1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectY4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectY3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectY2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectY1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectX5"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectX4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectX3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectX2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectX1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectW4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectW3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectW2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectW1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectV3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectV2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectV1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectU3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectU2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectU1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectT2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectT1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectS5"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectS4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectS3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectS2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectS1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectR6"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectR5"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectR4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectR3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectR2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectR1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectQ4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectQ3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectQ2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectQ1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectP4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectP3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectP2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectP1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectO4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectO3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectO2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectO1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectN5"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectN4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectN3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectN2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectN1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectM5"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectM4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectM3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectM2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectM1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectL2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectL1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectK6"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectK5"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectK4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectK3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectK2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectK1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectJ3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectJ2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectJ1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectI3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectI2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectI1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectH3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectH2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectH1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectG5"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectG4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectG3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectG2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectG1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectF3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectF2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectF1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectE4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectE3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectE2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectE1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectD4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectD3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectD2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectD1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectC3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectC2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectC1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectB5"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectB4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectB3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectB2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectB1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectA4"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectA3"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectA2"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectA1"                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectpunt2"                                                                                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; inrect ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectpunt1"                                                                                                                                ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectcom"                                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A|rectgen:rectblanck"                                                                                                                               ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|set_icon:icon_A"                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[4..1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sel[0]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_matrix[4..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_matrix[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; y_matrix       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_matrix[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; visible        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectBG2"                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; left[5..4]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; left[8..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; left[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; left[9]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; right[6..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; right[9]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; right[8]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; right[7]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; top         ; Input  ; Info     ; Stuck at GND                                                                        ;
; bot[8..5]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bot[4..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; bot[9]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; inrect      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectBG1"                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; left        ; Input  ; Info     ; Stuck at GND                                                                        ;
; right[9..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; right[3..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; right[6]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; right[5]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; right[4]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; top         ; Input  ; Info     ; Stuck at GND                                                                        ;
; bot[8..5]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bot[4..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; bot[9]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; inrect      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 21                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 10                          ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 221                         ;
;     arith             ; 20                          ;
;         1 data inputs ; 20                          ;
;     normal            ; 201                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 34                          ;
;         5 data inputs ; 63                          ;
;         6 data inputs ; 69                          ;
; boundary_port         ; 65                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 4.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Fri May 10 06:50:56 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/camf/Downloads/VGA/vgaController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/camf/Downloads/VGA/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: C:/Users/camf/Downloads/VGA/videoGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rectgen.sv
    Info (12023): Found entity 1: rectgen File: C:/Users/camf/Downloads/VGA/rectgen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file set_icon.sv
    Info (12023): Found entity 1: set_icon File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divisor_clk.sv
    Info (12023): Found entity 1: divisor_clk File: C:/Users/camf/Downloads/VGA/divisor_clk.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/camf/Downloads/VGA/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file detector_pos_matrix.sv
    Info (12023): Found entity 1: detector_pos_matrix File: C:/Users/camf/Downloads/VGA/detector_pos_matrix.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at videoGen.sv(70): created implicit net for "x_matrix_aux" File: C:/Users/camf/Downloads/VGA/videoGen.sv Line: 70
Warning (10236): Verilog HDL Implicit Net warning at videoGen.sv(70): created implicit net for "y_matrix_aux" File: C:/Users/camf/Downloads/VGA/videoGen.sv Line: 70
Warning (10236): Verilog HDL Implicit Net warning at set_icon.sv(141): created implicit net for "S_5" File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Info (12127): Elaborating entity "vga" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at vga.sv(20): truncated value with size 32 to match size of target (4) File: C:/Users/camf/Downloads/VGA/vga.sv Line: 20
Warning (10230): Verilog HDL assignment warning at vga.sv(25): truncated value with size 32 to match size of target (4) File: C:/Users/camf/Downloads/VGA/vga.sv Line: 25
Warning (10230): Verilog HDL assignment warning at vga.sv(30): truncated value with size 32 to match size of target (4) File: C:/Users/camf/Downloads/VGA/vga.sv Line: 30
Warning (10230): Verilog HDL assignment warning at vga.sv(35): truncated value with size 32 to match size of target (4) File: C:/Users/camf/Downloads/VGA/vga.sv Line: 35
Warning (10034): Output port "seg1Minas" at vga.sv(3) has no driver File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
Warning (10034): Output port "seg2Minas" at vga.sv(3) has no driver File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
Warning (10034): Output port "seg1Flag" at vga.sv(3) has no driver File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
Warning (10034): Output port "seg2Flag" at vga.sv(3) has no driver File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
Info (12128): Elaborating entity "divisor_clk" for hierarchy "divisor_clk:divisor_clk_inst" File: C:/Users/camf/Downloads/VGA/vga.sv Line: 13
Info (12128): Elaborating entity "pll" for hierarchy "pll:vgapll" File: C:/Users/camf/Downloads/VGA/vga.sv Line: 63
Info (12128): Elaborating entity "vgaController" for hierarchy "vgaController:vgaCont" File: C:/Users/camf/Downloads/VGA/vga.sv Line: 67
Info (12128): Elaborating entity "videoGen" for hierarchy "videoGen:videoGen" File: C:/Users/camf/Downloads/VGA/vga.sv Line: 71
Info (12128): Elaborating entity "rectgen" for hierarchy "videoGen:videoGen|rectgen:rectBG1" File: C:/Users/camf/Downloads/VGA/videoGen.sv Line: 9
Info (12128): Elaborating entity "set_icon" for hierarchy "videoGen:videoGen|set_icon:icon_A" File: C:/Users/camf/Downloads/VGA/videoGen.sv Line: 40
Warning (10230): Verilog HDL assignment warning at set_icon.sv(35): truncated value with size 32 to match size of target (10) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 35
Warning (10230): Verilog HDL assignment warning at set_icon.sv(36): truncated value with size 32 to match size of target (10) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 36
Warning (10230): Verilog HDL assignment warning at set_icon.sv(178): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 178
Warning (10230): Verilog HDL assignment warning at set_icon.sv(179): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 179
Warning (10230): Verilog HDL assignment warning at set_icon.sv(180): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 180
Warning (10230): Verilog HDL assignment warning at set_icon.sv(181): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 181
Warning (10230): Verilog HDL assignment warning at set_icon.sv(182): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 182
Warning (10230): Verilog HDL assignment warning at set_icon.sv(183): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 183
Warning (10230): Verilog HDL assignment warning at set_icon.sv(184): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 184
Warning (10230): Verilog HDL assignment warning at set_icon.sv(185): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 185
Warning (10230): Verilog HDL assignment warning at set_icon.sv(186): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 186
Warning (10230): Verilog HDL assignment warning at set_icon.sv(187): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 187
Warning (10230): Verilog HDL assignment warning at set_icon.sv(188): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 188
Warning (10230): Verilog HDL assignment warning at set_icon.sv(189): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 189
Warning (10230): Verilog HDL assignment warning at set_icon.sv(190): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 190
Warning (10230): Verilog HDL assignment warning at set_icon.sv(191): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 191
Warning (10230): Verilog HDL assignment warning at set_icon.sv(192): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 192
Warning (10230): Verilog HDL assignment warning at set_icon.sv(193): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 193
Warning (10230): Verilog HDL assignment warning at set_icon.sv(194): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 194
Warning (10230): Verilog HDL assignment warning at set_icon.sv(195): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 195
Warning (10230): Verilog HDL assignment warning at set_icon.sv(196): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 196
Warning (10230): Verilog HDL assignment warning at set_icon.sv(197): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 197
Warning (10230): Verilog HDL assignment warning at set_icon.sv(198): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 198
Warning (10230): Verilog HDL assignment warning at set_icon.sv(199): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 199
Warning (10230): Verilog HDL assignment warning at set_icon.sv(200): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 200
Warning (10230): Verilog HDL assignment warning at set_icon.sv(201): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 201
Warning (10230): Verilog HDL assignment warning at set_icon.sv(202): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 202
Warning (10230): Verilog HDL assignment warning at set_icon.sv(203): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 203
Warning (10230): Verilog HDL assignment warning at set_icon.sv(204): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 204
Warning (10230): Verilog HDL assignment warning at set_icon.sv(205): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 205
Warning (10230): Verilog HDL assignment warning at set_icon.sv(206): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 206
Warning (10230): Verilog HDL assignment warning at set_icon.sv(208): truncated value with size 32 to match size of target (1) File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 208
Info (12128): Elaborating entity "detector_pos_matrix" for hierarchy "videoGen:videoGen|detector_pos_matrix:detector_pos_matrix_inst" File: C:/Users/camf/Downloads/VGA/videoGen.sv Line: 70
Warning (10230): Verilog HDL assignment warning at detector_pos_matrix.sv(4): truncated value with size 32 to match size of target (5) File: C:/Users/camf/Downloads/VGA/detector_pos_matrix.sv Line: 4
Warning (10230): Verilog HDL assignment warning at detector_pos_matrix.sv(5): truncated value with size 32 to match size of target (5) File: C:/Users/camf/Downloads/VGA/detector_pos_matrix.sv Line: 5
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 174
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 173
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 172
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 171
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectZ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 170
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 168
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 167
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 166
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectY1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 165
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 163
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 162
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 161
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 160
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectX1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 159
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 157
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 156
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 155
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectW1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 154
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 152
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 151
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectV1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 150
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 148
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 147
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectU1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 146
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 144
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectT1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 143
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 141
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 140
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 139
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 138
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectS1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 137
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 135
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 134
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 133
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 132
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 131
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectR1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 130
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 128
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 127
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 126
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectQ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 125
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 123
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 122
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 121
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectP1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 120
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 118
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 117
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 116
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectO1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 115
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 113
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 112
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 111
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 110
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectN1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 109
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 107
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 106
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 105
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 104
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectM1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 103
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 101
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectL1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 100
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK6" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 98
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 97
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 96
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 95
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 94
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectK1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 93
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 91
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 90
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectJ1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 89
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 87
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 86
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectI1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 85
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 83
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 82
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectH1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 81
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 79
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 78
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 77
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 76
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectG1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 75
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 73
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 72
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectF1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 71
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 69
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 68
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 67
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectE1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 66
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 64
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 63
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 62
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectD1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 61
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 58
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 57
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectC1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 56
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB5" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 54
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 53
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 52
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 51
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectB1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 50
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA4" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 48
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA3" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 47
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 46
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectA1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 45
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt2" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 43
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectpunt1" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 42
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectcom" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 40
Warning (12020): Port "ordered port 2" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 3" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "rectblanck" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/camf/Downloads/VGA/set_icon.sv Line: 38
Warning (12241): 138 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg1Minas[0]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg1Minas[1]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg1Minas[2]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg1Minas[3]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg1Minas[4]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg1Minas[5]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg1Minas[6]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg2Minas[0]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg2Minas[1]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg2Minas[2]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg2Minas[3]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg2Minas[4]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg2Minas[5]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg2Minas[6]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg1Flag[0]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg1Flag[1]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg1Flag[2]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg1Flag[3]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg1Flag[4]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg1Flag[5]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg1Flag[6]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg2Flag[0]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg2Flag[1]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg2Flag[2]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg2Flag[3]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg2Flag[4]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg2Flag[5]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "seg2Flag[6]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
    Warning (13410): Pin "r[0]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
    Warning (13410): Pin "r[1]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
    Warning (13410): Pin "r[2]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
    Warning (13410): Pin "r[3]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
    Warning (13410): Pin "r[4]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
    Warning (13410): Pin "r[5]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
    Warning (13410): Pin "r[6]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
    Warning (13410): Pin "r[7]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
    Warning (13410): Pin "b[0]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
    Warning (13410): Pin "b[1]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
    Warning (13410): Pin "b[2]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
    Warning (13410): Pin "b[3]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
    Warning (13410): Pin "b[4]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
    Warning (13410): Pin "b[5]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
    Warning (13410): Pin "b[6]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
    Warning (13410): Pin "b[7]" is stuck at GND File: C:/Users/camf/Downloads/VGA/vga.sv Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/camf/Downloads/VGA/output_files/VGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "arriba" File: C:/Users/camf/Downloads/VGA/vga.sv Line: 2
    Warning (15610): No output dependent on input pin "abajo" File: C:/Users/camf/Downloads/VGA/vga.sv Line: 2
    Warning (15610): No output dependent on input pin "izquierda" File: C:/Users/camf/Downloads/VGA/vga.sv Line: 2
    Warning (15610): No output dependent on input pin "derecha" File: C:/Users/camf/Downloads/VGA/vga.sv Line: 2
    Warning (15610): No output dependent on input pin "mostrar" File: C:/Users/camf/Downloads/VGA/vga.sv Line: 2
    Warning (15610): No output dependent on input pin "mostrar_flag" File: C:/Users/camf/Downloads/VGA/vga.sv Line: 2
    Warning (15610): No output dependent on input pin "rst" File: C:/Users/camf/Downloads/VGA/vga.sv Line: 3
Info (21057): Implemented 304 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 57 output pins
    Info (21061): Implemented 239 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12196 warnings
    Info: Peak virtual memory: 5120 megabytes
    Info: Processing ended: Fri May 10 06:51:11 2024
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/camf/Downloads/VGA/output_files/VGA.map.smsg.


