

================================================================
== Vivado HLS Report for 'fir_filter_b'
================================================================
* Date:           Tue Dec 22 13:01:23 2020

* Version:        2019.1.2 (Build 2614775 on Fri Aug 09 16:45:44 MDT 2019)
* Project:        up_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.401|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %x, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str97, i32 0, i32 0, [1 x i8]* @p_str98, [1 x i8]* @p_str99, [1 x i8]* @p_str100, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str101, [11 x i8]* @ScalarProp_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (3.40ns)   --->   "%data = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %x) nounwind" [../sources/up_conv.cpp:70]   --->   Operation 3 'read' 'data' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../sources/up_conv.cpp:62]   --->   Operation 4 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%shift_reg_59_load = load i32* @shift_reg_59, align 4" [../sources/up_conv.cpp:72]   --->   Operation 5 'load' 'shift_reg_59_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "store i32 %shift_reg_59_load, i32* @shift_reg_60, align 16" [../sources/up_conv.cpp:72]   --->   Operation 6 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shift_reg_58_load = load i32* @shift_reg_58, align 8" [../sources/up_conv.cpp:72]   --->   Operation 7 'load' 'shift_reg_58_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "store i32 %shift_reg_58_load, i32* @shift_reg_59, align 4" [../sources/up_conv.cpp:72]   --->   Operation 8 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%shift_reg_57_load = load i32* @shift_reg_57, align 4" [../sources/up_conv.cpp:72]   --->   Operation 9 'load' 'shift_reg_57_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "store i32 %shift_reg_57_load, i32* @shift_reg_58, align 8" [../sources/up_conv.cpp:72]   --->   Operation 10 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shift_reg_56_load = load i32* @shift_reg_56, align 16" [../sources/up_conv.cpp:72]   --->   Operation 11 'load' 'shift_reg_56_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "store i32 %shift_reg_56_load, i32* @shift_reg_57, align 4" [../sources/up_conv.cpp:72]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shift_reg_55_load = load i32* @shift_reg_55, align 4" [../sources/up_conv.cpp:72]   --->   Operation 13 'load' 'shift_reg_55_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "store i32 %shift_reg_55_load, i32* @shift_reg_56, align 16" [../sources/up_conv.cpp:72]   --->   Operation 14 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shift_reg_54_load = load i32* @shift_reg_54, align 8" [../sources/up_conv.cpp:72]   --->   Operation 15 'load' 'shift_reg_54_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "store i32 %shift_reg_54_load, i32* @shift_reg_55, align 4" [../sources/up_conv.cpp:72]   --->   Operation 16 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shift_reg_53_load = load i32* @shift_reg_53, align 4" [../sources/up_conv.cpp:72]   --->   Operation 17 'load' 'shift_reg_53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "store i32 %shift_reg_53_load, i32* @shift_reg_54, align 8" [../sources/up_conv.cpp:72]   --->   Operation 18 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shift_reg_52_load = load i32* @shift_reg_52, align 16" [../sources/up_conv.cpp:72]   --->   Operation 19 'load' 'shift_reg_52_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "store i32 %shift_reg_52_load, i32* @shift_reg_53, align 4" [../sources/up_conv.cpp:72]   --->   Operation 20 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shift_reg_51_load = load i32* @shift_reg_51, align 4" [../sources/up_conv.cpp:72]   --->   Operation 21 'load' 'shift_reg_51_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "store i32 %shift_reg_51_load, i32* @shift_reg_52, align 16" [../sources/up_conv.cpp:72]   --->   Operation 22 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shift_reg_50_load = load i32* @shift_reg_50, align 8" [../sources/up_conv.cpp:72]   --->   Operation 23 'load' 'shift_reg_50_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "store i32 %shift_reg_50_load, i32* @shift_reg_51, align 4" [../sources/up_conv.cpp:72]   --->   Operation 24 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg_49_load = load i32* @shift_reg_49, align 4" [../sources/up_conv.cpp:72]   --->   Operation 25 'load' 'shift_reg_49_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "store i32 %shift_reg_49_load, i32* @shift_reg_50, align 8" [../sources/up_conv.cpp:72]   --->   Operation 26 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_48_load = load i32* @shift_reg_48, align 16" [../sources/up_conv.cpp:72]   --->   Operation 27 'load' 'shift_reg_48_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "store i32 %shift_reg_48_load, i32* @shift_reg_49, align 4" [../sources/up_conv.cpp:72]   --->   Operation 28 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_47_load = load i32* @shift_reg_47, align 4" [../sources/up_conv.cpp:72]   --->   Operation 29 'load' 'shift_reg_47_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "store i32 %shift_reg_47_load, i32* @shift_reg_48, align 16" [../sources/up_conv.cpp:72]   --->   Operation 30 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shift_reg_46_load = load i32* @shift_reg_46, align 8" [../sources/up_conv.cpp:72]   --->   Operation 31 'load' 'shift_reg_46_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "store i32 %shift_reg_46_load, i32* @shift_reg_47, align 4" [../sources/up_conv.cpp:72]   --->   Operation 32 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shift_reg_45_load = load i32* @shift_reg_45, align 4" [../sources/up_conv.cpp:72]   --->   Operation 33 'load' 'shift_reg_45_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "store i32 %shift_reg_45_load, i32* @shift_reg_46, align 8" [../sources/up_conv.cpp:72]   --->   Operation 34 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shift_reg_44_load = load i32* @shift_reg_44, align 16" [../sources/up_conv.cpp:72]   --->   Operation 35 'load' 'shift_reg_44_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "store i32 %shift_reg_44_load, i32* @shift_reg_45, align 4" [../sources/up_conv.cpp:72]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shift_reg_43_load = load i32* @shift_reg_43, align 4" [../sources/up_conv.cpp:72]   --->   Operation 37 'load' 'shift_reg_43_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "store i32 %shift_reg_43_load, i32* @shift_reg_44, align 16" [../sources/up_conv.cpp:72]   --->   Operation 38 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%shift_reg_42_load = load i32* @shift_reg_42, align 8" [../sources/up_conv.cpp:72]   --->   Operation 39 'load' 'shift_reg_42_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "store i32 %shift_reg_42_load, i32* @shift_reg_43, align 4" [../sources/up_conv.cpp:72]   --->   Operation 40 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shift_reg_41_load = load i32* @shift_reg_41, align 4" [../sources/up_conv.cpp:72]   --->   Operation 41 'load' 'shift_reg_41_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "store i32 %shift_reg_41_load, i32* @shift_reg_42, align 8" [../sources/up_conv.cpp:72]   --->   Operation 42 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shift_reg_40_load = load i32* @shift_reg_40, align 16" [../sources/up_conv.cpp:72]   --->   Operation 43 'load' 'shift_reg_40_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "store i32 %shift_reg_40_load, i32* @shift_reg_41, align 4" [../sources/up_conv.cpp:72]   --->   Operation 44 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%shift_reg_39_load = load i32* @shift_reg_39, align 4" [../sources/up_conv.cpp:72]   --->   Operation 45 'load' 'shift_reg_39_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "store i32 %shift_reg_39_load, i32* @shift_reg_40, align 16" [../sources/up_conv.cpp:72]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shift_reg_38_load = load i32* @shift_reg_38, align 8" [../sources/up_conv.cpp:72]   --->   Operation 47 'load' 'shift_reg_38_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "store i32 %shift_reg_38_load, i32* @shift_reg_39, align 4" [../sources/up_conv.cpp:72]   --->   Operation 48 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shift_reg_37_load = load i32* @shift_reg_37, align 4" [../sources/up_conv.cpp:72]   --->   Operation 49 'load' 'shift_reg_37_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "store i32 %shift_reg_37_load, i32* @shift_reg_38, align 8" [../sources/up_conv.cpp:72]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shift_reg_36_load = load i32* @shift_reg_36, align 16" [../sources/up_conv.cpp:72]   --->   Operation 51 'load' 'shift_reg_36_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "store i32 %shift_reg_36_load, i32* @shift_reg_37, align 4" [../sources/up_conv.cpp:72]   --->   Operation 52 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shift_reg_35_load = load i32* @shift_reg_35, align 4" [../sources/up_conv.cpp:72]   --->   Operation 53 'load' 'shift_reg_35_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %shift_reg_35_load, i32* @shift_reg_36, align 16" [../sources/up_conv.cpp:72]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shift_reg_34_load = load i32* @shift_reg_34, align 8" [../sources/up_conv.cpp:72]   --->   Operation 55 'load' 'shift_reg_34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "store i32 %shift_reg_34_load, i32* @shift_reg_35, align 4" [../sources/up_conv.cpp:72]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%shift_reg_33_load = load i32* @shift_reg_33, align 4" [../sources/up_conv.cpp:72]   --->   Operation 57 'load' 'shift_reg_33_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "store i32 %shift_reg_33_load, i32* @shift_reg_34, align 8" [../sources/up_conv.cpp:72]   --->   Operation 58 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shift_reg_32_load = load i32* @shift_reg_32, align 16" [../sources/up_conv.cpp:72]   --->   Operation 59 'load' 'shift_reg_32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %shift_reg_32_load, i32* @shift_reg_33, align 4" [../sources/up_conv.cpp:72]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%shift_reg_31_load = load i32* @shift_reg_31, align 4" [../sources/up_conv.cpp:72]   --->   Operation 61 'load' 'shift_reg_31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "store i32 %shift_reg_31_load, i32* @shift_reg_32, align 16" [../sources/up_conv.cpp:72]   --->   Operation 62 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%shift_reg_30_load = load i32* @shift_reg_30, align 8" [../sources/up_conv.cpp:72]   --->   Operation 63 'load' 'shift_reg_30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "store i32 %shift_reg_30_load, i32* @shift_reg_31, align 4" [../sources/up_conv.cpp:72]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%shift_reg_29_load = load i32* @shift_reg_29, align 4" [../sources/up_conv.cpp:72]   --->   Operation 65 'load' 'shift_reg_29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "store i32 %shift_reg_29_load, i32* @shift_reg_30, align 8" [../sources/up_conv.cpp:72]   --->   Operation 66 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%shift_reg_28_load = load i32* @shift_reg_28, align 16" [../sources/up_conv.cpp:72]   --->   Operation 67 'load' 'shift_reg_28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %shift_reg_28_load, i32* @shift_reg_29, align 4" [../sources/up_conv.cpp:72]   --->   Operation 68 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%shift_reg_27_load = load i32* @shift_reg_27, align 4" [../sources/up_conv.cpp:72]   --->   Operation 69 'load' 'shift_reg_27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %shift_reg_27_load, i32* @shift_reg_28, align 16" [../sources/up_conv.cpp:72]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shift_reg_26_load = load i32* @shift_reg_26, align 8" [../sources/up_conv.cpp:72]   --->   Operation 71 'load' 'shift_reg_26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %shift_reg_26_load, i32* @shift_reg_27, align 4" [../sources/up_conv.cpp:72]   --->   Operation 72 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shift_reg_25_load = load i32* @shift_reg_25, align 4" [../sources/up_conv.cpp:72]   --->   Operation 73 'load' 'shift_reg_25_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %shift_reg_25_load, i32* @shift_reg_26, align 8" [../sources/up_conv.cpp:72]   --->   Operation 74 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%shift_reg_24_load = load i32* @shift_reg_24, align 16" [../sources/up_conv.cpp:72]   --->   Operation 75 'load' 'shift_reg_24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "store i32 %shift_reg_24_load, i32* @shift_reg_25, align 4" [../sources/up_conv.cpp:72]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shift_reg_23_load = load i32* @shift_reg_23, align 4" [../sources/up_conv.cpp:72]   --->   Operation 77 'load' 'shift_reg_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "store i32 %shift_reg_23_load, i32* @shift_reg_24, align 16" [../sources/up_conv.cpp:72]   --->   Operation 78 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%shift_reg_22_load = load i32* @shift_reg_22, align 8" [../sources/up_conv.cpp:72]   --->   Operation 79 'load' 'shift_reg_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "store i32 %shift_reg_22_load, i32* @shift_reg_23, align 4" [../sources/up_conv.cpp:72]   --->   Operation 80 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%shift_reg_21_load = load i32* @shift_reg_21, align 4" [../sources/up_conv.cpp:72]   --->   Operation 81 'load' 'shift_reg_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "store i32 %shift_reg_21_load, i32* @shift_reg_22, align 8" [../sources/up_conv.cpp:72]   --->   Operation 82 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%shift_reg_20_load = load i32* @shift_reg_20, align 16" [../sources/up_conv.cpp:72]   --->   Operation 83 'load' 'shift_reg_20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "store i32 %shift_reg_20_load, i32* @shift_reg_21, align 4" [../sources/up_conv.cpp:72]   --->   Operation 84 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%shift_reg_19_load = load i32* @shift_reg_19, align 4" [../sources/up_conv.cpp:72]   --->   Operation 85 'load' 'shift_reg_19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "store i32 %shift_reg_19_load, i32* @shift_reg_20, align 16" [../sources/up_conv.cpp:72]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shift_reg_18_load = load i32* @shift_reg_18, align 8" [../sources/up_conv.cpp:72]   --->   Operation 87 'load' 'shift_reg_18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "store i32 %shift_reg_18_load, i32* @shift_reg_19, align 4" [../sources/up_conv.cpp:72]   --->   Operation 88 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%shift_reg_17_load = load i32* @shift_reg_17, align 4" [../sources/up_conv.cpp:72]   --->   Operation 89 'load' 'shift_reg_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "store i32 %shift_reg_17_load, i32* @shift_reg_18, align 8" [../sources/up_conv.cpp:72]   --->   Operation 90 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%shift_reg_16_load = load i32* @shift_reg_16, align 16" [../sources/up_conv.cpp:72]   --->   Operation 91 'load' 'shift_reg_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "store i32 %shift_reg_16_load, i32* @shift_reg_17, align 4" [../sources/up_conv.cpp:72]   --->   Operation 92 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%shift_reg_15_load = load i32* @shift_reg_15, align 4" [../sources/up_conv.cpp:72]   --->   Operation 93 'load' 'shift_reg_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "store i32 %shift_reg_15_load, i32* @shift_reg_16, align 16" [../sources/up_conv.cpp:72]   --->   Operation 94 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%shift_reg_14_load = load i32* @shift_reg_14, align 8" [../sources/up_conv.cpp:72]   --->   Operation 95 'load' 'shift_reg_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "store i32 %shift_reg_14_load, i32* @shift_reg_15, align 4" [../sources/up_conv.cpp:72]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%shift_reg_13_load = load i32* @shift_reg_13, align 4" [../sources/up_conv.cpp:72]   --->   Operation 97 'load' 'shift_reg_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "store i32 %shift_reg_13_load, i32* @shift_reg_14, align 8" [../sources/up_conv.cpp:72]   --->   Operation 98 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%shift_reg_12_load = load i32* @shift_reg_12, align 16" [../sources/up_conv.cpp:72]   --->   Operation 99 'load' 'shift_reg_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "store i32 %shift_reg_12_load, i32* @shift_reg_13, align 4" [../sources/up_conv.cpp:72]   --->   Operation 100 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%shift_reg_11_load = load i32* @shift_reg_11, align 4" [../sources/up_conv.cpp:72]   --->   Operation 101 'load' 'shift_reg_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "store i32 %shift_reg_11_load, i32* @shift_reg_12, align 16" [../sources/up_conv.cpp:72]   --->   Operation 102 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%shift_reg_10_load = load i32* @shift_reg_10, align 8" [../sources/up_conv.cpp:72]   --->   Operation 103 'load' 'shift_reg_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "store i32 %shift_reg_10_load, i32* @shift_reg_11, align 4" [../sources/up_conv.cpp:72]   --->   Operation 104 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%shift_reg_9_load = load i32* @shift_reg_9, align 4" [../sources/up_conv.cpp:72]   --->   Operation 105 'load' 'shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "store i32 %shift_reg_9_load, i32* @shift_reg_10, align 8" [../sources/up_conv.cpp:72]   --->   Operation 106 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%shift_reg_8_load = load i32* @shift_reg_8, align 16" [../sources/up_conv.cpp:72]   --->   Operation 107 'load' 'shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "store i32 %shift_reg_8_load, i32* @shift_reg_9, align 4" [../sources/up_conv.cpp:72]   --->   Operation 108 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%shift_reg_7_load = load i32* @shift_reg_7, align 4" [../sources/up_conv.cpp:72]   --->   Operation 109 'load' 'shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "store i32 %shift_reg_7_load, i32* @shift_reg_8, align 16" [../sources/up_conv.cpp:72]   --->   Operation 110 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%shift_reg_6_load = load i32* @shift_reg_6, align 8" [../sources/up_conv.cpp:72]   --->   Operation 111 'load' 'shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "store i32 %shift_reg_6_load, i32* @shift_reg_7, align 4" [../sources/up_conv.cpp:72]   --->   Operation 112 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%shift_reg_5_load = load i32* @shift_reg_5, align 4" [../sources/up_conv.cpp:72]   --->   Operation 113 'load' 'shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "store i32 %shift_reg_5_load, i32* @shift_reg_6, align 8" [../sources/up_conv.cpp:72]   --->   Operation 114 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%shift_reg_4_load = load i32* @shift_reg_4, align 16" [../sources/up_conv.cpp:72]   --->   Operation 115 'load' 'shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "store i32 %shift_reg_4_load, i32* @shift_reg_5, align 4" [../sources/up_conv.cpp:72]   --->   Operation 116 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%shift_reg_3_load = load i32* @shift_reg_3, align 4" [../sources/up_conv.cpp:72]   --->   Operation 117 'load' 'shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "store i32 %shift_reg_3_load, i32* @shift_reg_4, align 16" [../sources/up_conv.cpp:72]   --->   Operation 118 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%shift_reg_2_load = load i32* @shift_reg_2, align 8" [../sources/up_conv.cpp:72]   --->   Operation 119 'load' 'shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "store i32 %shift_reg_2_load, i32* @shift_reg_3, align 4" [../sources/up_conv.cpp:72]   --->   Operation 120 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%shift_reg_1_load = load i32* @shift_reg_1, align 4" [../sources/up_conv.cpp:72]   --->   Operation 121 'load' 'shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_load, i32* @shift_reg_2, align 8" [../sources/up_conv.cpp:72]   --->   Operation 122 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%shift_reg_0_load = load i32* @shift_reg_0, align 16" [../sources/up_conv.cpp:72]   --->   Operation 123 'load' 'shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "store i32 %shift_reg_0_load, i32* @shift_reg_1, align 4" [../sources/up_conv.cpp:72]   --->   Operation 124 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "store i32 %data, i32* @shift_reg_0, align 16" [../sources/up_conv.cpp:69]   --->   Operation 125 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 126 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	fifo read on port 'x' (../sources/up_conv.cpp:70) [64]  (3.4 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
