============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:31 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-16 ps) Setup Check with Pin temp_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) temp_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      98                  
       Uncertainty:-      28                  
     Required Time:=     774                  
      Launch Clock:-       0                  
         Data Path:-     790                  
             Slack:=     -16                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFQX4        13 42.8    99   385     385    (-,-) 
  g13530__7675/Y  -       B->Y  F     CLKAND2X6      3  7.1    36   122     507    (-,-) 
  g13505__1786/Y  -       B->Y  F     OR2X1          3  4.9    68   147     654    (-,-) 
  g13472__6083/Y  -       A->Y  R     NAND2XL        1  2.8    65    71     726    (-,-) 
  g13469__3772/Y  -       B0->Y F     OAI21X1        1  1.6    60    65     790    (-,-) 
  temp_reg[0]/D   -       -     F     DFFQX4         1    -     -     0     790    (-,-) 
#----------------------------------------------------------------------------------------



Path 2: VIOLATED (-13 ps) Setup Check with Pin temp_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) temp_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      98                  
       Uncertainty:-      28                  
     Required Time:=     774                  
      Launch Clock:-       0                  
         Data Path:-     787                  
             Slack:=     -13                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFQX4        13 42.8    99   385     385    (-,-) 
  g13530__7675/Y  -       B->Y  F     CLKAND2X6      3  7.1    36   122     507    (-,-) 
  g13505__1786/Y  -       B->Y  F     OR2X1          3  4.9    68   147     654    (-,-) 
  g13473__2703/Y  -       B->Y  R     NAND2XL        1  2.8    62    69     723    (-,-) 
  g13470__1474/Y  -       B0->Y F     OAI21X1        1  1.6    60    64     787    (-,-) 
  temp_reg[1]/D   -       -     F     DFFQX4         1    -     -     0     787    (-,-) 
#----------------------------------------------------------------------------------------



Path 3: VIOLATED (-10 ps) Setup Check with Pin temp_reg[6]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     139                  
       Uncertainty:-      28                  
     Required Time:=     733                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=     -10                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13528__9682/Y  -       B->Y  R     NOR2BX1        2  3.9    91    91     462    (-,-) 
  g13515__6083/Y  -       A->Y  R     CLKAND2X2      2  9.4    66   142     604    (-,-) 
  g13511/Y        -       A->Y  F     CLKINVX3       7 18.9    56    58     662    (-,-) 
  g13460__1786/Y  -       A1->Y R     OAI21X1        1  2.2    80    81     743    (-,-) 
  temp_reg[6]/D   -       -     R     DFFHQX1        1    -     -     0     743    (-,-) 
#----------------------------------------------------------------------------------------



Path 4: VIOLATED (-10 ps) Setup Check with Pin digital_out_reg[6]/CK->E
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[6]/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     244                  
       Uncertainty:-      28                  
     Required Time:=     628                  
      Launch Clock:-       0                  
         Data Path:-     637                  
             Slack:=     -10                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[1]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q       -       CK->Q R     DFFQX4        13 42.8   110   360     360    (-,-) 
  g13530__7675/Y       -       B->Y  R     CLKAND2X6      3  7.1    36   106     466    (-,-) 
  g13508__7344/Y       -       A->Y  F     NAND2X1        2  6.8   111    97     563    (-,-) 
  g13507/Y             -       A->Y  R     CLKINVX2       3 10.2    66    74     637    (-,-) 
  digital_out_reg[6]/E -       -     R     EDFFX4         3    -     -     0     637    (-,-) 
#---------------------------------------------------------------------------------------------



Path 5: VIOLATED (-10 ps) Setup Check with Pin digital_out_reg[7]/CK->E
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[7]/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     244                  
       Uncertainty:-      28                  
     Required Time:=     628                  
      Launch Clock:-       0                  
         Data Path:-     637                  
             Slack:=     -10                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[1]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q       -       CK->Q R     DFFQX4        13 42.8   110   360     360    (-,-) 
  g13530__7675/Y       -       B->Y  R     CLKAND2X6      3  7.1    36   106     466    (-,-) 
  g13508__7344/Y       -       A->Y  F     NAND2X1        2  6.8   111    97     563    (-,-) 
  g13507/Y             -       A->Y  R     CLKINVX2       3 10.2    66    74     637    (-,-) 
  digital_out_reg[7]/E -       -     R     EDFFX4         3    -     -     0     637    (-,-) 
#---------------------------------------------------------------------------------------------



Path 6: VIOLATED (-10 ps) Setup Check with Pin digital_out_reg[2]/CK->E
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[2]/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     244                  
       Uncertainty:-      28                  
     Required Time:=     628                  
      Launch Clock:-       0                  
         Data Path:-     637                  
             Slack:=     -10                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[1]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q       -       CK->Q R     DFFQX4        13 42.8   110   360     360    (-,-) 
  g13530__7675/Y       -       B->Y  R     CLKAND2X6      3  7.1    36   106     466    (-,-) 
  g13508__7344/Y       -       A->Y  F     NAND2X1        2  6.8   111    97     563    (-,-) 
  g13507/Y             -       A->Y  R     CLKINVX2       3 10.2    66    74     637    (-,-) 
  digital_out_reg[2]/E -       -     R     EDFFX4         3    -     -     0     637    (-,-) 
#---------------------------------------------------------------------------------------------



Path 7: VIOLATED (-10 ps) Setup Check with Pin temp_reg[5]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     139                  
       Uncertainty:-      28                  
     Required Time:=     733                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=     -10                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13528__9682/Y  -       B->Y  R     NOR2BX1        2  3.9    91    91     462    (-,-) 
  g13515__6083/Y  -       A->Y  R     CLKAND2X2      2  9.4    66   142     604    (-,-) 
  g13511/Y        -       A->Y  F     CLKINVX3       7 18.9    56    58     662    (-,-) 
  g13465__7675/Y  -       A1->Y R     OAI21X1        1  2.2    80    81     743    (-,-) 
  temp_reg[5]/D   -       -     R     DFFHQX1        1    -     -     0     743    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: VIOLATED (-10 ps) Setup Check with Pin temp_reg[2]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     139                  
       Uncertainty:-      28                  
     Required Time:=     733                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=     -10                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13528__9682/Y  -       B->Y  R     NOR2BX1        2  3.9    91    91     462    (-,-) 
  g13515__6083/Y  -       A->Y  R     CLKAND2X2      2  9.4    66   142     604    (-,-) 
  g13511/Y        -       A->Y  F     CLKINVX3       7 18.9    56    58     662    (-,-) 
  g13448__7118/Y  -       A1->Y R     OAI21X1        1  2.2    80    81     743    (-,-) 
  temp_reg[2]/D   -       -     R     DFFHQX1        1    -     -     0     743    (-,-) 
#----------------------------------------------------------------------------------------



Path 9: VIOLATED (-10 ps) Setup Check with Pin temp_reg[3]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     139                  
       Uncertainty:-      28                  
     Required Time:=     733                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=     -10                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13528__9682/Y  -       B->Y  R     NOR2BX1        2  3.9    91    91     462    (-,-) 
  g13515__6083/Y  -       A->Y  R     CLKAND2X2      2  9.4    66   142     604    (-,-) 
  g13511/Y        -       A->Y  F     CLKINVX3       7 18.9    56    58     662    (-,-) 
  g13449__8757/Y  -       A1->Y R     OAI21X1        1  2.2    80    81     743    (-,-) 
  temp_reg[3]/D   -       -     R     DFFHQX1        1    -     -     0     743    (-,-) 
#----------------------------------------------------------------------------------------



Path 10: VIOLATED (-10 ps) Setup Check with Pin temp_reg[4]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     139                  
       Uncertainty:-      28                  
     Required Time:=     733                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=     -10                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13528__9682/Y  -       B->Y  R     NOR2BX1        2  3.9    91    91     462    (-,-) 
  g13515__6083/Y  -       A->Y  R     CLKAND2X2      2  9.4    66   142     604    (-,-) 
  g13511/Y        -       A->Y  F     CLKINVX3       7 18.9    56    58     662    (-,-) 
  g13447__2391/Y  -       A1->Y R     OAI21X1        1  2.2    80    81     743    (-,-) 
  temp_reg[4]/D   -       -     R     DFFHQX1        1    -     -     0     743    (-,-) 
#----------------------------------------------------------------------------------------



Path 11: VIOLATED (-3 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     170                  
       Uncertainty:-      28                  
     Required Time:=     702                  
      Launch Clock:-       0                  
         Data Path:-     705                  
             Slack:=      -3                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFQX4        13 42.8    99   385     385    (-,-) 
  g13530__7675/Y  -       B->Y  F     CLKAND2X6      3  7.1    36   122     507    (-,-) 
  g13505__1786/Y  -       B->Y  F     OR2X1          3  4.9    68   147     654    (-,-) 
  g13495/Y        -       A->Y  R     INVXL          1  1.6    43    51     705    (-,-) 
  state_reg[1]/D  -       -     R     DFFQX4         1    -     -     0     705    (-,-) 
#----------------------------------------------------------------------------------------



Path 12: MET (5 ps) Setup Check with Pin result_reg[4]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     150                  
       Uncertainty:-      28                  
     Required Time:=     722                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=       5                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13512__5795/Y  -       A->Y  R     NOR2X1         1  5.3   112   112     482    (-,-) 
  g13506__1474/Y  -       B->Y  F     NAND2X2        8 12.9   115   108     590    (-,-) 
  g13459__4547/Y  -       A0->Y R     OAI21XL        1  2.2   117   126     716    (-,-) 
  result_reg[4]/D -       -     R     DFFHQX1        1    -     -     0     716    (-,-) 
#----------------------------------------------------------------------------------------



Path 13: MET (5 ps) Setup Check with Pin result_reg[7]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     150                  
       Uncertainty:-      28                  
     Required Time:=     722                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=       5                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13512__5795/Y  -       A->Y  R     NOR2X1         1  5.3   112   112     482    (-,-) 
  g13506__1474/Y  -       B->Y  F     NAND2X2        8 12.9   115   108     590    (-,-) 
  g13468__4296/Y  -       A0->Y R     OAI21XL        1  2.2   117   126     716    (-,-) 
  result_reg[7]/D -       -     R     DFFHQX1        1    -     -     0     716    (-,-) 
#----------------------------------------------------------------------------------------



Path 14: MET (5 ps) Setup Check with Pin result_reg[3]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     150                  
       Uncertainty:-      28                  
     Required Time:=     722                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=       5                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13512__5795/Y  -       A->Y  R     NOR2X1         1  5.3   112   112     482    (-,-) 
  g13506__1474/Y  -       B->Y  F     NAND2X2        8 12.9   115   108     590    (-,-) 
  g13464__2683/Y  -       A0->Y R     OAI21XL        1  2.2   117   126     716    (-,-) 
  result_reg[3]/D -       -     R     DFFHQX1        1    -     -     0     716    (-,-) 
#----------------------------------------------------------------------------------------



Path 15: MET (5 ps) Setup Check with Pin result_reg[2]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     150                  
       Uncertainty:-      28                  
     Required Time:=     722                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=       5                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13512__5795/Y  -       A->Y  R     NOR2X1         1  5.3   112   112     482    (-,-) 
  g13506__1474/Y  -       B->Y  F     NAND2X2        8 12.9   115   108     590    (-,-) 
  g13463__2900/Y  -       A0->Y R     OAI21XL        1  2.2   117   126     716    (-,-) 
  result_reg[2]/D -       -     R     DFFHQX1        1    -     -     0     716    (-,-) 
#----------------------------------------------------------------------------------------



Path 16: MET (5 ps) Setup Check with Pin result_reg[5]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     150                  
       Uncertainty:-      28                  
     Required Time:=     722                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=       5                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13512__5795/Y  -       A->Y  R     NOR2X1         1  5.3   112   112     482    (-,-) 
  g13506__1474/Y  -       B->Y  F     NAND2X2        8 12.9   115   108     590    (-,-) 
  g13466__9682/Y  -       A0->Y R     OAI21XL        1  2.2   117   126     716    (-,-) 
  result_reg[5]/D -       -     R     DFFHQX1        1    -     -     0     716    (-,-) 
#----------------------------------------------------------------------------------------



Path 17: MET (5 ps) Setup Check with Pin result_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     150                  
       Uncertainty:-      28                  
     Required Time:=     722                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=       5                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13512__5795/Y  -       A->Y  R     NOR2X1         1  5.3   112   112     482    (-,-) 
  g13506__1474/Y  -       B->Y  F     NAND2X2        8 12.9   115   108     590    (-,-) 
  g13462__6877/Y  -       A0->Y R     OAI21XL        1  2.2   117   126     716    (-,-) 
  result_reg[1]/D -       -     R     DFFHQX1        1    -     -     0     716    (-,-) 
#----------------------------------------------------------------------------------------



Path 18: MET (5 ps) Setup Check with Pin result_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     150                  
       Uncertainty:-      28                  
     Required Time:=     722                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=       5                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13512__5795/Y  -       A->Y  R     NOR2X1         1  5.3   112   112     482    (-,-) 
  g13506__1474/Y  -       B->Y  F     NAND2X2        8 12.9   115   108     590    (-,-) 
  g13461__1309/Y  -       A0->Y R     OAI21XL        1  2.2   117   126     716    (-,-) 
  result_reg[0]/D -       -     R     DFFHQX1        1    -     -     0     716    (-,-) 
#----------------------------------------------------------------------------------------



Path 19: MET (5 ps) Setup Check with Pin result_reg[6]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     151                  
       Uncertainty:-      28                  
     Required Time:=     721                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=       5                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13529__4547/Y  -       B->Y  F     CLKAND2X3      2 10.6    52   132     503    (-,-) 
  g13510__5019/Y  -       B->Y  R     NAND2X2        9 15.2    81    75     578    (-,-) 
  g13500__3772/Y  -       B->Y  F     NAND2XL        1  1.7    71    72     650    (-,-) 
  g13467__8780/Y  -       B0->Y R     OAI21XL        1  2.2   120    65     716    (-,-) 
  result_reg[6]/D -       -     R     DFFHQX1        1    -     -     0     716    (-,-) 
#----------------------------------------------------------------------------------------



Path 20: MET (17 ps) Setup Check with Pin digital_out_reg[4]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     144                  
       Uncertainty:-      28                  
     Required Time:=     728                  
      Launch Clock:-       0                  
         Data Path:-     710                  
             Slack:=      17                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[0]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q       -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13529__4547/Y       -       B->Y  F     CLKAND2X3      2 10.6    52   132     503    (-,-) 
  g13509__1840/Y       -       B->Y  R     NAND2X2        9 14.8    85    74     577    (-,-) 
  g13498__4296/Y       -       B->Y  F     NAND2XL        1  1.7    77    73     650    (-,-) 
  g13478__5953/Y       -       B0->Y R     OAI21XL        1  1.6   102    60     710    (-,-) 
  digital_out_reg[4]/D -       -     R     DFFQX4         1    -     -     0     710    (-,-) 
#---------------------------------------------------------------------------------------------



Path 21: MET (17 ps) Setup Check with Pin digital_out_reg[3]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     144                  
       Uncertainty:-      28                  
     Required Time:=     728                  
      Launch Clock:-       0                  
         Data Path:-     710                  
             Slack:=      17                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[0]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q       -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13529__4547/Y       -       B->Y  F     CLKAND2X3      2 10.6    52   132     503    (-,-) 
  g13509__1840/Y       -       B->Y  R     NAND2X2        9 14.8    85    74     577    (-,-) 
  g13497__8780/Y       -       B->Y  F     NAND2XL        1  1.7    77    73     650    (-,-) 
  g13483__2250/Y       -       B0->Y R     OAI21XL        1  1.6   102    60     710    (-,-) 
  digital_out_reg[3]/D -       -     R     DFFQX4         1    -     -     0     710    (-,-) 
#---------------------------------------------------------------------------------------------



Path 22: MET (17 ps) Setup Check with Pin digital_out_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     144                  
       Uncertainty:-      28                  
     Required Time:=     728                  
      Launch Clock:-       0                  
         Data Path:-     710                  
             Slack:=      17                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[0]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q       -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13529__4547/Y       -       B->Y  F     CLKAND2X3      2 10.6    52   132     503    (-,-) 
  g13509__1840/Y       -       B->Y  R     NAND2X2        9 14.8    85    74     577    (-,-) 
  g13489__8757/Y       -       B->Y  F     NAND2XL        1  1.7    77    73     650    (-,-) 
  g13481__7114/Y       -       B0->Y R     OAI21XL        1  1.6   102    60     710    (-,-) 
  digital_out_reg[0]/D -       -     R     DFFQX4         1    -     -     0     710    (-,-) 
#---------------------------------------------------------------------------------------------



Path 23: MET (17 ps) Setup Check with Pin digital_out_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     144                  
       Uncertainty:-      28                  
     Required Time:=     728                  
      Launch Clock:-       0                  
         Data Path:-     710                  
             Slack:=      17                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[0]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q       -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13529__4547/Y       -       B->Y  F     CLKAND2X3      2 10.6    52   132     503    (-,-) 
  g13509__1840/Y       -       B->Y  R     NAND2X2        9 14.8    85    74     577    (-,-) 
  g13492__5019/Y       -       B->Y  F     NAND2XL        1  1.7    77    73     650    (-,-) 
  g13482__5266/Y       -       B0->Y R     OAI21XL        1  1.6   102    60     710    (-,-) 
  digital_out_reg[1]/D -       -     R     DFFQX4         1    -     -     0     710    (-,-) 
#---------------------------------------------------------------------------------------------



Path 24: MET (19 ps) Setup Check with Pin digital_out_reg[5]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     144                  
       Uncertainty:-      28                  
     Required Time:=     728                  
      Launch Clock:-       0                  
         Data Path:-     709                  
             Slack:=      19                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[1]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q       -       CK->Q F     DFFQX4        13 42.8    99   385     385    (-,-) 
  g13530__7675/Y       -       B->Y  F     CLKAND2X6      3  7.1    36   122     507    (-,-) 
  g13508__7344/Y       -       A->Y  R     NAND2X1        2  6.8    74    69     576    (-,-) 
  g13493__1857/Y       -       A->Y  F     NAND2XL        1  1.7    83    70     646    (-,-) 
  g13480__5703/Y       -       B0->Y R     OAI21XL        1  1.6   102    62     709    (-,-) 
  digital_out_reg[5]/D -       -     R     DFFQX4         1    -     -     0     709    (-,-) 
#---------------------------------------------------------------------------------------------



Path 25: MET (41 ps) Setup Check with Pin temp_reg[7]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) temp_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     133                  
       Uncertainty:-      28                  
     Required Time:=     739                  
      Launch Clock:-       0                  
         Data Path:-     697                  
             Slack:=      41                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 32.1    82   370     370    (-,-) 
  g13528__9682/Y  -       B->Y  R     NOR2BX1        2  3.9    91    91     462    (-,-) 
  g13515__6083/Y  -       A->Y  R     CLKAND2X2      2  9.4    66   142     604    (-,-) 
  g13479__5795/Y  -       A0->Y F     OAI21XL        1  2.2    93    93     697    (-,-) 
  temp_reg[7]/D   -       -     F     DFFHQX1        1    -     -     0     697    (-,-) 
#----------------------------------------------------------------------------------------



Path 26: MET (66 ps) Late External Delay Assertion at pin sample
          Group: VCLK
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) sample
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=      66                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_11_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFQX4        13 42.8    99   385     385    (-,-) 
  fopt13576/Y     -       A->Y  R     INVX1          3  6.5    73    81     466    (-,-) 
  g13524__1857/Y  -       B->Y  R     CLKAND2X2      1 50.0   222   256     722    (-,-) 
  sample          -       -     R     (port)         -    -     -     0     722    (-,-) 
#----------------------------------------------------------------------------------------



Path 27: MET (68 ps) Late External Delay Assertion at pin value[2]
          Group: VCLK
     Startpoint: (R) temp_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) value[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=      68                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_17_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[2]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[2]/Q  -       CK->Q F     DFFHQX1        3  7.0    70   335     335    (-,-) 
  g13525__3772/Y -       A->Y  F     OR2X1          1 50.0   364   385     720    (-,-) 
  value[2]       -       -     F     (port)         -    -     -     0     720    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (68 ps) Late External Delay Assertion at pin value[3]
          Group: VCLK
     Startpoint: (R) temp_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) value[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=      68                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_16_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[3]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[3]/Q  -       CK->Q F     DFFHQX1        3  7.0    70   335     335    (-,-) 
  g13521__2391/Y -       A->Y  F     OR2X1          1 50.0   364   385     720    (-,-) 
  value[3]       -       -     F     (port)         -    -     -     0     720    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (68 ps) Late External Delay Assertion at pin value[4]
          Group: VCLK
     Startpoint: (R) temp_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) value[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=      68                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[4]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[4]/Q  -       CK->Q F     DFFHQX1        3  7.0    70   335     335    (-,-) 
  g13520__1309/Y -       A->Y  F     OR2X1          1 50.0   364   385     720    (-,-) 
  value[4]       -       -     F     (port)         -    -     -     0     720    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (68 ps) Late External Delay Assertion at pin value[5]
          Group: VCLK
     Startpoint: (R) temp_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) value[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=      68                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[5]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[5]/Q  -       CK->Q F     DFFHQX1        3  7.0    70   335     335    (-,-) 
  g13527__2900/Y -       A->Y  F     OR2X1          1 50.0   364   385     720    (-,-) 
  value[5]       -       -     F     (port)         -    -     -     0     720    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (68 ps) Late External Delay Assertion at pin value[6]
          Group: VCLK
     Startpoint: (R) temp_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) value[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=      68                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[6]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[6]/Q  -       CK->Q F     DFFHQX1        3  7.0    70   335     335    (-,-) 
  g13519__1474/Y -       A->Y  F     OR2X1          1 50.0   364   385     720    (-,-) 
  value[6]       -       -     F     (port)         -    -     -     0     720    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (81 ps) Late External Delay Assertion at pin value[0]
          Group: VCLK
     Startpoint: (R) temp_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) value[0]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     707                  
             Slack:=      81                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_19_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[0]/Q  -       CK->Q F     DFFQX4         3  6.1    41   329     329    (-,-) 
  g13516__4296/Y -       A->Y  F     OR2X1          1 50.0   363   378     707    (-,-) 
  value[0]       -       -     F     (port)         -    -     -     0     707    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (81 ps) Late External Delay Assertion at pin value[1]
          Group: VCLK
     Startpoint: (R) temp_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) value[1]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     707                  
             Slack:=      81                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_18_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[1]/Q  -       CK->Q F     DFFQX4         3  6.0    41   329     329    (-,-) 
  g13518__2683/Y -       A->Y  F     OR2X1          1 50.0   363   378     707    (-,-) 
  value[1]       -       -     F     (port)         -    -     -     0     707    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (81 ps) Late External Delay Assertion at pin value[7]
          Group: VCLK
     Startpoint: (R) result_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) value[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     707                  
             Slack:=      81                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_12_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  result_reg[7]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  result_reg[7]/Q  -       CK->Q F     DFFHQX1        3  5.0    58   325     325    (-,-) 
  g13526__6877/Y   -       A->Y  F     OR2X1          1 50.0   364   382     707    (-,-) 
  value[7]         -       -     F     (port)         -    -     -     0     707    (-,-) 
#-----------------------------------------------------------------------------------------



Path 35: MET (104 ps) Late External Delay Assertion at pin out_flag
          Group: VCLK
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) out_flag
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     684                  
             Slack:=     104                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_10_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFQX4        13 42.8    99   385     385    (-,-) 
  g13530__7675/Y  -       B->Y  F     CLKAND2X6      3  7.1    36   122     507    (-,-) 
  g13523/Y        -       A->Y  F     BUFX3          1 50.0   134   177     684    (-,-) 
  out_flag        -       -     F     (port)         -    -     -     0     684    (-,-) 
#----------------------------------------------------------------------------------------



Path 36: MET (127 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     152                  
       Uncertainty:-      28                  
     Required Time:=     720                  
      Launch Clock:-       0                  
         Data Path:-     593                  
             Slack:=     127                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFQX4        13 42.8    99   385     385    (-,-) 
  fopt13576/Y     -       A->Y  R     INVX1          3  6.5    73    81     466    (-,-) 
  fopt13574/Y     -       A->Y  F     INVXL          1  2.8    52    54     520    (-,-) 
  g13514__5953/Y  -       A1->Y R     AOI21X1        1  1.6    64    72     593    (-,-) 
  state_reg[0]/D  -       -     R     DFFQX4         1    -     -     0     593    (-,-) 
#----------------------------------------------------------------------------------------



Path 37: MET (297 ps) Setup Check with Pin digital_out_reg[6]/CK->D
          Group: clk
     Startpoint: (R) result_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     251                  
       Uncertainty:-      28                  
     Required Time:=     621                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=     297                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  result_reg[6]/CK     -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  result_reg[6]/Q      -       CK->Q F     DFFHQX1        3  4.9    57   324     324    (-,-) 
  digital_out_reg[6]/D -       -     F     EDFFX4         3    -     -     0     324    (-,-) 
#---------------------------------------------------------------------------------------------



Path 38: MET (297 ps) Setup Check with Pin digital_out_reg[7]/CK->D
          Group: clk
     Startpoint: (R) result_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     251                  
       Uncertainty:-      28                  
     Required Time:=     621                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     297                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  result_reg[7]/CK     -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  result_reg[7]/Q      -       CK->Q F     DFFHQX1        3  5.0    58   325     325    (-,-) 
  digital_out_reg[7]/D -       -     F     EDFFX4         3    -     -     0     325    (-,-) 
#---------------------------------------------------------------------------------------------



Path 39: MET (297 ps) Setup Check with Pin digital_out_reg[2]/CK->D
          Group: clk
     Startpoint: (R) result_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     251                  
       Uncertainty:-      28                  
     Required Time:=     621                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=     297                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  result_reg[2]/CK     -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  result_reg[2]/Q      -       CK->Q F     DFFHQX1        3  4.9    57   324     324    (-,-) 
  digital_out_reg[2]/D -       -     F     EDFFX4         3    -     -     0     324    (-,-) 
#---------------------------------------------------------------------------------------------



Path 40: MET (380 ps) Late External Delay Assertion at pin digital_out[2]
          Group: VCLK
     Startpoint: (R) digital_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     380                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_7_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[2]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[2]/Q  -       CK->Q F     EDFFX4         1 50.0   116   408     408    (-,-) 
  digital_out[2]        -       -     F     (port)         -    -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------



Path 41: MET (380 ps) Late External Delay Assertion at pin digital_out[6]
          Group: VCLK
     Startpoint: (R) digital_out_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     380                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_3_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[6]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[6]/Q  -       CK->Q F     EDFFX4         1 50.0   116   408     408    (-,-) 
  digital_out[6]        -       -     F     (port)         -    -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------



Path 42: MET (380 ps) Late External Delay Assertion at pin digital_out[7]
          Group: VCLK
     Startpoint: (R) digital_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     380                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[7]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[7]/Q  -       CK->Q F     EDFFX4         1 50.0   116   408     408    (-,-) 
  digital_out[7]        -       -     F     (port)         -    -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------



Path 43: MET (392 ps) Late External Delay Assertion at pin digital_out[5]
          Group: VCLK
     Startpoint: (R) digital_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=     392                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_4_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[5]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[5]/Q  -       CK->Q F     DFFQX4         2 51.7   113   396     396    (-,-) 
  digital_out[5]        -       -     F     (port)         -    -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------



Path 44: MET (392 ps) Late External Delay Assertion at pin digital_out[0]
          Group: VCLK
     Startpoint: (R) digital_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[0]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=     392                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_9_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[0]/Q  -       CK->Q F     DFFQX4         2 51.6   112   396     396    (-,-) 
  digital_out[0]        -       -     F     (port)         -    -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------



Path 45: MET (392 ps) Late External Delay Assertion at pin digital_out[1]
          Group: VCLK
     Startpoint: (R) digital_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[1]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=     392                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_8_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[1]/Q  -       CK->Q F     DFFQX4         2 51.6   112   396     396    (-,-) 
  digital_out[1]        -       -     F     (port)         -    -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------



Path 46: MET (392 ps) Late External Delay Assertion at pin digital_out[3]
          Group: VCLK
     Startpoint: (R) digital_out_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=     392                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_6_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[3]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[3]/Q  -       CK->Q F     DFFQX4         2 51.6   112   396     396    (-,-) 
  digital_out[3]        -       -     F     (port)         -    -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------



Path 47: MET (392 ps) Late External Delay Assertion at pin digital_out[4]
          Group: VCLK
     Startpoint: (R) digital_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=     392                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_5_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[4]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[4]/Q  -       CK->Q F     DFFQX4         2 51.6   112   396     396    (-,-) 
  digital_out[4]        -       -     F     (port)         -    -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

