HelpInfo,C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Gray_Code_Counter.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Gray_Code_Counter.srr'/linenumber/49||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.gray_code_counter.architecture_gray_code_counter.||Gray_Code_Counter.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Gray_Code_Counter.srr'/linenumber/50||Gray_Code_Counter.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Gray_Code_Counter.vhd'/linenumber/26
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist Gray_Code_Counter ||Gray_Code_Counter.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Gray_Code_Counter.srr'/linenumber/178||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock Gray_Code_Counter|CLK which controls 9 sequential elements including bin_cntr[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Gray_Code_Counter.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Gray_Code_Counter.srr'/linenumber/204||gray_code_counter.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Gray_Code_Counter.vhd'/linenumber/47
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Gray_Code_Counter.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Gray_Code_Counter.srr'/linenumber/206||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.Gray_Code_Counter(architecture_gray_code_counter) instance bin_cntr[7:0] ||Gray_Code_Counter.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Gray_Code_Counter.srr'/linenumber/275||gray_code_counter.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Gray_Code_Counter.vhd'/linenumber/47
Implementation;Synthesis||FP130||@N: Promoting Net CLK on CLKINT  I_1 ||Gray_Code_Counter.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Gray_Code_Counter.srr'/linenumber/309||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Gray_Code_Counter|CLK with period 10.00ns. Please declare a user-defined clock on port CLK.||Gray_Code_Counter.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Gray_Code_Counter.srr'/linenumber/358||null;null
