{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1502291360583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502291360584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:09:20 2017 " "Processing started: Wed Aug  9 11:09:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502291360584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1502291360584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off top -c top --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off top -c top --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1502291360584 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291360955 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291360955 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291360956 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_0__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_0__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361018 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361018 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_0__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_0__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361018 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_10__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_10__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361045 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361045 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_10__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_10__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361046 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_11__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_11__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361073 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361073 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_11__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_11__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361073 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_12__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_12__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361101 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361101 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_12__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_12__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361101 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_13__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_13__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361128 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361128 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_13__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_13__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361128 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_14__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_14__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361155 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361155 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_14__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_14__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361155 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_15__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_15__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361183 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361183 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_15__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_15__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361183 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_16__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_16__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361210 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361210 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_16__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_16__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361210 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_17__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_17__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361237 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361237 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_17__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_17__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361237 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_18__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_18__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361265 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361265 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_18__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_18__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361265 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_19__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_19__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361294 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361294 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_19__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_19__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361294 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_1__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_1__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361322 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361322 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_1__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_1__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361322 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_20__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_20__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361350 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361350 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_20__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_20__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361350 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_21__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_21__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361379 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361379 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_21__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_21__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361379 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_22__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_22__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361407 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361407 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_22__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_22__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361407 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_23__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_23__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361435 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361435 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_23__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_23__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361435 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_2__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_2__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361462 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361462 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_2__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_2__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361463 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_3__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_3__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361489 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361489 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_3__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_3__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361489 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_4__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_4__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361515 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361515 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_4__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_4__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361515 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_5__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_5__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361542 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361542 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_5__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_5__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361542 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_6__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_6__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361571 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361571 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_6__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_6__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361571 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_7__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_7__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361599 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361599 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_7__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_7__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361599 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_8__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_8__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361628 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361628 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_8__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_8__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361628 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:memories_9__ram_top_i " "Previously generated Fitter netlist for partition \"ram_top:memories_9__ram_top_i\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502291361657 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502291361657 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_9__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_9__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291361657 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "25 " "Resolved and merged 25 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1502291361706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1502291362015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362015 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "672 " "Found 672 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1502291362509 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "1152 " "Found 1152 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1502291362509 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|WideOr2 ram_top:memories\[0\].ram_top_i\|LEDG\[1\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDG\[1\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|WideOr2\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 455 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDG[1]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|WideOr0 ram_top:memories\[0\].ram_top_i\|LEDG\[3\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDG\[3\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|WideOr0\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 455 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDG[3]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|LEDG~2 ram_top:memories\[0\].ram_top_i\|LEDG\[4\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDG\[4\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|LEDG~2\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDG[4]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[17\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[17\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[17]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[16\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[16\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[16]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[15\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[15\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[15]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[14\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[14\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[14]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[13\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[13\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[13]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[12\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[12\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[12]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[11\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[11\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[11]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[10\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[10\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[10]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[9\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[9\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[9]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[8\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[8\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[8]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[7\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[7\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[7]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[6\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[6\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[6]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[5\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[5\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[5]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[4\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[4\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[4]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[3\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[3\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[3]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[2\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[2\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[2]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[1\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[1\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502291362513 "|top|ram_top:memories[0].ram_top_i|LEDR[1]"} { "Warning" "WAMERGE_DANGLING_PORT_FOOTER" "20 " "Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" {  } {  } 0 35039 "Only the first %1!d! ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" 0 0 "Design Software" 0 -1 1502291362513 ""}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Design Software" 0 -1 1502291362513 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502291362768 "|top|SW[12]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1502291362768 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10561 " "Implemented 10561 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1502291362769 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1502291362769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9786 " "Implemented 9786 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1502291362769 ""} { "Info" "ICUT_CUT_TM_RAMS" "681 " "Implemented 681 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1502291362769 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1502291362769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1502291362769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 65 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1489 " "Peak virtual memory: 1489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502291363449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:09:23 2017 " "Processing ended: Wed Aug  9 11:09:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502291363449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502291363449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502291363449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1502291363449 ""}
