/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [23:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire [19:0] celloutsig_0_33z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [5:0] celloutsig_0_5z;
  wire [15:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [16:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[14] & in_data[13]);
  assign celloutsig_0_47z = ~(celloutsig_0_18z & celloutsig_0_33z[16]);
  assign celloutsig_0_6z = ~(celloutsig_0_4z & celloutsig_0_2z);
  assign celloutsig_0_69z = ~(celloutsig_0_3z & celloutsig_0_49z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z & celloutsig_1_0z[1]);
  assign celloutsig_1_4z = ~(celloutsig_1_3z & celloutsig_1_0z[4]);
  assign celloutsig_0_17z = ~(celloutsig_0_3z & celloutsig_0_15z);
  assign celloutsig_0_19z = ~(celloutsig_0_1z[2] & celloutsig_0_6z);
  assign celloutsig_0_20z = ~(celloutsig_0_0z & celloutsig_0_4z);
  assign celloutsig_0_27z = ~(celloutsig_0_16z[2] & celloutsig_0_3z);
  assign celloutsig_0_3z = ~(in_data[0] & celloutsig_0_0z);
  assign celloutsig_0_49z = celloutsig_0_15z | _00_;
  assign celloutsig_0_51z = celloutsig_0_47z | celloutsig_0_32z[1];
  assign celloutsig_1_12z = celloutsig_1_5z[2] | celloutsig_1_7z[0];
  assign celloutsig_1_16z = celloutsig_1_8z[10] | celloutsig_1_3z;
  assign celloutsig_0_14z = celloutsig_0_12z[6] | celloutsig_0_12z[1];
  assign celloutsig_0_15z = celloutsig_0_10z | celloutsig_0_12z[3];
  assign celloutsig_0_18z = celloutsig_0_9z | celloutsig_0_10z;
  assign celloutsig_0_2z = celloutsig_0_0z | in_data[17];
  assign celloutsig_0_21z = celloutsig_0_18z | celloutsig_0_19z;
  assign celloutsig_0_29z = celloutsig_0_8z[3] | celloutsig_0_13z[0];
  reg [14:0] _23_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _23_ <= 15'h0000;
    else _23_ <= { celloutsig_0_12z[1:0], celloutsig_0_9z, celloutsig_0_38z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_4z };
  assign { _00_, _01_[13:0] } = _23_;
  assign celloutsig_0_4z = { in_data[55:51], celloutsig_0_0z } < celloutsig_0_1z[11:6];
  assign celloutsig_1_1z = in_data[187:184] < celloutsig_1_0z[3:0];
  assign celloutsig_1_6z = { celloutsig_1_0z[6:0], celloutsig_1_1z } < { celloutsig_1_0z[2:0], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_8z[4:0], celloutsig_1_1z } < { in_data[173:169], celloutsig_1_3z };
  assign celloutsig_1_14z = { celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_6z } < { celloutsig_1_0z[4:1], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_9z = { in_data[6], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z } < { celloutsig_0_5z[4:0], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_8z[8], celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_20z } < { celloutsig_0_1z[8:6], celloutsig_0_20z };
  assign celloutsig_0_11z = { celloutsig_0_8z[6:1], celloutsig_0_10z } < { celloutsig_0_5z[5:2], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_5z[3:0], celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_14z } < { celloutsig_0_12z[5:0], celloutsig_0_9z, celloutsig_0_19z };
  assign celloutsig_0_5z = ~ celloutsig_0_1z[12:7];
  assign celloutsig_0_68z = ~ { celloutsig_0_23z[13:0], celloutsig_0_51z, celloutsig_0_2z };
  assign celloutsig_1_15z = ~ { celloutsig_1_0z[2:0], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_17z = ~ { celloutsig_1_0z[5:4], celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_3z };
  assign celloutsig_0_1z = ~ in_data[53:30];
  assign celloutsig_0_22z = ~ { celloutsig_0_1z[15:13], celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_0_23z = ~ { celloutsig_0_5z[4:0], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_25z = ~ celloutsig_0_12z[2:0];
  assign celloutsig_0_38z = { celloutsig_0_22z[5:1], celloutsig_0_9z, celloutsig_0_24z } | celloutsig_0_33z[13:7];
  assign celloutsig_1_0z = in_data[141:134] | in_data[152:145];
  assign celloutsig_1_2z = celloutsig_1_0z[6:2] | { in_data[179:176], celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[122:120] | in_data[180:178];
  assign celloutsig_1_7z = celloutsig_1_0z[6:3] | in_data[108:105];
  assign celloutsig_1_8z = { in_data[106:98], celloutsig_1_3z, celloutsig_1_7z } | { in_data[111:99], celloutsig_1_6z };
  assign celloutsig_0_8z = { in_data[65:55], celloutsig_0_3z, celloutsig_0_0z } | in_data[18:6];
  assign celloutsig_1_10z = { celloutsig_1_8z[13:10], celloutsig_1_0z } | { celloutsig_1_8z[8:3], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_8z[6], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_16z } | celloutsig_1_17z[12:2];
  assign celloutsig_1_19z = celloutsig_1_17z[10:8] | { celloutsig_1_15z[10:9], celloutsig_1_9z };
  assign celloutsig_0_12z = celloutsig_0_8z[12:6] | { celloutsig_0_8z[11:6], celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_12z[5:4], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_9z } | { in_data[44:40], celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_5z[4:3], celloutsig_0_13z, celloutsig_0_4z } | { in_data[90:83], celloutsig_0_9z };
  assign celloutsig_0_31z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_24z } | { celloutsig_0_5z[2:0], celloutsig_0_29z, celloutsig_0_27z };
  assign celloutsig_0_32z = { celloutsig_0_12z[6:2], celloutsig_0_20z } | { celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_25z };
  assign celloutsig_0_33z = { celloutsig_0_8z[7:4], celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_9z } | { in_data[90:76], celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_14z };
  assign _01_[14] = _00_;
  assign { out_data[138:128], out_data[98:96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
