
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity radixrimplement is
  Port (x,y : in std_logic_vector(2 downto 0);
        ck, btn0, btn1 : in std_logic;
        z : out std_logic_vector(2 downto 0) );
end radixrimplement;

architecture structural of radixrimplement is

begin


end structural;
