

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Thu May  9 21:47:16 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D3
    * Solution:       comb_4 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+------------+-----+
    |              Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |           |            |            |     |
    |              & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT    | URAM|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+------------+-----+
    |+ test                            |     -|  0.00|       77|  770.000|         -|       78|     -|        no|  8 (~0%)|  496 (19%)|   8482 (1%)|  14962 (5%)|    -|
    | + test_Pipeline_ARRAY_1_READ     |     -|  0.00|       11|  110.000|         -|       11|     -|        no|        -|          -|   587 (~0%)|    73 (~0%)|    -|
    |  o ARRAY_1_READ                  |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_ARRAY_2_READ     |     -|  0.00|       11|  110.000|         -|       11|     -|        no|        -|          -|   587 (~0%)|    73 (~0%)|    -|
    |  o ARRAY_2_READ                  |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_VITIS_LOOP_36_1  |     -|  0.04|       13|  130.000|         -|       13|     -|        no|        -|  496 (19%)|  4311 (~0%)|  11125 (4%)|    -|
    |  o VITIS_LOOP_36_1               |     -|  7.30|       11|  110.000|         4|        1|     9|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_ARRAY_WRITE      |     -|  0.00|       11|  110.000|         -|       11|     -|        no|        -|          -|    66 (~0%)|   122 (~0%)|    -|
    |  o ARRAY_WRITE                   |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|        -|          -|           -|           -|    -|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=8            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| out1     | inout     | long unsigned int* |
| arg1     | inout     | long unsigned int* |
| arg2     | inout     | long unsigned int* |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 9      | 64    | ARRAY_1_READ | d3.cpp:22:2   |
| m_axi_mem    | read      | 9      | 64    | ARRAY_2_READ | d3.cpp:29:2   |
| m_axi_mem    | write     | 9      | 64    | ARRAY_WRITE  | d3.cpp:76:2   |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d3.cpp:24:15    | read      | Widen Fail   |        | ARRAY_1_READ | d3.cpp:22:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d3.cpp:24:15    | read      | Inferred     | 9      | ARRAY_1_READ | d3.cpp:22:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d3.cpp:31:15    | read      | Widen Fail   |        | ARRAY_2_READ | d3.cpp:29:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d3.cpp:31:15    | read      | Inferred     | 9      | ARRAY_2_READ | d3.cpp:29:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d3.cpp:78:11    | write     | Widen Fail   |        | ARRAY_WRITE  | d3.cpp:76:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d3.cpp:78:11    | write     | Inferred     | 9      | ARRAY_WRITE  | d3.cpp:76:2   |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+-------------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable          | Op  | Impl   | Latency |
+----------------------------------+-----+--------+-------------------+-----+--------+---------+
| + test                           | 496 |        |                   |     |        |         |
|   add_ln64_fu_534_p2             | -   |        | add_ln64          | add | fabric | 0       |
|   add_ln64_1_fu_554_p2           | -   |        | add_ln64_1        | add | fabric | 0       |
|   add_ln64_2_fu_635_p2           | -   |        | add_ln64_2        | add | fabric | 0       |
|   add_ln64_3_fu_655_p2           | -   |        | add_ln64_3        | add | fabric | 0       |
|   add_ln64_4_fu_675_p2           | -   |        | add_ln64_4        | add | fabric | 0       |
|   add_ln64_5_fu_695_p2           | -   |        | add_ln64_5        | add | fabric | 0       |
|   add_ln64_6_fu_809_p2           | -   |        | add_ln64_6        | add | fabric | 0       |
|   add_ln64_7_fu_829_p2           | -   |        | add_ln64_7        | add | fabric | 0       |
|   out1_w_fu_845_p2               | -   |        | out1_w            | add | fabric | 0       |
|   add_ln65_fu_868_p2             | -   |        | add_ln65          | add | fabric | 0       |
|   add_ln65_1_fu_584_p2           | -   |        | add_ln65_1        | add | fabric | 0       |
|   out1_w_1_fu_892_p2             | -   |        | out1_w_1          | add | fabric | 0       |
|   add_ln66_fu_901_p2             | -   |        | add_ln66          | add | fabric | 0       |
|   add_ln66_1_fu_604_p2           | -   |        | add_ln66_1        | add | fabric | 0       |
|   out1_w_2_fu_928_p2             | -   |        | out1_w_2          | add | fabric | 0       |
|   out1_w_3_fu_715_p2             | -   |        | out1_w_3          | add | fabric | 0       |
|   out1_w_4_fu_734_p2             | -   |        | out1_w_4          | add | fabric | 0       |
|   out1_w_5_fu_754_p2             | -   |        | out1_w_5          | add | fabric | 0       |
|   out1_w_6_fu_774_p2             | -   |        | out1_w_6          | add | fabric | 0       |
|   out1_w_7_fu_939_p2             | -   |        | out1_w_7          | add | fabric | 0       |
|   out1_w_8_fu_959_p2             | -   |        | out1_w_8          | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ    | 0   |        |                   |     |        |         |
|    add_ln22_fu_218_p2            | -   |        | add_ln22          | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ    | 0   |        |                   |     |        |         |
|    add_ln29_fu_218_p2            | -   |        | add_ln29          | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_36_1 | 496 |        |                   |     |        |         |
|    sub_ln55_fu_624_p2            | -   |        | sub_ln55          | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln44          | mul | auto   | 0       |
|    add_ln44_fu_906_p2            | -   |        | add_ln44          | add | fabric | 0       |
|    indvars_iv_next49_fu_694_p2   | -   |        | indvars_iv_next49 | add | fabric | 0       |
|    k_s_fu_726_p2                 | -   |        | k_s               | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U24     | 16  |        | mul_ln56          | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U25     | 16  |        | mul_ln56_1        | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U47     | 16  |        | mul_ln56_2        | mul | auto   | 0       |
|    add_ln56_fu_1265_p2           | -   |        | add_ln56          | add | fabric | 0       |
|    k_1_fu_750_p2                 | -   |        | k_1               | sub | fabric | 0       |
|    k_1_28_fu_776_p2              | -   |        | k_1_28            | sub | fabric | 0       |
|    k_2_fu_798_p2                 | -   |        | k_2               | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U48     | 16  |        | mul_ln56_3        | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U26     | 16  |        | mul_ln56_4        | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U27     | 16  |        | mul_ln56_5        | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U28     | 16  |        | mul_ln56_6        | mul | auto   | 0       |
|    add_ln56_3_fu_1354_p2         | -   |        | add_ln56_3        | add | fabric | 0       |
|    add_ln56_4_fu_1998_p2         | -   |        | add_ln56_4        | add | fabric | 0       |
|    k_2_29_fu_814_p2              | -   |        | k_2_29            | sub | fabric | 0       |
|    sub_ln49_5_fu_820_p2          | -   |        | sub_ln49_5        | sub | fabric | 0       |
|    sub_ln34_13_fu_836_p2         | -   |        | sub_ln34_13       | sub | fabric | 0       |
|    sub_ln34_8_fu_858_p2          | -   |        | sub_ln34_8        | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U49     | 16  |        | mul_ln56_7        | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U29     | 16  |        | mul_ln56_8        | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U30     | 16  |        | mul_ln56_9        | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U31     | 16  |        | mul_ln56_10       | mul | auto   | 0       |
|    add_ln56_7_fu_1442_p2         | -   |        | add_ln56_7        | add | fabric | 0       |
|    add_ln56_8_fu_2072_p2         | -   |        | add_ln56_8        | add | fabric | 0       |
|    sub_ln58_2_fu_874_p2          | -   |        | sub_ln58_2        | sub | fabric | 0       |
|    sub_ln49_3_fu_880_p2          | -   |        | sub_ln49_3        | sub | fabric | 0       |
|    sub_ln34_9_fu_914_p2          | -   |        | sub_ln34_9        | sub | fabric | 0       |
|    sub_ln34_10_fu_927_p2         | -   |        | sub_ln34_10       | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U50     | 16  |        | mul_ln56_11       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U32     | 16  |        | mul_ln56_12       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U33     | 16  |        | mul_ln56_13       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U34     | 16  |        | mul_ln56_14       | mul | auto   | 0       |
|    add_ln56_11_fu_1526_p2        | -   |        | add_ln56_11       | add | fabric | 0       |
|    add_ln56_12_fu_2146_p2        | -   |        | add_ln56_12       | add | fabric | 0       |
|    sub_ln58_3_fu_941_p2          | -   |        | sub_ln58_3        | sub | fabric | 0       |
|    sub_ln49_1_fu_947_p2          | -   |        | sub_ln49_1        | sub | fabric | 0       |
|    sub_ln34_4_fu_962_p2          | -   |        | sub_ln34_4        | sub | fabric | 0       |
|    sub_ln34_5_fu_992_p2          | -   |        | sub_ln34_5        | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U51     | 16  |        | mul_ln56_15       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U35     | 16  |        | mul_ln56_16       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U36     | 16  |        | mul_ln56_17       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U37     | 16  |        | mul_ln56_18       | mul | auto   | 0       |
|    add_ln56_15_fu_1606_p2        | -   |        | add_ln56_15       | add | fabric | 0       |
|    add_ln56_16_fu_2220_p2        | -   |        | add_ln56_16       | add | fabric | 0       |
|    sub_ln58_4_fu_1007_p2         | -   |        | sub_ln58_4        | sub | fabric | 0       |
|    sub_ln49_2_fu_1013_p2         | -   |        | sub_ln49_2        | sub | fabric | 0       |
|    sub_ln34_6_fu_1038_p2         | -   |        | sub_ln34_6        | sub | fabric | 0       |
|    sub_ln34_7_fu_1058_p2         | -   |        | sub_ln34_7        | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U52     | 16  |        | mul_ln56_19       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U38     | 16  |        | mul_ln56_20       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U39     | 16  |        | mul_ln56_21       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U40     | 16  |        | mul_ln56_22       | mul | auto   | 0       |
|    add_ln56_19_fu_1685_p2        | -   |        | add_ln56_19       | add | fabric | 0       |
|    add_ln56_20_fu_2294_p2        | -   |        | add_ln56_20       | add | fabric | 0       |
|    sub_ln58_5_fu_1073_p2         | -   |        | sub_ln58_5        | sub | fabric | 0       |
|    sub_ln49_fu_1079_p2           | -   |        | sub_ln49          | sub | fabric | 0       |
|    sub_ln34_fu_1094_p2           | -   |        | sub_ln34          | sub | fabric | 0       |
|    sub_ln34_1_fu_1124_p2         | -   |        | sub_ln34_1        | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U53     | 16  |        | mul_ln56_23       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U41     | 16  |        | mul_ln56_24       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U42     | 16  |        | mul_ln56_25       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U43     | 16  |        | mul_ln56_26       | mul | auto   | 0       |
|    add_ln56_23_fu_1764_p2        | -   |        | add_ln56_23       | add | fabric | 0       |
|    add_ln56_24_fu_2368_p2        | -   |        | add_ln56_24       | add | fabric | 0       |
|    sub_ln58_fu_1139_p2           | -   |        | sub_ln58          | sub | fabric | 0       |
|    sub_ln34_2_fu_1164_p2         | -   |        | sub_ln34_2        | sub | fabric | 0       |
|    sub_ln34_3_fu_1170_p2         | -   |        | sub_ln34_3        | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U44     | 16  |        | mul_ln56_27       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U45     | 16  |        | mul_ln56_28       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U46     | 16  |        | mul_ln56_29       | mul | auto   | 0       |
|    add_ln56_27_fu_1856_p2        | -   |        | add_ln56_27       | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE     | 0   |        |                   |     |        |         |
|    add_ln76_fu_204_p2            | -   |        | add_ln76          | add | fabric | 0       |
+----------------------------------+-----+--------+-------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------------+---------------------------+
| Type            | Options                                         | Location                  |
+-----------------+-------------------------------------------------+---------------------------+
| interface       | m_axi depth=9 port=out1 offset=slave bundle=mem | d3.cpp:5 in test, out1    |
| interface       | m_axi depth=9 port=arg1 offset=slave bundle=mem | d3.cpp:6 in test, arg1    |
| interface       | m_axi depth=9 port=arg2 offset=slave bundle=mem | d3.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                      | d3.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                   | d3.cpp:15 in test, out1_w |
| array_partition | variable=arg1_r type=complete                   | d3.cpp:16 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                   | d3.cpp:17 in test, arg2_r |
| array_partition | variable=arr type=complete                      | d3.cpp:18 in test, arr    |
| pipeline        | II = 1                                          | d3.cpp:38 in test         |
| unroll          |                                                 | d3.cpp:41 in test         |
| pipeline        | II = 1                                          | d3.cpp:48 in test         |
| unroll          |                                                 | d3.cpp:51 in test         |
+-----------------+-------------------------------------------------+---------------------------+


