Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,425
design__inferred_latch__count,0
design__instance__count,1790
design__instance__area,13661.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0003014161193277687
power__switching__total,0.00023285466886591166
power__leakage__total,1.3912131002769001E-8
power__total,0.0005342846852727234
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.9875868180552023
clock__skew__worst_setup__corner:nom_tt_025C_1v80,3.2533732184666952
timing__hold__ws__corner:nom_tt_025C_1v80,0.3307031408987411
timing__setup__ws__corner:nom_tt_025C_1v80,13.26390235188542
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.330703
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,2.1382483056053276
clock__skew__worst_setup__corner:nom_ss_100C_1v60,6.321235269699271
timing__hold__ws__corner:nom_ss_100C_1v60,0.9334896453381345
timing__setup__ws__corner:nom_ss_100C_1v60,3.064967033591686
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.933490
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,21.421005
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.5633377257458173
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,2.0775453057049145
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11461937279280718
timing__setup__ws__corner:nom_ff_n40C_1v95,16.94546062543972
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114619
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,5
design__max_fanout_violation__count,7
design__max_cap_violation__count,0
clock__skew__worst_hold,2.1990314636103854
clock__skew__worst_setup,2.0103483891052036
timing__hold__ws,0.11112650003624878
timing__setup__ws,2.772424146507699
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111126
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,21.323854
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1790
design__instance__area__stdcell,13661.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.828327
design__instance__utilization__stdcell,0.828327
design__instance__count__class:buffer,1
design__instance__count__class:inverter,29
design__instance__count__class:sequential_cell,197
design__instance__count__class:multi_input_combinational_cell,1088
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,725
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,42764.8
design__violations,0
design__instance__count__class:timing_repair_buffer,193
design__instance__count__class:clock_buffer,9
design__instance__count__class:clock_inverter,7
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,42
antenna_diodes_count,4
route__net,1535
route__net__special,2
route__drc_errors__iter:1,2199
route__wirelength__iter:1,50823
route__drc_errors__iter:2,1896
route__wirelength__iter:2,50270
route__drc_errors__iter:3,1633
route__wirelength__iter:3,50155
route__drc_errors__iter:4,648
route__wirelength__iter:4,50096
route__drc_errors__iter:5,244
route__wirelength__iter:5,50112
route__drc_errors__iter:6,202
route__wirelength__iter:6,50062
route__drc_errors__iter:7,109
route__wirelength__iter:7,50032
route__drc_errors__iter:8,102
route__wirelength__iter:8,50040
route__drc_errors__iter:9,70
route__wirelength__iter:9,50050
route__drc_errors__iter:10,67
route__wirelength__iter:10,50034
route__drc_errors__iter:11,20
route__wirelength__iter:11,50025
route__drc_errors__iter:12,0
route__wirelength__iter:12,50038
route__drc_errors,0
route__wirelength,50038
route__vias,13917
route__vias__singlecut,13917
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,241.42
timing__unannotated_net__count__corner:nom_tt_025C_1v80,27
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,27
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,27
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.9383827314129509
clock__skew__worst_setup__corner:min_tt_025C_1v80,3.1529189040899395
timing__hold__ws__corner:min_tt_025C_1v80,0.32572012675638673
timing__setup__ws__corner:min_tt_025C_1v80,13.458596396060528
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.325720
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,27
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,2.0549258432060844
clock__skew__worst_setup__corner:min_ss_100C_1v60,6.142812210544033
timing__hold__ws__corner:min_ss_100C_1v60,0.9265293239330007
timing__setup__ws__corner:min_ss_100C_1v60,3.402132005743406
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.926529
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,21.537889
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,27
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.5284692832921755
clock__skew__worst_setup__corner:min_ff_n40C_1v95,2.0103483891052036
timing__hold__ws__corner:min_ff_n40C_1v95,0.11112650003624878
timing__setup__ws__corner:min_ff_n40C_1v95,17.081776476793728
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111126
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,27
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,1.0237500026367798
clock__skew__worst_setup__corner:max_tt_025C_1v80,3.3318371227281642
timing__hold__ws__corner:max_tt_025C_1v80,0.336518489266197
timing__setup__ws__corner:max_tt_025C_1v80,13.096159194439915
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.336518
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,27
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,5
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,2.1990314636103854
clock__skew__worst_setup__corner:max_ss_100C_1v60,6.462391249488326
timing__hold__ws__corner:max_ss_100C_1v60,0.9432194181565212
timing__setup__ws__corner:max_ss_100C_1v60,2.772424146507699
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.943219
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,21.323854
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,27
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.6028551162242557
clock__skew__worst_setup__corner:max_ff_n40C_1v95,2.1288575949082507
timing__hold__ws__corner:max_ff_n40C_1v95,0.11870899044197869
timing__setup__ws__corner:max_ff_n40C_1v95,16.83413278645226
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.118709
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,27
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,27
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000053399
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000520714
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000892703
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000520714
design_powergrid__voltage__worst,0.0000520714
design_powergrid__voltage__worst__net:VPWR,1.79995
design_powergrid__drop__worst,0.000053399
design_powergrid__drop__worst__net:VPWR,0.000053399
design_powergrid__voltage__worst__net:VGND,0.0000520714
design_powergrid__drop__worst__net:VGND,0.0000520714
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000009099999999999999270570462395202326888465904630720615386962890625
ir__drop__worst,0.000053399999999999996948274461061600959510542452335357666015625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
