(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : ex2_rlc.brd                                   )
(    Software Version : 17.2S038                                      )
(    Date/Time        : Wed Jul 10 11:58:45 2019                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         '.'
Design Directory:            'C:/Users/user/Desktop/work/orcad/ex2_rlc/allegro'
Old design name:             'ex2_rlc.brd'
New design name:             'ex2_rlc.brd'

CmdLine: netrev -$ -i . -y 1 -h -q netrev_constraint_report.xml C:/Users/user/Desktop/work/orcad/ex2_rlc/allegro/#Taaaaab05972.tmp

------ Preparing to read pst files ------

Starting to read ./pstchip.dat 
   Finished reading ./pstchip.dat (00:00:00.04)
Starting to read ./pstxprt.dat 
   Finished reading ./pstxprt.dat (00:00:00.01)
Starting to read ./pstxnet.dat 
   Finished reading ./pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_17.2/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_17.2/share/local/pcb/symbols 
           C:/Cadence/SPB_17.2/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_17.2/share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_17.2/share/local/pcb/padstacks 
           C:/Cadence/SPB_17.2/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_17.2/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Jul 10 11:58:45 2019
   DESIGN NAME : 'EX2_RLC'
   PACKAGING ON Apr 15 2018 17:30:46

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:05:02
elapsed time  0:00:00

