{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554828056104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554828056119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 12:40:55 2019 " "Processing started: Tue Apr 09 12:40:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554828056119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828056119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CWRU_Transceiver_RX -c CWRU_Transceiver_RX " "Command: quartus_map --read_settings_files=on --write_settings_files=off CWRU_Transceiver_RX -c CWRU_Transceiver_RX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828056119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554828056932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554828056932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_sampler.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_sampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_sampler " "Found entity 1: shift_sampler" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554828066349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cwru_transceiver_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cwru_transceiver_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 CWRU_Transceiver_RX " "Found entity 1: CWRU_Transceiver_RX" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554828066364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cwru_transceiver_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cwru_transceiver_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CWRU_Transceiver_RX_tb " "Found entity 1: CWRU_Transceiver_RX_tb" {  } { { "src/CWRU_Transceiver_RX_tb.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554828066364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk_40_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clk_40_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_40_gen " "Found entity 1: clk_40_gen" {  } { { "src/clk_40_gen.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/clk_40_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554828066364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_display " "Found entity 1: HEX_display" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554828066380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sample_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sample_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sample_decoder " "Found entity 1: sample_decoder" {  } { { "src/sample_decoder.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/sample_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554828066380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CWRU_Transceiver_RX " "Elaborating entity \"CWRU_Transceiver_RX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_40_gen clk_40_gen:c " "Elaborating entity \"clk_40_gen\" for hierarchy \"clk_40_gen:c\"" {  } { { "src/CWRU_Transceiver_RX.v" "c" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_sampler shift_sampler:s " "Elaborating entity \"shift_sampler\" for hierarchy \"shift_sampler:s\"" {  } { { "src/CWRU_Transceiver_RX.v" "s" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sample_flag shift_sampler.v(21) " "Verilog HDL Always Construct warning at shift_sampler.v(21): variable \"sample_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal shift_sampler.v(21) " "Verilog HDL Always Construct warning at shift_sampler.v(21): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter shift_sampler.v(28) " "Verilog HDL Always Construct warning at shift_sampler.v(28): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter shift_sampler.v(30) " "Verilog HDL Always Construct warning at shift_sampler.v(30): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal shift_sampler.v(31) " "Verilog HDL Always Construct warning at shift_sampler.v(31): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sample_flag shift_sampler.v(17) " "Verilog HDL Always Construct warning at shift_sampler.v(17): inferring latch(es) for variable \"sample_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter shift_sampler.v(17) " "Verilog HDL Always Construct warning at shift_sampler.v(17): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sample shift_sampler.v(17) " "Verilog HDL Always Construct warning at shift_sampler.v(17): inferring latch(es) for variable \"sample\", which holds its previous value in one or more paths through the always construct" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_flag shift_sampler.v(36) " "Inferred latch for \"sample_flag\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] shift_sampler.v(36) " "Inferred latch for \"counter\[0\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] shift_sampler.v(36) " "Inferred latch for \"counter\[1\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] shift_sampler.v(36) " "Inferred latch for \"counter\[2\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] shift_sampler.v(36) " "Inferred latch for \"counter\[3\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] shift_sampler.v(36) " "Inferred latch for \"counter\[4\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] shift_sampler.v(36) " "Inferred latch for \"counter\[5\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] shift_sampler.v(36) " "Inferred latch for \"counter\[6\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] shift_sampler.v(36) " "Inferred latch for \"counter\[7\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] shift_sampler.v(36) " "Inferred latch for \"counter\[8\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] shift_sampler.v(36) " "Inferred latch for \"counter\[9\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] shift_sampler.v(36) " "Inferred latch for \"counter\[10\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] shift_sampler.v(36) " "Inferred latch for \"counter\[11\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] shift_sampler.v(36) " "Inferred latch for \"counter\[12\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] shift_sampler.v(36) " "Inferred latch for \"counter\[13\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] shift_sampler.v(36) " "Inferred latch for \"counter\[14\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] shift_sampler.v(36) " "Inferred latch for \"counter\[15\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] shift_sampler.v(36) " "Inferred latch for \"counter\[16\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] shift_sampler.v(36) " "Inferred latch for \"counter\[17\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] shift_sampler.v(36) " "Inferred latch for \"counter\[18\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] shift_sampler.v(36) " "Inferred latch for \"counter\[19\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] shift_sampler.v(36) " "Inferred latch for \"counter\[20\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] shift_sampler.v(36) " "Inferred latch for \"counter\[21\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] shift_sampler.v(36) " "Inferred latch for \"counter\[22\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] shift_sampler.v(36) " "Inferred latch for \"counter\[23\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] shift_sampler.v(36) " "Inferred latch for \"counter\[24\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] shift_sampler.v(36) " "Inferred latch for \"counter\[25\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[26\] shift_sampler.v(36) " "Inferred latch for \"counter\[26\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[27\] shift_sampler.v(36) " "Inferred latch for \"counter\[27\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[28\] shift_sampler.v(36) " "Inferred latch for \"counter\[28\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[29\] shift_sampler.v(36) " "Inferred latch for \"counter\[29\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[30\] shift_sampler.v(36) " "Inferred latch for \"counter\[30\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[31\] shift_sampler.v(36) " "Inferred latch for \"counter\[31\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[0\] shift_sampler.v(28) " "Inferred latch for \"sample\[0\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[1\] shift_sampler.v(28) " "Inferred latch for \"sample\[1\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[2\] shift_sampler.v(28) " "Inferred latch for \"sample\[2\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[3\] shift_sampler.v(28) " "Inferred latch for \"sample\[3\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[4\] shift_sampler.v(28) " "Inferred latch for \"sample\[4\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[5\] shift_sampler.v(28) " "Inferred latch for \"sample\[5\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[6\] shift_sampler.v(28) " "Inferred latch for \"sample\[6\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[7\] shift_sampler.v(28) " "Inferred latch for \"sample\[7\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[8\] shift_sampler.v(28) " "Inferred latch for \"sample\[8\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[9\] shift_sampler.v(28) " "Inferred latch for \"sample\[9\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[10\] shift_sampler.v(28) " "Inferred latch for \"sample\[10\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[11\] shift_sampler.v(28) " "Inferred latch for \"sample\[11\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[12\] shift_sampler.v(28) " "Inferred latch for \"sample\[12\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[13\] shift_sampler.v(28) " "Inferred latch for \"sample\[13\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[14\] shift_sampler.v(28) " "Inferred latch for \"sample\[14\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[15\] shift_sampler.v(28) " "Inferred latch for \"sample\[15\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[16\] shift_sampler.v(28) " "Inferred latch for \"sample\[16\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[17\] shift_sampler.v(28) " "Inferred latch for \"sample\[17\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[18\] shift_sampler.v(28) " "Inferred latch for \"sample\[18\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[19\] shift_sampler.v(28) " "Inferred latch for \"sample\[19\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[20\] shift_sampler.v(28) " "Inferred latch for \"sample\[20\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[21\] shift_sampler.v(28) " "Inferred latch for \"sample\[21\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[22\] shift_sampler.v(28) " "Inferred latch for \"sample\[22\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[23\] shift_sampler.v(28) " "Inferred latch for \"sample\[23\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[24\] shift_sampler.v(28) " "Inferred latch for \"sample\[24\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[25\] shift_sampler.v(28) " "Inferred latch for \"sample\[25\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[26\] shift_sampler.v(28) " "Inferred latch for \"sample\[26\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[27\] shift_sampler.v(28) " "Inferred latch for \"sample\[27\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[28\] shift_sampler.v(28) " "Inferred latch for \"sample\[28\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[29\] shift_sampler.v(28) " "Inferred latch for \"sample\[29\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[30\] shift_sampler.v(28) " "Inferred latch for \"sample\[30\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[31\] shift_sampler.v(28) " "Inferred latch for \"sample\[31\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[32\] shift_sampler.v(28) " "Inferred latch for \"sample\[32\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[33\] shift_sampler.v(28) " "Inferred latch for \"sample\[33\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[34\] shift_sampler.v(28) " "Inferred latch for \"sample\[34\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[35\] shift_sampler.v(28) " "Inferred latch for \"sample\[35\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[36\] shift_sampler.v(28) " "Inferred latch for \"sample\[36\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[37\] shift_sampler.v(28) " "Inferred latch for \"sample\[37\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[38\] shift_sampler.v(28) " "Inferred latch for \"sample\[38\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[39\] shift_sampler.v(28) " "Inferred latch for \"sample\[39\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[40\] shift_sampler.v(28) " "Inferred latch for \"sample\[40\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[41\] shift_sampler.v(28) " "Inferred latch for \"sample\[41\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[42\] shift_sampler.v(28) " "Inferred latch for \"sample\[42\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[43\] shift_sampler.v(28) " "Inferred latch for \"sample\[43\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[44\] shift_sampler.v(28) " "Inferred latch for \"sample\[44\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[45\] shift_sampler.v(28) " "Inferred latch for \"sample\[45\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[46\] shift_sampler.v(28) " "Inferred latch for \"sample\[46\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[47\] shift_sampler.v(28) " "Inferred latch for \"sample\[47\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[48\] shift_sampler.v(28) " "Inferred latch for \"sample\[48\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[49\] shift_sampler.v(28) " "Inferred latch for \"sample\[49\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[50\] shift_sampler.v(28) " "Inferred latch for \"sample\[50\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[51\] shift_sampler.v(28) " "Inferred latch for \"sample\[51\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[52\] shift_sampler.v(28) " "Inferred latch for \"sample\[52\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[53\] shift_sampler.v(28) " "Inferred latch for \"sample\[53\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[54\] shift_sampler.v(28) " "Inferred latch for \"sample\[54\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[55\] shift_sampler.v(28) " "Inferred latch for \"sample\[55\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[56\] shift_sampler.v(28) " "Inferred latch for \"sample\[56\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[57\] shift_sampler.v(28) " "Inferred latch for \"sample\[57\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[58\] shift_sampler.v(28) " "Inferred latch for \"sample\[58\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[59\] shift_sampler.v(28) " "Inferred latch for \"sample\[59\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[60\] shift_sampler.v(28) " "Inferred latch for \"sample\[60\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[61\] shift_sampler.v(28) " "Inferred latch for \"sample\[61\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[62\] shift_sampler.v(28) " "Inferred latch for \"sample\[62\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[63\] shift_sampler.v(28) " "Inferred latch for \"sample\[63\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[64\] shift_sampler.v(28) " "Inferred latch for \"sample\[64\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[65\] shift_sampler.v(28) " "Inferred latch for \"sample\[65\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[66\] shift_sampler.v(28) " "Inferred latch for \"sample\[66\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[67\] shift_sampler.v(28) " "Inferred latch for \"sample\[67\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[68\] shift_sampler.v(28) " "Inferred latch for \"sample\[68\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[69\] shift_sampler.v(28) " "Inferred latch for \"sample\[69\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[70\] shift_sampler.v(28) " "Inferred latch for \"sample\[70\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[71\] shift_sampler.v(28) " "Inferred latch for \"sample\[71\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[72\] shift_sampler.v(28) " "Inferred latch for \"sample\[72\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[73\] shift_sampler.v(28) " "Inferred latch for \"sample\[73\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[74\] shift_sampler.v(28) " "Inferred latch for \"sample\[74\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[75\] shift_sampler.v(28) " "Inferred latch for \"sample\[75\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[76\] shift_sampler.v(28) " "Inferred latch for \"sample\[76\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[77\] shift_sampler.v(28) " "Inferred latch for \"sample\[77\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[78\] shift_sampler.v(28) " "Inferred latch for \"sample\[78\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[79\] shift_sampler.v(28) " "Inferred latch for \"sample\[79\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_decoder sample_decoder:d " "Elaborating entity \"sample_decoder\" for hierarchy \"sample_decoder:d\"" {  } { { "src/CWRU_Transceiver_RX.v" "d" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554828066442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_display HEX_display:h " "Elaborating entity \"HEX_display\" for hierarchy \"HEX_display:h\"" {  } { { "src/CWRU_Transceiver_RX.v" "h" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554828066458 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 HEX_display.v(6) " "Verilog HDL Always Construct warning at HEX_display.v(6): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554828066458 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] HEX_display.v(10) " "Inferred latch for \"HEX0\[0\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066458 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] HEX_display.v(10) " "Inferred latch for \"HEX0\[1\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066458 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] HEX_display.v(10) " "Inferred latch for \"HEX0\[2\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066458 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] HEX_display.v(10) " "Inferred latch for \"HEX0\[3\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066458 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] HEX_display.v(10) " "Inferred latch for \"HEX0\[4\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066458 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] HEX_display.v(10) " "Inferred latch for \"HEX0\[5\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066458 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] HEX_display.v(10) " "Inferred latch for \"HEX0\[6\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828066458 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample_flag " "Latch shift_sampler:s\|sample_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR GPIO_1\[17\] " "Ports ENA and CLR on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067312 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[74\] " "Latch shift_sampler:s\|sample\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067312 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[72\] " "Latch shift_sampler:s\|sample\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067312 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[70\] " "Latch shift_sampler:s\|sample\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067312 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[71\] " "Latch shift_sampler:s\|sample\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067312 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[73\] " "Latch shift_sampler:s\|sample\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[79\] " "Latch shift_sampler:s\|sample\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[75\] " "Latch shift_sampler:s\|sample\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[76\] " "Latch shift_sampler:s\|sample\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[77\] " "Latch shift_sampler:s\|sample\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[78\] " "Latch shift_sampler:s\|sample\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[1\] " "Latch shift_sampler:s\|counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE shift_sampler:s\|counter\[31\] " "Ports ENA and PRE on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[31\] " "Latch shift_sampler:s\|counter\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[0\] " "Latch shift_sampler:s\|counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE shift_sampler:s\|counter\[31\] " "Ports ENA and PRE on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[30\] " "Latch shift_sampler:s\|counter\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[29\] " "Latch shift_sampler:s\|counter\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[28\] " "Latch shift_sampler:s\|counter\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[27\] " "Latch shift_sampler:s\|counter\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[26\] " "Latch shift_sampler:s\|counter\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[25\] " "Latch shift_sampler:s\|counter\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[24\] " "Latch shift_sampler:s\|counter\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[23\] " "Latch shift_sampler:s\|counter\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[22\] " "Latch shift_sampler:s\|counter\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[21\] " "Latch shift_sampler:s\|counter\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[20\] " "Latch shift_sampler:s\|counter\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[19\] " "Latch shift_sampler:s\|counter\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[18\] " "Latch shift_sampler:s\|counter\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[17\] " "Latch shift_sampler:s\|counter\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[16\] " "Latch shift_sampler:s\|counter\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[15\] " "Latch shift_sampler:s\|counter\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[14\] " "Latch shift_sampler:s\|counter\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[13\] " "Latch shift_sampler:s\|counter\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[12\] " "Latch shift_sampler:s\|counter\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[11\] " "Latch shift_sampler:s\|counter\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[10\] " "Latch shift_sampler:s\|counter\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[9\] " "Latch shift_sampler:s\|counter\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[8\] " "Latch shift_sampler:s\|counter\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[7\] " "Latch shift_sampler:s\|counter\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[6\] " "Latch shift_sampler:s\|counter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE shift_sampler:s\|counter\[31\] " "Ports ENA and PRE on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[5\] " "Latch shift_sampler:s\|counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[4\] " "Latch shift_sampler:s\|counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR shift_sampler:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[3\] " "Latch shift_sampler:s\|counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE shift_sampler:s\|counter\[31\] " "Ports ENA and PRE on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|counter\[2\] " "Latch shift_sampler:s\|counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE shift_sampler:s\|counter\[31\] " "Ports ENA and PRE on the latch are fed by the same signal shift_sampler:s\|counter\[31\]" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[64\] " "Latch shift_sampler:s\|sample\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[62\] " "Latch shift_sampler:s\|sample\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[60\] " "Latch shift_sampler:s\|sample\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[61\] " "Latch shift_sampler:s\|sample\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[63\] " "Latch shift_sampler:s\|sample\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[69\] " "Latch shift_sampler:s\|sample\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[65\] " "Latch shift_sampler:s\|sample\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[66\] " "Latch shift_sampler:s\|sample\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[67\] " "Latch shift_sampler:s\|sample\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[68\] " "Latch shift_sampler:s\|sample\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[54\] " "Latch shift_sampler:s\|sample\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[52\] " "Latch shift_sampler:s\|sample\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[50\] " "Latch shift_sampler:s\|sample\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[51\] " "Latch shift_sampler:s\|sample\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[53\] " "Latch shift_sampler:s\|sample\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[59\] " "Latch shift_sampler:s\|sample\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[55\] " "Latch shift_sampler:s\|sample\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[56\] " "Latch shift_sampler:s\|sample\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[57\] " "Latch shift_sampler:s\|sample\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[58\] " "Latch shift_sampler:s\|sample\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[44\] " "Latch shift_sampler:s\|sample\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[42\] " "Latch shift_sampler:s\|sample\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[40\] " "Latch shift_sampler:s\|sample\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[41\] " "Latch shift_sampler:s\|sample\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[43\] " "Latch shift_sampler:s\|sample\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[49\] " "Latch shift_sampler:s\|sample\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[45\] " "Latch shift_sampler:s\|sample\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[46\] " "Latch shift_sampler:s\|sample\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[47\] " "Latch shift_sampler:s\|sample\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[48\] " "Latch shift_sampler:s\|sample\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[34\] " "Latch shift_sampler:s\|sample\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[32\] " "Latch shift_sampler:s\|sample\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[30\] " "Latch shift_sampler:s\|sample\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[31\] " "Latch shift_sampler:s\|sample\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[33\] " "Latch shift_sampler:s\|sample\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[39\] " "Latch shift_sampler:s\|sample\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[35\] " "Latch shift_sampler:s\|sample\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[36\] " "Latch shift_sampler:s\|sample\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[37\] " "Latch shift_sampler:s\|sample\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[38\] " "Latch shift_sampler:s\|sample\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[24\] " "Latch shift_sampler:s\|sample\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[22\] " "Latch shift_sampler:s\|sample\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[20\] " "Latch shift_sampler:s\|sample\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[21\] " "Latch shift_sampler:s\|sample\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[23\] " "Latch shift_sampler:s\|sample\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[29\] " "Latch shift_sampler:s\|sample\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[25\] " "Latch shift_sampler:s\|sample\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[26\] " "Latch shift_sampler:s\|sample\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[27\] " "Latch shift_sampler:s\|sample\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[28\] " "Latch shift_sampler:s\|sample\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[14\] " "Latch shift_sampler:s\|sample\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[12\] " "Latch shift_sampler:s\|sample\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[10\] " "Latch shift_sampler:s\|sample\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[11\] " "Latch shift_sampler:s\|sample\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[13\] " "Latch shift_sampler:s\|sample\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[19\] " "Latch shift_sampler:s\|sample\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[15\] " "Latch shift_sampler:s\|sample\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[16\] " "Latch shift_sampler:s\|sample\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[17\] " "Latch shift_sampler:s\|sample\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[18\] " "Latch shift_sampler:s\|sample\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[4\] " "Latch shift_sampler:s\|sample\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[2\] " "Latch shift_sampler:s\|sample\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[0\] " "Latch shift_sampler:s\|sample\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[1\] " "Latch shift_sampler:s\|sample\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[3\] " "Latch shift_sampler:s\|sample\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[9\] " "Latch shift_sampler:s\|sample\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[5\] " "Latch shift_sampler:s\|sample\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[6\] " "Latch shift_sampler:s\|sample\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[7\] " "Latch shift_sampler:s\|sample\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_sampler:s\|sample\[8\] " "Latch shift_sampler:s\|sample\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GPIO_1\[17\] " "Ports D and ENA on the latch are fed by the same signal GPIO_1\[17\]" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554828067328 ""}  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554828067328 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554828067468 "|CWRU_Transceiver_RX|HEX0[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554828067468 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554828067547 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC 24 " "Ignored 24 assignments for entity \"DE1_SOC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554828067859 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1554828067859 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554828068015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554828068015 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "36 " "Design contains 36 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[0\] " "No output dependent on input pin \"GPIO_1\[0\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[1\] " "No output dependent on input pin \"GPIO_1\[1\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[2\] " "No output dependent on input pin \"GPIO_1\[2\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[3\] " "No output dependent on input pin \"GPIO_1\[3\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[4\] " "No output dependent on input pin \"GPIO_1\[4\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[5\] " "No output dependent on input pin \"GPIO_1\[5\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[6\] " "No output dependent on input pin \"GPIO_1\[6\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[7\] " "No output dependent on input pin \"GPIO_1\[7\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[8\] " "No output dependent on input pin \"GPIO_1\[8\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[9\] " "No output dependent on input pin \"GPIO_1\[9\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[10\] " "No output dependent on input pin \"GPIO_1\[10\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[11\] " "No output dependent on input pin \"GPIO_1\[11\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[12\] " "No output dependent on input pin \"GPIO_1\[12\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[13\] " "No output dependent on input pin \"GPIO_1\[13\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[14\] " "No output dependent on input pin \"GPIO_1\[14\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[15\] " "No output dependent on input pin \"GPIO_1\[15\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[16\] " "No output dependent on input pin \"GPIO_1\[16\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[18\] " "No output dependent on input pin \"GPIO_1\[18\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[19\] " "No output dependent on input pin \"GPIO_1\[19\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[20\] " "No output dependent on input pin \"GPIO_1\[20\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[21\] " "No output dependent on input pin \"GPIO_1\[21\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[22\] " "No output dependent on input pin \"GPIO_1\[22\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[23\] " "No output dependent on input pin \"GPIO_1\[23\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[24\] " "No output dependent on input pin \"GPIO_1\[24\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[25\] " "No output dependent on input pin \"GPIO_1\[25\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[26\] " "No output dependent on input pin \"GPIO_1\[26\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[27\] " "No output dependent on input pin \"GPIO_1\[27\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[28\] " "No output dependent on input pin \"GPIO_1\[28\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[29\] " "No output dependent on input pin \"GPIO_1\[29\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[30\] " "No output dependent on input pin \"GPIO_1\[30\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[31\] " "No output dependent on input pin \"GPIO_1\[31\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[32\] " "No output dependent on input pin \"GPIO_1\[32\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[33\] " "No output dependent on input pin \"GPIO_1\[33\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[34\] " "No output dependent on input pin \"GPIO_1\[34\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[35\] " "No output dependent on input pin \"GPIO_1\[35\]\"" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554828068093 "|CWRU_Transceiver_RX|GPIO_1[35]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554828068093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "433 " "Implemented 433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554828068093 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554828068093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "389 " "Implemented 389 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554828068093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554828068093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 300 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 300 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554828068140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 12:41:08 2019 " "Processing ended: Tue Apr 09 12:41:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554828068140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554828068140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554828068140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554828068140 ""}
