// Simple RISC-V Test Program
// Tests basic dual-issue capability with independent instructions

// Independent ALU operations (can dual-issue)
00500093  // addi x1, x0, 5
00A00113  // addi x2, x0, 10
00F00193  // addi x3, x0, 15
01400213  // addi x4, x0, 20

// Dependent operations (cannot dual-issue)
002082B3  // add  x5, x1, x2      ; x5 = x1 + x2
00528313  // addi x6, x5, 5       ; x6 = x5 + 5 (depends on x5)

// More independent operations
01E00393  // addi x7, x0, 30
02300413  // addi x8, x0, 35

// Arithmetic with registers
00738433  // add  x8, x7, x7      ; x8 = x7 + x7
004404B3  // add  x9, x8, x4      ; x9 = x8 + x4

// Store and load
00102023  // sw   x1, 0(x0)       ; mem[0] = x1
00402503  // lw   x10, 4(x0)      ; x10 = mem[4]

// Simple branch
00150593  // addi x11, x10, 1
00B50463  // beq  x10, x11, skip
00C00613  // addi x12, x0, 12

// skip:
00D00693  // addi x13, x0, 13

// End with infinite loop
0000006F  // jal  x0, .
