Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: Framework_sch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Framework_sch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Framework_sch"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : Framework_sch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ngc"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\logic\Framework-pro\MUX441.vf" into library work
Parsing module <MUX441>.
Analyzing Verilog file "E:\logic\Framework-pro\MC14495_ZJU.vf" into library work
Parsing module <MC14495_ZJU>.
Analyzing Verilog file "E:\logic\Framework-pro\MB_DFF.vf" into library work
Parsing module <MB_DFF>.
Analyzing Verilog file "E:\logic\Framework-pro\CLA.vf" into library work
Parsing module <CLA>.
Analyzing Verilog file "E:\logic\Framework-pro\add.vf" into library work
Parsing module <add>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\Regs_8bit.v" into library work
Parsing module <Regs_8bit>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\Hex2Seg.v" into library work
Parsing module <Hex2Seg>.
Analyzing Verilog file "E:\logic\Framework-pro\ExMUX_sch.vf" into library work
Parsing module <MUX441_MUSER_ExMUX_sch>.
Parsing module <ExMUX_sch>.
Analyzing Verilog file "E:\logic\Framework-pro\Decoder_38_sch.vf" into library work
Parsing module <Decoder_38_sch>.
Analyzing Verilog file "E:\logic\Framework-pro\add4b.vf" into library work
Parsing module <CLA_MUSER_add4b>.
Parsing module <add_MUSER_add4b>.
Parsing module <add4b>.
Analyzing Verilog file "E:\logic\Framework-pro\P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "E:\logic\Framework-pro\ngc\LED_P2S_IO.v" into library work
Parsing module <LED_P2S>.
Analyzing Verilog file "E:\logic\Framework-pro\MUX2T1_64.v" into library work
Parsing module <MUX2T1_64>.
Analyzing Verilog file "E:\logic\Framework-pro\ScanSync.vf" into library work
Parsing module <MUX441_MUSER_ScanSync>.
Parsing module <ExMUX_sch_MUSER_ScanSync>.
Parsing module <ScanSync>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\Reg_32.v" into library work
Parsing module <Reg_32>.
Analyzing Verilog file "E:\logic\Framework-pro\MUX8T1_32.vf" into library work
Parsing module <MUX441_MUSER_MUX8T1_32>.
Parsing module <ExMUX_sch_MUSER_MUX8T1_32>.
Parsing module <MUX8T1_32>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\HexTo8SEG.v" into library work
Parsing module <HexTo8SEG>.
Analyzing Verilog file "E:\logic\Framework-pro\HCT138_sch.vf" into library work
Parsing module <Decoder_38_sch_MUSER_HCT138_sch>.
Parsing module <HCT138_sch>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\DM74LS194.v" into library work
Parsing module <DM74LS194>.
Analyzing Verilog file "E:\logic\Framework-pro\ADC32.vf" into library work
Parsing module <CLA_MUSER_ADC32>.
Parsing module <add_MUSER_ADC32>.
Parsing module <add4b_MUSER_ADC32>.
Parsing module <ADC32>.
Analyzing Verilog file "E:\logic\Framework-pro\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "E:\logic\Framework-pro\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "E:\logic\Framework-pro\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "E:\logic\Framework-pro\Multi_8CH32.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\VGA_Control.v" into library work
Parsing module <VGA_Control>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\VGA.v" into library work
Parsing module <VGA>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\Snake_Eatting_Food.v" into library work
Parsing module <Snake_Eatting_Food>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\Snake.v" into library work
Parsing module <Snake>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\Shift_32.v" into library work
Parsing module <Shift_32>.
Analyzing Verilog file "E:\logic\Framework-pro\Seg7_Dev.vf" into library work
Parsing module <MC14495_ZJU_MUSER_Seg7_Dev>.
Parsing module <MUX441_MUSER_Seg7_Dev>.
Parsing module <ExMUX_sch_MUSER_Seg7_Dev>.
Parsing module <ScanSync_MUSER_Seg7_Dev>.
Parsing module <Seg7_Dev>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\Regs_8_32.v" into library work
Parsing module <Regs_8_32>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\PIO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\GPIO.v" into library work
Parsing module <GPIO>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\Game_Ctrl_Unit.v" into library work
Parsing module <Game_Ctrl_Unit>.
Analyzing Verilog file "E:\logic\Framework-pro\Display.vf" into library work
Parsing module <Display>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\counter_32_rev.v" into library work
Parsing module <counter_32_rev>.
Analyzing Verilog file "E:\logic\Framework-pro\counter4.vf" into library work
Parsing module <counter4>.
Analyzing Verilog file "E:\logic\Framework-pro\Code\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "E:\logic\Framework-pro\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "E:\logic\Framework-pro\Framework_sch.vf" into library work
Parsing module <MC14495_ZJU_MUSER_Framework_sch>.
Parsing module <MUX441_MUSER_Framework_sch>.
Parsing module <ExMUX_sch_MUSER_Framework_sch>.
Parsing module <ScanSync_MUSER_Framework_sch>.
Parsing module <Seg7_Dev_MUSER_Framework_sch>.
Parsing module <Display_MUSER_Framework_sch>.
Parsing module <counter4_MUSER_Framework_sch>.
Parsing module <Framework_sch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Framework_sch>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "E:\logic\Framework-pro\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "E:\logic\Framework-pro\Framework_sch.vf" Line 876: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "E:\logic\Framework-pro\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.

Elaborating module <clkdiv>.

Elaborating module <Multi_8CH32>.

Elaborating module <MUX8T1_32>.

Elaborating module <ExMUX_sch_MUSER_MUX8T1_32>.

Elaborating module <MUX441_MUSER_MUX8T1_32>.

Elaborating module <AND2>.

Elaborating module <OR4>.

Elaborating module <INV>.

Elaborating module <OR2>.

Elaborating module <ExMUX_sch>.

Elaborating module <MUX441_MUSER_ExMUX_sch>.

Elaborating module <VCC>.

Elaborating module <GND>.
WARNING:HDLCompiler:1127 - "E:\logic\Framework-pro\Framework_sch.vf" Line 912: Assignment to G0 ignored, since the identifier is never used

Elaborating module <Seg7_Dev_MUSER_Framework_sch>.

Elaborating module <ScanSync_MUSER_Framework_sch>.

Elaborating module <BUF>.

Elaborating module <ExMUX_sch_MUSER_Framework_sch>.

Elaborating module <MUX441_MUSER_Framework_sch>.
WARNING:HDLCompiler:634 - "E:\logic\Framework-pro\Framework_sch.vf" Line 532: Net <G0> does not have a driver.
WARNING:HDLCompiler:634 - "E:\logic\Framework-pro\Framework_sch.vf" Line 534: Net <V5> does not have a driver.

Elaborating module <MC14495_ZJU_MUSER_Framework_sch>.

Elaborating module <AND3>.

Elaborating module <AND4>.

Elaborating module <OR3>.
WARNING:HDLCompiler:1127 - "E:\logic\Framework-pro\Framework_sch.vf" Line 635: Assignment to V5 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\logic\Framework-pro\Framework_sch.vf" Line 636: Assignment to G0 ignored, since the identifier is never used

Elaborating module <PIO>.

Elaborating module <ALU>.

Elaborating module <ADC32>.

Elaborating module <add4b_MUSER_ADC32>.

Elaborating module <add_MUSER_ADC32>.

Elaborating module <XOR2>.

Elaborating module <CLA_MUSER_ADC32>.
WARNING:HDLCompiler:1127 - "E:\logic\Framework-pro\Framework_sch.vf" Line 931: Assignment to XLXN_66 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\logic\Framework-pro\Framework_sch.vf" Line 934: Assignment to zero ignored, since the identifier is never used

Elaborating module <GPIO>.

Elaborating module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)>.
WARNING:HDLCompiler:1499 - "E:\logic\Framework-pro\ngc\LED_P2S_IO.v" Line 21: Empty module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)> remains a black box.

Elaborating module <counter4_MUSER_Framework_sch>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <XNOR2>.

Elaborating module <NOR2>.

Elaborating module <NOR3>.

Elaborating module <NOR4>.

Elaborating module <counter_32_rev>.

Elaborating module <Regs_8_32>.

Elaborating module <HCT138_sch>.

Elaborating module <Decoder_38_sch_MUSER_HCT138_sch>.

Elaborating module <NAND2>.

Elaborating module <Reg_32>.

Elaborating module <Regs_8bit>.

Elaborating module <MB_DFF>.

Elaborating module <NAND3>.
WARNING:HDLCompiler:1127 - "E:\logic\Framework-pro\Code\Regs_8bit.v" Line 31: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\logic\Framework-pro\Code\Regs_8bit.v" Line 32: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\logic\Framework-pro\Code\Regs_8bit.v" Line 33: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\logic\Framework-pro\Code\Regs_8bit.v" Line 34: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\logic\Framework-pro\Code\Regs_8bit.v" Line 35: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\logic\Framework-pro\Code\Regs_8bit.v" Line 36: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\logic\Framework-pro\Code\Regs_8bit.v" Line 37: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\logic\Framework-pro\Code\Regs_8bit.v" Line 38: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "E:\logic\Framework-pro\Code\Regs_8_32.v" Line 32: Net <Yi[31]> does not have a driver.

Elaborating module <MUX2T1_32>.

Elaborating module <Display_MUSER_Framework_sch>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "E:\logic\Framework-pro\P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <HexTo8SEG>.

Elaborating module <Hex2Seg>.

Elaborating module <MC14495_ZJU>.

Elaborating module <MUX2T1_64>.
WARNING:HDLCompiler:552 - "E:\logic\Framework-pro\Framework_sch.vf" Line 682: Input port b[63] is not connected on this instance

Elaborating module <Shift_32>.

Elaborating module <DM74LS194>.

Elaborating module <Game_Ctrl_Unit>.

Elaborating module <Snake>.
WARNING:HDLCompiler:413 - "E:\logic\Framework-pro\Code\Snake.v" Line 202: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:\logic\Framework-pro\Code\Snake.v" Line 203: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:\logic\Framework-pro\Code\Snake.v" Line 204: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:\logic\Framework-pro\Code\Snake.v" Line 205: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:\logic\Framework-pro\Code\Snake.v" Line 308: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:91 - "E:\logic\Framework-pro\Code\Snake.v" Line 334: Signal <bodyX> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\logic\Framework-pro\Code\Snake.v" Line 335: Signal <bodyY> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\logic\Framework-pro\Code\Snake.v" Line 337: Signal <dieFlash> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\logic\Framework-pro\Code\Snake.v" Line 343: Signal <bodyX> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\logic\Framework-pro\Code\Snake.v" Line 344: Signal <valid> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\logic\Framework-pro\Code\Snake.v" Line 350: Signal <dieFlash> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <VGA_Control>.

Elaborating module <VGA>.

Elaborating module <Snake_Eatting_Food>.
WARNING:HDLCompiler:413 - "E:\logic\Framework-pro\Code\Snake_Eatting_Food.v" Line 36: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\logic\Framework-pro\Code\Snake_Eatting_Food.v" Line 61: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:\logic\Framework-pro\Code\Snake_Eatting_Food.v" Line 63: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:634 - "E:\logic\Framework-pro\Framework_sch.vf" Line 824: Net <Co> does not have a driver.
WARNING:HDLCompiler:634 - "E:\logic\Framework-pro\Framework_sch.vf" Line 829: Net <N0> does not have a driver.
WARNING:HDLCompiler:552 - "E:\logic\Framework-pro\Framework_sch.vf" Line 970: Input port SW0 is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Framework_sch>.
    Related source file is "E:\logic\Framework-pro\Framework_sch.vf".
WARNING:Xst:2898 - Port 'SW0', unconnected in block instance 'XLXI_35', is tied to GND.
INFO:Xst:3210 - "E:\logic\Framework-pro\Framework_sch.vf" line 866: Output port <pulse_out> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Framework_sch.vf" line 922: Output port <GPIOf0> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Framework_sch.vf" line 928: Output port <Co> of the instance <XLXI_27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Framework_sch.vf" line 928: Output port <zero> of the instance <XLXI_27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Framework_sch.vf" line 928: Output port <overflow> of the instance <XLXI_27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Framework_sch.vf" line 935: Output port <GPIOf0> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Framework_sch.vf" line 990: Output port <restart> of the instance <XLXI_59> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Framework_sch.vf" line 1001: Output port <bodyNum> of the instance <XLXI_60> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Framework_sch.vf" line 1024: Output port <rdn> of the instance <XLXI_63> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <Co> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <N0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Framework_sch> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "E:\logic\Framework-pro\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_4_o_add_0_OUT> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <Multi_8CH32>.
    Related source file is "E:\logic\Framework-pro\Multi_8CH32.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <cpu_blink>.
    Found 8-bit register for signal <cpu_point>.
    Found 32-bit register for signal <disp_data>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Multi_8CH32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "E:\logic\Framework-pro\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <ExMUX_sch_MUSER_MUX8T1_32>.
    Related source file is "E:\logic\Framework-pro\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <ExMUX_sch_MUSER_MUX8T1_32> synthesized.

Synthesizing Unit <MUX441_MUSER_MUX8T1_32>.
    Related source file is "E:\logic\Framework-pro\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX441_MUSER_MUX8T1_32> synthesized.

Synthesizing Unit <ExMUX_sch>.
    Related source file is "E:\logic\Framework-pro\ExMUX_sch.vf".
    Summary:
	no macro.
Unit <ExMUX_sch> synthesized.

Synthesizing Unit <MUX441_MUSER_ExMUX_sch>.
    Related source file is "E:\logic\Framework-pro\ExMUX_sch.vf".
    Summary:
	no macro.
Unit <MUX441_MUSER_ExMUX_sch> synthesized.

Synthesizing Unit <Seg7_Dev_MUSER_Framework_sch>.
    Related source file is "E:\logic\Framework-pro\Framework_sch.vf".
    Summary:
	no macro.
Unit <Seg7_Dev_MUSER_Framework_sch> synthesized.

Synthesizing Unit <ScanSync_MUSER_Framework_sch>.
    Related source file is "E:\logic\Framework-pro\Framework_sch.vf".
WARNING:Xst:653 - Signal <G0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <V5> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ScanSync_MUSER_Framework_sch> synthesized.

Synthesizing Unit <ExMUX_sch_MUSER_Framework_sch>.
    Related source file is "E:\logic\Framework-pro\Framework_sch.vf".
    Summary:
	no macro.
Unit <ExMUX_sch_MUSER_Framework_sch> synthesized.

Synthesizing Unit <MUX441_MUSER_Framework_sch>.
    Related source file is "E:\logic\Framework-pro\Framework_sch.vf".
    Summary:
	no macro.
Unit <MUX441_MUSER_Framework_sch> synthesized.

Synthesizing Unit <MC14495_ZJU_MUSER_Framework_sch>.
    Related source file is "E:\logic\Framework-pro\Framework_sch.vf".
    Summary:
	no macro.
Unit <MC14495_ZJU_MUSER_Framework_sch> synthesized.

Synthesizing Unit <PIO>.
    Related source file is "E:\logic\Framework-pro\Code\PIO.v".
    Found 32-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PIO> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\logic\Framework-pro\Code\ALU.v".
WARNING:Xst:653 - Signal <zero> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit comparator greater for signal <Slt<0>> created at line 47
    Summary:
	inferred   1 Comparator(s).
Unit <ALU> synthesized.

Synthesizing Unit <ADC32>.
    Related source file is "E:\logic\Framework-pro\ADC32.vf".
    Summary:
	no macro.
Unit <ADC32> synthesized.

Synthesizing Unit <add4b_MUSER_ADC32>.
    Related source file is "E:\logic\Framework-pro\ADC32.vf".
INFO:Xst:3210 - "E:\logic\Framework-pro\ADC32.vf" line 188: Output port <co> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\ADC32.vf" line 195: Output port <co> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\ADC32.vf" line 202: Output port <co> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\ADC32.vf" line 209: Output port <co> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <add4b_MUSER_ADC32> synthesized.

Synthesizing Unit <add_MUSER_ADC32>.
    Related source file is "E:\logic\Framework-pro\ADC32.vf".
    Summary:
	no macro.
Unit <add_MUSER_ADC32> synthesized.

Synthesizing Unit <CLA_MUSER_ADC32>.
    Related source file is "E:\logic\Framework-pro\ADC32.vf".
    Summary:
	no macro.
Unit <CLA_MUSER_ADC32> synthesized.

Synthesizing Unit <GPIO>.
    Related source file is "E:\logic\Framework-pro\Code\GPIO.v".
    Found 32-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <GPIO> synthesized.

Synthesizing Unit <counter4_MUSER_Framework_sch>.
    Related source file is "E:\logic\Framework-pro\Framework_sch.vf".
    Summary:
	no macro.
Unit <counter4_MUSER_Framework_sch> synthesized.

Synthesizing Unit <counter_32_rev>.
    Related source file is "E:\logic\Framework-pro\Code\counter_32_rev.v".
    Found 1-bit register for signal <Rc>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit subtractor for signal <cnt[31]_GND_41_o_sub_5_OUT> created at line 35.
    Found 32-bit adder for signal <cnt[31]_GND_41_o_add_3_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_32_rev> synthesized.

Synthesizing Unit <Regs_8_32>.
    Related source file is "E:\logic\Framework-pro\Code\Regs_8_32.v".
WARNING:Xst:653 - Signal <Yi<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Regs_8_32> synthesized.

Synthesizing Unit <HCT138_sch>.
    Related source file is "E:\logic\Framework-pro\HCT138_sch.vf".
    Summary:
	no macro.
Unit <HCT138_sch> synthesized.

Synthesizing Unit <Decoder_38_sch_MUSER_HCT138_sch>.
    Related source file is "E:\logic\Framework-pro\HCT138_sch.vf".
    Summary:
	no macro.
Unit <Decoder_38_sch_MUSER_HCT138_sch> synthesized.

Synthesizing Unit <Reg_32>.
    Related source file is "E:\logic\Framework-pro\Code\Reg_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Reg_32> synthesized.

Synthesizing Unit <Regs_8bit>.
    Related source file is "E:\logic\Framework-pro\Code\Regs_8bit.v".
INFO:Xst:3210 - "E:\logic\Framework-pro\Code\Regs_8bit.v" line 31: Output port <Qn> of the instance <T0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Code\Regs_8bit.v" line 32: Output port <Qn> of the instance <T1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Code\Regs_8bit.v" line 33: Output port <Qn> of the instance <T2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Code\Regs_8bit.v" line 34: Output port <Qn> of the instance <T3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Code\Regs_8bit.v" line 35: Output port <Qn> of the instance <T4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Code\Regs_8bit.v" line 36: Output port <Qn> of the instance <T5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Code\Regs_8bit.v" line 37: Output port <Qn> of the instance <T6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Code\Regs_8bit.v" line 38: Output port <Qn> of the instance <T7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Regs_8bit> synthesized.

Synthesizing Unit <MB_DFF>.
    Related source file is "E:\logic\Framework-pro\MB_DFF.vf".
    Summary:
	no macro.
Unit <MB_DFF> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "E:\logic\Framework-pro\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <Display_MUSER_Framework_sch>.
    Related source file is "E:\logic\Framework-pro\Framework_sch.vf".
WARNING:Xst:2898 - Port 'b', unconnected in block instance 'XLXI_3', is tied to GND.
    Summary:
	no macro.
Unit <Display_MUSER_Framework_sch> synthesized.

Synthesizing Unit <HexTo8SEG>.
    Related source file is "E:\logic\Framework-pro\Code\HexTo8SEG.v".
    Summary:
	no macro.
Unit <HexTo8SEG> synthesized.

Synthesizing Unit <Hex2Seg>.
    Related source file is "E:\logic\Framework-pro\Code\Hex2Seg.v".
    Summary:
	no macro.
Unit <Hex2Seg> synthesized.

Synthesizing Unit <MC14495_ZJU>.
    Related source file is "E:\logic\Framework-pro\MC14495_ZJU.vf".
    Summary:
	no macro.
Unit <MC14495_ZJU> synthesized.

Synthesizing Unit <MUX2T1_64>.
    Related source file is "E:\logic\Framework-pro\MUX2T1_64.v".
    Summary:
	no macro.
Unit <MUX2T1_64> synthesized.

Synthesizing Unit <Shift_32>.
    Related source file is "E:\logic\Framework-pro\Code\Shift_32.v".
    Summary:
	no macro.
Unit <Shift_32> synthesized.

Synthesizing Unit <DM74LS194>.
    Related source file is "E:\logic\Framework-pro\Code\DM74LS194.v".
INFO:Xst:3210 - "E:\logic\Framework-pro\Code\DM74LS194.v" line 77: Output port <Qn> of the instance <Shift3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Code\DM74LS194.v" line 78: Output port <Qn> of the instance <Shift2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Code\DM74LS194.v" line 79: Output port <Qn> of the instance <Shift1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\logic\Framework-pro\Code\DM74LS194.v" line 80: Output port <Qn> of the instance <Shift0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DM74LS194> synthesized.

Synthesizing Unit <Game_Ctrl_Unit>.
    Related source file is "E:\logic\Framework-pro\Code\Game_Ctrl_Unit.v".
    Found 1-bit register for signal <dieFlash>.
    Found 32-bit register for signal <clk_cnt>.
    Found 2-bit register for signal <gameStatus>.
    Found 1-bit register for signal <restart>.
    Found finite state machine <FSM_0> for signal <gameStatus>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <clk_cnt[31]_GND_59_o_add_7_OUT> created at line 88.
    Found 32-bit comparator greater for signal <n0000> created at line 57
    Found 32-bit comparator greater for signal <n0010> created at line 85
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Game_Ctrl_Unit> synthesized.

Synthesizing Unit <Snake>.
    Related source file is "E:\logic\Framework-pro\Code\Snake.v".
    Found 2-bit register for signal <direct_r>.
    Found 32-bit register for signal <cnt>.
    Found 96-bit register for signal <n0335[95:0]>.
    Found 96-bit register for signal <n0336[95:0]>.
    Found 16-bit register for signal <valid>.
    Found 7-bit register for signal <bodyNum>.
    Found 1-bit register for signal <hitWall>.
    Found 1-bit register for signal <hitBody>.
    Found 1-bit register for signal <addLengthState>.
    Found 1-bit register for signal <turnLeft>.
    Found 1-bit register for signal <turnRight>.
    Found 1-bit register for signal <turnUp>.
    Found 1-bit register for signal <turnDown>.
    Found finite state machine <FSM_1> for signal <direct_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 11                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <cnt[31]_GND_61_o_add_4_OUT> created at line 124.
    Found 6-bit adder for signal <bodyY[0][5]_GND_61_o_add_61_OUT> created at line 203.
    Found 6-bit adder for signal <bodyX[0][5]_GND_61_o_add_63_OUT> created at line 205.
    Found 7-bit adder for signal <bodyNum[6]_GND_61_o_add_102_OUT> created at line 308.
    Found 6-bit subtractor for signal <GND_61_o_GND_61_o_sub_61_OUT<5:0>> created at line 202.
    Found 6-bit subtractor for signal <GND_61_o_GND_61_o_sub_63_OUT<5:0>> created at line 204.
    Found 1-bit 3-to-1 multiplexer for signal <direct[1]_bodyX[0][5]_Mux_64_o> created at line 201.
    Found 1-bit 3-to-1 multiplexer for signal <direct[1]_bodyX[0][5]_Mux_65_o> created at line 201.
    Found 1-bit 3-to-1 multiplexer for signal <direct[1]_bodyX[0][5]_Mux_66_o> created at line 201.
    Found 1-bit 3-to-1 multiplexer for signal <direct[1]_bodyX[0][5]_Mux_67_o> created at line 201.
    Found 1-bit 3-to-1 multiplexer for signal <direct[1]_bodyX[0][5]_Mux_68_o> created at line 201.
    Found 1-bit 3-to-1 multiplexer for signal <direct[1]_bodyX[0][5]_Mux_69_o> created at line 201.
    Found 1-bit 3-to-1 multiplexer for signal <direct[1]_bodyY[0][5]_Mux_70_o> created at line 201.
    Found 1-bit 3-to-1 multiplexer for signal <direct[1]_bodyY[0][4]_Mux_71_o> created at line 201.
    Found 1-bit 3-to-1 multiplexer for signal <direct[1]_bodyY[0][3]_Mux_72_o> created at line 201.
    Found 1-bit 3-to-1 multiplexer for signal <direct[1]_bodyY[0][2]_Mux_73_o> created at line 201.
    Found 1-bit 3-to-1 multiplexer for signal <direct[1]_bodyY[0][1]_Mux_74_o> created at line 201.
    Found 1-bit 3-to-1 multiplexer for signal <direct[1]_bodyY[0][0]_Mux_75_o> created at line 201.
WARNING:Xst:737 - Found 1-bit latch for signal <snake<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <snake<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 6-bit comparator equal for signal <bodyY[0][5]_bodyY[1][5]_equal_16_o> created at line 138
    Found 6-bit comparator equal for signal <bodyX[0][5]_bodyX[1][5]_equal_17_o> created at line 138
    Found 6-bit comparator equal for signal <bodyY[0][5]_bodyY[2][5]_equal_19_o> created at line 139
    Found 6-bit comparator equal for signal <bodyX[0][5]_bodyX[2][5]_equal_20_o> created at line 139
    Found 6-bit comparator equal for signal <bodyY[0][5]_bodyY[3][5]_equal_22_o> created at line 140
    Found 6-bit comparator equal for signal <bodyX[0][5]_bodyX[3][5]_equal_23_o> created at line 140
    Found 6-bit comparator equal for signal <bodyY[0][5]_bodyY[4][5]_equal_25_o> created at line 141
    Found 6-bit comparator equal for signal <bodyX[0][5]_bodyX[4][5]_equal_26_o> created at line 141
    Found 6-bit comparator equal for signal <bodyY[0][5]_bodyY[5][5]_equal_28_o> created at line 142
    Found 6-bit comparator equal for signal <bodyX[0][5]_bodyX[5][5]_equal_29_o> created at line 142
    Found 6-bit comparator equal for signal <bodyY[0][5]_bodyY[6][5]_equal_31_o> created at line 143
    Found 6-bit comparator equal for signal <bodyX[0][5]_bodyX[6][5]_equal_32_o> created at line 143
    Found 6-bit comparator equal for signal <bodyY[0][5]_bodyY[7][5]_equal_34_o> created at line 144
    Found 6-bit comparator equal for signal <bodyX[0][5]_bodyX[7][5]_equal_35_o> created at line 144
    Found 6-bit comparator equal for signal <bodyY[0][5]_bodyY[8][5]_equal_37_o> created at line 145
    Found 6-bit comparator equal for signal <bodyX[0][5]_bodyX[8][5]_equal_38_o> created at line 145
    Found 6-bit comparator equal for signal <bodyY[0][5]_bodyY[9][5]_equal_40_o> created at line 146
    Found 6-bit comparator equal for signal <bodyX[0][5]_bodyX[9][5]_equal_41_o> created at line 146
    Found 6-bit comparator equal for signal <bodyY[0][5]_bodyY[10][5]_equal_43_o> created at line 147
    Found 6-bit comparator equal for signal <bodyX[0][5]_bodyX[10][5]_equal_44_o> created at line 147
    Found 6-bit comparator equal for signal <bodyY[0][5]_bodyY[11][5]_equal_46_o> created at line 148
    Found 6-bit comparator equal for signal <bodyX[0][5]_bodyX[11][5]_equal_47_o> created at line 148
    Found 6-bit comparator equal for signal <bodyY[0][5]_bodyY[12][5]_equal_49_o> created at line 149
    Found 6-bit comparator equal for signal <bodyX[0][5]_bodyX[12][5]_equal_50_o> created at line 149
    Found 6-bit comparator equal for signal <bodyY[0][5]_bodyY[13][5]_equal_52_o> created at line 150
    Found 6-bit comparator equal for signal <bodyX[0][5]_bodyX[13][5]_equal_53_o> created at line 150
    Found 6-bit comparator equal for signal <bodyY[0][5]_bodyY[14][5]_equal_55_o> created at line 151
    Found 6-bit comparator equal for signal <bodyX[0][5]_bodyX[14][5]_equal_56_o> created at line 151
    Found 6-bit comparator equal for signal <bodyY[0][5]_bodyY[15][5]_equal_58_o> created at line 152
    Found 6-bit comparator equal for signal <bodyX[0][5]_bodyX[15][5]_equal_59_o> created at line 152
    Found 7-bit comparator lessequal for signal <n0166> created at line 309
    Found 10-bit comparator greater for signal <xPos[9]_PWR_61_o_LessThan_128_o> created at line 328
    Found 10-bit comparator greater for signal <yPos[9]_GND_61_o_LessThan_129_o> created at line 328
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[0][5]_equal_134_o> created at line 334
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[0][5]_equal_135_o> created at line 335
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[1][5]_equal_139_o> created at line 343
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[1][5]_equal_140_o> created at line 343
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[2][5]_equal_142_o> created at line 343
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[2][5]_equal_143_o> created at line 343
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[3][5]_equal_145_o> created at line 343
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[3][5]_equal_146_o> created at line 343
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[4][5]_equal_148_o> created at line 343
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[4][5]_equal_149_o> created at line 343
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[5][5]_equal_151_o> created at line 343
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[5][5]_equal_152_o> created at line 343
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[6][5]_equal_154_o> created at line 343
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[6][5]_equal_155_o> created at line 343
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[7][5]_equal_157_o> created at line 343
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[7][5]_equal_158_o> created at line 343
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[8][5]_equal_160_o> created at line 343
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[8][5]_equal_161_o> created at line 343
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[9][5]_equal_163_o> created at line 343
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[9][5]_equal_164_o> created at line 343
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[10][5]_equal_166_o> created at line 343
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[10][5]_equal_167_o> created at line 343
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[11][5]_equal_169_o> created at line 343
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[11][5]_equal_170_o> created at line 343
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[12][5]_equal_172_o> created at line 343
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[12][5]_equal_173_o> created at line 343
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[13][5]_equal_175_o> created at line 343
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[13][5]_equal_176_o> created at line 343
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[14][5]_equal_178_o> created at line 343
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[14][5]_equal_179_o> created at line 343
    Found 6-bit comparator equal for signal <xPos[9]_bodyX[15][5]_equal_181_o> created at line 343
    Found 6-bit comparator equal for signal <yPos[9]_bodyY[15][5]_equal_182_o> created at line 343
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 254 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred  65 Comparator(s).
	inferred  48 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Snake> synthesized.

Synthesizing Unit <VGA_Control>.
    Related source file is "E:\logic\Framework-pro\Code\VGA_Control.v".
WARNING:Xst:647 - Input <xPos<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <yPos<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <vgaData<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <vgaData<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <vgaData<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 6-bit comparator equal for signal <xPos[9]_foodX[5]_equal_1_o> created at line 39
    Found 6-bit comparator equal for signal <yPos[9]_foodY[5]_equal_2_o> created at line 39
    Summary:
	inferred   3 Latch(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <VGA_Control> synthesized.

Synthesizing Unit <VGA>.
    Related source file is "E:\logic\Framework-pro\Code\VGA.v".
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <row>.
    Found 10-bit register for signal <col>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 4-bit register for signal <R>.
    Found 4-bit register for signal <G>.
    Found 4-bit register for signal <B>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit subtractor for signal <row_addr> created at line 56.
    Found 10-bit subtractor for signal <col_addr> created at line 57.
    Found 10-bit adder for signal <h_count[9]_GND_78_o_add_2_OUT> created at line 41.
    Found 10-bit adder for signal <v_count[9]_GND_78_o_add_8_OUT> created at line 51.
    Found 10-bit comparator greater for signal <h_sync> created at line 58
    Found 10-bit comparator greater for signal <v_sync> created at line 59
    Found 10-bit comparator greater for signal <GND_78_o_h_count[9]_LessThan_17_o> created at line 60
    Found 10-bit comparator greater for signal <h_count[9]_PWR_65_o_LessThan_18_o> created at line 61
    Found 10-bit comparator greater for signal <GND_78_o_v_count[9]_LessThan_19_o> created at line 62
    Found 10-bit comparator greater for signal <v_count[9]_PWR_65_o_LessThan_20_o> created at line 63
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <VGA> synthesized.

Synthesizing Unit <Snake_Eatting_Food>.
    Related source file is "E:\logic\Framework-pro\Code\Snake_Eatting_Food.v".
    Found 32-bit register for signal <clk_cnt>.
    Found 32-bit register for signal <score>.
    Found 6-bit register for signal <foodY>.
    Found 6-bit register for signal <foodX>.
    Found 1-bit register for signal <addLength>.
    Found 11-bit register for signal <random_num>.
    Found 7-bit subtractor for signal <GND_79_o_GND_79_o_sub_10_OUT> created at line 61.
    Found 6-bit subtractor for signal <GND_79_o_GND_79_o_sub_15_OUT> created at line 63.
    Found 11-bit adder for signal <random_num[10]_GND_79_o_add_1_OUT> created at line 36.
    Found 32-bit adder for signal <clk_cnt[31]_GND_79_o_add_3_OUT> created at line 53.
    Found 32-bit adder for signal <score[31]_GND_79_o_add_7_OUT> created at line 60.
    Found 6-bit comparator equal for signal <foodX[5]_headX[5]_equal_6_o> created at line 57
    Found 6-bit comparator equal for signal <foodY[5]_headY[5]_equal_7_o> created at line 57
    Found 6-bit comparator greater for signal <PWR_67_o_random_num[10]_LessThan_9_o> created at line 61
    Found 5-bit comparator greater for signal <PWR_67_o_random_num[4]_LessThan_14_o> created at line 63
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Snake_Eatting_Food> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 11-bit adder                                          : 1
 32-bit adder                                          : 5
 32-bit addsub                                         : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 3
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Registers                                            : 39
 1-bit register                                        : 14
 10-bit register                                       : 4
 11-bit register                                       : 1
 16-bit register                                       : 1
 32-bit register                                       : 9
 4-bit register                                        : 3
 6-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 2
 96-bit register                                       : 2
# Latches                                              : 5
 1-bit latch                                           : 5
# Comparators                                          : 80
 10-bit comparator greater                             : 8
 32-bit comparator greater                             : 3
 5-bit comparator greater                              : 1
 6-bit comparator equal                                : 66
 6-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 75
 1-bit 2-to-1 multiplexer                              : 27
 1-bit 3-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 35
# FSMs                                                 : 2
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <LED_P2S.ngc>.
Reading core <P2S.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <XLXI_2>.
Loading core <SEnter_2_32> for timing and area information for instance <XLXI_3>.
Loading core <LED_P2S> for timing and area information for instance <LED_P2S>.
Loading core <P2S> for timing and area information for instance <XLXI_1>.
WARNING:Xst:1710 - FF/Latch <GPIOf0_0> (without init value) has a constant value of 0 in block <XLXI_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIOf0_1> (without init value) has a constant value of 0 in block <XLXI_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIOf0_0> (without init value) has a constant value of 0 in block <XLXI_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIOf0_1> (without init value) has a constant value of 0 in block <XLXI_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <GPIOf0_8> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_9> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_10> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_11> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_12> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_13> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_14> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_15> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_16> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_17> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_18> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_19> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_20> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_21> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_22> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_23> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_24> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_25> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_26> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_27> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_28> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_29> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_30> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_31> of sequential type is unconnected in block <XLXI_24>.
WARNING:Xst:2677 - Node <GPIOf0_16> of sequential type is unconnected in block <XLXI_28>.
WARNING:Xst:2677 - Node <GPIOf0_17> of sequential type is unconnected in block <XLXI_28>.
WARNING:Xst:2677 - Node <GPIOf0_18> of sequential type is unconnected in block <XLXI_28>.
WARNING:Xst:2677 - Node <GPIOf0_19> of sequential type is unconnected in block <XLXI_28>.
WARNING:Xst:2677 - Node <GPIOf0_20> of sequential type is unconnected in block <XLXI_28>.
WARNING:Xst:2677 - Node <GPIOf0_21> of sequential type is unconnected in block <XLXI_28>.
WARNING:Xst:2677 - Node <GPIOf0_22> of sequential type is unconnected in block <XLXI_28>.
WARNING:Xst:2677 - Node <GPIOf0_23> of sequential type is unconnected in block <XLXI_28>.
WARNING:Xst:2677 - Node <GPIOf0_24> of sequential type is unconnected in block <XLXI_28>.
WARNING:Xst:2677 - Node <GPIOf0_25> of sequential type is unconnected in block <XLXI_28>.
WARNING:Xst:2677 - Node <GPIOf0_26> of sequential type is unconnected in block <XLXI_28>.
WARNING:Xst:2677 - Node <GPIOf0_27> of sequential type is unconnected in block <XLXI_28>.
WARNING:Xst:2677 - Node <GPIOf0_28> of sequential type is unconnected in block <XLXI_28>.
WARNING:Xst:2677 - Node <GPIOf0_29> of sequential type is unconnected in block <XLXI_28>.
WARNING:Xst:2677 - Node <GPIOf0_30> of sequential type is unconnected in block <XLXI_28>.
WARNING:Xst:2677 - Node <GPIOf0_31> of sequential type is unconnected in block <XLXI_28>.

Synthesizing (advanced) Unit <Snake>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <bodyNum>: 1 register on signal <bodyNum>.
Unit <Snake> synthesized (advanced).

Synthesizing (advanced) Unit <Snake_Eatting_Food>.
The following registers are absorbed into counter <clk_cnt>: 1 register on signal <clk_cnt>.
The following registers are absorbed into accumulator <random_num>: 1 register on signal <random_num>.
The following registers are absorbed into counter <score>: 1 register on signal <score>.
Unit <Snake_Eatting_Food> synthesized (advanced).

Synthesizing (advanced) Unit <VGA>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <VGA> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <counter_32_rev>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <counter_32_rev> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 10-bit subtractor                                     : 2
 32-bit adder                                          : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 3
 7-bit subtractor                                      : 1
# Counters                                             : 8
 10-bit up counter                                     : 2
 32-bit up counter                                     : 4
 32-bit updown counter                                 : 1
 7-bit up counter                                      : 1
# Accumulators                                         : 1
 11-bit up accumulator                                 : 1
# Registers                                            : 414
 Flip-Flops                                            : 414
# Comparators                                          : 80
 10-bit comparator greater                             : 8
 32-bit comparator greater                             : 3
 5-bit comparator greater                              : 1
 6-bit comparator equal                                : 66
 6-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 71
 1-bit 2-to-1 multiplexer                              : 27
 1-bit 3-to-1 multiplexer                              : 12
 32-bit 2-to-1 multiplexer                             : 32
# FSMs                                                 : 2
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <GPIOf0_0> in Unit <PIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_1> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_0> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_1> 
WARNING:Xst:1710 - FF/Latch <GPIOf0_0> (without init value) has a constant value of 0 in block <PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIOf0_0> (without init value) has a constant value of 0 in block <GPIO>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_59/FSM_0> on signal <gameStatus[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 01    | 00
 10    | 01
 11    | 11
 00    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_60/FSM_1> on signal <direct_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 11    | 11
 00    | 00
 10    | 10
 01    | 01
-------------------
WARNING:Xst:1710 - FF/Latch <valid_0> (without init value) has a constant value of 1 in block <Snake>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <valid_1> (without init value) has a constant value of 1 in block <Snake>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <valid_2> (without init value) has a constant value of 1 in block <Snake>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: T7/XLXN_5, T7/XLXN_11, T7/Qn_DUMMY, Q<7>.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: T6/XLXN_5, Q<6>, T6/Qn_DUMMY, T6/XLXN_11.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: T5/XLXN_11, T5/Qn_DUMMY, T5/XLXN_5, Q<5>.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: T4/XLXN_5, Q<4>, T4/XLXN_11, T4/Qn_DUMMY.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: T3/XLXN_5, Q<3>, T3/XLXN_11, T3/Qn_DUMMY.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: Q<2>, T2/XLXN_11, T2/Qn_DUMMY, T2/XLXN_5.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: T1/XLXN_11, Q<1>, T1/Qn_DUMMY, T1/XLXN_5.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: T0/Qn_DUMMY, T0/XLXN_5, Q<0>, T0/XLXN_11.
WARNING:Xst:2170 - Unit DM74LS194 : the following signal(s) form a combinatorial loop: Shift3/XLXN_5, QA, Shift3/XLXN_11, Shift3/Qn_DUMMY.
WARNING:Xst:2170 - Unit DM74LS194 : the following signal(s) form a combinatorial loop: Shift2/XLXN_11, Shift2/XLXN_5, Shift2/Qn_DUMMY, QB.
WARNING:Xst:2170 - Unit DM74LS194 : the following signal(s) form a combinatorial loop: Shift1/XLXN_11, Shift1/Qn_DUMMY, QC, Shift1/XLXN_5.
WARNING:Xst:2170 - Unit DM74LS194 : the following signal(s) form a combinatorial loop: Shift0/XLXN_5, QD, Shift0/Qn_DUMMY, Shift0/XLXN_11.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Kintex7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    vgaData_3 in unit <VGA_Control>
    vgaData_7 in unit <VGA_Control>
    vgaData_11 in unit <VGA_Control>


Optimizing unit <Multi_8CH32> ...

Optimizing unit <ExMUX_sch_MUSER_MUX8T1_32> ...

Optimizing unit <MUX441_MUSER_MUX8T1_32> ...

Optimizing unit <ExMUX_sch> ...

Optimizing unit <MUX441_MUSER_ExMUX_sch> ...

Optimizing unit <MC14495_ZJU> ...

Optimizing unit <HCT138_sch> ...

Optimizing unit <Decoder_38_sch_MUSER_HCT138_sch> ...

Optimizing unit <DM74LS194> ...

Optimizing unit <ScanSync_MUSER_Framework_sch> ...

Optimizing unit <ExMUX_sch_MUSER_Framework_sch> ...

Optimizing unit <MUX441_MUSER_Framework_sch> ...

Optimizing unit <MC14495_ZJU_MUSER_Framework_sch> ...

Optimizing unit <ADC32> ...

Optimizing unit <CLA_MUSER_ADC32> ...

Optimizing unit <counter4_MUSER_Framework_sch> ...

Optimizing unit <Framework_sch> ...

Optimizing unit <PIO> ...

Optimizing unit <GPIO> ...

Optimizing unit <HexTo8SEG> ...

Optimizing unit <Regs_8_32> ...

Optimizing unit <Regs_8bit> ...

Optimizing unit <Shift_32> ...

Optimizing unit <Game_Ctrl_Unit> ...

Optimizing unit <Snake> ...

Optimizing unit <VGA> ...

Optimizing unit <Snake_Eatting_Food> ...
WARNING:Xst:1710 - FF/Latch <foodY_5> (without init value) has a constant value of 0 in block <Snake_Eatting_Food>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <foodY_5> (without init value) has a constant value of 0 in block <Snake_Eatting_Food>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <counter_32_rev> ...

Optimizing unit <ALU> ...

Optimizing unit <VGA_Control> ...
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_31> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_30> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_29> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_28> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_27> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_26> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_25> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_24> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_23> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_22> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_21> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_20> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_19> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_18> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_17> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_16> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_15> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_14> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_13> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_12> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_11> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_10> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_9> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_24/GPIOf0_8> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_31> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_30> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_29> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_28> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_27> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_26> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_25> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_24> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_23> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_22> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_21> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_20> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_19> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_18> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_17> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_28/GPIOf0_16> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_59/restart> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_63/col_3> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_63/col_2> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_63/col_1> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_63/col_0> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_63/row_3> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_63/row_2> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_63/row_1> of sequential type is unconnected in block <Framework_sch>.
WARNING:Xst:2677 - Node <XLXI_63/row_0> of sequential type is unconnected in block <Framework_sch>.
INFO:Xst:2261 - The FF/Latch <XLXI_63/G_3> in Unit <Framework_sch> is equivalent to the following 3 FFs/Latches, which will be removed : <XLXI_63/G_2> <XLXI_63/G_1> <XLXI_63/G_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_63/B_3> in Unit <Framework_sch> is equivalent to the following 3 FFs/Latches, which will be removed : <XLXI_63/B_2> <XLXI_63/B_1> <XLXI_63/B_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_63/R_3> in Unit <Framework_sch> is equivalent to the following 3 FFs/Latches, which will be removed : <XLXI_63/R_2> <XLXI_63/R_1> <XLXI_63/R_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Framework_sch, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 550
 Flip-Flops                                            : 550

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Framework_sch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5898
#      AND2                        : 2048
#      AND3                        : 258
#      AND4                        : 111
#      BUF                         : 11
#      GND                         : 2
#      INV                         : 353
#      LUT1                        : 230
#      LUT2                        : 275
#      LUT3                        : 383
#      LUT4                        : 219
#      LUT5                        : 198
#      LUT6                        : 385
#      MULT_AND                    : 31
#      MUXCY                       : 324
#      MUXF7                       : 6
#      OR2                         : 267
#      OR3                         : 37
#      OR4                         : 408
#      VCC                         : 4
#      XNOR2                       : 3
#      XOR2                        : 64
#      XORCY                       : 281
# FlipFlops/Latches                : 854
#      FD                          : 266
#      FDC                         : 112
#      FDCE                        : 288
#      FDCE_1                      : 14
#      FDE                         : 97
#      FDE_1                       : 6
#      FDP                         : 2
#      FDPE                        : 18
#      FDR                         : 16
#      FDRE                        : 29
#      FDS                         : 1
#      LD                          : 3
#      LDE                         : 2
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 72
#      IBUF                        : 21
#      OBUF                        : 51
# Logical                          : 1739
#      NAND2                       : 8
#      NAND3                       : 1728
#      NOR2                        : 1
#      NOR3                        : 1
#      NOR4                        : 1

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             854  out of  202800     0%  
 Number of Slice LUTs:                 2043  out of  101400     2%  
    Number used as Logic:              2043  out of  101400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2265
   Number with an unused Flip Flop:    1411  out of   2265    62%  
   Number with an unused LUT:           222  out of   2265     9%  
   Number of fully used LUT-FF pairs:   632  out of   2265    27%  
   Number of unique control sets:        42

IO Utilization: 
 Number of IOs:                          73
 Number of bonded IOBs:                  73  out of    400    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------+-------------------------+-------+
Clock Signal                                                                       | Clock buffer(FF name)   | Load  |
-----------------------------------------------------------------------------------+-------------------------+-------+
clk_100mhz                                                                         | BUFGP                   | 355   |
XLXI_5/clkdiv_24                                                                   | BUFG                    | 35    |
XLXI_5/clkdiv_1                                                                    | BUFG                    | 378   |
XLXI_60/xPos[9]_PWR_61_o_LessThan_128_o(XLXI_60/xPos[9]_PWR_61_o_LessThan_128_o1:O)| NONE(*)(XLXI_60/snake_1)| 2     |
XLXI_5/clkdiv_26                                                                   | BUFG                    | 37    |
XLXI_2/clk1                                                                        | BUFG                    | 41    |
XLXI_3/push(XLXI_3/push1:O)                                                        | NONE(*)(XLXI_3/state_0) | 3     |
V5                                                                                 | NONE(XLXI_62/vgaData_3) | 3     |
-----------------------------------------------------------------------------------+-------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 410.891ns (Maximum Frequency: 2.434MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 413.894ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 410.891ns (frequency: 2.434MHz)
  Total number of paths / destination ports: 1043448393911239600000000000000000 / 454
-------------------------------------------------------------------------
Delay:               410.891ns (Levels of Logic = 657)
  Source:            XLXI_3/Bi_8 (FF)
  Destination:       XLXI_35/XLXI_1/buffer_4 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: XLXI_3/Bi_8 to XLXI_35/XLXI_1/buffer_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.236   0.384  Bi_8 (Bi<8>)
     end scope: 'XLXI_3:Bi<8>'
     INV:I->O              2   0.317   0.608  XLXI_33/D/XLXI_2/XLXI_1 (XLXI_33/D/XLXI_2/XLXN_6)
     AND2:I1->O            2   0.053   0.608  XLXI_33/D/XLXI_2/XLXI_5 (XLXI_33/D/XLXI_2/XLXN_18)
     AND2:I1->O            1   0.053   0.603  XLXI_33/D/XLXI_2/XLXI_34 (XLXI_33/D/XLXN_7)
     NAND2:I1->O          32   0.053   0.625  XLXI_33/D/XLXI_10 (XLXI_33/Yi<6>)
     LUT3:I0->O            1   0.043   0.522  XLXI_33/R6/Mmux_Di121 (XLXI_33/R6/Di<1>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R6/M0/T1/NA1 (XLXI_33/R6/M0/T1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R6/M0/T1/NA2 (XLXI_33/R6/M0/T1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R6/M0/T1/NA4 (XLXI_33/R6/M0/T1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R6/M0/T1/NA3 (XLXI_33/R6/M0/T1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R6/M0/T1/NA5 (XLXI_33/R6/M0/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R6/M0/T1/NA6 (XLXI_33/Do6<1>)
     AND2:I0->O            1   0.043   0.603  XLXI_33/MUX_REGA/XLXI_15/XLXI_2/I21 (XLXI_33/MUX_REGA/XLXI_15/XLXI_2/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_33/MUX_REGA/XLXI_15/XLXI_2/O1 (XLXI_33/MUX_REGA/XLXI_15/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGA/XLXI_15/XLXI_17 (XLXI_33/MUX_REGA/XLXI_15/XLXN_95)
     OR2:I0->O             2   0.043   0.355  XLXI_33/MUX_REGA/XLXI_15/XLXI_31 (QA<1>)
     LUT3:I2->O            9   0.043   0.567  XLXI_34/Mmux_o121 (XLXN_82<1>)
     LUT4:I0->O            0   0.043   0.000  XLXI_27/Mcompar_Slt<0>_lutdi (XLXI_27/Mcompar_Slt<0>_lutdi)
     MUXCY:DI->O           1   0.228   0.000  XLXI_27/Mcompar_Slt<0>_cy<0> (XLXI_27/Mcompar_Slt<0>_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<1> (XLXI_27/Mcompar_Slt<0>_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<2> (XLXI_27/Mcompar_Slt<0>_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<3> (XLXI_27/Mcompar_Slt<0>_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<4> (XLXI_27/Mcompar_Slt<0>_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<5> (XLXI_27/Mcompar_Slt<0>_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<6> (XLXI_27/Mcompar_Slt<0>_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<7> (XLXI_27/Mcompar_Slt<0>_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<8> (XLXI_27/Mcompar_Slt<0>_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<9> (XLXI_27/Mcompar_Slt<0>_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<10> (XLXI_27/Mcompar_Slt<0>_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<11> (XLXI_27/Mcompar_Slt<0>_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<12> (XLXI_27/Mcompar_Slt<0>_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<13> (XLXI_27/Mcompar_Slt<0>_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<14> (XLXI_27/Mcompar_Slt<0>_cy<14>)
     MUXCY:CI->O           1   0.151   0.339  XLXI_27/Mcompar_Slt<0>_cy<15> (XLXI_27/Mcompar_Slt<0>_cy<15>)
     INV:I->O              1   0.054   0.613  XLXI_27/Mcompar_Slt<0>_cy<15>_inv1_INV_0 (XLXI_27/Slt<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_2/I30 (XLXI_27/MUX1/XLXI_15/XLXI_2/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_2/O0 (XLXI_27/MUX1/XLXI_15/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_15 (XLXI_27/MUX1/XLXI_15/XLXN_93)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_30 (ALUout<0>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di110 (XLXI_33/R7/Di<0>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T0/NA1 (XLXI_33/R7/M0/T0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T0/NA2 (XLXI_33/R7/M0/T0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T0/NA4 (XLXI_33/R7/M0/T0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T0/NA3 (XLXI_33/R7/M0/T0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T0/NA5 (XLXI_33/R7/M0/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T0/NA6 (XLXI_33/Do7<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/I30 (XLXI_33/MUX_REGB/XLXI_15/XLXI_2/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/O0 (XLXI_33/MUX_REGB/XLXI_15/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_15 (XLXI_33/MUX_REGB/XLXI_15/XLXN_93)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_30 (QB<0>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_0_xo<0>1 (XLXI_27/Bo<0>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_1/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_1/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_1/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_3/XLXI_4 (XLXI_27/Sum<1>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_2/I21 (XLXI_27/MUX1/XLXI_15/XLXI_2/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_2/O1 (XLXI_27/MUX1/XLXI_15/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_17 (XLXI_27/MUX1/XLXI_15/XLXN_95)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_31 (ALUout<1>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di121 (XLXI_33/R7/Di<1>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T1/NA1 (XLXI_33/R7/M0/T1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T1/NA2 (XLXI_33/R7/M0/T1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T1/NA4 (XLXI_33/R7/M0/T1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T1/NA3 (XLXI_33/R7/M0/T1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T1/NA5 (XLXI_33/R7/M0/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T1/NA6 (XLXI_33/Do7<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/I31 (XLXI_33/MUX_REGB/XLXI_15/XLXI_2/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/O1 (XLXI_33/MUX_REGB/XLXI_15/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_17 (XLXI_33/MUX_REGB/XLXI_15/XLXN_95)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_31 (QB<1>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_1_xo<0>1 (XLXI_27/Bo<1>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_1/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_1/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_1/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_2/XLXI_4 (XLXI_27/Sum<2>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_2/I22 (XLXI_27/MUX1/XLXI_15/XLXI_2/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_2/O2 (XLXI_27/MUX1/XLXI_15/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_19 (XLXI_27/MUX1/XLXI_15/XLXN_97)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_36 (ALUout<2>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di231 (XLXI_33/R7/Di<2>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T2/NA1 (XLXI_33/R7/M0/T2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T2/NA2 (XLXI_33/R7/M0/T2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T2/NA4 (XLXI_33/R7/M0/T2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T2/NA3 (XLXI_33/R7/M0/T2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T2/NA5 (XLXI_33/R7/M0/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T2/NA6 (XLXI_33/Do7<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/I32 (XLXI_33/MUX_REGB/XLXI_15/XLXI_2/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/O2 (XLXI_33/MUX_REGB/XLXI_15/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_19 (XLXI_33/MUX_REGB/XLXI_15/XLXN_97)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_36 (QB<2>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_2_xo<0>1 (XLXI_27/Bo<2>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_1/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_1/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_1/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_1/XLXI_4 (XLXI_27/Sum<3>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_2/I23 (XLXI_27/MUX1/XLXI_15/XLXI_2/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_2/O3 (XLXI_27/MUX1/XLXI_15/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_21 (XLXI_27/MUX1/XLXI_15/XLXN_99)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_37 (ALUout<3>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di261 (XLXI_33/R7/Di<3>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T3/NA1 (XLXI_33/R7/M0/T3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T3/NA2 (XLXI_33/R7/M0/T3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T3/NA4 (XLXI_33/R7/M0/T3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T3/NA3 (XLXI_33/R7/M0/T3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T3/NA5 (XLXI_33/R7/M0/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T3/NA6 (XLXI_33/Do7<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/I33 (XLXI_33/MUX_REGB/XLXI_15/XLXI_2/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/O3 (XLXI_33/MUX_REGB/XLXI_15/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_21 (XLXI_33/MUX_REGB/XLXI_15/XLXN_99)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_37 (QB<3>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_3_xo<0>1 (XLXI_27/Bo<3>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_1/XLXN_5)
     OR4:I0->O             4   0.043   0.630  XLXI_27/ADD_32/XLXI_1/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_35)
     OR2:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_41/XLXI_21 (XLXI_27/ADD_32/XLXN_79)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_4/XLXI_4 (XLXI_27/Sum<4>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_4/I20 (XLXI_27/MUX1/XLXI_15/XLXI_4/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_4/O0 (XLXI_27/MUX1/XLXI_15/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_23 (XLXI_27/MUX1/XLXI_15/XLXN_101)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_38 (ALUout<4>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di271 (XLXI_33/R7/Di<4>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T4/NA1 (XLXI_33/R7/M0/T4/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T4/NA2 (XLXI_33/R7/M0/T4/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T4/NA4 (XLXI_33/R7/M0/T4/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T4/NA3 (XLXI_33/R7/M0/T4/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T4/NA5 (XLXI_33/R7/M0/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T4/NA6 (XLXI_33/Do7<4>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/I30 (XLXI_33/MUX_REGB/XLXI_15/XLXI_4/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/O0 (XLXI_33/MUX_REGB/XLXI_15/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_23 (XLXI_33/MUX_REGB/XLXI_15/XLXN_101)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_38 (QB<4>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_4_xo<0>1 (XLXI_27/Bo<4>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_14/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_14/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_14/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_3/XLXI_4 (XLXI_27/Sum<5>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_4/I21 (XLXI_27/MUX1/XLXI_15/XLXI_4/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_4/O1 (XLXI_27/MUX1/XLXI_15/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_25 (XLXI_27/MUX1/XLXI_15/XLXN_103)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_39 (ALUout<5>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di281 (XLXI_33/R7/Di<5>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T5/NA1 (XLXI_33/R7/M0/T5/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T5/NA2 (XLXI_33/R7/M0/T5/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T5/NA4 (XLXI_33/R7/M0/T5/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T5/NA3 (XLXI_33/R7/M0/T5/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T5/NA5 (XLXI_33/R7/M0/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T5/NA6 (XLXI_33/Do7<5>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/I31 (XLXI_33/MUX_REGB/XLXI_15/XLXI_4/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/O1 (XLXI_33/MUX_REGB/XLXI_15/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_25 (XLXI_33/MUX_REGB/XLXI_15/XLXN_103)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_39 (QB<5>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_5_xo<0>1 (XLXI_27/Bo<5>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_14/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_14/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_14/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_2/XLXI_4 (XLXI_27/Sum<6>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_4/I22 (XLXI_27/MUX1/XLXI_15/XLXI_4/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_4/O2 (XLXI_27/MUX1/XLXI_15/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_27 (XLXI_27/MUX1/XLXI_15/XLXN_105)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_40 (ALUout<6>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di291 (XLXI_33/R7/Di<6>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T6/NA1 (XLXI_33/R7/M0/T6/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T6/NA2 (XLXI_33/R7/M0/T6/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T6/NA4 (XLXI_33/R7/M0/T6/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T6/NA3 (XLXI_33/R7/M0/T6/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T6/NA5 (XLXI_33/R7/M0/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T6/NA6 (XLXI_33/Do7<6>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/I32 (XLXI_33/MUX_REGB/XLXI_15/XLXI_4/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/O2 (XLXI_33/MUX_REGB/XLXI_15/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_27 (XLXI_33/MUX_REGB/XLXI_15/XLXN_105)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_40 (QB<6>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_6_xo<0>1 (XLXI_27/Bo<6>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_14/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_14/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_14/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_1/XLXI_4 (XLXI_27/Sum<7>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_4/I23 (XLXI_27/MUX1/XLXI_15/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_4/O3 (XLXI_27/MUX1/XLXI_15/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_29 (XLXI_27/MUX1/XLXI_15/XLXN_107)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_41 (ALUout<7>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di301 (XLXI_33/R7/Di<7>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T7/NA1 (XLXI_33/R7/M0/T7/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T7/NA2 (XLXI_33/R7/M0/T7/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T7/NA4 (XLXI_33/R7/M0/T7/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T7/NA3 (XLXI_33/R7/M0/T7/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T7/NA5 (XLXI_33/R7/M0/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T7/NA6 (XLXI_33/Do7<7>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/I33 (XLXI_33/MUX_REGB/XLXI_15/XLXI_4/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/O3 (XLXI_33/MUX_REGB/XLXI_15/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_29 (XLXI_33/MUX_REGB/XLXI_15/XLXN_107)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_41 (QB<7>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_7_xo<0>1 (XLXI_27/Bo<7>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_14/XLXN_5)
     OR4:I0->O             3   0.043   0.625  XLXI_27/ADD_32/XLXI_14/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_37)
     OR3:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_41/XLXI_22 (XLXI_27/ADD_32/XLXN_59)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_4/XLXI_4 (XLXI_27/Sum<8>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_2/I20 (XLXI_27/MUX1/XLXI_16/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_2/O0 (XLXI_27/MUX1/XLXI_16/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_15 (XLXI_27/MUX1/XLXI_16/XLXN_93)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_30 (ALUout<8>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di311 (XLXI_33/R7/Di<8>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T0/NA1 (XLXI_33/R7/M1/T0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T0/NA2 (XLXI_33/R7/M1/T0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T0/NA4 (XLXI_33/R7/M1/T0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T0/NA3 (XLXI_33/R7/M1/T0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T0/NA5 (XLXI_33/R7/M1/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T0/NA6 (XLXI_33/Do7<8>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/I30 (XLXI_33/MUX_REGB/XLXI_16/XLXI_2/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/O0 (XLXI_33/MUX_REGB/XLXI_16/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_15 (XLXI_33/MUX_REGB/XLXI_16/XLXN_93)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_30 (QB<8>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_8_xo<0>1 (XLXI_27/Bo<8>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_16/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_16/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_16/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_3/XLXI_4 (XLXI_27/Sum<9>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_2/I21 (XLXI_27/MUX1/XLXI_16/XLXI_2/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_2/O1 (XLXI_27/MUX1/XLXI_16/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_17 (XLXI_27/MUX1/XLXI_16/XLXN_95)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_31 (ALUout<9>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di321 (XLXI_33/R7/Di<9>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T1/NA1 (XLXI_33/R7/M1/T1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T1/NA2 (XLXI_33/R7/M1/T1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T1/NA4 (XLXI_33/R7/M1/T1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T1/NA3 (XLXI_33/R7/M1/T1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T1/NA5 (XLXI_33/R7/M1/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T1/NA6 (XLXI_33/Do7<9>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/I31 (XLXI_33/MUX_REGB/XLXI_16/XLXI_2/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/O1 (XLXI_33/MUX_REGB/XLXI_16/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_17 (XLXI_33/MUX_REGB/XLXI_16/XLXN_95)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_31 (QB<9>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_9_xo<0>1 (XLXI_27/Bo<9>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_16/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_16/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_16/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_2/XLXI_4 (XLXI_27/Sum<10>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_2/I22 (XLXI_27/MUX1/XLXI_16/XLXI_2/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_2/O2 (XLXI_27/MUX1/XLXI_16/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_19 (XLXI_27/MUX1/XLXI_16/XLXN_97)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_36 (ALUout<10>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di210 (XLXI_33/R7/Di<10>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T2/NA1 (XLXI_33/R7/M1/T2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T2/NA2 (XLXI_33/R7/M1/T2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T2/NA4 (XLXI_33/R7/M1/T2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T2/NA3 (XLXI_33/R7/M1/T2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T2/NA5 (XLXI_33/R7/M1/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T2/NA6 (XLXI_33/Do7<10>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/I32 (XLXI_33/MUX_REGB/XLXI_16/XLXI_2/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/O2 (XLXI_33/MUX_REGB/XLXI_16/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_19 (XLXI_33/MUX_REGB/XLXI_16/XLXN_97)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_36 (QB<10>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_10_xo<0>1 (XLXI_27/Bo<10>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_16/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_16/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_16/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_1/XLXI_4 (XLXI_27/Sum<11>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_2/I23 (XLXI_27/MUX1/XLXI_16/XLXI_2/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_2/O3 (XLXI_27/MUX1/XLXI_16/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_21 (XLXI_27/MUX1/XLXI_16/XLXN_99)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_37 (ALUout<11>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di33 (XLXI_33/R7/Di<11>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T3/NA1 (XLXI_33/R7/M1/T3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T3/NA2 (XLXI_33/R7/M1/T3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T3/NA4 (XLXI_33/R7/M1/T3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T3/NA3 (XLXI_33/R7/M1/T3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T3/NA5 (XLXI_33/R7/M1/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T3/NA6 (XLXI_33/Do7<11>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/I33 (XLXI_33/MUX_REGB/XLXI_16/XLXI_2/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/O3 (XLXI_33/MUX_REGB/XLXI_16/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_21 (XLXI_33/MUX_REGB/XLXI_16/XLXN_99)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_37 (QB<11>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_11_xo<0>1 (XLXI_27/Bo<11>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_16/XLXN_5)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_40)
     OR4:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_41/OR4_1 (XLXI_27/ADD_32/XLXN_60)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_4/XLXI_4 (XLXI_27/Sum<12>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_4/I20 (XLXI_27/MUX1/XLXI_16/XLXI_4/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_4/O0 (XLXI_27/MUX1/XLXI_16/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_23 (XLXI_27/MUX1/XLXI_16/XLXN_101)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_38 (ALUout<12>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di41 (XLXI_33/R7/Di<12>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T4/NA1 (XLXI_33/R7/M1/T4/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T4/NA2 (XLXI_33/R7/M1/T4/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T4/NA4 (XLXI_33/R7/M1/T4/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T4/NA3 (XLXI_33/R7/M1/T4/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T4/NA5 (XLXI_33/R7/M1/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T4/NA6 (XLXI_33/Do7<12>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/I30 (XLXI_33/MUX_REGB/XLXI_16/XLXI_4/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/O0 (XLXI_33/MUX_REGB/XLXI_16/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_23 (XLXI_33/MUX_REGB/XLXI_16/XLXN_101)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_38 (QB<12>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_12_xo<0>1 (XLXI_27/Bo<12>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_15/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_15/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_15/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_3/XLXI_4 (XLXI_27/Sum<13>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_4/I21 (XLXI_27/MUX1/XLXI_16/XLXI_4/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_4/O1 (XLXI_27/MUX1/XLXI_16/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_25 (XLXI_27/MUX1/XLXI_16/XLXN_103)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_39 (ALUout<13>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di51 (XLXI_33/R7/Di<13>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T5/NA1 (XLXI_33/R7/M1/T5/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T5/NA2 (XLXI_33/R7/M1/T5/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T5/NA4 (XLXI_33/R7/M1/T5/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T5/NA3 (XLXI_33/R7/M1/T5/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T5/NA5 (XLXI_33/R7/M1/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T5/NA6 (XLXI_33/Do7<13>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/I31 (XLXI_33/MUX_REGB/XLXI_16/XLXI_4/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/O1 (XLXI_33/MUX_REGB/XLXI_16/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_25 (XLXI_33/MUX_REGB/XLXI_16/XLXN_103)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_39 (QB<13>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_13_xo<0>1 (XLXI_27/Bo<13>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_15/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_15/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_15/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_2/XLXI_4 (XLXI_27/Sum<14>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_4/I22 (XLXI_27/MUX1/XLXI_16/XLXI_4/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_4/O2 (XLXI_27/MUX1/XLXI_16/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_27 (XLXI_27/MUX1/XLXI_16/XLXN_105)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_40 (ALUout<14>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di61 (XLXI_33/R7/Di<14>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T6/NA1 (XLXI_33/R7/M1/T6/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T6/NA2 (XLXI_33/R7/M1/T6/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T6/NA4 (XLXI_33/R7/M1/T6/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T6/NA3 (XLXI_33/R7/M1/T6/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T6/NA5 (XLXI_33/R7/M1/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T6/NA6 (XLXI_33/Do7<14>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/I32 (XLXI_33/MUX_REGB/XLXI_16/XLXI_4/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/O2 (XLXI_33/MUX_REGB/XLXI_16/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_27 (XLXI_33/MUX_REGB/XLXI_16/XLXN_105)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_40 (QB<14>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_14_xo<0>1 (XLXI_27/Bo<14>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_15/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_15/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_15/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_1/XLXI_4 (XLXI_27/Sum<15>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_4/I23 (XLXI_27/MUX1/XLXI_16/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_4/O3 (XLXI_27/MUX1/XLXI_16/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_29 (XLXI_27/MUX1/XLXI_16/XLXN_107)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_41 (ALUout<15>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di71 (XLXI_33/R7/Di<15>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T7/NA1 (XLXI_33/R7/M1/T7/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T7/NA2 (XLXI_33/R7/M1/T7/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T7/NA4 (XLXI_33/R7/M1/T7/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T7/NA3 (XLXI_33/R7/M1/T7/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T7/NA5 (XLXI_33/R7/M1/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T7/NA6 (XLXI_33/Do7<15>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/I33 (XLXI_33/MUX_REGB/XLXI_16/XLXI_4/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/O3 (XLXI_33/MUX_REGB/XLXI_16/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_29 (XLXI_33/MUX_REGB/XLXI_16/XLXN_107)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_41 (QB<15>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_15_xo<0>1 (XLXI_27/Bo<15>)
     XOR2:I0->O            6   0.043   0.641  XLXI_27/ADD_32/XLXI_15/XLXI_1/XLXI_1 (XLXI_27/ADD_32/XLXI_15/XLXN_15)
     AND4:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_15/XLXI_7/P3P2P1P0 (XLXI_27/ADD_32/XLXN_39)
     AND4:I0->O            1   0.043   0.495  XLXI_27/ADD_32/XLXI_41/P3P2P1G0 (XLXI_27/ADD_32/XLXI_41/XLXN_27)
     OR4:I3->O             1   0.161   0.603  XLXI_27/ADD_32/XLXI_41/XLXI_30 (XLXI_27/ADD_32/XLXN_54)
     OR2:I1->O             9   0.053   0.658  XLXI_27/ADD_32/XLXI_44 (XLXI_27/ADD_32/XLXN_61)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_4/XLXI_4 (XLXI_27/Sum<16>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_2/I20 (XLXI_27/MUX1/XLXI_17/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_2/O0 (XLXI_27/MUX1/XLXI_17/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_15 (XLXI_27/MUX1/XLXI_17/XLXN_93)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_30 (ALUout<16>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di81 (XLXI_33/R7/Di<16>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T0/NA1 (XLXI_33/R7/M2/T0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T0/NA2 (XLXI_33/R7/M2/T0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T0/NA4 (XLXI_33/R7/M2/T0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T0/NA3 (XLXI_33/R7/M2/T0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T0/NA5 (XLXI_33/R7/M2/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T0/NA6 (XLXI_33/Do7<16>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/I30 (XLXI_33/MUX_REGB/XLXI_17/XLXI_2/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/O0 (XLXI_33/MUX_REGB/XLXI_17/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_15 (XLXI_33/MUX_REGB/XLXI_17/XLXN_93)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_30 (QB<16>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_16_xo<0>1 (XLXI_27/Bo<16>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_18/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_18/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_18/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_3/XLXI_4 (XLXI_27/Sum<17>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_2/I21 (XLXI_27/MUX1/XLXI_17/XLXI_2/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_2/O1 (XLXI_27/MUX1/XLXI_17/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_17 (XLXI_27/MUX1/XLXI_17/XLXN_95)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_31 (ALUout<17>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di91 (XLXI_33/R7/Di<17>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T1/NA1 (XLXI_33/R7/M2/T1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T1/NA2 (XLXI_33/R7/M2/T1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T1/NA4 (XLXI_33/R7/M2/T1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T1/NA3 (XLXI_33/R7/M2/T1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T1/NA5 (XLXI_33/R7/M2/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T1/NA6 (XLXI_33/Do7<17>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/I31 (XLXI_33/MUX_REGB/XLXI_17/XLXI_2/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/O1 (XLXI_33/MUX_REGB/XLXI_17/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_17 (XLXI_33/MUX_REGB/XLXI_17/XLXN_95)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_31 (QB<17>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_17_xo<0>1 (XLXI_27/Bo<17>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_18/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_18/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_18/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_2/XLXI_4 (XLXI_27/Sum<18>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_2/I22 (XLXI_27/MUX1/XLXI_17/XLXI_2/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_2/O2 (XLXI_27/MUX1/XLXI_17/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_19 (XLXI_27/MUX1/XLXI_17/XLXN_97)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_36 (ALUout<18>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di101 (XLXI_33/R7/Di<18>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T2/NA1 (XLXI_33/R7/M2/T2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T2/NA2 (XLXI_33/R7/M2/T2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T2/NA4 (XLXI_33/R7/M2/T2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T2/NA3 (XLXI_33/R7/M2/T2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T2/NA5 (XLXI_33/R7/M2/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T2/NA6 (XLXI_33/Do7<18>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/I32 (XLXI_33/MUX_REGB/XLXI_17/XLXI_2/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/O2 (XLXI_33/MUX_REGB/XLXI_17/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_19 (XLXI_33/MUX_REGB/XLXI_17/XLXN_97)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_36 (QB<18>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_18_xo<0>1 (XLXI_27/Bo<18>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_18/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_18/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_18/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_1/XLXI_4 (XLXI_27/Sum<19>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_2/I23 (XLXI_27/MUX1/XLXI_17/XLXI_2/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_2/O3 (XLXI_27/MUX1/XLXI_17/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_21 (XLXI_27/MUX1/XLXI_17/XLXN_99)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_37 (ALUout<19>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di111 (XLXI_33/R7/Di<19>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T3/NA1 (XLXI_33/R7/M2/T3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T3/NA2 (XLXI_33/R7/M2/T3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T3/NA4 (XLXI_33/R7/M2/T3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T3/NA3 (XLXI_33/R7/M2/T3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T3/NA5 (XLXI_33/R7/M2/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T3/NA6 (XLXI_33/Do7<19>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/I33 (XLXI_33/MUX_REGB/XLXI_17/XLXI_2/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/O3 (XLXI_33/MUX_REGB/XLXI_17/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_21 (XLXI_33/MUX_REGB/XLXI_17/XLXN_99)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_37 (QB<19>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_19_xo<0>1 (XLXI_27/Bo<19>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_18/XLXN_5)
     OR4:I0->O             4   0.043   0.630  XLXI_27/ADD_32/XLXI_18/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_43)
     OR2:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_42/XLXI_21 (XLXI_27/ADD_32/XLXN_66)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_4/XLXI_4 (XLXI_27/Sum<20>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_4/I20 (XLXI_27/MUX1/XLXI_17/XLXI_4/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_4/O0 (XLXI_27/MUX1/XLXI_17/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_23 (XLXI_27/MUX1/XLXI_17/XLXN_101)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_38 (ALUout<20>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di131 (XLXI_33/R7/Di<20>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T4/NA1 (XLXI_33/R7/M2/T4/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T4/NA2 (XLXI_33/R7/M2/T4/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T4/NA4 (XLXI_33/R7/M2/T4/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T4/NA3 (XLXI_33/R7/M2/T4/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T4/NA5 (XLXI_33/R7/M2/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T4/NA6 (XLXI_33/Do7<20>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/I30 (XLXI_33/MUX_REGB/XLXI_17/XLXI_4/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/O0 (XLXI_33/MUX_REGB/XLXI_17/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_23 (XLXI_33/MUX_REGB/XLXI_17/XLXN_101)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_38 (QB<20>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_20_xo<0>1 (XLXI_27/Bo<20>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_17/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_17/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_17/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_3/XLXI_4 (XLXI_27/Sum<21>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_4/I21 (XLXI_27/MUX1/XLXI_17/XLXI_4/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_4/O1 (XLXI_27/MUX1/XLXI_17/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_25 (XLXI_27/MUX1/XLXI_17/XLXN_103)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_39 (ALUout<21>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di141 (XLXI_33/R7/Di<21>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T5/NA1 (XLXI_33/R7/M2/T5/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T5/NA2 (XLXI_33/R7/M2/T5/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T5/NA4 (XLXI_33/R7/M2/T5/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T5/NA3 (XLXI_33/R7/M2/T5/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T5/NA5 (XLXI_33/R7/M2/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T5/NA6 (XLXI_33/Do7<21>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/I31 (XLXI_33/MUX_REGB/XLXI_17/XLXI_4/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/O1 (XLXI_33/MUX_REGB/XLXI_17/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_25 (XLXI_33/MUX_REGB/XLXI_17/XLXN_103)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_39 (QB<21>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_21_xo<0>1 (XLXI_27/Bo<21>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_17/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_17/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_17/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_2/XLXI_4 (XLXI_27/Sum<22>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_4/I22 (XLXI_27/MUX1/XLXI_17/XLXI_4/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_4/O2 (XLXI_27/MUX1/XLXI_17/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_27 (XLXI_27/MUX1/XLXI_17/XLXN_105)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_40 (ALUout<22>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di151 (XLXI_33/R7/Di<22>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T6/NA1 (XLXI_33/R7/M2/T6/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T6/NA2 (XLXI_33/R7/M2/T6/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T6/NA4 (XLXI_33/R7/M2/T6/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T6/NA3 (XLXI_33/R7/M2/T6/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T6/NA5 (XLXI_33/R7/M2/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T6/NA6 (XLXI_33/Do7<22>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/I32 (XLXI_33/MUX_REGB/XLXI_17/XLXI_4/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/O2 (XLXI_33/MUX_REGB/XLXI_17/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_27 (XLXI_33/MUX_REGB/XLXI_17/XLXN_105)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_40 (QB<22>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_22_xo<0>1 (XLXI_27/Bo<22>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_17/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_17/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_17/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_1/XLXI_4 (XLXI_27/Sum<23>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_4/I23 (XLXI_27/MUX1/XLXI_17/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_4/O3 (XLXI_27/MUX1/XLXI_17/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_29 (XLXI_27/MUX1/XLXI_17/XLXN_107)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_41 (ALUout<23>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di161 (XLXI_33/R7/Di<23>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T7/NA1 (XLXI_33/R7/M2/T7/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T7/NA2 (XLXI_33/R7/M2/T7/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T7/NA4 (XLXI_33/R7/M2/T7/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T7/NA3 (XLXI_33/R7/M2/T7/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T7/NA5 (XLXI_33/R7/M2/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T7/NA6 (XLXI_33/Do7<23>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/I33 (XLXI_33/MUX_REGB/XLXI_17/XLXI_4/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/O3 (XLXI_33/MUX_REGB/XLXI_17/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_29 (XLXI_33/MUX_REGB/XLXI_17/XLXN_107)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_41 (QB<23>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_23_xo<0>1 (XLXI_27/Bo<23>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_17/XLXN_5)
     OR4:I0->O             3   0.043   0.625  XLXI_27/ADD_32/XLXI_17/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_45)
     OR3:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_42/XLXI_22 (XLXI_27/ADD_32/XLXN_67)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_4/XLXI_4 (XLXI_27/Sum<24>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_2/I20 (XLXI_27/MUX1/XLXI_18/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_2/O0 (XLXI_27/MUX1/XLXI_18/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_15 (XLXI_27/MUX1/XLXI_18/XLXN_93)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_30 (ALUout<24>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di171 (XLXI_33/R7/Di<24>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T0/NA1 (XLXI_33/R7/M3/T0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T0/NA2 (XLXI_33/R7/M3/T0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T0/NA4 (XLXI_33/R7/M3/T0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T0/NA3 (XLXI_33/R7/M3/T0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T0/NA5 (XLXI_33/R7/M3/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T0/NA6 (XLXI_33/Do7<24>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/I30 (XLXI_33/MUX_REGB/XLXI_18/XLXI_2/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/O0 (XLXI_33/MUX_REGB/XLXI_18/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_15 (XLXI_33/MUX_REGB/XLXI_18/XLXN_93)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_30 (QB<24>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_24_xo<0>1 (XLXI_27/Bo<24>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_20/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_20/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_20/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_3/XLXI_4 (XLXI_27/Sum<25>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_2/I21 (XLXI_27/MUX1/XLXI_18/XLXI_2/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_2/O1 (XLXI_27/MUX1/XLXI_18/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_17 (XLXI_27/MUX1/XLXI_18/XLXN_95)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_31 (ALUout<25>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di181 (XLXI_33/R7/Di<25>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T1/NA1 (XLXI_33/R7/M3/T1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T1/NA2 (XLXI_33/R7/M3/T1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T1/NA4 (XLXI_33/R7/M3/T1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T1/NA3 (XLXI_33/R7/M3/T1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T1/NA5 (XLXI_33/R7/M3/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T1/NA6 (XLXI_33/Do7<25>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/I31 (XLXI_33/MUX_REGB/XLXI_18/XLXI_2/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/O1 (XLXI_33/MUX_REGB/XLXI_18/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_17 (XLXI_33/MUX_REGB/XLXI_18/XLXN_95)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_31 (QB<25>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_25_xo<0>1 (XLXI_27/Bo<25>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_20/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_20/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_20/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_2/XLXI_4 (XLXI_27/Sum<26>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_2/I22 (XLXI_27/MUX1/XLXI_18/XLXI_2/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_2/O2 (XLXI_27/MUX1/XLXI_18/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_19 (XLXI_27/MUX1/XLXI_18/XLXN_97)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_36 (ALUout<26>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di191 (XLXI_33/R7/Di<26>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T2/NA1 (XLXI_33/R7/M3/T2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T2/NA2 (XLXI_33/R7/M3/T2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T2/NA4 (XLXI_33/R7/M3/T2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T2/NA3 (XLXI_33/R7/M3/T2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T2/NA5 (XLXI_33/R7/M3/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T2/NA6 (XLXI_33/Do7<26>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/I32 (XLXI_33/MUX_REGB/XLXI_18/XLXI_2/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/O2 (XLXI_33/MUX_REGB/XLXI_18/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_19 (XLXI_33/MUX_REGB/XLXI_18/XLXN_97)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_36 (QB<26>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_26_xo<0>1 (XLXI_27/Bo<26>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_20/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_20/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_20/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_1/XLXI_4 (XLXI_27/Sum<27>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_2/I23 (XLXI_27/MUX1/XLXI_18/XLXI_2/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_2/O3 (XLXI_27/MUX1/XLXI_18/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_21 (XLXI_27/MUX1/XLXI_18/XLXN_99)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_37 (ALUout<27>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di201 (XLXI_33/R7/Di<27>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T3/NA1 (XLXI_33/R7/M3/T3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T3/NA2 (XLXI_33/R7/M3/T3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T3/NA4 (XLXI_33/R7/M3/T3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T3/NA3 (XLXI_33/R7/M3/T3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T3/NA5 (XLXI_33/R7/M3/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T3/NA6 (XLXI_33/Do7<27>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/I33 (XLXI_33/MUX_REGB/XLXI_18/XLXI_2/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/O3 (XLXI_33/MUX_REGB/XLXI_18/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_21 (XLXI_33/MUX_REGB/XLXI_18/XLXN_99)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_37 (QB<27>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_27_xo<0>1 (XLXI_27/Bo<27>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_20/XLXN_5)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_47)
     OR4:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_42/OR4_1 (XLXI_27/ADD_32/XLXN_68)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_4/XLXI_4 (XLXI_27/Sum<28>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_4/I20 (XLXI_27/MUX1/XLXI_18/XLXI_4/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_4/O0 (XLXI_27/MUX1/XLXI_18/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_23 (XLXI_27/MUX1/XLXI_18/XLXN_101)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_38 (ALUout<28>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di211 (XLXI_33/R7/Di<28>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T4/NA1 (XLXI_33/R7/M3/T4/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T4/NA2 (XLXI_33/R7/M3/T4/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T4/NA4 (XLXI_33/R7/M3/T4/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T4/NA3 (XLXI_33/R7/M3/T4/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T4/NA5 (XLXI_33/R7/M3/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T4/NA6 (XLXI_33/Do7<28>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/I30 (XLXI_33/MUX_REGB/XLXI_18/XLXI_4/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/O0 (XLXI_33/MUX_REGB/XLXI_18/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_23 (XLXI_33/MUX_REGB/XLXI_18/XLXN_101)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_38 (QB<28>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_28_xo<0>1 (XLXI_27/Bo<28>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_19/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_19/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_19/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_3/XLXI_4 (XLXI_27/Sum<29>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_4/I21 (XLXI_27/MUX1/XLXI_18/XLXI_4/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_4/O1 (XLXI_27/MUX1/XLXI_18/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_25 (XLXI_27/MUX1/XLXI_18/XLXN_103)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_39 (ALUout<29>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di221 (XLXI_33/R7/Di<29>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T5/NA1 (XLXI_33/R7/M3/T5/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T5/NA2 (XLXI_33/R7/M3/T5/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T5/NA4 (XLXI_33/R7/M3/T5/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T5/NA3 (XLXI_33/R7/M3/T5/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T5/NA5 (XLXI_33/R7/M3/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T5/NA6 (XLXI_33/Do7<29>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/I31 (XLXI_33/MUX_REGB/XLXI_18/XLXI_4/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/O1 (XLXI_33/MUX_REGB/XLXI_18/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_25 (XLXI_33/MUX_REGB/XLXI_18/XLXN_103)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_39 (QB<29>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_29_xo<0>1 (XLXI_27/Bo<29>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_19/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_19/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_19/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_2/XLXI_4 (XLXI_27/Sum<30>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_4/I22 (XLXI_27/MUX1/XLXI_18/XLXI_4/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_4/O2 (XLXI_27/MUX1/XLXI_18/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_27 (XLXI_27/MUX1/XLXI_18/XLXN_105)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_40 (ALUout<30>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di241 (XLXI_33/R7/Di<30>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T6/NA1 (XLXI_33/R7/M3/T6/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T6/NA2 (XLXI_33/R7/M3/T6/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T6/NA4 (XLXI_33/R7/M3/T6/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T6/NA3 (XLXI_33/R7/M3/T6/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T6/NA5 (XLXI_33/R7/M3/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T6/NA6 (XLXI_33/Do7<30>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/I32 (XLXI_33/MUX_REGB/XLXI_18/XLXI_4/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/O2 (XLXI_33/MUX_REGB/XLXI_18/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_27 (XLXI_33/MUX_REGB/XLXI_18/XLXN_105)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_40 (QB<30>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_30_xo<0>1 (XLXI_27/Bo<30>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_19/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_19/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_19/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_1/XLXI_4 (XLXI_27/Sum<31>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_4/I23 (XLXI_27/MUX1/XLXI_18/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_4/O3 (XLXI_27/MUX1/XLXI_18/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_29 (XLXI_27/MUX1/XLXI_18/XLXN_107)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_41 (ALUout<31>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di251 (XLXI_33/R7/Di<31>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T7/NA1 (XLXI_33/R7/M3/T7/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T7/NA2 (XLXI_33/R7/M3/T7/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T7/NA4 (XLXI_33/R7/M3/T7/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T7/NA3 (XLXI_33/R7/M3/T7/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T7/NA5 (XLXI_33/R7/M3/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T7/NA6 (XLXI_33/Do7<31>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/I33 (XLXI_33/MUX_REGB/XLXI_18/XLXI_4/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/O3 (XLXI_33/MUX_REGB/XLXI_18/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_29 (XLXI_33/MUX_REGB/XLXI_18/XLXN_107)
     OR2:I0->O             9   0.043   0.658  XLXI_33/MUX_REGB/XLXI_18/XLXI_41 (QB<31>)
     AND2:I0->O            1   0.043   0.603  XLXI_6/MUX1_DispData/XLXI_18/XLXI_4/I23 (XLXI_6/MUX1_DispData/XLXI_18/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_6/MUX1_DispData/XLXI_18/XLXI_4/O3 (XLXI_6/MUX1_DispData/XLXI_18/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_6/MUX1_DispData/XLXI_18/XLXI_29 (XLXI_6/MUX1_DispData/XLXI_18/XLXN_107)
     OR2:I0->O             9   0.043   0.384  XLXI_6/MUX1_DispData/XLXI_18/XLXI_41 (Disp_num<31>)
     INV:I->O             11   0.317   0.669  XLXI_35/XLXI_2/HTS0/MSEG/XLXI_3 (XLXI_35/XLXI_2/HTS0/MSEG/ND3)
     AND4:I0->O            2   0.043   0.527  XLXI_35/XLXI_2/HTS0/MSEG/ND3ND2ND1D0 (XLXI_35/XLXI_2/HTS0/MSEG/XLXN_95)
     OR4:I2->O             1   0.134   0.603  XLXI_35/XLXI_2/HTS0/MSEG/ORD (XLXI_35/XLXI_2/HTS0/MSEG/XLXN_154)
     OR2:I1->O             1   0.053   0.613  XLXI_35/XLXI_2/HTS0/MSEG/XLXI_80 (XLXI_35/XLXN_10<4>)
     begin scope: 'XLXI_35/XLXI_1:P_Data<4>'
     LUT6:I0->O            1   0.043   0.000  buffer_4_rstpot (buffer_4_rstpot)
     FD:D                     -0.000          buffer_4
    ----------------------------------------
    Total                    410.891ns (38.810ns logic, 372.082ns route)
                                       (9.4% logic, 90.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/clkdiv_24'
  Clock period: 2.104ns (frequency: 475.195MHz)
  Total number of paths / destination ports: 2910 / 68
-------------------------------------------------------------------------
Delay:               2.104ns (Levels of Logic = 34)
  Source:            XLXI_59/clk_cnt_0 (FF)
  Destination:       XLXI_59/clk_cnt_31 (FF)
  Source Clock:      XLXI_5/clkdiv_24 rising
  Destination Clock: XLXI_5/clkdiv_24 rising

  Data Path: XLXI_59/clk_cnt_0 to XLXI_59/clk_cnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.236   0.344  XLXI_59/clk_cnt_0 (XLXI_59/clk_cnt_0)
     INV:I->O              1   0.054   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_lut<0>_INV_0 (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_lut<0>)
     MUXCY:S->O            1   0.238   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<0> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<1> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<2> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<3> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<4> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<5> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<6> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<7> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<8> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<9> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<10> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<11> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<12> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<13> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<14> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<15> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<16> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<17> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<18> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<19> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<20> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<21> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<22> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<23> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<24> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<25> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<26> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<27> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<28> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<29> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<29>)
     MUXCY:CI->O           0   0.013   0.000  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<30> (XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_cy<30>)
     XORCY:CI->O           1   0.262   0.522  XLXI_59/Madd_clk_cnt[31]_GND_59_o_add_7_OUT_xor<31> (XLXI_59/clk_cnt[31]_GND_59_o_add_7_OUT<31>)
     LUT4:I0->O            1   0.043   0.000  XLXI_59/Mmux_gameStatus[1]_GND_59_o_wide_mux_11_OUT251 (XLXI_59/gameStatus[1]_GND_59_o_wide_mux_11_OUT<31>)
     FDCE:D                   -0.000          XLXI_59/clk_cnt_31
    ----------------------------------------
    Total                      2.104ns (1.238ns logic, 0.866ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/clkdiv_1'
  Clock period: 5.899ns (frequency: 169.517MHz)
  Total number of paths / destination ports: 282035 / 654
-------------------------------------------------------------------------
Delay:               5.899ns (Levels of Logic = 8)
  Source:            XLXI_60/bodyX_0_5 (FF)
  Destination:       XLXI_60/bodyY_0_95 (FF)
  Source Clock:      XLXI_5/clkdiv_1 rising
  Destination Clock: XLXI_5/clkdiv_1 rising

  Data Path: XLXI_60/bodyX_0_5 to XLXI_60/bodyY_0_95
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            20   0.236   0.719  XLXI_60/bodyX_0_5 (XLXI_60/bodyX_0_5)
     LUT6:I0->O            1   0.043   0.613  XLXI_60/bodyY[0][5]_bodyY[0][5]_OR_122_o191122 (XLXI_60/bodyY[0][5]_bodyY[0][5]_OR_122_o191122)
     LUT6:I0->O            1   0.043   0.603  XLXI_60/bodyY[0][5]_bodyY[0][5]_OR_122_o191125_SW0 (N39)
     LUT6:I1->O            4   0.043   0.630  XLXI_60/bodyY[0][5]_bodyY[0][5]_OR_122_o191125 (XLXI_60/bodyY[0][5]_bodyY[0][5]_OR_122_o19112)
     LUT6:I0->O            1   0.043   0.613  XLXI_60/bodyY[0][5]_bodyY[0][5]_OR_122_o11 (XLXI_60/bodyY[0][5]_bodyY[0][5]_OR_122_o11)
     LUT6:I0->O            1   0.043   0.350  XLXI_60/bodyY[0][5]_bodyY[0][5]_OR_122_o13 (XLXI_60/bodyY[0][5]_bodyY[0][5]_OR_122_o13)
     LUT5:I4->O            1   0.043   0.522  XLXI_60/bodyY[0][5]_bodyY[0][5]_OR_122_o18 (XLXI_60/bodyY[0][5]_bodyY[0][5]_OR_122_o18)
     LUT6:I2->O            2   0.043   0.608  XLXI_60/bodyY[0][5]_bodyY[0][5]_OR_122_o37 (XLXI_60/bodyY[0][5]_bodyY[0][5]_OR_122_o)
     LUT5:I0->O          192   0.043   0.499  XLXI_60/_n3924_inv1 (XLXI_60/_n3924_inv)
     FDCE:CE                   0.161          XLXI_60/bodyX_0_0
    ----------------------------------------
    Total                      5.899ns (0.741ns logic, 5.158ns route)
                                       (12.6% logic, 87.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/clkdiv_26'
  Clock period: 2.578ns (frequency: 387.958MHz)
  Total number of paths / destination ports: 1098 / 37
-------------------------------------------------------------------------
Delay:               2.578ns (Levels of Logic = 3)
  Source:            XLXI_30/XLXI_1 (FF)
  Destination:       XLXI_30/XLXI_4 (FF)
  Source Clock:      XLXI_5/clkdiv_26 rising
  Destination Clock: XLXI_5/clkdiv_26 rising

  Data Path: XLXI_30/XLXI_1 to XLXI_30/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.236   0.356  XLXI_30/XLXI_1 (Qa)
     INV:I->O              4   0.317   0.630  XLXI_30/XLXI_17 (XLXI_30/nQa)
     NOR2:I0->O            1   0.043   0.603  XLXI_30/XLXI_12 (XLXI_30/XLXN_14)
     XNOR2:I1->O           1   0.053   0.339  XLXI_30/XLXI_10 (XLXI_30/XLXN_15)
     FD:D                     -0.000          XLXI_30/XLXI_3
    ----------------------------------------
    Total                      2.578ns (0.649ns logic, 1.929ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            XLXI_2/counter_8 (FF)
  Destination:       XLXI_2/Key_x_0 (FF)
  Source Clock:      XLXI_2/clk1 rising
  Destination Clock: XLXI_2/clk1 rising

  Data Path: XLXI_2/counter_8 to XLXI_2/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            XLXI_3/state_0 (FF)
  Destination:       XLXI_3/state_0 (FF)
  Source Clock:      XLXI_3/push rising
  Destination Clock: XLXI_3/push rising

  Data Path: XLXI_3/state_0 to XLXI_3/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       XLXI_2/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to XLXI_2/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'XLXI_2:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            K_COL<3> (PAD)
  Destination:       XLXI_2/Key_x_1 (FF)
  Destination Clock: XLXI_2/clk1 rising

  Data Path: K_COL<3> to XLXI_2/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  K_COL_3_IBUF (K_COL_3_IBUF)
     begin scope: 'XLXI_2:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1043448393911239600000000000000000 / 26
-------------------------------------------------------------------------
Offset:              413.894ns (Levels of Logic = 662)
  Source:            XLXI_3/Bi_8 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: XLXI_3/Bi_8 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.236   0.384  Bi_8 (Bi<8>)
     end scope: 'XLXI_3:Bi<8>'
     INV:I->O              2   0.317   0.608  XLXI_33/D/XLXI_2/XLXI_1 (XLXI_33/D/XLXI_2/XLXN_6)
     AND2:I1->O            2   0.053   0.608  XLXI_33/D/XLXI_2/XLXI_5 (XLXI_33/D/XLXI_2/XLXN_18)
     AND2:I1->O            1   0.053   0.603  XLXI_33/D/XLXI_2/XLXI_34 (XLXI_33/D/XLXN_7)
     NAND2:I1->O          32   0.053   0.625  XLXI_33/D/XLXI_10 (XLXI_33/Yi<6>)
     LUT3:I0->O            1   0.043   0.522  XLXI_33/R6/Mmux_Di121 (XLXI_33/R6/Di<1>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R6/M0/T1/NA1 (XLXI_33/R6/M0/T1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R6/M0/T1/NA2 (XLXI_33/R6/M0/T1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R6/M0/T1/NA4 (XLXI_33/R6/M0/T1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R6/M0/T1/NA3 (XLXI_33/R6/M0/T1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R6/M0/T1/NA5 (XLXI_33/R6/M0/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R6/M0/T1/NA6 (XLXI_33/Do6<1>)
     AND2:I0->O            1   0.043   0.603  XLXI_33/MUX_REGA/XLXI_15/XLXI_2/I21 (XLXI_33/MUX_REGA/XLXI_15/XLXI_2/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_33/MUX_REGA/XLXI_15/XLXI_2/O1 (XLXI_33/MUX_REGA/XLXI_15/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGA/XLXI_15/XLXI_17 (XLXI_33/MUX_REGA/XLXI_15/XLXN_95)
     OR2:I0->O             2   0.043   0.355  XLXI_33/MUX_REGA/XLXI_15/XLXI_31 (QA<1>)
     LUT3:I2->O            9   0.043   0.567  XLXI_34/Mmux_o121 (XLXN_82<1>)
     LUT4:I0->O            0   0.043   0.000  XLXI_27/Mcompar_Slt<0>_lutdi (XLXI_27/Mcompar_Slt<0>_lutdi)
     MUXCY:DI->O           1   0.228   0.000  XLXI_27/Mcompar_Slt<0>_cy<0> (XLXI_27/Mcompar_Slt<0>_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<1> (XLXI_27/Mcompar_Slt<0>_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<2> (XLXI_27/Mcompar_Slt<0>_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<3> (XLXI_27/Mcompar_Slt<0>_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<4> (XLXI_27/Mcompar_Slt<0>_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<5> (XLXI_27/Mcompar_Slt<0>_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<6> (XLXI_27/Mcompar_Slt<0>_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<7> (XLXI_27/Mcompar_Slt<0>_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<8> (XLXI_27/Mcompar_Slt<0>_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<9> (XLXI_27/Mcompar_Slt<0>_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<10> (XLXI_27/Mcompar_Slt<0>_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<11> (XLXI_27/Mcompar_Slt<0>_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<12> (XLXI_27/Mcompar_Slt<0>_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<13> (XLXI_27/Mcompar_Slt<0>_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<14> (XLXI_27/Mcompar_Slt<0>_cy<14>)
     MUXCY:CI->O           1   0.151   0.339  XLXI_27/Mcompar_Slt<0>_cy<15> (XLXI_27/Mcompar_Slt<0>_cy<15>)
     INV:I->O              1   0.054   0.613  XLXI_27/Mcompar_Slt<0>_cy<15>_inv1_INV_0 (XLXI_27/Slt<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_2/I30 (XLXI_27/MUX1/XLXI_15/XLXI_2/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_2/O0 (XLXI_27/MUX1/XLXI_15/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_15 (XLXI_27/MUX1/XLXI_15/XLXN_93)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_30 (ALUout<0>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di110 (XLXI_33/R7/Di<0>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T0/NA1 (XLXI_33/R7/M0/T0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T0/NA2 (XLXI_33/R7/M0/T0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T0/NA4 (XLXI_33/R7/M0/T0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T0/NA3 (XLXI_33/R7/M0/T0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T0/NA5 (XLXI_33/R7/M0/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T0/NA6 (XLXI_33/Do7<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/I30 (XLXI_33/MUX_REGB/XLXI_15/XLXI_2/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/O0 (XLXI_33/MUX_REGB/XLXI_15/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_15 (XLXI_33/MUX_REGB/XLXI_15/XLXN_93)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_30 (QB<0>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_0_xo<0>1 (XLXI_27/Bo<0>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_1/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_1/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_1/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_3/XLXI_4 (XLXI_27/Sum<1>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_2/I21 (XLXI_27/MUX1/XLXI_15/XLXI_2/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_2/O1 (XLXI_27/MUX1/XLXI_15/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_17 (XLXI_27/MUX1/XLXI_15/XLXN_95)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_31 (ALUout<1>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di121 (XLXI_33/R7/Di<1>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T1/NA1 (XLXI_33/R7/M0/T1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T1/NA2 (XLXI_33/R7/M0/T1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T1/NA4 (XLXI_33/R7/M0/T1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T1/NA3 (XLXI_33/R7/M0/T1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T1/NA5 (XLXI_33/R7/M0/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T1/NA6 (XLXI_33/Do7<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/I31 (XLXI_33/MUX_REGB/XLXI_15/XLXI_2/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/O1 (XLXI_33/MUX_REGB/XLXI_15/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_17 (XLXI_33/MUX_REGB/XLXI_15/XLXN_95)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_31 (QB<1>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_1_xo<0>1 (XLXI_27/Bo<1>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_1/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_1/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_1/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_2/XLXI_4 (XLXI_27/Sum<2>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_2/I22 (XLXI_27/MUX1/XLXI_15/XLXI_2/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_2/O2 (XLXI_27/MUX1/XLXI_15/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_19 (XLXI_27/MUX1/XLXI_15/XLXN_97)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_36 (ALUout<2>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di231 (XLXI_33/R7/Di<2>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T2/NA1 (XLXI_33/R7/M0/T2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T2/NA2 (XLXI_33/R7/M0/T2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T2/NA4 (XLXI_33/R7/M0/T2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T2/NA3 (XLXI_33/R7/M0/T2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T2/NA5 (XLXI_33/R7/M0/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T2/NA6 (XLXI_33/Do7<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/I32 (XLXI_33/MUX_REGB/XLXI_15/XLXI_2/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/O2 (XLXI_33/MUX_REGB/XLXI_15/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_19 (XLXI_33/MUX_REGB/XLXI_15/XLXN_97)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_36 (QB<2>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_2_xo<0>1 (XLXI_27/Bo<2>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_1/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_1/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_1/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_1/XLXI_4 (XLXI_27/Sum<3>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_2/I23 (XLXI_27/MUX1/XLXI_15/XLXI_2/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_2/O3 (XLXI_27/MUX1/XLXI_15/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_21 (XLXI_27/MUX1/XLXI_15/XLXN_99)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_37 (ALUout<3>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di261 (XLXI_33/R7/Di<3>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T3/NA1 (XLXI_33/R7/M0/T3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T3/NA2 (XLXI_33/R7/M0/T3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T3/NA4 (XLXI_33/R7/M0/T3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T3/NA3 (XLXI_33/R7/M0/T3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T3/NA5 (XLXI_33/R7/M0/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T3/NA6 (XLXI_33/Do7<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/I33 (XLXI_33/MUX_REGB/XLXI_15/XLXI_2/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/O3 (XLXI_33/MUX_REGB/XLXI_15/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_21 (XLXI_33/MUX_REGB/XLXI_15/XLXN_99)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_37 (QB<3>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_3_xo<0>1 (XLXI_27/Bo<3>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_1/XLXN_5)
     OR4:I0->O             4   0.043   0.630  XLXI_27/ADD_32/XLXI_1/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_35)
     OR2:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_41/XLXI_21 (XLXI_27/ADD_32/XLXN_79)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_4/XLXI_4 (XLXI_27/Sum<4>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_4/I20 (XLXI_27/MUX1/XLXI_15/XLXI_4/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_4/O0 (XLXI_27/MUX1/XLXI_15/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_23 (XLXI_27/MUX1/XLXI_15/XLXN_101)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_38 (ALUout<4>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di271 (XLXI_33/R7/Di<4>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T4/NA1 (XLXI_33/R7/M0/T4/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T4/NA2 (XLXI_33/R7/M0/T4/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T4/NA4 (XLXI_33/R7/M0/T4/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T4/NA3 (XLXI_33/R7/M0/T4/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T4/NA5 (XLXI_33/R7/M0/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T4/NA6 (XLXI_33/Do7<4>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/I30 (XLXI_33/MUX_REGB/XLXI_15/XLXI_4/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/O0 (XLXI_33/MUX_REGB/XLXI_15/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_23 (XLXI_33/MUX_REGB/XLXI_15/XLXN_101)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_38 (QB<4>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_4_xo<0>1 (XLXI_27/Bo<4>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_14/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_14/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_14/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_3/XLXI_4 (XLXI_27/Sum<5>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_4/I21 (XLXI_27/MUX1/XLXI_15/XLXI_4/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_4/O1 (XLXI_27/MUX1/XLXI_15/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_25 (XLXI_27/MUX1/XLXI_15/XLXN_103)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_39 (ALUout<5>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di281 (XLXI_33/R7/Di<5>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T5/NA1 (XLXI_33/R7/M0/T5/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T5/NA2 (XLXI_33/R7/M0/T5/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T5/NA4 (XLXI_33/R7/M0/T5/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T5/NA3 (XLXI_33/R7/M0/T5/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T5/NA5 (XLXI_33/R7/M0/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T5/NA6 (XLXI_33/Do7<5>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/I31 (XLXI_33/MUX_REGB/XLXI_15/XLXI_4/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/O1 (XLXI_33/MUX_REGB/XLXI_15/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_25 (XLXI_33/MUX_REGB/XLXI_15/XLXN_103)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_39 (QB<5>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_5_xo<0>1 (XLXI_27/Bo<5>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_14/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_14/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_14/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_2/XLXI_4 (XLXI_27/Sum<6>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_4/I22 (XLXI_27/MUX1/XLXI_15/XLXI_4/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_4/O2 (XLXI_27/MUX1/XLXI_15/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_27 (XLXI_27/MUX1/XLXI_15/XLXN_105)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_40 (ALUout<6>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di291 (XLXI_33/R7/Di<6>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T6/NA1 (XLXI_33/R7/M0/T6/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T6/NA2 (XLXI_33/R7/M0/T6/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T6/NA4 (XLXI_33/R7/M0/T6/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T6/NA3 (XLXI_33/R7/M0/T6/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T6/NA5 (XLXI_33/R7/M0/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T6/NA6 (XLXI_33/Do7<6>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/I32 (XLXI_33/MUX_REGB/XLXI_15/XLXI_4/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/O2 (XLXI_33/MUX_REGB/XLXI_15/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_27 (XLXI_33/MUX_REGB/XLXI_15/XLXN_105)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_40 (QB<6>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_6_xo<0>1 (XLXI_27/Bo<6>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_14/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_14/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_14/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_1/XLXI_4 (XLXI_27/Sum<7>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_4/I23 (XLXI_27/MUX1/XLXI_15/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_4/O3 (XLXI_27/MUX1/XLXI_15/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_29 (XLXI_27/MUX1/XLXI_15/XLXN_107)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_41 (ALUout<7>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di301 (XLXI_33/R7/Di<7>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T7/NA1 (XLXI_33/R7/M0/T7/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T7/NA2 (XLXI_33/R7/M0/T7/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T7/NA4 (XLXI_33/R7/M0/T7/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T7/NA3 (XLXI_33/R7/M0/T7/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T7/NA5 (XLXI_33/R7/M0/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T7/NA6 (XLXI_33/Do7<7>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/I33 (XLXI_33/MUX_REGB/XLXI_15/XLXI_4/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/O3 (XLXI_33/MUX_REGB/XLXI_15/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_29 (XLXI_33/MUX_REGB/XLXI_15/XLXN_107)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_41 (QB<7>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_7_xo<0>1 (XLXI_27/Bo<7>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_14/XLXN_5)
     OR4:I0->O             3   0.043   0.625  XLXI_27/ADD_32/XLXI_14/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_37)
     OR3:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_41/XLXI_22 (XLXI_27/ADD_32/XLXN_59)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_4/XLXI_4 (XLXI_27/Sum<8>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_2/I20 (XLXI_27/MUX1/XLXI_16/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_2/O0 (XLXI_27/MUX1/XLXI_16/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_15 (XLXI_27/MUX1/XLXI_16/XLXN_93)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_30 (ALUout<8>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di311 (XLXI_33/R7/Di<8>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T0/NA1 (XLXI_33/R7/M1/T0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T0/NA2 (XLXI_33/R7/M1/T0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T0/NA4 (XLXI_33/R7/M1/T0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T0/NA3 (XLXI_33/R7/M1/T0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T0/NA5 (XLXI_33/R7/M1/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T0/NA6 (XLXI_33/Do7<8>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/I30 (XLXI_33/MUX_REGB/XLXI_16/XLXI_2/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/O0 (XLXI_33/MUX_REGB/XLXI_16/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_15 (XLXI_33/MUX_REGB/XLXI_16/XLXN_93)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_30 (QB<8>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_8_xo<0>1 (XLXI_27/Bo<8>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_16/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_16/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_16/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_3/XLXI_4 (XLXI_27/Sum<9>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_2/I21 (XLXI_27/MUX1/XLXI_16/XLXI_2/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_2/O1 (XLXI_27/MUX1/XLXI_16/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_17 (XLXI_27/MUX1/XLXI_16/XLXN_95)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_31 (ALUout<9>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di321 (XLXI_33/R7/Di<9>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T1/NA1 (XLXI_33/R7/M1/T1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T1/NA2 (XLXI_33/R7/M1/T1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T1/NA4 (XLXI_33/R7/M1/T1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T1/NA3 (XLXI_33/R7/M1/T1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T1/NA5 (XLXI_33/R7/M1/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T1/NA6 (XLXI_33/Do7<9>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/I31 (XLXI_33/MUX_REGB/XLXI_16/XLXI_2/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/O1 (XLXI_33/MUX_REGB/XLXI_16/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_17 (XLXI_33/MUX_REGB/XLXI_16/XLXN_95)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_31 (QB<9>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_9_xo<0>1 (XLXI_27/Bo<9>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_16/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_16/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_16/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_2/XLXI_4 (XLXI_27/Sum<10>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_2/I22 (XLXI_27/MUX1/XLXI_16/XLXI_2/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_2/O2 (XLXI_27/MUX1/XLXI_16/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_19 (XLXI_27/MUX1/XLXI_16/XLXN_97)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_36 (ALUout<10>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di210 (XLXI_33/R7/Di<10>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T2/NA1 (XLXI_33/R7/M1/T2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T2/NA2 (XLXI_33/R7/M1/T2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T2/NA4 (XLXI_33/R7/M1/T2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T2/NA3 (XLXI_33/R7/M1/T2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T2/NA5 (XLXI_33/R7/M1/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T2/NA6 (XLXI_33/Do7<10>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/I32 (XLXI_33/MUX_REGB/XLXI_16/XLXI_2/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/O2 (XLXI_33/MUX_REGB/XLXI_16/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_19 (XLXI_33/MUX_REGB/XLXI_16/XLXN_97)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_36 (QB<10>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_10_xo<0>1 (XLXI_27/Bo<10>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_16/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_16/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_16/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_1/XLXI_4 (XLXI_27/Sum<11>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_2/I23 (XLXI_27/MUX1/XLXI_16/XLXI_2/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_2/O3 (XLXI_27/MUX1/XLXI_16/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_21 (XLXI_27/MUX1/XLXI_16/XLXN_99)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_37 (ALUout<11>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di33 (XLXI_33/R7/Di<11>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T3/NA1 (XLXI_33/R7/M1/T3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T3/NA2 (XLXI_33/R7/M1/T3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T3/NA4 (XLXI_33/R7/M1/T3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T3/NA3 (XLXI_33/R7/M1/T3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T3/NA5 (XLXI_33/R7/M1/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T3/NA6 (XLXI_33/Do7<11>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/I33 (XLXI_33/MUX_REGB/XLXI_16/XLXI_2/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/O3 (XLXI_33/MUX_REGB/XLXI_16/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_21 (XLXI_33/MUX_REGB/XLXI_16/XLXN_99)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_37 (QB<11>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_11_xo<0>1 (XLXI_27/Bo<11>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_16/XLXN_5)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_40)
     OR4:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_41/OR4_1 (XLXI_27/ADD_32/XLXN_60)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_4/XLXI_4 (XLXI_27/Sum<12>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_4/I20 (XLXI_27/MUX1/XLXI_16/XLXI_4/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_4/O0 (XLXI_27/MUX1/XLXI_16/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_23 (XLXI_27/MUX1/XLXI_16/XLXN_101)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_38 (ALUout<12>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di41 (XLXI_33/R7/Di<12>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T4/NA1 (XLXI_33/R7/M1/T4/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T4/NA2 (XLXI_33/R7/M1/T4/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T4/NA4 (XLXI_33/R7/M1/T4/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T4/NA3 (XLXI_33/R7/M1/T4/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T4/NA5 (XLXI_33/R7/M1/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T4/NA6 (XLXI_33/Do7<12>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/I30 (XLXI_33/MUX_REGB/XLXI_16/XLXI_4/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/O0 (XLXI_33/MUX_REGB/XLXI_16/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_23 (XLXI_33/MUX_REGB/XLXI_16/XLXN_101)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_38 (QB<12>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_12_xo<0>1 (XLXI_27/Bo<12>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_15/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_15/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_15/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_3/XLXI_4 (XLXI_27/Sum<13>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_4/I21 (XLXI_27/MUX1/XLXI_16/XLXI_4/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_4/O1 (XLXI_27/MUX1/XLXI_16/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_25 (XLXI_27/MUX1/XLXI_16/XLXN_103)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_39 (ALUout<13>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di51 (XLXI_33/R7/Di<13>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T5/NA1 (XLXI_33/R7/M1/T5/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T5/NA2 (XLXI_33/R7/M1/T5/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T5/NA4 (XLXI_33/R7/M1/T5/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T5/NA3 (XLXI_33/R7/M1/T5/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T5/NA5 (XLXI_33/R7/M1/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T5/NA6 (XLXI_33/Do7<13>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/I31 (XLXI_33/MUX_REGB/XLXI_16/XLXI_4/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/O1 (XLXI_33/MUX_REGB/XLXI_16/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_25 (XLXI_33/MUX_REGB/XLXI_16/XLXN_103)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_39 (QB<13>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_13_xo<0>1 (XLXI_27/Bo<13>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_15/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_15/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_15/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_2/XLXI_4 (XLXI_27/Sum<14>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_4/I22 (XLXI_27/MUX1/XLXI_16/XLXI_4/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_4/O2 (XLXI_27/MUX1/XLXI_16/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_27 (XLXI_27/MUX1/XLXI_16/XLXN_105)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_40 (ALUout<14>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di61 (XLXI_33/R7/Di<14>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T6/NA1 (XLXI_33/R7/M1/T6/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T6/NA2 (XLXI_33/R7/M1/T6/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T6/NA4 (XLXI_33/R7/M1/T6/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T6/NA3 (XLXI_33/R7/M1/T6/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T6/NA5 (XLXI_33/R7/M1/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T6/NA6 (XLXI_33/Do7<14>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/I32 (XLXI_33/MUX_REGB/XLXI_16/XLXI_4/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/O2 (XLXI_33/MUX_REGB/XLXI_16/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_27 (XLXI_33/MUX_REGB/XLXI_16/XLXN_105)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_40 (QB<14>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_14_xo<0>1 (XLXI_27/Bo<14>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_15/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_15/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_15/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_1/XLXI_4 (XLXI_27/Sum<15>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_4/I23 (XLXI_27/MUX1/XLXI_16/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_4/O3 (XLXI_27/MUX1/XLXI_16/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_29 (XLXI_27/MUX1/XLXI_16/XLXN_107)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_41 (ALUout<15>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di71 (XLXI_33/R7/Di<15>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T7/NA1 (XLXI_33/R7/M1/T7/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T7/NA2 (XLXI_33/R7/M1/T7/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T7/NA4 (XLXI_33/R7/M1/T7/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T7/NA3 (XLXI_33/R7/M1/T7/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T7/NA5 (XLXI_33/R7/M1/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T7/NA6 (XLXI_33/Do7<15>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/I33 (XLXI_33/MUX_REGB/XLXI_16/XLXI_4/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/O3 (XLXI_33/MUX_REGB/XLXI_16/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_29 (XLXI_33/MUX_REGB/XLXI_16/XLXN_107)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_41 (QB<15>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_15_xo<0>1 (XLXI_27/Bo<15>)
     XOR2:I0->O            6   0.043   0.641  XLXI_27/ADD_32/XLXI_15/XLXI_1/XLXI_1 (XLXI_27/ADD_32/XLXI_15/XLXN_15)
     AND4:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_15/XLXI_7/P3P2P1P0 (XLXI_27/ADD_32/XLXN_39)
     AND4:I0->O            1   0.043   0.495  XLXI_27/ADD_32/XLXI_41/P3P2P1G0 (XLXI_27/ADD_32/XLXI_41/XLXN_27)
     OR4:I3->O             1   0.161   0.603  XLXI_27/ADD_32/XLXI_41/XLXI_30 (XLXI_27/ADD_32/XLXN_54)
     OR2:I1->O             9   0.053   0.658  XLXI_27/ADD_32/XLXI_44 (XLXI_27/ADD_32/XLXN_61)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_4/XLXI_4 (XLXI_27/Sum<16>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_2/I20 (XLXI_27/MUX1/XLXI_17/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_2/O0 (XLXI_27/MUX1/XLXI_17/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_15 (XLXI_27/MUX1/XLXI_17/XLXN_93)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_30 (ALUout<16>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di81 (XLXI_33/R7/Di<16>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T0/NA1 (XLXI_33/R7/M2/T0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T0/NA2 (XLXI_33/R7/M2/T0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T0/NA4 (XLXI_33/R7/M2/T0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T0/NA3 (XLXI_33/R7/M2/T0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T0/NA5 (XLXI_33/R7/M2/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T0/NA6 (XLXI_33/Do7<16>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/I30 (XLXI_33/MUX_REGB/XLXI_17/XLXI_2/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/O0 (XLXI_33/MUX_REGB/XLXI_17/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_15 (XLXI_33/MUX_REGB/XLXI_17/XLXN_93)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_30 (QB<16>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_16_xo<0>1 (XLXI_27/Bo<16>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_18/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_18/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_18/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_3/XLXI_4 (XLXI_27/Sum<17>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_2/I21 (XLXI_27/MUX1/XLXI_17/XLXI_2/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_2/O1 (XLXI_27/MUX1/XLXI_17/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_17 (XLXI_27/MUX1/XLXI_17/XLXN_95)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_31 (ALUout<17>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di91 (XLXI_33/R7/Di<17>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T1/NA1 (XLXI_33/R7/M2/T1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T1/NA2 (XLXI_33/R7/M2/T1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T1/NA4 (XLXI_33/R7/M2/T1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T1/NA3 (XLXI_33/R7/M2/T1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T1/NA5 (XLXI_33/R7/M2/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T1/NA6 (XLXI_33/Do7<17>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/I31 (XLXI_33/MUX_REGB/XLXI_17/XLXI_2/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/O1 (XLXI_33/MUX_REGB/XLXI_17/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_17 (XLXI_33/MUX_REGB/XLXI_17/XLXN_95)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_31 (QB<17>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_17_xo<0>1 (XLXI_27/Bo<17>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_18/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_18/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_18/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_2/XLXI_4 (XLXI_27/Sum<18>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_2/I22 (XLXI_27/MUX1/XLXI_17/XLXI_2/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_2/O2 (XLXI_27/MUX1/XLXI_17/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_19 (XLXI_27/MUX1/XLXI_17/XLXN_97)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_36 (ALUout<18>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di101 (XLXI_33/R7/Di<18>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T2/NA1 (XLXI_33/R7/M2/T2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T2/NA2 (XLXI_33/R7/M2/T2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T2/NA4 (XLXI_33/R7/M2/T2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T2/NA3 (XLXI_33/R7/M2/T2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T2/NA5 (XLXI_33/R7/M2/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T2/NA6 (XLXI_33/Do7<18>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/I32 (XLXI_33/MUX_REGB/XLXI_17/XLXI_2/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/O2 (XLXI_33/MUX_REGB/XLXI_17/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_19 (XLXI_33/MUX_REGB/XLXI_17/XLXN_97)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_36 (QB<18>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_18_xo<0>1 (XLXI_27/Bo<18>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_18/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_18/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_18/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_1/XLXI_4 (XLXI_27/Sum<19>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_2/I23 (XLXI_27/MUX1/XLXI_17/XLXI_2/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_2/O3 (XLXI_27/MUX1/XLXI_17/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_21 (XLXI_27/MUX1/XLXI_17/XLXN_99)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_37 (ALUout<19>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di111 (XLXI_33/R7/Di<19>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T3/NA1 (XLXI_33/R7/M2/T3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T3/NA2 (XLXI_33/R7/M2/T3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T3/NA4 (XLXI_33/R7/M2/T3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T3/NA3 (XLXI_33/R7/M2/T3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T3/NA5 (XLXI_33/R7/M2/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T3/NA6 (XLXI_33/Do7<19>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/I33 (XLXI_33/MUX_REGB/XLXI_17/XLXI_2/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/O3 (XLXI_33/MUX_REGB/XLXI_17/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_21 (XLXI_33/MUX_REGB/XLXI_17/XLXN_99)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_37 (QB<19>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_19_xo<0>1 (XLXI_27/Bo<19>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_18/XLXN_5)
     OR4:I0->O             4   0.043   0.630  XLXI_27/ADD_32/XLXI_18/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_43)
     OR2:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_42/XLXI_21 (XLXI_27/ADD_32/XLXN_66)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_4/XLXI_4 (XLXI_27/Sum<20>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_4/I20 (XLXI_27/MUX1/XLXI_17/XLXI_4/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_4/O0 (XLXI_27/MUX1/XLXI_17/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_23 (XLXI_27/MUX1/XLXI_17/XLXN_101)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_38 (ALUout<20>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di131 (XLXI_33/R7/Di<20>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T4/NA1 (XLXI_33/R7/M2/T4/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T4/NA2 (XLXI_33/R7/M2/T4/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T4/NA4 (XLXI_33/R7/M2/T4/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T4/NA3 (XLXI_33/R7/M2/T4/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T4/NA5 (XLXI_33/R7/M2/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T4/NA6 (XLXI_33/Do7<20>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/I30 (XLXI_33/MUX_REGB/XLXI_17/XLXI_4/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/O0 (XLXI_33/MUX_REGB/XLXI_17/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_23 (XLXI_33/MUX_REGB/XLXI_17/XLXN_101)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_38 (QB<20>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_20_xo<0>1 (XLXI_27/Bo<20>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_17/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_17/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_17/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_3/XLXI_4 (XLXI_27/Sum<21>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_4/I21 (XLXI_27/MUX1/XLXI_17/XLXI_4/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_4/O1 (XLXI_27/MUX1/XLXI_17/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_25 (XLXI_27/MUX1/XLXI_17/XLXN_103)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_39 (ALUout<21>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di141 (XLXI_33/R7/Di<21>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T5/NA1 (XLXI_33/R7/M2/T5/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T5/NA2 (XLXI_33/R7/M2/T5/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T5/NA4 (XLXI_33/R7/M2/T5/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T5/NA3 (XLXI_33/R7/M2/T5/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T5/NA5 (XLXI_33/R7/M2/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T5/NA6 (XLXI_33/Do7<21>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/I31 (XLXI_33/MUX_REGB/XLXI_17/XLXI_4/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/O1 (XLXI_33/MUX_REGB/XLXI_17/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_25 (XLXI_33/MUX_REGB/XLXI_17/XLXN_103)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_39 (QB<21>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_21_xo<0>1 (XLXI_27/Bo<21>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_17/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_17/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_17/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_2/XLXI_4 (XLXI_27/Sum<22>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_4/I22 (XLXI_27/MUX1/XLXI_17/XLXI_4/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_4/O2 (XLXI_27/MUX1/XLXI_17/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_27 (XLXI_27/MUX1/XLXI_17/XLXN_105)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_40 (ALUout<22>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di151 (XLXI_33/R7/Di<22>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T6/NA1 (XLXI_33/R7/M2/T6/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T6/NA2 (XLXI_33/R7/M2/T6/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T6/NA4 (XLXI_33/R7/M2/T6/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T6/NA3 (XLXI_33/R7/M2/T6/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T6/NA5 (XLXI_33/R7/M2/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T6/NA6 (XLXI_33/Do7<22>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/I32 (XLXI_33/MUX_REGB/XLXI_17/XLXI_4/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/O2 (XLXI_33/MUX_REGB/XLXI_17/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_27 (XLXI_33/MUX_REGB/XLXI_17/XLXN_105)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_40 (QB<22>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_22_xo<0>1 (XLXI_27/Bo<22>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_17/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_17/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_17/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_1/XLXI_4 (XLXI_27/Sum<23>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_4/I23 (XLXI_27/MUX1/XLXI_17/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_4/O3 (XLXI_27/MUX1/XLXI_17/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_29 (XLXI_27/MUX1/XLXI_17/XLXN_107)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_41 (ALUout<23>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di161 (XLXI_33/R7/Di<23>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T7/NA1 (XLXI_33/R7/M2/T7/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T7/NA2 (XLXI_33/R7/M2/T7/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T7/NA4 (XLXI_33/R7/M2/T7/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T7/NA3 (XLXI_33/R7/M2/T7/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T7/NA5 (XLXI_33/R7/M2/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T7/NA6 (XLXI_33/Do7<23>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/I33 (XLXI_33/MUX_REGB/XLXI_17/XLXI_4/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/O3 (XLXI_33/MUX_REGB/XLXI_17/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_29 (XLXI_33/MUX_REGB/XLXI_17/XLXN_107)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_41 (QB<23>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_23_xo<0>1 (XLXI_27/Bo<23>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_17/XLXN_5)
     OR4:I0->O             3   0.043   0.625  XLXI_27/ADD_32/XLXI_17/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_45)
     OR3:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_42/XLXI_22 (XLXI_27/ADD_32/XLXN_67)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_4/XLXI_4 (XLXI_27/Sum<24>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_2/I20 (XLXI_27/MUX1/XLXI_18/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_2/O0 (XLXI_27/MUX1/XLXI_18/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_15 (XLXI_27/MUX1/XLXI_18/XLXN_93)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_30 (ALUout<24>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di171 (XLXI_33/R7/Di<24>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T0/NA1 (XLXI_33/R7/M3/T0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T0/NA2 (XLXI_33/R7/M3/T0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T0/NA4 (XLXI_33/R7/M3/T0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T0/NA3 (XLXI_33/R7/M3/T0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T0/NA5 (XLXI_33/R7/M3/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T0/NA6 (XLXI_33/Do7<24>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/I30 (XLXI_33/MUX_REGB/XLXI_18/XLXI_2/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/O0 (XLXI_33/MUX_REGB/XLXI_18/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_15 (XLXI_33/MUX_REGB/XLXI_18/XLXN_93)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_30 (QB<24>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_24_xo<0>1 (XLXI_27/Bo<24>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_20/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_20/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_20/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_3/XLXI_4 (XLXI_27/Sum<25>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_2/I21 (XLXI_27/MUX1/XLXI_18/XLXI_2/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_2/O1 (XLXI_27/MUX1/XLXI_18/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_17 (XLXI_27/MUX1/XLXI_18/XLXN_95)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_31 (ALUout<25>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di181 (XLXI_33/R7/Di<25>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T1/NA1 (XLXI_33/R7/M3/T1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T1/NA2 (XLXI_33/R7/M3/T1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T1/NA4 (XLXI_33/R7/M3/T1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T1/NA3 (XLXI_33/R7/M3/T1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T1/NA5 (XLXI_33/R7/M3/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T1/NA6 (XLXI_33/Do7<25>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/I31 (XLXI_33/MUX_REGB/XLXI_18/XLXI_2/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/O1 (XLXI_33/MUX_REGB/XLXI_18/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_17 (XLXI_33/MUX_REGB/XLXI_18/XLXN_95)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_31 (QB<25>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_25_xo<0>1 (XLXI_27/Bo<25>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_20/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_20/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_20/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_2/XLXI_4 (XLXI_27/Sum<26>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_2/I22 (XLXI_27/MUX1/XLXI_18/XLXI_2/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_2/O2 (XLXI_27/MUX1/XLXI_18/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_19 (XLXI_27/MUX1/XLXI_18/XLXN_97)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_36 (ALUout<26>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di191 (XLXI_33/R7/Di<26>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T2/NA1 (XLXI_33/R7/M3/T2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T2/NA2 (XLXI_33/R7/M3/T2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T2/NA4 (XLXI_33/R7/M3/T2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T2/NA3 (XLXI_33/R7/M3/T2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T2/NA5 (XLXI_33/R7/M3/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T2/NA6 (XLXI_33/Do7<26>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/I32 (XLXI_33/MUX_REGB/XLXI_18/XLXI_2/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/O2 (XLXI_33/MUX_REGB/XLXI_18/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_19 (XLXI_33/MUX_REGB/XLXI_18/XLXN_97)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_36 (QB<26>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_26_xo<0>1 (XLXI_27/Bo<26>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_20/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_20/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_20/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_1/XLXI_4 (XLXI_27/Sum<27>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_2/I23 (XLXI_27/MUX1/XLXI_18/XLXI_2/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_2/O3 (XLXI_27/MUX1/XLXI_18/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_21 (XLXI_27/MUX1/XLXI_18/XLXN_99)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_37 (ALUout<27>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di201 (XLXI_33/R7/Di<27>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T3/NA1 (XLXI_33/R7/M3/T3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T3/NA2 (XLXI_33/R7/M3/T3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T3/NA4 (XLXI_33/R7/M3/T3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T3/NA3 (XLXI_33/R7/M3/T3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T3/NA5 (XLXI_33/R7/M3/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T3/NA6 (XLXI_33/Do7<27>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/I33 (XLXI_33/MUX_REGB/XLXI_18/XLXI_2/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/O3 (XLXI_33/MUX_REGB/XLXI_18/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_21 (XLXI_33/MUX_REGB/XLXI_18/XLXN_99)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_37 (QB<27>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_27_xo<0>1 (XLXI_27/Bo<27>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_20/XLXN_5)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_47)
     OR4:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_42/OR4_1 (XLXI_27/ADD_32/XLXN_68)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_4/XLXI_4 (XLXI_27/Sum<28>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_4/I20 (XLXI_27/MUX1/XLXI_18/XLXI_4/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_4/O0 (XLXI_27/MUX1/XLXI_18/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_23 (XLXI_27/MUX1/XLXI_18/XLXN_101)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_38 (ALUout<28>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di211 (XLXI_33/R7/Di<28>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T4/NA1 (XLXI_33/R7/M3/T4/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T4/NA2 (XLXI_33/R7/M3/T4/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T4/NA4 (XLXI_33/R7/M3/T4/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T4/NA3 (XLXI_33/R7/M3/T4/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T4/NA5 (XLXI_33/R7/M3/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T4/NA6 (XLXI_33/Do7<28>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/I30 (XLXI_33/MUX_REGB/XLXI_18/XLXI_4/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/O0 (XLXI_33/MUX_REGB/XLXI_18/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_23 (XLXI_33/MUX_REGB/XLXI_18/XLXN_101)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_38 (QB<28>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_28_xo<0>1 (XLXI_27/Bo<28>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_19/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_19/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_19/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_3/XLXI_4 (XLXI_27/Sum<29>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_4/I21 (XLXI_27/MUX1/XLXI_18/XLXI_4/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_4/O1 (XLXI_27/MUX1/XLXI_18/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_25 (XLXI_27/MUX1/XLXI_18/XLXN_103)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_39 (ALUout<29>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di221 (XLXI_33/R7/Di<29>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T5/NA1 (XLXI_33/R7/M3/T5/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T5/NA2 (XLXI_33/R7/M3/T5/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T5/NA4 (XLXI_33/R7/M3/T5/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T5/NA3 (XLXI_33/R7/M3/T5/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T5/NA5 (XLXI_33/R7/M3/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T5/NA6 (XLXI_33/Do7<29>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/I31 (XLXI_33/MUX_REGB/XLXI_18/XLXI_4/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/O1 (XLXI_33/MUX_REGB/XLXI_18/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_25 (XLXI_33/MUX_REGB/XLXI_18/XLXN_103)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_39 (QB<29>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_29_xo<0>1 (XLXI_27/Bo<29>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_19/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_19/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_19/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_2/XLXI_4 (XLXI_27/Sum<30>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_4/I22 (XLXI_27/MUX1/XLXI_18/XLXI_4/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_4/O2 (XLXI_27/MUX1/XLXI_18/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_27 (XLXI_27/MUX1/XLXI_18/XLXN_105)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_40 (ALUout<30>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di241 (XLXI_33/R7/Di<30>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T6/NA1 (XLXI_33/R7/M3/T6/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T6/NA2 (XLXI_33/R7/M3/T6/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T6/NA4 (XLXI_33/R7/M3/T6/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T6/NA3 (XLXI_33/R7/M3/T6/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T6/NA5 (XLXI_33/R7/M3/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T6/NA6 (XLXI_33/Do7<30>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/I32 (XLXI_33/MUX_REGB/XLXI_18/XLXI_4/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/O2 (XLXI_33/MUX_REGB/XLXI_18/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_27 (XLXI_33/MUX_REGB/XLXI_18/XLXN_105)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_40 (QB<30>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_30_xo<0>1 (XLXI_27/Bo<30>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_19/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_19/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_19/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_1/XLXI_4 (XLXI_27/Sum<31>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_4/I23 (XLXI_27/MUX1/XLXI_18/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_4/O3 (XLXI_27/MUX1/XLXI_18/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_29 (XLXI_27/MUX1/XLXI_18/XLXN_107)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_41 (ALUout<31>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di251 (XLXI_33/R7/Di<31>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T7/NA1 (XLXI_33/R7/M3/T7/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T7/NA2 (XLXI_33/R7/M3/T7/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T7/NA4 (XLXI_33/R7/M3/T7/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T7/NA3 (XLXI_33/R7/M3/T7/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T7/NA5 (XLXI_33/R7/M3/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T7/NA6 (XLXI_33/Do7<31>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/I33 (XLXI_33/MUX_REGB/XLXI_18/XLXI_4/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/O3 (XLXI_33/MUX_REGB/XLXI_18/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_29 (XLXI_33/MUX_REGB/XLXI_18/XLXN_107)
     OR2:I0->O             9   0.043   0.658  XLXI_33/MUX_REGB/XLXI_18/XLXI_41 (QB<31>)
     AND2:I0->O            1   0.043   0.603  XLXI_6/MUX1_DispData/XLXI_18/XLXI_4/I23 (XLXI_6/MUX1_DispData/XLXI_18/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_6/MUX1_DispData/XLXI_18/XLXI_4/O3 (XLXI_6/MUX1_DispData/XLXI_18/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_6/MUX1_DispData/XLXI_18/XLXI_29 (XLXI_6/MUX1_DispData/XLXI_18/XLXN_107)
     OR2:I0->O             9   0.043   0.658  XLXI_6/MUX1_DispData/XLXI_18/XLXI_41 (Disp_num<31>)
     AND2:I0->O            1   0.043   0.613  XLXI_20/XLXI_15/XLXI_13/XLXI_4/I33 (XLXI_20/XLXI_15/XLXI_13/XLXI_4/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_20/XLXI_15/XLXI_13/XLXI_4/O3 (XLXI_20/XLXI_15/XLXI_13/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_20/XLXI_15/XLXI_13/XLXI_29 (XLXI_20/XLXI_15/XLXI_13/XLXN_107)
     OR2:I0->O             1   0.043   0.339  XLXI_20/XLXI_15/XLXI_13/XLXI_41 (XLXI_20/XLXI_15/Hex<7>)
     BUF:I->O              8   0.317   0.378  XLXI_20/XLXI_15/XLXI_1 (XLXI_20/Hex<3>)
     INV:I->O             11   0.317   0.669  XLXI_20/XLXI_17/XLXI_3 (XLXI_20/XLXI_17/ND3)
     AND4:I0->O            2   0.043   0.527  XLXI_20/XLXI_17/ND3ND2ND1D0 (XLXI_20/XLXI_17/XLXN_95)
     OR4:I2->O             1   0.134   0.603  XLXI_20/XLXI_17/ORD (XLXI_20/XLXI_17/XLXN_154)
     OR2:I1->O             1   0.053   0.339  XLXI_20/XLXI_17/XLXI_80 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                    413.894ns (39.255ns logic, 374.639ns route)
                                       (9.5% logic, 90.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/clk1'
  Total number of paths / destination ports: 730460558445387140 / 13
-------------------------------------------------------------------------
Offset:              179.496ns (Levels of Logic = 272)
  Source:            XLXI_2/pulse_out_0 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      XLXI_2/clk1 rising

  Data Path: XLXI_2/pulse_out_0 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             118   0.236   0.485  pulse_out_0 (BTN_OK<0>)
     end scope: 'XLXI_2:BTN_OK<0>'
     INV:I->O              8   0.317   0.652  XLXI_38/SH0/GS1 (XLXI_38/SH0/NS1)
     AND3:I0->O            1   0.043   0.603  XLXI_38/SH0/SR0 (XLXI_38/SH0/RD0)
     OR4:I1->O             1   0.053   0.522  XLXI_38/SH0/GD0 (XLXI_38/SH0/D0)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH0/Shift0/NA1 (XLXI_38/SH0/Shift0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH0/Shift0/NA2 (XLXI_38/SH0/Shift0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH0/Shift0/NA4 (XLXI_38/SH0/Shift0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH0/Shift0/NA3 (XLXI_38/SH0/Shift0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH0/Shift0/NA5 (XLXI_38/SH0/Shift0/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.539  XLXI_38/SH0/Shift0/NA6 (XLXN_101<0>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH0/SL1 (XLXI_38/SH0/LD1)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH0/GD1 (XLXI_38/SH0/D1)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH0/Shift1/NA1 (XLXI_38/SH0/Shift1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH0/Shift1/NA2 (XLXI_38/SH0/Shift1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH0/Shift1/NA4 (XLXI_38/SH0/Shift1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH0/Shift1/NA3 (XLXI_38/SH0/Shift1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH0/Shift1/NA5 (XLXI_38/SH0/Shift1/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH0/Shift1/NA6 (XLXN_101<1>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH0/SL2 (XLXI_38/SH0/LD2)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH0/GD2 (XLXI_38/SH0/D2)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH0/Shift2/NA1 (XLXI_38/SH0/Shift2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH0/Shift2/NA2 (XLXI_38/SH0/Shift2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH0/Shift2/NA4 (XLXI_38/SH0/Shift2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH0/Shift2/NA3 (XLXI_38/SH0/Shift2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH0/Shift2/NA5 (XLXI_38/SH0/Shift2/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH0/Shift2/NA6 (XLXN_101<2>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH0/SL3 (XLXI_38/SH0/LD3)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH0/GD3 (XLXI_38/SH0/D3)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH0/Shift3/NA1 (XLXI_38/SH0/Shift3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH0/Shift3/NA2 (XLXI_38/SH0/Shift3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH0/Shift3/NA4 (XLXI_38/SH0/Shift3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH0/Shift3/NA3 (XLXI_38/SH0/Shift3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH0/Shift3/NA5 (XLXI_38/SH0/Shift3/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH0/Shift3/NA6 (XLXN_101<3>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH1/SL0 (XLXI_38/SH1/LD0)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH1/GD0 (XLXI_38/SH1/D0)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH1/Shift0/NA1 (XLXI_38/SH1/Shift0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH1/Shift0/NA2 (XLXI_38/SH1/Shift0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH1/Shift0/NA4 (XLXI_38/SH1/Shift0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH1/Shift0/NA3 (XLXI_38/SH1/Shift0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH1/Shift0/NA5 (XLXI_38/SH1/Shift0/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH1/Shift0/NA6 (XLXN_101<4>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH1/SL1 (XLXI_38/SH1/LD1)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH1/GD1 (XLXI_38/SH1/D1)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH1/Shift1/NA1 (XLXI_38/SH1/Shift1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH1/Shift1/NA2 (XLXI_38/SH1/Shift1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH1/Shift1/NA4 (XLXI_38/SH1/Shift1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH1/Shift1/NA3 (XLXI_38/SH1/Shift1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH1/Shift1/NA5 (XLXI_38/SH1/Shift1/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH1/Shift1/NA6 (XLXN_101<5>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH1/SL2 (XLXI_38/SH1/LD2)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH1/GD2 (XLXI_38/SH1/D2)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH1/Shift2/NA1 (XLXI_38/SH1/Shift2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH1/Shift2/NA2 (XLXI_38/SH1/Shift2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH1/Shift2/NA4 (XLXI_38/SH1/Shift2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH1/Shift2/NA3 (XLXI_38/SH1/Shift2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH1/Shift2/NA5 (XLXI_38/SH1/Shift2/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH1/Shift2/NA6 (XLXN_101<6>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH1/SL3 (XLXI_38/SH1/LD3)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH1/GD3 (XLXI_38/SH1/D3)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH1/Shift3/NA1 (XLXI_38/SH1/Shift3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH1/Shift3/NA2 (XLXI_38/SH1/Shift3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH1/Shift3/NA4 (XLXI_38/SH1/Shift3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH1/Shift3/NA3 (XLXI_38/SH1/Shift3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH1/Shift3/NA5 (XLXI_38/SH1/Shift3/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH1/Shift3/NA6 (XLXN_101<7>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH2/SL0 (XLXI_38/SH2/LD0)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH2/GD0 (XLXI_38/SH2/D0)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH2/Shift0/NA1 (XLXI_38/SH2/Shift0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH2/Shift0/NA2 (XLXI_38/SH2/Shift0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH2/Shift0/NA4 (XLXI_38/SH2/Shift0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH2/Shift0/NA3 (XLXI_38/SH2/Shift0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH2/Shift0/NA5 (XLXI_38/SH2/Shift0/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH2/Shift0/NA6 (XLXN_101<8>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH2/SL1 (XLXI_38/SH2/LD1)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH2/GD1 (XLXI_38/SH2/D1)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH2/Shift1/NA1 (XLXI_38/SH2/Shift1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH2/Shift1/NA2 (XLXI_38/SH2/Shift1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH2/Shift1/NA4 (XLXI_38/SH2/Shift1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH2/Shift1/NA3 (XLXI_38/SH2/Shift1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH2/Shift1/NA5 (XLXI_38/SH2/Shift1/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH2/Shift1/NA6 (XLXN_101<9>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH2/SL2 (XLXI_38/SH2/LD2)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH2/GD2 (XLXI_38/SH2/D2)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH2/Shift2/NA1 (XLXI_38/SH2/Shift2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH2/Shift2/NA2 (XLXI_38/SH2/Shift2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH2/Shift2/NA4 (XLXI_38/SH2/Shift2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH2/Shift2/NA3 (XLXI_38/SH2/Shift2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH2/Shift2/NA5 (XLXI_38/SH2/Shift2/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH2/Shift2/NA6 (XLXN_101<10>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH2/SL3 (XLXI_38/SH2/LD3)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH2/GD3 (XLXI_38/SH2/D3)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH2/Shift3/NA1 (XLXI_38/SH2/Shift3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH2/Shift3/NA2 (XLXI_38/SH2/Shift3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH2/Shift3/NA4 (XLXI_38/SH2/Shift3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH2/Shift3/NA3 (XLXI_38/SH2/Shift3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH2/Shift3/NA5 (XLXI_38/SH2/Shift3/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH2/Shift3/NA6 (XLXN_101<11>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH3/SL0 (XLXI_38/SH3/LD0)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH3/GD0 (XLXI_38/SH3/D0)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH3/Shift0/NA1 (XLXI_38/SH3/Shift0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH3/Shift0/NA2 (XLXI_38/SH3/Shift0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH3/Shift0/NA4 (XLXI_38/SH3/Shift0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH3/Shift0/NA3 (XLXI_38/SH3/Shift0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH3/Shift0/NA5 (XLXI_38/SH3/Shift0/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH3/Shift0/NA6 (XLXN_101<12>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH3/SL1 (XLXI_38/SH3/LD1)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH3/GD1 (XLXI_38/SH3/D1)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH3/Shift1/NA1 (XLXI_38/SH3/Shift1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH3/Shift1/NA2 (XLXI_38/SH3/Shift1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH3/Shift1/NA4 (XLXI_38/SH3/Shift1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH3/Shift1/NA3 (XLXI_38/SH3/Shift1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH3/Shift1/NA5 (XLXI_38/SH3/Shift1/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH3/Shift1/NA6 (XLXN_101<13>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH3/SL2 (XLXI_38/SH3/LD2)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH3/GD2 (XLXI_38/SH3/D2)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH3/Shift2/NA1 (XLXI_38/SH3/Shift2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH3/Shift2/NA2 (XLXI_38/SH3/Shift2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH3/Shift2/NA4 (XLXI_38/SH3/Shift2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH3/Shift2/NA3 (XLXI_38/SH3/Shift2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH3/Shift2/NA5 (XLXI_38/SH3/Shift2/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH3/Shift2/NA6 (XLXN_101<14>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH3/SL3 (XLXI_38/SH3/LD3)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH3/GD3 (XLXI_38/SH3/D3)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH3/Shift3/NA1 (XLXI_38/SH3/Shift3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH3/Shift3/NA2 (XLXI_38/SH3/Shift3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH3/Shift3/NA4 (XLXI_38/SH3/Shift3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH3/Shift3/NA3 (XLXI_38/SH3/Shift3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH3/Shift3/NA5 (XLXI_38/SH3/Shift3/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH3/Shift3/NA6 (XLXN_101<15>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH4/SL0 (XLXI_38/SH4/LD0)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH4/GD0 (XLXI_38/SH4/D0)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH4/Shift0/NA1 (XLXI_38/SH4/Shift0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH4/Shift0/NA2 (XLXI_38/SH4/Shift0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH4/Shift0/NA4 (XLXI_38/SH4/Shift0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH4/Shift0/NA3 (XLXI_38/SH4/Shift0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH4/Shift0/NA5 (XLXI_38/SH4/Shift0/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH4/Shift0/NA6 (XLXN_101<16>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH4/SL1 (XLXI_38/SH4/LD1)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH4/GD1 (XLXI_38/SH4/D1)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH4/Shift1/NA1 (XLXI_38/SH4/Shift1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH4/Shift1/NA2 (XLXI_38/SH4/Shift1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH4/Shift1/NA4 (XLXI_38/SH4/Shift1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH4/Shift1/NA3 (XLXI_38/SH4/Shift1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH4/Shift1/NA5 (XLXI_38/SH4/Shift1/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH4/Shift1/NA6 (XLXN_101<17>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH4/SL2 (XLXI_38/SH4/LD2)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH4/GD2 (XLXI_38/SH4/D2)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH4/Shift2/NA1 (XLXI_38/SH4/Shift2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH4/Shift2/NA2 (XLXI_38/SH4/Shift2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH4/Shift2/NA4 (XLXI_38/SH4/Shift2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH4/Shift2/NA3 (XLXI_38/SH4/Shift2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH4/Shift2/NA5 (XLXI_38/SH4/Shift2/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH4/Shift2/NA6 (XLXN_101<18>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH4/SL3 (XLXI_38/SH4/LD3)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH4/GD3 (XLXI_38/SH4/D3)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH4/Shift3/NA1 (XLXI_38/SH4/Shift3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH4/Shift3/NA2 (XLXI_38/SH4/Shift3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH4/Shift3/NA4 (XLXI_38/SH4/Shift3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH4/Shift3/NA3 (XLXI_38/SH4/Shift3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH4/Shift3/NA5 (XLXI_38/SH4/Shift3/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH4/Shift3/NA6 (XLXN_101<19>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH5/SL0 (XLXI_38/SH5/LD0)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH5/GD0 (XLXI_38/SH5/D0)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH5/Shift0/NA1 (XLXI_38/SH5/Shift0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH5/Shift0/NA2 (XLXI_38/SH5/Shift0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH5/Shift0/NA4 (XLXI_38/SH5/Shift0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH5/Shift0/NA3 (XLXI_38/SH5/Shift0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH5/Shift0/NA5 (XLXI_38/SH5/Shift0/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH5/Shift0/NA6 (XLXN_101<20>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH5/SL1 (XLXI_38/SH5/LD1)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH5/GD1 (XLXI_38/SH5/D1)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH5/Shift1/NA1 (XLXI_38/SH5/Shift1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH5/Shift1/NA2 (XLXI_38/SH5/Shift1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH5/Shift1/NA4 (XLXI_38/SH5/Shift1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH5/Shift1/NA3 (XLXI_38/SH5/Shift1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH5/Shift1/NA5 (XLXI_38/SH5/Shift1/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH5/Shift1/NA6 (XLXN_101<21>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH5/SL2 (XLXI_38/SH5/LD2)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH5/GD2 (XLXI_38/SH5/D2)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH5/Shift2/NA1 (XLXI_38/SH5/Shift2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH5/Shift2/NA2 (XLXI_38/SH5/Shift2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH5/Shift2/NA4 (XLXI_38/SH5/Shift2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH5/Shift2/NA3 (XLXI_38/SH5/Shift2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH5/Shift2/NA5 (XLXI_38/SH5/Shift2/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH5/Shift2/NA6 (XLXN_101<22>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH5/SL3 (XLXI_38/SH5/LD3)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH5/GD3 (XLXI_38/SH5/D3)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH5/Shift3/NA1 (XLXI_38/SH5/Shift3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH5/Shift3/NA2 (XLXI_38/SH5/Shift3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH5/Shift3/NA4 (XLXI_38/SH5/Shift3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH5/Shift3/NA3 (XLXI_38/SH5/Shift3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH5/Shift3/NA5 (XLXI_38/SH5/Shift3/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH5/Shift3/NA6 (XLXN_101<23>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH6/SL0 (XLXI_38/SH6/LD0)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH6/GD0 (XLXI_38/SH6/D0)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH6/Shift0/NA1 (XLXI_38/SH6/Shift0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH6/Shift0/NA2 (XLXI_38/SH6/Shift0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH6/Shift0/NA4 (XLXI_38/SH6/Shift0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH6/Shift0/NA3 (XLXI_38/SH6/Shift0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH6/Shift0/NA5 (XLXI_38/SH6/Shift0/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH6/Shift0/NA6 (XLXN_101<24>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH6/SL1 (XLXI_38/SH6/LD1)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH6/GD1 (XLXI_38/SH6/D1)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH6/Shift1/NA1 (XLXI_38/SH6/Shift1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH6/Shift1/NA2 (XLXI_38/SH6/Shift1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH6/Shift1/NA4 (XLXI_38/SH6/Shift1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH6/Shift1/NA3 (XLXI_38/SH6/Shift1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH6/Shift1/NA5 (XLXI_38/SH6/Shift1/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH6/Shift1/NA6 (XLXN_101<25>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH6/SL2 (XLXI_38/SH6/LD2)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH6/GD2 (XLXI_38/SH6/D2)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH6/Shift2/NA1 (XLXI_38/SH6/Shift2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH6/Shift2/NA2 (XLXI_38/SH6/Shift2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH6/Shift2/NA4 (XLXI_38/SH6/Shift2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH6/Shift2/NA3 (XLXI_38/SH6/Shift2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH6/Shift2/NA5 (XLXI_38/SH6/Shift2/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH6/Shift2/NA6 (XLXN_101<26>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH6/SL3 (XLXI_38/SH6/LD3)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH6/GD3 (XLXI_38/SH6/D3)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH6/Shift3/NA1 (XLXI_38/SH6/Shift3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH6/Shift3/NA2 (XLXI_38/SH6/Shift3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH6/Shift3/NA4 (XLXI_38/SH6/Shift3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH6/Shift3/NA3 (XLXI_38/SH6/Shift3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH6/Shift3/NA5 (XLXI_38/SH6/Shift3/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH6/Shift3/NA6 (XLXN_101<27>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH7/SL0 (XLXI_38/SH7/LD0)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH7/GD0 (XLXI_38/SH7/D0)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH7/Shift0/NA1 (XLXI_38/SH7/Shift0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH7/Shift0/NA2 (XLXI_38/SH7/Shift0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH7/Shift0/NA4 (XLXI_38/SH7/Shift0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH7/Shift0/NA3 (XLXI_38/SH7/Shift0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH7/Shift0/NA5 (XLXI_38/SH7/Shift0/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH7/Shift0/NA6 (XLXN_101<28>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH7/SL1 (XLXI_38/SH7/LD1)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH7/GD1 (XLXI_38/SH7/D1)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH7/Shift1/NA1 (XLXI_38/SH7/Shift1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH7/Shift1/NA2 (XLXI_38/SH7/Shift1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH7/Shift1/NA4 (XLXI_38/SH7/Shift1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH7/Shift1/NA3 (XLXI_38/SH7/Shift1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH7/Shift1/NA5 (XLXI_38/SH7/Shift1/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH7/Shift1/NA6 (XLXN_101<29>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH7/SL2 (XLXI_38/SH7/LD2)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH7/GD2 (XLXI_38/SH7/D2)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH7/Shift2/NA1 (XLXI_38/SH7/Shift2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH7/Shift2/NA2 (XLXI_38/SH7/Shift2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH7/Shift2/NA4 (XLXI_38/SH7/Shift2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH7/Shift2/NA3 (XLXI_38/SH7/Shift2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH7/Shift2/NA5 (XLXI_38/SH7/Shift2/Qn_DUMMY)
     NAND3:I0->O           5   0.043   0.545  XLXI_38/SH7/Shift2/NA6 (XLXN_101<30>)
     AND3:I2->O            1   0.134   0.522  XLXI_38/SH7/SL3 (XLXI_38/SH7/LD3)
     OR4:I2->O             1   0.134   0.522  XLXI_38/SH7/GD3 (XLXI_38/SH7/D3)
     NAND3:I2->O           2   0.134   0.618  XLXI_38/SH7/Shift3/NA1 (XLXI_38/SH7/Shift3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_38/SH7/Shift3/NA2 (XLXI_38/SH7/Shift3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_38/SH7/Shift3/NA4 (XLXI_38/SH7/Shift3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_38/SH7/Shift3/NA3 (XLXI_38/SH7/Shift3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_38/SH7/Shift3/NA5 (XLXI_38/SH7/Shift3/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_38/SH7/Shift3/NA6 (XLXN_101<31>)
     AND2:I0->O            1   0.043   0.495  XLXI_6/MUX1_DispData/XLXI_18/XLXI_4/I03 (XLXI_6/MUX1_DispData/XLXI_18/XLXI_4/XLXN_135)
     OR4:I3->O             1   0.161   0.613  XLXI_6/MUX1_DispData/XLXI_18/XLXI_4/O3 (XLXI_6/MUX1_DispData/XLXI_18/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_6/MUX1_DispData/XLXI_18/XLXI_29 (XLXI_6/MUX1_DispData/XLXI_18/XLXN_107)
     OR2:I0->O             9   0.043   0.658  XLXI_6/MUX1_DispData/XLXI_18/XLXI_41 (Disp_num<31>)
     AND2:I0->O            1   0.043   0.613  XLXI_20/XLXI_15/XLXI_13/XLXI_4/I33 (XLXI_20/XLXI_15/XLXI_13/XLXI_4/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_20/XLXI_15/XLXI_13/XLXI_4/O3 (XLXI_20/XLXI_15/XLXI_13/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_20/XLXI_15/XLXI_13/XLXI_29 (XLXI_20/XLXI_15/XLXI_13/XLXN_107)
     OR2:I0->O             1   0.043   0.339  XLXI_20/XLXI_15/XLXI_13/XLXI_41 (XLXI_20/XLXI_15/Hex<7>)
     BUF:I->O              8   0.317   0.378  XLXI_20/XLXI_15/XLXI_1 (XLXI_20/Hex<3>)
     INV:I->O             11   0.317   0.669  XLXI_20/XLXI_17/XLXI_3 (XLXI_20/XLXI_17/ND3)
     AND4:I0->O            2   0.043   0.527  XLXI_20/XLXI_17/ND3ND2ND1D0 (XLXI_20/XLXI_17/XLXN_95)
     OR4:I2->O             1   0.134   0.603  XLXI_20/XLXI_17/ORD (XLXI_20/XLXI_17/XLXN_154)
     OR2:I1->O             1   0.053   0.339  XLXI_20/XLXI_17/XLXI_80 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                    179.496ns (27.595ns logic, 151.901ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/push'
  Total number of paths / destination ports: 252 / 7
-------------------------------------------------------------------------
Offset:              8.594ns (Levels of Logic = 14)
  Source:            XLXI_3/state_0 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      XLXI_3/push rising

  Data Path: XLXI_3/state_0 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.714  state_0 (state<0>)
     LUT6:I0->O            2   0.043   0.618  Mmux_blink71 (blink<6>)
     end scope: 'XLXI_3:blink<6>'
     AND2:I0->O            1   0.043   0.522  XLXI_6/MUX2_Blink/XLXI_3/I12 (XLXI_6/MUX2_Blink/XLXI_3/XLXN_132)
     OR4:I2->O             1   0.134   0.613  XLXI_6/MUX2_Blink/XLXI_3/O2 (XLXI_6/MUX2_Blink/o2<2>)
     AND2:I0->O            1   0.043   0.603  XLXI_6/MUX2_Blink/XLXI_26 (XLXI_6/MUX2_Blink/XLXN_104)
     OR2:I1->O             2   0.053   0.618  XLXI_6/MUX2_Blink/XLXI_40 (LE_out<6>)
     AND2:I0->O            1   0.043   0.603  XLXI_20/XLXI_15/XLXI_14/XLXI_4/I23 (XLXI_20/XLXI_15/XLXI_14/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_20/XLXI_15/XLXI_14/XLXI_4/O3 (XLXI_20/XLXI_15/XLXI_14/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_20/XLXI_15/XLXI_14/XLXI_29 (XLXI_20/XLXI_15/XLXI_14/XLXN_107)
     OR2:I0->O             1   0.043   0.339  XLXI_20/XLXI_15/XLXI_14/XLXI_41 (XLXI_20/XLXI_15/COM<7>)
     BUF:I->O              1   0.317   0.613  XLXI_20/XLXI_15/XLXI_9 (XLXI_20/XLXN_137)
     AND2:I0->O            7   0.043   0.647  XLXI_20/XLXI_16 (XLXI_20/XLXN_138)
     OR2:I0->O             1   0.043   0.339  XLXI_20/XLXI_17/XLXI_77 (SEGMENT_6_OBUF)
     OBUF:I->O                 0.000          SEGMENT_6_OBUF (SEGMENT<6>)
    ----------------------------------------
    Total                      8.594ns (1.137ns logic, 7.457ns route)
                                       (13.2% logic, 86.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_5/clkdiv_1'
  Total number of paths / destination ports: 149780105032484380000000000000000 / 21
-------------------------------------------------------------------------
Offset:              409.446ns (Levels of Logic = 654)
  Source:            XLXI_64/addLength (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      XLXI_5/clkdiv_1 rising

  Data Path: XLXI_64/addLength to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           514   0.236   0.820  XLXI_64/addLength (XLXI_64/addLength)
     NAND3:I1->O           3   0.053   0.534  XLXI_33/R0/M0/T1/NA4 (XLXI_33/R0/M0/T1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R0/M0/T1/NA3 (XLXI_33/R0/M0/T1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R0/M0/T1/NA5 (XLXI_33/R0/M0/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R0/M0/T1/NA6 (XLXI_33/Do0<1>)
     AND2:I0->O            1   0.043   0.495  XLXI_33/MUX_REGA/XLXI_15/XLXI_1/I01 (XLXI_33/MUX_REGA/XLXI_15/XLXI_1/XLXN_126)
     OR4:I3->O             1   0.161   0.613  XLXI_33/MUX_REGA/XLXI_15/XLXI_1/O1 (XLXI_33/MUX_REGA/XLXI_15/o0<1>)
     AND2:I0->O            1   0.043   0.603  XLXI_33/MUX_REGA/XLXI_15/XLXI_16 (XLXI_33/MUX_REGA/XLXI_15/XLXN_94)
     OR2:I1->O             2   0.053   0.355  XLXI_33/MUX_REGA/XLXI_15/XLXI_31 (QA<1>)
     LUT3:I2->O            9   0.043   0.567  XLXI_34/Mmux_o121 (XLXN_82<1>)
     LUT4:I0->O            0   0.043   0.000  XLXI_27/Mcompar_Slt<0>_lutdi (XLXI_27/Mcompar_Slt<0>_lutdi)
     MUXCY:DI->O           1   0.228   0.000  XLXI_27/Mcompar_Slt<0>_cy<0> (XLXI_27/Mcompar_Slt<0>_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<1> (XLXI_27/Mcompar_Slt<0>_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<2> (XLXI_27/Mcompar_Slt<0>_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<3> (XLXI_27/Mcompar_Slt<0>_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<4> (XLXI_27/Mcompar_Slt<0>_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<5> (XLXI_27/Mcompar_Slt<0>_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<6> (XLXI_27/Mcompar_Slt<0>_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<7> (XLXI_27/Mcompar_Slt<0>_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<8> (XLXI_27/Mcompar_Slt<0>_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<9> (XLXI_27/Mcompar_Slt<0>_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<10> (XLXI_27/Mcompar_Slt<0>_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<11> (XLXI_27/Mcompar_Slt<0>_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<12> (XLXI_27/Mcompar_Slt<0>_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<13> (XLXI_27/Mcompar_Slt<0>_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_27/Mcompar_Slt<0>_cy<14> (XLXI_27/Mcompar_Slt<0>_cy<14>)
     MUXCY:CI->O           1   0.151   0.339  XLXI_27/Mcompar_Slt<0>_cy<15> (XLXI_27/Mcompar_Slt<0>_cy<15>)
     INV:I->O              1   0.054   0.613  XLXI_27/Mcompar_Slt<0>_cy<15>_inv1_INV_0 (XLXI_27/Slt<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_2/I30 (XLXI_27/MUX1/XLXI_15/XLXI_2/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_2/O0 (XLXI_27/MUX1/XLXI_15/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_15 (XLXI_27/MUX1/XLXI_15/XLXN_93)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_30 (ALUout<0>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di110 (XLXI_33/R7/Di<0>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T0/NA1 (XLXI_33/R7/M0/T0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T0/NA2 (XLXI_33/R7/M0/T0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T0/NA4 (XLXI_33/R7/M0/T0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T0/NA3 (XLXI_33/R7/M0/T0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T0/NA5 (XLXI_33/R7/M0/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T0/NA6 (XLXI_33/Do7<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/I30 (XLXI_33/MUX_REGB/XLXI_15/XLXI_2/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/O0 (XLXI_33/MUX_REGB/XLXI_15/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_15 (XLXI_33/MUX_REGB/XLXI_15/XLXN_93)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_30 (QB<0>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_0_xo<0>1 (XLXI_27/Bo<0>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_1/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_1/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_1/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_3/XLXI_4 (XLXI_27/Sum<1>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_2/I21 (XLXI_27/MUX1/XLXI_15/XLXI_2/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_2/O1 (XLXI_27/MUX1/XLXI_15/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_17 (XLXI_27/MUX1/XLXI_15/XLXN_95)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_31 (ALUout<1>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di121 (XLXI_33/R7/Di<1>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T1/NA1 (XLXI_33/R7/M0/T1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T1/NA2 (XLXI_33/R7/M0/T1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T1/NA4 (XLXI_33/R7/M0/T1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T1/NA3 (XLXI_33/R7/M0/T1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T1/NA5 (XLXI_33/R7/M0/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T1/NA6 (XLXI_33/Do7<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/I31 (XLXI_33/MUX_REGB/XLXI_15/XLXI_2/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/O1 (XLXI_33/MUX_REGB/XLXI_15/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_17 (XLXI_33/MUX_REGB/XLXI_15/XLXN_95)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_31 (QB<1>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_1_xo<0>1 (XLXI_27/Bo<1>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_1/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_1/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_1/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_2/XLXI_4 (XLXI_27/Sum<2>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_2/I22 (XLXI_27/MUX1/XLXI_15/XLXI_2/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_2/O2 (XLXI_27/MUX1/XLXI_15/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_19 (XLXI_27/MUX1/XLXI_15/XLXN_97)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_36 (ALUout<2>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di231 (XLXI_33/R7/Di<2>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T2/NA1 (XLXI_33/R7/M0/T2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T2/NA2 (XLXI_33/R7/M0/T2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T2/NA4 (XLXI_33/R7/M0/T2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T2/NA3 (XLXI_33/R7/M0/T2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T2/NA5 (XLXI_33/R7/M0/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T2/NA6 (XLXI_33/Do7<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/I32 (XLXI_33/MUX_REGB/XLXI_15/XLXI_2/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/O2 (XLXI_33/MUX_REGB/XLXI_15/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_19 (XLXI_33/MUX_REGB/XLXI_15/XLXN_97)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_36 (QB<2>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_2_xo<0>1 (XLXI_27/Bo<2>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_1/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_1/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_1/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_1/XLXI_4 (XLXI_27/Sum<3>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_2/I23 (XLXI_27/MUX1/XLXI_15/XLXI_2/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_2/O3 (XLXI_27/MUX1/XLXI_15/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_21 (XLXI_27/MUX1/XLXI_15/XLXN_99)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_37 (ALUout<3>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di261 (XLXI_33/R7/Di<3>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T3/NA1 (XLXI_33/R7/M0/T3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T3/NA2 (XLXI_33/R7/M0/T3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T3/NA4 (XLXI_33/R7/M0/T3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T3/NA3 (XLXI_33/R7/M0/T3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T3/NA5 (XLXI_33/R7/M0/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T3/NA6 (XLXI_33/Do7<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/I33 (XLXI_33/MUX_REGB/XLXI_15/XLXI_2/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_2/O3 (XLXI_33/MUX_REGB/XLXI_15/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_21 (XLXI_33/MUX_REGB/XLXI_15/XLXN_99)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_37 (QB<3>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_3_xo<0>1 (XLXI_27/Bo<3>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_1/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_1/XLXN_5)
     OR4:I0->O             4   0.043   0.630  XLXI_27/ADD_32/XLXI_1/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_35)
     OR2:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_41/XLXI_21 (XLXI_27/ADD_32/XLXN_79)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_4/XLXI_4 (XLXI_27/Sum<4>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_4/I20 (XLXI_27/MUX1/XLXI_15/XLXI_4/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_4/O0 (XLXI_27/MUX1/XLXI_15/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_23 (XLXI_27/MUX1/XLXI_15/XLXN_101)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_38 (ALUout<4>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di271 (XLXI_33/R7/Di<4>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T4/NA1 (XLXI_33/R7/M0/T4/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T4/NA2 (XLXI_33/R7/M0/T4/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T4/NA4 (XLXI_33/R7/M0/T4/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T4/NA3 (XLXI_33/R7/M0/T4/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T4/NA5 (XLXI_33/R7/M0/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T4/NA6 (XLXI_33/Do7<4>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/I30 (XLXI_33/MUX_REGB/XLXI_15/XLXI_4/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/O0 (XLXI_33/MUX_REGB/XLXI_15/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_23 (XLXI_33/MUX_REGB/XLXI_15/XLXN_101)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_38 (QB<4>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_4_xo<0>1 (XLXI_27/Bo<4>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_14/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_14/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_14/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_3/XLXI_4 (XLXI_27/Sum<5>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_4/I21 (XLXI_27/MUX1/XLXI_15/XLXI_4/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_4/O1 (XLXI_27/MUX1/XLXI_15/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_25 (XLXI_27/MUX1/XLXI_15/XLXN_103)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_39 (ALUout<5>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di281 (XLXI_33/R7/Di<5>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T5/NA1 (XLXI_33/R7/M0/T5/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T5/NA2 (XLXI_33/R7/M0/T5/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T5/NA4 (XLXI_33/R7/M0/T5/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T5/NA3 (XLXI_33/R7/M0/T5/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T5/NA5 (XLXI_33/R7/M0/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T5/NA6 (XLXI_33/Do7<5>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/I31 (XLXI_33/MUX_REGB/XLXI_15/XLXI_4/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/O1 (XLXI_33/MUX_REGB/XLXI_15/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_25 (XLXI_33/MUX_REGB/XLXI_15/XLXN_103)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_39 (QB<5>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_5_xo<0>1 (XLXI_27/Bo<5>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_14/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_14/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_14/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_2/XLXI_4 (XLXI_27/Sum<6>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_4/I22 (XLXI_27/MUX1/XLXI_15/XLXI_4/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_4/O2 (XLXI_27/MUX1/XLXI_15/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_27 (XLXI_27/MUX1/XLXI_15/XLXN_105)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_40 (ALUout<6>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di291 (XLXI_33/R7/Di<6>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T6/NA1 (XLXI_33/R7/M0/T6/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T6/NA2 (XLXI_33/R7/M0/T6/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T6/NA4 (XLXI_33/R7/M0/T6/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T6/NA3 (XLXI_33/R7/M0/T6/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T6/NA5 (XLXI_33/R7/M0/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T6/NA6 (XLXI_33/Do7<6>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/I32 (XLXI_33/MUX_REGB/XLXI_15/XLXI_4/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/O2 (XLXI_33/MUX_REGB/XLXI_15/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_27 (XLXI_33/MUX_REGB/XLXI_15/XLXN_105)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_40 (QB<6>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_6_xo<0>1 (XLXI_27/Bo<6>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_14/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_14/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_14/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_1/XLXI_4 (XLXI_27/Sum<7>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_15/XLXI_4/I23 (XLXI_27/MUX1/XLXI_15/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_15/XLXI_4/O3 (XLXI_27/MUX1/XLXI_15/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_15/XLXI_29 (XLXI_27/MUX1/XLXI_15/XLXN_107)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_15/XLXI_41 (ALUout<7>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di301 (XLXI_33/R7/Di<7>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M0/T7/NA1 (XLXI_33/R7/M0/T7/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M0/T7/NA2 (XLXI_33/R7/M0/T7/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M0/T7/NA4 (XLXI_33/R7/M0/T7/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M0/T7/NA3 (XLXI_33/R7/M0/T7/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M0/T7/NA5 (XLXI_33/R7/M0/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M0/T7/NA6 (XLXI_33/Do7<7>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/I33 (XLXI_33/MUX_REGB/XLXI_15/XLXI_4/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_4/O3 (XLXI_33/MUX_REGB/XLXI_15/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_15/XLXI_29 (XLXI_33/MUX_REGB/XLXI_15/XLXN_107)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_15/XLXI_41 (QB<7>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_7_xo<0>1 (XLXI_27/Bo<7>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_14/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_14/XLXN_5)
     OR4:I0->O             3   0.043   0.625  XLXI_27/ADD_32/XLXI_14/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_37)
     OR3:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_41/XLXI_22 (XLXI_27/ADD_32/XLXN_59)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_4/XLXI_4 (XLXI_27/Sum<8>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_2/I20 (XLXI_27/MUX1/XLXI_16/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_2/O0 (XLXI_27/MUX1/XLXI_16/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_15 (XLXI_27/MUX1/XLXI_16/XLXN_93)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_30 (ALUout<8>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di311 (XLXI_33/R7/Di<8>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T0/NA1 (XLXI_33/R7/M1/T0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T0/NA2 (XLXI_33/R7/M1/T0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T0/NA4 (XLXI_33/R7/M1/T0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T0/NA3 (XLXI_33/R7/M1/T0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T0/NA5 (XLXI_33/R7/M1/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T0/NA6 (XLXI_33/Do7<8>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/I30 (XLXI_33/MUX_REGB/XLXI_16/XLXI_2/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/O0 (XLXI_33/MUX_REGB/XLXI_16/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_15 (XLXI_33/MUX_REGB/XLXI_16/XLXN_93)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_30 (QB<8>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_8_xo<0>1 (XLXI_27/Bo<8>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_16/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_16/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_16/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_3/XLXI_4 (XLXI_27/Sum<9>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_2/I21 (XLXI_27/MUX1/XLXI_16/XLXI_2/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_2/O1 (XLXI_27/MUX1/XLXI_16/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_17 (XLXI_27/MUX1/XLXI_16/XLXN_95)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_31 (ALUout<9>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di321 (XLXI_33/R7/Di<9>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T1/NA1 (XLXI_33/R7/M1/T1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T1/NA2 (XLXI_33/R7/M1/T1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T1/NA4 (XLXI_33/R7/M1/T1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T1/NA3 (XLXI_33/R7/M1/T1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T1/NA5 (XLXI_33/R7/M1/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T1/NA6 (XLXI_33/Do7<9>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/I31 (XLXI_33/MUX_REGB/XLXI_16/XLXI_2/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/O1 (XLXI_33/MUX_REGB/XLXI_16/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_17 (XLXI_33/MUX_REGB/XLXI_16/XLXN_95)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_31 (QB<9>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_9_xo<0>1 (XLXI_27/Bo<9>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_16/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_16/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_16/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_2/XLXI_4 (XLXI_27/Sum<10>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_2/I22 (XLXI_27/MUX1/XLXI_16/XLXI_2/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_2/O2 (XLXI_27/MUX1/XLXI_16/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_19 (XLXI_27/MUX1/XLXI_16/XLXN_97)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_36 (ALUout<10>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di210 (XLXI_33/R7/Di<10>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T2/NA1 (XLXI_33/R7/M1/T2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T2/NA2 (XLXI_33/R7/M1/T2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T2/NA4 (XLXI_33/R7/M1/T2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T2/NA3 (XLXI_33/R7/M1/T2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T2/NA5 (XLXI_33/R7/M1/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T2/NA6 (XLXI_33/Do7<10>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/I32 (XLXI_33/MUX_REGB/XLXI_16/XLXI_2/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/O2 (XLXI_33/MUX_REGB/XLXI_16/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_19 (XLXI_33/MUX_REGB/XLXI_16/XLXN_97)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_36 (QB<10>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_10_xo<0>1 (XLXI_27/Bo<10>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_16/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_16/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_16/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_1/XLXI_4 (XLXI_27/Sum<11>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_2/I23 (XLXI_27/MUX1/XLXI_16/XLXI_2/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_2/O3 (XLXI_27/MUX1/XLXI_16/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_21 (XLXI_27/MUX1/XLXI_16/XLXN_99)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_37 (ALUout<11>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di33 (XLXI_33/R7/Di<11>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T3/NA1 (XLXI_33/R7/M1/T3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T3/NA2 (XLXI_33/R7/M1/T3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T3/NA4 (XLXI_33/R7/M1/T3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T3/NA3 (XLXI_33/R7/M1/T3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T3/NA5 (XLXI_33/R7/M1/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T3/NA6 (XLXI_33/Do7<11>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/I33 (XLXI_33/MUX_REGB/XLXI_16/XLXI_2/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_2/O3 (XLXI_33/MUX_REGB/XLXI_16/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_21 (XLXI_33/MUX_REGB/XLXI_16/XLXN_99)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_37 (QB<11>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_11_xo<0>1 (XLXI_27/Bo<11>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_16/XLXN_5)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_16/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_40)
     OR4:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_41/OR4_1 (XLXI_27/ADD_32/XLXN_60)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_4/XLXI_4 (XLXI_27/Sum<12>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_4/I20 (XLXI_27/MUX1/XLXI_16/XLXI_4/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_4/O0 (XLXI_27/MUX1/XLXI_16/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_23 (XLXI_27/MUX1/XLXI_16/XLXN_101)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_38 (ALUout<12>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di41 (XLXI_33/R7/Di<12>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T4/NA1 (XLXI_33/R7/M1/T4/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T4/NA2 (XLXI_33/R7/M1/T4/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T4/NA4 (XLXI_33/R7/M1/T4/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T4/NA3 (XLXI_33/R7/M1/T4/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T4/NA5 (XLXI_33/R7/M1/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T4/NA6 (XLXI_33/Do7<12>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/I30 (XLXI_33/MUX_REGB/XLXI_16/XLXI_4/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/O0 (XLXI_33/MUX_REGB/XLXI_16/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_23 (XLXI_33/MUX_REGB/XLXI_16/XLXN_101)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_38 (QB<12>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_12_xo<0>1 (XLXI_27/Bo<12>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_15/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_15/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_15/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_3/XLXI_4 (XLXI_27/Sum<13>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_4/I21 (XLXI_27/MUX1/XLXI_16/XLXI_4/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_4/O1 (XLXI_27/MUX1/XLXI_16/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_25 (XLXI_27/MUX1/XLXI_16/XLXN_103)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_39 (ALUout<13>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di51 (XLXI_33/R7/Di<13>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T5/NA1 (XLXI_33/R7/M1/T5/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T5/NA2 (XLXI_33/R7/M1/T5/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T5/NA4 (XLXI_33/R7/M1/T5/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T5/NA3 (XLXI_33/R7/M1/T5/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T5/NA5 (XLXI_33/R7/M1/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T5/NA6 (XLXI_33/Do7<13>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/I31 (XLXI_33/MUX_REGB/XLXI_16/XLXI_4/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/O1 (XLXI_33/MUX_REGB/XLXI_16/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_25 (XLXI_33/MUX_REGB/XLXI_16/XLXN_103)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_39 (QB<13>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_13_xo<0>1 (XLXI_27/Bo<13>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_15/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_15/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_15/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_2/XLXI_4 (XLXI_27/Sum<14>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_4/I22 (XLXI_27/MUX1/XLXI_16/XLXI_4/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_4/O2 (XLXI_27/MUX1/XLXI_16/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_27 (XLXI_27/MUX1/XLXI_16/XLXN_105)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_40 (ALUout<14>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di61 (XLXI_33/R7/Di<14>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T6/NA1 (XLXI_33/R7/M1/T6/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T6/NA2 (XLXI_33/R7/M1/T6/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T6/NA4 (XLXI_33/R7/M1/T6/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T6/NA3 (XLXI_33/R7/M1/T6/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T6/NA5 (XLXI_33/R7/M1/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T6/NA6 (XLXI_33/Do7<14>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/I32 (XLXI_33/MUX_REGB/XLXI_16/XLXI_4/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/O2 (XLXI_33/MUX_REGB/XLXI_16/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_27 (XLXI_33/MUX_REGB/XLXI_16/XLXN_105)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_40 (QB<14>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_14_xo<0>1 (XLXI_27/Bo<14>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_15/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_15/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_15/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_15/XLXI_1/XLXI_4 (XLXI_27/Sum<15>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_16/XLXI_4/I23 (XLXI_27/MUX1/XLXI_16/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_16/XLXI_4/O3 (XLXI_27/MUX1/XLXI_16/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_16/XLXI_29 (XLXI_27/MUX1/XLXI_16/XLXN_107)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_16/XLXI_41 (ALUout<15>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di71 (XLXI_33/R7/Di<15>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M1/T7/NA1 (XLXI_33/R7/M1/T7/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M1/T7/NA2 (XLXI_33/R7/M1/T7/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M1/T7/NA4 (XLXI_33/R7/M1/T7/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M1/T7/NA3 (XLXI_33/R7/M1/T7/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M1/T7/NA5 (XLXI_33/R7/M1/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M1/T7/NA6 (XLXI_33/Do7<15>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/I33 (XLXI_33/MUX_REGB/XLXI_16/XLXI_4/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_4/O3 (XLXI_33/MUX_REGB/XLXI_16/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_16/XLXI_29 (XLXI_33/MUX_REGB/XLXI_16/XLXN_107)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_16/XLXI_41 (QB<15>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_15_xo<0>1 (XLXI_27/Bo<15>)
     XOR2:I0->O            6   0.043   0.641  XLXI_27/ADD_32/XLXI_15/XLXI_1/XLXI_1 (XLXI_27/ADD_32/XLXI_15/XLXN_15)
     AND4:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_15/XLXI_7/P3P2P1P0 (XLXI_27/ADD_32/XLXN_39)
     AND4:I0->O            1   0.043   0.495  XLXI_27/ADD_32/XLXI_41/P3P2P1G0 (XLXI_27/ADD_32/XLXI_41/XLXN_27)
     OR4:I3->O             1   0.161   0.603  XLXI_27/ADD_32/XLXI_41/XLXI_30 (XLXI_27/ADD_32/XLXN_54)
     OR2:I1->O             9   0.053   0.658  XLXI_27/ADD_32/XLXI_44 (XLXI_27/ADD_32/XLXN_61)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_4/XLXI_4 (XLXI_27/Sum<16>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_2/I20 (XLXI_27/MUX1/XLXI_17/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_2/O0 (XLXI_27/MUX1/XLXI_17/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_15 (XLXI_27/MUX1/XLXI_17/XLXN_93)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_30 (ALUout<16>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di81 (XLXI_33/R7/Di<16>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T0/NA1 (XLXI_33/R7/M2/T0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T0/NA2 (XLXI_33/R7/M2/T0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T0/NA4 (XLXI_33/R7/M2/T0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T0/NA3 (XLXI_33/R7/M2/T0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T0/NA5 (XLXI_33/R7/M2/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T0/NA6 (XLXI_33/Do7<16>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/I30 (XLXI_33/MUX_REGB/XLXI_17/XLXI_2/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/O0 (XLXI_33/MUX_REGB/XLXI_17/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_15 (XLXI_33/MUX_REGB/XLXI_17/XLXN_93)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_30 (QB<16>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_16_xo<0>1 (XLXI_27/Bo<16>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_18/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_18/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_18/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_3/XLXI_4 (XLXI_27/Sum<17>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_2/I21 (XLXI_27/MUX1/XLXI_17/XLXI_2/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_2/O1 (XLXI_27/MUX1/XLXI_17/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_17 (XLXI_27/MUX1/XLXI_17/XLXN_95)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_31 (ALUout<17>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di91 (XLXI_33/R7/Di<17>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T1/NA1 (XLXI_33/R7/M2/T1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T1/NA2 (XLXI_33/R7/M2/T1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T1/NA4 (XLXI_33/R7/M2/T1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T1/NA3 (XLXI_33/R7/M2/T1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T1/NA5 (XLXI_33/R7/M2/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T1/NA6 (XLXI_33/Do7<17>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/I31 (XLXI_33/MUX_REGB/XLXI_17/XLXI_2/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/O1 (XLXI_33/MUX_REGB/XLXI_17/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_17 (XLXI_33/MUX_REGB/XLXI_17/XLXN_95)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_31 (QB<17>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_17_xo<0>1 (XLXI_27/Bo<17>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_18/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_18/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_18/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_2/XLXI_4 (XLXI_27/Sum<18>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_2/I22 (XLXI_27/MUX1/XLXI_17/XLXI_2/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_2/O2 (XLXI_27/MUX1/XLXI_17/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_19 (XLXI_27/MUX1/XLXI_17/XLXN_97)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_36 (ALUout<18>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di101 (XLXI_33/R7/Di<18>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T2/NA1 (XLXI_33/R7/M2/T2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T2/NA2 (XLXI_33/R7/M2/T2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T2/NA4 (XLXI_33/R7/M2/T2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T2/NA3 (XLXI_33/R7/M2/T2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T2/NA5 (XLXI_33/R7/M2/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T2/NA6 (XLXI_33/Do7<18>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/I32 (XLXI_33/MUX_REGB/XLXI_17/XLXI_2/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/O2 (XLXI_33/MUX_REGB/XLXI_17/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_19 (XLXI_33/MUX_REGB/XLXI_17/XLXN_97)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_36 (QB<18>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_18_xo<0>1 (XLXI_27/Bo<18>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_18/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_18/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_18/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_1/XLXI_4 (XLXI_27/Sum<19>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_2/I23 (XLXI_27/MUX1/XLXI_17/XLXI_2/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_2/O3 (XLXI_27/MUX1/XLXI_17/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_21 (XLXI_27/MUX1/XLXI_17/XLXN_99)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_37 (ALUout<19>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di111 (XLXI_33/R7/Di<19>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T3/NA1 (XLXI_33/R7/M2/T3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T3/NA2 (XLXI_33/R7/M2/T3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T3/NA4 (XLXI_33/R7/M2/T3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T3/NA3 (XLXI_33/R7/M2/T3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T3/NA5 (XLXI_33/R7/M2/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T3/NA6 (XLXI_33/Do7<19>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/I33 (XLXI_33/MUX_REGB/XLXI_17/XLXI_2/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_2/O3 (XLXI_33/MUX_REGB/XLXI_17/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_21 (XLXI_33/MUX_REGB/XLXI_17/XLXN_99)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_37 (QB<19>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_19_xo<0>1 (XLXI_27/Bo<19>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_18/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_18/XLXN_5)
     OR4:I0->O             4   0.043   0.630  XLXI_27/ADD_32/XLXI_18/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_43)
     OR2:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_42/XLXI_21 (XLXI_27/ADD_32/XLXN_66)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_4/XLXI_4 (XLXI_27/Sum<20>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_4/I20 (XLXI_27/MUX1/XLXI_17/XLXI_4/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_4/O0 (XLXI_27/MUX1/XLXI_17/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_23 (XLXI_27/MUX1/XLXI_17/XLXN_101)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_38 (ALUout<20>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di131 (XLXI_33/R7/Di<20>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T4/NA1 (XLXI_33/R7/M2/T4/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T4/NA2 (XLXI_33/R7/M2/T4/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T4/NA4 (XLXI_33/R7/M2/T4/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T4/NA3 (XLXI_33/R7/M2/T4/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T4/NA5 (XLXI_33/R7/M2/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T4/NA6 (XLXI_33/Do7<20>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/I30 (XLXI_33/MUX_REGB/XLXI_17/XLXI_4/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/O0 (XLXI_33/MUX_REGB/XLXI_17/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_23 (XLXI_33/MUX_REGB/XLXI_17/XLXN_101)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_38 (QB<20>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_20_xo<0>1 (XLXI_27/Bo<20>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_17/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_17/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_17/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_3/XLXI_4 (XLXI_27/Sum<21>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_4/I21 (XLXI_27/MUX1/XLXI_17/XLXI_4/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_4/O1 (XLXI_27/MUX1/XLXI_17/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_25 (XLXI_27/MUX1/XLXI_17/XLXN_103)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_39 (ALUout<21>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di141 (XLXI_33/R7/Di<21>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T5/NA1 (XLXI_33/R7/M2/T5/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T5/NA2 (XLXI_33/R7/M2/T5/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T5/NA4 (XLXI_33/R7/M2/T5/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T5/NA3 (XLXI_33/R7/M2/T5/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T5/NA5 (XLXI_33/R7/M2/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T5/NA6 (XLXI_33/Do7<21>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/I31 (XLXI_33/MUX_REGB/XLXI_17/XLXI_4/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/O1 (XLXI_33/MUX_REGB/XLXI_17/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_25 (XLXI_33/MUX_REGB/XLXI_17/XLXN_103)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_39 (QB<21>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_21_xo<0>1 (XLXI_27/Bo<21>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_17/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_17/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_17/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_2/XLXI_4 (XLXI_27/Sum<22>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_4/I22 (XLXI_27/MUX1/XLXI_17/XLXI_4/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_4/O2 (XLXI_27/MUX1/XLXI_17/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_27 (XLXI_27/MUX1/XLXI_17/XLXN_105)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_40 (ALUout<22>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di151 (XLXI_33/R7/Di<22>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T6/NA1 (XLXI_33/R7/M2/T6/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T6/NA2 (XLXI_33/R7/M2/T6/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T6/NA4 (XLXI_33/R7/M2/T6/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T6/NA3 (XLXI_33/R7/M2/T6/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T6/NA5 (XLXI_33/R7/M2/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T6/NA6 (XLXI_33/Do7<22>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/I32 (XLXI_33/MUX_REGB/XLXI_17/XLXI_4/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/O2 (XLXI_33/MUX_REGB/XLXI_17/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_27 (XLXI_33/MUX_REGB/XLXI_17/XLXN_105)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_40 (QB<22>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_22_xo<0>1 (XLXI_27/Bo<22>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_17/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_17/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_17/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_1/XLXI_4 (XLXI_27/Sum<23>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_17/XLXI_4/I23 (XLXI_27/MUX1/XLXI_17/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_17/XLXI_4/O3 (XLXI_27/MUX1/XLXI_17/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_17/XLXI_29 (XLXI_27/MUX1/XLXI_17/XLXN_107)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_17/XLXI_41 (ALUout<23>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di161 (XLXI_33/R7/Di<23>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M2/T7/NA1 (XLXI_33/R7/M2/T7/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M2/T7/NA2 (XLXI_33/R7/M2/T7/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M2/T7/NA4 (XLXI_33/R7/M2/T7/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M2/T7/NA3 (XLXI_33/R7/M2/T7/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M2/T7/NA5 (XLXI_33/R7/M2/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M2/T7/NA6 (XLXI_33/Do7<23>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/I33 (XLXI_33/MUX_REGB/XLXI_17/XLXI_4/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_4/O3 (XLXI_33/MUX_REGB/XLXI_17/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_17/XLXI_29 (XLXI_33/MUX_REGB/XLXI_17/XLXN_107)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_17/XLXI_41 (QB<23>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_23_xo<0>1 (XLXI_27/Bo<23>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_17/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_17/XLXN_5)
     OR4:I0->O             3   0.043   0.625  XLXI_27/ADD_32/XLXI_17/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_45)
     OR3:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_42/XLXI_22 (XLXI_27/ADD_32/XLXN_67)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_4/XLXI_4 (XLXI_27/Sum<24>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_2/I20 (XLXI_27/MUX1/XLXI_18/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_2/O0 (XLXI_27/MUX1/XLXI_18/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_15 (XLXI_27/MUX1/XLXI_18/XLXN_93)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_30 (ALUout<24>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di171 (XLXI_33/R7/Di<24>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T0/NA1 (XLXI_33/R7/M3/T0/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T0/NA2 (XLXI_33/R7/M3/T0/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T0/NA4 (XLXI_33/R7/M3/T0/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T0/NA3 (XLXI_33/R7/M3/T0/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T0/NA5 (XLXI_33/R7/M3/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T0/NA6 (XLXI_33/Do7<24>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/I30 (XLXI_33/MUX_REGB/XLXI_18/XLXI_2/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/O0 (XLXI_33/MUX_REGB/XLXI_18/o1<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_15 (XLXI_33/MUX_REGB/XLXI_18/XLXN_93)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_30 (QB<24>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_24_xo<0>1 (XLXI_27/Bo<24>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_20/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_20/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_20/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_3/XLXI_4 (XLXI_27/Sum<25>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_2/I21 (XLXI_27/MUX1/XLXI_18/XLXI_2/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_2/O1 (XLXI_27/MUX1/XLXI_18/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_17 (XLXI_27/MUX1/XLXI_18/XLXN_95)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_31 (ALUout<25>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di181 (XLXI_33/R7/Di<25>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T1/NA1 (XLXI_33/R7/M3/T1/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T1/NA2 (XLXI_33/R7/M3/T1/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T1/NA4 (XLXI_33/R7/M3/T1/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T1/NA3 (XLXI_33/R7/M3/T1/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T1/NA5 (XLXI_33/R7/M3/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T1/NA6 (XLXI_33/Do7<25>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/I31 (XLXI_33/MUX_REGB/XLXI_18/XLXI_2/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/O1 (XLXI_33/MUX_REGB/XLXI_18/o1<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_17 (XLXI_33/MUX_REGB/XLXI_18/XLXN_95)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_31 (QB<25>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_25_xo<0>1 (XLXI_27/Bo<25>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_20/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_20/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_20/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_2/XLXI_4 (XLXI_27/Sum<26>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_2/I22 (XLXI_27/MUX1/XLXI_18/XLXI_2/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_2/O2 (XLXI_27/MUX1/XLXI_18/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_19 (XLXI_27/MUX1/XLXI_18/XLXN_97)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_36 (ALUout<26>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di191 (XLXI_33/R7/Di<26>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T2/NA1 (XLXI_33/R7/M3/T2/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T2/NA2 (XLXI_33/R7/M3/T2/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T2/NA4 (XLXI_33/R7/M3/T2/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T2/NA3 (XLXI_33/R7/M3/T2/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T2/NA5 (XLXI_33/R7/M3/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T2/NA6 (XLXI_33/Do7<26>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/I32 (XLXI_33/MUX_REGB/XLXI_18/XLXI_2/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/O2 (XLXI_33/MUX_REGB/XLXI_18/o1<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_19 (XLXI_33/MUX_REGB/XLXI_18/XLXN_97)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_36 (QB<26>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_26_xo<0>1 (XLXI_27/Bo<26>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_20/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_20/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_20/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_1/XLXI_4 (XLXI_27/Sum<27>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_2/I23 (XLXI_27/MUX1/XLXI_18/XLXI_2/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_2/O3 (XLXI_27/MUX1/XLXI_18/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_21 (XLXI_27/MUX1/XLXI_18/XLXN_99)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_37 (ALUout<27>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di201 (XLXI_33/R7/Di<27>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T3/NA1 (XLXI_33/R7/M3/T3/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T3/NA2 (XLXI_33/R7/M3/T3/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T3/NA4 (XLXI_33/R7/M3/T3/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T3/NA3 (XLXI_33/R7/M3/T3/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T3/NA5 (XLXI_33/R7/M3/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T3/NA6 (XLXI_33/Do7<27>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/I33 (XLXI_33/MUX_REGB/XLXI_18/XLXI_2/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_2/O3 (XLXI_33/MUX_REGB/XLXI_18/o1<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_21 (XLXI_33/MUX_REGB/XLXI_18/XLXN_99)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_37 (QB<27>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_27_xo<0>1 (XLXI_27/Bo<27>)
     AND2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_1/XLXI_2 (XLXI_27/ADD_32/XLXI_20/XLXN_5)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_20/XLXI_7/XLXI_30 (XLXI_27/ADD_32/XLXN_47)
     OR4:I0->O             5   0.043   0.636  XLXI_27/ADD_32/XLXI_42/OR4_1 (XLXI_27/ADD_32/XLXN_68)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_4/XLXI_4 (XLXI_27/Sum<28>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_4/I20 (XLXI_27/MUX1/XLXI_18/XLXI_4/XLXN_22)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_4/O0 (XLXI_27/MUX1/XLXI_18/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_23 (XLXI_27/MUX1/XLXI_18/XLXN_101)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_38 (ALUout<28>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di211 (XLXI_33/R7/Di<28>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T4/NA1 (XLXI_33/R7/M3/T4/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T4/NA2 (XLXI_33/R7/M3/T4/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T4/NA4 (XLXI_33/R7/M3/T4/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T4/NA3 (XLXI_33/R7/M3/T4/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T4/NA5 (XLXI_33/R7/M3/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T4/NA6 (XLXI_33/Do7<28>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/I30 (XLXI_33/MUX_REGB/XLXI_18/XLXI_4/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/O0 (XLXI_33/MUX_REGB/XLXI_18/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_23 (XLXI_33/MUX_REGB/XLXI_18/XLXN_101)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_38 (QB<28>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_28_xo<0>1 (XLXI_27/Bo<28>)
     AND2:I0->O            5   0.043   0.636  XLXI_27/ADD_32/XLXI_19/XLXI_4/XLXI_2 (XLXI_27/ADD_32/XLXI_19/XLXN_8)
     OR2:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_7/XLXI_21 (XLXI_27/ADD_32/XLXI_19/XLXN_36)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_3/XLXI_4 (XLXI_27/Sum<29>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_4/I21 (XLXI_27/MUX1/XLXI_18/XLXI_4/XLXN_128)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_4/O1 (XLXI_27/MUX1/XLXI_18/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_25 (XLXI_27/MUX1/XLXI_18/XLXN_103)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_39 (ALUout<29>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di221 (XLXI_33/R7/Di<29>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T5/NA1 (XLXI_33/R7/M3/T5/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T5/NA2 (XLXI_33/R7/M3/T5/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T5/NA4 (XLXI_33/R7/M3/T5/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T5/NA3 (XLXI_33/R7/M3/T5/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T5/NA5 (XLXI_33/R7/M3/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T5/NA6 (XLXI_33/Do7<29>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/I31 (XLXI_33/MUX_REGB/XLXI_18/XLXI_4/XLXN_129)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/O1 (XLXI_33/MUX_REGB/XLXI_18/o3<1>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_25 (XLXI_33/MUX_REGB/XLXI_18/XLXN_103)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_39 (QB<29>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_29_xo<0>1 (XLXI_27/Bo<29>)
     AND2:I0->O            4   0.043   0.630  XLXI_27/ADD_32/XLXI_19/XLXI_3/XLXI_2 (XLXI_27/ADD_32/XLXI_19/XLXN_7)
     OR3:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_7/XLXI_22 (XLXI_27/ADD_32/XLXI_19/XLXN_35)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_2/XLXI_4 (XLXI_27/Sum<30>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_4/I22 (XLXI_27/MUX1/XLXI_18/XLXI_4/XLXN_133)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_4/O2 (XLXI_27/MUX1/XLXI_18/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_27 (XLXI_27/MUX1/XLXI_18/XLXN_105)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_40 (ALUout<30>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di241 (XLXI_33/R7/Di<30>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T6/NA1 (XLXI_33/R7/M3/T6/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T6/NA2 (XLXI_33/R7/M3/T6/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T6/NA4 (XLXI_33/R7/M3/T6/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T6/NA3 (XLXI_33/R7/M3/T6/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T6/NA5 (XLXI_33/R7/M3/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T6/NA6 (XLXI_33/Do7<30>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/I32 (XLXI_33/MUX_REGB/XLXI_18/XLXI_4/XLXN_134)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/O2 (XLXI_33/MUX_REGB/XLXI_18/o3<2>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_27 (XLXI_33/MUX_REGB/XLXI_18/XLXN_105)
     OR2:I0->O             9   0.043   0.395  XLXI_33/MUX_REGB/XLXI_18/XLXI_40 (QB<30>)
     LUT2:I1->O            2   0.043   0.618  XLXI_27/Mxor_Bo_30_xo<0>1 (XLXI_27/Bo<30>)
     AND2:I0->O            3   0.043   0.625  XLXI_27/ADD_32/XLXI_19/XLXI_2/XLXI_2 (XLXI_27/ADD_32/XLXI_19/XLXN_6)
     OR4:I0->O             2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_7/OR4_1 (XLXI_27/ADD_32/XLXI_19/XLXN_31)
     XOR2:I0->O            2   0.043   0.618  XLXI_27/ADD_32/XLXI_19/XLXI_1/XLXI_4 (XLXI_27/Sum<31>)
     AND2:I0->O            1   0.043   0.603  XLXI_27/MUX1/XLXI_18/XLXI_4/I23 (XLXI_27/MUX1/XLXI_18/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_27/MUX1/XLXI_18/XLXI_4/O3 (XLXI_27/MUX1/XLXI_18/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_27/MUX1/XLXI_18/XLXI_29 (XLXI_27/MUX1/XLXI_18/XLXN_107)
     OR2:I0->O             9   0.043   0.450  XLXI_27/MUX1/XLXI_18/XLXI_41 (ALUout<31>)
     LUT3:I1->O            1   0.043   0.522  XLXI_33/R7/Mmux_Di251 (XLXI_33/R7/Di<31>)
     NAND3:I2->O           2   0.134   0.618  XLXI_33/R7/M3/T7/NA1 (XLXI_33/R7/M3/T7/XLXN_5)
     NAND3:I0->O           1   0.043   0.522  XLXI_33/R7/M3/T7/NA2 (XLXI_33/R7/M3/T7/XLXN_6)
     NAND3:I2->O           3   0.134   0.534  XLXI_33/R7/M3/T7/NA4 (XLXI_33/R7/M3/T7/XLXN_3)
     NAND3:I2->O           2   0.134   0.608  XLXI_33/R7/M3/T7/NA3 (XLXI_33/R7/M3/T7/XLXN_11)
     NAND3:I1->O           1   0.053   0.613  XLXI_33/R7/M3/T7/NA5 (XLXI_33/R7/M3/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.043   0.630  XLXI_33/R7/M3/T7/NA6 (XLXI_33/Do7<31>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/I33 (XLXI_33/MUX_REGB/XLXI_18/XLXI_4/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_4/O3 (XLXI_33/MUX_REGB/XLXI_18/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_33/MUX_REGB/XLXI_18/XLXI_29 (XLXI_33/MUX_REGB/XLXI_18/XLXN_107)
     OR2:I0->O             9   0.043   0.658  XLXI_33/MUX_REGB/XLXI_18/XLXI_41 (QB<31>)
     AND2:I0->O            1   0.043   0.603  XLXI_6/MUX1_DispData/XLXI_18/XLXI_4/I23 (XLXI_6/MUX1_DispData/XLXI_18/XLXI_4/XLXN_137)
     OR4:I1->O             1   0.053   0.613  XLXI_6/MUX1_DispData/XLXI_18/XLXI_4/O3 (XLXI_6/MUX1_DispData/XLXI_18/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_6/MUX1_DispData/XLXI_18/XLXI_29 (XLXI_6/MUX1_DispData/XLXI_18/XLXN_107)
     OR2:I0->O             9   0.043   0.658  XLXI_6/MUX1_DispData/XLXI_18/XLXI_41 (Disp_num<31>)
     AND2:I0->O            1   0.043   0.613  XLXI_20/XLXI_15/XLXI_13/XLXI_4/I33 (XLXI_20/XLXI_15/XLXI_13/XLXI_4/XLXN_138)
     OR4:I0->O             1   0.043   0.613  XLXI_20/XLXI_15/XLXI_13/XLXI_4/O3 (XLXI_20/XLXI_15/XLXI_13/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_20/XLXI_15/XLXI_13/XLXI_29 (XLXI_20/XLXI_15/XLXI_13/XLXN_107)
     OR2:I0->O             1   0.043   0.339  XLXI_20/XLXI_15/XLXI_13/XLXI_41 (XLXI_20/XLXI_15/Hex<7>)
     BUF:I->O              8   0.317   0.378  XLXI_20/XLXI_15/XLXI_1 (XLXI_20/Hex<3>)
     INV:I->O             11   0.317   0.669  XLXI_20/XLXI_17/XLXI_3 (XLXI_20/XLXI_17/ND3)
     AND4:I0->O            2   0.043   0.527  XLXI_20/XLXI_17/ND3ND2ND1D0 (XLXI_20/XLXI_17/XLXN_95)
     OR4:I2->O             1   0.134   0.603  XLXI_20/XLXI_17/ORD (XLXI_20/XLXI_17/XLXN_154)
     OR2:I1->O             1   0.053   0.339  XLXI_20/XLXI_17/XLXI_80 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                    409.446ns (38.596ns logic, 370.850ns route)
                                       (9.4% logic, 90.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_5/clkdiv_26'
  Total number of paths / destination ports: 688 / 7
-------------------------------------------------------------------------
Offset:              9.284ns (Levels of Logic = 14)
  Source:            XLXI_31/cnt_28 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      XLXI_5/clkdiv_26 rising

  Data Path: XLXI_31/cnt_28 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.236   0.630  XLXI_31/cnt_28 (XLXI_31/cnt_28)
     AND2:I0->O            1   0.043   0.613  XLXI_6/MUX1_DispData/XLXI_18/XLXI_3/I30 (XLXI_6/MUX1_DispData/XLXI_18/XLXI_3/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_6/MUX1_DispData/XLXI_18/XLXI_3/O0 (XLXI_6/MUX1_DispData/XLXI_18/o2<0>)
     AND2:I0->O            1   0.043   0.603  XLXI_6/MUX1_DispData/XLXI_18/XLXI_22 (XLXI_6/MUX1_DispData/XLXI_18/XLXN_100)
     OR2:I1->O            13   0.053   0.681  XLXI_6/MUX1_DispData/XLXI_18/XLXI_38 (Disp_num<28>)
     AND2:I0->O            1   0.043   0.613  XLXI_20/XLXI_15/XLXI_13/XLXI_4/I30 (XLXI_20/XLXI_15/XLXI_13/XLXI_4/XLXN_23)
     OR4:I0->O             1   0.043   0.613  XLXI_20/XLXI_15/XLXI_13/XLXI_4/O0 (XLXI_20/XLXI_15/XLXI_13/o3<0>)
     AND2:I0->O            1   0.043   0.613  XLXI_20/XLXI_15/XLXI_13/XLXI_23 (XLXI_20/XLXI_15/XLXI_13/XLXN_101)
     OR2:I0->O             1   0.043   0.339  XLXI_20/XLXI_15/XLXI_13/XLXI_38 (XLXI_20/XLXI_15/Hex<4>)
     BUF:I->O             12   0.317   0.400  XLXI_20/XLXI_15/XLXI_4 (XLXI_20/Hex<0>)
     INV:I->O              6   0.317   0.550  XLXI_20/XLXI_17/XLXI_6 (XLXI_20/XLXI_17/ND0)
     AND3:I2->O            2   0.134   0.618  XLXI_20/XLXI_17/D3D2ND0 (XLXI_20/XLXI_17/XLXN_38)
     OR4:I0->O             1   0.043   0.603  XLXI_20/XLXI_17/ORB (XLXI_20/XLXI_17/XLXN_156)
     OR2:I1->O             1   0.053   0.339  XLXI_20/XLXI_17/XLXI_82 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                      9.284ns (1.454ns logic, 7.830ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_2/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/clk1    |    2.152|         |         |         |
clk_100mhz     |    1.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/clk1    |    0.947|         |         |         |
XLXI_3/push    |    1.069|         |         |         |
clk_100mhz     |    1.336|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/clkdiv_1
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/clk1     |    1.438|         |         |         |
XLXI_5/clkdiv_1 |    5.899|         |         |         |
XLXI_5/clkdiv_24|    1.564|         |         |         |
clk_100mhz      |    1.499|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/clkdiv_24
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/clk1     |    1.361|         |         |         |
XLXI_5/clkdiv_1 |    0.774|         |         |         |
XLXI_5/clkdiv_24|    2.104|         |         |         |
clk_100mhz      |    1.055|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/clkdiv_26
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/clk1     |    2.368|         |         |         |
XLXI_5/clkdiv_26|    2.578|         |         |         |
clk_100mhz      |    1.579|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_60/xPos[9]_PWR_61_o_LessThan_128_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_5/clkdiv_1 |         |         |   11.045|         |
XLXI_5/clkdiv_24|         |         |    0.894|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/clk1     |  176.493|         |         |         |
XLXI_3/push     |    5.423|         |         |         |
XLXI_5/clkdiv_1 |  406.444|         |         |         |
XLXI_5/clkdiv_26|    6.265|         |    1.927|         |
clk_100mhz      |  410.891|    1.289|    1.055|         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 211.00 secs
Total CPU time to Xst completion: 210.81 secs
 
--> 

Total memory usage is 750652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  169 (   0 filtered)
Number of infos    :   31 (   0 filtered)

