# system info tb on 2022.05.26.10:23:35
system_info:
name,value
DEVICE,10M50DAF672I7G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1653553403
#
#
# Files generated for tb on 2022.05.26.10:23:35
files:
filepath,kind,attributes,module,is_top
simulation/tb.v,VERILOG,,tb,true
simulation/submodules/tb_average_value_component_cra_slave_memories_done_concatenate_inst.sv,SYSTEM_VERILOG,,tb_average_value_component_cra_slave_memories_done_concatenate_inst,false
simulation/submodules/tb_average_value_component_dpi_controller_bind_conduit_fanout_inst.sv,SYSTEM_VERILOG,,tb_average_value_component_dpi_controller_bind_conduit_fanout_inst,false
simulation/submodules/tb_average_value_component_dpi_controller_slave_done_concatenate_inst.sv,SYSTEM_VERILOG,,tb_average_value_component_dpi_controller_slave_done_concatenate_inst,false
simulation/submodules/tb_average_value_inst.v,VERILOG,,tb_average_value_inst,false
simulation/submodules/hls_sim_clock_reset.sv,SYSTEM_VERILOG,,hls_sim_clock_reset,false
simulation/submodules/hls_sim_stream_sink_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/hls_sim_stream_source_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/hls_sim_component_dpi_controller.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/hls_sim_main_dpi_controller.sv,SYSTEM_VERILOG,,hls_sim_main_dpi_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_lvip_verbosity_pkg,hls_sim_mm_master_dpi_bfm,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,hls_sim_mm_master_dpi_bfm,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,hls_sim_mm_master_dpi_bfm,false
simulation/submodules/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG,,hls_sim_mm_master_dpi_bfm,false
simulation/submodules/hls_sim_mm_master_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_mm_master_dpi_bfm,false
simulation/submodules/tb_split_component_start_inst.sv,SYSTEM_VERILOG,,tb_split_component_start_inst,false
simulation/submodules/tb_mm_interconnect_0.v,VERILOG,,tb_mm_interconnect_0,false
simulation/submodules/tb_mm_interconnect_1.v,VERILOG,,tb_mm_interconnect_1,false
simulation/submodules/tb_irq_mapper.sv,SYSTEM_VERILOG,,tb_irq_mapper,false
simulation/submodules/dspba_library_package.vhd,VHDL,,average_value_internal,false
simulation/submodules/dspba_library.vhd,VHDL,,average_value_internal,false
simulation/submodules/acl_data_fifo.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_fifo.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_ll_fifo.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_ll_ram_fifo.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_valid_fifo_counter.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_dspba_valid_fifo_counter.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_staging_reg.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/hld_fifo.sv,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/hld_fifo_zero_width.sv,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_high_speed_fifo.sv,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_low_latency_fifo.sv,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_zero_latency_fifo.sv,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_fanout_pipeline.sv,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_std_synchronizer_nocut.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_tessellated_incr_decr_threshold.sv,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_tessellated_incr_lookahead.sv,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_reset_handler.sv,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_lfsr.sv,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_pop.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_push.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_token_fifo_counter.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_pipeline.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_dspba_buffer.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_enable_sink.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/st_top.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_top.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_permute_address.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_pipelined.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_enabled.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_basic_coalescer.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_simple.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_streaming.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_burst_master.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_bursting_load_stores.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_non_aligned_write.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_read_cache.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_atomic.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_prefetch_block.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_wide_wrapper.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_streaming_prefetch.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_aligned_burst_coalesced_lsu.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_toggle_detect.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_debug_mem.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_burst_coalesced_pipelined_write.sv,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/lsu_burst_coalesced_pipelined_read.sv,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_fifo_stall_valid_lookahead.sv,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_ffwdsrc.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_full_detector.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/ternary_add.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/six_three_comp.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/thirtysix_six_comp.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_loop_limiter.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_reset_wire.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/average_value_function_wrapper.vhd,VHDL,,average_value_internal,false
simulation/submodules/average_value_function.vhd,VHDL,,average_value_internal,false
simulation/submodules/bb_average_value_B2_sr_1.vhd,VHDL,,average_value_internal,false
simulation/submodules/bb_average_value_B3_sr_0.vhd,VHDL,,average_value_internal,false
simulation/submodules/bb_average_value_B0_runOnce.vhd,VHDL,,average_value_internal,false
simulation/submodules/average_value_B0_runOnce_branch.vhd,VHDL,,average_value_internal,false
simulation/submodules/average_value_B0_runOnce_merge.vhd,VHDL,,average_value_internal,false
simulation/submodules/bb_average_value_B0_runOnce_stall_region.vhd,VHDL,,average_value_internal,false
simulation/submodules/average_value_B0_runOnce_merge_reg.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_pop_i1_wt_limpop_average_value0.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_pop_i1_wt_limpop_average_value_reg.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_push_i1_wt_limpush_average_value2.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_push_i1_wt_limpush_average_value_reg.vhd,VHDL,,average_value_internal,false
simulation/submodules/bb_average_value_B1_start.vhd,VHDL,,average_value_internal,false
simulation/submodules/average_value_B1_start_branch.vhd,VHDL,,average_value_internal,false
simulation/submodules/average_value_B1_start_merge.vhd,VHDL,,average_value_internal,false
simulation/submodules/bb_average_value_B1_start_stall_region.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_sfc_c0_wt_entry_average_value_c0_enter_average_value.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_sfc_exit_c0_wt_entry_average_valueA0Z_average_value10.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_sfc_logic_c0_wt_entry_average_value_c0A0Zr_average_value4.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_pipeline_keep_going9_average_value6.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_push_i1_notexitcond10_average_value8.vhd,VHDL,,average_value_internal,false
simulation/submodules/average_value_B1_start_merge_reg.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_pop_i1_throttle_pop_average_value12.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_pop_i1_throttle_pop_average_value_reg.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_iord_bl_do_unnamed_average_value1_average_value14.vhd,VHDL,,average_value_internal,false
simulation/submodules/bb_average_value_B2.vhd,VHDL,,average_value_internal,false
simulation/submodules/average_value_B2_branch.vhd,VHDL,,average_value_internal,false
simulation/submodules/average_value_B2_merge.vhd,VHDL,,average_value_internal,false
simulation/submodules/bb_average_value_B2_stall_region.vhd,VHDL,,average_value_internal,false
simulation/submodules/average_value_B2_merge_reg.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_mA0Z12_average_value.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0A0Z_average_value66.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0A0Zlue137_data_fifo.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0A0Zue_full_detector.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_A0Z_average_value15.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_pipeline_keep_going_average_value21.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_pop_i32_i_039_pop6_average_value32.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_pop_i4_cleanups_pop9_average_value17.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_pop_i4_initerations_pop8_average_value23.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_pop_i64_temp_0_0_038_pop7_average_value47.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_push_i1_lastiniteration_average_value30.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_push_i1_notexitcond_average_value57.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_push_i32_i_039_push6_average_value51.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_push_i4_cleanups_push9_average_value60.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_push_i4_initerations_push8_average_value26.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_push_i64_temp_0_0_038_push7_average_value49.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_ffwd_src_unnamed_average_value3_average_value62.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_ffwd_src_unnamed_average_value4_average_value64.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_load_unnamed_average_value2_average_value40.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_syncbuf_a_sync_buffer_average_value34.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_syncbuf_n_sync_buffer4_average_value53.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_syncbuf_n_sync_buffer_average_value37.vhd,VHDL,,average_value_internal,false
simulation/submodules/bb_average_value_B3.vhd,VHDL,,average_value_internal,false
simulation/submodules/average_value_B3_branch.vhd,VHDL,,average_value_internal,false
simulation/submodules/average_value_B3_merge.vhd,VHDL,,average_value_internal,false
simulation/submodules/bb_average_value_B3_stall_region.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_sfc_c0_for_cond_for_end_crit_edge_loopA0Z16_average_value.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_sfc_exit_c0_for_cond_for_end_crit_A0Zaverage_value133.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_sfc_exit_c0_for_cond_for_end_crit_A0Zlue139_data_fifo.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_sfc_exit_c0_for_cond_for_end_crit_A0Zue_full_detector.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_sfc_logic_c0_for_cond_for_end_crit_edgA0Z_average_value67.vhd,VHDL,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA0Z463a0054c2a6355y.vhd,VHDL,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA0Z0j0ucqp00j0oqf0z.vhd,VHDL,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA0ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA1ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA2ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA3ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA4ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA5ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA6ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA7ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA8ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA9ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA10ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA11ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA12ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA13ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA14ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA15ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA16ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA17ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA18ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA19ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA20ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA21ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA22ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA23ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA24ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA25ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA26ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA27ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA28ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA29ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA30ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA31ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA32ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA33ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA34ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA35ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA36ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA37ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA38ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA39ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA40ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA41ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA42ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA43ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA44ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA45ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA46ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_cond_fA47ZinvTables_lutmem.hex,HEX,,average_value_internal,false
simulation/submodules/i_ffwd_dst_conv_i_i_i_i6_average_value71.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_ffwd_dst_temp_0_0_0385_average_value69.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_syncbuf_n_sync_buffer2_average_value73.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_syncbuf_n_sync_buffer3_average_value116.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_push_i1_throttle_push_average_value135.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_push_i1_throttle_push_average_value_reg.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_iowr_nb_return_unnamed_average_value8_A0Zaverage_value134.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_pipeline_keep_going9_average_value_sr.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_pipeline_keep_going9_average_value_valid_fifo.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_pipeline_keep_going_average_value_sr.vhd,VHDL,,average_value_internal,false
simulation/submodules/i_acl_pipeline_keep_going_average_value_valid_fifo.vhd,VHDL,,average_value_internal,false
simulation/submodules/loop_limiter_average_value0.vhd,VHDL,,average_value_internal,false
simulation/submodules/acl_avm_to_ic.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_mem1x.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_mem_staging_reg.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_ic_local_mem_router.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_ic_master_endpoint.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_arb_intf.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_ic_intf.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_ic_slave_endpoint.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_ic_slave_rrp.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/acl_ic_slave_wrp.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/average_value_internal.v,SYSTEM_VERILOG,,average_value_internal,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/tb_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,tb_mm_interconnect_0_router,false
simulation/submodules/tb_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,tb_mm_interconnect_0_router_001,false
simulation/submodules/tb_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,tb_mm_interconnect_0_cmd_demux,false
simulation/submodules/tb_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,tb_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,tb_mm_interconnect_0_cmd_mux,false
simulation/submodules/tb_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,tb_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,tb_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/tb_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,tb_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/tb_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,tb_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
tb.average_value_component_cra_slave_memories_done_concatenate_inst,tb_average_value_component_cra_slave_memories_done_concatenate_inst
tb.concatenate_component_done_inst,tb_average_value_component_cra_slave_memories_done_concatenate_inst
tb.concatenate_component_wait_for_stream_writes_inst,tb_average_value_component_cra_slave_memories_done_concatenate_inst
tb.average_value_component_dpi_controller_bind_conduit_fanout_inst,tb_average_value_component_dpi_controller_bind_conduit_fanout_inst
tb.average_value_component_dpi_controller_enable_conduit_fanout_inst,tb_average_value_component_dpi_controller_bind_conduit_fanout_inst
tb.average_value_component_dpi_controller_implicit_ready_conduit_fanout_inst,tb_average_value_component_dpi_controller_bind_conduit_fanout_inst
tb.average_value_component_dpi_controller_slave_readback_fanout_inst,tb_average_value_component_dpi_controller_bind_conduit_fanout_inst
tb.average_value_component_dpi_controller_slave_done_concatenate_inst,tb_average_value_component_dpi_controller_slave_done_concatenate_inst
tb.average_value_component_dpi_controller_slave_ready_concatenate_inst,tb_average_value_component_dpi_controller_slave_done_concatenate_inst
tb.average_value_inst,tb_average_value_inst
tb.average_value_inst.average_value_internal_inst,average_value_internal
tb.clock_reset_inst,hls_sim_clock_reset
tb.component_dpi_controller_average_value_inst,hls_sim_component_dpi_controller
tb.main_dpi_controller_inst,hls_sim_main_dpi_controller
tb.mm_master_dpi_bfm_average_value_avs_a_inst,hls_sim_mm_master_dpi_bfm
tb.mm_master_dpi_bfm_average_value_avs_cra_inst,hls_sim_mm_master_dpi_bfm
tb.split_component_start_inst,tb_split_component_start_inst
tb.mm_interconnect_0,tb_mm_interconnect_0
tb.mm_interconnect_0.mm_master_dpi_bfm_average_value_avs_a_inst_m0_translator,altera_merlin_master_translator
tb.mm_interconnect_0.average_value_inst_avs_a_translator,altera_merlin_slave_translator
tb.mm_interconnect_0.mm_master_dpi_bfm_average_value_avs_a_inst_m0_agent,altera_merlin_master_agent
tb.mm_interconnect_0.average_value_inst_avs_a_agent,altera_merlin_slave_agent
tb.mm_interconnect_0.average_value_inst_avs_a_agent_rsp_fifo,altera_avalon_sc_fifo
tb.mm_interconnect_0.router,tb_mm_interconnect_0_router
tb.mm_interconnect_0.router_001,tb_mm_interconnect_0_router_001
tb.mm_interconnect_0.cmd_demux,tb_mm_interconnect_0_cmd_demux
tb.mm_interconnect_0.rsp_demux,tb_mm_interconnect_0_cmd_demux
tb.mm_interconnect_0.cmd_mux,tb_mm_interconnect_0_cmd_mux
tb.mm_interconnect_0.rsp_mux,tb_mm_interconnect_0_rsp_mux
tb.mm_interconnect_0.average_value_inst_avs_a_cmd_width_adapter,altera_merlin_width_adapter
tb.mm_interconnect_0.average_value_inst_avs_a_rsp_width_adapter,altera_merlin_width_adapter
tb.mm_interconnect_0.avalon_st_adapter,tb_mm_interconnect_0_avalon_st_adapter
tb.mm_interconnect_0.avalon_st_adapter.error_adapter_0,tb_mm_interconnect_0_avalon_st_adapter_error_adapter_0
tb.mm_interconnect_1,tb_mm_interconnect_1
tb.mm_interconnect_1.mm_master_dpi_bfm_average_value_avs_cra_inst_m0_translator,altera_merlin_master_translator
tb.mm_interconnect_1.average_value_inst_avs_cra_translator,altera_merlin_slave_translator
tb.irq_mapper,tb_irq_mapper
