// Seed: 4250199201
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_17;
  logic id_18;
  ;
  always $signed(96);
  ;
  assign id_17 = id_9 + 1;
  wor id_19 = 1, id_20 = id_20 - 1, id_21 = id_8, id_22 = -1, id_23 = -1;
  if (1) assign id_9 = id_22;
endmodule
module module_1 #(
    parameter id_4 = 32'd12
) (
    id_1,
    id_2,
    id_3[1 :-1],
    _id_4,
    id_5
);
  inout wire id_5;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5,
      id_5,
      id_5,
      id_5,
      id_2,
      id_2,
      id_5,
      id_1,
      id_2,
      id_2,
      id_2,
      id_5,
      id_1,
      id_1
  );
  output wire _id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_6;
  wire  id_7;
  logic id_8 [-1 'b0 : id_4  -  -1 'b0];
endmodule
