[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfaceElab/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 155
LIB: work
FILE: ${SURELOG_DIR}/tests/InterfaceElab/dut.sv
n<> u<154> t<Top_level_rule> c<1> l<2:1> el<37:1>
  n<> u<1> t<Null_rule> p<154> s<153> l<2:1> el<2:1>
  n<> u<153> t<Source_text> p<154> c<71> l<2:1> el<36:10>
    n<> u<71> t<Description> p<153> c<70> s<85> l<2:1> el<13:13>
      n<> u<70> t<Interface_declaration> p<71> c<31> l<2:1> el<13:13>
        n<> u<31> t<Interface_ansi_header> p<70> c<2> s<59> l<2:1> el<7:3>
          n<> u<2> t<INTERFACE> p<31> s<4> l<2:1> el<2:10>
          n<REG_BUS> u<4> t<Interface_identifier> p<31> c<3> s<5> l<2:11> el<2:18>
            n<REG_BUS> u<3> t<STRING_CONST> p<4> l<2:11> el<2:18>
          n<> u<5> t<Package_import_declaration_list> p<31> s<21> l<2:19> el<2:19>
          n<> u<21> t<Parameter_port_list> p<31> c<20> s<30> l<2:19> el<5:2>
            n<> u<20> t<Parameter_port_declaration> p<21> c<19> l<4:3> el<4:32>
              n<> u<19> t<Parameter_declaration> p<20> c<8> l<4:3> el<4:32>
                n<> u<8> t<Data_type_or_implicit> p<19> c<7> s<18> l<4:13> el<4:16>
                  n<> u<7> t<Data_type> p<8> c<6> l<4:13> el<4:16>
                    n<> u<6> t<IntegerAtomType_Int> p<7> l<4:13> el<4:16>
                n<> u<18> t<Param_assignment_list> p<19> c<17> l<4:17> el<4:32>
                  n<> u<17> t<Param_assignment> p<18> c<9> l<4:17> el<4:32>
                    n<ADDR_WIDTH> u<9> t<STRING_CONST> p<17> s<16> l<4:17> el<4:27>
                    n<> u<16> t<Constant_param_expression> p<17> c<15> l<4:30> el<4:32>
                      n<> u<15> t<Constant_mintypmax_expression> p<16> c<14> l<4:30> el<4:32>
                        n<> u<14> t<Constant_expression> p<15> c<13> l<4:30> el<4:32>
                          n<> u<13> t<Unary_Minus> p<14> s<12> l<4:30> el<4:31>
                          n<> u<12> t<Constant_primary> p<14> c<11> l<4:31> el<4:32>
                            n<> u<11> t<Primary_literal> p<12> c<10> l<4:31> el<4:32>
                              n<1> u<10> t<INT_CONST> p<11> l<4:31> el<4:32>
          n<> u<30> t<Port_declaration_list> p<31> c<29> l<5:2> el<7:2>
            n<> u<29> t<Ansi_port_declaration> p<30> c<27> l<6:3> el<6:20>
              n<> u<27> t<Net_port_header> p<29> c<22> s<28> l<6:3> el<6:14>
                n<> u<22> t<PortDir_Inp> p<27> s<26> l<6:3> el<6:8>
                n<> u<26> t<Net_port_type> p<27> c<25> l<6:9> el<6:14>
                  n<> u<25> t<Data_type_or_implicit> p<26> c<24> l<6:9> el<6:14>
                    n<> u<24> t<Data_type> p<25> c<23> l<6:9> el<6:14>
                      n<> u<23> t<IntVec_TypeLogic> p<24> l<6:9> el<6:14>
              n<clk_i> u<28> t<STRING_CONST> p<29> l<6:15> el<6:20>
        n<> u<59> t<Non_port_interface_item> p<70> c<58> s<68> l<9:3> el<9:33>
          n<> u<58> t<Interface_or_generate_item> p<59> c<57> l<9:3> el<9:33>
            n<> u<57> t<Module_common_item> p<58> c<56> l<9:3> el<9:33>
              n<> u<56> t<Module_or_generate_item_declaration> p<57> c<55> l<9:3> el<9:33>
                n<> u<55> t<Package_or_generate_item_declaration> p<56> c<54> l<9:3> el<9:33>
                  n<> u<54> t<Data_declaration> p<55> c<53> l<9:3> el<9:33>
                    n<> u<53> t<Variable_declaration> p<54> c<49> l<9:3> el<9:33>
                      n<> u<49> t<Data_type> p<53> c<32> s<52> l<9:3> el<9:25>
                        n<> u<32> t<IntVec_TypeLogic> p<49> s<48> l<9:3> el<9:8>
                        n<> u<48> t<Packed_dimension> p<49> c<47> l<9:9> el<9:25>
                          n<> u<47> t<Constant_range> p<48> c<42> l<9:10> el<9:24>
                            n<> u<42> t<Constant_expression> p<47> c<36> s<46> l<9:10> el<9:22>
                              n<> u<36> t<Constant_expression> p<42> c<35> s<41> l<9:10> el<9:20>
                                n<> u<35> t<Constant_primary> p<36> c<34> l<9:10> el<9:20>
                                  n<> u<34> t<Primary_literal> p<35> c<33> l<9:10> el<9:20>
                                    n<ADDR_WIDTH> u<33> t<STRING_CONST> p<34> l<9:10> el<9:20>
                              n<> u<41> t<BinOp_Minus> p<42> s<40> l<9:20> el<9:21>
                              n<> u<40> t<Constant_expression> p<42> c<39> l<9:21> el<9:22>
                                n<> u<39> t<Constant_primary> p<40> c<38> l<9:21> el<9:22>
                                  n<> u<38> t<Primary_literal> p<39> c<37> l<9:21> el<9:22>
                                    n<1> u<37> t<INT_CONST> p<38> l<9:21> el<9:22>
                            n<> u<46> t<Constant_expression> p<47> c<45> l<9:23> el<9:24>
                              n<> u<45> t<Constant_primary> p<46> c<44> l<9:23> el<9:24>
                                n<> u<44> t<Primary_literal> p<45> c<43> l<9:23> el<9:24>
                                  n<0> u<43> t<INT_CONST> p<44> l<9:23> el<9:24>
                      n<> u<52> t<Variable_decl_assignment_list> p<53> c<51> l<9:28> el<9:32>
                        n<> u<51> t<Variable_decl_assignment> p<52> c<50> l<9:28> el<9:32>
                          n<addr> u<50> t<STRING_CONST> p<51> l<9:28> el<9:32>
        n<> u<68> t<Non_port_interface_item> p<70> c<67> s<69> l<11:3> el<11:29>
          n<> u<67> t<Interface_or_generate_item> p<68> c<66> l<11:3> el<11:29>
            n<> u<66> t<Modport_item> p<67> c<60> l<11:11> el<11:28>
              n<out> u<60> t<STRING_CONST> p<66> s<65> l<11:11> el<11:14>
              n<> u<65> t<Modport_ports_declaration> p<66> c<64> l<11:16> el<11:27>
                n<> u<64> t<Modport_simple_ports_declaration> p<65> c<61> l<11:16> el<11:27>
                  n<> u<61> t<PortDir_Out> p<64> s<63> l<11:16> el<11:22>
                  n<> u<63> t<Modport_simple_port> p<64> c<62> l<11:23> el<11:27>
                    n<addr> u<62> t<STRING_CONST> p<63> l<11:23> el<11:27>
        n<> u<69> t<ENDINTERFACE> p<70> l<13:1> el<13:13>
    n<> u<85> t<Description> p<153> c<84> s<134> l<15:1> el<19:10>
      n<> u<84> t<Module_declaration> p<85> c<82> l<15:1> el<19:10>
        n<> u<82> t<Module_ansi_header> p<84> c<72> s<83> l<15:1> el<17:3>
          n<module> u<72> t<Module_keyword> p<82> s<73> l<15:1> el<15:7>
          n<apb_to_reg> u<73> t<STRING_CONST> p<82> s<74> l<15:8> el<15:18>
          n<> u<74> t<Package_import_declaration_list> p<82> s<81> l<15:19> el<15:19>
          n<> u<81> t<Port_declaration_list> p<82> c<80> l<15:19> el<17:2>
            n<> u<80> t<Ansi_port_declaration> p<81> c<78> l<16:3> el<16:21>
              n<> u<78> t<Interface_port_header> p<80> c<77> s<79> l<16:3> el<16:14>
                n<REG_BUS.out> u<77> t<Interface_identifier> p<78> c<75> l<16:3> el<16:14>
                  n<REG_BUS> u<75> t<STRING_CONST> p<77> s<76> l<16:3> el<16:10>
                  n<out> u<76> t<STRING_CONST> p<77> l<16:11> el<16:14>
              n<reg_o> u<79> t<STRING_CONST> p<80> l<16:16> el<16:21>
        n<> u<83> t<ENDMODULE> p<84> l<19:1> el<19:10>
    n<> u<134> t<Description> p<153> c<133> s<152> l<21:1> el<29:10>
      n<> u<133> t<Module_declaration> p<134> c<90> l<21:1> el<29:10>
        n<> u<90> t<Module_nonansi_header> p<133> c<86> s<114> l<21:1> el<21:23>
          n<module> u<86> t<Module_keyword> p<90> s<87> l<21:1> el<21:7>
          n<peripherals> u<87> t<STRING_CONST> p<90> s<88> l<21:8> el<21:19>
          n<> u<88> t<Package_import_declaration_list> p<90> s<89> l<21:20> el<21:20>
          n<> u<89> t<Port_list> p<90> l<21:20> el<21:22>
        n<> u<114> t<Module_item> p<133> c<113> s<131> l<23:4> el<25:23>
          n<> u<113> t<Non_port_module_item> p<114> c<112> l<23:4> el<25:23>
            n<> u<112> t<Module_or_generate_item> p<113> c<111> l<23:4> el<25:23>
              n<> u<111> t<Module_instantiation> p<112> c<91> l<23:4> el<25:23>
                n<REG_BUS> u<91> t<STRING_CONST> p<111> s<101> l<23:4> el<23:11>
                n<> u<101> t<Parameter_value_assignment> p<111> c<100> s<110> l<23:12> el<25:6>
                  n<> u<100> t<Parameter_assignment_list> p<101> c<99> l<24:9> el<24:27>
                    n<> u<99> t<Named_parameter_assignment> p<100> c<92> l<24:9> el<24:27>
                      n<ADDR_WIDTH> u<92> t<STRING_CONST> p<99> s<98> l<24:10> el<24:20>
                      n<> u<98> t<Param_expression> p<99> c<97> l<24:23> el<24:25>
                        n<> u<97> t<Mintypmax_expression> p<98> c<96> l<24:23> el<24:25>
                          n<> u<96> t<Expression> p<97> c<95> l<24:23> el<24:25>
                            n<> u<95> t<Primary> p<96> c<94> l<24:23> el<24:25>
                              n<> u<94> t<Primary_literal> p<95> c<93> l<24:23> el<24:25>
                                n<32> u<93> t<INT_CONST> p<94> l<24:23> el<24:25>
                n<> u<110> t<Hierarchical_instance> p<111> c<103> l<25:7> el<25:22>
                  n<> u<103> t<Name_of_instance> p<110> c<102> s<109> l<25:7> el<25:14>
                    n<reg_bus> u<102> t<STRING_CONST> p<103> l<25:7> el<25:14>
                  n<> u<109> t<Port_connection_list> p<110> c<108> l<25:16> el<25:21>
                    n<> u<108> t<Ordered_port_connection> p<109> c<107> l<25:16> el<25:21>
                      n<> u<107> t<Expression> p<108> c<106> l<25:16> el<25:21>
                        n<> u<106> t<Primary> p<107> c<105> l<25:16> el<25:21>
                          n<> u<105> t<Primary_literal> p<106> c<104> l<25:16> el<25:21>
                            n<clk_i> u<104> t<STRING_CONST> p<105> l<25:16> el<25:21>
        n<> u<131> t<Module_item> p<133> c<130> s<132> l<27:1> el<27:44>
          n<> u<130> t<Non_port_module_item> p<131> c<129> l<27:1> el<27:44>
            n<> u<129> t<Module_or_generate_item> p<130> c<128> l<27:1> el<27:44>
              n<> u<128> t<Module_instantiation> p<129> c<115> l<27:1> el<27:44>
                n<apb_to_reg> u<115> t<STRING_CONST> p<128> s<127> l<27:1> el<27:11>
                n<> u<127> t<Hierarchical_instance> p<128> c<117> l<27:12> el<27:43>
                  n<> u<117> t<Name_of_instance> p<127> c<116> s<126> l<27:12> el<27:24>
                    n<i_apb_to_reg> u<116> t<STRING_CONST> p<117> l<27:12> el<27:24>
                  n<> u<126> t<Port_connection_list> p<127> c<125> l<27:26> el<27:42>
                    n<> u<125> t<Named_port_connection> p<126> c<118> l<27:26> el<27:42>
                      n<reg_o> u<118> t<STRING_CONST> p<125> s<123> l<27:27> el<27:32>
                      n<> u<123> t<OPEN_PARENS> p<125> s<122> l<27:32> el<27:33>
                      n<> u<122> t<Expression> p<125> c<121> s<124> l<27:34> el<27:41>
                        n<> u<121> t<Primary> p<122> c<120> l<27:34> el<27:41>
                          n<> u<120> t<Primary_literal> p<121> c<119> l<27:34> el<27:41>
                            n<reg_bus> u<119> t<STRING_CONST> p<120> l<27:34> el<27:41>
                      n<> u<124> t<CLOSE_PARENS> p<125> l<27:41> el<27:42>
        n<> u<132> t<ENDMODULE> p<133> l<29:1> el<29:10>
    n<> u<152> t<Description> p<153> c<151> l<32:1> el<36:10>
      n<> u<151> t<Module_declaration> p<152> c<139> l<32:1> el<36:10>
        n<> u<139> t<Module_nonansi_header> p<151> c<135> s<149> l<32:1> el<32:22>
          n<module> u<135> t<Module_keyword> p<139> s<136> l<32:1> el<32:7>
          n<testharness> u<136> t<STRING_CONST> p<139> s<137> l<32:8> el<32:19>
          n<> u<137> t<Package_import_declaration_list> p<139> s<138> l<32:19> el<32:19>
          n<> u<138> t<Port_list> p<139> l<32:19> el<32:21>
        n<> u<149> t<Module_item> p<151> c<148> s<150> l<34:3> el<34:33>
          n<> u<148> t<Non_port_module_item> p<149> c<147> l<34:3> el<34:33>
            n<> u<147> t<Module_or_generate_item> p<148> c<146> l<34:3> el<34:33>
              n<> u<146> t<Module_instantiation> p<147> c<140> l<34:3> el<34:33>
                n<peripherals> u<140> t<STRING_CONST> p<146> s<145> l<34:3> el<34:14>
                n<> u<145> t<Hierarchical_instance> p<146> c<142> l<34:16> el<34:32>
                  n<> u<142> t<Name_of_instance> p<145> c<141> s<144> l<34:16> el<34:29>
                    n<i_peripherals> u<141> t<STRING_CONST> p<142> l<34:16> el<34:29>
                  n<> u<144> t<Port_connection_list> p<145> c<143> l<34:31> el<34:31>
                    n<> u<143> t<Ordered_port_connection> p<144> l<34:31> el<34:31>
        n<> u<150> t<ENDMODULE> p<151> l<36:1> el<36:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:2:1: No timescale set for "REG_BUS".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:15:1: No timescale set for "apb_to_reg".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:21:1: No timescale set for "peripherals".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:32:1: No timescale set for "testharness".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:2:1: Compile interface "work@REG_BUS".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:15:1: Compile module "work@apb_to_reg".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:21:1: Compile module "work@peripherals".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:32:1: Compile module "work@testharness".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               5
Design                                                 1
IODecl                                                 1
Identifier                                             6
IntTypespec                                            1
Interface                                              1
InterfaceTypespec                                      1
LogicTypespec                                          4
Modport                                                1
Module                                                 3
ModuleTypespec                                         3
Net                                                    3
Operation                                              3
ParamAssign                                            1
Parameter                                              1
Port                                                   4
Range                                                  2
RefModule                                              3
RefObj                                                 5
RefTypespec                                            7
SourceFile                                             1
UnsupportedTypespec                                    2
Variable                                               2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfaceElab/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllInterfaces:
\_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@REG_BUS)
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiName:work@REG_BUS
  |vpiVariable:
  \_Variable: (work@REG_BUS.clk_i), line:6:15, endln:6:20
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiTypespec:
    \_RefTypespec: (work@REG_BUS.clk_i), line:6:9, endln:6:14
      |vpiParent:
      \_Variable: (work@REG_BUS.clk_i), line:6:15, endln:6:20
      |vpiFullName:work@REG_BUS.clk_i
      |vpiActual:
      \_LogicTypespec: , line:6:9, endln:6:14
    |vpiName:clk_i
    |vpiFullName:work@REG_BUS.clk_i
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariable:
  \_Variable: (work@REG_BUS.addr), line:9:28, endln:9:32
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiTypespec:
    \_RefTypespec: (work@REG_BUS.addr), line:9:3, endln:9:25
      |vpiParent:
      \_Variable: (work@REG_BUS.addr), line:9:28, endln:9:32
      |vpiFullName:work@REG_BUS.addr
      |vpiActual:
      \_LogicTypespec: , line:9:3, endln:9:8
    |vpiName:addr
    |vpiFullName:work@REG_BUS.addr
    |vpiRandType:1
    |vpiVisibility:1
  |vpiParameter:
  \_Parameter: (work@REG_BUS.ADDR_WIDTH), line:4:17, endln:4:32
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiTypespec:
    \_RefTypespec: (work@REG_BUS.ADDR_WIDTH), line:4:13, endln:4:16
      |vpiParent:
      \_Parameter: (work@REG_BUS.ADDR_WIDTH), line:4:17, endln:4:32
      |vpiFullName:work@REG_BUS.ADDR_WIDTH
      |vpiActual:
      \_IntTypespec: , line:4:13, endln:4:16
    |vpiSigned:1
    |vpiName:ADDR_WIDTH
    |vpiFullName:work@REG_BUS.ADDR_WIDTH
  |vpiParamAssign:
  \_ParamAssign: , line:4:17, endln:4:32
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiRhs:
    \_Operation: , line:4:30, endln:4:32
      |vpiParent:
      \_ParamAssign: , line:4:17, endln:4:32
      |vpiOpType:1
      |vpiOperand:
      \_Constant: , line:4:31, endln:4:32
        |vpiParent:
        \_Operation: , line:4:30, endln:4:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@REG_BUS.ADDR_WIDTH), line:4:17, endln:4:32
  |vpiTypedef:
  \_IntTypespec: , line:4:13, endln:4:16
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:6:9, endln:6:14
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
  |vpiTypedef:
  \_LogicTypespec: , line:9:3, endln:9:8
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiRange:
    \_Range: , line:9:9, endln:9:25
      |vpiParent:
      \_LogicTypespec: , line:9:3, endln:9:8
      |vpiLeftRange:
      \_Operation: , line:9:10, endln:9:22
        |vpiParent:
        \_Range: , line:9:9, endln:9:25
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@REG_BUS.ADDR_WIDTH), line:9:10, endln:9:20
          |vpiParent:
          \_Operation: , line:9:10, endln:9:22
          |vpiName:ADDR_WIDTH
          |vpiFullName:work@REG_BUS.ADDR_WIDTH
          |vpiActual:
          \_Parameter: (work@REG_BUS.ADDR_WIDTH), line:4:17, endln:4:32
        |vpiOperand:
        \_Constant: , line:9:21, endln:9:22
          |vpiParent:
          \_Operation: , line:9:10, endln:9:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:23, endln:9:24
        |vpiParent:
        \_Range: , line:9:9, endln:9:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_IntTypespec: , line:4:13, endln:4:16
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:9, endln:6:14
  |vpiImportTypespec:
  \_Variable: (work@REG_BUS.clk_i), line:6:15, endln:6:20
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:3, endln:9:8
  |vpiImportTypespec:
  \_Variable: (work@REG_BUS.addr), line:9:28, endln:9:32
  |vpiImportTypespec:
  \_Net: (work@REG_BUS.clk_i), line:6:15, endln:6:20
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiName:clk_i
    |vpiFullName:work@REG_BUS.clk_i
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@REG_BUS.addr), line:9:28, endln:9:32
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiTypespec:
    \_RefTypespec: (work@REG_BUS.addr), line:9:3, endln:9:25
      |vpiParent:
      \_Net: (work@REG_BUS.addr), line:9:28, endln:9:32
      |vpiFullName:work@REG_BUS.addr
      |vpiActual:
      \_LogicTypespec: , line:9:3, endln:9:8
    |vpiName:addr
    |vpiFullName:work@REG_BUS.addr
    |vpiNetType:36
  |vpiDefName:work@REG_BUS
  |vpiNet:
  \_Net: (work@REG_BUS.clk_i), line:6:15, endln:6:20
  |vpiNet:
  \_Net: (work@REG_BUS.addr), line:9:28, endln:9:32
  |vpiModport:
  \_Modport: (work@REG_BUS.out), line:11:11, endln:11:28
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiName:
    \_Identifier: (work@REG_BUS.out)
      |vpiParent:
      \_Modport: (work@REG_BUS.out), line:11:11, endln:11:28
      |vpiName:work@REG_BUS.out
    |vpiIODecl:
    \_IODecl: (addr), line:11:23, endln:11:27
      |vpiParent:
      \_Modport: (work@REG_BUS.out), line:11:11, endln:11:28
      |vpiDirection:2
      |vpiName:addr
    |vpiInterface:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
  |vpiPort:
  \_Port: (clk_i), line:6:15, endln:6:20
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@REG_BUS.clk_i.clk_i), line:6:15, endln:6:20
      |vpiParent:
      \_Port: (clk_i), line:6:15, endln:6:20
      |vpiName:clk_i
      |vpiFullName:work@REG_BUS.clk_i.clk_i
      |vpiActual:
      \_Net: (work@REG_BUS.clk_i), line:6:15, endln:6:20
    |vpiTypespec:
    \_RefTypespec: (work@REG_BUS.clk_i), line:6:9, endln:6:14
      |vpiParent:
      \_Port: (clk_i), line:6:15, endln:6:20
      |vpiFullName:work@REG_BUS.clk_i
      |vpiActual:
      \_LogicTypespec: , line:6:9, endln:6:14
|vpiAllModules:
\_Module: work@apb_to_reg (work@apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:15:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@apb_to_reg)
    |vpiParent:
    \_Module: work@apb_to_reg (work@apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:15:1, endln:19:10
    |vpiName:work@apb_to_reg
  |vpiImportTypespec:
  \_Net: (work@apb_to_reg.reg_o), line:16:16, endln:16:21
    |vpiParent:
    \_Module: work@apb_to_reg (work@apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:15:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@apb_to_reg.reg_o.REG_BUS), line:16:3, endln:16:10
      |vpiParent:
      \_Net: (work@apb_to_reg.reg_o), line:16:16, endln:16:21
      |vpiName:REG_BUS
      |vpiFullName:work@apb_to_reg.reg_o.REG_BUS
      |vpiActual:
      \_InterfaceTypespec: (REG_BUS)
    |vpiName:reg_o
    |vpiFullName:work@apb_to_reg.reg_o
  |vpiDefName:work@apb_to_reg
  |vpiNet:
  \_Net: (work@apb_to_reg.reg_o), line:16:16, endln:16:21
  |vpiPort:
  \_Port: (reg_o), line:16:16, endln:16:21
    |vpiParent:
    \_Module: work@apb_to_reg (work@apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:15:1, endln:19:10
    |vpiName:reg_o
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@apb_to_reg.reg_o.REG_BUS), line:16:3, endln:16:10
      |vpiParent:
      \_Port: (reg_o), line:16:16, endln:16:21
      |vpiName:REG_BUS
      |vpiFullName:work@apb_to_reg.reg_o.REG_BUS
      |vpiActual:
      \_InterfaceTypespec: (REG_BUS)
|vpiAllModules:
\_Module: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@peripherals)
    |vpiParent:
    \_Module: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
    |vpiName:work@peripherals
  |vpiTypedef:
  \_InterfaceTypespec: (REG_BUS)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:
    \_Identifier: (REG_BUS)
      |vpiParent:
      \_InterfaceTypespec: (REG_BUS)
      |vpiName:REG_BUS
    |vpiInterface:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
  |vpiTypedef:
  \_ModuleTypespec: (apb_to_reg)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:apb_to_reg
    |vpiModule:
    \_Module: work@apb_to_reg (work@apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:15:1, endln:19:10
  |vpiImportTypespec:
  \_Net: (work@peripherals.clk_i), line:25:16, endln:25:21
    |vpiParent:
    \_Module: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
    |vpiName:clk_i
    |vpiFullName:work@peripherals.clk_i
    |vpiNetType:1
  |vpiDefName:work@peripherals
  |vpiNet:
  \_Net: (work@peripherals.clk_i), line:25:16, endln:25:21
  |vpiRefModule:
  \_RefModule: work@REG_BUS (reg_bus), line:23:4, endln:23:11
    |vpiParent:
    \_Module: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
    |vpiName:reg_bus
    |vpiDefName:work@REG_BUS
    |vpiActual:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiPort:
    \_Port: (clk_i), line:25:16, endln:25:21
      |vpiParent:
      \_RefModule: work@REG_BUS (reg_bus), line:23:4, endln:23:11
      |vpiName:clk_i
      |vpiHighConn:
      \_RefObj: (work@peripherals.reg_bus.clk_i.clk_i), line:25:16, endln:25:21
        |vpiParent:
        \_Port: (clk_i), line:25:16, endln:25:21
        |vpiName:clk_i
        |vpiFullName:work@peripherals.reg_bus.clk_i.clk_i
        |vpiActual:
        \_Net: (work@peripherals.clk_i), line:25:16, endln:25:21
  |vpiRefModule:
  \_RefModule: work@apb_to_reg (i_apb_to_reg), line:27:1, endln:27:11
    |vpiParent:
    \_Module: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
    |vpiName:i_apb_to_reg
    |vpiDefName:work@apb_to_reg
    |vpiActual:
    \_Module: work@apb_to_reg (work@apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:15:1, endln:19:10
    |vpiPort:
    \_Port: (reg_o), line:27:27, endln:27:32
      |vpiParent:
      \_RefModule: work@apb_to_reg (i_apb_to_reg), line:27:1, endln:27:11
      |vpiName:reg_o
      |vpiHighConn:
      \_RefObj: (work@peripherals.i_apb_to_reg.reg_o.reg_bus), line:27:34, endln:27:41
        |vpiParent:
        \_Port: (reg_o), line:27:27, endln:27:32
        |vpiName:reg_bus
        |vpiFullName:work@peripherals.i_apb_to_reg.reg_o.reg_bus
        |vpiActual:
        \_RefModule: work@REG_BUS (reg_bus), line:23:4, endln:23:11
|vpiAllModules:
\_Module: work@testharness (work@testharness), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:32:1, endln:36:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@testharness)
    |vpiParent:
    \_Module: work@testharness (work@testharness), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:32:1, endln:36:10
    |vpiName:work@testharness
  |vpiTypedef:
  \_ModuleTypespec: (peripherals)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:peripherals
    |vpiModule:
    \_Module: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
  |vpiDefName:work@testharness
  |vpiRefModule:
  \_RefModule: work@peripherals (i_peripherals), line:34:3, endln:34:14
    |vpiParent:
    \_Module: work@testharness (work@testharness), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:32:1, endln:36:10
    |vpiName:i_peripherals
    |vpiDefName:work@peripherals
    |vpiActual:
    \_Module: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
|vpiTypedef:
\_InterfaceTypespec: (REG_BUS)
|vpiTypedef:
\_ModuleTypespec: (apb_to_reg)
|vpiTypedef:
\_ModuleTypespec: (peripherals)
|vpiTypedef:
\_ModuleTypespec: (testharness)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:testharness
  |vpiModule:
  \_Module: work@testharness (work@testharness), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:32:1, endln:36:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
