
*** Running vivado
    with args -log ALU_4bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU_4bit.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ALU_4bit.tcl -notrace
Command: synth_design -top ALU_4bit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_4bit' [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:47]
INFO: [Synth 8-3491] module 'FA_4bit' declared at 'D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:116' bound to instance 'FA_4bit_block' of component 'FA_4bit' [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:78]
INFO: [Synth 8-638] synthesizing module 'FA_4bit' [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:125]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:167' bound to instance 'FA1bit' of component 'FA_1bit' [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:147]
INFO: [Synth 8-638] synthesizing module 'FA_1bit' [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'FA_1bit' (1#1) [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:174]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:167' bound to instance 'FA1bit' of component 'FA_1bit' [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:147]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:167' bound to instance 'FA1bit' of component 'FA_1bit' [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:147]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:167' bound to instance 'FA1bit' of component 'FA_1bit' [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FA_4bit' (2#1) [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:125]
INFO: [Synth 8-226] default block is never used [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:88]
INFO: [Synth 8-3491] module 'Display7seg' declared at 'D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:184' bound to instance 'Display_sweep_LED_7seg' of component 'Display7seg' [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:100]
INFO: [Synth 8-638] synthesizing module 'Display7seg' [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:193]
INFO: [Synth 8-3491] module 'clock_divider_100MHz_to_50Hz' declared at 'D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/Clock_divider_100Hz.vhd:34' bound to instance 'Clock_divider_50hz' of component 'clock_divider_100MHz_to_50Hz' [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:209]
INFO: [Synth 8-638] synthesizing module 'clock_divider_100MHz_to_50Hz' [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/Clock_divider_100Hz.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'clock_divider_100MHz_to_50Hz' (3#1) [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/Clock_divider_100Hz.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Display7seg' (4#1) [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'ALU_4bit' (5#1) [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1018.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/constrs_1/new/Basys3_alu4bit.xdc]
Finished Parsing XDC File [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/constrs_1/new/Basys3_alu4bit.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/constrs_1/new/Basys3_alu4bit.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_4bit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_4bit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'DataLED7seg_reg[2]' [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:241]
WARNING: [Synth 8-327] inferring latch for variable 'DataLED7seg_reg[3]' [D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd:241]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	   7 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 3     
	  18 Input    4 Bit        Muxes := 1     
	  15 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	  17 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     8|
|5     |LUT3   |    10|
|6     |LUT4   |     9|
|7     |LUT5   |     9|
|8     |LUT6   |    22|
|9     |MUXF7  |     1|
|10    |FDRE   |    23|
|11    |LDC    |     1|
|12    |LDP    |     5|
|13    |IBUF   |    13|
|14    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1018.734 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1018.734 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1018.734 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1018.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LDC => LDCE: 1 instance 
  LDP => LDPE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1018.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.runs/synth_1/ALU_4bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_4bit_utilization_synth.rpt -pb ALU_4bit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  2 22:46:16 2022...
