INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/AdderSubtractor8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderSubtractor8b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/Combined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Combined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2458] undeclared symbol f, assumed default net type wire [C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/FullAdder.v:30]
INFO: [VRFC 10-2458] undeclared symbol g, assumed default net type wire [C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/FullAdder.v:31]
INFO: [VRFC 10-2458] undeclared symbol h, assumed default net type wire [C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/FullAdder.v:32]
INFO: [VRFC 10-2458] undeclared symbol i, assumed default net type wire [C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/FullAdder.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/GrayConverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GrayConverter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sim_1/new/Combined_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Combined_tb
