--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml RAM_MODULE_CG.twx RAM_MODULE_CG.ncd -o RAM_MODULE_CG.twr
RAM_MODULE_CG.pcf

Design file:              RAM_MODULE_CG.ncd
Physical constraint file: RAM_MODULE_CG.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Addr<0>     |    1.568(R)|    0.082(R)|CLK_BUFGP         |   0.000|
Addr<1>     |    1.130(R)|    0.432(R)|CLK_BUFGP         |   0.000|
Addr<2>     |    0.556(R)|    0.892(R)|CLK_BUFGP         |   0.000|
Addr<3>     |    0.676(R)|    0.796(R)|CLK_BUFGP         |   0.000|
Addr<4>     |    0.623(R)|    0.838(R)|CLK_BUFGP         |   0.000|
Addr<5>     |    0.831(R)|    0.672(R)|CLK_BUFGP         |   0.000|
Addr<6>     |    1.479(R)|    0.153(R)|CLK_BUFGP         |   0.000|
Addr<7>     |    0.843(R)|    0.662(R)|CLK_BUFGP         |   0.000|
Din<0>      |   -0.262(R)|    1.461(R)|CLK_BUFGP         |   0.000|
Din<1>      |    0.060(R)|    1.203(R)|CLK_BUFGP         |   0.000|
Din<2>      |   -0.075(R)|    1.311(R)|CLK_BUFGP         |   0.000|
Din<3>      |    0.193(R)|    1.097(R)|CLK_BUFGP         |   0.000|
Din<4>      |    0.085(R)|    1.183(R)|CLK_BUFGP         |   0.000|
Din<5>      |    0.185(R)|    1.104(R)|CLK_BUFGP         |   0.000|
Din<6>      |    0.097(R)|    1.174(R)|CLK_BUFGP         |   0.000|
Din<7>      |   -0.067(R)|    1.305(R)|CLK_BUFGP         |   0.000|
EN          |    1.551(R)|    0.526(R)|CLK_BUFGP         |   0.000|
RST         |    1.123(R)|    0.341(R)|CLK_BUFGP         |   0.000|
WE          |    0.663(R)|    0.620(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Dout<0>     |    9.768(R)|CLK_BUFGP         |   0.000|
Dout<1>     |    9.652(R)|CLK_BUFGP         |   0.000|
Dout<2>     |    9.816(R)|CLK_BUFGP         |   0.000|
Dout<3>     |    9.997(R)|CLK_BUFGP         |   0.000|
Dout<4>     |   10.265(R)|CLK_BUFGP         |   0.000|
Dout<5>     |    9.980(R)|CLK_BUFGP         |   0.000|
Dout<6>     |    9.887(R)|CLK_BUFGP         |   0.000|
Dout<7>     |    9.503(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Fri Apr 09 00:02:00 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4485 MB



