# 5-Stage-Pipelined-CPU
CPU programmed in Verilog in Xilinx Vivado, designed to run MIPS assembly instructions
