// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/27/2018 15:20:02"

// 
// Device: Altera EP1C12Q240C8 Package PQFP240
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RAM (
	clk,
	choose,
	cin,
	address,
	dataout,
	clk_out);
input 	clk;
input 	[1:0] choose;
input 	[15:0] cin;
output 	[11:0] address;
output 	[15:0] dataout;
output 	clk_out;

// Design Ports Information
// address[0]	=>  Location: PIN_200,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[1]	=>  Location: PIN_213,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[2]	=>  Location: PIN_201,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[3]	=>  Location: PIN_206,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[4]	=>  Location: PIN_207,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[5]	=>  Location: PIN_215,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[6]	=>  Location: PIN_208,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[7]	=>  Location: PIN_203,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[8]	=>  Location: PIN_214,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[9]	=>  Location: PIN_202,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[10]	=>  Location: PIN_197,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[11]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[0]	=>  Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[1]	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[2]	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[3]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[4]	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[5]	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[6]	=>  Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[7]	=>  Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[8]	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[9]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[10]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[11]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[12]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[13]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[14]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[15]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk_out	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[0]	=>  Location: PIN_233,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// choose[0]	=>  Location: PIN_169,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// choose[1]	=>  Location: PIN_173,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[1]	=>  Location: PIN_234,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[2]	=>  Location: PIN_235,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[3]	=>  Location: PIN_236,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[4]	=>  Location: PIN_237,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[5]	=>  Location: PIN_238,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[6]	=>  Location: PIN_239,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[7]	=>  Location: PIN_240,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[8]	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[9]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[10]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[11]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[12]	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[13]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[14]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cin[15]	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \address~0 ;
wire \Equal2~0_combout ;
wire \Add0~0_combout ;
wire \address[0]~reg0_regout ;
wire \address~1 ;
wire \Add0~2 ;
wire \Add0~5_combout ;
wire \address[1]~reg0_regout ;
wire \address~2 ;
wire \Add0~7 ;
wire \Add0~7COUT1_70 ;
wire \Add0~10_combout ;
wire \address[2]~reg0_regout ;
wire \address~3 ;
wire \Add0~12 ;
wire \Add0~12COUT1_72 ;
wire \Add0~15_combout ;
wire \address[3]~reg0_regout ;
wire \address~4 ;
wire \Add0~17 ;
wire \Add0~17COUT1_74 ;
wire \Add0~20_combout ;
wire \address[4]~reg0_regout ;
wire \address~5 ;
wire \Add0~22 ;
wire \Add0~22COUT1_76 ;
wire \Add0~25_combout ;
wire \address[5]~reg0_regout ;
wire \address~6 ;
wire \Add0~27 ;
wire \Add0~30_combout ;
wire \address[6]~reg0_regout ;
wire \address~7 ;
wire \Add0~32 ;
wire \Add0~32COUT1_78 ;
wire \Add0~35_combout ;
wire \address[7]~reg0_regout ;
wire \address~8 ;
wire \Add0~37 ;
wire \Add0~37COUT1_80 ;
wire \Add0~40_combout ;
wire \address[8]~reg0_regout ;
wire \address~9 ;
wire \Add0~42 ;
wire \Add0~42COUT1_82 ;
wire \Add0~45_combout ;
wire \address[9]~reg0_regout ;
wire \address~10_combout ;
wire \Add0~47 ;
wire \Add0~47COUT1_84 ;
wire \address[10]~reg0_regout ;
wire \address~11_combout ;
wire \Add0~52 ;
wire \address[11]~reg0_regout ;
wire \Add0~55 ;
wire \Add0~50 ;
wire \dataout[9]~0_combout ;
wire \wr~1_combout ;
wire \wr~0_combout ;
wire \wr~regout ;
wire \SRAM_3|mem~5 ;
wire \SRAM_3|mem~4 ;
wire \SRAM_3|mem~2 ;
wire \SRAM_3|mem~1 ;
wire \SRAM_3|mem~3 ;
wire \SRAM_3|mem~0 ;
wire \SRAM_3|mem~6_combout ;
wire \SRAM_1|always0~1 ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \SRAM_1|always0~0_combout ;
wire \SRAM_2|always0~1 ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \SRAM_2|always0~0_combout ;
wire \SRAM_3|always0~1 ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \SRAM_3|always0~0_combout ;
wire \dataout[0]~reg0_regout ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \dataout[1]~reg0_regout ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \dataout[2]~reg0_regout ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \dataout[3]~reg0_regout ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dataout[4]~reg0_regout ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \dataout[5]~reg0_regout ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \dataout[6]~reg0_regout ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \dataout[7]~reg0_regout ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dataout[8]~reg0_regout ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \dataout[9]~reg0_regout ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \dataout[10]~reg0_regout ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \dataout[11]~reg0_regout ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dataout[12]~reg0_regout ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \dataout[13]~reg0_regout ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \dataout[14]~reg0_regout ;
wire \SRAM_1|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \SRAM_2|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \SRAM_3|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \dataout[15]~reg0_regout ;
wire [2:0] e;
wire [15:0] datain;
wire [15:0] \SRAM_1|dataout ;
wire [15:0] \cin~combout ;
wire [1:0] \choose~combout ;
wire [0:46] \SRAM_2|mem_rtl_0_bypass ;
wire [0:46] \SRAM_3|mem_rtl_0_bypass ;
wire [15:0] \SRAM_2|dataout ;
wire [0:46] \SRAM_1|mem_rtl_0_bypass ;
wire [15:0] \SRAM_3|dataout ;

wire [3:0] \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [3:0] \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [3:0] \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [3:0] \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [3:0] \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [3:0] \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;

assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a1  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a2  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a3  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a1  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a2  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a3  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a1  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a2  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a3  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a5  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a6  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a7  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a5  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a6  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a7  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a5  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a6  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a7  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a9  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];
assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a10  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [2];
assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a11  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [3];

assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a9  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];
assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a10  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [2];
assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a11  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [3];

assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a9  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];
assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a10  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [2];
assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a11  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [3];

assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a13  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];
assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a14  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [2];
assign \SRAM_1|mem_rtl_0|auto_generated|ram_block1a15  = \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [3];

assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a13  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];
assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a14  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [2];
assign \SRAM_2|mem_rtl_0|auto_generated|ram_block1a15  = \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [3];

assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a13  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];
assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a14  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [2];
assign \SRAM_3|mem_rtl_0|auto_generated|ram_block1a15  = \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [3];

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_233,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [0]),
	.regout(),
	.padio(cin[0]));
// synopsys translate_off
defparam \cin[0]~I .input_async_reset = "none";
defparam \cin[0]~I .input_power_up = "low";
defparam \cin[0]~I .input_register_mode = "none";
defparam \cin[0]~I .input_sync_reset = "none";
defparam \cin[0]~I .oe_async_reset = "none";
defparam \cin[0]~I .oe_power_up = "low";
defparam \cin[0]~I .oe_register_mode = "none";
defparam \cin[0]~I .oe_sync_reset = "none";
defparam \cin[0]~I .operation_mode = "input";
defparam \cin[0]~I .output_async_reset = "none";
defparam \cin[0]~I .output_power_up = "low";
defparam \cin[0]~I .output_register_mode = "none";
defparam \cin[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_173,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \choose[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\choose~combout [1]),
	.regout(),
	.padio(choose[1]));
// synopsys translate_off
defparam \choose[1]~I .input_async_reset = "none";
defparam \choose[1]~I .input_power_up = "low";
defparam \choose[1]~I .input_register_mode = "none";
defparam \choose[1]~I .input_sync_reset = "none";
defparam \choose[1]~I .oe_async_reset = "none";
defparam \choose[1]~I .oe_power_up = "low";
defparam \choose[1]~I .oe_register_mode = "none";
defparam \choose[1]~I .oe_sync_reset = "none";
defparam \choose[1]~I .operation_mode = "input";
defparam \choose[1]~I .output_async_reset = "none";
defparam \choose[1]~I .output_power_up = "low";
defparam \choose[1]~I .output_register_mode = "none";
defparam \choose[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_169,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \choose[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\choose~combout [0]),
	.regout(),
	.padio(choose[0]));
// synopsys translate_off
defparam \choose[0]~I .input_async_reset = "none";
defparam \choose[0]~I .input_power_up = "low";
defparam \choose[0]~I .input_register_mode = "none";
defparam \choose[0]~I .input_sync_reset = "none";
defparam \choose[0]~I .oe_async_reset = "none";
defparam \choose[0]~I .oe_power_up = "low";
defparam \choose[0]~I .oe_register_mode = "none";
defparam \choose[0]~I .oe_sync_reset = "none";
defparam \choose[0]~I .operation_mode = "input";
defparam \choose[0]~I .output_async_reset = "none";
defparam \choose[0]~I .output_power_up = "low";
defparam \choose[0]~I .output_register_mode = "none";
defparam \choose[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y20_N2
cyclone_lcell \address[0]~reg0 (
// Equation(s):
// \address~0  = (\choose~combout [1] & (((A1L35Q)))) # (!\choose~combout [1] & ((\choose~combout [0] & (\cin~combout [0])) # (!\choose~combout [0] & ((A1L35Q)))))
// \address[0]~reg0_regout  = DFFEAS(\address~0 , GLOBAL(\clk~combout ), VCC, , , \Add0~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\cin~combout [0]),
	.datab(\choose~combout [1]),
	.datac(\Add0~0_combout ),
	.datad(\choose~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~0 ),
	.regout(\address[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[0]~reg0 .lut_mask = "e2f0";
defparam \address[0]~reg0 .operation_mode = "normal";
defparam \address[0]~reg0 .output_mode = "reg_and_comb";
defparam \address[0]~reg0 .register_cascade_mode = "off";
defparam \address[0]~reg0 .sum_lutc_input = "qfbk";
defparam \address[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y20_N5
cyclone_lcell \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ((!\choose~combout [0] & ((\choose~combout [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\choose~combout [0]),
	.datac(vcc),
	.datad(\choose~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = "3300";
defparam \Equal2~0 .operation_mode = "normal";
defparam \Equal2~0 .output_mode = "comb_only";
defparam \Equal2~0 .register_cascade_mode = "off";
defparam \Equal2~0 .sum_lutc_input = "datac";
defparam \Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y20_N4
cyclone_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \address~0  $ ((\Equal2~0_combout ))
// \Add0~2  = CARRY((\address~0  & (\Equal2~0_combout )))

	.clk(gnd),
	.dataa(\address~0 ),
	.datab(\Equal2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(\Add0~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~0 .lut_mask = "6688";
defparam \Add0~0 .operation_mode = "arithmetic";
defparam \Add0~0 .output_mode = "comb_only";
defparam \Add0~0 .register_cascade_mode = "off";
defparam \Add0~0 .sum_lutc_input = "datac";
defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_234,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [1]),
	.regout(),
	.padio(cin[1]));
// synopsys translate_off
defparam \cin[1]~I .input_async_reset = "none";
defparam \cin[1]~I .input_power_up = "low";
defparam \cin[1]~I .input_register_mode = "none";
defparam \cin[1]~I .input_sync_reset = "none";
defparam \cin[1]~I .oe_async_reset = "none";
defparam \cin[1]~I .oe_power_up = "low";
defparam \cin[1]~I .oe_register_mode = "none";
defparam \cin[1]~I .oe_sync_reset = "none";
defparam \cin[1]~I .operation_mode = "input";
defparam \cin[1]~I .output_async_reset = "none";
defparam \cin[1]~I .output_power_up = "low";
defparam \cin[1]~I .output_register_mode = "none";
defparam \cin[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y20_N9
cyclone_lcell \address[1]~reg0 (
// Equation(s):
// \address~1  = (\choose~combout [0] & ((\choose~combout [1] & ((A1L37Q))) # (!\choose~combout [1] & (\cin~combout [1])))) # (!\choose~combout [0] & (((A1L37Q))))
// \address[1]~reg0_regout  = DFFEAS(\address~1 , GLOBAL(\clk~combout ), VCC, , , \Add0~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\cin~combout [1]),
	.datab(\choose~combout [0]),
	.datac(\Add0~5_combout ),
	.datad(\choose~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~1 ),
	.regout(\address[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[1]~reg0 .lut_mask = "f0b8";
defparam \address[1]~reg0 .operation_mode = "normal";
defparam \address[1]~reg0 .output_mode = "reg_and_comb";
defparam \address[1]~reg0 .register_cascade_mode = "off";
defparam \address[1]~reg0 .sum_lutc_input = "qfbk";
defparam \address[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y20_N5
cyclone_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = (\address~1  $ ((\Add0~2 )))
// \Add0~7  = CARRY(((!\Add0~2 ) # (!\address~1 )))
// \Add0~7COUT1_70  = CARRY(((!\Add0~2 ) # (!\address~1 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\address~1 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~7 ),
	.cout1(\Add0~7COUT1_70 ));
// synopsys translate_off
defparam \Add0~5 .cin_used = "true";
defparam \Add0~5 .lut_mask = "3c3f";
defparam \Add0~5 .operation_mode = "arithmetic";
defparam \Add0~5 .output_mode = "comb_only";
defparam \Add0~5 .register_cascade_mode = "off";
defparam \Add0~5 .sum_lutc_input = "cin";
defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_235,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [2]),
	.regout(),
	.padio(cin[2]));
// synopsys translate_off
defparam \cin[2]~I .input_async_reset = "none";
defparam \cin[2]~I .input_power_up = "low";
defparam \cin[2]~I .input_register_mode = "none";
defparam \cin[2]~I .input_sync_reset = "none";
defparam \cin[2]~I .oe_async_reset = "none";
defparam \cin[2]~I .oe_power_up = "low";
defparam \cin[2]~I .oe_register_mode = "none";
defparam \cin[2]~I .oe_sync_reset = "none";
defparam \cin[2]~I .operation_mode = "input";
defparam \cin[2]~I .output_async_reset = "none";
defparam \cin[2]~I .output_power_up = "low";
defparam \cin[2]~I .output_register_mode = "none";
defparam \cin[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y20_N1
cyclone_lcell \address[2]~reg0 (
// Equation(s):
// \address~2  = (\choose~combout [1] & (((A1L39Q)))) # (!\choose~combout [1] & ((\choose~combout [0] & (\cin~combout [2])) # (!\choose~combout [0] & ((A1L39Q)))))
// \address[2]~reg0_regout  = DFFEAS(\address~2 , GLOBAL(\clk~combout ), VCC, , , \Add0~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\cin~combout [2]),
	.datab(\choose~combout [1]),
	.datac(\Add0~10_combout ),
	.datad(\choose~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~2 ),
	.regout(\address[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[2]~reg0 .lut_mask = "e2f0";
defparam \address[2]~reg0 .operation_mode = "normal";
defparam \address[2]~reg0 .output_mode = "reg_and_comb";
defparam \address[2]~reg0 .register_cascade_mode = "off";
defparam \address[2]~reg0 .sum_lutc_input = "qfbk";
defparam \address[2]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y20_N6
cyclone_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = \address~2  $ ((((!(!\Add0~2  & \Add0~7 ) # (\Add0~2  & \Add0~7COUT1_70 )))))
// \Add0~12  = CARRY((\address~2  & ((!\Add0~7 ))))
// \Add0~12COUT1_72  = CARRY((\address~2  & ((!\Add0~7COUT1_70 ))))

	.clk(gnd),
	.dataa(\address~2 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~2 ),
	.cin0(\Add0~7 ),
	.cin1(\Add0~7COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~12 ),
	.cout1(\Add0~12COUT1_72 ));
// synopsys translate_off
defparam \Add0~10 .cin0_used = "true";
defparam \Add0~10 .cin1_used = "true";
defparam \Add0~10 .cin_used = "true";
defparam \Add0~10 .lut_mask = "a50a";
defparam \Add0~10 .operation_mode = "arithmetic";
defparam \Add0~10 .output_mode = "comb_only";
defparam \Add0~10 .register_cascade_mode = "off";
defparam \Add0~10 .sum_lutc_input = "cin";
defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_236,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [3]),
	.regout(),
	.padio(cin[3]));
// synopsys translate_off
defparam \cin[3]~I .input_async_reset = "none";
defparam \cin[3]~I .input_power_up = "low";
defparam \cin[3]~I .input_register_mode = "none";
defparam \cin[3]~I .input_sync_reset = "none";
defparam \cin[3]~I .oe_async_reset = "none";
defparam \cin[3]~I .oe_power_up = "low";
defparam \cin[3]~I .oe_register_mode = "none";
defparam \cin[3]~I .oe_sync_reset = "none";
defparam \cin[3]~I .operation_mode = "input";
defparam \cin[3]~I .output_async_reset = "none";
defparam \cin[3]~I .output_power_up = "low";
defparam \cin[3]~I .output_register_mode = "none";
defparam \cin[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y20_N0
cyclone_lcell \address[3]~reg0 (
// Equation(s):
// \address~3  = (\choose~combout [0] & ((\choose~combout [1] & (A1L41Q)) # (!\choose~combout [1] & ((\cin~combout [3]))))) # (!\choose~combout [0] & (((A1L41Q))))
// \address[3]~reg0_regout  = DFFEAS(\address~3 , GLOBAL(\clk~combout ), VCC, , , \Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\choose~combout [0]),
	.datab(\choose~combout [1]),
	.datac(\Add0~15_combout ),
	.datad(\cin~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~3 ),
	.regout(\address[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[3]~reg0 .lut_mask = "f2d0";
defparam \address[3]~reg0 .operation_mode = "normal";
defparam \address[3]~reg0 .output_mode = "reg_and_comb";
defparam \address[3]~reg0 .register_cascade_mode = "off";
defparam \address[3]~reg0 .sum_lutc_input = "qfbk";
defparam \address[3]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y20_N7
cyclone_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = (\address~3  $ (((!\Add0~2  & \Add0~12 ) # (\Add0~2  & \Add0~12COUT1_72 ))))
// \Add0~17  = CARRY(((!\Add0~12 ) # (!\address~3 )))
// \Add0~17COUT1_74  = CARRY(((!\Add0~12COUT1_72 ) # (!\address~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\address~3 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~2 ),
	.cin0(\Add0~12 ),
	.cin1(\Add0~12COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~17 ),
	.cout1(\Add0~17COUT1_74 ));
// synopsys translate_off
defparam \Add0~15 .cin0_used = "true";
defparam \Add0~15 .cin1_used = "true";
defparam \Add0~15 .cin_used = "true";
defparam \Add0~15 .lut_mask = "3c3f";
defparam \Add0~15 .operation_mode = "arithmetic";
defparam \Add0~15 .output_mode = "comb_only";
defparam \Add0~15 .register_cascade_mode = "off";
defparam \Add0~15 .sum_lutc_input = "cin";
defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_237,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [4]),
	.regout(),
	.padio(cin[4]));
// synopsys translate_off
defparam \cin[4]~I .input_async_reset = "none";
defparam \cin[4]~I .input_power_up = "low";
defparam \cin[4]~I .input_register_mode = "none";
defparam \cin[4]~I .input_sync_reset = "none";
defparam \cin[4]~I .oe_async_reset = "none";
defparam \cin[4]~I .oe_power_up = "low";
defparam \cin[4]~I .oe_register_mode = "none";
defparam \cin[4]~I .oe_sync_reset = "none";
defparam \cin[4]~I .operation_mode = "input";
defparam \cin[4]~I .output_async_reset = "none";
defparam \cin[4]~I .output_power_up = "low";
defparam \cin[4]~I .output_register_mode = "none";
defparam \cin[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y20_N3
cyclone_lcell \address[4]~reg0 (
// Equation(s):
// \address~4  = (\choose~combout [0] & ((\choose~combout [1] & (A1L43Q)) # (!\choose~combout [1] & ((\cin~combout [4]))))) # (!\choose~combout [0] & (((A1L43Q))))
// \address[4]~reg0_regout  = DFFEAS(\address~4 , GLOBAL(\clk~combout ), VCC, , , \Add0~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\choose~combout [0]),
	.datab(\choose~combout [1]),
	.datac(\Add0~20_combout ),
	.datad(\cin~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~4 ),
	.regout(\address[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[4]~reg0 .lut_mask = "f2d0";
defparam \address[4]~reg0 .operation_mode = "normal";
defparam \address[4]~reg0 .output_mode = "reg_and_comb";
defparam \address[4]~reg0 .register_cascade_mode = "off";
defparam \address[4]~reg0 .sum_lutc_input = "qfbk";
defparam \address[4]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y20_N8
cyclone_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (\address~4  $ ((!(!\Add0~2  & \Add0~17 ) # (\Add0~2  & \Add0~17COUT1_74 ))))
// \Add0~22  = CARRY(((\address~4  & !\Add0~17 )))
// \Add0~22COUT1_76  = CARRY(((\address~4  & !\Add0~17COUT1_74 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\address~4 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~2 ),
	.cin0(\Add0~17 ),
	.cin1(\Add0~17COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~22 ),
	.cout1(\Add0~22COUT1_76 ));
// synopsys translate_off
defparam \Add0~20 .cin0_used = "true";
defparam \Add0~20 .cin1_used = "true";
defparam \Add0~20 .cin_used = "true";
defparam \Add0~20 .lut_mask = "c30c";
defparam \Add0~20 .operation_mode = "arithmetic";
defparam \Add0~20 .output_mode = "comb_only";
defparam \Add0~20 .register_cascade_mode = "off";
defparam \Add0~20 .sum_lutc_input = "cin";
defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_238,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [5]),
	.regout(),
	.padio(cin[5]));
// synopsys translate_off
defparam \cin[5]~I .input_async_reset = "none";
defparam \cin[5]~I .input_power_up = "low";
defparam \cin[5]~I .input_register_mode = "none";
defparam \cin[5]~I .input_sync_reset = "none";
defparam \cin[5]~I .oe_async_reset = "none";
defparam \cin[5]~I .oe_power_up = "low";
defparam \cin[5]~I .oe_register_mode = "none";
defparam \cin[5]~I .oe_sync_reset = "none";
defparam \cin[5]~I .operation_mode = "input";
defparam \cin[5]~I .output_async_reset = "none";
defparam \cin[5]~I .output_power_up = "low";
defparam \cin[5]~I .output_register_mode = "none";
defparam \cin[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y20_N4
cyclone_lcell \address[5]~reg0 (
// Equation(s):
// \address~5  = (\choose~combout [0] & ((\choose~combout [1] & ((A1L45Q))) # (!\choose~combout [1] & (\cin~combout [5])))) # (!\choose~combout [0] & (((A1L45Q))))
// \address[5]~reg0_regout  = DFFEAS(\address~5 , GLOBAL(\clk~combout ), VCC, , , \Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\cin~combout [5]),
	.datab(\choose~combout [0]),
	.datac(\Add0~25_combout ),
	.datad(\choose~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~5 ),
	.regout(\address[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[5]~reg0 .lut_mask = "f0b8";
defparam \address[5]~reg0 .operation_mode = "normal";
defparam \address[5]~reg0 .output_mode = "reg_and_comb";
defparam \address[5]~reg0 .register_cascade_mode = "off";
defparam \address[5]~reg0 .sum_lutc_input = "qfbk";
defparam \address[5]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y20_N9
cyclone_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = (\address~5  $ (((!\Add0~2  & \Add0~22 ) # (\Add0~2  & \Add0~22COUT1_76 ))))
// \Add0~27  = CARRY(((!\Add0~22COUT1_76 ) # (!\address~5 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\address~5 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~2 ),
	.cin0(\Add0~22 ),
	.cin1(\Add0~22COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(\Add0~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~25 .cin0_used = "true";
defparam \Add0~25 .cin1_used = "true";
defparam \Add0~25 .cin_used = "true";
defparam \Add0~25 .lut_mask = "3c3f";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_239,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [6]),
	.regout(),
	.padio(cin[6]));
// synopsys translate_off
defparam \cin[6]~I .input_async_reset = "none";
defparam \cin[6]~I .input_power_up = "low";
defparam \cin[6]~I .input_register_mode = "none";
defparam \cin[6]~I .input_sync_reset = "none";
defparam \cin[6]~I .oe_async_reset = "none";
defparam \cin[6]~I .oe_power_up = "low";
defparam \cin[6]~I .oe_register_mode = "none";
defparam \cin[6]~I .oe_sync_reset = "none";
defparam \cin[6]~I .operation_mode = "input";
defparam \cin[6]~I .output_async_reset = "none";
defparam \cin[6]~I .output_power_up = "low";
defparam \cin[6]~I .output_register_mode = "none";
defparam \cin[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y19_N7
cyclone_lcell \address[6]~reg0 (
// Equation(s):
// \address~6  = (\choose~combout [0] & ((\choose~combout [1] & ((A1L47Q))) # (!\choose~combout [1] & (\cin~combout [6])))) # (!\choose~combout [0] & (((A1L47Q))))
// \address[6]~reg0_regout  = DFFEAS(\address~6 , GLOBAL(\clk~combout ), VCC, , , \Add0~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\cin~combout [6]),
	.datab(\choose~combout [0]),
	.datac(\Add0~30_combout ),
	.datad(\choose~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~6 ),
	.regout(\address[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[6]~reg0 .lut_mask = "f0b8";
defparam \address[6]~reg0 .operation_mode = "normal";
defparam \address[6]~reg0 .output_mode = "reg_and_comb";
defparam \address[6]~reg0 .register_cascade_mode = "off";
defparam \address[6]~reg0 .sum_lutc_input = "qfbk";
defparam \address[6]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y19_N0
cyclone_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\address~6  $ ((!\Add0~27 )))
// \Add0~32  = CARRY(((\address~6  & !\Add0~27 )))
// \Add0~32COUT1_78  = CARRY(((\address~6  & !\Add0~27 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\address~6 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~32 ),
	.cout1(\Add0~32COUT1_78 ));
// synopsys translate_off
defparam \Add0~30 .cin_used = "true";
defparam \Add0~30 .lut_mask = "c30c";
defparam \Add0~30 .operation_mode = "arithmetic";
defparam \Add0~30 .output_mode = "comb_only";
defparam \Add0~30 .register_cascade_mode = "off";
defparam \Add0~30 .sum_lutc_input = "cin";
defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_240,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [7]),
	.regout(),
	.padio(cin[7]));
// synopsys translate_off
defparam \cin[7]~I .input_async_reset = "none";
defparam \cin[7]~I .input_power_up = "low";
defparam \cin[7]~I .input_register_mode = "none";
defparam \cin[7]~I .input_sync_reset = "none";
defparam \cin[7]~I .oe_async_reset = "none";
defparam \cin[7]~I .oe_power_up = "low";
defparam \cin[7]~I .oe_register_mode = "none";
defparam \cin[7]~I .oe_sync_reset = "none";
defparam \cin[7]~I .operation_mode = "input";
defparam \cin[7]~I .output_async_reset = "none";
defparam \cin[7]~I .output_power_up = "low";
defparam \cin[7]~I .output_register_mode = "none";
defparam \cin[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y19_N5
cyclone_lcell \address[7]~reg0 (
// Equation(s):
// \address~7  = (\choose~combout [0] & ((\choose~combout [1] & ((A1L49Q))) # (!\choose~combout [1] & (\cin~combout [7])))) # (!\choose~combout [0] & (((A1L49Q))))
// \address[7]~reg0_regout  = DFFEAS(\address~7 , GLOBAL(\clk~combout ), VCC, , , \Add0~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\choose~combout [0]),
	.datab(\cin~combout [7]),
	.datac(\Add0~35_combout ),
	.datad(\choose~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~7 ),
	.regout(\address[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[7]~reg0 .lut_mask = "f0d8";
defparam \address[7]~reg0 .operation_mode = "normal";
defparam \address[7]~reg0 .output_mode = "reg_and_comb";
defparam \address[7]~reg0 .register_cascade_mode = "off";
defparam \address[7]~reg0 .sum_lutc_input = "qfbk";
defparam \address[7]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y19_N1
cyclone_lcell \Add0~35 (
// Equation(s):
// \Add0~35_combout  = (\address~7  $ (((!\Add0~27  & \Add0~32 ) # (\Add0~27  & \Add0~32COUT1_78 ))))
// \Add0~37  = CARRY(((!\Add0~32 ) # (!\address~7 )))
// \Add0~37COUT1_80  = CARRY(((!\Add0~32COUT1_78 ) # (!\address~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\address~7 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(\Add0~32 ),
	.cin1(\Add0~32COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~37 ),
	.cout1(\Add0~37COUT1_80 ));
// synopsys translate_off
defparam \Add0~35 .cin0_used = "true";
defparam \Add0~35 .cin1_used = "true";
defparam \Add0~35 .cin_used = "true";
defparam \Add0~35 .lut_mask = "3c3f";
defparam \Add0~35 .operation_mode = "arithmetic";
defparam \Add0~35 .output_mode = "comb_only";
defparam \Add0~35 .register_cascade_mode = "off";
defparam \Add0~35 .sum_lutc_input = "cin";
defparam \Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [8]),
	.regout(),
	.padio(cin[8]));
// synopsys translate_off
defparam \cin[8]~I .input_async_reset = "none";
defparam \cin[8]~I .input_power_up = "low";
defparam \cin[8]~I .input_register_mode = "none";
defparam \cin[8]~I .input_sync_reset = "none";
defparam \cin[8]~I .oe_async_reset = "none";
defparam \cin[8]~I .oe_power_up = "low";
defparam \cin[8]~I .oe_register_mode = "none";
defparam \cin[8]~I .oe_sync_reset = "none";
defparam \cin[8]~I .operation_mode = "input";
defparam \cin[8]~I .output_async_reset = "none";
defparam \cin[8]~I .output_power_up = "low";
defparam \cin[8]~I .output_register_mode = "none";
defparam \cin[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X25_Y19_N5
cyclone_lcell \address[8]~reg0 (
// Equation(s):
// \address~8  = (\choose~combout [1] & (((A1L51Q)))) # (!\choose~combout [1] & ((\choose~combout [0] & (\cin~combout [8])) # (!\choose~combout [0] & ((A1L51Q)))))
// \address[8]~reg0_regout  = DFFEAS(\address~8 , GLOBAL(\clk~combout ), VCC, , , \Add0~40_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\choose~combout [1]),
	.datab(\cin~combout [8]),
	.datac(\Add0~40_combout ),
	.datad(\choose~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~8 ),
	.regout(\address[8]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[8]~reg0 .lut_mask = "e4f0";
defparam \address[8]~reg0 .operation_mode = "normal";
defparam \address[8]~reg0 .output_mode = "reg_and_comb";
defparam \address[8]~reg0 .register_cascade_mode = "off";
defparam \address[8]~reg0 .sum_lutc_input = "qfbk";
defparam \address[8]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y19_N2
cyclone_lcell \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (\address~8  $ ((!(!\Add0~27  & \Add0~37 ) # (\Add0~27  & \Add0~37COUT1_80 ))))
// \Add0~42  = CARRY(((\address~8  & !\Add0~37 )))
// \Add0~42COUT1_82  = CARRY(((\address~8  & !\Add0~37COUT1_80 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\address~8 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(\Add0~37 ),
	.cin1(\Add0~37COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~42 ),
	.cout1(\Add0~42COUT1_82 ));
// synopsys translate_off
defparam \Add0~40 .cin0_used = "true";
defparam \Add0~40 .cin1_used = "true";
defparam \Add0~40 .cin_used = "true";
defparam \Add0~40 .lut_mask = "c30c";
defparam \Add0~40 .operation_mode = "arithmetic";
defparam \Add0~40 .output_mode = "comb_only";
defparam \Add0~40 .register_cascade_mode = "off";
defparam \Add0~40 .sum_lutc_input = "cin";
defparam \Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [9]),
	.regout(),
	.padio(cin[9]));
// synopsys translate_off
defparam \cin[9]~I .input_async_reset = "none";
defparam \cin[9]~I .input_power_up = "low";
defparam \cin[9]~I .input_register_mode = "none";
defparam \cin[9]~I .input_sync_reset = "none";
defparam \cin[9]~I .oe_async_reset = "none";
defparam \cin[9]~I .oe_power_up = "low";
defparam \cin[9]~I .oe_register_mode = "none";
defparam \cin[9]~I .oe_sync_reset = "none";
defparam \cin[9]~I .operation_mode = "input";
defparam \cin[9]~I .output_async_reset = "none";
defparam \cin[9]~I .output_power_up = "low";
defparam \cin[9]~I .output_register_mode = "none";
defparam \cin[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X25_Y19_N6
cyclone_lcell \address[9]~reg0 (
// Equation(s):
// \address~9  = (\choose~combout [0] & ((\choose~combout [1] & ((A1L53Q))) # (!\choose~combout [1] & (\cin~combout [9])))) # (!\choose~combout [0] & (((A1L53Q))))
// \address[9]~reg0_regout  = DFFEAS(\address~9 , GLOBAL(\clk~combout ), VCC, , , \Add0~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\cin~combout [9]),
	.datab(\choose~combout [0]),
	.datac(\Add0~45_combout ),
	.datad(\choose~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~9 ),
	.regout(\address[9]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[9]~reg0 .lut_mask = "f0b8";
defparam \address[9]~reg0 .operation_mode = "normal";
defparam \address[9]~reg0 .output_mode = "reg_and_comb";
defparam \address[9]~reg0 .register_cascade_mode = "off";
defparam \address[9]~reg0 .sum_lutc_input = "qfbk";
defparam \address[9]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y19_N3
cyclone_lcell \Add0~45 (
// Equation(s):
// \Add0~45_combout  = \address~9  $ (((((!\Add0~27  & \Add0~42 ) # (\Add0~27  & \Add0~42COUT1_82 )))))
// \Add0~47  = CARRY(((!\Add0~42 )) # (!\address~9 ))
// \Add0~47COUT1_84  = CARRY(((!\Add0~42COUT1_82 )) # (!\address~9 ))

	.clk(gnd),
	.dataa(\address~9 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(\Add0~42 ),
	.cin1(\Add0~42COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~47 ),
	.cout1(\Add0~47COUT1_84 ));
// synopsys translate_off
defparam \Add0~45 .cin0_used = "true";
defparam \Add0~45 .cin1_used = "true";
defparam \Add0~45 .cin_used = "true";
defparam \Add0~45 .lut_mask = "5a5f";
defparam \Add0~45 .operation_mode = "arithmetic";
defparam \Add0~45 .output_mode = "comb_only";
defparam \Add0~45 .register_cascade_mode = "off";
defparam \Add0~45 .sum_lutc_input = "cin";
defparam \Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [10]),
	.regout(),
	.padio(cin[10]));
// synopsys translate_off
defparam \cin[10]~I .input_async_reset = "none";
defparam \cin[10]~I .input_power_up = "low";
defparam \cin[10]~I .input_register_mode = "none";
defparam \cin[10]~I .input_sync_reset = "none";
defparam \cin[10]~I .oe_async_reset = "none";
defparam \cin[10]~I .oe_power_up = "low";
defparam \cin[10]~I .oe_register_mode = "none";
defparam \cin[10]~I .oe_sync_reset = "none";
defparam \cin[10]~I .operation_mode = "input";
defparam \cin[10]~I .output_async_reset = "none";
defparam \cin[10]~I .output_power_up = "low";
defparam \cin[10]~I .output_register_mode = "none";
defparam \cin[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X25_Y19_N4
cyclone_lcell \address~10 (
// Equation(s):
// \address~10_combout  = (\choose~combout [1] & (((\address[10]~reg0_regout )))) # (!\choose~combout [1] & ((\choose~combout [0] & (\cin~combout [10])) # (!\choose~combout [0] & ((\address[10]~reg0_regout )))))

	.clk(gnd),
	.dataa(\choose~combout [1]),
	.datab(\choose~combout [0]),
	.datac(\cin~combout [10]),
	.datad(\address[10]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~10 .lut_mask = "fb40";
defparam \address~10 .operation_mode = "normal";
defparam \address~10 .output_mode = "comb_only";
defparam \address~10 .register_cascade_mode = "off";
defparam \address~10 .sum_lutc_input = "datac";
defparam \address~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N4
cyclone_lcell \address[10]~reg0 (
// Equation(s):
// \Add0~50  = (\address~10_combout  $ ((!(!\Add0~27  & \Add0~47 ) # (\Add0~27  & \Add0~47COUT1_84 ))))
// \address[10]~reg0_regout  = DFFEAS(\Add0~50 , GLOBAL(\clk~combout ), VCC, , , , , , )
// \Add0~52  = CARRY(((\address~10_combout  & !\Add0~47COUT1_84 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\address~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(\Add0~47 ),
	.cin1(\Add0~47COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~50 ),
	.regout(\address[10]~reg0_regout ),
	.cout(\Add0~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[10]~reg0 .cin0_used = "true";
defparam \address[10]~reg0 .cin1_used = "true";
defparam \address[10]~reg0 .cin_used = "true";
defparam \address[10]~reg0 .lut_mask = "c30c";
defparam \address[10]~reg0 .operation_mode = "arithmetic";
defparam \address[10]~reg0 .output_mode = "reg_and_comb";
defparam \address[10]~reg0 .register_cascade_mode = "off";
defparam \address[10]~reg0 .sum_lutc_input = "cin";
defparam \address[10]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [11]),
	.regout(),
	.padio(cin[11]));
// synopsys translate_off
defparam \cin[11]~I .input_async_reset = "none";
defparam \cin[11]~I .input_power_up = "low";
defparam \cin[11]~I .input_register_mode = "none";
defparam \cin[11]~I .input_sync_reset = "none";
defparam \cin[11]~I .oe_async_reset = "none";
defparam \cin[11]~I .oe_power_up = "low";
defparam \cin[11]~I .oe_register_mode = "none";
defparam \cin[11]~I .oe_sync_reset = "none";
defparam \cin[11]~I .operation_mode = "input";
defparam \cin[11]~I .output_async_reset = "none";
defparam \cin[11]~I .output_power_up = "low";
defparam \cin[11]~I .output_register_mode = "none";
defparam \cin[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y19_N6
cyclone_lcell \address~11 (
// Equation(s):
// \address~11_combout  = (\choose~combout [0] & ((\choose~combout [1] & ((\address[11]~reg0_regout ))) # (!\choose~combout [1] & (\cin~combout [11])))) # (!\choose~combout [0] & (((\address[11]~reg0_regout ))))

	.clk(gnd),
	.dataa(\choose~combout [0]),
	.datab(\cin~combout [11]),
	.datac(\address[11]~reg0_regout ),
	.datad(\choose~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~11 .lut_mask = "f0d8";
defparam \address~11 .operation_mode = "normal";
defparam \address~11 .output_mode = "comb_only";
defparam \address~11 .register_cascade_mode = "off";
defparam \address~11 .sum_lutc_input = "datac";
defparam \address~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N5
cyclone_lcell \address[11]~reg0 (
// Equation(s):
// \Add0~55  = ((\Add0~52  $ (\address~11_combout )))
// \address[11]~reg0_regout  = DFFEAS(\Add0~55 , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\address~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~55 ),
	.regout(\address[11]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[11]~reg0 .cin_used = "true";
defparam \address[11]~reg0 .lut_mask = "0ff0";
defparam \address[11]~reg0 .operation_mode = "normal";
defparam \address[11]~reg0 .output_mode = "reg_and_comb";
defparam \address[11]~reg0 .register_cascade_mode = "off";
defparam \address[11]~reg0 .sum_lutc_input = "cin";
defparam \address[11]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N5
cyclone_lcell \datain[0] (
// Equation(s):
// datain[0] = DFFEAS((((\cin~combout [0]))), GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cin~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[0] .lut_mask = "ff00";
defparam \datain[0] .operation_mode = "normal";
defparam \datain[0] .output_mode = "reg_only";
defparam \datain[0] .register_cascade_mode = "off";
defparam \datain[0] .sum_lutc_input = "datac";
defparam \datain[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y17_N9
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[31] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [31] = DFFEAS((((datain[0]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(datain[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[31] .lut_mask = "ff00";
defparam \SRAM_1|mem_rtl_0_bypass[31] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[31] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[31] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[31] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N6
cyclone_lcell \dataout[9]~0 (
// Equation(s):
// \dataout[9]~0_combout  = (((!\Add0~55 ) # (!\Add0~50 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~50 ),
	.datad(\Add0~55 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dataout[9]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[9]~0 .lut_mask = "0fff";
defparam \dataout[9]~0 .operation_mode = "normal";
defparam \dataout[9]~0 .output_mode = "comb_only";
defparam \dataout[9]~0 .register_cascade_mode = "off";
defparam \dataout[9]~0 .sum_lutc_input = "datac";
defparam \dataout[9]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y18_N4
cyclone_lcell \e[0] (
// Equation(s):
// e[0] = DFFEAS((((!\Add0~55  & !\Add0~50 ))), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~55 ),
	.datad(\Add0~50 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(e[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \e[0] .lut_mask = "000f";
defparam \e[0] .operation_mode = "normal";
defparam \e[0] .output_mode = "reg_only";
defparam \e[0] .register_cascade_mode = "off";
defparam \e[0] .sum_lutc_input = "datac";
defparam \e[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N6
cyclone_lcell \wr~1 (
// Equation(s):
// \wr~1_combout  = (\choose~combout [0] & ((\cin~combout [0] & (\cin~combout [1] & !\wr~regout )) # (!\cin~combout [0] & (!\cin~combout [1] & \wr~regout ))))

	.clk(gnd),
	.dataa(\cin~combout [0]),
	.datab(\choose~combout [0]),
	.datac(\cin~combout [1]),
	.datad(\wr~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\wr~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \wr~1 .lut_mask = "0480";
defparam \wr~1 .operation_mode = "normal";
defparam \wr~1 .output_mode = "comb_only";
defparam \wr~1 .register_cascade_mode = "off";
defparam \wr~1 .sum_lutc_input = "datac";
defparam \wr~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N8
cyclone_lcell \wr~0 (
// Equation(s):
// \wr~0_combout  = ((\cin~combout [3] & ((!\wr~regout ))) # (!\cin~combout [3] & (\cin~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cin~combout [3]),
	.datac(\cin~combout [2]),
	.datad(\wr~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\wr~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \wr~0 .lut_mask = "30fc";
defparam \wr~0 .operation_mode = "normal";
defparam \wr~0 .output_mode = "comb_only";
defparam \wr~0 .register_cascade_mode = "off";
defparam \wr~0 .sum_lutc_input = "datac";
defparam \wr~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y18_N3
cyclone_lcell wr(
// Equation(s):
// \wr~regout  = DFFEAS(((\wr~1_combout  & ((!\wr~0_combout ))) # (!\wr~1_combout  & (\wr~regout ))) # (!\choose~combout [1]), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\wr~1_combout ),
	.datab(\wr~regout ),
	.datac(\choose~combout [1]),
	.datad(\wr~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\wr~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam wr.lut_mask = "4fef";
defparam wr.operation_mode = "normal";
defparam wr.output_mode = "reg_only";
defparam wr.register_cascade_mode = "off";
defparam wr.sum_lutc_input = "datac";
defparam wr.synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y18_N5
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[10] (
// Equation(s):
// \SRAM_1|always0~1  = (((e[0] & !\wr~regout )))
// \SRAM_1|mem_rtl_0_bypass [10] = DFFEAS(\SRAM_1|always0~1 , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(e[0]),
	.datad(\wr~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SRAM_1|always0~1 ),
	.regout(\SRAM_1|mem_rtl_0_bypass [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[10] .lut_mask = "00f0";
defparam \SRAM_1|mem_rtl_0_bypass[10] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[10] .output_mode = "reg_and_comb";
defparam \SRAM_1|mem_rtl_0_bypass[10] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[10] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y19_N3
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[23] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [23] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \address[6]~reg0_regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\address[6]~reg0_regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[23] .lut_mask = "0000";
defparam \SRAM_1|mem_rtl_0_bypass[23] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[23] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[23] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[23] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y19_N2
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[25] (
// Equation(s):
// \SRAM_3|mem~5  = (\address[6]~reg0_regout  & (\SRAM_1|mem_rtl_0_bypass [23] & (B1L29Q $ (!\address[7]~reg0_regout )))) # (!\address[6]~reg0_regout  & (!\SRAM_1|mem_rtl_0_bypass [23] & (B1L29Q $ (!\address[7]~reg0_regout ))))

	.clk(\clk~combout ),
	.dataa(\address[6]~reg0_regout ),
	.datab(\SRAM_1|mem_rtl_0_bypass [23]),
	.datac(\address[7]~reg0_regout ),
	.datad(\address[7]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SRAM_3|mem~5 ),
	.regout(\SRAM_1|mem_rtl_0_bypass [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[25] .lut_mask = "9009";
defparam \SRAM_1|mem_rtl_0_bypass[25] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[25] .output_mode = "comb_only";
defparam \SRAM_1|mem_rtl_0_bypass[25] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[25] .sum_lutc_input = "qfbk";
defparam \SRAM_1|mem_rtl_0_bypass[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y20_N6
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[19] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [19] = DFFEAS((((\address[4]~reg0_regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\address[4]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[19] .lut_mask = "ff00";
defparam \SRAM_1|mem_rtl_0_bypass[19] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[19] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[19] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[19] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y20_N8
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[21] (
// Equation(s):
// \SRAM_3|mem~4  = (\SRAM_1|mem_rtl_0_bypass [19] & (\address[4]~reg0_regout  & (\address[5]~reg0_regout  $ (!B1L27Q)))) # (!\SRAM_1|mem_rtl_0_bypass [19] & (!\address[4]~reg0_regout  & (\address[5]~reg0_regout  $ (!B1L27Q))))

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [19]),
	.datab(\address[5]~reg0_regout ),
	.datac(\address[5]~reg0_regout ),
	.datad(\address[4]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SRAM_3|mem~4 ),
	.regout(\SRAM_1|mem_rtl_0_bypass [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[21] .lut_mask = "8241";
defparam \SRAM_1|mem_rtl_0_bypass[21] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[21] .output_mode = "comb_only";
defparam \SRAM_1|mem_rtl_0_bypass[21] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[21] .sum_lutc_input = "qfbk";
defparam \SRAM_1|mem_rtl_0_bypass[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y20_N0
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[11] (
// Equation(s):
// \SRAM_3|mem~2  = \address[0]~reg0_regout  $ ((((B1L22Q))))

	.clk(\clk~combout ),
	.dataa(\address[0]~reg0_regout ),
	.datab(vcc),
	.datac(\address[0]~reg0_regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SRAM_3|mem~2 ),
	.regout(\SRAM_1|mem_rtl_0_bypass [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[11] .lut_mask = "5a5a";
defparam \SRAM_1|mem_rtl_0_bypass[11] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[11] .output_mode = "comb_only";
defparam \SRAM_1|mem_rtl_0_bypass[11] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[11] .sum_lutc_input = "qfbk";
defparam \SRAM_1|mem_rtl_0_bypass[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y20_N7
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[15] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [15] = DFFEAS((((\address[2]~reg0_regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\address[2]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[15] .lut_mask = "ff00";
defparam \SRAM_1|mem_rtl_0_bypass[15] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[15] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[15] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[15] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y20_N1
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[17] (
// Equation(s):
// \SRAM_3|mem~1  = (\SRAM_1|mem_rtl_0_bypass [15] & (\address[2]~reg0_regout  & (\address[3]~reg0_regout  $ (!B1L25Q)))) # (!\SRAM_1|mem_rtl_0_bypass [15] & (!\address[2]~reg0_regout  & (\address[3]~reg0_regout  $ (!B1L25Q))))

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [15]),
	.datab(\address[3]~reg0_regout ),
	.datac(\address[3]~reg0_regout ),
	.datad(\address[2]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SRAM_3|mem~1 ),
	.regout(\SRAM_1|mem_rtl_0_bypass [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[17] .lut_mask = "8241";
defparam \SRAM_1|mem_rtl_0_bypass[17] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[17] .output_mode = "comb_only";
defparam \SRAM_1|mem_rtl_0_bypass[17] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[17] .sum_lutc_input = "qfbk";
defparam \SRAM_1|mem_rtl_0_bypass[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y20_N2
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[13] (
// Equation(s):
// \SRAM_3|mem~3  = (!\SRAM_3|mem~2  & (\SRAM_3|mem~1  & (\address[1]~reg0_regout  $ (!B1L23Q))))

	.clk(\clk~combout ),
	.dataa(\address[1]~reg0_regout ),
	.datab(\SRAM_3|mem~2 ),
	.datac(\address[1]~reg0_regout ),
	.datad(\SRAM_3|mem~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SRAM_3|mem~3 ),
	.regout(\SRAM_1|mem_rtl_0_bypass [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[13] .lut_mask = "2100";
defparam \SRAM_1|mem_rtl_0_bypass[13] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[13] .output_mode = "comb_only";
defparam \SRAM_1|mem_rtl_0_bypass[13] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[13] .sum_lutc_input = "qfbk";
defparam \SRAM_1|mem_rtl_0_bypass[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y19_N9
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[27] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [27] = DFFEAS((((\address[8]~reg0_regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\address[8]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[27] .lut_mask = "ff00";
defparam \SRAM_1|mem_rtl_0_bypass[27] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[27] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[27] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[27] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y19_N7
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[29] (
// Equation(s):
// \SRAM_3|mem~0  = (\SRAM_1|mem_rtl_0_bypass [27] & (\address[8]~reg0_regout  & (B1L31Q $ (!\address[9]~reg0_regout )))) # (!\SRAM_1|mem_rtl_0_bypass [27] & (!\address[8]~reg0_regout  & (B1L31Q $ (!\address[9]~reg0_regout ))))

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [27]),
	.datab(\address[8]~reg0_regout ),
	.datac(\address[9]~reg0_regout ),
	.datad(\address[9]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SRAM_3|mem~0 ),
	.regout(\SRAM_1|mem_rtl_0_bypass [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[29] .lut_mask = "9009";
defparam \SRAM_1|mem_rtl_0_bypass[29] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[29] .output_mode = "comb_only";
defparam \SRAM_1|mem_rtl_0_bypass[29] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[29] .sum_lutc_input = "qfbk";
defparam \SRAM_1|mem_rtl_0_bypass[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y20_N3
cyclone_lcell \SRAM_3|mem~6 (
// Equation(s):
// \SRAM_3|mem~6_combout  = (\SRAM_3|mem~5  & (\SRAM_3|mem~4  & (\SRAM_3|mem~3  & \SRAM_3|mem~0 )))

	.clk(gnd),
	.dataa(\SRAM_3|mem~5 ),
	.datab(\SRAM_3|mem~4 ),
	.datac(\SRAM_3|mem~3 ),
	.datad(\SRAM_3|mem~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SRAM_3|mem~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|mem~6 .lut_mask = "8000";
defparam \SRAM_3|mem~6 .operation_mode = "normal";
defparam \SRAM_3|mem~6 .output_mode = "comb_only";
defparam \SRAM_3|mem~6 .register_cascade_mode = "off";
defparam \SRAM_3|mem~6 .sum_lutc_input = "datac";
defparam \SRAM_3|mem~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N3
cyclone_lcell \datain[1] (
// Equation(s):
// datain[1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], \cin~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cin~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[1] .lut_mask = "0000";
defparam \datain[1] .operation_mode = "normal";
defparam \datain[1] .output_mode = "reg_only";
defparam \datain[1] .register_cascade_mode = "off";
defparam \datain[1] .sum_lutc_input = "datac";
defparam \datain[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y21_N4
cyclone_lcell \datain[2] (
// Equation(s):
// datain[2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], \cin~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cin~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[2] .lut_mask = "0000";
defparam \datain[2] .operation_mode = "normal";
defparam \datain[2] .output_mode = "reg_only";
defparam \datain[2] .register_cascade_mode = "off";
defparam \datain[2] .sum_lutc_input = "datac";
defparam \datain[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y21_N9
cyclone_lcell \datain[3] (
// Equation(s):
// datain[3] = DFFEAS((((\cin~combout [3]))), GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cin~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[3] .lut_mask = "ff00";
defparam \datain[3] .operation_mode = "normal";
defparam \datain[3] .output_mode = "reg_only";
defparam \datain[3] .register_cascade_mode = "off";
defparam \datain[3] .sum_lutc_input = "datac";
defparam \datain[3] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X33_Y17
cyclone_ram_block \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\SRAM_1|always0~1 ),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\SRAM_1|always0~1 ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({datain[3],datain[2],datain[1],datain[0]}),
	.portaaddr({\address[9]~reg0_regout ,\address[8]~reg0_regout ,\address[7]~reg0_regout ,\address[6]~reg0_regout ,\address[5]~reg0_regout ,\address[4]~reg0_regout ,\address[3]~reg0_regout ,\address[2]~reg0_regout ,\address[1]~reg0_regout ,\address[0]~reg0_regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\Add0~45_combout ,\Add0~40_combout ,\Add0~35_combout ,\Add0~30_combout ,\Add0~25_combout ,\Add0~20_combout ,\Add0~15_combout ,\Add0~10_combout ,\Add0~5_combout ,\Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "SRAM:SRAM_1|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated|ALTSYNCRAM";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X24_Y18_N2
cyclone_lcell \SRAM_1|always0~0 (
// Equation(s):
// \SRAM_1|always0~0_combout  = (((e[0] & \wr~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(e[0]),
	.datad(\wr~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SRAM_1|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|always0~0 .lut_mask = "f000";
defparam \SRAM_1|always0~0 .operation_mode = "normal";
defparam \SRAM_1|always0~0 .output_mode = "comb_only";
defparam \SRAM_1|always0~0 .register_cascade_mode = "off";
defparam \SRAM_1|always0~0 .sum_lutc_input = "datac";
defparam \SRAM_1|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y17_N5
cyclone_lcell \SRAM_1|dataout[0] (
// Equation(s):
// \SRAM_1|dataout [0] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [31])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [31]),
	.datab(\SRAM_1|mem_rtl_0_bypass [10]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[0] .lut_mask = "bf80";
defparam \SRAM_1|dataout[0] .operation_mode = "normal";
defparam \SRAM_1|dataout[0] .output_mode = "reg_only";
defparam \SRAM_1|dataout[0] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[0] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y18_N1
cyclone_lcell \e[1] (
// Equation(s):
// e[1] = DFFEAS((((!\Add0~55  & \Add0~50 ))), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~55 ),
	.datad(\Add0~50 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(e[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \e[1] .lut_mask = "0f00";
defparam \e[1] .operation_mode = "normal";
defparam \e[1] .output_mode = "reg_only";
defparam \e[1] .register_cascade_mode = "off";
defparam \e[1] .sum_lutc_input = "datac";
defparam \e[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y18_N6
cyclone_lcell \SRAM_2|mem_rtl_0_bypass[10] (
// Equation(s):
// \SRAM_2|always0~1  = ((!\wr~regout  & ((e[1]))))
// \SRAM_2|mem_rtl_0_bypass [10] = DFFEAS(\SRAM_2|always0~1 , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\wr~regout ),
	.datac(vcc),
	.datad(e[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SRAM_2|always0~1 ),
	.regout(\SRAM_2|mem_rtl_0_bypass [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|mem_rtl_0_bypass[10] .lut_mask = "3300";
defparam \SRAM_2|mem_rtl_0_bypass[10] .operation_mode = "normal";
defparam \SRAM_2|mem_rtl_0_bypass[10] .output_mode = "reg_and_comb";
defparam \SRAM_2|mem_rtl_0_bypass[10] .register_cascade_mode = "off";
defparam \SRAM_2|mem_rtl_0_bypass[10] .sum_lutc_input = "datac";
defparam \SRAM_2|mem_rtl_0_bypass[10] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X19_Y17
cyclone_ram_block \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\SRAM_2|always0~1 ),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\SRAM_2|always0~1 ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({datain[3],datain[2],datain[1],datain[0]}),
	.portaaddr({\address[9]~reg0_regout ,\address[8]~reg0_regout ,\address[7]~reg0_regout ,\address[6]~reg0_regout ,\address[5]~reg0_regout ,\address[4]~reg0_regout ,\address[3]~reg0_regout ,\address[2]~reg0_regout ,\address[1]~reg0_regout ,\address[0]~reg0_regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\Add0~45_combout ,\Add0~40_combout ,\Add0~35_combout ,\Add0~30_combout ,\Add0~25_combout ,\Add0~20_combout ,\Add0~15_combout ,\Add0~10_combout ,\Add0~5_combout ,\Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "SRAM:SRAM_2|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated|ALTSYNCRAM";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X24_Y18_N9
cyclone_lcell \SRAM_2|always0~0 (
// Equation(s):
// \SRAM_2|always0~0_combout  = ((\wr~regout  & ((e[1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\wr~regout ),
	.datac(vcc),
	.datad(e[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SRAM_2|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|always0~0 .lut_mask = "cc00";
defparam \SRAM_2|always0~0 .operation_mode = "normal";
defparam \SRAM_2|always0~0 .output_mode = "comb_only";
defparam \SRAM_2|always0~0 .register_cascade_mode = "off";
defparam \SRAM_2|always0~0 .sum_lutc_input = "datac";
defparam \SRAM_2|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y17_N7
cyclone_lcell \SRAM_2|dataout[0] (
// Equation(s):
// \SRAM_2|dataout [0] = DFFEAS((\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [31])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))))) # (!\SRAM_2|mem_rtl_0_bypass [10] & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [31]),
	.datac(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[0] .lut_mask = "d8f0";
defparam \SRAM_2|dataout[0] .operation_mode = "normal";
defparam \SRAM_2|dataout[0] .output_mode = "reg_only";
defparam \SRAM_2|dataout[0] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[0] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y18_N8
cyclone_lcell \e[2] (
// Equation(s):
// \SRAM_3|always0~1  = (((e[2] & !\wr~regout )))
// e[2] = DFFEAS(\SRAM_3|always0~1 , GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \Add0~55 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~55 ),
	.datad(\wr~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SRAM_3|always0~1 ),
	.regout(e[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \e[2] .lut_mask = "00f0";
defparam \e[2] .operation_mode = "normal";
defparam \e[2] .output_mode = "reg_and_comb";
defparam \e[2] .register_cascade_mode = "off";
defparam \e[2] .sum_lutc_input = "qfbk";
defparam \e[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y19_N4
cyclone_lcell \SRAM_3|mem_rtl_0_bypass[10] (
// Equation(s):
// \SRAM_3|mem_rtl_0_bypass [10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \SRAM_3|always0~1 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SRAM_3|always0~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|mem_rtl_0_bypass [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|mem_rtl_0_bypass[10] .lut_mask = "0000";
defparam \SRAM_3|mem_rtl_0_bypass[10] .operation_mode = "normal";
defparam \SRAM_3|mem_rtl_0_bypass[10] .output_mode = "reg_only";
defparam \SRAM_3|mem_rtl_0_bypass[10] .register_cascade_mode = "off";
defparam \SRAM_3|mem_rtl_0_bypass[10] .sum_lutc_input = "datac";
defparam \SRAM_3|mem_rtl_0_bypass[10] .synch_mode = "on";
// synopsys translate_on

// Location: M4K_X19_Y21
cyclone_ram_block \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\SRAM_3|always0~1 ),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\SRAM_3|always0~1 ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({datain[3],datain[2],datain[1],datain[0]}),
	.portaaddr({\address[9]~reg0_regout ,\address[8]~reg0_regout ,\address[7]~reg0_regout ,\address[6]~reg0_regout ,\address[5]~reg0_regout ,\address[4]~reg0_regout ,\address[3]~reg0_regout ,\address[2]~reg0_regout ,\address[1]~reg0_regout ,\address[0]~reg0_regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\Add0~45_combout ,\Add0~40_combout ,\Add0~35_combout ,\Add0~30_combout ,\Add0~25_combout ,\Add0~20_combout ,\Add0~15_combout ,\Add0~10_combout ,\Add0~5_combout ,\Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "SRAM:SRAM_3|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated|ALTSYNCRAM";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X24_Y18_N7
cyclone_lcell \SRAM_3|always0~0 (
// Equation(s):
// \SRAM_3|always0~0_combout  = (((e[2] & \wr~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(e[2]),
	.datad(\wr~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SRAM_3|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|always0~0 .lut_mask = "f000";
defparam \SRAM_3|always0~0 .operation_mode = "normal";
defparam \SRAM_3|always0~0 .output_mode = "comb_only";
defparam \SRAM_3|always0~0 .register_cascade_mode = "off";
defparam \SRAM_3|always0~0 .sum_lutc_input = "datac";
defparam \SRAM_3|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N9
cyclone_lcell \SRAM_3|dataout[0] (
// Equation(s):
// \SRAM_3|dataout [0] = DFFEAS((\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [31])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))))) # (!\SRAM_3|mem_rtl_0_bypass [10] & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_3|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [31]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[0] .lut_mask = "df80";
defparam \SRAM_3|dataout[0] .operation_mode = "normal";
defparam \SRAM_3|dataout[0] .output_mode = "reg_only";
defparam \SRAM_3|dataout[0] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[0] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y19_N9
cyclone_lcell \dataout[0]~reg0 (
// Equation(s):
// \dataout[0]~reg0_regout  = DFFEAS(((\Add0~50  & ((\SRAM_2|dataout [0]))) # (!\Add0~50  & (\SRAM_1|dataout [0]))), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [0], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|dataout [0]),
	.datab(\SRAM_2|dataout [0]),
	.datac(\SRAM_3|dataout [0]),
	.datad(\Add0~50 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[0]~reg0 .lut_mask = "ccaa";
defparam \dataout[0]~reg0 .operation_mode = "normal";
defparam \dataout[0]~reg0 .output_mode = "reg_only";
defparam \dataout[0]~reg0 .register_cascade_mode = "off";
defparam \dataout[0]~reg0 .sum_lutc_input = "datac";
defparam \dataout[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y21_N8
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[32] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [32] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , datain[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(datain[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[32] .lut_mask = "0000";
defparam \SRAM_1|mem_rtl_0_bypass[32] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[32] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[32] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[32] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[32] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y17_N4
cyclone_lcell \SRAM_1|dataout[1] (
// Equation(s):
// \SRAM_1|dataout [1] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [32])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a1 ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a1 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [32]),
	.datab(\SRAM_1|mem_rtl_0_bypass [10]),
	.datac(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[1] .lut_mask = "b8f0";
defparam \SRAM_1|dataout[1] .operation_mode = "normal";
defparam \SRAM_1|dataout[1] .output_mode = "reg_only";
defparam \SRAM_1|dataout[1] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[1] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y17_N8
cyclone_lcell \SRAM_2|dataout[1] (
// Equation(s):
// \SRAM_2|dataout [1] = DFFEAS((\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [32])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a1 ))))) # (!\SRAM_2|mem_rtl_0_bypass [10] & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a1 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|mem_rtl_0_bypass [10]),
	.datab(\SRAM_3|mem~6_combout ),
	.datac(\SRAM_1|mem_rtl_0_bypass [32]),
	.datad(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[1] .lut_mask = "f780";
defparam \SRAM_2|dataout[1] .operation_mode = "normal";
defparam \SRAM_2|dataout[1] .output_mode = "reg_only";
defparam \SRAM_2|dataout[1] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[1] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N2
cyclone_lcell \SRAM_3|dataout[1] (
// Equation(s):
// \SRAM_3|dataout [1] = DFFEAS((\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [32])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a1 ))))) # (!\SRAM_3|mem_rtl_0_bypass [10] & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a1 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_3|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [32]),
	.datac(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[1] .lut_mask = "d8f0";
defparam \SRAM_3|dataout[1] .operation_mode = "normal";
defparam \SRAM_3|dataout[1] .output_mode = "reg_only";
defparam \SRAM_3|dataout[1] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[1] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y19_N2
cyclone_lcell \dataout[1]~reg0 (
// Equation(s):
// \dataout[1]~reg0_regout  = DFFEAS(((\Add0~50  & ((\SRAM_2|dataout [1]))) # (!\Add0~50  & (\SRAM_1|dataout [1]))), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [1], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|dataout [1]),
	.datab(\SRAM_2|dataout [1]),
	.datac(\SRAM_3|dataout [1]),
	.datad(\Add0~50 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[1]~reg0 .lut_mask = "ccaa";
defparam \dataout[1]~reg0 .operation_mode = "normal";
defparam \dataout[1]~reg0 .output_mode = "reg_only";
defparam \dataout[1]~reg0 .register_cascade_mode = "off";
defparam \dataout[1]~reg0 .sum_lutc_input = "datac";
defparam \dataout[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y21_N4
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[33] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [33] = DFFEAS((((datain[2]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(datain[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[33] .lut_mask = "ff00";
defparam \SRAM_1|mem_rtl_0_bypass[33] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[33] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[33] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[33] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[33] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y17_N2
cyclone_lcell \SRAM_2|dataout[2] (
// Equation(s):
// \SRAM_2|dataout [2] = DFFEAS((\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [33])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a2 ))))) # (!\SRAM_2|mem_rtl_0_bypass [10] & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a2 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [33]),
	.datac(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[2] .lut_mask = "d8f0";
defparam \SRAM_2|dataout[2] .operation_mode = "normal";
defparam \SRAM_2|dataout[2] .output_mode = "reg_only";
defparam \SRAM_2|dataout[2] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[2] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y17_N6
cyclone_lcell \SRAM_1|dataout[2] (
// Equation(s):
// \SRAM_1|dataout [2] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [33])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a2 ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a2 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [33]),
	.datab(\SRAM_1|mem_rtl_0_bypass [10]),
	.datac(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[2] .lut_mask = "b8f0";
defparam \SRAM_1|dataout[2] .operation_mode = "normal";
defparam \SRAM_1|dataout[2] .output_mode = "reg_only";
defparam \SRAM_1|dataout[2] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[2] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N5
cyclone_lcell \SRAM_3|dataout[2] (
// Equation(s):
// \SRAM_3|dataout [2] = DFFEAS((\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [33])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a2 ))))) # (!\SRAM_3|mem_rtl_0_bypass [10] & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a2 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_3|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [33]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[2] .lut_mask = "df80";
defparam \SRAM_3|dataout[2] .operation_mode = "normal";
defparam \SRAM_3|dataout[2] .output_mode = "reg_only";
defparam \SRAM_3|dataout[2] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[2] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y19_N5
cyclone_lcell \dataout[2]~reg0 (
// Equation(s):
// \dataout[2]~reg0_regout  = DFFEAS(((\Add0~50  & (\SRAM_2|dataout [2])) # (!\Add0~50  & ((\SRAM_1|dataout [2])))), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [2], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|dataout [2]),
	.datab(\SRAM_1|dataout [2]),
	.datac(\SRAM_3|dataout [2]),
	.datad(\Add0~50 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[2]~reg0 .lut_mask = "aacc";
defparam \dataout[2]~reg0 .operation_mode = "normal";
defparam \dataout[2]~reg0 .output_mode = "reg_only";
defparam \dataout[2]~reg0 .register_cascade_mode = "off";
defparam \dataout[2]~reg0 .sum_lutc_input = "datac";
defparam \dataout[2]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y17_N0
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[34] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [34] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , datain[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(datain[3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[34] .lut_mask = "0000";
defparam \SRAM_1|mem_rtl_0_bypass[34] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[34] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[34] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[34] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[34] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y17_N6
cyclone_lcell \SRAM_2|dataout[3] (
// Equation(s):
// \SRAM_2|dataout [3] = DFFEAS((\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [34])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a3 ))))) # (!\SRAM_2|mem_rtl_0_bypass [10] & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a3 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [34]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[3] .lut_mask = "df80";
defparam \SRAM_2|dataout[3] .operation_mode = "normal";
defparam \SRAM_2|dataout[3] .output_mode = "reg_only";
defparam \SRAM_2|dataout[3] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[3] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y17_N8
cyclone_lcell \SRAM_1|dataout[3] (
// Equation(s):
// \SRAM_1|dataout [3] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [34])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a3 ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a3 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [34]),
	.datab(\SRAM_1|mem_rtl_0_bypass [10]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[3] .lut_mask = "bf80";
defparam \SRAM_1|dataout[3] .operation_mode = "normal";
defparam \SRAM_1|dataout[3] .output_mode = "reg_only";
defparam \SRAM_1|dataout[3] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[3] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N6
cyclone_lcell \SRAM_3|dataout[3] (
// Equation(s):
// \SRAM_3|dataout [3] = DFFEAS((\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [34])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a3 ))))) # (!\SRAM_3|mem_rtl_0_bypass [10] & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a3 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_3|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [34]),
	.datac(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[3] .lut_mask = "d8f0";
defparam \SRAM_3|dataout[3] .operation_mode = "normal";
defparam \SRAM_3|dataout[3] .output_mode = "reg_only";
defparam \SRAM_3|dataout[3] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[3] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y19_N8
cyclone_lcell \dataout[3]~reg0 (
// Equation(s):
// \dataout[3]~reg0_regout  = DFFEAS(((\Add0~50  & (\SRAM_2|dataout [3])) # (!\Add0~50  & ((\SRAM_1|dataout [3])))), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [3], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|dataout [3]),
	.datab(\SRAM_1|dataout [3]),
	.datac(\SRAM_3|dataout [3]),
	.datad(\Add0~50 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[3]~reg0 .lut_mask = "aacc";
defparam \dataout[3]~reg0 .operation_mode = "normal";
defparam \dataout[3]~reg0 .output_mode = "reg_only";
defparam \dataout[3]~reg0 .register_cascade_mode = "off";
defparam \dataout[3]~reg0 .sum_lutc_input = "datac";
defparam \dataout[3]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y20_N2
cyclone_lcell \datain[4] (
// Equation(s):
// datain[4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], \cin~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cin~combout [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[4] .lut_mask = "0000";
defparam \datain[4] .operation_mode = "normal";
defparam \datain[4] .output_mode = "reg_only";
defparam \datain[4] .register_cascade_mode = "off";
defparam \datain[4] .sum_lutc_input = "datac";
defparam \datain[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y19_N7
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[35] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [35] = DFFEAS((((datain[4]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(datain[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[35] .lut_mask = "ff00";
defparam \SRAM_1|mem_rtl_0_bypass[35] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[35] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[35] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[35] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[35] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N4
cyclone_lcell \datain[5] (
// Equation(s):
// datain[5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], \cin~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cin~combout [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[5] .lut_mask = "0000";
defparam \datain[5] .operation_mode = "normal";
defparam \datain[5] .output_mode = "reg_only";
defparam \datain[5] .register_cascade_mode = "off";
defparam \datain[5] .sum_lutc_input = "datac";
defparam \datain[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y19_N1
cyclone_lcell \datain[6] (
// Equation(s):
// datain[6] = DFFEAS((((\cin~combout [6]))), GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cin~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[6] .lut_mask = "ff00";
defparam \datain[6] .operation_mode = "normal";
defparam \datain[6] .output_mode = "reg_only";
defparam \datain[6] .register_cascade_mode = "off";
defparam \datain[6] .sum_lutc_input = "datac";
defparam \datain[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y19_N4
cyclone_lcell \datain[7] (
// Equation(s):
// datain[7] = DFFEAS((((\cin~combout [7]))), GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cin~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[7] .lut_mask = "ff00";
defparam \datain[7] .operation_mode = "normal";
defparam \datain[7] .output_mode = "reg_only";
defparam \datain[7] .register_cascade_mode = "off";
defparam \datain[7] .sum_lutc_input = "datac";
defparam \datain[7] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X33_Y18
cyclone_ram_block \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\SRAM_1|always0~1 ),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\SRAM_1|always0~1 ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({datain[7],datain[6],datain[5],datain[4]}),
	.portaaddr({\address[9]~reg0_regout ,\address[8]~reg0_regout ,\address[7]~reg0_regout ,\address[6]~reg0_regout ,\address[5]~reg0_regout ,\address[4]~reg0_regout ,\address[3]~reg0_regout ,\address[2]~reg0_regout ,\address[1]~reg0_regout ,\address[0]~reg0_regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\Add0~45_combout ,\Add0~40_combout ,\Add0~35_combout ,\Add0~30_combout ,\Add0~25_combout ,\Add0~20_combout ,\Add0~15_combout ,\Add0~10_combout ,\Add0~5_combout ,\Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "SRAM:SRAM_1|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated|ALTSYNCRAM";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X35_Y18_N2
cyclone_lcell \SRAM_1|dataout[4] (
// Equation(s):
// \SRAM_1|dataout [4] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [35])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a4~portbdataout )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [35]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[4] .lut_mask = "df80";
defparam \SRAM_1|dataout[4] .operation_mode = "normal";
defparam \SRAM_1|dataout[4] .output_mode = "reg_only";
defparam \SRAM_1|dataout[4] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[4] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[4] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X33_Y20
cyclone_ram_block \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\SRAM_2|always0~1 ),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\SRAM_2|always0~1 ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({datain[7],datain[6],datain[5],datain[4]}),
	.portaaddr({\address[9]~reg0_regout ,\address[8]~reg0_regout ,\address[7]~reg0_regout ,\address[6]~reg0_regout ,\address[5]~reg0_regout ,\address[4]~reg0_regout ,\address[3]~reg0_regout ,\address[2]~reg0_regout ,\address[1]~reg0_regout ,\address[0]~reg0_regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\Add0~45_combout ,\Add0~40_combout ,\Add0~35_combout ,\Add0~30_combout ,\Add0~25_combout ,\Add0~20_combout ,\Add0~15_combout ,\Add0~10_combout ,\Add0~5_combout ,\Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "SRAM:SRAM_2|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated|ALTSYNCRAM";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X35_Y20_N2
cyclone_lcell \SRAM_2|dataout[4] (
// Equation(s):
// \SRAM_2|dataout [4] = DFFEAS((\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [35])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ))))) # (!\SRAM_2|mem_rtl_0_bypass [10] & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a4~portbdataout )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [35]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[4] .lut_mask = "df80";
defparam \SRAM_2|dataout[4] .operation_mode = "normal";
defparam \SRAM_2|dataout[4] .output_mode = "reg_only";
defparam \SRAM_2|dataout[4] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[4] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[4] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X19_Y19
cyclone_ram_block \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\SRAM_3|always0~1 ),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\SRAM_3|always0~1 ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({datain[7],datain[6],datain[5],datain[4]}),
	.portaaddr({\address[9]~reg0_regout ,\address[8]~reg0_regout ,\address[7]~reg0_regout ,\address[6]~reg0_regout ,\address[5]~reg0_regout ,\address[4]~reg0_regout ,\address[3]~reg0_regout ,\address[2]~reg0_regout ,\address[1]~reg0_regout ,\address[0]~reg0_regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\Add0~45_combout ,\Add0~40_combout ,\Add0~35_combout ,\Add0~30_combout ,\Add0~25_combout ,\Add0~20_combout ,\Add0~15_combout ,\Add0~10_combout ,\Add0~5_combout ,\Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "SRAM:SRAM_3|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated|ALTSYNCRAM";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X21_Y19_N2
cyclone_lcell \SRAM_3|dataout[4] (
// Equation(s):
// \SRAM_3|dataout [4] = DFFEAS((\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [35])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ))))) # (!\SRAM_3|mem_rtl_0_bypass [10] & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a4~portbdataout )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [35]),
	.datab(\SRAM_3|mem_rtl_0_bypass [10]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[4] .lut_mask = "bf80";
defparam \SRAM_3|dataout[4] .operation_mode = "normal";
defparam \SRAM_3|dataout[4] .output_mode = "reg_only";
defparam \SRAM_3|dataout[4] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[4] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N5
cyclone_lcell \dataout[4]~reg0 (
// Equation(s):
// \dataout[4]~reg0_regout  = DFFEAS(((\Add0~50  & ((\SRAM_2|dataout [4]))) # (!\Add0~50  & (\SRAM_1|dataout [4]))), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [4], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|dataout [4]),
	.datab(\SRAM_2|dataout [4]),
	.datac(\SRAM_3|dataout [4]),
	.datad(\Add0~50 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[4]~reg0 .lut_mask = "ccaa";
defparam \dataout[4]~reg0 .operation_mode = "normal";
defparam \dataout[4]~reg0 .output_mode = "reg_only";
defparam \dataout[4]~reg0 .register_cascade_mode = "off";
defparam \dataout[4]~reg0 .sum_lutc_input = "datac";
defparam \dataout[4]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y19_N1
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[36] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [36] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , datain[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(datain[5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[36] .lut_mask = "0000";
defparam \SRAM_1|mem_rtl_0_bypass[36] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[36] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[36] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[36] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[36] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y20_N5
cyclone_lcell \SRAM_2|dataout[5] (
// Equation(s):
// \SRAM_2|dataout [5] = DFFEAS((\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [36])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a5 ))))) # (!\SRAM_2|mem_rtl_0_bypass [10] & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a5 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [36]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[5] .lut_mask = "df80";
defparam \SRAM_2|dataout[5] .operation_mode = "normal";
defparam \SRAM_2|dataout[5] .output_mode = "reg_only";
defparam \SRAM_2|dataout[5] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[5] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y18_N4
cyclone_lcell \SRAM_1|dataout[5] (
// Equation(s):
// \SRAM_1|dataout [5] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [36])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a5 ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a5 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [36]),
	.datac(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[5] .lut_mask = "d8f0";
defparam \SRAM_1|dataout[5] .operation_mode = "normal";
defparam \SRAM_1|dataout[5] .output_mode = "reg_only";
defparam \SRAM_1|dataout[5] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[5] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y19_N5
cyclone_lcell \SRAM_3|dataout[5] (
// Equation(s):
// \SRAM_3|dataout [5] = DFFEAS((\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [36])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a5 ))))) # (!\SRAM_3|mem_rtl_0_bypass [10] & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a5 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [36]),
	.datab(\SRAM_3|mem_rtl_0_bypass [10]),
	.datac(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[5] .lut_mask = "b8f0";
defparam \SRAM_3|dataout[5] .operation_mode = "normal";
defparam \SRAM_3|dataout[5] .output_mode = "reg_only";
defparam \SRAM_3|dataout[5] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[5] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N2
cyclone_lcell \dataout[5]~reg0 (
// Equation(s):
// \dataout[5]~reg0_regout  = DFFEAS(((\Add0~50  & (\SRAM_2|dataout [5])) # (!\Add0~50  & ((\SRAM_1|dataout [5])))), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [5], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|dataout [5]),
	.datab(\SRAM_1|dataout [5]),
	.datac(\SRAM_3|dataout [5]),
	.datad(\Add0~50 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[5]~reg0 .lut_mask = "aacc";
defparam \dataout[5]~reg0 .operation_mode = "normal";
defparam \dataout[5]~reg0 .output_mode = "reg_only";
defparam \dataout[5]~reg0 .register_cascade_mode = "off";
defparam \dataout[5]~reg0 .sum_lutc_input = "datac";
defparam \dataout[5]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y19_N3
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[37] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [37] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , datain[6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(datain[6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[37] .lut_mask = "0000";
defparam \SRAM_1|mem_rtl_0_bypass[37] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[37] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[37] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[37] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[37] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y18_N0
cyclone_lcell \SRAM_1|dataout[6] (
// Equation(s):
// \SRAM_1|dataout [6] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [37])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a6 ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a6 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [37]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[6] .lut_mask = "df80";
defparam \SRAM_1|dataout[6] .operation_mode = "normal";
defparam \SRAM_1|dataout[6] .output_mode = "reg_only";
defparam \SRAM_1|dataout[6] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[6] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N3
cyclone_lcell \SRAM_2|dataout[6] (
// Equation(s):
// \SRAM_2|dataout [6] = DFFEAS((\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0_bypass [10] & (\SRAM_1|mem_rtl_0_bypass [37])) # (!\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a6 ))))) # (!\SRAM_3|mem~6_combout  & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a6 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_3|mem~6_combout ),
	.datab(\SRAM_1|mem_rtl_0_bypass [37]),
	.datac(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\SRAM_2|mem_rtl_0_bypass [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[6] .lut_mask = "d8f0";
defparam \SRAM_2|dataout[6] .operation_mode = "normal";
defparam \SRAM_2|dataout[6] .output_mode = "reg_only";
defparam \SRAM_2|dataout[6] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[6] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y19_N9
cyclone_lcell \SRAM_3|dataout[6] (
// Equation(s):
// \SRAM_3|dataout [6] = DFFEAS((\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [37])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a6 ))))) # (!\SRAM_3|mem_rtl_0_bypass [10] & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a6 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [37]),
	.datab(\SRAM_3|mem_rtl_0_bypass [10]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[6] .lut_mask = "bf80";
defparam \SRAM_3|dataout[6] .operation_mode = "normal";
defparam \SRAM_3|dataout[6] .output_mode = "reg_only";
defparam \SRAM_3|dataout[6] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[6] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N6
cyclone_lcell \dataout[6]~reg0 (
// Equation(s):
// \dataout[6]~reg0_regout  = DFFEAS(((\Add0~50  & ((\SRAM_2|dataout [6]))) # (!\Add0~50  & (\SRAM_1|dataout [6]))), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [6], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|dataout [6]),
	.datab(\SRAM_2|dataout [6]),
	.datac(\SRAM_3|dataout [6]),
	.datad(\Add0~50 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[6]~reg0 .lut_mask = "ccaa";
defparam \dataout[6]~reg0 .operation_mode = "normal";
defparam \dataout[6]~reg0 .output_mode = "reg_only";
defparam \dataout[6]~reg0 .register_cascade_mode = "off";
defparam \dataout[6]~reg0 .sum_lutc_input = "datac";
defparam \dataout[6]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y19_N8
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[38] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [38] = DFFEAS((((datain[7]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(datain[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[38] .lut_mask = "ff00";
defparam \SRAM_1|mem_rtl_0_bypass[38] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[38] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[38] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[38] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[38] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N4
cyclone_lcell \SRAM_2|dataout[7] (
// Equation(s):
// \SRAM_2|dataout [7] = DFFEAS((\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0_bypass [10] & (\SRAM_1|mem_rtl_0_bypass [38])) # (!\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a7 ))))) # (!\SRAM_3|mem~6_combout  & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a7 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_3|mem~6_combout ),
	.datab(\SRAM_1|mem_rtl_0_bypass [38]),
	.datac(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\SRAM_2|mem_rtl_0_bypass [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[7] .lut_mask = "d8f0";
defparam \SRAM_2|dataout[7] .operation_mode = "normal";
defparam \SRAM_2|dataout[7] .output_mode = "reg_only";
defparam \SRAM_2|dataout[7] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[7] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y18_N6
cyclone_lcell \SRAM_1|dataout[7] (
// Equation(s):
// \SRAM_1|dataout [7] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [38])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a7 ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a7 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [38]),
	.datac(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[7] .lut_mask = "d8f0";
defparam \SRAM_1|dataout[7] .operation_mode = "normal";
defparam \SRAM_1|dataout[7] .output_mode = "reg_only";
defparam \SRAM_1|dataout[7] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[7] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y19_N6
cyclone_lcell \SRAM_3|dataout[7] (
// Equation(s):
// \SRAM_3|dataout [7] = DFFEAS((\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [38])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a7 ))))) # (!\SRAM_3|mem_rtl_0_bypass [10] & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a7 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [38]),
	.datab(\SRAM_3|mem_rtl_0_bypass [10]),
	.datac(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[7] .lut_mask = "b8f0";
defparam \SRAM_3|dataout[7] .operation_mode = "normal";
defparam \SRAM_3|dataout[7] .output_mode = "reg_only";
defparam \SRAM_3|dataout[7] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[7] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N5
cyclone_lcell \dataout[7]~reg0 (
// Equation(s):
// \dataout[7]~reg0_regout  = DFFEAS(((\Add0~50  & (\SRAM_2|dataout [7])) # (!\Add0~50  & ((\SRAM_1|dataout [7])))), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [7], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|dataout [7]),
	.datab(\SRAM_1|dataout [7]),
	.datac(\SRAM_3|dataout [7]),
	.datad(\Add0~50 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[7]~reg0 .lut_mask = "aacc";
defparam \dataout[7]~reg0 .operation_mode = "normal";
defparam \dataout[7]~reg0 .output_mode = "reg_only";
defparam \dataout[7]~reg0 .register_cascade_mode = "off";
defparam \dataout[7]~reg0 .sum_lutc_input = "datac";
defparam \dataout[7]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y19_N1
cyclone_lcell \datain[8] (
// Equation(s):
// datain[8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], \cin~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cin~combout [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[8] .lut_mask = "0000";
defparam \datain[8] .operation_mode = "normal";
defparam \datain[8] .output_mode = "reg_only";
defparam \datain[8] .register_cascade_mode = "off";
defparam \datain[8] .sum_lutc_input = "datac";
defparam \datain[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y18_N6
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[39] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [39] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , datain[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(datain[8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[39] .lut_mask = "0000";
defparam \SRAM_1|mem_rtl_0_bypass[39] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[39] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[39] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[39] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[39] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y19_N3
cyclone_lcell \datain[9] (
// Equation(s):
// datain[9] = DFFEAS((((\cin~combout [9]))), GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cin~combout [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[9] .lut_mask = "ff00";
defparam \datain[9] .operation_mode = "normal";
defparam \datain[9] .output_mode = "reg_only";
defparam \datain[9] .register_cascade_mode = "off";
defparam \datain[9] .sum_lutc_input = "datac";
defparam \datain[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y19_N8
cyclone_lcell \datain[10] (
// Equation(s):
// datain[10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], \cin~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cin~combout [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[10] .lut_mask = "0000";
defparam \datain[10] .operation_mode = "normal";
defparam \datain[10] .output_mode = "reg_only";
defparam \datain[10] .register_cascade_mode = "off";
defparam \datain[10] .sum_lutc_input = "datac";
defparam \datain[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y19_N8
cyclone_lcell \datain[11] (
// Equation(s):
// datain[11] = DFFEAS((((\cin~combout [11]))), GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cin~combout [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[11] .lut_mask = "ff00";
defparam \datain[11] .operation_mode = "normal";
defparam \datain[11] .output_mode = "reg_only";
defparam \datain[11] .register_cascade_mode = "off";
defparam \datain[11] .sum_lutc_input = "datac";
defparam \datain[11] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X33_Y19
cyclone_ram_block \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\SRAM_2|always0~1 ),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\SRAM_2|always0~1 ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({datain[11],datain[10],datain[9],datain[8]}),
	.portaaddr({\address[9]~reg0_regout ,\address[8]~reg0_regout ,\address[7]~reg0_regout ,\address[6]~reg0_regout ,\address[5]~reg0_regout ,\address[4]~reg0_regout ,\address[3]~reg0_regout ,\address[2]~reg0_regout ,\address[1]~reg0_regout ,\address[0]~reg0_regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\Add0~45_combout ,\Add0~40_combout ,\Add0~35_combout ,\Add0~30_combout ,\Add0~25_combout ,\Add0~20_combout ,\Add0~15_combout ,\Add0~10_combout ,\Add0~5_combout ,\Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "SRAM:SRAM_2|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated|ALTSYNCRAM";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 4;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 4;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 1023;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 1024;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X35_Y19_N2
cyclone_lcell \SRAM_2|dataout[8] (
// Equation(s):
// \SRAM_2|dataout [8] = DFFEAS((\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0_bypass [10] & (\SRAM_1|mem_rtl_0_bypass [39])) # (!\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ))))) # (!\SRAM_3|mem~6_combout  & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a8~portbdataout )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [39]),
	.datab(\SRAM_3|mem~6_combout ),
	.datac(\SRAM_2|mem_rtl_0_bypass [10]),
	.datad(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[8] .lut_mask = "bf80";
defparam \SRAM_2|dataout[8] .operation_mode = "normal";
defparam \SRAM_2|dataout[8] .output_mode = "reg_only";
defparam \SRAM_2|dataout[8] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[8] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[8] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X19_Y20
cyclone_ram_block \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\SRAM_1|always0~1 ),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\SRAM_1|always0~1 ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({datain[11],datain[10],datain[9],datain[8]}),
	.portaaddr({\address[9]~reg0_regout ,\address[8]~reg0_regout ,\address[7]~reg0_regout ,\address[6]~reg0_regout ,\address[5]~reg0_regout ,\address[4]~reg0_regout ,\address[3]~reg0_regout ,\address[2]~reg0_regout ,\address[1]~reg0_regout ,\address[0]~reg0_regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\Add0~45_combout ,\Add0~40_combout ,\Add0~35_combout ,\Add0~30_combout ,\Add0~25_combout ,\Add0~20_combout ,\Add0~15_combout ,\Add0~10_combout ,\Add0~5_combout ,\Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "SRAM:SRAM_1|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated|ALTSYNCRAM";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 4;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 4;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 1023;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 1024;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X21_Y20_N7
cyclone_lcell \SRAM_1|dataout[8] (
// Equation(s):
// \SRAM_1|dataout [8] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [39])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a8~portbdataout )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [39]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[8] .lut_mask = "df80";
defparam \SRAM_1|dataout[8] .operation_mode = "normal";
defparam \SRAM_1|dataout[8] .output_mode = "reg_only";
defparam \SRAM_1|dataout[8] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[8] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[8] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X19_Y18
cyclone_ram_block \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\SRAM_3|always0~1 ),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\SRAM_3|always0~1 ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({datain[11],datain[10],datain[9],datain[8]}),
	.portaaddr({\address[9]~reg0_regout ,\address[8]~reg0_regout ,\address[7]~reg0_regout ,\address[6]~reg0_regout ,\address[5]~reg0_regout ,\address[4]~reg0_regout ,\address[3]~reg0_regout ,\address[2]~reg0_regout ,\address[1]~reg0_regout ,\address[0]~reg0_regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\Add0~45_combout ,\Add0~40_combout ,\Add0~35_combout ,\Add0~30_combout ,\Add0~25_combout ,\Add0~20_combout ,\Add0~15_combout ,\Add0~10_combout ,\Add0~5_combout ,\Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "SRAM:SRAM_3|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated|ALTSYNCRAM";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 4;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 4;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 1023;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 1024;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X21_Y18_N2
cyclone_lcell \SRAM_3|dataout[8] (
// Equation(s):
// \SRAM_3|dataout [8] = DFFEAS((\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [39])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ))))) # (!\SRAM_3|mem_rtl_0_bypass [10] & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a8~portbdataout )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_3|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [39]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[8] .lut_mask = "df80";
defparam \SRAM_3|dataout[8] .operation_mode = "normal";
defparam \SRAM_3|dataout[8] .output_mode = "reg_only";
defparam \SRAM_3|dataout[8] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[8] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N2
cyclone_lcell \dataout[8]~reg0 (
// Equation(s):
// \dataout[8]~reg0_regout  = DFFEAS(((\Add0~50  & (\SRAM_2|dataout [8])) # (!\Add0~50  & ((\SRAM_1|dataout [8])))), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [8], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|dataout [8]),
	.datab(\SRAM_1|dataout [8]),
	.datac(\SRAM_3|dataout [8]),
	.datad(\Add0~50 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[8]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[8]~reg0 .lut_mask = "aacc";
defparam \dataout[8]~reg0 .operation_mode = "normal";
defparam \dataout[8]~reg0 .output_mode = "reg_only";
defparam \dataout[8]~reg0 .register_cascade_mode = "off";
defparam \dataout[8]~reg0 .sum_lutc_input = "datac";
defparam \dataout[8]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y19_N2
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[40] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [40] = DFFEAS((((datain[9]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(datain[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[40] .lut_mask = "ff00";
defparam \SRAM_1|mem_rtl_0_bypass[40] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[40] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[40] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[40] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[40] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N2
cyclone_lcell \SRAM_1|dataout[9] (
// Equation(s):
// \SRAM_1|dataout [9] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [40])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a9 ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a9 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [40]),
	.datac(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[9] .lut_mask = "d8f0";
defparam \SRAM_1|dataout[9] .operation_mode = "normal";
defparam \SRAM_1|dataout[9] .output_mode = "reg_only";
defparam \SRAM_1|dataout[9] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[9] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y18_N5
cyclone_lcell \SRAM_3|dataout[9] (
// Equation(s):
// \SRAM_3|dataout [9] = DFFEAS((\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [40])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a9 ))))) # (!\SRAM_3|mem_rtl_0_bypass [10] & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a9 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_3|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [40]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[9] .lut_mask = "df80";
defparam \SRAM_3|dataout[9] .operation_mode = "normal";
defparam \SRAM_3|dataout[9] .output_mode = "reg_only";
defparam \SRAM_3|dataout[9] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[9] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y19_N6
cyclone_lcell \SRAM_2|dataout[9] (
// Equation(s):
// \SRAM_2|dataout [9] = DFFEAS((\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [40])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a9 ))))) # (!\SRAM_2|mem_rtl_0_bypass [10] & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a9 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [40]),
	.datab(\SRAM_2|mem_rtl_0_bypass [10]),
	.datac(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[9] .lut_mask = "b8f0";
defparam \SRAM_2|dataout[9] .operation_mode = "normal";
defparam \SRAM_2|dataout[9] .output_mode = "reg_only";
defparam \SRAM_2|dataout[9] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[9] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N8
cyclone_lcell \dataout[9]~reg0 (
// Equation(s):
// \dataout[9]~reg0_regout  = DFFEAS((\Add0~50  & (((\SRAM_2|dataout [9])))) # (!\Add0~50  & (\SRAM_1|dataout [9])), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [9], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|dataout [9]),
	.datab(\Add0~50 ),
	.datac(\SRAM_3|dataout [9]),
	.datad(\SRAM_2|dataout [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[9]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[9]~reg0 .lut_mask = "ee22";
defparam \dataout[9]~reg0 .operation_mode = "normal";
defparam \dataout[9]~reg0 .output_mode = "reg_only";
defparam \dataout[9]~reg0 .register_cascade_mode = "off";
defparam \dataout[9]~reg0 .sum_lutc_input = "datac";
defparam \dataout[9]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y18_N8
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[41] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [41] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , datain[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(datain[10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[41] .lut_mask = "0000";
defparam \SRAM_1|mem_rtl_0_bypass[41] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[41] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[41] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[41] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[41] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y19_N4
cyclone_lcell \SRAM_2|dataout[10] (
// Equation(s):
// \SRAM_2|dataout [10] = DFFEAS((\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [41])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a10 ))))) # (!\SRAM_2|mem_rtl_0_bypass [10] & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a10 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [41]),
	.datab(\SRAM_2|mem_rtl_0_bypass [10]),
	.datac(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[10] .lut_mask = "b8f0";
defparam \SRAM_2|dataout[10] .operation_mode = "normal";
defparam \SRAM_2|dataout[10] .output_mode = "reg_only";
defparam \SRAM_2|dataout[10] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[10] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N4
cyclone_lcell \SRAM_1|dataout[10] (
// Equation(s):
// \SRAM_1|dataout [10] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [41])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a10 ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a10 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [41]),
	.datac(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[10] .lut_mask = "d8f0";
defparam \SRAM_1|dataout[10] .operation_mode = "normal";
defparam \SRAM_1|dataout[10] .output_mode = "reg_only";
defparam \SRAM_1|dataout[10] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[10] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y18_N0
cyclone_lcell \SRAM_3|dataout[10] (
// Equation(s):
// \SRAM_3|dataout [10] = DFFEAS((\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [41])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a10 ))))) # (!\SRAM_3|mem_rtl_0_bypass [10] & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a10 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_3|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [41]),
	.datac(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[10] .lut_mask = "d8f0";
defparam \SRAM_3|dataout[10] .operation_mode = "normal";
defparam \SRAM_3|dataout[10] .output_mode = "reg_only";
defparam \SRAM_3|dataout[10] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[10] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y19_N4
cyclone_lcell \dataout[10]~reg0 (
// Equation(s):
// \dataout[10]~reg0_regout  = DFFEAS(((\Add0~50  & (\SRAM_2|dataout [10])) # (!\Add0~50  & ((\SRAM_1|dataout [10])))), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [10], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|dataout [10]),
	.datab(\SRAM_1|dataout [10]),
	.datac(\SRAM_3|dataout [10]),
	.datad(\Add0~50 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[10]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[10]~reg0 .lut_mask = "aacc";
defparam \dataout[10]~reg0 .operation_mode = "normal";
defparam \dataout[10]~reg0 .output_mode = "reg_only";
defparam \dataout[10]~reg0 .register_cascade_mode = "off";
defparam \dataout[10]~reg0 .sum_lutc_input = "datac";
defparam \dataout[10]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y20_N5
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[42] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [42] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , datain[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(datain[11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[42] .lut_mask = "0000";
defparam \SRAM_1|mem_rtl_0_bypass[42] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[42] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[42] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[42] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[42] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y20_N8
cyclone_lcell \SRAM_1|dataout[11] (
// Equation(s):
// \SRAM_1|dataout [11] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [42])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a11 ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a11 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [42]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[11] .lut_mask = "df80";
defparam \SRAM_1|dataout[11] .operation_mode = "normal";
defparam \SRAM_1|dataout[11] .output_mode = "reg_only";
defparam \SRAM_1|dataout[11] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[11] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y18_N4
cyclone_lcell \SRAM_3|dataout[11] (
// Equation(s):
// \SRAM_3|dataout [11] = DFFEAS((\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [42])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a11 ))))) # (!\SRAM_3|mem_rtl_0_bypass [10] & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a11 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_3|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [42]),
	.datac(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[11] .lut_mask = "d8f0";
defparam \SRAM_3|dataout[11] .operation_mode = "normal";
defparam \SRAM_3|dataout[11] .output_mode = "reg_only";
defparam \SRAM_3|dataout[11] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[11] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y19_N5
cyclone_lcell \SRAM_2|dataout[11] (
// Equation(s):
// \SRAM_2|dataout [11] = DFFEAS((\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0_bypass [10] & (\SRAM_1|mem_rtl_0_bypass [42])) # (!\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a11 ))))) # (!\SRAM_3|mem~6_combout  & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a11 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [42]),
	.datab(\SRAM_3|mem~6_combout ),
	.datac(\SRAM_2|mem_rtl_0_bypass [10]),
	.datad(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[11] .lut_mask = "bf80";
defparam \SRAM_2|dataout[11] .operation_mode = "normal";
defparam \SRAM_2|dataout[11] .output_mode = "reg_only";
defparam \SRAM_2|dataout[11] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[11] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N7
cyclone_lcell \dataout[11]~reg0 (
// Equation(s):
// \dataout[11]~reg0_regout  = DFFEAS((\Add0~50  & (((\SRAM_2|dataout [11])))) # (!\Add0~50  & (\SRAM_1|dataout [11])), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [11], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|dataout [11]),
	.datab(\Add0~50 ),
	.datac(\SRAM_3|dataout [11]),
	.datad(\SRAM_2|dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[11]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[11]~reg0 .lut_mask = "ee22";
defparam \dataout[11]~reg0 .operation_mode = "normal";
defparam \dataout[11]~reg0 .output_mode = "reg_only";
defparam \dataout[11]~reg0 .register_cascade_mode = "off";
defparam \dataout[11]~reg0 .sum_lutc_input = "datac";
defparam \dataout[11]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [12]),
	.regout(),
	.padio(cin[12]));
// synopsys translate_off
defparam \cin[12]~I .input_async_reset = "none";
defparam \cin[12]~I .input_power_up = "low";
defparam \cin[12]~I .input_register_mode = "none";
defparam \cin[12]~I .input_sync_reset = "none";
defparam \cin[12]~I .oe_async_reset = "none";
defparam \cin[12]~I .oe_power_up = "low";
defparam \cin[12]~I .oe_register_mode = "none";
defparam \cin[12]~I .oe_sync_reset = "none";
defparam \cin[12]~I .operation_mode = "input";
defparam \cin[12]~I .output_async_reset = "none";
defparam \cin[12]~I .output_power_up = "low";
defparam \cin[12]~I .output_register_mode = "none";
defparam \cin[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X21_Y23_N9
cyclone_lcell \datain[12] (
// Equation(s):
// datain[12] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], \cin~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cin~combout [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[12] .lut_mask = "0000";
defparam \datain[12] .operation_mode = "normal";
defparam \datain[12] .output_mode = "reg_only";
defparam \datain[12] .register_cascade_mode = "off";
defparam \datain[12] .sum_lutc_input = "datac";
defparam \datain[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y16_N4
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[43] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [43] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , datain[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(datain[12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[43] .lut_mask = "0000";
defparam \SRAM_1|mem_rtl_0_bypass[43] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[43] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[43] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[43] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[43] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [13]),
	.regout(),
	.padio(cin[13]));
// synopsys translate_off
defparam \cin[13]~I .input_async_reset = "none";
defparam \cin[13]~I .input_power_up = "low";
defparam \cin[13]~I .input_register_mode = "none";
defparam \cin[13]~I .input_sync_reset = "none";
defparam \cin[13]~I .oe_async_reset = "none";
defparam \cin[13]~I .oe_power_up = "low";
defparam \cin[13]~I .oe_register_mode = "none";
defparam \cin[13]~I .oe_sync_reset = "none";
defparam \cin[13]~I .operation_mode = "input";
defparam \cin[13]~I .output_async_reset = "none";
defparam \cin[13]~I .output_power_up = "low";
defparam \cin[13]~I .output_register_mode = "none";
defparam \cin[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X21_Y23_N6
cyclone_lcell \datain[13] (
// Equation(s):
// datain[13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], \cin~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cin~combout [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[13] .lut_mask = "0000";
defparam \datain[13] .operation_mode = "normal";
defparam \datain[13] .output_mode = "reg_only";
defparam \datain[13] .register_cascade_mode = "off";
defparam \datain[13] .sum_lutc_input = "datac";
defparam \datain[13] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [14]),
	.regout(),
	.padio(cin[14]));
// synopsys translate_off
defparam \cin[14]~I .input_async_reset = "none";
defparam \cin[14]~I .input_power_up = "low";
defparam \cin[14]~I .input_register_mode = "none";
defparam \cin[14]~I .input_sync_reset = "none";
defparam \cin[14]~I .oe_async_reset = "none";
defparam \cin[14]~I .oe_power_up = "low";
defparam \cin[14]~I .oe_register_mode = "none";
defparam \cin[14]~I .oe_sync_reset = "none";
defparam \cin[14]~I .operation_mode = "input";
defparam \cin[14]~I .output_async_reset = "none";
defparam \cin[14]~I .output_power_up = "low";
defparam \cin[14]~I .output_register_mode = "none";
defparam \cin[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X21_Y23_N4
cyclone_lcell \datain[14] (
// Equation(s):
// datain[14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], \cin~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cin~combout [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[14] .lut_mask = "0000";
defparam \datain[14] .operation_mode = "normal";
defparam \datain[14] .output_mode = "reg_only";
defparam \datain[14] .register_cascade_mode = "off";
defparam \datain[14] .sum_lutc_input = "datac";
defparam \datain[14] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \cin[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cin~combout [15]),
	.regout(),
	.padio(cin[15]));
// synopsys translate_off
defparam \cin[15]~I .input_async_reset = "none";
defparam \cin[15]~I .input_power_up = "low";
defparam \cin[15]~I .input_register_mode = "none";
defparam \cin[15]~I .input_sync_reset = "none";
defparam \cin[15]~I .oe_async_reset = "none";
defparam \cin[15]~I .oe_power_up = "low";
defparam \cin[15]~I .oe_register_mode = "none";
defparam \cin[15]~I .oe_sync_reset = "none";
defparam \cin[15]~I .operation_mode = "input";
defparam \cin[15]~I .output_async_reset = "none";
defparam \cin[15]~I .output_power_up = "low";
defparam \cin[15]~I .output_register_mode = "none";
defparam \cin[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X21_Y23_N2
cyclone_lcell \datain[15] (
// Equation(s):
// datain[15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\choose~combout [0], \cin~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cin~combout [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\choose~combout [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(datain[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \datain[15] .lut_mask = "0000";
defparam \datain[15] .operation_mode = "normal";
defparam \datain[15] .output_mode = "reg_only";
defparam \datain[15] .register_cascade_mode = "off";
defparam \datain[15] .sum_lutc_input = "datac";
defparam \datain[15] .synch_mode = "on";
// synopsys translate_on

// Location: M4K_X33_Y16
cyclone_ram_block \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\SRAM_2|always0~1 ),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\SRAM_2|always0~1 ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({datain[15],datain[14],datain[13],datain[12]}),
	.portaaddr({\address[9]~reg0_regout ,\address[8]~reg0_regout ,\address[7]~reg0_regout ,\address[6]~reg0_regout ,\address[5]~reg0_regout ,\address[4]~reg0_regout ,\address[3]~reg0_regout ,\address[2]~reg0_regout ,\address[1]~reg0_regout ,\address[0]~reg0_regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\Add0~45_combout ,\Add0~40_combout ,\Add0~35_combout ,\Add0~30_combout ,\Add0~25_combout ,\Add0~20_combout ,\Add0~15_combout ,\Add0~10_combout ,\Add0~5_combout ,\Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "SRAM:SRAM_2|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated|ALTSYNCRAM";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 4;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 4;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 1023;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 1024;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \SRAM_2|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X35_Y16_N8
cyclone_lcell \SRAM_2|dataout[12] (
// Equation(s):
// \SRAM_2|dataout [12] = DFFEAS((\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [43])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ))))) # (!\SRAM_2|mem_rtl_0_bypass [10] & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a12~portbdataout )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [43]),
	.datac(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[12] .lut_mask = "d8f0";
defparam \SRAM_2|dataout[12] .operation_mode = "normal";
defparam \SRAM_2|dataout[12] .output_mode = "reg_only";
defparam \SRAM_2|dataout[12] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[12] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[12] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X19_Y23
cyclone_ram_block \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\SRAM_1|always0~1 ),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\SRAM_1|always0~1 ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({datain[15],datain[14],datain[13],datain[12]}),
	.portaaddr({\address[9]~reg0_regout ,\address[8]~reg0_regout ,\address[7]~reg0_regout ,\address[6]~reg0_regout ,\address[5]~reg0_regout ,\address[4]~reg0_regout ,\address[3]~reg0_regout ,\address[2]~reg0_regout ,\address[1]~reg0_regout ,\address[0]~reg0_regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\Add0~45_combout ,\Add0~40_combout ,\Add0~35_combout ,\Add0~30_combout ,\Add0~25_combout ,\Add0~20_combout ,\Add0~15_combout ,\Add0~10_combout ,\Add0~5_combout ,\Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "SRAM:SRAM_1|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated|ALTSYNCRAM";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 4;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 4;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 1023;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 1024;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \SRAM_1|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X21_Y23_N3
cyclone_lcell \SRAM_1|dataout[12] (
// Equation(s):
// \SRAM_1|dataout [12] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [43])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a12~portbdataout )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [43]),
	.datab(\SRAM_1|mem_rtl_0_bypass [10]),
	.datac(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[12] .lut_mask = "b8f0";
defparam \SRAM_1|dataout[12] .operation_mode = "normal";
defparam \SRAM_1|dataout[12] .output_mode = "reg_only";
defparam \SRAM_1|dataout[12] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[12] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[12] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X19_Y22
cyclone_ram_block \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\SRAM_3|always0~1 ),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\SRAM_3|always0~1 ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({datain[15],datain[14],datain[13],datain[12]}),
	.portaaddr({\address[9]~reg0_regout ,\address[8]~reg0_regout ,\address[7]~reg0_regout ,\address[6]~reg0_regout ,\address[5]~reg0_regout ,\address[4]~reg0_regout ,\address[3]~reg0_regout ,\address[2]~reg0_regout ,\address[1]~reg0_regout ,\address[0]~reg0_regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\Add0~45_combout ,\Add0~40_combout ,\Add0~35_combout ,\Add0~30_combout ,\Add0~25_combout ,\Add0~20_combout ,\Add0~15_combout ,\Add0~10_combout ,\Add0~5_combout ,\Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "SRAM:SRAM_3|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated|ALTSYNCRAM";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 4;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 4;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 1023;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 1024;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \SRAM_3|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X21_Y22_N2
cyclone_lcell \SRAM_3|dataout[12] (
// Equation(s):
// \SRAM_3|dataout [12] = DFFEAS((\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [43])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ))))) # (!\SRAM_3|mem_rtl_0_bypass [10] & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a12~portbdataout )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [43]),
	.datab(\SRAM_3|mem_rtl_0_bypass [10]),
	.datac(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[12] .lut_mask = "b8f0";
defparam \SRAM_3|dataout[12] .operation_mode = "normal";
defparam \SRAM_3|dataout[12] .output_mode = "reg_only";
defparam \SRAM_3|dataout[12] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[12] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N4
cyclone_lcell \dataout[12]~reg0 (
// Equation(s):
// \dataout[12]~reg0_regout  = DFFEAS(((\Add0~50  & (\SRAM_2|dataout [12])) # (!\Add0~50  & ((\SRAM_1|dataout [12])))), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [12], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|dataout [12]),
	.datab(\SRAM_1|dataout [12]),
	.datac(\SRAM_3|dataout [12]),
	.datad(\Add0~50 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[12]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[12]~reg0 .lut_mask = "aacc";
defparam \dataout[12]~reg0 .operation_mode = "normal";
defparam \dataout[12]~reg0 .output_mode = "reg_only";
defparam \dataout[12]~reg0 .register_cascade_mode = "off";
defparam \dataout[12]~reg0 .sum_lutc_input = "datac";
defparam \dataout[12]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y22_N6
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[44] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [44] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , datain[13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(datain[13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[44] .lut_mask = "0000";
defparam \SRAM_1|mem_rtl_0_bypass[44] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[44] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[44] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[44] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[44] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y23_N5
cyclone_lcell \SRAM_1|dataout[13] (
// Equation(s):
// \SRAM_1|dataout [13] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [44])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a13 ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a13 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [44]),
	.datab(\SRAM_1|mem_rtl_0_bypass [10]),
	.datac(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[13] .lut_mask = "b8f0";
defparam \SRAM_1|dataout[13] .operation_mode = "normal";
defparam \SRAM_1|dataout[13] .output_mode = "reg_only";
defparam \SRAM_1|dataout[13] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[13] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y16_N0
cyclone_lcell \SRAM_2|dataout[13] (
// Equation(s):
// \SRAM_2|dataout [13] = DFFEAS((\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [44])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a13 ))))) # (!\SRAM_2|mem_rtl_0_bypass [10] & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a13 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [44]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[13] .lut_mask = "df80";
defparam \SRAM_2|dataout[13] .operation_mode = "normal";
defparam \SRAM_2|dataout[13] .output_mode = "reg_only";
defparam \SRAM_2|dataout[13] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[13] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y22_N7
cyclone_lcell \SRAM_3|dataout[13] (
// Equation(s):
// \SRAM_3|dataout [13] = DFFEAS((\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0_bypass [10] & (\SRAM_1|mem_rtl_0_bypass [44])) # (!\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a13 ))))) # (!\SRAM_3|mem~6_combout  & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a13 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_3|mem~6_combout ),
	.datab(\SRAM_3|mem_rtl_0_bypass [10]),
	.datac(\SRAM_1|mem_rtl_0_bypass [44]),
	.datad(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[13] .lut_mask = "f780";
defparam \SRAM_3|dataout[13] .operation_mode = "normal";
defparam \SRAM_3|dataout[13] .output_mode = "reg_only";
defparam \SRAM_3|dataout[13] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[13] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N4
cyclone_lcell \dataout[13]~reg0 (
// Equation(s):
// \dataout[13]~reg0_regout  = DFFEAS(((\Add0~50  & ((\SRAM_2|dataout [13]))) # (!\Add0~50  & (\SRAM_1|dataout [13]))), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [13], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|dataout [13]),
	.datab(\SRAM_2|dataout [13]),
	.datac(\SRAM_3|dataout [13]),
	.datad(\Add0~50 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[13]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[13]~reg0 .lut_mask = "ccaa";
defparam \dataout[13]~reg0 .operation_mode = "normal";
defparam \dataout[13]~reg0 .output_mode = "reg_only";
defparam \dataout[13]~reg0 .register_cascade_mode = "off";
defparam \dataout[13]~reg0 .sum_lutc_input = "datac";
defparam \dataout[13]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y22_N8
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[45] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [45] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , datain[14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(datain[14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[45] .lut_mask = "0000";
defparam \SRAM_1|mem_rtl_0_bypass[45] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[45] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[45] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[45] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[45] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y23_N7
cyclone_lcell \SRAM_1|dataout[14] (
// Equation(s):
// \SRAM_1|dataout [14] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [45])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a14 ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a14 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [45]),
	.datab(\SRAM_1|mem_rtl_0_bypass [10]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[14] .lut_mask = "bf80";
defparam \SRAM_1|dataout[14] .operation_mode = "normal";
defparam \SRAM_1|dataout[14] .output_mode = "reg_only";
defparam \SRAM_1|dataout[14] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[14] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y22_N5
cyclone_lcell \SRAM_3|dataout[14] (
// Equation(s):
// \SRAM_3|dataout [14] = DFFEAS((\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0_bypass [10] & (\SRAM_1|mem_rtl_0_bypass [45])) # (!\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a14 ))))) # (!\SRAM_3|mem~6_combout  & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a14 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_3|mem~6_combout ),
	.datab(\SRAM_3|mem_rtl_0_bypass [10]),
	.datac(\SRAM_1|mem_rtl_0_bypass [45]),
	.datad(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[14] .lut_mask = "f780";
defparam \SRAM_3|dataout[14] .operation_mode = "normal";
defparam \SRAM_3|dataout[14] .output_mode = "reg_only";
defparam \SRAM_3|dataout[14] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[14] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y16_N5
cyclone_lcell \SRAM_2|dataout[14] (
// Equation(s):
// \SRAM_2|dataout [14] = DFFEAS((\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [45])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a14 ))))) # (!\SRAM_2|mem_rtl_0_bypass [10] & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a14 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [45]),
	.datac(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[14] .lut_mask = "d8f0";
defparam \SRAM_2|dataout[14] .operation_mode = "normal";
defparam \SRAM_2|dataout[14] .output_mode = "reg_only";
defparam \SRAM_2|dataout[14] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[14] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N9
cyclone_lcell \dataout[14]~reg0 (
// Equation(s):
// \dataout[14]~reg0_regout  = DFFEAS((\Add0~50  & (((\SRAM_2|dataout [14])))) # (!\Add0~50  & (\SRAM_1|dataout [14])), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [14], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|dataout [14]),
	.datab(\Add0~50 ),
	.datac(\SRAM_3|dataout [14]),
	.datad(\SRAM_2|dataout [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[14]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[14]~reg0 .lut_mask = "ee22";
defparam \dataout[14]~reg0 .operation_mode = "normal";
defparam \dataout[14]~reg0 .output_mode = "reg_only";
defparam \dataout[14]~reg0 .register_cascade_mode = "off";
defparam \dataout[14]~reg0 .sum_lutc_input = "datac";
defparam \dataout[14]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y22_N4
cyclone_lcell \SRAM_1|mem_rtl_0_bypass[46] (
// Equation(s):
// \SRAM_1|mem_rtl_0_bypass [46] = DFFEAS((((datain[15]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(datain[15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|mem_rtl_0_bypass [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|mem_rtl_0_bypass[46] .lut_mask = "ff00";
defparam \SRAM_1|mem_rtl_0_bypass[46] .operation_mode = "normal";
defparam \SRAM_1|mem_rtl_0_bypass[46] .output_mode = "reg_only";
defparam \SRAM_1|mem_rtl_0_bypass[46] .register_cascade_mode = "off";
defparam \SRAM_1|mem_rtl_0_bypass[46] .sum_lutc_input = "datac";
defparam \SRAM_1|mem_rtl_0_bypass[46] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N8
cyclone_lcell \SRAM_1|dataout[15] (
// Equation(s):
// \SRAM_1|dataout [15] = DFFEAS((\SRAM_1|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [46])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a15 ))))) # (!\SRAM_1|mem_rtl_0_bypass [10] & 
// (((\SRAM_1|mem_rtl_0|auto_generated|ram_block1a15 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_1|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [46]),
	.datab(\SRAM_1|mem_rtl_0_bypass [10]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_1|mem_rtl_0|auto_generated|ram_block1a15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_1|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_1|dataout [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_1|dataout[15] .lut_mask = "bf80";
defparam \SRAM_1|dataout[15] .operation_mode = "normal";
defparam \SRAM_1|dataout[15] .output_mode = "reg_only";
defparam \SRAM_1|dataout[15] .register_cascade_mode = "off";
defparam \SRAM_1|dataout[15] .sum_lutc_input = "datac";
defparam \SRAM_1|dataout[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y16_N7
cyclone_lcell \SRAM_2|dataout[15] (
// Equation(s):
// \SRAM_2|dataout [15] = DFFEAS((\SRAM_2|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [46])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a15 ))))) # (!\SRAM_2|mem_rtl_0_bypass [10] & 
// (((\SRAM_2|mem_rtl_0|auto_generated|ram_block1a15 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_2|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_2|mem_rtl_0_bypass [10]),
	.datab(\SRAM_1|mem_rtl_0_bypass [46]),
	.datac(\SRAM_3|mem~6_combout ),
	.datad(\SRAM_2|mem_rtl_0|auto_generated|ram_block1a15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_2|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_2|dataout [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_2|dataout[15] .lut_mask = "df80";
defparam \SRAM_2|dataout[15] .operation_mode = "normal";
defparam \SRAM_2|dataout[15] .output_mode = "reg_only";
defparam \SRAM_2|dataout[15] .register_cascade_mode = "off";
defparam \SRAM_2|dataout[15] .sum_lutc_input = "datac";
defparam \SRAM_2|dataout[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y22_N9
cyclone_lcell \SRAM_3|dataout[15] (
// Equation(s):
// \SRAM_3|dataout [15] = DFFEAS((\SRAM_3|mem_rtl_0_bypass [10] & ((\SRAM_3|mem~6_combout  & (\SRAM_1|mem_rtl_0_bypass [46])) # (!\SRAM_3|mem~6_combout  & ((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a15 ))))) # (!\SRAM_3|mem_rtl_0_bypass [10] & 
// (((\SRAM_3|mem_rtl_0|auto_generated|ram_block1a15 )))), GLOBAL(\clk~combout ), VCC, , \SRAM_3|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|mem_rtl_0_bypass [46]),
	.datab(\SRAM_3|mem_rtl_0_bypass [10]),
	.datac(\SRAM_3|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\SRAM_3|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_3|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SRAM_3|dataout [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SRAM_3|dataout[15] .lut_mask = "b8f0";
defparam \SRAM_3|dataout[15] .operation_mode = "normal";
defparam \SRAM_3|dataout[15] .output_mode = "reg_only";
defparam \SRAM_3|dataout[15] .register_cascade_mode = "off";
defparam \SRAM_3|dataout[15] .sum_lutc_input = "datac";
defparam \SRAM_3|dataout[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N8
cyclone_lcell \dataout[15]~reg0 (
// Equation(s):
// \dataout[15]~reg0_regout  = DFFEAS(((\Add0~50  & ((\SRAM_2|dataout [15]))) # (!\Add0~50  & (\SRAM_1|dataout [15]))), GLOBAL(\clk~combout ), VCC, , \dataout[9]~0_combout , \SRAM_3|dataout [15], , , \Add0~55 )

	.clk(\clk~combout ),
	.dataa(\SRAM_1|dataout [15]),
	.datab(\SRAM_2|dataout [15]),
	.datac(\SRAM_3|dataout [15]),
	.datad(\Add0~50 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Add0~55 ),
	.ena(\dataout[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dataout[15]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dataout[15]~reg0 .lut_mask = "ccaa";
defparam \dataout[15]~reg0 .operation_mode = "normal";
defparam \dataout[15]~reg0 .output_mode = "reg_only";
defparam \dataout[15]~reg0 .register_cascade_mode = "off";
defparam \dataout[15]~reg0 .sum_lutc_input = "datac";
defparam \dataout[15]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: PIN_200,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \address[0]~I (
	.datain(\address[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(address[0]));
// synopsys translate_off
defparam \address[0]~I .input_async_reset = "none";
defparam \address[0]~I .input_power_up = "low";
defparam \address[0]~I .input_register_mode = "none";
defparam \address[0]~I .input_sync_reset = "none";
defparam \address[0]~I .oe_async_reset = "none";
defparam \address[0]~I .oe_power_up = "low";
defparam \address[0]~I .oe_register_mode = "none";
defparam \address[0]~I .oe_sync_reset = "none";
defparam \address[0]~I .operation_mode = "output";
defparam \address[0]~I .output_async_reset = "none";
defparam \address[0]~I .output_power_up = "low";
defparam \address[0]~I .output_register_mode = "none";
defparam \address[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_213,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \address[1]~I (
	.datain(\address[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(address[1]));
// synopsys translate_off
defparam \address[1]~I .input_async_reset = "none";
defparam \address[1]~I .input_power_up = "low";
defparam \address[1]~I .input_register_mode = "none";
defparam \address[1]~I .input_sync_reset = "none";
defparam \address[1]~I .oe_async_reset = "none";
defparam \address[1]~I .oe_power_up = "low";
defparam \address[1]~I .oe_register_mode = "none";
defparam \address[1]~I .oe_sync_reset = "none";
defparam \address[1]~I .operation_mode = "output";
defparam \address[1]~I .output_async_reset = "none";
defparam \address[1]~I .output_power_up = "low";
defparam \address[1]~I .output_register_mode = "none";
defparam \address[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_201,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \address[2]~I (
	.datain(\address[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(address[2]));
// synopsys translate_off
defparam \address[2]~I .input_async_reset = "none";
defparam \address[2]~I .input_power_up = "low";
defparam \address[2]~I .input_register_mode = "none";
defparam \address[2]~I .input_sync_reset = "none";
defparam \address[2]~I .oe_async_reset = "none";
defparam \address[2]~I .oe_power_up = "low";
defparam \address[2]~I .oe_register_mode = "none";
defparam \address[2]~I .oe_sync_reset = "none";
defparam \address[2]~I .operation_mode = "output";
defparam \address[2]~I .output_async_reset = "none";
defparam \address[2]~I .output_power_up = "low";
defparam \address[2]~I .output_register_mode = "none";
defparam \address[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_206,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \address[3]~I (
	.datain(\address[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(address[3]));
// synopsys translate_off
defparam \address[3]~I .input_async_reset = "none";
defparam \address[3]~I .input_power_up = "low";
defparam \address[3]~I .input_register_mode = "none";
defparam \address[3]~I .input_sync_reset = "none";
defparam \address[3]~I .oe_async_reset = "none";
defparam \address[3]~I .oe_power_up = "low";
defparam \address[3]~I .oe_register_mode = "none";
defparam \address[3]~I .oe_sync_reset = "none";
defparam \address[3]~I .operation_mode = "output";
defparam \address[3]~I .output_async_reset = "none";
defparam \address[3]~I .output_power_up = "low";
defparam \address[3]~I .output_register_mode = "none";
defparam \address[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_207,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \address[4]~I (
	.datain(\address[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(address[4]));
// synopsys translate_off
defparam \address[4]~I .input_async_reset = "none";
defparam \address[4]~I .input_power_up = "low";
defparam \address[4]~I .input_register_mode = "none";
defparam \address[4]~I .input_sync_reset = "none";
defparam \address[4]~I .oe_async_reset = "none";
defparam \address[4]~I .oe_power_up = "low";
defparam \address[4]~I .oe_register_mode = "none";
defparam \address[4]~I .oe_sync_reset = "none";
defparam \address[4]~I .operation_mode = "output";
defparam \address[4]~I .output_async_reset = "none";
defparam \address[4]~I .output_power_up = "low";
defparam \address[4]~I .output_register_mode = "none";
defparam \address[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_215,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \address[5]~I (
	.datain(\address[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(address[5]));
// synopsys translate_off
defparam \address[5]~I .input_async_reset = "none";
defparam \address[5]~I .input_power_up = "low";
defparam \address[5]~I .input_register_mode = "none";
defparam \address[5]~I .input_sync_reset = "none";
defparam \address[5]~I .oe_async_reset = "none";
defparam \address[5]~I .oe_power_up = "low";
defparam \address[5]~I .oe_register_mode = "none";
defparam \address[5]~I .oe_sync_reset = "none";
defparam \address[5]~I .operation_mode = "output";
defparam \address[5]~I .output_async_reset = "none";
defparam \address[5]~I .output_power_up = "low";
defparam \address[5]~I .output_register_mode = "none";
defparam \address[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_208,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \address[6]~I (
	.datain(\address[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(address[6]));
// synopsys translate_off
defparam \address[6]~I .input_async_reset = "none";
defparam \address[6]~I .input_power_up = "low";
defparam \address[6]~I .input_register_mode = "none";
defparam \address[6]~I .input_sync_reset = "none";
defparam \address[6]~I .oe_async_reset = "none";
defparam \address[6]~I .oe_power_up = "low";
defparam \address[6]~I .oe_register_mode = "none";
defparam \address[6]~I .oe_sync_reset = "none";
defparam \address[6]~I .operation_mode = "output";
defparam \address[6]~I .output_async_reset = "none";
defparam \address[6]~I .output_power_up = "low";
defparam \address[6]~I .output_register_mode = "none";
defparam \address[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_203,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \address[7]~I (
	.datain(\address[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(address[7]));
// synopsys translate_off
defparam \address[7]~I .input_async_reset = "none";
defparam \address[7]~I .input_power_up = "low";
defparam \address[7]~I .input_register_mode = "none";
defparam \address[7]~I .input_sync_reset = "none";
defparam \address[7]~I .oe_async_reset = "none";
defparam \address[7]~I .oe_power_up = "low";
defparam \address[7]~I .oe_register_mode = "none";
defparam \address[7]~I .oe_sync_reset = "none";
defparam \address[7]~I .operation_mode = "output";
defparam \address[7]~I .output_async_reset = "none";
defparam \address[7]~I .output_power_up = "low";
defparam \address[7]~I .output_register_mode = "none";
defparam \address[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_214,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \address[8]~I (
	.datain(\address[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(address[8]));
// synopsys translate_off
defparam \address[8]~I .input_async_reset = "none";
defparam \address[8]~I .input_power_up = "low";
defparam \address[8]~I .input_register_mode = "none";
defparam \address[8]~I .input_sync_reset = "none";
defparam \address[8]~I .oe_async_reset = "none";
defparam \address[8]~I .oe_power_up = "low";
defparam \address[8]~I .oe_register_mode = "none";
defparam \address[8]~I .oe_sync_reset = "none";
defparam \address[8]~I .operation_mode = "output";
defparam \address[8]~I .output_async_reset = "none";
defparam \address[8]~I .output_power_up = "low";
defparam \address[8]~I .output_register_mode = "none";
defparam \address[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_202,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \address[9]~I (
	.datain(\address[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(address[9]));
// synopsys translate_off
defparam \address[9]~I .input_async_reset = "none";
defparam \address[9]~I .input_power_up = "low";
defparam \address[9]~I .input_register_mode = "none";
defparam \address[9]~I .input_sync_reset = "none";
defparam \address[9]~I .oe_async_reset = "none";
defparam \address[9]~I .oe_power_up = "low";
defparam \address[9]~I .oe_register_mode = "none";
defparam \address[9]~I .oe_sync_reset = "none";
defparam \address[9]~I .operation_mode = "output";
defparam \address[9]~I .output_async_reset = "none";
defparam \address[9]~I .output_power_up = "low";
defparam \address[9]~I .output_register_mode = "none";
defparam \address[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_197,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \address[10]~I (
	.datain(\address[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(address[10]));
// synopsys translate_off
defparam \address[10]~I .input_async_reset = "none";
defparam \address[10]~I .input_power_up = "low";
defparam \address[10]~I .input_register_mode = "none";
defparam \address[10]~I .input_sync_reset = "none";
defparam \address[10]~I .oe_async_reset = "none";
defparam \address[10]~I .oe_power_up = "low";
defparam \address[10]~I .oe_register_mode = "none";
defparam \address[10]~I .oe_sync_reset = "none";
defparam \address[10]~I .operation_mode = "output";
defparam \address[10]~I .output_async_reset = "none";
defparam \address[10]~I .output_power_up = "low";
defparam \address[10]~I .output_register_mode = "none";
defparam \address[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \address[11]~I (
	.datain(\address[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(address[11]));
// synopsys translate_off
defparam \address[11]~I .input_async_reset = "none";
defparam \address[11]~I .input_power_up = "low";
defparam \address[11]~I .input_register_mode = "none";
defparam \address[11]~I .input_sync_reset = "none";
defparam \address[11]~I .oe_async_reset = "none";
defparam \address[11]~I .oe_power_up = "low";
defparam \address[11]~I .oe_register_mode = "none";
defparam \address[11]~I .oe_sync_reset = "none";
defparam \address[11]~I .operation_mode = "output";
defparam \address[11]~I .output_async_reset = "none";
defparam \address[11]~I .output_power_up = "low";
defparam \address[11]~I .output_register_mode = "none";
defparam \address[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[0]~I (
	.datain(\dataout[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[0]));
// synopsys translate_off
defparam \dataout[0]~I .input_async_reset = "none";
defparam \dataout[0]~I .input_power_up = "low";
defparam \dataout[0]~I .input_register_mode = "none";
defparam \dataout[0]~I .input_sync_reset = "none";
defparam \dataout[0]~I .oe_async_reset = "none";
defparam \dataout[0]~I .oe_power_up = "low";
defparam \dataout[0]~I .oe_register_mode = "none";
defparam \dataout[0]~I .oe_sync_reset = "none";
defparam \dataout[0]~I .operation_mode = "output";
defparam \dataout[0]~I .output_async_reset = "none";
defparam \dataout[0]~I .output_power_up = "low";
defparam \dataout[0]~I .output_register_mode = "none";
defparam \dataout[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[1]~I (
	.datain(\dataout[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[1]));
// synopsys translate_off
defparam \dataout[1]~I .input_async_reset = "none";
defparam \dataout[1]~I .input_power_up = "low";
defparam \dataout[1]~I .input_register_mode = "none";
defparam \dataout[1]~I .input_sync_reset = "none";
defparam \dataout[1]~I .oe_async_reset = "none";
defparam \dataout[1]~I .oe_power_up = "low";
defparam \dataout[1]~I .oe_register_mode = "none";
defparam \dataout[1]~I .oe_sync_reset = "none";
defparam \dataout[1]~I .operation_mode = "output";
defparam \dataout[1]~I .output_async_reset = "none";
defparam \dataout[1]~I .output_power_up = "low";
defparam \dataout[1]~I .output_register_mode = "none";
defparam \dataout[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[2]~I (
	.datain(\dataout[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[2]));
// synopsys translate_off
defparam \dataout[2]~I .input_async_reset = "none";
defparam \dataout[2]~I .input_power_up = "low";
defparam \dataout[2]~I .input_register_mode = "none";
defparam \dataout[2]~I .input_sync_reset = "none";
defparam \dataout[2]~I .oe_async_reset = "none";
defparam \dataout[2]~I .oe_power_up = "low";
defparam \dataout[2]~I .oe_register_mode = "none";
defparam \dataout[2]~I .oe_sync_reset = "none";
defparam \dataout[2]~I .operation_mode = "output";
defparam \dataout[2]~I .output_async_reset = "none";
defparam \dataout[2]~I .output_power_up = "low";
defparam \dataout[2]~I .output_register_mode = "none";
defparam \dataout[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[3]~I (
	.datain(\dataout[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[3]));
// synopsys translate_off
defparam \dataout[3]~I .input_async_reset = "none";
defparam \dataout[3]~I .input_power_up = "low";
defparam \dataout[3]~I .input_register_mode = "none";
defparam \dataout[3]~I .input_sync_reset = "none";
defparam \dataout[3]~I .oe_async_reset = "none";
defparam \dataout[3]~I .oe_power_up = "low";
defparam \dataout[3]~I .oe_register_mode = "none";
defparam \dataout[3]~I .oe_sync_reset = "none";
defparam \dataout[3]~I .operation_mode = "output";
defparam \dataout[3]~I .output_async_reset = "none";
defparam \dataout[3]~I .output_power_up = "low";
defparam \dataout[3]~I .output_register_mode = "none";
defparam \dataout[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[4]~I (
	.datain(\dataout[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[4]));
// synopsys translate_off
defparam \dataout[4]~I .input_async_reset = "none";
defparam \dataout[4]~I .input_power_up = "low";
defparam \dataout[4]~I .input_register_mode = "none";
defparam \dataout[4]~I .input_sync_reset = "none";
defparam \dataout[4]~I .oe_async_reset = "none";
defparam \dataout[4]~I .oe_power_up = "low";
defparam \dataout[4]~I .oe_register_mode = "none";
defparam \dataout[4]~I .oe_sync_reset = "none";
defparam \dataout[4]~I .operation_mode = "output";
defparam \dataout[4]~I .output_async_reset = "none";
defparam \dataout[4]~I .output_power_up = "low";
defparam \dataout[4]~I .output_register_mode = "none";
defparam \dataout[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[5]~I (
	.datain(\dataout[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[5]));
// synopsys translate_off
defparam \dataout[5]~I .input_async_reset = "none";
defparam \dataout[5]~I .input_power_up = "low";
defparam \dataout[5]~I .input_register_mode = "none";
defparam \dataout[5]~I .input_sync_reset = "none";
defparam \dataout[5]~I .oe_async_reset = "none";
defparam \dataout[5]~I .oe_power_up = "low";
defparam \dataout[5]~I .oe_register_mode = "none";
defparam \dataout[5]~I .oe_sync_reset = "none";
defparam \dataout[5]~I .operation_mode = "output";
defparam \dataout[5]~I .output_async_reset = "none";
defparam \dataout[5]~I .output_power_up = "low";
defparam \dataout[5]~I .output_register_mode = "none";
defparam \dataout[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[6]~I (
	.datain(\dataout[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[6]));
// synopsys translate_off
defparam \dataout[6]~I .input_async_reset = "none";
defparam \dataout[6]~I .input_power_up = "low";
defparam \dataout[6]~I .input_register_mode = "none";
defparam \dataout[6]~I .input_sync_reset = "none";
defparam \dataout[6]~I .oe_async_reset = "none";
defparam \dataout[6]~I .oe_power_up = "low";
defparam \dataout[6]~I .oe_register_mode = "none";
defparam \dataout[6]~I .oe_sync_reset = "none";
defparam \dataout[6]~I .operation_mode = "output";
defparam \dataout[6]~I .output_async_reset = "none";
defparam \dataout[6]~I .output_power_up = "low";
defparam \dataout[6]~I .output_register_mode = "none";
defparam \dataout[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[7]~I (
	.datain(\dataout[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[7]));
// synopsys translate_off
defparam \dataout[7]~I .input_async_reset = "none";
defparam \dataout[7]~I .input_power_up = "low";
defparam \dataout[7]~I .input_register_mode = "none";
defparam \dataout[7]~I .input_sync_reset = "none";
defparam \dataout[7]~I .oe_async_reset = "none";
defparam \dataout[7]~I .oe_power_up = "low";
defparam \dataout[7]~I .oe_register_mode = "none";
defparam \dataout[7]~I .oe_sync_reset = "none";
defparam \dataout[7]~I .operation_mode = "output";
defparam \dataout[7]~I .output_async_reset = "none";
defparam \dataout[7]~I .output_power_up = "low";
defparam \dataout[7]~I .output_register_mode = "none";
defparam \dataout[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[8]~I (
	.datain(\dataout[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[8]));
// synopsys translate_off
defparam \dataout[8]~I .input_async_reset = "none";
defparam \dataout[8]~I .input_power_up = "low";
defparam \dataout[8]~I .input_register_mode = "none";
defparam \dataout[8]~I .input_sync_reset = "none";
defparam \dataout[8]~I .oe_async_reset = "none";
defparam \dataout[8]~I .oe_power_up = "low";
defparam \dataout[8]~I .oe_register_mode = "none";
defparam \dataout[8]~I .oe_sync_reset = "none";
defparam \dataout[8]~I .operation_mode = "output";
defparam \dataout[8]~I .output_async_reset = "none";
defparam \dataout[8]~I .output_power_up = "low";
defparam \dataout[8]~I .output_register_mode = "none";
defparam \dataout[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[9]~I (
	.datain(\dataout[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[9]));
// synopsys translate_off
defparam \dataout[9]~I .input_async_reset = "none";
defparam \dataout[9]~I .input_power_up = "low";
defparam \dataout[9]~I .input_register_mode = "none";
defparam \dataout[9]~I .input_sync_reset = "none";
defparam \dataout[9]~I .oe_async_reset = "none";
defparam \dataout[9]~I .oe_power_up = "low";
defparam \dataout[9]~I .oe_register_mode = "none";
defparam \dataout[9]~I .oe_sync_reset = "none";
defparam \dataout[9]~I .operation_mode = "output";
defparam \dataout[9]~I .output_async_reset = "none";
defparam \dataout[9]~I .output_power_up = "low";
defparam \dataout[9]~I .output_register_mode = "none";
defparam \dataout[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[10]~I (
	.datain(\dataout[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[10]));
// synopsys translate_off
defparam \dataout[10]~I .input_async_reset = "none";
defparam \dataout[10]~I .input_power_up = "low";
defparam \dataout[10]~I .input_register_mode = "none";
defparam \dataout[10]~I .input_sync_reset = "none";
defparam \dataout[10]~I .oe_async_reset = "none";
defparam \dataout[10]~I .oe_power_up = "low";
defparam \dataout[10]~I .oe_register_mode = "none";
defparam \dataout[10]~I .oe_sync_reset = "none";
defparam \dataout[10]~I .operation_mode = "output";
defparam \dataout[10]~I .output_async_reset = "none";
defparam \dataout[10]~I .output_power_up = "low";
defparam \dataout[10]~I .output_register_mode = "none";
defparam \dataout[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[11]~I (
	.datain(\dataout[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[11]));
// synopsys translate_off
defparam \dataout[11]~I .input_async_reset = "none";
defparam \dataout[11]~I .input_power_up = "low";
defparam \dataout[11]~I .input_register_mode = "none";
defparam \dataout[11]~I .input_sync_reset = "none";
defparam \dataout[11]~I .oe_async_reset = "none";
defparam \dataout[11]~I .oe_power_up = "low";
defparam \dataout[11]~I .oe_register_mode = "none";
defparam \dataout[11]~I .oe_sync_reset = "none";
defparam \dataout[11]~I .operation_mode = "output";
defparam \dataout[11]~I .output_async_reset = "none";
defparam \dataout[11]~I .output_power_up = "low";
defparam \dataout[11]~I .output_register_mode = "none";
defparam \dataout[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[12]~I (
	.datain(\dataout[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[12]));
// synopsys translate_off
defparam \dataout[12]~I .input_async_reset = "none";
defparam \dataout[12]~I .input_power_up = "low";
defparam \dataout[12]~I .input_register_mode = "none";
defparam \dataout[12]~I .input_sync_reset = "none";
defparam \dataout[12]~I .oe_async_reset = "none";
defparam \dataout[12]~I .oe_power_up = "low";
defparam \dataout[12]~I .oe_register_mode = "none";
defparam \dataout[12]~I .oe_sync_reset = "none";
defparam \dataout[12]~I .operation_mode = "output";
defparam \dataout[12]~I .output_async_reset = "none";
defparam \dataout[12]~I .output_power_up = "low";
defparam \dataout[12]~I .output_register_mode = "none";
defparam \dataout[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[13]~I (
	.datain(\dataout[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[13]));
// synopsys translate_off
defparam \dataout[13]~I .input_async_reset = "none";
defparam \dataout[13]~I .input_power_up = "low";
defparam \dataout[13]~I .input_register_mode = "none";
defparam \dataout[13]~I .input_sync_reset = "none";
defparam \dataout[13]~I .oe_async_reset = "none";
defparam \dataout[13]~I .oe_power_up = "low";
defparam \dataout[13]~I .oe_register_mode = "none";
defparam \dataout[13]~I .oe_sync_reset = "none";
defparam \dataout[13]~I .operation_mode = "output";
defparam \dataout[13]~I .output_async_reset = "none";
defparam \dataout[13]~I .output_power_up = "low";
defparam \dataout[13]~I .output_register_mode = "none";
defparam \dataout[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[14]~I (
	.datain(\dataout[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[14]));
// synopsys translate_off
defparam \dataout[14]~I .input_async_reset = "none";
defparam \dataout[14]~I .input_power_up = "low";
defparam \dataout[14]~I .input_register_mode = "none";
defparam \dataout[14]~I .input_sync_reset = "none";
defparam \dataout[14]~I .oe_async_reset = "none";
defparam \dataout[14]~I .oe_power_up = "low";
defparam \dataout[14]~I .oe_register_mode = "none";
defparam \dataout[14]~I .oe_sync_reset = "none";
defparam \dataout[14]~I .operation_mode = "output";
defparam \dataout[14]~I .output_async_reset = "none";
defparam \dataout[14]~I .output_power_up = "low";
defparam \dataout[14]~I .output_register_mode = "none";
defparam \dataout[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dataout[15]~I (
	.datain(\dataout[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dataout[15]));
// synopsys translate_off
defparam \dataout[15]~I .input_async_reset = "none";
defparam \dataout[15]~I .input_power_up = "low";
defparam \dataout[15]~I .input_register_mode = "none";
defparam \dataout[15]~I .input_sync_reset = "none";
defparam \dataout[15]~I .oe_async_reset = "none";
defparam \dataout[15]~I .oe_power_up = "low";
defparam \dataout[15]~I .oe_register_mode = "none";
defparam \dataout[15]~I .oe_sync_reset = "none";
defparam \dataout[15]~I .operation_mode = "output";
defparam \dataout[15]~I .output_async_reset = "none";
defparam \dataout[15]~I .output_power_up = "low";
defparam \dataout[15]~I .output_register_mode = "none";
defparam \dataout[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \clk_out~I (
	.datain(\clk~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(clk_out));
// synopsys translate_off
defparam \clk_out~I .input_async_reset = "none";
defparam \clk_out~I .input_power_up = "low";
defparam \clk_out~I .input_register_mode = "none";
defparam \clk_out~I .input_sync_reset = "none";
defparam \clk_out~I .oe_async_reset = "none";
defparam \clk_out~I .oe_power_up = "low";
defparam \clk_out~I .oe_register_mode = "none";
defparam \clk_out~I .oe_sync_reset = "none";
defparam \clk_out~I .operation_mode = "output";
defparam \clk_out~I .output_async_reset = "none";
defparam \clk_out~I .output_power_up = "low";
defparam \clk_out~I .output_register_mode = "none";
defparam \clk_out~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
