Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Sep 29 16:06:33 2024
| Host         : LAPTOP-IMI5H5SA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gtwizard_0_gtpe2_exdes_control_sets_placed.rpt
| Design       : gtwizard_0_gtpe2_exdes
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   273 |
|    Minimum number of control sets                        |   273 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   765 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   273 |
| >= 0 to < 4        |    40 |
| >= 4 to < 6        |    44 |
| >= 6 to < 8        |    20 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     7 |
| >= 16              |   119 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2789 |          690 |
| No           | No                    | Yes                    |             159 |           56 |
| No           | Yes                   | No                     |             779 |          283 |
| Yes          | No                    | No                     |            1490 |          423 |
| Yes          | No                    | Yes                    |             135 |           38 |
| Yes          | Yes                   | No                     |             571 |          166 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                  Clock Signal                                 |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | ila_drp/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | vio_gt_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | ila_tx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                   | ila_tx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                1 |              1 |         1.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | ila_tx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                 | ila_tx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                1 |              1 |         1.00 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | ila_tx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                 | ila_tx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                1 |              1 |         1.00 |
|  drpclk_in_i                                                                  | vio_gt_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                            | vio_gt_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | ila_rx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                   | ila_rx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                1 |              1 |         1.00 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | ila_rx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                 | ila_rx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                1 |              1 |         1.00 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | ila_rx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                 | ila_rx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                1 |              1 |         1.00 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | ila_drp/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | ila_drp/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  drpclk_in_i                                                                  | vio_gt_inst/inst/DECODER_INST/Hold_probe_in_reg_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                |                                                                                                                                                                                                                                                          | gt0_txfsmresetdone_r_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                |                                                                                                                                                                                                                                                          | ila_tx0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[3]                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                |                                                                                                                                                                                                                                                          | gt0_rxresetdone_r_i_1_n_0                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                2 |              4 |         2.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                   |                2 |              4 |         2.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__7_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                            |                2 |              4 |         2.00 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[6]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  drpclk_in_i                                                                  | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                                                            | vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                        |                3 |              4 |         1.33 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__7_n_0                                                                                                                                                                     |                2 |              4 |         2.00 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17]_0[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                   |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__2_n_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17][0]                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                        | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                         |                3 |              4 |         1.33 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | vio_gt_inst/inst/DECODER_INST/wr_en[4]_i_4_0                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sync_pll0lock/E[0]                                                                                                                                                              | vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                        |                3 |              4 |         1.33 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                        | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | ila_drp/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  drpclk_in_i                                                                  | vio_gt_inst/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[3]                                                                                                                                         |                2 |              4 |         2.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[8][0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |              5 |         1.25 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |              6 |         1.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                              |                3 |              6 |         2.00 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                |                                                                                                                                                                                                                                                          | ila_tx0_inst/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                              |                1 |              6 |         6.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                              |                1 |              6 |         6.00 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                           | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                            |                2 |              7 |         3.50 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                              | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                            |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                              |                2 |              7 |         3.50 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | ila_drp/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                |                                                                                                                                                                                                                                                          | gt0_frame_check/clear                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | ila_drp/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |         3.50 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                           | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                            |                2 |              7 |         3.50 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | gt0_frame_check/link_ctr                                                                                                                                                                                                                                 | gt0_frame_check/link_ctr[6]_i_1_n_0                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                              | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                            |                2 |              7 |         3.50 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | gt0_frame_check/wait_before_init_r_reg[6]                                                                                                                                                                                                                | gt0_frame_check/wait_before_init_r0                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | gt0_frame_check/error_detected_r                                                                                                                                                                                                                         | gt0_frame_check/system_reset_r2                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  drpclk_in_i                                                                  | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                                                                                   | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                 |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  drpclk_in_i                                                                  | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count[7]_i_1__0_n_0                                                                                                                                                   | vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                        |                2 |              8 |         4.00 |
|  drpclk_in_i                                                                  | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                                                                                      | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                 |                3 |              8 |         2.67 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  drpclk_in_i                                                                  | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/init_wait_count[7]_i_1_n_0                                                                                                                                                      | vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                        |                2 |              8 |         4.00 |
|  drpclk_in_i                                                                  | gt0_drpaddr_i[8]_i_2_n_0                                                                                                                                                                                                                                 | gt0_drpaddr_i[8]_i_1_n_0                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  drpclk_in_i                                                                  | gtwizard_0_gtpe2_support_i/common_reset_i/init_wait_count                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                           | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                           | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                | ila_drp/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                            |                6 |              9 |         1.50 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |                5 |              9 |         1.80 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | ila_tx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                             | ila_tx0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | ila_tx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                             | ila_tx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                         |                3 |             10 |         3.33 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | ila_rx0_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                 |                3 |             10 |         3.33 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | ila_tx0_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                 |                5 |             10 |         2.00 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | ila_rx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                             | ila_rx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                         |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | ila_drp/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | RESET_IBUF                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             10 |         2.50 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | ila_rx0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                             | ila_rx0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                |                                                                                                                                                                                                                                                          | gt0_frame_check/read_counter_i[9]_i_1_n_0                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | ila_drp/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                6 |             11 |         1.83 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg_0                                                                                                                                               |                4 |             12 |         3.00 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                                                 | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                                                                |                4 |             13 |         3.25 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                 |                2 |             13 |         6.50 |
|  drpclk_in_i                                                                  | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/time_out_counter                                                                                                                                                                | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/reset_time_out                                                                                                                                                 |                4 |             15 |         3.75 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | vio_gt_inst/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                            |                3 |             15 |         5.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                        |                7 |             15 |         2.14 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[0]                                                                                                                                         |               10 |             15 |         1.50 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[1]                                                                                                                                         |                9 |             15 |         1.67 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[2]                                                                                                                                         |                9 |             15 |         1.67 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                |                                                                                                                                                                                                                                                          | gt0_frame_gen/system_reset_r2                                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  drpclk_in_i                                                                  | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sel                                                                                                                                                                             | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_1__0_n_0                                                                                                                                    |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/original_rd_data0                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/next_rd_data                                                                                                                           | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg_0                                                                                                                                               |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                 |                8 |             16 |         2.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                5 |             16 |         3.20 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                 |                7 |             16 |         2.29 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                9 |             16 |         1.78 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | DRP_OUT[15]_i_1_n_0                                                                                                                                                                                                                                      | RESET_IBUF                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  drpclk_in_i                                                                  | vio_gt_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                      | vio_gt_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  drpclk_in_i                                                                  | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/time_out_counter                                                                                                                                                                | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                         |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | vio_gt_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  drpclk_in_i                                                                  | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                                                                                                                                     | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                                                       |                4 |             16 |         4.00 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             17 |         2.83 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                                                    | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/clear                                                                                                                                                          |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  drpclk_in_i                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                8 |             28 |         3.50 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                |                                                                                                                                                                                                                                                          | ila_tx0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                7 |             30 |         4.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |         3.78 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/SR[0]                                                                                                                                                          |               13 |             34 |         2.62 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |                9 |             36 |         4.00 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             37 |         2.85 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |               11 |             40 |         3.64 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          | ila_drp/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                |                                                                                                                                                                                                                                                          | gt0_frame_check/system_reset_r2                                                                                                                                                                                                         |               11 |             42 |         3.82 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               35 |             69 |         1.97 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                |                                                                                                                                                                                                                                                          | ila_rx0_inst/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                 |               32 |             85 |         2.66 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               26 |             97 |         3.73 |
|  drpclk_in_i                                                                  | ila_tx0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  drpclk_in_i                                                                  | ila_rx0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               25 |            104 |         4.16 |
|  drpclk_in_i                                                                  | ila_drp/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               31 |            104 |         3.35 |
|  gtwizard_0_gtpe2_support_i/gt_usrclk_source/gt0_rxusrclk2_out                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              118 |            666 |         5.64 |
|  drpclk_in_i                                                                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              535 |           2232 |         4.17 |
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


