Timing Analyzer report for toolflow
Fri Dec 10 18:38:51 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 3.16        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  78.1%      ;
;     Processor 3            ;  69.7%      ;
;     Processor 4            ;  68.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Fri Dec 10 18:38:36 2021 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 47.09 MHz ; 47.09 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; iCLK  ; -1.236 ; -1.921             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.335 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; iCLK  ; 1.750 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 4.085 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.567 ; 0.000                             ;
+-------+-------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.236 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.439     ; 20.795     ;
; -0.410 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 20.323     ;
; -0.344 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.031     ; 20.311     ;
; -0.341 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.003     ; 20.336     ;
; -0.203 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.428     ; 19.773     ;
; -0.086 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 20.003     ;
; -0.058 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 19.975     ;
; -0.048 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.482     ; 19.564     ;
; -0.029 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 19.948     ;
; -0.028 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.512     ; 19.514     ;
; 0.003  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.482     ; 19.513     ;
; 0.047  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[160]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.482     ; 19.469     ;
; 0.085  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.018     ; 19.895     ;
; 0.085  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 19.831     ;
; 0.156  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 19.761     ;
; 0.277  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 19.278     ;
; 0.289  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[162]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.482     ; 19.227     ;
; 0.297  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[164]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.512     ; 19.189     ;
; 0.329  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[165]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.512     ; 19.157     ;
; 0.358  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.005     ; 19.635     ;
; 0.456  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.351      ; 19.893     ;
; 0.482  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 19.839     ;
; 0.500  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[129]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 19.417     ;
; 0.586  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[131]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 19.330     ;
; 0.634  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.008      ; 19.372     ;
; 0.644  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[130]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 19.269     ;
; 0.689  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 19.228     ;
; 0.690  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.020     ; 19.288     ;
; 0.751  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.355      ; 19.602     ;
; 0.775  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[163]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 19.141     ;
; 0.779  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.355      ; 19.574     ;
; 0.789  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 19.163     ;
; 0.817  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.357      ; 19.538     ;
; 0.828  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 19.497     ;
; 0.837  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 19.085     ;
; 0.856  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 19.469     ;
; 0.863  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.329      ; 19.464     ;
; 0.864  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 19.030     ;
; 0.866  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 19.058     ;
; 0.869  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 19.083     ;
; 0.895  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 19.029     ;
; 0.911  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.336      ; 19.423     ;
; 0.913  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[160]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 19.039     ;
; 0.922  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.354      ; 19.430     ;
; 0.939  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[160]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 18.985     ;
; 0.954  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[132]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 18.962     ;
; 0.993  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.355      ; 19.360     ;
; 0.999  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 19.325     ;
; 1.010  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 18.907     ;
; 1.017  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[169]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 18.899     ;
; 1.052  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 19.273     ;
; 1.092  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.003     ; 18.903     ;
; 1.103  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 18.806     ;
; 1.119  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.007     ; 18.872     ;
; 1.155  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[162]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 18.797     ;
; 1.163  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[164]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 18.759     ;
; 1.172  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[165]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 18.750     ;
; 1.181  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[162]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 18.743     ;
; 1.184  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 19.163     ;
; 1.189  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[164]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 18.705     ;
; 1.192  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[136]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 18.718     ;
; 1.221  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[165]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 18.673     ;
; 1.248  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.090     ;
; 1.276  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.062     ;
; 1.286  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 18.651     ;
; 1.292  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 19.048     ;
; 1.293  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 18.614     ;
; 1.298  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 18.268     ;
; 1.315  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[24] ; iCLK         ; iCLK        ; 20.000       ; -0.449     ; 18.234     ;
; 1.324  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 18.613     ;
; 1.341  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[133]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 18.569     ;
; 1.365  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[129]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.355      ; 18.988     ;
; 1.368  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[160]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 18.569     ;
; 1.373  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[135]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 18.537     ;
; 1.392  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.006      ; 18.612     ;
; 1.392  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[129]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 18.933     ;
; 1.415  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 18.498     ;
; 1.419  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.339      ; 18.918     ;
; 1.443  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 18.470     ;
; 1.452  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[131]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.354      ; 18.900     ;
; 1.453  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.486     ; 18.059     ;
; 1.466  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.426     ; 18.106     ;
; 1.470  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[25] ; iCLK         ; iCLK        ; 20.000       ; -0.003     ; 18.525     ;
; 1.478  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[131]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 18.846     ;
; 1.481  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 18.434     ;
; 1.481  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 18.857     ;
; 1.485  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.516     ; 17.997     ;
; 1.510  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[130]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.351      ; 18.839     ;
; 1.516  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.486     ; 17.996     ;
; 1.516  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.353      ; 18.835     ;
; 1.526  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.355      ; 18.827     ;
; 1.536  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[130]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 18.785     ;
; 1.544  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.353      ; 18.807     ;
; 1.554  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 18.396     ;
; 1.560  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[160]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.486     ; 17.952     ;
; 1.565  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.355      ; 18.788     ;
; 1.566  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 18.354     ;
; 1.585  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 18.740     ;
; 1.586  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 18.326     ;
; 1.597  ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 18.353     ;
+--------+----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                            ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.335 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[77]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.454      ; 1.011      ;
; 0.341 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[93]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.004      ;
; 0.341 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[94]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.004      ;
; 0.346 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[95]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.009      ;
; 0.347 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[64]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.010      ;
; 0.362 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[69]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.025      ;
; 0.364 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[75]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 1.024      ;
; 0.366 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[92]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.029      ;
; 0.373 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[68]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.036      ;
; 0.377 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[67]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.040      ;
; 0.384 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[84]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.454      ; 1.060      ;
; 0.427 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[103]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[113]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.694      ;
; 0.429 ; PCReg:g_PC|s_Q[24]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.714      ;
; 0.429 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[98]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[108]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[137] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[95]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[135] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[93]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[41]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[105]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[106]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[116]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[126]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[136]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[46]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[78]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[105]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[115]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[107]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[117]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.698      ;
; 0.445 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[51]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[83]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.696      ;
; 0.445 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[53]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[85]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.696      ;
; 0.445 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[48]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[80]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.696      ;
; 0.448 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[55]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[87]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.699      ;
; 0.451 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54]      ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[118]                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.718      ;
; 0.527 ; PCReg:g_PC|s_Q[26]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.812      ;
; 0.537 ; PCReg:g_PC|s_Q[25]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.822      ;
; 0.543 ; PCReg:g_PC|s_Q[20]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.810      ;
; 0.543 ; PCReg:g_PC|s_Q[31]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.810      ;
; 0.545 ; PCReg:g_PC|s_Q[14]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.812      ;
; 0.553 ; PCReg:g_PC|s_Q[29]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.820      ;
; 0.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[132]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[36]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.133      ; 0.875      ;
; 0.558 ; PCReg:g_PC|s_Q[4]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.825      ;
; 0.558 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[38]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[70]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.133      ; 0.877      ;
; 0.559 ; PCReg:g_PC|s_Q[4]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.826      ;
; 0.561 ; PCReg:g_PC|s_Q[28]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.828      ;
; 0.573 ; PCReg:g_PC|s_Q[13]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.840      ;
; 0.576 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 1.236      ;
; 0.581 ; PCReg:g_PC|s_Q[21]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.848      ;
; 0.581 ; PCReg:g_PC|s_Q[21]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.848      ;
; 0.581 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[36]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[100]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.866      ;
; 0.592 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57]      ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[121]                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.877      ;
; 0.594 ; PCReg:g_PC|s_Q[1]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.860      ;
; 0.598 ; PCReg:g_PC|s_Q[5]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.865      ;
; 0.599 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[109]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[119]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[42]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[106]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[49]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[81]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[125]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[135]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[73]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 1.256      ;
; 0.599 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[121] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[79]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[130] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[88]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[132] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[90]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[114]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[124]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[112] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[70]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[37]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[101]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[133] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[91]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[125] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[83]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.868      ;
; 0.602 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[44]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[108]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[45]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[109]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[126] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[84]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.869      ;
; 0.605 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56]      ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[120]                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.890      ;
; 0.615 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[54]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[86]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.866      ;
; 0.616 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[50]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[82]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.867      ;
; 0.617 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[40]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[72]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.868      ;
; 0.618 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[78]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 1.275      ;
; 0.621 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[96]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[106]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.887      ;
; 0.628 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[143]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[47]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.895      ;
; 0.632 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[81]   ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[17]                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.899      ;
; 0.633 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[175]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.899      ;
; 0.633 ; PCReg:g_PC|s_Q[25]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.918      ;
; 0.635 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[129]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.902      ;
; 0.642 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[81]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 1.299      ;
; 0.644 ; PCReg:g_PC|s_Q[6]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.912      ;
; 0.645 ; PCReg:g_PC|s_Q[6]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.913      ;
; 0.654 ; PCReg:g_PC|s_Q[28]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.921      ;
; 0.667 ; PCReg:g_PC|s_Q[13]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.934      ;
; 0.675 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[7]   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.340      ;
; 0.677 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[91]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.478      ; 1.377      ;
; 0.680 ; PCReg:g_PC|s_Q[3]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.947      ;
; 0.694 ; PCReg:g_PC|s_Q[21]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.961      ;
; 0.703 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[7]   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.430      ; 1.355      ;
; 0.720 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[7]   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.374      ;
; 0.722 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[65]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.393      ;
; 0.723 ; PCReg:g_PC|s_Q[3]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.990      ;
; 0.735 ; PCReg:g_PC|s_Q[27]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.003      ;
; 0.737 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62]      ; PCReg:g_PC|s_Q[30]                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.004      ;
; 0.739 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[7]   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.430      ; 1.391      ;
; 0.740 ; PCReg:g_PC|s_Q[22]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.007      ;
; 0.742 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[17]   ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[17]                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.009      ;
; 0.763 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[94]   ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[30]                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.030      ;
; 0.763 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[88]   ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[24]                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.030      ;
; 0.764 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[99]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[109]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.031      ;
; 0.765 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[79]   ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[15]                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.032      ;
; 0.767 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[136] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[94]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.035      ;
; 0.768 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[43]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[107]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.034      ;
; 0.771 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[85]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.021      ; 1.014      ;
; 0.772 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[128] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[86]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.038      ;
; 0.774 ; PCReg:g_PC|s_Q[0]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.040      ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.750 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.870     ;
; 1.750 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.870     ;
; 1.750 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.870     ;
; 1.940 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62] ; iCLK         ; iCLK        ; 20.000       ; -0.379     ; 17.679     ;
; 1.940 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63] ; iCLK         ; iCLK        ; 20.000       ; -0.379     ; 17.679     ;
; 2.013 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37] ; iCLK         ; iCLK        ; 20.000       ; -0.382     ; 17.603     ;
; 2.013 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36] ; iCLK         ; iCLK        ; 20.000       ; -0.382     ; 17.603     ;
; 2.112 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54] ; iCLK         ; iCLK        ; 20.000       ; -0.377     ; 17.509     ;
; 2.112 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53] ; iCLK         ; iCLK        ; 20.000       ; -0.377     ; 17.509     ;
; 2.112 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[51] ; iCLK         ; iCLK        ; 20.000       ; -0.377     ; 17.509     ;
; 2.112 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52] ; iCLK         ; iCLK        ; 20.000       ; -0.377     ; 17.509     ;
; 2.112 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55] ; iCLK         ; iCLK        ; 20.000       ; -0.377     ; 17.509     ;
; 2.279 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 20.000       ; -0.379     ; 17.340     ;
; 2.279 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 20.000       ; -0.379     ; 17.340     ;
; 2.279 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 20.000       ; -0.379     ; 17.340     ;
; 2.440 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 20.000       ; 0.064      ; 17.622     ;
; 2.440 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 20.000       ; 0.064      ; 17.622     ;
; 2.440 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 20.000       ; 0.064      ; 17.622     ;
; 2.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.175     ;
; 2.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.175     ;
; 2.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.175     ;
; 2.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.175     ;
; 2.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.175     ;
; 2.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.175     ;
; 2.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.175     ;
; 2.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.175     ;
; 2.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.175     ;
; 2.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.175     ;
; 2.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.175     ;
; 2.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.175     ;
; 2.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.175     ;
; 2.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 17.175     ;
; 2.821 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 20.000       ; -0.002     ; 17.175     ;
; 3.092 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 16.533     ;
; 3.092 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 16.533     ;
; 3.092 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 16.533     ;
; 3.282 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62] ; iCLK         ; iCLK        ; 20.000       ; -0.374     ; 16.342     ;
; 3.282 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63] ; iCLK         ; iCLK        ; 20.000       ; -0.374     ; 16.342     ;
; 3.355 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37] ; iCLK         ; iCLK        ; 20.000       ; -0.377     ; 16.266     ;
; 3.355 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36] ; iCLK         ; iCLK        ; 20.000       ; -0.377     ; 16.266     ;
; 3.454 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54] ; iCLK         ; iCLK        ; 20.000       ; -0.372     ; 16.172     ;
; 3.454 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53] ; iCLK         ; iCLK        ; 20.000       ; -0.372     ; 16.172     ;
; 3.454 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[51] ; iCLK         ; iCLK        ; 20.000       ; -0.372     ; 16.172     ;
; 3.454 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52] ; iCLK         ; iCLK        ; 20.000       ; -0.372     ; 16.172     ;
; 3.454 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55] ; iCLK         ; iCLK        ; 20.000       ; -0.372     ; 16.172     ;
; 3.542 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.918     ;
; 3.542 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.918     ;
; 3.542 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.918     ;
; 3.621 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 20.000       ; -0.374     ; 16.003     ;
; 3.621 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 20.000       ; -0.374     ; 16.003     ;
; 3.621 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 20.000       ; -0.374     ; 16.003     ;
; 3.732 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62] ; iCLK         ; iCLK        ; 20.000       ; -0.539     ; 15.727     ;
; 3.732 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63] ; iCLK         ; iCLK        ; 20.000       ; -0.539     ; 15.727     ;
; 3.782 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 20.000       ; 0.069      ; 16.285     ;
; 3.782 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 20.000       ; 0.069      ; 16.285     ;
; 3.782 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 20.000       ; 0.069      ; 16.285     ;
; 3.787 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 15.838     ;
; 3.787 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 15.838     ;
; 3.787 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 15.838     ;
; 3.787 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 15.838     ;
; 3.787 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 15.838     ;
; 3.787 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 15.838     ;
; 3.787 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 15.838     ;
; 3.787 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 15.838     ;
; 3.787 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 15.838     ;
; 3.787 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 15.838     ;
; 3.787 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 15.838     ;
; 3.787 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 15.838     ;
; 3.787 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 15.838     ;
; 3.787 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 15.838     ;
; 3.805 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37] ; iCLK         ; iCLK        ; 20.000       ; -0.542     ; 15.651     ;
; 3.805 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36] ; iCLK         ; iCLK        ; 20.000       ; -0.542     ; 15.651     ;
; 3.904 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54] ; iCLK         ; iCLK        ; 20.000       ; -0.537     ; 15.557     ;
; 3.904 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53] ; iCLK         ; iCLK        ; 20.000       ; -0.537     ; 15.557     ;
; 3.904 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[51] ; iCLK         ; iCLK        ; 20.000       ; -0.537     ; 15.557     ;
; 3.904 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52] ; iCLK         ; iCLK        ; 20.000       ; -0.537     ; 15.557     ;
; 3.904 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55] ; iCLK         ; iCLK        ; 20.000       ; -0.537     ; 15.557     ;
; 4.071 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 20.000       ; -0.539     ; 15.388     ;
; 4.071 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 20.000       ; -0.539     ; 15.388     ;
; 4.071 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 20.000       ; -0.539     ; 15.388     ;
; 4.163 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 20.000       ; 0.003      ; 15.838     ;
; 4.232 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 15.670     ;
; 4.232 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 15.670     ;
; 4.232 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 15.670     ;
; 4.237 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.223     ;
; 4.237 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.223     ;
; 4.237 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.223     ;
; 4.237 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.223     ;
; 4.237 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.223     ;
; 4.237 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.223     ;
; 4.237 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.223     ;
; 4.237 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.223     ;
; 4.237 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.223     ;
; 4.237 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.223     ;
; 4.237 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.223     ;
; 4.237 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.223     ;
; 4.237 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.223     ;
; 4.237 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 20.000       ; -0.538     ; 15.223     ;
; 4.645 ; mem:IMem|ram~43                                                                               ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 20.000       ; -0.130     ; 15.223     ;
; 4.729 ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:16:dffgI|s_Q[14]                                  ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59] ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 15.167     ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                     ;
+-------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.085 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.540      ; 4.811      ;
; 4.512 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 0.000        ; 0.543      ; 5.241      ;
; 4.512 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 0.000        ; 0.543      ; 5.241      ;
; 4.512 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 0.000        ; 0.543      ; 5.241      ;
; 4.542 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 4.811      ;
; 4.542 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 4.811      ;
; 4.542 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 4.811      ;
; 4.542 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 4.811      ;
; 4.542 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 4.811      ;
; 4.542 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 4.811      ;
; 4.542 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 4.811      ;
; 4.542 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 4.811      ;
; 4.542 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 4.811      ;
; 4.542 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 4.811      ;
; 4.542 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 4.811      ;
; 4.542 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 4.811      ;
; 4.542 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 4.811      ;
; 4.542 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 4.811      ;
; 4.545 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.130      ; 4.861      ;
; 4.701 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 4.969      ;
; 4.701 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 4.969      ;
; 4.701 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 4.969      ;
; 4.817 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.537      ; 5.540      ;
; 4.862 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54] ; iCLK         ; iCLK        ; 0.000        ; 0.084      ; 5.132      ;
; 4.862 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53] ; iCLK         ; iCLK        ; 0.000        ; 0.084      ; 5.132      ;
; 4.862 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[51] ; iCLK         ; iCLK        ; 0.000        ; 0.084      ; 5.132      ;
; 4.862 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52] ; iCLK         ; iCLK        ; 0.000        ; 0.084      ; 5.132      ;
; 4.862 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55] ; iCLK         ; iCLK        ; 0.000        ; 0.084      ; 5.132      ;
; 4.957 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37] ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 5.222      ;
; 4.957 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36] ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 5.222      ;
; 4.986 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 0.000        ; 0.133      ; 5.305      ;
; 4.986 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 0.000        ; 0.133      ; 5.305      ;
; 4.986 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 0.000        ; 0.133      ; 5.305      ;
; 5.002 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 0.000        ; -0.327     ; 4.861      ;
; 5.002 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 0.000        ; -0.327     ; 4.861      ;
; 5.002 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 0.000        ; -0.327     ; 4.861      ;
; 5.002 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 0.000        ; -0.327     ; 4.861      ;
; 5.002 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 0.000        ; -0.327     ; 4.861      ;
; 5.002 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 0.000        ; -0.327     ; 4.861      ;
; 5.002 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 0.000        ; -0.327     ; 4.861      ;
; 5.002 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 0.000        ; -0.327     ; 4.861      ;
; 5.002 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 0.000        ; -0.327     ; 4.861      ;
; 5.002 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 0.000        ; -0.327     ; 4.861      ;
; 5.002 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 0.000        ; -0.327     ; 4.861      ;
; 5.002 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 0.000        ; -0.327     ; 4.861      ;
; 5.002 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 0.000        ; -0.327     ; 4.861      ;
; 5.002 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 0.000        ; -0.327     ; 4.861      ;
; 5.028 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62] ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.296      ;
; 5.028 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63] ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.296      ;
; 5.031 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.534      ; 5.751      ;
; 5.179 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 0.000        ; -0.328     ; 5.037      ;
; 5.179 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 0.000        ; -0.328     ; 5.037      ;
; 5.179 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 0.000        ; -0.328     ; 5.037      ;
; 5.209 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 5.478      ;
; 5.209 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 5.478      ;
; 5.209 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59] ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 5.478      ;
; 5.244 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 0.000        ; 0.540      ; 5.970      ;
; 5.244 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 0.000        ; 0.540      ; 5.970      ;
; 5.244 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 0.000        ; 0.540      ; 5.970      ;
; 5.274 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 5.540      ;
; 5.274 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 5.540      ;
; 5.274 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 5.540      ;
; 5.274 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 5.540      ;
; 5.274 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 5.540      ;
; 5.274 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 5.540      ;
; 5.274 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 5.540      ;
; 5.274 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 5.540      ;
; 5.274 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 5.540      ;
; 5.274 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 5.540      ;
; 5.274 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 5.540      ;
; 5.274 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 5.540      ;
; 5.274 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 5.540      ;
; 5.274 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 5.540      ;
; 5.342 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54] ; iCLK         ; iCLK        ; 0.000        ; -0.326     ; 5.202      ;
; 5.342 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53] ; iCLK         ; iCLK        ; 0.000        ; -0.326     ; 5.202      ;
; 5.342 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[51] ; iCLK         ; iCLK        ; 0.000        ; -0.326     ; 5.202      ;
; 5.342 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52] ; iCLK         ; iCLK        ; 0.000        ; -0.326     ; 5.202      ;
; 5.342 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55] ; iCLK         ; iCLK        ; 0.000        ; -0.326     ; 5.202      ;
; 5.433 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 5.698      ;
; 5.433 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 5.698      ;
; 5.433 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 5.698      ;
; 5.437 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37] ; iCLK         ; iCLK        ; 0.000        ; -0.331     ; 5.292      ;
; 5.437 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36] ; iCLK         ; iCLK        ; 0.000        ; -0.331     ; 5.292      ;
; 5.458 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 0.000        ; 0.537      ; 6.181      ;
; 5.458 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 0.000        ; 0.537      ; 6.181      ;
; 5.458 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 0.000        ; 0.537      ; 6.181      ;
; 5.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 5.751      ;
; 5.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 5.751      ;
; 5.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 5.751      ;
; 5.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 5.751      ;
; 5.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 5.751      ;
; 5.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 5.751      ;
; 5.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 5.751      ;
; 5.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 5.751      ;
; 5.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 5.751      ;
; 5.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 5.751      ;
; 5.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 5.751      ;
; 5.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 5.751      ;
; 5.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 5.751      ;
; 5.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 5.751      ;
+-------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 51.04 MHz ; 51.04 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.409 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.337 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 3.344 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 3.622 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.533 ; 0.000                            ;
+-------+-------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.409 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.388     ; 19.202     ;
; 1.192 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 18.731     ;
; 1.215 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.014     ; 18.770     ;
; 1.254 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.015      ; 18.760     ;
; 1.357 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.381     ; 18.261     ;
; 1.418 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 18.509     ;
; 1.449 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 18.478     ;
; 1.450 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.438     ; 18.111     ;
; 1.463 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 18.466     ;
; 1.489 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.468     ; 18.042     ;
; 1.578 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 18.348     ;
; 1.592 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.002     ; 18.405     ;
; 1.630 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.438     ; 17.931     ;
; 1.691 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 18.236     ;
; 1.711 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[160]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.438     ; 17.850     ;
; 1.789 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.393     ; 17.817     ;
; 1.798 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[165]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.468     ; 17.733     ;
; 1.860 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.014      ; 18.153     ;
; 1.870 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[164]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.468     ; 17.661     ;
; 1.871 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[162]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.438     ; 17.690     ;
; 1.967 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[129]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 17.960     ;
; 1.998 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.298      ; 18.299     ;
; 2.037 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 18.289     ;
; 2.163 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.007     ; 17.829     ;
; 2.191 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 17.736     ;
; 2.202 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.022      ; 17.819     ;
; 2.209 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[130]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 17.714     ;
; 2.224 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.302      ; 18.077     ;
; 2.227 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[131]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 17.699     ;
; 2.255 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.302      ; 18.046     ;
; 2.256 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 17.679     ;
; 2.263 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 18.067     ;
; 2.269 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.304      ; 18.034     ;
; 2.294 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 18.036     ;
; 2.295 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 17.669     ;
; 2.295 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 17.610     ;
; 2.308 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.333      ; 18.024     ;
; 2.334 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[163]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 17.592     ;
; 2.334 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 17.600     ;
; 2.375 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.310      ; 17.934     ;
; 2.384 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 17.916     ;
; 2.423 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.330      ; 17.906     ;
; 2.436 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 17.499     ;
; 2.451 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[169]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 17.475     ;
; 2.475 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 17.489     ;
; 2.497 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.302      ; 17.804     ;
; 2.517 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[160]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 17.418     ;
; 2.536 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 17.794     ;
; 2.540 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.005      ; 17.464     ;
; 2.547 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.015      ; 17.467     ;
; 2.552 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[132]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 17.374     ;
; 2.553 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 17.374     ;
; 2.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[160]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 17.408     ;
; 2.572 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 17.346     ;
; 2.601 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 17.712     ;
; 2.604 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[165]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 17.301     ;
; 2.632 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 17.681     ;
; 2.633 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 17.314     ;
; 2.636 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[136]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 17.287     ;
; 2.643 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 17.682     ;
; 2.643 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[165]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 17.291     ;
; 2.646 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 17.669     ;
; 2.672 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 17.245     ;
; 2.676 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[164]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 17.229     ;
; 2.677 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[162]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 17.258     ;
; 2.715 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[164]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 17.219     ;
; 2.716 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[162]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 17.248     ;
; 2.737 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.386     ; 16.876     ;
; 2.750 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[24] ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 16.852     ;
; 2.761 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.313      ; 17.551     ;
; 2.773 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[129]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.302      ; 17.528     ;
; 2.777 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[133]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 17.146     ;
; 2.792 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[135]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 17.131     ;
; 2.798 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 17.124     ;
; 2.808 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.021      ; 17.212     ;
; 2.812 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[129]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 17.518     ;
; 2.813 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 17.134     ;
; 2.829 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 17.093     ;
; 2.830 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 16.726     ;
; 2.843 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 17.081     ;
; 2.869 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.330      ; 17.460     ;
; 2.869 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.473     ; 16.657     ;
; 2.874 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 17.439     ;
; 2.894 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[25] ; iCLK         ; iCLK        ; 20.000       ; 0.016      ; 17.121     ;
; 2.894 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[160]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 17.053     ;
; 2.900 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.330      ; 17.429     ;
; 2.901 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.380     ; 16.718     ;
; 2.901 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.036     ; 17.062     ;
; 2.914 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.332      ; 17.417     ;
; 2.940 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 16.993     ;
; 2.958 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 16.963     ;
; 2.981 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[165]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 16.936     ;
; 2.997 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.302      ; 17.304     ;
; 3.010 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 16.546     ;
; 3.015 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[130]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.298      ; 17.282     ;
; 3.029 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.329      ; 17.299     ;
; 3.033 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[131]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 17.267     ;
; 3.036 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 17.294     ;
; 3.053 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[164]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 16.864     ;
; 3.054 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[130]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 17.272     ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                            ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[77]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.407      ; 0.945      ;
; 0.340 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[93]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.934      ;
; 0.344 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[64]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.938      ;
; 0.345 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[95]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.939      ;
; 0.351 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[94]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.945      ;
; 0.361 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[69]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.954      ;
; 0.367 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[68]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.961      ;
; 0.372 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[92]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.966      ;
; 0.373 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[75]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 0.964      ;
; 0.381 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[67]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.975      ;
; 0.384 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[84]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.407      ; 0.992      ;
; 0.388 ; PCReg:g_PC|s_Q[24]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.648      ;
; 0.395 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[103]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[113]                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[41]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[105]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[106]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[116]                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[98]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[108]                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[137] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[95]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[126]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[136]                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[135] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[93]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[105]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[115]                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[107]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[117]                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[46]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[78]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.413 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[51]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[83]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 0.639      ;
; 0.413 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[53]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[85]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 0.639      ;
; 0.413 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[48]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[80]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 0.639      ;
; 0.415 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54]      ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[118]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.659      ;
; 0.417 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[55]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[87]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 0.643      ;
; 0.477 ; PCReg:g_PC|s_Q[26]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.737      ;
; 0.486 ; PCReg:g_PC|s_Q[25]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.746      ;
; 0.491 ; PCReg:g_PC|s_Q[20]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.735      ;
; 0.492 ; PCReg:g_PC|s_Q[31]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.735      ;
; 0.494 ; PCReg:g_PC|s_Q[14]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.737      ;
; 0.500 ; PCReg:g_PC|s_Q[29]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.744      ;
; 0.504 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[132]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[36]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.123      ; 0.798      ;
; 0.505 ; PCReg:g_PC|s_Q[4]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.748      ;
; 0.506 ; PCReg:g_PC|s_Q[4]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[38]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[70]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.123      ; 0.800      ;
; 0.507 ; PCReg:g_PC|s_Q[28]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.751      ;
; 0.519 ; PCReg:g_PC|s_Q[13]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.762      ;
; 0.526 ; PCReg:g_PC|s_Q[21]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.770      ;
; 0.527 ; PCReg:g_PC|s_Q[21]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.771      ;
; 0.531 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[36]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[100]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.791      ;
; 0.544 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 1.135      ;
; 0.546 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57]      ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[121]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.806      ;
; 0.547 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[49]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[81]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.790      ;
; 0.548 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[109]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[119]                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[42]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[106]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[132] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[90]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[125]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[135]                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[37]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[101]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[121] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[79]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[130] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[88]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[114]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[124]                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[44]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[108]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[125] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[83]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[112] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[70]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[133] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[91]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; PCReg:g_PC|s_Q[1]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[45]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[109]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[126] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[84]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.794      ;
; 0.552 ; PCReg:g_PC|s_Q[5]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.795      ;
; 0.553 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56]      ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[120]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.813      ;
; 0.564 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[73]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.153      ;
; 0.565 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[54]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[86]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 0.791      ;
; 0.566 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[50]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[82]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 0.792      ;
; 0.566 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[40]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[72]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 0.792      ;
; 0.573 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[96]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[106]                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.815      ;
; 0.574 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[143]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[47]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.817      ;
; 0.578 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[81]   ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[17]                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.821      ;
; 0.579 ; PCReg:g_PC|s_Q[25]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.839      ;
; 0.580 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[129]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.823      ;
; 0.587 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[175]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.829      ;
; 0.591 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[78]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.386      ; 1.178      ;
; 0.595 ; PCReg:g_PC|s_Q[6]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.839      ;
; 0.595 ; PCReg:g_PC|s_Q[6]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.839      ;
; 0.598 ; PCReg:g_PC|s_Q[28]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.842      ;
; 0.610 ; PCReg:g_PC|s_Q[13]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[81]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.386      ; 1.198      ;
; 0.623 ; PCReg:g_PC|s_Q[3]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.866      ;
; 0.636 ; PCReg:g_PC|s_Q[21]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.880      ;
; 0.653 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[91]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.428      ; 1.282      ;
; 0.658 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[7]   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 1.251      ;
; 0.659 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[17]   ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[17]                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.902      ;
; 0.663 ; PCReg:g_PC|s_Q[3]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.906      ;
; 0.672 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62]      ; PCReg:g_PC|s_Q[30]                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.915      ;
; 0.678 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[94]   ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[30]                                 ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.922      ;
; 0.679 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[88]   ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[24]                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.922      ;
; 0.680 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[7]   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.384      ; 1.265      ;
; 0.681 ; PCReg:g_PC|s_Q[27]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.925      ;
; 0.681 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[79]   ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[15]                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.924      ;
; 0.683 ; PCReg:g_PC|s_Q[22]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.926      ;
; 0.689 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[80]   ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[16]                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.932      ;
; 0.698 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[65]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 1.296      ;
; 0.699 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[7]   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.385      ; 1.285      ;
; 0.711 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[136] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[94]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.956      ;
; 0.711 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[86]   ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[22]                                 ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.955      ;
; 0.711 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[99]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[109]                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.954      ;
; 0.714 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[43]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[107]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.956      ;
; 0.717 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[128] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[86]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.960      ;
; 0.718 ; PCReg:g_PC|s_Q[0]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.961      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.344 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60] ; iCLK         ; iCLK        ; 20.000       ; -0.333     ; 16.322     ;
; 3.344 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61] ; iCLK         ; iCLK        ; 20.000       ; -0.333     ; 16.322     ;
; 3.344 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59] ; iCLK         ; iCLK        ; 20.000       ; -0.333     ; 16.322     ;
; 3.546 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62] ; iCLK         ; iCLK        ; 20.000       ; -0.333     ; 16.120     ;
; 3.546 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63] ; iCLK         ; iCLK        ; 20.000       ; -0.333     ; 16.120     ;
; 3.588 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37] ; iCLK         ; iCLK        ; 20.000       ; -0.336     ; 16.075     ;
; 3.588 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36] ; iCLK         ; iCLK        ; 20.000       ; -0.336     ; 16.075     ;
; 3.676 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.991     ;
; 3.676 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.991     ;
; 3.676 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[51] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.991     ;
; 3.676 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.991     ;
; 3.676 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.991     ;
; 3.861 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 20.000       ; -0.333     ; 15.805     ;
; 3.861 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 20.000       ; -0.333     ; 15.805     ;
; 3.861 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 20.000       ; -0.333     ; 15.805     ;
; 4.000 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 20.000       ; 0.075      ; 16.074     ;
; 4.000 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 20.000       ; 0.075      ; 16.074     ;
; 4.000 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 20.000       ; 0.075      ; 16.074     ;
; 4.036 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.631     ;
; 4.036 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.631     ;
; 4.036 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.631     ;
; 4.036 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.631     ;
; 4.036 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.631     ;
; 4.036 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.631     ;
; 4.036 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.631     ;
; 4.036 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.631     ;
; 4.036 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.631     ;
; 4.036 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.631     ;
; 4.036 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.631     ;
; 4.036 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.631     ;
; 4.036 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.631     ;
; 4.036 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 20.000       ; -0.332     ; 15.631     ;
; 4.399 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 20.000       ; 0.031      ; 15.631     ;
; 4.489 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60] ; iCLK         ; iCLK        ; 20.000       ; -0.328     ; 15.182     ;
; 4.489 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61] ; iCLK         ; iCLK        ; 20.000       ; -0.328     ; 15.182     ;
; 4.489 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59] ; iCLK         ; iCLK        ; 20.000       ; -0.328     ; 15.182     ;
; 4.691 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62] ; iCLK         ; iCLK        ; 20.000       ; -0.328     ; 14.980     ;
; 4.691 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63] ; iCLK         ; iCLK        ; 20.000       ; -0.328     ; 14.980     ;
; 4.733 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37] ; iCLK         ; iCLK        ; 20.000       ; -0.331     ; 14.935     ;
; 4.733 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36] ; iCLK         ; iCLK        ; 20.000       ; -0.331     ; 14.935     ;
; 4.795 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60] ; iCLK         ; iCLK        ; 20.000       ; -0.509     ; 14.695     ;
; 4.795 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61] ; iCLK         ; iCLK        ; 20.000       ; -0.509     ; 14.695     ;
; 4.795 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59] ; iCLK         ; iCLK        ; 20.000       ; -0.509     ; 14.695     ;
; 4.821 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.851     ;
; 4.821 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.851     ;
; 4.821 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[51] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.851     ;
; 4.821 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.851     ;
; 4.821 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.851     ;
; 4.997 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62] ; iCLK         ; iCLK        ; 20.000       ; -0.509     ; 14.493     ;
; 4.997 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63] ; iCLK         ; iCLK        ; 20.000       ; -0.509     ; 14.493     ;
; 5.006 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 20.000       ; -0.328     ; 14.665     ;
; 5.006 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 20.000       ; -0.328     ; 14.665     ;
; 5.006 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 20.000       ; -0.328     ; 14.665     ;
; 5.039 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37] ; iCLK         ; iCLK        ; 20.000       ; -0.512     ; 14.448     ;
; 5.039 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36] ; iCLK         ; iCLK        ; 20.000       ; -0.512     ; 14.448     ;
; 5.127 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.364     ;
; 5.127 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.364     ;
; 5.127 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[51] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.364     ;
; 5.127 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.364     ;
; 5.127 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.364     ;
; 5.145 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 20.000       ; 0.080      ; 14.934     ;
; 5.145 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 20.000       ; 0.080      ; 14.934     ;
; 5.145 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 20.000       ; 0.080      ; 14.934     ;
; 5.181 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.491     ;
; 5.181 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.491     ;
; 5.181 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.491     ;
; 5.181 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.491     ;
; 5.181 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.491     ;
; 5.181 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.491     ;
; 5.181 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.491     ;
; 5.181 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.491     ;
; 5.181 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.491     ;
; 5.181 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.491     ;
; 5.181 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.491     ;
; 5.181 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.491     ;
; 5.181 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.491     ;
; 5.181 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 20.000       ; -0.327     ; 14.491     ;
; 5.312 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 20.000       ; -0.509     ; 14.178     ;
; 5.312 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 20.000       ; -0.509     ; 14.178     ;
; 5.312 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 20.000       ; -0.509     ; 14.178     ;
; 5.451 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 14.447     ;
; 5.451 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 14.447     ;
; 5.451 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 14.447     ;
; 5.487 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.004     ;
; 5.487 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.004     ;
; 5.487 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.004     ;
; 5.487 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.004     ;
; 5.487 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.004     ;
; 5.487 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.004     ;
; 5.487 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.004     ;
; 5.487 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.004     ;
; 5.487 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.004     ;
; 5.487 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.004     ;
; 5.487 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.004     ;
; 5.487 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.004     ;
; 5.487 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.004     ;
; 5.487 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.004     ;
; 5.544 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 20.000       ; 0.036      ; 14.491     ;
; 5.878 ; mem:IMem|ram~43                                                                               ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 14.004     ;
; 5.893 ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:16:dffgI|s_Q[14]                                  ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59] ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 14.017     ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                      ;
+-------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.622 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 4.305      ;
; 4.006 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 0.000        ; 0.500      ; 4.677      ;
; 4.006 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 0.000        ; 0.500      ; 4.677      ;
; 4.006 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 0.000        ; 0.500      ; 4.677      ;
; 4.058 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.305      ;
; 4.058 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.305      ;
; 4.058 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.305      ;
; 4.058 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.305      ;
; 4.058 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.305      ;
; 4.058 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.305      ;
; 4.058 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.305      ;
; 4.058 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.305      ;
; 4.058 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.305      ;
; 4.058 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.305      ;
; 4.058 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.305      ;
; 4.058 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.305      ;
; 4.058 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.305      ;
; 4.058 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.305      ;
; 4.059 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.136      ; 4.366      ;
; 4.195 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 0.000        ; 0.075      ; 4.441      ;
; 4.195 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 0.000        ; 0.075      ; 4.441      ;
; 4.195 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 0.000        ; 0.075      ; 4.441      ;
; 4.273 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.509      ; 4.953      ;
; 4.338 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.586      ;
; 4.338 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.586      ;
; 4.338 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[51] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.586      ;
; 4.338 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.586      ;
; 4.338 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55] ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.586      ;
; 4.422 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37] ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 4.665      ;
; 4.422 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36] ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 4.665      ;
; 4.443 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 0.000        ; 0.124      ; 4.738      ;
; 4.443 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 0.000        ; 0.124      ; 4.738      ;
; 4.443 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 0.000        ; 0.124      ; 4.738      ;
; 4.474 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.506      ; 5.151      ;
; 4.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62] ; iCLK         ; iCLK        ; 0.000        ; 0.075      ; 4.734      ;
; 4.488 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63] ; iCLK         ; iCLK        ; 0.000        ; 0.075      ; 4.734      ;
; 4.495 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 0.000        ; -0.300     ; 4.366      ;
; 4.495 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 0.000        ; -0.300     ; 4.366      ;
; 4.495 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 0.000        ; -0.300     ; 4.366      ;
; 4.495 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 0.000        ; -0.300     ; 4.366      ;
; 4.495 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 0.000        ; -0.300     ; 4.366      ;
; 4.495 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 0.000        ; -0.300     ; 4.366      ;
; 4.495 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 0.000        ; -0.300     ; 4.366      ;
; 4.495 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 0.000        ; -0.300     ; 4.366      ;
; 4.495 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 0.000        ; -0.300     ; 4.366      ;
; 4.495 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 0.000        ; -0.300     ; 4.366      ;
; 4.495 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 0.000        ; -0.300     ; 4.366      ;
; 4.495 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 0.000        ; -0.300     ; 4.366      ;
; 4.495 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 0.000        ; -0.300     ; 4.366      ;
; 4.495 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 0.000        ; -0.300     ; 4.366      ;
; 4.632 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 0.000        ; -0.301     ; 4.502      ;
; 4.632 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 0.000        ; -0.301     ; 4.502      ;
; 4.632 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 0.000        ; -0.301     ; 4.502      ;
; 4.649 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.896      ;
; 4.649 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.896      ;
; 4.649 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59] ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 4.896      ;
; 4.657 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 0.000        ; 0.497      ; 5.325      ;
; 4.657 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 0.000        ; 0.497      ; 5.325      ;
; 4.657 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 0.000        ; 0.497      ; 5.325      ;
; 4.709 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 4.953      ;
; 4.709 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 4.953      ;
; 4.709 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 4.953      ;
; 4.709 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 4.953      ;
; 4.709 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 4.953      ;
; 4.709 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 4.953      ;
; 4.709 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 4.953      ;
; 4.709 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 4.953      ;
; 4.709 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 4.953      ;
; 4.709 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 4.953      ;
; 4.709 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 4.953      ;
; 4.709 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 4.953      ;
; 4.709 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 4.953      ;
; 4.709 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 4.953      ;
; 4.775 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54] ; iCLK         ; iCLK        ; 0.000        ; -0.299     ; 4.647      ;
; 4.775 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53] ; iCLK         ; iCLK        ; 0.000        ; -0.299     ; 4.647      ;
; 4.775 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[51] ; iCLK         ; iCLK        ; 0.000        ; -0.299     ; 4.647      ;
; 4.775 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52] ; iCLK         ; iCLK        ; 0.000        ; -0.299     ; 4.647      ;
; 4.775 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55] ; iCLK         ; iCLK        ; 0.000        ; -0.299     ; 4.647      ;
; 4.846 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 5.089      ;
; 4.846 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 5.089      ;
; 4.846 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 5.089      ;
; 4.858 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 0.000        ; 0.494      ; 5.523      ;
; 4.858 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 0.000        ; 0.494      ; 5.523      ;
; 4.858 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 0.000        ; 0.494      ; 5.523      ;
; 4.859 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37] ; iCLK         ; iCLK        ; 0.000        ; -0.304     ; 4.726      ;
; 4.859 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36] ; iCLK         ; iCLK        ; 0.000        ; -0.304     ; 4.726      ;
; 4.894 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[49] ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.506      ; 5.571      ;
; 4.910 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 5.151      ;
; 4.910 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 5.151      ;
; 4.910 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 5.151      ;
; 4.910 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 5.151      ;
; 4.910 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 5.151      ;
; 4.910 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 5.151      ;
; 4.910 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 5.151      ;
; 4.910 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 5.151      ;
; 4.910 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 5.151      ;
; 4.910 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 5.151      ;
; 4.910 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 5.151      ;
; 4.910 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 5.151      ;
; 4.910 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 5.151      ;
+-------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 9.798 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.128 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 11.020 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.868 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.374 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.798  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.219     ; 9.970      ;
; 9.990  ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 9.950      ;
; 10.110 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 9.838      ;
; 10.110 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 9.645      ;
; 10.114 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.831      ;
; 10.125 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.820      ;
; 10.154 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.247     ; 9.586      ;
; 10.160 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.214     ; 9.613      ;
; 10.177 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 9.767      ;
; 10.199 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 9.556      ;
; 10.221 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[160]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 9.534      ;
; 10.234 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.021     ; 9.732      ;
; 10.253 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.031     ; 9.703      ;
; 10.254 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.691      ;
; 10.306 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[165]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.247     ; 9.434      ;
; 10.351 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[164]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.247     ; 9.389      ;
; 10.356 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[162]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 9.399      ;
; 10.377 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[129]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.568      ;
; 10.406 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.038     ; 9.543      ;
; 10.426 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.151      ; 9.712      ;
; 10.445 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.141      ; 9.683      ;
; 10.484 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[131]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 9.460      ;
; 10.489 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[130]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 9.451      ;
; 10.523 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 9.239      ;
; 10.528 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.417      ;
; 10.546 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 9.600      ;
; 10.546 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.034     ; 9.407      ;
; 10.550 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.593      ;
; 10.561 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.582      ;
; 10.565 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.149      ; 9.571      ;
; 10.565 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 9.378      ;
; 10.569 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 9.564      ;
; 10.575 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.023     ; 9.389      ;
; 10.580 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 9.553      ;
; 10.590 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 9.348      ;
; 10.596 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.016     ; 9.375      ;
; 10.598 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.134      ; 9.523      ;
; 10.609 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 9.319      ;
; 10.613 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.155      ; 9.529      ;
; 10.615 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.026     ; 9.346      ;
; 10.632 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.145      ; 9.500      ;
; 10.635 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.034     ; 9.318      ;
; 10.637 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[169]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 9.307      ;
; 10.637 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[163]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 9.307      ;
; 10.654 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 9.289      ;
; 10.657 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[160]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.034     ; 9.296      ;
; 10.661 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[132]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 9.283      ;
; 10.676 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[160]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 9.267      ;
; 10.690 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.453      ;
; 10.709 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 9.424      ;
; 10.715 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 9.219      ;
; 10.718 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.142      ; 9.411      ;
; 10.718 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 9.218      ;
; 10.722 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.139      ; 9.404      ;
; 10.733 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.139      ; 9.393      ;
; 10.742 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[165]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 9.196      ;
; 10.747 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.198      ;
; 10.761 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[165]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 9.167      ;
; 10.762 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 9.159      ;
; 10.767 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.149      ; 9.369      ;
; 10.768 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.033     ; 9.186      ;
; 10.785 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.138      ; 9.340      ;
; 10.787 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[164]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 9.151      ;
; 10.792 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[162]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.034     ; 9.161      ;
; 10.796 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[136]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 9.148      ;
; 10.806 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[164]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 9.122      ;
; 10.807 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 9.129      ;
; 10.811 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[162]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 9.132      ;
; 10.813 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[129]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.330      ;
; 10.829 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[160]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 9.107      ;
; 10.832 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[129]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 9.301      ;
; 10.835 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.045     ; 9.107      ;
; 10.835 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.238     ; 8.914      ;
; 10.839 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 9.100      ;
; 10.850 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 9.089      ;
; 10.862 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.139      ; 9.264      ;
; 10.873 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[135]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 9.071      ;
; 10.879 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.253     ; 8.855      ;
; 10.885 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.220     ; 8.882      ;
; 10.887 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.157      ; 9.257      ;
; 10.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.036     ; 9.064      ;
; 10.891 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[133]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 9.053      ;
; 10.891 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.250      ;
; 10.902 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 9.036      ;
; 10.902 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[103]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.239      ;
; 10.914 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[165]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 9.007      ;
; 10.920 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[131]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.155      ; 9.222      ;
; 10.924 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.238     ; 8.825      ;
; 10.925 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[130]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.151      ; 9.213      ;
; 10.931 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 9.005      ;
; 10.937 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.018     ; 9.032      ;
; 10.939 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[131]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.145      ; 9.193      ;
; 10.941 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.022     ; 9.024      ;
; 10.944 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[130]                                         ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.141      ; 9.184      ;
; 10.946 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[160]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.238     ; 8.803      ;
; 10.954 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.153      ; 9.186      ;
; 10.959 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[164]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 8.962      ;
; 10.964 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                        ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.179      ;
; 10.964 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[162]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 8.972      ;
; 10.976 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[161]                                           ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.036     ; 8.975      ;
+--------+----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                             ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.128 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[77]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.470      ;
; 0.138 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[93]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.466      ;
; 0.140 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[94]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.468      ;
; 0.141 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[64]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.469      ;
; 0.142 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[95]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.470      ;
; 0.148 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[84]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.490      ;
; 0.150 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[92]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.478      ;
; 0.151 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[69]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.479      ;
; 0.153 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[68]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.481      ;
; 0.155 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[67]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.483      ;
; 0.157 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[75]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.482      ;
; 0.188 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[103]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[113]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[98]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[108]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[135] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[93]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[105]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[115]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[106]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[116]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[137] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[95]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[126]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[136]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[107]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[117]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[41]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[105]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[46]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[78]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.194 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[51]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[83]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[53]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[85]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[48]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[80]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; PCReg:g_PC|s_Q[24]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.329      ;
; 0.197 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[55]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[87]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.317      ;
; 0.199 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54]      ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[118]                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.325      ;
; 0.240 ; PCReg:g_PC|s_Q[26]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.374      ;
; 0.244 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[132]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[36]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.392      ;
; 0.246 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[38]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[70]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.394      ;
; 0.247 ; PCReg:g_PC|s_Q[20]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; PCReg:g_PC|s_Q[25]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.381      ;
; 0.247 ; PCReg:g_PC|s_Q[31]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.572      ;
; 0.250 ; PCReg:g_PC|s_Q[14]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.375      ;
; 0.253 ; PCReg:g_PC|s_Q[29]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.379      ;
; 0.253 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[36]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[100]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.387      ;
; 0.255 ; PCReg:g_PC|s_Q[4]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.381      ;
; 0.256 ; PCReg:g_PC|s_Q[4]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.382      ;
; 0.257 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57]      ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[121]                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.391      ;
; 0.257 ; PCReg:g_PC|s_Q[1]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.382      ;
; 0.258 ; PCReg:g_PC|s_Q[28]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[73]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 0.581      ;
; 0.261 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[133] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[91]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[42]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[106]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[132] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[90]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[114]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[124]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[130] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[88]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[109]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[119]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[49]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[81]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[125]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[135]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[37]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[101]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[121] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[79]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; PCReg:g_PC|s_Q[13]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[44]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[108]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[125] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[83]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[112] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[70]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[45]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[109]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[126] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[84]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.390      ;
; 0.267 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56]      ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[120]                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.401      ;
; 0.267 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[54]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[86]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[96]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[106]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; PCReg:g_PC|s_Q[5]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[50]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[82]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; PCReg:g_PC|s_Q[21]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.395      ;
; 0.269 ; PCReg:g_PC|s_Q[21]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.395      ;
; 0.269 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[40]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[72]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.389      ;
; 0.277 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[143]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[47]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.403      ;
; 0.278 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[78]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.597      ;
; 0.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[175]    ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.406      ;
; 0.281 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[129]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.407      ;
; 0.286 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[81]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.605      ;
; 0.287 ; PCReg:g_PC|s_Q[6]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; PCReg:g_PC|s_Q[6]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[81]   ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[17]                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.413      ;
; 0.291 ; PCReg:g_PC|s_Q[25]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.425      ;
; 0.298 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[91]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.249      ; 0.651      ;
; 0.300 ; PCReg:g_PC|s_Q[28]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.426      ;
; 0.304 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[7]   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.632      ;
; 0.307 ; PCReg:g_PC|s_Q[13]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.432      ;
; 0.315 ; PCReg:g_PC|s_Q[3]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.441      ;
; 0.319 ; PCReg:g_PC|s_Q[21]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.445      ;
; 0.321 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[7]   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 0.643      ;
; 0.322 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[65]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.652      ;
; 0.322 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[7]   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.645      ;
; 0.329 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[43]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[107]                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.455      ;
; 0.329 ; PCReg:g_PC|s_Q[27]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.456      ;
; 0.330 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[136] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[94]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.457      ;
; 0.330 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[99]     ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[109]                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.455      ;
; 0.333 ; PCReg:g_PC|s_Q[22]                              ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.458      ;
; 0.334 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[128] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[86]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.459      ;
; 0.334 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[17]   ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[17]                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.460      ;
; 0.336 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[34]  ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[98]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.462      ;
; 0.336 ; PCReg:g_PC|s_Q[0]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.461      ;
; 0.337 ; PCReg:g_PC|s_Q[3]                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.463      ;
; 0.339 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[7]   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 0.660      ;
; 0.341 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[85]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 0.473      ;
; 0.342 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62]      ; PCReg:g_PC|s_Q[30]                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.468      ;
; 0.343 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[76]  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 0.475      ;
; 0.344 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[131] ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[89]                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.470      ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.020 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.778      ;
; 11.020 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.778      ;
; 11.020 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.778      ;
; 11.121 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62] ; iCLK         ; iCLK        ; 20.000       ; -0.190     ; 8.676      ;
; 11.121 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63] ; iCLK         ; iCLK        ; 20.000       ; -0.190     ; 8.676      ;
; 11.160 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37] ; iCLK         ; iCLK        ; 20.000       ; -0.195     ; 8.632      ;
; 11.160 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36] ; iCLK         ; iCLK        ; 20.000       ; -0.195     ; 8.632      ;
; 11.221 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54] ; iCLK         ; iCLK        ; 20.000       ; -0.188     ; 8.578      ;
; 11.221 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53] ; iCLK         ; iCLK        ; 20.000       ; -0.188     ; 8.578      ;
; 11.221 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[51] ; iCLK         ; iCLK        ; 20.000       ; -0.188     ; 8.578      ;
; 11.221 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52] ; iCLK         ; iCLK        ; 20.000       ; -0.188     ; 8.578      ;
; 11.221 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55] ; iCLK         ; iCLK        ; 20.000       ; -0.188     ; 8.578      ;
; 11.311 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 20.000       ; -0.190     ; 8.486      ;
; 11.311 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 20.000       ; -0.190     ; 8.486      ;
; 11.311 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 20.000       ; -0.190     ; 8.486      ;
; 11.363 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 20.000       ; 0.014      ; 8.638      ;
; 11.363 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 20.000       ; 0.014      ; 8.638      ;
; 11.363 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 20.000       ; 0.014      ; 8.638      ;
; 11.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.400      ;
; 11.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.400      ;
; 11.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.400      ;
; 11.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.400      ;
; 11.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.400      ;
; 11.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.400      ;
; 11.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.400      ;
; 11.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.400      ;
; 11.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.400      ;
; 11.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.400      ;
; 11.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.400      ;
; 11.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.400      ;
; 11.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.400      ;
; 11.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 20.000       ; -0.189     ; 8.400      ;
; 11.464 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 8.241      ;
; 11.464 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 8.241      ;
; 11.464 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 8.241      ;
; 11.565 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62] ; iCLK         ; iCLK        ; 20.000       ; -0.283     ; 8.139      ;
; 11.565 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63] ; iCLK         ; iCLK        ; 20.000       ; -0.283     ; 8.139      ;
; 11.589 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 20.000       ; 0.002      ; 8.400      ;
; 11.604 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37] ; iCLK         ; iCLK        ; 20.000       ; -0.288     ; 8.095      ;
; 11.604 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36] ; iCLK         ; iCLK        ; 20.000       ; -0.288     ; 8.095      ;
; 11.665 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54] ; iCLK         ; iCLK        ; 20.000       ; -0.281     ; 8.041      ;
; 11.665 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53] ; iCLK         ; iCLK        ; 20.000       ; -0.281     ; 8.041      ;
; 11.665 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[51] ; iCLK         ; iCLK        ; 20.000       ; -0.281     ; 8.041      ;
; 11.665 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52] ; iCLK         ; iCLK        ; 20.000       ; -0.281     ; 8.041      ;
; 11.665 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55] ; iCLK         ; iCLK        ; 20.000       ; -0.281     ; 8.041      ;
; 11.718 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 8.085      ;
; 11.718 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 8.085      ;
; 11.718 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 8.085      ;
; 11.755 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 20.000       ; -0.283     ; 7.949      ;
; 11.755 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 20.000       ; -0.283     ; 7.949      ;
; 11.755 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 20.000       ; -0.283     ; 7.949      ;
; 11.807 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 8.101      ;
; 11.807 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 8.101      ;
; 11.807 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 8.101      ;
; 11.819 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62] ; iCLK         ; iCLK        ; 20.000       ; -0.185     ; 7.983      ;
; 11.819 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63] ; iCLK         ; iCLK        ; 20.000       ; -0.185     ; 7.983      ;
; 11.842 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 7.863      ;
; 11.842 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 7.863      ;
; 11.842 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 7.863      ;
; 11.842 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 7.863      ;
; 11.842 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 7.863      ;
; 11.842 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 7.863      ;
; 11.842 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 7.863      ;
; 11.842 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 7.863      ;
; 11.842 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 7.863      ;
; 11.842 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 7.863      ;
; 11.842 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 7.863      ;
; 11.842 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 7.863      ;
; 11.842 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 7.863      ;
; 11.842 ; mem:IMem|ram~43                                                                               ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 20.000       ; -0.282     ; 7.863      ;
; 11.858 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37] ; iCLK         ; iCLK        ; 20.000       ; -0.190     ; 7.939      ;
; 11.858 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36] ; iCLK         ; iCLK        ; 20.000       ; -0.190     ; 7.939      ;
; 11.919 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54] ; iCLK         ; iCLK        ; 20.000       ; -0.183     ; 7.885      ;
; 11.919 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53] ; iCLK         ; iCLK        ; 20.000       ; -0.183     ; 7.885      ;
; 11.919 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[51] ; iCLK         ; iCLK        ; 20.000       ; -0.183     ; 7.885      ;
; 11.919 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52] ; iCLK         ; iCLK        ; 20.000       ; -0.183     ; 7.885      ;
; 11.919 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55] ; iCLK         ; iCLK        ; 20.000       ; -0.183     ; 7.885      ;
; 12.009 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 20.000       ; -0.185     ; 7.793      ;
; 12.009 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 20.000       ; -0.185     ; 7.793      ;
; 12.009 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 20.000       ; -0.185     ; 7.793      ;
; 12.053 ; mem:IMem|ram~43                                                                               ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 7.863      ;
; 12.061 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 20.000       ; 0.019      ; 7.945      ;
; 12.061 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 20.000       ; 0.019      ; 7.945      ;
; 12.061 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 20.000       ; 0.019      ; 7.945      ;
; 12.096 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 7.707      ;
; 12.096 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 7.707      ;
; 12.096 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 7.707      ;
; 12.096 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 7.707      ;
; 12.096 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 7.707      ;
; 12.096 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 7.707      ;
; 12.096 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 7.707      ;
; 12.096 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 7.707      ;
; 12.096 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 7.707      ;
; 12.096 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 7.707      ;
; 12.096 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 7.707      ;
; 12.096 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 7.707      ;
; 12.096 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 7.707      ;
; 12.096 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a11~portb_address_reg0 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 20.000       ; -0.184     ; 7.707      ;
; 12.101 ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:16:dffgI|s_Q[14]                                  ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59] ; iCLK         ; iCLK        ; 20.000       ; -0.054     ; 7.832      ;
; 12.101 ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:16:dffgI|s_Q[14]                                  ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61] ; iCLK         ; iCLK        ; 20.000       ; -0.054     ; 7.832      ;
+--------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                      ;
+-------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.868 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.288      ; 2.240      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 2.241      ;
; 2.094 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 0.000        ; 0.259      ; 2.437      ;
; 2.094 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 0.000        ; 0.259      ; 2.437      ;
; 2.094 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 0.000        ; 0.259      ; 2.437      ;
; 2.108 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.240      ;
; 2.108 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.240      ;
; 2.108 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.240      ;
; 2.108 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.240      ;
; 2.108 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.240      ;
; 2.108 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.240      ;
; 2.108 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.240      ;
; 2.108 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.240      ;
; 2.108 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.240      ;
; 2.108 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.240      ;
; 2.108 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.240      ;
; 2.108 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.240      ;
; 2.108 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.240      ;
; 2.108 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.240      ;
; 2.187 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 0.000        ; 0.046      ; 2.317      ;
; 2.187 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 0.000        ; 0.046      ; 2.317      ;
; 2.187 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 0.000        ; 0.046      ; 2.317      ;
; 2.187 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.284      ; 2.555      ;
; 2.270 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54] ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 2.403      ;
; 2.270 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53] ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 2.403      ;
; 2.270 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[51] ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 2.403      ;
; 2.270 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52] ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 2.403      ;
; 2.270 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55] ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 2.403      ;
; 2.287 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.438      ;
; 2.287 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.438      ;
; 2.287 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.438      ;
; 2.301 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 0.000        ; -0.144     ; 2.241      ;
; 2.301 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 0.000        ; -0.144     ; 2.241      ;
; 2.301 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 0.000        ; -0.144     ; 2.241      ;
; 2.301 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 0.000        ; -0.144     ; 2.241      ;
; 2.301 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 0.000        ; -0.144     ; 2.241      ;
; 2.301 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 0.000        ; -0.144     ; 2.241      ;
; 2.301 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 0.000        ; -0.144     ; 2.241      ;
; 2.301 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 0.000        ; -0.144     ; 2.241      ;
; 2.301 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 0.000        ; -0.144     ; 2.241      ;
; 2.301 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 0.000        ; -0.144     ; 2.241      ;
; 2.301 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 0.000        ; -0.144     ; 2.241      ;
; 2.301 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 0.000        ; -0.144     ; 2.241      ;
; 2.301 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 0.000        ; -0.144     ; 2.241      ;
; 2.301 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 0.000        ; -0.144     ; 2.241      ;
; 2.313 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37] ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 2.439      ;
; 2.313 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36] ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 2.439      ;
; 2.322 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.279      ; 2.685      ;
; 2.342 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62] ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 2.473      ;
; 2.342 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63] ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 2.473      ;
; 2.380 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 0.000        ; -0.146     ; 2.318      ;
; 2.380 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 0.000        ; -0.146     ; 2.318      ;
; 2.380 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 0.000        ; -0.146     ; 2.318      ;
; 2.413 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 0.000        ; 0.255      ; 2.752      ;
; 2.413 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 0.000        ; 0.255      ; 2.752      ;
; 2.413 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 0.000        ; 0.255      ; 2.752      ;
; 2.427 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.555      ;
; 2.427 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.555      ;
; 2.427 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.555      ;
; 2.427 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.555      ;
; 2.427 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.555      ;
; 2.427 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.555      ;
; 2.427 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.555      ;
; 2.427 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.555      ;
; 2.427 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.555      ;
; 2.427 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48] ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.555      ;
; 2.427 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47] ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.555      ;
; 2.427 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49] ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.555      ;
; 2.427 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[50] ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.555      ;
; 2.427 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33] ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.555      ;
; 2.434 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.566      ;
; 2.434 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.566      ;
; 2.434 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[59] ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 2.566      ;
; 2.463 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54] ; iCLK         ; iCLK        ; 0.000        ; -0.143     ; 2.404      ;
; 2.463 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[53] ; iCLK         ; iCLK        ; 0.000        ; -0.143     ; 2.404      ;
; 2.463 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[51] ; iCLK         ; iCLK        ; 0.000        ; -0.143     ; 2.404      ;
; 2.463 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52] ; iCLK         ; iCLK        ; 0.000        ; -0.143     ; 2.404      ;
; 2.463 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55] ; iCLK         ; iCLK        ; 0.000        ; -0.143     ; 2.404      ;
; 2.494 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[75]  ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.293      ; 2.871      ;
; 2.506 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44] ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 2.632      ;
; 2.506 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46] ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 2.632      ;
; 2.506 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45] ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 2.632      ;
; 2.506 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37] ; iCLK         ; iCLK        ; 0.000        ; -0.150     ; 2.440      ;
; 2.506 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36] ; iCLK         ; iCLK        ; 0.000        ; -0.150     ; 2.440      ;
; 2.526 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[49] ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.279      ; 2.889      ;
; 2.535 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62] ; iCLK         ; iCLK        ; 0.000        ; -0.145     ; 2.474      ;
; 2.535 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[178]   ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63] ; iCLK         ; iCLK        ; 0.000        ; -0.145     ; 2.474      ;
; 2.548 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[56] ; iCLK         ; iCLK        ; 0.000        ; 0.250      ; 2.882      ;
; 2.548 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57] ; iCLK         ; iCLK        ; 0.000        ; 0.250      ; 2.882      ;
; 2.548 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58] ; iCLK         ; iCLK        ; 0.000        ; 0.250      ; 2.882      ;
; 2.557 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[67]  ; mem:IMem|ram~43                            ; iCLK         ; iCLK        ; 0.000        ; 0.297      ; 2.938      ;
; 2.562 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[38] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 2.685      ;
; 2.562 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 2.685      ;
; 2.562 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[39] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 2.685      ;
; 2.562 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 2.685      ;
; 2.562 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 2.685      ;
; 2.562 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 2.685      ;
; 2.562 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 2.685      ;
; 2.562 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 2.685      ;
; 2.562 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[52] ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 2.685      ;
+-------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.236 ; 0.128 ; 1.750    ; 1.868   ; 9.374               ;
;  iCLK            ; -1.236 ; 0.128 ; 1.750    ; 1.868   ; 9.374               ;
; Design-wide TNS  ; -1.921 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; -1.921 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 1059552  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 1059552  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 349140   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 349140   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 1565  ; 1565 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------+
; Clock Status Summary                                        ;
+------------------------------+-------+------+---------------+
; Target                       ; Clock ; Type ; Status        ;
+------------------------------+-------+------+---------------+
; controlUnit:control|ALUOP[0] ;       ; Base ; Unconstrained ;
; iCLK                         ; iCLK  ; Base ; Constrained   ;
+------------------------------+-------+------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Dec 10 18:38:35 2021
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Warning (332125): Found combinational loop of 4 nodes File: /home/ethanp1/ethanp1/Project2/src/ControlHazardDetection.vhd Line: 20
    Warning (332126): Node "g_ControlHazardDetection|IF_Flush|combout"
    Warning (332126): Node "g_ControlHazardDetection|IF_Flush~0|datad"
    Warning (332126): Node "g_ControlHazardDetection|IF_Flush~0|combout"
    Warning (332126): Node "g_ControlHazardDetection|IF_Flush|datab"
Warning (332060): Node: controlUnit:control|ALUOP[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALUcontrol:ALUcont|ALUcontrolOut[1] is being clocked by controlUnit:control|ALUOP[0]
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.236              -1.921 iCLK 
Info (332146): Worst-case hold slack is 0.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.335               0.000 iCLK 
Info (332146): Worst-case recovery slack is 1.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.750               0.000 iCLK 
Info (332146): Worst-case removal slack is 4.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.085               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.567
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.567               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.236
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -1.236 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115): To Node      : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.425      3.425  R        clock network delay
    Info (332115):      3.688      0.263     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115):      6.537      2.849 FR  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadataout[1]
    Info (332115):      7.504      0.967 RR    IC  JalWrite|\G_NBit_MUX:1:MUXI|g_OrGate|o_F~2|datad
    Info (332115):      7.659      0.155 RR  CELL  JalWrite|\G_NBit_MUX:1:MUXI|g_OrGate|o_F~2|combout
    Info (332115):      7.865      0.206 RR    IC  JalWrite|\G_NBit_MUX:1:MUXI|g_OrGate|o_F~3|datad
    Info (332115):      8.020      0.155 RR  CELL  JalWrite|\G_NBit_MUX:1:MUXI|g_OrGate|o_F~3|combout
    Info (332115):      8.954      0.934 RR    IC  g_FwdMux1|o_O[1]~9|datad
    Info (332115):      9.109      0.155 RR  CELL  g_FwdMux1|o_O[1]~9|combout
    Info (332115):     10.078      0.969 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:1:ADD|or0|o_F~0|datac
    Info (332115):     10.365      0.287 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:1:ADD|or0|o_F~0|combout
    Info (332115):     10.594      0.229 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:2:ADD|or0|o_F~0|datad
    Info (332115):     10.749      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:2:ADD|or0|o_F~0|combout
    Info (332115):     10.978      0.229 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:3:ADD|or0|o_F~0|datad
    Info (332115):     11.133      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:3:ADD|or0|o_F~0|combout
    Info (332115):     11.361      0.228 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:4:ADD|or0|o_F~0|datad
    Info (332115):     11.516      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:4:ADD|or0|o_F~0|combout
    Info (332115):     11.743      0.227 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:5:ADD|or0|o_F~0|datad
    Info (332115):     11.898      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:5:ADD|or0|o_F~0|combout
    Info (332115):     12.124      0.226 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:6:ADD|or0|o_F~0|datad
    Info (332115):     12.279      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:6:ADD|or0|o_F~0|combout
    Info (332115):     12.505      0.226 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:7:ADD|or0|o_F~0|datad
    Info (332115):     12.660      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:7:ADD|or0|o_F~0|combout
    Info (332115):     12.885      0.225 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:8:ADD|or0|o_F~0|datac
    Info (332115):     13.172      0.287 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:8:ADD|or0|o_F~0|combout
    Info (332115):     13.398      0.226 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:9:ADD|or0|o_F~0|datac
    Info (332115):     13.685      0.287 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:9:ADD|or0|o_F~0|combout
    Info (332115):     13.911      0.226 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:10:ADD|or0|o_F~0|datad
    Info (332115):     14.066      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:10:ADD|or0|o_F~0|combout
    Info (332115):     14.292      0.226 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:11:ADD|or0|o_F~0|datac
    Info (332115):     14.579      0.287 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:11:ADD|or0|o_F~0|combout
    Info (332115):     14.806      0.227 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:12:ADD|or0|o_F~0|datad
    Info (332115):     14.961      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:12:ADD|or0|o_F~0|combout
    Info (332115):     15.188      0.227 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:13:ADD|or0|o_F~0|datad
    Info (332115):     15.343      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:13:ADD|or0|o_F~0|combout
    Info (332115):     15.570      0.227 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:14:ADD|or0|o_F~0|datad
    Info (332115):     15.725      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:14:ADD|or0|o_F~0|combout
    Info (332115):     15.951      0.226 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:15:ADD|or0|o_F~0|datac
    Info (332115):     16.238      0.287 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:15:ADD|or0|o_F~0|combout
    Info (332115):     16.464      0.226 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:16:ADD|or0|o_F~0|datac
    Info (332115):     16.751      0.287 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:16:ADD|or0|o_F~0|combout
    Info (332115):     17.178      0.427 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:17:ADD|or0|o_F~0|datad
    Info (332115):     17.333      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:17:ADD|or0|o_F~0|combout
    Info (332115):     17.558      0.225 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:18:ADD|or0|o_F~0|datac
    Info (332115):     17.845      0.287 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:18:ADD|or0|o_F~0|combout
    Info (332115):     18.050      0.205 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:19:ADD|or0|o_F~0|datad
    Info (332115):     18.205      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:19:ADD|or0|o_F~0|combout
    Info (332115):     18.429      0.224 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:20:ADD|or0|o_F~0|datac
    Info (332115):     18.716      0.287 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:20:ADD|or0|o_F~0|combout
    Info (332115):     18.921      0.205 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:21:ADD|or0|o_F~0|datad
    Info (332115):     19.076      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:21:ADD|or0|o_F~0|combout
    Info (332115):     19.304      0.228 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:22:ADD|or0|o_F~0|datad
    Info (332115):     19.459      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:22:ADD|or0|o_F~0|combout
    Info (332115):     19.687      0.228 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:23:ADD|or0|o_F~0|datad
    Info (332115):     19.842      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:23:ADD|or0|o_F~0|combout
    Info (332115):     20.069      0.227 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:24:ADD|or0|o_F~0|datad
    Info (332115):     20.224      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:24:ADD|or0|o_F~0|combout
    Info (332115):     20.452      0.228 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:25:ADD|or0|o_F~0|datad
    Info (332115):     20.607      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:25:ADD|or0|o_F~0|combout
    Info (332115):     20.833      0.226 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:26:ADD|or0|o_F~0|datad
    Info (332115):     20.988      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:26:ADD|or0|o_F~0|combout
    Info (332115):     21.216      0.228 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:27:ADD|or0|o_F~0|datad
    Info (332115):     21.371      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:27:ADD|or0|o_F~0|combout
    Info (332115):     21.598      0.227 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:28:ADD|or0|o_F~0|datad
    Info (332115):     21.753      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:28:ADD|or0|o_F~0|combout
    Info (332115):     21.980      0.227 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:29:ADD|or0|o_F~0|datad
    Info (332115):     22.135      0.155 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:29:ADD|or0|o_F~0|combout
    Info (332115):     22.361      0.226 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:30:ADD|or0|o_F~0|datac
    Info (332115):     22.648      0.287 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:30:ADD|or0|o_F~0|combout
    Info (332115):     23.626      0.978 RR    IC  MainALU|mux_control|Mux31~7|datad
    Info (332115):     23.765      0.139 RF  CELL  MainALU|mux_control|Mux31~7|combout
    Info (332115):     23.991      0.226 FF    IC  MainALU|mux_control|Mux31~8|datad
    Info (332115):     24.116      0.125 FF  CELL  MainALU|mux_control|Mux31~8|combout
    Info (332115):     24.116      0.000 FF    IC  g_Reg_EXMEM|REG|s_Q[0]|d
    Info (332115):     24.220      0.104 FF  CELL  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.978      2.978  R        clock network delay
    Info (332115):     22.986      0.008           clock pessimism removed
    Info (332115):     22.966     -0.020           clock uncertainty
    Info (332115):     22.984      0.018     uTsu  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    24.220
    Info (332115): Data Required Time :    22.984
    Info (332115): Slack              :    -1.236 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.335
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.335 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[77]
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.956      2.956  R        clock network delay
    Info (332115):      3.188      0.232     uTco  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[77]
    Info (332115):      3.188      0.000 RR  CELL  g_Reg_EXMEM|REG|s_Q[77]|q
    Info (332115):      3.895      0.707 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a9|portadatain[4]
    Info (332115):      3.967      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.442      3.442  R        clock network delay
    Info (332115):      3.410     -0.032           clock pessimism removed
    Info (332115):      3.410      0.000           clock uncertainty
    Info (332115):      3.632      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.967
    Info (332115): Data Required Time :     3.632
    Info (332115): Slack              :     0.335 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.750
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.750 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0
    Info (332115): To Node      : Reg_IFID:g_RegIFID|register_64:REG|s_Q[60]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.387      3.387  R        clock network delay
    Info (332115):      3.650      0.263     uTco  mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0
    Info (332115):      6.540      2.890 RF  CELL  IMem|ram_rtl_0|auto_generated|ram_block1a16|portbdataout[3]
    Info (332115):      7.282      0.742 FF    IC  IMem|ram~47|datac
    Info (332115):      7.563      0.281 FF  CELL  IMem|ram~47|combout
    Info (332115):      9.273      1.710 FF    IC  RegFile|Mux2|Mux26~11|dataa
    Info (332115):      9.685      0.412 FR  CELL  RegFile|Mux2|Mux26~11|combout
    Info (332115):      9.920      0.235 RR    IC  RegFile|Mux2|Mux26~12|datab
    Info (332115):     10.338      0.418 RR  CELL  RegFile|Mux2|Mux26~12|combout
    Info (332115):     11.962      1.624 RR    IC  RegFile|Mux2|Mux26~15|datac
    Info (332115):     12.247      0.285 RR  CELL  RegFile|Mux2|Mux26~15|combout
    Info (332115):     12.480      0.233 RR    IC  RegFile|Mux2|Mux26~18|datab
    Info (332115):     12.914      0.434 RF  CELL  RegFile|Mux2|Mux26~18|combout
    Info (332115):     13.191      0.277 FF    IC  RegFile|Mux2|Mux26~19|dataa
    Info (332115):     13.591      0.400 FF  CELL  RegFile|Mux2|Mux26~19|combout
    Info (332115):     14.371      0.780 FF    IC  g_FwdDMux|o_O[5]~10|datab
    Info (332115):     14.775      0.404 FF  CELL  g_FwdDMux|o_O[5]~10|combout
    Info (332115):     15.002      0.227 FF    IC  g_FwdDMux|o_O[5]~11|datad
    Info (332115):     15.127      0.125 FF  CELL  g_FwdDMux|o_O[5]~11|combout
    Info (332115):     15.396      0.269 FF    IC  Comparator|XORComparison|o_F[5]|datab
    Info (332115):     15.821      0.425 FF  CELL  Comparator|XORComparison|o_F[5]|combout
    Info (332115):     16.097      0.276 FF    IC  Comparator|NotEqualResult|o_F~1|dataa
    Info (332115):     16.501      0.404 FF  CELL  Comparator|NotEqualResult|o_F~1|combout
    Info (332115):     16.775      0.274 FF    IC  Comparator|NotEqualResult|o_F~4|dataa
    Info (332115):     17.179      0.404 FF  CELL  Comparator|NotEqualResult|o_F~4|combout
    Info (332115):     17.430      0.251 FF    IC  g_ControlHazardDetection|process_0~0|datad
    Info (332115):     17.580      0.150 FR  CELL  g_ControlHazardDetection|process_0~0|combout
    Info (332115):     17.781      0.201 RR    IC  g_ControlHazardDetection|IF_Flush~0|datac
    Info (332115):     19.096      1.315 RR  LOOP  g_ControlHazardDetection|IF_Flush|combout
    Info (332115):     19.323      0.227 RR    IC  g_RegIFID|S_Flush|datad
    Info (332115):     19.478      0.155 RR  CELL  g_RegIFID|S_Flush|combout
    Info (332115):     20.488      1.010 RR    IC  g_RegIFID|REG|s_Q[60]|clrn
    Info (332115):     21.257      0.769 RF  CELL  Reg_IFID:g_RegIFID|register_64:REG|s_Q[60]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.977      2.977  R        clock network delay
    Info (332115):     23.009      0.032           clock pessimism removed
    Info (332115):     22.989     -0.020           clock uncertainty
    Info (332115):     23.007      0.018     uTsu  Reg_IFID:g_RegIFID|register_64:REG|s_Q[60]
    Info (332115): 
    Info (332115): Data Arrival Time  :    21.257
    Info (332115): Data Required Time :    23.007
    Info (332115): Slack              :     1.750 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.085
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 4.085 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96]
    Info (332115): To Node      : mem:IMem|ram~43
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.975      2.975  R        clock network delay
    Info (332115):      3.207      0.232     uTco  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96]
    Info (332115):      3.207      0.000 FF  CELL  g_Reg_EXMEM|REG|s_Q[96]|q
    Info (332115):      3.207      0.000 FF    IC  g_ControlHazardDetection|iStall~6|datac
    Info (332115):      3.568      0.361 FF  CELL  g_ControlHazardDetection|iStall~6|combout
    Info (332115):      3.785      0.217 FF    IC  g_ControlHazardDetection|iStall~20|datad
    Info (332115):      3.905      0.120 FF  CELL  g_ControlHazardDetection|iStall~20|combout
    Info (332115):      5.116      1.211 FF    IC  g_ControlHazardDetection|IF_Flush~0|dataa
    Info (332115):      6.406      1.290 FF  LOOP  g_ControlHazardDetection|IF_Flush|combout
    Info (332115):      6.646      0.240 FF    IC  g_RegIFID|S_Flush|datad
    Info (332115):      6.766      0.120 FF  CELL  g_RegIFID|S_Flush|combout
    Info (332115):      7.047      0.281 FF    IC  IMem|ram~43|clrn
    Info (332115):      7.786      0.739 FR  CELL  mem:IMem|ram~43
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.515      3.515  R        clock network delay
    Info (332115):      3.515      0.000           clock uncertainty
    Info (332115):      3.701      0.186      uTh  mem:IMem|ram~43
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.786
    Info (332115): Data Required Time :     3.701
    Info (332115): Slack              :     4.085 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: controlUnit:control|ALUOP[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALUcontrol:ALUcont|ALUcontrolOut[1] is being clocked by controlUnit:control|ALUOP[0]
Info (332146): Worst-case setup slack is 0.409
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.409               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 iCLK 
Info (332146): Worst-case recovery slack is 3.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.344               0.000 iCLK 
Info (332146): Worst-case removal slack is 3.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.622               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.533
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.533               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.409
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.409 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115): To Node      : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.102      3.102  R        clock network delay
    Info (332115):      3.338      0.236     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115):      5.923      2.585 FR  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadataout[1]
    Info (332115):      6.826      0.903 RR    IC  JalWrite|\G_NBit_MUX:1:MUXI|g_OrGate|o_F~2|datad
    Info (332115):      6.970      0.144 RR  CELL  JalWrite|\G_NBit_MUX:1:MUXI|g_OrGate|o_F~2|combout
    Info (332115):      7.160      0.190 RR    IC  JalWrite|\G_NBit_MUX:1:MUXI|g_OrGate|o_F~3|datad
    Info (332115):      7.304      0.144 RR  CELL  JalWrite|\G_NBit_MUX:1:MUXI|g_OrGate|o_F~3|combout
    Info (332115):      8.182      0.878 RR    IC  g_FwdMux1|o_O[1]~9|datad
    Info (332115):      8.326      0.144 RR  CELL  g_FwdMux1|o_O[1]~9|combout
    Info (332115):      9.240      0.914 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:1:ADD|or0|o_F~0|datac
    Info (332115):      9.505      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:1:ADD|or0|o_F~0|combout
    Info (332115):      9.716      0.211 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:2:ADD|or0|o_F~0|datad
    Info (332115):      9.860      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:2:ADD|or0|o_F~0|combout
    Info (332115):     10.071      0.211 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:3:ADD|or0|o_F~0|datad
    Info (332115):     10.215      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:3:ADD|or0|o_F~0|combout
    Info (332115):     10.425      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:4:ADD|or0|o_F~0|datad
    Info (332115):     10.569      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:4:ADD|or0|o_F~0|combout
    Info (332115):     10.778      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:5:ADD|or0|o_F~0|datad
    Info (332115):     10.922      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:5:ADD|or0|o_F~0|combout
    Info (332115):     11.130      0.208 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:6:ADD|or0|o_F~0|datad
    Info (332115):     11.274      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:6:ADD|or0|o_F~0|combout
    Info (332115):     11.482      0.208 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:7:ADD|or0|o_F~0|datad
    Info (332115):     11.626      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:7:ADD|or0|o_F~0|combout
    Info (332115):     11.832      0.206 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:8:ADD|or0|o_F~0|datac
    Info (332115):     12.097      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:8:ADD|or0|o_F~0|combout
    Info (332115):     12.304      0.207 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:9:ADD|or0|o_F~0|datac
    Info (332115):     12.569      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:9:ADD|or0|o_F~0|combout
    Info (332115):     12.777      0.208 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:10:ADD|or0|o_F~0|datad
    Info (332115):     12.921      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:10:ADD|or0|o_F~0|combout
    Info (332115):     13.128      0.207 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:11:ADD|or0|o_F~0|datac
    Info (332115):     13.393      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:11:ADD|or0|o_F~0|combout
    Info (332115):     13.603      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:12:ADD|or0|o_F~0|datad
    Info (332115):     13.747      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:12:ADD|or0|o_F~0|combout
    Info (332115):     13.956      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:13:ADD|or0|o_F~0|datad
    Info (332115):     14.100      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:13:ADD|or0|o_F~0|combout
    Info (332115):     14.310      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:14:ADD|or0|o_F~0|datad
    Info (332115):     14.454      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:14:ADD|or0|o_F~0|combout
    Info (332115):     14.662      0.208 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:15:ADD|or0|o_F~0|datac
    Info (332115):     14.927      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:15:ADD|or0|o_F~0|combout
    Info (332115):     15.134      0.207 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:16:ADD|or0|o_F~0|datac
    Info (332115):     15.399      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:16:ADD|or0|o_F~0|combout
    Info (332115):     15.802      0.403 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:17:ADD|or0|o_F~0|datad
    Info (332115):     15.946      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:17:ADD|or0|o_F~0|combout
    Info (332115):     16.153      0.207 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:18:ADD|or0|o_F~0|datac
    Info (332115):     16.418      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:18:ADD|or0|o_F~0|combout
    Info (332115):     16.607      0.189 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:19:ADD|or0|o_F~0|datad
    Info (332115):     16.751      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:19:ADD|or0|o_F~0|combout
    Info (332115):     16.956      0.205 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:20:ADD|or0|o_F~0|datac
    Info (332115):     17.221      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:20:ADD|or0|o_F~0|combout
    Info (332115):     17.410      0.189 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:21:ADD|or0|o_F~0|datad
    Info (332115):     17.554      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:21:ADD|or0|o_F~0|combout
    Info (332115):     17.764      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:22:ADD|or0|o_F~0|datad
    Info (332115):     17.908      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:22:ADD|or0|o_F~0|combout
    Info (332115):     18.119      0.211 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:23:ADD|or0|o_F~0|datad
    Info (332115):     18.263      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:23:ADD|or0|o_F~0|combout
    Info (332115):     18.473      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:24:ADD|or0|o_F~0|datad
    Info (332115):     18.617      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:24:ADD|or0|o_F~0|combout
    Info (332115):     18.827      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:25:ADD|or0|o_F~0|datad
    Info (332115):     18.971      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:25:ADD|or0|o_F~0|combout
    Info (332115):     19.179      0.208 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:26:ADD|or0|o_F~0|datad
    Info (332115):     19.323      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:26:ADD|or0|o_F~0|combout
    Info (332115):     19.533      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:27:ADD|or0|o_F~0|datad
    Info (332115):     19.677      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:27:ADD|or0|o_F~0|combout
    Info (332115):     19.886      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:28:ADD|or0|o_F~0|datad
    Info (332115):     20.030      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:28:ADD|or0|o_F~0|combout
    Info (332115):     20.239      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:29:ADD|or0|o_F~0|datad
    Info (332115):     20.383      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:29:ADD|or0|o_F~0|combout
    Info (332115):     20.591      0.208 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:30:ADD|or0|o_F~0|datac
    Info (332115):     20.856      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:30:ADD|or0|o_F~0|combout
    Info (332115):     21.773      0.917 RR    IC  MainALU|mux_control|Mux31~7|datad
    Info (332115):     21.898      0.125 RF  CELL  MainALU|mux_control|Mux31~7|combout
    Info (332115):     22.104      0.206 FF    IC  MainALU|mux_control|Mux31~8|datad
    Info (332115):     22.214      0.110 FF  CELL  MainALU|mux_control|Mux31~8|combout
    Info (332115):     22.214      0.000 FF    IC  g_Reg_EXMEM|REG|s_Q[0]|d
    Info (332115):     22.304      0.090 FF  CELL  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.707      2.707  R        clock network delay
    Info (332115):     22.714      0.007           clock pessimism removed
    Info (332115):     22.694     -0.020           clock uncertainty
    Info (332115):     22.713      0.019     uTsu  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    22.304
    Info (332115): Data Required Time :    22.713
    Info (332115): Slack              :     0.409 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.337 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[77]
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.685      2.685  R        clock network delay
    Info (332115):      2.898      0.213     uTco  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[77]
    Info (332115):      2.898      0.000 RR  CELL  g_Reg_EXMEM|REG|s_Q[77]|q
    Info (332115):      3.557      0.659 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a9|portadatain[4]
    Info (332115):      3.630      0.073 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.120      3.120  R        clock network delay
    Info (332115):      3.092     -0.028           clock pessimism removed
    Info (332115):      3.092      0.000           clock uncertainty
    Info (332115):      3.293      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.630
    Info (332115): Data Required Time :     3.293
    Info (332115): Slack              :     0.337 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.344
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.344 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0
    Info (332115): To Node      : Reg_IFID:g_RegIFID|register_64:REG|s_Q[60]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.068      3.068  R        clock network delay
    Info (332115):      3.304      0.236     uTco  mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0
    Info (332115):      5.922      2.618 FR  CELL  IMem|ram_rtl_0|auto_generated|ram_block1a16|portbdataout[3]
    Info (332115):      6.619      0.697 RR    IC  IMem|ram~47|datac
    Info (332115):      6.882      0.263 RR  CELL  IMem|ram~47|combout
    Info (332115):      8.426      1.544 RR    IC  RegFile|Mux2|Mux26~11|dataa
    Info (332115):      8.815      0.389 RF  CELL  RegFile|Mux2|Mux26~11|combout
    Info (332115):      9.059      0.244 FF    IC  RegFile|Mux2|Mux26~12|datab
    Info (332115):      9.402      0.343 FR  CELL  RegFile|Mux2|Mux26~12|combout
    Info (332115):     10.930      1.528 RR    IC  RegFile|Mux2|Mux26~15|datac
    Info (332115):     11.193      0.263 RR  CELL  RegFile|Mux2|Mux26~15|combout
    Info (332115):     11.410      0.217 RR    IC  RegFile|Mux2|Mux26~18|datab
    Info (332115):     11.791      0.381 RR  CELL  RegFile|Mux2|Mux26~18|combout
    Info (332115):     12.010      0.219 RR    IC  RegFile|Mux2|Mux26~19|dataa
    Info (332115):     12.356      0.346 RR  CELL  RegFile|Mux2|Mux26~19|combout
    Info (332115):     13.090      0.734 RR    IC  g_FwdDMux|o_O[5]~10|datab
    Info (332115):     13.471      0.381 RR  CELL  g_FwdDMux|o_O[5]~10|combout
    Info (332115):     13.659      0.188 RR    IC  g_FwdDMux|o_O[5]~11|datad
    Info (332115):     13.803      0.144 RR  CELL  g_FwdDMux|o_O[5]~11|combout
    Info (332115):     14.020      0.217 RR    IC  Comparator|XORComparison|o_F[5]|datab
    Info (332115):     14.415      0.395 RF  CELL  Comparator|XORComparison|o_F[5]|combout
    Info (332115):     14.664      0.249 FF    IC  Comparator|NotEqualResult|o_F~1|dataa
    Info (332115):     15.024      0.360 FF  CELL  Comparator|NotEqualResult|o_F~1|combout
    Info (332115):     15.271      0.247 FF    IC  Comparator|NotEqualResult|o_F~4|dataa
    Info (332115):     15.631      0.360 FF  CELL  Comparator|NotEqualResult|o_F~4|combout
    Info (332115):     15.861      0.230 FF    IC  g_ControlHazardDetection|process_0~0|datad
    Info (332115):     15.995      0.134 FR  CELL  g_ControlHazardDetection|process_0~0|combout
    Info (332115):     16.179      0.184 RR    IC  g_ControlHazardDetection|IF_Flush~0|datac
    Info (332115):     17.409      1.230 RR  LOOP  g_ControlHazardDetection|IF_Flush|combout
    Info (332115):     17.618      0.209 RR    IC  g_RegIFID|S_Flush|datad
    Info (332115):     17.762      0.144 RR  CELL  g_RegIFID|S_Flush|combout
    Info (332115):     18.700      0.938 RR    IC  g_RegIFID|REG|s_Q[60]|clrn
    Info (332115):     19.390      0.690 RF  CELL  Reg_IFID:g_RegIFID|register_64:REG|s_Q[60]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.707      2.707  R        clock network delay
    Info (332115):     22.735      0.028           clock pessimism removed
    Info (332115):     22.715     -0.020           clock uncertainty
    Info (332115):     22.734      0.019     uTsu  Reg_IFID:g_RegIFID|register_64:REG|s_Q[60]
    Info (332115): 
    Info (332115): Data Arrival Time  :    19.390
    Info (332115): Data Required Time :    22.734
    Info (332115): Slack              :     3.344 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.622
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 3.622 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96]
    Info (332115): To Node      : mem:IMem|ram~43
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.704      2.704  R        clock network delay
    Info (332115):      2.917      0.213     uTco  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96]
    Info (332115):      2.917      0.000 FF  CELL  g_Reg_EXMEM|REG|s_Q[96]|q
    Info (332115):      2.917      0.000 FF    IC  g_ControlHazardDetection|iStall~6|datac
    Info (332115):      3.236      0.319 FF  CELL  g_ControlHazardDetection|iStall~6|combout
    Info (332115):      3.434      0.198 FF    IC  g_ControlHazardDetection|iStall~20|datad
    Info (332115):      3.539      0.105 FF  CELL  g_ControlHazardDetection|iStall~20|combout
    Info (332115):      4.621      1.082 FF    IC  g_ControlHazardDetection|IF_Flush~0|dataa
    Info (332115):      5.766      1.145 FF  LOOP  g_ControlHazardDetection|IF_Flush|combout
    Info (332115):      5.985      0.219 FF    IC  g_RegIFID|S_Flush|datad
    Info (332115):      6.090      0.105 FF  CELL  g_RegIFID|S_Flush|combout
    Info (332115):      6.346      0.256 FF    IC  IMem|ram~43|clrn
    Info (332115):      7.009      0.663 FR  CELL  mem:IMem|ram~43
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.216      3.216  R        clock network delay
    Info (332115):      3.216      0.000           clock uncertainty
    Info (332115):      3.387      0.171      uTh  mem:IMem|ram~43
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.009
    Info (332115): Data Required Time :     3.387
    Info (332115): Slack              :     3.622 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: controlUnit:control|ALUOP[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALUcontrol:ALUcont|ALUcontrolOut[1] is being clocked by controlUnit:control|ALUOP[0]
Info (332146): Worst-case setup slack is 9.798
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.798               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.128               0.000 iCLK 
Info (332146): Worst-case recovery slack is 11.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.020               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.868
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.868               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.374               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.798
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 9.798 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115): To Node      : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.821      1.821  R        clock network delay
    Info (332115):      1.949      0.128     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115):      3.083      1.134 RF  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadataout[1]
    Info (332115):      3.594      0.511 FF    IC  JalWrite|\G_NBit_MUX:1:MUXI|g_OrGate|o_F~2|datad
    Info (332115):      3.657      0.063 FF  CELL  JalWrite|\G_NBit_MUX:1:MUXI|g_OrGate|o_F~2|combout
    Info (332115):      3.767      0.110 FF    IC  JalWrite|\G_NBit_MUX:1:MUXI|g_OrGate|o_F~3|datad
    Info (332115):      3.830      0.063 FF  CELL  JalWrite|\G_NBit_MUX:1:MUXI|g_OrGate|o_F~3|combout
    Info (332115):      4.327      0.497 FF    IC  g_FwdMux1|o_O[1]~9|datad
    Info (332115):      4.390      0.063 FF  CELL  g_FwdMux1|o_O[1]~9|combout
    Info (332115):      4.903      0.513 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:1:ADD|or0|o_F~0|datac
    Info (332115):      5.036      0.133 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:1:ADD|or0|o_F~0|combout
    Info (332115):      5.157      0.121 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:2:ADD|or0|o_F~0|datad
    Info (332115):      5.220      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:2:ADD|or0|o_F~0|combout
    Info (332115):      5.342      0.122 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:3:ADD|or0|o_F~0|datad
    Info (332115):      5.405      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:3:ADD|or0|o_F~0|combout
    Info (332115):      5.526      0.121 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:4:ADD|or0|o_F~0|datad
    Info (332115):      5.589      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:4:ADD|or0|o_F~0|combout
    Info (332115):      5.708      0.119 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:5:ADD|or0|o_F~0|datad
    Info (332115):      5.771      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:5:ADD|or0|o_F~0|combout
    Info (332115):      5.890      0.119 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:6:ADD|or0|o_F~0|datad
    Info (332115):      5.953      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:6:ADD|or0|o_F~0|combout
    Info (332115):      6.072      0.119 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:7:ADD|or0|o_F~0|datad
    Info (332115):      6.135      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:7:ADD|or0|o_F~0|combout
    Info (332115):      6.258      0.123 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:8:ADD|or0|o_F~0|datac
    Info (332115):      6.391      0.133 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:8:ADD|or0|o_F~0|combout
    Info (332115):      6.514      0.123 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:9:ADD|or0|o_F~0|datac
    Info (332115):      6.647      0.133 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:9:ADD|or0|o_F~0|combout
    Info (332115):      6.765      0.118 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:10:ADD|or0|o_F~0|datad
    Info (332115):      6.828      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:10:ADD|or0|o_F~0|combout
    Info (332115):      6.953      0.125 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:11:ADD|or0|o_F~0|datac
    Info (332115):      7.086      0.133 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:11:ADD|or0|o_F~0|combout
    Info (332115):      7.206      0.120 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:12:ADD|or0|o_F~0|datad
    Info (332115):      7.269      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:12:ADD|or0|o_F~0|combout
    Info (332115):      7.388      0.119 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:13:ADD|or0|o_F~0|datad
    Info (332115):      7.451      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:13:ADD|or0|o_F~0|combout
    Info (332115):      7.570      0.119 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:14:ADD|or0|o_F~0|datad
    Info (332115):      7.633      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:14:ADD|or0|o_F~0|combout
    Info (332115):      7.758      0.125 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:15:ADD|or0|o_F~0|datac
    Info (332115):      7.891      0.133 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:15:ADD|or0|o_F~0|combout
    Info (332115):      8.015      0.124 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:16:ADD|or0|o_F~0|datac
    Info (332115):      8.148      0.133 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:16:ADD|or0|o_F~0|combout
    Info (332115):      8.364      0.216 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:17:ADD|or0|o_F~0|datad
    Info (332115):      8.427      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:17:ADD|or0|o_F~0|combout
    Info (332115):      8.550      0.123 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:18:ADD|or0|o_F~0|datac
    Info (332115):      8.683      0.133 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:18:ADD|or0|o_F~0|combout
    Info (332115):      8.792      0.109 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:19:ADD|or0|o_F~0|datad
    Info (332115):      8.855      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:19:ADD|or0|o_F~0|combout
    Info (332115):      8.976      0.121 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:20:ADD|or0|o_F~0|datac
    Info (332115):      9.109      0.133 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:20:ADD|or0|o_F~0|combout
    Info (332115):      9.219      0.110 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:21:ADD|or0|o_F~0|datad
    Info (332115):      9.282      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:21:ADD|or0|o_F~0|combout
    Info (332115):      9.403      0.121 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:22:ADD|or0|o_F~0|datad
    Info (332115):      9.466      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:22:ADD|or0|o_F~0|combout
    Info (332115):      9.588      0.122 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:23:ADD|or0|o_F~0|datad
    Info (332115):      9.651      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:23:ADD|or0|o_F~0|combout
    Info (332115):      9.771      0.120 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:24:ADD|or0|o_F~0|datad
    Info (332115):      9.834      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:24:ADD|or0|o_F~0|combout
    Info (332115):      9.954      0.120 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:25:ADD|or0|o_F~0|datad
    Info (332115):     10.017      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:25:ADD|or0|o_F~0|combout
    Info (332115):     10.135      0.118 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:26:ADD|or0|o_F~0|datad
    Info (332115):     10.198      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:26:ADD|or0|o_F~0|combout
    Info (332115):     10.319      0.121 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:27:ADD|or0|o_F~0|datad
    Info (332115):     10.382      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:27:ADD|or0|o_F~0|combout
    Info (332115):     10.501      0.119 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:28:ADD|or0|o_F~0|datad
    Info (332115):     10.564      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:28:ADD|or0|o_F~0|combout
    Info (332115):     10.683      0.119 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:29:ADD|or0|o_F~0|datad
    Info (332115):     10.746      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:29:ADD|or0|o_F~0|combout
    Info (332115):     10.871      0.125 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:30:ADD|or0|o_F~0|datac
    Info (332115):     11.004      0.133 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:30:ADD|or0|o_F~0|combout
    Info (332115):     11.524      0.520 FF    IC  MainALU|mux_control|Mux31~7|datad
    Info (332115):     11.596      0.072 FR  CELL  MainALU|mux_control|Mux31~7|combout
    Info (332115):     11.686      0.090 RR    IC  MainALU|mux_control|Mux31~8|datad
    Info (332115):     11.754      0.068 RR  CELL  MainALU|mux_control|Mux31~8|combout
    Info (332115):     11.754      0.000 RR    IC  g_Reg_EXMEM|REG|s_Q[0]|d
    Info (332115):     11.791      0.037 RR  CELL  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.597      1.597  R        clock network delay
    Info (332115):     21.602      0.005           clock pessimism removed
    Info (332115):     21.582     -0.020           clock uncertainty
    Info (332115):     21.589      0.007     uTsu  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    11.791
    Info (332115): Data Required Time :    21.589
    Info (332115): Slack              :     9.798 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.128
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.128 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[77]
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.574      1.574  R        clock network delay
    Info (332115):      1.679      0.105     uTco  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[77]
    Info (332115):      1.679      0.000 RR  CELL  g_Reg_EXMEM|REG|s_Q[77]|q
    Info (332115):      2.008      0.329 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a9|portadatain[4]
    Info (332115):      2.044      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.832      1.832  R        clock network delay
    Info (332115):      1.812     -0.020           clock pessimism removed
    Info (332115):      1.812      0.000           clock uncertainty
    Info (332115):      1.916      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a9~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.044
    Info (332115): Data Required Time :     1.916
    Info (332115): Slack              :     0.128 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.020
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 11.020 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0
    Info (332115): To Node      : Reg_IFID:g_RegIFID|register_64:REG|s_Q[60]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.808      1.808  R        clock network delay
    Info (332115):      1.936      0.128     uTco  mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0
    Info (332115):      3.086      1.150 RF  CELL  IMem|ram_rtl_0|auto_generated|ram_block1a16|portbdataout[3]
    Info (332115):      3.499      0.413 FF    IC  IMem|ram~47|datac
    Info (332115):      3.632      0.133 FF  CELL  IMem|ram~47|combout
    Info (332115):      4.595      0.963 FF    IC  RegFile|Mux2|Mux26~11|dataa
    Info (332115):      4.754      0.159 FF  CELL  RegFile|Mux2|Mux26~11|combout
    Info (332115):      4.886      0.132 FF    IC  RegFile|Mux2|Mux26~12|datab
    Info (332115):      5.093      0.207 FF  CELL  RegFile|Mux2|Mux26~12|combout
    Info (332115):      5.988      0.895 FF    IC  RegFile|Mux2|Mux26~15|datac
    Info (332115):      6.121      0.133 FF  CELL  RegFile|Mux2|Mux26~15|combout
    Info (332115):      6.251      0.130 FF    IC  RegFile|Mux2|Mux26~18|datab
    Info (332115):      6.443      0.192 FF  CELL  RegFile|Mux2|Mux26~18|combout
    Info (332115):      6.577      0.134 FF    IC  RegFile|Mux2|Mux26~19|dataa
    Info (332115):      6.770      0.193 FF  CELL  RegFile|Mux2|Mux26~19|combout
    Info (332115):      7.183      0.413 FF    IC  g_FwdDMux|o_O[5]~10|datab
    Info (332115):      7.375      0.192 FF  CELL  g_FwdDMux|o_O[5]~10|combout
    Info (332115):      7.483      0.108 FF    IC  g_FwdDMux|o_O[5]~11|datad
    Info (332115):      7.546      0.063 FF  CELL  g_FwdDMux|o_O[5]~11|combout
    Info (332115):      7.676      0.130 FF    IC  Comparator|XORComparison|o_F[5]|datab
    Info (332115):      7.883      0.207 FF  CELL  Comparator|XORComparison|o_F[5]|combout
    Info (332115):      8.017      0.134 FF    IC  Comparator|NotEqualResult|o_F~1|dataa
    Info (332115):      8.210      0.193 FF  CELL  Comparator|NotEqualResult|o_F~1|combout
    Info (332115):      8.343      0.133 FF    IC  Comparator|NotEqualResult|o_F~4|dataa
    Info (332115):      8.536      0.193 FF  CELL  Comparator|NotEqualResult|o_F~4|combout
    Info (332115):      8.658      0.122 FF    IC  g_ControlHazardDetection|process_0~0|datad
    Info (332115):      8.721      0.063 FF  CELL  g_ControlHazardDetection|process_0~0|combout
    Info (332115):      8.830      0.109 FF    IC  g_ControlHazardDetection|IF_Flush~0|datac
    Info (332115):      9.491      0.661 FF  LOOP  g_ControlHazardDetection|IF_Flush|combout
    Info (332115):      9.610      0.119 FF    IC  g_RegIFID|S_Flush|datad
    Info (332115):      9.673      0.063 FF  CELL  g_RegIFID|S_Flush|combout
    Info (332115):     10.195      0.522 FF    IC  g_RegIFID|REG|s_Q[60]|clrn
    Info (332115):     10.586      0.391 FR  CELL  Reg_IFID:g_RegIFID|register_64:REG|s_Q[60]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.599      1.599  R        clock network delay
    Info (332115):     21.619      0.020           clock pessimism removed
    Info (332115):     21.599     -0.020           clock uncertainty
    Info (332115):     21.606      0.007     uTsu  Reg_IFID:g_RegIFID|register_64:REG|s_Q[60]
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.586
    Info (332115): Data Required Time :    21.606
    Info (332115): Slack              :    11.020 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.868
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.868 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96]
    Info (332115): To Node      : mem:IMem|ram~43
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.593      1.593  R        clock network delay
    Info (332115):      1.698      0.105     uTco  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[96]
    Info (332115):      1.698      0.000 RR  CELL  g_Reg_EXMEM|REG|s_Q[96]|q
    Info (332115):      1.698      0.000 RR    IC  g_ControlHazardDetection|iStall~6|datac
    Info (332115):      1.869      0.171 RR  CELL  g_ControlHazardDetection|iStall~6|combout
    Info (332115):      1.955      0.086 RR    IC  g_ControlHazardDetection|iStall~20|datad
    Info (332115):      2.020      0.065 RR  CELL  g_ControlHazardDetection|iStall~20|combout
    Info (332115):      2.596      0.576 RR    IC  g_ControlHazardDetection|IF_Flush~0|dataa
    Info (332115):      3.187      0.591 RR  LOOP  g_ControlHazardDetection|IF_Flush|combout
    Info (332115):      3.285      0.098 RR    IC  g_RegIFID|S_Flush|datad
    Info (332115):      3.350      0.065 RR  CELL  g_RegIFID|S_Flush|combout
    Info (332115):      3.467      0.117 RR    IC  IMem|ram~43|clrn
    Info (332115):      3.833      0.366 RF  CELL  mem:IMem|ram~43
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.881      1.881  R        clock network delay
    Info (332115):      1.881      0.000           clock uncertainty
    Info (332115):      1.965      0.084      uTh  mem:IMem|ram~43
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.833
    Info (332115): Data Required Time :     1.965
    Info (332115): Slack              :     1.868 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 756 megabytes
    Info: Processing ended: Fri Dec 10 18:38:51 2021
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


