[["Physical Planning with Retiming.", ["Jason Cong", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2000.896441", 6], ["Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan.", ["Xianlong Hong", "Gang Huang", "Yici Cai", "Jiangchun Gu", "Sheqin Dong", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1109/ICCAD.2000.896442", 5], ["Modeling Non-Slicing Floorplans with Binary Trees.", ["Florin Balasa"], "https://doi.org/10.1109/ICCAD.2000.896443", 4], ["On Mismatches between Incremental Optimizers and Instance Perturbations in Physical Design Tools.", ["Andrew B. Kahng", "Stefanus Mantik"], "https://doi.org/10.1109/ICCAD.2000.896444", 5], ["Event Driven Simulation Without Loops or Conditionals.", ["Peter M. Maurer"], "https://doi.org/10.1109/ICCAD.2000.896445", 4], ["Observability Analysis of Embedded Software for Coverage-Directed Validation.", ["Jose C. Costa", "Srinivas Devadas", "Jose Monteiro"], "https://doi.org/10.1109/ICCAD.2000.896446", 6], ["A Methodology for Verifying Memory Access Protocols in Behavioral Synthesis.", ["Gernot Koch", "Taewhan Kim", "Reiner Genevriere"], "https://doi.org/10.1109/ICCAD.2000.896447", 6], ["Symbolic Debugging Scheme for Optimized Hardware and Software.", ["Farinaz Koushanfar", "Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2000.896448", 4], ["Automated Data Dependency Size Estimation with a Partially Fixed Execution Ordering.", ["Per Gunnar Kjeldsberg", "Francky Catthoor", "Einar J. Aas"], "https://doi.org/10.1109/ICCAD.2000.896449", 7], ["FIR Filter Synthesis Algorithms for Minimizing the Delay and the Number of Adders.", ["Hyeong-Ju Kang", "Hansoo Kim", "In-Cheol Park"], "https://doi.org/10.1109/ICCAD.2000.896450", 4], ["Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Design.", ["Yu Cao", "Chenming Hu", "Xuejue Huang", "Andrew B. Kahng", "Sudhakar Muddu", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2000.896451", 6], ["Impact of Systematic Spatial Intra-Chip Gate Length Variability on Performance of High-Speed Digital Circuits.", ["Michael Orshansky", "Linda Milor", "Pinhong Chen", "Kurt Keutzer", "Chenming Hu"], "https://doi.org/10.1109/ICCAD.2000.896452", 6], ["Miller Factor for Gate-Level Coupling Delay Calculation.", ["Pinhong Chen", "Desmond Kirkpatrick", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.2000.896453", 7], ["Challenges and Opportunities in Broadband and Wireless Communication Designs.", ["Jan M. Rabaey", "Miodrag Potkonjak", "Farinaz Koushanfar", "Suet-Fei Li", "Tim Tuan"], "https://doi.org/10.1109/ICCAD.2000.896454", 7], ["Challenges in Physical Chip Design.", ["Ralph H. J. M. Otten", "Paul Stravers"], "https://doi.org/10.1109/ICCAD.2000.896455", 8], ["General Models for Optimum Arbitrary-Dimension FPGA Switch Box Designs.", ["Hongbing Fan", "Jiping Liu", "Yu-Liang Wu"], "https://doi.org/10.1109/ICCAD.2000.896456", 6], ["A Timing-Constrained Algorithm for Simultaneous Global Routing of Multiple Nets.", ["Jiang Hu", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2000.896457", 5], ["Provably Good Global Buffering Using an Available Buffer Block Plan.", ["Feodor F. Dragan", "Andrew B. Kahng", "Ion I. Mandoiu", "Sudhakar Muddu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.2000.896458", 6], ["Predictable Routing.", ["Ryan Kastner", "Elaheh Bozorgzadeh", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896459", 4], ["Counterexample-Guided Choice of Projections in Approximate Symbolic Model Checking.", ["Shankar G. Govindaraju", "David L. Dill"], "https://doi.org/10.1109/ICCAD.2000.896460", 5], ["Smart Simulation Using Collaborative Formal and Simulation Engines.", ["Pei-Hsin Ho", "Thomas R. Shiple", "Kevin Harer", "James H. Kukula", "Robert F. Damiano", "Valeria Bertacco", "Jerry Taylor", "Jiang Long"], "https://doi.org/10.1109/ICCAD.2000.896461", 7], ["Simulation Coverage Enhancement Using Test Stimulus Transformations.", ["C. Norris Ip"], "https://doi.org/10.1109/ICCAD.2000.896462", 7], ["Dynamic Response Time Optimization for SDF Graphs.", ["Dirk Ziegenbein", "Jan Uerpmann", "Ralph Ernst"], "https://doi.org/10.1109/ICCAD.2000.896463", 6], ["Full-Chip, Three-Dimensional, Shapes-Based RLC Extraction.", ["Kenneth L. Shepard", "Dipak Sitaram", "Yu Zheng"], "https://doi.org/10.1109/ICCAD.2000.896464", 8], ["How to Efficiently Capture On-Chip Inductance Effects: Introducing a New Circuit Element K.", ["Anirudh Devgan", "Hao Ji", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.2000.896465", 6], ["Generalized FDTD-ADI: An Unconditionally Stable Full-Wave Maxwell's Equations Solver for VLSI Interconnect Modeling.", ["Charlie Chung-Ping Chen", "Tae-Woo Lee", "Narayanan Murugesan", "Susan C. Hagness"], "https://doi.org/10.1109/ICCAD.2000.896466", 8], ["MONGREL: Hybrid Techniques for Standard Cell Placement.", ["Sung-Woo Hur", "John Lillis"], "https://doi.org/10.1109/ICCAD.2000.896468", 6], ["Multilevel Optimization for Large-Scale Circuit Placement.", ["Tony F. Chan", "Jason Cong", "Tianming Kong", "Joseph R. Shinnerl"], "https://doi.org/10.1109/ICCAD.2000.896469", 6], ["A Force-Directed Macro-Cell Placer.", ["Fan Mo", "Abdallah Tabbara", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2000.896470", 4], ["Verification of Delta-Sigma Converters Using Adaptive Regression Modeling.", ["Jeongjin Roh", "Suresh Seshadri", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.2000.896471", 6], ["DAISY: A Simulation-Based High-Level Synthesis Tool for Delta-Sigma Modulators.", ["Kenneth Francken", "Peter J. Vancorenland", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2000.896472", 5], ["ACTIF: A High-Level Power Estimation Tool for Analog Continuous-Time-Filters.", ["Erik Lauwers", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2000.896473", 4], ["Potential Slack: An Effective Metric of Combinational Circuit Performance.", ["Chunhong Chen", "Xiaojian Yang", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896474", 4], ["Delay Budgeting for a Timing-Closure-Driven Design Method.", ["Chien-Chu Kuo", "Allen C.-H. Wu"], "https://doi.org/10.1109/ICCAD.2000.896475", 6], ["Stochastic Wire-Length and Delay Distribution of 3-Dimensional Circuits.", ["Rongtian Zhang", "Kaushik Roy", "Cheng-Kok Koh", "David B. Janes"], "https://doi.org/10.1109/ICCAD.2000.896476", 6], ["Hierarchical Interconnect Circuit Models.", ["Michael W. Beattie", "Satrajit Gupta", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2000.896477", 7], ["Hurwitz Stable Reduced Order Modelling for RLC Interconnect Trees.", ["Xiaodong Yang", "Chung-Kuan Cheng", "Walter H. Ku", "Robert J. Carragher"], "https://doi.org/10.1109/ICCAD.2000.896478", 7], ["An \"Effective\" Capacitance Based Delay Metric for RC Interconnect.", ["Chandramouli V. Kashyap", "Charles J. Alpert", "Anirudh Devgan"], "https://doi.org/10.1109/ICCAD.2000.896479", 6], ["Incremental CAD.", ["Olivier Coudert", "Jason Cong", "Sharad Malik", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896480", 8], ["Decomposing Refinement Proofs Using Assume-Guarantee Reasoning.", ["Thomas A. Henzinger", "Shaz Qadeer", "Sriram K. Rajamani"], "https://doi.org/10.1109/ICCAD.2000.896481", 8], ["Effective Partition-Driven Placement with Simultaneous Level Processing and a Global Net Views.", ["Ke Zhong", "Shantanu Dutt"], "https://doi.org/10.1109/ICCAD.2000.896482", 6], ["DRAGON2000: Standard-Cell Placement Tool for Large Industry Circuits.", ["Maogang Wang", "Xiaojian Yang", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896483", 4], ["Data Path Placement with Regularity.", ["Terry Tao Ye", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2000.896484", 7], ["Efficient Finite-Difference Method for Quasi-Periodic Steady-State and Small Signal Analyses.", ["Baolin Yang", "Dan Feng"], "https://doi.org/10.1109/ICCAD.2000.896485", 5], ["Noise Analysis of Phase-Locked Loops.", ["Amit Mehrotra"], "https://doi.org/10.1109/ICCAD.2000.896486", 6], ["Computing Phase Noise Eigenfunctions Directly from Steady-State Jacobian Matrices.", ["Alper Demir", "David E. Long", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2000.896487", 6], ["Modelling and Analysis of Communication Circuit Performance Using Markov Chains and Efficient Graph Representations.", ["Alper Demir", "Peter Feldmann"], "https://doi.org/10.1109/ICCAD.2000.896488", 6], ["Pipeline Optimization for Asynchronous Circuits: Complexity Analysis and an Efficient Optimal Algorithm.", ["Sangyun Kim", "Peter A. Beerel"], "https://doi.org/10.1109/ICCAD.2000.896489", 7], ["Achieving Fast and Exact Hazard-Free Logic Minimization of Extended Burst-Mode gC Finite State Machines.", ["Hans M. Jacobson", "Chris J. Myers", "Ganesh Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.2000.896490", 8], ["Bus Optimization for Low-Power Data Path Synthesis Based on Network Flow Method.", ["Sungpack Hong", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2000.896491", 6], ["Coupling-Driven Signal Encoding Scheme for Low-Power Interface Design.", ["Ki-Wook Kim", "Kwang-Hyun Baek", "Naresh R. Shanbhag", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.2000.896492", 4], ["Bus Energy Minimization by Transition Pattern Coding (TPC) in Deep Submicron Technologies.", ["Paul-Peter Sotiriadis", "Anantha Chandrakasan"], "https://doi.org/10.1109/ICCAD.2000.896493", 6], ["Why Doesn't EDA Get Enough Respect?", ["Andreas von Bechtolsheim", "Joe Costello", "Aart de Gues", "Patrick Scaglia", "Jennifer Smith"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2000.10011", 0], ["Switching Window Computation for Static Timing Analysis in Presence of Crosstalk Noise.", ["Pinhong Chen", "Desmond Kirkpatrick", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.2000.896494", 7], ["Slope Propagation in Static Timing Analysis.", ["David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2000.896495", 6], ["Transistor-Level Timing Analysis Using Embedded Simulation.", ["Pawan Kulshreshtha", "Robert Palermo", "Mohammad Mortazavi", "Cyrus Bamji", "Hakan Yalcin"], "https://doi.org/10.1109/ICCAD.2000.896496", 5], ["Latency Effects of System Level Power Management Algorithms.", ["Dinesh Ramanathan", "Sandy Irani", "Rajesh K. Gupta"], "https://doi.org/10.1109/ICCAD.2000.896497", 7], ["Power-Conscious Joint Scheduling of Periodic Task Graphs and Aperiodic Tasks in Distributed Real-Time Embedded Systems.", ["Jiong Luo", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.2000.896498", 8], ["Power Optimization of Real-Time Embedded Systems on Variable Speed Processors.", ["Youngsoo Shin", "Kiyoung Choi", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2000.896499", 4], ["A Data Flow Fault Coverage Metric for Validation of Behavioral HDL Descriptions.", ["Qiushuang Zhang", "Ian G. Harris"], "https://doi.org/10.1109/ICCAD.2000.896500", 4], ["Simultaneous Gate Sizing and Fanout Optimization.", ["Wei Chen", "Cheng-Ta Hsieh", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2000.896501", 5], ["Layout-Driven Area-Constrained Timing Optimization by Net Buffering.", ["Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.2000.896502", 8], ["Synthesis of CMOS Domino Circuits for Charge Sharing Alleviation.", ["Ching-Hwa Cheng", "Shih-Chieh Chang", "Shin-De Li", "Wen-Ben Jone", "Jinn-Shyan Wang"], "https://doi.org/10.1109/ICCAD.2000.896503", 4], ["Test of Future System-on-Chips.", ["Yervant Zorian", "Sujit Dey", "Mike Rodgers"], "https://doi.org/10.1109/ICCAD.2000.896504", 7], ["UST/DME: A Clock Tree Router for General Skew Constraints.", ["Chung-Wen Albert Tsao", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.2000.896505", 6], ["A Twisted Bundle Layout Structure for Minimizing Inductive Coupling Noise.", ["Guoan Zhong", "Cheng-Kok Koh", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2000.896506", 6], ["Cross-Talk Immune VLSI Design Using a Network of PLAs Embedded in a Regular Layout Fabric.", ["Sunil P. Khatri", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2000.896507", 7], ["Latency-Guided On-Chip Bus Network Design.", ["Milenko Drinic", "Darko Kirovski", "Seapahn Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2000.896508", 4], ["Efficient Exploration of the SoC Communication Architecture Design Space.", ["Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1109/ICCAD.2000.896509", 7], ["MIST: An Algorithm for Memory Miss Traffic Management.", ["Peter Grun", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1109/ICCAD.2000.896510", 7], ["Regularity Driven Logic Synthesis.", ["Thomas Kutzschebauch", "Leon Stok"], "https://doi.org/10.1109/ICCAD.2000.896511", 8], ["Timing Driven Gate Duplication: Complexity Issues and Algorithms.", ["Ankur Srivastava", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896512", 4], ["An Exact Gate Assignment Algorithm for Tree Circuits Under Rise and Fall Delays.", ["Arlindo L. Oliveira", "Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.2000.896513", 7], ["Improving the Proportion of At-Speed Tests in Scan BIST.", ["Yu Huang", "Irith Pomeranz", "Sudhakar M. Reddy", "Janusz Rajski"], "https://doi.org/10.1109/ICCAD.2000.896514", 5], ["Fast Test Application Technique Without Fast Scan Clocks.", ["Seonki Kim", "Bapiraju Vinnakota"], "https://doi.org/10.1109/ICCAD.2000.896515", 4], ["Error Catch and Analysis for Semiconductor Memories Using March Tests.", ["Chi-Feng Wu", "Chih-Tsun Huang", "Chih-Wea Wang", "Kuo-Liang Cheng", "Cheng-Wen Wu"], "https://doi.org/10.1109/ICCAD.2000.896516", 4], ["Diagnosis of Interconnect Faults in Cluster-Based FPGA Architectures.", ["Ian G. Harris", "Russell Tessier"], "https://doi.org/10.1109/ICCAD.2000.896517", 4], ["Fast Analysis and Optimization of Power/Ground Networks.", ["Haihua Su", "Kaushik Gala", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2000.896518", 4], ["Simulation and Optimization of the Power Distribution Network in VLSI Circuits.", ["Geng Bai", "Sudhakar Bobba", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.2000.896519", 6], ["Frequency Domain Analysis of Switching Noise on Power Supply Network.", ["Shiyou Zhao", "Kaushik Roy", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.2000.896520", 6], ["Path Selection and Pattern Generation for Dynamic Timing Analysis Considering Power Supply Noise Effects.", ["Jing-Jia Liou", "Angela Krstic", "Yi-Min Jiang", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2000.896521", 4], ["Power Exploration for Embedded VLIW Architectures.", ["Mariagiovanna Sami", "Donatella Sciuto", "Cristina Silvano", "Vittorio Zaccaria"], "https://doi.org/10.1109/ICCAD.2000.896522", 6], ["Exploring Performance Tradeoffs for Clustered VLIW ASIPs.", ["Margarida F. Jacome", "Gustavo de Veciana", "Viktor S. Lapinskii"], "https://doi.org/10.1109/ICCAD.2000.896523", 7], ["Synthesis of Operation-Centric Hardware Descriptions.", ["James C. Hoe", "Arvind"], "https://doi.org/10.1109/ICCAD.2000.896524", 8], ["Don't Cares and Multi-Valued Logic Network Minimization.", ["Yunjian Jiang", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2000.896525", 6], ["Generalized Symmetries in Boolean Functions.", ["Victor N. Kravets", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.2000.896526", 7], ["Wire Reconnections Based on Implication Flow Graph.", ["Shih-Chieh Chang", "Zhong-Zhen Wu", "He-Zhe Yu"], "https://doi.org/10.1109/ICCAD.2000.896527", 4], ["Deterministic Test Pattern Generation Techniques for Sequential Circuits.", ["Ilker Hamzaoglu", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.2000.896528", 6], ["Simulation Based Test Generation for Scan Designs.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.2000.896529", 6], ["Test Generation for Acyclic Sequential Circuits with Hold Registers.", ["Tomoo Inoue", "Debesh Kumar Das", "Chiiho Sano", "Takahiro Mihara", "Hideo Fujiwara"], "https://doi.org/10.1109/ICCAD.2000.896530", 7], ["A Parametric Test Method for Analog Components in Integrated Mixed-Signal Circuits.", ["Michael Pronath", "Volker Gloeckel", "Helmut E. Graeb"], "https://doi.org/10.1109/ICCAD.2000.896531", 5], ["Partial Simulation-Driven ATPG for Detection and Diagnosis of Faults in Analog Circuits.", ["Sudip Chakrabarti", "Abhijit Chatterjee"], "https://doi.org/10.1109/ICCAD.2000.896532", 6], ["System and Architecture-Level Power Reduction for Microprocessor-Based Communication and Multi-Media Applications.", ["Lode Nachtergaele", "Vivek Tiwari", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.2000.896533", 5], ["Design-Manufacturing Interface for 0.13 Micron and Below.", ["Andrzej J. Strojwas"], "https://doi.org/10.1109/ICCAD.2000.896534", 0]]