{
  "models": { "ILA":"m0" , "VERILOG": "m1" },
  "instruction mapping": [],
  "state mapping": {  
    "r0":"r0",
    "r1":"r1",
    "r2":"r2",
    "r3":"r3"},

  "interface mapping": {
  	 "rst":"**RESET**", 
  	 "clk":"**CLOCK**",
  	 "en":"en",
     "ukn":"**KEEP**"
  },

  "mapping control" : []
}
