# ğŸš€ RISC-V MYTH CPU (4-stage Pipelined Core)

This repository contains a Verilog-based 4-stage pipelined RISC-V CPU (RV32I base), inspired by the MYTH workshop. It is developed module-by-module with simulation support using Icarus Verilog and GTKWave.

---

## ğŸ“ Project Structure

riscv_myth_cpu/
â”œâ”€â”€ src/ # Verilog modules
â”œâ”€â”€ tb/ # Testbenches
â”œâ”€â”€ mem/ # Instruction memory files (from RARS)
â”œâ”€â”€ waveforms/ # .vcd waveform outputs
â”œâ”€â”€ screenshots/ # Captured outputs from GTKWave and terminal

---

# ğŸ“… Day 1 â€” Program Counter (PC)

## âœ… Module: `pc.v`

The program counter module increments the 32-bit address by 4 on each positive edge of the clock. It resets to 0 on a reset signal.

---

## ğŸ§ª Testbench: `tb_pc.v`

Simulates PC for multiple clock cycles and generates waveform output.

---

## ğŸ”§ Simulation Instructions

```bash
iverilog -o pc_sim ./tb/tb_pc.v ./src/pc.v
vvp pc_sim
gtkwave waveforms/pc.vcd
