Fitter report for OV5640
Thu Apr 14 21:56:26 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Thu Apr 14 21:56:26 2022           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; OV5640                                          ;
; Top-level Entity Name              ; ov5640_pip                                      ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE6F17C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,769 / 6,272 ( 44 % )                          ;
;     Total combinational functions  ; 2,352 / 6,272 ( 38 % )                          ;
;     Dedicated logic registers      ; 1,442 / 6,272 ( 23 % )                          ;
; Total registers                    ; 1442                                            ;
; Total pins                         ; 101 / 180 ( 56 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 141,280 / 276,480 ( 51 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 2 / 2 ( 100 % )                                 ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6F17C8                           ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.8%      ;
;     Processor 3            ;   3.6%      ;
;     Processor 4            ;   3.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4113 ) ; 0.00 % ( 0 / 4113 )        ; 0.00 % ( 0 / 4113 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4113 ) ; 0.00 % ( 0 / 4113 )        ; 0.00 % ( 0 / 4113 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4099 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/output_files/OV5640.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,769 / 6,272 ( 44 % )     ;
;     -- Combinational with no register       ; 1327                       ;
;     -- Register only                        ; 417                        ;
;     -- Combinational with a register        ; 1025                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1354                       ;
;     -- 3 input functions                    ; 509                        ;
;     -- <=2 input functions                  ; 489                        ;
;     -- Register only                        ; 417                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1861                       ;
;     -- arithmetic mode                      ; 491                        ;
;                                             ;                            ;
; Total registers*                            ; 1,442 / 7,124 ( 20 % )     ;
;     -- Dedicated logic registers            ; 1,442 / 6,272 ( 23 % )     ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 238 / 392 ( 61 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 101 / 180 ( 56 % )         ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 18 / 30 ( 60 % )           ;
; Total block memory bits                     ; 141,280 / 276,480 ( 51 % ) ;
; Total block memory implementation bits      ; 165,888 / 276,480 ( 60 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )             ;
; PLLs                                        ; 2 / 2 ( 100 % )            ;
; Global signals                              ; 10                         ;
;     -- Global clocks                        ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 6.9% / 6.6% / 7.3%         ;
; Peak interconnect usage (total/H/V)         ; 11.1% / 11.0% / 11.3%      ;
; Maximum fan-out                             ; 586                        ;
; Highest non-global fan-out                  ; 349                        ;
; Total fan-out                               ; 13736                      ;
; Average fan-out                             ; 3.13                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 2769 / 6272 ( 44 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1327                 ; 0                              ;
;     -- Register only                        ; 417                  ; 0                              ;
;     -- Combinational with a register        ; 1025                 ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1354                 ; 0                              ;
;     -- 3 input functions                    ; 509                  ; 0                              ;
;     -- <=2 input functions                  ; 489                  ; 0                              ;
;     -- Register only                        ; 417                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1861                 ; 0                              ;
;     -- arithmetic mode                      ; 491                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 1442                 ; 0                              ;
;     -- Dedicated logic registers            ; 1442 / 6272 ( 23 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 238 / 392 ( 61 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 101                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 141280               ; 0                              ;
; Total RAM block bits                        ; 165888               ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 18 / 30 ( 60 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 6 / 12 ( 50 % )      ; 4 / 12 ( 33 % )                ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 1034                 ; 3                              ;
;     -- Registered Input Connections         ; 1015                 ; 0                              ;
;     -- Output Connections                   ; 21                   ; 1016                           ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 13783                ; 1029                           ;
;     -- Registered Connections               ; 7577                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 36                   ; 1019                           ;
;     -- hard_block:auto_generated_inst       ; 1019                 ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 25                   ; 3                              ;
;     -- Output Ports                         ; 58                   ; 4                              ;
;     -- Bidir Ports                          ; 18                   ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50    ; E1    ; 1        ; 0            ; 11           ; 7            ; 171                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS1_D[0]  ; A3    ; 8        ; 3            ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS1_D[1]  ; B6    ; 8        ; 9            ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS1_D[2]  ; B7    ; 8        ; 11           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS1_D[3]  ; A6    ; 8        ; 9            ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS1_D[4]  ; B3    ; 8        ; 3            ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS1_D[5]  ; B4    ; 8        ; 5            ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS1_D[6]  ; A4    ; 8        ; 5            ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS1_D[7]  ; B1    ; 1        ; 0            ; 22           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS1_HREF  ; B5    ; 8        ; 5            ; 24           ; 7            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS1_PCLK  ; A8    ; 8        ; 16           ; 24           ; 14           ; 100                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS1_VSYNC ; B9    ; 7        ; 16           ; 24           ; 7            ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS2_D[0]  ; F8    ; 8        ; 13           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS2_D[1]  ; B13   ; 7        ; 30           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS2_D[2]  ; A12   ; 7        ; 25           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS2_D[3]  ; A11   ; 7        ; 25           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS2_D[4]  ; D5    ; 8        ; 3            ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS2_D[5]  ; C6    ; 8        ; 9            ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS2_D[6]  ; A10   ; 7        ; 21           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS2_D[7]  ; B11   ; 7        ; 25           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS2_HREF  ; D8    ; 8        ; 13           ; 24           ; 7            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS2_PCLK  ; E7    ; 8        ; 7            ; 24           ; 0            ; 100                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CMOS2_VSYNC ; C8    ; 8        ; 13           ; 24           ; 0            ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; RST_N       ; N13   ; 5        ; 34           ; 2            ; 21           ; 349                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; iKEY        ; M15   ; 5        ; 34           ; 12           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; CMOS1_RESET   ; A5    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CMOS1_SCL     ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CMOS2_RESET   ; E9    ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CMOS2_SCL     ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[0]        ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[1]        ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[2]        ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[3]        ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[4]        ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[5]        ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[6]        ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[7]        ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA_0     ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA_1     ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEL[0]        ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEL[1]        ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEL[2]        ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEL[3]        ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEL[4]        ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEL[5]        ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; C3    ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; D4    ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; D3    ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; E5    ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; F6    ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; F5    ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; G5    ; 1        ; 0            ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; F7    ; 8        ; 11           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; K8    ; 3        ; 9            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; L8    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; J6    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS        ; L6    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; K6    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; K5    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; L7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; L3    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; L4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS        ; N3    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                      ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------+
; CMOS1_SDA   ; C2    ; 1        ; 0            ; 22           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat                       ;
; CMOS2_SDA   ; A9    ; 7        ; 16           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat                       ;
; DRAM_DQ[0]  ; P14   ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
; DRAM_DQ[10] ; J16   ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
; DRAM_DQ[11] ; J15   ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
; DRAM_DQ[12] ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
; DRAM_DQ[13] ; K15   ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
; DRAM_DQ[14] ; L16   ; 5        ; 34           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
; DRAM_DQ[15] ; L15   ; 5        ; 34           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
; DRAM_DQ[1]  ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
; DRAM_DQ[2]  ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
; DRAM_DQ[3]  ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
; DRAM_DQ[4]  ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
; DRAM_DQ[5]  ; L14   ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
; DRAM_DQ[6]  ; L11   ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
; DRAM_DQ[7]  ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
; DRAM_DQ[8]  ; G16   ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
; DRAM_DQ[9]  ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE (inverted) ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; DRAM_DQ[10]             ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; DRAM_DQ[11]             ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; DRAM_DQ[8]              ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; DRAM_UDQM               ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; DRAM_CKE                ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; CMOS2_D[0]              ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; CMOS1_D[2]              ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; CMOS2_PCLK              ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; CMOS1_RESET             ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 11 / 17 ( 65 % ) ; 2.5V          ; --           ;
; 2        ; 6 / 19 ( 32 % )  ; 2.5V          ; --           ;
; 3        ; 4 / 26 ( 15 % )  ; 2.5V          ; --           ;
; 4        ; 12 / 27 ( 44 % ) ; 2.5V          ; --           ;
; 5        ; 24 / 25 ( 96 % ) ; 2.5V          ; --           ;
; 6        ; 11 / 14 ( 79 % ) ; 2.5V          ; --           ;
; 7        ; 16 / 26 ( 62 % ) ; 2.5V          ; --           ;
; 8        ; 21 / 26 ( 81 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; CMOS1_SCL                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; CMOS1_D[0]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; CMOS1_D[6]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; CMOS1_RESET                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; CMOS1_D[3]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; CMOS1_PCLK                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; CMOS2_SDA                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; CMOS2_D[6]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; CMOS2_D[3]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; CMOS2_D[2]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; DRAM_ADDR[4]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; DRAM_ADDR[5]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; CMOS1_D[7]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; CMOS1_D[4]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; CMOS1_D[5]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; CMOS1_HREF                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; CMOS1_D[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; CMOS1_D[2]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; CMOS1_VSYNC                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; CMOS2_D[7]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; CMOS2_SCL                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; CMOS2_D[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; DRAM_CLK                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; DRAM_ADDR[6]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; CMOS1_SDA                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; VGA_B[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; CMOS2_D[5]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; CMOS2_VSYNC                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; DRAM_ADDR[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; DRAM_ADDR[7]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; DRAM_ADDR[8]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; VGA_B[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ; 0          ; 1        ; VGA_B[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 198        ; 8        ; CMOS2_D[4]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; CMOS2_HREF                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; DRAM_ADDR[2]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; DRAM_ADDR[9]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; DRAM_ADDR[11]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; CLOCK_50                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; VGA_B[3]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; CMOS2_PCLK                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; CMOS2_RESET                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; DRAM_ADDR[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; VGA_G[0]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 185        ; 8        ; VGA_B[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; VGA_G[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 182        ; 8        ; CMOS2_D[0]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; DRAM_ADDR[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; DRAM_BA_1                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; DRAM_ADDR[10]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; DRAM_CKE                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; VGA_G[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; DRAM_BA_0                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; DRAM_UDQM                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; DRAM_DQ[8]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; VGA_G[5]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; DRAM_DQ[9]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; DRAM_CAS_N                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; DRAM_WE_N                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; DRAM_LDQM                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; DRAM_DQ[11]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; DRAM_DQ[10]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; VGA_R[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 30         ; 2        ; VGA_R[0]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; VGA_G[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; DRAM_CS_N                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; DRAM_RAS_N                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; DRAM_DQ[7]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; DRAM_DQ[13]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; DRAM_DQ[12]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; VGA_R[3]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 40         ; 2        ; VGA_R[4]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; VGA_HS                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 65         ; 3        ; VGA_R[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 68         ; 3        ; VGA_G[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; DRAM_DQ[6]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; DRAM_DQ[3]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; DRAM_DQ[4]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; DRAM_DQ[5]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; DRAM_DQ[15]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; DRAM_DQ[14]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; SEL[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; SEL[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; DRAM_DQ[1]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; iKEY                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; VGA_VS                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; SEL[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; SEL[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; DIG[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; RST_N                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; DRAM_DQ[2]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; DIG[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; DIG[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; SEL[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; SEL[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; DRAM_DQ[0]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; DIG[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; DIG[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; DIG[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; DIG[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; DIG[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                     ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 ; clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; SDC pin name                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1                                                       ; u_clok_pll|altpll_component|auto_generated|pll1                                   ;
; PLL mode                      ; Normal                                                                                                                      ; Normal                                                                            ;
; Compensate clock              ; clock0                                                                                                                      ; clock0                                                                            ;
; Compensated input/output pins ; --                                                                                                                          ; --                                                                                ;
; Switchover type               ; --                                                                                                                          ; --                                                                                ;
; Input frequency 0             ; 50.0 MHz                                                                                                                    ; 50.0 MHz                                                                          ;
; Input frequency 1             ; --                                                                                                                          ; --                                                                                ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                                    ; 7.1 MHz                                                                           ;
; Nominal VCO frequency         ; 500.0 MHz                                                                                                                   ; 1007.1 MHz                                                                        ;
; VCO post scale K counter      ; 2                                                                                                                           ; --                                                                                ;
; VCO frequency control         ; Auto                                                                                                                        ; Auto                                                                              ;
; VCO phase shift step          ; 250 ps                                                                                                                      ; 124 ps                                                                            ;
; VCO multiply                  ; --                                                                                                                          ; --                                                                                ;
; VCO divide                    ; --                                                                                                                          ; --                                                                                ;
; Freq min lock                 ; 30.0 MHz                                                                                                                    ; 37.8 MHz                                                                          ;
; Freq max lock                 ; 65.02 MHz                                                                                                                   ; 64.56 MHz                                                                         ;
; M VCO Tap                     ; 4                                                                                                                           ; 0                                                                                 ;
; M Initial                     ; 2                                                                                                                           ; 1                                                                                 ;
; M value                       ; 10                                                                                                                          ; 141                                                                               ;
; N value                       ; 1                                                                                                                           ; 7                                                                                 ;
; Charge pump current           ; setting 1                                                                                                                   ; setting 1                                                                         ;
; Loop filter resistance        ; setting 27                                                                                                                  ; setting 16                                                                        ;
; Loop filter capacitance       ; setting 0                                                                                                                   ; setting 0                                                                         ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                                                        ; 340 kHz to 540 kHz                                                                ;
; Bandwidth type                ; Medium                                                                                                                      ; Medium                                                                            ;
; Real time reconfigurable      ; Off                                                                                                                         ; Off                                                                               ;
; Scan chain MIF file           ; --                                                                                                                          ; --                                                                                ;
; Preserve PLL counter order    ; Off                                                                                                                         ; Off                                                                               ;
; PLL location                  ; PLL_1                                                                                                                       ; PLL_2                                                                             ;
; Inclk0 signal                 ; CLOCK_50                                                                                                                    ; CLOCK_50                                                                          ;
; Inclk1 signal                 ; --                                                                                                                          ; --                                                                                ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                               ; Global Clock                                                                      ;
; Inclk1 signal type            ; --                                                                                                                          ; --                                                                                ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------------------------------+
; Name                                                                                                                                    ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------------------------------+
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)        ; 9.00 (250 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 2       ; 4       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -108 (-3000 ps) ; 9.00 (250 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[0]                                           ; clock0       ; 141  ; 280 ; 25.18 MHz        ; 0 (0 ps)        ; 1.13 (124 ps)    ; 50/50      ; C0      ; 40            ; 20/20 Even ; --            ; 1       ; 0       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ;
; clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[1]                                           ; clock1       ; 47   ; 98  ; 23.98 MHz        ; 0 (0 ps)        ; 1.07 (124 ps)    ; 50/50      ; C1      ; 42            ; 21/21 Even ; --            ; 1       ; 0       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_BA_0     ; Missing drive strength and slew rate ;
; DRAM_BA_1     ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; VGA_HS        ; Missing drive strength and slew rate ;
; VGA_VS        ; Missing drive strength and slew rate ;
; VGA_R[0]      ; Missing drive strength and slew rate ;
; VGA_R[1]      ; Missing drive strength and slew rate ;
; VGA_R[2]      ; Missing drive strength and slew rate ;
; VGA_R[3]      ; Missing drive strength and slew rate ;
; VGA_R[4]      ; Missing drive strength and slew rate ;
; VGA_G[0]      ; Missing drive strength and slew rate ;
; VGA_G[1]      ; Missing drive strength and slew rate ;
; VGA_G[2]      ; Missing drive strength and slew rate ;
; VGA_G[3]      ; Missing drive strength and slew rate ;
; VGA_G[4]      ; Missing drive strength and slew rate ;
; VGA_G[5]      ; Missing drive strength and slew rate ;
; VGA_B[0]      ; Missing drive strength and slew rate ;
; VGA_B[1]      ; Missing drive strength and slew rate ;
; VGA_B[2]      ; Missing drive strength and slew rate ;
; VGA_B[3]      ; Missing drive strength and slew rate ;
; VGA_B[4]      ; Missing drive strength and slew rate ;
; CMOS1_SCL     ; Missing drive strength and slew rate ;
; CMOS1_RESET   ; Missing drive strength and slew rate ;
; CMOS2_SCL     ; Missing drive strength and slew rate ;
; CMOS2_RESET   ; Missing drive strength and slew rate ;
; DIG[0]        ; Incomplete set of assignments        ;
; DIG[1]        ; Incomplete set of assignments        ;
; DIG[2]        ; Incomplete set of assignments        ;
; DIG[3]        ; Incomplete set of assignments        ;
; DIG[4]        ; Incomplete set of assignments        ;
; DIG[5]        ; Incomplete set of assignments        ;
; DIG[6]        ; Incomplete set of assignments        ;
; DIG[7]        ; Incomplete set of assignments        ;
; SEL[0]        ; Incomplete set of assignments        ;
; SEL[1]        ; Incomplete set of assignments        ;
; SEL[2]        ; Incomplete set of assignments        ;
; SEL[3]        ; Incomplete set of assignments        ;
; SEL[4]        ; Incomplete set of assignments        ;
; SEL[5]        ; Incomplete set of assignments        ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; CMOS1_SDA     ; Missing drive strength and slew rate ;
; CMOS2_SDA     ; Missing drive strength and slew rate ;
; CLOCK_50      ; Incomplete set of assignments        ;
; iKEY          ; Incomplete set of assignments        ;
+---------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                           ; Entity Name         ; Library Name ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |ov5640_pip                                            ; 2769 (1)    ; 1442 (0)                  ; 0 (0)         ; 141280      ; 18   ; 0            ; 0       ; 0         ; 101  ; 0            ; 1327 (1)     ; 417 (0)           ; 1025 (0)         ; |ov5640_pip                                                                                                                                                                                                   ; ov5640_pip          ; work         ;
;    |CMOS_Capture:u1_CMOS_Capture|                      ; 36 (36)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 15 (15)           ; 17 (17)          ; |ov5640_pip|CMOS_Capture:u1_CMOS_Capture                                                                                                                                                                      ; CMOS_Capture        ; work         ;
;    |CMOS_Capture:u2_CMOS_Capture|                      ; 39 (39)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 18 (18)           ; 15 (15)          ; |ov5640_pip|CMOS_Capture:u2_CMOS_Capture                                                                                                                                                                      ; CMOS_Capture        ; work         ;
;    |Reset_Delay:u_Reset_Delay|                         ; 35 (35)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 2 (2)             ; 25 (25)          ; |ov5640_pip|Reset_Delay:u_Reset_Delay                                                                                                                                                                         ; Reset_Delay         ; work         ;
;    |Sdram_Control_4Port:u_Sdram_Control_4Port|         ; 1081 (259)  ; 796 (140)                 ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 285 (120)    ; 306 (21)          ; 490 (121)        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port                                                                                                                                                         ; Sdram_Control_4Port ; work         ;
;       |Sdram_FIFO:read_fifo1|                          ; 167 (0)     ; 138 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 64 (0)            ; 74 (0)           ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1                                                                                                                                   ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|                     ; 167 (0)     ; 138 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 64 (0)            ; 74 (0)           ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                           ; dcfifo              ; work         ;
;             |dcfifo_gbo1:auto_generated|               ; 167 (51)    ; 138 (36)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (13)      ; 64 (27)           ; 74 (5)           ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated                                                                                ; dcfifo_gbo1         ; work         ;
;                |a_gray2bin_8ib:wrptr_g_gray2bin|       ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                                                ; a_gray2bin_8ib      ; work         ;
;                |a_gray2bin_8ib:ws_dgrp_gray2bin|       ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                                                ; a_gray2bin_8ib      ; work         ;
;                |a_graycounter_3lc:wrptr_g1p|           ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 17 (17)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                    ; a_graycounter_3lc   ; work         ;
;                |a_graycounter_777:rdptr_g1p|           ; 26 (26)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 19 (19)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p                                                    ; a_graycounter_777   ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|            ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 8 (0)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                     ; alt_synch_pipe_apl  ; work         ;
;                   |dffpipe_re9:dffpipe13|              ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 8 (8)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13                               ; dffpipe_re9         ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|            ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 6 (0)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                     ; alt_synch_pipe_bpl  ; work         ;
;                   |dffpipe_se9:dffpipe16|              ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                               ; dffpipe_se9         ; work         ;
;                |altsyncram_2u81:fifo_ram|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram                                                       ; altsyncram_2u81     ; work         ;
;                |cmpr_p76:rdempty_eq_comp|              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:rdempty_eq_comp                                                       ; cmpr_p76            ; work         ;
;                |cmpr_p76:wrfull_eq_comp|               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:wrfull_eq_comp                                                        ; cmpr_p76            ; work         ;
;                |dffpipe_qe9:ws_brp|                    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp                                                             ; dffpipe_qe9         ; work         ;
;                |dffpipe_qe9:ws_bwp|                    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp                                                             ; dffpipe_qe9         ; work         ;
;       |Sdram_FIFO:read_fifo2|                          ; 165 (0)     ; 138 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 63 (0)            ; 75 (0)           ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2                                                                                                                                   ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|                     ; 165 (0)     ; 138 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 63 (0)            ; 75 (0)           ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                                           ; dcfifo              ; work         ;
;             |dcfifo_gbo1:auto_generated|               ; 165 (52)    ; 138 (36)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (14)      ; 63 (29)           ; 75 (5)           ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated                                                                                ; dcfifo_gbo1         ; work         ;
;                |a_gray2bin_8ib:wrptr_g_gray2bin|       ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                                                ; a_gray2bin_8ib      ; work         ;
;                |a_gray2bin_8ib:ws_dgrp_gray2bin|       ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                                                ; a_gray2bin_8ib      ; work         ;
;                |a_graycounter_3lc:wrptr_g1p|           ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                    ; a_graycounter_3lc   ; work         ;
;                |a_graycounter_777:rdptr_g1p|           ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 19 (19)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p                                                    ; a_graycounter_777   ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|            ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 8 (0)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                     ; alt_synch_pipe_apl  ; work         ;
;                   |dffpipe_re9:dffpipe13|              ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 8 (8)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13                               ; dffpipe_re9         ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|            ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 6 (0)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                     ; alt_synch_pipe_bpl  ; work         ;
;                   |dffpipe_se9:dffpipe16|              ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                               ; dffpipe_se9         ; work         ;
;                |altsyncram_2u81:fifo_ram|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram                                                       ; altsyncram_2u81     ; work         ;
;                |cmpr_p76:rdempty_eq_comp|              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:rdempty_eq_comp                                                       ; cmpr_p76            ; work         ;
;                |cmpr_p76:wrfull_eq_comp|               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:wrfull_eq_comp                                                        ; cmpr_p76            ; work         ;
;                |dffpipe_qe9:ws_brp|                    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp                                                             ; dffpipe_qe9         ; work         ;
;                |dffpipe_qe9:ws_bwp|                    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp                                                             ; dffpipe_qe9         ; work         ;
;       |Sdram_FIFO:write_fifo1|                         ; 175 (0)     ; 138 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 71 (0)            ; 67 (0)           ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1                                                                                                                                  ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|                     ; 175 (0)     ; 138 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 71 (0)            ; 67 (0)           ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                          ; dcfifo              ; work         ;
;             |dcfifo_gbo1:auto_generated|               ; 175 (50)    ; 138 (36)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (9)       ; 71 (32)           ; 67 (8)           ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated                                                                               ; dcfifo_gbo1         ; work         ;
;                |a_gray2bin_8ib:rdptr_g_gray2bin|       ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 3 (3)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                               ; a_gray2bin_8ib      ; work         ;
;                |a_gray2bin_8ib:rs_dgwp_gray2bin|       ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                               ; a_gray2bin_8ib      ; work         ;
;                |a_graycounter_3lc:wrptr_g1p|           ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 16 (16)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                   ; a_graycounter_3lc   ; work         ;
;                |a_graycounter_777:rdptr_g1p|           ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 19 (19)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p                                                   ; a_graycounter_777   ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|            ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 6 (0)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                    ; alt_synch_pipe_apl  ; work         ;
;                   |dffpipe_re9:dffpipe13|              ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13                              ; dffpipe_re9         ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|            ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 6 (0)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                    ; alt_synch_pipe_bpl  ; work         ;
;                   |dffpipe_se9:dffpipe16|              ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                              ; dffpipe_se9         ; work         ;
;                |altsyncram_2u81:fifo_ram|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram                                                      ; altsyncram_2u81     ; work         ;
;                |cmpr_p76:rdempty_eq_comp|              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:rdempty_eq_comp                                                      ; cmpr_p76            ; work         ;
;                |cmpr_p76:wrfull_eq_comp|               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:wrfull_eq_comp                                                       ; cmpr_p76            ; work         ;
;                |dffpipe_qe9:rs_brp|                    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp                                                            ; dffpipe_qe9         ; work         ;
;                |dffpipe_qe9:rs_bwp|                    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 8 (8)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp                                                            ; dffpipe_qe9         ; work         ;
;       |Sdram_FIFO:write_fifo2|                         ; 170 (0)     ; 138 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 67 (0)            ; 71 (0)           ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2                                                                                                                                  ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|                     ; 170 (0)     ; 138 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 67 (0)            ; 71 (0)           ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                          ; dcfifo              ; work         ;
;             |dcfifo_gbo1:auto_generated|               ; 170 (50)    ; 138 (36)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (9)       ; 67 (30)           ; 71 (8)           ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated                                                                               ; dcfifo_gbo1         ; work         ;
;                |a_gray2bin_8ib:rdptr_g_gray2bin|       ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                               ; a_gray2bin_8ib      ; work         ;
;                |a_gray2bin_8ib:rs_dgwp_gray2bin|       ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                               ; a_gray2bin_8ib      ; work         ;
;                |a_graycounter_3lc:wrptr_g1p|           ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 17 (17)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                   ; a_graycounter_3lc   ; work         ;
;                |a_graycounter_777:rdptr_g1p|           ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 18 (18)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p                                                   ; a_graycounter_777   ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|            ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 6 (0)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                    ; alt_synch_pipe_apl  ; work         ;
;                   |dffpipe_re9:dffpipe13|              ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13                              ; dffpipe_re9         ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|            ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 7 (0)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                    ; alt_synch_pipe_bpl  ; work         ;
;                   |dffpipe_se9:dffpipe16|              ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 7 (7)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                              ; dffpipe_se9         ; work         ;
;                |altsyncram_2u81:fifo_ram|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram                                                      ; altsyncram_2u81     ; work         ;
;                |cmpr_p76:rdempty_eq_comp|              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:rdempty_eq_comp                                                      ; cmpr_p76            ; work         ;
;                |cmpr_p76:wrfull_eq_comp|               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:wrfull_eq_comp                                                       ; cmpr_p76            ; work         ;
;                |dffpipe_qe9:rs_brp|                    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp                                                            ; dffpipe_qe9         ; work         ;
;                |dffpipe_qe9:rs_bwp|                    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp                                                            ; dffpipe_qe9         ; work         ;
;       |Sdram_PLL:sdram_pll1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1                                                                                                                                    ; Sdram_PLL           ; work         ;
;          |altpll:altpll_component|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                                            ; altpll              ; work         ;
;             |Sdram_PLL_altpll:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated                                                                            ; Sdram_PLL_altpll    ; work         ;
;       |command:command1|                               ; 67 (67)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 5 (5)             ; 44 (44)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1                                                                                                                                        ; command             ; work         ;
;       |control_interface:control1|                     ; 79 (79)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 15 (15)           ; 42 (42)          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1                                                                                                                              ; control_interface   ; work         ;
;    |clock_pll:u_clok_pll|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|clock_pll:u_clok_pll                                                                                                                                                                              ; clock_pll           ; work         ;
;       |altpll:altpll_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|clock_pll:u_clok_pll|altpll:altpll_component                                                                                                                                                      ; altpll              ; work         ;
;          |clock_pll_altpll:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated                                                                                                                      ; clock_pll_altpll    ; work         ;
;    |cmos2_reg_config:cmos_config_1|                    ; 464 (426)   ; 63 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 401 (372)    ; 0 (0)             ; 63 (54)          ; |ov5640_pip|cmos2_reg_config:cmos_config_1                                                                                                                                                                    ; cmos2_reg_config    ; work         ;
;       |i2c_com:u1|                                     ; 38 (38)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 9 (9)            ; |ov5640_pip|cmos2_reg_config:cmos_config_1|i2c_com:u1                                                                                                                                                         ; i2c_com             ; work         ;
;    |cmos2_reg_config:cmos_config_2|                    ; 441 (403)   ; 47 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 394 (365)    ; 0 (0)             ; 47 (38)          ; |ov5640_pip|cmos2_reg_config:cmos_config_2                                                                                                                                                                    ; cmos2_reg_config    ; work         ;
;       |i2c_com:u1|                                     ; 38 (38)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 9 (9)            ; |ov5640_pip|cmos2_reg_config:cmos_config_2|i2c_com:u1                                                                                                                                                         ; i2c_com             ; work         ;
;    |color_bar:u_color_bar|                             ; 111 (111)   ; 68 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 1 (1)             ; 69 (69)          ; |ov5640_pip|color_bar:u_color_bar                                                                                                                                                                             ; color_bar           ; work         ;
;    |getPos:u_getPos|                                   ; 9 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 4 (0)             ; 2 (0)            ; |ov5640_pip|getPos:u_getPos                                                                                                                                                                                   ; getPos              ; work         ;
;       |getPosedge:u1_getPosedge|                       ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |ov5640_pip|getPos:u_getPos|getPosedge:u1_getPosedge                                                                                                                                                          ; getPosedge          ; work         ;
;       |getPosedge:u2_getPosedge|                       ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |ov5640_pip|getPos:u_getPos|getPosedge:u2_getPosedge                                                                                                                                                          ; getPosedge          ; work         ;
;       |getPosedge:u3_getPosedge|                       ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 0 (0)            ; |ov5640_pip|getPos:u_getPos|getPosedge:u3_getPosedge                                                                                                                                                          ; getPosedge          ; work         ;
;    |getRGB:inst_getRGB|                                ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|getRGB:inst_getRGB                                                                                                                                                                                ; getRGB              ; work         ;
;    |key:u_key|                                         ; 43 (43)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 1 (1)             ; 30 (30)          ; |ov5640_pip|key:u_key                                                                                                                                                                                         ; key                 ; work         ;
;    |seg_dynamic:u_seg_dynamic|                         ; 165 (53)    ; 113 (41)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (12)      ; 15 (3)            ; 98 (50)          ; |ov5640_pip|seg_dynamic:u_seg_dynamic                                                                                                                                                                         ; seg_dynamic         ; work         ;
;       |binary_8421:binary_8421_inst|                   ; 112 (112)   ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 12 (12)           ; 60 (60)          ; |ov5640_pip|seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst                                                                                                                                            ; binary_8421         ; work         ;
;    |sobel_top:u_sobel_top|                             ; 341 (0)     ; 229 (0)                   ; 0 (0)         ; 10208       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (0)      ; 55 (0)            ; 174 (0)          ; |ov5640_pip|sobel_top:u_sobel_top                                                                                                                                                                             ; sobel_top           ; work         ;
;       |YCbCr:u_YCbCr|                                  ; 123 (82)    ; 68 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (14)      ; 11 (11)           ; 57 (50)          ; |ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr                                                                                                                                                               ; YCbCr               ; work         ;
;          |lpm_mult:Mult0|                              ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 4 (0)            ; |ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0                                                                                                                                                ; lpm_mult            ; work         ;
;             |multcore:mult_core|                       ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 4 (4)            ; |ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0|multcore:mult_core                                                                                                                             ; multcore            ; work         ;
;          |lpm_mult:Mult1|                              ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 1 (0)            ; |ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1                                                                                                                                                ; lpm_mult            ; work         ;
;             |multcore:mult_core|                       ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 1 (1)            ; |ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1|multcore:mult_core                                                                                                                             ; multcore            ; work         ;
;          |lpm_mult:Mult2|                              ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 2 (0)            ; |ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2                                                                                                                                                ; lpm_mult            ; work         ;
;             |multcore:mult_core|                       ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 2 (2)            ; |ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2|multcore:mult_core                                                                                                                             ; multcore            ; work         ;
;       |sobel_filtering:u_sobel_filtering|              ; 218 (167)   ; 161 (79)                  ; 0 (0)         ; 10208       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (52)      ; 44 (8)            ; 117 (107)        ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering                                                                                                                                           ; sobel_filtering     ; work         ;
;          |opr_3:opr_3_m0|                              ; 87 (72)     ; 82 (72)                   ; 0 (0)         ; 10208       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 36 (36)           ; 46 (36)          ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0                                                                                                                            ; opr_3               ; work         ;
;             |shift_ip_3:shift_ip_3_m0|                 ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 10208       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0                                                                                                   ; shift_ip_3          ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component| ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 10208       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component                                                             ; altshift_taps       ; work         ;
;                   |shift_taps_7rv:auto_generated|      ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 10208       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated                               ; shift_taps_7rv      ; work         ;
;                      |altsyncram_pja1:altsyncram2|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10208       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2   ; altsyncram_pja1     ; work         ;
;                      |cntr_3uf:cntr1|                  ; 15 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 10 (10)          ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1                ; cntr_3uf            ; work         ;
;                         |cmpr_7ic:cmpr4|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4 ; cmpr_7ic            ; work         ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_LDQM     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_UDQM     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA_0     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA_1     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMOS1_SCL     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMOS1_RESET   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMOS2_SCL     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMOS2_RESET   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEL[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEL[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEL[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEL[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEL[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEL[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[1]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[3]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[4]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[5]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[6]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[7]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[8]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[10]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[11]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[12]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[13]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[14]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[15]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS1_SDA     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CMOS2_SDA     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_50      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RST_N         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; iKEY          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CMOS2_VSYNC   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS1_VSYNC   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS1_PCLK    ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; CMOS2_PCLK    ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; CMOS1_D[0]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS1_HREF    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS2_D[0]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS2_HREF    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS1_D[1]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS2_D[1]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS1_D[2]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS2_D[2]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS1_D[3]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS2_D[3]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS1_D[4]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS2_D[4]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS1_D[5]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS2_D[5]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS1_D[6]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS2_D[6]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS1_D[7]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS2_D[7]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                     ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; DRAM_DQ[0]                                                                                                                                                                              ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[0]~feeder                                                                                                                     ; 0                 ; 6       ;
; DRAM_DQ[1]                                                                                                                                                                              ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[1]~feeder                                                                                                                     ; 0                 ; 6       ;
; DRAM_DQ[2]                                                                                                                                                                              ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[2]~feeder                                                                                                                     ; 0                 ; 6       ;
; DRAM_DQ[3]                                                                                                                                                                              ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[3]~feeder                                                                                                                     ; 0                 ; 6       ;
; DRAM_DQ[4]                                                                                                                                                                              ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[4]~feeder                                                                                                                     ; 0                 ; 6       ;
; DRAM_DQ[5]                                                                                                                                                                              ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[5]                                                                                                                            ; 1                 ; 6       ;
; DRAM_DQ[6]                                                                                                                                                                              ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[6]~feeder                                                                                                                     ; 0                 ; 6       ;
; DRAM_DQ[7]                                                                                                                                                                              ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[7]~feeder                                                                                                                     ; 1                 ; 6       ;
; DRAM_DQ[8]                                                                                                                                                                              ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[8]                                                                                                                            ; 1                 ; 6       ;
; DRAM_DQ[9]                                                                                                                                                                              ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[9]~feeder                                                                                                                     ; 0                 ; 6       ;
; DRAM_DQ[10]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[10]~feeder                                                                                                                    ; 1                 ; 6       ;
; DRAM_DQ[11]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[11]~feeder                                                                                                                    ; 0                 ; 6       ;
; DRAM_DQ[12]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[12]~feeder                                                                                                                    ; 0                 ; 6       ;
; DRAM_DQ[13]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[13]~feeder                                                                                                                    ; 0                 ; 6       ;
; DRAM_DQ[14]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[14]                                                                                                                           ; 0                 ; 6       ;
; DRAM_DQ[15]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[15]~feeder                                                                                                                    ; 1                 ; 6       ;
; CMOS1_SDA                                                                                                                                                                               ;                   ;         ;
; CMOS2_SDA                                                                                                                                                                               ;                   ;         ;
; CLOCK_50                                                                                                                                                                                ;                   ;         ;
; RST_N                                                                                                                                                                                   ;                   ;         ;
;      - Reset_Delay:u_Reset_Delay|oRST_1                                                                                                                                                 ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[0]                                                                                                                                                ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                             ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Write                                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Read                                                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|ST[1]                                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|ST[2]                                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|ST[3]                                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|ST[4]                                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|ST[5]                                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|ST[6]                                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|ST[7]                                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|ST[8]                                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|ST[9]                                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CKE                                                                                                                   ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|sel_d0[0]                                                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|sel_d0[1]                                                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|sel_d0[2]                                                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|sel_d0[3]                                                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|sel_d0[4]                                                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|sel_d0[5]                                                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[10]                                                                                                                ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|WE_N                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CAS_N                                                                                                                 ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|RAS_N                                                                                                                 ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_refresh                                                                                                            ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                           ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[1]                                                                                                                                                ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[2]                                                                                                                                                ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[3]                                                                                                                                                ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[4]                                                                                                                                                ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[5]                                                                                                                                                ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[6]                                                                                                                                                ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[7]                                                                                                                                                ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[8]                                                                                                                                                ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[9]                                                                                                                                                ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[10]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[11]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[12]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[13]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[14]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[15]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[16]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[17]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[18]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[19]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[20]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|Cont[21]                                                                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[8]                                                                                                                           ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[8]                                                                                                                           ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[8]                                                                                                                           ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[6]                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[7]                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[8]                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[9]                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[10]                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[11]                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[12]                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[13]                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[14]                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[15]                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[0]                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[1]                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[2]                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[3]                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[4]                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[5]                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[6]                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[7]                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[8]                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[9]                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[10]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[11]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[12]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[13]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[14]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[15]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[1]                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[2]                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[3]                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[4]                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[5]                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[9]                                                                                                                           ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[9]                                                                                                                           ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[9]                                                                                                                           ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[10]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[10]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[10]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[11]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[11]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[11]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[12]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[12]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[12]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[13]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[13]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[13]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[14]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[14]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[14]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[15]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[15]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[15]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[16]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[16]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[16]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[17]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[17]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[17]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[18]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[18]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[18]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[19]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[19]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[19]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[22]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[22]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[22]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[20]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[20]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[20]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[21]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[21]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[21]                                                                                                                          ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|seg_d0[0]                                                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|seg_d0[1]                                                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|seg_d0[2]                                                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|seg_d0[3]                                                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|seg_d0[4]                                                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|seg_d0[5]                                                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|seg_d0[6]                                                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|seg_d0[7]                                                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|DIG_NUM[0]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|dot_disp                                                                                                                                               ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                                                                                                                                          ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                                                                                                                                          ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[8]                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_reada                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_writea                                                                                                             ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA~0                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Pre_RD                                                                                                                                 ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Pre_WR                                                                                                                                 ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                     ; 1                 ; 6       ;
;      - getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1                                                                                                                              ; 1                 ; 6       ;
;      - getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1                                                                                                                              ; 1                 ; 6       ;
;      - getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2                                                                                                                              ; 1                 ; 6       ;
;      - getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|oRST_0                                                                                                                                                 ; 1                 ; 6       ;
;      - getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1                                                                                                                              ; 1                 ; 6       ;
;      - getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2                                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA~1                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[10]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA~2                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA~3                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[12]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA~4                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[13]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA~5                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[14]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA~6                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[15]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA~7                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[16]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA~8                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[17]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA~9                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[18]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                 ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[19]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA~11                                                                                                                 ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[22]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_initial                                                                                                            ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[20]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA~0                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA~1                                                                                                                  ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[0]                                                                                                                    ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[0]                                                                                                                    ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|unit[0]                                                                                                                   ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|tho[0]                                                                                                                    ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[0]                                                                                                                  ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|t_tho[0]                                                                                                                  ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[1]                                                                                                                    ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[1]                                                                                                                    ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|unit[1]                                                                                                                   ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|tho[1]                                                                                                                    ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[1]                                                                                                                  ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|t_tho[1]                                                                                                                  ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[2]                                                                                                                    ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[2]                                                                                                                    ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|unit[2]                                                                                                                   ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|tho[2]                                                                                                                    ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[2]                                                                                                                  ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|t_tho[2]                                                                                                                  ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[3]                                                                                                                    ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[3]                                                                                                                    ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|unit[3]                                                                                                                   ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|tho[3]                                                                                                                    ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[3]                                                                                                                  ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|t_tho[3]                                                                                                                  ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE                                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|LOAD_MODE                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_done                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|INIT_REQ                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]                                                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|READA                                                                                                       ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_done                                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                     ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|WRITEA                                                                                                      ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|RD_MASK[0]~1                                                                                                                           ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1]~1                                                                                                                           ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]                                                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]                                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]                                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]                                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]                                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]                                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]                                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]                                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]                                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|PRECHARGE                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]                                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_shift[0]                                                                                                           ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]                                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REFRESH                                                                                                     ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[22]                                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]                                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]                                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|cnt_shift[0]                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|cnt_shift[3]                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|cnt_shift[1]                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|cnt_shift[4]                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|cnt_shift[2]                                                                                                              ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|flag_1ms                                                                                                                                               ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39]                                                                                                            ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|IN_REQ                                                                                                                                 ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[0]                                                                                                      ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[8]                                                                                                                           ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|CMD[0]                                                                                                                                 ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|CMD[1]                                                                                                                                 ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                           ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                               ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                              ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[9]                                                                                                                           ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[10]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[11]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[12]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[13]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[14]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[15]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[16]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[17]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[18]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_shift[1]                                                                                                           ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[19]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[22]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                          ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[21]                                                                                                                          ; 1                 ; 6       ;
;      - Reset_Delay:u_Reset_Delay|oRST_3                                                                                                                                                 ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|cnt_1ms[0]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|cnt_1ms[15]                                                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|cnt_1ms[14]                                                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|cnt_1ms[13]                                                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|cnt_1ms[12]                                                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|cnt_1ms[9]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|cnt_1ms[8]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|cnt_1ms[11]                                                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|cnt_1ms[10]                                                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|cnt_1ms[6]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|cnt_1ms[7]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|cnt_1ms[5]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|cnt_1ms[4]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|cnt_1ms[3]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|cnt_1ms[2]                                                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[19]                                                                                                            ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                      ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                           ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18]                                                                                                            ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                      ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                           ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[17]                                                                                                            ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                      ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[16]                                                                                                            ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                      ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[15]                                                                                                            ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                      ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[14]                                                                                                            ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                      ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[13]                                                                                                            ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[7]                                                                                                      ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[12]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10]                                                                                                            ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[9]                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[8]                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[7]                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[6]                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[5]                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[4]                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[3]                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[2]                                                                                                             ; 1                 ; 6       ;
;      - seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]                                                                                                             ; 1                 ; 6       ;
;      - clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|pll1                                                                                                ; 1                 ; 6       ;
; iKEY                                                                                                                                                                                    ;                   ;         ;
; CMOS2_VSYNC                                                                                                                                                                             ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]~0                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|byte_state~0                                                                                                                                        ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Frame_valid~0                                                                                                                                       ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC~0                                                                                                                                       ; 0                 ; 6       ;
;      - getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1~feeder                                                                                                                       ; 0                 ; 6       ;
; CMOS1_VSYNC                                                                                                                                                                             ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]~0                                                                                                                                     ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|byte_state~0                                                                                                                                        ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Frame_valid~0                                                                                                                                       ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                                    ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                                    ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                                    ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                                    ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                                    ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                                    ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                                    ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                                    ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC~0                                                                                                                                       ; 1                 ; 6       ;
;      - getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1~feeder                                                                                                                       ; 1                 ; 6       ;
; CMOS1_PCLK                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12                      ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; 0                 ; 0       ;
; CMOS2_PCLK                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12                      ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; 1                 ; 0       ;
; CMOS1_D[0]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                                    ; 0                 ; 6       ;
; CMOS1_HREF                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]~0                                                                                                                                     ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|byte_state~0                                                                                                                                        ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                                    ; 0                 ; 6       ;
; CMOS2_D[0]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; 1                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                                    ; 1                 ; 6       ;
; CMOS2_HREF                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]~0                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|byte_state~0                                                                                                                                        ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                                    ; 0                 ; 6       ;
; CMOS1_D[1]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                                    ; 1                 ; 6       ;
; CMOS2_D[1]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; 1                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                                    ; 1                 ; 6       ;
; CMOS1_D[2]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                                    ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[2]~feeder                                                                                                                                ; 1                 ; 6       ;
; CMOS2_D[2]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                                    ; 0                 ; 6       ;
; CMOS1_D[3]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[3]~feeder                                                                                                                                ; 0                 ; 6       ;
; CMOS2_D[3]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                                    ; 0                 ; 6       ;
; CMOS1_D[4]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                                    ; 1                 ; 6       ;
; CMOS2_D[4]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; 1                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                                    ; 1                 ; 6       ;
; CMOS1_D[5]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                                    ; 1                 ; 6       ;
; CMOS2_D[5]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                                    ; 0                 ; 6       ;
; CMOS1_D[6]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]~feeder                                                                                                                                ; 0                 ; 6       ;
; CMOS2_D[6]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[6]~feeder                                                                                                                                ; 0                 ; 6       ;
; CMOS1_D[7]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                                    ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[7]~feeder                                                                                                                                ; 1                 ; 6       ;
; CMOS2_D[7]                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                                    ; 1                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]~feeder                                                                                                                                ; 1                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                           ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                       ; PIN_E1             ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                       ; PIN_E1             ; 170     ; Clock                                               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CMOS1_PCLK                                                                                                                                                                                     ; PIN_A8             ; 100     ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CMOS2_PCLK                                                                                                                                                                                     ; PIN_E7             ; 100     ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]~0                                                                                                                                                   ; LCCOMB_X16_Y16_N20 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]~0                                                                                                                                                  ; LCCOMB_X7_Y21_N2   ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RST_N                                                                                                                                                                                          ; PIN_N13            ; 349     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u_Reset_Delay|Equal0~7                                                                                                                                                             ; LCCOMB_X33_Y12_N0  ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u_Reset_Delay|oRST_0                                                                                                                                                               ; FF_X33_Y12_N19     ; 206     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; Reset_Delay:u_Reset_Delay|oRST_1                                                                                                                                                               ; FF_X11_Y15_N15     ; 69      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u_Reset_Delay|oRST_3                                                                                                                                                               ; FF_X25_Y11_N1      ; 69      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|CMD[0]~0                                                                                                                                             ; LCCOMB_X30_Y15_N16 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|RD_MASK[0]~2                                                                                                                                         ; LCCOMB_X29_Y12_N12 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|valid_rdreq~1                                                               ; LCCOMB_X28_Y14_N6  ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|valid_wrreq~1                                                               ; LCCOMB_X28_Y15_N16 ; 24      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|valid_rdreq~2                                                               ; LCCOMB_X26_Y7_N18  ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|valid_wrreq~1                                                               ; LCCOMB_X26_Y6_N16  ; 24      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|valid_rdreq~1                                                              ; LCCOMB_X18_Y19_N2  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|valid_wrreq~0                                                              ; LCCOMB_X16_Y20_N14 ; 24      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|valid_rdreq~1                                                              ; LCCOMB_X13_Y23_N22 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|valid_wrreq~0                                                              ; LCCOMB_X11_Y22_N10 ; 24      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0]                                                        ; PLL_1              ; 586     ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1]~2                                                                                                                                         ; LCCOMB_X28_Y12_N4  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|OE                                                                                                                                  ; FF_X32_Y7_N29      ; 16      ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[0]~8                                                                                                                       ; LCCOMB_X32_Y9_N16  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|INIT_REQ                                                                                                                  ; FF_X32_Y9_N27      ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|LessThan0~3                                                                                                               ; LCCOMB_X32_Y9_N14  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ~1                                                                                                                 ; LCCOMB_X32_Y10_N6  ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]~5                                                                                                                                         ; LCCOMB_X29_Y12_N8  ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[10]~19                                                                                                                                     ; LCCOMB_X30_Y10_N30 ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[10]~20                                                                                                                                     ; LCCOMB_X29_Y12_N20 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[17]~19                                                                                                                                     ; LCCOMB_X29_Y11_N8  ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[17]~20                                                                                                                                     ; LCCOMB_X29_Y12_N4  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[13]~20                                                                                                                                     ; LCCOMB_X32_Y11_N20 ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[13]~21                                                                                                                                     ; LCCOMB_X29_Y12_N2  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[19]~28                                                                                                                                     ; LCCOMB_X32_Y12_N24 ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                  ; PLL_2              ; 411     ; Clock                                               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                  ; PLL_2              ; 18      ; Clock                                               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; cmos2_reg_config:cmos_config_1|LessThan0~4                                                                                                                                                     ; LCCOMB_X11_Y12_N0  ; 18      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                                                                                                                                       ; FF_X10_Y15_N29     ; 46      ; Clock                                               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; cmos2_reg_config:cmos_config_1|config_step~10                                                                                                                                                  ; LCCOMB_X12_Y15_N28 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3]~13                                                                                                                                      ; LCCOMB_X10_Y15_N22 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos_config_1|i2c_data[22]~2                                                                                                                                                  ; LCCOMB_X11_Y15_N6  ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos_config_1|reg_index[8]                                                                                                                                                    ; FF_X13_Y15_N25     ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos_config_1|reg_index[8]~0                                                                                                                                                  ; LCCOMB_X12_Y15_N6  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos_config_1|start                                                                                                                                                           ; FF_X12_Y15_N23     ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                                                                                                                                       ; FF_X10_Y11_N1      ; 46      ; Clock                                               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; cmos2_reg_config:cmos_config_2|config_step~10                                                                                                                                                  ; LCCOMB_X11_Y19_N22 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4]~13                                                                                                                                      ; LCCOMB_X10_Y18_N4  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos_config_2|i2c_data[22]~2                                                                                                                                                  ; LCCOMB_X11_Y15_N22 ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos_config_2|reg_index[8]                                                                                                                                                    ; FF_X10_Y19_N21     ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos_config_2|reg_index[8]~0                                                                                                                                                  ; LCCOMB_X10_Y19_N30 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos_config_2|start                                                                                                                                                           ; FF_X11_Y19_N29     ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; color_bar:u_color_bar|Equal3~0                                                                                                                                                                 ; LCCOMB_X22_Y11_N6  ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; color_bar:u_color_bar|Equal3~1                                                                                                                                                                 ; LCCOMB_X22_Y11_N8  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; color_bar:u_color_bar|Equal4~1                                                                                                                                                                 ; LCCOMB_X25_Y8_N8   ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; color_bar:u_color_bar|Equal8~1                                                                                                                                                                 ; LCCOMB_X22_Y11_N20 ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; color_bar:u_color_bar|active_y[10]~36                                                                                                                                                          ; LCCOMB_X24_Y8_N30  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; getPos:u_getPos|getPosedge:u1_getPosedge|Equal0~0                                                                                                                                              ; LCCOMB_X33_Y12_N28 ; 142     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; getPos:u_getPos|getPosedge:u2_getPosedge|Equal0~0                                                                                                                                              ; LCCOMB_X33_Y12_N22 ; 142     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; getPos:u_getPos|getPosedge:u3_getPosedge|Equal0~0                                                                                                                                              ; LCCOMB_X26_Y12_N30 ; 142     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; key:u_key|always1~2                                                                                                                                                                            ; LCCOMB_X23_Y6_N24  ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; key:u_key|always1~9                                                                                                                                                                            ; LCCOMB_X21_Y9_N2   ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; key:u_key|timer[5]~24                                                                                                                                                                          ; LCCOMB_X21_Y9_N4   ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|Equal1~0                                                                                                                                ; LCCOMB_X26_Y2_N30  ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[19]~70                                                                                                                       ; LCCOMB_X26_Y2_N26  ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21]~10                                                                                                                       ; LCCOMB_X25_Y3_N26  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26]~7                                                                                                                        ; LCCOMB_X25_Y3_N30  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30]~4                                                                                                                        ; LCCOMB_X29_Y3_N4   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33]~13                                                                                                                       ; LCCOMB_X29_Y3_N6   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38]~19                                                                                                                       ; LCCOMB_X29_Y2_N18  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40]~16                                                                                                                       ; LCCOMB_X29_Y2_N8   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; seg_dynamic:u_seg_dynamic|flag_1ms                                                                                                                                                             ; FF_X31_Y2_N25      ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[2]                                                                                                                                                ; FF_X22_Y6_N25      ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|LessThan0~18                                                                                                                           ; LCCOMB_X13_Y5_N18  ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|LessThan1~18                                                                                                                           ; LCCOMB_X16_Y6_N24  ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|cout_actual ; LCCOMB_X16_Y7_N2   ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                    ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                ; PIN_E1             ; 170     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; Reset_Delay:u_Reset_Delay|oRST_0                                                                                                        ; FF_X33_Y12_N19     ; 206     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 586     ; 34                                   ; Global Clock         ; GCLK3            ; --                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[0]                                           ; PLL_2              ; 411     ; 18                                   ; Global Clock         ; GCLK8            ; --                        ;
; clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[1]                                           ; PLL_2              ; 18      ; 9                                    ; Global Clock         ; GCLK9            ; --                        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                                                                                ; FF_X10_Y15_N29     ; 46      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                                                                                ; FF_X10_Y11_N1      ; 46      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; getPos:u_getPos|getPosedge:u1_getPosedge|Equal0~0                                                                                       ; LCCOMB_X33_Y12_N28 ; 142     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; getPos:u_getPos|getPosedge:u2_getPosedge|Equal0~0                                                                                       ; LCCOMB_X33_Y12_N22 ; 142     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                       ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None ; M9K_X27_Y13_N0, M9K_X27_Y12_N0, M9K_X27_Y15_N0, M9K_X27_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None ; M9K_X27_Y5_N0, M9K_X27_Y7_N0, M9K_X27_Y8_N0, M9K_X27_Y6_N0     ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None ; M9K_X15_Y17_N0, M9K_X15_Y16_N0, M9K_X15_Y18_N0, M9K_X15_Y20_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None ; M9K_X15_Y22_N0, M9K_X15_Y23_N0, M9K_X15_Y21_N0, M9K_X15_Y19_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 638          ; 16           ; 638          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 10208 ; 638                         ; 16                          ; 638                         ; 16                          ; 10208               ; 2    ; None ; M9K_X15_Y7_N0, M9K_X15_Y9_N0                                   ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 3,629 / 32,401 ( 11 % ) ;
; C16 interconnects     ; 46 / 1,326 ( 3 % )      ;
; C4 interconnects      ; 1,586 / 21,816 ( 7 % )  ;
; Direct links          ; 607 / 32,401 ( 2 % )    ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 1,725 / 10,320 ( 17 % ) ;
; R24 interconnects     ; 48 / 1,289 ( 4 % )      ;
; R4 interconnects      ; 1,824 / 28,186 ( 6 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.63) ; Number of LABs  (Total = 238) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 22                            ;
; 2                                           ; 7                             ;
; 3                                           ; 13                            ;
; 4                                           ; 6                             ;
; 5                                           ; 6                             ;
; 6                                           ; 3                             ;
; 7                                           ; 2                             ;
; 8                                           ; 2                             ;
; 9                                           ; 3                             ;
; 10                                          ; 9                             ;
; 11                                          ; 5                             ;
; 12                                          ; 16                            ;
; 13                                          ; 9                             ;
; 14                                          ; 12                            ;
; 15                                          ; 25                            ;
; 16                                          ; 98                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.89) ; Number of LABs  (Total = 238) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 121                           ;
; 1 Clock                            ; 190                           ;
; 1 Clock enable                     ; 79                            ;
; 1 Sync. clear                      ; 32                            ;
; 1 Sync. load                       ; 9                             ;
; 2 Async. clears                    ; 6                             ;
; 2 Clock enables                    ; 2                             ;
; 2 Clocks                           ; 11                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.07) ; Number of LABs  (Total = 238) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 20                            ;
; 3                                            ; 6                             ;
; 4                                            ; 6                             ;
; 5                                            ; 7                             ;
; 6                                            ; 7                             ;
; 7                                            ; 2                             ;
; 8                                            ; 5                             ;
; 9                                            ; 1                             ;
; 10                                           ; 3                             ;
; 11                                           ; 1                             ;
; 12                                           ; 5                             ;
; 13                                           ; 5                             ;
; 14                                           ; 4                             ;
; 15                                           ; 9                             ;
; 16                                           ; 20                            ;
; 17                                           ; 17                            ;
; 18                                           ; 8                             ;
; 19                                           ; 5                             ;
; 20                                           ; 8                             ;
; 21                                           ; 3                             ;
; 22                                           ; 17                            ;
; 23                                           ; 7                             ;
; 24                                           ; 10                            ;
; 25                                           ; 8                             ;
; 26                                           ; 7                             ;
; 27                                           ; 2                             ;
; 28                                           ; 7                             ;
; 29                                           ; 12                            ;
; 30                                           ; 7                             ;
; 31                                           ; 5                             ;
; 32                                           ; 9                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.54) ; Number of LABs  (Total = 238) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 40                            ;
; 2                                               ; 24                            ;
; 3                                               ; 27                            ;
; 4                                               ; 20                            ;
; 5                                               ; 11                            ;
; 6                                               ; 9                             ;
; 7                                               ; 17                            ;
; 8                                               ; 13                            ;
; 9                                               ; 6                             ;
; 10                                              ; 16                            ;
; 11                                              ; 14                            ;
; 12                                              ; 8                             ;
; 13                                              ; 6                             ;
; 14                                              ; 8                             ;
; 15                                              ; 5                             ;
; 16                                              ; 8                             ;
; 17                                              ; 3                             ;
; 18                                              ; 0                             ;
; 19                                              ; 2                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 12.00) ; Number of LABs  (Total = 238) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 16                            ;
; 3                                            ; 10                            ;
; 4                                            ; 16                            ;
; 5                                            ; 11                            ;
; 6                                            ; 11                            ;
; 7                                            ; 21                            ;
; 8                                            ; 15                            ;
; 9                                            ; 16                            ;
; 10                                           ; 12                            ;
; 11                                           ; 7                             ;
; 12                                           ; 5                             ;
; 13                                           ; 13                            ;
; 14                                           ; 12                            ;
; 15                                           ; 7                             ;
; 16                                           ; 8                             ;
; 17                                           ; 2                             ;
; 18                                           ; 3                             ;
; 19                                           ; 10                            ;
; 20                                           ; 7                             ;
; 21                                           ; 4                             ;
; 22                                           ; 3                             ;
; 23                                           ; 4                             ;
; 24                                           ; 2                             ;
; 25                                           ; 3                             ;
; 26                                           ; 4                             ;
; 27                                           ; 2                             ;
; 28                                           ; 1                             ;
; 29                                           ; 3                             ;
; 30                                           ; 5                             ;
; 31                                           ; 0                             ;
; 32                                           ; 3                             ;
; 33                                           ; 1                             ;
; 34                                           ; 0                             ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 101       ; 0            ; 101       ; 0            ; 0            ; 101       ; 101       ; 0            ; 101       ; 101       ; 0            ; 76           ; 0            ; 0            ; 43           ; 0            ; 76           ; 43           ; 0            ; 0            ; 2            ; 76           ; 0            ; 0            ; 0            ; 0            ; 0            ; 101       ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 101          ; 0         ; 101          ; 101          ; 0         ; 0         ; 101          ; 0         ; 0         ; 101          ; 25           ; 101          ; 101          ; 58           ; 101          ; 25           ; 58           ; 101          ; 101          ; 99           ; 25           ; 101          ; 101          ; 101          ; 101          ; 101          ; 0         ; 101          ; 101          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; DRAM_ADDR[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_LDQM          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_UDQM          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA_0          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA_1          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_SCL          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_RESET        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_SCL          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_RESET        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEL[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEL[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEL[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEL[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEL[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEL[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_SDA          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_SDA          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST_N              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iKEY               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_VSYNC        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_VSYNC        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_PCLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_PCLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_HREF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_HREF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                          ;
+------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                              ; Destination Clock(s)                                                                                                                ; Delay Added in ns ;
+------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; CMOS1_PCLK                                                                   ; CMOS1_PCLK                                                                                                                          ; 13.7              ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                                                                              ; 8.5               ;
; I/O                                                                          ; CMOS2_PCLK                                                                                                                          ; 8.2               ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                                                                              ; 7.5               ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                        ; 4.4               ;
; I/O                                                                          ; CMOS1_PCLK                                                                                                                          ; 3.6               ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0],CMOS1_PCLK                                             ; 3.5               ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0],CMOS2_PCLK                                             ; 3.4               ;
; CMOS2_PCLK                                                                   ; CMOS2_PCLK                                                                                                                          ; 2.6               ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0],u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.2               ;
+------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                       ; Destination Register                                                                                                                                                                                                            ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2                                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a15~portb_address_reg0                                                  ; 2.471             ;
; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2                                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a15~portb_address_reg0                                                  ; 2.382             ;
; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1                                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a15~portb_address_reg0                                                  ; 2.204             ;
; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1                                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a15~portb_address_reg0                                                  ; 2.108             ;
; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2                                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a5~portb_address_reg0                                                    ; 2.045             ;
; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1                                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a5~portb_address_reg0                                                    ; 1.838             ;
; CMOS2_PCLK                                                                                                                                                                                            ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                                  ; 1.183             ;
; CMOS1_PCLK                                                                                                                                                                                            ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                                  ; 0.675             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0                                                  ; 0.634             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0                                                  ; 0.634             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0                                                  ; 0.634             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0                                                  ; 0.634             ;
; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                                      ; 0.366             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0                                                  ; 0.354             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0                                                  ; 0.354             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0                                                  ; 0.354             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0                                                  ; 0.348             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0                                                  ; 0.348             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0                                                    ; 0.334             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0                                                    ; 0.334             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a5~portb_address_reg0                                                    ; 0.334             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a5~portb_address_reg0                                                    ; 0.333             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a5~portb_address_reg0                                                    ; 0.333             ;
; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; 0.327             ;
; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; 0.327             ;
; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; 0.326             ;
; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; 0.326             ;
; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; 0.326             ;
; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; 0.326             ;
; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; 0.326             ;
; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; 0.326             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0                                                  ; 0.323             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a5~portb_address_reg0                                                    ; 0.295             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0                                                   ; 0.260             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0                                                   ; 0.260             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0                                                   ; 0.260             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0                                                   ; 0.237             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0                                                    ; 0.231             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0                                                    ; 0.231             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0                                                    ; 0.231             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0                                                   ; 0.184             ;
; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                              ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                                      ; 0.183             ;
; CMOS2_VSYNC                                                                                                                                                                                           ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                                      ; 0.183             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0                                                  ; 0.162             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0                                                  ; 0.162             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                                                                 ; 0.144             ;
; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; 0.135             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                                                       ; 0.134             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                                                                ; 0.132             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                                                                                ; 0.132             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                                                                 ; 0.131             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                                                                 ; 0.129             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                                                                ; 0.129             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                                                               ; 0.128             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[0]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[0]                                                                                                                                                                                 ; 0.127             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                                                               ; 0.126             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                                                                  ; 0.119             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                                                                  ; 0.119             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                  ; 0.118             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                                                                  ; 0.116             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                  ; 0.116             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                                                                  ; 0.116             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                 ; 0.075             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                 ; 0.073             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                 ; 0.072             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                 ; 0.072             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                                                      ; 0.062             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                                                                 ; 0.026             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                 ; 0.026             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[15]                                                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a15~porta_datain_reg0                                                    ; 0.025             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[1]                                                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a1~porta_datain_reg0                                                     ; 0.025             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0                                                   ; 0.023             ;
; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18]                                                                                                                                 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[19]                                                                                                                                                           ; 0.018             ;
; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23]                                                                                                                                 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24]                                                                                                                                                           ; 0.018             ;
; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39]                                                                                                                                 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40]                                                                                                                                                           ; 0.018             ;
; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                                            ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                                                                        ; 0.018             ;
; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                                            ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                                                                        ; 0.018             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0                                                   ; 0.016             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0                                                   ; 0.016             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                                                         ; 0.016             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                                                                 ; 0.016             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                                                     ; 0.016             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                                                                ; 0.016             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                                                     ; 0.015             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                                                      ; 0.015             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                                                      ; 0.015             ;
; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                                            ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                                                                        ; 0.015             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0                                                    ; 0.015             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                                                      ; 0.015             ;
; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                                            ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                                                                        ; 0.015             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                                                         ; 0.014             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                                                                ; 0.014             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                                                      ; 0.013             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_refresh                                                                                                                                                           ; 0.013             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                                                                                ; 0.012             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                                                               ; 0.012             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                                                                                ; 0.012             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                                                       ; 0.011             ;
; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; 0.010             ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a5~portb_address_reg0                                                    ; 0.010             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6F17C8 for design "OV5640"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] port File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[1] port File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v Line: 50
Info (15535): Implemented PLL "clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/clock_pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 141, clock division of 280, and phase shift of 0 degrees (0 ps) for clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[0] port File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/clock_pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 47, clock division of 98, and phase shift of 0 degrees (0 ps) for clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[1] port File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/clock_pll_altpll.v Line: 50
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176125): The input ports of the PLL clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|pll1 and the PLL Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 are mismatched, preventing the PLLs to be merged File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/clock_pll_altpll.v Line: 92
    Warning (176124): PLL clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|pll1 and PLL Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 have different input signals for input port ARESET File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/clock_pll_altpll.v Line: 92
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_gbo1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'OV5640.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/ov5640_pip.v Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/clock_pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2) File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/clock_pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node cmos2_reg_config:cmos_config_1|clock_20k  File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/cmos/cmos2_reg_config.v Line: 9
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cmos2_reg_config:cmos_config_1|i2c_com:u1|i2c_sclk File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/cmos/i2c_com.v Line: 16
        Info (176357): Destination node cmos2_reg_config:cmos_config_1|clock_20k~0 File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/cmos/cmos2_reg_config.v Line: 9
Info (176353): Automatically promoted node cmos2_reg_config:cmos_config_2|clock_20k  File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/cmos/cmos2_reg_config.v Line: 9
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cmos2_reg_config:cmos_config_2|i2c_com:u1|i2c_sclk File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/cmos/i2c_com.v Line: 16
        Info (176357): Destination node cmos2_reg_config:cmos_config_2|clock_20k~0 File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/cmos/cmos2_reg_config.v Line: 9
Info (176353): Automatically promoted node Reset_Delay:u_Reset_Delay|oRST_0  File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/mid_ware/Reset_Delay.v Line: 4
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]~1 File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 478
        Info (176357): Destination node Reset_Delay:u_Reset_Delay|oRST_0~0 File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/mid_ware/Reset_Delay.v Line: 4
        Info (176357): Destination node Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[17]~17 File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 424
        Info (176357): Destination node Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[17]~20 File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 424
Info (176353): Automatically promoted node getPos:u_getPos|getPosedge:u1_getPosedge|Equal0~0  File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/mid_ware/getPos/getPosedge.v Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node getPos:u_getPos|getPosedge:u2_getPosedge|Equal0~0  File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/mid_ware/getPos/getPosedge.v Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR~30 File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 124
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1" output port clk[1] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v Line: 50
Warning (15055): PLL "clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/clock_pll_altpll.v Line: 50
    Info (15024): Input port INCLK[0] of node "clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|pll1" is driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl File: D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/clock_pll_altpll.v Line: 50
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (11888): Total time spent on timing analysis during the Fitter is 2.82 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/output_files/OV5640.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5559 megabytes
    Info: Processing ended: Thu Apr 14 21:56:26 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:22


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/output_files/OV5640.fit.smsg.


