sv xil_defaultlib --include "../../hw.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map" --include "../../hw.srcs/sources_1/ip/ddr4_0/rtl/ip_top" --include "../../hw.srcs/sources_1/ip/ddr4_0/rtl/cal" --include "../../build/regbanks/controller_regbank" --include "../../build/regbanks/aggregation_engine_regbank" --include "../../build/regbanks/node_scoreboard_regbank" --include "../../imports" --include "../../hw.ip_user_files/ipstatic/hdl" -d "FLOAT_MAC=1" \
"../../hw.srcs/sources_1/ip/axi_memory_master_vip/sim/axi_memory_master_vip_pkg.sv" \
"../../hw.srcs/sources_1/ip/axi_memory_master_vip/sim/axi_memory_master_vip.sv" \
"../../hw.srcs/sources_1/ip/axil_master_vip/sim/axil_master_vip_pkg.sv" \
"../../hw.srcs/sources_1/ip/axil_master_vip/sim/axil_master_vip.sv" \

verilog blk_mem_gen_v8_4_4 --include "../../hw.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map" --include "../../hw.srcs/sources_1/ip/ddr4_0/rtl/ip_top" --include "../../hw.srcs/sources_1/ip/ddr4_0/rtl/cal" --include "../../build/regbanks/controller_regbank" --include "../../build/regbanks/aggregation_engine_regbank" --include "../../build/regbanks/node_scoreboard_regbank" --include "../../imports" --include "../../hw.ip_user_files/ipstatic/hdl" -d "FLOAT_MAC=1" \
"../../hw.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "../../hw.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map" --include "../../hw.srcs/sources_1/ip/ddr4_0/rtl/ip_top" --include "../../hw.srcs/sources_1/ip/ddr4_0/rtl/cal" --include "../../build/regbanks/controller_regbank" --include "../../build/regbanks/aggregation_engine_regbank" --include "../../build/regbanks/node_scoreboard_regbank" --include "../../imports" --include "../../hw.ip_user_files/ipstatic/hdl" -d "FLOAT_MAC=1" \
"../../hw.srcs/sources_1/ip/axi_memory_interconnect/sim/axi_memory_interconnect.v" \
"../../hw.srcs/sources_1/ip/axi_L_register_control_crossbar/sim/axi_L_register_control_crossbar.v" \
"../../ip/lib/verilog-axi/rtl/axi_ram.v" \
"../../ip/lib/rtl/ultraram.v" \

sv xil_defaultlib --include "../../hw.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map" --include "../../hw.srcs/sources_1/ip/ddr4_0/rtl/ip_top" --include "../../hw.srcs/sources_1/ip/ddr4_0/rtl/cal" --include "../../build/regbanks/controller_regbank" --include "../../build/regbanks/aggregation_engine_regbank" --include "../../build/regbanks/node_scoreboard_regbank" --include "../../imports" --include "../../hw.ip_user_files/ipstatic/hdl" -d "FLOAT_MAC=1" \
"../../ip/include/top_pkg.sv" \
"../../ip/aggregation_engine/rtl/aggregation_engine.sv" \
"../../build/regbanks/aggregation_engine_regbank/aggregation_engine_regbank_regs_pkg.sv" \
"../../ip/aggregation_engine/regbank/aggregation_engine_regbank_regs_pkg.sv" \
"../../ip/aggregation_engine/regbank/aggregation_engine_regbank_regs.sv" \
"../../build/regbanks/node_scoreboard_regbank/node_scoreboard_regbank_regs_pkg.sv" \
"../../build/regbanks/node_scoreboard_regbank/node_scoreboard_regbank_regs.sv" \
"../../imports/arch_package.sv" \
"../../ip/lib/rtl/axi_read_master.sv" \
"../../ip/lib/rtl/float_mac.sv" \
"../../ip/transformation_engine/include/sys_array_pkg.sv" \
"../../ip/lib/rtl/mac.sv" \
"../../ip/lib/rtl/rr_arbiter.sv" \
"../../ip/lib/rtl/onehot_to_binary.sv" \
"../../ip/node_scoreboard/include/node_scoreboard_pkg.sv" \
"../../ip/node_scoreboard/rtl/node_scoreboard.sv" \
"../../ip/node_scoreboard/tb/node_scoreboard_interface.sv" \
"../../ip/node_scoreboard/tb/node_scoreboard_tb_monitor.sv" \
"../../ip/node_scoreboard/tb/node_scoreboard_tb_scoreboard.sv" \
"../../ip/top/tb/top_memory_axi_interface.sv" \
"../../ip/top/tb/matrix_mult_test.sv" \
"../../ip/output_buffer/rtl/output_buffer.sv" \
"../../ip/prefetcher/include/prefetcher_pkg.sv" \
"../../ip/prefetcher/rtl/ultraram_fifo.sv" \
"../../ip/prefetcher/rtl/prefetcher_fetch_tag.sv" \
"../../ip/prefetcher/rtl/prefetcher.sv" \
"../../ip/lib/rtl/sys_array.sv" \
"../../ip/lib/rtl/sys_array_pe.sv" \
"../../ip/top/rtl/top.sv" \
"../../ip/transformation_engine/rtl/transformation_engine.sv" \
"../../ip/top/tb/top_tb.sv" \

verilog xil_defaultlib "glbl.v"

nosort
