+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/control
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/datapath
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/EX
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/IF
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/MEM
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/WB
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/sim
+incdir+/Users/zixt/verilog/mcpu-pipeline/devices
+incdir+/Users/zixt/verilog/mcpu-pipeline
+incdir+/Users/zixt/verilog/mcpu-pipeline/iverilog
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/control
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/datapath
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/EX
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/IF
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/MEM
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/WB
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu
+incdir+/Users/zixt/verilog/mcpu-pipeline/cpu/sim
+incdir+/Users/zixt/verilog/mcpu-pipeline/devices
+incdir+/Users/zixt/verilog/mcpu-pipeline
+incdir+/Users/zixt/verilog/mcpu-pipeline/iverilog