;-------------------------------------------------------------------------------
;Constraints File
;   Device  : Actel ProASIC3/3E
;   Board   : ProASIC3_DevKit
;   Project : FPGA_51_Morse.PrjFpg
;
;   Created 1-May-2005
;   Altium Limited
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=FileHeader | Id=DXP Constraints v1.0
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Part | TargetId=A3P250-1PQ208

Record=Constraint | TargetKind=Port | TargetId=LEDS[7..0]  | FPGA_PINNUM=55,56,57,58,59,60,61,63
; Really only 4 switches to use - SW[7..4] is attached to other IOs
Record=Constraint | TargetKind=Port | TargetId=SW[7..0]  | FPGA_PINNUM=111,112,113,114,64,66,67,68
;TEST_BUTTON overlaps with SW0
Record=Constraint | TargetKind=Port | TargetId=TEST_BUTTON  | FPGA_PINNUM=68

Record=Constraint | TargetKind=Port | TargetId=CLK_BRD | FPGA_CLOCK=True | FPGA_PINNUM=26 | FPGA_CLOCK_FREQUENCY=40Mhz

; Use CLK_PLL if being used as input to PLL/CLKMAN
Record=Constraint | TargetKind=Port | TargetId=CLK_PLL | FPGA_PINNUM=26 | FPGA_CLOCK_FREQUENCY=40Mhz
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; NEXUS JTAG Soft-Device Chain Connections
;-------------------------------------------------------------------------------
; TCK must be on clock line - do not move from Pin 132
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK       | FPGA_PINNUM=132  | FPGA_CLOCK=True |  FPGA_CLOCK_FREQUENCY=1Mhz
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TDI       | FPGA_PINNUM=143
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TDO       | FPGA_PINNUM=144
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TMS       | FPGA_PINNUM=145
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=GLA       | FPGA_PINNUM=92
Record=Constraint | TargetKind=Port | TargetId=GLB       | FPGA_PINNUM=94
Record=Constraint | TargetKind=Port | TargetId=LOCK      | FPGA_PINNUM=96
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=KP_COL[3..0]         | FPGA_PINNUM=70,74,75,76
Record=Constraint | TargetKind=Port | TargetId=KP_ROW[3..0]         | FPGA_PINNUM=77,78,79,80
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=LCD_E                | FPGA_PINNUM=10
Record=Constraint | TargetKind=Port | TargetId=LCD_RW               | FPGA_PINNUM=11
Record=Constraint | TargetKind=Port | TargetId=LCD_RS               | FPGA_PINNUM=13
Record=Constraint | TargetKind=Port | TargetId=LCD_LIGHT            | FPGA_PINNUM=9
Record=Constraint | TargetKind=Port | TargetId=LCD_DB[7..0]         | FPGA_PINNUM=82,83,84,85,86,87,90,91
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=SPEAKER              | FPGA_PINNUM=64
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=TRI                  | FPGA_PINNUM=12  
Record=Constraint | TargetKind=Port | TargetId=PS2B_CLK             | FPGA_PINNUM=66
Record=Constraint | TargetKind=Port | TargetId=PS2B_DATA            | FPGA_PINNUM=67
;-------------------------------------------------------------------------------

