{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1392388885373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1392388885377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 15:41:24 2014 " "Processing started: Fri Feb 14 15:41:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1392388885377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1392388885377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1392388885377 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1392388887340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-arch_control " "Found design unit 1: control-arch_control" {  } { { "../VHDL/control.vhd" "" { Text "C:/ProjectV7/VHDL/control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889685 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../VHDL/control.vhd" "" { Text "C:/ProjectV7/VHDL/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392388889685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/mul_int1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/mul_int1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_int1-arch_mul_int_1 " "Found design unit 1: mul_int1-arch_mul_int_1" {  } { { "../VHDL/mul_int1.vhd" "" { Text "C:/ProjectV7/VHDL/mul_int1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889696 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_int1 " "Found entity 1: mul_int1" {  } { { "../VHDL/mul_int1.vhd" "" { Text "C:/ProjectV7/VHDL/mul_int1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392388889696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/exceptions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/exceptions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exceptions-arch_exceptions " "Found design unit 1: exceptions-arch_exceptions" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889708 ""} { "Info" "ISGN_ENTITY_NAME" "1 exceptions " "Found entity 1: exceptions" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392388889708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/graph _driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/graph _driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graph_driver-synt " "Found design unit 1: graph_driver-synt" {  } { { "../VHDL/graph _driver.vhd" "" { Text "C:/ProjectV7/VHDL/graph _driver.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889719 ""} { "Info" "ISGN_ENTITY_NAME" "1 graph_driver " "Found entity 1: graph_driver" {  } { { "../VHDL/graph _driver.vhd" "" { Text "C:/ProjectV7/VHDL/graph _driver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392388889719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-synt " "Found design unit 1: multiplier-synt" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889731 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392388889731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/shifter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/shifter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter2-arch_shifter2_1 " "Found design unit 1: shifter2-arch_shifter2_1" {  } { { "../VHDL/shifter2.vhd" "" { Text "C:/ProjectV7/VHDL/shifter2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889742 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter2 " "Found entity 1: shifter2" {  } { { "../VHDL/shifter2.vhd" "" { Text "C:/ProjectV7/VHDL/shifter2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392388889742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-arch_shifter_1 " "Found design unit 1: shifter-arch_shifter_1" {  } { { "../VHDL/shifter.vhd" "" { Text "C:/ProjectV7/VHDL/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889752 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../VHDL/shifter.vhd" "" { Text "C:/ProjectV7/VHDL/shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392388889752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/rommemopb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/rommemopb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMemOpB-behavior " "Found design unit 1: romMemOpB-behavior" {  } { { "../VHDL/romMemOpB.vhd" "" { Text "C:/ProjectV7/VHDL/romMemOpB.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889761 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMemOpB " "Found entity 1: romMemOpB" {  } { { "../VHDL/romMemOpB.vhd" "" { Text "C:/ProjectV7/VHDL/romMemOpB.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392388889761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/rommemopa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/rommemopa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMemOpA-behavior " "Found design unit 1: romMemOpA-behavior" {  } { { "../VHDL/romMemOpA.vhd" "" { Text "C:/ProjectV7/VHDL/romMemOpA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889771 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMemOpA " "Found entity 1: romMemOpA" {  } { { "../VHDL/romMemOpA.vhd" "" { Text "C:/ProjectV7/VHDL/romMemOpA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392388889771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch_reg_1 " "Found design unit 1: reg-arch_reg_1" {  } { { "../VHDL/reg.vhd" "" { Text "C:/ProjectV7/VHDL/reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889781 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../VHDL/reg.vhd" "" { Text "C:/ProjectV7/VHDL/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392388889781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/mul_int2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/mul_int2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_int2-arch_mul_int2_1 " "Found design unit 1: mul_int2-arch_mul_int2_1" {  } { { "../VHDL/mul_int2.vhd" "" { Text "C:/ProjectV7/VHDL/mul_int2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889791 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_int2 " "Found entity 1: mul_int2" {  } { { "../VHDL/mul_int2.vhd" "" { Text "C:/ProjectV7/VHDL/mul_int2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392388889791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/extractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/extractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extractor-behaviour " "Found design unit 1: extractor-behaviour" {  } { { "../VHDL/extractor.vhd" "" { Text "C:/ProjectV7/VHDL/extractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889801 ""} { "Info" "ISGN_ENTITY_NAME" "1 extractor " "Found entity 1: extractor" {  } { { "../VHDL/extractor.vhd" "" { Text "C:/ProjectV7/VHDL/extractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392388889801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/device.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/device.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 device-arch_device_1 " "Found design unit 1: device-arch_device_1" {  } { { "../VHDL/device.vhd" "" { Text "C:/ProjectV7/VHDL/device.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889812 ""} { "Info" "ISGN_ENTITY_NAME" "1 device " "Found entity 1: device" {  } { { "../VHDL/device.vhd" "" { Text "C:/ProjectV7/VHDL/device.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392388889812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch_datapath_1 " "Found design unit 1: datapath-arch_datapath_1" {  } { { "../VHDL/datapath.vhd" "" { Text "C:/ProjectV7/VHDL/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889824 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../VHDL/datapath.vhd" "" { Text "C:/ProjectV7/VHDL/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392388889824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-behaviour " "Found design unit 1: add_sub-behaviour" {  } { { "../VHDL/add_sub.vhd" "" { Text "C:/ProjectV7/VHDL/add_sub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889835 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../VHDL/add_sub.vhd" "" { Text "C:/ProjectV7/VHDL/add_sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392388889835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392388889835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1392388890058 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result_graph_s multiplier.vhd(30) " "Verilog HDL or VHDL warning at multiplier.vhd(30): object \"result_graph_s\" assigned a value but never read" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1392388890065 "|multiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start multiplier.vhd(73) " "VHDL Process Statement warning at multiplier.vhd(73): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1392388890067 "|multiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done_mult multiplier.vhd(83) " "VHDL Process Statement warning at multiplier.vhd(83): signal \"done_mult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1392388890067 "|multiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset multiplier.vhd(91) " "VHDL Process Statement warning at multiplier.vhd(91): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1392388890067 "|multiplier"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_mul multiplier.vhd(64) " "VHDL Process Statement warning at multiplier.vhd(64): inferring latch(es) for signal or variable \"rst_mul\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1392388890069 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_mul multiplier.vhd(64) " "Inferred latch for \"rst_mul\" at multiplier.vhd(64)" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890088 "|multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMemOpA romMemOpA:uOpA " "Elaborating entity \"romMemOpA\" for hierarchy \"romMemOpA:uOpA\"" {  } { { "../VHDL/multiplier.vhd" "uOpA" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392388890170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMemOpB romMemOpB:uOpB " "Elaborating entity \"romMemOpB\" for hierarchy \"romMemOpB:uOpB\"" {  } { { "../VHDL/multiplier.vhd" "uOpB" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392388890186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "device device:uMult " "Elaborating entity \"device\" for hierarchy \"device:uMult\"" {  } { { "../VHDL/multiplier.vhd" "uMult" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392388890198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath device:uMult\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"device:uMult\|datapath:dp\"" {  } { { "../VHDL/device.vhd" "dp" { Text "C:/ProjectV7/VHDL/device.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392388890209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg device:uMult\|datapath:dp\|reg:rega " "Elaborating entity \"reg\" for hierarchy \"device:uMult\|datapath:dp\|reg:rega\"" {  } { { "../VHDL/datapath.vhd" "rega" { Text "C:/ProjectV7/VHDL/datapath.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392388890220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_int1 device:uMult\|datapath:dp\|mul_int1:mult " "Elaborating entity \"mul_int1\" for hierarchy \"device:uMult\|datapath:dp\|mul_int1:mult\"" {  } { { "../VHDL/datapath.vhd" "mult" { Text "C:/ProjectV7/VHDL/datapath.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392388890236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter device:uMult\|datapath:dp\|mul_int1:mult\|shifter:\\SH1:23:shifter_array " "Elaborating entity \"shifter\" for hierarchy \"device:uMult\|datapath:dp\|mul_int1:mult\|shifter:\\SH1:23:shifter_array\"" {  } { { "../VHDL/mul_int1.vhd" "\\SH1:23:shifter_array" { Text "C:/ProjectV7/VHDL/mul_int1.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392388890278 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 shifter.vhd(30) " "VHDL Process Statement warning at shifter.vhd(30): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/shifter.vhd" "" { Text "C:/ProjectV7/VHDL/shifter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1392388890283 "|multiplier|device:uMult|datapath:dp|mul_int1:mult|shifter:SH1:23:shifter_array"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extractor device:uMult\|datapath:dp\|extractor:ext " "Elaborating entity \"extractor\" for hierarchy \"device:uMult\|datapath:dp\|extractor:ext\"" {  } { { "../VHDL/datapath.vhd" "ext" { Text "C:/ProjectV7/VHDL/datapath.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392388890451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exceptions device:uMult\|exceptions:ex " "Elaborating entity \"exceptions\" for hierarchy \"device:uMult\|exceptions:ex\"" {  } { { "../VHDL/device.vhd" "ex" { Text "C:/ProjectV7/VHDL/device.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392388890470 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "exp_out exceptions.vhd(27) " "VHDL Process Statement warning at exceptions.vhd(27): inferring latch(es) for signal or variable \"exp_out\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1392388890477 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[0\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[0\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890478 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[1\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[1\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890478 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[2\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[2\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890478 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[3\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[3\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890478 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[4\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[4\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890478 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[5\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[5\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890479 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[6\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[6\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890479 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[7\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[7\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890479 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[8\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[8\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890479 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[9\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[9\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890479 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[10\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[10\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890480 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[11\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[11\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890480 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[12\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[12\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890481 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[13\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[13\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890481 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[14\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[14\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890481 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[15\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[15\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890481 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[16\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[16\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890482 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[17\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[17\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890482 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[18\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[18\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890482 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[19\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[19\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890482 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[20\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[20\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890483 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[21\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[21\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890483 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[22\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[22\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890483 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[23\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[23\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890483 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[24\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[24\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890484 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[25\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[25\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890484 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[26\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[26\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890484 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[27\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[27\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890484 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[28\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[28\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890485 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[29\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[29\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890485 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[30\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[30\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890485 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[31\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[31\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392388890485 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control device:uMult\|control:ctrl " "Elaborating entity \"control\" for hierarchy \"device:uMult\|control:ctrl\"" {  } { { "../VHDL/device.vhd" "ctrl" { Text "C:/ProjectV7/VHDL/device.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392388890493 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en control.vhd(30) " "VHDL Process Statement warning at control.vhd(30): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/control.vhd" "" { Text "C:/ProjectV7/VHDL/control.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1392388890496 "|multiplier|device:uMult|control:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done_m control.vhd(44) " "VHDL Process Statement warning at control.vhd(44): signal \"done_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/control.vhd" "" { Text "C:/ProjectV7/VHDL/control.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1392388890497 "|multiplier|device:uMult|control:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graph_driver graph_driver:outtAB_graph " "Elaborating entity \"graph_driver\" for hierarchy \"graph_driver:outtAB_graph\"" {  } { { "../VHDL/multiplier.vhd" "outtAB_graph" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392388890505 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[0\] " "Inserted always-enabled tri-state buffer between \"result\[0\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[1\] " "Inserted always-enabled tri-state buffer between \"result\[1\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[2\] " "Inserted always-enabled tri-state buffer between \"result\[2\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[3\] " "Inserted always-enabled tri-state buffer between \"result\[3\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[4\] " "Inserted always-enabled tri-state buffer between \"result\[4\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[5\] " "Inserted always-enabled tri-state buffer between \"result\[5\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[6\] " "Inserted always-enabled tri-state buffer between \"result\[6\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[7\] " "Inserted always-enabled tri-state buffer between \"result\[7\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[8\] " "Inserted always-enabled tri-state buffer between \"result\[8\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[9\] " "Inserted always-enabled tri-state buffer between \"result\[9\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[10\] " "Inserted always-enabled tri-state buffer between \"result\[10\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[11\] " "Inserted always-enabled tri-state buffer between \"result\[11\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[12\] " "Inserted always-enabled tri-state buffer between \"result\[12\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[13\] " "Inserted always-enabled tri-state buffer between \"result\[13\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[14\] " "Inserted always-enabled tri-state buffer between \"result\[14\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[15\] " "Inserted always-enabled tri-state buffer between \"result\[15\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[16\] " "Inserted always-enabled tri-state buffer between \"result\[16\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[17\] " "Inserted always-enabled tri-state buffer between \"result\[17\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[18\] " "Inserted always-enabled tri-state buffer between \"result\[18\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[19\] " "Inserted always-enabled tri-state buffer between \"result\[19\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[20\] " "Inserted always-enabled tri-state buffer between \"result\[20\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[21\] " "Inserted always-enabled tri-state buffer between \"result\[21\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[22\] " "Inserted always-enabled tri-state buffer between \"result\[22\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[23\] " "Inserted always-enabled tri-state buffer between \"result\[23\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[24\] " "Inserted always-enabled tri-state buffer between \"result\[24\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[25\] " "Inserted always-enabled tri-state buffer between \"result\[25\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[26\] " "Inserted always-enabled tri-state buffer between \"result\[26\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[27\] " "Inserted always-enabled tri-state buffer between \"result\[27\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[28\] " "Inserted always-enabled tri-state buffer between \"result\[28\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[29\] " "Inserted always-enabled tri-state buffer between \"result\[29\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[30\] " "Inserted always-enabled tri-state buffer between \"result\[30\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[31\] " "Inserted always-enabled tri-state buffer between \"result\[31\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392388896087 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1392388896087 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "result\[0\]~synth " "Node \"result\[0\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[1\]~synth " "Node \"result\[1\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[2\]~synth " "Node \"result\[2\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[3\]~synth " "Node \"result\[3\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[4\]~synth " "Node \"result\[4\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[5\]~synth " "Node \"result\[5\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[6\]~synth " "Node \"result\[6\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[7\]~synth " "Node \"result\[7\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[8\]~synth " "Node \"result\[8\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[9\]~synth " "Node \"result\[9\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[10\]~synth " "Node \"result\[10\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[11\]~synth " "Node \"result\[11\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[12\]~synth " "Node \"result\[12\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[13\]~synth " "Node \"result\[13\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[14\]~synth " "Node \"result\[14\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[15\]~synth " "Node \"result\[15\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[16\]~synth " "Node \"result\[16\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[17\]~synth " "Node \"result\[17\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[18\]~synth " "Node \"result\[18\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[19\]~synth " "Node \"result\[19\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[20\]~synth " "Node \"result\[20\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[21\]~synth " "Node \"result\[21\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[22\]~synth " "Node \"result\[22\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[23\]~synth " "Node \"result\[23\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[24\]~synth " "Node \"result\[24\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[25\]~synth " "Node \"result\[25\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[26\]~synth " "Node \"result\[26\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[27\]~synth " "Node \"result\[27\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[28\]~synth " "Node \"result\[28\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[29\]~synth " "Node \"result\[29\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[30\]~synth " "Node \"result\[30\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[31\]~synth " "Node \"result\[31\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388897085 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1392388897085 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outAB\[5\] GND " "Pin \"outAB\[5\]\" is stuck at GND" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392388897091 "|multiplier|outAB[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1392388897091 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "144 " "144 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1392388898048 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1392388899620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392388899620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "935 " "Implemented 935 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1392388900088 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1392388900088 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1392388900088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "853 " "Implemented 853 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1392388900088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1392388900088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1392388900246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 15:41:40 2014 " "Processing ended: Fri Feb 14 15:41:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1392388900246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1392388900246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1392388900246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1392388900246 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1392388903329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1392388903334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 15:41:41 2014 " "Processing started: Fri Feb 14 15:41:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1392388903334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1392388903334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Final -c multiplier " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Final -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1392388903335 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1392388903715 ""}
{ "Info" "0" "" "Project  = Final" {  } {  } 0 0 "Project  = Final" 0 0 "Fitter" 0 0 1392388903718 ""}
{ "Info" "0" "" "Revision = multiplier" {  } {  } 0 0 "Revision = multiplier" 0 0 "Fitter" 0 0 1392388903718 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1392388904213 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "multiplier EP2C20F484C6 " "Selected device EP2C20F484C6 for design \"multiplier\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1392388904267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1392388904415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1392388904416 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1392388904775 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1392388904828 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C6 " "Device EP2C15AF484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1392388906300 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1392388906300 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C6 " "Device EP2C50F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1392388906300 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1392388906300 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 1773 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1392388906309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 1774 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1392388906309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 1775 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1392388906309 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1392388906309 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1392388907242 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiplier.sdc " "Synopsys Design Constraints File file not found: 'multiplier.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1392388907246 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1392388907248 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1392388907287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1392388907455 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1392388907455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "device:uMult\|control:ctrl\|State.deploy  " "Automatically promoted node device:uMult\|control:ctrl\|State.deploy " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1392388907457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector1~0 " "Destination node Selector1~0" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 595 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1392388907457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector2~0 " "Destination node Selector2~0" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 596 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1392388907457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "device:uMult\|control:ctrl\|Selector0~0 " "Destination node device:uMult\|control:ctrl\|Selector0~0" {  } { { "../VHDL/control.vhd" "" { Text "C:/ProjectV7/VHDL/control.vhd" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { device:uMult|control:ctrl|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1392388907457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ready\[0\] " "Destination node ready\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ready[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ready\[0\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ready[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1392388907457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ready\[1\] " "Destination node ready\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ready[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ready\[1\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ready[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1392388907457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ready\[2\] " "Destination node ready\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ready[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ready\[2\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ready[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1392388907457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ready\[3\] " "Destination node ready\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ready[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ready\[3\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ready[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1392388907457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ready\[4\] " "Destination node ready\[4\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ready[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ready\[4\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ready[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1392388907457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ready\[5\] " "Destination node ready\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ready[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ready\[5\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ready[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1392388907457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ready\[6\] " "Destination node ready\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ready[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ready\[6\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ready[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1392388907457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1392388907457 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1392388907457 ""}  } { { "../VHDL/control.vhd" "" { Text "C:/ProjectV7/VHDL/control.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { device:uMult|control:ctrl|State.deploy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1392388907457 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1392388908008 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1392388908012 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1392388908013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1392388908018 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1392388908023 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1392388908027 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1392388908027 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1392388908031 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1392388908161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1392388908166 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1392388908166 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1392388908325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1392388913728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1392388915303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1392388915413 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1392388931248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1392388931249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1392388932005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/ProjectV7/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1392388937705 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1392388937705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1392388942484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1392388942495 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1392388942495 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.51 " "Total time spent on timing analysis during the Fitter is 3.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1392388942626 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1392388942645 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "72 " "Found 72 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[0\] 0 " "Pin \"result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[1\] 0 " "Pin \"result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[2\] 0 " "Pin \"result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[3\] 0 " "Pin \"result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[4\] 0 " "Pin \"result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[5\] 0 " "Pin \"result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[6\] 0 " "Pin \"result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[7\] 0 " "Pin \"result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[8\] 0 " "Pin \"result\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[9\] 0 " "Pin \"result\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[10\] 0 " "Pin \"result\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[11\] 0 " "Pin \"result\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[12\] 0 " "Pin \"result\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[13\] 0 " "Pin \"result\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[14\] 0 " "Pin \"result\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[15\] 0 " "Pin \"result\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[16\] 0 " "Pin \"result\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[17\] 0 " "Pin \"result\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[18\] 0 " "Pin \"result\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[19\] 0 " "Pin \"result\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[20\] 0 " "Pin \"result\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[21\] 0 " "Pin \"result\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[22\] 0 " "Pin \"result\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[23\] 0 " "Pin \"result\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[24\] 0 " "Pin \"result\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[25\] 0 " "Pin \"result\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[26\] 0 " "Pin \"result\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[27\] 0 " "Pin \"result\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[28\] 0 " "Pin \"result\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[29\] 0 " "Pin \"result\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[30\] 0 " "Pin \"result\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[31\] 0 " "Pin \"result\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[0\] 0 " "Pin \"outAB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[1\] 0 " "Pin \"outAB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[2\] 0 " "Pin \"outAB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[3\] 0 " "Pin \"outAB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[4\] 0 " "Pin \"outAB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[5\] 0 " "Pin \"outAB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[6\] 0 " "Pin \"outAB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[7\] 0 " "Pin \"outAB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[8\] 0 " "Pin \"outAB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[9\] 0 " "Pin \"outAB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[10\] 0 " "Pin \"outAB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[11\] 0 " "Pin \"outAB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[12\] 0 " "Pin \"outAB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[13\] 0 " "Pin \"outAB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[14\] 0 " "Pin \"outAB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[15\] 0 " "Pin \"outAB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[16\] 0 " "Pin \"outAB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[17\] 0 " "Pin \"outAB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[18\] 0 " "Pin \"outAB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[19\] 0 " "Pin \"outAB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[20\] 0 " "Pin \"outAB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[21\] 0 " "Pin \"outAB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[22\] 0 " "Pin \"outAB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[23\] 0 " "Pin \"outAB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[24\] 0 " "Pin \"outAB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[25\] 0 " "Pin \"outAB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[26\] 0 " "Pin \"outAB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[27\] 0 " "Pin \"outAB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[28\] 0 " "Pin \"outAB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[29\] 0 " "Pin \"outAB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[30\] 0 " "Pin \"outAB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAB\[31\] 0 " "Pin \"outAB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ready\[0\] 0 " "Pin \"ready\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ready\[1\] 0 " "Pin \"ready\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ready\[2\] 0 " "Pin \"ready\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ready\[3\] 0 " "Pin \"ready\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ready\[4\] 0 " "Pin \"ready\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ready\[5\] 0 " "Pin \"ready\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ready\[6\] 0 " "Pin \"ready\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ready\[7\] 0 " "Pin \"ready\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1392388942787 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1392388942787 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1392388944265 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1392388944567 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1392388946404 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1392388947867 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[0\] a permanently enabled " "Pin result\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[0\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[1\] a permanently enabled " "Pin result\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[1\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[2\] a permanently enabled " "Pin result\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[2\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[3\] a permanently enabled " "Pin result\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[3\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[4\] a permanently enabled " "Pin result\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[4\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[5\] a permanently enabled " "Pin result\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[5\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[6\] a permanently enabled " "Pin result\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[6\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[7\] a permanently enabled " "Pin result\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[7\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[8\] a permanently enabled " "Pin result\[8\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[8] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[8\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[9\] a permanently enabled " "Pin result\[9\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[9] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[9\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[10\] a permanently enabled " "Pin result\[10\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[10] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[10\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[11\] a permanently enabled " "Pin result\[11\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[11] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[11\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[12\] a permanently enabled " "Pin result\[12\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[12] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[12\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[13\] a permanently enabled " "Pin result\[13\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[13] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[13\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[14\] a permanently enabled " "Pin result\[14\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[14] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[14\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[15\] a permanently enabled " "Pin result\[15\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[15] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[15\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[16\] a permanently enabled " "Pin result\[16\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[16] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[16\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[17\] a permanently enabled " "Pin result\[17\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[17] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[17\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[18\] a permanently enabled " "Pin result\[18\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[18] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[18\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[19\] a permanently enabled " "Pin result\[19\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[19] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[19\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[20\] a permanently enabled " "Pin result\[20\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[20] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[20\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[21\] a permanently enabled " "Pin result\[21\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[21] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[21\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[22\] a permanently enabled " "Pin result\[22\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[22] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[22\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[23\] a permanently enabled " "Pin result\[23\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[23] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[23\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[24\] a permanently enabled " "Pin result\[24\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[24] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[24\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[25\] a permanently enabled " "Pin result\[25\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[25] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[25\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[26\] a permanently enabled " "Pin result\[26\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[26] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[26\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[27\] a permanently enabled " "Pin result\[27\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[27] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[27\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[28\] a permanently enabled " "Pin result\[28\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[28] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[28\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[29\] a permanently enabled " "Pin result\[29\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[29] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[29\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[30\] a permanently enabled " "Pin result\[30\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[30] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[30\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "result\[31\] a permanently enabled " "Pin result\[31\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { result[31] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "result\[31\]" } } } } { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProjectV7/Quartus/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1392388948110 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1392388948110 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ProjectV7/Quartus/output_files/multiplier.fit.smsg " "Generated suppressed messages file C:/ProjectV7/Quartus/output_files/multiplier.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1392388948696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1392388951612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 15:42:31 2014 " "Processing ended: Fri Feb 14 15:42:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1392388951612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1392388951612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1392388951612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1392388951612 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1392388954191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1392388954196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 15:42:33 2014 " "Processing started: Fri Feb 14 15:42:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1392388954196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1392388954196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Final -c multiplier " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Final -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1392388954196 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1392388958738 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1392388958967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1392388961043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 15:42:41 2014 " "Processing ended: Fri Feb 14 15:42:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1392388961043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1392388961043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1392388961043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1392388961043 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1392388961857 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1392388964114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1392388964119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 15:42:42 2014 " "Processing started: Fri Feb 14 15:42:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1392388964119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1392388964119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Final -c multiplier " "Command: quartus_sta Final -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1392388964119 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1392388964527 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1392388965357 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1392388965514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1392388965514 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1392388966006 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiplier.sdc " "Synopsys Design Constraints File file not found: 'multiplier.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1392388966182 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1392388966183 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966195 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name device:uMult\|control:ctrl\|State.deploy device:uMult\|control:ctrl\|State.deploy " "create_clock -period 1.000 -name device:uMult\|control:ctrl\|State.deploy device:uMult\|control:ctrl\|State.deploy" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966195 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CurrentState.view_result CurrentState.view_result " "create_clock -period 1.000 -name CurrentState.view_result CurrentState.view_result" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966195 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966195 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1392388966215 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1392388966262 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1392388966316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.446 " "Worst-case setup slack is -11.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.446      -340.850 clk  " "  -11.446      -340.850 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.955      -153.794 device:uMult\|control:ctrl\|State.deploy  " "   -4.955      -153.794 device:uMult\|control:ctrl\|State.deploy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.783        -2.783 CurrentState.view_result  " "   -2.783        -2.783 CurrentState.view_result " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392388966328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.520 " "Worst-case hold slack is -2.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.520        -6.541 clk  " "   -2.520        -6.541 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.375         0.000 device:uMult\|control:ctrl\|State.deploy  " "    1.375         0.000 device:uMult\|control:ctrl\|State.deploy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.782         0.000 CurrentState.view_result  " "    2.782         0.000 CurrentState.view_result " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392388966355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.882 " "Worst-case recovery slack is 0.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882         0.000 clk  " "    0.882         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392388966366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.170 " "Worst-case removal slack is -1.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.170       -45.881 clk  " "   -1.170       -45.881 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392388966383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -102.380 clk  " "   -1.380      -102.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 CurrentState.view_result  " "    0.500         0.000 CurrentState.view_result " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 device:uMult\|control:ctrl\|State.deploy  " "    0.500         0.000 device:uMult\|control:ctrl\|State.deploy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388966394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392388966394 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1392388968592 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1392388968600 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1392388968783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.629 " "Worst-case setup slack is -4.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.629      -114.530 clk  " "   -4.629      -114.530 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.970       -60.990 device:uMult\|control:ctrl\|State.deploy  " "   -1.970       -60.990 device:uMult\|control:ctrl\|State.deploy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.292        -1.292 CurrentState.view_result  " "   -1.292        -1.292 CurrentState.view_result " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392388968813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.717 " "Worst-case hold slack is -1.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.717        -4.751 clk  " "   -1.717        -4.751 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.987         0.000 device:uMult\|control:ctrl\|State.deploy  " "    0.987         0.000 device:uMult\|control:ctrl\|State.deploy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.882         0.000 CurrentState.view_result  " "    1.882         0.000 CurrentState.view_result " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392388968856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.429 " "Worst-case recovery slack is 1.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.429         0.000 clk  " "    1.429         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392388968891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.044 " "Worst-case removal slack is -1.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.044       -70.638 clk  " "   -1.044       -70.638 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392388968933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -102.380 clk  " "   -1.380      -102.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 CurrentState.view_result  " "    0.500         0.000 CurrentState.view_result " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 device:uMult\|control:ctrl\|State.deploy  " "    0.500         0.000 device:uMult\|control:ctrl\|State.deploy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1392388968971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1392388968971 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1392388970462 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1392388970785 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1392388970796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1392388971559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 15:42:51 2014 " "Processing ended: Fri Feb 14 15:42:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1392388971559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1392388971559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1392388971559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1392388971559 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Quartus II Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1392388972979 ""}
