# Single cycle RISC-V CPU
A basic attempt to build a RISC-V processor so I can learn more about digital logic design and computer architecture. Uses [This project](https://github.com/0BAB1/HOLY_CORE_COURSE) as a model.
  - [x] Program Counter
    - [x] Testbench
  - [x] Instruction Memory
    - [x] Testbench
  - [x] Registers
    - [x] Testbench
  - [ ] ALU Control
    - [ ] Testbench
  - [x] Arithmetic Logic Unit
    - [ ] Testbench
  - [ ] Data Memory
    - [ ] Testbench
  - [ ] FPGA Syth
  - [x] C Code/Assembly
  
