.. _vhdlmodel-types:

Type Declarations
#################

VHDL has types (also called a base type) and subtypes. The following shows VHDL's type hierarchy:

.. rubric:: Type Hierarchy

* Types

  * :ref:`vhdlmodel-scalartypes`

    * :ref:`vhdlmodel-enumeratedtypes`
    * :ref:`vhdlmodel-integertypes`
    * :ref:`vhdlmodel-realtypes`
    * :ref:`vhdlmodel-physicaltypes`

  * :ref:`vhdlmodel-compositetypes`

    * :ref:`vhdlmodel-arraytypes`
    * :ref:`vhdlmodel-recordtypes`

  * :ref:`vhdlmodel-accesstypes`
  * :ref:`vhdlmodel-filetypes`
  * :ref:`vhdlmodel-protectedtypes`

* Subtype




.. _vhdlmodel-scalartypes:

Scalar Types
============

.. _vhdlmodel-enumeratedtypes:

Enumeration
-----------

.. todo::

   Write documentation.

.. _vhdlmodel-integertypes:

Integer
-------

.. todo::

   Write documentation.


.. _vhdlmodel-realtypes:

Real
----

.. todo::

   Write documentation.

.. _vhdlmodel-physicaltypes:

Physical
--------

.. todo::

   Write documentation.

.. _vhdlmodel-compositetypes:

Composite Types
===============

.. _vhdlmodel-arraytypes:

Array
-----

.. todo::

   Write documentation.

.. _vhdlmodel-recordtypes:

Record
------

.. todo::

   Write documentation.

.. _vhdlmodel-accesstypes:

Access
======

.. todo::

   Write documentation.

.. _vhdlmodel-filetypes:

File
====

.. todo::

   Write documentation.

.. _vhdlmodel-protectedtypes:

Protected
=========

.. todo::

   Write documentation.
