
# Read the Verilog file
read_verilog vpm_modules/pfcache/fwb_master.v

# Synthesize the design
synth -top fwb_master

# Optimize the design
opt

# Write the synthesized design
write_verilog fwb_master_synth.v
        